

================================================================
== Vivado HLS Report for 'pool_2u_32u_32u_s'
================================================================
* Date:           Mon Jan  6 15:37:20 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR_10
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    12.592|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  512|  512|        16|          -|          -|    32|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         3|          2|          1|     ?|    yes   |
        |  ++ Loop 2.1.2  |   32|   32|         2|          1|          1|    32|    yes   |
        | + Loop 2.2      |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- Loop 3         |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|   1192|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|       0|   3126|
|Memory           |        -|      -|     128|    272|
|Multiplexer      |        -|      -|       -|    866|
|Register         |        -|      -|    1386|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|    1514|   5456|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF|  LUT |
    +--------------------------+----------------------+---------+-------+---+------+
    |cifar_10_mul_32s_bkb_U56  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_bkb_U57  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_bkb_U58  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    +--------------------------+----------------------+---------+-------+---+------+
    |Total                     |                      |        0|      0|  0|  3126|
    +--------------------------+----------------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    |buf_U  |pool_2u_32u_32u_s4jc  |        0|  64|  256|   512|   32|     1|        16384|
    |acc_U  |pool_2u_32u_32u_s5jm  |        0|  64|   16|    32|   32|     1|         1024|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    |Total  |                      |        0| 128|  272|   544|   64|     2|        17408|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |bound3_fu_1098_p2                  |     *    |      3|  0|  20|          31|          32|
    |bound5_fu_1107_p2                  |     *    |      3|  0|  20|          32|          31|
    |ch_3_fu_1196_p2                    |     +    |      0|  0|  39|          32|           1|
    |ch_4_fu_1225_p2                    |     +    |      0|  0|  15|           6|           1|
    |i_fu_1126_p2                       |     +    |      0|  0|  39|          32|           1|
    |indvar_flatten_next3_fu_1137_p2    |     +    |      0|  0|  70|          63|           1|
    |indvar_flatten_next4_fu_1283_p2    |     +    |      0|  0|  70|          63|           1|
    |indvar_flatten_next7_fu_1148_p2    |     +    |      0|  0|  39|          32|           1|
    |indvar_flatten_next_fu_1172_p2     |     +    |      0|  0|  40|          33|           1|
    |j_2_fu_821_p2                      |     +    |      0|  0|  15|           6|           1|
    |outch_2_fu_1349_p2                 |     +    |      0|  0|  39|           1|          32|
    |outpix_2_fu_1289_p2                |     +    |      0|  0|  38|           1|          31|
    |tmp_68_fu_1338_p2                  |     +    |      0|  0|  13|          11|          11|
    |tmp_72_fu_1248_p2                  |     +    |      0|  0|  13|          11|          11|
    |xp_2_fu_1273_p2                    |     +    |      0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state64_pp1_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state72_pp3_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_521                   |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_1121_p2               |   icmp   |      0|  0|  18|          32|          32|
    |exitcond3_fu_1295_p2               |   icmp   |      0|  0|  18|          32|          32|
    |exitcond4_fu_1178_p2               |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten3_fu_1132_p2       |   icmp   |      0|  0|  29|          63|          63|
    |exitcond_flatten4_fu_1278_p2       |   icmp   |      0|  0|  29|          63|          63|
    |exitcond_flatten8_fu_1143_p2       |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten_fu_1167_p2        |   icmp   |      0|  0|  21|          33|          33|
    |exitcond_fu_1154_p2                |   icmp   |      0|  0|  18|          31|          31|
    |tmp_17_fu_815_p2                   |   icmp   |      0|  0|  11|           6|           7|
    |tmp_18_fu_840_p2                   |   icmp   |      0|  0|  18|          32|           1|
    |tmp_22_fu_1359_p2                  |   icmp   |      0|  0|  18|          32|           1|
    |tmp_26_fu_1219_p2                  |   icmp   |      0|  0|  11|           6|           7|
    |tmp_29_fu_1258_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_31_fu_1201_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_794_p2                    |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state59_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |tmp_34_fu_846_p2                   |    or    |      0|  0|  10|          10|           1|
    |tmp_36_fu_860_p2                   |    or    |      0|  0|  10|          10|           2|
    |tmp_38_fu_874_p2                   |    or    |      0|  0|  10|          10|           2|
    |tmp_40_fu_888_p2                   |    or    |      0|  0|  10|          10|           3|
    |tmp_42_fu_902_p2                   |    or    |      0|  0|  10|          10|           3|
    |tmp_44_fu_916_p2                   |    or    |      0|  0|  10|          10|           3|
    |tmp_46_fu_930_p2                   |    or    |      0|  0|  10|          10|           3|
    |tmp_48_fu_944_p2                   |    or    |      0|  0|  10|          10|           4|
    |tmp_50_fu_958_p2                   |    or    |      0|  0|  10|          10|           4|
    |tmp_52_fu_972_p2                   |    or    |      0|  0|  10|          10|           4|
    |tmp_54_fu_986_p2                   |    or    |      0|  0|  10|          10|           4|
    |tmp_56_fu_1000_p2                  |    or    |      0|  0|  10|          10|           4|
    |tmp_58_fu_1014_p2                  |    or    |      0|  0|  10|          10|           4|
    |tmp_60_fu_1028_p2                  |    or    |      0|  0|  10|          10|           4|
    |tmp_62_fu_1042_p2                  |    or    |      0|  0|  10|          10|           4|
    |acc_load_2_valIn_V_fu_1207_p3      |  select  |      0|  0|  32|           1|          32|
    |ch_mid2_fu_1184_p3                 |  select  |      0|  0|  32|           1|           1|
    |outch_mid2_fu_1301_p3              |  select  |      0|  0|  32|           1|           1|
    |tmp_22_mid2_v_fu_1309_p3           |  select  |      0|  0|  31|           1|          31|
    |tmp_30_fu_1264_p3                  |  select  |      0|  0|  32|           1|          32|
    |tmp_V_35_fu_1365_p3                |  select  |      0|  0|  31|           1|          31|
    |xp_mid2_fu_1159_p3                 |  select  |      0|  0|  31|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      6|  0|1192|        1051|         754|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |IFMCH_curr_3_loc_reg_659                 |    9|          2|   32|         64|
    |acc_address0                             |   15|          3|    5|         15|
    |acc_address1                             |  161|         36|    5|        180|
    |acc_d1                                   |   15|          3|   32|         96|
    |ap_NS_fsm                                |  309|         69|    1|         69|
    |ap_done                                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                  |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                  |    9|          2|    1|          2|
    |ap_phi_mux_ch_phi_fu_739_p4              |    9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten_phi_fu_728_p4  |    9|          2|   33|         66|
    |ap_phi_mux_outpix_phi_fu_772_p4          |    9|          2|   31|         62|
    |buf_address0                             |   15|          3|    9|         27|
    |buf_address1                             |   93|         19|    9|        171|
    |buf_d1                                   |   15|          3|   32|         96|
    |ch2_reg_746                              |    9|          2|    6|         12|
    |ch_reg_735                               |    9|          2|   32|         64|
    |i3_reg_680                               |    9|          2|   32|         64|
    |in_V_V_blk_n                             |    9|          2|    1|          2|
    |indvar_flatten3_reg_691                  |    9|          2|   63|        126|
    |indvar_flatten4_reg_757                  |    9|          2|   63|        126|
    |indvar_flatten6_reg_702                  |    9|          2|   32|         64|
    |indvar_flatten_reg_724                   |    9|          2|   33|         66|
    |j_reg_669                                |    9|          2|    6|         12|
    |out_V_V_blk_n                            |    9|          2|    1|          2|
    |out_V_V_din                              |   15|          3|   32|         96|
    |outch_reg_779                            |    9|          2|   32|         64|
    |outpix_reg_768                           |    9|          2|   31|         62|
    |real_start                               |    9|          2|    1|          2|
    |xp_reg_713                               |    9|          2|   31|         62|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  866|        189|  623|       1748|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |IFMCH_curr_1                              |  32|   0|   32|          0|
    |IFMCH_curr_3_loc_reg_659                  |  32|   0|   32|          0|
    |IFMDim_curr_1                             |  32|   0|   32|          0|
    |KER_bound_reg_1474                        |  32|   0|   32|          0|
    |KER_size_0_reg_1439                       |  32|   0|   32|          0|
    |KER_size_1_reg_1469                       |  32|   0|   32|          0|
    |acc_addr_7_reg_1557                       |   5|   0|    5|          0|
    |acc_addr_8_reg_1526                       |   5|   0|    5|          0|
    |ap_CS_fsm                                 |  68|   0|   68|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                   |   1|   0|    1|          0|
    |bound3_reg_1459                           |  63|   0|   63|          0|
    |bound5_reg_1464                           |  63|   0|   63|          0|
    |buf_addr_5_reg_1582                       |   9|   0|    9|          0|
    |buf_addr_6_reg_1551                       |   9|   0|    9|          0|
    |ch2_reg_746                               |   6|   0|    6|          0|
    |ch_3_reg_1532                             |  32|   0|   32|          0|
    |ch_mid2_reg_1520                          |  32|   0|   32|          0|
    |ch_reg_735                                |  32|   0|   32|          0|
    |exitcond1_reg_1479                        |   1|   0|    1|          0|
    |exitcond_flatten4_reg_1568                |   1|   0|    1|          0|
    |exitcond_flatten4_reg_1568_pp3_iter1_reg  |   1|   0|    1|          0|
    |exitcond_flatten_reg_1511                 |   1|   0|    1|          0|
    |i3_reg_680                                |  32|   0|   32|          0|
    |indvar_flatten3_reg_691                   |  63|   0|   63|          0|
    |indvar_flatten4_reg_757                   |  63|   0|   63|          0|
    |indvar_flatten6_reg_702                   |  32|   0|   32|          0|
    |indvar_flatten_next3_reg_1491             |  63|   0|   63|          0|
    |indvar_flatten_next7_reg_1500             |  32|   0|   32|          0|
    |indvar_flatten_next_reg_1515              |  33|   0|   33|          0|
    |indvar_flatten_reg_724                    |  33|   0|   33|          0|
    |j_2_reg_1411                              |   6|   0|    6|          0|
    |j_reg_669                                 |   6|   0|    6|          0|
    |outch_reg_779                             |  32|   0|   32|          0|
    |outpix_reg_768                            |  31|   0|   31|          0|
    |reg_790                                   |  32|   0|   32|          0|
    |start_once_reg                            |   1|   0|    1|          0|
    |tmp_18_reg_1435                           |   1|   0|    1|          0|
    |tmp_22_mid2_v_reg_1577                    |  31|   0|   31|          0|
    |tmp_26_reg_1542                           |   1|   0|    1|          0|
    |tmp_32_reg_1416                           |   6|   0|   10|          4|
    |tmp_64_reg_1449                           |  32|   0|   33|          1|
    |tmp_65_reg_1454                           |  31|   0|   32|          1|
    |tmp_70_reg_1537                           |  11|   0|   11|          0|
    |tmp_9_reg_1444                            |  31|   0|   31|          0|
    |tmp_V_20_reg_1377                         |  32|   0|   32|          0|
    |tmp_V_22_reg_1382                         |  32|   0|   32|          0|
    |tmp_V_24_reg_1388                         |  32|   0|   32|          0|
    |tmp_V_28_reg_1393                         |  32|   0|   32|          0|
    |tmp_V_30_reg_1400                         |  32|   0|   32|          0|
    |tmp_V_35_reg_1593                         |  31|   0|   31|          0|
    |xp_mid2_reg_1505                          |  31|   0|   31|          0|
    |xp_reg_713                                |  31|   0|   31|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1386|   0| 1392|          6|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------+-----+-----+------------+--------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|ap_done         | out |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|start_out       | out |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|start_write     | out |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|in_V_V_dout     |  in |   32|   ap_fifo  |       in_V_V       |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |       in_V_V       |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |       in_V_V       |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |       out_V_V      |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |       out_V_V      |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |       out_V_V      |    pointer   |
+----------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 58 59 }
  Pipeline-1 : II = 2, D = 3, States = { 63 64 65 }
  Pipeline-2 : II = 1, D = 2, States = { 67 68 }
  Pipeline-3 : II = 1, D = 3, States = { 70 71 72 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!tmp_17)
	25  / (tmp_17)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	9  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / (!tmp_18)
	61  / (tmp_18)
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	60  / (exitcond1)
	59  / (!exitcond1)
59 --> 
	58  / true
60 --> 
61 --> 
	62  / (!exitcond_flatten3)
	60  / (exitcond_flatten3)
62 --> 
	63  / (!exitcond_flatten8)
	70  / (exitcond_flatten8)
63 --> 
	66  / (exitcond_flatten)
	64  / (!exitcond_flatten)
64 --> 
	65  / true
65 --> 
	63  / true
66 --> 
	67  / true
67 --> 
	69  / (tmp_26)
	68  / (!tmp_26)
68 --> 
	67  / true
69 --> 
	62  / true
70 --> 
	73  / (exitcond_flatten4)
	71  / (!exitcond_flatten4)
71 --> 
	72  / true
72 --> 
	70  / true
73 --> 
	61  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 74 [1/1] (2.56ns)   --->   "%buf = alloca [512 x i32], align 4" [./../hw_library/pool.h:119]   --->   Operation 74 'alloca' 'buf' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 75 [1/1] (2.32ns)   --->   "%acc = alloca [32 x i32], align 16" [./../hw_library/pool.h:121]   --->   Operation 75 'alloca' 'acc' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 76 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:70]   --->   Operation 76 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 77 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V)" [./../hw_library/pool.h:72]   --->   Operation 77 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 78 [1/1] (3.63ns)   --->   "%tmp_V_20 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:74]   --->   Operation 78 'read' 'tmp_V_20' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 79 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_20)" [./../hw_library/pool.h:76]   --->   Operation 79 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 80 [1/1] (3.63ns)   --->   "%tmp_V_22 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:78]   --->   Operation 80 'read' 'tmp_V_22' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 81 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_22)" [./../hw_library/pool.h:80]   --->   Operation 81 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 82 [1/1] (3.63ns)   --->   "%tmp_V_24 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:82]   --->   Operation 82 'read' 'tmp_V_24' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 83 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_24)" [./../hw_library/pool.h:84]   --->   Operation 83 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 7.26>
ST_5 : Operation 84 [1/1] (3.63ns)   --->   "%tmp_V_26 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:86]   --->   Operation 84 'read' 'tmp_V_26' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 85 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_26)" [./../hw_library/pool.h:88]   --->   Operation 85 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 7.26>
ST_6 : Operation 86 [1/1] (3.63ns)   --->   "%tmp_V_28 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:90]   --->   Operation 86 'read' 'tmp_V_28' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 87 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_28)" [./../hw_library/pool.h:92]   --->   Operation 87 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 7.26>
ST_7 : Operation 88 [1/1] (3.63ns)   --->   "%tmp_V_30 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:94]   --->   Operation 88 'read' 'tmp_V_30' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 89 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_30)" [./../hw_library/pool.h:96]   --->   Operation 89 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 7.26>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str155, i32 0, i32 0, [1 x i8]* @p_str156, [1 x i8]* @p_str157, [1 x i8]* @p_str158, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str159, [1 x i8]* @p_str160)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str148, i32 0, i32 0, [1 x i8]* @p_str149, [1 x i8]* @p_str150, [1 x i8]* @p_str151, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str152, [1 x i8]* @p_str153)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (3.63ns)   --->   "%tmp_V_32 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:98]   --->   Operation 92 'read' 'tmp_V_32' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 93 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_32)" [./../hw_library/pool.h:100]   --->   Operation 93 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 94 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %tmp_V, 1" [./../hw_library/pool.h:109]   --->   Operation 94 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%IFMCH_curr_1_load = load i32* @IFMCH_curr_1, align 4" [./../hw_library/pool.h:145]   --->   Operation 95 'load' 'IFMCH_curr_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (1.76ns)   --->   "br i1 %tmp_s, label %1, label %._crit_edge" [./../hw_library/pool.h:109]   --->   Operation 96 'br' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "store i32 %tmp_V_28, i32* @IFMCH_curr_1, align 4" [./../hw_library/pool.h:111]   --->   Operation 97 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "store i32 %tmp_V_30, i32* @IFMDim_curr_1, align 4" [./../hw_library/pool.h:112]   --->   Operation 98 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (1.76ns)   --->   "br label %._crit_edge" [./../hw_library/pool.h:114]   --->   Operation 99 'br' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%IFMCH_curr_3_loc = phi i32 [ %tmp_V_28, %1 ], [ %IFMCH_curr_1_load, %0 ]"   --->   Operation 100 'phi' 'IFMCH_curr_3_loc' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([512 x i32]* %buf, [1 x i8]* @p_str1, [14 x i8]* @p_str28, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/pool.h:120]   --->   Operation 101 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([32 x i32]* %acc, [1 x i8]* @p_str1, [14 x i8]* @p_str28, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/pool.h:122]   --->   Operation 102 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (1.76ns)   --->   "br label %2" [./../hw_library/pool.h:123]   --->   Operation 103 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%j = phi i6 [ 0, %._crit_edge ], [ %j_2, %.preheader246.preheader ]"   --->   Operation 104 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (1.42ns)   --->   "%tmp_17 = icmp eq i6 %j, -32" [./../hw_library/pool.h:123]   --->   Operation 105 'icmp' 'tmp_17' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 106 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (1.82ns)   --->   "%j_2 = add i6 %j, 1" [./../hw_library/pool.h:123]   --->   Operation 107 'add' 'j_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %tmp_17, label %.preheader245.0, label %.preheader246.preheader" [./../hw_library/pool.h:123]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_32 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %j, i4 0)" [./../hw_library/pool.h:123]   --->   Operation 109 'bitconcatenate' 'tmp_32' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_33 = zext i10 %tmp_32 to i64" [./../hw_library/pool.h:126]   --->   Operation 110 'zext' 'tmp_33' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_33" [./../hw_library/pool.h:126]   --->   Operation 111 'getelementptr' 'buf_addr' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr, align 16" [./../hw_library/pool.h:126]   --->   Operation 112 'store' <Predicate = (!tmp_17)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 0" [./../hw_library/pool.h:132]   --->   Operation 113 'getelementptr' 'acc_addr' <Predicate = (tmp_17)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr, align 16" [./../hw_library/pool.h:132]   --->   Operation 114 'store' <Predicate = (tmp_17)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 115 [1/1] (2.47ns)   --->   "%tmp_18 = icmp eq i32 %tmp_V, 0" [./../hw_library/pool.h:137]   --->   Operation 115 'icmp' 'tmp_18' <Predicate = (tmp_17)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_34 = or i10 %tmp_32, 1" [./../hw_library/pool.h:123]   --->   Operation 116 'or' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_35 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_34)" [./../hw_library/pool.h:126]   --->   Operation 117 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%buf_addr_7 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_35" [./../hw_library/pool.h:126]   --->   Operation 118 'getelementptr' 'buf_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_7, align 4" [./../hw_library/pool.h:126]   --->   Operation 119 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_36 = or i10 %tmp_32, 2" [./../hw_library/pool.h:123]   --->   Operation 120 'or' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_37 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_36)" [./../hw_library/pool.h:126]   --->   Operation 121 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%buf_addr_8 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_37" [./../hw_library/pool.h:126]   --->   Operation 122 'getelementptr' 'buf_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_8, align 8" [./../hw_library/pool.h:126]   --->   Operation 123 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 2.56>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_38 = or i10 %tmp_32, 3" [./../hw_library/pool.h:123]   --->   Operation 124 'or' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_39 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_38)" [./../hw_library/pool.h:126]   --->   Operation 125 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%buf_addr_9 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_39" [./../hw_library/pool.h:126]   --->   Operation 126 'getelementptr' 'buf_addr_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_9, align 4" [./../hw_library/pool.h:126]   --->   Operation 127 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 2.56>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_40 = or i10 %tmp_32, 4" [./../hw_library/pool.h:123]   --->   Operation 128 'or' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_41 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_40)" [./../hw_library/pool.h:126]   --->   Operation 129 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%buf_addr_10 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_41" [./../hw_library/pool.h:126]   --->   Operation 130 'getelementptr' 'buf_addr_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_10, align 16" [./../hw_library/pool.h:126]   --->   Operation 131 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 2.56>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_42 = or i10 %tmp_32, 5" [./../hw_library/pool.h:123]   --->   Operation 132 'or' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_43 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_42)" [./../hw_library/pool.h:126]   --->   Operation 133 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%buf_addr_11 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_43" [./../hw_library/pool.h:126]   --->   Operation 134 'getelementptr' 'buf_addr_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_11, align 4" [./../hw_library/pool.h:126]   --->   Operation 135 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 2.56>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_44 = or i10 %tmp_32, 6" [./../hw_library/pool.h:123]   --->   Operation 136 'or' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_45 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_44)" [./../hw_library/pool.h:126]   --->   Operation 137 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%buf_addr_12 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_45" [./../hw_library/pool.h:126]   --->   Operation 138 'getelementptr' 'buf_addr_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_12, align 8" [./../hw_library/pool.h:126]   --->   Operation 139 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 16 <SV = 15> <Delay = 2.56>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_46 = or i10 %tmp_32, 7" [./../hw_library/pool.h:123]   --->   Operation 140 'or' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_47 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_46)" [./../hw_library/pool.h:126]   --->   Operation 141 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%buf_addr_13 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_47" [./../hw_library/pool.h:126]   --->   Operation 142 'getelementptr' 'buf_addr_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_13, align 4" [./../hw_library/pool.h:126]   --->   Operation 143 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 17 <SV = 16> <Delay = 2.56>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_48 = or i10 %tmp_32, 8" [./../hw_library/pool.h:123]   --->   Operation 144 'or' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_49 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_48)" [./../hw_library/pool.h:126]   --->   Operation 145 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%buf_addr_14 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_49" [./../hw_library/pool.h:126]   --->   Operation 146 'getelementptr' 'buf_addr_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_14, align 16" [./../hw_library/pool.h:126]   --->   Operation 147 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 18 <SV = 17> <Delay = 2.56>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_50 = or i10 %tmp_32, 9" [./../hw_library/pool.h:123]   --->   Operation 148 'or' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_51 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_50)" [./../hw_library/pool.h:126]   --->   Operation 149 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%buf_addr_15 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_51" [./../hw_library/pool.h:126]   --->   Operation 150 'getelementptr' 'buf_addr_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_15, align 4" [./../hw_library/pool.h:126]   --->   Operation 151 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 19 <SV = 18> <Delay = 2.56>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_52 = or i10 %tmp_32, 10" [./../hw_library/pool.h:123]   --->   Operation 152 'or' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_53 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_52)" [./../hw_library/pool.h:126]   --->   Operation 153 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%buf_addr_16 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_53" [./../hw_library/pool.h:126]   --->   Operation 154 'getelementptr' 'buf_addr_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_16, align 8" [./../hw_library/pool.h:126]   --->   Operation 155 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 20 <SV = 19> <Delay = 2.56>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_54 = or i10 %tmp_32, 11" [./../hw_library/pool.h:123]   --->   Operation 156 'or' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_55 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_54)" [./../hw_library/pool.h:126]   --->   Operation 157 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%buf_addr_17 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_55" [./../hw_library/pool.h:126]   --->   Operation 158 'getelementptr' 'buf_addr_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_17, align 4" [./../hw_library/pool.h:126]   --->   Operation 159 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 21 <SV = 20> <Delay = 2.56>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_56 = or i10 %tmp_32, 12" [./../hw_library/pool.h:123]   --->   Operation 160 'or' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_57 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_56)" [./../hw_library/pool.h:126]   --->   Operation 161 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%buf_addr_18 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_57" [./../hw_library/pool.h:126]   --->   Operation 162 'getelementptr' 'buf_addr_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 163 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_18, align 16" [./../hw_library/pool.h:126]   --->   Operation 163 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 22 <SV = 21> <Delay = 2.56>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_58 = or i10 %tmp_32, 13" [./../hw_library/pool.h:123]   --->   Operation 164 'or' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_59 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_58)" [./../hw_library/pool.h:126]   --->   Operation 165 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%buf_addr_19 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_59" [./../hw_library/pool.h:126]   --->   Operation 166 'getelementptr' 'buf_addr_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_19, align 4" [./../hw_library/pool.h:126]   --->   Operation 167 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 23 <SV = 22> <Delay = 2.56>
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_60 = or i10 %tmp_32, 14" [./../hw_library/pool.h:123]   --->   Operation 168 'or' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_61 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_60)" [./../hw_library/pool.h:126]   --->   Operation 169 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 170 [1/1] (0.00ns)   --->   "%buf_addr_20 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_61" [./../hw_library/pool.h:126]   --->   Operation 170 'getelementptr' 'buf_addr_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 171 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_20, align 8" [./../hw_library/pool.h:126]   --->   Operation 171 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 24 <SV = 23> <Delay = 2.56>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_62 = or i10 %tmp_32, 15" [./../hw_library/pool.h:123]   --->   Operation 172 'or' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_63 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_62)" [./../hw_library/pool.h:126]   --->   Operation 173 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%buf_addr_21 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_63" [./../hw_library/pool.h:126]   --->   Operation 174 'getelementptr' 'buf_addr_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_21, align 4" [./../hw_library/pool.h:126]   --->   Operation 175 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/pool.h:123]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 9> <Delay = 2.32>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%acc_addr_67 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 1" [./../hw_library/pool.h:132]   --->   Operation 177 'getelementptr' 'acc_addr_67' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_67, align 4" [./../hw_library/pool.h:132]   --->   Operation 178 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 26 <SV = 10> <Delay = 2.32>
ST_26 : Operation 179 [1/1] (0.00ns)   --->   "%acc_addr_68 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 2" [./../hw_library/pool.h:132]   --->   Operation 179 'getelementptr' 'acc_addr_68' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 180 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_68, align 8" [./../hw_library/pool.h:132]   --->   Operation 180 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 27 <SV = 11> <Delay = 2.32>
ST_27 : Operation 181 [1/1] (0.00ns)   --->   "%acc_addr_69 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 3" [./../hw_library/pool.h:132]   --->   Operation 181 'getelementptr' 'acc_addr_69' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 182 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_69, align 4" [./../hw_library/pool.h:132]   --->   Operation 182 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 28 <SV = 12> <Delay = 2.32>
ST_28 : Operation 183 [1/1] (0.00ns)   --->   "%acc_addr_70 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 4" [./../hw_library/pool.h:132]   --->   Operation 183 'getelementptr' 'acc_addr_70' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 184 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_70, align 16" [./../hw_library/pool.h:132]   --->   Operation 184 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 29 <SV = 13> <Delay = 2.32>
ST_29 : Operation 185 [1/1] (0.00ns)   --->   "%acc_addr_71 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 5" [./../hw_library/pool.h:132]   --->   Operation 185 'getelementptr' 'acc_addr_71' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 186 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_71, align 4" [./../hw_library/pool.h:132]   --->   Operation 186 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 30 <SV = 14> <Delay = 2.32>
ST_30 : Operation 187 [1/1] (0.00ns)   --->   "%acc_addr_72 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 6" [./../hw_library/pool.h:132]   --->   Operation 187 'getelementptr' 'acc_addr_72' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 188 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_72, align 8" [./../hw_library/pool.h:132]   --->   Operation 188 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 31 <SV = 15> <Delay = 2.32>
ST_31 : Operation 189 [1/1] (0.00ns)   --->   "%acc_addr_73 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 7" [./../hw_library/pool.h:132]   --->   Operation 189 'getelementptr' 'acc_addr_73' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 190 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_73, align 4" [./../hw_library/pool.h:132]   --->   Operation 190 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 32 <SV = 16> <Delay = 2.32>
ST_32 : Operation 191 [1/1] (0.00ns)   --->   "%acc_addr_74 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 8" [./../hw_library/pool.h:132]   --->   Operation 191 'getelementptr' 'acc_addr_74' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 192 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_74, align 16" [./../hw_library/pool.h:132]   --->   Operation 192 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 33 <SV = 17> <Delay = 2.32>
ST_33 : Operation 193 [1/1] (0.00ns)   --->   "%acc_addr_75 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 9" [./../hw_library/pool.h:132]   --->   Operation 193 'getelementptr' 'acc_addr_75' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 194 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_75, align 4" [./../hw_library/pool.h:132]   --->   Operation 194 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 34 <SV = 18> <Delay = 2.32>
ST_34 : Operation 195 [1/1] (0.00ns)   --->   "%acc_addr_76 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 10" [./../hw_library/pool.h:132]   --->   Operation 195 'getelementptr' 'acc_addr_76' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 196 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_76, align 8" [./../hw_library/pool.h:132]   --->   Operation 196 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 35 <SV = 19> <Delay = 2.32>
ST_35 : Operation 197 [1/1] (0.00ns)   --->   "%acc_addr_77 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 11" [./../hw_library/pool.h:132]   --->   Operation 197 'getelementptr' 'acc_addr_77' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 198 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_77, align 4" [./../hw_library/pool.h:132]   --->   Operation 198 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 36 <SV = 20> <Delay = 2.32>
ST_36 : Operation 199 [1/1] (0.00ns)   --->   "%acc_addr_78 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 12" [./../hw_library/pool.h:132]   --->   Operation 199 'getelementptr' 'acc_addr_78' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 200 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_78, align 16" [./../hw_library/pool.h:132]   --->   Operation 200 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 37 <SV = 21> <Delay = 2.32>
ST_37 : Operation 201 [1/1] (0.00ns)   --->   "%acc_addr_79 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 13" [./../hw_library/pool.h:132]   --->   Operation 201 'getelementptr' 'acc_addr_79' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 202 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_79, align 4" [./../hw_library/pool.h:132]   --->   Operation 202 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 38 <SV = 22> <Delay = 2.32>
ST_38 : Operation 203 [1/1] (0.00ns)   --->   "%acc_addr_80 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 14" [./../hw_library/pool.h:132]   --->   Operation 203 'getelementptr' 'acc_addr_80' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 204 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_80, align 8" [./../hw_library/pool.h:132]   --->   Operation 204 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 39 <SV = 23> <Delay = 2.32>
ST_39 : Operation 205 [1/1] (0.00ns)   --->   "%acc_addr_81 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 15" [./../hw_library/pool.h:132]   --->   Operation 205 'getelementptr' 'acc_addr_81' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 206 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_81, align 4" [./../hw_library/pool.h:132]   --->   Operation 206 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 40 <SV = 24> <Delay = 2.32>
ST_40 : Operation 207 [1/1] (0.00ns)   --->   "%acc_addr_82 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 16" [./../hw_library/pool.h:132]   --->   Operation 207 'getelementptr' 'acc_addr_82' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 208 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_82, align 16" [./../hw_library/pool.h:132]   --->   Operation 208 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 41 <SV = 25> <Delay = 2.32>
ST_41 : Operation 209 [1/1] (0.00ns)   --->   "%acc_addr_83 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 17" [./../hw_library/pool.h:132]   --->   Operation 209 'getelementptr' 'acc_addr_83' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 210 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_83, align 4" [./../hw_library/pool.h:132]   --->   Operation 210 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 42 <SV = 26> <Delay = 2.32>
ST_42 : Operation 211 [1/1] (0.00ns)   --->   "%acc_addr_84 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 18" [./../hw_library/pool.h:132]   --->   Operation 211 'getelementptr' 'acc_addr_84' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 212 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_84, align 8" [./../hw_library/pool.h:132]   --->   Operation 212 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 43 <SV = 27> <Delay = 2.32>
ST_43 : Operation 213 [1/1] (0.00ns)   --->   "%acc_addr_85 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 19" [./../hw_library/pool.h:132]   --->   Operation 213 'getelementptr' 'acc_addr_85' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 214 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_85, align 4" [./../hw_library/pool.h:132]   --->   Operation 214 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 44 <SV = 28> <Delay = 2.32>
ST_44 : Operation 215 [1/1] (0.00ns)   --->   "%acc_addr_86 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 20" [./../hw_library/pool.h:132]   --->   Operation 215 'getelementptr' 'acc_addr_86' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 216 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_86, align 16" [./../hw_library/pool.h:132]   --->   Operation 216 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 45 <SV = 29> <Delay = 2.32>
ST_45 : Operation 217 [1/1] (0.00ns)   --->   "%acc_addr_87 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 21" [./../hw_library/pool.h:132]   --->   Operation 217 'getelementptr' 'acc_addr_87' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 218 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_87, align 4" [./../hw_library/pool.h:132]   --->   Operation 218 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 46 <SV = 30> <Delay = 2.32>
ST_46 : Operation 219 [1/1] (0.00ns)   --->   "%acc_addr_88 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 22" [./../hw_library/pool.h:132]   --->   Operation 219 'getelementptr' 'acc_addr_88' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 220 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_88, align 8" [./../hw_library/pool.h:132]   --->   Operation 220 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 47 <SV = 31> <Delay = 2.32>
ST_47 : Operation 221 [1/1] (0.00ns)   --->   "%acc_addr_89 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 23" [./../hw_library/pool.h:132]   --->   Operation 221 'getelementptr' 'acc_addr_89' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 222 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_89, align 4" [./../hw_library/pool.h:132]   --->   Operation 222 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 48 <SV = 32> <Delay = 2.32>
ST_48 : Operation 223 [1/1] (0.00ns)   --->   "%acc_addr_90 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 24" [./../hw_library/pool.h:132]   --->   Operation 223 'getelementptr' 'acc_addr_90' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 224 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_90, align 16" [./../hw_library/pool.h:132]   --->   Operation 224 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 49 <SV = 33> <Delay = 2.32>
ST_49 : Operation 225 [1/1] (0.00ns)   --->   "%acc_addr_91 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 25" [./../hw_library/pool.h:132]   --->   Operation 225 'getelementptr' 'acc_addr_91' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 226 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_91, align 4" [./../hw_library/pool.h:132]   --->   Operation 226 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 50 <SV = 34> <Delay = 2.32>
ST_50 : Operation 227 [1/1] (0.00ns)   --->   "%acc_addr_92 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 26" [./../hw_library/pool.h:132]   --->   Operation 227 'getelementptr' 'acc_addr_92' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 228 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_92, align 8" [./../hw_library/pool.h:132]   --->   Operation 228 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 51 <SV = 35> <Delay = 2.32>
ST_51 : Operation 229 [1/1] (0.00ns)   --->   "%acc_addr_93 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 27" [./../hw_library/pool.h:132]   --->   Operation 229 'getelementptr' 'acc_addr_93' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 230 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_93, align 4" [./../hw_library/pool.h:132]   --->   Operation 230 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 52 <SV = 36> <Delay = 2.32>
ST_52 : Operation 231 [1/1] (0.00ns)   --->   "%acc_addr_94 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 28" [./../hw_library/pool.h:132]   --->   Operation 231 'getelementptr' 'acc_addr_94' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 232 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_94, align 16" [./../hw_library/pool.h:132]   --->   Operation 232 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 53 <SV = 37> <Delay = 2.32>
ST_53 : Operation 233 [1/1] (0.00ns)   --->   "%acc_addr_95 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 29" [./../hw_library/pool.h:132]   --->   Operation 233 'getelementptr' 'acc_addr_95' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 234 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_95, align 4" [./../hw_library/pool.h:132]   --->   Operation 234 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 54 <SV = 38> <Delay = 2.32>
ST_54 : Operation 235 [1/1] (0.00ns)   --->   "%acc_addr_96 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 30" [./../hw_library/pool.h:132]   --->   Operation 235 'getelementptr' 'acc_addr_96' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 236 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_96, align 8" [./../hw_library/pool.h:132]   --->   Operation 236 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 55 <SV = 39> <Delay = 12.5>
ST_55 : Operation 237 [1/1] (0.00ns)   --->   "%acc_addr_97 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 31" [./../hw_library/pool.h:132]   --->   Operation 237 'getelementptr' 'acc_addr_97' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 238 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_97, align 4" [./../hw_library/pool.h:132]   --->   Operation 238 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_55 : Operation 239 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %3, label %6" [./../hw_library/pool.h:137]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 240 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %tmp_V_28, %tmp_V_22" [./../hw_library/pool.h:188]   --->   Operation 240 'mul' 'KER_size_0' <Predicate = (!tmp_18)> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 241 [1/1] (0.00ns)   --->   "%IFMDim_curr_1_load = load i32* @IFMDim_curr_1, align 4" [./../hw_library/pool.h:138]   --->   Operation 241 'load' 'IFMDim_curr_1_load' <Predicate = (tmp_18)> <Delay = 0.00>
ST_55 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_9 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %IFMDim_curr_1_load, i32 1, i32 31)" [./../hw_library/pool.h:138]   --->   Operation 242 'partselect' 'tmp_9' <Predicate = (tmp_18)> <Delay = 0.00>
ST_55 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_64 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %IFMCH_curr_3_loc, i1 false)" [./../hw_library/pool.h:90]   --->   Operation 243 'bitconcatenate' 'tmp_64' <Predicate = (tmp_18)> <Delay = 0.00>
ST_55 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_65 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_9, i1 false)" [./../hw_library/pool.h:138]   --->   Operation 244 'bitconcatenate' 'tmp_65' <Predicate = (tmp_18)> <Delay = 0.00>
ST_55 : Operation 245 [1/1] (0.00ns)   --->   "%cast9 = zext i31 %tmp_9 to i63" [./../hw_library/pool.h:138]   --->   Operation 245 'zext' 'cast9' <Predicate = (tmp_18)> <Delay = 0.00>
ST_55 : Operation 246 [1/1] (0.00ns)   --->   "%cast = zext i32 %IFMCH_curr_3_loc to i63" [./../hw_library/pool.h:90]   --->   Operation 246 'zext' 'cast' <Predicate = (tmp_18)> <Delay = 0.00>
ST_55 : Operation 247 [1/1] (8.51ns)   --->   "%bound3 = mul i63 %cast9, %cast" [./../hw_library/pool.h:138]   --->   Operation 247 'mul' 'bound3' <Predicate = (tmp_18)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 248 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %tmp_V_20 to i63" [./../hw_library/pool.h:74]   --->   Operation 248 'zext' 'cast2' <Predicate = (tmp_18)> <Delay = 0.00>
ST_55 : Operation 249 [1/1] (8.51ns)   --->   "%bound5 = mul i63 %cast2, %cast9" [./../hw_library/pool.h:74]   --->   Operation 249 'mul' 'bound5' <Predicate = (tmp_18)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 250 [1/1] (1.76ns)   --->   "br label %.preheader244" [./../hw_library/pool.h:139]   --->   Operation 250 'br' <Predicate = (tmp_18)> <Delay = 1.76>

State 56 <SV = 40> <Delay = 12.5>
ST_56 : Operation 251 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %tmp_V_22, %KER_size_0" [./../hw_library/pool.h:189]   --->   Operation 251 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_0, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/pool.h:191]   --->   Operation 252 'specfucore' <Predicate = true> <Delay = 0.00>

State 57 <SV = 41> <Delay = 12.5>
ST_57 : Operation 253 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str66)" [./../hw_library/pool.h:187]   --->   Operation 253 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 254 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %tmp_V_24, %KER_size_1" [./../hw_library/pool.h:190]   --->   Operation 254 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_1, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/pool.h:192]   --->   Operation 255 'specfucore' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_bound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/pool.h:193]   --->   Operation 256 'specfucore' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 257 [1/1] (1.76ns)   --->   "br label %7" [./../hw_library/pool.h:194]   --->   Operation 257 'br' <Predicate = true> <Delay = 1.76>

State 58 <SV = 42> <Delay = 2.55>
ST_58 : Operation 258 [1/1] (0.00ns)   --->   "%i3 = phi i32 [ 0, %6 ], [ %i, %8 ]"   --->   Operation 258 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 259 [1/1] (2.47ns)   --->   "%exitcond1 = icmp eq i32 %i3, %KER_bound" [./../hw_library/pool.h:194]   --->   Operation 259 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 260 [1/1] (2.55ns)   --->   "%i = add i32 %i3, 1" [./../hw_library/pool.h:194]   --->   Operation 260 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 261 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %9, label %8" [./../hw_library/pool.h:194]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>

State 59 <SV = 43> <Delay = 7.26>
ST_59 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str67)" [./../hw_library/pool.h:194]   --->   Operation 262 'specregionbegin' 'tmp_19' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_59 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/pool.h:195]   --->   Operation 263 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_59 : Operation 264 [1/1] (3.63ns)   --->   "%tmp_V_34 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:196]   --->   Operation 264 'read' 'tmp_V_34' <Predicate = (!exitcond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_59 : Operation 265 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_34)" [./../hw_library/pool.h:197]   --->   Operation 265 'write' <Predicate = (!exitcond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_59 : Operation 266 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str67, i32 %tmp_19)" [./../hw_library/pool.h:198]   --->   Operation 266 'specregionend' 'empty_26' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_59 : Operation 267 [1/1] (0.00ns)   --->   "br label %7" [./../hw_library/pool.h:194]   --->   Operation 267 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 60 <SV = 43> <Delay = 0.00>
ST_60 : Operation 268 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str66, i32 %tmp)" [./../hw_library/pool.h:199]   --->   Operation 268 'specregionend' 'empty_27' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_60 : Operation 269 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 269 'br' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_60 : Operation 270 [1/1] (0.00ns)   --->   "ret void" [./../hw_library/pool.h:201]   --->   Operation 270 'ret' <Predicate = true> <Delay = 0.00>

State 61 <SV = 40> <Delay = 3.77>
ST_61 : Operation 271 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i63 [ 0, %3 ], [ %indvar_flatten_next3, %.preheader244.loopexit ]"   --->   Operation 271 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 272 [1/1] (2.78ns)   --->   "%exitcond_flatten3 = icmp eq i63 %indvar_flatten3, %bound5" [./../hw_library/pool.h:74]   --->   Operation 272 'icmp' 'exitcond_flatten3' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 273 [1/1] (3.49ns)   --->   "%indvar_flatten_next3 = add i63 %indvar_flatten3, 1"   --->   Operation 273 'add' 'indvar_flatten_next3' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 274 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten3, label %.loopexit.loopexit, label %.preheader242.preheader" [./../hw_library/pool.h:74]   --->   Operation 274 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 275 [1/1] (1.76ns)   --->   "br label %.preheader242"   --->   Operation 275 'br' <Predicate = (!exitcond_flatten3)> <Delay = 1.76>
ST_61 : Operation 276 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 276 'br' <Predicate = (exitcond_flatten3)> <Delay = 0.00>

State 62 <SV = 41> <Delay = 3.46>
ST_62 : Operation 277 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i32 [ %indvar_flatten_next7, %5 ], [ 0, %.preheader242.preheader ]"   --->   Operation 277 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 278 [1/1] (0.00ns)   --->   "%xp = phi i31 [ %xp_2, %5 ], [ 0, %.preheader242.preheader ]"   --->   Operation 278 'phi' 'xp' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 279 [1/1] (2.47ns)   --->   "%exitcond_flatten8 = icmp eq i32 %indvar_flatten6, %tmp_65" [./../hw_library/pool.h:138]   --->   Operation 279 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 280 [1/1] (2.55ns)   --->   "%indvar_flatten_next7 = add i32 %indvar_flatten6, 1"   --->   Operation 280 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 281 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %.preheader.preheader, label %.preheader243" [./../hw_library/pool.h:138]   --->   Operation 281 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 282 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i31 %xp, %tmp_9" [./../hw_library/pool.h:142]   --->   Operation 282 'icmp' 'exitcond' <Predicate = (!exitcond_flatten8)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 283 [1/1] (0.73ns)   --->   "%xp_mid2 = select i1 %exitcond, i31 0, i31 %xp" [./../hw_library/pool.h:142]   --->   Operation 283 'select' 'xp_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 284 [1/1] (1.76ns)   --->   "br label %.preheader240" [./../hw_library/pool.h:144]   --->   Operation 284 'br' <Predicate = (!exitcond_flatten8)> <Delay = 1.76>
ST_62 : Operation 285 [1/1] (1.76ns)   --->   "br label %.preheader" [./../hw_library/pool.h:167]   --->   Operation 285 'br' <Predicate = (exitcond_flatten8)> <Delay = 1.76>

State 63 <SV = 42> <Delay = 3.47>
ST_63 : Operation 286 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i33 [ 0, %.preheader243 ], [ %indvar_flatten_next, %.preheader241 ]"   --->   Operation 286 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 287 [1/1] (0.00ns)   --->   "%ch = phi i32 [ 0, %.preheader243 ], [ %ch_3, %.preheader241 ]"   --->   Operation 287 'phi' 'ch' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 288 [1/1] (2.48ns)   --->   "%exitcond_flatten = icmp eq i33 %indvar_flatten, %tmp_64" [./../hw_library/pool.h:90]   --->   Operation 288 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 289 [1/1] (2.59ns)   --->   "%indvar_flatten_next = add i33 %indvar_flatten, 1"   --->   Operation 289 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 290 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader239.preheader, label %.preheader241" [./../hw_library/pool.h:90]   --->   Operation 290 'br' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 291 [1/1] (2.47ns)   --->   "%exitcond4 = icmp eq i32 %ch, %IFMCH_curr_3_loc" [./../hw_library/pool.h:145]   --->   Operation 291 'icmp' 'exitcond4' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 292 [1/1] (0.69ns)   --->   "%ch_mid2 = select i1 %exitcond4, i32 0, i32 %ch" [./../hw_library/pool.h:145]   --->   Operation 292 'select' 'ch_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 64 <SV = 43> <Delay = 3.63>
ST_64 : Operation 293 [1/1] (3.63ns)   --->   "%tmp_V_37 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:147]   --->   Operation 293 'read' 'tmp_V_37' <Predicate = (!exitcond_flatten)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_64 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_25 = zext i32 %ch_mid2 to i64" [./../hw_library/pool.h:148]   --->   Operation 294 'zext' 'tmp_25' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_64 : Operation 295 [1/1] (0.00ns)   --->   "%acc_addr_8 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 %tmp_25" [./../hw_library/pool.h:148]   --->   Operation 295 'getelementptr' 'acc_addr_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_64 : Operation 296 [2/2] (2.32ns)   --->   "%acc_load_2 = load i32* %acc_addr_8, align 4" [./../hw_library/pool.h:148]   --->   Operation 296 'load' 'acc_load_2' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_64 : Operation 297 [1/1] (2.55ns)   --->   "%ch_3 = add i32 %ch_mid2, 1" [./../hw_library/pool.h:145]   --->   Operation 297 'add' 'ch_3' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 44> <Delay = 7.81>
ST_65 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str63)" [./../hw_library/pool.h:145]   --->   Operation 298 'specregionbegin' 'tmp_24' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_65 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/pool.h:146]   --->   Operation 299 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_65 : Operation 300 [1/2] (2.32ns)   --->   "%acc_load_2 = load i32* %acc_addr_8, align 4" [./../hw_library/pool.h:148]   --->   Operation 300 'load' 'acc_load_2' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_65 : Operation 301 [1/1] (2.47ns)   --->   "%tmp_31 = icmp sgt i32 %acc_load_2, %tmp_V_37" [./../hw_library/pool.h:148]   --->   Operation 301 'icmp' 'tmp_31' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 302 [1/1] (0.69ns)   --->   "%acc_load_2_valIn_V = select i1 %tmp_31, i32 %acc_load_2, i32 %tmp_V_37" [./../hw_library/pool.h:148]   --->   Operation 302 'select' 'acc_load_2_valIn_V' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 303 [1/1] (2.32ns)   --->   "store i32 %acc_load_2_valIn_V, i32* %acc_addr_8, align 4" [./../hw_library/pool.h:148]   --->   Operation 303 'store' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_65 : Operation 304 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str63, i32 %tmp_24)" [./../hw_library/pool.h:150]   --->   Operation 304 'specregionend' 'empty_22' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_65 : Operation 305 [1/1] (0.00ns)   --->   "br label %.preheader240" [./../hw_library/pool.h:145]   --->   Operation 305 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 66 <SV = 43> <Delay = 1.76>
ST_66 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i31 %xp_mid2 to i11" [./../hw_library/pool.h:153]   --->   Operation 306 'trunc' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 307 [1/1] (1.76ns)   --->   "br label %.preheader239" [./../hw_library/pool.h:153]   --->   Operation 307 'br' <Predicate = true> <Delay = 1.76>

State 67 <SV = 44> <Delay = 4.20>
ST_67 : Operation 308 [1/1] (0.00ns)   --->   "%ch2 = phi i6 [ %ch_4, %4 ], [ 0, %.preheader239.preheader ]"   --->   Operation 308 'phi' 'ch2' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 309 [1/1] (1.42ns)   --->   "%tmp_26 = icmp eq i6 %ch2, -32" [./../hw_library/pool.h:153]   --->   Operation 309 'icmp' 'tmp_26' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 310 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 310 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 311 [1/1] (1.82ns)   --->   "%ch_4 = add i6 %ch2, 1" [./../hw_library/pool.h:153]   --->   Operation 311 'add' 'ch_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 312 [1/1] (0.00ns)   --->   "br i1 %tmp_26, label %5, label %4" [./../hw_library/pool.h:153]   --->   Operation 312 'br' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_28 = zext i6 %ch2 to i64" [./../hw_library/pool.h:156]   --->   Operation 313 'zext' 'tmp_28' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_67 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_71 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %ch2, i4 0)" [./../hw_library/pool.h:153]   --->   Operation 314 'bitconcatenate' 'tmp_71' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_67 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_73_cast = zext i10 %tmp_71 to i11" [./../hw_library/pool.h:156]   --->   Operation 315 'zext' 'tmp_73_cast' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_67 : Operation 316 [1/1] (1.63ns)   --->   "%tmp_72 = add i11 %tmp_70, %tmp_73_cast" [./../hw_library/pool.h:156]   --->   Operation 316 'add' 'tmp_72' <Predicate = (!tmp_26)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_74_cast = zext i11 %tmp_72 to i64" [./../hw_library/pool.h:156]   --->   Operation 317 'zext' 'tmp_74_cast' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_67 : Operation 318 [1/1] (0.00ns)   --->   "%buf_addr_6 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_74_cast" [./../hw_library/pool.h:156]   --->   Operation 318 'getelementptr' 'buf_addr_6' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_67 : Operation 319 [2/2] (2.56ns)   --->   "%buf_load_2 = load i32* %buf_addr_6, align 4" [./../hw_library/pool.h:156]   --->   Operation 319 'load' 'buf_load_2' <Predicate = (!tmp_26)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_67 : Operation 320 [1/1] (0.00ns)   --->   "%acc_addr_7 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 %tmp_28" [./../hw_library/pool.h:156]   --->   Operation 320 'getelementptr' 'acc_addr_7' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_67 : Operation 321 [2/2] (2.32ns)   --->   "%acc_load = load i32* %acc_addr_7, align 4" [./../hw_library/pool.h:156]   --->   Operation 321 'load' 'acc_load' <Predicate = (!tmp_26)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 68 <SV = 45> <Delay = 8.30>
ST_68 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str64)" [./../hw_library/pool.h:153]   --->   Operation 322 'specregionbegin' 'tmp_27' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_68 : Operation 323 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/pool.h:154]   --->   Operation 323 'specpipeline' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_68 : Operation 324 [1/2] (2.56ns)   --->   "%buf_load_2 = load i32* %buf_addr_6, align 4" [./../hw_library/pool.h:156]   --->   Operation 324 'load' 'buf_load_2' <Predicate = (!tmp_26)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_68 : Operation 325 [1/2] (2.32ns)   --->   "%acc_load = load i32* %acc_addr_7, align 4" [./../hw_library/pool.h:156]   --->   Operation 325 'load' 'acc_load' <Predicate = (!tmp_26)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_68 : Operation 326 [1/1] (2.47ns)   --->   "%tmp_29 = icmp sgt i32 %buf_load_2, %acc_load" [./../hw_library/pool.h:156]   --->   Operation 326 'icmp' 'tmp_29' <Predicate = (!tmp_26)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 327 [1/1] (0.69ns)   --->   "%tmp_30 = select i1 %tmp_29, i32 %buf_load_2, i32 %acc_load" [./../hw_library/pool.h:156]   --->   Operation 327 'select' 'tmp_30' <Predicate = (!tmp_26)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 328 [1/1] (2.56ns)   --->   "store i32 %tmp_30, i32* %buf_addr_6, align 4" [./../hw_library/pool.h:156]   --->   Operation 328 'store' <Predicate = (!tmp_26)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_68 : Operation 329 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_7, align 4" [./../hw_library/pool.h:157]   --->   Operation 329 'store' <Predicate = (!tmp_26)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_68 : Operation 330 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str64, i32 %tmp_27)" [./../hw_library/pool.h:163]   --->   Operation 330 'specregionend' 'empty_24' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_68 : Operation 331 [1/1] (0.00ns)   --->   "br label %.preheader239" [./../hw_library/pool.h:153]   --->   Operation 331 'br' <Predicate = (!tmp_26)> <Delay = 0.00>

State 69 <SV = 45> <Delay = 2.52>
ST_69 : Operation 332 [1/1] (2.52ns)   --->   "%xp_2 = add i31 %xp_mid2, 1" [./../hw_library/pool.h:142]   --->   Operation 332 'add' 'xp_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 333 [1/1] (0.00ns)   --->   "br label %.preheader242" [./../hw_library/pool.h:142]   --->   Operation 333 'br' <Predicate = true> <Delay = 0.00>

State 70 <SV = 42> <Delay = 7.46>
ST_70 : Operation 334 [1/1] (0.00ns)   --->   "%indvar_flatten4 = phi i63 [ %indvar_flatten_next4, %.preheader238 ], [ 0, %.preheader.preheader ]"   --->   Operation 334 'phi' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 335 [1/1] (0.00ns)   --->   "%outpix = phi i31 [ %tmp_22_mid2_v, %.preheader238 ], [ 0, %.preheader.preheader ]" [./../hw_library/pool.h:170]   --->   Operation 335 'phi' 'outpix' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 336 [1/1] (0.00ns)   --->   "%outch = phi i32 [ %outch_2, %.preheader238 ], [ 0, %.preheader.preheader ]"   --->   Operation 336 'phi' 'outch' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 337 [1/1] (2.78ns)   --->   "%exitcond_flatten4 = icmp eq i63 %indvar_flatten4, %bound3" [./../hw_library/pool.h:138]   --->   Operation 337 'icmp' 'exitcond_flatten4' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 338 [1/1] (3.49ns)   --->   "%indvar_flatten_next4 = add i63 %indvar_flatten4, 1"   --->   Operation 338 'add' 'indvar_flatten_next4' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 339 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten4, label %.preheader244.loopexit, label %.preheader238" [./../hw_library/pool.h:138]   --->   Operation 339 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 340 [1/1] (2.52ns)   --->   "%outpix_2 = add i31 1, %outpix" [./../hw_library/pool.h:167]   --->   Operation 340 'add' 'outpix_2' <Predicate = (!exitcond_flatten4)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 341 [1/1] (2.47ns)   --->   "%exitcond3 = icmp eq i32 %outch, %IFMCH_curr_3_loc" [./../hw_library/pool.h:168]   --->   Operation 341 'icmp' 'exitcond3' <Predicate = (!exitcond_flatten4)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 342 [1/1] (0.69ns)   --->   "%outch_mid2 = select i1 %exitcond3, i32 0, i32 %outch" [./../hw_library/pool.h:168]   --->   Operation 342 'select' 'outch_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 343 [1/1] (0.73ns)   --->   "%tmp_22_mid2_v = select i1 %exitcond3, i31 %outpix_2, i31 %outpix" [./../hw_library/pool.h:170]   --->   Operation 343 'select' 'tmp_22_mid2_v' <Predicate = (!exitcond_flatten4)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i31 %tmp_22_mid2_v to i11" [./../hw_library/pool.h:168]   --->   Operation 344 'trunc' 'tmp_66' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_70 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_21 = zext i32 %outch_mid2 to i64" [./../hw_library/pool.h:170]   --->   Operation 345 'zext' 'tmp_21' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_70 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i32 %outch_mid2 to i7" [./../hw_library/pool.h:168]   --->   Operation 346 'trunc' 'tmp_67' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_70 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_70_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_67, i4 0)" [./../hw_library/pool.h:170]   --->   Operation 347 'bitconcatenate' 'tmp_70_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_70 : Operation 348 [1/1] (1.63ns)   --->   "%tmp_68 = add i11 %tmp_70_cast, %tmp_66" [./../hw_library/pool.h:170]   --->   Operation 348 'add' 'tmp_68' <Predicate = (!exitcond_flatten4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_71_cast = zext i11 %tmp_68 to i64" [./../hw_library/pool.h:170]   --->   Operation 349 'zext' 'tmp_71_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_70 : Operation 350 [1/1] (0.00ns)   --->   "%buf_addr_5 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_71_cast" [./../hw_library/pool.h:170]   --->   Operation 350 'getelementptr' 'buf_addr_5' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_70 : Operation 351 [2/2] (2.56ns)   --->   "%buf_load = load i32* %buf_addr_5, align 4" [./../hw_library/pool.h:170]   --->   Operation 351 'load' 'buf_load' <Predicate = (!exitcond_flatten4)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_70 : Operation 352 [1/1] (0.00ns)   --->   "%acc_addr_6 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 %tmp_21" [./../hw_library/pool.h:176]   --->   Operation 352 'getelementptr' 'acc_addr_6' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_70 : Operation 353 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_6, align 4" [./../hw_library/pool.h:176]   --->   Operation 353 'store' <Predicate = (!exitcond_flatten4)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_70 : Operation 354 [1/1] (2.55ns)   --->   "%outch_2 = add i32 1, %outch_mid2" [./../hw_library/pool.h:168]   --->   Operation 354 'add' 'outch_2' <Predicate = (!exitcond_flatten4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 43> <Delay = 5.77>
ST_71 : Operation 355 [1/2] (2.56ns)   --->   "%buf_load = load i32* %buf_addr_5, align 4" [./../hw_library/pool.h:170]   --->   Operation 355 'load' 'buf_load' <Predicate = (!exitcond_flatten4)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_71 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i32 %buf_load to i31" [./../hw_library/pool.h:170]   --->   Operation 356 'trunc' 'tmp_69' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_71 : Operation 357 [1/1] (2.47ns)   --->   "%tmp_22 = icmp sgt i32 %buf_load, 0" [./../hw_library/pool.h:170]   --->   Operation 357 'icmp' 'tmp_22' <Predicate = (!exitcond_flatten4)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 358 [1/1] (0.73ns)   --->   "%tmp_V_35 = select i1 %tmp_22, i31 %tmp_69, i31 0" [./../hw_library/pool.h:170]   --->   Operation 358 'select' 'tmp_V_35' <Predicate = (!exitcond_flatten4)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 359 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_5, align 4" [./../hw_library/pool.h:175]   --->   Operation 359 'store' <Predicate = (!exitcond_flatten4)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 72 <SV = 44> <Delay = 3.63>
ST_72 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str65)" [./../hw_library/pool.h:168]   --->   Operation 360 'specregionbegin' 'tmp_20' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_72 : Operation 361 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/pool.h:169]   --->   Operation 361 'specpipeline' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_72 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_V_1 = zext i31 %tmp_V_35 to i32" [./../hw_library/pool.h:170]   --->   Operation 362 'zext' 'tmp_V_1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_72 : Operation 363 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_1)" [./../hw_library/pool.h:172]   --->   Operation 363 'write' <Predicate = (!exitcond_flatten4)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_72 : Operation 364 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str65, i32 %tmp_20)" [./../hw_library/pool.h:182]   --->   Operation 364 'specregionend' 'empty_25' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_72 : Operation 365 [1/1] (0.00ns)   --->   "br label %.preheader" [./../hw_library/pool.h:168]   --->   Operation 365 'br' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>

State 73 <SV = 43> <Delay = 0.00>
ST_73 : Operation 366 [1/1] (0.00ns)   --->   "br label %.preheader244"   --->   Operation 366 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IFMCH_curr_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ IFMDim_curr_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf                  (alloca           ) [ 00111111111111111111111111111111111111111111111111111111000001111111111111]
acc                  (alloca           ) [ 00111111111111111111111111111111111111111111111111111111000001111111111111]
tmp_V                (read             ) [ 00111111111111111111111110000000000000000000000000000000000000000000000000]
StgValue_77          (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_20             (read             ) [ 00011111111111111111111111111111111111111111111111111111000000000000000000]
StgValue_79          (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_22             (read             ) [ 00001111111111111111111111111111111111111111111111111111100000000000000000]
StgValue_81          (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_24             (read             ) [ 00000111111111111111111111111111111111111111111111111111110000000000000000]
StgValue_83          (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_26             (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_85          (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_28             (read             ) [ 00000001111111111111111111111111111111111111111111111111000000000000000000]
StgValue_87          (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_30             (read             ) [ 00000000100000000000000000000000000000000000000000000000000000000000000000]
StgValue_89          (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_90          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_91          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_32             (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_93          (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                (icmp             ) [ 00000000100000000000000000000000000000000000000000000000000000000000000000]
IFMCH_curr_1_load    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_96          (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_97          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_98          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_99          (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
IFMCH_curr_3_loc     (phi              ) [ 00000000111111111111111111111111111111111111111111111111000001111111111111]
StgValue_101         (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_102         (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_103         (br               ) [ 00000000111111111111111110000000000000000000000000000000000000000000000000]
j                    (phi              ) [ 00000000010000000000000000000000000000000000000000000000000000000000000000]
tmp_17               (icmp             ) [ 00000000011111111111111110000000000000000000000000000000000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
j_2                  (add              ) [ 00000000111111111111111110000000000000000000000000000000000000000000000000]
StgValue_108         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_32               (bitconcatenate   ) [ 00000000001111111111111110000000000000000000000000000000000000000000000000]
tmp_33               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr             (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_112         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr             (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_114         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18               (icmp             ) [ 00000000000000000000000001111111111111111111111111111111111111111111111111]
tmp_34               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_35               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr_7           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_119         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_36               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_37               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr_8           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_123         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_38               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_39               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr_9           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_127         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_40               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_41               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr_10          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_131         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_42               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_43               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr_11          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_135         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_44               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_45               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr_12          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_139         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_46               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_47               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr_13          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_143         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_48               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_49               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr_14          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_147         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_50               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_51               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr_15          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_151         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_52               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_53               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr_16          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_155         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_54               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_55               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr_17          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_159         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_56               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_57               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr_18          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_163         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_58               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_59               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr_19          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_167         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_60               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_61               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr_20          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_171         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_62               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_63               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr_21          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_175         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_176         (br               ) [ 00000000111111111111111110000000000000000000000000000000000000000000000000]
acc_addr_67          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_178         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_68          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_180         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_69          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_182         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_70          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_184         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_71          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_186         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_72          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_188         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_73          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_190         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_74          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_192         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_75          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_194         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_76          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_196         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_77          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_198         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_78          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_200         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_79          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_202         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_80          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_204         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_81          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_206         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_82          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_208         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_83          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_210         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_84          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_212         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_85          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_214         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_86          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_216         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_87          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_218         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_88          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_220         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_89          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_222         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_90          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_224         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_91          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_226         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_92          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_228         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_93          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_230         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_94          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_232         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_95          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_234         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_96          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_236         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_97          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_238         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_239         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
KER_size_0           (mul              ) [ 00000000000000000000000000000000000000000000000000000000100000000000000000]
IFMDim_curr_1_load   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
tmp_64               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
tmp_65               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
cast9                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
cast                 (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
bound3               (mul              ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
cast2                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
bound5               (mul              ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
StgValue_250         (br               ) [ 00000000000000000000000000000000000000000000000000000001000001111111111111]
KER_size_1           (mul              ) [ 00000000000000000000000000000000000000000000000000000000010000000000000000]
StgValue_252         (specfucore       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                  (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000001110000000000000]
KER_bound            (mul              ) [ 00000000000000000000000000000000000000000000000000000000001100000000000000]
StgValue_255         (specfucore       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_256         (specfucore       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_257         (br               ) [ 00000000000000000000000000000000000000000000000000000000011100000000000000]
i3                   (phi              ) [ 00000000000000000000000000000000000000000000000000000000001000000000000000]
exitcond1            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000001100000000000000]
i                    (add              ) [ 00000000000000000000000000000000000000000000000000000000011100000000000000]
StgValue_261         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19               (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_263         (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_34             (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_265         (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
empty_26             (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_267         (br               ) [ 00000000000000000000000000000000000000000000000000000000011100000000000000]
empty_27             (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_269         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_270         (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten3      (phi              ) [ 00000000000000000000000000000000000000000000000000000000000001000000000000]
exitcond_flatten3    (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
indvar_flatten_next3 (add              ) [ 00000000000000000000000000000000000000000000000000000001000001111111111111]
StgValue_274         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_275         (br               ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
StgValue_276         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten6      (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000100000000000]
xp                   (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000100000000000]
exitcond_flatten8    (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
indvar_flatten_next7 (add              ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
StgValue_281         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond             (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
xp_mid2              (select           ) [ 00000000000000000000000000000000000000000000000000000000000000011111110000]
StgValue_284         (br               ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
StgValue_285         (br               ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
indvar_flatten       (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000010000000000]
ch                   (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000010000000000]
exitcond_flatten     (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
indvar_flatten_next  (add              ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
StgValue_290         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond4            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
ch_mid2              (select           ) [ 00000000000000000000000000000000000000000000000000000000000000001000000000]
tmp_V_37             (read             ) [ 00000000000000000000000000000000000000000000000000000000000000010100000000]
tmp_25               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_8           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000010100000000]
ch_3                 (add              ) [ 00000000000000000000000000000000000000000000000000000000000001110111111111]
tmp_24               (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_299         (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_load_2           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31               (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_load_2_valIn_V   (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_303         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
empty_22             (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_305         (br               ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
tmp_70               (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000001100000]
StgValue_307         (br               ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
ch2                  (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000001000000]
tmp_26               (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
empty_23             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
ch_4                 (add              ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
StgValue_312         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_71               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_73_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_72               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_74_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr_6           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000001100000]
acc_addr_7           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000001100000]
tmp_27               (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_323         (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
buf_load_2           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
acc_load             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29               (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30               (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_328         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_329         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
empty_24             (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_331         (br               ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
xp_2                 (add              ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
StgValue_333         (br               ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
indvar_flatten4      (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000001000]
outpix               (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000001000]
outch                (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000001000]
exitcond_flatten4    (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
indvar_flatten_next4 (add              ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
StgValue_339         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
outpix_2             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond3            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
outch_mid2           (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22_mid2_v        (select           ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
tmp_66               (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_67               (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_70_cast          (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_68               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_71_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr_5           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000001100]
acc_addr_6           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_353         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
outch_2              (add              ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
buf_load             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_69               (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22               (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_35             (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000001010]
StgValue_359         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20               (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_361         (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_1              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_363         (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
empty_25             (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_365         (br               ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111]
StgValue_366         (br               ) [ 00000000000000000000000000000000000000000000000000000001000001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="IFMCH_curr_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMCH_curr_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="IFMDim_curr_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMDim_curr_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str155"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str156"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str157"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str158"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str159"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str160"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str148"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str149"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str150"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str151"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str152"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str153"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i54.i10"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str66"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str63"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str64"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str65"/></StgValue>
</bind>
</comp>

<comp id="214" class="1004" name="buf_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="acc_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 tmp_V_20/2 tmp_V_22/3 tmp_V_24/4 tmp_V_26/5 tmp_V_28/6 tmp_V_30/7 tmp_V_32/8 tmp_V_34/59 tmp_V_37/64 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_77/1 StgValue_79/2 StgValue_81/3 StgValue_83/4 StgValue_85/5 StgValue_87/6 StgValue_89/7 StgValue_93/8 StgValue_265/59 StgValue_363/72 "/>
</bind>
</comp>

<comp id="236" class="1004" name="buf_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="10" slack="0"/>
<pin id="240" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/9 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="9" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="0"/>
<pin id="247" dir="0" index="4" bw="9" slack="0"/>
<pin id="248" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="0"/>
<pin id="250" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_112/9 StgValue_119/10 StgValue_123/11 StgValue_127/12 StgValue_131/13 StgValue_135/14 StgValue_139/15 StgValue_143/16 StgValue_147/17 StgValue_151/18 StgValue_155/19 StgValue_159/20 StgValue_163/21 StgValue_167/22 StgValue_171/23 StgValue_175/24 buf_load_2/67 StgValue_328/68 buf_load/70 StgValue_359/71 "/>
</bind>
</comp>

<comp id="253" class="1004" name="acc_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr/9 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="0"/>
<pin id="265" dir="0" index="4" bw="5" slack="0"/>
<pin id="266" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="32" slack="0"/>
<pin id="268" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_114/9 StgValue_178/25 StgValue_180/26 StgValue_182/27 StgValue_184/28 StgValue_186/29 StgValue_188/30 StgValue_190/31 StgValue_192/32 StgValue_194/33 StgValue_196/34 StgValue_198/35 StgValue_200/36 StgValue_202/37 StgValue_204/38 StgValue_206/39 StgValue_208/40 StgValue_210/41 StgValue_212/42 StgValue_214/43 StgValue_216/44 StgValue_218/45 StgValue_220/46 StgValue_222/47 StgValue_224/48 StgValue_226/49 StgValue_228/50 StgValue_230/51 StgValue_232/52 StgValue_234/53 StgValue_236/54 StgValue_238/55 acc_load_2/64 StgValue_303/65 acc_load/67 StgValue_329/68 StgValue_353/70 "/>
</bind>
</comp>

<comp id="271" class="1004" name="buf_addr_7_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="64" slack="0"/>
<pin id="275" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_7/10 "/>
</bind>
</comp>

<comp id="278" class="1004" name="buf_addr_8_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="64" slack="0"/>
<pin id="282" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_8/11 "/>
</bind>
</comp>

<comp id="285" class="1004" name="buf_addr_9_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="64" slack="0"/>
<pin id="289" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_9/12 "/>
</bind>
</comp>

<comp id="292" class="1004" name="buf_addr_10_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="64" slack="0"/>
<pin id="296" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_10/13 "/>
</bind>
</comp>

<comp id="299" class="1004" name="buf_addr_11_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="64" slack="0"/>
<pin id="303" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_11/14 "/>
</bind>
</comp>

<comp id="306" class="1004" name="buf_addr_12_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="64" slack="0"/>
<pin id="310" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_12/15 "/>
</bind>
</comp>

<comp id="313" class="1004" name="buf_addr_13_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="64" slack="0"/>
<pin id="317" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_13/16 "/>
</bind>
</comp>

<comp id="320" class="1004" name="buf_addr_14_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="64" slack="0"/>
<pin id="324" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_14/17 "/>
</bind>
</comp>

<comp id="327" class="1004" name="buf_addr_15_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="64" slack="0"/>
<pin id="331" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_15/18 "/>
</bind>
</comp>

<comp id="334" class="1004" name="buf_addr_16_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="64" slack="0"/>
<pin id="338" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_16/19 "/>
</bind>
</comp>

<comp id="341" class="1004" name="buf_addr_17_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="64" slack="0"/>
<pin id="345" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_17/20 "/>
</bind>
</comp>

<comp id="348" class="1004" name="buf_addr_18_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="64" slack="0"/>
<pin id="352" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_18/21 "/>
</bind>
</comp>

<comp id="355" class="1004" name="buf_addr_19_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="64" slack="0"/>
<pin id="359" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_19/22 "/>
</bind>
</comp>

<comp id="362" class="1004" name="buf_addr_20_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="64" slack="0"/>
<pin id="366" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_20/23 "/>
</bind>
</comp>

<comp id="369" class="1004" name="buf_addr_21_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="64" slack="0"/>
<pin id="373" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_21/24 "/>
</bind>
</comp>

<comp id="376" class="1004" name="acc_addr_67_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_67/25 "/>
</bind>
</comp>

<comp id="384" class="1004" name="acc_addr_68_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="3" slack="0"/>
<pin id="388" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_68/26 "/>
</bind>
</comp>

<comp id="392" class="1004" name="acc_addr_69_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="3" slack="0"/>
<pin id="396" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_69/27 "/>
</bind>
</comp>

<comp id="400" class="1004" name="acc_addr_70_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="4" slack="0"/>
<pin id="404" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_70/28 "/>
</bind>
</comp>

<comp id="408" class="1004" name="acc_addr_71_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="4" slack="0"/>
<pin id="412" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_71/29 "/>
</bind>
</comp>

<comp id="416" class="1004" name="acc_addr_72_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="4" slack="0"/>
<pin id="420" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_72/30 "/>
</bind>
</comp>

<comp id="424" class="1004" name="acc_addr_73_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="4" slack="0"/>
<pin id="428" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_73/31 "/>
</bind>
</comp>

<comp id="432" class="1004" name="acc_addr_74_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="5" slack="0"/>
<pin id="436" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_74/32 "/>
</bind>
</comp>

<comp id="440" class="1004" name="acc_addr_75_gep_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="5" slack="0"/>
<pin id="444" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_75/33 "/>
</bind>
</comp>

<comp id="448" class="1004" name="acc_addr_76_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="5" slack="0"/>
<pin id="452" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_76/34 "/>
</bind>
</comp>

<comp id="456" class="1004" name="acc_addr_77_gep_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="5" slack="0"/>
<pin id="460" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_77/35 "/>
</bind>
</comp>

<comp id="464" class="1004" name="acc_addr_78_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="5" slack="0"/>
<pin id="468" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_78/36 "/>
</bind>
</comp>

<comp id="472" class="1004" name="acc_addr_79_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="5" slack="0"/>
<pin id="476" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_79/37 "/>
</bind>
</comp>

<comp id="480" class="1004" name="acc_addr_80_gep_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="5" slack="0"/>
<pin id="484" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_80/38 "/>
</bind>
</comp>

<comp id="488" class="1004" name="acc_addr_81_gep_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="5" slack="0"/>
<pin id="492" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_81/39 "/>
</bind>
</comp>

<comp id="496" class="1004" name="acc_addr_82_gep_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="6" slack="0"/>
<pin id="500" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_82/40 "/>
</bind>
</comp>

<comp id="504" class="1004" name="acc_addr_83_gep_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="6" slack="0"/>
<pin id="508" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_83/41 "/>
</bind>
</comp>

<comp id="512" class="1004" name="acc_addr_84_gep_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="0" index="2" bw="6" slack="0"/>
<pin id="516" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_84/42 "/>
</bind>
</comp>

<comp id="520" class="1004" name="acc_addr_85_gep_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="0" index="2" bw="6" slack="0"/>
<pin id="524" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_85/43 "/>
</bind>
</comp>

<comp id="528" class="1004" name="acc_addr_86_gep_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="0" index="2" bw="6" slack="0"/>
<pin id="532" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_86/44 "/>
</bind>
</comp>

<comp id="536" class="1004" name="acc_addr_87_gep_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="0" index="2" bw="6" slack="0"/>
<pin id="540" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_87/45 "/>
</bind>
</comp>

<comp id="544" class="1004" name="acc_addr_88_gep_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="0" index="2" bw="6" slack="0"/>
<pin id="548" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_88/46 "/>
</bind>
</comp>

<comp id="552" class="1004" name="acc_addr_89_gep_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="0" index="2" bw="6" slack="0"/>
<pin id="556" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_89/47 "/>
</bind>
</comp>

<comp id="560" class="1004" name="acc_addr_90_gep_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="0" index="2" bw="6" slack="0"/>
<pin id="564" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_90/48 "/>
</bind>
</comp>

<comp id="568" class="1004" name="acc_addr_91_gep_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="0" index="2" bw="6" slack="0"/>
<pin id="572" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_91/49 "/>
</bind>
</comp>

<comp id="576" class="1004" name="acc_addr_92_gep_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="0" index="2" bw="6" slack="0"/>
<pin id="580" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_92/50 "/>
</bind>
</comp>

<comp id="584" class="1004" name="acc_addr_93_gep_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="0" index="2" bw="6" slack="0"/>
<pin id="588" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_93/51 "/>
</bind>
</comp>

<comp id="592" class="1004" name="acc_addr_94_gep_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="0" index="2" bw="6" slack="0"/>
<pin id="596" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_94/52 "/>
</bind>
</comp>

<comp id="600" class="1004" name="acc_addr_95_gep_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="0" index="2" bw="6" slack="0"/>
<pin id="604" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_95/53 "/>
</bind>
</comp>

<comp id="608" class="1004" name="acc_addr_96_gep_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="0" index="2" bw="6" slack="0"/>
<pin id="612" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_96/54 "/>
</bind>
</comp>

<comp id="616" class="1004" name="acc_addr_97_gep_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="0" index="2" bw="6" slack="0"/>
<pin id="620" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_97/55 "/>
</bind>
</comp>

<comp id="624" class="1004" name="acc_addr_8_gep_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="0" index="2" bw="32" slack="0"/>
<pin id="628" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_8/64 "/>
</bind>
</comp>

<comp id="631" class="1004" name="buf_addr_6_gep_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="0" index="2" bw="11" slack="0"/>
<pin id="635" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_6/67 "/>
</bind>
</comp>

<comp id="638" class="1004" name="acc_addr_7_gep_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="0" index="2" bw="6" slack="0"/>
<pin id="642" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_7/67 "/>
</bind>
</comp>

<comp id="645" class="1004" name="buf_addr_5_gep_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="0" index="2" bw="11" slack="0"/>
<pin id="649" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_5/70 "/>
</bind>
</comp>

<comp id="652" class="1004" name="acc_addr_6_gep_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="0" index="2" bw="32" slack="0"/>
<pin id="656" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_6/70 "/>
</bind>
</comp>

<comp id="659" class="1005" name="IFMCH_curr_3_loc_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="32"/>
<pin id="661" dir="1" index="1" bw="32" slack="32"/>
</pin_list>
<bind>
<opset="IFMCH_curr_3_loc (phireg) "/>
</bind>
</comp>

<comp id="662" class="1004" name="IFMCH_curr_3_loc_phi_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="2"/>
<pin id="664" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="665" dir="0" index="2" bw="32" slack="0"/>
<pin id="666" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="667" dir="1" index="4" bw="32" slack="32"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="IFMCH_curr_3_loc/8 "/>
</bind>
</comp>

<comp id="669" class="1005" name="j_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="6" slack="1"/>
<pin id="671" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="673" class="1004" name="j_phi_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="1"/>
<pin id="675" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="676" dir="0" index="2" bw="6" slack="0"/>
<pin id="677" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="678" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/9 "/>
</bind>
</comp>

<comp id="680" class="1005" name="i3_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="684" class="1004" name="i3_phi_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="1"/>
<pin id="686" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="687" dir="0" index="2" bw="32" slack="0"/>
<pin id="688" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="689" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/58 "/>
</bind>
</comp>

<comp id="691" class="1005" name="indvar_flatten3_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="63" slack="1"/>
<pin id="693" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten3 (phireg) "/>
</bind>
</comp>

<comp id="695" class="1004" name="indvar_flatten3_phi_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="698" dir="0" index="2" bw="63" slack="0"/>
<pin id="699" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="700" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten3/61 "/>
</bind>
</comp>

<comp id="702" class="1005" name="indvar_flatten6_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="706" class="1004" name="indvar_flatten6_phi_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="709" dir="0" index="2" bw="1" slack="1"/>
<pin id="710" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="711" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/62 "/>
</bind>
</comp>

<comp id="713" class="1005" name="xp_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="31" slack="1"/>
<pin id="715" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="xp (phireg) "/>
</bind>
</comp>

<comp id="717" class="1004" name="xp_phi_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="31" slack="1"/>
<pin id="719" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="720" dir="0" index="2" bw="1" slack="1"/>
<pin id="721" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="722" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xp/62 "/>
</bind>
</comp>

<comp id="724" class="1005" name="indvar_flatten_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="33" slack="1"/>
<pin id="726" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="728" class="1004" name="indvar_flatten_phi_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="1"/>
<pin id="730" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="731" dir="0" index="2" bw="33" slack="0"/>
<pin id="732" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="733" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/63 "/>
</bind>
</comp>

<comp id="735" class="1005" name="ch_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="1"/>
<pin id="737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ch (phireg) "/>
</bind>
</comp>

<comp id="739" class="1004" name="ch_phi_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="1"/>
<pin id="741" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="742" dir="0" index="2" bw="32" slack="1"/>
<pin id="743" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="744" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch/63 "/>
</bind>
</comp>

<comp id="746" class="1005" name="ch2_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="6" slack="1"/>
<pin id="748" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ch2 (phireg) "/>
</bind>
</comp>

<comp id="750" class="1004" name="ch2_phi_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="6" slack="0"/>
<pin id="752" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="753" dir="0" index="2" bw="1" slack="1"/>
<pin id="754" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="755" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch2/67 "/>
</bind>
</comp>

<comp id="757" class="1005" name="indvar_flatten4_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="63" slack="1"/>
<pin id="759" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten4 (phireg) "/>
</bind>
</comp>

<comp id="761" class="1004" name="indvar_flatten4_phi_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="63" slack="0"/>
<pin id="763" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="764" dir="0" index="2" bw="1" slack="1"/>
<pin id="765" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="766" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten4/70 "/>
</bind>
</comp>

<comp id="768" class="1005" name="outpix_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="31" slack="1"/>
<pin id="770" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="outpix (phireg) "/>
</bind>
</comp>

<comp id="772" class="1004" name="outpix_phi_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="31" slack="0"/>
<pin id="774" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="775" dir="0" index="2" bw="1" slack="1"/>
<pin id="776" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="777" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outpix/70 "/>
</bind>
</comp>

<comp id="779" class="1005" name="outch_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="1"/>
<pin id="781" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outch (phireg) "/>
</bind>
</comp>

<comp id="783" class="1004" name="outch_phi_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="786" dir="0" index="2" bw="1" slack="1"/>
<pin id="787" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="788" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outch/70 "/>
</bind>
</comp>

<comp id="790" class="1005" name="reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V tmp_V_37 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_s_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="7"/>
<pin id="796" dir="0" index="1" bw="32" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="800" class="1004" name="IFMCH_curr_1_load_load_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IFMCH_curr_1_load/8 "/>
</bind>
</comp>

<comp id="805" class="1004" name="StgValue_97_store_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="2"/>
<pin id="807" dir="0" index="1" bw="32" slack="0"/>
<pin id="808" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_97/8 "/>
</bind>
</comp>

<comp id="810" class="1004" name="StgValue_98_store_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="1"/>
<pin id="812" dir="0" index="1" bw="32" slack="0"/>
<pin id="813" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_98/8 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_17_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="6" slack="0"/>
<pin id="817" dir="0" index="1" bw="6" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/9 "/>
</bind>
</comp>

<comp id="821" class="1004" name="j_2_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="6" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/9 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_32_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="10" slack="0"/>
<pin id="829" dir="0" index="1" bw="6" slack="0"/>
<pin id="830" dir="0" index="2" bw="1" slack="0"/>
<pin id="831" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/9 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_33_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="10" slack="0"/>
<pin id="837" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33/9 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_18_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="8"/>
<pin id="842" dir="0" index="1" bw="32" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="31"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_34_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="10" slack="1"/>
<pin id="848" dir="0" index="1" bw="10" slack="0"/>
<pin id="849" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_34/10 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_35_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="64" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="0" index="2" bw="10" slack="0"/>
<pin id="855" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/10 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_36_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="10" slack="2"/>
<pin id="862" dir="0" index="1" bw="10" slack="0"/>
<pin id="863" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_36/11 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_37_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="64" slack="0"/>
<pin id="867" dir="0" index="1" bw="1" slack="0"/>
<pin id="868" dir="0" index="2" bw="10" slack="0"/>
<pin id="869" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37/11 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_38_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="10" slack="3"/>
<pin id="876" dir="0" index="1" bw="10" slack="0"/>
<pin id="877" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_38/12 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp_39_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="64" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="0" index="2" bw="10" slack="0"/>
<pin id="883" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39/12 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_40_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="10" slack="4"/>
<pin id="890" dir="0" index="1" bw="10" slack="0"/>
<pin id="891" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_40/13 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp_41_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="64" slack="0"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="0" index="2" bw="10" slack="0"/>
<pin id="897" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41/13 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp_42_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="10" slack="5"/>
<pin id="904" dir="0" index="1" bw="10" slack="0"/>
<pin id="905" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_42/14 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_43_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="64" slack="0"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="0" index="2" bw="10" slack="0"/>
<pin id="911" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_43/14 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_44_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="10" slack="6"/>
<pin id="918" dir="0" index="1" bw="10" slack="0"/>
<pin id="919" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_44/15 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_45_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="64" slack="0"/>
<pin id="923" dir="0" index="1" bw="1" slack="0"/>
<pin id="924" dir="0" index="2" bw="10" slack="0"/>
<pin id="925" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/15 "/>
</bind>
</comp>

<comp id="930" class="1004" name="tmp_46_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="10" slack="7"/>
<pin id="932" dir="0" index="1" bw="10" slack="0"/>
<pin id="933" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_46/16 "/>
</bind>
</comp>

<comp id="935" class="1004" name="tmp_47_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="64" slack="0"/>
<pin id="937" dir="0" index="1" bw="1" slack="0"/>
<pin id="938" dir="0" index="2" bw="10" slack="0"/>
<pin id="939" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47/16 "/>
</bind>
</comp>

<comp id="944" class="1004" name="tmp_48_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="10" slack="8"/>
<pin id="946" dir="0" index="1" bw="10" slack="0"/>
<pin id="947" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_48/17 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_49_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="64" slack="0"/>
<pin id="951" dir="0" index="1" bw="1" slack="0"/>
<pin id="952" dir="0" index="2" bw="10" slack="0"/>
<pin id="953" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49/17 "/>
</bind>
</comp>

<comp id="958" class="1004" name="tmp_50_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="10" slack="9"/>
<pin id="960" dir="0" index="1" bw="10" slack="0"/>
<pin id="961" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_50/18 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp_51_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="64" slack="0"/>
<pin id="965" dir="0" index="1" bw="1" slack="0"/>
<pin id="966" dir="0" index="2" bw="10" slack="0"/>
<pin id="967" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/18 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp_52_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="10" slack="10"/>
<pin id="974" dir="0" index="1" bw="10" slack="0"/>
<pin id="975" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_52/19 "/>
</bind>
</comp>

<comp id="977" class="1004" name="tmp_53_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="64" slack="0"/>
<pin id="979" dir="0" index="1" bw="1" slack="0"/>
<pin id="980" dir="0" index="2" bw="10" slack="0"/>
<pin id="981" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_53/19 "/>
</bind>
</comp>

<comp id="986" class="1004" name="tmp_54_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="10" slack="11"/>
<pin id="988" dir="0" index="1" bw="10" slack="0"/>
<pin id="989" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_54/20 "/>
</bind>
</comp>

<comp id="991" class="1004" name="tmp_55_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="64" slack="0"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="0" index="2" bw="10" slack="0"/>
<pin id="995" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_55/20 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="tmp_56_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="10" slack="12"/>
<pin id="1002" dir="0" index="1" bw="10" slack="0"/>
<pin id="1003" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_56/21 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="tmp_57_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="64" slack="0"/>
<pin id="1007" dir="0" index="1" bw="1" slack="0"/>
<pin id="1008" dir="0" index="2" bw="10" slack="0"/>
<pin id="1009" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_57/21 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="tmp_58_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="10" slack="13"/>
<pin id="1016" dir="0" index="1" bw="10" slack="0"/>
<pin id="1017" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_58/22 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="tmp_59_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="64" slack="0"/>
<pin id="1021" dir="0" index="1" bw="1" slack="0"/>
<pin id="1022" dir="0" index="2" bw="10" slack="0"/>
<pin id="1023" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_59/22 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="tmp_60_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="10" slack="14"/>
<pin id="1030" dir="0" index="1" bw="10" slack="0"/>
<pin id="1031" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_60/23 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_61_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="64" slack="0"/>
<pin id="1035" dir="0" index="1" bw="1" slack="0"/>
<pin id="1036" dir="0" index="2" bw="10" slack="0"/>
<pin id="1037" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_61/23 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="tmp_62_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="10" slack="15"/>
<pin id="1044" dir="0" index="1" bw="10" slack="0"/>
<pin id="1045" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_62/24 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp_63_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="64" slack="0"/>
<pin id="1049" dir="0" index="1" bw="1" slack="0"/>
<pin id="1050" dir="0" index="2" bw="10" slack="0"/>
<pin id="1051" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_63/24 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="KER_size_0_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="34"/>
<pin id="1058" dir="0" index="1" bw="32" slack="37"/>
<pin id="1059" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_0/55 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="IFMDim_curr_1_load_load_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="0"/>
<pin id="1062" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IFMDim_curr_1_load/55 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="tmp_9_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="31" slack="0"/>
<pin id="1066" dir="0" index="1" bw="32" slack="0"/>
<pin id="1067" dir="0" index="2" bw="1" slack="0"/>
<pin id="1068" dir="0" index="3" bw="6" slack="0"/>
<pin id="1069" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/55 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="tmp_64_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="33" slack="0"/>
<pin id="1076" dir="0" index="1" bw="32" slack="32"/>
<pin id="1077" dir="0" index="2" bw="1" slack="0"/>
<pin id="1078" dir="1" index="3" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_64/55 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="tmp_65_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="0"/>
<pin id="1084" dir="0" index="1" bw="31" slack="0"/>
<pin id="1085" dir="0" index="2" bw="1" slack="0"/>
<pin id="1086" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_65/55 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="cast9_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="31" slack="0"/>
<pin id="1092" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast9/55 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="cast_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="32"/>
<pin id="1096" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/55 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="bound3_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="31" slack="0"/>
<pin id="1100" dir="0" index="1" bw="32" slack="0"/>
<pin id="1101" dir="1" index="2" bw="63" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound3/55 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="cast2_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="38"/>
<pin id="1106" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/55 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="bound5_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="0"/>
<pin id="1109" dir="0" index="1" bw="31" slack="0"/>
<pin id="1110" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound5/55 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="KER_size_1_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="32" slack="38"/>
<pin id="1115" dir="0" index="1" bw="32" slack="1"/>
<pin id="1116" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_1/56 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="KER_bound_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="38"/>
<pin id="1119" dir="0" index="1" bw="32" slack="1"/>
<pin id="1120" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/57 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="exitcond1_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="0"/>
<pin id="1123" dir="0" index="1" bw="32" slack="1"/>
<pin id="1124" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/58 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="i_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="0"/>
<pin id="1128" dir="0" index="1" bw="1" slack="0"/>
<pin id="1129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/58 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="exitcond_flatten3_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="63" slack="0"/>
<pin id="1134" dir="0" index="1" bw="63" slack="1"/>
<pin id="1135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten3/61 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="indvar_flatten_next3_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="63" slack="0"/>
<pin id="1139" dir="0" index="1" bw="1" slack="0"/>
<pin id="1140" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next3/61 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="exitcond_flatten8_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="0"/>
<pin id="1145" dir="0" index="1" bw="32" slack="2"/>
<pin id="1146" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8/62 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="indvar_flatten_next7_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="0"/>
<pin id="1150" dir="0" index="1" bw="1" slack="0"/>
<pin id="1151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/62 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="exitcond_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="31" slack="0"/>
<pin id="1156" dir="0" index="1" bw="31" slack="2"/>
<pin id="1157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/62 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="xp_mid2_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="0"/>
<pin id="1161" dir="0" index="1" bw="31" slack="0"/>
<pin id="1162" dir="0" index="2" bw="31" slack="0"/>
<pin id="1163" dir="1" index="3" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xp_mid2/62 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="exitcond_flatten_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="33" slack="0"/>
<pin id="1169" dir="0" index="1" bw="33" slack="3"/>
<pin id="1170" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/63 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="indvar_flatten_next_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="33" slack="0"/>
<pin id="1174" dir="0" index="1" bw="1" slack="0"/>
<pin id="1175" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/63 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="exitcond4_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="32" slack="0"/>
<pin id="1180" dir="0" index="1" bw="32" slack="35"/>
<pin id="1181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/63 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="ch_mid2_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="0"/>
<pin id="1186" dir="0" index="1" bw="32" slack="0"/>
<pin id="1187" dir="0" index="2" bw="32" slack="0"/>
<pin id="1188" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ch_mid2/63 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="tmp_25_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="1"/>
<pin id="1194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/64 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="ch_3_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="1"/>
<pin id="1198" dir="0" index="1" bw="1" slack="0"/>
<pin id="1199" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch_3/64 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="tmp_31_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="0"/>
<pin id="1203" dir="0" index="1" bw="32" slack="1"/>
<pin id="1204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31/65 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="acc_load_2_valIn_V_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="0"/>
<pin id="1209" dir="0" index="1" bw="32" slack="0"/>
<pin id="1210" dir="0" index="2" bw="32" slack="1"/>
<pin id="1211" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_load_2_valIn_V/65 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="tmp_70_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="31" slack="2"/>
<pin id="1218" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_70/66 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="tmp_26_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="6" slack="0"/>
<pin id="1221" dir="0" index="1" bw="6" slack="0"/>
<pin id="1222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26/67 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="ch_4_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="6" slack="0"/>
<pin id="1227" dir="0" index="1" bw="1" slack="0"/>
<pin id="1228" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch_4/67 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="tmp_28_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="6" slack="0"/>
<pin id="1233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/67 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="tmp_71_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="10" slack="0"/>
<pin id="1238" dir="0" index="1" bw="6" slack="0"/>
<pin id="1239" dir="0" index="2" bw="1" slack="0"/>
<pin id="1240" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_71/67 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="tmp_73_cast_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="10" slack="0"/>
<pin id="1246" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73_cast/67 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="tmp_72_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="11" slack="1"/>
<pin id="1250" dir="0" index="1" bw="10" slack="0"/>
<pin id="1251" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_72/67 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="tmp_74_cast_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="11" slack="0"/>
<pin id="1255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_74_cast/67 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="tmp_29_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="32" slack="0"/>
<pin id="1260" dir="0" index="1" bw="32" slack="0"/>
<pin id="1261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29/68 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="tmp_30_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="1" slack="0"/>
<pin id="1266" dir="0" index="1" bw="32" slack="0"/>
<pin id="1267" dir="0" index="2" bw="32" slack="0"/>
<pin id="1268" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_30/68 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="xp_2_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="31" slack="4"/>
<pin id="1275" dir="0" index="1" bw="1" slack="0"/>
<pin id="1276" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xp_2/69 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="exitcond_flatten4_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="63" slack="0"/>
<pin id="1280" dir="0" index="1" bw="63" slack="3"/>
<pin id="1281" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten4/70 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="indvar_flatten_next4_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="63" slack="0"/>
<pin id="1285" dir="0" index="1" bw="1" slack="0"/>
<pin id="1286" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next4/70 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="outpix_2_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="1" slack="0"/>
<pin id="1291" dir="0" index="1" bw="31" slack="0"/>
<pin id="1292" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outpix_2/70 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="exitcond3_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="32" slack="0"/>
<pin id="1297" dir="0" index="1" bw="32" slack="35"/>
<pin id="1298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/70 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="outch_mid2_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="1" slack="0"/>
<pin id="1303" dir="0" index="1" bw="32" slack="0"/>
<pin id="1304" dir="0" index="2" bw="32" slack="0"/>
<pin id="1305" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outch_mid2/70 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="tmp_22_mid2_v_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="1" slack="0"/>
<pin id="1311" dir="0" index="1" bw="31" slack="0"/>
<pin id="1312" dir="0" index="2" bw="31" slack="0"/>
<pin id="1313" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22_mid2_v/70 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="tmp_66_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="31" slack="0"/>
<pin id="1319" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_66/70 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="tmp_21_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="32" slack="0"/>
<pin id="1323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/70 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="tmp_67_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="0"/>
<pin id="1328" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_67/70 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="tmp_70_cast_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="11" slack="0"/>
<pin id="1332" dir="0" index="1" bw="7" slack="0"/>
<pin id="1333" dir="0" index="2" bw="1" slack="0"/>
<pin id="1334" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70_cast/70 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="tmp_68_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="11" slack="0"/>
<pin id="1340" dir="0" index="1" bw="11" slack="0"/>
<pin id="1341" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_68/70 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="tmp_71_cast_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="11" slack="0"/>
<pin id="1346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71_cast/70 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="outch_2_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="1" slack="0"/>
<pin id="1351" dir="0" index="1" bw="32" slack="0"/>
<pin id="1352" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outch_2/70 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="tmp_69_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="32" slack="0"/>
<pin id="1357" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_69/71 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="tmp_22_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="32" slack="0"/>
<pin id="1361" dir="0" index="1" bw="32" slack="0"/>
<pin id="1362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/71 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="tmp_V_35_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="1" slack="0"/>
<pin id="1367" dir="0" index="1" bw="31" slack="0"/>
<pin id="1368" dir="0" index="2" bw="31" slack="0"/>
<pin id="1369" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_35/71 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="tmp_V_1_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="31" slack="1"/>
<pin id="1375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_1/72 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="tmp_V_20_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="32" slack="38"/>
<pin id="1379" dir="1" index="1" bw="32" slack="38"/>
</pin_list>
<bind>
<opset="tmp_V_20 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="tmp_V_22_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="32" slack="37"/>
<pin id="1384" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opset="tmp_V_22 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="tmp_V_24_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="32" slack="38"/>
<pin id="1390" dir="1" index="1" bw="32" slack="38"/>
</pin_list>
<bind>
<opset="tmp_V_24 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="tmp_V_28_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="32" slack="2"/>
<pin id="1395" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_28 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="tmp_V_30_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="32" slack="1"/>
<pin id="1402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_30 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="j_2_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="6" slack="0"/>
<pin id="1413" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="tmp_32_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="10" slack="1"/>
<pin id="1418" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="tmp_18_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="1" slack="31"/>
<pin id="1437" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="KER_size_0_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="32" slack="1"/>
<pin id="1441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_0 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="tmp_9_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="31" slack="2"/>
<pin id="1446" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="tmp_64_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="33" slack="3"/>
<pin id="1451" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="tmp_65_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="32" slack="2"/>
<pin id="1456" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="bound3_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="63" slack="3"/>
<pin id="1461" dir="1" index="1" bw="63" slack="3"/>
</pin_list>
<bind>
<opset="bound3 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="bound5_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="63" slack="1"/>
<pin id="1466" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="bound5 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="KER_size_1_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="32" slack="1"/>
<pin id="1471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_1 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="KER_bound_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="32" slack="1"/>
<pin id="1476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

<comp id="1479" class="1005" name="exitcond1_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="1" slack="1"/>
<pin id="1481" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="i_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="32" slack="0"/>
<pin id="1485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1491" class="1005" name="indvar_flatten_next3_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="63" slack="0"/>
<pin id="1493" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next3 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="exitcond_flatten8_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="1" slack="1"/>
<pin id="1498" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten8 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="indvar_flatten_next7_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="32" slack="0"/>
<pin id="1502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="xp_mid2_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="31" slack="2"/>
<pin id="1507" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="xp_mid2 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="exitcond_flatten_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="1" slack="1"/>
<pin id="1513" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1515" class="1005" name="indvar_flatten_next_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="33" slack="0"/>
<pin id="1517" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1520" class="1005" name="ch_mid2_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="32" slack="1"/>
<pin id="1522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ch_mid2 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="acc_addr_8_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="5" slack="1"/>
<pin id="1528" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="acc_addr_8 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="ch_3_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="32" slack="1"/>
<pin id="1534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ch_3 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="tmp_70_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="11" slack="1"/>
<pin id="1539" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="tmp_26_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="1" slack="1"/>
<pin id="1544" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="ch_4_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="6" slack="0"/>
<pin id="1548" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ch_4 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="buf_addr_6_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="9" slack="1"/>
<pin id="1553" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_6 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="acc_addr_7_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="5" slack="1"/>
<pin id="1559" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="acc_addr_7 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="xp_2_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="31" slack="1"/>
<pin id="1565" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="xp_2 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="exitcond_flatten4_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="1" slack="1"/>
<pin id="1570" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten4 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="indvar_flatten_next4_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="63" slack="0"/>
<pin id="1574" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next4 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="tmp_22_mid2_v_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="31" slack="0"/>
<pin id="1579" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="tmp_22_mid2_v "/>
</bind>
</comp>

<comp id="1582" class="1005" name="buf_addr_5_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="9" slack="1"/>
<pin id="1584" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_5 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="outch_2_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="32" slack="0"/>
<pin id="1590" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="outch_2 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="tmp_V_35_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="31" slack="1"/>
<pin id="1595" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_35 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="217"><net_src comp="8" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="10" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="2" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="222" pin="2"/><net_sink comp="228" pin=2"/></net>

<net id="241"><net_src comp="72" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="251"><net_src comp="74" pin="0"/><net_sink comp="242" pin=4"/></net>

<net id="252"><net_src comp="236" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="258"><net_src comp="72" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="72" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="269"><net_src comp="74" pin="0"/><net_sink comp="260" pin=4"/></net>

<net id="270"><net_src comp="253" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="276"><net_src comp="72" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="271" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="283"><net_src comp="72" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="284"><net_src comp="278" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="290"><net_src comp="72" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="285" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="297"><net_src comp="72" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="292" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="304"><net_src comp="72" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="299" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="311"><net_src comp="72" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="306" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="318"><net_src comp="72" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="313" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="325"><net_src comp="72" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="320" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="332"><net_src comp="72" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="333"><net_src comp="327" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="339"><net_src comp="72" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="334" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="346"><net_src comp="72" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="347"><net_src comp="341" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="353"><net_src comp="72" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="354"><net_src comp="348" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="360"><net_src comp="72" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="361"><net_src comp="355" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="367"><net_src comp="72" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="368"><net_src comp="362" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="374"><net_src comp="72" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="375"><net_src comp="369" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="381"><net_src comp="72" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="8" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="383"><net_src comp="376" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="389"><net_src comp="72" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="390"><net_src comp="110" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="391"><net_src comp="384" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="397"><net_src comp="72" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="398"><net_src comp="112" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="399"><net_src comp="392" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="405"><net_src comp="72" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="406"><net_src comp="114" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="407"><net_src comp="400" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="413"><net_src comp="72" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="414"><net_src comp="116" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="415"><net_src comp="408" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="421"><net_src comp="72" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="422"><net_src comp="118" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="423"><net_src comp="416" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="429"><net_src comp="72" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="430"><net_src comp="120" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="431"><net_src comp="424" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="437"><net_src comp="72" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="438"><net_src comp="122" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="439"><net_src comp="432" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="445"><net_src comp="72" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="446"><net_src comp="124" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="447"><net_src comp="440" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="453"><net_src comp="72" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="454"><net_src comp="126" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="455"><net_src comp="448" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="461"><net_src comp="72" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="462"><net_src comp="128" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="463"><net_src comp="456" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="469"><net_src comp="72" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="470"><net_src comp="130" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="471"><net_src comp="464" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="477"><net_src comp="72" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="478"><net_src comp="132" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="479"><net_src comp="472" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="485"><net_src comp="72" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="486"><net_src comp="134" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="487"><net_src comp="480" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="493"><net_src comp="72" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="494"><net_src comp="136" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="495"><net_src comp="488" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="501"><net_src comp="72" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="502"><net_src comp="138" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="503"><net_src comp="496" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="509"><net_src comp="72" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="510"><net_src comp="140" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="511"><net_src comp="504" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="517"><net_src comp="72" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="142" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="519"><net_src comp="512" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="525"><net_src comp="72" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="526"><net_src comp="144" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="527"><net_src comp="520" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="533"><net_src comp="72" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="534"><net_src comp="146" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="535"><net_src comp="528" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="541"><net_src comp="72" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="542"><net_src comp="148" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="543"><net_src comp="536" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="549"><net_src comp="72" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="550"><net_src comp="150" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="551"><net_src comp="544" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="557"><net_src comp="72" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="558"><net_src comp="152" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="559"><net_src comp="552" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="565"><net_src comp="72" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="566"><net_src comp="154" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="567"><net_src comp="560" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="573"><net_src comp="72" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="574"><net_src comp="156" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="575"><net_src comp="568" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="581"><net_src comp="72" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="582"><net_src comp="158" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="583"><net_src comp="576" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="589"><net_src comp="72" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="590"><net_src comp="160" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="591"><net_src comp="584" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="597"><net_src comp="72" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="598"><net_src comp="162" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="599"><net_src comp="592" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="605"><net_src comp="72" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="606"><net_src comp="164" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="607"><net_src comp="600" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="613"><net_src comp="72" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="614"><net_src comp="166" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="615"><net_src comp="608" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="621"><net_src comp="72" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="622"><net_src comp="168" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="623"><net_src comp="616" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="629"><net_src comp="72" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="630"><net_src comp="624" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="636"><net_src comp="72" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="637"><net_src comp="631" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="643"><net_src comp="72" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="644"><net_src comp="638" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="650"><net_src comp="72" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="651"><net_src comp="645" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="657"><net_src comp="72" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="658"><net_src comp="652" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="668"><net_src comp="662" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="672"><net_src comp="58" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="679"><net_src comp="669" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="683"><net_src comp="18" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="690"><net_src comp="680" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="694"><net_src comp="194" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="701"><net_src comp="691" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="705"><net_src comp="18" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="712"><net_src comp="702" pin="1"/><net_sink comp="706" pin=2"/></net>

<net id="716"><net_src comp="198" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="723"><net_src comp="713" pin="1"/><net_sink comp="717" pin=2"/></net>

<net id="727"><net_src comp="200" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="734"><net_src comp="724" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="738"><net_src comp="18" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="745"><net_src comp="735" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="749"><net_src comp="58" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="756"><net_src comp="746" pin="1"/><net_sink comp="750" pin=2"/></net>

<net id="760"><net_src comp="194" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="767"><net_src comp="757" pin="1"/><net_sink comp="761" pin=2"/></net>

<net id="771"><net_src comp="198" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="778"><net_src comp="768" pin="1"/><net_sink comp="772" pin=2"/></net>

<net id="782"><net_src comp="18" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="789"><net_src comp="779" pin="1"/><net_sink comp="783" pin=2"/></net>

<net id="793"><net_src comp="222" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="798"><net_src comp="790" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="48" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="803"><net_src comp="4" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="809"><net_src comp="4" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="814"><net_src comp="6" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="819"><net_src comp="673" pin="4"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="60" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="673" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="66" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="832"><net_src comp="68" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="673" pin="4"/><net_sink comp="827" pin=1"/></net>

<net id="834"><net_src comp="70" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="838"><net_src comp="827" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="844"><net_src comp="790" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="18" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="76" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="78" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="80" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="858"><net_src comp="846" pin="2"/><net_sink comp="851" pin=2"/></net>

<net id="859"><net_src comp="851" pin="3"/><net_sink comp="271" pin=2"/></net>

<net id="864"><net_src comp="82" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="78" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="80" pin="0"/><net_sink comp="865" pin=1"/></net>

<net id="872"><net_src comp="860" pin="2"/><net_sink comp="865" pin=2"/></net>

<net id="873"><net_src comp="865" pin="3"/><net_sink comp="278" pin=2"/></net>

<net id="878"><net_src comp="84" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="78" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="80" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="874" pin="2"/><net_sink comp="879" pin=2"/></net>

<net id="887"><net_src comp="879" pin="3"/><net_sink comp="285" pin=2"/></net>

<net id="892"><net_src comp="86" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="898"><net_src comp="78" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="899"><net_src comp="80" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="900"><net_src comp="888" pin="2"/><net_sink comp="893" pin=2"/></net>

<net id="901"><net_src comp="893" pin="3"/><net_sink comp="292" pin=2"/></net>

<net id="906"><net_src comp="88" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="912"><net_src comp="78" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="80" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="914"><net_src comp="902" pin="2"/><net_sink comp="907" pin=2"/></net>

<net id="915"><net_src comp="907" pin="3"/><net_sink comp="299" pin=2"/></net>

<net id="920"><net_src comp="90" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="926"><net_src comp="78" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="927"><net_src comp="80" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="928"><net_src comp="916" pin="2"/><net_sink comp="921" pin=2"/></net>

<net id="929"><net_src comp="921" pin="3"/><net_sink comp="306" pin=2"/></net>

<net id="934"><net_src comp="92" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="940"><net_src comp="78" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="941"><net_src comp="80" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="942"><net_src comp="930" pin="2"/><net_sink comp="935" pin=2"/></net>

<net id="943"><net_src comp="935" pin="3"/><net_sink comp="313" pin=2"/></net>

<net id="948"><net_src comp="94" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="78" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="955"><net_src comp="80" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="956"><net_src comp="944" pin="2"/><net_sink comp="949" pin=2"/></net>

<net id="957"><net_src comp="949" pin="3"/><net_sink comp="320" pin=2"/></net>

<net id="962"><net_src comp="96" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="968"><net_src comp="78" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="80" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="970"><net_src comp="958" pin="2"/><net_sink comp="963" pin=2"/></net>

<net id="971"><net_src comp="963" pin="3"/><net_sink comp="327" pin=2"/></net>

<net id="976"><net_src comp="98" pin="0"/><net_sink comp="972" pin=1"/></net>

<net id="982"><net_src comp="78" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="80" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="984"><net_src comp="972" pin="2"/><net_sink comp="977" pin=2"/></net>

<net id="985"><net_src comp="977" pin="3"/><net_sink comp="334" pin=2"/></net>

<net id="990"><net_src comp="100" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="996"><net_src comp="78" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="997"><net_src comp="80" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="998"><net_src comp="986" pin="2"/><net_sink comp="991" pin=2"/></net>

<net id="999"><net_src comp="991" pin="3"/><net_sink comp="341" pin=2"/></net>

<net id="1004"><net_src comp="102" pin="0"/><net_sink comp="1000" pin=1"/></net>

<net id="1010"><net_src comp="78" pin="0"/><net_sink comp="1005" pin=0"/></net>

<net id="1011"><net_src comp="80" pin="0"/><net_sink comp="1005" pin=1"/></net>

<net id="1012"><net_src comp="1000" pin="2"/><net_sink comp="1005" pin=2"/></net>

<net id="1013"><net_src comp="1005" pin="3"/><net_sink comp="348" pin=2"/></net>

<net id="1018"><net_src comp="104" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="78" pin="0"/><net_sink comp="1019" pin=0"/></net>

<net id="1025"><net_src comp="80" pin="0"/><net_sink comp="1019" pin=1"/></net>

<net id="1026"><net_src comp="1014" pin="2"/><net_sink comp="1019" pin=2"/></net>

<net id="1027"><net_src comp="1019" pin="3"/><net_sink comp="355" pin=2"/></net>

<net id="1032"><net_src comp="106" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1038"><net_src comp="78" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1039"><net_src comp="80" pin="0"/><net_sink comp="1033" pin=1"/></net>

<net id="1040"><net_src comp="1028" pin="2"/><net_sink comp="1033" pin=2"/></net>

<net id="1041"><net_src comp="1033" pin="3"/><net_sink comp="362" pin=2"/></net>

<net id="1046"><net_src comp="108" pin="0"/><net_sink comp="1042" pin=1"/></net>

<net id="1052"><net_src comp="78" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1053"><net_src comp="80" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1054"><net_src comp="1042" pin="2"/><net_sink comp="1047" pin=2"/></net>

<net id="1055"><net_src comp="1047" pin="3"/><net_sink comp="369" pin=2"/></net>

<net id="1063"><net_src comp="6" pin="0"/><net_sink comp="1060" pin=0"/></net>

<net id="1070"><net_src comp="170" pin="0"/><net_sink comp="1064" pin=0"/></net>

<net id="1071"><net_src comp="1060" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1072"><net_src comp="48" pin="0"/><net_sink comp="1064" pin=2"/></net>

<net id="1073"><net_src comp="172" pin="0"/><net_sink comp="1064" pin=3"/></net>

<net id="1079"><net_src comp="174" pin="0"/><net_sink comp="1074" pin=0"/></net>

<net id="1080"><net_src comp="659" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1081"><net_src comp="176" pin="0"/><net_sink comp="1074" pin=2"/></net>

<net id="1087"><net_src comp="178" pin="0"/><net_sink comp="1082" pin=0"/></net>

<net id="1088"><net_src comp="1064" pin="4"/><net_sink comp="1082" pin=1"/></net>

<net id="1089"><net_src comp="176" pin="0"/><net_sink comp="1082" pin=2"/></net>

<net id="1093"><net_src comp="1064" pin="4"/><net_sink comp="1090" pin=0"/></net>

<net id="1097"><net_src comp="659" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1102"><net_src comp="1090" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="1094" pin="1"/><net_sink comp="1098" pin=1"/></net>

<net id="1111"><net_src comp="1104" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="1090" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1125"><net_src comp="684" pin="4"/><net_sink comp="1121" pin=0"/></net>

<net id="1130"><net_src comp="684" pin="4"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="48" pin="0"/><net_sink comp="1126" pin=1"/></net>

<net id="1136"><net_src comp="695" pin="4"/><net_sink comp="1132" pin=0"/></net>

<net id="1141"><net_src comp="695" pin="4"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="196" pin="0"/><net_sink comp="1137" pin=1"/></net>

<net id="1147"><net_src comp="706" pin="4"/><net_sink comp="1143" pin=0"/></net>

<net id="1152"><net_src comp="706" pin="4"/><net_sink comp="1148" pin=0"/></net>

<net id="1153"><net_src comp="48" pin="0"/><net_sink comp="1148" pin=1"/></net>

<net id="1158"><net_src comp="717" pin="4"/><net_sink comp="1154" pin=0"/></net>

<net id="1164"><net_src comp="1154" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1165"><net_src comp="198" pin="0"/><net_sink comp="1159" pin=1"/></net>

<net id="1166"><net_src comp="717" pin="4"/><net_sink comp="1159" pin=2"/></net>

<net id="1171"><net_src comp="728" pin="4"/><net_sink comp="1167" pin=0"/></net>

<net id="1176"><net_src comp="728" pin="4"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="202" pin="0"/><net_sink comp="1172" pin=1"/></net>

<net id="1182"><net_src comp="739" pin="4"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="659" pin="1"/><net_sink comp="1178" pin=1"/></net>

<net id="1189"><net_src comp="1178" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1190"><net_src comp="18" pin="0"/><net_sink comp="1184" pin=1"/></net>

<net id="1191"><net_src comp="739" pin="4"/><net_sink comp="1184" pin=2"/></net>

<net id="1195"><net_src comp="1192" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="1200"><net_src comp="48" pin="0"/><net_sink comp="1196" pin=1"/></net>

<net id="1205"><net_src comp="260" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="790" pin="1"/><net_sink comp="1201" pin=1"/></net>

<net id="1212"><net_src comp="1201" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1213"><net_src comp="260" pin="3"/><net_sink comp="1207" pin=1"/></net>

<net id="1214"><net_src comp="790" pin="1"/><net_sink comp="1207" pin=2"/></net>

<net id="1215"><net_src comp="1207" pin="3"/><net_sink comp="260" pin=4"/></net>

<net id="1223"><net_src comp="750" pin="4"/><net_sink comp="1219" pin=0"/></net>

<net id="1224"><net_src comp="60" pin="0"/><net_sink comp="1219" pin=1"/></net>

<net id="1229"><net_src comp="750" pin="4"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="66" pin="0"/><net_sink comp="1225" pin=1"/></net>

<net id="1234"><net_src comp="750" pin="4"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="1241"><net_src comp="68" pin="0"/><net_sink comp="1236" pin=0"/></net>

<net id="1242"><net_src comp="750" pin="4"/><net_sink comp="1236" pin=1"/></net>

<net id="1243"><net_src comp="70" pin="0"/><net_sink comp="1236" pin=2"/></net>

<net id="1247"><net_src comp="1236" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1252"><net_src comp="1244" pin="1"/><net_sink comp="1248" pin=1"/></net>

<net id="1256"><net_src comp="1248" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="631" pin=2"/></net>

<net id="1262"><net_src comp="242" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1263"><net_src comp="260" pin="3"/><net_sink comp="1258" pin=1"/></net>

<net id="1269"><net_src comp="1258" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1270"><net_src comp="242" pin="3"/><net_sink comp="1264" pin=1"/></net>

<net id="1271"><net_src comp="260" pin="3"/><net_sink comp="1264" pin=2"/></net>

<net id="1272"><net_src comp="1264" pin="3"/><net_sink comp="242" pin=4"/></net>

<net id="1277"><net_src comp="208" pin="0"/><net_sink comp="1273" pin=1"/></net>

<net id="1282"><net_src comp="761" pin="4"/><net_sink comp="1278" pin=0"/></net>

<net id="1287"><net_src comp="761" pin="4"/><net_sink comp="1283" pin=0"/></net>

<net id="1288"><net_src comp="196" pin="0"/><net_sink comp="1283" pin=1"/></net>

<net id="1293"><net_src comp="208" pin="0"/><net_sink comp="1289" pin=0"/></net>

<net id="1294"><net_src comp="772" pin="4"/><net_sink comp="1289" pin=1"/></net>

<net id="1299"><net_src comp="783" pin="4"/><net_sink comp="1295" pin=0"/></net>

<net id="1300"><net_src comp="659" pin="1"/><net_sink comp="1295" pin=1"/></net>

<net id="1306"><net_src comp="1295" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1307"><net_src comp="18" pin="0"/><net_sink comp="1301" pin=1"/></net>

<net id="1308"><net_src comp="783" pin="4"/><net_sink comp="1301" pin=2"/></net>

<net id="1314"><net_src comp="1295" pin="2"/><net_sink comp="1309" pin=0"/></net>

<net id="1315"><net_src comp="1289" pin="2"/><net_sink comp="1309" pin=1"/></net>

<net id="1316"><net_src comp="772" pin="4"/><net_sink comp="1309" pin=2"/></net>

<net id="1320"><net_src comp="1309" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1324"><net_src comp="1301" pin="3"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="1329"><net_src comp="1301" pin="3"/><net_sink comp="1326" pin=0"/></net>

<net id="1335"><net_src comp="210" pin="0"/><net_sink comp="1330" pin=0"/></net>

<net id="1336"><net_src comp="1326" pin="1"/><net_sink comp="1330" pin=1"/></net>

<net id="1337"><net_src comp="70" pin="0"/><net_sink comp="1330" pin=2"/></net>

<net id="1342"><net_src comp="1330" pin="3"/><net_sink comp="1338" pin=0"/></net>

<net id="1343"><net_src comp="1317" pin="1"/><net_sink comp="1338" pin=1"/></net>

<net id="1347"><net_src comp="1338" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="645" pin=2"/></net>

<net id="1353"><net_src comp="48" pin="0"/><net_sink comp="1349" pin=0"/></net>

<net id="1354"><net_src comp="1301" pin="3"/><net_sink comp="1349" pin=1"/></net>

<net id="1358"><net_src comp="242" pin="3"/><net_sink comp="1355" pin=0"/></net>

<net id="1363"><net_src comp="242" pin="3"/><net_sink comp="1359" pin=0"/></net>

<net id="1364"><net_src comp="18" pin="0"/><net_sink comp="1359" pin=1"/></net>

<net id="1370"><net_src comp="1359" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1371"><net_src comp="1355" pin="1"/><net_sink comp="1365" pin=1"/></net>

<net id="1372"><net_src comp="198" pin="0"/><net_sink comp="1365" pin=2"/></net>

<net id="1376"><net_src comp="1373" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="1380"><net_src comp="222" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1385"><net_src comp="222" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1387"><net_src comp="1382" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1391"><net_src comp="222" pin="2"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1396"><net_src comp="222" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1398"><net_src comp="1393" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1399"><net_src comp="1393" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1403"><net_src comp="222" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1414"><net_src comp="821" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="673" pin=2"/></net>

<net id="1419"><net_src comp="827" pin="3"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1421"><net_src comp="1416" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1422"><net_src comp="1416" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1423"><net_src comp="1416" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1424"><net_src comp="1416" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1425"><net_src comp="1416" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1426"><net_src comp="1416" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1427"><net_src comp="1416" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1428"><net_src comp="1416" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1429"><net_src comp="1416" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1430"><net_src comp="1416" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1431"><net_src comp="1416" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1432"><net_src comp="1416" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1433"><net_src comp="1416" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1434"><net_src comp="1416" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1438"><net_src comp="840" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1442"><net_src comp="1056" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="1113" pin=1"/></net>

<net id="1447"><net_src comp="1064" pin="4"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1452"><net_src comp="1074" pin="3"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="1167" pin=1"/></net>

<net id="1457"><net_src comp="1082" pin="3"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="1143" pin=1"/></net>

<net id="1462"><net_src comp="1098" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="1278" pin=1"/></net>

<net id="1467"><net_src comp="1107" pin="2"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="1132" pin=1"/></net>

<net id="1472"><net_src comp="1113" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1477"><net_src comp="1117" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="1482"><net_src comp="1121" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1486"><net_src comp="1126" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="684" pin=2"/></net>

<net id="1494"><net_src comp="1137" pin="2"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="695" pin=2"/></net>

<net id="1499"><net_src comp="1143" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1503"><net_src comp="1148" pin="2"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1508"><net_src comp="1159" pin="3"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1510"><net_src comp="1505" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1514"><net_src comp="1167" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1518"><net_src comp="1172" pin="2"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="728" pin=2"/></net>

<net id="1523"><net_src comp="1184" pin="3"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1525"><net_src comp="1520" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1529"><net_src comp="624" pin="3"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1531"><net_src comp="1526" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="1535"><net_src comp="1196" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="739" pin=2"/></net>

<net id="1540"><net_src comp="1216" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1545"><net_src comp="1219" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1549"><net_src comp="1225" pin="2"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1554"><net_src comp="631" pin="3"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1556"><net_src comp="1551" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1560"><net_src comp="638" pin="3"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1562"><net_src comp="1557" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="1566"><net_src comp="1273" pin="2"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1571"><net_src comp="1278" pin="2"/><net_sink comp="1568" pin=0"/></net>

<net id="1575"><net_src comp="1283" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1580"><net_src comp="1309" pin="3"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1585"><net_src comp="645" pin="3"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1587"><net_src comp="1582" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1591"><net_src comp="1349" pin="2"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1596"><net_src comp="1365" pin="3"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="1373" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {1 2 3 4 5 6 7 8 59 72 }
	Port: IFMCH_curr_1 | {8 }
	Port: IFMDim_curr_1 | {8 }
 - Input state : 
	Port: pool<2u, 32u, 32u> : in_V_V | {1 2 3 4 5 6 7 8 59 64 }
	Port: pool<2u, 32u, 32u> : IFMCH_curr_1 | {8 }
	Port: pool<2u, 32u, 32u> : IFMDim_curr_1 | {55 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		StgValue_96 : 1
		IFMCH_curr_3_loc : 2
	State 9
		tmp_17 : 1
		j_2 : 1
		StgValue_108 : 2
		tmp_32 : 1
		tmp_33 : 2
		buf_addr : 3
		StgValue_112 : 4
		StgValue_114 : 1
	State 10
		buf_addr_7 : 1
		StgValue_119 : 2
	State 11
		buf_addr_8 : 1
		StgValue_123 : 2
	State 12
		buf_addr_9 : 1
		StgValue_127 : 2
	State 13
		buf_addr_10 : 1
		StgValue_131 : 2
	State 14
		buf_addr_11 : 1
		StgValue_135 : 2
	State 15
		buf_addr_12 : 1
		StgValue_139 : 2
	State 16
		buf_addr_13 : 1
		StgValue_143 : 2
	State 17
		buf_addr_14 : 1
		StgValue_147 : 2
	State 18
		buf_addr_15 : 1
		StgValue_151 : 2
	State 19
		buf_addr_16 : 1
		StgValue_155 : 2
	State 20
		buf_addr_17 : 1
		StgValue_159 : 2
	State 21
		buf_addr_18 : 1
		StgValue_163 : 2
	State 22
		buf_addr_19 : 1
		StgValue_167 : 2
	State 23
		buf_addr_20 : 1
		StgValue_171 : 2
	State 24
		buf_addr_21 : 1
		StgValue_175 : 2
	State 25
		StgValue_178 : 1
	State 26
		StgValue_180 : 1
	State 27
		StgValue_182 : 1
	State 28
		StgValue_184 : 1
	State 29
		StgValue_186 : 1
	State 30
		StgValue_188 : 1
	State 31
		StgValue_190 : 1
	State 32
		StgValue_192 : 1
	State 33
		StgValue_194 : 1
	State 34
		StgValue_196 : 1
	State 35
		StgValue_198 : 1
	State 36
		StgValue_200 : 1
	State 37
		StgValue_202 : 1
	State 38
		StgValue_204 : 1
	State 39
		StgValue_206 : 1
	State 40
		StgValue_208 : 1
	State 41
		StgValue_210 : 1
	State 42
		StgValue_212 : 1
	State 43
		StgValue_214 : 1
	State 44
		StgValue_216 : 1
	State 45
		StgValue_218 : 1
	State 46
		StgValue_220 : 1
	State 47
		StgValue_222 : 1
	State 48
		StgValue_224 : 1
	State 49
		StgValue_226 : 1
	State 50
		StgValue_228 : 1
	State 51
		StgValue_230 : 1
	State 52
		StgValue_232 : 1
	State 53
		StgValue_234 : 1
	State 54
		StgValue_236 : 1
	State 55
		StgValue_238 : 1
		tmp_9 : 1
		tmp_65 : 2
		cast9 : 2
		bound3 : 3
		bound5 : 3
	State 56
	State 57
		StgValue_256 : 1
	State 58
		exitcond1 : 1
		i : 1
		StgValue_261 : 2
	State 59
		empty_26 : 1
	State 60
	State 61
		exitcond_flatten3 : 1
		indvar_flatten_next3 : 1
		StgValue_274 : 2
	State 62
		exitcond_flatten8 : 1
		indvar_flatten_next7 : 1
		StgValue_281 : 2
		exitcond : 1
		xp_mid2 : 2
	State 63
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_290 : 2
		exitcond4 : 1
		ch_mid2 : 2
	State 64
		acc_addr_8 : 1
		acc_load_2 : 2
	State 65
		tmp_31 : 1
		acc_load_2_valIn_V : 2
		StgValue_303 : 3
		empty_22 : 1
	State 66
	State 67
		tmp_26 : 1
		ch_4 : 1
		StgValue_312 : 2
		tmp_28 : 1
		tmp_71 : 1
		tmp_73_cast : 2
		tmp_72 : 3
		tmp_74_cast : 4
		buf_addr_6 : 5
		buf_load_2 : 6
		acc_addr_7 : 2
		acc_load : 3
	State 68
		tmp_29 : 1
		tmp_30 : 2
		StgValue_328 : 3
		empty_24 : 1
	State 69
	State 70
		exitcond_flatten4 : 1
		indvar_flatten_next4 : 1
		StgValue_339 : 2
		outpix_2 : 1
		exitcond3 : 1
		outch_mid2 : 2
		tmp_22_mid2_v : 2
		tmp_66 : 3
		tmp_21 : 3
		tmp_67 : 3
		tmp_70_cast : 4
		tmp_68 : 5
		tmp_71_cast : 6
		buf_addr_5 : 7
		buf_load : 8
		acc_addr_6 : 4
		StgValue_353 : 5
		outch_2 : 3
	State 71
		tmp_69 : 1
		tmp_22 : 1
		tmp_V_35 : 2
	State 72
		StgValue_363 : 1
		empty_25 : 1
	State 73


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |      KER_size_0_fu_1056      |    0    |    0    |   1042  |
|          |        bound3_fu_1098        |    3    |    0    |    20   |
|    mul   |        bound5_fu_1107        |    3    |    0    |    20   |
|          |      KER_size_1_fu_1113      |    0    |    0    |   1042  |
|          |       KER_bound_fu_1117      |    0    |    0    |   1042  |
|----------|------------------------------|---------|---------|---------|
|          |          j_2_fu_821          |    0    |    0    |    15   |
|          |           i_fu_1126          |    0    |    0    |    39   |
|          | indvar_flatten_next3_fu_1137 |    0    |    0    |    70   |
|          | indvar_flatten_next7_fu_1148 |    0    |    0    |    39   |
|          |  indvar_flatten_next_fu_1172 |    0    |    0    |    40   |
|          |         ch_3_fu_1196         |    0    |    0    |    39   |
|    add   |         ch_4_fu_1225         |    0    |    0    |    15   |
|          |        tmp_72_fu_1248        |    0    |    0    |    13   |
|          |         xp_2_fu_1273         |    0    |    0    |    38   |
|          | indvar_flatten_next4_fu_1283 |    0    |    0    |    70   |
|          |       outpix_2_fu_1289       |    0    |    0    |    38   |
|          |        tmp_68_fu_1338        |    0    |    0    |    13   |
|          |        outch_2_fu_1349       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_s_fu_794         |    0    |    0    |    18   |
|          |         tmp_17_fu_815        |    0    |    0    |    11   |
|          |         tmp_18_fu_840        |    0    |    0    |    18   |
|          |       exitcond1_fu_1121      |    0    |    0    |    18   |
|          |   exitcond_flatten3_fu_1132  |    0    |    0    |    29   |
|          |   exitcond_flatten8_fu_1143  |    0    |    0    |    18   |
|          |       exitcond_fu_1154       |    0    |    0    |    18   |
|   icmp   |   exitcond_flatten_fu_1167   |    0    |    0    |    21   |
|          |       exitcond4_fu_1178      |    0    |    0    |    18   |
|          |        tmp_31_fu_1201        |    0    |    0    |    18   |
|          |        tmp_26_fu_1219        |    0    |    0    |    11   |
|          |        tmp_29_fu_1258        |    0    |    0    |    18   |
|          |   exitcond_flatten4_fu_1278  |    0    |    0    |    29   |
|          |       exitcond3_fu_1295      |    0    |    0    |    18   |
|          |        tmp_22_fu_1359        |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |        xp_mid2_fu_1159       |    0    |    0    |    31   |
|          |        ch_mid2_fu_1184       |    0    |    0    |    32   |
|          |  acc_load_2_valIn_V_fu_1207  |    0    |    0    |    32   |
|  select  |        tmp_30_fu_1264        |    0    |    0    |    32   |
|          |      outch_mid2_fu_1301      |    0    |    0    |    32   |
|          |     tmp_22_mid2_v_fu_1309    |    0    |    0    |    31   |
|          |       tmp_V_35_fu_1365       |    0    |    0    |    31   |
|----------|------------------------------|---------|---------|---------|
|   read   |        grp_read_fu_222       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_228       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_32_fu_827        |    0    |    0    |    0    |
|          |         tmp_35_fu_851        |    0    |    0    |    0    |
|          |         tmp_37_fu_865        |    0    |    0    |    0    |
|          |         tmp_39_fu_879        |    0    |    0    |    0    |
|          |         tmp_41_fu_893        |    0    |    0    |    0    |
|          |         tmp_43_fu_907        |    0    |    0    |    0    |
|          |         tmp_45_fu_921        |    0    |    0    |    0    |
|          |         tmp_47_fu_935        |    0    |    0    |    0    |
|          |         tmp_49_fu_949        |    0    |    0    |    0    |
|bitconcatenate|         tmp_51_fu_963        |    0    |    0    |    0    |
|          |         tmp_53_fu_977        |    0    |    0    |    0    |
|          |         tmp_55_fu_991        |    0    |    0    |    0    |
|          |        tmp_57_fu_1005        |    0    |    0    |    0    |
|          |        tmp_59_fu_1019        |    0    |    0    |    0    |
|          |        tmp_61_fu_1033        |    0    |    0    |    0    |
|          |        tmp_63_fu_1047        |    0    |    0    |    0    |
|          |        tmp_64_fu_1074        |    0    |    0    |    0    |
|          |        tmp_65_fu_1082        |    0    |    0    |    0    |
|          |        tmp_71_fu_1236        |    0    |    0    |    0    |
|          |      tmp_70_cast_fu_1330     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_33_fu_835        |    0    |    0    |    0    |
|          |         cast9_fu_1090        |    0    |    0    |    0    |
|          |         cast_fu_1094         |    0    |    0    |    0    |
|          |         cast2_fu_1104        |    0    |    0    |    0    |
|          |        tmp_25_fu_1192        |    0    |    0    |    0    |
|   zext   |        tmp_28_fu_1231        |    0    |    0    |    0    |
|          |      tmp_73_cast_fu_1244     |    0    |    0    |    0    |
|          |      tmp_74_cast_fu_1253     |    0    |    0    |    0    |
|          |        tmp_21_fu_1321        |    0    |    0    |    0    |
|          |      tmp_71_cast_fu_1344     |    0    |    0    |    0    |
|          |        tmp_V_1_fu_1373       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_34_fu_846        |    0    |    0    |    0    |
|          |         tmp_36_fu_860        |    0    |    0    |    0    |
|          |         tmp_38_fu_874        |    0    |    0    |    0    |
|          |         tmp_40_fu_888        |    0    |    0    |    0    |
|          |         tmp_42_fu_902        |    0    |    0    |    0    |
|          |         tmp_44_fu_916        |    0    |    0    |    0    |
|          |         tmp_46_fu_930        |    0    |    0    |    0    |
|    or    |         tmp_48_fu_944        |    0    |    0    |    0    |
|          |         tmp_50_fu_958        |    0    |    0    |    0    |
|          |         tmp_52_fu_972        |    0    |    0    |    0    |
|          |         tmp_54_fu_986        |    0    |    0    |    0    |
|          |        tmp_56_fu_1000        |    0    |    0    |    0    |
|          |        tmp_58_fu_1014        |    0    |    0    |    0    |
|          |        tmp_60_fu_1028        |    0    |    0    |    0    |
|          |        tmp_62_fu_1042        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_9_fu_1064        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_70_fu_1216        |    0    |    0    |    0    |
|   trunc  |        tmp_66_fu_1317        |    0    |    0    |    0    |
|          |        tmp_67_fu_1326        |    0    |    0    |    0    |
|          |        tmp_69_fu_1355        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    6    |    0    |   4136  |
|----------|------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+
|    |   FF   |   LUT  |
+----+--------+--------+
| acc|   64   |   16   |
| buf|   64   |   256  |
+----+--------+--------+
|Total|   128  |   272  |
+----+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|   IFMCH_curr_3_loc_reg_659  |   32   |
|      KER_bound_reg_1474     |   32   |
|     KER_size_0_reg_1439     |   32   |
|     KER_size_1_reg_1469     |   32   |
|     acc_addr_7_reg_1557     |    5   |
|     acc_addr_8_reg_1526     |    5   |
|       bound3_reg_1459       |   63   |
|       bound5_reg_1464       |   63   |
|     buf_addr_5_reg_1582     |    9   |
|     buf_addr_6_reg_1551     |    9   |
|         ch2_reg_746         |    6   |
|        ch_3_reg_1532        |   32   |
|        ch_4_reg_1546        |    6   |
|       ch_mid2_reg_1520      |   32   |
|          ch_reg_735         |   32   |
|      exitcond1_reg_1479     |    1   |
|  exitcond_flatten4_reg_1568 |    1   |
|  exitcond_flatten8_reg_1496 |    1   |
|  exitcond_flatten_reg_1511  |    1   |
|          i3_reg_680         |   32   |
|          i_reg_1483         |   32   |
|   indvar_flatten3_reg_691   |   63   |
|   indvar_flatten4_reg_757   |   63   |
|   indvar_flatten6_reg_702   |   32   |
|indvar_flatten_next3_reg_1491|   63   |
|indvar_flatten_next4_reg_1572|   63   |
|indvar_flatten_next7_reg_1500|   32   |
| indvar_flatten_next_reg_1515|   33   |
|    indvar_flatten_reg_724   |   33   |
|         j_2_reg_1411        |    6   |
|          j_reg_669          |    6   |
|       outch_2_reg_1588      |   32   |
|        outch_reg_779        |   32   |
|        outpix_reg_768       |   31   |
|           reg_790           |   32   |
|       tmp_18_reg_1435       |    1   |
|    tmp_22_mid2_v_reg_1577   |   31   |
|       tmp_26_reg_1542       |    1   |
|       tmp_32_reg_1416       |   10   |
|       tmp_64_reg_1449       |   33   |
|       tmp_65_reg_1454       |   32   |
|       tmp_70_reg_1537       |   11   |
|        tmp_9_reg_1444       |   31   |
|      tmp_V_20_reg_1377      |   32   |
|      tmp_V_22_reg_1382      |   32   |
|      tmp_V_24_reg_1388      |   32   |
|      tmp_V_28_reg_1393      |   32   |
|      tmp_V_30_reg_1400      |   32   |
|      tmp_V_35_reg_1593      |   31   |
|        xp_2_reg_1563        |   31   |
|       xp_mid2_reg_1505      |   31   |
|          xp_reg_713         |   31   |
+-----------------------------+--------+
|            Total            |  1413  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_228 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_242 |  p0  |   4  |   9  |   36   ||    21   |
| grp_access_fu_242 |  p2  |  18  |   0  |    0   ||    89   |
| grp_access_fu_242 |  p4  |   2  |   9  |   18   ||    9    |
| grp_access_fu_260 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_260 |  p2  |  35  |   0  |    0   ||   157   |
| grp_access_fu_260 |  p4  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   148  || 14.1295 ||   315   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |  4136  |
|   Memory  |    -   |    -   |   128  |   272  |
|Multiplexer|    -   |   14   |    -   |   315  |
|  Register |    -   |    -   |  1413  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   14   |  1541  |  4723  |
+-----------+--------+--------+--------+--------+
