+---------------------------------------------------------------------+
|  Log file: pa.results.log                                           |
|  Compiler version: 9.7.1                                            |
|  Created on: Mon Jan 10 11:05:32 2022                               |
|  Run ID: e4788498aaa87c1a                                           |
+---------------------------------------------------------------------+

Allocation state: Final Allocation
-----------------------------------------------------------------------------
|       PHV Group        | Containers Used |  Bits Used   | Bits Available |
| (container bit widths) |     (% used)    |   (% used)   |                |
-----------------------------------------------------------------------------
|         0 (32)         |    6 (37.50%)   | 180 (35.16%) |      512       |
|         1 (32)         |    0 (0.00%)    |  0 (0.00%)   |      512       |
|         2 (32)         |    0 (0.00%)    |  0 (0.00%)   |      512       |
|         3 (32)         |    0 (0.00%)    |  0 (0.00%)   |      512       |
|    Total for 32 bit    |    6 (9.38%)    | 180 (8.79%)  |      2048      |
|                        |                 |              |                |
|         4 (8)          |    8 (50.00%)   | 59 (46.09%)  |      128       |
|         5 (8)          |    0 (0.00%)    |  0 (0.00%)   |      128       |
|         6 (8)          |    0 (0.00%)    |  0 (0.00%)   |      128       |
|         7 (8)          |    0 (0.00%)    |  0 (0.00%)   |      128       |
|    Total for 8 bit     |    8 (12.50%)   | 59 (11.52%)  |      512       |
|                        |                 |              |                |
|         8 (16)         |   13 (81.25%)   | 195 (76.17%) |      256       |
|         9 (16)         |    1 (6.25%)    |  9 (3.52%)   |      256       |
|        10 (16)         |    0 (0.00%)    |  0 (0.00%)   |      256       |
|        11 (16)         |    0 (0.00%)    |  0 (0.00%)   |      256       |
|        12 (16)         |    0 (0.00%)    |  0 (0.00%)   |      256       |
|        13 (16)         |    0 (0.00%)    |  0 (0.00%)   |      256       |
|    Total for 16 bit    |   14 (14.58%)   | 204 (13.28%) |      1536      |
|                        |                 |              |                |
|       14 (32) T        |    4 (25.00%)   | 128 (25.00%) |      512       |
|       15 (32) T        |    0 (0.00%)    |  0 (0.00%)   |      512       |
|    Total for 32 bit    |    4 (12.50%)   | 128 (12.50%) |      1024      |
|                        |                 |              |                |
|        16 (8) T        |    3 (18.75%)   | 24 (18.75%)  |      128       |
|        17 (8) T        |    0 (0.00%)    |  0 (0.00%)   |      128       |
|    Total for 8 bit     |    3 (9.38%)    |  24 (9.38%)  |      256       |
|                        |                 |              |                |
|       18 (16) T        |    8 (50.00%)   | 128 (50.00%) |      256       |
|       19 (16) T        |    0 (0.00%)    |  0 (0.00%)   |      256       |
|       20 (16) T        |    0 (0.00%)    |  0 (0.00%)   |      256       |
|    Total for 16 bit    |    8 (16.67%)   | 128 (16.67%) |      768       |
|                        |                 |              |                |
|       MAU total        |   28 (12.50%)   | 443 (10.82%) |      4096      |
|     Tagalong total     |   15 (13.39%)   | 280 (13.67%) |      2048      |
|     Overall total      |   43 (12.80%)   | 723 (11.77%) |      6144      |
-----------------------------------------------------------------------------

--------------------------------------------
PHV Allocation
--------------------------------------------

Allocations in Group 0 32 bits
  32-bit PHV 0 (ingress): phv0[31:0] = ig_intr_md_from_prsr.global_tstamp[31:0]
  32-bit PHV 1 (ingress): phv1[31:0] = hdr.record.in_time[31:0] (deparsed)
  32-bit PHV 2 (ingress): phv2[31:0] = meta.in_time[31:0] (deparsed)
  32-bit PHV 3 (ingress): phv3[31:0] = hdr.ipv4.src_addr[31:0] (deparsed)
  32-bit PHV 4 (ingress): phv4[31:0] = hdr.ipv4.dst_addr[31:0] (deparsed)
  32-bit PHV 5 (ingress): phv5[19:19] = first_in3_0[0:0]
  32-bit PHV 5 (ingress): phv5[19:19] = first_out3_0[0:0]
  32-bit PHV 5 (ingress): phv5[18:18] = first_in2_0[0:0]
  32-bit PHV 5 (ingress): phv5[18:18] = first_out2_0[0:0]
  32-bit PHV 5 (ingress): phv5[17:17] = first_in1_0[0:0]
  32-bit PHV 5 (ingress): phv5[17:17] = first_out1_0[0:0]
  32-bit PHV 5 (ingress): phv5[16:0] = meta.hash_value3[16:0]
  >> 6 in ingress and 0 in egress

Allocations in Group 4 8 bits
  8-bit PHV 64 (ingress): phv64[2:0] = ig_intr_md_for_dprsr.mirror_type[2:0] (deparsed)
  8-bit PHV 65 (ingress): phv65[7:7] = meta.hash_value[16:16]
  8-bit PHV 65 (ingress): phv65[6:6] = meta.first_in[0:0]
  8-bit PHV 65 (ingress): phv65[6:6] = meta.first_out[0:0]
  8-bit PHV 65 (ingress): phv65[5:4] = meta.do_action[1:0]
  8-bit PHV 65 (ingress): phv65[3:3] = ig_intr_md_for_tm.bypass_egress[0:0] (deparsed)
  8-bit PHV 65 (ingress): phv65[2:0] = ig_intr_md_for_dprsr.drop_ctl[2:0] (deparsed)
  8-bit PHV 66 (ingress): phv66[7:4] = hdr.tcp.data_offset[3:0] (deparsed)
  8-bit PHV 66 (ingress): phv66[3:0] = hdr.tcp.res[3:0] (deparsed)
  8-bit PHV 67 (ingress): phv67[7:4] = $pad4[3:0]
  8-bit PHV 67 (ingress): phv67[3:0] = meta.data_offset[3:0] (deparsed)
  8-bit PHV 68 (ingress): phv68[7:4] = hdr.ipv4.version[3:0] (deparsed)
  8-bit PHV 68 (ingress): phv68[3:0] = hdr.ipv4.ihl[3:0] (deparsed)
  8-bit PHV 69 (ingress): phv69[7:0] = hdr.ipv4.protocol[7:0] (deparsed)
  8-bit PHV 70 (ingress): phv70[7:0] = meta.times[7:0] (deparsed)
  8-bit PHV 71 (ingress): phv71[7:7] = meta.hash_value2[16:16]
  8-bit PHV 71 (ingress): phv71[6:6] = meta.set_rule[0:0]
  8-bit PHV 71 (ingress): phv71[5:5] = meta.next_table[0:0]
  8-bit PHV 71 (ingress): phv71[4:4] = hdr.udp.$valid[0:0] (deparsed)
  8-bit PHV 71 (ingress): phv71[3:3] = hdr.tcp.$valid[0:0] (deparsed)
  8-bit PHV 71 (ingress): phv71[2:2] = hdr.ipv4.$valid[0:0] (deparsed)
  8-bit PHV 71 (ingress): phv71[1:1] = hdr.record.$valid[0:0] (deparsed)
  8-bit PHV 71 (ingress): phv71[0:0] = hdr.ethernet.$valid[0:0] (deparsed)
  >> 8 in ingress and 0 in egress

Allocations in Group 8 16 bits
  16-bit PHV 128 (ingress): phv128[8:0] = ig_intr_md_for_tm.ucast_egress_port[8:0] (deparsed)
  16-bit PHV 129 (ingress): phv129[9:0] = meta.mirror_session[9:0] (deparsed)
  16-bit PHV 130 (ingress): phv130[15:0] = hdr.tcp.dst_port[15:0] (deparsed)
  16-bit PHV 130 (ingress): phv130[15:0] = hdr.udp.dst_port[15:0] (deparsed)
  16-bit PHV 131 (ingress): phv131[15:0] = meta.dst_port[15:0] (deparsed)
  16-bit PHV 132 (ingress): phv132[15:0] = hdr.tcp.src_port[15:0] (deparsed)
  16-bit PHV 132 (ingress): phv132[15:0] = hdr.udp.src_port[15:0] (deparsed)
  16-bit PHV 133 (ingress): phv133[15:0] = meta.src_port[15:0] (deparsed)
  16-bit PHV 134 (ingress): phv134[15:0] = ig_intr_md_from_prsr.global_tstamp[47:32]
  16-bit PHV 135 (ingress): phv135[15:0] = hdr.record.in_time[47:32] (deparsed)
  16-bit PHV 136 (ingress): phv136[15:0] = meta.in_time[47:32] (deparsed)
  16-bit PHV 137 (ingress): phv137[15:0] = hdr.ethernet.ether_type[15:0] (deparsed)
  16-bit PHV 138 (ingress): phv138[15:0] = hdr.ipv4.total_len[15:0] (deparsed)
  16-bit PHV 139 (ingress): phv139[15:0] = meta.hash_value[15:0]
  16-bit PHV 140 (ingress): phv140[15:0] = meta.hash_value2[15:0]
  >> 13 in ingress and 0 in egress

Allocations in Group 9 16 bits
  16-bit PHV 144 (egress): phv144[8:0] = eg_intr_md.egress_port[8:0] (deparsed)
  >> 0 in ingress and 1 in egress

Allocations in Group 14 32 bits (tagalong)
  32-bit PHV 256 (ingress): phv256[31:16] = hdr.ipv4.identification[15:0] (tagalong capable) (deparsed)
  32-bit PHV 256 (ingress): phv256[15:13] = hdr.ipv4.flags[2:0] (tagalong capable) (deparsed)
  32-bit PHV 256 (ingress): phv256[12:0] = hdr.ipv4.frag_offset[12:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (ingress): phv257[31:16] = hdr.tcp.checksum[15:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (ingress): phv257[31:16] = hdr.udp.hdr_length[15:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (ingress): phv257[15:0] = hdr.tcp.urgent_ptr[15:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (ingress): phv257[15:0] = hdr.udp.checksum[15:0] (tagalong capable) (deparsed)
  32-bit PHV 258 (ingress): phv258[31:0] = hdr.ethernet.src_addr[31:0] (tagalong capable) (deparsed)
  32-bit PHV 259 (ingress): phv259[31:0] = hdr.ethernet.dst_addr[31:0] (tagalong capable) (deparsed)
  >> 4 in ingress and 0 in egress

Allocations in Group 16 8 bits (tagalong)
  8-bit PHV 288 (ingress): phv288[7:7] = hdr.tcp.cwr[0:0] (tagalong capable) (deparsed)
  8-bit PHV 288 (ingress): phv288[6:6] = hdr.tcp.ecn[0:0] (tagalong capable) (deparsed)
  8-bit PHV 288 (ingress): phv288[5:5] = hdr.tcp.urg[0:0] (tagalong capable) (deparsed)
  8-bit PHV 288 (ingress): phv288[4:4] = hdr.tcp.ack[0:0] (tagalong capable) (deparsed)
  8-bit PHV 288 (ingress): phv288[3:3] = hdr.tcp.push[0:0] (tagalong capable) (deparsed)
  8-bit PHV 288 (ingress): phv288[2:2] = hdr.tcp.reset[0:0] (tagalong capable) (deparsed)
  8-bit PHV 288 (ingress): phv288[1:1] = hdr.tcp.syn[0:0] (tagalong capable) (deparsed)
  8-bit PHV 288 (ingress): phv288[0:0] = hdr.tcp.fin[0:0] (tagalong capable) (deparsed)
  8-bit PHV 289 (ingress): phv289[7:0] = hdr.ipv4.ttl[7:0] (tagalong capable) (deparsed)
  8-bit PHV 290 (ingress): phv290[7:0] = hdr.ipv4.diffserv[7:0] (tagalong capable) (deparsed)
  >> 3 in ingress and 0 in egress

Allocations in Group 18 16 bits (tagalong)
  16-bit PHV 320 (ingress): phv320[15:0] = hdr.tcp.ack_no[15:0] (tagalong capable) (deparsed)
  16-bit PHV 321 (ingress): phv321[15:0] = hdr.tcp.ack_no[31:16] (tagalong capable) (deparsed)
  16-bit PHV 322 (ingress): phv322[15:0] = hdr.tcp.seq_no[15:0] (tagalong capable) (deparsed)
  16-bit PHV 323 (ingress): phv323[15:0] = hdr.tcp.seq_no[31:16] (tagalong capable) (deparsed)
  16-bit PHV 324 (ingress): phv324[15:0] = hdr.ethernet.src_addr[47:32] (tagalong capable) (deparsed)
  16-bit PHV 325 (ingress): phv325[15:0] = hdr.ethernet.dst_addr[47:32] (tagalong capable) (deparsed)
  16-bit PHV 326 (ingress): phv326[15:0] = hdr.ipv4.hdr_checksum[15:0] (tagalong capable) (deparsed)
  16-bit PHV 327 (ingress): phv327[15:0] = hdr.tcp.window[15:0] (tagalong capable) (deparsed)
  >> 8 in ingress and 0 in egress


Final POV layout (ingress):

Final POV layout (egress):
