```verilog
module multi_booth_8bit(
    input clk,
    input reset,
    input [7:0] a,
    input [7:0] b,
    output reg [15:0] p,
    output reg rdy
);
    reg [15:0] multiplier;    // Sign-extended a
    reg [15:0] multiplicand;  // Sign-extended b
    reg [4:0] ctr;           // Counter for 16 cycles

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            multiplier <= {{8{a[7]}}, a};
            multiplicand <= {{8{b[7]}}, b};
            p <= 16'b0;        // Initialize product to 0
            rdy <= 0;         // Clear ready signal
            ctr <= 0;         // Initialize counter
        end else if (ctr < 16) begin
            // Perform Booth algorithm shifts and additions
            if (multiplier[ctr] == 1) begin
                p <= p + multiplicand; // Add multiplicand to product
            end
            // Shift multiplicand left
            multiplicand <= multiplicand << 1;
            // Increment the counter
            ctr <= ctr + 1;
        end else begin
            rdy <= 1; // Set ready signal when multiplication is complete
        end
    end
endmodule
```