
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016503    0.000776    0.104207 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002217    0.012267    0.107197    0.211404 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012267    0.000085    0.211489 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.017668    0.058413    0.279692    0.491181 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.001144    0.492325 v fanout71/A (sg13g2_buf_8)
     8    0.042469    0.022167    0.068267    0.560591 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.022672    0.002529    0.563120 v fanout70/A (sg13g2_buf_8)
     8    0.042683    0.020726    0.054770    0.617890 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.020822    0.000841    0.618732 v _146_/A1 (sg13g2_o21ai_1)
     4    0.023381    0.167903    0.147231    0.765963 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.167916    0.001224    0.767187 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.012025    0.077824    0.106965    0.874152 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.077863    0.000683    0.874835 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003718    0.054588    0.074712    0.949547 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.054588    0.000148    0.949695 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.005141    0.041629    0.053138    1.002833 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.041630    0.000353    1.003186 v _273_/A (sg13g2_nor2_1)
     1    0.006692    0.048782    0.054862    1.058048 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.048797    0.000677    1.058724 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.006051    0.047085    0.051181    1.109905 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.047086    0.000371    1.110276 v output15/A (sg13g2_buf_1)
     1    0.006755    0.021426    0.055368    1.165645 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.021430    0.000283    1.165927 v sine_out[1] (out)
                                              1.165927   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.165927   data arrival time
---------------------------------------------------------------------------------------------
                                             18.584072   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016503    0.000776    0.104207 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002217    0.012267    0.107197    0.211404 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012267    0.000085    0.211489 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.017668    0.058413    0.279692    0.491181 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.001144    0.492325 v fanout71/A (sg13g2_buf_8)
     8    0.042469    0.022167    0.068267    0.560591 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.022672    0.002529    0.563120 v fanout70/A (sg13g2_buf_8)
     8    0.042683    0.020726    0.054770    0.617890 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.020822    0.000841    0.618732 v _146_/A1 (sg13g2_o21ai_1)
     4    0.023381    0.167903    0.147231    0.765963 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.167916    0.001224    0.767187 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.012025    0.077824    0.106965    0.874152 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.077866    0.000793    0.874946 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003408    0.056718    0.070450    0.945395 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.056718    0.000133    0.945529 ^ _239_/B (sg13g2_and3_1)
     1    0.005359    0.027429    0.090209    1.035738 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.027431    0.000412    1.036150 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005509    0.052514    0.051290    1.087440 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.052515    0.000348    1.087788 v output4/A (sg13g2_buf_1)
     1    0.007311    0.022674    0.057976    1.145764 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.022679    0.000312    1.146076 v sine_out[0] (out)
                                              1.146076   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.146076   data arrival time
---------------------------------------------------------------------------------------------
                                             18.603924   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015366    0.000299    0.102914 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.019290    0.028875    0.129673    0.232587 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.028881    0.000420    0.233007 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.009605    0.038914    0.269243    0.502250 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.038914    0.000400    0.502650 v fanout63/A (sg13g2_buf_8)
     8    0.049535    0.023160    0.060930    0.563580 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.026719    0.006909    0.570489 v fanout62/A (sg13g2_buf_8)
     8    0.034248    0.018981    0.054651    0.625140 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019332    0.002481    0.627621 v _142_/A (sg13g2_or2_1)
     7    0.030014    0.071253    0.114133    0.741754 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.071336    0.001610    0.743364 v _143_/B (sg13g2_nor2_1)
     2    0.009475    0.067866    0.071171    0.814535 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.067874    0.000586    0.815121 ^ _144_/B (sg13g2_nand2_1)
     2    0.008174    0.047999    0.059078    0.874199 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048006    0.000467    0.874666 v _212_/B (sg13g2_nor2_1)
     2    0.010834    0.071098    0.070074    0.944740 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.071102    0.000482    0.945222 ^ output26/A (sg13g2_buf_1)
     1    0.007593    0.027682    0.064662    1.009884 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.027686    0.000329    1.010212 ^ sine_out[2] (out)
                                              1.010212   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.010212   data arrival time
---------------------------------------------------------------------------------------------
                                             18.739788   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016503    0.000776    0.104207 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002217    0.012267    0.107197    0.211404 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012267    0.000085    0.211489 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.017668    0.058413    0.279692    0.491181 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.001144    0.492325 v fanout71/A (sg13g2_buf_8)
     8    0.042469    0.022167    0.068267    0.560591 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.022672    0.002529    0.563120 v fanout70/A (sg13g2_buf_8)
     8    0.042683    0.020726    0.054770    0.617890 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.020822    0.000841    0.618732 v _146_/A1 (sg13g2_o21ai_1)
     4    0.023381    0.167903    0.147231    0.765963 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.167925    0.001573    0.767535 ^ _185_/B (sg13g2_nor2_2)
     5    0.028847    0.067632    0.089061    0.856596 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.067885    0.003323    0.859919 v _189_/A2 (sg13g2_o21ai_1)
     1    0.005509    0.066574    0.077329    0.937248 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.066575    0.000557    0.937805 ^ output29/A (sg13g2_buf_1)
     1    0.008398    0.029442    0.064693    1.002498 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.029452    0.000514    1.003012 ^ sine_out[32] (out)
                                              1.003012   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.003012   data arrival time
---------------------------------------------------------------------------------------------
                                             18.746986   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016503    0.000776    0.104207 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002217    0.012267    0.107197    0.211404 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012267    0.000085    0.211489 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.017668    0.058413    0.279692    0.491181 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.001144    0.492325 v fanout71/A (sg13g2_buf_8)
     8    0.042469    0.022167    0.068267    0.560591 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.022672    0.002529    0.563120 v fanout70/A (sg13g2_buf_8)
     8    0.042683    0.020726    0.054770    0.617890 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.020822    0.000841    0.618732 v _146_/A1 (sg13g2_o21ai_1)
     4    0.023381    0.167903    0.147231    0.765963 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.167925    0.001573    0.767535 ^ _185_/B (sg13g2_nor2_2)
     5    0.028847    0.067632    0.089061    0.856596 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.067880    0.003294    0.859890 v _186_/A2 (sg13g2_a21oi_1)
     1    0.005182    0.049408    0.066109    0.925998 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.049408    0.000321    0.926319 ^ output27/A (sg13g2_buf_1)
     1    0.009309    0.031115    0.060967    0.987286 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.031126    0.000546    0.987832 ^ sine_out[30] (out)
                                              0.987832   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.987832   data arrival time
---------------------------------------------------------------------------------------------
                                             18.762167   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015366    0.000299    0.102914 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.019290    0.028875    0.129673    0.232587 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.028881    0.000420    0.233007 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.009605    0.038914    0.269243    0.502250 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.038914    0.000400    0.502650 v fanout63/A (sg13g2_buf_8)
     8    0.049535    0.023160    0.060930    0.563580 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.026719    0.006909    0.570489 v fanout62/A (sg13g2_buf_8)
     8    0.034248    0.018981    0.054651    0.625140 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019332    0.002481    0.627621 v _142_/A (sg13g2_or2_1)
     7    0.030014    0.071253    0.114133    0.741754 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.071336    0.001610    0.743364 v _143_/B (sg13g2_nor2_1)
     2    0.009475    0.067866    0.071171    0.814535 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.067873    0.000550    0.815085 ^ _147_/A (sg13g2_nand2_1)
     2    0.007792    0.056017    0.056343    0.871428 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.056019    0.000455    0.871883 v _275_/B (sg13g2_nor2_1)
     1    0.004849    0.043320    0.047826    0.919709 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.043324    0.000655    0.920364 ^ output30/A (sg13g2_buf_1)
     1    0.010707    0.034505    0.061236    0.981600 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.034610    0.001361    0.982961 ^ sine_out[3] (out)
                                              0.982961   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.982961   data arrival time
---------------------------------------------------------------------------------------------
                                             18.767038   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015366    0.000299    0.102914 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.019290    0.028875    0.129673    0.232587 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.028881    0.000420    0.233007 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.009605    0.038914    0.269243    0.502250 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.038914    0.000400    0.502650 v fanout63/A (sg13g2_buf_8)
     8    0.049535    0.023160    0.060930    0.563580 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.026719    0.006909    0.570489 v fanout62/A (sg13g2_buf_8)
     8    0.034248    0.018981    0.054651    0.625140 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019332    0.002481    0.627621 v _142_/A (sg13g2_or2_1)
     7    0.030014    0.071253    0.114133    0.741754 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.071336    0.001610    0.743364 v _143_/B (sg13g2_nor2_1)
     2    0.009475    0.067866    0.071171    0.814535 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.067873    0.000550    0.815085 ^ _147_/A (sg13g2_nand2_1)
     2    0.007792    0.056017    0.056343    0.871428 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.056019    0.000453    0.871881 v _149_/B (sg13g2_nand2_1)
     1    0.006485    0.033022    0.040107    0.911988 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.033025    0.000574    0.912562 ^ output10/A (sg13g2_buf_1)
     1    0.010474    0.033515    0.057968    0.970529 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.033524    0.000512    0.971041 ^ sine_out[15] (out)
                                              0.971041   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.971041   data arrival time
---------------------------------------------------------------------------------------------
                                             18.778959   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015366    0.000299    0.102914 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.019290    0.028875    0.129673    0.232587 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.028881    0.000420    0.233007 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.009605    0.038914    0.269243    0.502250 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.038914    0.000400    0.502650 v fanout63/A (sg13g2_buf_8)
     8    0.049535    0.023160    0.060930    0.563580 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.026719    0.006909    0.570489 v fanout62/A (sg13g2_buf_8)
     8    0.034248    0.018981    0.054651    0.625140 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019332    0.002481    0.627621 v _142_/A (sg13g2_or2_1)
     7    0.030014    0.071253    0.114133    0.741754 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.071336    0.001610    0.743364 v _143_/B (sg13g2_nor2_1)
     2    0.009475    0.067866    0.071171    0.814535 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.067874    0.000586    0.815121 ^ _144_/B (sg13g2_nand2_1)
     2    0.008174    0.047999    0.059078    0.874199 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048007    0.000488    0.874687 v _145_/B (sg13g2_nand2_1)
     1    0.005846    0.030052    0.036511    0.911197 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.030053    0.000363    0.911560 ^ output9/A (sg13g2_buf_1)
     1    0.009470    0.030925    0.055015    0.966575 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.030971    0.000757    0.967332 ^ sine_out[14] (out)
                                              0.967332   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.967332   data arrival time
---------------------------------------------------------------------------------------------
                                             18.782669   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016503    0.000776    0.104207 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002217    0.012267    0.107197    0.211404 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012267    0.000085    0.211489 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.017668    0.058413    0.279692    0.491181 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.001144    0.492325 v fanout71/A (sg13g2_buf_8)
     8    0.042469    0.022167    0.068267    0.560591 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.022672    0.002529    0.563120 v fanout70/A (sg13g2_buf_8)
     8    0.042683    0.020726    0.054770    0.617890 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.020822    0.000841    0.618732 v _146_/A1 (sg13g2_o21ai_1)
     4    0.023381    0.167903    0.147231    0.765963 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.167925    0.001573    0.767535 ^ _185_/B (sg13g2_nor2_2)
     5    0.028847    0.067632    0.089061    0.856596 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.067882    0.003306    0.859902 v _278_/B (sg13g2_nor2_1)
     1    0.003798    0.040663    0.046379    0.906282 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.040663    0.000148    0.906430 ^ output33/A (sg13g2_buf_1)
     1    0.007589    0.026657    0.055034    0.961464 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.026660    0.000319    0.961783 ^ sine_out[6] (out)
                                              0.961783   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.961783   data arrival time
---------------------------------------------------------------------------------------------
                                             18.788216   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015366    0.000299    0.102914 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.019290    0.028875    0.129673    0.232587 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.028881    0.000420    0.233007 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.009605    0.038914    0.269243    0.502250 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.038914    0.000400    0.502650 v fanout63/A (sg13g2_buf_8)
     8    0.049535    0.023160    0.060930    0.563580 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.026719    0.006909    0.570489 v fanout62/A (sg13g2_buf_8)
     8    0.034248    0.018981    0.054651    0.625140 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019332    0.002481    0.627621 v _142_/A (sg13g2_or2_1)
     7    0.030014    0.071253    0.114133    0.741754 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.071355    0.001874    0.743628 v _168_/B (sg13g2_nor2_1)
     2    0.009182    0.066439    0.069907    0.813535 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.066446    0.000515    0.814050 ^ _169_/B (sg13g2_nand2_1)
     1    0.005304    0.037511    0.049472    0.863522 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.037514    0.000334    0.863856 v _170_/B (sg13g2_nand2_1)
     1    0.005903    0.028999    0.033593    0.897449 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.029036    0.000785    0.898234 ^ output20/A (sg13g2_buf_1)
     1    0.007720    0.026591    0.051600    0.949834 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.026595    0.000323    0.950157 ^ sine_out[24] (out)
                                              0.950157   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.950157   data arrival time
---------------------------------------------------------------------------------------------
                                             18.799843   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015366    0.000299    0.102914 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.019290    0.028875    0.129673    0.232587 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.028881    0.000420    0.233007 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.009605    0.038914    0.269243    0.502250 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.038914    0.000400    0.502650 v fanout63/A (sg13g2_buf_8)
     8    0.049535    0.023160    0.060930    0.563580 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.026719    0.006909    0.570489 v fanout62/A (sg13g2_buf_8)
     8    0.034248    0.018981    0.054651    0.625140 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019332    0.002481    0.627621 v _142_/A (sg13g2_or2_1)
     7    0.030014    0.071253    0.114133    0.741754 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.071355    0.001874    0.743628 v _168_/B (sg13g2_nor2_1)
     2    0.009182    0.066439    0.069907    0.813535 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.066452    0.000734    0.814269 ^ _171_/B (sg13g2_nand2_1)
     1    0.003658    0.047130    0.044130    0.858399 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.047130    0.000270    0.858669 v _172_/B (sg13g2_nand2_1)
     1    0.005108    0.028209    0.034674    0.893343 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.028210    0.000325    0.893668 ^ output21/A (sg13g2_buf_1)
     1    0.009189    0.030172    0.053932    0.947600 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.030215    0.000715    0.948315 ^ sine_out[25] (out)
                                              0.948315   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.948315   data arrival time
---------------------------------------------------------------------------------------------
                                             18.801683   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016503    0.000776    0.104207 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002193    0.014316    0.107280    0.211486 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014316    0.000084    0.211570 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.017914    0.059128    0.275850    0.487420 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.059155    0.001164    0.488584 ^ fanout71/A (sg13g2_buf_8)
     8    0.043441    0.024195    0.066058    0.554642 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.024678    0.002580    0.557223 ^ fanout70/A (sg13g2_buf_8)
     8    0.043056    0.022572    0.052899    0.610122 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.022610    0.000507    0.610629 ^ _132_/A (sg13g2_nand2_2)
     4    0.020455    0.050450    0.051488    0.662117 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.050471    0.000842    0.662959 v _163_/A2 (sg13g2_o21ai_1)
     4    0.019298    0.145763    0.136349    0.799308 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.145786    0.001508    0.800816 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004797    0.055326    0.075958    0.876773 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.055327    0.000188    0.876961 v output25/A (sg13g2_buf_1)
     1    0.009114    0.026280    0.061762    0.938723 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.026294    0.000571    0.939294 v sine_out[29] (out)
                                              0.939294   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.939294   data arrival time
---------------------------------------------------------------------------------------------
                                             18.810705   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016503    0.000776    0.104207 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002193    0.014316    0.107280    0.211486 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014316    0.000084    0.211570 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.017914    0.059128    0.275850    0.487420 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.059155    0.001164    0.488584 ^ fanout71/A (sg13g2_buf_8)
     8    0.043441    0.024195    0.066058    0.554642 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.024678    0.002580    0.557223 ^ fanout70/A (sg13g2_buf_8)
     8    0.043056    0.022572    0.052899    0.610122 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.022610    0.000507    0.610629 ^ _132_/A (sg13g2_nand2_2)
     4    0.020455    0.050450    0.051488    0.662117 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.050471    0.000842    0.662959 v _163_/A2 (sg13g2_o21ai_1)
     4    0.019298    0.145763    0.136349    0.799308 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.145773    0.001023    0.800331 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.005056    0.049853    0.075771    0.876102 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.049854    0.000454    0.876556 v output5/A (sg13g2_buf_1)
     1    0.009481    0.026845    0.060602    0.937158 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.026869    0.000729    0.937886 v sine_out[10] (out)
                                              0.937886   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.937886   data arrival time
---------------------------------------------------------------------------------------------
                                             18.812113   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016503    0.000776    0.104207 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002193    0.014316    0.107280    0.211486 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014316    0.000084    0.211570 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.017914    0.059128    0.275850    0.487420 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.059155    0.001164    0.488584 ^ fanout71/A (sg13g2_buf_8)
     8    0.043441    0.024195    0.066058    0.554642 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.024678    0.002580    0.557223 ^ fanout70/A (sg13g2_buf_8)
     8    0.043056    0.022572    0.052899    0.610122 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.022610    0.000507    0.610629 ^ _132_/A (sg13g2_nand2_2)
     4    0.020455    0.050450    0.051488    0.662117 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.050471    0.000842    0.662959 v _163_/A2 (sg13g2_o21ai_1)
     4    0.019298    0.145763    0.136349    0.799308 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.145793    0.001714    0.801022 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004670    0.048563    0.074360    0.875383 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.048563    0.000325    0.875707 v output17/A (sg13g2_buf_1)
     1    0.008545    0.024952    0.058704    0.934412 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.024967    0.000550    0.934962 v sine_out[21] (out)
                                              0.934962   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.934962   data arrival time
---------------------------------------------------------------------------------------------
                                             18.815037   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016503    0.000776    0.104207 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002217    0.012267    0.107197    0.211404 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012267    0.000085    0.211489 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.017668    0.058413    0.279692    0.491181 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.001144    0.492325 v fanout71/A (sg13g2_buf_8)
     8    0.042469    0.022167    0.068267    0.560591 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.022672    0.002529    0.563120 v fanout70/A (sg13g2_buf_8)
     8    0.042683    0.020726    0.054770    0.617890 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.021042    0.001801    0.619692 v _140_/A (sg13g2_nor2_2)
     5    0.021638    0.067048    0.066612    0.686304 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.067078    0.001159    0.687463 ^ _152_/B (sg13g2_nor2_2)
     4    0.021360    0.040621    0.049344    0.736806 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.040881    0.002628    0.739434 v _155_/B1 (sg13g2_a221oi_1)
     1    0.006694    0.097349    0.100854    0.840289 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.097350    0.000632    0.840921 ^ output12/A (sg13g2_buf_1)
     1    0.010376    0.035088    0.078007    0.918927 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.035111    0.000821    0.919749 ^ sine_out[17] (out)
                                              0.919749   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.919749   data arrival time
---------------------------------------------------------------------------------------------
                                             18.830252   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016503    0.000776    0.104207 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002193    0.014316    0.107280    0.211486 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014316    0.000084    0.211570 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.017914    0.059128    0.275850    0.487420 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.059155    0.001164    0.488584 ^ fanout71/A (sg13g2_buf_8)
     8    0.043441    0.024195    0.066058    0.554642 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.024631    0.002414    0.557056 ^ _137_/B (sg13g2_nand3_1)
     5    0.028082    0.173422    0.153287    0.710343 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.173440    0.001482    0.711825 v _138_/B (sg13g2_nor2_1)
     2    0.009430    0.083500    0.094185    0.806010 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.083504    0.000471    0.806481 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003885    0.038149    0.058541    0.865023 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.038150    0.000256    0.865279 v output8/A (sg13g2_buf_1)
     1    0.006989    0.021575    0.052981    0.918260 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.021579    0.000292    0.918552 v sine_out[13] (out)
                                              0.918552   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.918552   data arrival time
---------------------------------------------------------------------------------------------
                                             18.831448   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015365    0.000151    0.102766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.007108    0.021247    0.114680    0.217446 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.021269    0.000391    0.217837 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.009275    0.038179    0.264742    0.482579 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.038179    0.000376    0.482955 v fanout66/A (sg13g2_buf_8)
     8    0.047648    0.022780    0.061385    0.544340 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.023741    0.003580    0.547920 v _125_/A (sg13g2_inv_2)
     3    0.017420    0.028613    0.029389    0.577309 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.028700    0.001262    0.578570 ^ fanout51/A (sg13g2_buf_8)
     8    0.040327    0.021978    0.053714    0.632284 ^ fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.022270    0.001797    0.634081 ^ _161_/A (sg13g2_nand2_1)
     3    0.013810    0.062398    0.060672    0.694753 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.062410    0.000726    0.695479 v _177_/B (sg13g2_nand2_1)
     3    0.015044    0.055604    0.061708    0.757186 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.055620    0.000780    0.757966 ^ _179_/A (sg13g2_nand2_1)
     2    0.008284    0.046603    0.054344    0.812311 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.046620    0.000709    0.813020 v _281_/B (sg13g2_nor2_1)
     1    0.005119    0.042988    0.046796    0.859816 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.042994    0.000313    0.860129 ^ output35/A (sg13g2_buf_1)
     1    0.008369    0.028619    0.057159    0.917288 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.028630    0.000520    0.917809 ^ sine_out[8] (out)
                                              0.917809   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.917809   data arrival time
---------------------------------------------------------------------------------------------
                                             18.832191   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016503    0.000776    0.104207 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002193    0.014316    0.107280    0.211486 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014316    0.000084    0.211570 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.017914    0.059128    0.275850    0.487420 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.059155    0.001164    0.488584 ^ fanout71/A (sg13g2_buf_8)
     8    0.043441    0.024195    0.066058    0.554642 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.024631    0.002414    0.557056 ^ _137_/B (sg13g2_nand3_1)
     5    0.028082    0.173422    0.153287    0.710343 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.173437    0.001366    0.711709 v _156_/B (sg13g2_nand2b_1)
     2    0.008072    0.057927    0.070193    0.781902 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.057927    0.000249    0.782151 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.008617    0.053783    0.066000    0.848152 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.053810    0.000929    0.849081 v output13/A (sg13g2_buf_1)
     1    0.006722    0.021591    0.057405    0.906486 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.021595    0.000276    0.906762 v sine_out[18] (out)
                                              0.906762   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.906762   data arrival time
---------------------------------------------------------------------------------------------
                                             18.843237   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016503    0.000776    0.104207 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002193    0.014316    0.107280    0.211486 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014316    0.000084    0.211570 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.017914    0.059128    0.275850    0.487420 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.059155    0.001164    0.488584 ^ fanout71/A (sg13g2_buf_8)
     8    0.043441    0.024195    0.066058    0.554642 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.024678    0.002580    0.557223 ^ fanout70/A (sg13g2_buf_8)
     8    0.043056    0.022572    0.052899    0.610122 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.022610    0.000507    0.610629 ^ _132_/A (sg13g2_nand2_2)
     4    0.020455    0.050450    0.051488    0.662117 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.050471    0.000842    0.662959 v _163_/A2 (sg13g2_o21ai_1)
     4    0.019298    0.145763    0.136349    0.799308 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.145778    0.001244    0.800552 ^ _276_/B (sg13g2_nor2_1)
     1    0.004194    0.035833    0.045856    0.846408 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.035833    0.000164    0.846571 v output31/A (sg13g2_buf_1)
     1    0.010055    0.027702    0.057035    0.903606 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.027758    0.000862    0.904468 v sine_out[4] (out)
                                              0.904468   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.904468   data arrival time
---------------------------------------------------------------------------------------------
                                             18.845531   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016503    0.000776    0.104207 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002193    0.014316    0.107280    0.211486 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014316    0.000084    0.211570 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.017914    0.059128    0.275850    0.487420 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.059155    0.001164    0.488584 ^ fanout71/A (sg13g2_buf_8)
     8    0.043441    0.024195    0.066058    0.554642 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.024631    0.002414    0.557056 ^ _137_/B (sg13g2_nand3_1)
     5    0.028082    0.173422    0.153287    0.710343 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.173437    0.001366    0.711709 v _156_/B (sg13g2_nand2b_1)
     2    0.008072    0.057927    0.070193    0.781902 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.057927    0.000249    0.782151 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.006163    0.042417    0.052415    0.834566 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.042418    0.000210    0.834776 v output23/A (sg13g2_buf_1)
     1    0.010992    0.029653    0.060788    0.895564 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.029672    0.000697    0.896261 v sine_out[27] (out)
                                              0.896261   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.896261   data arrival time
---------------------------------------------------------------------------------------------
                                             18.853739   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015365    0.000151    0.102766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.007108    0.021247    0.114680    0.217446 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.021269    0.000391    0.217837 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.009275    0.038179    0.264742    0.482579 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.038179    0.000376    0.482955 v fanout66/A (sg13g2_buf_8)
     8    0.047648    0.022780    0.061385    0.544340 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.023741    0.003580    0.547920 v _125_/A (sg13g2_inv_2)
     3    0.017420    0.028613    0.029389    0.577309 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.028700    0.001262    0.578570 ^ fanout51/A (sg13g2_buf_8)
     8    0.040327    0.021978    0.053714    0.632284 ^ fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.022270    0.001797    0.634081 ^ _161_/A (sg13g2_nand2_1)
     3    0.013810    0.062398    0.060672    0.694753 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.062410    0.000726    0.695479 v _177_/B (sg13g2_nand2_1)
     3    0.015044    0.055604    0.061708    0.757186 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.055620    0.000780    0.757966 ^ _179_/A (sg13g2_nand2_1)
     2    0.008284    0.046603    0.054344    0.812311 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.046614    0.000558    0.812869 v _180_/B (sg13g2_nand2_1)
     1    0.003733    0.024978    0.031576    0.844444 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.024978    0.000252    0.844696 ^ output24/A (sg13g2_buf_1)
     1    0.007992    0.027117    0.050748    0.895444 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.027127    0.000497    0.895941 ^ sine_out[28] (out)
                                              0.895941   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.895941   data arrival time
---------------------------------------------------------------------------------------------
                                             18.854059   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016503    0.000776    0.104207 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002193    0.014316    0.107280    0.211486 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014316    0.000084    0.211570 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.017914    0.059128    0.275850    0.487420 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.059155    0.001164    0.488584 ^ fanout71/A (sg13g2_buf_8)
     8    0.043441    0.024195    0.066058    0.554642 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.024631    0.002414    0.557056 ^ _137_/B (sg13g2_nand3_1)
     5    0.028082    0.173422    0.153287    0.710343 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.173440    0.001482    0.711825 v _138_/B (sg13g2_nor2_1)
     2    0.009430    0.083500    0.094185    0.806010 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.083503    0.000413    0.806423 ^ _279_/B (sg13g2_nor2_1)
     1    0.004096    0.026074    0.035966    0.842389 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.026074    0.000165    0.842554 v output34/A (sg13g2_buf_1)
     1    0.009157    0.025492    0.052573    0.895127 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.025540    0.000744    0.895871 v sine_out[7] (out)
                                              0.895871   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.895871   data arrival time
---------------------------------------------------------------------------------------------
                                             18.854128   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015366    0.000299    0.102914 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.019290    0.028875    0.129673    0.232587 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.028881    0.000420    0.233007 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.009605    0.038914    0.269243    0.502250 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.038914    0.000400    0.502650 v fanout63/A (sg13g2_buf_8)
     8    0.049535    0.023160    0.060930    0.563580 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.026719    0.006909    0.570489 v fanout62/A (sg13g2_buf_8)
     8    0.034248    0.018981    0.054651    0.625140 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019332    0.002481    0.627621 v _142_/A (sg13g2_or2_1)
     7    0.030014    0.071253    0.114133    0.741754 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.071357    0.001890    0.743645 v _148_/A2 (sg13g2_a21oi_1)
     1    0.006653    0.056600    0.072783    0.816427 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.056602    0.000487    0.816914 ^ output11/A (sg13g2_buf_1)
     1    0.010317    0.033794    0.065239    0.882153 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.033799    0.000431    0.882584 ^ sine_out[16] (out)
                                              0.882584   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.882584   data arrival time
---------------------------------------------------------------------------------------------
                                             18.867416   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015366    0.000299    0.102914 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.019290    0.028875    0.129673    0.232587 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.028881    0.000420    0.233007 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.009605    0.038914    0.269243    0.502250 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.038914    0.000400    0.502650 v fanout63/A (sg13g2_buf_8)
     8    0.049535    0.023160    0.060930    0.563580 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.026719    0.006909    0.570489 v fanout62/A (sg13g2_buf_8)
     8    0.034248    0.018981    0.054651    0.625140 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019332    0.002481    0.627621 v _142_/A (sg13g2_or2_1)
     7    0.030014    0.071253    0.114133    0.741754 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.071338    0.001644    0.743398 v _187_/A2 (sg13g2_o21ai_1)
     1    0.004500    0.061595    0.073669    0.817067 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.061595    0.000176    0.817243 ^ output28/A (sg13g2_buf_1)
     1    0.008384    0.029249    0.063085    0.880328 ^ output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.029259    0.000515    0.880843 ^ sine_out[31] (out)
                                              0.880843   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.880843   data arrival time
---------------------------------------------------------------------------------------------
                                             18.869158   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016503    0.000776    0.104207 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002217    0.012267    0.107197    0.211404 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012267    0.000085    0.211489 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.017668    0.058413    0.279692    0.491181 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.001144    0.492325 v fanout71/A (sg13g2_buf_8)
     8    0.042469    0.022167    0.068267    0.560591 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.022672    0.002529    0.563120 v fanout70/A (sg13g2_buf_8)
     8    0.042683    0.020726    0.054770    0.617890 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.021042    0.001801    0.619692 v _140_/A (sg13g2_nor2_2)
     5    0.021638    0.067048    0.066612    0.686304 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.067078    0.001159    0.687463 ^ _152_/B (sg13g2_nor2_2)
     4    0.021360    0.040621    0.049344    0.736806 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.040701    0.001418    0.738225 v _165_/A2 (sg13g2_a21oi_1)
     1    0.005411    0.049304    0.059805    0.798030 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.049304    0.000330    0.798360 ^ output18/A (sg13g2_buf_1)
     1    0.008746    0.029744    0.059928    0.858288 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.029749    0.000401    0.858689 ^ sine_out[22] (out)
                                              0.858689   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.858689   data arrival time
---------------------------------------------------------------------------------------------
                                             18.891310   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016503    0.000776    0.104207 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002217    0.012267    0.107197    0.211404 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012267    0.000085    0.211489 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.017668    0.058413    0.279692    0.491181 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.001144    0.492325 v fanout71/A (sg13g2_buf_8)
     8    0.042469    0.022167    0.068267    0.560591 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.022672    0.002529    0.563120 v fanout70/A (sg13g2_buf_8)
     8    0.042683    0.020726    0.054770    0.617890 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.021042    0.001801    0.619692 v _140_/A (sg13g2_nor2_2)
     5    0.021638    0.067048    0.066612    0.686304 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.067078    0.001159    0.687463 ^ _152_/B (sg13g2_nor2_2)
     4    0.021360    0.040621    0.049344    0.736806 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.040785    0.002081    0.738887 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003927    0.045329    0.054181    0.793067 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.045330    0.000267    0.793334 ^ output6/A (sg13g2_buf_1)
     1    0.010077    0.032882    0.061124    0.854459 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.032890    0.000503    0.854962 ^ sine_out[11] (out)
                                              0.854962   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.854962   data arrival time
---------------------------------------------------------------------------------------------
                                             18.895037   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016503    0.000776    0.104207 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002217    0.012267    0.107197    0.211404 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012267    0.000085    0.211489 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.017668    0.058413    0.279692    0.491181 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058440    0.001144    0.492325 v fanout71/A (sg13g2_buf_8)
     8    0.042469    0.022167    0.068267    0.560591 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.022704    0.002631    0.563222 v _141_/A (sg13g2_or2_1)
     3    0.012179    0.036260    0.084063    0.647285 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.036276    0.000707    0.647992 v _173_/A2 (sg13g2_o21ai_1)
     2    0.008343    0.077901    0.079959    0.727951 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.077903    0.000492    0.728443 ^ _174_/B (sg13g2_nand2_1)
     1    0.003993    0.031160    0.047848    0.776291 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.031161    0.000303    0.776594 v _175_/B (sg13g2_nand2_1)
     1    0.004044    0.022703    0.028328    0.804921 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.022704    0.000265    0.805186 ^ output22/A (sg13g2_buf_1)
     1    0.007387    0.025574    0.049034    0.854220 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.025575    0.000191    0.854412 ^ sine_out[26] (out)
                                              0.854412   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.854412   data arrival time
---------------------------------------------------------------------------------------------
                                             18.895588   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016503    0.000776    0.104207 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002193    0.014316    0.107280    0.211486 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014316    0.000084    0.211570 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.017914    0.059128    0.275850    0.487420 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.059155    0.001164    0.488584 ^ fanout71/A (sg13g2_buf_8)
     8    0.043441    0.024195    0.066058    0.554642 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.024631    0.002414    0.557056 ^ _137_/B (sg13g2_nand3_1)
     5    0.028082    0.173422    0.153287    0.710343 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.173439    0.001426    0.711770 v _166_/A (sg13g2_nor2_1)
     1    0.003445    0.049210    0.062484    0.774254 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.049210    0.000137    0.774391 ^ _167_/B (sg13g2_nor2_1)
     1    0.005452    0.022500    0.031006    0.805398 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.022518    0.000346    0.805743 v output19/A (sg13g2_buf_1)
     1    0.006576    0.020246    0.047447    0.853190 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.020250    0.000273    0.853463 v sine_out[23] (out)
                                              0.853463   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.853463   data arrival time
---------------------------------------------------------------------------------------------
                                             18.896536   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016492    0.000257    0.103687 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012377    0.022057    0.123939    0.227626 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.022057    0.000298    0.227925 v hold8/A (sg13g2_dlygate4sd3_1)
     2    0.014716    0.051128    0.277627    0.505551 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.051140    0.000770    0.506321 v fanout59/A (sg13g2_buf_2)
     6    0.035475    0.047175    0.082838    0.589159 v fanout59/X (sg13g2_buf_2)
                                                         net59 (net)
                      0.048026    0.005091    0.594250 v _130_/A (sg13g2_nor2_1)
     2    0.014009    0.085934    0.084274    0.678524 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.085968    0.001403    0.679928 ^ _136_/B (sg13g2_nand2b_2)
     4    0.017197    0.054366    0.064629    0.744557 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.054398    0.001076    0.745632 v _277_/A (sg13g2_nor2_1)
     1    0.003640    0.035208    0.045966    0.791598 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.035208    0.000141    0.791739 ^ output32/A (sg13g2_buf_1)
     1    0.007468    0.026180    0.053079    0.844818 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.026184    0.000313    0.845131 ^ sine_out[5] (out)
                                              0.845131   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.845131   data arrival time
---------------------------------------------------------------------------------------------
                                             18.904867   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016506    0.000886    0.104316 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003400    0.014313    0.109121    0.213437 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.014394    0.000203    0.213641 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009910    0.039598    0.262861    0.476502 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039598    0.000418    0.476920 v fanout73/A (sg13g2_buf_8)
     7    0.045598    0.022178    0.062121    0.539041 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022498    0.002037    0.541079 v fanout72/A (sg13g2_buf_8)
     8    0.038119    0.019643    0.053707    0.594785 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.019954    0.001754    0.596539 v _153_/B (sg13g2_nor2_1)
     3    0.014250    0.084244    0.074290    0.670829 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.084249    0.000543    0.671371 ^ _159_/A1 (sg13g2_a21oi_1)
     1    0.003388    0.040900    0.056482    0.727854 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.040900    0.000133    0.727987 v _160_/B (sg13g2_nor2_1)
     1    0.006444    0.048379    0.050564    0.778551 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.048387    0.000479    0.779030 ^ output14/A (sg13g2_buf_1)
     1    0.006883    0.025219    0.056143    0.835173 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.025222    0.000290    0.835463 ^ sine_out[19] (out)
                                              0.835463   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.835463   data arrival time
---------------------------------------------------------------------------------------------
                                             18.914536   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015365    0.000151    0.102766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.007108    0.021247    0.114680    0.217446 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.021269    0.000391    0.217837 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.009275    0.038179    0.264742    0.482579 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.038179    0.000376    0.482955 v fanout66/A (sg13g2_buf_8)
     8    0.047648    0.022780    0.061385    0.544340 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.023741    0.003580    0.547920 v _125_/A (sg13g2_inv_2)
     3    0.017420    0.028613    0.029389    0.577309 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.028700    0.001262    0.578570 ^ fanout51/A (sg13g2_buf_8)
     8    0.040327    0.021978    0.053714    0.632284 ^ fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.022270    0.001797    0.634081 ^ _161_/A (sg13g2_nand2_1)
     3    0.013810    0.062398    0.060672    0.694753 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.062423    0.001039    0.695792 v _280_/A2 (sg13g2_a21oi_1)
     1    0.003862    0.045022    0.059508    0.755300 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.045023    0.000254    0.755554 ^ output36/A (sg13g2_buf_1)
     1    0.008934    0.030068    0.058906    0.814460 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.030075    0.000428    0.814889 ^ sine_out[9] (out)
                                              0.814889   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.814889   data arrival time
---------------------------------------------------------------------------------------------
                                             18.935110   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015365    0.000151    0.102766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.007108    0.021247    0.114680    0.217446 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.021269    0.000391    0.217837 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.009275    0.038179    0.264742    0.482579 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.038179    0.000376    0.482955 v fanout66/A (sg13g2_buf_8)
     8    0.047648    0.022780    0.061385    0.544340 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.023741    0.003580    0.547920 v _125_/A (sg13g2_inv_2)
     3    0.017420    0.028613    0.029389    0.577309 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.028700    0.001262    0.578570 ^ fanout51/A (sg13g2_buf_8)
     8    0.040327    0.021978    0.053714    0.632284 ^ fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.022270    0.001797    0.634081 ^ _161_/A (sg13g2_nand2_1)
     3    0.013810    0.062398    0.060672    0.694753 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.062416    0.000865    0.695618 v _162_/A2 (sg13g2_a21oi_1)
     1    0.003099    0.039110    0.056521    0.752139 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.039111    0.000230    0.752370 ^ output16/A (sg13g2_buf_1)
     1    0.008777    0.029497    0.056700    0.809070 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.029508    0.000533    0.809603 ^ sine_out[20] (out)
                                              0.809603   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.809603   data arrival time
---------------------------------------------------------------------------------------------
                                             18.940397   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016492    0.000257    0.103687 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012377    0.022057    0.123939    0.227626 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.022057    0.000298    0.227925 v hold8/A (sg13g2_dlygate4sd3_1)
     2    0.014716    0.051128    0.277627    0.505551 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.051140    0.000770    0.506321 v fanout59/A (sg13g2_buf_2)
     6    0.035475    0.047175    0.082838    0.589159 v fanout59/X (sg13g2_buf_2)
                                                         net59 (net)
                      0.048026    0.005091    0.594250 v _130_/A (sg13g2_nor2_1)
     2    0.014009    0.085934    0.084274    0.678524 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.085954    0.001081    0.679605 ^ _284_/A (sg13g2_and2_1)
     1    0.005607    0.025794    0.077912    0.757517 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.025795    0.000338    0.757855 ^ output7/A (sg13g2_buf_1)
     1    0.007190    0.025184    0.049584    0.807439 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.025187    0.000298    0.807737 ^ sine_out[12] (out)
                                              0.807737   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.807737   data arrival time
---------------------------------------------------------------------------------------------
                                             18.942261   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016505    0.000834    0.104264 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.013852    0.023562    0.125057    0.229321 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.023597    0.000702    0.230023 v _127_/A (sg13g2_inv_1)
     1    0.004419    0.018499    0.022433    0.252456 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.018512    0.000309    0.252765 ^ output3/A (sg13g2_buf_1)
     1    0.010082    0.032120    0.052562    0.305327 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.032156    0.000653    0.305980 ^ signB (out)
                                              0.305980   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.305980   data arrival time
---------------------------------------------------------------------------------------------
                                             19.444021   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016505    0.000834    0.104264 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.013957    0.027535    0.125673    0.229937 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.027617    0.001179    0.231115 ^ output2/A (sg13g2_buf_1)
     1    0.007898    0.026990    0.051541    0.282656 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.026991    0.000223    0.282879 ^ sign (out)
                                              0.282879   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.282879   data arrival time
---------------------------------------------------------------------------------------------
                                             19.467119   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004181    0.011690    0.002029    5.002029 v rst (in)
                                                         rst (net)
                      0.011690    0.000000    5.002029 v input1/A (sg13g2_buf_1)
     2    0.013584    0.034311    0.055120    5.057149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.034374    0.001063    5.058212 v fanout74/A (sg13g2_buf_8)
     8    0.040161    0.020613    0.058729    5.116941 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.021270    0.003037    5.119978 v _285_/A (sg13g2_inv_1)
     1    0.007020    0.024299    0.026818    5.146796 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.024318    0.000533    5.147329 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.147329   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014619    0.020377    0.008741   25.008741 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000   25.008741 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047352   25.056093 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001606   25.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731   25.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016503    0.000776   25.104206 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.854206   clock uncertainty
                                  0.000000   24.854206   clock reconvergence pessimism
                                 -0.082261   24.771946   library recovery time
                                             24.771946   data required time
---------------------------------------------------------------------------------------------
                                             24.771946   data required time
                                             -5.147329   data arrival time
---------------------------------------------------------------------------------------------
                                             19.624615   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004181    0.011690    0.002029    5.002029 v rst (in)
                                                         rst (net)
                      0.011690    0.000000    5.002029 v input1/A (sg13g2_buf_1)
     2    0.013584    0.034311    0.055120    5.057149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.034374    0.001063    5.058212 v fanout74/A (sg13g2_buf_8)
     8    0.040161    0.020613    0.058729    5.116941 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.021196    0.002837    5.119779 v _129_/A (sg13g2_inv_1)
     1    0.006890    0.023969    0.026566    5.146344 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.023987    0.000515    5.146859 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.146859   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014619    0.020377    0.008741   25.008741 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000   25.008741 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047352   25.056093 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001606   25.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731   25.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016506    0.000886   25.104317 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.854317   clock uncertainty
                                  0.000000   24.854317   clock reconvergence pessimism
                                 -0.082183   24.772133   library recovery time
                                             24.772133   data required time
---------------------------------------------------------------------------------------------
                                             24.772133   data required time
                                             -5.146859   data arrival time
---------------------------------------------------------------------------------------------
                                             19.625275   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004181    0.011690    0.002029    5.002029 v rst (in)
                                                         rst (net)
                      0.011690    0.000000    5.002029 v input1/A (sg13g2_buf_1)
     2    0.013584    0.034311    0.055120    5.057149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.034374    0.001063    5.058212 v fanout74/A (sg13g2_buf_8)
     8    0.040161    0.020613    0.058729    5.116941 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.021011    0.002280    5.119222 v _292_/A (sg13g2_inv_1)
     1    0.006759    0.023621    0.026256    5.145478 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.023641    0.000530    5.146008 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.146008   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014619    0.020377    0.008741   25.008741 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000   25.008741 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047352   25.056093 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001606   25.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731   25.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016493    0.000400   25.103828 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.853830   clock uncertainty
                                  0.000000   24.853830   clock reconvergence pessimism
                                 -0.082104   24.771727   library recovery time
                                             24.771727   data required time
---------------------------------------------------------------------------------------------
                                             24.771727   data required time
                                             -5.146008   data arrival time
---------------------------------------------------------------------------------------------
                                             19.625719   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004181    0.011690    0.002029    5.002029 v rst (in)
                                                         rst (net)
                      0.011690    0.000000    5.002029 v input1/A (sg13g2_buf_1)
     2    0.013584    0.034311    0.055120    5.057149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.034374    0.001063    5.058212 v fanout74/A (sg13g2_buf_8)
     8    0.040161    0.020613    0.058729    5.116941 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.020630    0.000334    5.117276 v _287_/A (sg13g2_inv_1)
     1    0.005929    0.021548    0.024718    5.141994 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.021553    0.000240    5.142234 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.142234   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014619    0.020377    0.008741   25.008741 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000   25.008741 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047352   25.056093 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698   25.057791 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044823   25.102613 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015365    0.000151   25.102764 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.852766   clock uncertainty
                                  0.000000   24.852766   clock reconvergence pessimism
                                 -0.081742   24.771023   library recovery time
                                             24.771023   data required time
---------------------------------------------------------------------------------------------
                                             24.771023   data required time
                                             -5.142234   data arrival time
---------------------------------------------------------------------------------------------
                                             19.628790   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004181    0.011690    0.002029    5.002029 v rst (in)
                                                         rst (net)
                      0.011690    0.000000    5.002029 v input1/A (sg13g2_buf_1)
     2    0.013584    0.034311    0.055120    5.057149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.034374    0.001063    5.058212 v fanout74/A (sg13g2_buf_8)
     8    0.040161    0.020613    0.058729    5.116941 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.021203    0.002857    5.119799 v _291_/A (sg13g2_inv_1)
     1    0.006080    0.022008    0.025131    5.144929 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.022013    0.000250    5.145179 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.145179   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014619    0.020377    0.008741   25.008741 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000   25.008741 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047352   25.056093 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001606   25.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731   25.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016505    0.000833   25.104263 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.854263   clock uncertainty
                                  0.000000   24.854263   clock reconvergence pessimism
                                 -0.079266   24.774998   library recovery time
                                             24.774998   data required time
---------------------------------------------------------------------------------------------
                                             24.774998   data required time
                                             -5.145179   data arrival time
---------------------------------------------------------------------------------------------
                                             19.629818   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004181    0.011690    0.002029    5.002029 v rst (in)
                                                         rst (net)
                      0.011690    0.000000    5.002029 v input1/A (sg13g2_buf_1)
     2    0.013584    0.034311    0.055120    5.057149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.034374    0.001063    5.058212 v fanout74/A (sg13g2_buf_8)
     8    0.040161    0.020613    0.058729    5.116941 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.021021    0.002312    5.119254 v _289_/A (sg13g2_inv_1)
     1    0.005961    0.021693    0.024865    5.144119 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.021697    0.000243    5.144362 ^ _298_/RESET_B (sg13g2_dfrbpq_2)
                                              5.144362   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014619    0.020377    0.008741   25.008741 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000   25.008741 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047352   25.056093 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001606   25.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731   25.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016492    0.000258   25.103687 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.853687   clock uncertainty
                                  0.000000   24.853687   clock reconvergence pessimism
                                 -0.079194   24.774494   library recovery time
                                             24.774494   data required time
---------------------------------------------------------------------------------------------
                                             24.774494   data required time
                                             -5.144362   data arrival time
---------------------------------------------------------------------------------------------
                                             19.630133   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004181    0.011690    0.002029    5.002029 v rst (in)
                                                         rst (net)
                      0.011690    0.000000    5.002029 v input1/A (sg13g2_buf_1)
     2    0.013584    0.034311    0.055120    5.057149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.034374    0.001063    5.058212 v fanout74/A (sg13g2_buf_8)
     8    0.040161    0.020613    0.058729    5.116941 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.020630    0.000338    5.117280 v _286_/A (sg13g2_inv_1)
     1    0.006073    0.021894    0.024990    5.142270 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.021899    0.000248    5.142518 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.142518   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014619    0.020377    0.008741   25.008741 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000   25.008741 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047352   25.056093 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698   25.057791 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044823   25.102613 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015365    0.000153   25.102766 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.852768   clock uncertainty
                                  0.000000   24.852768   clock reconvergence pessimism
                                 -0.079361   24.773407   library recovery time
                                             24.773407   data required time
---------------------------------------------------------------------------------------------
                                             24.773407   data required time
                                             -5.142518   data arrival time
---------------------------------------------------------------------------------------------
                                             19.630890   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004181    0.011690    0.002029    5.002029 v rst (in)
                                                         rst (net)
                      0.011690    0.000000    5.002029 v input1/A (sg13g2_buf_1)
     2    0.013584    0.034311    0.055120    5.057149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.034374    0.001063    5.058212 v fanout74/A (sg13g2_buf_8)
     8    0.040161    0.020613    0.058729    5.116941 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.020627    0.000290    5.117232 v _288_/A (sg13g2_inv_1)
     1    0.005852    0.021370    0.024465    5.141697 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.021387    0.000461    5.142159 ^ _297_/RESET_B (sg13g2_dfrbpq_2)
                                              5.142159   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014619    0.020377    0.008741   25.008741 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000   25.008741 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047352   25.056093 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698   25.057791 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044823   25.102613 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015366    0.000298   25.102913 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.852913   clock uncertainty
                                  0.000000   24.852913   clock reconvergence pessimism
                                 -0.079242   24.773672   library recovery time
                                             24.773672   data required time
---------------------------------------------------------------------------------------------
                                             24.773672   data required time
                                             -5.142159   data arrival time
---------------------------------------------------------------------------------------------
                                             19.631514   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004181    0.011690    0.002029    5.002029 v rst (in)
                                                         rst (net)
                      0.011690    0.000000    5.002029 v input1/A (sg13g2_buf_1)
     2    0.013584    0.034311    0.055120    5.057149 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.034359    0.000895    5.058044 v _290_/A (sg13g2_inv_1)
     1    0.006079    0.024275    0.028086    5.086130 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.024288    0.000249    5.086378 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              5.086378   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014619    0.020377    0.008741   25.008741 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000   25.008741 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047352   25.056093 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698   25.057791 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044823   25.102613 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015370    0.000625   25.103239 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.853241   clock uncertainty
                                  0.000000   24.853241   clock reconvergence pessimism
                                 -0.082380   24.770861   library recovery time
                                             24.770861   data required time
---------------------------------------------------------------------------------------------
                                             24.770861   data required time
                                             -5.086378   data arrival time
---------------------------------------------------------------------------------------------
                                             19.684483   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016493    0.000399    0.103829 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002129    0.012108    0.107049    0.210878 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.012108    0.000083    0.210960 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.013121    0.047103    0.269309    0.480270 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.047108    0.000499    0.480769 v fanout52/A (sg13g2_buf_8)
     8    0.045633    0.022515    0.064783    0.545552 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.022869    0.002120    0.547672 v _191_/B (sg13g2_xnor2_1)
     2    0.007518    0.047478    0.070101    0.617773 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.047483    0.000482    0.618255 v _193_/A2 (sg13g2_o21ai_1)
     2    0.012466    0.103749    0.103209    0.721464 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.103755    0.000665    0.722129 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011683    0.072784    0.091916    0.814045 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.072798    0.000810    0.814855 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010440    0.092511    0.104941    0.919796 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.092512    0.000290    0.920087 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.013252    0.073980    0.092015    1.012102 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.073994    0.000830    1.012932 v _209_/A2 (sg13g2_o21ai_1)
     1    0.009893    0.091963    0.100594    1.113525 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.091976    0.000822    1.114348 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002351    0.041200    0.075204    1.189551 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.041200    0.000090    1.189641 ^ hold9/A (sg13g2_dlygate4sd3_1)
     1    0.002261    0.021262    0.252668    1.442309 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.021262    0.000086    1.442395 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.442395   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014619    0.020377    0.008741   25.008741 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000   25.008741 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047352   25.056093 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698   25.057791 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044823   25.102613 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015370    0.000625   25.103239 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.853241   clock uncertainty
                                  0.000000   24.853241   clock reconvergence pessimism
                                 -0.076810   24.776430   library setup time
                                             24.776430   data required time
---------------------------------------------------------------------------------------------
                                             24.776430   data required time
                                             -1.442395   data arrival time
---------------------------------------------------------------------------------------------
                                             23.334036   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015366    0.000299    0.102914 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.019290    0.028875    0.129673    0.232587 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.028881    0.000420    0.233007 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.009605    0.038914    0.269243    0.502250 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.038914    0.000400    0.502650 v fanout63/A (sg13g2_buf_8)
     8    0.049535    0.023160    0.060930    0.563580 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.026719    0.006909    0.570489 v fanout62/A (sg13g2_buf_8)
     8    0.034248    0.018981    0.054651    0.625140 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019332    0.002481    0.627621 v _142_/A (sg13g2_or2_1)
     7    0.030014    0.071253    0.114133    0.741754 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.071336    0.001610    0.743364 v _143_/B (sg13g2_nor2_1)
     2    0.009475    0.067866    0.071171    0.814535 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.067874    0.000586    0.815121 ^ _144_/B (sg13g2_nand2_1)
     2    0.008174    0.047999    0.059078    0.874199 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048006    0.000467    0.874666 v _212_/B (sg13g2_nor2_1)
     2    0.010834    0.071098    0.070074    0.944740 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.071100    0.000375    0.945114 ^ _213_/C (sg13g2_nand3_1)
     2    0.013012    0.091889    0.105036    1.050150 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.091901    0.000873    1.051023 v _214_/B (sg13g2_xnor2_1)
     1    0.002116    0.025917    0.076130    1.127153 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.025917    0.000144    1.127297 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002259    0.024222    0.250471    1.377768 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.024222    0.000085    1.377854 v _300_/D (sg13g2_dfrbpq_2)
                                              1.377854   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014619    0.020377    0.008741   25.008741 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000   25.008741 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047352   25.056093 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001606   25.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731   25.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016505    0.000833   25.104263 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.854263   clock uncertainty
                                  0.000000   24.854263   clock reconvergence pessimism
                                 -0.070347   24.783916   library setup time
                                             24.783916   data required time
---------------------------------------------------------------------------------------------
                                             24.783916   data required time
                                             -1.377854   data arrival time
---------------------------------------------------------------------------------------------
                                             23.406061   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698    0.057793 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044822    0.102615 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015366    0.000299    0.102914 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.019290    0.028875    0.129673    0.232587 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.028881    0.000420    0.233007 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.009605    0.038914    0.269243    0.502250 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.038914    0.000400    0.502650 v fanout63/A (sg13g2_buf_8)
     8    0.049535    0.023160    0.060930    0.563580 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.026719    0.006909    0.570489 v fanout62/A (sg13g2_buf_8)
     8    0.034248    0.018981    0.054651    0.625140 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019332    0.002481    0.627621 v _142_/A (sg13g2_or2_1)
     7    0.030014    0.071253    0.114133    0.741754 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.071336    0.001610    0.743364 v _143_/B (sg13g2_nor2_1)
     2    0.009475    0.067866    0.071171    0.814535 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.067874    0.000586    0.815121 ^ _144_/B (sg13g2_nand2_1)
     2    0.008174    0.047999    0.059078    0.874199 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048006    0.000467    0.874666 v _212_/B (sg13g2_nor2_1)
     2    0.010834    0.071098    0.070074    0.944740 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.071100    0.000375    0.945114 ^ _213_/C (sg13g2_nand3_1)
     2    0.013012    0.091889    0.105036    1.050150 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.091897    0.000728    1.050878 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003275    0.047182    0.041849    1.092726 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.047183    0.000226    1.092952 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.003195    0.023354    0.257252    1.350204 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.023354    0.000128    1.350332 ^ _219_/A (sg13g2_inv_1)
     1    0.002214    0.011367    0.017744    1.368076 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.011367    0.000143    1.368219 v _301_/D (sg13g2_dfrbpq_1)
                                              1.368219   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014619    0.020377    0.008741   25.008741 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000   25.008741 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047352   25.056093 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001606   25.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731   25.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016493    0.000400   25.103828 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.853830   clock uncertainty
                                  0.000000   24.853830   clock reconvergence pessimism
                                 -0.066921   24.786909   library setup time
                                             24.786909   data required time
---------------------------------------------------------------------------------------------
                                             24.786909   data required time
                                             -1.368219   data arrival time
---------------------------------------------------------------------------------------------
                                             23.418690   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016493    0.000399    0.103829 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002129    0.012108    0.107049    0.210878 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.012108    0.000083    0.210960 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.013121    0.047103    0.269309    0.480270 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.047108    0.000499    0.480769 v fanout52/A (sg13g2_buf_8)
     8    0.045633    0.022515    0.064783    0.545552 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.022869    0.002120    0.547672 v _191_/B (sg13g2_xnor2_1)
     2    0.007518    0.047478    0.070101    0.617773 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.047483    0.000482    0.618255 v _193_/A2 (sg13g2_o21ai_1)
     2    0.012466    0.103749    0.103209    0.721464 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.103755    0.000665    0.722129 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011683    0.072784    0.091916    0.814045 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.072798    0.000810    0.814855 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010440    0.092511    0.104941    0.919796 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.092512    0.000290    0.920087 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.013252    0.073980    0.092015    1.012102 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.073995    0.000864    1.012966 v _208_/B (sg13g2_xor2_1)
     1    0.004762    0.047025    0.078593    1.091559 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.047026    0.000367    1.091926 v _298_/D (sg13g2_dfrbpq_2)
                                              1.091926   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014619    0.020377    0.008741   25.008741 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000   25.008741 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047352   25.056093 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001606   25.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731   25.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016492    0.000258   25.103687 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.853687   clock uncertainty
                                  0.000000   24.853687   clock reconvergence pessimism
                                 -0.076348   24.777340   library setup time
                                             24.777340   data required time
---------------------------------------------------------------------------------------------
                                             24.777340   data required time
                                             -1.091926   data arrival time
---------------------------------------------------------------------------------------------
                                             23.685415   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016493    0.000399    0.103829 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002129    0.012108    0.107049    0.210878 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.012108    0.000083    0.210960 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.013121    0.047103    0.269309    0.480270 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.047108    0.000499    0.480769 v fanout52/A (sg13g2_buf_8)
     8    0.045633    0.022515    0.064783    0.545552 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.022869    0.002120    0.547672 v _191_/B (sg13g2_xnor2_1)
     2    0.007518    0.047478    0.070101    0.617773 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.047483    0.000482    0.618255 v _193_/A2 (sg13g2_o21ai_1)
     2    0.012466    0.103749    0.103209    0.721464 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.103755    0.000665    0.722129 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011683    0.072784    0.091916    0.814045 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.072798    0.000810    0.814855 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010440    0.092511    0.104941    0.919796 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.092517    0.000604    0.920401 ^ _204_/B (sg13g2_xor2_1)
     1    0.002646    0.038186    0.080250    1.000651 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.038186    0.000178    1.000829 ^ _297_/D (sg13g2_dfrbpq_2)
                                              1.000829   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014619    0.020377    0.008741   25.008741 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000   25.008741 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047352   25.056093 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698   25.057791 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044823   25.102613 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015366    0.000298   25.102913 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.852913   clock uncertainty
                                  0.000000   24.852913   clock reconvergence pessimism
                                 -0.078567   24.774347   library setup time
                                             24.774347   data required time
---------------------------------------------------------------------------------------------
                                             24.774347   data required time
                                             -1.000829   data arrival time
---------------------------------------------------------------------------------------------
                                             23.773518   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016493    0.000399    0.103829 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002129    0.012108    0.107049    0.210878 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.012108    0.000083    0.210960 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.013121    0.047103    0.269309    0.480270 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.047108    0.000499    0.480769 v fanout52/A (sg13g2_buf_8)
     8    0.045633    0.022515    0.064783    0.545552 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.022869    0.002120    0.547672 v _191_/B (sg13g2_xnor2_1)
     2    0.007518    0.047478    0.070101    0.617773 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.047483    0.000477    0.618250 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.006871    0.033055    0.271854    0.890104 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.033058    0.000506    0.890610 v _192_/B (sg13g2_xnor2_1)
     1    0.001893    0.024306    0.057531    0.948141 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.024307    0.000072    0.948213 v _294_/D (sg13g2_dfrbpq_1)
                                              0.948213   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014619    0.020377    0.008741   25.008741 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000   25.008741 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047352   25.056093 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001606   25.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731   25.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016503    0.000776   25.104206 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.854206   clock uncertainty
                                  0.000000   24.854206   clock reconvergence pessimism
                                 -0.070388   24.783819   library setup time
                                             24.783819   data required time
---------------------------------------------------------------------------------------------
                                             24.783819   data required time
                                             -0.948213   data arrival time
---------------------------------------------------------------------------------------------
                                             23.835604   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016493    0.000399    0.103829 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002129    0.012108    0.107049    0.210878 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.012108    0.000083    0.210960 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.013121    0.047103    0.269309    0.480270 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.047108    0.000499    0.480769 v fanout52/A (sg13g2_buf_8)
     8    0.045633    0.022515    0.064783    0.545552 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.022869    0.002120    0.547672 v _191_/B (sg13g2_xnor2_1)
     2    0.007518    0.047478    0.070101    0.617773 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.047483    0.000482    0.618255 v _193_/A2 (sg13g2_o21ai_1)
     2    0.012466    0.103749    0.103209    0.721464 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.103755    0.000665    0.722129 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011683    0.072784    0.091916    0.814045 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.072799    0.000844    0.814889 v _200_/A (sg13g2_xor2_1)
     1    0.001736    0.033747    0.074388    0.889277 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.033747    0.000067    0.889345 v _296_/D (sg13g2_dfrbpq_1)
                                              0.889345   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014619    0.020377    0.008741   25.008741 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000   25.008741 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047352   25.056093 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698   25.057791 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044823   25.102613 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015365    0.000151   25.102764 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.852766   clock uncertainty
                                  0.000000   24.852766   clock reconvergence pessimism
                                 -0.073132   24.779634   library setup time
                                             24.779634   data required time
---------------------------------------------------------------------------------------------
                                             24.779634   data required time
                                             -0.889345   data arrival time
---------------------------------------------------------------------------------------------
                                             23.890291   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016493    0.000399    0.103829 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002129    0.012108    0.107049    0.210878 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.012108    0.000083    0.210960 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.013121    0.047103    0.269309    0.480270 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.047108    0.000499    0.480769 v fanout52/A (sg13g2_buf_8)
     8    0.045633    0.022515    0.064783    0.545552 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.022869    0.002120    0.547672 v _191_/B (sg13g2_xnor2_1)
     2    0.007518    0.047478    0.070101    0.617773 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.047483    0.000482    0.618255 v _193_/A2 (sg13g2_o21ai_1)
     2    0.012466    0.103749    0.103209    0.721464 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.103760    0.000859    0.722323 ^ _196_/A (sg13g2_xor2_1)
     1    0.002088    0.038578    0.084657    0.806980 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.038578    0.000138    0.807118 ^ _295_/D (sg13g2_dfrbpq_2)
                                              0.807118   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014619    0.020377    0.008741   25.008741 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000   25.008741 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047352   25.056093 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017739    0.001698   25.057791 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018511    0.015365    0.044823   25.102613 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015365    0.000153   25.102766 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.852768   clock uncertainty
                                  0.000000   24.852768   clock reconvergence pessimism
                                 -0.078664   24.774103   library setup time
                                             24.774103   data required time
---------------------------------------------------------------------------------------------
                                             24.774103   data required time
                                             -0.807118   data arrival time
---------------------------------------------------------------------------------------------
                                             23.966986   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014619    0.020377    0.008742    0.008742 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000    0.008742 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047353    0.056094 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001605    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731    0.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016506    0.000886    0.104316 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003400    0.014313    0.109121    0.213437 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.014394    0.000203    0.213641 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009910    0.039598    0.262861    0.476502 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039598    0.000418    0.476920 v fanout73/A (sg13g2_buf_8)
     7    0.045598    0.022178    0.062121    0.539041 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022419    0.001709    0.540750 v _128_/A (sg13g2_inv_2)
     5    0.023588    0.036150    0.034975    0.575724 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036254    0.001574    0.577298 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.577298   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.014619    0.020377    0.008741   25.008741 ^ clk (in)
                                                         clk (net)
                      0.020403    0.000000   25.008741 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.026181    0.017633    0.047352   25.056093 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017723    0.001606   25.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022437    0.016492    0.045731   25.103430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016506    0.000886   25.104317 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.854317   clock uncertainty
                                  0.000000   24.854317   clock reconvergence pessimism
                                 -0.080332   24.773985   library setup time
                                             24.773985   data required time
---------------------------------------------------------------------------------------------
                                             24.773985   data required time
                                             -0.577298   data arrival time
---------------------------------------------------------------------------------------------
                                             24.196686   slack (MET)



