#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Mar 18 03:15:52 2023
# Process ID: 8648
# Current directory: C:/Users/accha/Desktop/Lab_3 DONT DELETE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6020 C:\Users\accha\Desktop\Lab_3 DONT DELETE\Lab_3.xpr
# Log file: C:/Users/accha/Desktop/Lab_3 DONT DELETE/vivado.log
# Journal file: C:/Users/accha/Desktop/Lab_3 DONT DELETE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/accha/Desktop/Lab_3 DONT DELETE/Lab_3.xpr}
INFO: [Project 1-313] Project file moved from 'D:/UOM/2nd Semester/Computer organization and Digital Design/Lab_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vivado/Vivado/2018.1/data/ip'.
INFO: [IP_Flow 19-2338] Canceling the changupdate_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/accha/Desktop/Lab_3 DONT DELETE/Lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_HA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/accha/Desktop/Lab_3 DONT DELETE/Lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_HA_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Lab_3 DONT DELETE/Lab_3.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Lab_3 DONT DELETE/Lab_3.srcs/sim_1/new/TB_HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_HA
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/accha/Desktop/Lab_3 DONT DELETE/Lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto e2f9f4ce45984d13b05fa7006fd01beb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_HA_behav xil_defaultlib.TB_HA -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_ha
Built simulation snapshot TB_HA_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/accha/Desktop/Lab_3 DONT DELETE/Lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_HA_behav -key {Behavioral:sim_1:Functional:TB_HA} -tclbatch {TB_HA.tcl} -view {{C:/Users/accha/Desktop/Lab_3 DONT DELETE/TB_HA_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/accha/Desktop/Lab_3 DONT DELETE/TB_HA_behav.wcfg}
source TB_HA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_HA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 966.688 ; gain = 11.520
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 18 03:17:05 2023...
