0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/72721/Desktop/uart/uart.sim/sim_1/synth/timing/xsim/uart_tb_time_synth.v,1607312235,verilog,,C:/Users/72721/Desktop/uart/uart.srcs/sim_1/new/uart_tb.v,,glbl;uart_rx;uart_top;uart_tx,,,,,,,,
C:/Users/72721/Desktop/uart/uart.srcs/sim_1/new/uart_tb.v,1607246822,verilog,,,,uart_tb,,,,,,,,
