set_max_delay 30 -rise_through [get_ports clk*] -fall_through pin1 -rise_to core_clock -reset_path
