{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734282642189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734282642189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 22:40:42 2024 " "Processing started: Sun Dec 15 22:40:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734282642189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734282642189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle_RISC_Processor -c Single_Cycle_RISC_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle_RISC_Processor -c Single_Cycle_RISC_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734282642189 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734282642601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/pipeline_register.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/pipeline_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_register " "Found entity 1: pipeline_register" {  } { { "processor_source_files/pipeline_register.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/pipeline_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282642651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282642651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_source_files/transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_source_files/transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "uart_source_files/transmitter.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/uart_source_files/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282642651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282642651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_source_files/receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_source_files/receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "uart_source_files/receiver.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/uart_source_files/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282642656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282642656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_source_files/buadrate.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_source_files/buadrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate " "Found entity 1: baudrate" {  } { { "uart_source_files/buadrate.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/uart_source_files/buadrate.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282642656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282642656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/imem.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "processor_source_files/imem.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/imem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282642662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282642662 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Single_Cycle_RISC_Processor.v(69) " "Verilog HDL Module Instantiation warning at Single_Cycle_RISC_Processor.v(69): ignored dangling comma in List of Port Connections" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 69 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1734282642662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_risc_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_risc_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Single_Cycle_RISC_Processor " "Found entity 1: Single_Cycle_RISC_Processor" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282642667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282642667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "processor_source_files/register_file.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282642667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282642667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_source_files/processor_tb.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282642674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282642674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor_source_files/processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282642677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282642677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/pc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/pc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_tb " "Found entity 1: pc_tb" {  } { { "processor_source_files/pc_tb.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/pc_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282642677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282642677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "processor_source_files/pc.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/pc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282642682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282642682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "processor_source_files/mux.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282642682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282642682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "processor_source_files/extend.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282642687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282642687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "processor_source_files/datapath.sv" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282642692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282642692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "processor_source_files/data_memory.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/data_memory.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282642692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282642692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/control_main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/control_main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_main_decoder " "Found entity 1: control_main_decoder" {  } { { "processor_source_files/control_main_decoder.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/control_main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282642698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282642698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/control_alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/control_alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_alu_decoder " "Found entity 1: control_alu_decoder" {  } { { "processor_source_files/control_alu_decoder.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/control_alu_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282642702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282642702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/control.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "processor_source_files/control.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282642702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282642702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "processor_source_files/aludec.sv" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/aludec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282642707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282642707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "processor_source_files/alu.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282642707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282642707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "processor_source_files/adder.sv" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282642712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282642712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Tx_busy Single_Cycle_RISC_Processor.v(61) " "Verilog HDL Implicit Net warning at Single_Cycle_RISC_Processor.v(61): created implicit net for \"Tx_busy\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282642714 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ready_Byte Single_Cycle_RISC_Processor.v(63) " "Verilog HDL Implicit Net warning at Single_Cycle_RISC_Processor.v(63): created implicit net for \"Ready_Byte\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282642714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Single_Cycle_RISC_Processor " "Elaborating entity \"Single_Cycle_RISC_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734282642763 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] Single_Cycle_RISC_Processor.v(14) " "Output port \"LEDG\[8\]\" at Single_Cycle_RISC_Processor.v(14) has no driver" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1734282642768 "|Single_Cycle_RISC_Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..8\] Single_Cycle_RISC_Processor.v(15) " "Output port \"LEDR\[17..8\]\" at Single_Cycle_RISC_Processor.v(15) has no driver" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1734282642768 "|Single_Cycle_RISC_Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON Single_Cycle_RISC_Processor.v(38) " "Output port \"LCD_BLON\" at Single_Cycle_RISC_Processor.v(38) has no driver" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1734282642768 "|Single_Cycle_RISC_Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN Single_Cycle_RISC_Processor.v(40) " "Output port \"LCD_EN\" at Single_Cycle_RISC_Processor.v(40) has no driver" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1734282642768 "|Single_Cycle_RISC_Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON Single_Cycle_RISC_Processor.v(41) " "Output port \"LCD_ON\" at Single_Cycle_RISC_Processor.v(41) has no driver" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1734282642768 "|Single_Cycle_RISC_Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS Single_Cycle_RISC_Processor.v(42) " "Output port \"LCD_RS\" at Single_Cycle_RISC_Processor.v(42) has no driver" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1734282642768 "|Single_Cycle_RISC_Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW Single_Cycle_RISC_Processor.v(44) " "Output port \"LCD_RW\" at Single_Cycle_RISC_Processor.v(44) has no driver" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1734282642768 "|Single_Cycle_RISC_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:processor_u " "Elaborating entity \"processor\" for hierarchy \"processor:processor_u\"" {  } { { "Single_Cycle_RISC_Processor.v" "processor_u" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282642768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control processor:processor_u\|control:control_inst " "Elaborating entity \"control\" for hierarchy \"processor:processor_u\|control:control_inst\"" {  } { { "processor_source_files/processor.v" "control_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282642778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_main_decoder processor:processor_u\|control:control_inst\|control_main_decoder:control_main_decoder_inst " "Elaborating entity \"control_main_decoder\" for hierarchy \"processor:processor_u\|control:control_inst\|control_main_decoder:control_main_decoder_inst\"" {  } { { "processor_source_files/control.v" "control_main_decoder_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/control.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282642778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register processor:processor_u\|control:control_inst\|pipeline_register:pipeline_register_inst_alu_op " "Elaborating entity \"pipeline_register\" for hierarchy \"processor:processor_u\|control:control_inst\|pipeline_register:pipeline_register_inst_alu_op\"" {  } { { "processor_source_files/control.v" "pipeline_register_inst_alu_op" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/control.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282642783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register processor:processor_u\|control:control_inst\|pipeline_register:pipeline_register_inst_opcode " "Elaborating entity \"pipeline_register\" for hierarchy \"processor:processor_u\|control:control_inst\|pipeline_register:pipeline_register_inst_opcode\"" {  } { { "processor_source_files/control.v" "pipeline_register_inst_opcode" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/control.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282642786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register processor:processor_u\|control:control_inst\|pipeline_register:pipeline_register_inst_funct3 " "Elaborating entity \"pipeline_register\" for hierarchy \"processor:processor_u\|control:control_inst\|pipeline_register:pipeline_register_inst_funct3\"" {  } { { "processor_source_files/control.v" "pipeline_register_inst_funct3" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/control.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282642818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_alu_decoder processor:processor_u\|control:control_inst\|control_alu_decoder:control_alu_decoder_inst " "Elaborating entity \"control_alu_decoder\" for hierarchy \"processor:processor_u\|control:control_inst\|control_alu_decoder:control_alu_decoder_inst\"" {  } { { "processor_source_files/control.v" "control_alu_decoder_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/control.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282642838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc processor:processor_u\|pc:pc_inst " "Elaborating entity \"pc\" for hierarchy \"processor:processor_u\|pc:pc_inst\"" {  } { { "processor_source_files/processor.v" "pc_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282642838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:processor_u\|adder:adder_inst1 " "Elaborating entity \"adder\" for hierarchy \"processor:processor_u\|adder:adder_inst1\"" {  } { { "processor_source_files/processor.v" "adder_inst1" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282642858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:processor_u\|adder:adder_inst2 " "Elaborating entity \"adder\" for hierarchy \"processor:processor_u\|adder:adder_inst2\"" {  } { { "processor_source_files/processor.v" "adder_inst2" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282642858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem processor:processor_u\|imem:imem_inst " "Elaborating entity \"imem\" for hierarchy \"processor:processor_u\|imem:imem_inst\"" {  } { { "processor_source_files/processor.v" "imem_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282642858 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 imem.v(88) " "Verilog HDL assignment warning at imem.v(88): truncated value with size 32 to match size of target (7)" {  } { { "processor_source_files/imem.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/imem.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734282642863 "|Single_Cycle_RISC_Processor|processor:processor_u|imem:imem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register processor:processor_u\|pipeline_register:pipeline_register_inst_IF_ID_instr " "Elaborating entity \"pipeline_register\" for hierarchy \"processor:processor_u\|pipeline_register:pipeline_register_inst_IF_ID_instr\"" {  } { { "processor_source_files/processor.v" "pipeline_register_inst_IF_ID_instr" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282642868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register processor:processor_u\|pipeline_register:pipeline_register_IF_ID_inst_pc " "Elaborating entity \"pipeline_register\" for hierarchy \"processor:processor_u\|pipeline_register:pipeline_register_IF_ID_inst_pc\"" {  } { { "processor_source_files/processor.v" "pipeline_register_IF_ID_inst_pc" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282642889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file processor:processor_u\|register_file:register_file_inst " "Elaborating entity \"register_file\" for hierarchy \"processor:processor_u\|register_file:register_file_inst\"" {  } { { "processor_source_files/processor.v" "register_file_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282642904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 register_file.v(88) " "Verilog HDL assignment warning at register_file.v(88): truncated value with size 32 to match size of target (8)" {  } { { "processor_source_files/register_file.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/register_file.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734282642919 "|Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 register_file.v(184) " "Verilog HDL assignment warning at register_file.v(184): truncated value with size 32 to match size of target (2)" {  } { { "processor_source_files/register_file.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/register_file.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734282642919 "|Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 register_file.v(188) " "Verilog HDL assignment warning at register_file.v(188): truncated value with size 32 to match size of target (5)" {  } { { "processor_source_files/register_file.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/register_file.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734282642919 "|Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "register_file.v(161) " "Verilog HDL Case Statement information at register_file.v(161): all case item expressions in this case statement are onehot" {  } { { "processor_source_files/register_file.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/register_file.v" 161 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1734282642919 "|Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend processor:processor_u\|extend:extend_inst " "Elaborating entity \"extend\" for hierarchy \"processor:processor_u\|extend:extend_inst\"" {  } { { "processor_source_files/processor.v" "extend_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282642924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register processor:processor_u\|pipeline_register:pipeline_register_inst_mem_write " "Elaborating entity \"pipeline_register\" for hierarchy \"processor:processor_u\|pipeline_register:pipeline_register_inst_mem_write\"" {  } { { "processor_source_files/processor.v" "pipeline_register_inst_mem_write" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282642934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:processor_u\|alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"processor:processor_u\|alu:alu_inst\"" {  } { { "processor_source_files/processor.v" "alu_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282642954 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero alu.v(13) " "Verilog HDL Always Construct warning at alu.v(13): inferring latch(es) for variable \"zero\", which holds its previous value in one or more paths through the always construct" {  } { { "processor_source_files/alu.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/alu.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1734282642959 "|Single_Cycle_RISC_Processor|processor:processor_u|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero alu.v(13) " "Inferred latch for \"zero\" at alu.v(13)" {  } { { "processor_source_files/alu.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734282642959 "|Single_Cycle_RISC_Processor|processor:processor_u|alu:alu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory processor:processor_u\|data_memory:data_memory_inst " "Elaborating entity \"data_memory\" for hierarchy \"processor:processor_u\|data_memory:data_memory_inst\"" {  } { { "processor_source_files/processor.v" "data_memory_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282642969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter transmitter:uart_Tx " "Elaborating entity \"transmitter\" for hierarchy \"transmitter:uart_Tx\"" {  } { { "Single_Cycle_RISC_Processor.v" "uart_Tx" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282642989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate baudrate:uart_baud " "Elaborating entity \"baudrate\" for hierarchy \"baudrate:uart_baud\"" {  } { { "Single_Cycle_RISC_Processor.v" "uart_baud" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282642989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver receiver:uart_Rx " "Elaborating entity \"receiver\" for hierarchy \"receiver:uart_Rx\"" {  } { { "Single_Cycle_RISC_Processor.v" "uart_Rx" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282642994 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "processor:processor_u\|pipeline_register:pipeline_register_inst_result_src\|reg_data_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"processor:processor_u\|pipeline_register:pipeline_register_inst_result_src\|reg_data_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734282648271 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734282648271 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 21 " "Parameter WIDTH set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734282648271 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282648271 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1734282648271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:processor_u\|pipeline_register:pipeline_register_inst_result_src\|altshift_taps:reg_data_rtl_0 " "Elaborated megafunction instantiation \"processor:processor_u\|pipeline_register:pipeline_register_inst_result_src\|altshift_taps:reg_data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282648351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:processor_u\|pipeline_register:pipeline_register_inst_result_src\|altshift_taps:reg_data_rtl_0 " "Instantiated megafunction \"processor:processor_u\|pipeline_register:pipeline_register_inst_result_src\|altshift_taps:reg_data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282648351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282648351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 21 " "Parameter \"WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734282648351 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734282648351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_86m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_86m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_86m " "Found entity 1: shift_taps_86m" {  } { { "db/shift_taps_86m.tdf" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/db/shift_taps_86m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282648430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282648430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rk31 " "Found entity 1: altsyncram_rk31" {  } { { "db/altsyncram_rk31.tdf" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/db/altsyncram_rk31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282648520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282648520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282648615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282648615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282648706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282648706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734282648796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734282648796 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1734282649882 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "EX_IO\[0\] " "Inserted always-enabled tri-state buffer between \"EX_IO\[0\]\" and its non-tri-state driver." {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1734282649952 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1734282649952 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "Bidir \"EX_IO\[1\]\" has no driver" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734282649952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "Bidir \"EX_IO\[2\]\" has no driver" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734282649952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "Bidir \"EX_IO\[3\]\" has no driver" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734282649952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "Bidir \"EX_IO\[4\]\" has no driver" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734282649952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "Bidir \"EX_IO\[5\]\" has no driver" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734282649952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "Bidir \"EX_IO\[6\]\" has no driver" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734282649952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 39 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734282649952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 39 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734282649952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 39 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734282649952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 39 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734282649952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 39 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734282649952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 39 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734282649952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 39 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734282649952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 39 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734282649952 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1734282649952 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "EX_IO\[0\]~synth " "Node \"EX_IO\[0\]~synth\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282653295 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1734282653295 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734282653300 "|Single_Cycle_RISC_Processor|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734282653300 "|Single_Cycle_RISC_Processor|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734282653300 "|Single_Cycle_RISC_Processor|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734282653300 "|Single_Cycle_RISC_Processor|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734282653300 "|Single_Cycle_RISC_Processor|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734282653300 "|Single_Cycle_RISC_Processor|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734282653300 "|Single_Cycle_RISC_Processor|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734282653300 "|Single_Cycle_RISC_Processor|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734282653300 "|Single_Cycle_RISC_Processor|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734282653300 "|Single_Cycle_RISC_Processor|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734282653300 "|Single_Cycle_RISC_Processor|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734282653300 "|Single_Cycle_RISC_Processor|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734282653300 "|Single_Cycle_RISC_Processor|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734282653300 "|Single_Cycle_RISC_Processor|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734282653300 "|Single_Cycle_RISC_Processor|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734282653300 "|Single_Cycle_RISC_Processor|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1734282653300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1734282653800 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1734282661334 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734282662101 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282662101 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282663395 "|Single_Cycle_RISC_Processor|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282663395 "|Single_Cycle_RISC_Processor|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282663395 "|Single_Cycle_RISC_Processor|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282663395 "|Single_Cycle_RISC_Processor|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282663395 "|Single_Cycle_RISC_Processor|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282663395 "|Single_Cycle_RISC_Processor|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282663395 "|Single_Cycle_RISC_Processor|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282663395 "|Single_Cycle_RISC_Processor|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282663395 "|Single_Cycle_RISC_Processor|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282663395 "|Single_Cycle_RISC_Processor|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282663395 "|Single_Cycle_RISC_Processor|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282663395 "|Single_Cycle_RISC_Processor|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282663395 "|Single_Cycle_RISC_Processor|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282663395 "|Single_Cycle_RISC_Processor|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282663395 "|Single_Cycle_RISC_Processor|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282663395 "|Single_Cycle_RISC_Processor|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282663395 "|Single_Cycle_RISC_Processor|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282663395 "|Single_Cycle_RISC_Processor|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282663395 "|Single_Cycle_RISC_Processor|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282663395 "|Single_Cycle_RISC_Processor|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734282663395 "|Single_Cycle_RISC_Processor|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1734282663395 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7963 " "Implemented 7963 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734282663399 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734282663399 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "15 " "Implemented 15 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1734282663399 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7870 " "Implemented 7870 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734282663399 ""} { "Info" "ICUT_CUT_TM_RAMS" "21 " "Implemented 21 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1734282663399 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734282663399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734282663464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 22:41:03 2024 " "Processing ended: Sun Dec 15 22:41:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734282663464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734282663464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734282663464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734282663464 ""}
