
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035297                       # Number of seconds simulated
sim_ticks                                 35296934976                       # Number of ticks simulated
final_tick                               563345395647                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 224283                       # Simulator instruction rate (inst/s)
host_op_rate                                   283226                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2400148                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908128                       # Number of bytes of host memory used
host_seconds                                 14706.15                       # Real time elapsed on the host
sim_insts                                  3298340920                       # Number of instructions simulated
sim_ops                                    4165158289                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       578816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       517632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1892480                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2994432                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1266816                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1266816                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4044                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14785                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 23394                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9897                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9897                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50769                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16398478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        58022                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14665069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53615987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                84835468                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50769                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        58022                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47143                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             155934                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          35890255                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               35890255                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          35890255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50769                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16398478                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        58022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14665069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47143                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53615987                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              120725723                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84644929                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31102414                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25354618                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075954                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13098205                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12159076                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3349886                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91948                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31112587                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170884036                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31102414                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15508962                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37961785                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11040424                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5158914                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15355050                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1003079                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83172204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.546162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45210419     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2510616      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4709301      5.66%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4661220      5.60%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2908465      3.50%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2300668      2.77%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1445956      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1360421      1.64%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18065138     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83172204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367446                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.018834                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32439690                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5100063                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36469959                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       223855                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8938629                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5263390                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          259                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205037008                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1391                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8938629                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34793478                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         990800                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       879886                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34295019                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3274384                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197744375                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           42                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1361292                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1002552                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277620184                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922582890                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922582890                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105915615                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35228                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9116013                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18295533                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9350390                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       116617                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2950501                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186402206                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148484614                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292522                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63038634                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192806663                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83172204                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.785267                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.899001                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28387287     34.13%     34.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18180543     21.86%     55.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11835744     14.23%     70.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7858677      9.45%     79.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8298675      9.98%     89.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3994225      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3164303      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717091      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       735659      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83172204                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         925390     72.40%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176865     13.84%     86.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175954     13.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124191501     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994814      1.34%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14356984      9.67%     94.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7924409      5.34%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148484614                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.754206                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278209                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008608                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381712163                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249474972                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145082573                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149762823                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       463493                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7102098                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2093                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          319                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2259348                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8938629                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         506280                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88544                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186436024                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       370319                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18295533                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9350390                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69315                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          319                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1297709                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1155012                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2452721                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146505277                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13699767                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1979337                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21430641                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20774910                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7730874                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.730822                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145124073                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145082573                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92462665                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265358139                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.714014                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348445                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63307061                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2101075                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74233575                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.658676                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151510                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28025624     37.75%     37.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20866444     28.11%     65.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8673244     11.68%     77.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4325420      5.83%     83.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4300838      5.79%     89.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1730862      2.33%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1735462      2.34%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       935658      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3640023      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74233575                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3640023                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257030029                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381817339                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31512                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1472725                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.846449                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.846449                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.181406                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.181406                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658135342                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201509938                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188351191                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84644929                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31716187                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25875977                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2115078                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13451822                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12513201                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3281080                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93178                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32864174                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172303710                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31716187                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15794281                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37360533                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11040152                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5229834                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15998573                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       811596                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84362179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.525918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47001646     55.71%     55.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3046435      3.61%     59.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4599924      5.45%     64.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3184495      3.77%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2234832      2.65%     71.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2184951      2.59%     73.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1318086      1.56%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2814930      3.34%     78.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17976880     21.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84362179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374697                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.035606                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33802261                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5460556                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35671847                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       520147                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8907366                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5343384                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          308                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     206357100                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1254                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8907366                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35678542                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         492142                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2252656                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34277338                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2754128                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     200234805                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1155990                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       935387                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    280780920                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    932122487                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    932122487                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172974889                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       107805893                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36151                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17248                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8187543                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18367776                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9401487                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       111545                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2962133                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186661946                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34433                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149110719                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       295567                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62221530                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    190450876                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84362179                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767507                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915659                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30369819     36.00%     36.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16756354     19.86%     55.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12244121     14.51%     70.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8065864      9.56%     79.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8098204      9.60%     89.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3924092      4.65%     94.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3461368      4.10%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       651809      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       790548      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84362179                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         813096     71.12%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161668     14.14%     85.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       168485     14.74%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124730320     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1882791      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17184      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14651950      9.83%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7828474      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149110719                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.761603                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1143249                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007667                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384022429                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248918289                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144993147                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150253968                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       467412                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7127725                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6130                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          380                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2253702                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8907366                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         253908                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48788                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186696385                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       643356                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18367776                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9401487                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17247                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         41494                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          380                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1288016                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1151996                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2440012                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146375628                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13695078                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2735087                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21334538                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20810739                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7639460                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.729290                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145055652                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144993147                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93945579                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        266940190                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.712957                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351935                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100573121                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123970997                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62725539                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2132113                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75454813                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.642983                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172860                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29056861     38.51%     38.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21516595     28.52%     67.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8129942     10.77%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4552887      6.03%     83.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3861843      5.12%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1725037      2.29%     91.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1651821      2.19%     93.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1126242      1.49%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3833585      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75454813                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100573121                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123970997                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18387836                       # Number of memory references committed
system.switch_cpus1.commit.loads             11240051                       # Number of loads committed
system.switch_cpus1.commit.membars              17186                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17986968                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111605814                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2564125                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3833585                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           258317764                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          382306166                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17002                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 282750                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100573121                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123970997                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100573121                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841626                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841626                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188177                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188177                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       657401409                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      201663512                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189685122                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34372                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84644929                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30169908                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24759301                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1967120                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12813940                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11767042                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3077303                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85069                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31212218                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             165926107                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30169908                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14844345                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35652016                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10543724                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7051261                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15265200                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       781004                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82459914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.472146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.329159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46807898     56.76%     56.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3562108      4.32%     61.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3122442      3.79%     64.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3358997      4.07%     68.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2908027      3.53%     72.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1538381      1.87%     74.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1006295      1.22%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2638981      3.20%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17516785     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82459914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356429                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.960260                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32826444                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6648439                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33918505                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       528391                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8538131                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4935561                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6470                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     196739629                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        49702                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8538131                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34454560                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3102914                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       923906                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32784920                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2655480                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     190069376                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13739                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1651714                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       731929                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          112                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    264087001                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    886401963                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    886401963                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163799227                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       100287747                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33211                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17610                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7073466                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18730341                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9759984                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       236928                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3216968                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         179152198                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33194                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143947160                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       277849                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59459499                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    181734085                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1994                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82459914                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.745662                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.907004                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29628067     35.93%     35.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17373942     21.07%     57.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11723637     14.22%     71.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7441991      9.02%     80.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7315382      8.87%     89.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4314941      5.23%     94.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3304769      4.01%     98.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       722356      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       634829      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82459914                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1055158     70.05%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            42      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        198347     13.17%     83.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       252848     16.78%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118422324     82.27%     82.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1965838      1.37%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15599      0.01%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15344709     10.66%     94.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8198690      5.70%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143947160                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.700600                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1506395                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010465                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    372138477                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    238645947                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139912209                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145453555                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       257842                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6845407                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          440                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1074                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2225987                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          561                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8538131                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2340739                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       156233                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    179185392                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       321109                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18730341                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9759984                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17594                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        112077                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         6603                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1074                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1206330                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1097902                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2304232                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141442746                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14413988                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2504413                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22384471                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20043972                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7970483                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.671013                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140054511                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139912209                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         91287618                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        254976323                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.652931                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358024                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97345020                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119172525                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60015922                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1992271                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     73921783                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.612144                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.167072                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29802131     40.32%     40.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19915773     26.94%     67.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8163712     11.04%     78.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4172165      5.64%     83.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3591259      4.86%     88.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1763197      2.39%     91.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1947944      2.64%     93.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       980668      1.33%     95.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3584934      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     73921783                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97345020                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119172525                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19418928                       # Number of memory references committed
system.switch_cpus2.commit.loads             11884934                       # Number of loads committed
system.switch_cpus2.commit.membars              15600                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17107774                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107222760                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2349565                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3584934                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           249525296                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          366923021                       # The number of ROB writes
system.switch_cpus2.timesIdled                  40902                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2185015                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97345020                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119172525                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97345020                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.869535                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.869535                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.150040                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.150040                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       638646566                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191948048                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      184539934                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31200                       # number of misc regfile writes
system.l20.replacements                          4537                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          370968                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14777                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.104419                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          315.762167                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.701623                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2124.850254                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7786.685956                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.030836                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001240                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.207505                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.760419                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34331                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34331                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l20.Writeback_hits::total                10353                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34331                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34331                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34331                       # number of overall hits
system.l20.overall_hits::total                  34331                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4522                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4536                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4522                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4536                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4522                       # number of overall misses
system.l20.overall_misses::total                 4536                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2292814                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    593373574                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      595666388                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2292814                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    593373574                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       595666388                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2292814                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    593373574                       # number of overall miss cycles
system.l20.overall_miss_latency::total      595666388                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38853                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38867                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38853                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38867                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38853                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38867                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116387                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.116706                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116387                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.116706                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116387                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.116706                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 131219.277753                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 131319.750441                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 131219.277753                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 131319.750441                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 131219.277753                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 131319.750441                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3247                       # number of writebacks
system.l20.writebacks::total                     3247                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4522                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4536                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4522                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4536                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4522                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4536                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2160129                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    550767183                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    552927312                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2160129                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    550767183                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    552927312                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2160129                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    550767183                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    552927312                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116387                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.116706                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116387                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.116706                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116387                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.116706                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 154294.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 121797.254091                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 121897.555556                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 154294.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 121797.254091                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 121897.555556                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 154294.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 121797.254091                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 121897.555556                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4060                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          316830                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14300                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.155944                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          480.017706                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.695004                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1881.563229                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.830331                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7859.893731                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046877                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001533                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.183746                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000276                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.767568                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        29204                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29204                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9541                       # number of Writeback hits
system.l21.Writeback_hits::total                 9541                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        29204                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29204                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        29204                       # number of overall hits
system.l21.overall_hits::total                  29204                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4044                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4060                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4044                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4060                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4044                       # number of overall misses
system.l21.overall_misses::total                 4060                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2197262                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    520085788                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      522283050                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2197262                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    520085788                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       522283050                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2197262                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    520085788                       # number of overall miss cycles
system.l21.overall_miss_latency::total      522283050                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33248                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33264                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9541                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9541                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33248                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33264                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33248                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33264                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.121631                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.122054                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.121631                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.122054                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.121631                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.122054                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 137328.875000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 128606.772502                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 128641.145320                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 137328.875000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 128606.772502                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 128641.145320                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 137328.875000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 128606.772502                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 128641.145320                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2619                       # number of writebacks
system.l21.writebacks::total                     2619                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4044                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4060                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4044                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4060                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4044                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4060                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2047022                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    481988250                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    484035272                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2047022                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    481988250                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    484035272                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2047022                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    481988250                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    484035272                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.121631                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.122054                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.121631                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.122054                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.121631                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.122054                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 127938.875000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 119186.016320                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 119220.510345                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 127938.875000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 119186.016320                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 119220.510345                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 127938.875000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 119186.016320                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 119220.510345                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14798                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          710954                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27086                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.248025                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           34.045656                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     6.532349                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5986.078455                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6261.343541                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002771                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000532                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.487148                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.509549                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        78739                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  78739                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           17994                       # number of Writeback hits
system.l22.Writeback_hits::total                17994                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        78739                       # number of demand (read+write) hits
system.l22.demand_hits::total                   78739                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        78739                       # number of overall hits
system.l22.overall_hits::total                  78739                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14785                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14798                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14785                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14798                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14785                       # number of overall misses
system.l22.overall_misses::total                14798                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2046940                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1899185572                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1901232512                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2046940                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1899185572                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1901232512                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2046940                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1899185572                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1901232512                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        93524                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              93537                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        17994                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            17994                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        93524                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               93537                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        93524                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              93537                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.158088                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.158205                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.158088                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.158205                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.158088                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.158205                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 157456.923077                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 128453.538857                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 128479.018246                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 157456.923077                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 128453.538857                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 128479.018246                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 157456.923077                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 128453.538857                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 128479.018246                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4031                       # number of writebacks
system.l22.writebacks::total                     4031                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14785                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14798                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14785                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14798                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14785                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14798                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1922899                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1759997820                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1761920719                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1922899                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1759997820                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1761920719                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1922899                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1759997820                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1761920719                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.158088                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.158205                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.158088                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.158205                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.158088                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.158205                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 147915.307692                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 119039.419682                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 119064.787066                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 147915.307692                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 119039.419682                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 119064.787066                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 147915.307692                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 119039.419682                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 119064.787066                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996352                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015362683                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193007.954644                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996352                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15355034                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15355034                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15355034                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15355034                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15355034                       # number of overall hits
system.cpu0.icache.overall_hits::total       15355034                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2890581                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2890581                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2890581                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2890581                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2890581                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2890581                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15355050                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15355050                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15355050                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15355050                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15355050                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15355050                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 180661.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 180661.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 180661.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2317484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2317484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2317484                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 165534.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38853                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169194499                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39109                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.229231                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.599081                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.400919                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904684                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095316                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10452622                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10452622                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17510399                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17510399                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17510399                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17510399                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100468                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100468                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100468                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100468                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100468                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100468                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4555463475                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4555463475                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4555463475                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4555463475                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4555463475                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4555463475                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10553090                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10553090                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17610867                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17610867                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17610867                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17610867                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009520                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009520                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005705                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005705                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005705                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005705                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45342.432167                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45342.432167                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45342.432167                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45342.432167                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45342.432167                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45342.432167                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu0.dcache.writebacks::total            10353                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61615                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61615                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61615                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61615                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61615                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61615                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38853                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38853                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38853                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38853                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38853                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38853                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    819631019                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    819631019                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    819631019                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    819631019                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    819631019                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    819631019                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21095.694515                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21095.694515                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21095.694515                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21095.694515                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21095.694515                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21095.694515                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996016                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1019400079                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2206493.677489                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996016                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025635                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15998553                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15998553                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15998553                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15998553                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15998553                       # number of overall hits
system.cpu1.icache.overall_hits::total       15998553                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2897407                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2897407                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2897407                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2897407                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2897407                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2897407                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15998573                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15998573                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15998573                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15998573                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15998573                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15998573                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 144870.350000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 144870.350000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 144870.350000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 144870.350000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 144870.350000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 144870.350000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2214394                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2214394                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2214394                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2214394                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2214394                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2214394                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 138399.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 138399.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 138399.625000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 138399.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 138399.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 138399.625000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33248                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164262751                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33504                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4902.780295                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.711026                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.288974                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901215                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098785                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10424459                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10424459                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7113414                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7113414                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17220                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17220                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17186                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17186                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17537873                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17537873                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17537873                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17537873                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        66901                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        66901                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        66901                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         66901                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        66901                       # number of overall misses
system.cpu1.dcache.overall_misses::total        66901                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2278705159                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2278705159                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2278705159                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2278705159                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2278705159                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2278705159                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10491360                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10491360                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7113414                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7113414                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17604774                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17604774                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17604774                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17604774                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006377                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006377                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003800                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003800                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003800                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003800                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34060.853485                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34060.853485                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34060.853485                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34060.853485                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34060.853485                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34060.853485                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9541                       # number of writebacks
system.cpu1.dcache.writebacks::total             9541                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        33653                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        33653                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        33653                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        33653                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        33653                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        33653                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33248                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33248                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33248                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33248                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33248                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33248                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    749445708                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    749445708                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    749445708                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    749445708                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    749445708                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    749445708                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001889                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001889                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22541.076396                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22541.076396                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22541.076396                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22541.076396                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22541.076396                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22541.076396                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               552.339865                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012301747                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1830563.737794                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.339865                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.019775                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.885160                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15265184                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15265184                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15265184                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15265184                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15265184                       # number of overall hits
system.cpu2.icache.overall_hits::total       15265184                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2537736                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2537736                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2537736                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2537736                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2537736                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2537736                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15265200                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15265200                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15265200                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15265200                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15265200                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15265200                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158608.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158608.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158608.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158608.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158608.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158608.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2059940                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2059940                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2059940                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2059940                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2059940                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2059940                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 158456.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 158456.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 158456.923077                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 158456.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 158456.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 158456.923077                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 93524                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               190911617                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 93780                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2035.739145                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.872726                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.127274                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.917472                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.082528                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11331078                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11331078                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7502601                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7502601                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16746                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16746                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15600                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15600                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18833679                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18833679                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18833679                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18833679                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       347860                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       347860                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           95                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       347955                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        347955                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       347955                       # number of overall misses
system.cpu2.dcache.overall_misses::total       347955                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13496032172                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13496032172                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      9701064                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      9701064                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13505733236                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13505733236                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13505733236                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13505733236                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11678938                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11678938                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7502696                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7502696                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15600                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15600                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19181634                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19181634                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19181634                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19181634                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029785                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029785                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000013                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018140                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018140                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018140                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018140                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 38797.309757                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38797.309757                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 102116.463158                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 102116.463158                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 38814.597393                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38814.597393                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 38814.597393                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38814.597393                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17994                       # number of writebacks
system.cpu2.dcache.writebacks::total            17994                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       254336                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       254336                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           95                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       254431                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       254431                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       254431                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       254431                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        93524                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        93524                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        93524                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        93524                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        93524                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        93524                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2571000898                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2571000898                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2571000898                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2571000898                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2571000898                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2571000898                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008008                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008008                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004876                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004876                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004876                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004876                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27490.279479                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27490.279479                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27490.279479                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27490.279479                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27490.279479                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27490.279479                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
