Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 24 00:00:35 2022
| Host         : LAPTOP-V0M440QN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab3top_control_sets_placed.rpt
| Design       : lab3top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |              24 |            7 |
| No           | Yes                   | No                     |              18 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+----------------+--------------------+------------------+----------------+
|    Clock Signal   |  Enable Signal |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-------------------+----------------+--------------------+------------------+----------------+
|  clk_IBUF_BUFG    |                |                    |                1 |              1 |
|  lab3/fenpin1/CLK |                |                    |                2 |              4 |
|  clk_IBUF_BUFG    | lab3dn/out[3]  | rst_IBUF           |                1 |              4 |
|  clk_IBUF_BUFG    | lab3dn/out[15] | rst_IBUF           |                2 |              4 |
|  clk_IBUF_BUFG    | lab3dn/out[7]  | rst_IBUF           |                2 |              4 |
|  clk_IBUF_BUFG    | lab3dn/out[11] | rst_IBUF           |                2 |              4 |
|  clk_IBUF_BUFG    |                | lab3/fenpin1/clear |                5 |             18 |
|  clk_IBUF_BUFG    |                | rst_IBUF           |                7 |             24 |
+-------------------+----------------+--------------------+------------------+----------------+


