
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//elfedit_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401120 <.init>:
  401120:	stp	x29, x30, [sp, #-16]!
  401124:	mov	x29, sp
  401128:	bl	401490 <ferror@plt+0x60>
  40112c:	ldp	x29, x30, [sp], #16
  401130:	ret

Disassembly of section .plt:

0000000000401140 <memcpy@plt-0x20>:
  401140:	stp	x16, x30, [sp, #-16]!
  401144:	adrp	x16, 416000 <warn@@Base+0x13038>
  401148:	ldr	x17, [x16, #4088]
  40114c:	add	x16, x16, #0xff8
  401150:	br	x17
  401154:	nop
  401158:	nop
  40115c:	nop

0000000000401160 <memcpy@plt>:
  401160:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401164:	ldr	x17, [x16]
  401168:	add	x16, x16, #0x0
  40116c:	br	x17

0000000000401170 <memmove@plt>:
  401170:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401174:	ldr	x17, [x16, #8]
  401178:	add	x16, x16, #0x8
  40117c:	br	x17

0000000000401180 <strtoul@plt>:
  401180:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401184:	ldr	x17, [x16, #16]
  401188:	add	x16, x16, #0x10
  40118c:	br	x17

0000000000401190 <strlen@plt>:
  401190:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401194:	ldr	x17, [x16, #24]
  401198:	add	x16, x16, #0x18
  40119c:	br	x17

00000000004011a0 <exit@plt>:
  4011a0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011a4:	ldr	x17, [x16, #32]
  4011a8:	add	x16, x16, #0x20
  4011ac:	br	x17

00000000004011b0 <sbrk@plt>:
  4011b0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011b4:	ldr	x17, [x16, #40]
  4011b8:	add	x16, x16, #0x28
  4011bc:	br	x17

00000000004011c0 <ftell@plt>:
  4011c0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011c4:	ldr	x17, [x16, #48]
  4011c8:	add	x16, x16, #0x30
  4011cc:	br	x17

00000000004011d0 <fputc@plt>:
  4011d0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011d4:	ldr	x17, [x16, #56]
  4011d8:	add	x16, x16, #0x38
  4011dc:	br	x17

00000000004011e0 <snprintf@plt>:
  4011e0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011e4:	ldr	x17, [x16, #64]
  4011e8:	add	x16, x16, #0x40
  4011ec:	br	x17

00000000004011f0 <fileno@plt>:
  4011f0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011f4:	ldr	x17, [x16, #72]
  4011f8:	add	x16, x16, #0x48
  4011fc:	br	x17

0000000000401200 <fclose@plt>:
  401200:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401204:	ldr	x17, [x16, #80]
  401208:	add	x16, x16, #0x50
  40120c:	br	x17

0000000000401210 <fopen@plt>:
  401210:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401214:	ldr	x17, [x16, #88]
  401218:	add	x16, x16, #0x58
  40121c:	br	x17

0000000000401220 <malloc@plt>:
  401220:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401224:	ldr	x17, [x16, #96]
  401228:	add	x16, x16, #0x60
  40122c:	br	x17

0000000000401230 <strncmp@plt>:
  401230:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401234:	ldr	x17, [x16, #104]
  401238:	add	x16, x16, #0x68
  40123c:	br	x17

0000000000401240 <bindtextdomain@plt>:
  401240:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401244:	ldr	x17, [x16, #112]
  401248:	add	x16, x16, #0x70
  40124c:	br	x17

0000000000401250 <__libc_start_main@plt>:
  401250:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401254:	ldr	x17, [x16, #120]
  401258:	add	x16, x16, #0x78
  40125c:	br	x17

0000000000401260 <calloc@plt>:
  401260:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401264:	ldr	x17, [x16, #128]
  401268:	add	x16, x16, #0x80
  40126c:	br	x17

0000000000401270 <strcasecmp@plt>:
  401270:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401274:	ldr	x17, [x16, #136]
  401278:	add	x16, x16, #0x88
  40127c:	br	x17

0000000000401280 <realloc@plt>:
  401280:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401284:	ldr	x17, [x16, #144]
  401288:	add	x16, x16, #0x90
  40128c:	br	x17

0000000000401290 <rewind@plt>:
  401290:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401294:	ldr	x17, [x16, #152]
  401298:	add	x16, x16, #0x98
  40129c:	br	x17

00000000004012a0 <getc@plt>:
  4012a0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012a4:	ldr	x17, [x16, #160]
  4012a8:	add	x16, x16, #0xa0
  4012ac:	br	x17

00000000004012b0 <strdup@plt>:
  4012b0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012b4:	ldr	x17, [x16, #168]
  4012b8:	add	x16, x16, #0xa8
  4012bc:	br	x17

00000000004012c0 <strerror@plt>:
  4012c0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012c4:	ldr	x17, [x16, #176]
  4012c8:	add	x16, x16, #0xb0
  4012cc:	br	x17

00000000004012d0 <__gmon_start__@plt>:
  4012d0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012d4:	ldr	x17, [x16, #184]
  4012d8:	add	x16, x16, #0xb8
  4012dc:	br	x17

00000000004012e0 <fseek@plt>:
  4012e0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012e4:	ldr	x17, [x16, #192]
  4012e8:	add	x16, x16, #0xc0
  4012ec:	br	x17

00000000004012f0 <abort@plt>:
  4012f0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012f4:	ldr	x17, [x16, #200]
  4012f8:	add	x16, x16, #0xc8
  4012fc:	br	x17

0000000000401300 <fread_unlocked@plt>:
  401300:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401304:	ldr	x17, [x16, #208]
  401308:	add	x16, x16, #0xd0
  40130c:	br	x17

0000000000401310 <textdomain@plt>:
  401310:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401314:	ldr	x17, [x16, #216]
  401318:	add	x16, x16, #0xd8
  40131c:	br	x17

0000000000401320 <getopt_long@plt>:
  401320:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401324:	ldr	x17, [x16, #224]
  401328:	add	x16, x16, #0xe0
  40132c:	br	x17

0000000000401330 <strcmp@plt>:
  401330:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401334:	ldr	x17, [x16, #232]
  401338:	add	x16, x16, #0xe8
  40133c:	br	x17

0000000000401340 <mmap@plt>:
  401340:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401344:	ldr	x17, [x16, #240]
  401348:	add	x16, x16, #0xf0
  40134c:	br	x17

0000000000401350 <fread@plt>:
  401350:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401354:	ldr	x17, [x16, #248]
  401358:	add	x16, x16, #0xf8
  40135c:	br	x17

0000000000401360 <free@plt>:
  401360:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401364:	ldr	x17, [x16, #256]
  401368:	add	x16, x16, #0x100
  40136c:	br	x17

0000000000401370 <fwrite@plt>:
  401370:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401374:	ldr	x17, [x16, #264]
  401378:	add	x16, x16, #0x108
  40137c:	br	x17

0000000000401380 <munmap@plt>:
  401380:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401384:	ldr	x17, [x16, #272]
  401388:	add	x16, x16, #0x110
  40138c:	br	x17

0000000000401390 <fflush@plt>:
  401390:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401394:	ldr	x17, [x16, #280]
  401398:	add	x16, x16, #0x118
  40139c:	br	x17

00000000004013a0 <__fxstat@plt>:
  4013a0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013a4:	ldr	x17, [x16, #288]
  4013a8:	add	x16, x16, #0x120
  4013ac:	br	x17

00000000004013b0 <dcgettext@plt>:
  4013b0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013b4:	ldr	x17, [x16, #296]
  4013b8:	add	x16, x16, #0x128
  4013bc:	br	x17

00000000004013c0 <vfprintf@plt>:
  4013c0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013c4:	ldr	x17, [x16, #304]
  4013c8:	add	x16, x16, #0x130
  4013cc:	br	x17

00000000004013d0 <printf@plt>:
  4013d0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013d4:	ldr	x17, [x16, #312]
  4013d8:	add	x16, x16, #0x138
  4013dc:	br	x17

00000000004013e0 <__assert_fail@plt>:
  4013e0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013e4:	ldr	x17, [x16, #320]
  4013e8:	add	x16, x16, #0x140
  4013ec:	br	x17

00000000004013f0 <__errno_location@plt>:
  4013f0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013f4:	ldr	x17, [x16, #328]
  4013f8:	add	x16, x16, #0x148
  4013fc:	br	x17

0000000000401400 <__xstat@plt>:
  401400:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401404:	ldr	x17, [x16, #336]
  401408:	add	x16, x16, #0x150
  40140c:	br	x17

0000000000401410 <fprintf@plt>:
  401410:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401414:	ldr	x17, [x16, #344]
  401418:	add	x16, x16, #0x158
  40141c:	br	x17

0000000000401420 <setlocale@plt>:
  401420:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401424:	ldr	x17, [x16, #352]
  401428:	add	x16, x16, #0x160
  40142c:	br	x17

0000000000401430 <ferror@plt>:
  401430:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401434:	ldr	x17, [x16, #360]
  401438:	add	x16, x16, #0x168
  40143c:	br	x17

Disassembly of section .text:

0000000000401440 <error@@Base-0x1ac4>:
  401440:	mov	x29, #0x0                   	// #0
  401444:	mov	x30, #0x0                   	// #0
  401448:	mov	x5, x0
  40144c:	ldr	x1, [sp]
  401450:	add	x2, sp, #0x8
  401454:	mov	x6, sp
  401458:	movz	x0, #0x0, lsl #48
  40145c:	movk	x0, #0x0, lsl #32
  401460:	movk	x0, #0x40, lsl #16
  401464:	movk	x0, #0x154c
  401468:	movz	x3, #0x0, lsl #48
  40146c:	movk	x3, #0x0, lsl #32
  401470:	movk	x3, #0x40, lsl #16
  401474:	movk	x3, #0x49b8
  401478:	movz	x4, #0x0, lsl #48
  40147c:	movk	x4, #0x0, lsl #32
  401480:	movk	x4, #0x40, lsl #16
  401484:	movk	x4, #0x4a38
  401488:	bl	401250 <__libc_start_main@plt>
  40148c:	bl	4012f0 <abort@plt>
  401490:	adrp	x0, 416000 <warn@@Base+0x13038>
  401494:	ldr	x0, [x0, #4064]
  401498:	cbz	x0, 4014a0 <ferror@plt+0x70>
  40149c:	b	4012d0 <__gmon_start__@plt>
  4014a0:	ret
  4014a4:	nop
  4014a8:	adrp	x0, 417000 <warn@@Base+0x14038>
  4014ac:	add	x0, x0, #0x310
  4014b0:	adrp	x1, 417000 <warn@@Base+0x14038>
  4014b4:	add	x1, x1, #0x310
  4014b8:	cmp	x1, x0
  4014bc:	b.eq	4014d4 <ferror@plt+0xa4>  // b.none
  4014c0:	adrp	x1, 404000 <warn@@Base+0x1038>
  4014c4:	ldr	x1, [x1, #2648]
  4014c8:	cbz	x1, 4014d4 <ferror@plt+0xa4>
  4014cc:	mov	x16, x1
  4014d0:	br	x16
  4014d4:	ret
  4014d8:	adrp	x0, 417000 <warn@@Base+0x14038>
  4014dc:	add	x0, x0, #0x310
  4014e0:	adrp	x1, 417000 <warn@@Base+0x14038>
  4014e4:	add	x1, x1, #0x310
  4014e8:	sub	x1, x1, x0
  4014ec:	lsr	x2, x1, #63
  4014f0:	add	x1, x2, x1, asr #3
  4014f4:	cmp	xzr, x1, asr #1
  4014f8:	asr	x1, x1, #1
  4014fc:	b.eq	401514 <ferror@plt+0xe4>  // b.none
  401500:	adrp	x2, 404000 <warn@@Base+0x1038>
  401504:	ldr	x2, [x2, #2656]
  401508:	cbz	x2, 401514 <ferror@plt+0xe4>
  40150c:	mov	x16, x2
  401510:	br	x16
  401514:	ret
  401518:	stp	x29, x30, [sp, #-32]!
  40151c:	mov	x29, sp
  401520:	str	x19, [sp, #16]
  401524:	adrp	x19, 417000 <warn@@Base+0x14038>
  401528:	ldrb	w0, [x19, #824]
  40152c:	cbnz	w0, 40153c <ferror@plt+0x10c>
  401530:	bl	4014a8 <ferror@plt+0x78>
  401534:	mov	w0, #0x1                   	// #1
  401538:	strb	w0, [x19, #824]
  40153c:	ldr	x19, [sp, #16]
  401540:	ldp	x29, x30, [sp], #32
  401544:	ret
  401548:	b	4014d8 <ferror@plt+0xa8>
  40154c:	sub	sp, sp, #0x170
  401550:	stp	x20, x19, [sp, #352]
  401554:	adrp	x19, 405000 <warn@@Base+0x2038>
  401558:	add	x19, x19, #0x642
  40155c:	str	w0, [sp, #124]
  401560:	str	x1, [sp, #112]
  401564:	mov	w0, #0x5                   	// #5
  401568:	mov	x1, x19
  40156c:	stp	x29, x30, [sp, #272]
  401570:	stp	x28, x27, [sp, #288]
  401574:	stp	x26, x25, [sp, #304]
  401578:	stp	x24, x23, [sp, #320]
  40157c:	stp	x22, x21, [sp, #336]
  401580:	add	x29, sp, #0x110
  401584:	bl	401420 <setlocale@plt>
  401588:	mov	w0, wzr
  40158c:	mov	x1, x19
  401590:	bl	401420 <setlocale@plt>
  401594:	adrp	x19, 404000 <warn@@Base+0x1038>
  401598:	add	x19, x19, #0xbe0
  40159c:	adrp	x1, 404000 <warn@@Base+0x1038>
  4015a0:	add	x1, x1, #0xbe9
  4015a4:	mov	x0, x19
  4015a8:	bl	401240 <bindtextdomain@plt>
  4015ac:	mov	x0, x19
  4015b0:	bl	401310 <textdomain@plt>
  4015b4:	add	x0, sp, #0x7c
  4015b8:	add	x1, sp, #0x70
  4015bc:	bl	404410 <warn@@Base+0x1448>
  4015c0:	adrp	x19, 404000 <warn@@Base+0x1038>
  4015c4:	adrp	x20, 417000 <warn@@Base+0x14038>
  4015c8:	adrp	x27, 404000 <warn@@Base+0x1038>
  4015cc:	adrp	x21, 404000 <warn@@Base+0x1038>
  4015d0:	adrp	x22, 404000 <warn@@Base+0x1038>
  4015d4:	add	x19, x19, #0xbfb
  4015d8:	add	x20, x20, #0x188
  4015dc:	add	x27, x27, #0xa68
  4015e0:	adrp	x28, 417000 <warn@@Base+0x14038>
  4015e4:	adrp	x24, 417000 <warn@@Base+0x14038>
  4015e8:	adrp	x25, 417000 <warn@@Base+0x14038>
  4015ec:	adrp	x26, 417000 <warn@@Base+0x14038>
  4015f0:	add	x21, x21, #0xd4b
  4015f4:	add	x22, x22, #0xd4f
  4015f8:	ldr	w0, [sp, #124]
  4015fc:	ldr	x1, [sp, #112]
  401600:	mov	x2, x19
  401604:	mov	x3, x20
  401608:	mov	x4, xzr
  40160c:	bl	401320 <getopt_long@plt>
  401610:	sub	w8, w0, #0x68
  401614:	cmp	w8, #0x35
  401618:	b.hi	4017f8 <ferror@plt+0x3c8>  // b.pmore
  40161c:	adr	x9, 40162c <ferror@plt+0x1fc>
  401620:	ldrh	w10, [x27, x8, lsl #1]
  401624:	add	x9, x9, x10, lsl #2
  401628:	br	x9
  40162c:	adrp	x8, 417000 <warn@@Base+0x14038>
  401630:	ldr	x0, [x8, #384]
  401634:	bl	402eac <ferror@plt+0x1a7c>
  401638:	b	4015f8 <ferror@plt+0x1c8>
  40163c:	ldr	x23, [x28, #792]
  401640:	mov	x1, x21
  401644:	mov	x0, x23
  401648:	bl	401270 <strcasecmp@plt>
  40164c:	cbz	w0, 401780 <ferror@plt+0x350>
  401650:	mov	x0, x23
  401654:	mov	x1, x22
  401658:	bl	401270 <strcasecmp@plt>
  40165c:	cbnz	w0, 402000 <ferror@plt+0xbd0>
  401660:	mov	w8, #0x2                   	// #2
  401664:	b	401784 <ferror@plt+0x354>
  401668:	ldr	x0, [x28, #792]
  40166c:	bl	4021f0 <ferror@plt+0xdc0>
  401670:	adrp	x8, 417000 <warn@@Base+0x14038>
  401674:	str	w0, [x8, #768]
  401678:	tbz	w0, #31, 4015f8 <ferror@plt+0x1c8>
  40167c:	b	40201c <ferror@plt+0xbec>
  401680:	ldr	x0, [x28, #792]
  401684:	bl	4021f0 <ferror@plt+0xdc0>
  401688:	str	w0, [x26, #772]
  40168c:	tbz	w0, #31, 4015f8 <ferror@plt+0x1c8>
  401690:	b	40201c <ferror@plt+0xbec>
  401694:	ldr	x0, [x28, #792]
  401698:	bl	402064 <ferror@plt+0xc34>
  40169c:	adrp	x8, 417000 <warn@@Base+0x14038>
  4016a0:	str	w0, [x8, #744]
  4016a4:	tbnz	w0, #31, 40201c <ferror@plt+0xbec>
  4016a8:	cmp	w0, #0x3d
  4016ac:	b.gt	40176c <ferror@plt+0x33c>
  4016b0:	cbz	w0, 4017e8 <ferror@plt+0x3b8>
  4016b4:	cmp	w0, #0x3
  4016b8:	mov	w8, #0x1                   	// #1
  4016bc:	b.eq	4017ec <ferror@plt+0x3bc>  // b.none
  4016c0:	cmp	w0, #0x6
  4016c4:	b.eq	4017ec <ferror@plt+0x3bc>  // b.none
  4016c8:	b	4017e8 <ferror@plt+0x3b8>
  4016cc:	ldr	x0, [x28, #792]
  4016d0:	bl	402064 <ferror@plt+0xc34>
  4016d4:	str	w0, [x24, #752]
  4016d8:	tbnz	w0, #31, 40201c <ferror@plt+0xbec>
  4016dc:	cmp	w0, #0x3d
  4016e0:	b.gt	401758 <ferror@plt+0x328>
  4016e4:	cbz	w0, 4017d4 <ferror@plt+0x3a4>
  4016e8:	cmp	w0, #0x3
  4016ec:	mov	w8, #0x1                   	// #1
  4016f0:	b.eq	4017d8 <ferror@plt+0x3a8>  // b.none
  4016f4:	cmp	w0, #0x6
  4016f8:	b.eq	4017d8 <ferror@plt+0x3a8>  // b.none
  4016fc:	b	4017d4 <ferror@plt+0x3a4>
  401700:	ldr	x0, [x28, #792]
  401704:	bl	402150 <ferror@plt+0xd20>
  401708:	adrp	x8, 417000 <warn@@Base+0x14038>
  40170c:	str	w0, [x8, #760]
  401710:	tbz	w0, #31, 4015f8 <ferror@plt+0x1c8>
  401714:	b	40201c <ferror@plt+0xbec>
  401718:	ldr	x0, [x28, #792]
  40171c:	bl	402150 <ferror@plt+0xd20>
  401720:	str	w0, [x25, #764]
  401724:	tbz	w0, #31, 4015f8 <ferror@plt+0x1c8>
  401728:	b	40201c <ferror@plt+0xbec>
  40172c:	ldr	x23, [x28, #792]
  401730:	mov	x1, x21
  401734:	mov	x0, x23
  401738:	bl	401270 <strcasecmp@plt>
  40173c:	cbz	w0, 4017a8 <ferror@plt+0x378>
  401740:	mov	x0, x23
  401744:	mov	x1, x22
  401748:	bl	401270 <strcasecmp@plt>
  40174c:	cbnz	w0, 402000 <ferror@plt+0xbd0>
  401750:	mov	w8, #0x2                   	// #2
  401754:	b	4017ac <ferror@plt+0x37c>
  401758:	sub	w8, w0, #0xb4
  40175c:	cmp	w8, #0x2
  401760:	b.cs	4017d0 <ferror@plt+0x3a0>  // b.hs, b.nlast
  401764:	mov	w8, #0x2                   	// #2
  401768:	b	4017d8 <ferror@plt+0x3a8>
  40176c:	sub	w8, w0, #0xb4
  401770:	cmp	w8, #0x2
  401774:	b.cs	4017e4 <ferror@plt+0x3b4>  // b.hs, b.nlast
  401778:	mov	w8, #0x2                   	// #2
  40177c:	b	4017ec <ferror@plt+0x3bc>
  401780:	mov	w8, #0x1                   	// #1
  401784:	adrp	x11, 417000 <warn@@Base+0x14038>
  401788:	adrp	x12, 417000 <warn@@Base+0x14038>
  40178c:	ldr	w9, [x11, #832]
  401790:	ldr	w10, [x12, #836]
  401794:	orr	w9, w9, w8
  401798:	bic	w8, w10, w8
  40179c:	str	w9, [x11, #832]
  4017a0:	str	w8, [x12, #836]
  4017a4:	b	4015f8 <ferror@plt+0x1c8>
  4017a8:	mov	w8, #0x1                   	// #1
  4017ac:	adrp	x12, 417000 <warn@@Base+0x14038>
  4017b0:	adrp	x11, 417000 <warn@@Base+0x14038>
  4017b4:	ldr	w9, [x12, #836]
  4017b8:	ldr	w10, [x11, #832]
  4017bc:	orr	w9, w9, w8
  4017c0:	bic	w8, w10, w8
  4017c4:	str	w9, [x12, #836]
  4017c8:	str	w8, [x11, #832]
  4017cc:	b	4015f8 <ferror@plt+0x1c8>
  4017d0:	cmp	w0, #0x3e
  4017d4:	mov	w8, #0x3                   	// #3
  4017d8:	adrp	x9, 417000 <warn@@Base+0x14038>
  4017dc:	str	w8, [x9, #756]
  4017e0:	b	4015f8 <ferror@plt+0x1c8>
  4017e4:	cmp	w0, #0x3e
  4017e8:	mov	w8, #0x3                   	// #3
  4017ec:	adrp	x9, 417000 <warn@@Base+0x14038>
  4017f0:	str	w8, [x9, #748]
  4017f4:	b	4015f8 <ferror@plt+0x1c8>
  4017f8:	cmn	w0, #0x1
  4017fc:	b.ne	402044 <ferror@plt+0xc14>  // b.any
  401800:	adrp	x21, 417000 <warn@@Base+0x14038>
  401804:	ldr	w8, [x21, #800]
  401808:	ldr	w9, [sp, #124]
  40180c:	cmp	w8, w9
  401810:	b.eq	402044 <ferror@plt+0xc14>  // b.none
  401814:	ldr	w10, [x26, #772]
  401818:	cmn	w10, #0x1
  40181c:	b.ne	40184c <ferror@plt+0x41c>  // b.any
  401820:	adrp	x10, 417000 <warn@@Base+0x14038>
  401824:	adrp	x11, 417000 <warn@@Base+0x14038>
  401828:	ldr	w10, [x10, #832]
  40182c:	ldr	w11, [x11, #836]
  401830:	orr	w10, w11, w10
  401834:	cbnz	w10, 40184c <ferror@plt+0x41c>
  401838:	ldr	w10, [x24, #752]
  40183c:	ldr	w11, [x25, #764]
  401840:	and	w10, w11, w10
  401844:	cmn	w10, #0x1
  401848:	b.eq	402044 <ferror@plt+0xc14>  // b.none
  40184c:	cmp	w8, w9
  401850:	b.ge	401ff8 <ferror@plt+0xbc8>  // b.tcont
  401854:	adrp	x26, 405000 <warn@@Base+0x2038>
  401858:	adrp	x25, 405000 <warn@@Base+0x2038>
  40185c:	mov	w19, wzr
  401860:	add	x26, x26, #0x104
  401864:	add	x25, x25, #0xa5
  401868:	adrp	x23, 417000 <warn@@Base+0x14038>
  40186c:	adrp	x22, 417000 <warn@@Base+0x14038>
  401870:	b	4018a8 <ferror@plt+0x478>
  401874:	adrp	x1, 405000 <warn@@Base+0x2038>
  401878:	mov	w2, #0x5                   	// #5
  40187c:	mov	x0, xzr
  401880:	add	x1, x1, #0x14a
  401884:	bl	4013b0 <dcgettext@plt>
  401888:	mov	x1, x24
  40188c:	bl	402f04 <error@@Base>
  401890:	mov	w28, #0x1                   	// #1
  401894:	ldr	w8, [x21, #800]
  401898:	ldr	w9, [sp, #124]
  40189c:	orr	w19, w28, w19
  4018a0:	cmp	w8, w9
  4018a4:	b.ge	402020 <ferror@plt+0xbf0>  // b.tcont
  4018a8:	ldr	x9, [sp, #112]
  4018ac:	add	w10, w8, #0x1
  4018b0:	str	w10, [x21, #800]
  4018b4:	add	x2, sp, #0x88
  4018b8:	ldr	x24, [x9, w8, sxtw #3]
  4018bc:	mov	w0, wzr
  4018c0:	mov	x1, x24
  4018c4:	bl	401400 <__xstat@plt>
  4018c8:	tbnz	w0, #31, 401b04 <ferror@plt+0x6d4>
  4018cc:	ldr	w8, [sp, #152]
  4018d0:	and	w8, w8, #0xf000
  4018d4:	cmp	w8, #0x8, lsl #12
  4018d8:	b.ne	401874 <ferror@plt+0x444>  // b.any
  4018dc:	mov	x0, x24
  4018e0:	mov	x1, x25
  4018e4:	bl	401210 <fopen@plt>
  4018e8:	cbz	x0, 401b60 <ferror@plt+0x730>
  4018ec:	mov	x27, x0
  4018f0:	add	x0, sp, #0x80
  4018f4:	mov	w1, #0x8                   	// #8
  4018f8:	mov	w2, #0x1                   	// #1
  4018fc:	mov	x3, x27
  401900:	bl	401350 <fread@plt>
  401904:	cmp	x0, #0x1
  401908:	b.ne	401b70 <ferror@plt+0x740>  // b.any
  40190c:	ldr	x8, [sp, #128]
  401910:	mov	x9, #0x3c21                	// #15393
  401914:	movk	x9, #0x7261, lsl #16
  401918:	movk	x9, #0x6863, lsl #32
  40191c:	movk	x9, #0xa3e, lsl #48
  401920:	cmp	x8, x9
  401924:	b.eq	401b98 <ferror@plt+0x768>  // b.none
  401928:	ldr	x8, [sp, #128]
  40192c:	mov	x9, #0x3c21                	// #15393
  401930:	movk	x9, #0x6874, lsl #16
  401934:	movk	x9, #0x6e69, lsl #32
  401938:	movk	x9, #0xa3e, lsl #48
  40193c:	cmp	x8, x9
  401940:	b.eq	401ba8 <ferror@plt+0x778>  // b.none
  401944:	mov	x0, x27
  401948:	bl	401290 <rewind@plt>
  40194c:	adrp	x8, 417000 <warn@@Base+0x14038>
  401950:	mov	x0, x24
  401954:	mov	x1, x27
  401958:	str	xzr, [x8, #840]
  40195c:	bl	402804 <ferror@plt+0x13d4>
  401960:	mov	w28, w0
  401964:	cbnz	w0, 401bbc <ferror@plt+0x78c>
  401968:	adrp	x8, 417000 <warn@@Base+0x14038>
  40196c:	ldrh	w8, [x8, #904]
  401970:	and	w8, w8, #0xfffe
  401974:	cmp	w8, #0x2
  401978:	b.ne	401bc8 <ferror@plt+0x798>  // b.any
  40197c:	adrp	x8, 417000 <warn@@Base+0x14038>
  401980:	adrp	x9, 417000 <warn@@Base+0x14038>
  401984:	ldr	w8, [x8, #832]
  401988:	ldr	w9, [x9, #836]
  40198c:	orr	w8, w9, w8
  401990:	cbz	w8, 401bc8 <ferror@plt+0x798>
  401994:	adrp	x8, 417000 <warn@@Base+0x14038>
  401998:	ldrh	w8, [x8, #906]
  40199c:	cmp	w8, #0x3
  4019a0:	b.eq	4019ac <ferror@plt+0x57c>  // b.none
  4019a4:	cmp	w8, #0x3e
  4019a8:	b.ne	401bd0 <ferror@plt+0x7a0>  // b.any
  4019ac:	mov	x0, x27
  4019b0:	bl	4011f0 <fileno@plt>
  4019b4:	mov	w1, w0
  4019b8:	add	x2, sp, #0x88
  4019bc:	mov	w0, wzr
  4019c0:	bl	4013a0 <__fxstat@plt>
  4019c4:	tbnz	w0, #31, 401be4 <ferror@plt+0x7b4>
  4019c8:	ldr	x20, [sp, #184]
  4019cc:	mov	x0, x27
  4019d0:	bl	4011f0 <fileno@plt>
  4019d4:	mov	w4, w0
  4019d8:	mov	w2, #0x3                   	// #3
  4019dc:	mov	w3, #0x1                   	// #1
  4019e0:	mov	x0, xzr
  4019e4:	mov	x1, x20
  4019e8:	mov	x5, xzr
  4019ec:	bl	401340 <mmap@plt>
  4019f0:	cmn	x0, #0x1
  4019f4:	b.eq	401c08 <ferror@plt+0x7d8>  // b.none
  4019f8:	adrp	x20, 417000 <warn@@Base+0x14038>
  4019fc:	add	x20, x20, #0x354
  401a00:	ldr	w8, [x20, #64]
  401a04:	mov	x28, x0
  401a08:	lsl	x0, x8, #6
  401a0c:	bl	4048b8 <warn@@Base+0x18f0>
  401a10:	ldrb	w9, [x20]
  401a14:	ldur	x8, [x20, #20]
  401a18:	str	x28, [sp, #64]
  401a1c:	str	x0, [sp, #32]
  401a20:	cmp	w9, #0x1
  401a24:	b.ne	401c2c <ferror@plt+0x7fc>  // b.any
  401a28:	ldr	w9, [x23, #916]
  401a2c:	cbz	w9, 401f48 <ferror@plt+0xb18>
  401a30:	add	x8, x28, x8
  401a34:	mov	x20, xzr
  401a38:	add	x28, x8, #0x1c
  401a3c:	add	x26, x0, #0x20
  401a40:	mov	x25, x22
  401a44:	ldr	x8, [x25, #1064]
  401a48:	sub	x0, x28, #0x1c
  401a4c:	mov	w1, #0x4                   	// #4
  401a50:	blr	x8
  401a54:	ldr	x8, [x25, #1064]
  401a58:	stur	x0, [x26, #-32]
  401a5c:	sub	x0, x28, #0x18
  401a60:	mov	w1, #0x4                   	// #4
  401a64:	blr	x8
  401a68:	ldr	x8, [x25, #1064]
  401a6c:	stur	x0, [x26, #-16]
  401a70:	sub	x0, x28, #0x14
  401a74:	mov	w1, #0x4                   	// #4
  401a78:	blr	x8
  401a7c:	ldr	x8, [x25, #1064]
  401a80:	stur	x0, [x26, #-8]
  401a84:	sub	x0, x28, #0x10
  401a88:	mov	w1, #0x4                   	// #4
  401a8c:	blr	x8
  401a90:	ldr	x8, [x25, #1064]
  401a94:	str	x0, [x26]
  401a98:	sub	x0, x28, #0xc
  401a9c:	mov	w1, #0x4                   	// #4
  401aa0:	blr	x8
  401aa4:	ldr	x8, [x25, #1064]
  401aa8:	str	x0, [x26, #8]
  401aac:	sub	x0, x28, #0x8
  401ab0:	mov	w1, #0x4                   	// #4
  401ab4:	blr	x8
  401ab8:	ldr	x8, [x25, #1064]
  401abc:	str	x0, [x26, #16]
  401ac0:	sub	x0, x28, #0x4
  401ac4:	mov	w1, #0x4                   	// #4
  401ac8:	blr	x8
  401acc:	ldr	x8, [x25, #1064]
  401ad0:	stur	x0, [x26, #-24]
  401ad4:	mov	w1, #0x4                   	// #4
  401ad8:	mov	x0, x28
  401adc:	blr	x8
  401ae0:	adrp	x8, 417000 <warn@@Base+0x14038>
  401ae4:	ldr	w8, [x8, #916]
  401ae8:	add	x20, x20, #0x1
  401aec:	str	x0, [x26, #24]
  401af0:	add	x28, x28, #0x20
  401af4:	cmp	x20, x8
  401af8:	add	x26, x26, #0x40
  401afc:	b.cc	401a44 <ferror@plt+0x614>  // b.lo, b.ul, b.last
  401b00:	b	401d04 <ferror@plt+0x8d4>
  401b04:	bl	4013f0 <__errno_location@plt>
  401b08:	ldr	w8, [x0]
  401b0c:	cmp	w8, #0x2
  401b10:	b.ne	401b24 <ferror@plt+0x6f4>  // b.any
  401b14:	mov	w2, #0x5                   	// #5
  401b18:	mov	x0, xzr
  401b1c:	mov	x1, x26
  401b20:	b	401884 <ferror@plt+0x454>
  401b24:	adrp	x1, 405000 <warn@@Base+0x2038>
  401b28:	mov	x20, x0
  401b2c:	mov	w2, #0x5                   	// #5
  401b30:	mov	x0, xzr
  401b34:	add	x1, x1, #0x118
  401b38:	bl	4013b0 <dcgettext@plt>
  401b3c:	ldr	w8, [x20]
  401b40:	mov	x20, x0
  401b44:	mov	w0, w8
  401b48:	bl	4012c0 <strerror@plt>
  401b4c:	mov	x2, x0
  401b50:	mov	x0, x20
  401b54:	mov	x1, x24
  401b58:	bl	402f04 <error@@Base>
  401b5c:	b	401890 <ferror@plt+0x460>
  401b60:	adrp	x1, 405000 <warn@@Base+0x2038>
  401b64:	mov	w2, #0x5                   	// #5
  401b68:	add	x1, x1, #0xa9
  401b6c:	b	401884 <ferror@plt+0x454>
  401b70:	adrp	x1, 405000 <warn@@Base+0x2038>
  401b74:	mov	w2, #0x5                   	// #5
  401b78:	mov	x0, xzr
  401b7c:	add	x1, x1, #0xca
  401b80:	bl	4013b0 <dcgettext@plt>
  401b84:	mov	x1, x24
  401b88:	bl	402f04 <error@@Base>
  401b8c:	mov	x0, x27
  401b90:	bl	401200 <fclose@plt>
  401b94:	b	401890 <ferror@plt+0x460>
  401b98:	mov	x0, x24
  401b9c:	mov	x1, x27
  401ba0:	mov	w2, wzr
  401ba4:	b	401bb4 <ferror@plt+0x784>
  401ba8:	mov	w2, #0x1                   	// #1
  401bac:	mov	x0, x24
  401bb0:	mov	x1, x27
  401bb4:	bl	402510 <ferror@plt+0x10e0>
  401bb8:	mov	w28, w0
  401bbc:	mov	x0, x27
  401bc0:	bl	401200 <fclose@plt>
  401bc4:	b	401894 <ferror@plt+0x464>
  401bc8:	mov	w28, wzr
  401bcc:	b	401bbc <ferror@plt+0x78c>
  401bd0:	adrp	x1, 405000 <warn@@Base+0x2038>
  401bd4:	mov	w2, #0x5                   	// #5
  401bd8:	mov	x0, xzr
  401bdc:	add	x1, x1, #0x37d
  401be0:	b	401c18 <ferror@plt+0x7e8>
  401be4:	adrp	x1, 405000 <warn@@Base+0x2038>
  401be8:	mov	w2, #0x5                   	// #5
  401bec:	mov	x0, xzr
  401bf0:	add	x1, x1, #0x3a2
  401bf4:	bl	4013b0 <dcgettext@plt>
  401bf8:	mov	x1, x24
  401bfc:	bl	402f04 <error@@Base>
  401c00:	mov	w28, #0x1                   	// #1
  401c04:	b	401bbc <ferror@plt+0x78c>
  401c08:	adrp	x1, 405000 <warn@@Base+0x2038>
  401c0c:	mov	w2, #0x5                   	// #5
  401c10:	mov	x0, xzr
  401c14:	add	x1, x1, #0x3b6
  401c18:	bl	4013b0 <dcgettext@plt>
  401c1c:	mov	x1, x24
  401c20:	bl	402f04 <error@@Base>
  401c24:	mov	w28, wzr
  401c28:	b	401bbc <ferror@plt+0x78c>
  401c2c:	ldr	w9, [x23, #916]
  401c30:	cbz	w9, 401f48 <ferror@plt+0xb18>
  401c34:	add	x8, x28, x8
  401c38:	mov	x20, xzr
  401c3c:	add	x28, x8, #0x30
  401c40:	add	x26, x0, #0x20
  401c44:	mov	x25, x22
  401c48:	ldr	x8, [x25, #1064]
  401c4c:	sub	x0, x28, #0x30
  401c50:	mov	w1, #0x4                   	// #4
  401c54:	blr	x8
  401c58:	ldr	x8, [x25, #1064]
  401c5c:	stur	x0, [x26, #-32]
  401c60:	sub	x0, x28, #0x28
  401c64:	mov	w1, #0x8                   	// #8
  401c68:	blr	x8
  401c6c:	ldr	x8, [x25, #1064]
  401c70:	stur	x0, [x26, #-16]
  401c74:	sub	x0, x28, #0x20
  401c78:	mov	w1, #0x8                   	// #8
  401c7c:	blr	x8
  401c80:	ldr	x8, [x25, #1064]
  401c84:	stur	x0, [x26, #-8]
  401c88:	sub	x0, x28, #0x18
  401c8c:	mov	w1, #0x8                   	// #8
  401c90:	blr	x8
  401c94:	ldr	x8, [x25, #1064]
  401c98:	str	x0, [x26]
  401c9c:	sub	x0, x28, #0x10
  401ca0:	mov	w1, #0x8                   	// #8
  401ca4:	blr	x8
  401ca8:	ldr	x8, [x25, #1064]
  401cac:	str	x0, [x26, #8]
  401cb0:	sub	x0, x28, #0x8
  401cb4:	mov	w1, #0x8                   	// #8
  401cb8:	blr	x8
  401cbc:	ldr	x8, [x25, #1064]
  401cc0:	str	x0, [x26, #16]
  401cc4:	sub	x0, x28, #0x2c
  401cc8:	mov	w1, #0x4                   	// #4
  401ccc:	blr	x8
  401cd0:	ldr	x8, [x25, #1064]
  401cd4:	stur	x0, [x26, #-24]
  401cd8:	mov	w1, #0x8                   	// #8
  401cdc:	mov	x0, x28
  401ce0:	blr	x8
  401ce4:	adrp	x8, 417000 <warn@@Base+0x14038>
  401ce8:	ldr	w8, [x8, #916]
  401cec:	add	x20, x20, #0x1
  401cf0:	str	x0, [x26, #24]
  401cf4:	add	x28, x28, #0x38
  401cf8:	cmp	x20, x8
  401cfc:	add	x26, x26, #0x40
  401d00:	b.cc	401c48 <ferror@plt+0x818>  // b.lo, b.ul, b.last
  401d04:	ldr	x11, [sp, #64]
  401d08:	adrp	x26, 405000 <warn@@Base+0x2038>
  401d0c:	adrp	x25, 405000 <warn@@Base+0x2038>
  401d10:	add	x26, x26, #0x104
  401d14:	add	x25, x25, #0xa5
  401d18:	cbz	w8, 401d28 <ferror@plt+0x8f8>
  401d1c:	ldr	x0, [sp, #32]
  401d20:	mov	x12, xzr
  401d24:	b	401d5c <ferror@plt+0x92c>
  401d28:	mov	w28, wzr
  401d2c:	b	401fc4 <ferror@plt+0xb94>
  401d30:	ldr	w8, [x23, #916]
  401d34:	ldr	x11, [sp, #64]
  401d38:	ldr	x0, [sp, #32]
  401d3c:	ldr	x12, [sp, #8]
  401d40:	adrp	x26, 405000 <warn@@Base+0x2038>
  401d44:	adrp	x25, 405000 <warn@@Base+0x2038>
  401d48:	add	x26, x26, #0x104
  401d4c:	add	x25, x25, #0xa5
  401d50:	add	x12, x12, #0x1
  401d54:	cmp	x12, w8, uxtw
  401d58:	b.cs	401f48 <ferror@plt+0xb18>  // b.hs, b.nlast
  401d5c:	lsl	x9, x12, #6
  401d60:	ldr	x9, [x0, x9]
  401d64:	cmp	x9, #0x4
  401d68:	b.ne	401d50 <ferror@plt+0x920>  // b.any
  401d6c:	add	x10, x0, x12, lsl #6
  401d70:	ldr	x9, [x10, #40]
  401d74:	cmp	x9, #0x1
  401d78:	b.lt	401d50 <ferror@plt+0x920>  // b.tstop
  401d7c:	ldr	x8, [x10, #16]
  401d80:	ldr	x10, [x10, #56]
  401d84:	add	x25, x11, x8
  401d88:	sub	x8, x10, #0x1
  401d8c:	str	x8, [sp, #96]
  401d90:	add	x8, x10, #0xb
  401d94:	str	x8, [sp, #24]
  401d98:	add	x8, x25, x9
  401d9c:	str	x8, [sp, #48]
  401da0:	add	x8, x9, x25
  401da4:	str	x8, [sp, #80]
  401da8:	neg	x8, x10
  401dac:	stp	x12, x10, [sp, #8]
  401db0:	str	x8, [sp, #104]
  401db4:	b	401de4 <ferror@plt+0x9b4>
  401db8:	ldr	x8, [sp, #96]
  401dbc:	ldr	x9, [sp, #56]
  401dc0:	add	x8, x9, x8
  401dc4:	ldr	x9, [sp, #88]
  401dc8:	add	x8, x8, x9
  401dcc:	ldr	x9, [sp, #104]
  401dd0:	and	x8, x8, x9
  401dd4:	add	x25, x25, x8
  401dd8:	ldr	x8, [sp, #48]
  401ddc:	cmp	x25, x8
  401de0:	b.cs	401d30 <ferror@plt+0x900>  // b.hs, b.nlast
  401de4:	ldr	x8, [sp, #80]
  401de8:	sub	x8, x8, x25
  401dec:	cmp	x8, #0xc
  401df0:	b.cc	401f94 <ferror@plt+0xb64>  // b.lo, b.ul, b.last
  401df4:	ldr	x8, [x22, #1064]
  401df8:	add	x0, x25, #0x8
  401dfc:	mov	w1, #0x4                   	// #4
  401e00:	mov	x20, x22
  401e04:	blr	x8
  401e08:	ldr	x8, [x22, #1064]
  401e0c:	str	x0, [sp, #40]
  401e10:	mov	w1, #0x4                   	// #4
  401e14:	mov	x0, x25
  401e18:	blr	x8
  401e1c:	ldr	x8, [sp, #80]
  401e20:	add	x28, x25, #0xc
  401e24:	sub	x8, x8, x28
  401e28:	cmp	x0, x8
  401e2c:	b.hi	401f94 <ferror@plt+0xb64>  // b.pmore
  401e30:	ldr	x8, [x22, #1064]
  401e34:	mov	x20, x0
  401e38:	add	x0, x25, #0x4
  401e3c:	mov	w1, #0x4                   	// #4
  401e40:	blr	x8
  401e44:	ldr	x8, [sp, #24]
  401e48:	ldr	x9, [sp, #104]
  401e4c:	str	x0, [sp, #88]
  401e50:	add	x8, x8, x20
  401e54:	and	x8, x8, x9
  401e58:	add	x26, x25, x8
  401e5c:	str	x8, [sp, #56]
  401e60:	cbz	x0, 401e80 <ferror@plt+0xa50>
  401e64:	ldr	x8, [sp, #48]
  401e68:	cmp	x26, x8
  401e6c:	b.cs	401f94 <ferror@plt+0xb64>  // b.hs, b.nlast
  401e70:	ldp	x8, x9, [sp, #80]
  401e74:	sub	x8, x8, x26
  401e78:	cmp	x9, x8
  401e7c:	b.hi	401f94 <ferror@plt+0xb64>  // b.pmore
  401e80:	cmp	x20, #0x4
  401e84:	b.ne	401db8 <ferror@plt+0x988>  // b.any
  401e88:	adrp	x1, 404000 <warn@@Base+0x1038>
  401e8c:	mov	x0, x28
  401e90:	add	x1, x1, #0xcf9
  401e94:	bl	401330 <strcmp@plt>
  401e98:	ldr	x8, [sp, #40]
  401e9c:	cmp	x8, #0x5
  401ea0:	b.ne	401db8 <ferror@plt+0x988>  // b.any
  401ea4:	cbnz	w0, 401db8 <ferror@plt+0x988>
  401ea8:	ldr	x8, [sp, #88]
  401eac:	cmp	x8, #0x8
  401eb0:	b.cc	401f94 <ferror@plt+0xb64>  // b.lo, b.ul, b.last
  401eb4:	ldr	x9, [sp, #16]
  401eb8:	ldr	x10, [sp, #88]
  401ebc:	udiv	x8, x10, x9
  401ec0:	msub	x8, x8, x9, x10
  401ec4:	cbnz	x8, 401f94 <ferror@plt+0xb64>
  401ec8:	ldr	x8, [sp, #88]
  401ecc:	str	x25, [sp, #72]
  401ed0:	add	x28, x26, x8
  401ed4:	ldr	x8, [x22, #1064]
  401ed8:	mov	w1, #0x4                   	// #4
  401edc:	mov	x0, x26
  401ee0:	mov	x25, x22
  401ee4:	blr	x8
  401ee8:	ldr	x8, [x22, #1064]
  401eec:	ldr	x25, [sp, #72]
  401ef0:	mov	x20, x0
  401ef4:	add	x0, x26, #0x4
  401ef8:	mov	w1, #0x4                   	// #4
  401efc:	blr	x8
  401f00:	add	x26, x26, #0x8
  401f04:	and	x8, x0, #0xffffffff
  401f08:	add	x9, x26, x8
  401f0c:	cmp	x9, x28
  401f10:	b.hi	401f94 <ferror@plt+0xb64>  // b.pmore
  401f14:	mov	w9, #0x2                   	// #2
  401f18:	movk	w9, #0xc000, lsl #16
  401f1c:	cmp	w20, w9
  401f20:	b.eq	401f50 <ferror@plt+0xb20>  // b.none
  401f24:	ldr	x9, [sp, #96]
  401f28:	add	x8, x8, x9
  401f2c:	ldr	x9, [sp, #104]
  401f30:	and	x8, x8, x9
  401f34:	add	x26, x26, x8
  401f38:	sub	x8, x28, x26
  401f3c:	cmp	x8, #0x7
  401f40:	b.gt	401ed4 <ferror@plt+0xaa4>
  401f44:	b	401db8 <ferror@plt+0x988>
  401f48:	mov	w28, wzr
  401f4c:	b	401fc8 <ferror@plt+0xb98>
  401f50:	cmp	w0, #0x4
  401f54:	b.ne	401f94 <ferror@plt+0xb64>  // b.any
  401f58:	ldr	x8, [x22, #1064]
  401f5c:	mov	w1, #0x4                   	// #4
  401f60:	mov	x0, x26
  401f64:	blr	x8
  401f68:	adrp	x8, 417000 <warn@@Base+0x14038>
  401f6c:	adrp	x9, 417000 <warn@@Base+0x14038>
  401f70:	ldr	w8, [x8, #832]
  401f74:	ldr	w9, [x9, #836]
  401f78:	orr	w8, w8, w0
  401f7c:	mvn	w9, w9
  401f80:	and	x1, x8, x9
  401f84:	cmp	w1, w0
  401f88:	b.ne	401fdc <ferror@plt+0xbac>  // b.any
  401f8c:	mov	w28, wzr
  401f90:	b	401fb4 <ferror@plt+0xb84>
  401f94:	adrp	x1, 405000 <warn@@Base+0x2038>
  401f98:	mov	w2, #0x5                   	// #5
  401f9c:	mov	x0, xzr
  401fa0:	add	x1, x1, #0x3ca
  401fa4:	bl	4013b0 <dcgettext@plt>
  401fa8:	mov	x1, x24
  401fac:	bl	402f04 <error@@Base>
  401fb0:	mov	w28, #0x1                   	// #1
  401fb4:	adrp	x26, 405000 <warn@@Base+0x2038>
  401fb8:	adrp	x25, 405000 <warn@@Base+0x2038>
  401fbc:	add	x26, x26, #0x104
  401fc0:	add	x25, x25, #0xa5
  401fc4:	ldr	x0, [sp, #32]
  401fc8:	bl	401360 <free@plt>
  401fcc:	ldr	x1, [sp, #184]
  401fd0:	ldr	x0, [sp, #64]
  401fd4:	bl	401380 <munmap@plt>
  401fd8:	b	401bbc <ferror@plt+0x78c>
  401fdc:	adrp	x8, 417000 <warn@@Base+0x14038>
  401fe0:	ldr	x8, [x8, #1072]
  401fe4:	mov	w2, #0x4                   	// #4
  401fe8:	mov	x0, x26
  401fec:	blr	x8
  401ff0:	mov	w28, wzr
  401ff4:	b	401fb4 <ferror@plt+0xb84>
  401ff8:	mov	w19, wzr
  401ffc:	b	402020 <ferror@plt+0xbf0>
  402000:	adrp	x1, 404000 <warn@@Base+0x1038>
  402004:	add	x1, x1, #0xd55
  402008:	mov	w2, #0x5                   	// #5
  40200c:	mov	x0, xzr
  402010:	bl	4013b0 <dcgettext@plt>
  402014:	mov	x1, x23
  402018:	bl	402f04 <error@@Base>
  40201c:	mov	w19, #0x1                   	// #1
  402020:	mov	w0, w19
  402024:	ldp	x20, x19, [sp, #352]
  402028:	ldp	x22, x21, [sp, #336]
  40202c:	ldp	x24, x23, [sp, #320]
  402030:	ldp	x26, x25, [sp, #304]
  402034:	ldp	x28, x27, [sp, #288]
  402038:	ldp	x29, x30, [sp, #272]
  40203c:	add	sp, sp, #0x170
  402040:	ret
  402044:	adrp	x8, 417000 <warn@@Base+0x14038>
  402048:	ldr	x0, [x8, #784]
  40204c:	mov	w1, #0x1                   	// #1
  402050:	bl	4023f8 <ferror@plt+0xfc8>
  402054:	adrp	x8, 417000 <warn@@Base+0x14038>
  402058:	ldr	x0, [x8, #808]
  40205c:	mov	w1, wzr
  402060:	bl	4023f8 <ferror@plt+0xfc8>
  402064:	stp	x29, x30, [sp, #-32]!
  402068:	adrp	x1, 404000 <warn@@Base+0x1038>
  40206c:	add	x1, x1, #0xc79
  402070:	str	x19, [sp, #16]
  402074:	mov	x29, sp
  402078:	mov	x19, x0
  40207c:	bl	401270 <strcasecmp@plt>
  402080:	cbz	w0, 402120 <ferror@plt+0xcf0>
  402084:	adrp	x1, 404000 <warn@@Base+0x1038>
  402088:	add	x1, x1, #0xc7e
  40208c:	mov	x0, x19
  402090:	bl	401270 <strcasecmp@plt>
  402094:	cbz	w0, 402128 <ferror@plt+0xcf8>
  402098:	adrp	x1, 404000 <warn@@Base+0x1038>
  40209c:	add	x1, x1, #0xc84
  4020a0:	mov	x0, x19
  4020a4:	bl	401270 <strcasecmp@plt>
  4020a8:	cbz	w0, 402130 <ferror@plt+0xd00>
  4020ac:	adrp	x1, 404000 <warn@@Base+0x1038>
  4020b0:	add	x1, x1, #0xc89
  4020b4:	mov	x0, x19
  4020b8:	bl	401270 <strcasecmp@plt>
  4020bc:	cbz	w0, 402138 <ferror@plt+0xd08>
  4020c0:	adrp	x1, 404000 <warn@@Base+0x1038>
  4020c4:	add	x1, x1, #0xc8e
  4020c8:	mov	x0, x19
  4020cc:	bl	401270 <strcasecmp@plt>
  4020d0:	cbz	w0, 402140 <ferror@plt+0xd10>
  4020d4:	adrp	x1, 404000 <warn@@Base+0x1038>
  4020d8:	add	x1, x1, #0xc95
  4020dc:	mov	x0, x19
  4020e0:	bl	401270 <strcasecmp@plt>
  4020e4:	cbz	w0, 402140 <ferror@plt+0xd10>
  4020e8:	adrp	x1, 404000 <warn@@Base+0x1038>
  4020ec:	add	x1, x1, #0xc9c
  4020f0:	mov	x0, x19
  4020f4:	bl	401270 <strcasecmp@plt>
  4020f8:	cbz	w0, 402144 <ferror@plt+0xd14>
  4020fc:	adrp	x1, 404000 <warn@@Base+0x1038>
  402100:	add	x1, x1, #0xca1
  402104:	mov	w2, #0x5                   	// #5
  402108:	mov	x0, xzr
  40210c:	bl	4013b0 <dcgettext@plt>
  402110:	mov	x1, x19
  402114:	bl	402f04 <error@@Base>
  402118:	mov	w0, #0xffffffff            	// #-1
  40211c:	b	402144 <ferror@plt+0xd14>
  402120:	mov	w0, #0x3                   	// #3
  402124:	b	402144 <ferror@plt+0xd14>
  402128:	mov	w0, #0x6                   	// #6
  40212c:	b	402144 <ferror@plt+0xd14>
  402130:	mov	w0, #0xb4                  	// #180
  402134:	b	402144 <ferror@plt+0xd14>
  402138:	mov	w0, #0xb5                  	// #181
  40213c:	b	402144 <ferror@plt+0xd14>
  402140:	mov	w0, #0x3e                  	// #62
  402144:	ldr	x19, [sp, #16]
  402148:	ldp	x29, x30, [sp], #32
  40214c:	ret
  402150:	stp	x29, x30, [sp, #-32]!
  402154:	adrp	x1, 404000 <warn@@Base+0x1038>
  402158:	add	x1, x1, #0xcbb
  40215c:	str	x19, [sp, #16]
  402160:	mov	x29, sp
  402164:	mov	x19, x0
  402168:	bl	401270 <strcasecmp@plt>
  40216c:	cbz	w0, 4021d0 <ferror@plt+0xda0>
  402170:	adrp	x1, 404000 <warn@@Base+0x1038>
  402174:	add	x1, x1, #0xcbf
  402178:	mov	x0, x19
  40217c:	bl	401270 <strcasecmp@plt>
  402180:	cbz	w0, 4021d8 <ferror@plt+0xda8>
  402184:	adrp	x1, 404000 <warn@@Base+0x1038>
  402188:	add	x1, x1, #0xcc4
  40218c:	mov	x0, x19
  402190:	bl	401270 <strcasecmp@plt>
  402194:	cbz	w0, 4021e0 <ferror@plt+0xdb0>
  402198:	adrp	x1, 404000 <warn@@Base+0x1038>
  40219c:	add	x1, x1, #0xc9c
  4021a0:	mov	x0, x19
  4021a4:	bl	401270 <strcasecmp@plt>
  4021a8:	cbz	w0, 4021e4 <ferror@plt+0xdb4>
  4021ac:	adrp	x1, 404000 <warn@@Base+0x1038>
  4021b0:	add	x1, x1, #0xcc8
  4021b4:	mov	w2, #0x5                   	// #5
  4021b8:	mov	x0, xzr
  4021bc:	bl	4013b0 <dcgettext@plt>
  4021c0:	mov	x1, x19
  4021c4:	bl	402f04 <error@@Base>
  4021c8:	mov	w0, #0xffffffff            	// #-1
  4021cc:	b	4021e4 <ferror@plt+0xdb4>
  4021d0:	mov	w0, #0x1                   	// #1
  4021d4:	b	4021e4 <ferror@plt+0xdb4>
  4021d8:	mov	w0, #0x2                   	// #2
  4021dc:	b	4021e4 <ferror@plt+0xdb4>
  4021e0:	mov	w0, #0x3                   	// #3
  4021e4:	ldr	x19, [sp, #16]
  4021e8:	ldp	x29, x30, [sp], #32
  4021ec:	ret
  4021f0:	stp	x29, x30, [sp, #-32]!
  4021f4:	adrp	x1, 404000 <warn@@Base+0x1038>
  4021f8:	add	x1, x1, #0xc9c
  4021fc:	str	x19, [sp, #16]
  402200:	mov	x29, sp
  402204:	mov	x19, x0
  402208:	bl	401270 <strcasecmp@plt>
  40220c:	cbz	w0, 402360 <ferror@plt+0xf30>
  402210:	adrp	x1, 404000 <warn@@Base+0x1038>
  402214:	add	x1, x1, #0xced
  402218:	mov	x0, x19
  40221c:	bl	401270 <strcasecmp@plt>
  402220:	cbz	w0, 402368 <ferror@plt+0xf38>
  402224:	adrp	x1, 404000 <warn@@Base+0x1038>
  402228:	add	x1, x1, #0xcf2
  40222c:	mov	x0, x19
  402230:	bl	401270 <strcasecmp@plt>
  402234:	cbz	w0, 402370 <ferror@plt+0xf40>
  402238:	adrp	x1, 404000 <warn@@Base+0x1038>
  40223c:	add	x1, x1, #0xcf9
  402240:	mov	x0, x19
  402244:	bl	401270 <strcasecmp@plt>
  402248:	cbz	w0, 402378 <ferror@plt+0xf48>
  40224c:	adrp	x1, 404000 <warn@@Base+0x1038>
  402250:	add	x1, x1, #0xcfd
  402254:	mov	x0, x19
  402258:	bl	401270 <strcasecmp@plt>
  40225c:	cbz	w0, 402380 <ferror@plt+0xf50>
  402260:	adrp	x1, 404000 <warn@@Base+0x1038>
  402264:	add	x1, x1, #0xd03
  402268:	mov	x0, x19
  40226c:	bl	401270 <strcasecmp@plt>
  402270:	cbz	w0, 402388 <ferror@plt+0xf58>
  402274:	adrp	x1, 404000 <warn@@Base+0x1038>
  402278:	add	x1, x1, #0xd0b
  40227c:	mov	x0, x19
  402280:	bl	401270 <strcasecmp@plt>
  402284:	cbz	w0, 402390 <ferror@plt+0xf60>
  402288:	adrp	x1, 404000 <warn@@Base+0x1038>
  40228c:	add	x1, x1, #0xd0f
  402290:	mov	x0, x19
  402294:	bl	401270 <strcasecmp@plt>
  402298:	cbz	w0, 402398 <ferror@plt+0xf68>
  40229c:	adrp	x1, 404000 <warn@@Base+0x1038>
  4022a0:	add	x1, x1, #0xd14
  4022a4:	mov	x0, x19
  4022a8:	bl	401270 <strcasecmp@plt>
  4022ac:	cbz	w0, 4023a0 <ferror@plt+0xf70>
  4022b0:	adrp	x1, 404000 <warn@@Base+0x1038>
  4022b4:	add	x1, x1, #0xd1c
  4022b8:	mov	x0, x19
  4022bc:	bl	401270 <strcasecmp@plt>
  4022c0:	cbz	w0, 4023a8 <ferror@plt+0xf78>
  4022c4:	adrp	x1, 404000 <warn@@Base+0x1038>
  4022c8:	add	x1, x1, #0xd22
  4022cc:	mov	x0, x19
  4022d0:	bl	401270 <strcasecmp@plt>
  4022d4:	cbz	w0, 4023b0 <ferror@plt+0xf80>
  4022d8:	adrp	x1, 404000 <warn@@Base+0x1038>
  4022dc:	add	x1, x1, #0xd2a
  4022e0:	mov	x0, x19
  4022e4:	bl	401270 <strcasecmp@plt>
  4022e8:	cbz	w0, 4023b8 <ferror@plt+0xf88>
  4022ec:	adrp	x1, 404000 <warn@@Base+0x1038>
  4022f0:	add	x1, x1, #0xd32
  4022f4:	mov	x0, x19
  4022f8:	bl	401270 <strcasecmp@plt>
  4022fc:	cbz	w0, 4023c0 <ferror@plt+0xf90>
  402300:	adrp	x1, 404000 <warn@@Base+0x1038>
  402304:	add	x1, x1, #0xd3a
  402308:	mov	x0, x19
  40230c:	bl	401270 <strcasecmp@plt>
  402310:	cbz	w0, 4023c8 <ferror@plt+0xf98>
  402314:	adrp	x1, 404000 <warn@@Base+0x1038>
  402318:	add	x1, x1, #0xd3e
  40231c:	mov	x0, x19
  402320:	bl	401270 <strcasecmp@plt>
  402324:	cbz	w0, 4023d0 <ferror@plt+0xfa0>
  402328:	adrp	x1, 404000 <warn@@Base+0x1038>
  40232c:	add	x1, x1, #0xd43
  402330:	mov	x0, x19
  402334:	bl	401270 <strcasecmp@plt>
  402338:	cbz	w0, 4023d8 <ferror@plt+0xfa8>
  40233c:	adrp	x1, 404000 <warn@@Base+0x1038>
  402340:	add	x1, x1, #0xcda
  402344:	mov	w2, #0x5                   	// #5
  402348:	mov	x0, xzr
  40234c:	bl	4013b0 <dcgettext@plt>
  402350:	mov	x1, x19
  402354:	bl	402f04 <error@@Base>
  402358:	mov	w0, #0xffffffff            	// #-1
  40235c:	b	4023ec <ferror@plt+0xfbc>
  402360:	mov	x8, xzr
  402364:	b	4023dc <ferror@plt+0xfac>
  402368:	mov	w8, #0x1                   	// #1
  40236c:	b	4023dc <ferror@plt+0xfac>
  402370:	mov	w8, #0x2                   	// #2
  402374:	b	4023dc <ferror@plt+0xfac>
  402378:	mov	w8, #0x3                   	// #3
  40237c:	b	4023dc <ferror@plt+0xfac>
  402380:	mov	w8, #0x4                   	// #4
  402384:	b	4023dc <ferror@plt+0xfac>
  402388:	mov	w8, #0x5                   	// #5
  40238c:	b	4023dc <ferror@plt+0xfac>
  402390:	mov	w8, #0x6                   	// #6
  402394:	b	4023dc <ferror@plt+0xfac>
  402398:	mov	w8, #0x7                   	// #7
  40239c:	b	4023dc <ferror@plt+0xfac>
  4023a0:	mov	w8, #0x8                   	// #8
  4023a4:	b	4023dc <ferror@plt+0xfac>
  4023a8:	mov	w8, #0x9                   	// #9
  4023ac:	b	4023dc <ferror@plt+0xfac>
  4023b0:	mov	w8, #0xa                   	// #10
  4023b4:	b	4023dc <ferror@plt+0xfac>
  4023b8:	mov	w8, #0xb                   	// #11
  4023bc:	b	4023dc <ferror@plt+0xfac>
  4023c0:	mov	w8, #0xc                   	// #12
  4023c4:	b	4023dc <ferror@plt+0xfac>
  4023c8:	mov	w8, #0xd                   	// #13
  4023cc:	b	4023dc <ferror@plt+0xfac>
  4023d0:	mov	w8, #0xe                   	// #14
  4023d4:	b	4023dc <ferror@plt+0xfac>
  4023d8:	mov	w8, #0xf                   	// #15
  4023dc:	adrp	x9, 404000 <warn@@Base+0x1038>
  4023e0:	lsl	x8, x8, #4
  4023e4:	add	x9, x9, #0xad8
  4023e8:	ldr	w0, [x9, x8]
  4023ec:	ldr	x19, [sp, #16]
  4023f0:	ldp	x29, x30, [sp], #32
  4023f4:	ret
  4023f8:	stp	x29, x30, [sp, #-48]!
  4023fc:	stp	x20, x19, [sp, #32]
  402400:	mov	w19, w1
  402404:	adrp	x1, 404000 <warn@@Base+0x1038>
  402408:	mov	x20, x0
  40240c:	add	x1, x1, #0xd6e
  402410:	mov	w2, #0x5                   	// #5
  402414:	mov	x0, xzr
  402418:	str	x21, [sp, #16]
  40241c:	mov	x29, sp
  402420:	bl	4013b0 <dcgettext@plt>
  402424:	adrp	x21, 417000 <warn@@Base+0x14038>
  402428:	ldr	x2, [x21, #384]
  40242c:	mov	x1, x0
  402430:	mov	x0, x20
  402434:	bl	401410 <fprintf@plt>
  402438:	adrp	x1, 404000 <warn@@Base+0x1038>
  40243c:	add	x1, x1, #0xd90
  402440:	mov	w2, #0x5                   	// #5
  402444:	mov	x0, xzr
  402448:	bl	4013b0 <dcgettext@plt>
  40244c:	mov	x1, x0
  402450:	mov	x0, x20
  402454:	bl	401410 <fprintf@plt>
  402458:	adrp	x1, 404000 <warn@@Base+0x1038>
  40245c:	add	x1, x1, #0xdb5
  402460:	mov	w2, #0x5                   	// #5
  402464:	mov	x0, xzr
  402468:	bl	4013b0 <dcgettext@plt>
  40246c:	mov	x1, x0
  402470:	mov	x0, x20
  402474:	bl	401410 <fprintf@plt>
  402478:	adrp	x1, 404000 <warn@@Base+0x1038>
  40247c:	add	x1, x1, #0xdc8
  402480:	mov	w2, #0x5                   	// #5
  402484:	mov	x0, xzr
  402488:	bl	4013b0 <dcgettext@plt>
  40248c:	mov	x1, x0
  402490:	mov	x0, x20
  402494:	bl	401410 <fprintf@plt>
  402498:	adrp	x1, 404000 <warn@@Base+0x1038>
  40249c:	add	x1, x1, #0xf3a
  4024a0:	mov	w2, #0x5                   	// #5
  4024a4:	mov	x0, xzr
  4024a8:	bl	4013b0 <dcgettext@plt>
  4024ac:	mov	x1, x0
  4024b0:	mov	x0, x20
  4024b4:	bl	401410 <fprintf@plt>
  4024b8:	adrp	x1, 404000 <warn@@Base+0x1038>
  4024bc:	add	x1, x1, #0xff5
  4024c0:	mov	w2, #0x5                   	// #5
  4024c4:	mov	x0, xzr
  4024c8:	bl	4013b0 <dcgettext@plt>
  4024cc:	ldr	x2, [x21, #384]
  4024d0:	mov	x1, x0
  4024d4:	mov	x0, x20
  4024d8:	bl	401410 <fprintf@plt>
  4024dc:	cbnz	w19, 402508 <ferror@plt+0x10d8>
  4024e0:	adrp	x1, 405000 <warn@@Base+0x2038>
  4024e4:	add	x1, x1, #0x6c
  4024e8:	mov	w2, #0x5                   	// #5
  4024ec:	mov	x0, xzr
  4024f0:	bl	4013b0 <dcgettext@plt>
  4024f4:	adrp	x2, 405000 <warn@@Base+0x2038>
  4024f8:	mov	x1, x0
  4024fc:	add	x2, x2, #0x7f
  402500:	mov	x0, x20
  402504:	bl	401410 <fprintf@plt>
  402508:	mov	w0, w19
  40250c:	bl	4011a0 <exit@plt>
  402510:	sub	sp, sp, #0x1a0
  402514:	stp	x22, x21, [sp, #384]
  402518:	stp	x20, x19, [sp, #400]
  40251c:	mov	w21, w2
  402520:	mov	x22, x1
  402524:	mov	x19, x0
  402528:	add	x0, sp, #0xa0
  40252c:	mov	x1, x19
  402530:	mov	x2, x22
  402534:	mov	w3, w21
  402538:	mov	w4, wzr
  40253c:	stp	x29, x30, [sp, #320]
  402540:	stp	x28, x27, [sp, #336]
  402544:	stp	x26, x25, [sp, #352]
  402548:	stp	x24, x23, [sp, #368]
  40254c:	add	x29, sp, #0x140
  402550:	str	xzr, [sp, #208]
  402554:	stp	xzr, xzr, [sp, #160]
  402558:	stp	xzr, xzr, [sp, #184]
  40255c:	str	xzr, [sp, #56]
  402560:	stp	xzr, xzr, [sp, #8]
  402564:	stp	xzr, xzr, [sp, #32]
  402568:	bl	40358c <warn@@Base+0x5c4>
  40256c:	cbz	w0, 402594 <ferror@plt+0x1164>
  402570:	mov	w20, #0x1                   	// #1
  402574:	ldr	x0, [sp, #16]
  402578:	cbz	x0, 402580 <ferror@plt+0x1150>
  40257c:	bl	401200 <fclose@plt>
  402580:	add	x0, sp, #0x8
  402584:	bl	403b70 <warn@@Base+0xba8>
  402588:	add	x0, sp, #0xa0
  40258c:	bl	403b70 <warn@@Base+0xba8>
  402590:	b	4025c8 <ferror@plt+0x1198>
  402594:	ldr	x1, [sp, #232]
  402598:	mov	x0, x22
  40259c:	mov	w2, wzr
  4025a0:	bl	4012e0 <fseek@plt>
  4025a4:	cbz	w0, 4025ec <ferror@plt+0x11bc>
  4025a8:	adrp	x1, 405000 <warn@@Base+0x2038>
  4025ac:	add	x1, x1, #0x168
  4025b0:	mov	w2, #0x5                   	// #5
  4025b4:	mov	x0, xzr
  4025b8:	bl	4013b0 <dcgettext@plt>
  4025bc:	mov	x1, x19
  4025c0:	bl	402f04 <error@@Base>
  4025c4:	mov	w20, #0x1                   	// #1
  4025c8:	mov	w0, w20
  4025cc:	ldp	x20, x19, [sp, #400]
  4025d0:	ldp	x22, x21, [sp, #384]
  4025d4:	ldp	x24, x23, [sp, #368]
  4025d8:	ldp	x26, x25, [sp, #352]
  4025dc:	ldp	x28, x27, [sp, #336]
  4025e0:	ldp	x29, x30, [sp, #320]
  4025e4:	add	sp, sp, #0x1a0
  4025e8:	ret
  4025ec:	add	x8, sp, #0xa0
  4025f0:	mov	w20, wzr
  4025f4:	adrp	x25, 417000 <warn@@Base+0x14038>
  4025f8:	add	x23, x8, #0x58
  4025fc:	add	x24, x8, #0x88
  402600:	str	w21, [sp, #4]
  402604:	mov	w1, #0x1                   	// #1
  402608:	mov	w2, #0x3c                  	// #60
  40260c:	mov	x0, x23
  402610:	mov	x3, x22
  402614:	bl	401350 <fread@plt>
  402618:	cmp	x0, #0x3c
  40261c:	b.ne	40277c <ferror@plt+0x134c>  // b.any
  402620:	ldrh	w8, [sp, #306]
  402624:	cmp	w8, #0xa60
  402628:	b.ne	4027a0 <ferror@plt+0x1370>  // b.any
  40262c:	ldr	x8, [sp, #232]
  402630:	mov	w2, #0xa                   	// #10
  402634:	mov	x0, x24
  402638:	mov	x1, xzr
  40263c:	add	x8, x8, #0x3c
  402640:	str	x8, [sp, #232]
  402644:	bl	401180 <strtoul@plt>
  402648:	and	x8, x0, #0x1
  40264c:	add	x8, x8, x0
  402650:	add	x0, sp, #0xa0
  402654:	add	x1, sp, #0x8
  402658:	str	x8, [x25, #840]
  40265c:	bl	403bc4 <warn@@Base+0xbfc>
  402660:	cbz	x0, 40276c <ferror@plt+0x133c>
  402664:	mov	x27, x0
  402668:	bl	401190 <strlen@plt>
  40266c:	mov	x28, x0
  402670:	add	x0, sp, #0xa0
  402674:	add	x1, sp, #0x8
  402678:	mov	x2, x27
  40267c:	bl	403f48 <warn@@Base+0xf80>
  402680:	cbz	x0, 40276c <ferror@plt+0x133c>
  402684:	mov	x26, x0
  402688:	cbz	w21, 4026b4 <ferror@plt+0x1284>
  40268c:	ldr	x8, [sp, #224]
  402690:	cbz	x8, 4026d8 <ferror@plt+0x12a8>
  402694:	ldr	x0, [sp, #16]
  402698:	add	x1, x8, #0x3c
  40269c:	mov	w2, wzr
  4026a0:	bl	4012e0 <fseek@plt>
  4026a4:	cbnz	w0, 4027c0 <ferror@plt+0x1390>
  4026a8:	ldr	x1, [sp, #16]
  4026ac:	mov	x0, x26
  4026b0:	b	4026cc <ferror@plt+0x129c>
  4026b4:	ldr	x8, [x25, #840]
  4026b8:	ldr	x9, [sp, #232]
  4026bc:	mov	x0, x26
  4026c0:	mov	x1, x22
  4026c4:	add	x8, x9, x8
  4026c8:	str	x8, [sp, #232]
  4026cc:	bl	402804 <ferror@plt+0x13d4>
  4026d0:	mov	w28, w0
  4026d4:	b	402748 <ferror@plt+0x1318>
  4026d8:	mov	x0, x19
  4026dc:	mov	x1, x27
  4026e0:	mov	x2, x28
  4026e4:	bl	403484 <warn@@Base+0x4bc>
  4026e8:	cbz	x0, 402570 <ferror@plt+0x1140>
  4026ec:	adrp	x1, 405000 <warn@@Base+0x2038>
  4026f0:	add	x1, x1, #0xa5
  4026f4:	mov	x27, x0
  4026f8:	mov	x21, x19
  4026fc:	mov	x19, x23
  402700:	mov	x23, x24
  402704:	mov	x24, x25
  402708:	bl	401210 <fopen@plt>
  40270c:	cbz	x0, 4027e0 <ferror@plt+0x13b0>
  402710:	mov	x25, x0
  402714:	mov	x0, x26
  402718:	mov	x1, x25
  40271c:	bl	402804 <ferror@plt+0x13d4>
  402720:	mov	w28, w0
  402724:	mov	x0, x25
  402728:	bl	401200 <fclose@plt>
  40272c:	mov	x0, x27
  402730:	bl	401360 <free@plt>
  402734:	mov	x25, x24
  402738:	mov	x24, x23
  40273c:	mov	x23, x19
  402740:	mov	x19, x21
  402744:	ldr	w21, [sp, #4]
  402748:	mov	x0, x26
  40274c:	orr	w20, w28, w20
  402750:	bl	401360 <free@plt>
  402754:	ldr	x1, [sp, #232]
  402758:	mov	x0, x22
  40275c:	mov	w2, wzr
  402760:	bl	4012e0 <fseek@plt>
  402764:	cbz	w0, 402604 <ferror@plt+0x11d4>
  402768:	b	4025a8 <ferror@plt+0x1178>
  40276c:	adrp	x1, 405000 <warn@@Base+0x2038>
  402770:	add	x1, x1, #0x1e2
  402774:	mov	w2, #0x5                   	// #5
  402778:	b	402790 <ferror@plt+0x1360>
  40277c:	cbz	x0, 402574 <ferror@plt+0x1144>
  402780:	adrp	x1, 405000 <warn@@Base+0x2038>
  402784:	add	x1, x1, #0x193
  402788:	mov	w2, #0x5                   	// #5
  40278c:	mov	x0, xzr
  402790:	bl	4013b0 <dcgettext@plt>
  402794:	mov	x1, x19
  402798:	bl	402f04 <error@@Base>
  40279c:	b	402570 <ferror@plt+0x1140>
  4027a0:	adrp	x1, 405000 <warn@@Base+0x2038>
  4027a4:	add	x1, x1, #0x1b9
  4027a8:	mov	w2, #0x5                   	// #5
  4027ac:	mov	x0, xzr
  4027b0:	bl	4013b0 <dcgettext@plt>
  4027b4:	ldr	x1, [sp, #160]
  4027b8:	bl	402f04 <error@@Base>
  4027bc:	b	402570 <ferror@plt+0x1140>
  4027c0:	adrp	x1, 405000 <warn@@Base+0x2038>
  4027c4:	add	x1, x1, #0x1fd
  4027c8:	mov	w2, #0x5                   	// #5
  4027cc:	mov	x0, xzr
  4027d0:	bl	4013b0 <dcgettext@plt>
  4027d4:	ldr	x1, [sp, #8]
  4027d8:	bl	402f04 <error@@Base>
  4027dc:	b	402570 <ferror@plt+0x1140>
  4027e0:	adrp	x1, 405000 <warn@@Base+0x2038>
  4027e4:	add	x1, x1, #0xa9
  4027e8:	mov	w2, #0x5                   	// #5
  4027ec:	bl	4013b0 <dcgettext@plt>
  4027f0:	mov	x1, x27
  4027f4:	bl	402f04 <error@@Base>
  4027f8:	mov	x0, x27
  4027fc:	bl	401360 <free@plt>
  402800:	b	402570 <ferror@plt+0x1140>
  402804:	stp	x29, x30, [sp, #-80]!
  402808:	stp	x20, x19, [sp, #64]
  40280c:	mov	x19, x0
  402810:	mov	x0, x1
  402814:	str	x25, [sp, #16]
  402818:	stp	x24, x23, [sp, #32]
  40281c:	stp	x22, x21, [sp, #48]
  402820:	mov	x29, sp
  402824:	mov	x20, x1
  402828:	bl	4011c0 <ftell@plt>
  40282c:	adrp	x22, 417000 <warn@@Base+0x14038>
  402830:	add	x22, x22, #0x350
  402834:	mov	x21, x0
  402838:	mov	w1, #0x10                  	// #16
  40283c:	mov	w2, #0x1                   	// #1
  402840:	mov	x0, x22
  402844:	mov	x3, x20
  402848:	bl	401350 <fread@plt>
  40284c:	cmp	x0, #0x1
  402850:	b.ne	402b98 <ferror@plt+0x1768>  // b.any
  402854:	ldrb	w8, [x22]
  402858:	cmp	w8, #0x7f
  40285c:	b.ne	402b98 <ferror@plt+0x1768>  // b.any
  402860:	ldrb	w8, [x22, #1]
  402864:	cmp	w8, #0x45
  402868:	b.ne	402b98 <ferror@plt+0x1768>  // b.any
  40286c:	ldrb	w8, [x22, #2]
  402870:	cmp	w8, #0x4c
  402874:	b.ne	402b98 <ferror@plt+0x1768>  // b.any
  402878:	ldrb	w8, [x22, #3]
  40287c:	cmp	w8, #0x46
  402880:	b.ne	402b98 <ferror@plt+0x1768>  // b.any
  402884:	adrp	x8, 417000 <warn@@Base+0x14038>
  402888:	add	x8, x8, #0x354
  40288c:	ldrb	w13, [x8, #1]
  402890:	ldrb	w8, [x8]
  402894:	adrp	x9, 403000 <warn@@Base+0x38>
  402898:	adrp	x10, 403000 <warn@@Base+0x38>
  40289c:	adrp	x11, 403000 <warn@@Base+0x38>
  4028a0:	adrp	x12, 403000 <warn@@Base+0x38>
  4028a4:	add	x9, x9, #0x1b0
  4028a8:	add	x10, x10, #0x28c
  4028ac:	add	x11, x11, #0x8c
  4028b0:	add	x12, x12, #0x128
  4028b4:	cmp	w13, #0x2
  4028b8:	adrp	x24, 417000 <warn@@Base+0x14038>
  4028bc:	adrp	x23, 417000 <warn@@Base+0x14038>
  4028c0:	csel	x9, x10, x9, eq  // eq = none
  4028c4:	csel	x10, x12, x11, eq  // eq = none
  4028c8:	cmp	w8, #0x2
  4028cc:	str	x9, [x24, #1064]
  4028d0:	str	x10, [x23, #1072]
  4028d4:	b.eq	402a04 <ferror@plt+0x15d4>  // b.none
  4028d8:	cmp	w8, #0x1
  4028dc:	b.ne	402b98 <ferror@plt+0x1768>  // b.any
  4028e0:	adrp	x0, 417000 <warn@@Base+0x14038>
  4028e4:	add	x0, x0, #0x3b8
  4028e8:	mov	w1, #0x24                  	// #36
  4028ec:	mov	w2, #0x1                   	// #1
  4028f0:	mov	x3, x20
  4028f4:	bl	401350 <fread@plt>
  4028f8:	cmp	x0, #0x1
  4028fc:	b.ne	402b98 <ferror@plt+0x1768>  // b.any
  402900:	ldr	x8, [x24, #1064]
  402904:	adrp	x25, 417000 <warn@@Base+0x14038>
  402908:	add	x25, x25, #0x3a8
  40290c:	add	x0, x25, #0x10
  402910:	mov	w1, #0x2                   	// #2
  402914:	blr	x8
  402918:	ldr	x8, [x24, #1064]
  40291c:	strh	w0, [x22, #56]
  402920:	add	x0, x25, #0x12
  402924:	mov	w1, #0x2                   	// #2
  402928:	blr	x8
  40292c:	ldr	x8, [x24, #1064]
  402930:	strh	w0, [x22, #58]
  402934:	add	x0, x25, #0x14
  402938:	mov	w1, #0x4                   	// #4
  40293c:	blr	x8
  402940:	ldr	x8, [x24, #1064]
  402944:	str	x0, [x22, #40]
  402948:	add	x0, x25, #0x18
  40294c:	mov	w1, #0x4                   	// #4
  402950:	blr	x8
  402954:	ldr	x8, [x24, #1064]
  402958:	str	x0, [x22, #16]
  40295c:	add	x0, x25, #0x1c
  402960:	mov	w1, #0x4                   	// #4
  402964:	blr	x8
  402968:	ldr	x8, [x24, #1064]
  40296c:	str	x0, [x22, #24]
  402970:	add	x0, x25, #0x20
  402974:	mov	w1, #0x4                   	// #4
  402978:	blr	x8
  40297c:	ldr	x8, [x24, #1064]
  402980:	str	x0, [x22, #32]
  402984:	add	x0, x25, #0x24
  402988:	mov	w1, #0x4                   	// #4
  40298c:	blr	x8
  402990:	ldr	x8, [x24, #1064]
  402994:	str	x0, [x22, #48]
  402998:	add	x0, x25, #0x28
  40299c:	mov	w1, #0x2                   	// #2
  4029a0:	blr	x8
  4029a4:	ldr	x8, [x24, #1064]
  4029a8:	str	w0, [x22, #60]
  4029ac:	add	x0, x25, #0x2a
  4029b0:	mov	w1, #0x2                   	// #2
  4029b4:	blr	x8
  4029b8:	ldr	x8, [x24, #1064]
  4029bc:	str	w0, [x22, #64]
  4029c0:	add	x0, x25, #0x2c
  4029c4:	mov	w1, #0x2                   	// #2
  4029c8:	blr	x8
  4029cc:	ldr	x8, [x24, #1064]
  4029d0:	str	w0, [x22, #68]
  4029d4:	add	x0, x25, #0x2e
  4029d8:	mov	w1, #0x2                   	// #2
  4029dc:	blr	x8
  4029e0:	ldr	x8, [x24, #1064]
  4029e4:	str	w0, [x22, #72]
  4029e8:	add	x0, x25, #0x30
  4029ec:	mov	w1, #0x2                   	// #2
  4029f0:	blr	x8
  4029f4:	ldr	x8, [x24, #1064]
  4029f8:	str	w0, [x22, #76]
  4029fc:	add	x0, x25, #0x32
  402a00:	b	402b24 <ferror@plt+0x16f4>
  402a04:	adrp	x0, 417000 <warn@@Base+0x14038>
  402a08:	add	x0, x0, #0x3ec
  402a0c:	mov	w1, #0x30                  	// #48
  402a10:	mov	w2, #0x1                   	// #1
  402a14:	mov	x3, x20
  402a18:	bl	401350 <fread@plt>
  402a1c:	cmp	x0, #0x1
  402a20:	b.ne	402b98 <ferror@plt+0x1768>  // b.any
  402a24:	ldr	x8, [x24, #1064]
  402a28:	adrp	x25, 417000 <warn@@Base+0x14038>
  402a2c:	add	x25, x25, #0x3dc
  402a30:	add	x0, x25, #0x10
  402a34:	mov	w1, #0x2                   	// #2
  402a38:	blr	x8
  402a3c:	ldr	x8, [x24, #1064]
  402a40:	strh	w0, [x22, #56]
  402a44:	add	x0, x25, #0x12
  402a48:	mov	w1, #0x2                   	// #2
  402a4c:	blr	x8
  402a50:	ldr	x8, [x24, #1064]
  402a54:	strh	w0, [x22, #58]
  402a58:	add	x0, x25, #0x14
  402a5c:	mov	w1, #0x4                   	// #4
  402a60:	blr	x8
  402a64:	ldr	x8, [x24, #1064]
  402a68:	str	x0, [x22, #40]
  402a6c:	add	x0, x25, #0x18
  402a70:	mov	w1, #0x8                   	// #8
  402a74:	blr	x8
  402a78:	ldr	x8, [x24, #1064]
  402a7c:	str	x0, [x22, #16]
  402a80:	add	x0, x25, #0x20
  402a84:	mov	w1, #0x8                   	// #8
  402a88:	blr	x8
  402a8c:	ldr	x8, [x24, #1064]
  402a90:	str	x0, [x22, #24]
  402a94:	add	x0, x25, #0x28
  402a98:	mov	w1, #0x8                   	// #8
  402a9c:	blr	x8
  402aa0:	ldr	x8, [x24, #1064]
  402aa4:	str	x0, [x22, #32]
  402aa8:	add	x0, x25, #0x30
  402aac:	mov	w1, #0x4                   	// #4
  402ab0:	blr	x8
  402ab4:	ldr	x8, [x24, #1064]
  402ab8:	str	x0, [x22, #48]
  402abc:	add	x0, x25, #0x34
  402ac0:	mov	w1, #0x2                   	// #2
  402ac4:	blr	x8
  402ac8:	ldr	x8, [x24, #1064]
  402acc:	str	w0, [x22, #60]
  402ad0:	add	x0, x25, #0x36
  402ad4:	mov	w1, #0x2                   	// #2
  402ad8:	blr	x8
  402adc:	ldr	x8, [x24, #1064]
  402ae0:	str	w0, [x22, #64]
  402ae4:	add	x0, x25, #0x38
  402ae8:	mov	w1, #0x2                   	// #2
  402aec:	blr	x8
  402af0:	ldr	x8, [x24, #1064]
  402af4:	str	w0, [x22, #68]
  402af8:	add	x0, x25, #0x3a
  402afc:	mov	w1, #0x2                   	// #2
  402b00:	blr	x8
  402b04:	ldr	x8, [x24, #1064]
  402b08:	str	w0, [x22, #72]
  402b0c:	add	x0, x25, #0x3c
  402b10:	mov	w1, #0x2                   	// #2
  402b14:	blr	x8
  402b18:	ldr	x8, [x24, #1064]
  402b1c:	str	w0, [x22, #76]
  402b20:	add	x0, x25, #0x3e
  402b24:	mov	w1, #0x2                   	// #2
  402b28:	blr	x8
  402b2c:	ldr	q0, [x22]
  402b30:	str	w0, [x22, #80]
  402b34:	mov	x0, x20
  402b38:	mov	x1, x21
  402b3c:	mov	w2, wzr
  402b40:	str	q0, [x25]
  402b44:	bl	4012e0 <fseek@plt>
  402b48:	cbz	w0, 402b68 <ferror@plt+0x1738>
  402b4c:	adrp	x1, 405000 <warn@@Base+0x2038>
  402b50:	add	x1, x1, #0x242
  402b54:	mov	w2, #0x5                   	// #5
  402b58:	mov	x0, xzr
  402b5c:	bl	4013b0 <dcgettext@plt>
  402b60:	mov	x1, x19
  402b64:	bl	402f04 <error@@Base>
  402b68:	adrp	x21, 417000 <warn@@Base+0x14038>
  402b6c:	ldrb	w8, [x21, #854]
  402b70:	cmp	w8, #0x1
  402b74:	b.ne	402bd4 <ferror@plt+0x17a4>  // b.any
  402b78:	adrp	x8, 417000 <warn@@Base+0x14038>
  402b7c:	adrp	x9, 417000 <warn@@Base+0x14038>
  402b80:	ldrsw	x1, [x8, #752]
  402b84:	ldrh	w22, [x9, #906]
  402b88:	cmp	w1, w22
  402b8c:	b.ne	402c00 <ferror@plt+0x17d0>  // b.any
  402b90:	mov	w20, wzr
  402b94:	b	402bb8 <ferror@plt+0x1788>
  402b98:	adrp	x1, 405000 <warn@@Base+0x2038>
  402b9c:	add	x1, x1, #0x223
  402ba0:	mov	w2, #0x5                   	// #5
  402ba4:	mov	x0, xzr
  402ba8:	bl	4013b0 <dcgettext@plt>
  402bac:	mov	x1, x19
  402bb0:	bl	402f04 <error@@Base>
  402bb4:	mov	w20, #0x1                   	// #1
  402bb8:	mov	w0, w20
  402bbc:	ldp	x20, x19, [sp, #64]
  402bc0:	ldp	x22, x21, [sp, #48]
  402bc4:	ldp	x24, x23, [sp, #32]
  402bc8:	ldr	x25, [sp, #16]
  402bcc:	ldp	x29, x30, [sp], #80
  402bd0:	ret
  402bd4:	adrp	x1, 405000 <warn@@Base+0x2038>
  402bd8:	add	x1, x1, #0x264
  402bdc:	mov	w2, #0x5                   	// #5
  402be0:	mov	x0, xzr
  402be4:	bl	4013b0 <dcgettext@plt>
  402be8:	ldrb	w2, [x21, #854]
  402bec:	mov	w3, #0x1                   	// #1
  402bf0:	mov	x1, x19
  402bf4:	mov	w20, #0x1                   	// #1
  402bf8:	bl	402f04 <error@@Base>
  402bfc:	b	402bb8 <ferror@plt+0x1788>
  402c00:	adrp	x24, 417000 <warn@@Base+0x14038>
  402c04:	ldr	w8, [x24, #748]
  402c08:	adrp	x9, 417000 <warn@@Base+0x14038>
  402c0c:	ldrb	w21, [x9, #852]
  402c10:	cmn	w8, #0x1
  402c14:	b.ne	402c5c <ferror@plt+0x182c>  // b.any
  402c18:	cmp	w22, #0x3d
  402c1c:	b.gt	402c3c <ferror@plt+0x180c>
  402c20:	cbz	w22, 402c54 <ferror@plt+0x1824>
  402c24:	cmp	w22, #0x3
  402c28:	mov	w8, #0x1                   	// #1
  402c2c:	b.eq	402c58 <ferror@plt+0x1828>  // b.none
  402c30:	cmp	w22, #0x6
  402c34:	b.eq	402c58 <ferror@plt+0x1828>  // b.none
  402c38:	b	402c54 <ferror@plt+0x1824>
  402c3c:	sub	w8, w22, #0xb4
  402c40:	cmp	w8, #0x2
  402c44:	b.cs	402c50 <ferror@plt+0x1820>  // b.hs, b.nlast
  402c48:	mov	w8, #0x2                   	// #2
  402c4c:	b	402c58 <ferror@plt+0x1828>
  402c50:	cmp	w22, #0x3e
  402c54:	mov	w8, #0x3                   	// #3
  402c58:	str	w8, [x24, #748]
  402c5c:	cmp	w8, #0x3
  402c60:	b.eq	402c88 <ferror@plt+0x1858>  // b.none
  402c64:	cmp	w8, w21
  402c68:	b.eq	402c88 <ferror@plt+0x1858>  // b.none
  402c6c:	adrp	x1, 405000 <warn@@Base+0x2038>
  402c70:	add	x1, x1, #0x28e
  402c74:	mov	w2, #0x5                   	// #5
  402c78:	mov	x0, xzr
  402c7c:	bl	4013b0 <dcgettext@plt>
  402c80:	ldr	w3, [x24, #748]
  402c84:	b	402cb8 <ferror@plt+0x1888>
  402c88:	adrp	x24, 417000 <warn@@Base+0x14038>
  402c8c:	ldr	w8, [x24, #756]
  402c90:	cmp	w8, #0x3
  402c94:	b.eq	402cc8 <ferror@plt+0x1898>  // b.none
  402c98:	cmp	w8, w21
  402c9c:	b.eq	402cc8 <ferror@plt+0x1898>  // b.none
  402ca0:	adrp	x1, 405000 <warn@@Base+0x2038>
  402ca4:	add	x1, x1, #0x2ba
  402ca8:	mov	w2, #0x5                   	// #5
  402cac:	mov	x0, xzr
  402cb0:	bl	4013b0 <dcgettext@plt>
  402cb4:	ldr	w3, [x24, #756]
  402cb8:	mov	x1, x19
  402cbc:	mov	w2, w21
  402cc0:	bl	402f04 <error@@Base>
  402cc4:	b	402bb4 <ferror@plt+0x1784>
  402cc8:	adrp	x24, 417000 <warn@@Base+0x14038>
  402ccc:	ldr	w8, [x24, #744]
  402cd0:	cmn	w8, #0x1
  402cd4:	b.eq	402cfc <ferror@plt+0x18cc>  // b.none
  402cd8:	cmp	w8, w22
  402cdc:	b.eq	402cfc <ferror@plt+0x18cc>  // b.none
  402ce0:	adrp	x1, 405000 <warn@@Base+0x2038>
  402ce4:	add	x1, x1, #0x2e7
  402ce8:	mov	w2, #0x5                   	// #5
  402cec:	mov	x0, xzr
  402cf0:	bl	4013b0 <dcgettext@plt>
  402cf4:	ldr	w3, [x24, #744]
  402cf8:	b	402d70 <ferror@plt+0x1940>
  402cfc:	adrp	x24, 417000 <warn@@Base+0x14038>
  402d00:	ldr	w8, [x24, #760]
  402d04:	cmn	w8, #0x1
  402d08:	b.eq	402d38 <ferror@plt+0x1908>  // b.none
  402d0c:	adrp	x9, 417000 <warn@@Base+0x14038>
  402d10:	ldrh	w22, [x9, #904]
  402d14:	cmp	w8, w22
  402d18:	b.eq	402d38 <ferror@plt+0x1908>  // b.none
  402d1c:	adrp	x1, 405000 <warn@@Base+0x2038>
  402d20:	add	x1, x1, #0x30e
  402d24:	mov	w2, #0x5                   	// #5
  402d28:	mov	x0, xzr
  402d2c:	bl	4013b0 <dcgettext@plt>
  402d30:	ldr	w3, [x24, #760]
  402d34:	b	402d70 <ferror@plt+0x1940>
  402d38:	adrp	x24, 417000 <warn@@Base+0x14038>
  402d3c:	ldr	w8, [x24, #768]
  402d40:	cmn	w8, #0x1
  402d44:	b.eq	402d80 <ferror@plt+0x1950>  // b.none
  402d48:	adrp	x9, 417000 <warn@@Base+0x14038>
  402d4c:	ldrb	w22, [x9, #855]
  402d50:	cmp	w8, w22
  402d54:	b.eq	402d80 <ferror@plt+0x1950>  // b.none
  402d58:	adrp	x1, 405000 <warn@@Base+0x2038>
  402d5c:	add	x1, x1, #0x332
  402d60:	mov	w2, #0x5                   	// #5
  402d64:	mov	x0, xzr
  402d68:	bl	4013b0 <dcgettext@plt>
  402d6c:	ldr	w3, [x24, #768]
  402d70:	mov	x1, x19
  402d74:	mov	w2, w22
  402d78:	bl	402f04 <error@@Base>
  402d7c:	b	402bb4 <ferror@plt+0x1784>
  402d80:	cmp	w21, #0x1
  402d84:	b.eq	402df8 <ferror@plt+0x19c8>  // b.none
  402d88:	cmp	w21, #0x2
  402d8c:	b.ne	402ea8 <ferror@plt+0x1a78>  // b.any
  402d90:	cmn	w1, #0x1
  402d94:	b.eq	402dac <ferror@plt+0x197c>  // b.none
  402d98:	ldr	x8, [x23, #1072]
  402d9c:	adrp	x0, 417000 <warn@@Base+0x14038>
  402da0:	add	x0, x0, #0x3ee
  402da4:	mov	w2, #0x2                   	// #2
  402da8:	blr	x8
  402dac:	adrp	x8, 417000 <warn@@Base+0x14038>
  402db0:	ldrsw	x1, [x8, #764]
  402db4:	cmn	w1, #0x1
  402db8:	b.eq	402dd0 <ferror@plt+0x19a0>  // b.none
  402dbc:	ldr	x8, [x23, #1072]
  402dc0:	adrp	x0, 417000 <warn@@Base+0x14038>
  402dc4:	add	x0, x0, #0x3ec
  402dc8:	mov	w2, #0x2                   	// #2
  402dcc:	blr	x8
  402dd0:	adrp	x8, 417000 <warn@@Base+0x14038>
  402dd4:	ldr	w8, [x8, #772]
  402dd8:	cmn	w8, #0x1
  402ddc:	b.eq	402de8 <ferror@plt+0x19b8>  // b.none
  402de0:	adrp	x9, 417000 <warn@@Base+0x14038>
  402de4:	strb	w8, [x9, #995]
  402de8:	adrp	x0, 417000 <warn@@Base+0x14038>
  402dec:	add	x0, x0, #0x3dc
  402df0:	mov	w1, #0x40                  	// #64
  402df4:	b	402e5c <ferror@plt+0x1a2c>
  402df8:	cmn	w1, #0x1
  402dfc:	b.eq	402e14 <ferror@plt+0x19e4>  // b.none
  402e00:	ldr	x8, [x23, #1072]
  402e04:	adrp	x0, 417000 <warn@@Base+0x14038>
  402e08:	add	x0, x0, #0x3ba
  402e0c:	mov	w2, #0x2                   	// #2
  402e10:	blr	x8
  402e14:	adrp	x8, 417000 <warn@@Base+0x14038>
  402e18:	ldrsw	x1, [x8, #764]
  402e1c:	cmn	w1, #0x1
  402e20:	b.eq	402e38 <ferror@plt+0x1a08>  // b.none
  402e24:	ldr	x8, [x23, #1072]
  402e28:	adrp	x0, 417000 <warn@@Base+0x14038>
  402e2c:	add	x0, x0, #0x3b8
  402e30:	mov	w2, #0x2                   	// #2
  402e34:	blr	x8
  402e38:	adrp	x8, 417000 <warn@@Base+0x14038>
  402e3c:	ldr	w8, [x8, #772]
  402e40:	cmn	w8, #0x1
  402e44:	b.eq	402e50 <ferror@plt+0x1a20>  // b.none
  402e48:	adrp	x9, 417000 <warn@@Base+0x14038>
  402e4c:	strb	w8, [x9, #943]
  402e50:	adrp	x0, 417000 <warn@@Base+0x14038>
  402e54:	add	x0, x0, #0x3a8
  402e58:	mov	w1, #0x34                  	// #52
  402e5c:	mov	w2, #0x1                   	// #1
  402e60:	mov	x3, x20
  402e64:	bl	401370 <fwrite@plt>
  402e68:	cmp	x0, #0x1
  402e6c:	b.eq	402b90 <ferror@plt+0x1760>  // b.none
  402e70:	adrp	x1, 405000 <warn@@Base+0x2038>
  402e74:	add	x1, x1, #0x358
  402e78:	mov	w2, #0x5                   	// #5
  402e7c:	mov	x0, xzr
  402e80:	bl	4013b0 <dcgettext@plt>
  402e84:	mov	x20, x0
  402e88:	bl	4013f0 <__errno_location@plt>
  402e8c:	ldr	w0, [x0]
  402e90:	bl	4012c0 <strerror@plt>
  402e94:	mov	x2, x0
  402e98:	mov	x0, x20
  402e9c:	mov	x1, x19
  402ea0:	bl	402f04 <error@@Base>
  402ea4:	b	402bb4 <ferror@plt+0x1784>
  402ea8:	bl	4012f0 <abort@plt>
  402eac:	stp	x29, x30, [sp, #-16]!
  402eb0:	mov	x1, x0
  402eb4:	adrp	x0, 405000 <warn@@Base+0x2038>
  402eb8:	adrp	x2, 405000 <warn@@Base+0x2038>
  402ebc:	add	x0, x0, #0x3e7
  402ec0:	add	x2, x2, #0x3f2
  402ec4:	mov	x29, sp
  402ec8:	bl	4013d0 <printf@plt>
  402ecc:	adrp	x1, 405000 <warn@@Base+0x2038>
  402ed0:	add	x1, x1, #0x406
  402ed4:	mov	w2, #0x5                   	// #5
  402ed8:	mov	x0, xzr
  402edc:	bl	4013b0 <dcgettext@plt>
  402ee0:	bl	4013d0 <printf@plt>
  402ee4:	adrp	x1, 405000 <warn@@Base+0x2038>
  402ee8:	add	x1, x1, #0x439
  402eec:	mov	w2, #0x5                   	// #5
  402ef0:	mov	x0, xzr
  402ef4:	bl	4013b0 <dcgettext@plt>
  402ef8:	bl	4013d0 <printf@plt>
  402efc:	mov	w0, wzr
  402f00:	bl	4011a0 <exit@plt>

0000000000402f04 <error@@Base>:
  402f04:	sub	sp, sp, #0x130
  402f08:	adrp	x8, 417000 <warn@@Base+0x14038>
  402f0c:	stp	x20, x19, [sp, #288]
  402f10:	mov	x19, x0
  402f14:	ldr	x0, [x8, #808]
  402f18:	stp	x29, x30, [sp, #256]
  402f1c:	add	x29, sp, #0x100
  402f20:	stp	x28, x21, [sp, #272]
  402f24:	stp	x1, x2, [x29, #-120]
  402f28:	stp	x3, x4, [x29, #-104]
  402f2c:	stp	x5, x6, [x29, #-88]
  402f30:	stur	x7, [x29, #-72]
  402f34:	stp	q0, q1, [sp]
  402f38:	stp	q2, q3, [sp, #32]
  402f3c:	stp	q4, q5, [sp, #64]
  402f40:	stp	q6, q7, [sp, #96]
  402f44:	bl	401390 <fflush@plt>
  402f48:	sub	x9, x29, #0x78
  402f4c:	adrp	x21, 417000 <warn@@Base+0x14038>
  402f50:	add	x8, x29, #0x30
  402f54:	add	x9, x9, #0x38
  402f58:	ldr	x20, [x21, #784]
  402f5c:	mov	x10, sp
  402f60:	stp	x8, x9, [x29, #-32]
  402f64:	mov	x8, #0xffffffffffffffc8    	// #-56
  402f68:	adrp	x1, 405000 <warn@@Base+0x2038>
  402f6c:	add	x10, x10, #0x80
  402f70:	movk	x8, #0xff80, lsl #32
  402f74:	add	x1, x1, #0x525
  402f78:	mov	w2, #0x5                   	// #5
  402f7c:	mov	x0, xzr
  402f80:	stp	x10, x8, [x29, #-16]
  402f84:	bl	4013b0 <dcgettext@plt>
  402f88:	adrp	x8, 417000 <warn@@Base+0x14038>
  402f8c:	ldr	x2, [x8, #384]
  402f90:	mov	x1, x0
  402f94:	mov	x0, x20
  402f98:	bl	401410 <fprintf@plt>
  402f9c:	ldp	q0, q1, [x29, #-32]
  402fa0:	ldr	x0, [x21, #784]
  402fa4:	sub	x2, x29, #0x40
  402fa8:	mov	x1, x19
  402fac:	stp	q0, q1, [x29, #-64]
  402fb0:	bl	4013c0 <vfprintf@plt>
  402fb4:	ldp	x20, x19, [sp, #288]
  402fb8:	ldp	x28, x21, [sp, #272]
  402fbc:	ldp	x29, x30, [sp, #256]
  402fc0:	add	sp, sp, #0x130
  402fc4:	ret

0000000000402fc8 <warn@@Base>:
  402fc8:	sub	sp, sp, #0x130
  402fcc:	adrp	x8, 417000 <warn@@Base+0x14038>
  402fd0:	stp	x20, x19, [sp, #288]
  402fd4:	mov	x19, x0
  402fd8:	ldr	x0, [x8, #808]
  402fdc:	stp	x29, x30, [sp, #256]
  402fe0:	add	x29, sp, #0x100
  402fe4:	stp	x28, x21, [sp, #272]
  402fe8:	stp	x1, x2, [x29, #-120]
  402fec:	stp	x3, x4, [x29, #-104]
  402ff0:	stp	x5, x6, [x29, #-88]
  402ff4:	stur	x7, [x29, #-72]
  402ff8:	stp	q0, q1, [sp]
  402ffc:	stp	q2, q3, [sp, #32]
  403000:	stp	q4, q5, [sp, #64]
  403004:	stp	q6, q7, [sp, #96]
  403008:	bl	401390 <fflush@plt>
  40300c:	sub	x9, x29, #0x78
  403010:	adrp	x21, 417000 <warn@@Base+0x14038>
  403014:	add	x8, x29, #0x30
  403018:	add	x9, x9, #0x38
  40301c:	ldr	x20, [x21, #784]
  403020:	mov	x10, sp
  403024:	stp	x8, x9, [x29, #-32]
  403028:	mov	x8, #0xffffffffffffffc8    	// #-56
  40302c:	adrp	x1, 405000 <warn@@Base+0x2038>
  403030:	add	x10, x10, #0x80
  403034:	movk	x8, #0xff80, lsl #32
  403038:	add	x1, x1, #0x531
  40303c:	mov	w2, #0x5                   	// #5
  403040:	mov	x0, xzr
  403044:	stp	x10, x8, [x29, #-16]
  403048:	bl	4013b0 <dcgettext@plt>
  40304c:	adrp	x8, 417000 <warn@@Base+0x14038>
  403050:	ldr	x2, [x8, #384]
  403054:	mov	x1, x0
  403058:	mov	x0, x20
  40305c:	bl	401410 <fprintf@plt>
  403060:	ldp	q0, q1, [x29, #-32]
  403064:	ldr	x0, [x21, #784]
  403068:	sub	x2, x29, #0x40
  40306c:	mov	x1, x19
  403070:	stp	q0, q1, [x29, #-64]
  403074:	bl	4013c0 <vfprintf@plt>
  403078:	ldp	x20, x19, [sp, #288]
  40307c:	ldp	x28, x21, [sp, #272]
  403080:	ldp	x29, x30, [sp, #256]
  403084:	add	sp, sp, #0x130
  403088:	ret
  40308c:	stp	x29, x30, [sp, #-32]!
  403090:	sub	w8, w2, #0x1
  403094:	cmp	w8, #0x7
  403098:	str	x19, [sp, #16]
  40309c:	mov	x29, sp
  4030a0:	b.hi	403104 <warn@@Base+0x13c>  // b.pmore
  4030a4:	adrp	x9, 405000 <warn@@Base+0x2038>
  4030a8:	add	x9, x9, #0x4fd
  4030ac:	adr	x10, 4030bc <warn@@Base+0xf4>
  4030b0:	ldrb	w11, [x9, x8]
  4030b4:	add	x10, x10, x11, lsl #2
  4030b8:	br	x10
  4030bc:	lsr	x8, x1, #32
  4030c0:	lsr	x9, x1, #48
  4030c4:	lsr	x10, x1, #56
  4030c8:	lsr	x11, x1, #40
  4030cc:	strb	w10, [x0, #7]
  4030d0:	strb	w9, [x0, #6]
  4030d4:	strb	w11, [x0, #5]
  4030d8:	strb	w8, [x0, #4]
  4030dc:	lsr	x8, x1, #24
  4030e0:	strb	w8, [x0, #3]
  4030e4:	lsr	x8, x1, #16
  4030e8:	strb	w8, [x0, #2]
  4030ec:	lsr	x8, x1, #8
  4030f0:	strb	w8, [x0, #1]
  4030f4:	ldr	x19, [sp, #16]
  4030f8:	strb	w1, [x0]
  4030fc:	ldp	x29, x30, [sp], #32
  403100:	ret
  403104:	adrp	x1, 405000 <warn@@Base+0x2038>
  403108:	add	x1, x1, #0x53f
  40310c:	mov	w19, w2
  403110:	mov	w2, #0x5                   	// #5
  403114:	mov	x0, xzr
  403118:	bl	4013b0 <dcgettext@plt>
  40311c:	mov	w1, w19
  403120:	bl	402f04 <error@@Base>
  403124:	bl	4012f0 <abort@plt>
  403128:	stp	x29, x30, [sp, #-32]!
  40312c:	sub	w8, w2, #0x1
  403130:	cmp	w8, #0x7
  403134:	str	x19, [sp, #16]
  403138:	mov	x29, sp
  40313c:	b.hi	40318c <warn@@Base+0x1c4>  // b.pmore
  403140:	adrp	x9, 405000 <warn@@Base+0x2038>
  403144:	add	x9, x9, #0x505
  403148:	adr	x10, 403158 <warn@@Base+0x190>
  40314c:	ldrb	w11, [x9, x8]
  403150:	add	x10, x10, x11, lsl #2
  403154:	br	x10
  403158:	rev	w8, w1
  40315c:	lsr	x1, x1, #32
  403160:	str	w8, [x0, #4]
  403164:	strb	w1, [x0, #3]
  403168:	lsr	x1, x1, #8
  40316c:	strb	w1, [x0, #2]
  403170:	lsr	x1, x1, #8
  403174:	strb	w1, [x0, #1]
  403178:	lsr	x1, x1, #8
  40317c:	ldr	x19, [sp, #16]
  403180:	strb	w1, [x0]
  403184:	ldp	x29, x30, [sp], #32
  403188:	ret
  40318c:	adrp	x1, 405000 <warn@@Base+0x2038>
  403190:	add	x1, x1, #0x53f
  403194:	mov	w19, w2
  403198:	mov	w2, #0x5                   	// #5
  40319c:	mov	x0, xzr
  4031a0:	bl	4013b0 <dcgettext@plt>
  4031a4:	mov	w1, w19
  4031a8:	bl	402f04 <error@@Base>
  4031ac:	bl	4012f0 <abort@plt>
  4031b0:	stp	x29, x30, [sp, #-32]!
  4031b4:	sub	w9, w1, #0x1
  4031b8:	cmp	w9, #0x7
  4031bc:	str	x19, [sp, #16]
  4031c0:	mov	x29, sp
  4031c4:	b.hi	403264 <warn@@Base+0x29c>  // b.pmore
  4031c8:	adrp	x10, 405000 <warn@@Base+0x2038>
  4031cc:	add	x10, x10, #0x50d
  4031d0:	adr	x11, 4031e4 <warn@@Base+0x21c>
  4031d4:	ldrb	w12, [x10, x9]
  4031d8:	add	x11, x11, x12, lsl #2
  4031dc:	mov	x8, x0
  4031e0:	br	x11
  4031e4:	ldrb	w0, [x8]
  4031e8:	b	403258 <warn@@Base+0x290>
  4031ec:	ldr	w0, [x8]
  4031f0:	ldrb	w8, [x8, #4]
  4031f4:	bfi	x0, x8, #32, #8
  4031f8:	b	403258 <warn@@Base+0x290>
  4031fc:	ldrh	w0, [x8]
  403200:	ldrb	w8, [x8, #2]
  403204:	bfi	x0, x8, #16, #8
  403208:	b	403258 <warn@@Base+0x290>
  40320c:	ldrh	w0, [x8]
  403210:	b	403258 <warn@@Base+0x290>
  403214:	ldr	w0, [x8]
  403218:	b	403258 <warn@@Base+0x290>
  40321c:	ldr	x0, [x8]
  403220:	b	403258 <warn@@Base+0x290>
  403224:	ldr	w0, [x8]
  403228:	ldrb	w9, [x8, #4]
  40322c:	ldrb	w8, [x8, #5]
  403230:	bfi	x0, x9, #32, #8
  403234:	bfi	x0, x8, #40, #8
  403238:	b	403258 <warn@@Base+0x290>
  40323c:	ldr	w0, [x8]
  403240:	ldrb	w9, [x8, #4]
  403244:	ldrb	w10, [x8, #5]
  403248:	ldrb	w8, [x8, #6]
  40324c:	bfi	x0, x9, #32, #8
  403250:	bfi	x0, x10, #40, #8
  403254:	bfi	x0, x8, #48, #8
  403258:	ldr	x19, [sp, #16]
  40325c:	ldp	x29, x30, [sp], #32
  403260:	ret
  403264:	adrp	x8, 405000 <warn@@Base+0x2038>
  403268:	add	x8, x8, #0x53f
  40326c:	mov	w2, #0x5                   	// #5
  403270:	mov	x0, xzr
  403274:	mov	w19, w1
  403278:	mov	x1, x8
  40327c:	bl	4013b0 <dcgettext@plt>
  403280:	mov	w1, w19
  403284:	bl	402f04 <error@@Base>
  403288:	bl	4012f0 <abort@plt>
  40328c:	stp	x29, x30, [sp, #-32]!
  403290:	sub	w8, w1, #0x1
  403294:	cmp	w8, #0x7
  403298:	str	x19, [sp, #16]
  40329c:	mov	x29, sp
  4032a0:	b.hi	403370 <warn@@Base+0x3a8>  // b.pmore
  4032a4:	adrp	x9, 405000 <warn@@Base+0x2038>
  4032a8:	add	x9, x9, #0x515
  4032ac:	adr	x10, 4032bc <warn@@Base+0x2f4>
  4032b0:	ldrb	w11, [x9, x8]
  4032b4:	add	x10, x10, x11, lsl #2
  4032b8:	br	x10
  4032bc:	ldrb	w0, [x0]
  4032c0:	b	403364 <warn@@Base+0x39c>
  4032c4:	ldur	w8, [x0, #1]
  4032c8:	ldrb	w9, [x0]
  4032cc:	lsl	x8, x8, #32
  4032d0:	rev	x0, x8
  4032d4:	bfi	x0, x9, #32, #8
  4032d8:	b	403364 <warn@@Base+0x39c>
  4032dc:	ldurh	w8, [x0, #1]
  4032e0:	ldrb	w9, [x0]
  4032e4:	lsl	x8, x8, #48
  4032e8:	rev	x0, x8
  4032ec:	bfi	x0, x9, #16, #8
  4032f0:	b	403364 <warn@@Base+0x39c>
  4032f4:	ldrh	w8, [x0]
  4032f8:	lsl	x8, x8, #48
  4032fc:	rev	x0, x8
  403300:	b	403364 <warn@@Base+0x39c>
  403304:	ldr	w8, [x0]
  403308:	lsl	x8, x8, #32
  40330c:	rev	x0, x8
  403310:	b	403364 <warn@@Base+0x39c>
  403314:	ldr	x8, [x0]
  403318:	rev	x0, x8
  40331c:	b	403364 <warn@@Base+0x39c>
  403320:	ldur	w8, [x0, #2]
  403324:	ldrb	w9, [x0, #1]
  403328:	ldrb	w10, [x0]
  40332c:	lsl	x8, x8, #32
  403330:	rev	x0, x8
  403334:	bfi	x0, x9, #32, #8
  403338:	bfi	x0, x10, #40, #8
  40333c:	b	403364 <warn@@Base+0x39c>
  403340:	ldur	w8, [x0, #3]
  403344:	ldrb	w9, [x0, #2]
  403348:	ldrb	w10, [x0, #1]
  40334c:	ldrb	w11, [x0]
  403350:	lsl	x8, x8, #32
  403354:	rev	x0, x8
  403358:	bfi	x0, x9, #32, #8
  40335c:	bfi	x0, x10, #40, #8
  403360:	bfi	x0, x11, #48, #8
  403364:	ldr	x19, [sp, #16]
  403368:	ldp	x29, x30, [sp], #32
  40336c:	ret
  403370:	adrp	x8, 405000 <warn@@Base+0x2038>
  403374:	add	x8, x8, #0x53f
  403378:	mov	w2, #0x5                   	// #5
  40337c:	mov	x0, xzr
  403380:	mov	w19, w1
  403384:	mov	x1, x8
  403388:	bl	4013b0 <dcgettext@plt>
  40338c:	mov	w1, w19
  403390:	bl	402f04 <error@@Base>
  403394:	bl	4012f0 <abort@plt>
  403398:	stp	x29, x30, [sp, #-32]!
  40339c:	adrp	x8, 417000 <warn@@Base+0x14038>
  4033a0:	ldr	x8, [x8, #1064]
  4033a4:	str	x19, [sp, #16]
  4033a8:	mov	x29, sp
  4033ac:	mov	w19, w1
  4033b0:	blr	x8
  4033b4:	sub	w8, w19, #0x1
  4033b8:	cmp	w8, #0x7
  4033bc:	b.hi	403414 <warn@@Base+0x44c>  // b.pmore
  4033c0:	adrp	x9, 405000 <warn@@Base+0x2038>
  4033c4:	add	x9, x9, #0x51d
  4033c8:	adr	x10, 4033d8 <warn@@Base+0x410>
  4033cc:	ldrb	w11, [x9, x8]
  4033d0:	add	x10, x10, x11, lsl #2
  4033d4:	br	x10
  4033d8:	eor	x8, x0, #0x80
  4033dc:	sub	x0, x8, #0x80
  4033e0:	b	403408 <warn@@Base+0x440>
  4033e4:	eor	x8, x0, #0x80000000
  4033e8:	mov	x9, #0xffffffff80000000    	// #-2147483648
  4033ec:	add	x0, x8, x9
  4033f0:	b	403408 <warn@@Base+0x440>
  4033f4:	eor	x8, x0, #0x8000
  4033f8:	sub	x0, x8, #0x8, lsl #12
  4033fc:	b	403408 <warn@@Base+0x440>
  403400:	eor	x8, x0, #0x800000
  403404:	sub	x0, x8, #0x800, lsl #12
  403408:	ldr	x19, [sp, #16]
  40340c:	ldp	x29, x30, [sp], #32
  403410:	ret
  403414:	bl	4012f0 <abort@plt>
  403418:	adrp	x8, 417000 <warn@@Base+0x14038>
  40341c:	ldr	x8, [x8, #1064]
  403420:	adrp	x9, 403000 <warn@@Base+0x38>
  403424:	add	x9, x9, #0x28c
  403428:	cmp	x8, x9
  40342c:	b.eq	40344c <warn@@Base+0x484>  // b.none
  403430:	ldr	w8, [x0, #4]
  403434:	str	x8, [x1]
  403438:	ldrh	w8, [x0]
  40343c:	ldrb	w9, [x0, #2]
  403440:	bfi	x8, x9, #16, #8
  403444:	add	x9, x0, #0x3
  403448:	b	403474 <warn@@Base+0x4ac>
  40344c:	ldr	w8, [x0]
  403450:	add	x9, x0, #0x4
  403454:	lsl	x8, x8, #32
  403458:	rev	x8, x8
  40345c:	str	x8, [x1]
  403460:	ldrh	w8, [x0, #6]
  403464:	ldrb	w10, [x0, #5]
  403468:	lsl	x8, x8, #48
  40346c:	rev	x8, x8
  403470:	bfi	x8, x10, #16, #8
  403474:	ldrb	w9, [x9]
  403478:	bfi	x8, x9, #24, #8
  40347c:	str	x8, [x2]
  403480:	ret
  403484:	stp	x29, x30, [sp, #-64]!
  403488:	stp	x24, x23, [sp, #16]
  40348c:	stp	x22, x21, [sp, #32]
  403490:	stp	x20, x19, [sp, #48]
  403494:	mov	x29, sp
  403498:	mov	x19, x2
  40349c:	mov	x20, x1
  4034a0:	mov	x22, x0
  4034a4:	bl	4047b4 <warn@@Base+0x17ec>
  4034a8:	subs	x23, x0, x22
  4034ac:	b.eq	403508 <warn@@Base+0x540>  // b.none
  4034b0:	ldrb	w8, [x20]
  4034b4:	cmp	w8, #0x2f
  4034b8:	b.eq	403508 <warn@@Base+0x540>  // b.none
  4034bc:	add	x24, x23, x19
  4034c0:	add	x0, x24, #0x1
  4034c4:	cmp	x0, x23
  4034c8:	b.cc	403518 <warn@@Base+0x550>  // b.lo, b.ul, b.last
  4034cc:	cmp	x0, x19
  4034d0:	b.cc	403518 <warn@@Base+0x550>  // b.lo, b.ul, b.last
  4034d4:	bl	401220 <malloc@plt>
  4034d8:	mov	x21, x0
  4034dc:	cbz	x0, 403560 <warn@@Base+0x598>
  4034e0:	mov	x0, x21
  4034e4:	mov	x1, x22
  4034e8:	mov	x2, x23
  4034ec:	bl	401160 <memcpy@plt>
  4034f0:	add	x0, x21, x23
  4034f4:	mov	x1, x20
  4034f8:	mov	x2, x19
  4034fc:	bl	401160 <memcpy@plt>
  403500:	strb	wzr, [x21, x24]
  403504:	b	403574 <warn@@Base+0x5ac>
  403508:	adds	x0, x19, #0x1
  40350c:	b.cc	40353c <warn@@Base+0x574>  // b.lo, b.ul, b.last
  403510:	mov	x21, xzr
  403514:	b	403574 <warn@@Base+0x5ac>
  403518:	adrp	x1, 405000 <warn@@Base+0x2038>
  40351c:	add	x1, x1, #0x569
  403520:	mov	w2, #0x5                   	// #5
  403524:	mov	x0, xzr
  403528:	bl	4013b0 <dcgettext@plt>
  40352c:	mov	x1, x19
  403530:	bl	402f04 <error@@Base>
  403534:	mov	x21, xzr
  403538:	b	403574 <warn@@Base+0x5ac>
  40353c:	bl	401220 <malloc@plt>
  403540:	mov	x21, x0
  403544:	cbz	x0, 403560 <warn@@Base+0x598>
  403548:	mov	x0, x21
  40354c:	mov	x1, x20
  403550:	mov	x2, x19
  403554:	bl	401160 <memcpy@plt>
  403558:	strb	wzr, [x21, x19]
  40355c:	b	403574 <warn@@Base+0x5ac>
  403560:	adrp	x1, 405000 <warn@@Base+0x2038>
  403564:	add	x1, x1, #0x55a
  403568:	mov	w2, #0x5                   	// #5
  40356c:	bl	4013b0 <dcgettext@plt>
  403570:	bl	402f04 <error@@Base>
  403574:	mov	x0, x21
  403578:	ldp	x20, x19, [sp, #48]
  40357c:	ldp	x22, x21, [sp, #32]
  403580:	ldp	x24, x23, [sp, #16]
  403584:	ldp	x29, x30, [sp], #64
  403588:	ret
  40358c:	stp	x29, x30, [sp, #-64]!
  403590:	stp	x20, x19, [sp, #48]
  403594:	mov	x20, x0
  403598:	mov	x0, x1
  40359c:	stp	x24, x23, [sp, #16]
  4035a0:	stp	x22, x21, [sp, #32]
  4035a4:	mov	x29, sp
  4035a8:	mov	w23, w4
  4035ac:	mov	w22, w3
  4035b0:	mov	x21, x2
  4035b4:	mov	x19, x1
  4035b8:	bl	4012b0 <strdup@plt>
  4035bc:	stp	x0, x21, [x20]
  4035c0:	movi	v0.2d, #0x0
  4035c4:	mov	w8, #0x8                   	// #8
  4035c8:	mov	w1, #0x8                   	// #8
  4035cc:	mov	x0, x21
  4035d0:	mov	w2, wzr
  4035d4:	stp	w22, wzr, [x20, #80]
  4035d8:	stp	q0, q0, [x20, #16]
  4035dc:	str	q0, [x20, #48]
  4035e0:	stp	xzr, x8, [x20, #64]
  4035e4:	bl	4012e0 <fseek@plt>
  4035e8:	cbz	w0, 403624 <warn@@Base+0x65c>
  4035ec:	adrp	x1, 405000 <warn@@Base+0x2038>
  4035f0:	add	x1, x1, #0x59b
  4035f4:	mov	w2, #0x5                   	// #5
  4035f8:	mov	x0, xzr
  4035fc:	bl	4013b0 <dcgettext@plt>
  403600:	mov	x1, x19
  403604:	bl	402f04 <error@@Base>
  403608:	mov	w24, #0x1                   	// #1
  40360c:	mov	w0, w24
  403610:	ldp	x20, x19, [sp, #48]
  403614:	ldp	x22, x21, [sp, #32]
  403618:	ldp	x24, x23, [sp, #16]
  40361c:	ldp	x29, x30, [sp], #64
  403620:	ret
  403624:	add	x22, x20, #0x58
  403628:	mov	w1, #0x1                   	// #1
  40362c:	mov	w2, #0x3c                  	// #60
  403630:	mov	x0, x22
  403634:	mov	x3, x21
  403638:	bl	401350 <fread@plt>
  40363c:	cbz	x0, 4036f4 <warn@@Base+0x72c>
  403640:	cmp	x0, #0x3c
  403644:	b.ne	40369c <warn@@Base+0x6d4>  // b.any
  403648:	adrp	x1, 405000 <warn@@Base+0x2038>
  40364c:	add	x1, x1, #0x5c7
  403650:	mov	w2, #0x10                  	// #16
  403654:	mov	x0, x22
  403658:	bl	401230 <strncmp@plt>
  40365c:	cbz	w0, 4036a8 <warn@@Base+0x6e0>
  403660:	adrp	x1, 405000 <warn@@Base+0x2038>
  403664:	add	x1, x1, #0x5d8
  403668:	mov	w2, #0x10                  	// #16
  40366c:	mov	x0, x22
  403670:	bl	401230 <strncmp@plt>
  403674:	cbz	w0, 4036c0 <warn@@Base+0x6f8>
  403678:	cbz	w23, 4036dc <warn@@Base+0x714>
  40367c:	adrp	x1, 405000 <warn@@Base+0x2038>
  403680:	add	x1, x1, #0x5e9
  403684:	mov	w2, #0x5                   	// #5
  403688:	mov	x0, xzr
  40368c:	bl	4013b0 <dcgettext@plt>
  403690:	mov	x1, x19
  403694:	bl	4013d0 <printf@plt>
  403698:	b	4036dc <warn@@Base+0x714>
  40369c:	adrp	x1, 405000 <warn@@Base+0x2038>
  4036a0:	add	x1, x1, #0x193
  4036a4:	b	4035f4 <warn@@Base+0x62c>
  4036a8:	mov	w1, #0x4                   	// #4
  4036ac:	mov	x0, x20
  4036b0:	mov	w2, w23
  4036b4:	bl	4037e8 <warn@@Base+0x820>
  4036b8:	cbnz	w0, 4036dc <warn@@Base+0x714>
  4036bc:	b	403608 <warn@@Base+0x640>
  4036c0:	mov	w24, #0x1                   	// #1
  4036c4:	mov	w1, #0x8                   	// #8
  4036c8:	mov	x0, x20
  4036cc:	mov	w2, w23
  4036d0:	str	w24, [x20, #84]
  4036d4:	bl	4037e8 <warn@@Base+0x820>
  4036d8:	cbz	w0, 40360c <warn@@Base+0x644>
  4036dc:	adrp	x1, 405000 <warn@@Base+0x2038>
  4036e0:	add	x1, x1, #0x602
  4036e4:	mov	w2, #0x10                  	// #16
  4036e8:	mov	x0, x22
  4036ec:	bl	401230 <strncmp@plt>
  4036f0:	cbz	w0, 4036fc <warn@@Base+0x734>
  4036f4:	mov	w24, wzr
  4036f8:	b	40360c <warn@@Base+0x644>
  4036fc:	ldrb	w23, [x20, #146]
  403700:	add	x0, x20, #0x88
  403704:	mov	w2, #0xa                   	// #10
  403708:	mov	x1, xzr
  40370c:	strb	wzr, [x20, #146]
  403710:	bl	401180 <strtoul@plt>
  403714:	cmp	x0, #0x7
  403718:	str	x0, [x20, #56]
  40371c:	strb	w23, [x20, #146]
  403720:	b.hi	403730 <warn@@Base+0x768>  // b.pmore
  403724:	adrp	x1, 405000 <warn@@Base+0x2038>
  403728:	add	x1, x1, #0x613
  40372c:	b	40379c <warn@@Base+0x7d4>
  403730:	mov	x22, x0
  403734:	tbnz	x0, #63, 403794 <warn@@Base+0x7cc>
  403738:	ldr	x8, [x20, #72]
  40373c:	add	x0, x22, #0x1
  403740:	add	x8, x22, x8
  403744:	add	x8, x8, #0x3c
  403748:	str	x8, [x20, #72]
  40374c:	bl	401220 <malloc@plt>
  403750:	str	x0, [x20, #48]
  403754:	cbz	x0, 4037b8 <warn@@Base+0x7f0>
  403758:	mov	w2, #0x1                   	// #1
  40375c:	mov	x1, x22
  403760:	mov	x3, x21
  403764:	bl	401350 <fread@plt>
  403768:	cmp	x0, #0x1
  40376c:	b.ne	4037d0 <warn@@Base+0x808>  // b.any
  403770:	ldr	x8, [x20, #56]
  403774:	tbz	w8, #0, 403784 <warn@@Base+0x7bc>
  403778:	mov	x0, x21
  40377c:	bl	4012a0 <getc@plt>
  403780:	ldr	x8, [x20, #56]
  403784:	ldr	x9, [x20, #48]
  403788:	mov	w24, wzr
  40378c:	strb	wzr, [x9, x8]
  403790:	b	40360c <warn@@Base+0x644>
  403794:	adrp	x1, 405000 <warn@@Base+0x2038>
  403798:	add	x1, x1, #0x643
  40379c:	mov	w2, #0x5                   	// #5
  4037a0:	mov	x0, xzr
  4037a4:	bl	4013b0 <dcgettext@plt>
  4037a8:	ldr	x2, [x20, #56]
  4037ac:	mov	x1, x19
  4037b0:	bl	402f04 <error@@Base>
  4037b4:	b	403608 <warn@@Base+0x640>
  4037b8:	adrp	x1, 405000 <warn@@Base+0x2038>
  4037bc:	add	x1, x1, #0x673
  4037c0:	mov	w2, #0x5                   	// #5
  4037c4:	bl	4013b0 <dcgettext@plt>
  4037c8:	bl	402f04 <error@@Base>
  4037cc:	b	403608 <warn@@Base+0x640>
  4037d0:	ldr	x0, [x20, #48]
  4037d4:	bl	401360 <free@plt>
  4037d8:	adrp	x1, 405000 <warn@@Base+0x2038>
  4037dc:	str	xzr, [x20, #48]
  4037e0:	add	x1, x1, #0x6a7
  4037e4:	b	4035f4 <warn@@Base+0x62c>
  4037e8:	stp	x29, x30, [sp, #-80]!
  4037ec:	stp	x24, x23, [sp, #32]
  4037f0:	stp	x22, x21, [sp, #48]
  4037f4:	stp	x20, x19, [sp, #64]
  4037f8:	ldrb	w23, [x0, #146]
  4037fc:	mov	w21, w2
  403800:	mov	w20, w1
  403804:	mov	x19, x0
  403808:	strb	wzr, [x0, #146]
  40380c:	add	x0, x0, #0x88
  403810:	mov	w2, #0xa                   	// #10
  403814:	mov	x1, xzr
  403818:	str	x25, [sp, #16]
  40381c:	mov	x29, sp
  403820:	bl	401180 <strtoul@plt>
  403824:	mov	x22, x0
  403828:	strb	w23, [x19, #146]
  40382c:	tbnz	x0, #63, 40386c <warn@@Base+0x8a4>
  403830:	ldr	x8, [x19, #72]
  403834:	and	x9, x22, #0x1
  403838:	add	x1, x9, x22
  40383c:	add	x8, x1, x8
  403840:	add	x8, x8, #0x3c
  403844:	str	x8, [x19, #72]
  403848:	cbz	w21, 403890 <warn@@Base+0x8c8>
  40384c:	cmp	w20, #0x9
  403850:	b.cs	403a94 <warn@@Base+0xacc>  // b.hs, b.nlast
  403854:	mov	w21, w20
  403858:	subs	x22, x1, x21
  40385c:	b.cs	4038ac <warn@@Base+0x8e4>  // b.hs, b.nlast
  403860:	adrp	x1, 405000 <warn@@Base+0x2038>
  403864:	add	x1, x1, #0x8b0
  403868:	b	403a18 <warn@@Base+0xa50>
  40386c:	adrp	x1, 405000 <warn@@Base+0x2038>
  403870:	add	x1, x1, #0x7bf
  403874:	mov	w2, #0x5                   	// #5
  403878:	mov	x0, xzr
  40387c:	bl	4013b0 <dcgettext@plt>
  403880:	ldr	x1, [x19]
  403884:	mov	x2, x22
  403888:	bl	402f04 <error@@Base>
  40388c:	b	403a2c <warn@@Base+0xa64>
  403890:	ldr	x0, [x19, #8]
  403894:	mov	w2, #0x1                   	// #1
  403898:	bl	4012e0 <fseek@plt>
  40389c:	cbz	w0, 40399c <warn@@Base+0x9d4>
  4038a0:	adrp	x1, 405000 <warn@@Base+0x2038>
  4038a4:	add	x1, x1, #0x7e5
  4038a8:	b	403a18 <warn@@Base+0xa50>
  4038ac:	ldr	x3, [x19, #8]
  4038b0:	add	x0, x29, #0x18
  4038b4:	mov	w1, #0x1                   	// #1
  4038b8:	mov	x2, x21
  4038bc:	bl	401350 <fread@plt>
  4038c0:	cmp	x0, x21
  4038c4:	b.ne	403a10 <warn@@Base+0xa48>  // b.any
  4038c8:	add	x0, x29, #0x18
  4038cc:	mov	w1, w20
  4038d0:	bl	40328c <warn@@Base+0x2c4>
  4038d4:	cmp	x22, x0
  4038d8:	str	x0, [x19, #16]
  4038dc:	b.cc	4039cc <warn@@Base+0xa04>  // b.lo, b.ul, b.last
  4038e0:	mov	x24, x0
  4038e4:	mul	x0, x0, x21
  4038e8:	cmp	x22, x0
  4038ec:	b.cc	4039cc <warn@@Base+0xa04>  // b.lo, b.ul, b.last
  4038f0:	bl	401220 <malloc@plt>
  4038f4:	cbz	x0, 4039f8 <warn@@Base+0xa30>
  4038f8:	ldr	x3, [x19, #8]
  4038fc:	mov	x1, x21
  403900:	mov	x2, x24
  403904:	mov	x23, x0
  403908:	bl	401350 <fread@plt>
  40390c:	ldr	x8, [x19, #16]
  403910:	cmp	x0, x8
  403914:	b.ne	403a08 <warn@@Base+0xa40>  // b.any
  403918:	mov	x24, x0
  40391c:	lsl	x0, x0, #3
  403920:	bl	401220 <malloc@plt>
  403924:	str	x0, [x19, #24]
  403928:	cbz	x0, 403a4c <warn@@Base+0xa84>
  40392c:	msub	x22, x24, x21, x22
  403930:	cbz	x24, 403964 <warn@@Base+0x99c>
  403934:	mov	x25, xzr
  403938:	mov	x24, x23
  40393c:	mov	x0, x24
  403940:	mov	w1, w20
  403944:	bl	40328c <warn@@Base+0x2c4>
  403948:	ldr	x8, [x19, #24]
  40394c:	add	x24, x24, x21
  403950:	str	x0, [x8, x25, lsl #3]
  403954:	ldr	x8, [x19, #16]
  403958:	add	x25, x25, #0x1
  40395c:	cmp	x25, x8
  403960:	b.cc	40393c <warn@@Base+0x974>  // b.lo, b.ul, b.last
  403964:	mov	x0, x23
  403968:	bl	401360 <free@plt>
  40396c:	cbz	x22, 403a70 <warn@@Base+0xaa8>
  403970:	mov	x0, x22
  403974:	bl	401220 <malloc@plt>
  403978:	str	x0, [x19, #32]
  40397c:	cbz	x0, 403a7c <warn@@Base+0xab4>
  403980:	ldr	x3, [x19, #8]
  403984:	mov	w1, #0x1                   	// #1
  403988:	mov	x2, x22
  40398c:	str	x22, [x19, #40]
  403990:	bl	401350 <fread@plt>
  403994:	cmp	x0, x22
  403998:	b.ne	403a88 <warn@@Base+0xac0>  // b.any
  40399c:	ldr	x3, [x19, #8]
  4039a0:	add	x0, x19, #0x58
  4039a4:	mov	w1, #0x1                   	// #1
  4039a8:	mov	w2, #0x3c                  	// #60
  4039ac:	mov	w20, #0x1                   	// #1
  4039b0:	bl	401350 <fread@plt>
  4039b4:	cbz	x0, 403a30 <warn@@Base+0xa68>
  4039b8:	cmp	x0, #0x3c
  4039bc:	b.eq	403a30 <warn@@Base+0xa68>  // b.none
  4039c0:	adrp	x1, 405000 <warn@@Base+0x2038>
  4039c4:	add	x1, x1, #0xa6a
  4039c8:	b	403a18 <warn@@Base+0xa50>
  4039cc:	adrp	x1, 405000 <warn@@Base+0x2038>
  4039d0:	add	x1, x1, #0x8f2
  4039d4:	mov	w2, #0x5                   	// #5
  4039d8:	mov	x0, xzr
  4039dc:	bl	4013b0 <dcgettext@plt>
  4039e0:	ldr	x1, [x19]
  4039e4:	ldr	x2, [x19, #16]
  4039e8:	mov	w3, w20
  4039ec:	mov	x4, x22
  4039f0:	bl	402f04 <error@@Base>
  4039f4:	b	403a2c <warn@@Base+0xa64>
  4039f8:	adrp	x1, 405000 <warn@@Base+0x2038>
  4039fc:	add	x1, x1, #0x953
  403a00:	mov	w2, #0x5                   	// #5
  403a04:	b	403a64 <warn@@Base+0xa9c>
  403a08:	mov	x0, x23
  403a0c:	bl	401360 <free@plt>
  403a10:	adrp	x1, 405000 <warn@@Base+0x2038>
  403a14:	add	x1, x1, #0x8d0
  403a18:	mov	w2, #0x5                   	// #5
  403a1c:	mov	x0, xzr
  403a20:	bl	4013b0 <dcgettext@plt>
  403a24:	ldr	x1, [x19]
  403a28:	bl	402f04 <error@@Base>
  403a2c:	mov	w20, wzr
  403a30:	mov	w0, w20
  403a34:	ldp	x20, x19, [sp, #64]
  403a38:	ldp	x22, x21, [sp, #48]
  403a3c:	ldp	x24, x23, [sp, #32]
  403a40:	ldr	x25, [sp, #16]
  403a44:	ldp	x29, x30, [sp], #80
  403a48:	ret
  403a4c:	mov	x0, x23
  403a50:	bl	401360 <free@plt>
  403a54:	adrp	x1, 405000 <warn@@Base+0x2038>
  403a58:	add	x1, x1, #0x98d
  403a5c:	mov	w2, #0x5                   	// #5
  403a60:	mov	x0, xzr
  403a64:	bl	4013b0 <dcgettext@plt>
  403a68:	bl	402f04 <error@@Base>
  403a6c:	b	403a2c <warn@@Base+0xa64>
  403a70:	adrp	x1, 405000 <warn@@Base+0x2038>
  403a74:	add	x1, x1, #0x9ce
  403a78:	b	403a18 <warn@@Base+0xa50>
  403a7c:	adrp	x1, 405000 <warn@@Base+0x2038>
  403a80:	add	x1, x1, #0x9fb
  403a84:	b	403a00 <warn@@Base+0xa38>
  403a88:	adrp	x1, 405000 <warn@@Base+0x2038>
  403a8c:	add	x1, x1, #0xa3b
  403a90:	b	403a18 <warn@@Base+0xa50>
  403a94:	adrp	x0, 405000 <warn@@Base+0x2038>
  403a98:	adrp	x1, 405000 <warn@@Base+0x2038>
  403a9c:	adrp	x3, 405000 <warn@@Base+0x2038>
  403aa0:	add	x0, x0, #0x80e
  403aa4:	add	x1, x1, #0x837
  403aa8:	add	x3, x3, #0x850
  403aac:	mov	w2, #0x1f9                 	// #505
  403ab0:	bl	4013e0 <__assert_fail@plt>
  403ab4:	stp	x29, x30, [sp, #-48]!
  403ab8:	stp	x20, x19, [sp, #32]
  403abc:	str	x21, [sp, #16]
  403ac0:	ldr	x21, [x0]
  403ac4:	mov	x19, x0
  403ac8:	mov	x20, x1
  403acc:	mov	x29, sp
  403ad0:	cbz	x21, 403ae4 <warn@@Base+0xb1c>
  403ad4:	mov	x0, x21
  403ad8:	mov	x1, x20
  403adc:	bl	401330 <strcmp@plt>
  403ae0:	cbz	w0, 403b60 <warn@@Base+0xb98>
  403ae4:	ldr	x0, [x19, #8]
  403ae8:	cbz	x0, 403af4 <warn@@Base+0xb2c>
  403aec:	bl	401200 <fclose@plt>
  403af0:	ldr	x21, [x19]
  403af4:	cbz	x21, 403b00 <warn@@Base+0xb38>
  403af8:	mov	x0, x21
  403afc:	bl	401360 <free@plt>
  403b00:	ldr	x0, [x19, #24]
  403b04:	cbz	x0, 403b0c <warn@@Base+0xb44>
  403b08:	bl	401360 <free@plt>
  403b0c:	ldr	x0, [x19, #32]
  403b10:	cbz	x0, 403b18 <warn@@Base+0xb50>
  403b14:	bl	401360 <free@plt>
  403b18:	ldr	x0, [x19, #48]
  403b1c:	cbz	x0, 403b24 <warn@@Base+0xb5c>
  403b20:	bl	401360 <free@plt>
  403b24:	adrp	x1, 405000 <warn@@Base+0x2038>
  403b28:	add	x1, x1, #0x6d9
  403b2c:	mov	x0, x20
  403b30:	bl	401210 <fopen@plt>
  403b34:	cbz	x0, 403b5c <warn@@Base+0xb94>
  403b38:	mov	x2, x0
  403b3c:	mov	x0, x19
  403b40:	mov	x1, x20
  403b44:	ldp	x20, x19, [sp, #32]
  403b48:	ldr	x21, [sp, #16]
  403b4c:	mov	w3, wzr
  403b50:	mov	w4, wzr
  403b54:	ldp	x29, x30, [sp], #48
  403b58:	b	40358c <warn@@Base+0x5c4>
  403b5c:	mov	w0, #0x1                   	// #1
  403b60:	ldp	x20, x19, [sp, #32]
  403b64:	ldr	x21, [sp, #16]
  403b68:	ldp	x29, x30, [sp], #48
  403b6c:	ret
  403b70:	stp	x29, x30, [sp, #-32]!
  403b74:	str	x19, [sp, #16]
  403b78:	mov	x19, x0
  403b7c:	ldr	x0, [x0]
  403b80:	mov	x29, sp
  403b84:	cbz	x0, 403b8c <warn@@Base+0xbc4>
  403b88:	bl	401360 <free@plt>
  403b8c:	ldr	x0, [x19, #24]
  403b90:	cbz	x0, 403b98 <warn@@Base+0xbd0>
  403b94:	bl	401360 <free@plt>
  403b98:	ldr	x0, [x19, #32]
  403b9c:	cbz	x0, 403ba4 <warn@@Base+0xbdc>
  403ba0:	bl	401360 <free@plt>
  403ba4:	ldr	x0, [x19, #48]
  403ba8:	cbz	x0, 403bb8 <warn@@Base+0xbf0>
  403bac:	ldr	x19, [sp, #16]
  403bb0:	ldp	x29, x30, [sp], #32
  403bb4:	b	401360 <free@plt>
  403bb8:	ldr	x19, [sp, #16]
  403bbc:	ldp	x29, x30, [sp], #32
  403bc0:	ret
  403bc4:	stp	x29, x30, [sp, #-64]!
  403bc8:	str	x23, [sp, #16]
  403bcc:	stp	x22, x21, [sp, #32]
  403bd0:	stp	x20, x19, [sp, #48]
  403bd4:	mov	x20, x0
  403bd8:	ldrb	w8, [x20, #88]!
  403bdc:	mov	x19, x0
  403be0:	mov	x29, sp
  403be4:	cmp	w8, #0x2f
  403be8:	b.ne	403c80 <warn@@Base+0xcb8>  // b.any
  403bec:	ldr	x8, [x19, #48]
  403bf0:	cbz	x8, 403d78 <warn@@Base+0xdb0>
  403bf4:	ldr	x8, [x19, #56]
  403bf8:	cbz	x8, 403d78 <warn@@Base+0xdb0>
  403bfc:	ldrb	w20, [x19, #146]
  403c00:	mov	x22, x1
  403c04:	add	x0, x19, #0x59
  403c08:	add	x1, x29, #0x18
  403c0c:	mov	w2, #0xa                   	// #10
  403c10:	str	xzr, [x19, #64]
  403c14:	strb	wzr, [x19, #146]
  403c18:	bl	401180 <strtoul@plt>
  403c1c:	ldr	w8, [x19, #80]
  403c20:	mov	x21, x0
  403c24:	cbz	w8, 403c50 <warn@@Base+0xc88>
  403c28:	ldr	x8, [x29, #24]
  403c2c:	cbz	x8, 403c50 <warn@@Base+0xc88>
  403c30:	ldrb	w9, [x8]
  403c34:	cmp	w9, #0x3a
  403c38:	b.ne	403c50 <warn@@Base+0xc88>  // b.any
  403c3c:	add	x0, x8, #0x1
  403c40:	mov	w2, #0xa                   	// #10
  403c44:	mov	x1, xzr
  403c48:	bl	401180 <strtoul@plt>
  403c4c:	str	x0, [x19, #64]
  403c50:	ldr	x8, [x19, #56]
  403c54:	strb	w20, [x19, #146]
  403c58:	cmp	x21, x8
  403c5c:	b.ls	403dac <warn@@Base+0xde4>  // b.plast
  403c60:	adrp	x1, 405000 <warn@@Base+0x2038>
  403c64:	add	x1, x1, #0x719
  403c68:	mov	w2, #0x5                   	// #5
  403c6c:	mov	x0, xzr
  403c70:	bl	4013b0 <dcgettext@plt>
  403c74:	mov	x1, x21
  403c78:	bl	402f04 <error@@Base>
  403c7c:	b	403d90 <warn@@Base+0xdc8>
  403c80:	mov	x8, x19
  403c84:	ldrb	w9, [x8, #89]!
  403c88:	cmp	w9, #0x2f
  403c8c:	b.eq	403d70 <warn@@Base+0xda8>  // b.none
  403c90:	mov	x8, x19
  403c94:	ldrb	w9, [x8, #90]!
  403c98:	cmp	w9, #0x2f
  403c9c:	b.eq	403d70 <warn@@Base+0xda8>  // b.none
  403ca0:	mov	x8, x19
  403ca4:	ldrb	w9, [x8, #91]!
  403ca8:	cmp	w9, #0x2f
  403cac:	b.eq	403d70 <warn@@Base+0xda8>  // b.none
  403cb0:	mov	x8, x19
  403cb4:	ldrb	w9, [x8, #92]!
  403cb8:	cmp	w9, #0x2f
  403cbc:	b.eq	403d70 <warn@@Base+0xda8>  // b.none
  403cc0:	mov	x8, x19
  403cc4:	ldrb	w9, [x8, #93]!
  403cc8:	cmp	w9, #0x2f
  403ccc:	b.eq	403d70 <warn@@Base+0xda8>  // b.none
  403cd0:	mov	x8, x19
  403cd4:	ldrb	w9, [x8, #94]!
  403cd8:	cmp	w9, #0x2f
  403cdc:	b.eq	403d70 <warn@@Base+0xda8>  // b.none
  403ce0:	mov	x8, x19
  403ce4:	ldrb	w9, [x8, #95]!
  403ce8:	cmp	w9, #0x2f
  403cec:	b.eq	403d70 <warn@@Base+0xda8>  // b.none
  403cf0:	mov	x8, x19
  403cf4:	ldrb	w9, [x8, #96]!
  403cf8:	cmp	w9, #0x2f
  403cfc:	b.eq	403d70 <warn@@Base+0xda8>  // b.none
  403d00:	mov	x8, x19
  403d04:	ldrb	w9, [x8, #97]!
  403d08:	cmp	w9, #0x2f
  403d0c:	b.eq	403d70 <warn@@Base+0xda8>  // b.none
  403d10:	mov	x8, x19
  403d14:	ldrb	w9, [x8, #98]!
  403d18:	cmp	w9, #0x2f
  403d1c:	b.eq	403d70 <warn@@Base+0xda8>  // b.none
  403d20:	mov	x8, x19
  403d24:	ldrb	w9, [x8, #99]!
  403d28:	cmp	w9, #0x2f
  403d2c:	b.eq	403d70 <warn@@Base+0xda8>  // b.none
  403d30:	mov	x8, x19
  403d34:	ldrb	w9, [x8, #100]!
  403d38:	cmp	w9, #0x2f
  403d3c:	b.eq	403d70 <warn@@Base+0xda8>  // b.none
  403d40:	mov	x8, x19
  403d44:	ldrb	w9, [x8, #101]!
  403d48:	cmp	w9, #0x2f
  403d4c:	b.eq	403d70 <warn@@Base+0xda8>  // b.none
  403d50:	mov	x8, x19
  403d54:	ldrb	w9, [x8, #102]!
  403d58:	cmp	w9, #0x2f
  403d5c:	b.eq	403d70 <warn@@Base+0xda8>  // b.none
  403d60:	ldrb	w8, [x19, #103]!
  403d64:	cmp	w8, #0x2f
  403d68:	b.ne	403e88 <warn@@Base+0xec0>  // b.any
  403d6c:	mov	x8, x19
  403d70:	strb	wzr, [x8]
  403d74:	b	403d94 <warn@@Base+0xdcc>
  403d78:	adrp	x1, 405000 <warn@@Base+0x2038>
  403d7c:	add	x1, x1, #0x6dc
  403d80:	mov	w2, #0x5                   	// #5
  403d84:	mov	x0, xzr
  403d88:	bl	4013b0 <dcgettext@plt>
  403d8c:	bl	402f04 <error@@Base>
  403d90:	mov	x20, xzr
  403d94:	mov	x0, x20
  403d98:	ldp	x20, x19, [sp, #48]
  403d9c:	ldp	x22, x21, [sp, #32]
  403da0:	ldr	x23, [sp, #16]
  403da4:	ldp	x29, x30, [sp], #64
  403da8:	ret
  403dac:	b.cs	403ddc <warn@@Base+0xe14>  // b.hs, b.nlast
  403db0:	ldr	x10, [x19, #48]
  403db4:	mov	x9, x21
  403db8:	ldrb	w11, [x10, x9]
  403dbc:	cbz	w11, 403de0 <warn@@Base+0xe18>
  403dc0:	cmp	w11, #0xa
  403dc4:	b.eq	403de0 <warn@@Base+0xe18>  // b.none
  403dc8:	add	x9, x9, #0x1
  403dcc:	cmp	x8, x9
  403dd0:	b.ne	403db8 <warn@@Base+0xdf0>  // b.any
  403dd4:	mov	x9, x8
  403dd8:	b	403de0 <warn@@Base+0xe18>
  403ddc:	mov	x9, x21
  403de0:	ldr	x10, [x19, #48]
  403de4:	cbz	x9, 403df8 <warn@@Base+0xe30>
  403de8:	sub	x11, x9, #0x1
  403dec:	ldrb	w12, [x10, x11]
  403df0:	cmp	w12, #0x2f
  403df4:	csel	x9, x11, x9, eq  // eq = none
  403df8:	cmp	x9, x8
  403dfc:	csel	x8, x8, x9, hi  // hi = pmore
  403e00:	strb	wzr, [x10, x8]
  403e04:	ldr	w9, [x19, #80]
  403e08:	cbz	w9, 403e4c <warn@@Base+0xe84>
  403e0c:	ldr	x9, [x19, #64]
  403e10:	cbz	x9, 403e4c <warn@@Base+0xe84>
  403e14:	subs	x2, x8, x21
  403e18:	b.ls	403e58 <warn@@Base+0xe90>  // b.plast
  403e1c:	ldr	x8, [x19, #48]
  403e20:	ldr	x0, [x19]
  403e24:	add	x1, x8, x21
  403e28:	bl	403484 <warn@@Base+0x4bc>
  403e2c:	mov	x23, x0
  403e30:	cbz	x0, 403e44 <warn@@Base+0xe7c>
  403e34:	mov	x0, x22
  403e38:	mov	x1, x23
  403e3c:	bl	403ab4 <warn@@Base+0xaec>
  403e40:	cbz	w0, 403e64 <warn@@Base+0xe9c>
  403e44:	mov	x0, x23
  403e48:	bl	401360 <free@plt>
  403e4c:	ldr	x8, [x19, #48]
  403e50:	add	x20, x8, x21
  403e54:	b	403d94 <warn@@Base+0xdcc>
  403e58:	adrp	x1, 405000 <warn@@Base+0x2038>
  403e5c:	add	x1, x1, #0x754
  403e60:	b	403d80 <warn@@Base+0xdb8>
  403e64:	ldr	x1, [x19, #64]
  403e68:	mov	x0, x22
  403e6c:	mov	x2, xzr
  403e70:	bl	403ea4 <warn@@Base+0xedc>
  403e74:	cbz	x0, 403e44 <warn@@Base+0xe7c>
  403e78:	mov	x20, x0
  403e7c:	mov	x0, x23
  403e80:	bl	401360 <free@plt>
  403e84:	b	403d94 <warn@@Base+0xdcc>
  403e88:	mov	w0, #0x11                  	// #17
  403e8c:	bl	4048b8 <warn@@Base+0x18f0>
  403e90:	ldr	q0, [x20]
  403e94:	strb	wzr, [x0, #16]
  403e98:	mov	x20, x0
  403e9c:	str	q0, [x0]
  403ea0:	b	403d94 <warn@@Base+0xdcc>
  403ea4:	stp	x29, x30, [sp, #-32]!
  403ea8:	stp	x20, x19, [sp, #16]
  403eac:	mov	x19, x0
  403eb0:	ldr	x0, [x0, #8]
  403eb4:	mov	x20, x2
  403eb8:	mov	w2, wzr
  403ebc:	mov	x29, sp
  403ec0:	bl	4012e0 <fseek@plt>
  403ec4:	cbz	w0, 403ed4 <warn@@Base+0xf0c>
  403ec8:	adrp	x1, 405000 <warn@@Base+0x2038>
  403ecc:	add	x1, x1, #0x776
  403ed0:	b	403f10 <warn@@Base+0xf48>
  403ed4:	ldr	x3, [x19, #8]
  403ed8:	add	x0, x19, #0x58
  403edc:	mov	w1, #0x1                   	// #1
  403ee0:	mov	w2, #0x3c                  	// #60
  403ee4:	bl	401350 <fread@plt>
  403ee8:	cmp	x0, #0x3c
  403eec:	b.ne	403f08 <warn@@Base+0xf40>  // b.any
  403ef0:	ldrh	w8, [x19, #146]
  403ef4:	cmp	w8, #0xa60
  403ef8:	b.eq	403f34 <warn@@Base+0xf6c>  // b.none
  403efc:	adrp	x1, 405000 <warn@@Base+0x2038>
  403f00:	add	x1, x1, #0x1b9
  403f04:	b	403f10 <warn@@Base+0xf48>
  403f08:	adrp	x1, 405000 <warn@@Base+0x2038>
  403f0c:	add	x1, x1, #0x193
  403f10:	mov	w2, #0x5                   	// #5
  403f14:	mov	x0, xzr
  403f18:	bl	4013b0 <dcgettext@plt>
  403f1c:	ldr	x1, [x19]
  403f20:	bl	402f04 <error@@Base>
  403f24:	ldp	x20, x19, [sp, #16]
  403f28:	mov	x0, xzr
  403f2c:	ldp	x29, x30, [sp], #32
  403f30:	ret
  403f34:	mov	x0, x19
  403f38:	mov	x1, x20
  403f3c:	ldp	x20, x19, [sp, #16]
  403f40:	ldp	x29, x30, [sp], #32
  403f44:	b	403bc4 <warn@@Base+0xbfc>
  403f48:	stp	x29, x30, [sp, #-80]!
  403f4c:	stp	x22, x21, [sp, #48]
  403f50:	mov	x21, x1
  403f54:	adrp	x1, 405000 <warn@@Base+0x2038>
  403f58:	stp	x24, x23, [sp, #32]
  403f5c:	stp	x20, x19, [sp, #64]
  403f60:	mov	x19, x2
  403f64:	mov	x24, x0
  403f68:	add	x1, x1, #0x79c
  403f6c:	mov	w2, #0x5                   	// #5
  403f70:	mov	x0, xzr
  403f74:	stp	x26, x25, [sp, #16]
  403f78:	mov	x29, sp
  403f7c:	bl	4013b0 <dcgettext@plt>
  403f80:	ldr	x20, [x24]
  403f84:	mov	x23, x0
  403f88:	mov	x0, x20
  403f8c:	bl	401190 <strlen@plt>
  403f90:	mov	x22, x0
  403f94:	mov	x0, x19
  403f98:	bl	401190 <strlen@plt>
  403f9c:	ldr	w26, [x24, #80]
  403fa0:	add	x8, x22, x0
  403fa4:	add	x25, x8, #0x3
  403fa8:	cbz	w26, 403fcc <warn@@Base+0x1004>
  403fac:	ldr	x8, [x24, #64]
  403fb0:	cbz	x8, 403fcc <warn@@Base+0x1004>
  403fb4:	ldr	x0, [x21]
  403fb8:	cbnz	x0, 403fc0 <warn@@Base+0xff8>
  403fbc:	mov	x0, x23
  403fc0:	bl	401190 <strlen@plt>
  403fc4:	add	x8, x25, x0
  403fc8:	add	x25, x8, #0x2
  403fcc:	mov	x0, x25
  403fd0:	bl	401220 <malloc@plt>
  403fd4:	mov	x22, x0
  403fd8:	cbz	x0, 404008 <warn@@Base+0x1040>
  403fdc:	cbz	w26, 404020 <warn@@Base+0x1058>
  403fe0:	ldr	x8, [x24, #64]
  403fe4:	cbz	x8, 40402c <warn@@Base+0x1064>
  403fe8:	ldr	x4, [x21]
  403fec:	cbz	x4, 40404c <warn@@Base+0x1084>
  403ff0:	adrp	x2, 405000 <warn@@Base+0x2038>
  403ff4:	add	x2, x2, #0x7a6
  403ff8:	mov	x0, x22
  403ffc:	mov	x1, x25
  404000:	mov	x3, x20
  404004:	b	404064 <warn@@Base+0x109c>
  404008:	adrp	x1, 405000 <warn@@Base+0x2038>
  40400c:	add	x1, x1, #0x55a
  404010:	mov	w2, #0x5                   	// #5
  404014:	bl	4013b0 <dcgettext@plt>
  404018:	bl	402f04 <error@@Base>
  40401c:	b	40406c <warn@@Base+0x10a4>
  404020:	adrp	x2, 405000 <warn@@Base+0x2038>
  404024:	add	x2, x2, #0x7b8
  404028:	b	404034 <warn@@Base+0x106c>
  40402c:	adrp	x2, 405000 <warn@@Base+0x2038>
  404030:	add	x2, x2, #0x7b1
  404034:	mov	x0, x22
  404038:	mov	x1, x25
  40403c:	mov	x3, x20
  404040:	mov	x4, x19
  404044:	bl	4011e0 <snprintf@plt>
  404048:	b	40406c <warn@@Base+0x10a4>
  40404c:	adrp	x2, 405000 <warn@@Base+0x2038>
  404050:	add	x2, x2, #0x7a6
  404054:	mov	x0, x22
  404058:	mov	x1, x25
  40405c:	mov	x3, x20
  404060:	mov	x4, x23
  404064:	mov	x5, x19
  404068:	bl	4011e0 <snprintf@plt>
  40406c:	mov	x0, x22
  404070:	ldp	x20, x19, [sp, #64]
  404074:	ldp	x22, x21, [sp, #48]
  404078:	ldp	x24, x23, [sp, #32]
  40407c:	ldp	x26, x25, [sp, #16]
  404080:	ldp	x29, x30, [sp], #80
  404084:	ret
  404088:	stp	x29, x30, [sp, #-48]!
  40408c:	str	x21, [sp, #16]
  404090:	stp	x20, x19, [sp, #32]
  404094:	mov	x29, sp
  404098:	cbz	x0, 4040f4 <warn@@Base+0x112c>
  40409c:	mov	x20, x0
  4040a0:	mov	x8, xzr
  4040a4:	ldr	x9, [x20, x8]
  4040a8:	add	x8, x8, #0x8
  4040ac:	cbnz	x9, 4040a4 <warn@@Base+0x10dc>
  4040b0:	and	x0, x8, #0x7fffffff8
  4040b4:	bl	4048b8 <warn@@Base+0x18f0>
  4040b8:	ldr	x8, [x20]
  4040bc:	mov	x19, x0
  4040c0:	cbz	x8, 4040ec <warn@@Base+0x1124>
  4040c4:	mov	x21, xzr
  4040c8:	add	x20, x20, #0x8
  4040cc:	mov	x0, x8
  4040d0:	bl	404980 <warn@@Base+0x19b8>
  4040d4:	lsl	x8, x21, #3
  4040d8:	str	x0, [x19, x8]
  4040dc:	ldr	x8, [x20, x8]
  4040e0:	add	x21, x21, #0x1
  4040e4:	cbnz	x8, 4040cc <warn@@Base+0x1104>
  4040e8:	and	x8, x21, #0xffffffff
  4040ec:	str	xzr, [x19, x8, lsl #3]
  4040f0:	b	4040f8 <warn@@Base+0x1130>
  4040f4:	mov	x19, xzr
  4040f8:	mov	x0, x19
  4040fc:	ldp	x20, x19, [sp, #32]
  404100:	ldr	x21, [sp, #16]
  404104:	ldp	x29, x30, [sp], #48
  404108:	ret
  40410c:	cbz	x0, 404148 <warn@@Base+0x1180>
  404110:	stp	x29, x30, [sp, #-32]!
  404114:	stp	x20, x19, [sp, #16]
  404118:	mov	x19, x0
  40411c:	ldr	x0, [x0]
  404120:	mov	x29, sp
  404124:	cbz	x0, 404138 <warn@@Base+0x1170>
  404128:	add	x20, x19, #0x8
  40412c:	bl	401360 <free@plt>
  404130:	ldr	x0, [x20], #8
  404134:	cbnz	x0, 40412c <warn@@Base+0x1164>
  404138:	mov	x0, x19
  40413c:	ldp	x20, x19, [sp, #16]
  404140:	ldp	x29, x30, [sp], #32
  404144:	b	401360 <free@plt>
  404148:	ret
  40414c:	stp	x29, x30, [sp, #-96]!
  404150:	str	x27, [sp, #16]
  404154:	stp	x26, x25, [sp, #32]
  404158:	stp	x24, x23, [sp, #48]
  40415c:	stp	x22, x21, [sp, #64]
  404160:	stp	x20, x19, [sp, #80]
  404164:	mov	x29, sp
  404168:	cbz	x0, 404310 <warn@@Base+0x1348>
  40416c:	mov	x19, x0
  404170:	bl	401190 <strlen@plt>
  404174:	add	x0, x0, #0x1
  404178:	bl	4048b8 <warn@@Base+0x18f0>
  40417c:	ldrb	w8, [x19]
  404180:	adrp	x23, 405000 <warn@@Base+0x2038>
  404184:	mov	x20, x0
  404188:	mov	x22, xzr
  40418c:	mov	w26, wzr
  404190:	mov	w25, wzr
  404194:	mov	w27, wzr
  404198:	mov	w24, wzr
  40419c:	mov	x21, xzr
  4041a0:	add	x23, x23, #0xaf8
  4041a4:	b	4041ac <warn@@Base+0x11e4>
  4041a8:	cbz	w8, 404304 <warn@@Base+0x133c>
  4041ac:	and	x9, x8, #0xff
  4041b0:	ldrh	w9, [x23, x9, lsl #1]
  4041b4:	tbz	w9, #6, 4041c4 <warn@@Base+0x11fc>
  4041b8:	ldrb	w8, [x19, #1]!
  4041bc:	ldrh	w9, [x23, x8, lsl #1]
  4041c0:	tbnz	w9, #6, 4041b8 <warn@@Base+0x11f0>
  4041c4:	subs	w9, w24, #0x1
  4041c8:	b.cc	4041d8 <warn@@Base+0x1210>  // b.lo, b.ul, b.last
  4041cc:	sxtw	x9, w9
  4041d0:	cmp	x22, x9
  4041d4:	b.lt	40420c <warn@@Base+0x1244>  // b.tstop
  4041d8:	cbz	x21, 4041f4 <warn@@Base+0x122c>
  4041dc:	lsl	w24, w24, #1
  4041e0:	sbfiz	x1, x24, #3, #32
  4041e4:	mov	x0, x21
  4041e8:	bl	40493c <warn@@Base+0x1974>
  4041ec:	mov	x21, x0
  4041f0:	b	404204 <warn@@Base+0x123c>
  4041f4:	mov	w0, #0x40                  	// #64
  4041f8:	bl	4048b8 <warn@@Base+0x18f0>
  4041fc:	mov	x21, x0
  404200:	mov	w24, #0x8                   	// #8
  404204:	str	xzr, [x21, x22, lsl #3]
  404208:	ldrb	w8, [x19]
  40420c:	mov	x9, x20
  404210:	tst	w8, #0xff
  404214:	b.ne	404264 <warn@@Base+0x129c>  // b.any
  404218:	mov	x0, x20
  40421c:	strb	wzr, [x9]
  404220:	bl	404980 <warn@@Base+0x19b8>
  404224:	str	x0, [x21, x22, lsl #3]
  404228:	add	x22, x22, #0x1
  40422c:	str	xzr, [x21, x22, lsl #3]
  404230:	ldrb	w8, [x19]
  404234:	ldrh	w9, [x23, x8, lsl #1]
  404238:	tbz	w9, #6, 4041a8 <warn@@Base+0x11e0>
  40423c:	ldrb	w8, [x19, #1]!
  404240:	ldrh	w9, [x23, x8, lsl #1]
  404244:	tbnz	w9, #6, 40423c <warn@@Base+0x1274>
  404248:	b	4041a8 <warn@@Base+0x11e0>
  40424c:	mov	w26, wzr
  404250:	mov	w25, wzr
  404254:	mov	w27, wzr
  404258:	strb	w8, [x9], #1
  40425c:	ldrb	w8, [x19, #1]!
  404260:	cbz	w8, 404218 <warn@@Base+0x1250>
  404264:	orr	w10, w25, w26
  404268:	orr	w10, w10, w27
  40426c:	cbnz	w10, 40427c <warn@@Base+0x12b4>
  404270:	and	x10, x8, #0xff
  404274:	ldrh	w10, [x23, x10, lsl #1]
  404278:	tbnz	w10, #6, 404218 <warn@@Base+0x1250>
  40427c:	cbnz	w27, 404254 <warn@@Base+0x128c>
  404280:	and	w10, w8, #0xff
  404284:	cmp	w10, #0x5c
  404288:	b.ne	404294 <warn@@Base+0x12cc>  // b.any
  40428c:	mov	w27, #0x1                   	// #1
  404290:	b	40425c <warn@@Base+0x1294>
  404294:	and	w10, w8, #0xff
  404298:	cbnz	w26, 4042c0 <warn@@Base+0x12f8>
  40429c:	cbnz	w25, 4042d4 <warn@@Base+0x130c>
  4042a0:	cmp	w10, #0x27
  4042a4:	b.eq	4042ec <warn@@Base+0x1324>  // b.none
  4042a8:	cmp	w10, #0x22
  4042ac:	b.ne	40424c <warn@@Base+0x1284>  // b.any
  4042b0:	mov	w26, wzr
  4042b4:	mov	w27, wzr
  4042b8:	mov	w25, #0x1                   	// #1
  4042bc:	b	40425c <warn@@Base+0x1294>
  4042c0:	cmp	w10, #0x27
  4042c4:	b.ne	404254 <warn@@Base+0x128c>  // b.any
  4042c8:	mov	w26, wzr
  4042cc:	mov	w27, wzr
  4042d0:	b	40425c <warn@@Base+0x1294>
  4042d4:	cmp	w10, #0x22
  4042d8:	b.ne	4042fc <warn@@Base+0x1334>  // b.any
  4042dc:	mov	w26, wzr
  4042e0:	mov	w25, wzr
  4042e4:	mov	w27, wzr
  4042e8:	b	40425c <warn@@Base+0x1294>
  4042ec:	mov	w25, wzr
  4042f0:	mov	w27, wzr
  4042f4:	mov	w26, #0x1                   	// #1
  4042f8:	b	40425c <warn@@Base+0x1294>
  4042fc:	mov	w26, wzr
  404300:	b	404254 <warn@@Base+0x128c>
  404304:	mov	x0, x20
  404308:	bl	401360 <free@plt>
  40430c:	b	404314 <warn@@Base+0x134c>
  404310:	mov	x21, xzr
  404314:	mov	x0, x21
  404318:	ldp	x20, x19, [sp, #80]
  40431c:	ldp	x22, x21, [sp, #64]
  404320:	ldp	x24, x23, [sp, #48]
  404324:	ldp	x26, x25, [sp, #32]
  404328:	ldr	x27, [sp, #16]
  40432c:	ldp	x29, x30, [sp], #96
  404330:	ret
  404334:	stp	x29, x30, [sp, #-80]!
  404338:	str	x25, [sp, #16]
  40433c:	stp	x24, x23, [sp, #32]
  404340:	stp	x22, x21, [sp, #48]
  404344:	stp	x20, x19, [sp, #64]
  404348:	mov	x29, sp
  40434c:	cbz	x1, 4043ec <warn@@Base+0x1424>
  404350:	adrp	x22, 405000 <warn@@Base+0x2038>
  404354:	mov	x24, #0x21                  	// #33
  404358:	mov	x19, x1
  40435c:	mov	x20, x0
  404360:	add	x22, x22, #0xaf8
  404364:	mov	w23, #0x1                   	// #1
  404368:	movk	x24, #0x400, lsl #48
  40436c:	ldr	x25, [x20]
  404370:	cbz	x25, 404408 <warn@@Base+0x1440>
  404374:	ldrb	w21, [x25]
  404378:	cbz	w21, 4043cc <warn@@Base+0x1404>
  40437c:	ldrh	w8, [x22, x21, lsl #1]
  404380:	tbnz	w8, #6, 40439c <warn@@Base+0x13d4>
  404384:	sub	w8, w21, #0x22
  404388:	cmp	w8, #0x3a
  40438c:	b.hi	4043b0 <warn@@Base+0x13e8>  // b.pmore
  404390:	lsl	x8, x23, x8
  404394:	tst	x8, x24
  404398:	b.eq	4043b0 <warn@@Base+0x13e8>  // b.none
  40439c:	mov	w0, #0x5c                  	// #92
  4043a0:	mov	x1, x19
  4043a4:	bl	4011d0 <fputc@plt>
  4043a8:	cmn	w0, #0x1
  4043ac:	b.eq	4043ec <warn@@Base+0x1424>  // b.none
  4043b0:	mov	w0, w21
  4043b4:	mov	x1, x19
  4043b8:	bl	4011d0 <fputc@plt>
  4043bc:	cmn	w0, #0x1
  4043c0:	add	x25, x25, #0x1
  4043c4:	b.ne	404374 <warn@@Base+0x13ac>  // b.any
  4043c8:	b	4043ec <warn@@Base+0x1424>
  4043cc:	mov	w0, #0xa                   	// #10
  4043d0:	mov	x1, x19
  4043d4:	bl	4011d0 <fputc@plt>
  4043d8:	add	x20, x20, #0x8
  4043dc:	cmn	w0, #0x1
  4043e0:	mov	w0, #0x1                   	// #1
  4043e4:	b.ne	40436c <warn@@Base+0x13a4>  // b.any
  4043e8:	b	4043f0 <warn@@Base+0x1428>
  4043ec:	mov	w0, #0x1                   	// #1
  4043f0:	ldp	x20, x19, [sp, #64]
  4043f4:	ldp	x22, x21, [sp, #48]
  4043f8:	ldp	x24, x23, [sp, #32]
  4043fc:	ldr	x25, [sp, #16]
  404400:	ldp	x29, x30, [sp], #80
  404404:	ret
  404408:	mov	w0, wzr
  40440c:	b	4043f0 <warn@@Base+0x1428>
  404410:	sub	sp, sp, #0x100
  404414:	stp	x29, x30, [sp, #160]
  404418:	stp	x28, x27, [sp, #176]
  40441c:	stp	x26, x25, [sp, #192]
  404420:	stp	x24, x23, [sp, #208]
  404424:	stp	x22, x21, [sp, #224]
  404428:	stp	x20, x19, [sp, #240]
  40442c:	ldr	w8, [x0]
  404430:	add	x29, sp, #0xa0
  404434:	cmp	w8, #0x2
  404438:	b.lt	4046c0 <warn@@Base+0x16f8>  // b.tstop
  40443c:	ldr	x8, [x1]
  404440:	adrp	x26, 405000 <warn@@Base+0x2038>
  404444:	adrp	x23, 405000 <warn@@Base+0x2038>
  404448:	mov	x20, x0
  40444c:	mov	x19, x1
  404450:	mov	w28, wzr
  404454:	mov	w27, #0x7d0                 	// #2000
  404458:	mov	w21, #0x1                   	// #1
  40445c:	add	x26, x26, #0x835
  404460:	add	x25, x8, #0x8
  404464:	add	x23, x23, #0xaf8
  404468:	stp	x25, x8, [sp, #8]
  40446c:	ldr	x9, [x8, w21, sxtw #3]
  404470:	ldrb	w10, [x9]
  404474:	cmp	w10, #0x40
  404478:	b.ne	404544 <warn@@Base+0x157c>  // b.any
  40447c:	subs	w27, w27, #0x1
  404480:	b.eq	4046e0 <warn@@Base+0x1718>  // b.none
  404484:	add	x22, x9, #0x1
  404488:	add	x2, sp, #0x20
  40448c:	mov	w0, wzr
  404490:	mov	x1, x22
  404494:	bl	401400 <__xstat@plt>
  404498:	tbnz	w0, #31, 404544 <warn@@Base+0x157c>
  40449c:	ldr	w8, [sp, #48]
  4044a0:	and	w8, w8, #0xf000
  4044a4:	cmp	w8, #0x4, lsl #12
  4044a8:	b.eq	4046f8 <warn@@Base+0x1730>  // b.none
  4044ac:	mov	x0, x22
  4044b0:	mov	x1, x26
  4044b4:	bl	401210 <fopen@plt>
  4044b8:	cbz	x0, 404544 <warn@@Base+0x157c>
  4044bc:	mov	w2, #0x2                   	// #2
  4044c0:	mov	x1, xzr
  4044c4:	mov	x22, x0
  4044c8:	bl	4012e0 <fseek@plt>
  4044cc:	cmn	w0, #0x1
  4044d0:	b.eq	404534 <warn@@Base+0x156c>  // b.none
  4044d4:	mov	x0, x22
  4044d8:	bl	4011c0 <ftell@plt>
  4044dc:	cmn	x0, #0x1
  4044e0:	b.eq	404534 <warn@@Base+0x156c>  // b.none
  4044e4:	mov	x24, x0
  4044e8:	mov	x0, x22
  4044ec:	mov	x1, xzr
  4044f0:	mov	w2, wzr
  4044f4:	bl	4012e0 <fseek@plt>
  4044f8:	cmn	w0, #0x1
  4044fc:	b.eq	404534 <warn@@Base+0x156c>  // b.none
  404500:	add	x0, x24, #0x1
  404504:	bl	4048b8 <warn@@Base+0x18f0>
  404508:	mov	w1, #0x1                   	// #1
  40450c:	mov	x2, x24
  404510:	mov	x3, x22
  404514:	str	x0, [sp, #24]
  404518:	bl	401300 <fread_unlocked@plt>
  40451c:	mov	x25, x0
  404520:	cmp	x0, x24
  404524:	b.eq	404560 <warn@@Base+0x1598>  // b.none
  404528:	mov	x0, x22
  40452c:	bl	401430 <ferror@plt>
  404530:	cbz	w0, 404560 <warn@@Base+0x1598>
  404534:	mov	w28, w21
  404538:	mov	x0, x22
  40453c:	bl	401200 <fclose@plt>
  404540:	b	404548 <warn@@Base+0x1580>
  404544:	mov	w28, w21
  404548:	ldr	w8, [x20]
  40454c:	add	w21, w28, #0x1
  404550:	cmp	w21, w8
  404554:	b.ge	4046c0 <warn@@Base+0x16f8>  // b.tcont
  404558:	ldr	x8, [x19]
  40455c:	b	40446c <warn@@Base+0x14a4>
  404560:	ldr	x0, [sp, #24]
  404564:	strb	wzr, [x0, x25]
  404568:	ldrb	w8, [x0]
  40456c:	cbz	w8, 40458c <warn@@Base+0x15c4>
  404570:	mov	w9, #0x1                   	// #1
  404574:	and	x8, x8, #0xff
  404578:	ldrh	w8, [x23, x8, lsl #1]
  40457c:	tbz	w8, #6, 4045a0 <warn@@Base+0x15d8>
  404580:	ldrb	w8, [x0, x9]
  404584:	add	x9, x9, #0x1
  404588:	cbnz	w8, 404574 <warn@@Base+0x15ac>
  40458c:	mov	w0, #0x8                   	// #8
  404590:	bl	4048b8 <warn@@Base+0x18f0>
  404594:	mov	x24, x0
  404598:	str	xzr, [x0]
  40459c:	b	4045a8 <warn@@Base+0x15e0>
  4045a0:	bl	40414c <warn@@Base+0x1184>
  4045a4:	mov	x24, x0
  4045a8:	ldr	x25, [x19]
  4045ac:	ldr	x23, [sp, #16]
  4045b0:	cmp	x25, x23
  4045b4:	b.ne	404618 <warn@@Base+0x1650>  // b.any
  4045b8:	cbz	x23, 404610 <warn@@Base+0x1648>
  4045bc:	mov	x8, xzr
  4045c0:	ldr	x9, [x23, x8]
  4045c4:	add	x8, x8, #0x8
  4045c8:	cbnz	x9, 4045c0 <warn@@Base+0x15f8>
  4045cc:	and	x0, x8, #0x7fffffff8
  4045d0:	bl	4048b8 <warn@@Base+0x18f0>
  4045d4:	ldr	x8, [x23]
  4045d8:	mov	x25, x0
  4045dc:	cbz	x8, 404608 <warn@@Base+0x1640>
  4045e0:	ldr	x23, [sp, #8]
  4045e4:	mov	x26, xzr
  4045e8:	mov	x0, x8
  4045ec:	bl	404980 <warn@@Base+0x19b8>
  4045f0:	lsl	x8, x26, #3
  4045f4:	str	x0, [x25, x8]
  4045f8:	ldr	x8, [x23, x8]
  4045fc:	add	x26, x26, #0x1
  404600:	cbnz	x8, 4045e8 <warn@@Base+0x1620>
  404604:	and	x8, x26, #0xffffffff
  404608:	str	xzr, [x25, x8, lsl #3]
  40460c:	b	404614 <warn@@Base+0x164c>
  404610:	mov	x25, xzr
  404614:	str	x25, [x19]
  404618:	mov	x9, xzr
  40461c:	sxtw	x8, w21
  404620:	ldr	x10, [x24, x9, lsl #3]
  404624:	mov	x26, x9
  404628:	add	x9, x9, #0x1
  40462c:	cbnz	x10, 404620 <warn@@Base+0x1658>
  404630:	lsl	x23, x8, #3
  404634:	ldr	x0, [x25, x23]
  404638:	bl	401360 <free@plt>
  40463c:	ldrsw	x8, [x20]
  404640:	ldr	x0, [x19]
  404644:	add	x8, x26, x8
  404648:	lsl	x8, x8, #3
  40464c:	add	x1, x8, #0x8
  404650:	bl	40493c <warn@@Base+0x1974>
  404654:	str	x0, [x19]
  404658:	ldr	w9, [x20]
  40465c:	add	x8, x0, x23
  404660:	lsl	x25, x26, #3
  404664:	add	x0, x8, x25
  404668:	add	x1, x8, #0x8
  40466c:	sub	w8, w9, w21
  404670:	sbfiz	x2, x8, #3, #32
  404674:	bl	401170 <memmove@plt>
  404678:	ldr	x8, [x19]
  40467c:	mov	x1, x24
  404680:	mov	x2, x25
  404684:	add	x0, x8, x23
  404688:	bl	401160 <memcpy@plt>
  40468c:	ldr	w8, [x20]
  404690:	mov	x0, x24
  404694:	add	w8, w26, w8
  404698:	sub	w8, w8, #0x1
  40469c:	str	w8, [x20]
  4046a0:	bl	401360 <free@plt>
  4046a4:	ldr	x0, [sp, #24]
  4046a8:	bl	401360 <free@plt>
  4046ac:	adrp	x26, 405000 <warn@@Base+0x2038>
  4046b0:	adrp	x23, 405000 <warn@@Base+0x2038>
  4046b4:	add	x26, x26, #0x835
  4046b8:	add	x23, x23, #0xaf8
  4046bc:	b	404538 <warn@@Base+0x1570>
  4046c0:	ldp	x20, x19, [sp, #240]
  4046c4:	ldp	x22, x21, [sp, #224]
  4046c8:	ldp	x24, x23, [sp, #208]
  4046cc:	ldp	x26, x25, [sp, #192]
  4046d0:	ldp	x28, x27, [sp, #176]
  4046d4:	ldp	x29, x30, [sp, #160]
  4046d8:	add	sp, sp, #0x100
  4046dc:	ret
  4046e0:	adrp	x9, 417000 <warn@@Base+0x14038>
  4046e4:	ldr	x0, [x9, #784]
  4046e8:	ldr	x2, [x8]
  4046ec:	adrp	x1, 405000 <warn@@Base+0x2038>
  4046f0:	add	x1, x1, #0xaa5
  4046f4:	b	404710 <warn@@Base+0x1748>
  4046f8:	ldr	x8, [x19]
  4046fc:	adrp	x9, 417000 <warn@@Base+0x14038>
  404700:	ldr	x0, [x9, #784]
  404704:	adrp	x1, 405000 <warn@@Base+0x2038>
  404708:	ldr	x2, [x8]
  40470c:	add	x1, x1, #0xace
  404710:	bl	401410 <fprintf@plt>
  404714:	mov	w0, #0x1                   	// #1
  404718:	bl	4047d8 <warn@@Base+0x1810>
  40471c:	cbz	x0, 404734 <warn@@Base+0x176c>
  404720:	mov	x8, x0
  404724:	mov	w0, #0xffffffff            	// #-1
  404728:	ldr	x9, [x8], #8
  40472c:	add	w0, w0, #0x1
  404730:	cbnz	x9, 404728 <warn@@Base+0x1760>
  404734:	ret
  404738:	add	x8, x0, #0x1
  40473c:	b	404748 <warn@@Base+0x1780>
  404740:	mov	x0, x8
  404744:	add	x8, x8, #0x1
  404748:	ldurb	w9, [x8, #-1]
  40474c:	cmp	w9, #0x2f
  404750:	b.eq	404740 <warn@@Base+0x1778>  // b.none
  404754:	cbnz	w9, 404744 <warn@@Base+0x177c>
  404758:	ret
  40475c:	ldrb	w8, [x0]
  404760:	adrp	x9, 405000 <warn@@Base+0x2038>
  404764:	add	x9, x9, #0xaf8
  404768:	ldrh	w8, [x9, x8, lsl #1]
  40476c:	mov	w9, #0x88                  	// #136
  404770:	tst	w8, w9
  404774:	b.eq	404788 <warn@@Base+0x17c0>  // b.none
  404778:	ldrb	w8, [x0, #1]
  40477c:	add	x9, x0, #0x2
  404780:	cmp	w8, #0x3a
  404784:	csel	x0, x9, x0, eq  // eq = none
  404788:	add	x8, x0, #0x1
  40478c:	b	404798 <warn@@Base+0x17d0>
  404790:	mov	x0, x8
  404794:	add	x8, x8, #0x1
  404798:	ldurb	w9, [x8, #-1]
  40479c:	cmp	w9, #0x2f
  4047a0:	b.eq	404790 <warn@@Base+0x17c8>  // b.none
  4047a4:	cmp	w9, #0x5c
  4047a8:	b.eq	404790 <warn@@Base+0x17c8>  // b.none
  4047ac:	cbnz	w9, 404794 <warn@@Base+0x17cc>
  4047b0:	ret
  4047b4:	add	x8, x0, #0x1
  4047b8:	b	4047c4 <warn@@Base+0x17fc>
  4047bc:	mov	x0, x8
  4047c0:	add	x8, x8, #0x1
  4047c4:	ldurb	w9, [x8, #-1]
  4047c8:	cmp	w9, #0x2f
  4047cc:	b.eq	4047bc <warn@@Base+0x17f4>  // b.none
  4047d0:	cbnz	w9, 4047c0 <warn@@Base+0x17f8>
  4047d4:	ret
  4047d8:	stp	x29, x30, [sp, #-32]!
  4047dc:	adrp	x8, 417000 <warn@@Base+0x14038>
  4047e0:	ldr	x8, [x8, #1080]
  4047e4:	str	x19, [sp, #16]
  4047e8:	mov	w19, w0
  4047ec:	mov	x29, sp
  4047f0:	cbz	x8, 4047f8 <warn@@Base+0x1830>
  4047f4:	blr	x8
  4047f8:	mov	w0, w19
  4047fc:	bl	4011a0 <exit@plt>
  404800:	stp	x29, x30, [sp, #-32]!
  404804:	str	x19, [sp, #16]
  404808:	adrp	x19, 417000 <warn@@Base+0x14038>
  40480c:	ldr	x8, [x19, #1056]
  404810:	adrp	x9, 417000 <warn@@Base+0x14038>
  404814:	mov	x29, sp
  404818:	str	x0, [x9, #776]
  40481c:	cbnz	x8, 40482c <warn@@Base+0x1864>
  404820:	mov	x0, xzr
  404824:	bl	4011b0 <sbrk@plt>
  404828:	str	x0, [x19, #1056]
  40482c:	ldr	x19, [sp, #16]
  404830:	ldp	x29, x30, [sp], #32
  404834:	ret
  404838:	stp	x29, x30, [sp, #-48]!
  40483c:	stp	x20, x19, [sp, #32]
  404840:	adrp	x20, 417000 <warn@@Base+0x14038>
  404844:	str	x21, [sp, #16]
  404848:	ldr	x21, [x20, #1056]
  40484c:	mov	x19, x0
  404850:	mov	x0, xzr
  404854:	mov	x29, sp
  404858:	bl	4011b0 <sbrk@plt>
  40485c:	ldr	x8, [x20, #1056]
  404860:	adrp	x10, 417000 <warn@@Base+0x14038>
  404864:	ldr	x2, [x10, #776]
  404868:	adrp	x9, 417000 <warn@@Base+0x14038>
  40486c:	add	x9, x9, #0x330
  404870:	cmp	x21, #0x0
  404874:	csel	x8, x9, x8, eq  // eq = none
  404878:	sub	x5, x0, x8
  40487c:	ldrb	w8, [x2]
  404880:	adrp	x10, 417000 <warn@@Base+0x14038>
  404884:	ldr	x0, [x10, #784]
  404888:	adrp	x9, 405000 <warn@@Base+0x2038>
  40488c:	adrp	x10, 405000 <warn@@Base+0x2038>
  404890:	add	x9, x9, #0x53c
  404894:	add	x10, x10, #0x642
  404898:	cmp	w8, #0x0
  40489c:	adrp	x1, 405000 <warn@@Base+0x2038>
  4048a0:	csel	x3, x10, x9, eq  // eq = none
  4048a4:	add	x1, x1, #0xef8
  4048a8:	mov	x4, x19
  4048ac:	bl	401410 <fprintf@plt>
  4048b0:	mov	w0, #0x1                   	// #1
  4048b4:	bl	4047d8 <warn@@Base+0x1810>
  4048b8:	stp	x29, x30, [sp, #-32]!
  4048bc:	cmp	x0, #0x0
  4048c0:	str	x19, [sp, #16]
  4048c4:	csinc	x19, x0, xzr, ne  // ne = any
  4048c8:	mov	x0, x19
  4048cc:	mov	x29, sp
  4048d0:	bl	401220 <malloc@plt>
  4048d4:	cbz	x0, 4048e4 <warn@@Base+0x191c>
  4048d8:	ldr	x19, [sp, #16]
  4048dc:	ldp	x29, x30, [sp], #32
  4048e0:	ret
  4048e4:	mov	x0, x19
  4048e8:	bl	404838 <warn@@Base+0x1870>
  4048ec:	stp	x29, x30, [sp, #-32]!
  4048f0:	cmp	x0, #0x0
  4048f4:	cset	w8, eq  // eq = none
  4048f8:	cmp	x1, #0x0
  4048fc:	cset	w9, eq  // eq = none
  404900:	orr	w8, w8, w9
  404904:	cmp	w8, #0x0
  404908:	stp	x20, x19, [sp, #16]
  40490c:	csinc	x19, x1, xzr, eq  // eq = none
  404910:	csinc	x20, x0, xzr, eq  // eq = none
  404914:	mov	x0, x20
  404918:	mov	x1, x19
  40491c:	mov	x29, sp
  404920:	bl	401260 <calloc@plt>
  404924:	cbz	x0, 404934 <warn@@Base+0x196c>
  404928:	ldp	x20, x19, [sp, #16]
  40492c:	ldp	x29, x30, [sp], #32
  404930:	ret
  404934:	mul	x0, x20, x19
  404938:	bl	404838 <warn@@Base+0x1870>
  40493c:	stp	x29, x30, [sp, #-32]!
  404940:	cmp	x1, #0x0
  404944:	str	x19, [sp, #16]
  404948:	csinc	x19, x1, xzr, ne  // ne = any
  40494c:	mov	x29, sp
  404950:	cbz	x0, 40496c <warn@@Base+0x19a4>
  404954:	mov	x1, x19
  404958:	bl	401280 <realloc@plt>
  40495c:	cbz	x0, 404978 <warn@@Base+0x19b0>
  404960:	ldr	x19, [sp, #16]
  404964:	ldp	x29, x30, [sp], #32
  404968:	ret
  40496c:	mov	x0, x19
  404970:	bl	401220 <malloc@plt>
  404974:	cbnz	x0, 404960 <warn@@Base+0x1998>
  404978:	mov	x0, x19
  40497c:	bl	404838 <warn@@Base+0x1870>
  404980:	stp	x29, x30, [sp, #-32]!
  404984:	stp	x20, x19, [sp, #16]
  404988:	mov	x29, sp
  40498c:	mov	x19, x0
  404990:	bl	401190 <strlen@plt>
  404994:	add	x20, x0, #0x1
  404998:	mov	x0, x20
  40499c:	bl	4048b8 <warn@@Base+0x18f0>
  4049a0:	mov	x1, x19
  4049a4:	mov	x2, x20
  4049a8:	ldp	x20, x19, [sp, #16]
  4049ac:	ldp	x29, x30, [sp], #32
  4049b0:	b	401160 <memcpy@plt>
  4049b4:	nop
  4049b8:	stp	x29, x30, [sp, #-64]!
  4049bc:	mov	x29, sp
  4049c0:	stp	x19, x20, [sp, #16]
  4049c4:	adrp	x20, 416000 <warn@@Base+0x13038>
  4049c8:	add	x20, x20, #0xde0
  4049cc:	stp	x21, x22, [sp, #32]
  4049d0:	adrp	x21, 416000 <warn@@Base+0x13038>
  4049d4:	add	x21, x21, #0xdd8
  4049d8:	sub	x20, x20, x21
  4049dc:	mov	w22, w0
  4049e0:	stp	x23, x24, [sp, #48]
  4049e4:	mov	x23, x1
  4049e8:	mov	x24, x2
  4049ec:	bl	401120 <memcpy@plt-0x40>
  4049f0:	cmp	xzr, x20, asr #3
  4049f4:	b.eq	404a20 <warn@@Base+0x1a58>  // b.none
  4049f8:	asr	x20, x20, #3
  4049fc:	mov	x19, #0x0                   	// #0
  404a00:	ldr	x3, [x21, x19, lsl #3]
  404a04:	mov	x2, x24
  404a08:	add	x19, x19, #0x1
  404a0c:	mov	x1, x23
  404a10:	mov	w0, w22
  404a14:	blr	x3
  404a18:	cmp	x20, x19
  404a1c:	b.ne	404a00 <warn@@Base+0x1a38>  // b.any
  404a20:	ldp	x19, x20, [sp, #16]
  404a24:	ldp	x21, x22, [sp, #32]
  404a28:	ldp	x23, x24, [sp, #48]
  404a2c:	ldp	x29, x30, [sp], #64
  404a30:	ret
  404a34:	nop
  404a38:	ret

Disassembly of section .fini:

0000000000404a3c <.fini>:
  404a3c:	stp	x29, x30, [sp, #-16]!
  404a40:	mov	x29, sp
  404a44:	ldp	x29, x30, [sp], #16
  404a48:	ret
