
*** Running vivado
    with args -log bd_929b_eth_buf_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_929b_eth_buf_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_929b_eth_buf_0.tcl -notrace
Command: synth_design -top bd_929b_eth_buf_0 -part xcku040-ffva1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12982 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2233.695 ; gain = 198.715 ; free physical = 1089 ; free virtual = 8842
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_929b_eth_buf_0' [/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_929b_eth_buf_0.vhd:166]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_TXMEM bound to: 4096 - type: integer 
	Parameter C_TEMAC_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_RXMEM bound to: 4096 - type: integer 
	Parameter C_TXCSUM bound to: 0 - type: integer 
	Parameter C_RXCSUM bound to: 0 - type: integer 
	Parameter C_PHYADDR bound to: 1 - type: integer 
	Parameter C_AVB bound to: 0 - type: integer 
	Parameter C_STATS bound to: 1 - type: integer 
	Parameter C_PHY_TYPE bound to: 4 - type: integer 
	Parameter C_TYPE bound to: 1 - type: integer 
	Parameter C_TXVLAN_TRAN bound to: 0 - type: integer 
	Parameter C_RXVLAN_TRAN bound to: 0 - type: integer 
	Parameter C_TXVLAN_TAG bound to: 0 - type: integer 
	Parameter C_RXVLAN_TAG bound to: 0 - type: integer 
	Parameter C_TXVLAN_STRP bound to: 0 - type: integer 
	Parameter C_RXVLAN_STRP bound to: 0 - type: integer 
	Parameter C_MCAST_EXTEND bound to: 0 - type: integer 
	Parameter C_ENABLE_LVDS bound to: 0 - type: integer 
	Parameter C_ENABLE_1588 bound to: 0 - type: integer 
	Parameter C_SIMULATION bound to: 0 - type: integer 
	Parameter C_PHY_RST_COUNT bound to: 1500 - type: integer 
INFO: [Synth 8-3491] module 'axi_ethernet_buffer_v2_0_21' declared at '/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.srcs/sources_1/bd/design_1/ipshared/cd9d/hdl/axi_ethernet_buffer_v2_0_rfs.vhd:32523' bound to instance 'U0' of component 'axi_ethernet_buffer_v2_0_21' [/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_929b_eth_buf_0.vhd:433]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 262143 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 18 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 262143 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (15#1) [/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (16#1) [/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (17#1) [/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8779]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 36864 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 36 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 36 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 36 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 36 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 36 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 36 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 36 - type: integer 
	Parameter rstb_loop_iter bound to: 36 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (21#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram' (22#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8779]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram__parameterized1' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8779]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 18432 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 36 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 36 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 36 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 36 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 36 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 36 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 36 - type: integer 
	Parameter rstb_loop_iter bound to: 36 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (22#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram__parameterized1' (22#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8779]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 36 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 27 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 36 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 1 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 32 - type: integer 
	Parameter FIFO_SIZE bound to: 1152 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 5 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 25 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 27 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 27 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 6 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 6 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1152 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 36 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 36 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 36 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 36 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 36 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 36 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 36 - type: integer 
	Parameter rstb_loop_iter bound to: 36 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (24#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1790]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (25#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1790]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (26#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (27#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (27#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (27#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (27#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (28#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (29#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram__parameterized3' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8779]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 36864 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 0 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 36 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 36 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 0 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 9 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4096 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 9 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 4 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 2 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 1 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 12 - type: integer 
	Parameter rstb_loop_iter bound to: 36 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-6157] synthesizing module 'asym_bwe_bb' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7959]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 36864 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 0 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 36 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 36 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 0 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (34#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram__parameterized3' (34#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8779]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_929b_eth_buf_0' (39#1) [/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_929b_eth_buf_0.vhd:166]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxD_2_Mem_Dout[8]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port reset2axi_str_txd
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[35]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[34]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[33]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[32]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[31]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[30]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[29]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[28]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[27]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[26]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[25]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[24]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[23]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[22]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[21]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[20]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[19]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[18]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[17]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[16]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[15]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[14]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[13]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port Tx_Client_TxC_2_Mem_Dout[12]
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port tx_reset_out
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port tx_collision
WARNING: [Synth 8-3331] design tx_emac_if has unconnected port tx_retransmit
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TSTRB[3]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TSTRB[2]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TSTRB[1]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TSTRB[0]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[31]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[30]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[29]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[28]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[27]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[26]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[25]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[24]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[23]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[22]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[21]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[20]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[19]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[18]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[17]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[16]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[15]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[14]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[13]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[12]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[11]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[10]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[9]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[8]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[7]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[6]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[5]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[4]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[3]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[2]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[1]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port AXI_STR_TXC_TDATA[0]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[35]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[34]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[33]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[32]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[31]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[30]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[29]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[28]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[27]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[26]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[25]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[24]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[23]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[22]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[21]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[20]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[19]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[18]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[17]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[16]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[15]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[14]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[13]
WARNING: [Synth 8-3331] design tx_basic_if has unconnected port Axi_Str_TxD_2_Mem_Dout[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2320.414 ; gain = 285.434 ; free physical = 1033 ; free virtual = 8789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2335.258 ; gain = 300.277 ; free physical = 1092 ; free virtual = 8854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2335.258 ; gain = 300.277 ; free physical = 1092 ; free virtual = 8854
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2343.195 ; gain = 0.000 ; free physical = 1092 ; free virtual = 8850
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/bd_929b_eth_buf_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/bd_929b_eth_buf_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/bd_929b_eth_buf_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/bd_929b_eth_buf_0_board.xdc] for cell 'U0'
Parsing XDC File [/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.runs/bd_929b_eth_buf_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.runs/bd_929b_eth_buf_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_929b_eth_buf_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_929b_eth_buf_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_929b_eth_buf_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_929b_eth_buf_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_929b_eth_buf_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_929b_eth_buf_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_929b_eth_buf_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_929b_eth_buf_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_929b_eth_buf_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.039 ; gain = 0.000 ; free physical = 997 ; free virtual = 8759
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2503.039 ; gain = 0.000 ; free physical = 997 ; free virtual = 8758
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2503.039 ; gain = 468.059 ; free physical = 1010 ; free virtual = 8773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2503.039 ; gain = 468.059 ; free physical = 1011 ; free virtual = 8774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.runs/bd_929b_eth_buf_0_synth_1/dont_touch.xdc, line 6).
Applied set_property DONT_TOUCH = true for U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2503.039 ; gain = 468.059 ; free physical = 1011 ; free virtual = 8774
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'receive_frame_current_state_reg' in module 'rx_emac_if'
INFO: [Synth 8-802] inferred FSM for state register 'receive_frame_data_current_state_reg' in module 'rx_emac_if'
INFO: [Synth 8-5544] ROM "rxs_addr_cntr_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_addr_cntr_load" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1058]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'rxs_axistream_current_state_reg' in module 'rx_axistream_if'
INFO: [Synth 8-802] inferred FSM for state register 'rxd_axistream_current_state_reg' in module 'rx_axistream_if'
INFO: [Synth 8-5587] ROM size for "rxs2rxd_frame_ready" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rxd_mem_next_available4write_ptr_1_cmb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxs_mem_next_available4write_ptr_1_cmb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxs_mem_last_read_out_ptr_true_cmb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI_STR_RXS_DPMEM_WR_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI_STR_RXS_LAST" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI_STR_RXS_VALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'txc_wr_cs_reg' in module 'tx_basic_if'
INFO: [Synth 8-802] inferred FSM for state register 'txd_wr_cs_reg' in module 'tx_basic_if'
INFO: [Synth 8-5544] ROM "clr_txc_trdy2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_bram" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inc_txd_addr_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clr_txc_trdy2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_bram" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inc_txd_addr_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'txc_rd_cs_reg' in module 'tx_emac_if'
INFO: [Synth 8-802] inferred FSM for state register 'txd_rd_cs_reg' in module 'tx_emac_if'
INFO: [Synth 8-5546] ROM "set_txd_vld" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_byte_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_txd_vld" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_byte_en" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xpm_memory_base:/gen_wr_b.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    reset_init_mem_ptr_1 |                             0000 |                             0000
    reset_init_mem_ptr_2 |                             0001 |                             0001
    reset_init_mem_ptr_3 |                             0010 |                             0010
    reset_init_mem_ptr_4 |                             0011 |                             0011
                    idle |                             0100 |                             0100
update_status_fifo_word_1 |                             0101 |                             0110
update_status_fifo_word_2 |                             0110 |                             0111
update_status_fifo_word_3 |                             0111 |                             1000
update_status_fifo_word_4 |                             1000 |                             1001
update_status_fifo_word_5 |                             1001 |                             1010
update_status_fifo_word_6 |                             1010 |                             1011
        update_mem_ptr_1 |                             1011 |                             0101
        update_mem_ptr_2 |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'receive_frame_current_state_reg' using encoding 'sequential' in module 'rx_emac_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                               00 |                               00
 wait_for_start_of_frame |                               01 |                               01
         receiving_frame |                               10 |                               10
end_of_frame_check_good_bad |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'receive_frame_data_current_state_reg' using encoding 'sequential' in module 'rx_emac_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            reset_init_1 |                            01010 |                            00000
            reset_init_2 |                            10001 |                            00001
read_rxd_mem_next_available4write_ptr_1 |                            01001 |                            00010
read_rxd_mem_next_available4write_ptr_2 |                            00111 |                            00011
      addr_setup_pause_1 |                            01000 |                            00100
read_rxs_mem_next_available4write_ptr_1 |                            10111 |                            00111
read_rxs_mem_next_available4write_ptr_2 |                            11000 |                            01000
      addr_setup_pause_2 |                            11010 |                            00110
read_rxs_mem_last_read_out_ptr |                            10101 |                            01010
      addr_setup_pause_3 |                            10110 |                            01001
read_rxd_mem_last_read_out_ptr |                            11011 |                            00101
 pause_read_status_word1 |                            10011 |                            01011
       read_status_word1 |                            00011 |                            01100
       read_status_word2 |                            00010 |                            01101
       read_status_word3 |                            00000 |                            01110
       read_status_word4 |                            00001 |                            01111
       read_status_word5 |                            01101 |                            10000
       read_status_word6 |                            01011 |                            10001
update_rxs_mem_last_read_out_ptr |                            00110 |                            10010
       send_status_word1 |                            00100 |                            10011
       send_status_word2 |                            00101 |                            10100
       send_status_word3 |                            11001 |                            10101
       send_status_word4 |                            10010 |                            10110
       send_status_word5 |                            01111 |                            10111
       send_status_word6 |                            10000 |                            11000
         wait_frame_done |                            10100 |                            11001
update_rxd_mem_last_read_out_ptr |                            01110 |                            11010
            repeat_again |                            01100 |                            11011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rxs_axistream_current_state_reg' using encoding 'sequential' in module 'rx_axistream_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000001 |                             0000
                   prime |                        000000010 |                             0001
       rd_frame_from_mem |                        000000100 |                             0010
          wait_end_frame |                        000001000 |                             0111
                pre_idle |                        000010000 |                             1000
       almost_full_wait1 |                        000100000 |                             0011
       almost_full_wait2 |                        001000000 |                             0100
       almost_full_wait3 |                        010000000 |                             0101
       almost_full_wait4 |                        100000000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rxd_axistream_current_state_reg' using encoding 'one-hot' in module 'rx_axistream_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                         00000001 |                              000
                 txd_prm |                         00000010 |                              001
                 txd_wrt |                         00000100 |                              010
                mem_full |                         00001000 |                              011
                wait_wr1 |                         00010000 |                              101
                wait_wr2 |                         00100000 |                              110
                clr_full |                         01000000 |                              100
      wait_compare_cmplt |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txd_wr_cs_reg' using encoding 'one-hot' in module 'tx_basic_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            txc_addr2_wr |                  000000000000001 |                             0000
            txc_addr0_wr |                  000000000000010 |                             0001
           wait_wr_cmplt |                  000000000000100 |                             0010
                 txc_wd0 |                  000000000001000 |                             0011
                 txc_wd1 |                  000000000010000 |                             0100
                 txc_wd2 |                  000000000100000 |                             0110
                 txc_wd3 |                  000000001000000 |                             0111
                 txc_wd4 |                  000000010000000 |                             1000
                 txc_wd5 |                  000000100000000 |                             1010
wait_addr0_compare_cmplt |                  000001000000000 |                             1001
          wait_txd_cmplt |                  000010000000000 |                             1011
         wr_txd_end_pntr |                  000100000000000 |                             1110
             wr_txc_pntr |                  001000000000000 |                             1101
            wait_txd_mem |                  010000000000000 |                             1100
wait_addr2_compare_cmplt |                  100000000000000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txc_wr_cs_reg' using encoding 'one-hot' in module 'tx_basic_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         get_txc_wr_pntr |                              000 |                              000
            get_end_pntr |                              001 |                              001
          set_txcrd_pntr |                              010 |                              010
          get_txdwr_pntr |                              011 |                              011
          set_txdrd_pntr |                              100 |                              100
           wait_txd_done |                              101 |                              101
               get_addr3 |                              110 |                              110
         wait_addr3_pntr |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txc_rd_cs_reg' using encoding 'sequential' in module 'tx_emac_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000001 |                            00000
                  get_b1 |                        000000010 |                            01001
                  get_b2 |                        000000100 |                            01010
                  get_b3 |                        000001000 |                            01011
                  get_b4 |                        000010000 |                            01100
              wait_trdy2 |                        000100000 |                            01101
              wait_trdy3 |                        001000000 |                            01110
              check_done |                        010000000 |                            10000
               wait_last |                        100000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txd_rd_cs_reg' using encoding 'one-hot' in module 'tx_emac_if'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2503.039 ; gain = 468.059 ; free physical = 941 ; free virtual = 8714
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 11    
	   2 Input      9 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 122   
+---Registers : 
	               60 Bit    Registers := 1     
	               42 Bit    Registers := 2     
	               36 Bit    Registers := 24    
	               32 Bit    Registers := 20    
	               31 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 28    
	                9 Bit    Registers := 13    
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 389   
+---RAMs : 
	              36K Bit         RAMs := 2     
	              18K Bit         RAMs := 1     
+---Muxes : 
	   6 Input     42 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 5     
	  11 Input     36 Bit        Muxes := 1     
	   4 Input     36 Bit        Muxes := 1     
	  28 Input     36 Bit        Muxes := 1     
	   3 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 1     
	  28 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 13    
	   4 Input     15 Bit        Muxes := 1     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	  14 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	  14 Input     10 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 2     
	  28 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 3     
	   5 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 23    
	  13 Input      9 Bit        Muxes := 1     
	  28 Input      9 Bit        Muxes := 3     
	   9 Input      9 Bit        Muxes := 2     
	  29 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 14    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	  11 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 45    
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 123   
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 10    
	  14 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 18    
	  15 Input      1 Bit        Muxes := 11    
	   9 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module actv_hi_pulse_clk_cross 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module sync_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module reset_combiner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module reg_cr 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
Module reg_tp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module reg_ifgp 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_is 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module reg_ip 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module reg_ie 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module reg_32b 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module reg_16bl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module addr_response_shim 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input     42 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 3     
	  14 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	  14 Input     10 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 1     
Module bus_clk_cross 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bus_clk_cross__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bus_clk_cross__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bus_and_enable_clk_cross 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module bus_clk_cross__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module rx_mem_if 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module rx_emac_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 70    
+---Registers : 
	               60 Bit    Registers := 1     
	               36 Bit    Registers := 4     
	               32 Bit    Registers := 4     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  11 Input     36 Bit        Muxes := 1     
	   4 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 4     
	  13 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  11 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module rx_axistream_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 43    
+---Registers : 
	               36 Bit    Registers := 9     
	               15 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 7     
+---Muxes : 
	  28 Input     36 Bit        Muxes := 1     
	  28 Input     32 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	  28 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 12    
	  28 Input      9 Bit        Muxes := 3     
	   9 Input      9 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  28 Input      1 Bit        Muxes := 9     
Module rx_if 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module tx_basic_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 36    
+---Muxes : 
	   3 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  29 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   8 Input      1 Bit        Muxes := 10    
	  15 Input      1 Bit        Muxes := 11    
Module tx_emac_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   3 Input     10 Bit        Muxes := 3     
	   6 Input     10 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 2     
Module axi_ethernet_buffer_v2_0_21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xpm_memory_tdpram:/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_tdpram:/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_tdpram:/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"U0/RCV_INTFCE_I/\RX_DP_MEM_IF_I/I_RXS_MEM /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "U0/RCV_INTFCE_I/\RX_DP_MEM_IF_I/I_RXS_MEM /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "U0/RCV_INTFCE_I/\RX_DP_MEM_IF_I/I_RXS_MEM /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM gen_blk_box.gen_bb_async.xpm_memory_base_inst
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[9]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[10]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[11]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[12]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[13]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[14]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[15]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[16]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[17]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[18]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[19]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[20]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[21]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[22]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[23]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[24]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[25]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[26]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[27]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[28]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[29]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[30]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[31]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[32]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[33]' (FDR) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/RCV_INTFCE_I/\RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[34] )
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[10]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[11]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[12]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[13]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[14]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[15]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[16]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[17]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[18]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[19]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[20]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[21]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[22]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[23]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[24]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[25]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[26]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[27]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[28]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[29]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[30]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[31]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[32]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[33]' (FDRE) to 'U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/RCV_INTFCE_I/\RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[34] )
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[0]' (FDRE) to 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[1]' (FDRE) to 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[2]' (FDRE) to 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[3]' (FDRE) to 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[4]' (FDRE) to 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[5]' (FDRE) to 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[6]' (FDRE) to 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[7]' (FDRE) to 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[8]' (FDRE) to 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[9]' (FDRE) to 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[10]' (FDRE) to 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[11]' (FDRE) to 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[12]' (FDRE) to 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[13]' (FDRE) to 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[14]' (FDRE) to 'U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/RCV_INTFCE_I/\NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/raw_checksum_reg[15] )
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[12]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[13]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[14]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[15]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[16]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[17]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[18]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[19]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[20]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[21]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[22]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[23]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[24]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[25]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[26]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[27]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[28]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[29]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[30]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[31]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[32]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[33]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[34]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/TX_INTFCE_I/\TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[35] )
INFO: [Synth 8-3886] merging instance 'U0/I_REGISTERS/CR_I/reg_data_reg[31]' (FDRE) to 'U0/I_REGISTERS/CR_I/reg_data_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/I_REGISTERS/\CR_I/reg_data_reg[18] )
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxD_2_Mem_We_reg[0]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxD_2_Mem_We_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxD_2_Mem_We_reg[1]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxD_2_Mem_We_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxD_2_Mem_We_reg[2]' (FDR) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxD_2_Mem_We_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/I_REGISTERS/\IS_I/reg_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/TX_INTFCE_I/\TX_EMAC_INTERFACE/set_txd_vld_1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/I_AXI_LITE_IPIF/\I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/I_AXI_LITE_IPIF/\I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/I_AXI_LITE_IPIF/\I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/I_AXI_LITE_IPIF/\I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gen_sample_axi_str_config/data_sync/data_sync0_i) is unused and will be removed from module axi_ethernet_buffer_v2_0_21.
INFO: [Synth 8-3332] Sequential element (gen_sample_axi_str_config/data_sync/data_sync1_i) is unused and will be removed from module axi_ethernet_buffer_v2_0_21.
INFO: [Synth 8-3332] Sequential element (gen_sample_axi_str_config/data_sync/data_sync2_i) is unused and will be removed from module axi_ethernet_buffer_v2_0_21.
INFO: [Synth 8-3332] Sequential element (gen_sample_axi_str_config/data_sync/data_sync3_i) is unused and will be removed from module axi_ethernet_buffer_v2_0_21.
INFO: [Synth 8-3332] Sequential element (gen_sample_axi_str_config/data_sync/data_sync4_i) is unused and will be removed from module axi_ethernet_buffer_v2_0_21.
INFO: [Synth 8-3332] Sequential element (gen_sample_axi_str_config/data_sync/data_sync5_i) is unused and will be removed from module axi_ethernet_buffer_v2_0_21.
INFO: [Synth 8-3332] Sequential element (gen_sample_axi_str_config/data_sync/data_sync6_i) is unused and will be removed from module axi_ethernet_buffer_v2_0_21.
INFO: [Synth 8-3332] Sequential element (gen_sample_axi_str_config/data_sync/data_sync7_i) is unused and will be removed from module axi_ethernet_buffer_v2_0_21.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[34].SYNC_RXS_LAST_READ_GRAY/data_sync0_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[34].SYNC_RXS_LAST_READ_GRAY/data_sync1_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[34].SYNC_RXS_LAST_READ_GRAY/data_sync2_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[34].SYNC_RXS_LAST_READ_GRAY/data_sync3_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[34].SYNC_RXS_LAST_READ_GRAY/data_sync4_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[34].SYNC_RXS_LAST_READ_GRAY/data_sync5_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[34].SYNC_RXS_LAST_READ_GRAY/data_sync6_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[34].SYNC_RXS_LAST_READ_GRAY/data_sync7_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[33].SYNC_RXS_LAST_READ_GRAY/data_sync0_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[33].SYNC_RXS_LAST_READ_GRAY/data_sync1_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[33].SYNC_RXS_LAST_READ_GRAY/data_sync2_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[33].SYNC_RXS_LAST_READ_GRAY/data_sync3_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[33].SYNC_RXS_LAST_READ_GRAY/data_sync4_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[33].SYNC_RXS_LAST_READ_GRAY/data_sync5_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[33].SYNC_RXS_LAST_READ_GRAY/data_sync6_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[33].SYNC_RXS_LAST_READ_GRAY/data_sync7_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[32].SYNC_RXS_LAST_READ_GRAY/data_sync0_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[32].SYNC_RXS_LAST_READ_GRAY/data_sync1_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[32].SYNC_RXS_LAST_READ_GRAY/data_sync2_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[32].SYNC_RXS_LAST_READ_GRAY/data_sync3_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[32].SYNC_RXS_LAST_READ_GRAY/data_sync4_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[32].SYNC_RXS_LAST_READ_GRAY/data_sync5_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[32].SYNC_RXS_LAST_READ_GRAY/data_sync6_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[32].SYNC_RXS_LAST_READ_GRAY/data_sync7_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[31].SYNC_RXS_LAST_READ_GRAY/data_sync0_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[31].SYNC_RXS_LAST_READ_GRAY/data_sync1_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[31].SYNC_RXS_LAST_READ_GRAY/data_sync2_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[31].SYNC_RXS_LAST_READ_GRAY/data_sync3_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[31].SYNC_RXS_LAST_READ_GRAY/data_sync4_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[31].SYNC_RXS_LAST_READ_GRAY/data_sync5_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[31].SYNC_RXS_LAST_READ_GRAY/data_sync6_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[31].SYNC_RXS_LAST_READ_GRAY/data_sync7_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[30].SYNC_RXS_LAST_READ_GRAY/data_sync0_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[30].SYNC_RXS_LAST_READ_GRAY/data_sync1_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[30].SYNC_RXS_LAST_READ_GRAY/data_sync2_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[30].SYNC_RXS_LAST_READ_GRAY/data_sync3_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[30].SYNC_RXS_LAST_READ_GRAY/data_sync4_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[30].SYNC_RXS_LAST_READ_GRAY/data_sync5_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[30].SYNC_RXS_LAST_READ_GRAY/data_sync6_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[30].SYNC_RXS_LAST_READ_GRAY/data_sync7_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[29].SYNC_RXS_LAST_READ_GRAY/data_sync0_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[29].SYNC_RXS_LAST_READ_GRAY/data_sync1_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[29].SYNC_RXS_LAST_READ_GRAY/data_sync2_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[29].SYNC_RXS_LAST_READ_GRAY/data_sync3_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[29].SYNC_RXS_LAST_READ_GRAY/data_sync4_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[29].SYNC_RXS_LAST_READ_GRAY/data_sync5_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[29].SYNC_RXS_LAST_READ_GRAY/data_sync6_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[29].SYNC_RXS_LAST_READ_GRAY/data_sync7_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[28].SYNC_RXS_LAST_READ_GRAY/data_sync0_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[28].SYNC_RXS_LAST_READ_GRAY/data_sync1_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[28].SYNC_RXS_LAST_READ_GRAY/data_sync2_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[28].SYNC_RXS_LAST_READ_GRAY/data_sync3_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[28].SYNC_RXS_LAST_READ_GRAY/data_sync4_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[28].SYNC_RXS_LAST_READ_GRAY/data_sync5_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[28].SYNC_RXS_LAST_READ_GRAY/data_sync6_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[28].SYNC_RXS_LAST_READ_GRAY/data_sync7_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[27].SYNC_RXS_LAST_READ_GRAY/data_sync0_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[27].SYNC_RXS_LAST_READ_GRAY/data_sync1_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[27].SYNC_RXS_LAST_READ_GRAY/data_sync2_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[27].SYNC_RXS_LAST_READ_GRAY/data_sync3_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[27].SYNC_RXS_LAST_READ_GRAY/data_sync4_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[27].SYNC_RXS_LAST_READ_GRAY/data_sync5_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[27].SYNC_RXS_LAST_READ_GRAY/data_sync6_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[27].SYNC_RXS_LAST_READ_GRAY/data_sync7_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[26].SYNC_RXS_LAST_READ_GRAY/data_sync0_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[26].SYNC_RXS_LAST_READ_GRAY/data_sync1_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[26].SYNC_RXS_LAST_READ_GRAY/data_sync2_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[26].SYNC_RXS_LAST_READ_GRAY/data_sync3_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[26].SYNC_RXS_LAST_READ_GRAY/data_sync4_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[26].SYNC_RXS_LAST_READ_GRAY/data_sync5_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[26].SYNC_RXS_LAST_READ_GRAY/data_sync6_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[26].SYNC_RXS_LAST_READ_GRAY/data_sync7_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[25].SYNC_RXS_LAST_READ_GRAY/data_sync0_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[25].SYNC_RXS_LAST_READ_GRAY/data_sync1_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[25].SYNC_RXS_LAST_READ_GRAY/data_sync2_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[25].SYNC_RXS_LAST_READ_GRAY/data_sync3_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[25].SYNC_RXS_LAST_READ_GRAY/data_sync4_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[25].SYNC_RXS_LAST_READ_GRAY/data_sync5_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[25].SYNC_RXS_LAST_READ_GRAY/data_sync6_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[25].SYNC_RXS_LAST_READ_GRAY/data_sync7_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[24].SYNC_RXS_LAST_READ_GRAY/data_sync0_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[24].SYNC_RXS_LAST_READ_GRAY/data_sync1_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[24].SYNC_RXS_LAST_READ_GRAY/data_sync2_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[24].SYNC_RXS_LAST_READ_GRAY/data_sync3_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[24].SYNC_RXS_LAST_READ_GRAY/data_sync4_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[24].SYNC_RXS_LAST_READ_GRAY/data_sync5_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[24].SYNC_RXS_LAST_READ_GRAY/data_sync6_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[24].SYNC_RXS_LAST_READ_GRAY/data_sync7_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[23].SYNC_RXS_LAST_READ_GRAY/data_sync0_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[23].SYNC_RXS_LAST_READ_GRAY/data_sync1_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[23].SYNC_RXS_LAST_READ_GRAY/data_sync2_i) is unused and will be removed from module rx_if.
WARNING: [Synth 8-3332] Sequential element (NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[23].SYNC_RXS_LAST_READ_GRAY/data_sync3_i) is unused and will be removed from module rx_if.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_addr_2_reg' (FD) to 'U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/addr_2_en_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2503.039 ; gain = 468.059 ; free physical = 701 ; free virtual = 8490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                     | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_tdpram:/xpm_memory_base_inst                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 36(NO_CHANGE)    | W | R | 1 K x 36(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 1               | 
|U0/RCV_INTFCE_I/\RX_DP_MEM_IF_I/I_RXS_MEM /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 512 x 36(NO_CHANGE)    | W | R | 512 x 36(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 1               | 
|xpm_memory_tdpram:/xpm_memory_base_inst                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 36(NO_CHANGE)    | W | R | 1 K x 36(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 1               | 
+----------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                         | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+--------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|U0/RCV_INTFCE_I/\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 36              | RAM32M16 x 3	 | 
+--------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 2518.867 ; gain = 483.887 ; free physical = 1470 ; free virtual = 9251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 2522.867 ; gain = 487.887 ; free physical = 1469 ; free virtual = 9250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                     | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_tdpram:/xpm_memory_base_inst                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 36(NO_CHANGE)    | W | R | 1 K x 36(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 1               | 
|U0/RCV_INTFCE_I/\RX_DP_MEM_IF_I/I_RXS_MEM /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 512 x 36(NO_CHANGE)    | W | R | 512 x 36(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 1               | 
|xpm_memory_tdpram:/xpm_memory_base_inst                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 36(NO_CHANGE)    | W | R | 1 K x 36(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 1               | 
+----------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping	Report
+--------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                         | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+--------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|U0/RCV_INTFCE_I/\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 36              | RAM32M16 x 3	 | 
+--------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 2563.492 ; gain = 528.512 ; free physical = 2634 ; free virtual = 10416
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 2566.461 ; gain = 531.480 ; free physical = 2640 ; free virtual = 10421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 2566.461 ; gain = 531.480 ; free physical = 2640 ; free virtual = 10421
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 2566.461 ; gain = 531.480 ; free physical = 2639 ; free virtual = 10421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 2566.461 ; gain = 531.480 ; free physical = 2639 ; free virtual = 10421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 2566.461 ; gain = 531.480 ; free physical = 2639 ; free virtual = 10421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 2566.461 ; gain = 531.480 ; free physical = 2639 ; free virtual = 10421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                 | RTL Name                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_ethernet_buffer_v2_0_21 | RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[9]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_ethernet_buffer_v2_0_21 | RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[18] | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_ethernet_buffer_v2_0_21 | RCV_INTFCE_I/end_of_frame_reset_array_reg[12]                             | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+----------------------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY8     |    24|
|2     |LUT1       |    71|
|3     |LUT2       |   208|
|4     |LUT3       |   159|
|5     |LUT4       |   350|
|6     |LUT5       |   338|
|7     |LUT6       |   631|
|8     |MUXF7      |     2|
|9     |RAM32M16   |     3|
|10    |RAMB36E2   |     3|
|11    |RAMB36E2_1 |     1|
|12    |SRL16E     |     3|
|13    |FDPE       |   125|
|14    |FDRE       |  2556|
|15    |FDSE       |   122|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+------------------------------------+------+
|      |Instance                                                              |Module                              |Cells |
+------+----------------------------------------------------------------------+------------------------------------+------+
|1     |top                                                                   |                                    |  4596|
|2     |  U0                                                                  |axi_ethernet_buffer_v2_0_21         |  4596|
|3     |    AXITX_2_TXCLIENT_FSM_GO                                           |actv_hi_reset_clk_cross             |    16|
|4     |      ClkA_reset_inst                                                 |sync_reset_100                      |     8|
|5     |      ClkB_reset_inst                                                 |sync_reset_101                      |     8|
|6     |    CLK2AXICLK_ISR_7                                                  |sync_block                          |     8|
|7     |    COMBINE_RESETS                                                    |reset_combiner                      |   422|
|8     |      AXI_RESET_TO_GTX                                                |actv_hi_reset_clk_cross_62          |    15|
|9     |        ClkA_reset_inst                                               |sync_reset_98                       |     8|
|10    |        ClkB_reset_inst                                               |sync_reset_99                       |     7|
|11    |      AXI_RESET_TO_RXCLIENT                                           |actv_hi_reset_clk_cross_63          |    15|
|12    |        ClkA_reset_inst                                               |sync_reset_96                       |     7|
|13    |        ClkB_reset_inst                                               |sync_reset_97                       |     8|
|14    |      AXI_RESET_TO_RXD_AXSTREAM                                       |actv_hi_reset_clk_cross_64          |    18|
|15    |        ClkA_reset_inst                                               |sync_reset_94                       |     9|
|16    |        ClkB_reset_inst                                               |sync_reset_95                       |     9|
|17    |      AXI_RESET_TO_RXS_AXSTREAM                                       |actv_hi_reset_clk_cross_65          |    29|
|18    |        ClkA_reset_inst                                               |sync_reset_92                       |    19|
|19    |        ClkB_reset_inst                                               |sync_reset_93                       |    10|
|20    |      AXI_RESET_TO_TXCLIENT                                           |actv_hi_reset_clk_cross_66          |    15|
|21    |        ClkA_reset_inst                                               |sync_reset_90                       |     7|
|22    |        ClkB_reset_inst                                               |sync_reset_91                       |     8|
|23    |      AXI_RESET_TO_TXC_AXSTREAM                                       |actv_hi_reset_clk_cross_67          |    17|
|24    |        ClkA_reset_inst                                               |sync_reset_88                       |     8|
|25    |        ClkB_reset_inst                                               |sync_reset_89                       |     9|
|26    |      AXI_RESET_TO_TXD_AXSTREAM                                       |actv_hi_reset_clk_cross_68          |    17|
|27    |        ClkA_reset_inst                                               |sync_reset_86                       |     8|
|28    |        ClkB_reset_inst                                               |sync_reset_87                       |     9|
|29    |      RXD_AXSTREAM_TO_RXS_AXSTREAM                                    |actv_hi_reset_clk_cross_69          |    21|
|30    |        ClkA_reset_inst                                               |sync_reset_84                       |    12|
|31    |        ClkB_reset_inst                                               |sync_reset_85                       |     9|
|32    |      TXC_AXSTREAM_TO_RXD_AXSTREAM                                    |actv_hi_reset_clk_cross_70          |    16|
|33    |        ClkA_reset_inst                                               |sync_reset_82                       |     8|
|34    |        ClkB_reset_inst                                               |sync_reset_83                       |     8|
|35    |      TXC_AXSTREAM_TO_RXS_AXSTREAM                                    |actv_hi_reset_clk_cross_71          |    17|
|36    |        ClkA_reset_inst                                               |sync_reset_80                       |     8|
|37    |        ClkB_reset_inst                                               |sync_reset_81                       |     9|
|38    |      TXD_AXSTREAM_TO_RXD_AXSTREAM                                    |actv_hi_reset_clk_cross_72          |    17|
|39    |        ClkA_reset_inst                                               |sync_reset_78                       |     9|
|40    |        ClkB_reset_inst                                               |sync_reset_79                       |     8|
|41    |      TXD_AXSTREAM_TO_RXS_AXSTREAM                                    |actv_hi_reset_clk_cross_73          |    17|
|42    |        ClkA_reset_inst                                               |sync_reset_76                       |     8|
|43    |        ClkB_reset_inst                                               |sync_reset_77                       |     9|
|44    |      TXD_AXSTREAM_TO_TXC_AXSTREAM                                    |actv_hi_reset_clk_cross_74          |    16|
|45    |        ClkA_reset_inst                                               |sync_reset                          |     8|
|46    |        ClkB_reset_inst                                               |sync_reset_75                       |     8|
|47    |    I_ADDR_SHIM                                                       |addr_response_shim                  |   122|
|48    |    I_AXI_LITE_IPIF                                                   |axi_lite_ipif                       |   167|
|49    |      I_SLAVE_ATTACHMENT                                              |slave_attachment                    |   167|
|50    |        I_DECODER                                                     |address_decoder                     |    12|
|51    |    I_REGISTERS                                                       |registers                           |   373|
|52    |      CR_I                                                            |reg_cr                              |    13|
|53    |      IE_I                                                            |reg_ie                              |     9|
|54    |      IFGP_I                                                          |reg_ifgp                            |    22|
|55    |      IP_I                                                            |reg_ip                              |    11|
|56    |      IS_I                                                            |reg_is                              |    17|
|57    |      RTAG_I                                                          |reg_32b                             |    39|
|58    |      TPID0_I                                                         |reg_32b_58                          |    32|
|59    |      TPID1_I                                                         |reg_32b_59                          |    34|
|60    |      TP_I                                                            |reg_tp                              |    22|
|61    |      TTAG_I                                                          |reg_32b_60                          |    72|
|62    |      UAWL_I                                                          |reg_32b_61                          |    34|
|63    |      UAWU_I                                                          |reg_16bl                            |    25|
|64    |    \PCSPMA_STATUS_CROSS_I[0].sync_pcspma_status                      |sync_block_0                        |     8|
|65    |    \PCSPMA_STATUS_CROSS_I[10].sync_pcspma_status                     |sync_block_1                        |     8|
|66    |    \PCSPMA_STATUS_CROSS_I[11].sync_pcspma_status                     |sync_block_2                        |     8|
|67    |    \PCSPMA_STATUS_CROSS_I[12].sync_pcspma_status                     |sync_block_3                        |     8|
|68    |    \PCSPMA_STATUS_CROSS_I[13].sync_pcspma_status                     |sync_block_4                        |     8|
|69    |    \PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status                     |sync_block_5                        |     8|
|70    |    \PCSPMA_STATUS_CROSS_I[15].sync_pcspma_status                     |sync_block_6                        |     8|
|71    |    \PCSPMA_STATUS_CROSS_I[1].sync_pcspma_status                      |sync_block_7                        |     8|
|72    |    \PCSPMA_STATUS_CROSS_I[2].sync_pcspma_status                      |sync_block_8                        |     8|
|73    |    \PCSPMA_STATUS_CROSS_I[3].sync_pcspma_status                      |sync_block_9                        |     8|
|74    |    \PCSPMA_STATUS_CROSS_I[4].sync_pcspma_status                      |sync_block_10                       |     8|
|75    |    \PCSPMA_STATUS_CROSS_I[5].sync_pcspma_status                      |sync_block_11                       |     8|
|76    |    \PCSPMA_STATUS_CROSS_I[6].sync_pcspma_status                      |sync_block_12                       |     8|
|77    |    \PCSPMA_STATUS_CROSS_I[7].sync_pcspma_status                      |sync_block_13                       |     8|
|78    |    \PCSPMA_STATUS_CROSS_I[8].sync_pcspma_status                      |sync_block_14                       |     8|
|79    |    \PCSPMA_STATUS_CROSS_I[9].sync_pcspma_status                      |sync_block_15                       |     8|
|80    |    RAF_REG_CROSS_I                                                   |bus_clk_cross__parameterized4       |    16|
|81    |    RCV_INTFCE_I                                                      |rx_if                               |  2142|
|82    |      \NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I                                |rx_emac_if                          |   937|
|83    |        \SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY   |sync_block_37                       |     8|
|84    |        \SYNC_RXD_LAST_READ_GRAY_PROCESS[1].SYNC_RXD_LAST_READ_GRAY   |sync_block_38                       |     8|
|85    |        \SYNC_RXD_LAST_READ_GRAY_PROCESS[2].SYNC_RXD_LAST_READ_GRAY   |sync_block_39                       |     8|
|86    |        \SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY  |sync_block_40                       |     8|
|87    |        \SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY   |sync_block_41                       |     8|
|88    |        \SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY   |sync_block_42                       |     8|
|89    |        \SYNC_RXD_LAST_READ_GRAY_PROCESS[5].SYNC_RXD_LAST_READ_GRAY   |sync_block_43                       |     8|
|90    |        \SYNC_RXD_LAST_READ_GRAY_PROCESS[6].SYNC_RXD_LAST_READ_GRAY   |sync_block_44                       |     8|
|91    |        \SYNC_RXD_LAST_READ_GRAY_PROCESS[7].SYNC_RXD_LAST_READ_GRAY   |sync_block_45                       |     8|
|92    |        \SYNC_RXD_LAST_READ_GRAY_PROCESS[8].SYNC_RXD_LAST_READ_GRAY   |sync_block_46                       |     8|
|93    |        \SYNC_RXD_LAST_READ_GRAY_PROCESS[9].SYNC_RXD_LAST_READ_GRAY   |sync_block_47                       |     8|
|94    |        \SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY   |sync_block_48                       |     8|
|95    |        \SYNC_RXS_LAST_READ_GRAY_PROCESS[1].SYNC_RXS_LAST_READ_GRAY   |sync_block_49                       |     8|
|96    |        \SYNC_RXS_LAST_READ_GRAY_PROCESS[2].SYNC_RXS_LAST_READ_GRAY   |sync_block_50                       |     8|
|97    |        \SYNC_RXS_LAST_READ_GRAY_PROCESS[35].SYNC_RXS_LAST_READ_GRAY  |sync_block_51                       |     8|
|98    |        \SYNC_RXS_LAST_READ_GRAY_PROCESS[3].SYNC_RXS_LAST_READ_GRAY   |sync_block_52                       |     8|
|99    |        \SYNC_RXS_LAST_READ_GRAY_PROCESS[4].SYNC_RXS_LAST_READ_GRAY   |sync_block_53                       |     8|
|100   |        \SYNC_RXS_LAST_READ_GRAY_PROCESS[5].SYNC_RXS_LAST_READ_GRAY   |sync_block_54                       |     8|
|101   |        \SYNC_RXS_LAST_READ_GRAY_PROCESS[6].SYNC_RXS_LAST_READ_GRAY   |sync_block_55                       |     8|
|102   |        \SYNC_RXS_LAST_READ_GRAY_PROCESS[7].SYNC_RXS_LAST_READ_GRAY   |sync_block_56                       |     8|
|103   |        \SYNC_RXS_LAST_READ_GRAY_PROCESS[8].SYNC_RXS_LAST_READ_GRAY   |sync_block_57                       |     8|
|104   |      RX_AXISTREAM_IF_I                                               |rx_axistream_if                     |  1020|
|105   |        ELASTIC_FIFO                                                  |basic_sfifo_fg                      |   240|
|106   |          I_BASIC_SFIFO                                               |xpm_fifo_sync                       |   224|
|107   |            xpm_fifo_base_inst                                        |xpm_fifo_base                       |   224|
|108   |              \gen_sdpram.xpm_memory_base_inst                        |xpm_memory_base__parameterized1     |    75|
|109   |              \gen_fwft.rdpp1_inst                                    |xpm_counter_updn                    |     6|
|110   |              rdp_inst                                                |xpm_counter_updn__parameterized0    |    28|
|111   |              rdpp1_inst                                              |xpm_counter_updn__parameterized1    |    12|
|112   |              rst_d1_inst                                             |xpm_fifo_reg_bit                    |     5|
|113   |              wrp_inst                                                |xpm_counter_updn__parameterized0_35 |    26|
|114   |              wrpp1_inst                                              |xpm_counter_updn__parameterized1_36 |    16|
|115   |              xpm_fifo_rst_inst                                       |xpm_fifo_rst                        |    14|
|116   |      RX_DP_MEM_IF_I                                                  |rx_mem_if                           |    98|
|117   |        I_RXD_MEM                                                     |xpm_memory_tdpram__1                |     5|
|118   |          xpm_memory_base_inst                                        |xpm_memory_base__1                  |     5|
|119   |        I_RXS_MEM                                                     |xpm_memory_tdpram__parameterized1   |     3|
|120   |          xpm_memory_base_inst                                        |xpm_memory_base__parameterized0     |     3|
|121   |    RXCLCLK2AXICLK_INTRPT0                                            |actv_hi_pulse_clk_cross             |    14|
|122   |      data_sync                                                       |sync_block_34                       |     9|
|123   |    RXCLCLK2AXICLK_INTRPT1                                            |actv_hi_pulse_clk_cross_16          |    14|
|124   |      data_sync                                                       |sync_block_33                       |     9|
|125   |    RXCLCLK2AXICLK_INTRPT2                                            |actv_hi_pulse_clk_cross_17          |    13|
|126   |      data_sync                                                       |sync_block_32                       |     9|
|127   |    RXCLCLK2AXICLK_ISR_6                                              |sync_block_18                       |     8|
|128   |    TAG_REG_CROSS_I                                                   |bus_clk_cross                       |    32|
|129   |    TPID0_REG_CROSS_I                                                 |bus_clk_cross_19                    |    32|
|130   |    TPID1_REG_CROSS_I                                                 |bus_clk_cross_20                    |    32|
|131   |    TXCLCLK2AXICLK_ISR_1                                              |actv_hi_pulse_clk_cross_21          |    14|
|132   |      data_sync                                                       |sync_block_31                       |     9|
|133   |    TXCLCLK2AXICLK_ISR_5                                              |actv_hi_pulse_clk_cross_22          |    14|
|134   |      data_sync                                                       |sync_block_30                       |     9|
|135   |    TXCLCLK2AXICLK_ISR_8                                              |sync_block_23                       |     8|
|136   |    TX_IFGP_CROSS_I                                                   |bus_clk_cross__parameterized6       |     8|
|137   |    TX_INTFCE_I                                                       |tx_if                               |   844|
|138   |      TX_AXISTREAM_INTERFACE                                          |tx_axistream_if                     |   503|
|139   |        \GEN_BASIC.TX_BASIC_INTERFACE                                 |tx_basic_if                         |   503|
|140   |      TX_EMAC_INTERFACE                                               |tx_emac_if                          |   329|
|141   |      TX_MEM_INTERFACE                                                |tx_mem_if                           |    12|
|142   |        TXD_MEM                                                       |xpm_memory_tdpram__parameterized3   |     7|
|143   |          xpm_memory_base_inst                                        |xpm_memory_base__parameterized2     |     7|
|144   |        TXC_MEM                                                       |xpm_memory_tdpram                   |     5|
|145   |          xpm_memory_base_inst                                        |xpm_memory_base                     |     5|
|146   |    TX_PAUSE_FRAME_CROSS_I                                            |bus_and_enable_clk_cross            |    46|
|147   |      data_sync                                                       |sync_block_29                       |     9|
|148   |    UAWL_REG_CROSS_I                                                  |bus_clk_cross_24                    |    32|
|149   |    UAWU_REG_CROSS_I                                                  |bus_clk_cross__parameterized2       |    16|
|150   |    gen_sample_rx_mac_config                                          |actv_hi_pulse_clk_cross_25          |    15|
|151   |      data_sync                                                       |sync_block_28                       |     9|
|152   |    gen_sample_tx_mac_config                                          |actv_hi_pulse_clk_cross_26          |    12|
|153   |      data_sync                                                       |sync_block_27                       |     9|
+------+----------------------------------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 2566.461 ; gain = 531.480 ; free physical = 2639 ; free virtual = 10421
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 917 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 2566.461 ; gain = 363.699 ; free physical = 2661 ; free virtual = 10443
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 2566.469 ; gain = 531.480 ; free physical = 2661 ; free virtual = 10443
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2572.398 ; gain = 0.000 ; free physical = 2731 ; free virtual = 10512
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2614.320 ; gain = 0.000 ; free physical = 2690 ; free virtual = 10472
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
362 Infos, 198 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:13 . Memory (MB): peak = 2614.320 ; gain = 1057.113 ; free physical = 2828 ; free virtual = 10610
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2614.320 ; gain = 0.000 ; free physical = 2828 ; free virtual = 10610
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.runs/bd_929b_eth_buf_0_synth_1/bd_929b_eth_buf_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_929b_eth_buf_0, cache-ID = 1ab35a4e8ca62314
INFO: [Coretcl 2-1174] Renamed 152 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.332 ; gain = 0.000 ; free physical = 2908 ; free virtual = 10695
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.runs/bd_929b_eth_buf_0_synth_1/bd_929b_eth_buf_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_929b_eth_buf_0_utilization_synth.rpt -pb bd_929b_eth_buf_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 07:27:10 2020...
