// Seed: 4200441569
program module_0;
  reg id_1;
  always id_1 <= 1'b0;
  id_2(
      -1'b0
  );
  logic id_3;
endprogram
module module_1 #(
    parameter id_1 = 32'd6
) (
    input  tri1 id_0,
    input  wire _id_1,
    input  wor  id_2,
    output wor  id_3
);
  wire id_5;
  assign id_3 = -1'b0;
  logic [7:0][-1 : id_1] id_6;
  ;
  logic id_7;
  wire  id_8;
  logic id_9;
  localparam id_10 = -1, id_11 = 1, id_12 = 1, id_13 = -1, id_14 = id_6, id_15 = id_2, id_16 = 1;
  wire id_17;
  parameter id_18 = id_13(id_11);
  module_0 modCall_1 ();
  wire id_19;
  wire id_20 = id_15;
  always begin : LABEL_0
    id_7 <= 1;
  end
  task id_21(output id_22);
    $unsigned(id_11);
    ;
  endtask
  logic id_23;
  ;
  assign id_3 = id_10;
  final id_7 = id_19;
endmodule
