INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD/lab1/lab1.srcs/sources_1/new/lab1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD/lab1/lab1.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
