Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov 19 18:42:13 2021
| Host         : hp6g4-mlab-2 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_design_1_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 442
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 4          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 11         |
| TIMING-20 | Warning  | Non-clocked latch                               | 427        |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X51Y115 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X51Y113 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X50Y114 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X50Y116 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X54Y110 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X53Y108 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X52Y111 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3] in site SLICE_X52Y107 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X56Y111 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X53Y112 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X52Y113 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/a_in_1_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/a_in_1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/a_in_1_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/a_in_1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/a_in_1_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/a_in_1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/a_in_1_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/a_in_1_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/a_in_1_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/a_in_1_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/ack_in_1_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/ack_in_1_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/counter_s_reg[10] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/counter_s_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/counter_s_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/counter_s_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/counter_s_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/counter_s_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/counter_s_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/counter_s_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/counter_s_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/counter_s_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/counter_s_reg[5] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/counter_s_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/counter_s_reg[6] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/counter_s_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/counter_s_reg[7] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/counter_s_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/counter_s_reg[8] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/counter_s_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/counter_s_reg[9] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/counter_s_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/done_s_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/done_s_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/flag_s_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/flag_s_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/acks_out_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/acks_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/asout_array_reg[0][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/asout_array_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/asout_array_reg[0][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/asout_array_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/asout_array_reg[0][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/asout_array_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/asout_array_reg[0][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/asout_array_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/asout_array_reg[0][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/asout_array_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/asout_array_reg[1][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/asout_array_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/asout_array_reg[1][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/asout_array_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/asout_array_reg[1][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/asout_array_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/asout_array_reg[1][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/asout_array_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/asout_array_reg[1][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/asout_array_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/ce_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/ce_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/logic/a_j_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/logic/a_j_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/logic/a_j_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/logic/a_j_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/logic/a_j_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/logic/a_j_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/logic/a_j_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/logic/a_j_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/logic/a_j_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/logic/a_j_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/logic/count_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/logic/count_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/logic/count_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/logic/count_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/logic/count_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/logic/count_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/logic/count_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/logic/count_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/logic/count_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/logic/count_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/logic/done_aux_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/logic/done_aux_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/logic/j_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/logic/j_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/logic/j_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/logic/j_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/logic/j_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/logic/j_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/logic/j_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/logic/j_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/logic/j_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/logic/j_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/logic/valid_aux_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/logic/valid_aux_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/nexts_out_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/nexts_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_1/reset_control_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_1/reset_control_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/acks_out_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/acks_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[0][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[0][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[0][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[0][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[0][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[1][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[1][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[1][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[1][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[1][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[2][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[2][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[2][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[2][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[2][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[2][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[2][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[2][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[2][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/ce_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/ce_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/logic/a_j_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/logic/a_j_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/logic/a_j_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/logic/a_j_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/logic/a_j_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/logic/a_j_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/logic/a_j_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/logic/a_j_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/logic/a_j_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/logic/a_j_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/logic/count_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/logic/count_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/logic/count_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/logic/count_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/logic/count_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/logic/count_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/logic/count_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/logic/count_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/logic/count_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/logic/count_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/logic/done_aux_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/logic/done_aux_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/logic/j_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/logic/j_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/logic/j_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/logic/j_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/logic/j_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/logic/j_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/logic/j_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/logic/j_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/logic/j_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/logic/j_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/logic/valid_aux_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/logic/valid_aux_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/nexts_out_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/nexts_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_2/reset_control_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_2/reset_control_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/acks_out_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/acks_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[0][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[0][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[0][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[0][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[0][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[1][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[1][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[1][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[1][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[1][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#97 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[2][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[2][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#98 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[2][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[2][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#99 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[2][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[2][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#100 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[2][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#101 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[2][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[2][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#102 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[3][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[3][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#103 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[3][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[3][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#104 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[3][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[3][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#105 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[3][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[3][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#106 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[3][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/asout_array_reg[3][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#107 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/ce_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/ce_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#108 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/logic/a_j_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/logic/a_j_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#109 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/logic/a_j_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/logic/a_j_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#110 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/logic/a_j_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/logic/a_j_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#111 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/logic/a_j_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/logic/a_j_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#112 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/logic/a_j_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/logic/a_j_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#113 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/logic/count_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/logic/count_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#114 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/logic/count_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/logic/count_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#115 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/logic/count_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/logic/count_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#116 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/logic/count_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/logic/count_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#117 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/logic/count_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/logic/count_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#118 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/logic/done_aux_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/logic/done_aux_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#119 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/logic/j_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/logic/j_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#120 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/logic/j_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/logic/j_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#121 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/logic/j_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/logic/j_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#122 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/logic/j_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/logic/j_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#123 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/logic/j_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/logic/j_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#124 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/logic/valid_aux_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/logic/valid_aux_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#125 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/nexts_out_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/nexts_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#126 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_3/reset_control_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_3/reset_control_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#127 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/acks_out_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/acks_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#128 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[0][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#129 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[0][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#130 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[0][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#131 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[0][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#132 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[0][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#133 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[1][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#134 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[1][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#135 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[1][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#136 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[1][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#137 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[1][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#138 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[2][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[2][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#139 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[2][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[2][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#140 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[2][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[2][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#141 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[2][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#142 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[2][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[2][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#143 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[3][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[3][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#144 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[3][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[3][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#145 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[3][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[3][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#146 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[3][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[3][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#147 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[3][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[3][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#148 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[4][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[4][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#149 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[4][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[4][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#150 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[4][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[4][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#151 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[4][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[4][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#152 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[4][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/asout_array_reg[4][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#153 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/ce_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/ce_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#154 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/logic/a_j_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/logic/a_j_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#155 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/logic/a_j_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/logic/a_j_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#156 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/logic/a_j_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/logic/a_j_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#157 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/logic/a_j_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/logic/a_j_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#158 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/logic/a_j_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/logic/a_j_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#159 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/logic/count_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/logic/count_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#160 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/logic/count_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/logic/count_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#161 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/logic/count_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/logic/count_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#162 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/logic/count_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/logic/count_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#163 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/logic/count_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/logic/count_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#164 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/logic/done_aux_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/logic/done_aux_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#165 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/logic/j_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/logic/j_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#166 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/logic/j_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/logic/j_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#167 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/logic/j_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/logic/j_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#168 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/logic/j_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/logic/j_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#169 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/logic/j_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/logic/j_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#170 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/logic/valid_aux_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/logic/valid_aux_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#171 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/nexts_out_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/nexts_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#172 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_4/reset_control_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_4/reset_control_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#173 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/acks_out_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/acks_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#174 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[0][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#175 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[0][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#176 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[0][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#177 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[0][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#178 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[0][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#179 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[1][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#180 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[1][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#181 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[1][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#182 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[1][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#183 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[1][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#184 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[2][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[2][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#185 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[2][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[2][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#186 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[2][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[2][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#187 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[2][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#188 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[2][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[2][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#189 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[3][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[3][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#190 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[3][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[3][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#191 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[3][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[3][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#192 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[3][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[3][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#193 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[3][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[3][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#194 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[4][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[4][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#195 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[4][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[4][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#196 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[4][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[4][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#197 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[4][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[4][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#198 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[4][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[4][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#199 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[5][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[5][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#200 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[5][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[5][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#201 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[5][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[5][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#202 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[5][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[5][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#203 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[5][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[5][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#204 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/ce_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/ce_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#205 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/logic/a_j_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/logic/a_j_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#206 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/logic/a_j_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/logic/a_j_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#207 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/logic/a_j_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/logic/a_j_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#208 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/logic/a_j_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/logic/a_j_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#209 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/logic/a_j_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/logic/a_j_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#210 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/logic/count_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/logic/count_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#211 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/logic/count_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/logic/count_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#212 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/logic/count_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/logic/count_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#213 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/logic/count_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/logic/count_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#214 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/logic/count_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/logic/count_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#215 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/logic/done_aux_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/logic/done_aux_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#216 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/logic/j_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/logic/j_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#217 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/logic/j_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/logic/j_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#218 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/logic/j_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/logic/j_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#219 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/logic/j_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/logic/j_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#220 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/logic/j_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/logic/j_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#221 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/logic/valid_aux_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/logic/valid_aux_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#222 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/nexts_out_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/nexts_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#223 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_5/reset_control_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_5/reset_control_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#224 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/acks_out_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/acks_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#225 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[0][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#226 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[0][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#227 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[0][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#228 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[0][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#229 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[0][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#230 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[1][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#231 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[1][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#232 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[1][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#233 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[1][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#234 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[1][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#235 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#236 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#237 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#238 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#239 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#240 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[3][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[3][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#241 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[3][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[3][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#242 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[3][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[3][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#243 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[3][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[3][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#244 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[3][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[3][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#245 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[4][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[4][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#246 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[4][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[4][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#247 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[4][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[4][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#248 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[4][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[4][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#249 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[4][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[4][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#250 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[5][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[5][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#251 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[5][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[5][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#252 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[5][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[5][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#253 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[5][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[5][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#254 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[5][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[5][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#255 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[6][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[6][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#256 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[6][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[6][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#257 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[6][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[6][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#258 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[6][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[6][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#259 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[6][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[6][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#260 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/ce_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/ce_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#261 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/logic/a_j_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/logic/a_j_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#262 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/logic/a_j_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/logic/a_j_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#263 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/logic/a_j_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/logic/a_j_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#264 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/logic/a_j_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/logic/a_j_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#265 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/logic/a_j_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/logic/a_j_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#266 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/logic/count_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/logic/count_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#267 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/logic/count_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/logic/count_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#268 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/logic/count_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/logic/count_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#269 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/logic/count_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/logic/count_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#270 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/logic/count_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/logic/count_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#271 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/logic/done_aux_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/logic/done_aux_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#272 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/logic/j_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/logic/j_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#273 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/logic/j_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/logic/j_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#274 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/logic/j_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/logic/j_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#275 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/logic/j_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/logic/j_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#276 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/logic/j_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/logic/j_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#277 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/logic/valid_aux_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/logic/valid_aux_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#278 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/nexts_out_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/nexts_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#279 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_6/reset_control_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_6/reset_control_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#280 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/acks_out_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/acks_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#281 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[0][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#282 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[0][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#283 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[0][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#284 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[0][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#285 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[0][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#286 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[1][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#287 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[1][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#288 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[1][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#289 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[1][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#290 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[1][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#291 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[2][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[2][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#292 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[2][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[2][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#293 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[2][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[2][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#294 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[2][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#295 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[2][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[2][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#296 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[3][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[3][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#297 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[3][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[3][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#298 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[3][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[3][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#299 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[3][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[3][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#300 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[3][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[3][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#301 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#302 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#303 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#304 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#305 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#306 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[5][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[5][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#307 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[5][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[5][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#308 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[5][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[5][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#309 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[5][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[5][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#310 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[5][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[5][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#311 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[6][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[6][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#312 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[6][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[6][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#313 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[6][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[6][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#314 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[6][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[6][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#315 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[6][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[6][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#316 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[7][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[7][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#317 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[7][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[7][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#318 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[7][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[7][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#319 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[7][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[7][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#320 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[7][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[7][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#321 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/ce_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/ce_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#322 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/logic/a_j_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/logic/a_j_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#323 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/logic/a_j_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/logic/a_j_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#324 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/logic/a_j_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/logic/a_j_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#325 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/logic/a_j_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/logic/a_j_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#326 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/logic/a_j_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/logic/a_j_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#327 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#328 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#329 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#330 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#331 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#332 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/logic/done_aux_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/logic/done_aux_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#333 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#334 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#335 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#336 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#337 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#338 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/logic/valid_aux_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/logic/valid_aux_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#339 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/nexts_out_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/nexts_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#340 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_7/reset_control_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_7/reset_control_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#341 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/acks_out_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/acks_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#342 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[0][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#343 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[0][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#344 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[0][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#345 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[0][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#346 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[0][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#347 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[1][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#348 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[1][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#349 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[1][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#350 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[1][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#351 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[1][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#352 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[2][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[2][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#353 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[2][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[2][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#354 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[2][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[2][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#355 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[2][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#356 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[2][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[2][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#357 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[3][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[3][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#358 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[3][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[3][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#359 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[3][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[3][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#360 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[3][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[3][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#361 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[3][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[3][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#362 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[4][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[4][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#363 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[4][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[4][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#364 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[4][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[4][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#365 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[4][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[4][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#366 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[4][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[4][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#367 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[5][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[5][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#368 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[5][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[5][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#369 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[5][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[5][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#370 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[5][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[5][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#371 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[5][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[5][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#372 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[6][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[6][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#373 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[6][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[6][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#374 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[6][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[6][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#375 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[6][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[6][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#376 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[6][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[6][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#377 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[7][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[7][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#378 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[7][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[7][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#379 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[7][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[7][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#380 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[7][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[7][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#381 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[7][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[7][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#382 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[8][0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[8][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#383 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[8][1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[8][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#384 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[8][2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[8][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#385 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[8][3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[8][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#386 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[8][4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[8][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#387 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/ce_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/ce_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#388 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/logic/a_j_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/logic/a_j_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#389 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/logic/a_j_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/logic/a_j_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#390 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/logic/a_j_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/logic/a_j_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#391 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/logic/a_j_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/logic/a_j_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#392 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/logic/a_j_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/logic/a_j_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#393 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#394 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#395 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#396 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#397 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#398 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/logic/done_aux_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/logic/done_aux_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#399 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#400 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#401 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#402 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#403 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#404 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/logic/valid_aux_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/logic/valid_aux_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#405 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/nexts_out_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/nexts_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#406 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_8/reset_control_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_8/reset_control_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#407 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_9/acks_out_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_9/acks_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#408 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_9/ce_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_9/ce_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#409 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_9/logic/a_j_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_9/logic/a_j_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#410 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_9/logic/a_j_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_9/logic/a_j_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#411 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_9/logic/a_j_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_9/logic/a_j_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#412 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_9/logic/a_j_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_9/logic/a_j_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#413 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_9/logic/a_j_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_9/logic/a_j_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#414 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#415 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#416 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#417 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#418 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#419 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_9/logic/done_aux_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_9/logic/done_aux_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#420 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[0] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#421 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[1] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#422 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[2] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#423 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[3] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#424 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[4] cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#425 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_9/logic/valid_aux_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_9/logic/valid_aux_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#426 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_9/nexts_out_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_9/nexts_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#427 Warning
Non-clocked latch  
The latch design_1_i/top_nqueens_0/U0/fsm_9/reset_control_reg cannot be properly analyzed as its control pin design_1_i/top_nqueens_0/U0/fsm_9/reset_control_reg/G is not reached by a timing clock
Related violations: <none>


