//===- patch-wmma-scale16.cpp - Scaled WMMA decomposition -----------------===//
//
// Part of Comgr, under the Apache License v2.0 with LLVM Exceptions.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
///
/// \file
/// Lowers scaled WMMA variants that exist on gfx1250 B0 but not A0. This
/// includes block-16 scaled WMMA (v_wmma_scale16_f32_*) and the M=32 regular
/// scale form (v_wmma_scale_f32_32x16x128_f4). Done exactly, or failing closed
/// when it cannot be applied.
///
/// A block-32 op applies one (scaleA, scaleB) pair across all 32 K-elements of
/// a block, so it cannot honor both block-16 sub-scales of that block at once.
/// The earlier approach collapsed each sub-scale pair with a byte-pair max,
/// which scaled the smaller half by a power of two and silently miscompiled
/// scaled kernels.
///
/// Exact lowering (K-split): the scale is applied per block after the dot and
/// before the accumulate, so we split each block-16 WMMA into two block-32
/// WMMAs chained through the accumulator, each seeing one 16-wide K-subblock:
///
///   pass-low : A' = low-16 K-subblock of A, rest zeroed; even scale bytes;
///              write D (src2 = original C).
///   pass-high: A' = high-16 K-subblock of A, rest zeroed; odd scale bytes;
///              accumulate (src2 = D).
///
/// Masking A alone suffices since A==0 => A*B==0. How a 16-K subblock maps to
/// lanes or VGPRs depends on the matrix-A format:
///   * FP8/BF8: subblocks split by wave lane, so a lane mask isolates one.
///   * FP4/FP6/BF6: a whole 32-block sits in one lane group and the split runs
///     along the VGPR index, so we null the opposite subblock's VGPRs (a lane
///     mask would wrongly zero whole 32-blocks).
/// Each pass's block-32 scale is a byte-gather of the block-16 scale bytes:
/// even bytes feed the low subblocks, odd bytes the high ones.
///
/// The replacement is assembled from textual register names, for which the
/// AMDGPU parser accepts v0-v255. Scale-prefix operands ignore VGPR-MSB, so
/// their generated scale and temporary VGPRs must stay in bank zero. Masked A
/// shares one contiguous low-bank block with those operands. Live values
/// borrowed for that block are saved in above-KD scratch and restored after
/// the final WMMA. Both passes read the same matrix B, so B is copied into the
/// above-KD scratch bank only when its incoming SRC1 bank differs from that
/// bank; a same-bank B is consumed in place. The copy costs B-width moves and
/// B-width above-KD registers, which can flip an occupancy-safe rewrite past
/// its required wave count, so it is not taken unconditionally.
///
/// Fail-closed fallback: when the scratch budget (one low-bank A-width-plus-5
/// block, matching save slots, B-width VGPRs when B must be copied, and one
/// scratch SGPR) is unavailable, the pass marks the patch failed so the rewrite
/// returns an error instead of a miscompile. A loud failure beats silent wrong
/// results.
///
/// The 32x16x128_f4 (M=32) variant is split into two M=16 halves, and each
/// resulting half is K-split as above, for four exact block-32 WMMAs total.
/// Scratch reuse inside a fully allocated kernel is allowed only when exact
/// all-path physical-register liveness proves each of its four scratch values
/// dead.
///
//===----------------------------------------------------------------------===//

#include "internal.h"

#include "llvm/ADT/SmallString.h"
#include "llvm/ADT/StringExtras.h"
#include "llvm/ADT/StringRef.h"
#include "llvm/ADT/Twine.h"
#include "llvm/Support/FormatVariadic.h"
#include "llvm/Support/raw_ostream.h"

#include <algorithm>
#include <array>
#include <functional>
#include <initializer_list>

using namespace llvm;

namespace COMGR {
namespace hotswap {

// Both Scale16 (VOP3PX3) and regular Scale (VOP3PX2) are 128-bit (16-byte)
// fused instructions: an 8-byte LD_SCALE uop followed by an 8-byte base WMMA
// uop.
static constexpr unsigned VOP3PXSize = 16;

// AMDGPU SRC operand encoding: VGPRs are 256 + N. VgprBankSize comes from
// internal.h so the DS and Scale16 rewrites share one bank definition.
static constexpr unsigned VgprEncBase = 256;

bool physicalVgprRangeFitsOneBank(unsigned Base, unsigned Width,
                                  unsigned MaxVgprs) {
  return Width != 0 && Base < MaxVgprs && Width <= MaxVgprs - Base &&
         Base / VgprBankSize == (Base + Width - 1) / VgprBankSize;
}

static std::string vgprName(unsigned N) { return ("v" + Twine(N)).str(); }

static std::string encodedVgprName(unsigned Physical) {
  return vgprName(Physical % VgprBankSize);
}

static bool isVgprEncoding(unsigned Enc) { return Enc >= VgprEncBase; }

static std::optional<unsigned> decodeVgprEncoding(unsigned Enc) {
  if (!isVgprEncoding(Enc))
    return std::nullopt;
  return Enc - VgprEncBase;
}

struct LowBankScratchBlock {
  unsigned Base = 0;
  BitVector Preserve;
};

// Allocate one contiguous bank-zero block. Prefer dead registers, then extend
// a small kernel within bank zero, and finally borrow a non-architectural block
// while recording the live values that need save/restore.
static std::optional<LowBankScratchBlock>
allocLowBankScratchBlock(VgprAllocator &Alloc, const BitVector &Forbidden,
                         unsigned Count, unsigned Align) {
  unsigned LowBankLimit =
      std::min({VgprBankSize, Alloc.MaxVgprs,
                static_cast<unsigned>(Alloc.LiveAtPoint.size())});
  if (Count == 0 || Count > LowBankLimit)
    return std::nullopt;

  unsigned ExistingLimit = std::min(LowBankLimit, Alloc.KdAllocatedVgprs);
  for (unsigned Base = 0; Base + Count <= ExistingLimit; ++Base) {
    if (Align > 1 && Base % Align != 0)
      continue;
    bool Available = true;
    for (unsigned I = 0; I < Count; ++I) {
      if (Alloc.LiveAtPoint.test(Base + I) || Forbidden.test(Base + I)) {
        Available = false;
        break;
      }
    }
    if (Available) {
      Alloc.LiveAtPoint.set(Base, Base + Count);
      LowBankScratchBlock Result;
      Result.Base = Base;
      Result.Preserve.resize(Count);
      return Result;
    }
  }

  unsigned Base = Alloc.NextAboveKd;
  if (Align > 1 && Base % Align != 0)
    Base += Align - Base % Align;
  unsigned Step = std::max(Align, 1u);
  for (; Base + Count <= LowBankLimit; Base += Step) {
    bool Available = true;
    for (unsigned I = 0; I < Count; ++I) {
      if (Forbidden.test(Base + I)) {
        Available = false;
        break;
      }
    }
    if (Available) {
      Alloc.ExtraAllocated += Base + Count - Alloc.NextAboveKd;
      Alloc.NextAboveKd = Base + Count;
      Alloc.LiveAtPoint.set(Base, Base + Count);
      LowBankScratchBlock Result;
      Result.Base = Base;
      Result.Preserve.resize(Count);
      return Result;
    }
  }

  for (Base = 0; Base + Count <= LowBankLimit; ++Base) {
    if (Align > 1 && Base % Align != 0)
      continue;
    bool Available = true;
    for (unsigned I = 0; I < Count; ++I) {
      if (Forbidden.test(Base + I)) {
        Available = false;
        break;
      }
    }
    if (Available) {
      LowBankScratchBlock Result;
      Result.Base = Base;
      Result.Preserve.resize(Count);
      for (unsigned I = 0; I < Count; ++I)
        if (Alloc.LiveAtPoint.test(Base + I))
          Result.Preserve.set(I);
      Alloc.LiveAtPoint.set(Base, Base + Count);
      return Result;
    }
  }

  return std::nullopt;
}

// -- LD_SCALE uop field accessors (bytes 0-7) --------------------------------
//   SCALE_SRC0: bits [40:32] = byte[4] + byte[5] bit[0]
//   SCALE_SRC1: bits [49:41] = byte[5] bits[7:1] + byte[6] bits[1:0]

static void writeScaleSrc0(uint8_t *Raw, unsigned Enc) {
  Raw[4] = Enc & 0xFF;
  Raw[5] = (Raw[5] & 0xFE) | ((Enc >> 8) & 0x01);
}

// Must be called after writeScaleSrc0 (both share byte[5]).
static void writeScaleSrc1(uint8_t *Raw, unsigned Enc) {
  Raw[5] = (Raw[5] & 0x01) | ((Enc & 0x7F) << 1);
  Raw[6] = (Raw[6] & 0xFC) | ((Enc >> 7) & 0x03);
}

// -- Base WMMA uop field accessors (bytes 8-15) ------------------------------
//   VDST: byte[8] (8-bit raw VGPR number, no +256)
//   SRC0: byte[12] + byte[13] bit[0] (9-bit; matrix A)
//   SRC1: byte[13] bits[7:1] + byte[14] bits[1:0] (9-bit; matrix B)
//   SRC2: byte[14] bits[7:2] + byte[15] bits[2:0] (9-bit; accumulator C)
//
// Field positions are the VOP3P operand layout of the base WMMA uop, which is
// the second 8-byte half of the fused encoding. Confirm them against MC rather
// than by inspection, varying one operand at a time:
//
//   echo 'v_wmma_scale_f32_16x16x128_f8f6f4 v[0:7], v[8:23], v[24:39], \
//         v[40:47], v2, v3' \
//     | llvm-mc -triple=amdgcn-amd-amdhsa -mcpu=gfx1250 -show-encoding
//
// gives ...,0x33,0xcc,0x08,0x31,0xa2,0x04; moving SRC1 to v[64:79] changes only
// byte[13], 0x31 -> 0x81. That is ((64 & 0x7f) << 1) with byte[13] bit[0]
// holding SRC0's bit[8], matching the SRC0/SRC1 split described above.

static void writeSrc0(uint8_t *Raw, unsigned Enc) {
  Raw[12] = Enc & 0xFF;
  Raw[13] = (Raw[13] & 0xFE) | ((Enc >> 8) & 0x01);
}

static void writeSrc1(uint8_t *Raw, unsigned Enc) {
  Raw[13] = (Raw[13] & 0x01) | ((Enc & 0x7F) << 1);
  Raw[14] = (Raw[14] & 0xFC) | ((Enc >> 7) & 0x03);
}

static void writeSrc2(uint8_t *Raw, unsigned Enc) {
  Raw[14] = (Raw[14] & 0x03) | ((Enc & 0x3F) << 2);
  Raw[15] = (Raw[15] & 0xF8) | ((Enc >> 6) & 0x07);
}

// -- VOP3PX3 -> VOP3PX2 encoding rewrite -------------------------------------
//
// Turns a block-16 (VOP3PX3) scaled WMMA into a block-32 (VOP3PX2) one: copies
// the 16-byte instruction, swaps the LD_SCALE opcode byte (taken from a
// template assembly so no opcode bits are hardcoded), writes the new block-32
// scale sources, and bakes scale_src2 = VGPR0. scale_src2 is unused on
// VOP3PX2, but leaving it 0 makes the SQ mis-decode it as an SGPR and stall;
// baking it also keeps the bytes idempotent across passes. Matrix reuse bits
// are cleared because both replacement passes substitute matrix operands. All
// other base-WMMA bytes (VDST, SRC0/1/2, matrix formats, neg modifiers) survive
// the byte copy and are patched by the caller.
static SmallVector<uint8_t> rewriteScale16ToScale(const uint8_t *OrigRaw,
                                                  unsigned OrigSize,
                                                  unsigned NewScaleSrc0Enc,
                                                  unsigned NewScaleSrc1Enc,
                                                  const LLVMState &LS) {
  SmallVector<uint8_t> Template = assembleSingleInst(
      "v_wmma_scale_f32_16x16x128_f8f6f4 v[0:7], v[8:23], v[24:39], "
      "v[40:47], v48, v50",
      LS);
  if (Template.size() != VOP3PXSize) {
    log() << "hotswap: error: wmma_scale16: VOP3PX2 template assembly "
          << "produced " << Template.size() << " bytes (expected " << VOP3PXSize
          << ")\n";
    return {};
  }

  SmallVector<uint8_t> Rewritten(OrigRaw, OrigRaw + OrigSize);
  Rewritten[2] = Template[2];
  constexpr unsigned MatrixAReuseBit = 13;
  constexpr unsigned MatrixBReuseBit = 14;
  static_assert(MatrixAReuseBit / 8 == MatrixBReuseBit / 8);
  constexpr uint8_t MatrixReuseMask =
      (1u << (MatrixAReuseBit % 8)) | (1u << (MatrixBReuseBit % 8));
  Rewritten[MatrixAReuseBit / 8] &= static_cast<uint8_t>(~MatrixReuseMask);
  writeScaleSrc0(Rewritten.data(), NewScaleSrc0Enc);
  writeScaleSrc1(Rewritten.data(), NewScaleSrc1Enc);
  Rewritten[6] &= 0x03;                        // clear scale_src2[5:0]
  Rewritten[7] = (Rewritten[7] & 0xF8) | 0x04; // scale_src2[8]=1, clear [7:6]
  return Rewritten;
}

// -- Block-16 scale byte-gather (deinterleave) -------------------------------
//
// Each B64 scale operand holds 8 8-bit block-16 scales across Vn (bytes 0-3)
// and Vn+1 (bytes 4-7). The block-32 scale for K-block j (j=0..3) is the
// low-subblock scale (even byte 2j) for pass-low and the high-subblock scale
// (odd byte 2j+1) for pass-high, packed into one VGPR as
// [byte0..3] = k-block 0..3.

using VgprBankRequirement = std::pair<VgprMsbOperand, unsigned>;

static void emitModeForOperands(raw_string_ostream &OS, unsigned &CurrentMode,
                                ArrayRef<VgprBankRequirement> Requirements) {
  unsigned NewMode = CurrentMode;
  for (const VgprBankRequirement &Requirement : Requirements)
    setVgprMsbBank(NewMode, Requirement.first, Requirement.second);
  if (NewMode == CurrentMode)
    return;
  // Drain outstanding XNACK-replayable memory operations before changing the
  // physical VGPR mapping they were issued under.
  //
  // Hardware already guarantees this: MI400 Shader Programming Guide §6.9.7.2
  // ("VMEM Multi-group Replay Operation and Programming", p. 275) lists
  // S_SET_VGPR_MSB among the events before which "hardware stalls and waits for
  // XCNT==0 and completes any rewind/replay actions". The explicit wait is
  // therefore redundant and kept only as a defensive barrier; the WMMA split
  // pass emits its S_SET_VGPR_MSB transitions without one and relies on the
  // documented hardware stall.
  OS << "s_wait_xcnt 0\n";
  OS << "s_set_vgpr_msb " << (NewMode | (CurrentMode << 8)) << "\n";
  CurrentMode = NewMode;
}

static void emitGatherEven(raw_string_ostream &OS, unsigned Lo, unsigned Hi,
                           unsigned Dst, unsigned T, unsigned ScratchBank,
                           unsigned &CurrentMode) {
  std::string LoName = encodedVgprName(Lo);
  std::string HiName = encodedVgprName(Hi);
  std::string DstName = encodedVgprName(Dst);
  std::string TName = encodedVgprName(T);

  // Dst = { Lo[7:0], Lo[23:16], Hi[7:0], Hi[23:16] } (bytes 0,2,4,6)
  emitModeForOperands(OS, CurrentMode,
                      {{VgprMsbOperand::Dst, ScratchBank},
                       {VgprMsbOperand::Src1, Lo / VgprBankSize}});
  OS << "v_and_b32 " << DstName << ", 0xff, " << LoName << "\n";
  emitModeForOperands(OS, CurrentMode,
                      {{VgprMsbOperand::Dst, ScratchBank},
                       {VgprMsbOperand::Src0, Lo / VgprBankSize}});
  OS << "v_bfe_u32 " << TName << ", " << LoName << ", 16, 8\n";
  emitModeForOperands(OS, CurrentMode,
                      {{VgprMsbOperand::Dst, ScratchBank},
                       {VgprMsbOperand::Src0, ScratchBank},
                       {VgprMsbOperand::Src2, ScratchBank}});
  OS << "v_lshl_or_b32 " << DstName << ", " << TName << ", 8, " << DstName
     << "\n";
  emitModeForOperands(OS, CurrentMode,
                      {{VgprMsbOperand::Dst, ScratchBank},
                       {VgprMsbOperand::Src1, Hi / VgprBankSize}});
  OS << "v_and_b32 " << TName << ", 0xff, " << HiName << "\n";
  emitModeForOperands(OS, CurrentMode,
                      {{VgprMsbOperand::Dst, ScratchBank},
                       {VgprMsbOperand::Src0, ScratchBank},
                       {VgprMsbOperand::Src2, ScratchBank}});
  OS << "v_lshl_or_b32 " << DstName << ", " << TName << ", 16, " << DstName
     << "\n";
  emitModeForOperands(OS, CurrentMode,
                      {{VgprMsbOperand::Dst, ScratchBank},
                       {VgprMsbOperand::Src0, Hi / VgprBankSize}});
  OS << "v_bfe_u32 " << TName << ", " << HiName << ", 16, 8\n";
  emitModeForOperands(OS, CurrentMode,
                      {{VgprMsbOperand::Dst, ScratchBank},
                       {VgprMsbOperand::Src0, ScratchBank},
                       {VgprMsbOperand::Src2, ScratchBank}});
  OS << "v_lshl_or_b32 " << DstName << ", " << TName << ", 24, " << DstName
     << "\n";
}

static void emitGatherOdd(raw_string_ostream &OS, unsigned Lo, unsigned Hi,
                          unsigned Dst, unsigned T, unsigned ScratchBank,
                          unsigned &CurrentMode) {
  std::string LoName = encodedVgprName(Lo);
  std::string HiName = encodedVgprName(Hi);
  std::string DstName = encodedVgprName(Dst);
  std::string TName = encodedVgprName(T);

  // Dst = { Lo[15:8], Lo[31:24], Hi[15:8], Hi[31:24] } (bytes 1,3,5,7)
  emitModeForOperands(OS, CurrentMode,
                      {{VgprMsbOperand::Dst, ScratchBank},
                       {VgprMsbOperand::Src0, Lo / VgprBankSize}});
  OS << "v_bfe_u32 " << DstName << ", " << LoName << ", 8, 8\n";
  OS << "v_bfe_u32 " << TName << ", " << LoName << ", 24, 8\n";
  emitModeForOperands(OS, CurrentMode,
                      {{VgprMsbOperand::Dst, ScratchBank},
                       {VgprMsbOperand::Src0, ScratchBank},
                       {VgprMsbOperand::Src2, ScratchBank}});
  OS << "v_lshl_or_b32 " << DstName << ", " << TName << ", 8, " << DstName
     << "\n";
  emitModeForOperands(OS, CurrentMode,
                      {{VgprMsbOperand::Dst, ScratchBank},
                       {VgprMsbOperand::Src0, Hi / VgprBankSize}});
  OS << "v_bfe_u32 " << TName << ", " << HiName << ", 8, 8\n";
  emitModeForOperands(OS, CurrentMode,
                      {{VgprMsbOperand::Dst, ScratchBank},
                       {VgprMsbOperand::Src0, ScratchBank},
                       {VgprMsbOperand::Src2, ScratchBank}});
  OS << "v_lshl_or_b32 " << DstName << ", " << TName << ", 16, " << DstName
     << "\n";
  emitModeForOperands(OS, CurrentMode,
                      {{VgprMsbOperand::Dst, ScratchBank},
                       {VgprMsbOperand::Src1, Hi / VgprBankSize}});
  OS << "v_lshrrev_b32 " << TName << ", 24, " << HiName << "\n";
  emitModeForOperands(OS, CurrentMode,
                      {{VgprMsbOperand::Dst, ScratchBank},
                       {VgprMsbOperand::Src0, ScratchBank},
                       {VgprMsbOperand::Src2, ScratchBank}});
  OS << "v_lshl_or_b32 " << DstName << ", " << TName << ", 24, " << DstName
     << "\n";
}

// A' = mask ? A : 0, per lane, for W consecutive VGPRs from ABase into SBase.
// MaskImm selects the wave lanes to keep (0x0000FFFF = lanes 0-15).
//
// FP8/BF8 only: a K=32 block's low-16 K-subblock lives in lanes 0-15 and the
// high-16 in lanes 16-31, so a lane mask isolates a subblock.
static void emitLaneMaskCopy(raw_string_ostream &OS, StringRef MaskSgpr,
                             uint32_t MaskImm, unsigned SBase, unsigned ABase,
                             unsigned W, unsigned ScratchBank,
                             unsigned &CurrentMode) {
  OS << "s_mov_b32 " << MaskSgpr << ", 0x" << utohexstr(MaskImm) << "\n";
  for (unsigned I = 0; I < W; ++I) {
    emitModeForOperands(OS, CurrentMode,
                        {{VgprMsbOperand::Dst, ScratchBank},
                         {VgprMsbOperand::Src1, (ABase + I) / VgprBankSize}});
    OS << "v_cndmask_b32_e64 " << encodedVgprName(SBase + I) << ", 0, "
       << encodedVgprName(ABase + I) << ", " << MaskSgpr << "\n";
  }
}

// A' keeps the VGPRs of the low (KeepLow=true) or high 16-K subblocks and zeros
// the rest, copying W consecutive VGPRs from ABase into SBase.
//
// FP4/FP6/BF6: a whole K=32 block sits in one lane group and the low-16/high-16
// split runs along the VGPR index. Subblocks are SubW consecutive VGPRs (FP4=2,
// FP6=3); even-indexed ones are the low halves, odd-indexed the high. A lane
// mask would wrongly zero whole 32-blocks here, so we null the opposite
// subblock's VGPRs instead.
static void emitVgprSelectCopy(raw_string_ostream &OS, bool KeepLow,
                               unsigned SBase, unsigned ABase, unsigned W,
                               unsigned SubW, unsigned ScratchBank,
                               unsigned &CurrentMode) {
  for (unsigned I = 0; I < W; ++I) {
    bool IsLow = ((I / SubW) % 2) == 0;
    if (IsLow == KeepLow) {
      emitModeForOperands(OS, CurrentMode,
                          {{VgprMsbOperand::Dst, ScratchBank},
                           {VgprMsbOperand::Src0, (ABase + I) / VgprBankSize}});
      OS << "v_mov_b32 " << encodedVgprName(SBase + I) << ", "
         << encodedVgprName(ABase + I) << "\n";
    } else {
      emitModeForOperands(OS, CurrentMode,
                          {{VgprMsbOperand::Dst, ScratchBank}});
      OS << "v_mov_b32 " << encodedVgprName(SBase + I) << ", 0\n";
    }
  }
}

static void emitVgprMove(raw_string_ostream &OS, unsigned Dst, unsigned Src,
                         unsigned &CurrentMode) {
  emitModeForOperands(OS, CurrentMode,
                      {{VgprMsbOperand::Dst, Dst / VgprBankSize},
                       {VgprMsbOperand::Src0, Src / VgprBankSize}});
  OS << "v_mov_b32 " << encodedVgprName(Dst) << ", " << encodedVgprName(Src)
     << "\n";
}

static void emitVgprCopy(raw_string_ostream &OS, unsigned DstBase,
                         unsigned SrcBase, unsigned W, unsigned &CurrentMode) {
  for (unsigned I = 0; I < W; ++I)
    emitVgprMove(OS, DstBase + I, SrcBase + I, CurrentMode);
}

static std::string encodedVgprRange(unsigned PhysicalBase, unsigned Width) {
  assert(Width > 0);
  unsigned EncodedBase = PhysicalBase % VgprBankSize;
  return formatv("v[{0}:{1}]", EncodedBase, EncodedBase + Width - 1).str();
}

// Prefer one exact-liveness-proven dead block in bank zero. Scale-prefix
// operands ignore VGPR-MSB, so every generated scale and the masked-A copy
// must be directly addressable there. Fall back to above-KD growth only while
// it still fits in bank zero.
static std::optional<unsigned>
allocContiguousDeadOrAboveLowBank(VgprAllocator &Alloc, unsigned Count,
                                  unsigned Align, bool AllowDeadReuse,
                                  bool AllowAboveKd) {
  unsigned LowBankLimit =
      std::min({VgprBankSize, Alloc.MaxVgprs,
                static_cast<unsigned>(Alloc.LiveAtPoint.size())});
  if (Count == 0 || Count > LowBankLimit || Align == 0)
    return std::nullopt;

  if (AllowDeadReuse) {
    unsigned BankEnd = std::min(Alloc.KdAllocatedVgprs, LowBankLimit);
    if (BankEnd >= Count) {
      unsigned Base = BankEnd - Count;
      Base -= Base % Align;
      while (true) {
        bool AllDead = true;
        for (unsigned V = Base; V != Base + Count; ++V) {
          if (Alloc.LiveAtPoint.test(V)) {
            AllDead = false;
            break;
          }
        }
        if (AllDead) {
          Alloc.LiveAtPoint.set(Base, Base + Count);
          return Base;
        }
        if (Base < Align)
          break;
        Base -= Align;
      }
    }
  }

  if (!AllowAboveKd)
    return std::nullopt;

  unsigned AboveBase = Alloc.NextAboveKd;
  if (AboveBase % Align != 0)
    AboveBase += Align - AboveBase % Align;
  if (AboveBase + Count > LowBankLimit)
    return std::nullopt;
  return Alloc.allocContiguousAboveKdInBank(Count, Align, VgprBankSize);
}

static bool rangesOverlap(unsigned ABase, unsigned AWidth, unsigned BBase,
                          unsigned BWidth) {
  return ABase < BBase + BWidth && BBase < ABase + AWidth;
}

static bool sameRange(unsigned ABase, unsigned AWidth, unsigned BBase,
                      unsigned BWidth) {
  return ABase == BBase && AWidth == BWidth;
}

static void reserveVgprRange(VgprAllocator &Alloc, unsigned Base,
                             unsigned Width) {
  assert(Width > 0 && Base <= Alloc.LiveAtPoint.size() &&
         Width <= Alloc.LiveAtPoint.size() - Base);
  Alloc.LiveAtPoint.set(Base, Base + Width);
}

struct EncodedVgprRange {
  unsigned Base = 0;
  unsigned Width = 0;
  bool FullDwords = false;
};

static std::optional<unsigned> parseScalarVgprName(StringRef Name,
                                                   bool &IsPartial) {
  IsPartial = false;
  if (!Name.consume_front("VGPR"))
    return std::nullopt;
  size_t Digits = Name.find_first_not_of("0123456789");
  StringRef Number = Digits == StringRef::npos ? Name : Name.take_front(Digits);
  unsigned Index = 0;
  if (Number.empty() || Number.getAsInteger(10, Index))
    return std::nullopt;
  if (Digits == StringRef::npos)
    return Index;
  StringRef Suffix = Name.drop_front(Digits);
  if (Suffix == "_LO16" || Suffix == "_HI16") {
    IsPartial = true;
    return Index;
  }
  return std::nullopt;
}

// Convert an explicit MC VGPR or VGPR tuple to its encoded v0..v255 interval.
// True16 operands are identified but never accepted as a full-value kill.
static std::optional<EncodedVgprRange>
getEncodedVgprRange(MCRegister Reg, const MCRegisterInfo &MRI) {
  if (!Reg)
    return std::nullopt;

  bool IsPartial = false;
  if (std::optional<unsigned> Scalar =
          parseScalarVgprName(MRI.getName(Reg), IsPartial))
    return EncodedVgprRange{*Scalar, 1, !IsPartial};

  SmallVector<unsigned, 16> Scalars;
  for (MCPhysReg Sub : MRI.subregs(Reg)) {
    bool SubPartial = false;
    std::optional<unsigned> Index =
        parseScalarVgprName(MRI.getName(Sub), SubPartial);
    if (Index && !SubPartial)
      Scalars.push_back(*Index);
  }
  if (Scalars.empty())
    return std::nullopt;
  llvm::sort(Scalars);
  Scalars.erase(std::unique(Scalars.begin(), Scalars.end()), Scalars.end());
  for (unsigned I = 1; I != Scalars.size(); ++I)
    if (Scalars[I] != Scalars.front() + I)
      return std::nullopt;
  return EncodedVgprRange{Scalars.front(),
                          static_cast<unsigned>(Scalars.size()), true};
}

static const MCOperand *getNamedOperand(const MCInst &Inst,
                                        AMDGPU::MCNamedOperand Name) {
  std::optional<unsigned> Index = getNamedOperandIndex(Inst, Name);
  return Index ? &Inst.getOperand(*Index) : nullptr;
}

static std::optional<EncodedVgprRange>
getNamedVgprRange(const MCInst &Inst, AMDGPU::MCNamedOperand Name,
                  const MCRegisterInfo &MRI) {
  const MCOperand *Operand = getNamedOperand(Inst, Name);
  if (!Operand || !Operand->isReg() || !Operand->getReg())
    return std::nullopt;
  return getEncodedVgprRange(MCRegister(Operand->getReg()), MRI);
}

static bool isNamedOperandIndex(const MCInst &Inst, unsigned OperandIndex,
                                AMDGPU::MCNamedOperand Name) {
  std::optional<unsigned> NamedIndex = getNamedOperandIndex(Inst, Name);
  return NamedIndex && *NamedIndex == OperandIndex;
}

static bool validateKnownM32ScaledOperands(const MCInst &Inst,
                                           StringRef Mnemonic) {
  BitVector Known(Inst.getNumOperands());
  for (AMDGPU::MCNamedOperand Name :
       {AMDGPU::MCNamedOperand::VDst, AMDGPU::MCNamedOperand::Src0,
        AMDGPU::MCNamedOperand::Src1, AMDGPU::MCNamedOperand::Src2Modifiers,
        AMDGPU::MCNamedOperand::Src2, AMDGPU::MCNamedOperand::ScaleSrc0,
        AMDGPU::MCNamedOperand::ScaleSrc1, AMDGPU::MCNamedOperand::MatrixAScale,
        AMDGPU::MCNamedOperand::MatrixBScale,
        AMDGPU::MCNamedOperand::MatrixAScaleFmt,
        AMDGPU::MCNamedOperand::MatrixBScaleFmt,
        AMDGPU::MCNamedOperand::MatrixAReuse,
        AMDGPU::MCNamedOperand::MatrixBReuse, AMDGPU::MCNamedOperand::NegLo,
        AMDGPU::MCNamedOperand::NegHi}) {
    std::optional<unsigned> Index = getNamedOperandIndex(Inst, Name);
    if (Index)
      Known.set(*Index);
  }
  if (Known.count() == Known.size())
    return true;
  unsigned Unhandled = 0;
  while (Known.test(Unhandled))
    ++Unhandled;
  log() << "hotswap: error: " << Mnemonic
        << " carries an unhandled named operand at MCInst index " << Unhandled
        << "\n";
  return false;
}

static std::optional<MCInst>
buildM32ScaledHalf(const MCInst &Source, unsigned DstBase, unsigned MatrixABase,
                   unsigned MatrixBBase, std::optional<unsigned> Src2Base,
                   bool Src2IsImmediate, StringRef ScaleAAssembly,
                   StringRef ScaleBAssembly, bool CopySourceScales,
                   bool HighMHalf, bool ClearSourceC, const LLVMState &LS) {
  std::string Src2Assembly =
      Src2IsImmediate ? "1.0" : encodedVgprRange(*Src2Base, 8);
  std::string Assembly =
      formatv("v_wmma_scale_f32_16x16x128_f8f6f4 {0}, {1}, {2}, {3}, "
              "{4}, {5} matrix_a_fmt:MATRIX_FMT_FP4 "
              "matrix_b_fmt:MATRIX_FMT_FP4{6}",
              encodedVgprRange(DstBase, 8), encodedVgprRange(MatrixABase, 8),
              encodedVgprRange(MatrixBBase, 8), Src2Assembly, ScaleAAssembly,
              ScaleBAssembly,
              HighMHalf ? " matrix_a_scale:MATRIX_SCALE_ROW1" : "")
          .str();
  std::optional<MCInst> Result = parseSingleMCInst(Assembly, LS);
  if (!Result)
    return std::nullopt;

  if (Src2IsImmediate &&
      !copyNamedOperand(Source, *Result, AMDGPU::MCNamedOperand::Src2,
                        /*Required=*/true))
    return std::nullopt;
  if (!copyWmmaSourceCModifiers(Source, *Result, ClearSourceC))
    return std::nullopt;

  if (CopySourceScales &&
      (!copyNamedOperand(Source, *Result, AMDGPU::MCNamedOperand::ScaleSrc0,
                         /*Required=*/true) ||
       !copyNamedOperand(Source, *Result, AMDGPU::MCNamedOperand::ScaleSrc1,
                         /*Required=*/true)))
    return std::nullopt;

  for (AMDGPU::MCNamedOperand Name : {AMDGPU::MCNamedOperand::MatrixBScale,
                                      AMDGPU::MCNamedOperand::MatrixAScaleFmt,
                                      AMDGPU::MCNamedOperand::MatrixBScaleFmt})
    if (!copyNamedOperand(Source, *Result, Name, /*Required=*/true))
      return std::nullopt;

  return Result;
}

static bool appendEncodedScaledWmma(SmallVectorImpl<uint8_t> &Bytes,
                                    const MCInst &Inst, const LLVMState &LS) {
  SmallVector<uint8_t> Encoded = encodeInstruction(Inst, LS);
  if (Encoded.size() != VOP3PXSize) {
    log() << "hotswap: error: scaled WMMA MC encoding produced "
          << Encoded.size() << " bytes, expected " << VOP3PXSize << "\n";
    return false;
  }
  patchScaleSrc2(Encoded.data());
  Bytes.append(Encoded.begin(), Encoded.end());
  return true;
}

bool isVectorRegisterOrAlias(MCRegister Reg, const MCRegisterInfo &MRI) {
  if (!Reg)
    return false;
  for (MCRegAliasIterator Alias(Reg, &MRI, /*IncludeSelf=*/true);
       Alias.isValid(); ++Alias) {
    StringRef Name = MRI.getName(*Alias);
    if (Name.contains("VGPR") || Name.contains("AGPR"))
      return true;
  }
  return false;
}

static bool setPhysicalVgprRange(BitVector &Out, const EncodedVgprRange &Range,
                                 unsigned Bank, unsigned MaxVgprs) {
  if (Range.Width == 0 || Range.Base >= VgprBankSize ||
      Range.Width > VgprBankSize - Range.Base)
    return false;
  unsigned Base = Range.Base + Bank * VgprBankSize;
  if (Base >= MaxVgprs || Range.Width > MaxVgprs - Base)
    return false;
  Out.set(Base, Base + Range.Width);
  return true;
}

struct PhysicalVgprAccess {
  BitVector Uses;
  BitVector FullDefs;
  bool Valid = true;

  explicit PhysicalVgprAccess(unsigned MaxVgprs)
      : Uses(MaxVgprs), FullDefs(MaxVgprs) {}
};

static std::optional<VgprMsbOperand>
getExactSourceRole(const InternalDecodedInst &DI, unsigned OperandIndex,
                   unsigned NumDefs) {
  if (DI.Mnemonic == "v_wmma_scale16_f32_32x16x128_f4") {
    if (isNamedOperandIndex(DI.Inst, OperandIndex,
                            AMDGPU::MCNamedOperand::Src0))
      return VgprMsbOperand::Src0;
    if (isNamedOperandIndex(DI.Inst, OperandIndex,
                            AMDGPU::MCNamedOperand::Src1))
      return VgprMsbOperand::Src1;
    if (isNamedOperandIndex(DI.Inst, OperandIndex,
                            AMDGPU::MCNamedOperand::Src2))
      return VgprMsbOperand::Src2;
    return std::nullopt;
  }
  if (StringRef(DI.Mnemonic).starts_with("ds_") && OperandIndex == NumDefs)
    return VgprMsbOperand::Src0;
  return std::nullopt;
}

// Resolve every explicit access through the exact persistent VGPR-MSB mode.
// Sources with a validated architectural role use that role's bank. Every
// other source maps through the union of src0/src1/src2 banks, which can only
// add uses, never hide one. Explicit full-width definitions use the
// architectural dst bank. Tied definitions are reads of their incoming
// destination. Implicit/partial VGPR operands cannot prove a kill and
// conservatively block the encoded range in every bank.
static PhysicalVgprAccess getPhysicalVgprAccess(const InternalDecodedInst &DI,
                                                const LLVMState &LS,
                                                unsigned Mode,
                                                unsigned MaxVgprs) {
  PhysicalVgprAccess Result(MaxVgprs);
  const MCInstrDesc &Desc = LS.MCII->get(DI.Inst.getOpcode());
  const MCRegisterInfo &MRI = *LS.MRI;
  unsigned DstBank = getVgprMsbBank(Mode, VgprMsbOperand::Dst);
  SmallVector<unsigned, 3> SrcBanks = {
      getVgprMsbBank(Mode, VgprMsbOperand::Src0),
      getVgprMsbBank(Mode, VgprMsbOperand::Src1),
      getVgprMsbBank(Mode, VgprMsbOperand::Src2)};
  llvm::sort(SrcBanks);
  SrcBanks.erase(std::unique(SrcBanks.begin(), SrcBanks.end()), SrcBanks.end());

  std::function<void(const EncodedVgprRange &)> AddEveryBankUse =
      [&](const EncodedVgprRange &Range) {
        for (unsigned Bank = 0; Bank * VgprBankSize < MaxVgprs; ++Bank)
          if (!setPhysicalVgprRange(Result.Uses, Range, Bank, MaxVgprs))
            Result.Valid = false;
      };

  unsigned NumDefs = Desc.getNumDefs();
  for (unsigned I = 0, E = DI.Inst.getNumOperands(); I != E; ++I) {
    const MCOperand &Op = DI.Inst.getOperand(I);
    if (!Op.isReg() || !Op.getReg())
      continue;
    std::optional<EncodedVgprRange> Range =
        getEncodedVgprRange(MCRegister(Op.getReg()), MRI);
    if (!Range) {
      if (isVectorRegisterOrAlias(MCRegister(Op.getReg()), MRI))
        Result.Valid = false;
      continue;
    }

    bool IsDef = I < NumDefs;
    if (!IsDef) {
      if (DI.Mnemonic == "v_wmma_scale16_f32_32x16x128_f4" &&
          (isNamedOperandIndex(DI.Inst, I, AMDGPU::MCNamedOperand::ScaleSrc0) ||
           isNamedOperandIndex(DI.Inst, I,
                               AMDGPU::MCNamedOperand::ScaleSrc1))) {
        if (!setPhysicalVgprRange(Result.Uses, *Range, /*Bank=*/0, MaxVgprs))
          Result.Valid = false;
        continue;
      }
      if (std::optional<VgprMsbOperand> Role =
              getExactSourceRole(DI, I, NumDefs)) {
        unsigned Bank = getVgprMsbBank(Mode, *Role);
        if (!setPhysicalVgprRange(Result.Uses, *Range, Bank, MaxVgprs))
          Result.Valid = false;
      } else {
        for (unsigned Bank : SrcBanks)
          if (!setPhysicalVgprRange(Result.Uses, *Range, Bank, MaxVgprs))
            Result.Valid = false;
      }
      continue;
    }

    int TiedTo = Desc.getOperandConstraint(I, MCOI::TIED_TO);
    if (TiedTo >= 0) {
      if (!setPhysicalVgprRange(Result.Uses, *Range, DstBank, MaxVgprs))
        Result.Valid = false;
    }
    if (!Range->FullDwords) {
      AddEveryBankUse(*Range);
      continue;
    }
    if (!setPhysicalVgprRange(Result.FullDefs, *Range, DstBank, MaxVgprs))
      Result.Valid = false;
  }

  for (MCPhysReg Implicit : Desc.implicit_uses()) {
    std::optional<EncodedVgprRange> Range =
        getEncodedVgprRange(MCRegister(Implicit), MRI);
    if (Range)
      AddEveryBankUse(*Range);
    else if (isVectorRegisterOrAlias(MCRegister(Implicit), MRI))
      Result.Valid = false;
  }
  for (MCPhysReg Implicit : Desc.implicit_defs()) {
    std::optional<EncodedVgprRange> Range =
        getEncodedVgprRange(MCRegister(Implicit), MRI);
    if (Range)
      AddEveryBankUse(*Range);
    else if (isVectorRegisterOrAlias(MCRegister(Implicit), MRI))
      Result.Valid = false;
  }
  return Result;
}

static bool hasDynamicVgprAddressing(ArrayRef<InternalDecodedInst> Decoded,
                                     size_t Begin, size_t End) {
  for (size_t I = Begin; I != End; ++I) {
    StringRef Mnemonic = Decoded[I].Mnemonic;
    if (Mnemonic.contains("movrel") || Mnemonic.contains("gpr_idx") ||
        Mnemonic.starts_with("s_setreg"))
      return true;
  }
  return false;
}

std::optional<BitVector>
computeForwardDeadVgprs(ArrayRef<ForwardVgprProofNode> Nodes, size_t EntryNode,
                        unsigned MaxVgprs) {
  if (Nodes.empty() || EntryNode >= Nodes.size() || MaxVgprs == 0)
    return std::nullopt;
  for (const ForwardVgprProofNode &Node : Nodes) {
    if (Node.Uses.size() != MaxVgprs || Node.FullDefs.size() != MaxVgprs)
      return std::nullopt;
    for (size_t Successor : Node.Successors)
      if (Successor >= Nodes.size())
        return std::nullopt;
  }

  std::vector<BitVector> AliveAt(Nodes.size(), BitVector(MaxVgprs));
  AliveAt[EntryNode].set();
  BitVector Unsafe(MaxVgprs);
  SmallVector<size_t, 64> Worklist;
  Worklist.push_back(EntryNode);

  while (!Worklist.empty()) {
    size_t Index = Worklist.pop_back_val();
    BitVector Alive = AliveAt[Index];
    if (Alive.none())
      continue;

    const ForwardVgprProofNode &Node = Nodes[Index];
    if (Node.Opaque) {
      Unsafe |= Alive;
      continue;
    }

    BitVector UsedAlive = Alive;
    UsedAlive &= Node.Uses;
    Unsafe |= UsedAlive;
    Alive.reset(Node.Uses);
    Alive.reset(Node.FullDefs);

    if (Node.HasUnsafeExit)
      Unsafe |= Alive;
    if (Node.Successors.empty()) {
      if (!Node.SafeTerminal)
        Unsafe |= Alive;
      continue;
    }

    for (size_t Successor : Node.Successors) {
      BitVector NewBits = Alive;
      NewBits.reset(AliveAt[Successor]);
      if (NewBits.none())
        continue;
      AliveAt[Successor] |= Alive;
      Worklist.push_back(Successor);
    }
  }

  // A value that can circulate around a cycle without a use or full kill is
  // not accepted as scratch. Detect such cycles in the per-value subgraph:
  // Kahn removal leaves exactly the nodes belonging to, or fed only by, a
  // surviving cycle. This is intentionally conservative for non-terminating
  // paths and makes loop handling independent of worklist visitation order.
  SmallVector<unsigned, 64> InDegree(Nodes.size());
  SmallVector<size_t, 64> Queue;
  BitVector Included(Nodes.size());
  for (unsigned V = 0; V != MaxVgprs; ++V) {
    if (Unsafe.test(V))
      continue;
    Included.reset();
    unsigned IncludedCount = 0;
    for (size_t I = 0; I != Nodes.size(); ++I) {
      const ForwardVgprProofNode &Node = Nodes[I];
      if (AliveAt[I].test(V) && !Node.Opaque && !Node.Uses.test(V) &&
          !Node.FullDefs.test(V)) {
        Included.set(I);
        ++IncludedCount;
      }
    }
    if (IncludedCount == 0)
      continue;

    llvm::fill(InDegree, 0);
    for (int I = Included.find_first(); I >= 0; I = Included.find_next(I))
      for (size_t Successor : Nodes[static_cast<size_t>(I)].Successors)
        if (Included.test(Successor))
          ++InDegree[Successor];
    Queue.clear();
    for (int I = Included.find_first(); I >= 0; I = Included.find_next(I))
      if (InDegree[static_cast<size_t>(I)] == 0)
        Queue.push_back(static_cast<size_t>(I));

    unsigned Removed = 0;
    while (!Queue.empty()) {
      size_t I = Queue.pop_back_val();
      ++Removed;
      for (size_t Successor : Nodes[I].Successors)
        if (Included.test(Successor) && --InDegree[Successor] == 0)
          Queue.push_back(Successor);
    }
    if (Removed != IncludedCount)
      Unsafe.set(V);
  }

  BitVector Safe(MaxVgprs);
  Safe.set();
  Safe.reset(Unsafe);
  return Safe;
}

struct ScaleForwardGraph {
  std::vector<ForwardVgprProofNode> Nodes;
  std::vector<size_t> GlobalIndices;
  std::vector<int16_t> ModeBefore;
  size_t EntryNode = 0;
};

static std::optional<ScaleForwardGraph>
buildScaleForwardGraph(PatchContext &Ctx, size_t SiteIdx, unsigned EntryMode,
                       unsigned MaxVgprs) {
  if (!Ctx.LS.MIA || !Ctx.LS.MCII || !Ctx.LS.MRI ||
      SiteIdx >= Ctx.Decoded.size())
    return std::nullopt;

  std::optional<ElfView::FunctionTextRange> Owner =
      Ctx.Elf.findFunctionTextRangeAtOffset(Ctx.Decoded[SiteIdx].Offset);
  if (!Owner || SiteIdx + 1 >= Ctx.Decoded.size())
    return std::nullopt;

  size_t BeginIndex = SiteIdx;
  while (BeginIndex > 0 && Ctx.Decoded[BeginIndex - 1].Offset >= Owner->Begin)
    --BeginIndex;
  size_t EndIndex = SiteIdx + 1;
  while (EndIndex < Ctx.Decoded.size() &&
         Ctx.Decoded[EndIndex].Offset < Owner->End)
    ++EndIndex;
  if (BeginIndex == EndIndex || SiteIdx + 1 >= EndIndex)
    return std::nullopt;

  ScaleForwardGraph Graph;
  size_t Count = EndIndex - BeginIndex;
  Graph.Nodes.reserve(Count);
  Graph.GlobalIndices.reserve(Count);
  for (size_t I = BeginIndex; I != EndIndex; ++I) {
    Graph.Nodes.emplace_back(MaxVgprs);
    Graph.GlobalIndices.push_back(I);
  }
  Graph.EntryNode = SiteIdx + 1 - BeginIndex;

  DenseMap<uint64_t, size_t> IndexAtOffset;
  for (size_t Local = 0; Local != Count; ++Local)
    IndexAtOffset[Ctx.Decoded[Graph.GlobalIndices[Local]].Offset] = Local;

  std::function<void(size_t)> AddFallthrough = [&](size_t Local) {
    if (Local + 1 < Count)
      Graph.Nodes[Local].Successors.push_back(Local + 1);
    else
      Graph.Nodes[Local].HasUnsafeExit = true;
  };

  for (size_t Local = 0; Local != Count; ++Local) {
    size_t Global = Graph.GlobalIndices[Local];
    const InternalDecodedInst &DI = Ctx.Decoded[Global];
    ForwardVgprProofNode &Node = Graph.Nodes[Local];

    // A later loop iteration reaches the replacement itself. Scratch excludes
    // every original operand, and the replacement defines its scratch before
    // reading it, so no incoming scratch value can be observed there.
    if (Global == SiteIdx) {
      Node.SafeTerminal = true;
      continue;
    }
    if (!DI.DecodeSucceeded ||
        hasDynamicVgprAddressing(Ctx.Decoded, Global, Global + 1)) {
      Node.Opaque = true;
      continue;
    }
    if (DI.Inst.getOpcode() == Ctx.LS.SEndPgmOpcode ||
        DI.Inst.getOpcode() == Ctx.LS.SEndPgmSavedOpcode) {
      Node.SafeTerminal = true;
      continue;
    }
    if (Ctx.LS.MIA->isCall(DI.Inst) || Ctx.LS.MIA->isIndirectBranch(DI.Inst) ||
        Ctx.LS.MIA->isReturn(DI.Inst)) {
      Node.Opaque = true;
      continue;
    }
    if (Ctx.LS.MIA->isBranch(DI.Inst)) {
      uint64_t Target = 0;
      if (!Ctx.LS.MIA->evaluateBranch(DI.Inst, DI.Offset, DI.Size, Target)) {
        Node.Opaque = true;
        continue;
      }
      DenseMap<uint64_t, size_t>::const_iterator TargetIt =
          IndexAtOffset.find(Target);
      if (TargetIt == IndexAtOffset.end())
        Node.HasUnsafeExit = true;
      else
        Node.Successors.push_back(TargetIt->second);
      if (Ctx.LS.MIA->isConditionalBranch(DI.Inst))
        AddFallthrough(Local);
      else if (!Ctx.LS.MIA->isUnconditionalBranch(DI.Inst))
        Node.Opaque = true;
      continue;
    }
    if (Ctx.LS.MIA->mayAffectControlFlow(DI.Inst, *Ctx.LS.MRI)) {
      Node.Opaque = true;
      continue;
    }
    AddFallthrough(Local);
  }

  Graph.ModeBefore.assign(Count, VgprMsbUnreachable);
  Graph.ModeBefore[Graph.EntryNode] = static_cast<int16_t>(EntryMode & 0xff);
  SmallVector<size_t, 64> Worklist;
  Worklist.push_back(Graph.EntryNode);
  for (size_t Next = 0; Next != Worklist.size(); ++Next) {
    size_t Local = Worklist[Next];
    const ForwardVgprProofNode &Node = Graph.Nodes[Local];
    if (Node.Opaque || Node.SafeTerminal)
      continue;
    int16_t Out = transferExactVgprMsbMode(
        Graph.ModeBefore[Local], Ctx.Decoded[Graph.GlobalIndices[Local]],
        Ctx.LS);
    for (size_t Successor : Node.Successors) {
      int16_t Old = Graph.ModeBefore[Successor];
      int16_t Merged = Old == VgprMsbUnreachable ? Out
                       : Old == Out              ? Old
                                                 : VgprMsbUnknown;
      if (Merged != Old) {
        Graph.ModeBefore[Successor] = Merged;
        Worklist.push_back(Successor);
      }
    }
  }
  return Graph;
}

// Return physical VGPR values whose incoming contents cannot be observed on
// any continuation path after SiteIdx. This deliberately does not consume the
// generic LivenessInfo: its weak in-tree implementation is encoded-v0..v255
// conservative liveness, not a proof over gfx1250's four physical banks.
static std::optional<BitVector>
computeForwardDeadPhysicalVgprs(PatchContext &Ctx, size_t SiteIdx,
                                unsigned EntryMode, unsigned MaxVgprs) {
  if (Ctx.DirectControlFlow.HasUnresolvedTargets ||
      Ctx.DirectControlFlow.HasUnboundedIndirectEntries || !Ctx.LS.MIA ||
      !Ctx.LS.MCII || !Ctx.LS.MRI || SiteIdx >= Ctx.Decoded.size())
    return std::nullopt;

  std::optional<ScaleForwardGraph> Graph =
      buildScaleForwardGraph(Ctx, SiteIdx, EntryMode, MaxVgprs);
  if (!Graph)
    return std::nullopt;

  for (size_t Local = 0; Local != Graph->Nodes.size(); ++Local) {
    ForwardVgprProofNode &Node = Graph->Nodes[Local];
    if (Node.Opaque || Node.SafeTerminal)
      continue;

    int16_t Mode = Graph->ModeBefore[Local];
    if (Mode == VgprMsbUnreachable)
      continue;
    unsigned AccessMode = Mode >= 0 ? static_cast<unsigned>(Mode) : 0;
    PhysicalVgprAccess Access = getPhysicalVgprAccess(
        Ctx.Decoded[Graph->GlobalIndices[Local]], Ctx.LS, AccessMode, MaxVgprs);
    if (!Access.Valid)
      return std::nullopt;
    if (Mode < 0 && (Access.Uses.any() || Access.FullDefs.any()))
      return std::nullopt;
    Node.Uses = std::move(Access.Uses);
    Node.FullDefs = std::move(Access.FullDefs);
  }
  return computeForwardDeadVgprs(Graph->Nodes, Graph->EntryNode, MaxVgprs);
}

// Matrix-A K-subblock masking scheme, chosen by the matrix-A data format.
// The K-split must isolate each 16-K subblock, and how a subblock maps to
// lanes/VGPRs is format-dependent:
//   * FP8/BF8: subblocks split by wave lane  -> Lane mask.
//   * FP6/BF6: subblocks split by VGPR index -> Vgpr select, 3 VGPRs/subblock.
//   * FP4    : subblocks split by VGPR index -> Vgpr select, 2 VGPRs/subblock.
enum class AMaskScheme { Lane, Vgpr };
struct AMaskPlan {
  AMaskScheme Scheme;
  unsigned SubW; // VGPRs per 16-K subblock (Vgpr scheme only)
};

// TableGen selects the matrix-A register class from matrix_a_fmt. The decoded
// tuple width therefore identifies the subblock layout without consulting
// printed modifier spelling.
static std::optional<AMaskPlan> matrixAMaskPlan(unsigned MatrixAWidth) {
  if (MatrixAWidth == 16)
    return AMaskPlan{AMaskScheme::Lane, /*SubW=*/4};
  if (MatrixAWidth == 12)
    return AMaskPlan{AMaskScheme::Vgpr, /*SubW=*/3};
  if (MatrixAWidth == 8)
    return AMaskPlan{AMaskScheme::Vgpr, /*SubW=*/2};
  return std::nullopt;
}

// Fail the whole rewrite closed rather than emit a miscompile.
static uint32_t failClosed(PatchContext &Ctx, const InternalDecodedInst &DI,
                           const Twine &Why) {
  log() << "hotswap: error: wmma_scale16: " << DI.Mnemonic << " at offset 0x"
        << utohexstr(DI.Offset) << ": " << Why
        << "; refusing to return a miscompiled code object.\n";
  Ctx.RequiredPatchFailed = true;
  return 0;
}

static uint32_t failRegularScaleM32Closed(PatchContext &Ctx,
                                          const InternalDecodedInst &DI,
                                          const Twine &Why) {
  log() << "hotswap: error: wmma_scale: " << DI.Mnemonic << " at offset 0x"
        << utohexstr(DI.Offset) << ": " << Why
        << "; refusing to return a miscompiled code object.\n";
  Ctx.RequiredPatchFailed = true;
  return 0;
}

// ---------------------------------------------------------------------------
// v_wmma_scale16_f32_16x16x128_f8f6f4 -> exact K-split
// ---------------------------------------------------------------------------

static uint32_t patchWmmaScale16_16x16(PatchContext &Ctx, size_t Idx) {
  const InternalDecodedInst &DI = Ctx.Decoded[Idx];

  if (DI.Size != VOP3PXSize)
    return failClosed(Ctx, DI, "unexpected instruction size " + Twine(DI.Size));

  // Skip offsets a prior pass/rewrite already claimed (idempotency).
  for (const Trampoline &T : Ctx.OutTrampolines)
    if (T.OriginalOffset == DI.Offset)
      return 0;

  const uint8_t *Raw = Ctx.Text + DI.Offset;

  std::optional<EncodedVgprRange> ScaleARange = getNamedVgprRange(
      DI.Inst, AMDGPU::MCNamedOperand::ScaleSrc0, *Ctx.LS.MRI);
  std::optional<EncodedVgprRange> ScaleBRange = getNamedVgprRange(
      DI.Inst, AMDGPU::MCNamedOperand::ScaleSrc1, *Ctx.LS.MRI);
  if (!ScaleARange || !ScaleBRange || !ScaleARange->FullDwords ||
      !ScaleBRange->FullDwords || ScaleARange->Width != 2 ||
      ScaleBRange->Width != 2)
    return failClosed(Ctx, DI, "non-VGPR block-16 scale operand");

  std::optional<unsigned> ActiveMode = getActiveVgprMsbMode(Ctx, Idx);
  // A compiler-emitted scale16 whose immediately preceding instruction sets
  // the mode already depends on that setter for the original fused operands.
  // Preserve that local contract when unrelated opaque control flow prevents
  // object-wide mode recovery.
  if (!ActiveMode)
    ActiveMode = getLocallyEstablishedVgprMsbMode(Ctx, Idx);
  if (!ActiveMode)
    return failClosed(Ctx, DI, "cannot determine active VGPR-MSB mode");

  unsigned OrigSrc0Bank = getVgprMsbBank(*ActiveMode, VgprMsbOperand::Src0);
  unsigned OrigSrc1Bank = getVgprMsbBank(*ActiveMode, VgprMsbOperand::Src1);
  unsigned OrigSrc2Bank = getVgprMsbBank(*ActiveMode, VgprMsbOperand::Src2);
  unsigned OrigDstBank = getVgprMsbBank(*ActiveMode, VgprMsbOperand::Dst);

  // Scale operands are always addressed in bank zero. VGPR-MSB applies to
  // the matrix operands, but not to the Scale16 prefix operands.
  unsigned ScaleALo = ScaleARange->Base;
  unsigned ScaleAHi = ScaleALo + 1;
  unsigned ScaleBLo = ScaleBRange->Base;
  unsigned ScaleBHi = ScaleBLo + 1;
  if (ScaleAHi >= VgprBankSize || ScaleBHi >= VgprBankSize)
    return failClosed(Ctx, DI,
                      "block-16 scale tuple crosses the low VGPR bank");

  std::optional<EncodedVgprRange> ARange =
      getNamedVgprRange(DI.Inst, AMDGPU::MCNamedOperand::Src0, *Ctx.LS.MRI);
  std::optional<EncodedVgprRange> BRange =
      getNamedVgprRange(DI.Inst, AMDGPU::MCNamedOperand::Src1, *Ctx.LS.MRI);
  if (!ARange || !BRange)
    return failClosed(Ctx, DI, "could not determine matrix-A/B VGPR ranges");
  unsigned ABase = ARange->Base + OrigSrc0Bank * VgprBankSize;
  unsigned AWidth = ARange->Width;
  unsigned BBase = BRange->Base + OrigSrc1Bank * VgprBankSize;
  unsigned BWidth = BRange->Width;
  if (ABase + AWidth > Ctx.Config.MaxVgprs ||
      BBase + BWidth > Ctx.Config.MaxVgprs)
    return failClosed(Ctx, DI, "matrix operand exceeds VGPR capacity");

  // The masking scheme depends on the matrix-A data format.
  std::optional<AMaskPlan> Plan = matrixAMaskPlan(AWidth);
  if (!Plan)
    return failClosed(Ctx, DI, "unrecognized matrix-A tuple width");
  // For the VGPR-select scheme the 16-K subblocks must pair up (low/high)
  // across the matrix-A VGPRs; a partial trailing subblock would be malformed
  // input.
  if (Plan->Scheme == AMaskScheme::Vgpr &&
      (Plan->SubW == 0 || AWidth % (2 * Plan->SubW) != 0))
    return failClosed(Ctx, DI,
                      "matrix-A width " + Twine(AWidth) +
                          " not a multiple of subblock pair " +
                          Twine(2 * Plan->SubW));

  std::string KernelName =
      Ctx.Elf.findKernelAtAddress(DI.Offset + Ctx.Elf.textAddr());
  std::optional<unsigned> KdVgprs = Ctx.Elf.getKernelVgprCount(
      KernelName, getKernelVgprGranuleSize(Ctx, KernelName));
  unsigned KdCount = KdVgprs.value_or(Ctx.Config.MaxVgprs);

  VgprAllocator Alloc(Ctx.Liveness.liveBefore(Idx), KdCount,
                      Ctx.Config.MaxVgprs);

  // Low-bank scratch must not overwrite any architectural operand. Matrix B
  // is copied before the scratch is clobbered, but keeping every original
  // input forbidden makes the save/restore contract explicit.
  std::optional<EncodedVgprRange> DstRange =
      getNamedVgprRange(DI.Inst, AMDGPU::MCNamedOperand::VDst, *Ctx.LS.MRI);
  if (!DstRange || !DstRange->FullDwords || DstRange->Width != 8)
    return failClosed(Ctx, DI, "unexpected destination VGPR range");
  unsigned DstWidth = DstRange->Width;
  unsigned DstBase = DstRange->Base + OrigDstBank * VgprBankSize;
  if (DstBase + DstWidth > Ctx.Config.MaxVgprs)
    return failClosed(Ctx, DI, "destination exceeds VGPR capacity");

  BitVector Forbidden(Ctx.Config.MaxVgprs);
  Forbidden.set(ScaleALo, ScaleAHi + 1);
  Forbidden.set(ScaleBLo, ScaleBHi + 1);
  Forbidden.set(ABase, ABase + AWidth);
  Forbidden.set(BBase, BBase + BWidth);
  Forbidden.set(DstBase, DstBase + DstWidth);
  const MCOperand *Src2Operand =
      getNamedOperand(DI.Inst, AMDGPU::MCNamedOperand::Src2);
  if (!Src2Operand)
    return failClosed(Ctx, DI, "missing named src2 operand");
  std::optional<EncodedVgprRange> Src2Range;
  if (Src2Operand->isReg())
    Src2Range =
        getEncodedVgprRange(MCRegister(Src2Operand->getReg()), *Ctx.LS.MRI);
  else if (!Src2Operand->isImm())
    return failClosed(Ctx, DI, "unsupported src2 operand kind");
  if (Src2Range) {
    if (!Src2Range->FullDwords || Src2Range->Width != DstWidth)
      return failClosed(Ctx, DI, "unexpected accumulator VGPR range");
    unsigned Src2Physical = Src2Range->Base + OrigSrc2Bank * VgprBankSize;
    if (Src2Physical + DstWidth > Ctx.Config.MaxVgprs)
      return failClosed(Ctx, DI, "accumulator exceeds VGPR capacity");
    Forbidden.set(Src2Physical, Src2Physical + DstWidth);
  }

  constexpr unsigned ScalarScratchCount = 5;
  unsigned LowScratchCount = AWidth + ScalarScratchCount;
  std::optional<LowBankScratchBlock> LowScratch =
      allocLowBankScratchBlock(Alloc, Forbidden, LowScratchCount, /*Align=*/2);
  if (!LowScratch)
    return failClosed(Ctx, DI,
                      "no usable bank-zero block for masked A and scales");

  unsigned SBase = LowScratch->Base;
  unsigned ScaleAloReg = SBase + AWidth;
  unsigned ScaleBloReg = ScaleAloReg + 1;
  unsigned ScaleAhiReg = ScaleAloReg + 2;
  unsigned ScaleBhiReg = ScaleAloReg + 3;
  unsigned TmpReg = ScaleAloReg + 4;

  // Every above-KD block lands in the bank the allocator is about to use, so
  // the scratch bank is known before reserving anything in it.
  unsigned ScratchBank = Alloc.NextAboveKd / VgprBankSize;

  // Save slots are only written for low-bank registers that were borrowed while
  // live. A dead or freshly extended block preserves nothing, so reserving the
  // slots anyway would charge the kernel a full A-width block it never touches.
  unsigned SaveBase = 0;
  if (LowScratch->Preserve.any()) {
    unsigned SaveCount = (LowScratchCount + 1) & ~1u;
    std::optional<unsigned> Save = Alloc.allocContiguousAboveKdInBank(
        SaveCount, /*Align=*/2, VgprBankSize);
    if (!Save)
      return failClosed(Ctx, DI,
                        "no single-bank above-KD VGPR block for exact K-split");
    SaveBase = *Save;
  }

  // Both replacement WMMAs read the same matrix B, so a B already addressed by
  // the scratch bank can stay where it is: SRC1 needs one bank across both
  // passes, not a private copy. Copying a same-bank B would add BWidth moves
  // and BWidth above-KD registers, which is enough to push an otherwise
  // occupancy-safe rewrite past its required wave count.
  bool CopyB = OrigSrc1Bank != ScratchBank;
  unsigned BCopyBase = BBase;
  if (CopyB) {
    std::optional<unsigned> BCopy =
        Alloc.allocContiguousAboveKdInBank(BWidth, /*Align=*/2, VgprBankSize);
    if (!BCopy)
      return failClosed(Ctx, DI,
                        "no single-bank above-KD VGPR block for matrix-B copy");
    BCopyBase = *BCopy;
  }
  // The copy may land in a later bank than the save area, so SRC1 follows the
  // block that actually holds B rather than the save-area bank.
  unsigned Src1Bank = BCopyBase / VgprBankSize;

  // The lane-mask scheme (FP8/BF8) needs one scratch SGPR for the wave-lane
  // bitmask; the VGPR-select scheme (FP4/FP6) uses plain v_mov and needs none.
  std::optional<SafeSgprScratchBlock> MaskSgpr;
  std::string MaskS;
  if (Plan->Scheme == AMaskScheme::Lane) {
    MaskSgpr =
        findSafeSgprScratchBlock(Ctx, DI.Offset, /*Count=*/1,
                                 /*Alignment=*/1, "wmma_scale16 lane mask");
    if (!MaskSgpr)
      return failClosed(Ctx, DI, "no scratch SGPR for lane mask");
    MaskS = ("s" + Twine(MaskSgpr->Base)).str();
  }

  // Preamble + pass-low masked copy (assembled together), then pass-high copy.
  std::string PreAsm, HiAsm, PostAsm;
  raw_string_ostream PreOS(PreAsm), HiOS(HiAsm), PostOS(PostAsm);
  unsigned PreMode = *ActiveMode;

  for (unsigned I = 0; I < LowScratchCount; ++I)
    if (LowScratch->Preserve.test(I))
      emitVgprMove(PreOS, SaveBase + I, SBase + I, PreMode);

  if (CopyB)
    emitVgprCopy(PreOS, BCopyBase, BBase, BWidth, PreMode);
  if (Plan->Scheme == AMaskScheme::Lane) {
    // pass-low keeps lanes 0-15 (low-16 subblocks); pass-high lanes 16-31.
    emitLaneMaskCopy(PreOS, MaskS, 0x0000FFFFu, SBase, ABase, AWidth,
                     /*ScratchBank=*/0, PreMode);
  } else {
    // pass-low keeps the low-16 subblock VGPRs; pass-high the high-16 ones.
    emitVgprSelectCopy(PreOS, /*KeepLow=*/true, SBase, ABase, AWidth,
                       Plan->SubW, /*ScratchBank=*/0, PreMode);
  }

  emitGatherEven(PreOS, ScaleALo, ScaleAHi, ScaleAloReg, TmpReg,
                 /*ScratchBank=*/0, PreMode);
  emitGatherEven(PreOS, ScaleBLo, ScaleBHi, ScaleBloReg, TmpReg,
                 /*ScratchBank=*/0, PreMode);
  emitGatherOdd(PreOS, ScaleALo, ScaleAHi, ScaleAhiReg, TmpReg,
                /*ScratchBank=*/0, PreMode);
  emitGatherOdd(PreOS, ScaleBLo, ScaleBHi, ScaleBhiReg, TmpReg,
                /*ScratchBank=*/0, PreMode);

  unsigned WmmaLoMode = *ActiveMode;
  setVgprMsbBank(WmmaLoMode, VgprMsbOperand::Src0, 0);
  setVgprMsbBank(WmmaLoMode, VgprMsbOperand::Src1, Src1Bank);
  emitModeForOperands(
      PreOS, PreMode,
      {{VgprMsbOperand::Src0, 0},
       {VgprMsbOperand::Src1, Src1Bank},
       {VgprMsbOperand::Src2, getVgprMsbBank(WmmaLoMode, VgprMsbOperand::Src2)},
       {VgprMsbOperand::Dst, getVgprMsbBank(WmmaLoMode, VgprMsbOperand::Dst)}});

  // pass-low WMMA: matrix A = masked copy, scales = even-byte gathers, src2 =
  // original C (preserved by the byte copy).
  SmallVector<uint8_t> WmmaLo =
      rewriteScale16ToScale(Raw, DI.Size, VgprEncBase + ScaleAloReg,
                            VgprEncBase + ScaleBloReg, Ctx.LS);
  if (WmmaLo.empty())
    return failClosed(Ctx, DI, "pass-low WMMA rewrite failed");
  writeSrc0(WmmaLo.data(), VgprEncBase + (SBase % VgprBankSize));
  writeSrc1(WmmaLo.data(), VgprEncBase + (BCopyBase % VgprBankSize));

  // pass-high WMMA: odd-byte gathers, and src2 = D so it accumulates onto the
  // pass-low result.
  SmallVector<uint8_t> WmmaHi =
      rewriteScale16ToScale(Raw, DI.Size, VgprEncBase + ScaleAhiReg,
                            VgprEncBase + ScaleBhiReg, Ctx.LS);
  if (WmmaHi.empty())
    return failClosed(Ctx, DI, "pass-high WMMA rewrite failed");
  writeSrc0(WmmaHi.data(), VgprEncBase + (SBase % VgprBankSize));
  writeSrc1(WmmaHi.data(), VgprEncBase + (BCopyBase % VgprBankSize));
  writeSrc2(WmmaHi.data(), VgprEncBase + DstRange->Base);

  unsigned HiMode = WmmaLoMode;
  if (Plan->Scheme == AMaskScheme::Lane) {
    emitLaneMaskCopy(HiOS, MaskS, 0xFFFF0000u, SBase, ABase, AWidth,
                     /*ScratchBank=*/0, HiMode);
  } else {
    emitVgprSelectCopy(HiOS, /*KeepLow=*/false, SBase, ABase, AWidth,
                       Plan->SubW, /*ScratchBank=*/0, HiMode);
  }
  unsigned WmmaHiMode = WmmaLoMode;
  setVgprMsbBank(WmmaHiMode, VgprMsbOperand::Src2, OrigDstBank);
  emitModeForOperands(
      HiOS, HiMode,
      {{VgprMsbOperand::Src0, 0},
       {VgprMsbOperand::Src1, Src1Bank},
       {VgprMsbOperand::Src2, OrigDstBank},
       {VgprMsbOperand::Dst, getVgprMsbBank(WmmaHiMode, VgprMsbOperand::Dst)}});

  int A0Nops = classifyWmmaNops(DI.Mnemonic).A0Nops;
  unsigned PostMode = WmmaHiMode;
  bool RestoreLowScratch = LowScratch->Preserve.any();
  if (RestoreLowScratch) {
    for (int I = 0; I < A0Nops; ++I)
      PostOS << "v_nop\n";
    for (unsigned I = 0; I < LowScratchCount; ++I)
      if (LowScratch->Preserve.test(I))
        emitVgprMove(PostOS, SBase + I, SaveBase + I, PostMode);
  }

  unsigned ActiveSrc0 = getVgprMsbBank(*ActiveMode, VgprMsbOperand::Src0);
  unsigned ActiveSrc1 = getVgprMsbBank(*ActiveMode, VgprMsbOperand::Src1);
  unsigned ActiveSrc2 = getVgprMsbBank(*ActiveMode, VgprMsbOperand::Src2);
  unsigned ActiveDst = getVgprMsbBank(*ActiveMode, VgprMsbOperand::Dst);
  emitModeForOperands(PostOS, PostMode,
                      {{VgprMsbOperand::Src0, ActiveSrc0},
                       {VgprMsbOperand::Src1, ActiveSrc1},
                       {VgprMsbOperand::Src2, ActiveSrc2},
                       {VgprMsbOperand::Dst, ActiveDst}});

  SmallVector<uint8_t> PreBytes = assembleInstructions(PreAsm, Ctx.LS);
  SmallVector<uint8_t> HiBytes = assembleInstructions(HiAsm, Ctx.LS);
  SmallVector<uint8_t> PostBytes;
  if (!PostAsm.empty())
    PostBytes = assembleInstructions(PostAsm, Ctx.LS);
  if (PreBytes.empty() || HiBytes.empty() ||
      (!PostAsm.empty() && PostBytes.empty()))
    return failClosed(Ctx, DI, "mode-aware preamble assembly failed");

  // gfx1250 WMMA co-exec hazard: the pass-high copy (VALU) overwrites the
  // masked-A block the pass-low WMMA still reads, so it must not co-execute
  // with the in-flight WMMA. Insert the full required v_nop separation between
  // them (trampoline bytes carry none of the compiler's own spacing). The
  // hazard pass re-validates each trampoline against this count as a safety
  // net.
  SmallVector<uint8_t> VNop = assembleSingleInst("v_nop", Ctx.LS);
  if (VNop.empty())
    return failClosed(Ctx, DI, "v_nop assembly failed");

  SmallVector<uint8_t> Replacement;
  Replacement.append(PreBytes.begin(), PreBytes.end());
  Replacement.append(WmmaLo.begin(), WmmaLo.end());
  for (int I = 0; I < A0Nops; ++I)
    Replacement.append(VNop.begin(), VNop.end());
  Replacement.append(HiBytes.begin(), HiBytes.end());
  Replacement.append(WmmaHi.begin(), WmmaHi.end());
  Replacement.append(PostBytes.begin(), PostBytes.end());

  unsigned Extra = Alloc.extraVgprsNeeded();
  if (checkKernelVgprBump(Ctx, KernelName, Extra, PatchRequirement::Required) !=
      VgprBumpDecision::Apply)
    return 0; // checkKernelVgprBump set RequiredPatchFailed on the Fail path.

  if (!emitToTrampoline(Ctx, DI.Offset, DI.Size, Replacement))
    return failClosed(Ctx, DI, "trampoline emission failed");

  if (MaskSgpr && !commitSafeSgprScratchBlock(Ctx, DI.Offset, *MaskSgpr,
                                              "wmma_scale16 lane mask"))
    return failClosed(Ctx, DI, "scratch SGPR commit failed");

  KernelPatchStats &Stats = Ctx.KernelStats[KernelName];
  if (Extra > Stats.ExtraVgprs)
    Stats.ExtraVgprs = Extra;
  Stats.ScratchAboveKd += Extra;

  ScratchPatchInfo Info;
  Info.Offset = DI.Offset;
  Info.ScratchRegs = Alloc.LiveAtPoint;
  Ctx.OutScratchPatches.push_back(std::move(Info));

  log() << "hotswap: wmma_scale16: exact K-split at offset 0x"
        << utohexstr(DI.Offset) << " ("
        << (Plan->Scheme == AMaskScheme::Lane ? "lane-mask" : "vgpr-select")
        << ", A=v" << ABase << ":" << (ABase + AWidth - 1) << " -> masked v"
        << SBase << (CopyB ? ", B copy=v" : ", B in place=v") << BCopyBase
        << ":" << (BCopyBase + BWidth - 1) << ", scales=v" << ScaleAloReg
        << ",v" << ScaleBloReg << ",v" << ScaleAhiReg << ",v" << ScaleBhiReg
        << ", scratch bank " << ScratchBank << ", +" << Extra << " vgpr, "
        << A0Nops << " hazard v_nop, " << Replacement.size() << " bytes)\n";
  return 1;
}

// ---------------------------------------------------------------------------
// v_wmma_scale_f32_32x16x128_f4 -> exact M split
// ---------------------------------------------------------------------------

static uint32_t patchWmmaScale_32x16(PatchContext &Ctx, size_t Idx) {
  const InternalDecodedInst &DI = Ctx.Decoded[Idx];

  if (DI.Size != VOP3PXSize)
    return failRegularScaleM32Closed(
        Ctx, DI, "unexpected instruction size " + Twine(DI.Size));
  for (const Trampoline &T : Ctx.OutTrampolines)
    if (T.OriginalOffset == DI.Offset)
      return 0;

  std::optional<unsigned> ActiveMode = getActiveVgprMsbMode(Ctx, Idx);
  if (!ActiveMode)
    ActiveMode = getLocallyEstablishedVgprMsbMode(Ctx, Idx);
  if (!ActiveMode) {
    std::string Detail = "cannot determine active VGPR-MSB mode";
    if (Ctx.DirectControlFlow.HasUnresolvedTargets)
      Detail += " (unresolved control-flow target)";
    if (Ctx.DirectControlFlow.HasUnboundedIndirectEntries)
      Detail += " (unbounded indirect entry)";
    return failRegularScaleM32Closed(Ctx, DI, Detail);
  }

  if (!validateKnownM32ScaledOperands(DI.Inst, DI.Mnemonic))
    return failRegularScaleM32Closed(Ctx, DI, "unhandled named MC operand");

  std::optional<EncodedVgprRange> DRange =
      getNamedVgprRange(DI.Inst, AMDGPU::MCNamedOperand::VDst, *Ctx.LS.MRI);
  std::optional<EncodedVgprRange> ARange =
      getNamedVgprRange(DI.Inst, AMDGPU::MCNamedOperand::Src0, *Ctx.LS.MRI);
  std::optional<EncodedVgprRange> BRange =
      getNamedVgprRange(DI.Inst, AMDGPU::MCNamedOperand::Src1, *Ctx.LS.MRI);
  if (!DRange || !ARange || !BRange || DRange->Width != 16 ||
      ARange->Width != 16 || BRange->Width != 8 || !DRange->FullDwords ||
      !ARange->FullDwords || !BRange->FullDwords)
    return failRegularScaleM32Closed(
        Ctx, DI, "unexpected M=32 matrix operand widths/layout");

  const MCOperand *Src2Op =
      getNamedOperand(DI.Inst, AMDGPU::MCNamedOperand::Src2);
  if (!Src2Op)
    return failRegularScaleM32Closed(Ctx, DI, "missing named src2 operand");
  bool Src2IsImm = Src2Op->isImm();
  std::optional<EncodedVgprRange> CRange;
  if (Src2Op->isReg())
    CRange = getEncodedVgprRange(MCRegister(Src2Op->getReg()), *Ctx.LS.MRI);
  else if (!Src2IsImm)
    return failRegularScaleM32Closed(Ctx, DI,
                                     "unsupported non-VGPR/non-immediate src2");
  if (CRange && (CRange->Width != 16 || !CRange->FullDwords))
    return failRegularScaleM32Closed(Ctx, DI,
                                     "src2 and destination widths differ");
  if (!Src2IsImm && !CRange)
    return failRegularScaleM32Closed(Ctx, DI,
                                     "could not determine src2 VGPR range");

  unsigned Src0Bank = getVgprMsbBank(*ActiveMode, VgprMsbOperand::Src0);
  unsigned Src1Bank = getVgprMsbBank(*ActiveMode, VgprMsbOperand::Src1);
  unsigned Src2Bank = getVgprMsbBank(*ActiveMode, VgprMsbOperand::Src2);
  unsigned DstBank = getVgprMsbBank(*ActiveMode, VgprMsbOperand::Dst);

  unsigned DBase = DRange->Base + DstBank * VgprBankSize;
  unsigned ABase = ARange->Base + Src0Bank * VgprBankSize;
  unsigned BBase = BRange->Base + Src1Bank * VgprBankSize;
  unsigned CBase = CRange ? CRange->Base + Src2Bank * VgprBankSize : 0;

  if (!physicalVgprRangeFitsOneBank(DBase, 16, Ctx.Config.MaxVgprs) ||
      !physicalVgprRangeFitsOneBank(ABase, 16, Ctx.Config.MaxVgprs) ||
      !physicalVgprRangeFitsOneBank(BBase, 8, Ctx.Config.MaxVgprs) ||
      (CRange && !physicalVgprRangeFitsOneBank(CBase, 16, Ctx.Config.MaxVgprs)))
    return failRegularScaleM32Closed(
        Ctx, DI, "M=32 operand exceeds or crosses a physical VGPR bank");

  if (rangesOverlap(DBase, 16, ABase, 16))
    return failRegularScaleM32Closed(
        Ctx, DI, "destination overlaps matrix A across staged reads");
  if (rangesOverlap(DBase, 16, BBase, 8))
    return failRegularScaleM32Closed(
        Ctx, DI, "destination overlaps matrix B across staged reads");
  if (CRange && rangesOverlap(DBase, 16, CBase, 16) &&
      !sameRange(DBase, 16, CBase, 16))
    return failRegularScaleM32Closed(
        Ctx, DI, "partial destination/src2 overlap across staged reads");

  for (AMDGPU::MCNamedOperand Name :
       {AMDGPU::MCNamedOperand::ScaleSrc0, AMDGPU::MCNamedOperand::ScaleSrc1}) {
    const MCOperand *ScaleOp = getNamedOperand(DI.Inst, Name);
    if (!ScaleOp || !ScaleOp->isReg() || !ScaleOp->getReg())
      return failRegularScaleM32Closed(Ctx, DI, "non-register scale operand");
    std::optional<EncodedVgprRange> ScaleRange =
        getEncodedVgprRange(MCRegister(ScaleOp->getReg()), *Ctx.LS.MRI);
    if (!ScaleRange) {
      if (isVectorRegisterOrAlias(MCRegister(ScaleOp->getReg()), *Ctx.LS.MRI))
        return failRegularScaleM32Closed(Ctx, DI,
                                         "unsupported vector scale operand");
      continue;
    }
    if (!ScaleRange->FullDwords || ScaleRange->Width != 1 ||
        ScaleRange->Base >= Ctx.Config.MaxVgprs)
      return failRegularScaleM32Closed(Ctx, DI,
                                       "unsupported VGPR scale operand");
    if (rangesOverlap(DBase, 16, ScaleRange->Base, ScaleRange->Width))
      return failRegularScaleM32Closed(Ctx, DI,
                                       "destination overlaps a scale operand");
  }

  SmallVector<uint8_t> Replacement;
  unsigned CurrentMode = *ActiveMode;
  constexpr unsigned MatrixHalfWidth = 8;
  int HazardNops = classifyWmmaNops("v_wmma_scale_f32_16x16x128_f8f6f4").A0Nops;

  for (unsigned MHalf = 0; MHalf != 2; ++MHalf) {
    unsigned DstHalf = DBase + MHalf * MatrixHalfWidth;
    unsigned AHalf = ABase + MHalf * MatrixHalfWidth;
    SmallVector<VgprBankRequirement, 4> WmmaMode = {
        {VgprMsbOperand::Dst, DstHalf / VgprBankSize},
        {VgprMsbOperand::Src0, AHalf / VgprBankSize},
        {VgprMsbOperand::Src1, BBase / VgprBankSize}};
    std::optional<unsigned> Src2Base;
    if (CRange) {
      unsigned CHalf = CBase + MHalf * MatrixHalfWidth;
      WmmaMode.push_back({VgprMsbOperand::Src2, CHalf / VgprBankSize});
      Src2Base = CHalf;
    }

    std::string ModeAssembly;
    raw_string_ostream ModeOS(ModeAssembly);
    emitModeForOperands(ModeOS, CurrentMode, WmmaMode);
    ModeOS.flush();
    if (!ModeAssembly.empty() &&
        !appendAssembledInstructions(Replacement, ModeAssembly, Ctx.LS))
      return failRegularScaleM32Closed(Ctx, DI, "M split mode assembly failed");

    std::optional<MCInst> Wmma =
        buildM32ScaledHalf(DI.Inst, DstHalf, AHalf, BBase, Src2Base, Src2IsImm,
                           /*ScaleAAssembly=*/"s0", /*ScaleBAssembly=*/"s0",
                           /*CopySourceScales=*/true, /*HighMHalf=*/MHalf != 0,
                           /*ClearSourceC=*/false, Ctx.LS);
    if (!Wmma || !appendEncodedScaledWmma(Replacement, *Wmma, Ctx.LS))
      return failRegularScaleM32Closed(Ctx, DI,
                                       "M split MC construction failed");
    for (int I = 0; I != HazardNops; ++I)
      if (!appendEncodedInstruction(Replacement, Ctx.LS.VNopInst, Ctx.LS))
        return failRegularScaleM32Closed(Ctx, DI,
                                         "hazard v_nop encoding failed");
  }

  std::string RestoreAssembly;
  raw_string_ostream RestoreOS(RestoreAssembly);
  emitModeForOperands(RestoreOS, CurrentMode,
                      {{VgprMsbOperand::Src0,
                        getVgprMsbBank(*ActiveMode, VgprMsbOperand::Src0)},
                       {VgprMsbOperand::Src1,
                        getVgprMsbBank(*ActiveMode, VgprMsbOperand::Src1)},
                       {VgprMsbOperand::Src2,
                        getVgprMsbBank(*ActiveMode, VgprMsbOperand::Src2)},
                       {VgprMsbOperand::Dst,
                        getVgprMsbBank(*ActiveMode, VgprMsbOperand::Dst)}});
  RestoreOS.flush();
  if (!RestoreAssembly.empty() &&
      !appendAssembledInstructions(Replacement, RestoreAssembly, Ctx.LS))
    return failRegularScaleM32Closed(Ctx, DI, "M split mode restore failed");

  if (!emitToTrampoline(Ctx, DI.Offset, DI.Size, Replacement))
    return failRegularScaleM32Closed(Ctx, DI,
                                     "M split trampoline emission failed");

  Ctx.RequiredPatchApplied = true;
  log() << "hotswap: wmma_scale: exact M split at offset 0x"
        << utohexstr(DI.Offset) << " (D=v" << DBase << ":" << (DBase + 15)
        << ", A=v" << ABase << ":" << (ABase + 15) << ", B=v" << BBase << ":"
        << (BBase + 7) << ", 2 WMMAs, " << Replacement.size() << " bytes)\n";
  return 1;
}

// ---------------------------------------------------------------------------
// v_wmma_scale16_f32_32x16x128_f4 -> exact M+K split
// ---------------------------------------------------------------------------

static uint32_t patchWmmaScale16_32x16(PatchContext &Ctx, size_t Idx) {
  const InternalDecodedInst &DI = Ctx.Decoded[Idx];

  if (DI.Size != VOP3PXSize)
    return failClosed(Ctx, DI, "unexpected instruction size " + Twine(DI.Size));
  for (const Trampoline &T : Ctx.OutTrampolines)
    if (T.OriginalOffset == DI.Offset)
      return 0;

  if (!validateKnownM32ScaledOperands(DI.Inst, DI.Mnemonic))
    return failClosed(Ctx, DI, "unhandled named MC operand");

  std::optional<EncodedVgprRange> ScaleARange = getNamedVgprRange(
      DI.Inst, AMDGPU::MCNamedOperand::ScaleSrc0, *Ctx.LS.MRI);
  std::optional<EncodedVgprRange> ScaleBRange = getNamedVgprRange(
      DI.Inst, AMDGPU::MCNamedOperand::ScaleSrc1, *Ctx.LS.MRI);
  if (!ScaleARange || !ScaleBRange || !ScaleARange->FullDwords ||
      !ScaleBRange->FullDwords || ScaleARange->Width != 2 ||
      ScaleBRange->Width != 2)
    return failClosed(Ctx, DI, "non-VGPR block-16 scale operand");

  std::optional<unsigned> ActiveMode = getActiveVgprMsbMode(Ctx, Idx);
  if (!ActiveMode)
    ActiveMode = getLocallyEstablishedVgprMsbMode(Ctx, Idx);
  if (!ActiveMode) {
    std::string Detail = "cannot determine active VGPR-MSB mode";
    if (Ctx.DirectControlFlow.HasUnresolvedTargets)
      Detail += " (unresolved control-flow target)";
    if (Ctx.DirectControlFlow.HasUnboundedIndirectEntries)
      Detail += " (unbounded indirect entry)";
    return failClosed(Ctx, DI, Detail);
  }

  std::optional<EncodedVgprRange> DRange =
      getNamedVgprRange(DI.Inst, AMDGPU::MCNamedOperand::VDst, *Ctx.LS.MRI);
  std::optional<EncodedVgprRange> ARange =
      getNamedVgprRange(DI.Inst, AMDGPU::MCNamedOperand::Src0, *Ctx.LS.MRI);
  std::optional<EncodedVgprRange> BRange =
      getNamedVgprRange(DI.Inst, AMDGPU::MCNamedOperand::Src1, *Ctx.LS.MRI);
  if (!DRange || !ARange || !BRange || DRange->Width != 16 ||
      ARange->Width != 16 || BRange->Width != 8 || !DRange->FullDwords ||
      !ARange->FullDwords || !BRange->FullDwords)
    return failClosed(Ctx, DI, "unexpected M=32 matrix operand widths/layout");

  const MCOperand *Src2Op =
      getNamedOperand(DI.Inst, AMDGPU::MCNamedOperand::Src2);
  if (!Src2Op)
    return failClosed(Ctx, DI, "missing named src2 operand");
  bool Src2IsImm = Src2Op->isImm();
  std::optional<EncodedVgprRange> CRange;
  if (Src2Op->isReg())
    CRange = getEncodedVgprRange(MCRegister(Src2Op->getReg()), *Ctx.LS.MRI);
  else if (!Src2IsImm)
    return failClosed(Ctx, DI, "unsupported non-VGPR/non-immediate src2");
  if (CRange && (CRange->Width != 16 || !CRange->FullDwords))
    return failClosed(Ctx, DI, "src2 and destination widths differ");
  if (!Src2IsImm && !CRange)
    return failClosed(Ctx, DI, "could not determine src2 VGPR range");

  unsigned Src0Bank = getVgprMsbBank(*ActiveMode, VgprMsbOperand::Src0);
  unsigned Src1Bank = getVgprMsbBank(*ActiveMode, VgprMsbOperand::Src1);
  unsigned Src2Bank = getVgprMsbBank(*ActiveMode, VgprMsbOperand::Src2);
  unsigned DstBank = getVgprMsbBank(*ActiveMode, VgprMsbOperand::Dst);

  unsigned DBase = DRange->Base + DstBank * VgprBankSize;
  unsigned ABase = ARange->Base + Src0Bank * VgprBankSize;
  unsigned BBase = BRange->Base + Src1Bank * VgprBankSize;
  unsigned CBase = CRange ? CRange->Base + Src2Bank * VgprBankSize : 0;
  unsigned ScaleALo = ScaleARange->Base;
  unsigned ScaleAHi = ScaleALo + 1;
  unsigned ScaleBLo = ScaleBRange->Base;
  unsigned ScaleBHi = ScaleBLo + 1;

  if (!physicalVgprRangeFitsOneBank(DBase, 16, Ctx.Config.MaxVgprs) ||
      !physicalVgprRangeFitsOneBank(ABase, 16, Ctx.Config.MaxVgprs) ||
      !physicalVgprRangeFitsOneBank(BBase, 8, Ctx.Config.MaxVgprs) ||
      (CRange &&
       !physicalVgprRangeFitsOneBank(CBase, 16, Ctx.Config.MaxVgprs)) ||
      !physicalVgprRangeFitsOneBank(ScaleALo, 2, Ctx.Config.MaxVgprs) ||
      !physicalVgprRangeFitsOneBank(ScaleBLo, 2, Ctx.Config.MaxVgprs))
    return failClosed(Ctx, DI,
                      "M=32 operand exceeds or crosses a physical VGPR bank");

  // The split reads A in stages after its first D-half write. The fused source
  // instruction reads all of A before writing D, so any D/A overlap would
  // otherwise let the replacement destroy a later A read.
  if (rangesOverlap(DBase, 16, ABase, 16))
    return failClosed(Ctx, DI,
                      "destination overlaps matrix A across staged reads");
  if (rangesOverlap(DBase, 16, BBase, 8))
    return failClosed(Ctx, DI,
                      "destination overlaps matrix B across staged reads");
  if (rangesOverlap(ABase, 16, BBase, 8))
    return failClosed(Ctx, DI, "matrix A overlaps matrix B");

  // Exact D==C is the ordinary in-place accumulator form. A disjoint C is
  // likewise safe. Reject partial/cross-half overlap: writing DLo could
  // otherwise destroy CHi before the second low-K pass consumes it.
  if (CRange && rangesOverlap(DBase, 16, CBase, 16) &&
      !sameRange(DBase, 16, CBase, 16))
    return failClosed(Ctx, DI,
                      "partial destination/src2 overlap across staged reads");

  std::function<bool(unsigned, unsigned)> ScaleOverlaps = [&](unsigned Base,
                                                              unsigned Width) {
    return rangesOverlap(ScaleALo, 2, Base, Width) ||
           rangesOverlap(ScaleBLo, 2, Base, Width);
  };
  if (ScaleOverlaps(DBase, 16) || ScaleOverlaps(ABase, 16) ||
      ScaleOverlaps(BBase, 8) || (CRange && ScaleOverlaps(CBase, 16)) ||
      rangesOverlap(ScaleALo, 2, ScaleBLo, 2))
    return failClosed(
        Ctx, DI,
        "scale pair overlaps a staged matrix operand or the other scale");
  if (CRange && rangesOverlap(ABase, 16, CBase, 16))
    return failClosed(Ctx, DI, "matrix A overlaps src2");

  std::string KernelName =
      Ctx.Elf.findKernelAtAddress(DI.Offset + Ctx.Elf.textAddr());
  std::optional<unsigned> KdVgprs = Ctx.Elf.getKernelVgprCount(
      KernelName, getKernelVgprGranuleSize(Ctx, KernelName));
  unsigned KdCount = KdVgprs.value_or(Ctx.Config.MaxVgprs);
  VgprAllocator Alloc(Ctx.Liveness.liveBefore(Idx), KdCount,
                      Ctx.Config.MaxVgprs);

  // Replace generic encoded-register liveness with a physical-bank all-path
  // proof when available. An unset bit is the only state the in-KD allocator
  // accepts; failure leaves the allocator conservative-all-live and therefore
  // permits only ordinary above-KD growth.
  std::optional<BitVector> ForwardDead = computeForwardDeadPhysicalVgprs(
      Ctx, Idx, *ActiveMode, Ctx.Config.MaxVgprs);
  if (ForwardDead) {
    for (int V = ForwardDead->find_first(); V >= 0;
         V = ForwardDead->find_next(V))
      Alloc.LiveAtPoint.reset(static_cast<unsigned>(V));
    unsigned BestBase = 0;
    unsigned BestWidth = 0;
    for (unsigned BankBase = 0; BankBase < Ctx.Config.MaxVgprs;
         BankBase += VgprBankSize) {
      unsigned BankEnd = std::min(Ctx.Config.MaxVgprs, BankBase + VgprBankSize);
      for (unsigned V = BankBase; V != BankEnd;) {
        if (!ForwardDead->test(V)) {
          ++V;
          continue;
        }
        unsigned Begin = V;
        while (V != BankEnd && ForwardDead->test(V))
          ++V;
        if (V - Begin > BestWidth) {
          BestBase = Begin;
          BestWidth = V - Begin;
        }
      }
    }
    log() << "hotswap: wmma_scale16: physical forward-dead proof at offset 0x"
          << utohexstr(DI.Offset) << " found " << ForwardDead->count()
          << " VGPRs; longest single-bank run ";
    if (BestWidth)
      log() << "v" << BestBase << ":" << (BestBase + BestWidth - 1) << " ("
            << BestWidth << ")\n";
    else
      log() << "<none>\n";
  } else {
    log() << "hotswap: wmma_scale16: physical forward-dead proof unavailable "
             "at offset 0x"
          << utohexstr(DI.Offset) << "\n";
  }

  // Liveness describes values entering the original instruction. Its
  // destination can therefore appear dead even though every replacement
  // writes it, and tied/overlapping inputs need the same protection. Reserve
  // every physical VGPR range decoded from the original instruction before
  // considering an in-KD scratch block.
  reserveVgprRange(Alloc, DBase, 16);
  reserveVgprRange(Alloc, ABase, 16);
  reserveVgprRange(Alloc, BBase, 8);
  if (CRange)
    reserveVgprRange(Alloc, CBase, 16);
  reserveVgprRange(Alloc, ScaleALo, 2);
  reserveVgprRange(Alloc, ScaleBLo, 2);

  // Keep the masked A half and all generated scale operands in bank zero. The
  // original A and Scale16 pairs remain untouched throughout the lowering.
  // Prefer one contiguous 13-register dead block, but do not require it:
  // rocJITu's schedule only needs masked A to be contiguous. The four scales
  // and one temporary can use independent dead low-bank slots. This avoids a
  // kernel VGPR bump when the low bank has enough dead registers but no
  // 13-register run.
  constexpr unsigned MatrixHalfWidth = 8;
  constexpr unsigned ScaleScratchCount = 4;
  constexpr unsigned ScalarScratchCount = ScaleScratchCount + 1;
  constexpr unsigned ScratchCount = MatrixHalfWidth + ScaleScratchCount + 1;
  unsigned MaskedABase = 0;
  std::array<unsigned, ScalarScratchCount> ScalarScratchRegs = {};

  VgprAllocator ScratchAlloc = Alloc;
  std::optional<unsigned> FullScratch = allocContiguousDeadOrAboveLowBank(
      ScratchAlloc, ScratchCount, /*Align=*/2, ForwardDead.has_value(),
      /*AllowAboveKd=*/false);
  if (FullScratch) {
    MaskedABase = *FullScratch;
    for (unsigned I = 0; I != ScalarScratchCount; ++I)
      ScalarScratchRegs[I] = MaskedABase + MatrixHalfWidth + I;
    Alloc = std::move(ScratchAlloc);
  } else {
    ScratchAlloc = Alloc;
    std::optional<unsigned> MaskedA = allocContiguousDeadOrAboveLowBank(
        ScratchAlloc, MatrixHalfWidth, /*Align=*/2, ForwardDead.has_value(),
        /*AllowAboveKd=*/false);
    bool SplitScratchComplete = MaskedA.has_value();
    if (MaskedA)
      MaskedABase = *MaskedA;
    for (unsigned I = 0; SplitScratchComplete && I != ScalarScratchCount; ++I) {
      std::optional<unsigned> Scalar = allocContiguousDeadOrAboveLowBank(
          ScratchAlloc, /*Count=*/1, /*Align=*/1, ForwardDead.has_value(),
          /*AllowAboveKd=*/false);
      if (!Scalar) {
        SplitScratchComplete = false;
        break;
      }
      ScalarScratchRegs[I] = *Scalar;
    }

    if (SplitScratchComplete) {
      Alloc = std::move(ScratchAlloc);
    } else {
      ScratchAlloc = Alloc;
      FullScratch = allocContiguousDeadOrAboveLowBank(
          ScratchAlloc, ScratchCount, /*Align=*/2, ForwardDead.has_value(),
          /*AllowAboveKd=*/true);
      if (!FullScratch)
        return failClosed(
            Ctx, DI,
            "no bank-zero masked-A block and five scalar scratch VGPRs");
      MaskedABase = *FullScratch;
      for (unsigned I = 0; I != ScalarScratchCount; ++I)
        ScalarScratchRegs[I] = MaskedABase + MatrixHalfWidth + I;
      Alloc = std::move(ScratchAlloc);
    }
  }

  unsigned ScaleALoReg = ScalarScratchRegs[0];
  unsigned ScaleBLoReg = ScalarScratchRegs[1];
  unsigned ScaleAHiReg = ScalarScratchRegs[2];
  unsigned ScaleBHiReg = ScalarScratchRegs[3];
  unsigned TmpReg = ScalarScratchRegs[4];

  SmallVector<uint8_t> Replacement;
  unsigned CurrentMode = *ActiveMode;
  std::string PreambleAssembly;
  raw_string_ostream PreambleOS(PreambleAssembly);
  emitGatherEven(PreambleOS, ScaleALo, ScaleAHi, ScaleALoReg, TmpReg,
                 /*ScratchBank=*/0, CurrentMode);
  emitGatherEven(PreambleOS, ScaleBLo, ScaleBHi, ScaleBLoReg, TmpReg,
                 /*ScratchBank=*/0, CurrentMode);
  emitGatherOdd(PreambleOS, ScaleALo, ScaleAHi, ScaleAHiReg, TmpReg,
                /*ScratchBank=*/0, CurrentMode);
  emitGatherOdd(PreambleOS, ScaleBLo, ScaleBHi, ScaleBHiReg, TmpReg,
                /*ScratchBank=*/0, CurrentMode);
  PreambleOS.flush();
  if (!appendAssembledInstructions(Replacement, PreambleAssembly, Ctx.LS))
    return failClosed(Ctx, DI, "M+K split preamble assembly failed");

  int HazardNops = classifyWmmaNops("v_wmma_scale_f32_16x16x128_f8f6f4").A0Nops;

  for (unsigned MHalf = 0; MHalf != 2; ++MHalf) {
    for (bool HighK : {false, true}) {
      unsigned OriginalAHalf = ABase + MHalf * MatrixHalfWidth;
      unsigned DstHalf = DBase + MHalf * MatrixHalfWidth;
      unsigned BBank = BBase / VgprBankSize;

      std::string ChunkAssembly;
      raw_string_ostream ChunkOS(ChunkAssembly);
      emitVgprSelectCopy(ChunkOS, /*KeepLow=*/!HighK, MaskedABase,
                         OriginalAHalf, MatrixHalfWidth, /*SubW=*/2,
                         /*ScratchBank=*/0, CurrentMode);

      SmallVector<VgprBankRequirement, 4> WmmaMode = {
          {VgprMsbOperand::Dst, DstHalf / VgprBankSize},
          {VgprMsbOperand::Src0, 0},
          {VgprMsbOperand::Src1, BBank}};
      std::optional<unsigned> Src2Base;
      if (HighK) {
        WmmaMode.push_back({VgprMsbOperand::Src2, DstHalf / VgprBankSize});
        Src2Base = DstHalf;
      } else if (CRange) {
        unsigned CHalf = CBase + MHalf * MatrixHalfWidth;
        WmmaMode.push_back({VgprMsbOperand::Src2, CHalf / VgprBankSize});
        Src2Base = CHalf;
      }
      emitModeForOperands(ChunkOS, CurrentMode, WmmaMode);
      ChunkOS.flush();
      if (!ChunkAssembly.empty() &&
          !appendAssembledInstructions(Replacement, ChunkAssembly, Ctx.LS))
        return failClosed(Ctx, DI, "M+K split chunk assembly failed");

      std::optional<MCInst> Wmma = buildM32ScaledHalf(
          DI.Inst, DstHalf, MaskedABase, BBase, Src2Base,
          /*Src2IsImmediate=*/!HighK && Src2IsImm,
          encodedVgprName(HighK ? ScaleAHiReg : ScaleALoReg),
          encodedVgprName(HighK ? ScaleBHiReg : ScaleBLoReg),
          /*CopySourceScales=*/false, /*HighMHalf=*/MHalf != 0,
          /*ClearSourceC=*/HighK, Ctx.LS);
      if (!Wmma || !appendEncodedScaledWmma(Replacement, *Wmma, Ctx.LS))
        return failClosed(Ctx, DI, "M+K split MC construction failed");
      for (int I = 0; I != HazardNops; ++I)
        if (!appendEncodedInstruction(Replacement, Ctx.LS.VNopInst, Ctx.LS))
          return failClosed(Ctx, DI, "hazard v_nop encoding failed");
    }
  }

  std::string RestoreAssembly;
  raw_string_ostream RestoreOS(RestoreAssembly);
  emitModeForOperands(RestoreOS, CurrentMode,
                      {{VgprMsbOperand::Src0,
                        getVgprMsbBank(*ActiveMode, VgprMsbOperand::Src0)},
                       {VgprMsbOperand::Src1,
                        getVgprMsbBank(*ActiveMode, VgprMsbOperand::Src1)},
                       {VgprMsbOperand::Src2,
                        getVgprMsbBank(*ActiveMode, VgprMsbOperand::Src2)},
                       {VgprMsbOperand::Dst,
                        getVgprMsbBank(*ActiveMode, VgprMsbOperand::Dst)}});
  RestoreOS.flush();
  if (!RestoreAssembly.empty() &&
      !appendAssembledInstructions(Replacement, RestoreAssembly, Ctx.LS))
    return failClosed(Ctx, DI, "M+K split mode restore failed");

  unsigned Extra = Alloc.extraVgprsNeeded();
  if (checkKernelVgprBump(Ctx, KernelName, Extra, PatchRequirement::Required) !=
      VgprBumpDecision::Apply)
    return 0;
  if (!emitToTrampoline(Ctx, DI.Offset, DI.Size, Replacement))
    return failClosed(Ctx, DI, "M+K split trampoline emission failed");

  KernelPatchStats &Stats = Ctx.KernelStats[KernelName];
  Stats.ExtraVgprs = std::max(Stats.ExtraVgprs, Extra);
  if (Extra == 0)
    Stats.ScratchReused += ScratchCount;
  Stats.ScratchAboveKd += Extra;
  ScratchPatchInfo Info;
  Info.Offset = DI.Offset;
  Info.ScratchRegs.resize(Ctx.Config.MaxVgprs);
  Info.ScratchRegs.set(MaskedABase, MaskedABase + MatrixHalfWidth);
  for (unsigned Reg : ScalarScratchRegs)
    Info.ScratchRegs.set(Reg);
  Ctx.OutScratchPatches.push_back(std::move(Info));

  log() << "hotswap: wmma_scale16: exact M+K split at offset 0x"
        << utohexstr(DI.Offset) << " (D=v" << DBase << ":" << (DBase + 15)
        << ", A=v" << ABase << ":" << (ABase + 15) << ", B=v" << BBase << ":"
        << (BBase + 7) << ", masked-A=v" << MaskedABase << ":"
        << (MaskedABase + MatrixHalfWidth - 1) << ", scales=v" << ScaleALoReg
        << ",v" << ScaleBLoReg << ",v" << ScaleAHiReg << ",v" << ScaleBHiReg
        << ", tmp=v" << TmpReg << ", +" << Extra << " vgpr, 4 WMMAs, "
        << Replacement.size() << " bytes)\n";
  return 1;
}

// ---------------------------------------------------------------------------
// patchWmmaScale16 -- dispatch
// ---------------------------------------------------------------------------

static uint32_t applyWmmaScale16PatchesImpl(PatchContext &Ctx, size_t Idx) {
  StringRef Mnem(Ctx.Decoded[Idx].Mnemonic);

  if (Mnem == "v_wmma_scale_f32_32x16x128_f4")
    return patchWmmaScale_32x16(Ctx, Idx);
  if (Mnem == "v_wmma_scale16_f32_16x16x128_f8f6f4")
    return patchWmmaScale16_16x16(Ctx, Idx);
  if (Mnem == "v_wmma_scale16_f32_32x16x128_f4")
    return patchWmmaScale16_32x16(Ctx, Idx);

  if (Mnem.starts_with("v_wmma_scale16_f32_"))
    return failClosed(Ctx, Ctx.Decoded[Idx],
                      "block-16 scaled variant has no exact lowering yet");

  return 0;
}

void registerWmmaScale16Patch(HotswapPatchVTable &VT) {
  VT.applyWmmaScale16Patches = &applyWmmaScale16PatchesImpl;
}

} // namespace hotswap
} // namespace COMGR
