// Seed: 1703652705
module module_0 (
    input uwire id_0,
    input wand id_1,
    output wand id_2,
    input tri0 id_3,
    input supply1 id_4,
    output wand id_5,
    input wand id_6,
    input supply0 id_7
);
  logic id_9;
  assign module_2.id_10 = 0;
  logic id_10;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input supply1 id_4
);
  wire id_6;
  buf primCall (id_3, id_2);
  module_0 modCall_1 (
      id_2,
      id_4,
      id_0,
      id_4,
      id_2,
      id_3,
      id_4,
      id_4
  );
endmodule
module module_2 (
    output wor id_0,
    output wand id_1,
    input uwire id_2,
    output uwire id_3,
    output wand id_4,
    output wor id_5,
    input wire id_6,
    output tri0 id_7,
    input wire id_8,
    input uwire id_9,
    output tri1 id_10,
    input wand id_11,
    output supply1 id_12,
    output tri id_13,
    inout uwire id_14,
    input supply1 id_15,
    input wire id_16,
    input supply0 id_17,
    input wand id_18,
    input wand id_19,
    input tri id_20,
    input wand id_21,
    output wand id_22,
    input wire id_23,
    input wor id_24,
    output supply1 id_25,
    output tri0 id_26,
    input tri0 id_27,
    output uwire id_28,
    input wire id_29,
    input wand id_30,
    input supply1 id_31
);
  module_0 modCall_1 (
      id_6,
      id_23,
      id_28,
      id_6,
      id_9,
      id_5,
      id_20,
      id_19
  );
endmodule
