strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f70b8960890>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f70b8960e50>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "18:BL"	[cond="[]",
		lineno=None];
	"28:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f70b8558290>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="28:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"15:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f70b88e34d0>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="15:AS
r_next = (reset == 1'b1)? { 1'b0, 1'b0, 1'b0, 1'b0 } : { q[4], q[3], q[2], q[1] ^ { q[0], q[0], q[0], q[0] ^ feedback_value } };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['reset', 'q', 'q', 'q', 'q', 'q', 'q', 'q', 'q', 'feedback_value']"];
	"28:AS" -> "15:AS";
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f70b8960a50>",
		fillcolor=turquoise,
		label="20:BL
r_reg <= { 1'b0, 1'b0, 1'b0, 1'b0 };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f70b8558dd0>]",
		style=filled,
		typ=Block];
	"Leaf_17:AL"	[def_var="['r_reg']",
		label="Leaf_17:AL"];
	"20:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"16:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f70b89607d0>",
		def_var="['feedback_value']",
		fillcolor=deepskyblue,
		label="16:AS
feedback_value = r_reg[4] ^ r_reg[3];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'r_reg']"];
	"16:AS" -> "15:AS";
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f70b85584d0>",
		fillcolor=turquoise,
		label="24:BL
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f70b8558990>]",
		style=filled,
		typ=Block];
	"24:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f70b8558cd0>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "20:BL"	[cond="['reset']",
		label="(reset == 1'b1)",
		lineno=19];
	"19:IF" -> "24:BL"	[cond="['reset']",
		label="!((reset == 1'b1))",
		lineno=19];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"15:AS" -> "17:AL";
	"Leaf_17:AL" -> "28:AS";
	"Leaf_17:AL" -> "16:AS";
}
