# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 974 \
    name curStubsInLayer_0_z_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_0_z_V \
    op interface \
    ports { curStubsInLayer_0_z_V_address0 { O 6 vector } curStubsInLayer_0_z_V_ce0 { O 1 bit } curStubsInLayer_0_z_V_q0 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_0_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 975 \
    name curStubsInLayer_1_z_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_1_z_V \
    op interface \
    ports { curStubsInLayer_1_z_V_address0 { O 6 vector } curStubsInLayer_1_z_V_ce0 { O 1 bit } curStubsInLayer_1_z_V_q0 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_1_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 976 \
    name curStubsInLayer_2_z_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_2_z_V \
    op interface \
    ports { curStubsInLayer_2_z_V_address0 { O 6 vector } curStubsInLayer_2_z_V_ce0 { O 1 bit } curStubsInLayer_2_z_V_q0 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_2_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 977 \
    name curStubsInLayer_3_z_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_3_z_V \
    op interface \
    ports { curStubsInLayer_3_z_V_address0 { O 6 vector } curStubsInLayer_3_z_V_ce0 { O 1 bit } curStubsInLayer_3_z_V_q0 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_3_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 978 \
    name curStubsInLayer_4_z_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_4_z_V \
    op interface \
    ports { curStubsInLayer_4_z_V_address0 { O 6 vector } curStubsInLayer_4_z_V_ce0 { O 1 bit } curStubsInLayer_4_z_V_q0 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_4_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 979 \
    name curStubsInLayer_5_z_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_5_z_V \
    op interface \
    ports { curStubsInLayer_5_z_V_address0 { O 6 vector } curStubsInLayer_5_z_V_ce0 { O 1 bit } curStubsInLayer_5_z_V_q0 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_5_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 980 \
    name curStubsInLayer_6_z_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_6_z_V \
    op interface \
    ports { curStubsInLayer_6_z_V_address0 { O 6 vector } curStubsInLayer_6_z_V_ce0 { O 1 bit } curStubsInLayer_6_z_V_q0 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_6_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 981 \
    name curStubsInLayer_7_z_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_7_z_V \
    op interface \
    ports { curStubsInLayer_7_z_V_address0 { O 6 vector } curStubsInLayer_7_z_V_ce0 { O 1 bit } curStubsInLayer_7_z_V_q0 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_7_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 982 \
    name curStubsInLayer_8_z_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_8_z_V \
    op interface \
    ports { curStubsInLayer_8_z_V_address0 { O 6 vector } curStubsInLayer_8_z_V_ce0 { O 1 bit } curStubsInLayer_8_z_V_q0 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_8_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 983 \
    name curStubsInLayer_9_z_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_9_z_V \
    op interface \
    ports { curStubsInLayer_9_z_V_address0 { O 6 vector } curStubsInLayer_9_z_V_ce0 { O 1 bit } curStubsInLayer_9_z_V_q0 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_9_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 984 \
    name curStubsInLayer_10_z_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_10_z_V \
    op interface \
    ports { curStubsInLayer_10_z_V_address0 { O 6 vector } curStubsInLayer_10_z_V_ce0 { O 1 bit } curStubsInLayer_10_z_V_q0 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_10_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 985 \
    name curStubsInLayer_11_z_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_11_z_V \
    op interface \
    ports { curStubsInLayer_11_z_V_address0 { O 6 vector } curStubsInLayer_11_z_V_ce0 { O 1 bit } curStubsInLayer_11_z_V_q0 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_11_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 986 \
    name curStubsInLayer_12_z_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_12_z_V \
    op interface \
    ports { curStubsInLayer_12_z_V_address0 { O 6 vector } curStubsInLayer_12_z_V_ce0 { O 1 bit } curStubsInLayer_12_z_V_q0 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_12_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 987 \
    name curStubsInLayer_13_z_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_13_z_V \
    op interface \
    ports { curStubsInLayer_13_z_V_address0 { O 6 vector } curStubsInLayer_13_z_V_ce0 { O 1 bit } curStubsInLayer_13_z_V_q0 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_13_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 988 \
    name curStubsInLayer_14_z_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_14_z_V \
    op interface \
    ports { curStubsInLayer_14_z_V_address0 { O 6 vector } curStubsInLayer_14_z_V_ce0 { O 1 bit } curStubsInLayer_14_z_V_q0 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_14_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 989 \
    name curStubsInLayer_15_z_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_15_z_V \
    op interface \
    ports { curStubsInLayer_15_z_V_address0 { O 6 vector } curStubsInLayer_15_z_V_ce0 { O 1 bit } curStubsInLayer_15_z_V_q0 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_15_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 990 \
    name curStubsInLayer_16_z_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_16_z_V \
    op interface \
    ports { curStubsInLayer_16_z_V_address0 { O 6 vector } curStubsInLayer_16_z_V_ce0 { O 1 bit } curStubsInLayer_16_z_V_q0 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_16_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 991 \
    name curStubsInLayer_17_z_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_17_z_V \
    op interface \
    ports { curStubsInLayer_17_z_V_address0 { O 6 vector } curStubsInLayer_17_z_V_ce0 { O 1 bit } curStubsInLayer_17_z_V_q0 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_17_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 992 \
    name curStubsInLayer_18_z_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_18_z_V \
    op interface \
    ports { curStubsInLayer_18_z_V_address0 { O 6 vector } curStubsInLayer_18_z_V_ce0 { O 1 bit } curStubsInLayer_18_z_V_q0 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_18_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 993 \
    name curStubsInLayer_0_phi_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_0_phi_V \
    op interface \
    ports { curStubsInLayer_0_phi_V_address0 { O 6 vector } curStubsInLayer_0_phi_V_ce0 { O 1 bit } curStubsInLayer_0_phi_V_q0 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_0_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 994 \
    name curStubsInLayer_1_phi_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_1_phi_V \
    op interface \
    ports { curStubsInLayer_1_phi_V_address0 { O 6 vector } curStubsInLayer_1_phi_V_ce0 { O 1 bit } curStubsInLayer_1_phi_V_q0 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_1_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 995 \
    name curStubsInLayer_2_phi_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_2_phi_V \
    op interface \
    ports { curStubsInLayer_2_phi_V_address0 { O 6 vector } curStubsInLayer_2_phi_V_ce0 { O 1 bit } curStubsInLayer_2_phi_V_q0 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_2_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 996 \
    name curStubsInLayer_3_phi_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_3_phi_V \
    op interface \
    ports { curStubsInLayer_3_phi_V_address0 { O 6 vector } curStubsInLayer_3_phi_V_ce0 { O 1 bit } curStubsInLayer_3_phi_V_q0 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_3_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 997 \
    name curStubsInLayer_4_phi_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_4_phi_V \
    op interface \
    ports { curStubsInLayer_4_phi_V_address0 { O 6 vector } curStubsInLayer_4_phi_V_ce0 { O 1 bit } curStubsInLayer_4_phi_V_q0 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_4_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 998 \
    name curStubsInLayer_5_phi_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_5_phi_V \
    op interface \
    ports { curStubsInLayer_5_phi_V_address0 { O 6 vector } curStubsInLayer_5_phi_V_ce0 { O 1 bit } curStubsInLayer_5_phi_V_q0 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_5_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 999 \
    name curStubsInLayer_6_phi_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_6_phi_V \
    op interface \
    ports { curStubsInLayer_6_phi_V_address0 { O 6 vector } curStubsInLayer_6_phi_V_ce0 { O 1 bit } curStubsInLayer_6_phi_V_q0 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_6_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1000 \
    name curStubsInLayer_7_phi_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_7_phi_V \
    op interface \
    ports { curStubsInLayer_7_phi_V_address0 { O 6 vector } curStubsInLayer_7_phi_V_ce0 { O 1 bit } curStubsInLayer_7_phi_V_q0 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_7_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1001 \
    name curStubsInLayer_8_phi_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_8_phi_V \
    op interface \
    ports { curStubsInLayer_8_phi_V_address0 { O 6 vector } curStubsInLayer_8_phi_V_ce0 { O 1 bit } curStubsInLayer_8_phi_V_q0 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_8_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1002 \
    name curStubsInLayer_9_phi_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_9_phi_V \
    op interface \
    ports { curStubsInLayer_9_phi_V_address0 { O 6 vector } curStubsInLayer_9_phi_V_ce0 { O 1 bit } curStubsInLayer_9_phi_V_q0 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_9_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1003 \
    name curStubsInLayer_10_phi_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_10_phi_V \
    op interface \
    ports { curStubsInLayer_10_phi_V_address0 { O 6 vector } curStubsInLayer_10_phi_V_ce0 { O 1 bit } curStubsInLayer_10_phi_V_q0 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_10_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1004 \
    name curStubsInLayer_11_phi_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_11_phi_V \
    op interface \
    ports { curStubsInLayer_11_phi_V_address0 { O 6 vector } curStubsInLayer_11_phi_V_ce0 { O 1 bit } curStubsInLayer_11_phi_V_q0 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_11_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1005 \
    name curStubsInLayer_12_phi_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_12_phi_V \
    op interface \
    ports { curStubsInLayer_12_phi_V_address0 { O 6 vector } curStubsInLayer_12_phi_V_ce0 { O 1 bit } curStubsInLayer_12_phi_V_q0 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_12_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1006 \
    name curStubsInLayer_13_phi_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_13_phi_V \
    op interface \
    ports { curStubsInLayer_13_phi_V_address0 { O 6 vector } curStubsInLayer_13_phi_V_ce0 { O 1 bit } curStubsInLayer_13_phi_V_q0 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_13_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1007 \
    name curStubsInLayer_14_phi_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_14_phi_V \
    op interface \
    ports { curStubsInLayer_14_phi_V_address0 { O 6 vector } curStubsInLayer_14_phi_V_ce0 { O 1 bit } curStubsInLayer_14_phi_V_q0 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_14_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1008 \
    name curStubsInLayer_15_phi_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_15_phi_V \
    op interface \
    ports { curStubsInLayer_15_phi_V_address0 { O 6 vector } curStubsInLayer_15_phi_V_ce0 { O 1 bit } curStubsInLayer_15_phi_V_q0 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_15_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1009 \
    name curStubsInLayer_16_phi_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_16_phi_V \
    op interface \
    ports { curStubsInLayer_16_phi_V_address0 { O 6 vector } curStubsInLayer_16_phi_V_ce0 { O 1 bit } curStubsInLayer_16_phi_V_q0 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_16_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1010 \
    name curStubsInLayer_17_phi_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_17_phi_V \
    op interface \
    ports { curStubsInLayer_17_phi_V_address0 { O 6 vector } curStubsInLayer_17_phi_V_ce0 { O 1 bit } curStubsInLayer_17_phi_V_q0 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_17_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1011 \
    name curStubsInLayer_18_phi_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_18_phi_V \
    op interface \
    ports { curStubsInLayer_18_phi_V_address0 { O 6 vector } curStubsInLayer_18_phi_V_ce0 { O 1 bit } curStubsInLayer_18_phi_V_q0 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_18_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1012 \
    name curStubsInLayer_0_r_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_0_r_V \
    op interface \
    ports { curStubsInLayer_0_r_V_address0 { O 6 vector } curStubsInLayer_0_r_V_ce0 { O 1 bit } curStubsInLayer_0_r_V_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_0_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1013 \
    name curStubsInLayer_1_r_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_1_r_V \
    op interface \
    ports { curStubsInLayer_1_r_V_address0 { O 6 vector } curStubsInLayer_1_r_V_ce0 { O 1 bit } curStubsInLayer_1_r_V_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_1_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1014 \
    name curStubsInLayer_2_r_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_2_r_V \
    op interface \
    ports { curStubsInLayer_2_r_V_address0 { O 6 vector } curStubsInLayer_2_r_V_ce0 { O 1 bit } curStubsInLayer_2_r_V_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_2_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1015 \
    name curStubsInLayer_3_r_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_3_r_V \
    op interface \
    ports { curStubsInLayer_3_r_V_address0 { O 6 vector } curStubsInLayer_3_r_V_ce0 { O 1 bit } curStubsInLayer_3_r_V_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_3_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1016 \
    name curStubsInLayer_4_r_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_4_r_V \
    op interface \
    ports { curStubsInLayer_4_r_V_address0 { O 6 vector } curStubsInLayer_4_r_V_ce0 { O 1 bit } curStubsInLayer_4_r_V_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_4_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1017 \
    name curStubsInLayer_5_r_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_5_r_V \
    op interface \
    ports { curStubsInLayer_5_r_V_address0 { O 6 vector } curStubsInLayer_5_r_V_ce0 { O 1 bit } curStubsInLayer_5_r_V_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_5_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1018 \
    name curStubsInLayer_6_r_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_6_r_V \
    op interface \
    ports { curStubsInLayer_6_r_V_address0 { O 6 vector } curStubsInLayer_6_r_V_ce0 { O 1 bit } curStubsInLayer_6_r_V_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_6_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1019 \
    name curStubsInLayer_7_r_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_7_r_V \
    op interface \
    ports { curStubsInLayer_7_r_V_address0 { O 6 vector } curStubsInLayer_7_r_V_ce0 { O 1 bit } curStubsInLayer_7_r_V_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_7_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1020 \
    name curStubsInLayer_8_r_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_8_r_V \
    op interface \
    ports { curStubsInLayer_8_r_V_address0 { O 6 vector } curStubsInLayer_8_r_V_ce0 { O 1 bit } curStubsInLayer_8_r_V_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_8_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1021 \
    name curStubsInLayer_9_r_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_9_r_V \
    op interface \
    ports { curStubsInLayer_9_r_V_address0 { O 6 vector } curStubsInLayer_9_r_V_ce0 { O 1 bit } curStubsInLayer_9_r_V_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_9_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1022 \
    name curStubsInLayer_10_r_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_10_r_V \
    op interface \
    ports { curStubsInLayer_10_r_V_address0 { O 6 vector } curStubsInLayer_10_r_V_ce0 { O 1 bit } curStubsInLayer_10_r_V_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_10_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1023 \
    name curStubsInLayer_11_r_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_11_r_V \
    op interface \
    ports { curStubsInLayer_11_r_V_address0 { O 6 vector } curStubsInLayer_11_r_V_ce0 { O 1 bit } curStubsInLayer_11_r_V_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_11_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1024 \
    name curStubsInLayer_12_r_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_12_r_V \
    op interface \
    ports { curStubsInLayer_12_r_V_address0 { O 6 vector } curStubsInLayer_12_r_V_ce0 { O 1 bit } curStubsInLayer_12_r_V_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_12_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1025 \
    name curStubsInLayer_13_r_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_13_r_V \
    op interface \
    ports { curStubsInLayer_13_r_V_address0 { O 6 vector } curStubsInLayer_13_r_V_ce0 { O 1 bit } curStubsInLayer_13_r_V_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_13_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1026 \
    name curStubsInLayer_14_r_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_14_r_V \
    op interface \
    ports { curStubsInLayer_14_r_V_address0 { O 6 vector } curStubsInLayer_14_r_V_ce0 { O 1 bit } curStubsInLayer_14_r_V_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_14_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1027 \
    name curStubsInLayer_15_r_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_15_r_V \
    op interface \
    ports { curStubsInLayer_15_r_V_address0 { O 6 vector } curStubsInLayer_15_r_V_ce0 { O 1 bit } curStubsInLayer_15_r_V_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_15_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1028 \
    name curStubsInLayer_16_r_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_16_r_V \
    op interface \
    ports { curStubsInLayer_16_r_V_address0 { O 6 vector } curStubsInLayer_16_r_V_ce0 { O 1 bit } curStubsInLayer_16_r_V_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_16_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1029 \
    name curStubsInLayer_17_r_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_17_r_V \
    op interface \
    ports { curStubsInLayer_17_r_V_address0 { O 6 vector } curStubsInLayer_17_r_V_ce0 { O 1 bit } curStubsInLayer_17_r_V_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_17_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1030 \
    name curStubsInLayer_18_r_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_18_r_V \
    op interface \
    ports { curStubsInLayer_18_r_V_address0 { O 6 vector } curStubsInLayer_18_r_V_ce0 { O 1 bit } curStubsInLayer_18_r_V_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_18_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1031 \
    name curStubsInLayer_0_pt_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_0_pt_V \
    op interface \
    ports { curStubsInLayer_0_pt_V_address0 { O 6 vector } curStubsInLayer_0_pt_V_ce0 { O 1 bit } curStubsInLayer_0_pt_V_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_0_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1032 \
    name curStubsInLayer_1_pt_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_1_pt_V \
    op interface \
    ports { curStubsInLayer_1_pt_V_address0 { O 6 vector } curStubsInLayer_1_pt_V_ce0 { O 1 bit } curStubsInLayer_1_pt_V_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_1_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1033 \
    name curStubsInLayer_2_pt_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_2_pt_V \
    op interface \
    ports { curStubsInLayer_2_pt_V_address0 { O 6 vector } curStubsInLayer_2_pt_V_ce0 { O 1 bit } curStubsInLayer_2_pt_V_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_2_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1034 \
    name curStubsInLayer_3_pt_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_3_pt_V \
    op interface \
    ports { curStubsInLayer_3_pt_V_address0 { O 6 vector } curStubsInLayer_3_pt_V_ce0 { O 1 bit } curStubsInLayer_3_pt_V_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_3_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1035 \
    name curStubsInLayer_4_pt_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_4_pt_V \
    op interface \
    ports { curStubsInLayer_4_pt_V_address0 { O 6 vector } curStubsInLayer_4_pt_V_ce0 { O 1 bit } curStubsInLayer_4_pt_V_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_4_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1036 \
    name curStubsInLayer_5_pt_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_5_pt_V \
    op interface \
    ports { curStubsInLayer_5_pt_V_address0 { O 6 vector } curStubsInLayer_5_pt_V_ce0 { O 1 bit } curStubsInLayer_5_pt_V_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_5_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1037 \
    name curStubsInLayer_6_pt_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_6_pt_V \
    op interface \
    ports { curStubsInLayer_6_pt_V_address0 { O 6 vector } curStubsInLayer_6_pt_V_ce0 { O 1 bit } curStubsInLayer_6_pt_V_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_6_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1038 \
    name curStubsInLayer_7_pt_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_7_pt_V \
    op interface \
    ports { curStubsInLayer_7_pt_V_address0 { O 6 vector } curStubsInLayer_7_pt_V_ce0 { O 1 bit } curStubsInLayer_7_pt_V_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_7_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1039 \
    name curStubsInLayer_8_pt_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_8_pt_V \
    op interface \
    ports { curStubsInLayer_8_pt_V_address0 { O 6 vector } curStubsInLayer_8_pt_V_ce0 { O 1 bit } curStubsInLayer_8_pt_V_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_8_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1040 \
    name curStubsInLayer_9_pt_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_9_pt_V \
    op interface \
    ports { curStubsInLayer_9_pt_V_address0 { O 6 vector } curStubsInLayer_9_pt_V_ce0 { O 1 bit } curStubsInLayer_9_pt_V_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_9_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1041 \
    name curStubsInLayer_10_pt_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_10_pt_V \
    op interface \
    ports { curStubsInLayer_10_pt_V_address0 { O 6 vector } curStubsInLayer_10_pt_V_ce0 { O 1 bit } curStubsInLayer_10_pt_V_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_10_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1042 \
    name curStubsInLayer_11_pt_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_11_pt_V \
    op interface \
    ports { curStubsInLayer_11_pt_V_address0 { O 6 vector } curStubsInLayer_11_pt_V_ce0 { O 1 bit } curStubsInLayer_11_pt_V_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_11_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1043 \
    name curStubsInLayer_12_pt_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_12_pt_V \
    op interface \
    ports { curStubsInLayer_12_pt_V_address0 { O 6 vector } curStubsInLayer_12_pt_V_ce0 { O 1 bit } curStubsInLayer_12_pt_V_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_12_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1044 \
    name curStubsInLayer_13_pt_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_13_pt_V \
    op interface \
    ports { curStubsInLayer_13_pt_V_address0 { O 6 vector } curStubsInLayer_13_pt_V_ce0 { O 1 bit } curStubsInLayer_13_pt_V_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_13_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1045 \
    name curStubsInLayer_14_pt_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_14_pt_V \
    op interface \
    ports { curStubsInLayer_14_pt_V_address0 { O 6 vector } curStubsInLayer_14_pt_V_ce0 { O 1 bit } curStubsInLayer_14_pt_V_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_14_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1046 \
    name curStubsInLayer_15_pt_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_15_pt_V \
    op interface \
    ports { curStubsInLayer_15_pt_V_address0 { O 6 vector } curStubsInLayer_15_pt_V_ce0 { O 1 bit } curStubsInLayer_15_pt_V_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_15_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1047 \
    name curStubsInLayer_16_pt_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_16_pt_V \
    op interface \
    ports { curStubsInLayer_16_pt_V_address0 { O 6 vector } curStubsInLayer_16_pt_V_ce0 { O 1 bit } curStubsInLayer_16_pt_V_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_16_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1048 \
    name curStubsInLayer_17_pt_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_17_pt_V \
    op interface \
    ports { curStubsInLayer_17_pt_V_address0 { O 6 vector } curStubsInLayer_17_pt_V_ce0 { O 1 bit } curStubsInLayer_17_pt_V_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_17_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1049 \
    name curStubsInLayer_18_pt_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_18_pt_V \
    op interface \
    ports { curStubsInLayer_18_pt_V_address0 { O 6 vector } curStubsInLayer_18_pt_V_ce0 { O 1 bit } curStubsInLayer_18_pt_V_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_18_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1050 \
    name curAllStubs_0_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_0_z_V \
    op interface \
    ports { curAllStubs_0_z_V_address0 { O 6 vector } curAllStubs_0_z_V_ce0 { O 1 bit } curAllStubs_0_z_V_we0 { O 1 bit } curAllStubs_0_z_V_d0 { O 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_0_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1051 \
    name curAllStubs_1_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_1_z_V \
    op interface \
    ports { curAllStubs_1_z_V_address0 { O 6 vector } curAllStubs_1_z_V_ce0 { O 1 bit } curAllStubs_1_z_V_we0 { O 1 bit } curAllStubs_1_z_V_d0 { O 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_1_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1052 \
    name curAllStubs_2_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_2_z_V \
    op interface \
    ports { curAllStubs_2_z_V_address0 { O 6 vector } curAllStubs_2_z_V_ce0 { O 1 bit } curAllStubs_2_z_V_we0 { O 1 bit } curAllStubs_2_z_V_d0 { O 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_2_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1053 \
    name curAllStubs_3_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_3_z_V \
    op interface \
    ports { curAllStubs_3_z_V_address0 { O 6 vector } curAllStubs_3_z_V_ce0 { O 1 bit } curAllStubs_3_z_V_we0 { O 1 bit } curAllStubs_3_z_V_d0 { O 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_3_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1054 \
    name curAllStubs_4_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_4_z_V \
    op interface \
    ports { curAllStubs_4_z_V_address0 { O 6 vector } curAllStubs_4_z_V_ce0 { O 1 bit } curAllStubs_4_z_V_we0 { O 1 bit } curAllStubs_4_z_V_d0 { O 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_4_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1055 \
    name curAllStubs_5_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_5_z_V \
    op interface \
    ports { curAllStubs_5_z_V_address0 { O 6 vector } curAllStubs_5_z_V_ce0 { O 1 bit } curAllStubs_5_z_V_we0 { O 1 bit } curAllStubs_5_z_V_d0 { O 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_5_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1056 \
    name curAllStubs_6_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_6_z_V \
    op interface \
    ports { curAllStubs_6_z_V_address0 { O 6 vector } curAllStubs_6_z_V_ce0 { O 1 bit } curAllStubs_6_z_V_we0 { O 1 bit } curAllStubs_6_z_V_d0 { O 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_6_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1057 \
    name curAllStubs_7_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_7_z_V \
    op interface \
    ports { curAllStubs_7_z_V_address0 { O 6 vector } curAllStubs_7_z_V_ce0 { O 1 bit } curAllStubs_7_z_V_we0 { O 1 bit } curAllStubs_7_z_V_d0 { O 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_7_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1058 \
    name curAllStubs_8_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_8_z_V \
    op interface \
    ports { curAllStubs_8_z_V_address0 { O 6 vector } curAllStubs_8_z_V_ce0 { O 1 bit } curAllStubs_8_z_V_we0 { O 1 bit } curAllStubs_8_z_V_d0 { O 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_8_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1059 \
    name curAllStubs_9_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_9_z_V \
    op interface \
    ports { curAllStubs_9_z_V_address0 { O 6 vector } curAllStubs_9_z_V_ce0 { O 1 bit } curAllStubs_9_z_V_we0 { O 1 bit } curAllStubs_9_z_V_d0 { O 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_9_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1060 \
    name curAllStubs_10_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_10_z_V \
    op interface \
    ports { curAllStubs_10_z_V_address0 { O 6 vector } curAllStubs_10_z_V_ce0 { O 1 bit } curAllStubs_10_z_V_we0 { O 1 bit } curAllStubs_10_z_V_d0 { O 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_10_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1061 \
    name curAllStubs_11_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_11_z_V \
    op interface \
    ports { curAllStubs_11_z_V_address0 { O 6 vector } curAllStubs_11_z_V_ce0 { O 1 bit } curAllStubs_11_z_V_we0 { O 1 bit } curAllStubs_11_z_V_d0 { O 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_11_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1062 \
    name curAllStubs_12_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_12_z_V \
    op interface \
    ports { curAllStubs_12_z_V_address0 { O 6 vector } curAllStubs_12_z_V_ce0 { O 1 bit } curAllStubs_12_z_V_we0 { O 1 bit } curAllStubs_12_z_V_d0 { O 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_12_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1063 \
    name curAllStubs_13_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_13_z_V \
    op interface \
    ports { curAllStubs_13_z_V_address0 { O 6 vector } curAllStubs_13_z_V_ce0 { O 1 bit } curAllStubs_13_z_V_we0 { O 1 bit } curAllStubs_13_z_V_d0 { O 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_13_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1064 \
    name curAllStubs_14_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_14_z_V \
    op interface \
    ports { curAllStubs_14_z_V_address0 { O 6 vector } curAllStubs_14_z_V_ce0 { O 1 bit } curAllStubs_14_z_V_we0 { O 1 bit } curAllStubs_14_z_V_d0 { O 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_14_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1065 \
    name curAllStubs_15_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_15_z_V \
    op interface \
    ports { curAllStubs_15_z_V_address0 { O 6 vector } curAllStubs_15_z_V_ce0 { O 1 bit } curAllStubs_15_z_V_we0 { O 1 bit } curAllStubs_15_z_V_d0 { O 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_15_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1066 \
    name curAllStubs_16_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_16_z_V \
    op interface \
    ports { curAllStubs_16_z_V_address0 { O 6 vector } curAllStubs_16_z_V_ce0 { O 1 bit } curAllStubs_16_z_V_we0 { O 1 bit } curAllStubs_16_z_V_d0 { O 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_16_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1067 \
    name curAllStubs_17_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_17_z_V \
    op interface \
    ports { curAllStubs_17_z_V_address0 { O 6 vector } curAllStubs_17_z_V_ce0 { O 1 bit } curAllStubs_17_z_V_we0 { O 1 bit } curAllStubs_17_z_V_d0 { O 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_17_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1068 \
    name curAllStubs_18_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_18_z_V \
    op interface \
    ports { curAllStubs_18_z_V_address0 { O 6 vector } curAllStubs_18_z_V_ce0 { O 1 bit } curAllStubs_18_z_V_we0 { O 1 bit } curAllStubs_18_z_V_d0 { O 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_18_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1069 \
    name curAllStubs_0_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_0_phi_V \
    op interface \
    ports { curAllStubs_0_phi_V_address0 { O 6 vector } curAllStubs_0_phi_V_ce0 { O 1 bit } curAllStubs_0_phi_V_we0 { O 1 bit } curAllStubs_0_phi_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_0_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1070 \
    name curAllStubs_1_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_1_phi_V \
    op interface \
    ports { curAllStubs_1_phi_V_address0 { O 6 vector } curAllStubs_1_phi_V_ce0 { O 1 bit } curAllStubs_1_phi_V_we0 { O 1 bit } curAllStubs_1_phi_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_1_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1071 \
    name curAllStubs_2_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_2_phi_V \
    op interface \
    ports { curAllStubs_2_phi_V_address0 { O 6 vector } curAllStubs_2_phi_V_ce0 { O 1 bit } curAllStubs_2_phi_V_we0 { O 1 bit } curAllStubs_2_phi_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_2_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1072 \
    name curAllStubs_3_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_3_phi_V \
    op interface \
    ports { curAllStubs_3_phi_V_address0 { O 6 vector } curAllStubs_3_phi_V_ce0 { O 1 bit } curAllStubs_3_phi_V_we0 { O 1 bit } curAllStubs_3_phi_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_3_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1073 \
    name curAllStubs_4_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_4_phi_V \
    op interface \
    ports { curAllStubs_4_phi_V_address0 { O 6 vector } curAllStubs_4_phi_V_ce0 { O 1 bit } curAllStubs_4_phi_V_we0 { O 1 bit } curAllStubs_4_phi_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_4_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1074 \
    name curAllStubs_5_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_5_phi_V \
    op interface \
    ports { curAllStubs_5_phi_V_address0 { O 6 vector } curAllStubs_5_phi_V_ce0 { O 1 bit } curAllStubs_5_phi_V_we0 { O 1 bit } curAllStubs_5_phi_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_5_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1075 \
    name curAllStubs_6_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_6_phi_V \
    op interface \
    ports { curAllStubs_6_phi_V_address0 { O 6 vector } curAllStubs_6_phi_V_ce0 { O 1 bit } curAllStubs_6_phi_V_we0 { O 1 bit } curAllStubs_6_phi_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_6_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1076 \
    name curAllStubs_7_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_7_phi_V \
    op interface \
    ports { curAllStubs_7_phi_V_address0 { O 6 vector } curAllStubs_7_phi_V_ce0 { O 1 bit } curAllStubs_7_phi_V_we0 { O 1 bit } curAllStubs_7_phi_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_7_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1077 \
    name curAllStubs_8_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_8_phi_V \
    op interface \
    ports { curAllStubs_8_phi_V_address0 { O 6 vector } curAllStubs_8_phi_V_ce0 { O 1 bit } curAllStubs_8_phi_V_we0 { O 1 bit } curAllStubs_8_phi_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_8_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1078 \
    name curAllStubs_9_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_9_phi_V \
    op interface \
    ports { curAllStubs_9_phi_V_address0 { O 6 vector } curAllStubs_9_phi_V_ce0 { O 1 bit } curAllStubs_9_phi_V_we0 { O 1 bit } curAllStubs_9_phi_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_9_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1079 \
    name curAllStubs_10_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_10_phi_V \
    op interface \
    ports { curAllStubs_10_phi_V_address0 { O 6 vector } curAllStubs_10_phi_V_ce0 { O 1 bit } curAllStubs_10_phi_V_we0 { O 1 bit } curAllStubs_10_phi_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_10_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1080 \
    name curAllStubs_11_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_11_phi_V \
    op interface \
    ports { curAllStubs_11_phi_V_address0 { O 6 vector } curAllStubs_11_phi_V_ce0 { O 1 bit } curAllStubs_11_phi_V_we0 { O 1 bit } curAllStubs_11_phi_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_11_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1081 \
    name curAllStubs_12_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_12_phi_V \
    op interface \
    ports { curAllStubs_12_phi_V_address0 { O 6 vector } curAllStubs_12_phi_V_ce0 { O 1 bit } curAllStubs_12_phi_V_we0 { O 1 bit } curAllStubs_12_phi_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_12_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1082 \
    name curAllStubs_13_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_13_phi_V \
    op interface \
    ports { curAllStubs_13_phi_V_address0 { O 6 vector } curAllStubs_13_phi_V_ce0 { O 1 bit } curAllStubs_13_phi_V_we0 { O 1 bit } curAllStubs_13_phi_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_13_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1083 \
    name curAllStubs_14_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_14_phi_V \
    op interface \
    ports { curAllStubs_14_phi_V_address0 { O 6 vector } curAllStubs_14_phi_V_ce0 { O 1 bit } curAllStubs_14_phi_V_we0 { O 1 bit } curAllStubs_14_phi_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_14_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1084 \
    name curAllStubs_15_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_15_phi_V \
    op interface \
    ports { curAllStubs_15_phi_V_address0 { O 6 vector } curAllStubs_15_phi_V_ce0 { O 1 bit } curAllStubs_15_phi_V_we0 { O 1 bit } curAllStubs_15_phi_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_15_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1085 \
    name curAllStubs_16_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_16_phi_V \
    op interface \
    ports { curAllStubs_16_phi_V_address0 { O 6 vector } curAllStubs_16_phi_V_ce0 { O 1 bit } curAllStubs_16_phi_V_we0 { O 1 bit } curAllStubs_16_phi_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_16_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1086 \
    name curAllStubs_17_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_17_phi_V \
    op interface \
    ports { curAllStubs_17_phi_V_address0 { O 6 vector } curAllStubs_17_phi_V_ce0 { O 1 bit } curAllStubs_17_phi_V_we0 { O 1 bit } curAllStubs_17_phi_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_17_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1087 \
    name curAllStubs_18_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_18_phi_V \
    op interface \
    ports { curAllStubs_18_phi_V_address0 { O 6 vector } curAllStubs_18_phi_V_ce0 { O 1 bit } curAllStubs_18_phi_V_we0 { O 1 bit } curAllStubs_18_phi_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_18_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1088 \
    name curAllStubs_0_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_0_r_V \
    op interface \
    ports { curAllStubs_0_r_V_address0 { O 6 vector } curAllStubs_0_r_V_ce0 { O 1 bit } curAllStubs_0_r_V_we0 { O 1 bit } curAllStubs_0_r_V_d0 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_0_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1089 \
    name curAllStubs_1_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_1_r_V \
    op interface \
    ports { curAllStubs_1_r_V_address0 { O 6 vector } curAllStubs_1_r_V_ce0 { O 1 bit } curAllStubs_1_r_V_we0 { O 1 bit } curAllStubs_1_r_V_d0 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_1_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1090 \
    name curAllStubs_2_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_2_r_V \
    op interface \
    ports { curAllStubs_2_r_V_address0 { O 6 vector } curAllStubs_2_r_V_ce0 { O 1 bit } curAllStubs_2_r_V_we0 { O 1 bit } curAllStubs_2_r_V_d0 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_2_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1091 \
    name curAllStubs_3_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_3_r_V \
    op interface \
    ports { curAllStubs_3_r_V_address0 { O 6 vector } curAllStubs_3_r_V_ce0 { O 1 bit } curAllStubs_3_r_V_we0 { O 1 bit } curAllStubs_3_r_V_d0 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_3_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1092 \
    name curAllStubs_4_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_4_r_V \
    op interface \
    ports { curAllStubs_4_r_V_address0 { O 6 vector } curAllStubs_4_r_V_ce0 { O 1 bit } curAllStubs_4_r_V_we0 { O 1 bit } curAllStubs_4_r_V_d0 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_4_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1093 \
    name curAllStubs_5_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_5_r_V \
    op interface \
    ports { curAllStubs_5_r_V_address0 { O 6 vector } curAllStubs_5_r_V_ce0 { O 1 bit } curAllStubs_5_r_V_we0 { O 1 bit } curAllStubs_5_r_V_d0 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_5_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1094 \
    name curAllStubs_6_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_6_r_V \
    op interface \
    ports { curAllStubs_6_r_V_address0 { O 6 vector } curAllStubs_6_r_V_ce0 { O 1 bit } curAllStubs_6_r_V_we0 { O 1 bit } curAllStubs_6_r_V_d0 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_6_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1095 \
    name curAllStubs_7_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_7_r_V \
    op interface \
    ports { curAllStubs_7_r_V_address0 { O 6 vector } curAllStubs_7_r_V_ce0 { O 1 bit } curAllStubs_7_r_V_we0 { O 1 bit } curAllStubs_7_r_V_d0 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_7_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1096 \
    name curAllStubs_8_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_8_r_V \
    op interface \
    ports { curAllStubs_8_r_V_address0 { O 6 vector } curAllStubs_8_r_V_ce0 { O 1 bit } curAllStubs_8_r_V_we0 { O 1 bit } curAllStubs_8_r_V_d0 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_8_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1097 \
    name curAllStubs_9_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_9_r_V \
    op interface \
    ports { curAllStubs_9_r_V_address0 { O 6 vector } curAllStubs_9_r_V_ce0 { O 1 bit } curAllStubs_9_r_V_we0 { O 1 bit } curAllStubs_9_r_V_d0 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_9_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1098 \
    name curAllStubs_10_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_10_r_V \
    op interface \
    ports { curAllStubs_10_r_V_address0 { O 6 vector } curAllStubs_10_r_V_ce0 { O 1 bit } curAllStubs_10_r_V_we0 { O 1 bit } curAllStubs_10_r_V_d0 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_10_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1099 \
    name curAllStubs_11_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_11_r_V \
    op interface \
    ports { curAllStubs_11_r_V_address0 { O 6 vector } curAllStubs_11_r_V_ce0 { O 1 bit } curAllStubs_11_r_V_we0 { O 1 bit } curAllStubs_11_r_V_d0 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_11_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1100 \
    name curAllStubs_12_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_12_r_V \
    op interface \
    ports { curAllStubs_12_r_V_address0 { O 6 vector } curAllStubs_12_r_V_ce0 { O 1 bit } curAllStubs_12_r_V_we0 { O 1 bit } curAllStubs_12_r_V_d0 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_12_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1101 \
    name curAllStubs_13_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_13_r_V \
    op interface \
    ports { curAllStubs_13_r_V_address0 { O 6 vector } curAllStubs_13_r_V_ce0 { O 1 bit } curAllStubs_13_r_V_we0 { O 1 bit } curAllStubs_13_r_V_d0 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_13_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1102 \
    name curAllStubs_14_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_14_r_V \
    op interface \
    ports { curAllStubs_14_r_V_address0 { O 6 vector } curAllStubs_14_r_V_ce0 { O 1 bit } curAllStubs_14_r_V_we0 { O 1 bit } curAllStubs_14_r_V_d0 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_14_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1103 \
    name curAllStubs_15_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_15_r_V \
    op interface \
    ports { curAllStubs_15_r_V_address0 { O 6 vector } curAllStubs_15_r_V_ce0 { O 1 bit } curAllStubs_15_r_V_we0 { O 1 bit } curAllStubs_15_r_V_d0 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_15_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1104 \
    name curAllStubs_16_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_16_r_V \
    op interface \
    ports { curAllStubs_16_r_V_address0 { O 6 vector } curAllStubs_16_r_V_ce0 { O 1 bit } curAllStubs_16_r_V_we0 { O 1 bit } curAllStubs_16_r_V_d0 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_16_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1105 \
    name curAllStubs_17_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_17_r_V \
    op interface \
    ports { curAllStubs_17_r_V_address0 { O 6 vector } curAllStubs_17_r_V_ce0 { O 1 bit } curAllStubs_17_r_V_we0 { O 1 bit } curAllStubs_17_r_V_d0 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_17_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1106 \
    name curAllStubs_18_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_18_r_V \
    op interface \
    ports { curAllStubs_18_r_V_address0 { O 6 vector } curAllStubs_18_r_V_ce0 { O 1 bit } curAllStubs_18_r_V_we0 { O 1 bit } curAllStubs_18_r_V_d0 { O 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_18_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1107 \
    name curAllStubs_0_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_0_pt_V \
    op interface \
    ports { curAllStubs_0_pt_V_address0 { O 6 vector } curAllStubs_0_pt_V_ce0 { O 1 bit } curAllStubs_0_pt_V_we0 { O 1 bit } curAllStubs_0_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_0_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1108 \
    name curAllStubs_1_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_1_pt_V \
    op interface \
    ports { curAllStubs_1_pt_V_address0 { O 6 vector } curAllStubs_1_pt_V_ce0 { O 1 bit } curAllStubs_1_pt_V_we0 { O 1 bit } curAllStubs_1_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_1_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1109 \
    name curAllStubs_2_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_2_pt_V \
    op interface \
    ports { curAllStubs_2_pt_V_address0 { O 6 vector } curAllStubs_2_pt_V_ce0 { O 1 bit } curAllStubs_2_pt_V_we0 { O 1 bit } curAllStubs_2_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_2_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1110 \
    name curAllStubs_3_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_3_pt_V \
    op interface \
    ports { curAllStubs_3_pt_V_address0 { O 6 vector } curAllStubs_3_pt_V_ce0 { O 1 bit } curAllStubs_3_pt_V_we0 { O 1 bit } curAllStubs_3_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_3_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1111 \
    name curAllStubs_4_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_4_pt_V \
    op interface \
    ports { curAllStubs_4_pt_V_address0 { O 6 vector } curAllStubs_4_pt_V_ce0 { O 1 bit } curAllStubs_4_pt_V_we0 { O 1 bit } curAllStubs_4_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_4_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1112 \
    name curAllStubs_5_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_5_pt_V \
    op interface \
    ports { curAllStubs_5_pt_V_address0 { O 6 vector } curAllStubs_5_pt_V_ce0 { O 1 bit } curAllStubs_5_pt_V_we0 { O 1 bit } curAllStubs_5_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_5_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1113 \
    name curAllStubs_6_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_6_pt_V \
    op interface \
    ports { curAllStubs_6_pt_V_address0 { O 6 vector } curAllStubs_6_pt_V_ce0 { O 1 bit } curAllStubs_6_pt_V_we0 { O 1 bit } curAllStubs_6_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_6_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1114 \
    name curAllStubs_7_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_7_pt_V \
    op interface \
    ports { curAllStubs_7_pt_V_address0 { O 6 vector } curAllStubs_7_pt_V_ce0 { O 1 bit } curAllStubs_7_pt_V_we0 { O 1 bit } curAllStubs_7_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_7_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1115 \
    name curAllStubs_8_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_8_pt_V \
    op interface \
    ports { curAllStubs_8_pt_V_address0 { O 6 vector } curAllStubs_8_pt_V_ce0 { O 1 bit } curAllStubs_8_pt_V_we0 { O 1 bit } curAllStubs_8_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_8_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1116 \
    name curAllStubs_9_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_9_pt_V \
    op interface \
    ports { curAllStubs_9_pt_V_address0 { O 6 vector } curAllStubs_9_pt_V_ce0 { O 1 bit } curAllStubs_9_pt_V_we0 { O 1 bit } curAllStubs_9_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_9_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1117 \
    name curAllStubs_10_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_10_pt_V \
    op interface \
    ports { curAllStubs_10_pt_V_address0 { O 6 vector } curAllStubs_10_pt_V_ce0 { O 1 bit } curAllStubs_10_pt_V_we0 { O 1 bit } curAllStubs_10_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_10_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1118 \
    name curAllStubs_11_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_11_pt_V \
    op interface \
    ports { curAllStubs_11_pt_V_address0 { O 6 vector } curAllStubs_11_pt_V_ce0 { O 1 bit } curAllStubs_11_pt_V_we0 { O 1 bit } curAllStubs_11_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_11_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1119 \
    name curAllStubs_12_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_12_pt_V \
    op interface \
    ports { curAllStubs_12_pt_V_address0 { O 6 vector } curAllStubs_12_pt_V_ce0 { O 1 bit } curAllStubs_12_pt_V_we0 { O 1 bit } curAllStubs_12_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_12_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1120 \
    name curAllStubs_13_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_13_pt_V \
    op interface \
    ports { curAllStubs_13_pt_V_address0 { O 6 vector } curAllStubs_13_pt_V_ce0 { O 1 bit } curAllStubs_13_pt_V_we0 { O 1 bit } curAllStubs_13_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_13_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1121 \
    name curAllStubs_14_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_14_pt_V \
    op interface \
    ports { curAllStubs_14_pt_V_address0 { O 6 vector } curAllStubs_14_pt_V_ce0 { O 1 bit } curAllStubs_14_pt_V_we0 { O 1 bit } curAllStubs_14_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_14_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1122 \
    name curAllStubs_15_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_15_pt_V \
    op interface \
    ports { curAllStubs_15_pt_V_address0 { O 6 vector } curAllStubs_15_pt_V_ce0 { O 1 bit } curAllStubs_15_pt_V_we0 { O 1 bit } curAllStubs_15_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_15_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1123 \
    name curAllStubs_16_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_16_pt_V \
    op interface \
    ports { curAllStubs_16_pt_V_address0 { O 6 vector } curAllStubs_16_pt_V_ce0 { O 1 bit } curAllStubs_16_pt_V_we0 { O 1 bit } curAllStubs_16_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_16_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1124 \
    name curAllStubs_17_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_17_pt_V \
    op interface \
    ports { curAllStubs_17_pt_V_address0 { O 6 vector } curAllStubs_17_pt_V_ce0 { O 1 bit } curAllStubs_17_pt_V_we0 { O 1 bit } curAllStubs_17_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_17_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1125 \
    name curAllStubs_18_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_18_pt_V \
    op interface \
    ports { curAllStubs_18_pt_V_address0 { O 6 vector } curAllStubs_18_pt_V_ce0 { O 1 bit } curAllStubs_18_pt_V_we0 { O 1 bit } curAllStubs_18_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_18_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1126 \
    name curvmStubsPH1Z1_0_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_0_z_V \
    op interface \
    ports { curvmStubsPH1Z1_0_z_V_address0 { O 6 vector } curvmStubsPH1Z1_0_z_V_ce0 { O 1 bit } curvmStubsPH1Z1_0_z_V_we0 { O 1 bit } curvmStubsPH1Z1_0_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_0_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1127 \
    name curvmStubsPH1Z1_1_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_1_z_V \
    op interface \
    ports { curvmStubsPH1Z1_1_z_V_address0 { O 6 vector } curvmStubsPH1Z1_1_z_V_ce0 { O 1 bit } curvmStubsPH1Z1_1_z_V_we0 { O 1 bit } curvmStubsPH1Z1_1_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_1_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1128 \
    name curvmStubsPH1Z1_2_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_2_z_V \
    op interface \
    ports { curvmStubsPH1Z1_2_z_V_address0 { O 6 vector } curvmStubsPH1Z1_2_z_V_ce0 { O 1 bit } curvmStubsPH1Z1_2_z_V_we0 { O 1 bit } curvmStubsPH1Z1_2_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_2_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1129 \
    name curvmStubsPH1Z1_3_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_3_z_V \
    op interface \
    ports { curvmStubsPH1Z1_3_z_V_address0 { O 6 vector } curvmStubsPH1Z1_3_z_V_ce0 { O 1 bit } curvmStubsPH1Z1_3_z_V_we0 { O 1 bit } curvmStubsPH1Z1_3_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_3_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1130 \
    name curvmStubsPH1Z1_4_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_4_z_V \
    op interface \
    ports { curvmStubsPH1Z1_4_z_V_address0 { O 6 vector } curvmStubsPH1Z1_4_z_V_ce0 { O 1 bit } curvmStubsPH1Z1_4_z_V_we0 { O 1 bit } curvmStubsPH1Z1_4_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_4_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1131 \
    name curvmStubsPH1Z1_5_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_5_z_V \
    op interface \
    ports { curvmStubsPH1Z1_5_z_V_address0 { O 6 vector } curvmStubsPH1Z1_5_z_V_ce0 { O 1 bit } curvmStubsPH1Z1_5_z_V_we0 { O 1 bit } curvmStubsPH1Z1_5_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_5_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1132 \
    name curvmStubsPH1Z1_6_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_6_z_V \
    op interface \
    ports { curvmStubsPH1Z1_6_z_V_address0 { O 6 vector } curvmStubsPH1Z1_6_z_V_ce0 { O 1 bit } curvmStubsPH1Z1_6_z_V_we0 { O 1 bit } curvmStubsPH1Z1_6_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_6_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1133 \
    name curvmStubsPH1Z1_7_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_7_z_V \
    op interface \
    ports { curvmStubsPH1Z1_7_z_V_address0 { O 6 vector } curvmStubsPH1Z1_7_z_V_ce0 { O 1 bit } curvmStubsPH1Z1_7_z_V_we0 { O 1 bit } curvmStubsPH1Z1_7_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_7_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1134 \
    name curvmStubsPH1Z1_8_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_8_z_V \
    op interface \
    ports { curvmStubsPH1Z1_8_z_V_address0 { O 6 vector } curvmStubsPH1Z1_8_z_V_ce0 { O 1 bit } curvmStubsPH1Z1_8_z_V_we0 { O 1 bit } curvmStubsPH1Z1_8_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_8_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1135 \
    name curvmStubsPH1Z1_9_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_9_z_V \
    op interface \
    ports { curvmStubsPH1Z1_9_z_V_address0 { O 6 vector } curvmStubsPH1Z1_9_z_V_ce0 { O 1 bit } curvmStubsPH1Z1_9_z_V_we0 { O 1 bit } curvmStubsPH1Z1_9_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_9_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1136 \
    name curvmStubsPH1Z1_10_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_10_z_V \
    op interface \
    ports { curvmStubsPH1Z1_10_z_V_address0 { O 6 vector } curvmStubsPH1Z1_10_z_V_ce0 { O 1 bit } curvmStubsPH1Z1_10_z_V_we0 { O 1 bit } curvmStubsPH1Z1_10_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_10_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1137 \
    name curvmStubsPH1Z1_11_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_11_z_V \
    op interface \
    ports { curvmStubsPH1Z1_11_z_V_address0 { O 6 vector } curvmStubsPH1Z1_11_z_V_ce0 { O 1 bit } curvmStubsPH1Z1_11_z_V_we0 { O 1 bit } curvmStubsPH1Z1_11_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_11_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1138 \
    name curvmStubsPH1Z1_12_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_12_z_V \
    op interface \
    ports { curvmStubsPH1Z1_12_z_V_address0 { O 6 vector } curvmStubsPH1Z1_12_z_V_ce0 { O 1 bit } curvmStubsPH1Z1_12_z_V_we0 { O 1 bit } curvmStubsPH1Z1_12_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_12_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1139 \
    name curvmStubsPH1Z1_13_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_13_z_V \
    op interface \
    ports { curvmStubsPH1Z1_13_z_V_address0 { O 6 vector } curvmStubsPH1Z1_13_z_V_ce0 { O 1 bit } curvmStubsPH1Z1_13_z_V_we0 { O 1 bit } curvmStubsPH1Z1_13_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_13_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1140 \
    name curvmStubsPH1Z1_14_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_14_z_V \
    op interface \
    ports { curvmStubsPH1Z1_14_z_V_address0 { O 6 vector } curvmStubsPH1Z1_14_z_V_ce0 { O 1 bit } curvmStubsPH1Z1_14_z_V_we0 { O 1 bit } curvmStubsPH1Z1_14_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_14_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1141 \
    name curvmStubsPH1Z1_15_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_15_z_V \
    op interface \
    ports { curvmStubsPH1Z1_15_z_V_address0 { O 6 vector } curvmStubsPH1Z1_15_z_V_ce0 { O 1 bit } curvmStubsPH1Z1_15_z_V_we0 { O 1 bit } curvmStubsPH1Z1_15_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_15_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1142 \
    name curvmStubsPH1Z1_16_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_16_z_V \
    op interface \
    ports { curvmStubsPH1Z1_16_z_V_address0 { O 6 vector } curvmStubsPH1Z1_16_z_V_ce0 { O 1 bit } curvmStubsPH1Z1_16_z_V_we0 { O 1 bit } curvmStubsPH1Z1_16_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_16_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1143 \
    name curvmStubsPH1Z1_17_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_17_z_V \
    op interface \
    ports { curvmStubsPH1Z1_17_z_V_address0 { O 6 vector } curvmStubsPH1Z1_17_z_V_ce0 { O 1 bit } curvmStubsPH1Z1_17_z_V_we0 { O 1 bit } curvmStubsPH1Z1_17_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_17_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1144 \
    name curvmStubsPH1Z1_18_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_18_z_V \
    op interface \
    ports { curvmStubsPH1Z1_18_z_V_address0 { O 6 vector } curvmStubsPH1Z1_18_z_V_ce0 { O 1 bit } curvmStubsPH1Z1_18_z_V_we0 { O 1 bit } curvmStubsPH1Z1_18_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_18_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1145 \
    name curvmStubsPH1Z1_0_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_0_phi_V \
    op interface \
    ports { curvmStubsPH1Z1_0_phi_V_address0 { O 6 vector } curvmStubsPH1Z1_0_phi_V_ce0 { O 1 bit } curvmStubsPH1Z1_0_phi_V_we0 { O 1 bit } curvmStubsPH1Z1_0_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_0_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1146 \
    name curvmStubsPH1Z1_1_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_1_phi_V \
    op interface \
    ports { curvmStubsPH1Z1_1_phi_V_address0 { O 6 vector } curvmStubsPH1Z1_1_phi_V_ce0 { O 1 bit } curvmStubsPH1Z1_1_phi_V_we0 { O 1 bit } curvmStubsPH1Z1_1_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_1_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1147 \
    name curvmStubsPH1Z1_2_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_2_phi_V \
    op interface \
    ports { curvmStubsPH1Z1_2_phi_V_address0 { O 6 vector } curvmStubsPH1Z1_2_phi_V_ce0 { O 1 bit } curvmStubsPH1Z1_2_phi_V_we0 { O 1 bit } curvmStubsPH1Z1_2_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_2_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1148 \
    name curvmStubsPH1Z1_3_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_3_phi_V \
    op interface \
    ports { curvmStubsPH1Z1_3_phi_V_address0 { O 6 vector } curvmStubsPH1Z1_3_phi_V_ce0 { O 1 bit } curvmStubsPH1Z1_3_phi_V_we0 { O 1 bit } curvmStubsPH1Z1_3_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_3_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1149 \
    name curvmStubsPH1Z1_4_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_4_phi_V \
    op interface \
    ports { curvmStubsPH1Z1_4_phi_V_address0 { O 6 vector } curvmStubsPH1Z1_4_phi_V_ce0 { O 1 bit } curvmStubsPH1Z1_4_phi_V_we0 { O 1 bit } curvmStubsPH1Z1_4_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_4_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1150 \
    name curvmStubsPH1Z1_5_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_5_phi_V \
    op interface \
    ports { curvmStubsPH1Z1_5_phi_V_address0 { O 6 vector } curvmStubsPH1Z1_5_phi_V_ce0 { O 1 bit } curvmStubsPH1Z1_5_phi_V_we0 { O 1 bit } curvmStubsPH1Z1_5_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_5_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1151 \
    name curvmStubsPH1Z1_6_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_6_phi_V \
    op interface \
    ports { curvmStubsPH1Z1_6_phi_V_address0 { O 6 vector } curvmStubsPH1Z1_6_phi_V_ce0 { O 1 bit } curvmStubsPH1Z1_6_phi_V_we0 { O 1 bit } curvmStubsPH1Z1_6_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_6_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1152 \
    name curvmStubsPH1Z1_7_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_7_phi_V \
    op interface \
    ports { curvmStubsPH1Z1_7_phi_V_address0 { O 6 vector } curvmStubsPH1Z1_7_phi_V_ce0 { O 1 bit } curvmStubsPH1Z1_7_phi_V_we0 { O 1 bit } curvmStubsPH1Z1_7_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_7_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1153 \
    name curvmStubsPH1Z1_8_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_8_phi_V \
    op interface \
    ports { curvmStubsPH1Z1_8_phi_V_address0 { O 6 vector } curvmStubsPH1Z1_8_phi_V_ce0 { O 1 bit } curvmStubsPH1Z1_8_phi_V_we0 { O 1 bit } curvmStubsPH1Z1_8_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_8_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1154 \
    name curvmStubsPH1Z1_9_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_9_phi_V \
    op interface \
    ports { curvmStubsPH1Z1_9_phi_V_address0 { O 6 vector } curvmStubsPH1Z1_9_phi_V_ce0 { O 1 bit } curvmStubsPH1Z1_9_phi_V_we0 { O 1 bit } curvmStubsPH1Z1_9_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_9_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1155 \
    name curvmStubsPH1Z1_10_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_10_phi_V \
    op interface \
    ports { curvmStubsPH1Z1_10_phi_V_address0 { O 6 vector } curvmStubsPH1Z1_10_phi_V_ce0 { O 1 bit } curvmStubsPH1Z1_10_phi_V_we0 { O 1 bit } curvmStubsPH1Z1_10_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_10_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1156 \
    name curvmStubsPH1Z1_11_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_11_phi_V \
    op interface \
    ports { curvmStubsPH1Z1_11_phi_V_address0 { O 6 vector } curvmStubsPH1Z1_11_phi_V_ce0 { O 1 bit } curvmStubsPH1Z1_11_phi_V_we0 { O 1 bit } curvmStubsPH1Z1_11_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_11_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1157 \
    name curvmStubsPH1Z1_12_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_12_phi_V \
    op interface \
    ports { curvmStubsPH1Z1_12_phi_V_address0 { O 6 vector } curvmStubsPH1Z1_12_phi_V_ce0 { O 1 bit } curvmStubsPH1Z1_12_phi_V_we0 { O 1 bit } curvmStubsPH1Z1_12_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_12_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1158 \
    name curvmStubsPH1Z1_13_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_13_phi_V \
    op interface \
    ports { curvmStubsPH1Z1_13_phi_V_address0 { O 6 vector } curvmStubsPH1Z1_13_phi_V_ce0 { O 1 bit } curvmStubsPH1Z1_13_phi_V_we0 { O 1 bit } curvmStubsPH1Z1_13_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_13_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1159 \
    name curvmStubsPH1Z1_14_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_14_phi_V \
    op interface \
    ports { curvmStubsPH1Z1_14_phi_V_address0 { O 6 vector } curvmStubsPH1Z1_14_phi_V_ce0 { O 1 bit } curvmStubsPH1Z1_14_phi_V_we0 { O 1 bit } curvmStubsPH1Z1_14_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_14_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1160 \
    name curvmStubsPH1Z1_15_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_15_phi_V \
    op interface \
    ports { curvmStubsPH1Z1_15_phi_V_address0 { O 6 vector } curvmStubsPH1Z1_15_phi_V_ce0 { O 1 bit } curvmStubsPH1Z1_15_phi_V_we0 { O 1 bit } curvmStubsPH1Z1_15_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_15_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1161 \
    name curvmStubsPH1Z1_16_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_16_phi_V \
    op interface \
    ports { curvmStubsPH1Z1_16_phi_V_address0 { O 6 vector } curvmStubsPH1Z1_16_phi_V_ce0 { O 1 bit } curvmStubsPH1Z1_16_phi_V_we0 { O 1 bit } curvmStubsPH1Z1_16_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_16_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1162 \
    name curvmStubsPH1Z1_17_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_17_phi_V \
    op interface \
    ports { curvmStubsPH1Z1_17_phi_V_address0 { O 6 vector } curvmStubsPH1Z1_17_phi_V_ce0 { O 1 bit } curvmStubsPH1Z1_17_phi_V_we0 { O 1 bit } curvmStubsPH1Z1_17_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_17_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1163 \
    name curvmStubsPH1Z1_18_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_18_phi_V \
    op interface \
    ports { curvmStubsPH1Z1_18_phi_V_address0 { O 6 vector } curvmStubsPH1Z1_18_phi_V_ce0 { O 1 bit } curvmStubsPH1Z1_18_phi_V_we0 { O 1 bit } curvmStubsPH1Z1_18_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_18_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1164 \
    name curvmStubsPH1Z1_0_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_0_r_V \
    op interface \
    ports { curvmStubsPH1Z1_0_r_V_address0 { O 6 vector } curvmStubsPH1Z1_0_r_V_ce0 { O 1 bit } curvmStubsPH1Z1_0_r_V_we0 { O 1 bit } curvmStubsPH1Z1_0_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_0_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1165 \
    name curvmStubsPH1Z1_1_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_1_r_V \
    op interface \
    ports { curvmStubsPH1Z1_1_r_V_address0 { O 6 vector } curvmStubsPH1Z1_1_r_V_ce0 { O 1 bit } curvmStubsPH1Z1_1_r_V_we0 { O 1 bit } curvmStubsPH1Z1_1_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_1_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1166 \
    name curvmStubsPH1Z1_2_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_2_r_V \
    op interface \
    ports { curvmStubsPH1Z1_2_r_V_address0 { O 6 vector } curvmStubsPH1Z1_2_r_V_ce0 { O 1 bit } curvmStubsPH1Z1_2_r_V_we0 { O 1 bit } curvmStubsPH1Z1_2_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_2_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1167 \
    name curvmStubsPH1Z1_3_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_3_r_V \
    op interface \
    ports { curvmStubsPH1Z1_3_r_V_address0 { O 6 vector } curvmStubsPH1Z1_3_r_V_ce0 { O 1 bit } curvmStubsPH1Z1_3_r_V_we0 { O 1 bit } curvmStubsPH1Z1_3_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_3_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1168 \
    name curvmStubsPH1Z1_4_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_4_r_V \
    op interface \
    ports { curvmStubsPH1Z1_4_r_V_address0 { O 6 vector } curvmStubsPH1Z1_4_r_V_ce0 { O 1 bit } curvmStubsPH1Z1_4_r_V_we0 { O 1 bit } curvmStubsPH1Z1_4_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_4_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1169 \
    name curvmStubsPH1Z1_5_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_5_r_V \
    op interface \
    ports { curvmStubsPH1Z1_5_r_V_address0 { O 6 vector } curvmStubsPH1Z1_5_r_V_ce0 { O 1 bit } curvmStubsPH1Z1_5_r_V_we0 { O 1 bit } curvmStubsPH1Z1_5_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_5_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1170 \
    name curvmStubsPH1Z1_6_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_6_r_V \
    op interface \
    ports { curvmStubsPH1Z1_6_r_V_address0 { O 6 vector } curvmStubsPH1Z1_6_r_V_ce0 { O 1 bit } curvmStubsPH1Z1_6_r_V_we0 { O 1 bit } curvmStubsPH1Z1_6_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_6_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1171 \
    name curvmStubsPH1Z1_7_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_7_r_V \
    op interface \
    ports { curvmStubsPH1Z1_7_r_V_address0 { O 6 vector } curvmStubsPH1Z1_7_r_V_ce0 { O 1 bit } curvmStubsPH1Z1_7_r_V_we0 { O 1 bit } curvmStubsPH1Z1_7_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_7_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1172 \
    name curvmStubsPH1Z1_8_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_8_r_V \
    op interface \
    ports { curvmStubsPH1Z1_8_r_V_address0 { O 6 vector } curvmStubsPH1Z1_8_r_V_ce0 { O 1 bit } curvmStubsPH1Z1_8_r_V_we0 { O 1 bit } curvmStubsPH1Z1_8_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_8_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1173 \
    name curvmStubsPH1Z1_9_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_9_r_V \
    op interface \
    ports { curvmStubsPH1Z1_9_r_V_address0 { O 6 vector } curvmStubsPH1Z1_9_r_V_ce0 { O 1 bit } curvmStubsPH1Z1_9_r_V_we0 { O 1 bit } curvmStubsPH1Z1_9_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_9_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1174 \
    name curvmStubsPH1Z1_10_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_10_r_V \
    op interface \
    ports { curvmStubsPH1Z1_10_r_V_address0 { O 6 vector } curvmStubsPH1Z1_10_r_V_ce0 { O 1 bit } curvmStubsPH1Z1_10_r_V_we0 { O 1 bit } curvmStubsPH1Z1_10_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_10_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1175 \
    name curvmStubsPH1Z1_11_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_11_r_V \
    op interface \
    ports { curvmStubsPH1Z1_11_r_V_address0 { O 6 vector } curvmStubsPH1Z1_11_r_V_ce0 { O 1 bit } curvmStubsPH1Z1_11_r_V_we0 { O 1 bit } curvmStubsPH1Z1_11_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_11_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1176 \
    name curvmStubsPH1Z1_12_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_12_r_V \
    op interface \
    ports { curvmStubsPH1Z1_12_r_V_address0 { O 6 vector } curvmStubsPH1Z1_12_r_V_ce0 { O 1 bit } curvmStubsPH1Z1_12_r_V_we0 { O 1 bit } curvmStubsPH1Z1_12_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_12_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1177 \
    name curvmStubsPH1Z1_13_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_13_r_V \
    op interface \
    ports { curvmStubsPH1Z1_13_r_V_address0 { O 6 vector } curvmStubsPH1Z1_13_r_V_ce0 { O 1 bit } curvmStubsPH1Z1_13_r_V_we0 { O 1 bit } curvmStubsPH1Z1_13_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_13_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1178 \
    name curvmStubsPH1Z1_14_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_14_r_V \
    op interface \
    ports { curvmStubsPH1Z1_14_r_V_address0 { O 6 vector } curvmStubsPH1Z1_14_r_V_ce0 { O 1 bit } curvmStubsPH1Z1_14_r_V_we0 { O 1 bit } curvmStubsPH1Z1_14_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_14_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1179 \
    name curvmStubsPH1Z1_15_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_15_r_V \
    op interface \
    ports { curvmStubsPH1Z1_15_r_V_address0 { O 6 vector } curvmStubsPH1Z1_15_r_V_ce0 { O 1 bit } curvmStubsPH1Z1_15_r_V_we0 { O 1 bit } curvmStubsPH1Z1_15_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_15_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1180 \
    name curvmStubsPH1Z1_16_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_16_r_V \
    op interface \
    ports { curvmStubsPH1Z1_16_r_V_address0 { O 6 vector } curvmStubsPH1Z1_16_r_V_ce0 { O 1 bit } curvmStubsPH1Z1_16_r_V_we0 { O 1 bit } curvmStubsPH1Z1_16_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_16_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1181 \
    name curvmStubsPH1Z1_17_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_17_r_V \
    op interface \
    ports { curvmStubsPH1Z1_17_r_V_address0 { O 6 vector } curvmStubsPH1Z1_17_r_V_ce0 { O 1 bit } curvmStubsPH1Z1_17_r_V_we0 { O 1 bit } curvmStubsPH1Z1_17_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_17_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1182 \
    name curvmStubsPH1Z1_18_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_18_r_V \
    op interface \
    ports { curvmStubsPH1Z1_18_r_V_address0 { O 6 vector } curvmStubsPH1Z1_18_r_V_ce0 { O 1 bit } curvmStubsPH1Z1_18_r_V_we0 { O 1 bit } curvmStubsPH1Z1_18_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_18_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1183 \
    name curvmStubsPH1Z1_0_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_0_pt_V \
    op interface \
    ports { curvmStubsPH1Z1_0_pt_V_address0 { O 6 vector } curvmStubsPH1Z1_0_pt_V_ce0 { O 1 bit } curvmStubsPH1Z1_0_pt_V_we0 { O 1 bit } curvmStubsPH1Z1_0_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_0_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1184 \
    name curvmStubsPH1Z1_1_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_1_pt_V \
    op interface \
    ports { curvmStubsPH1Z1_1_pt_V_address0 { O 6 vector } curvmStubsPH1Z1_1_pt_V_ce0 { O 1 bit } curvmStubsPH1Z1_1_pt_V_we0 { O 1 bit } curvmStubsPH1Z1_1_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_1_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1185 \
    name curvmStubsPH1Z1_2_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_2_pt_V \
    op interface \
    ports { curvmStubsPH1Z1_2_pt_V_address0 { O 6 vector } curvmStubsPH1Z1_2_pt_V_ce0 { O 1 bit } curvmStubsPH1Z1_2_pt_V_we0 { O 1 bit } curvmStubsPH1Z1_2_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_2_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1186 \
    name curvmStubsPH1Z1_3_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_3_pt_V \
    op interface \
    ports { curvmStubsPH1Z1_3_pt_V_address0 { O 6 vector } curvmStubsPH1Z1_3_pt_V_ce0 { O 1 bit } curvmStubsPH1Z1_3_pt_V_we0 { O 1 bit } curvmStubsPH1Z1_3_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_3_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1187 \
    name curvmStubsPH1Z1_4_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_4_pt_V \
    op interface \
    ports { curvmStubsPH1Z1_4_pt_V_address0 { O 6 vector } curvmStubsPH1Z1_4_pt_V_ce0 { O 1 bit } curvmStubsPH1Z1_4_pt_V_we0 { O 1 bit } curvmStubsPH1Z1_4_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_4_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1188 \
    name curvmStubsPH1Z1_5_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_5_pt_V \
    op interface \
    ports { curvmStubsPH1Z1_5_pt_V_address0 { O 6 vector } curvmStubsPH1Z1_5_pt_V_ce0 { O 1 bit } curvmStubsPH1Z1_5_pt_V_we0 { O 1 bit } curvmStubsPH1Z1_5_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_5_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1189 \
    name curvmStubsPH1Z1_6_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_6_pt_V \
    op interface \
    ports { curvmStubsPH1Z1_6_pt_V_address0 { O 6 vector } curvmStubsPH1Z1_6_pt_V_ce0 { O 1 bit } curvmStubsPH1Z1_6_pt_V_we0 { O 1 bit } curvmStubsPH1Z1_6_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_6_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1190 \
    name curvmStubsPH1Z1_7_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_7_pt_V \
    op interface \
    ports { curvmStubsPH1Z1_7_pt_V_address0 { O 6 vector } curvmStubsPH1Z1_7_pt_V_ce0 { O 1 bit } curvmStubsPH1Z1_7_pt_V_we0 { O 1 bit } curvmStubsPH1Z1_7_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_7_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1191 \
    name curvmStubsPH1Z1_8_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_8_pt_V \
    op interface \
    ports { curvmStubsPH1Z1_8_pt_V_address0 { O 6 vector } curvmStubsPH1Z1_8_pt_V_ce0 { O 1 bit } curvmStubsPH1Z1_8_pt_V_we0 { O 1 bit } curvmStubsPH1Z1_8_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_8_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1192 \
    name curvmStubsPH1Z1_9_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_9_pt_V \
    op interface \
    ports { curvmStubsPH1Z1_9_pt_V_address0 { O 6 vector } curvmStubsPH1Z1_9_pt_V_ce0 { O 1 bit } curvmStubsPH1Z1_9_pt_V_we0 { O 1 bit } curvmStubsPH1Z1_9_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_9_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1193 \
    name curvmStubsPH1Z1_10_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_10_pt_V \
    op interface \
    ports { curvmStubsPH1Z1_10_pt_V_address0 { O 6 vector } curvmStubsPH1Z1_10_pt_V_ce0 { O 1 bit } curvmStubsPH1Z1_10_pt_V_we0 { O 1 bit } curvmStubsPH1Z1_10_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_10_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1194 \
    name curvmStubsPH1Z1_11_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_11_pt_V \
    op interface \
    ports { curvmStubsPH1Z1_11_pt_V_address0 { O 6 vector } curvmStubsPH1Z1_11_pt_V_ce0 { O 1 bit } curvmStubsPH1Z1_11_pt_V_we0 { O 1 bit } curvmStubsPH1Z1_11_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_11_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1195 \
    name curvmStubsPH1Z1_12_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_12_pt_V \
    op interface \
    ports { curvmStubsPH1Z1_12_pt_V_address0 { O 6 vector } curvmStubsPH1Z1_12_pt_V_ce0 { O 1 bit } curvmStubsPH1Z1_12_pt_V_we0 { O 1 bit } curvmStubsPH1Z1_12_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_12_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1196 \
    name curvmStubsPH1Z1_13_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_13_pt_V \
    op interface \
    ports { curvmStubsPH1Z1_13_pt_V_address0 { O 6 vector } curvmStubsPH1Z1_13_pt_V_ce0 { O 1 bit } curvmStubsPH1Z1_13_pt_V_we0 { O 1 bit } curvmStubsPH1Z1_13_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_13_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1197 \
    name curvmStubsPH1Z1_14_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_14_pt_V \
    op interface \
    ports { curvmStubsPH1Z1_14_pt_V_address0 { O 6 vector } curvmStubsPH1Z1_14_pt_V_ce0 { O 1 bit } curvmStubsPH1Z1_14_pt_V_we0 { O 1 bit } curvmStubsPH1Z1_14_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_14_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1198 \
    name curvmStubsPH1Z1_15_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_15_pt_V \
    op interface \
    ports { curvmStubsPH1Z1_15_pt_V_address0 { O 6 vector } curvmStubsPH1Z1_15_pt_V_ce0 { O 1 bit } curvmStubsPH1Z1_15_pt_V_we0 { O 1 bit } curvmStubsPH1Z1_15_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_15_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1199 \
    name curvmStubsPH1Z1_16_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_16_pt_V \
    op interface \
    ports { curvmStubsPH1Z1_16_pt_V_address0 { O 6 vector } curvmStubsPH1Z1_16_pt_V_ce0 { O 1 bit } curvmStubsPH1Z1_16_pt_V_we0 { O 1 bit } curvmStubsPH1Z1_16_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_16_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1200 \
    name curvmStubsPH1Z1_17_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_17_pt_V \
    op interface \
    ports { curvmStubsPH1Z1_17_pt_V_address0 { O 6 vector } curvmStubsPH1Z1_17_pt_V_ce0 { O 1 bit } curvmStubsPH1Z1_17_pt_V_we0 { O 1 bit } curvmStubsPH1Z1_17_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_17_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1201 \
    name curvmStubsPH1Z1_18_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_18_pt_V \
    op interface \
    ports { curvmStubsPH1Z1_18_pt_V_address0 { O 6 vector } curvmStubsPH1Z1_18_pt_V_ce0 { O 1 bit } curvmStubsPH1Z1_18_pt_V_we0 { O 1 bit } curvmStubsPH1Z1_18_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_18_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1202 \
    name curvmStubsPH1Z1_0_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_0_index_V \
    op interface \
    ports { curvmStubsPH1Z1_0_index_V_address0 { O 6 vector } curvmStubsPH1Z1_0_index_V_ce0 { O 1 bit } curvmStubsPH1Z1_0_index_V_we0 { O 1 bit } curvmStubsPH1Z1_0_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_0_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1203 \
    name curvmStubsPH1Z1_1_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_1_index_V \
    op interface \
    ports { curvmStubsPH1Z1_1_index_V_address0 { O 6 vector } curvmStubsPH1Z1_1_index_V_ce0 { O 1 bit } curvmStubsPH1Z1_1_index_V_we0 { O 1 bit } curvmStubsPH1Z1_1_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_1_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1204 \
    name curvmStubsPH1Z1_2_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_2_index_V \
    op interface \
    ports { curvmStubsPH1Z1_2_index_V_address0 { O 6 vector } curvmStubsPH1Z1_2_index_V_ce0 { O 1 bit } curvmStubsPH1Z1_2_index_V_we0 { O 1 bit } curvmStubsPH1Z1_2_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_2_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1205 \
    name curvmStubsPH1Z1_3_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_3_index_V \
    op interface \
    ports { curvmStubsPH1Z1_3_index_V_address0 { O 6 vector } curvmStubsPH1Z1_3_index_V_ce0 { O 1 bit } curvmStubsPH1Z1_3_index_V_we0 { O 1 bit } curvmStubsPH1Z1_3_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_3_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1206 \
    name curvmStubsPH1Z1_4_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_4_index_V \
    op interface \
    ports { curvmStubsPH1Z1_4_index_V_address0 { O 6 vector } curvmStubsPH1Z1_4_index_V_ce0 { O 1 bit } curvmStubsPH1Z1_4_index_V_we0 { O 1 bit } curvmStubsPH1Z1_4_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_4_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1207 \
    name curvmStubsPH1Z1_5_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_5_index_V \
    op interface \
    ports { curvmStubsPH1Z1_5_index_V_address0 { O 6 vector } curvmStubsPH1Z1_5_index_V_ce0 { O 1 bit } curvmStubsPH1Z1_5_index_V_we0 { O 1 bit } curvmStubsPH1Z1_5_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_5_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1208 \
    name curvmStubsPH1Z1_6_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_6_index_V \
    op interface \
    ports { curvmStubsPH1Z1_6_index_V_address0 { O 6 vector } curvmStubsPH1Z1_6_index_V_ce0 { O 1 bit } curvmStubsPH1Z1_6_index_V_we0 { O 1 bit } curvmStubsPH1Z1_6_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_6_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1209 \
    name curvmStubsPH1Z1_7_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_7_index_V \
    op interface \
    ports { curvmStubsPH1Z1_7_index_V_address0 { O 6 vector } curvmStubsPH1Z1_7_index_V_ce0 { O 1 bit } curvmStubsPH1Z1_7_index_V_we0 { O 1 bit } curvmStubsPH1Z1_7_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_7_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1210 \
    name curvmStubsPH1Z1_8_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_8_index_V \
    op interface \
    ports { curvmStubsPH1Z1_8_index_V_address0 { O 6 vector } curvmStubsPH1Z1_8_index_V_ce0 { O 1 bit } curvmStubsPH1Z1_8_index_V_we0 { O 1 bit } curvmStubsPH1Z1_8_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_8_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1211 \
    name curvmStubsPH1Z1_9_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_9_index_V \
    op interface \
    ports { curvmStubsPH1Z1_9_index_V_address0 { O 6 vector } curvmStubsPH1Z1_9_index_V_ce0 { O 1 bit } curvmStubsPH1Z1_9_index_V_we0 { O 1 bit } curvmStubsPH1Z1_9_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_9_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1212 \
    name curvmStubsPH1Z1_10_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_10_index_V \
    op interface \
    ports { curvmStubsPH1Z1_10_index_V_address0 { O 6 vector } curvmStubsPH1Z1_10_index_V_ce0 { O 1 bit } curvmStubsPH1Z1_10_index_V_we0 { O 1 bit } curvmStubsPH1Z1_10_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_10_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1213 \
    name curvmStubsPH1Z1_11_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_11_index_V \
    op interface \
    ports { curvmStubsPH1Z1_11_index_V_address0 { O 6 vector } curvmStubsPH1Z1_11_index_V_ce0 { O 1 bit } curvmStubsPH1Z1_11_index_V_we0 { O 1 bit } curvmStubsPH1Z1_11_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_11_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1214 \
    name curvmStubsPH1Z1_12_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_12_index_V \
    op interface \
    ports { curvmStubsPH1Z1_12_index_V_address0 { O 6 vector } curvmStubsPH1Z1_12_index_V_ce0 { O 1 bit } curvmStubsPH1Z1_12_index_V_we0 { O 1 bit } curvmStubsPH1Z1_12_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_12_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1215 \
    name curvmStubsPH1Z1_13_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_13_index_V \
    op interface \
    ports { curvmStubsPH1Z1_13_index_V_address0 { O 6 vector } curvmStubsPH1Z1_13_index_V_ce0 { O 1 bit } curvmStubsPH1Z1_13_index_V_we0 { O 1 bit } curvmStubsPH1Z1_13_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_13_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1216 \
    name curvmStubsPH1Z1_14_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_14_index_V \
    op interface \
    ports { curvmStubsPH1Z1_14_index_V_address0 { O 6 vector } curvmStubsPH1Z1_14_index_V_ce0 { O 1 bit } curvmStubsPH1Z1_14_index_V_we0 { O 1 bit } curvmStubsPH1Z1_14_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_14_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1217 \
    name curvmStubsPH1Z1_15_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_15_index_V \
    op interface \
    ports { curvmStubsPH1Z1_15_index_V_address0 { O 6 vector } curvmStubsPH1Z1_15_index_V_ce0 { O 1 bit } curvmStubsPH1Z1_15_index_V_we0 { O 1 bit } curvmStubsPH1Z1_15_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_15_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1218 \
    name curvmStubsPH1Z1_16_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_16_index_V \
    op interface \
    ports { curvmStubsPH1Z1_16_index_V_address0 { O 6 vector } curvmStubsPH1Z1_16_index_V_ce0 { O 1 bit } curvmStubsPH1Z1_16_index_V_we0 { O 1 bit } curvmStubsPH1Z1_16_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_16_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1219 \
    name curvmStubsPH1Z1_17_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_17_index_V \
    op interface \
    ports { curvmStubsPH1Z1_17_index_V_address0 { O 6 vector } curvmStubsPH1Z1_17_index_V_ce0 { O 1 bit } curvmStubsPH1Z1_17_index_V_we0 { O 1 bit } curvmStubsPH1Z1_17_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_17_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1220 \
    name curvmStubsPH1Z1_18_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_18_index_V \
    op interface \
    ports { curvmStubsPH1Z1_18_index_V_address0 { O 6 vector } curvmStubsPH1Z1_18_index_V_ce0 { O 1 bit } curvmStubsPH1Z1_18_index_V_we0 { O 1 bit } curvmStubsPH1Z1_18_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_18_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1221 \
    name curvmStubsPH2Z1_0_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_0_z_V \
    op interface \
    ports { curvmStubsPH2Z1_0_z_V_address0 { O 6 vector } curvmStubsPH2Z1_0_z_V_ce0 { O 1 bit } curvmStubsPH2Z1_0_z_V_we0 { O 1 bit } curvmStubsPH2Z1_0_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_0_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1222 \
    name curvmStubsPH2Z1_1_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_1_z_V \
    op interface \
    ports { curvmStubsPH2Z1_1_z_V_address0 { O 6 vector } curvmStubsPH2Z1_1_z_V_ce0 { O 1 bit } curvmStubsPH2Z1_1_z_V_we0 { O 1 bit } curvmStubsPH2Z1_1_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_1_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1223 \
    name curvmStubsPH2Z1_2_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_2_z_V \
    op interface \
    ports { curvmStubsPH2Z1_2_z_V_address0 { O 6 vector } curvmStubsPH2Z1_2_z_V_ce0 { O 1 bit } curvmStubsPH2Z1_2_z_V_we0 { O 1 bit } curvmStubsPH2Z1_2_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_2_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1224 \
    name curvmStubsPH2Z1_3_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_3_z_V \
    op interface \
    ports { curvmStubsPH2Z1_3_z_V_address0 { O 6 vector } curvmStubsPH2Z1_3_z_V_ce0 { O 1 bit } curvmStubsPH2Z1_3_z_V_we0 { O 1 bit } curvmStubsPH2Z1_3_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_3_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1225 \
    name curvmStubsPH2Z1_4_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_4_z_V \
    op interface \
    ports { curvmStubsPH2Z1_4_z_V_address0 { O 6 vector } curvmStubsPH2Z1_4_z_V_ce0 { O 1 bit } curvmStubsPH2Z1_4_z_V_we0 { O 1 bit } curvmStubsPH2Z1_4_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_4_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1226 \
    name curvmStubsPH2Z1_5_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_5_z_V \
    op interface \
    ports { curvmStubsPH2Z1_5_z_V_address0 { O 6 vector } curvmStubsPH2Z1_5_z_V_ce0 { O 1 bit } curvmStubsPH2Z1_5_z_V_we0 { O 1 bit } curvmStubsPH2Z1_5_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_5_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1227 \
    name curvmStubsPH2Z1_6_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_6_z_V \
    op interface \
    ports { curvmStubsPH2Z1_6_z_V_address0 { O 6 vector } curvmStubsPH2Z1_6_z_V_ce0 { O 1 bit } curvmStubsPH2Z1_6_z_V_we0 { O 1 bit } curvmStubsPH2Z1_6_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_6_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1228 \
    name curvmStubsPH2Z1_7_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_7_z_V \
    op interface \
    ports { curvmStubsPH2Z1_7_z_V_address0 { O 6 vector } curvmStubsPH2Z1_7_z_V_ce0 { O 1 bit } curvmStubsPH2Z1_7_z_V_we0 { O 1 bit } curvmStubsPH2Z1_7_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_7_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1229 \
    name curvmStubsPH2Z1_8_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_8_z_V \
    op interface \
    ports { curvmStubsPH2Z1_8_z_V_address0 { O 6 vector } curvmStubsPH2Z1_8_z_V_ce0 { O 1 bit } curvmStubsPH2Z1_8_z_V_we0 { O 1 bit } curvmStubsPH2Z1_8_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_8_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1230 \
    name curvmStubsPH2Z1_9_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_9_z_V \
    op interface \
    ports { curvmStubsPH2Z1_9_z_V_address0 { O 6 vector } curvmStubsPH2Z1_9_z_V_ce0 { O 1 bit } curvmStubsPH2Z1_9_z_V_we0 { O 1 bit } curvmStubsPH2Z1_9_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_9_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1231 \
    name curvmStubsPH2Z1_10_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_10_z_V \
    op interface \
    ports { curvmStubsPH2Z1_10_z_V_address0 { O 6 vector } curvmStubsPH2Z1_10_z_V_ce0 { O 1 bit } curvmStubsPH2Z1_10_z_V_we0 { O 1 bit } curvmStubsPH2Z1_10_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_10_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1232 \
    name curvmStubsPH2Z1_11_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_11_z_V \
    op interface \
    ports { curvmStubsPH2Z1_11_z_V_address0 { O 6 vector } curvmStubsPH2Z1_11_z_V_ce0 { O 1 bit } curvmStubsPH2Z1_11_z_V_we0 { O 1 bit } curvmStubsPH2Z1_11_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_11_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1233 \
    name curvmStubsPH2Z1_12_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_12_z_V \
    op interface \
    ports { curvmStubsPH2Z1_12_z_V_address0 { O 6 vector } curvmStubsPH2Z1_12_z_V_ce0 { O 1 bit } curvmStubsPH2Z1_12_z_V_we0 { O 1 bit } curvmStubsPH2Z1_12_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_12_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1234 \
    name curvmStubsPH2Z1_13_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_13_z_V \
    op interface \
    ports { curvmStubsPH2Z1_13_z_V_address0 { O 6 vector } curvmStubsPH2Z1_13_z_V_ce0 { O 1 bit } curvmStubsPH2Z1_13_z_V_we0 { O 1 bit } curvmStubsPH2Z1_13_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_13_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1235 \
    name curvmStubsPH2Z1_14_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_14_z_V \
    op interface \
    ports { curvmStubsPH2Z1_14_z_V_address0 { O 6 vector } curvmStubsPH2Z1_14_z_V_ce0 { O 1 bit } curvmStubsPH2Z1_14_z_V_we0 { O 1 bit } curvmStubsPH2Z1_14_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_14_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1236 \
    name curvmStubsPH2Z1_15_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_15_z_V \
    op interface \
    ports { curvmStubsPH2Z1_15_z_V_address0 { O 6 vector } curvmStubsPH2Z1_15_z_V_ce0 { O 1 bit } curvmStubsPH2Z1_15_z_V_we0 { O 1 bit } curvmStubsPH2Z1_15_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_15_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1237 \
    name curvmStubsPH2Z1_16_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_16_z_V \
    op interface \
    ports { curvmStubsPH2Z1_16_z_V_address0 { O 6 vector } curvmStubsPH2Z1_16_z_V_ce0 { O 1 bit } curvmStubsPH2Z1_16_z_V_we0 { O 1 bit } curvmStubsPH2Z1_16_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_16_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1238 \
    name curvmStubsPH2Z1_17_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_17_z_V \
    op interface \
    ports { curvmStubsPH2Z1_17_z_V_address0 { O 6 vector } curvmStubsPH2Z1_17_z_V_ce0 { O 1 bit } curvmStubsPH2Z1_17_z_V_we0 { O 1 bit } curvmStubsPH2Z1_17_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_17_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1239 \
    name curvmStubsPH2Z1_18_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_18_z_V \
    op interface \
    ports { curvmStubsPH2Z1_18_z_V_address0 { O 6 vector } curvmStubsPH2Z1_18_z_V_ce0 { O 1 bit } curvmStubsPH2Z1_18_z_V_we0 { O 1 bit } curvmStubsPH2Z1_18_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_18_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1240 \
    name curvmStubsPH2Z1_0_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_0_phi_V \
    op interface \
    ports { curvmStubsPH2Z1_0_phi_V_address0 { O 6 vector } curvmStubsPH2Z1_0_phi_V_ce0 { O 1 bit } curvmStubsPH2Z1_0_phi_V_we0 { O 1 bit } curvmStubsPH2Z1_0_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_0_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1241 \
    name curvmStubsPH2Z1_1_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_1_phi_V \
    op interface \
    ports { curvmStubsPH2Z1_1_phi_V_address0 { O 6 vector } curvmStubsPH2Z1_1_phi_V_ce0 { O 1 bit } curvmStubsPH2Z1_1_phi_V_we0 { O 1 bit } curvmStubsPH2Z1_1_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_1_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1242 \
    name curvmStubsPH2Z1_2_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_2_phi_V \
    op interface \
    ports { curvmStubsPH2Z1_2_phi_V_address0 { O 6 vector } curvmStubsPH2Z1_2_phi_V_ce0 { O 1 bit } curvmStubsPH2Z1_2_phi_V_we0 { O 1 bit } curvmStubsPH2Z1_2_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_2_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1243 \
    name curvmStubsPH2Z1_3_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_3_phi_V \
    op interface \
    ports { curvmStubsPH2Z1_3_phi_V_address0 { O 6 vector } curvmStubsPH2Z1_3_phi_V_ce0 { O 1 bit } curvmStubsPH2Z1_3_phi_V_we0 { O 1 bit } curvmStubsPH2Z1_3_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_3_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1244 \
    name curvmStubsPH2Z1_4_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_4_phi_V \
    op interface \
    ports { curvmStubsPH2Z1_4_phi_V_address0 { O 6 vector } curvmStubsPH2Z1_4_phi_V_ce0 { O 1 bit } curvmStubsPH2Z1_4_phi_V_we0 { O 1 bit } curvmStubsPH2Z1_4_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_4_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1245 \
    name curvmStubsPH2Z1_5_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_5_phi_V \
    op interface \
    ports { curvmStubsPH2Z1_5_phi_V_address0 { O 6 vector } curvmStubsPH2Z1_5_phi_V_ce0 { O 1 bit } curvmStubsPH2Z1_5_phi_V_we0 { O 1 bit } curvmStubsPH2Z1_5_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_5_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1246 \
    name curvmStubsPH2Z1_6_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_6_phi_V \
    op interface \
    ports { curvmStubsPH2Z1_6_phi_V_address0 { O 6 vector } curvmStubsPH2Z1_6_phi_V_ce0 { O 1 bit } curvmStubsPH2Z1_6_phi_V_we0 { O 1 bit } curvmStubsPH2Z1_6_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_6_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1247 \
    name curvmStubsPH2Z1_7_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_7_phi_V \
    op interface \
    ports { curvmStubsPH2Z1_7_phi_V_address0 { O 6 vector } curvmStubsPH2Z1_7_phi_V_ce0 { O 1 bit } curvmStubsPH2Z1_7_phi_V_we0 { O 1 bit } curvmStubsPH2Z1_7_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_7_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1248 \
    name curvmStubsPH2Z1_8_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_8_phi_V \
    op interface \
    ports { curvmStubsPH2Z1_8_phi_V_address0 { O 6 vector } curvmStubsPH2Z1_8_phi_V_ce0 { O 1 bit } curvmStubsPH2Z1_8_phi_V_we0 { O 1 bit } curvmStubsPH2Z1_8_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_8_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1249 \
    name curvmStubsPH2Z1_9_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_9_phi_V \
    op interface \
    ports { curvmStubsPH2Z1_9_phi_V_address0 { O 6 vector } curvmStubsPH2Z1_9_phi_V_ce0 { O 1 bit } curvmStubsPH2Z1_9_phi_V_we0 { O 1 bit } curvmStubsPH2Z1_9_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_9_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1250 \
    name curvmStubsPH2Z1_10_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_10_phi_V \
    op interface \
    ports { curvmStubsPH2Z1_10_phi_V_address0 { O 6 vector } curvmStubsPH2Z1_10_phi_V_ce0 { O 1 bit } curvmStubsPH2Z1_10_phi_V_we0 { O 1 bit } curvmStubsPH2Z1_10_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_10_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1251 \
    name curvmStubsPH2Z1_11_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_11_phi_V \
    op interface \
    ports { curvmStubsPH2Z1_11_phi_V_address0 { O 6 vector } curvmStubsPH2Z1_11_phi_V_ce0 { O 1 bit } curvmStubsPH2Z1_11_phi_V_we0 { O 1 bit } curvmStubsPH2Z1_11_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_11_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1252 \
    name curvmStubsPH2Z1_12_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_12_phi_V \
    op interface \
    ports { curvmStubsPH2Z1_12_phi_V_address0 { O 6 vector } curvmStubsPH2Z1_12_phi_V_ce0 { O 1 bit } curvmStubsPH2Z1_12_phi_V_we0 { O 1 bit } curvmStubsPH2Z1_12_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_12_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1253 \
    name curvmStubsPH2Z1_13_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_13_phi_V \
    op interface \
    ports { curvmStubsPH2Z1_13_phi_V_address0 { O 6 vector } curvmStubsPH2Z1_13_phi_V_ce0 { O 1 bit } curvmStubsPH2Z1_13_phi_V_we0 { O 1 bit } curvmStubsPH2Z1_13_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_13_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1254 \
    name curvmStubsPH2Z1_14_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_14_phi_V \
    op interface \
    ports { curvmStubsPH2Z1_14_phi_V_address0 { O 6 vector } curvmStubsPH2Z1_14_phi_V_ce0 { O 1 bit } curvmStubsPH2Z1_14_phi_V_we0 { O 1 bit } curvmStubsPH2Z1_14_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_14_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1255 \
    name curvmStubsPH2Z1_15_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_15_phi_V \
    op interface \
    ports { curvmStubsPH2Z1_15_phi_V_address0 { O 6 vector } curvmStubsPH2Z1_15_phi_V_ce0 { O 1 bit } curvmStubsPH2Z1_15_phi_V_we0 { O 1 bit } curvmStubsPH2Z1_15_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_15_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1256 \
    name curvmStubsPH2Z1_16_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_16_phi_V \
    op interface \
    ports { curvmStubsPH2Z1_16_phi_V_address0 { O 6 vector } curvmStubsPH2Z1_16_phi_V_ce0 { O 1 bit } curvmStubsPH2Z1_16_phi_V_we0 { O 1 bit } curvmStubsPH2Z1_16_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_16_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1257 \
    name curvmStubsPH2Z1_17_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_17_phi_V \
    op interface \
    ports { curvmStubsPH2Z1_17_phi_V_address0 { O 6 vector } curvmStubsPH2Z1_17_phi_V_ce0 { O 1 bit } curvmStubsPH2Z1_17_phi_V_we0 { O 1 bit } curvmStubsPH2Z1_17_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_17_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1258 \
    name curvmStubsPH2Z1_18_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_18_phi_V \
    op interface \
    ports { curvmStubsPH2Z1_18_phi_V_address0 { O 6 vector } curvmStubsPH2Z1_18_phi_V_ce0 { O 1 bit } curvmStubsPH2Z1_18_phi_V_we0 { O 1 bit } curvmStubsPH2Z1_18_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_18_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1259 \
    name curvmStubsPH2Z1_0_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_0_r_V \
    op interface \
    ports { curvmStubsPH2Z1_0_r_V_address0 { O 6 vector } curvmStubsPH2Z1_0_r_V_ce0 { O 1 bit } curvmStubsPH2Z1_0_r_V_we0 { O 1 bit } curvmStubsPH2Z1_0_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_0_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1260 \
    name curvmStubsPH2Z1_1_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_1_r_V \
    op interface \
    ports { curvmStubsPH2Z1_1_r_V_address0 { O 6 vector } curvmStubsPH2Z1_1_r_V_ce0 { O 1 bit } curvmStubsPH2Z1_1_r_V_we0 { O 1 bit } curvmStubsPH2Z1_1_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_1_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1261 \
    name curvmStubsPH2Z1_2_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_2_r_V \
    op interface \
    ports { curvmStubsPH2Z1_2_r_V_address0 { O 6 vector } curvmStubsPH2Z1_2_r_V_ce0 { O 1 bit } curvmStubsPH2Z1_2_r_V_we0 { O 1 bit } curvmStubsPH2Z1_2_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_2_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1262 \
    name curvmStubsPH2Z1_3_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_3_r_V \
    op interface \
    ports { curvmStubsPH2Z1_3_r_V_address0 { O 6 vector } curvmStubsPH2Z1_3_r_V_ce0 { O 1 bit } curvmStubsPH2Z1_3_r_V_we0 { O 1 bit } curvmStubsPH2Z1_3_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_3_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1263 \
    name curvmStubsPH2Z1_4_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_4_r_V \
    op interface \
    ports { curvmStubsPH2Z1_4_r_V_address0 { O 6 vector } curvmStubsPH2Z1_4_r_V_ce0 { O 1 bit } curvmStubsPH2Z1_4_r_V_we0 { O 1 bit } curvmStubsPH2Z1_4_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_4_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1264 \
    name curvmStubsPH2Z1_5_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_5_r_V \
    op interface \
    ports { curvmStubsPH2Z1_5_r_V_address0 { O 6 vector } curvmStubsPH2Z1_5_r_V_ce0 { O 1 bit } curvmStubsPH2Z1_5_r_V_we0 { O 1 bit } curvmStubsPH2Z1_5_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_5_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1265 \
    name curvmStubsPH2Z1_6_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_6_r_V \
    op interface \
    ports { curvmStubsPH2Z1_6_r_V_address0 { O 6 vector } curvmStubsPH2Z1_6_r_V_ce0 { O 1 bit } curvmStubsPH2Z1_6_r_V_we0 { O 1 bit } curvmStubsPH2Z1_6_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_6_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1266 \
    name curvmStubsPH2Z1_7_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_7_r_V \
    op interface \
    ports { curvmStubsPH2Z1_7_r_V_address0 { O 6 vector } curvmStubsPH2Z1_7_r_V_ce0 { O 1 bit } curvmStubsPH2Z1_7_r_V_we0 { O 1 bit } curvmStubsPH2Z1_7_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_7_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1267 \
    name curvmStubsPH2Z1_8_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_8_r_V \
    op interface \
    ports { curvmStubsPH2Z1_8_r_V_address0 { O 6 vector } curvmStubsPH2Z1_8_r_V_ce0 { O 1 bit } curvmStubsPH2Z1_8_r_V_we0 { O 1 bit } curvmStubsPH2Z1_8_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_8_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1268 \
    name curvmStubsPH2Z1_9_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_9_r_V \
    op interface \
    ports { curvmStubsPH2Z1_9_r_V_address0 { O 6 vector } curvmStubsPH2Z1_9_r_V_ce0 { O 1 bit } curvmStubsPH2Z1_9_r_V_we0 { O 1 bit } curvmStubsPH2Z1_9_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_9_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1269 \
    name curvmStubsPH2Z1_10_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_10_r_V \
    op interface \
    ports { curvmStubsPH2Z1_10_r_V_address0 { O 6 vector } curvmStubsPH2Z1_10_r_V_ce0 { O 1 bit } curvmStubsPH2Z1_10_r_V_we0 { O 1 bit } curvmStubsPH2Z1_10_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_10_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1270 \
    name curvmStubsPH2Z1_11_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_11_r_V \
    op interface \
    ports { curvmStubsPH2Z1_11_r_V_address0 { O 6 vector } curvmStubsPH2Z1_11_r_V_ce0 { O 1 bit } curvmStubsPH2Z1_11_r_V_we0 { O 1 bit } curvmStubsPH2Z1_11_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_11_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1271 \
    name curvmStubsPH2Z1_12_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_12_r_V \
    op interface \
    ports { curvmStubsPH2Z1_12_r_V_address0 { O 6 vector } curvmStubsPH2Z1_12_r_V_ce0 { O 1 bit } curvmStubsPH2Z1_12_r_V_we0 { O 1 bit } curvmStubsPH2Z1_12_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_12_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1272 \
    name curvmStubsPH2Z1_13_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_13_r_V \
    op interface \
    ports { curvmStubsPH2Z1_13_r_V_address0 { O 6 vector } curvmStubsPH2Z1_13_r_V_ce0 { O 1 bit } curvmStubsPH2Z1_13_r_V_we0 { O 1 bit } curvmStubsPH2Z1_13_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_13_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1273 \
    name curvmStubsPH2Z1_14_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_14_r_V \
    op interface \
    ports { curvmStubsPH2Z1_14_r_V_address0 { O 6 vector } curvmStubsPH2Z1_14_r_V_ce0 { O 1 bit } curvmStubsPH2Z1_14_r_V_we0 { O 1 bit } curvmStubsPH2Z1_14_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_14_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1274 \
    name curvmStubsPH2Z1_15_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_15_r_V \
    op interface \
    ports { curvmStubsPH2Z1_15_r_V_address0 { O 6 vector } curvmStubsPH2Z1_15_r_V_ce0 { O 1 bit } curvmStubsPH2Z1_15_r_V_we0 { O 1 bit } curvmStubsPH2Z1_15_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_15_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1275 \
    name curvmStubsPH2Z1_16_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_16_r_V \
    op interface \
    ports { curvmStubsPH2Z1_16_r_V_address0 { O 6 vector } curvmStubsPH2Z1_16_r_V_ce0 { O 1 bit } curvmStubsPH2Z1_16_r_V_we0 { O 1 bit } curvmStubsPH2Z1_16_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_16_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1276 \
    name curvmStubsPH2Z1_17_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_17_r_V \
    op interface \
    ports { curvmStubsPH2Z1_17_r_V_address0 { O 6 vector } curvmStubsPH2Z1_17_r_V_ce0 { O 1 bit } curvmStubsPH2Z1_17_r_V_we0 { O 1 bit } curvmStubsPH2Z1_17_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_17_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1277 \
    name curvmStubsPH2Z1_18_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_18_r_V \
    op interface \
    ports { curvmStubsPH2Z1_18_r_V_address0 { O 6 vector } curvmStubsPH2Z1_18_r_V_ce0 { O 1 bit } curvmStubsPH2Z1_18_r_V_we0 { O 1 bit } curvmStubsPH2Z1_18_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_18_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1278 \
    name curvmStubsPH2Z1_0_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_0_pt_V \
    op interface \
    ports { curvmStubsPH2Z1_0_pt_V_address0 { O 6 vector } curvmStubsPH2Z1_0_pt_V_ce0 { O 1 bit } curvmStubsPH2Z1_0_pt_V_we0 { O 1 bit } curvmStubsPH2Z1_0_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_0_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1279 \
    name curvmStubsPH2Z1_1_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_1_pt_V \
    op interface \
    ports { curvmStubsPH2Z1_1_pt_V_address0 { O 6 vector } curvmStubsPH2Z1_1_pt_V_ce0 { O 1 bit } curvmStubsPH2Z1_1_pt_V_we0 { O 1 bit } curvmStubsPH2Z1_1_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_1_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1280 \
    name curvmStubsPH2Z1_2_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_2_pt_V \
    op interface \
    ports { curvmStubsPH2Z1_2_pt_V_address0 { O 6 vector } curvmStubsPH2Z1_2_pt_V_ce0 { O 1 bit } curvmStubsPH2Z1_2_pt_V_we0 { O 1 bit } curvmStubsPH2Z1_2_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_2_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1281 \
    name curvmStubsPH2Z1_3_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_3_pt_V \
    op interface \
    ports { curvmStubsPH2Z1_3_pt_V_address0 { O 6 vector } curvmStubsPH2Z1_3_pt_V_ce0 { O 1 bit } curvmStubsPH2Z1_3_pt_V_we0 { O 1 bit } curvmStubsPH2Z1_3_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_3_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1282 \
    name curvmStubsPH2Z1_4_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_4_pt_V \
    op interface \
    ports { curvmStubsPH2Z1_4_pt_V_address0 { O 6 vector } curvmStubsPH2Z1_4_pt_V_ce0 { O 1 bit } curvmStubsPH2Z1_4_pt_V_we0 { O 1 bit } curvmStubsPH2Z1_4_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_4_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1283 \
    name curvmStubsPH2Z1_5_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_5_pt_V \
    op interface \
    ports { curvmStubsPH2Z1_5_pt_V_address0 { O 6 vector } curvmStubsPH2Z1_5_pt_V_ce0 { O 1 bit } curvmStubsPH2Z1_5_pt_V_we0 { O 1 bit } curvmStubsPH2Z1_5_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_5_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1284 \
    name curvmStubsPH2Z1_6_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_6_pt_V \
    op interface \
    ports { curvmStubsPH2Z1_6_pt_V_address0 { O 6 vector } curvmStubsPH2Z1_6_pt_V_ce0 { O 1 bit } curvmStubsPH2Z1_6_pt_V_we0 { O 1 bit } curvmStubsPH2Z1_6_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_6_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1285 \
    name curvmStubsPH2Z1_7_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_7_pt_V \
    op interface \
    ports { curvmStubsPH2Z1_7_pt_V_address0 { O 6 vector } curvmStubsPH2Z1_7_pt_V_ce0 { O 1 bit } curvmStubsPH2Z1_7_pt_V_we0 { O 1 bit } curvmStubsPH2Z1_7_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_7_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1286 \
    name curvmStubsPH2Z1_8_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_8_pt_V \
    op interface \
    ports { curvmStubsPH2Z1_8_pt_V_address0 { O 6 vector } curvmStubsPH2Z1_8_pt_V_ce0 { O 1 bit } curvmStubsPH2Z1_8_pt_V_we0 { O 1 bit } curvmStubsPH2Z1_8_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_8_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1287 \
    name curvmStubsPH2Z1_9_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_9_pt_V \
    op interface \
    ports { curvmStubsPH2Z1_9_pt_V_address0 { O 6 vector } curvmStubsPH2Z1_9_pt_V_ce0 { O 1 bit } curvmStubsPH2Z1_9_pt_V_we0 { O 1 bit } curvmStubsPH2Z1_9_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_9_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1288 \
    name curvmStubsPH2Z1_10_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_10_pt_V \
    op interface \
    ports { curvmStubsPH2Z1_10_pt_V_address0 { O 6 vector } curvmStubsPH2Z1_10_pt_V_ce0 { O 1 bit } curvmStubsPH2Z1_10_pt_V_we0 { O 1 bit } curvmStubsPH2Z1_10_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_10_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1289 \
    name curvmStubsPH2Z1_11_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_11_pt_V \
    op interface \
    ports { curvmStubsPH2Z1_11_pt_V_address0 { O 6 vector } curvmStubsPH2Z1_11_pt_V_ce0 { O 1 bit } curvmStubsPH2Z1_11_pt_V_we0 { O 1 bit } curvmStubsPH2Z1_11_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_11_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1290 \
    name curvmStubsPH2Z1_12_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_12_pt_V \
    op interface \
    ports { curvmStubsPH2Z1_12_pt_V_address0 { O 6 vector } curvmStubsPH2Z1_12_pt_V_ce0 { O 1 bit } curvmStubsPH2Z1_12_pt_V_we0 { O 1 bit } curvmStubsPH2Z1_12_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_12_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1291 \
    name curvmStubsPH2Z1_13_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_13_pt_V \
    op interface \
    ports { curvmStubsPH2Z1_13_pt_V_address0 { O 6 vector } curvmStubsPH2Z1_13_pt_V_ce0 { O 1 bit } curvmStubsPH2Z1_13_pt_V_we0 { O 1 bit } curvmStubsPH2Z1_13_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_13_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1292 \
    name curvmStubsPH2Z1_14_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_14_pt_V \
    op interface \
    ports { curvmStubsPH2Z1_14_pt_V_address0 { O 6 vector } curvmStubsPH2Z1_14_pt_V_ce0 { O 1 bit } curvmStubsPH2Z1_14_pt_V_we0 { O 1 bit } curvmStubsPH2Z1_14_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_14_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1293 \
    name curvmStubsPH2Z1_15_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_15_pt_V \
    op interface \
    ports { curvmStubsPH2Z1_15_pt_V_address0 { O 6 vector } curvmStubsPH2Z1_15_pt_V_ce0 { O 1 bit } curvmStubsPH2Z1_15_pt_V_we0 { O 1 bit } curvmStubsPH2Z1_15_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_15_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1294 \
    name curvmStubsPH2Z1_16_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_16_pt_V \
    op interface \
    ports { curvmStubsPH2Z1_16_pt_V_address0 { O 6 vector } curvmStubsPH2Z1_16_pt_V_ce0 { O 1 bit } curvmStubsPH2Z1_16_pt_V_we0 { O 1 bit } curvmStubsPH2Z1_16_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_16_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1295 \
    name curvmStubsPH2Z1_17_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_17_pt_V \
    op interface \
    ports { curvmStubsPH2Z1_17_pt_V_address0 { O 6 vector } curvmStubsPH2Z1_17_pt_V_ce0 { O 1 bit } curvmStubsPH2Z1_17_pt_V_we0 { O 1 bit } curvmStubsPH2Z1_17_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_17_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1296 \
    name curvmStubsPH2Z1_18_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_18_pt_V \
    op interface \
    ports { curvmStubsPH2Z1_18_pt_V_address0 { O 6 vector } curvmStubsPH2Z1_18_pt_V_ce0 { O 1 bit } curvmStubsPH2Z1_18_pt_V_we0 { O 1 bit } curvmStubsPH2Z1_18_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_18_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1297 \
    name curvmStubsPH2Z1_0_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_0_index_V \
    op interface \
    ports { curvmStubsPH2Z1_0_index_V_address0 { O 6 vector } curvmStubsPH2Z1_0_index_V_ce0 { O 1 bit } curvmStubsPH2Z1_0_index_V_we0 { O 1 bit } curvmStubsPH2Z1_0_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_0_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1298 \
    name curvmStubsPH2Z1_1_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_1_index_V \
    op interface \
    ports { curvmStubsPH2Z1_1_index_V_address0 { O 6 vector } curvmStubsPH2Z1_1_index_V_ce0 { O 1 bit } curvmStubsPH2Z1_1_index_V_we0 { O 1 bit } curvmStubsPH2Z1_1_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_1_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1299 \
    name curvmStubsPH2Z1_2_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_2_index_V \
    op interface \
    ports { curvmStubsPH2Z1_2_index_V_address0 { O 6 vector } curvmStubsPH2Z1_2_index_V_ce0 { O 1 bit } curvmStubsPH2Z1_2_index_V_we0 { O 1 bit } curvmStubsPH2Z1_2_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_2_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1300 \
    name curvmStubsPH2Z1_3_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_3_index_V \
    op interface \
    ports { curvmStubsPH2Z1_3_index_V_address0 { O 6 vector } curvmStubsPH2Z1_3_index_V_ce0 { O 1 bit } curvmStubsPH2Z1_3_index_V_we0 { O 1 bit } curvmStubsPH2Z1_3_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_3_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1301 \
    name curvmStubsPH2Z1_4_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_4_index_V \
    op interface \
    ports { curvmStubsPH2Z1_4_index_V_address0 { O 6 vector } curvmStubsPH2Z1_4_index_V_ce0 { O 1 bit } curvmStubsPH2Z1_4_index_V_we0 { O 1 bit } curvmStubsPH2Z1_4_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_4_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1302 \
    name curvmStubsPH2Z1_5_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_5_index_V \
    op interface \
    ports { curvmStubsPH2Z1_5_index_V_address0 { O 6 vector } curvmStubsPH2Z1_5_index_V_ce0 { O 1 bit } curvmStubsPH2Z1_5_index_V_we0 { O 1 bit } curvmStubsPH2Z1_5_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_5_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1303 \
    name curvmStubsPH2Z1_6_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_6_index_V \
    op interface \
    ports { curvmStubsPH2Z1_6_index_V_address0 { O 6 vector } curvmStubsPH2Z1_6_index_V_ce0 { O 1 bit } curvmStubsPH2Z1_6_index_V_we0 { O 1 bit } curvmStubsPH2Z1_6_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_6_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1304 \
    name curvmStubsPH2Z1_7_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_7_index_V \
    op interface \
    ports { curvmStubsPH2Z1_7_index_V_address0 { O 6 vector } curvmStubsPH2Z1_7_index_V_ce0 { O 1 bit } curvmStubsPH2Z1_7_index_V_we0 { O 1 bit } curvmStubsPH2Z1_7_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_7_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1305 \
    name curvmStubsPH2Z1_8_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_8_index_V \
    op interface \
    ports { curvmStubsPH2Z1_8_index_V_address0 { O 6 vector } curvmStubsPH2Z1_8_index_V_ce0 { O 1 bit } curvmStubsPH2Z1_8_index_V_we0 { O 1 bit } curvmStubsPH2Z1_8_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_8_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1306 \
    name curvmStubsPH2Z1_9_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_9_index_V \
    op interface \
    ports { curvmStubsPH2Z1_9_index_V_address0 { O 6 vector } curvmStubsPH2Z1_9_index_V_ce0 { O 1 bit } curvmStubsPH2Z1_9_index_V_we0 { O 1 bit } curvmStubsPH2Z1_9_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_9_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1307 \
    name curvmStubsPH2Z1_10_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_10_index_V \
    op interface \
    ports { curvmStubsPH2Z1_10_index_V_address0 { O 6 vector } curvmStubsPH2Z1_10_index_V_ce0 { O 1 bit } curvmStubsPH2Z1_10_index_V_we0 { O 1 bit } curvmStubsPH2Z1_10_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_10_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1308 \
    name curvmStubsPH2Z1_11_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_11_index_V \
    op interface \
    ports { curvmStubsPH2Z1_11_index_V_address0 { O 6 vector } curvmStubsPH2Z1_11_index_V_ce0 { O 1 bit } curvmStubsPH2Z1_11_index_V_we0 { O 1 bit } curvmStubsPH2Z1_11_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_11_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1309 \
    name curvmStubsPH2Z1_12_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_12_index_V \
    op interface \
    ports { curvmStubsPH2Z1_12_index_V_address0 { O 6 vector } curvmStubsPH2Z1_12_index_V_ce0 { O 1 bit } curvmStubsPH2Z1_12_index_V_we0 { O 1 bit } curvmStubsPH2Z1_12_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_12_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1310 \
    name curvmStubsPH2Z1_13_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_13_index_V \
    op interface \
    ports { curvmStubsPH2Z1_13_index_V_address0 { O 6 vector } curvmStubsPH2Z1_13_index_V_ce0 { O 1 bit } curvmStubsPH2Z1_13_index_V_we0 { O 1 bit } curvmStubsPH2Z1_13_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_13_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1311 \
    name curvmStubsPH2Z1_14_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_14_index_V \
    op interface \
    ports { curvmStubsPH2Z1_14_index_V_address0 { O 6 vector } curvmStubsPH2Z1_14_index_V_ce0 { O 1 bit } curvmStubsPH2Z1_14_index_V_we0 { O 1 bit } curvmStubsPH2Z1_14_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_14_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1312 \
    name curvmStubsPH2Z1_15_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_15_index_V \
    op interface \
    ports { curvmStubsPH2Z1_15_index_V_address0 { O 6 vector } curvmStubsPH2Z1_15_index_V_ce0 { O 1 bit } curvmStubsPH2Z1_15_index_V_we0 { O 1 bit } curvmStubsPH2Z1_15_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_15_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1313 \
    name curvmStubsPH2Z1_16_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_16_index_V \
    op interface \
    ports { curvmStubsPH2Z1_16_index_V_address0 { O 6 vector } curvmStubsPH2Z1_16_index_V_ce0 { O 1 bit } curvmStubsPH2Z1_16_index_V_we0 { O 1 bit } curvmStubsPH2Z1_16_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_16_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1314 \
    name curvmStubsPH2Z1_17_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_17_index_V \
    op interface \
    ports { curvmStubsPH2Z1_17_index_V_address0 { O 6 vector } curvmStubsPH2Z1_17_index_V_ce0 { O 1 bit } curvmStubsPH2Z1_17_index_V_we0 { O 1 bit } curvmStubsPH2Z1_17_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_17_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1315 \
    name curvmStubsPH2Z1_18_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_18_index_V \
    op interface \
    ports { curvmStubsPH2Z1_18_index_V_address0 { O 6 vector } curvmStubsPH2Z1_18_index_V_ce0 { O 1 bit } curvmStubsPH2Z1_18_index_V_we0 { O 1 bit } curvmStubsPH2Z1_18_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_18_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1316 \
    name curvmStubsPH3Z1_0_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_0_z_V \
    op interface \
    ports { curvmStubsPH3Z1_0_z_V_address0 { O 6 vector } curvmStubsPH3Z1_0_z_V_ce0 { O 1 bit } curvmStubsPH3Z1_0_z_V_we0 { O 1 bit } curvmStubsPH3Z1_0_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_0_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1317 \
    name curvmStubsPH3Z1_1_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_1_z_V \
    op interface \
    ports { curvmStubsPH3Z1_1_z_V_address0 { O 6 vector } curvmStubsPH3Z1_1_z_V_ce0 { O 1 bit } curvmStubsPH3Z1_1_z_V_we0 { O 1 bit } curvmStubsPH3Z1_1_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_1_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1318 \
    name curvmStubsPH3Z1_2_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_2_z_V \
    op interface \
    ports { curvmStubsPH3Z1_2_z_V_address0 { O 6 vector } curvmStubsPH3Z1_2_z_V_ce0 { O 1 bit } curvmStubsPH3Z1_2_z_V_we0 { O 1 bit } curvmStubsPH3Z1_2_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_2_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1319 \
    name curvmStubsPH3Z1_3_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_3_z_V \
    op interface \
    ports { curvmStubsPH3Z1_3_z_V_address0 { O 6 vector } curvmStubsPH3Z1_3_z_V_ce0 { O 1 bit } curvmStubsPH3Z1_3_z_V_we0 { O 1 bit } curvmStubsPH3Z1_3_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_3_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1320 \
    name curvmStubsPH3Z1_4_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_4_z_V \
    op interface \
    ports { curvmStubsPH3Z1_4_z_V_address0 { O 6 vector } curvmStubsPH3Z1_4_z_V_ce0 { O 1 bit } curvmStubsPH3Z1_4_z_V_we0 { O 1 bit } curvmStubsPH3Z1_4_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_4_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1321 \
    name curvmStubsPH3Z1_5_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_5_z_V \
    op interface \
    ports { curvmStubsPH3Z1_5_z_V_address0 { O 6 vector } curvmStubsPH3Z1_5_z_V_ce0 { O 1 bit } curvmStubsPH3Z1_5_z_V_we0 { O 1 bit } curvmStubsPH3Z1_5_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_5_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1322 \
    name curvmStubsPH3Z1_6_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_6_z_V \
    op interface \
    ports { curvmStubsPH3Z1_6_z_V_address0 { O 6 vector } curvmStubsPH3Z1_6_z_V_ce0 { O 1 bit } curvmStubsPH3Z1_6_z_V_we0 { O 1 bit } curvmStubsPH3Z1_6_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_6_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1323 \
    name curvmStubsPH3Z1_7_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_7_z_V \
    op interface \
    ports { curvmStubsPH3Z1_7_z_V_address0 { O 6 vector } curvmStubsPH3Z1_7_z_V_ce0 { O 1 bit } curvmStubsPH3Z1_7_z_V_we0 { O 1 bit } curvmStubsPH3Z1_7_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_7_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1324 \
    name curvmStubsPH3Z1_8_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_8_z_V \
    op interface \
    ports { curvmStubsPH3Z1_8_z_V_address0 { O 6 vector } curvmStubsPH3Z1_8_z_V_ce0 { O 1 bit } curvmStubsPH3Z1_8_z_V_we0 { O 1 bit } curvmStubsPH3Z1_8_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_8_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1325 \
    name curvmStubsPH3Z1_9_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_9_z_V \
    op interface \
    ports { curvmStubsPH3Z1_9_z_V_address0 { O 6 vector } curvmStubsPH3Z1_9_z_V_ce0 { O 1 bit } curvmStubsPH3Z1_9_z_V_we0 { O 1 bit } curvmStubsPH3Z1_9_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_9_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1326 \
    name curvmStubsPH3Z1_10_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_10_z_V \
    op interface \
    ports { curvmStubsPH3Z1_10_z_V_address0 { O 6 vector } curvmStubsPH3Z1_10_z_V_ce0 { O 1 bit } curvmStubsPH3Z1_10_z_V_we0 { O 1 bit } curvmStubsPH3Z1_10_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_10_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1327 \
    name curvmStubsPH3Z1_11_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_11_z_V \
    op interface \
    ports { curvmStubsPH3Z1_11_z_V_address0 { O 6 vector } curvmStubsPH3Z1_11_z_V_ce0 { O 1 bit } curvmStubsPH3Z1_11_z_V_we0 { O 1 bit } curvmStubsPH3Z1_11_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_11_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1328 \
    name curvmStubsPH3Z1_12_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_12_z_V \
    op interface \
    ports { curvmStubsPH3Z1_12_z_V_address0 { O 6 vector } curvmStubsPH3Z1_12_z_V_ce0 { O 1 bit } curvmStubsPH3Z1_12_z_V_we0 { O 1 bit } curvmStubsPH3Z1_12_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_12_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1329 \
    name curvmStubsPH3Z1_13_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_13_z_V \
    op interface \
    ports { curvmStubsPH3Z1_13_z_V_address0 { O 6 vector } curvmStubsPH3Z1_13_z_V_ce0 { O 1 bit } curvmStubsPH3Z1_13_z_V_we0 { O 1 bit } curvmStubsPH3Z1_13_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_13_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1330 \
    name curvmStubsPH3Z1_14_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_14_z_V \
    op interface \
    ports { curvmStubsPH3Z1_14_z_V_address0 { O 6 vector } curvmStubsPH3Z1_14_z_V_ce0 { O 1 bit } curvmStubsPH3Z1_14_z_V_we0 { O 1 bit } curvmStubsPH3Z1_14_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_14_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1331 \
    name curvmStubsPH3Z1_15_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_15_z_V \
    op interface \
    ports { curvmStubsPH3Z1_15_z_V_address0 { O 6 vector } curvmStubsPH3Z1_15_z_V_ce0 { O 1 bit } curvmStubsPH3Z1_15_z_V_we0 { O 1 bit } curvmStubsPH3Z1_15_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_15_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1332 \
    name curvmStubsPH3Z1_16_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_16_z_V \
    op interface \
    ports { curvmStubsPH3Z1_16_z_V_address0 { O 6 vector } curvmStubsPH3Z1_16_z_V_ce0 { O 1 bit } curvmStubsPH3Z1_16_z_V_we0 { O 1 bit } curvmStubsPH3Z1_16_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_16_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1333 \
    name curvmStubsPH3Z1_17_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_17_z_V \
    op interface \
    ports { curvmStubsPH3Z1_17_z_V_address0 { O 6 vector } curvmStubsPH3Z1_17_z_V_ce0 { O 1 bit } curvmStubsPH3Z1_17_z_V_we0 { O 1 bit } curvmStubsPH3Z1_17_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_17_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1334 \
    name curvmStubsPH3Z1_18_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_18_z_V \
    op interface \
    ports { curvmStubsPH3Z1_18_z_V_address0 { O 6 vector } curvmStubsPH3Z1_18_z_V_ce0 { O 1 bit } curvmStubsPH3Z1_18_z_V_we0 { O 1 bit } curvmStubsPH3Z1_18_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_18_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1335 \
    name curvmStubsPH3Z1_0_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_0_phi_V \
    op interface \
    ports { curvmStubsPH3Z1_0_phi_V_address0 { O 6 vector } curvmStubsPH3Z1_0_phi_V_ce0 { O 1 bit } curvmStubsPH3Z1_0_phi_V_we0 { O 1 bit } curvmStubsPH3Z1_0_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_0_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1336 \
    name curvmStubsPH3Z1_1_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_1_phi_V \
    op interface \
    ports { curvmStubsPH3Z1_1_phi_V_address0 { O 6 vector } curvmStubsPH3Z1_1_phi_V_ce0 { O 1 bit } curvmStubsPH3Z1_1_phi_V_we0 { O 1 bit } curvmStubsPH3Z1_1_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_1_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1337 \
    name curvmStubsPH3Z1_2_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_2_phi_V \
    op interface \
    ports { curvmStubsPH3Z1_2_phi_V_address0 { O 6 vector } curvmStubsPH3Z1_2_phi_V_ce0 { O 1 bit } curvmStubsPH3Z1_2_phi_V_we0 { O 1 bit } curvmStubsPH3Z1_2_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_2_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1338 \
    name curvmStubsPH3Z1_3_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_3_phi_V \
    op interface \
    ports { curvmStubsPH3Z1_3_phi_V_address0 { O 6 vector } curvmStubsPH3Z1_3_phi_V_ce0 { O 1 bit } curvmStubsPH3Z1_3_phi_V_we0 { O 1 bit } curvmStubsPH3Z1_3_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_3_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1339 \
    name curvmStubsPH3Z1_4_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_4_phi_V \
    op interface \
    ports { curvmStubsPH3Z1_4_phi_V_address0 { O 6 vector } curvmStubsPH3Z1_4_phi_V_ce0 { O 1 bit } curvmStubsPH3Z1_4_phi_V_we0 { O 1 bit } curvmStubsPH3Z1_4_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_4_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1340 \
    name curvmStubsPH3Z1_5_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_5_phi_V \
    op interface \
    ports { curvmStubsPH3Z1_5_phi_V_address0 { O 6 vector } curvmStubsPH3Z1_5_phi_V_ce0 { O 1 bit } curvmStubsPH3Z1_5_phi_V_we0 { O 1 bit } curvmStubsPH3Z1_5_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_5_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1341 \
    name curvmStubsPH3Z1_6_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_6_phi_V \
    op interface \
    ports { curvmStubsPH3Z1_6_phi_V_address0 { O 6 vector } curvmStubsPH3Z1_6_phi_V_ce0 { O 1 bit } curvmStubsPH3Z1_6_phi_V_we0 { O 1 bit } curvmStubsPH3Z1_6_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_6_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1342 \
    name curvmStubsPH3Z1_7_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_7_phi_V \
    op interface \
    ports { curvmStubsPH3Z1_7_phi_V_address0 { O 6 vector } curvmStubsPH3Z1_7_phi_V_ce0 { O 1 bit } curvmStubsPH3Z1_7_phi_V_we0 { O 1 bit } curvmStubsPH3Z1_7_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_7_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1343 \
    name curvmStubsPH3Z1_8_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_8_phi_V \
    op interface \
    ports { curvmStubsPH3Z1_8_phi_V_address0 { O 6 vector } curvmStubsPH3Z1_8_phi_V_ce0 { O 1 bit } curvmStubsPH3Z1_8_phi_V_we0 { O 1 bit } curvmStubsPH3Z1_8_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_8_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1344 \
    name curvmStubsPH3Z1_9_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_9_phi_V \
    op interface \
    ports { curvmStubsPH3Z1_9_phi_V_address0 { O 6 vector } curvmStubsPH3Z1_9_phi_V_ce0 { O 1 bit } curvmStubsPH3Z1_9_phi_V_we0 { O 1 bit } curvmStubsPH3Z1_9_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_9_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1345 \
    name curvmStubsPH3Z1_10_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_10_phi_V \
    op interface \
    ports { curvmStubsPH3Z1_10_phi_V_address0 { O 6 vector } curvmStubsPH3Z1_10_phi_V_ce0 { O 1 bit } curvmStubsPH3Z1_10_phi_V_we0 { O 1 bit } curvmStubsPH3Z1_10_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_10_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1346 \
    name curvmStubsPH3Z1_11_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_11_phi_V \
    op interface \
    ports { curvmStubsPH3Z1_11_phi_V_address0 { O 6 vector } curvmStubsPH3Z1_11_phi_V_ce0 { O 1 bit } curvmStubsPH3Z1_11_phi_V_we0 { O 1 bit } curvmStubsPH3Z1_11_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_11_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1347 \
    name curvmStubsPH3Z1_12_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_12_phi_V \
    op interface \
    ports { curvmStubsPH3Z1_12_phi_V_address0 { O 6 vector } curvmStubsPH3Z1_12_phi_V_ce0 { O 1 bit } curvmStubsPH3Z1_12_phi_V_we0 { O 1 bit } curvmStubsPH3Z1_12_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_12_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1348 \
    name curvmStubsPH3Z1_13_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_13_phi_V \
    op interface \
    ports { curvmStubsPH3Z1_13_phi_V_address0 { O 6 vector } curvmStubsPH3Z1_13_phi_V_ce0 { O 1 bit } curvmStubsPH3Z1_13_phi_V_we0 { O 1 bit } curvmStubsPH3Z1_13_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_13_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1349 \
    name curvmStubsPH3Z1_14_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_14_phi_V \
    op interface \
    ports { curvmStubsPH3Z1_14_phi_V_address0 { O 6 vector } curvmStubsPH3Z1_14_phi_V_ce0 { O 1 bit } curvmStubsPH3Z1_14_phi_V_we0 { O 1 bit } curvmStubsPH3Z1_14_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_14_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1350 \
    name curvmStubsPH3Z1_15_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_15_phi_V \
    op interface \
    ports { curvmStubsPH3Z1_15_phi_V_address0 { O 6 vector } curvmStubsPH3Z1_15_phi_V_ce0 { O 1 bit } curvmStubsPH3Z1_15_phi_V_we0 { O 1 bit } curvmStubsPH3Z1_15_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_15_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1351 \
    name curvmStubsPH3Z1_16_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_16_phi_V \
    op interface \
    ports { curvmStubsPH3Z1_16_phi_V_address0 { O 6 vector } curvmStubsPH3Z1_16_phi_V_ce0 { O 1 bit } curvmStubsPH3Z1_16_phi_V_we0 { O 1 bit } curvmStubsPH3Z1_16_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_16_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1352 \
    name curvmStubsPH3Z1_17_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_17_phi_V \
    op interface \
    ports { curvmStubsPH3Z1_17_phi_V_address0 { O 6 vector } curvmStubsPH3Z1_17_phi_V_ce0 { O 1 bit } curvmStubsPH3Z1_17_phi_V_we0 { O 1 bit } curvmStubsPH3Z1_17_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_17_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1353 \
    name curvmStubsPH3Z1_18_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_18_phi_V \
    op interface \
    ports { curvmStubsPH3Z1_18_phi_V_address0 { O 6 vector } curvmStubsPH3Z1_18_phi_V_ce0 { O 1 bit } curvmStubsPH3Z1_18_phi_V_we0 { O 1 bit } curvmStubsPH3Z1_18_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_18_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1354 \
    name curvmStubsPH3Z1_0_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_0_r_V \
    op interface \
    ports { curvmStubsPH3Z1_0_r_V_address0 { O 6 vector } curvmStubsPH3Z1_0_r_V_ce0 { O 1 bit } curvmStubsPH3Z1_0_r_V_we0 { O 1 bit } curvmStubsPH3Z1_0_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_0_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1355 \
    name curvmStubsPH3Z1_1_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_1_r_V \
    op interface \
    ports { curvmStubsPH3Z1_1_r_V_address0 { O 6 vector } curvmStubsPH3Z1_1_r_V_ce0 { O 1 bit } curvmStubsPH3Z1_1_r_V_we0 { O 1 bit } curvmStubsPH3Z1_1_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_1_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1356 \
    name curvmStubsPH3Z1_2_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_2_r_V \
    op interface \
    ports { curvmStubsPH3Z1_2_r_V_address0 { O 6 vector } curvmStubsPH3Z1_2_r_V_ce0 { O 1 bit } curvmStubsPH3Z1_2_r_V_we0 { O 1 bit } curvmStubsPH3Z1_2_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_2_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1357 \
    name curvmStubsPH3Z1_3_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_3_r_V \
    op interface \
    ports { curvmStubsPH3Z1_3_r_V_address0 { O 6 vector } curvmStubsPH3Z1_3_r_V_ce0 { O 1 bit } curvmStubsPH3Z1_3_r_V_we0 { O 1 bit } curvmStubsPH3Z1_3_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_3_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1358 \
    name curvmStubsPH3Z1_4_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_4_r_V \
    op interface \
    ports { curvmStubsPH3Z1_4_r_V_address0 { O 6 vector } curvmStubsPH3Z1_4_r_V_ce0 { O 1 bit } curvmStubsPH3Z1_4_r_V_we0 { O 1 bit } curvmStubsPH3Z1_4_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_4_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1359 \
    name curvmStubsPH3Z1_5_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_5_r_V \
    op interface \
    ports { curvmStubsPH3Z1_5_r_V_address0 { O 6 vector } curvmStubsPH3Z1_5_r_V_ce0 { O 1 bit } curvmStubsPH3Z1_5_r_V_we0 { O 1 bit } curvmStubsPH3Z1_5_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_5_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1360 \
    name curvmStubsPH3Z1_6_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_6_r_V \
    op interface \
    ports { curvmStubsPH3Z1_6_r_V_address0 { O 6 vector } curvmStubsPH3Z1_6_r_V_ce0 { O 1 bit } curvmStubsPH3Z1_6_r_V_we0 { O 1 bit } curvmStubsPH3Z1_6_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_6_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1361 \
    name curvmStubsPH3Z1_7_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_7_r_V \
    op interface \
    ports { curvmStubsPH3Z1_7_r_V_address0 { O 6 vector } curvmStubsPH3Z1_7_r_V_ce0 { O 1 bit } curvmStubsPH3Z1_7_r_V_we0 { O 1 bit } curvmStubsPH3Z1_7_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_7_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1362 \
    name curvmStubsPH3Z1_8_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_8_r_V \
    op interface \
    ports { curvmStubsPH3Z1_8_r_V_address0 { O 6 vector } curvmStubsPH3Z1_8_r_V_ce0 { O 1 bit } curvmStubsPH3Z1_8_r_V_we0 { O 1 bit } curvmStubsPH3Z1_8_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_8_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1363 \
    name curvmStubsPH3Z1_9_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_9_r_V \
    op interface \
    ports { curvmStubsPH3Z1_9_r_V_address0 { O 6 vector } curvmStubsPH3Z1_9_r_V_ce0 { O 1 bit } curvmStubsPH3Z1_9_r_V_we0 { O 1 bit } curvmStubsPH3Z1_9_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_9_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1364 \
    name curvmStubsPH3Z1_10_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_10_r_V \
    op interface \
    ports { curvmStubsPH3Z1_10_r_V_address0 { O 6 vector } curvmStubsPH3Z1_10_r_V_ce0 { O 1 bit } curvmStubsPH3Z1_10_r_V_we0 { O 1 bit } curvmStubsPH3Z1_10_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_10_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1365 \
    name curvmStubsPH3Z1_11_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_11_r_V \
    op interface \
    ports { curvmStubsPH3Z1_11_r_V_address0 { O 6 vector } curvmStubsPH3Z1_11_r_V_ce0 { O 1 bit } curvmStubsPH3Z1_11_r_V_we0 { O 1 bit } curvmStubsPH3Z1_11_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_11_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1366 \
    name curvmStubsPH3Z1_12_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_12_r_V \
    op interface \
    ports { curvmStubsPH3Z1_12_r_V_address0 { O 6 vector } curvmStubsPH3Z1_12_r_V_ce0 { O 1 bit } curvmStubsPH3Z1_12_r_V_we0 { O 1 bit } curvmStubsPH3Z1_12_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_12_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1367 \
    name curvmStubsPH3Z1_13_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_13_r_V \
    op interface \
    ports { curvmStubsPH3Z1_13_r_V_address0 { O 6 vector } curvmStubsPH3Z1_13_r_V_ce0 { O 1 bit } curvmStubsPH3Z1_13_r_V_we0 { O 1 bit } curvmStubsPH3Z1_13_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_13_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1368 \
    name curvmStubsPH3Z1_14_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_14_r_V \
    op interface \
    ports { curvmStubsPH3Z1_14_r_V_address0 { O 6 vector } curvmStubsPH3Z1_14_r_V_ce0 { O 1 bit } curvmStubsPH3Z1_14_r_V_we0 { O 1 bit } curvmStubsPH3Z1_14_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_14_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1369 \
    name curvmStubsPH3Z1_15_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_15_r_V \
    op interface \
    ports { curvmStubsPH3Z1_15_r_V_address0 { O 6 vector } curvmStubsPH3Z1_15_r_V_ce0 { O 1 bit } curvmStubsPH3Z1_15_r_V_we0 { O 1 bit } curvmStubsPH3Z1_15_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_15_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1370 \
    name curvmStubsPH3Z1_16_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_16_r_V \
    op interface \
    ports { curvmStubsPH3Z1_16_r_V_address0 { O 6 vector } curvmStubsPH3Z1_16_r_V_ce0 { O 1 bit } curvmStubsPH3Z1_16_r_V_we0 { O 1 bit } curvmStubsPH3Z1_16_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_16_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1371 \
    name curvmStubsPH3Z1_17_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_17_r_V \
    op interface \
    ports { curvmStubsPH3Z1_17_r_V_address0 { O 6 vector } curvmStubsPH3Z1_17_r_V_ce0 { O 1 bit } curvmStubsPH3Z1_17_r_V_we0 { O 1 bit } curvmStubsPH3Z1_17_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_17_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1372 \
    name curvmStubsPH3Z1_18_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_18_r_V \
    op interface \
    ports { curvmStubsPH3Z1_18_r_V_address0 { O 6 vector } curvmStubsPH3Z1_18_r_V_ce0 { O 1 bit } curvmStubsPH3Z1_18_r_V_we0 { O 1 bit } curvmStubsPH3Z1_18_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_18_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1373 \
    name curvmStubsPH3Z1_0_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_0_pt_V \
    op interface \
    ports { curvmStubsPH3Z1_0_pt_V_address0 { O 6 vector } curvmStubsPH3Z1_0_pt_V_ce0 { O 1 bit } curvmStubsPH3Z1_0_pt_V_we0 { O 1 bit } curvmStubsPH3Z1_0_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_0_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1374 \
    name curvmStubsPH3Z1_1_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_1_pt_V \
    op interface \
    ports { curvmStubsPH3Z1_1_pt_V_address0 { O 6 vector } curvmStubsPH3Z1_1_pt_V_ce0 { O 1 bit } curvmStubsPH3Z1_1_pt_V_we0 { O 1 bit } curvmStubsPH3Z1_1_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_1_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1375 \
    name curvmStubsPH3Z1_2_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_2_pt_V \
    op interface \
    ports { curvmStubsPH3Z1_2_pt_V_address0 { O 6 vector } curvmStubsPH3Z1_2_pt_V_ce0 { O 1 bit } curvmStubsPH3Z1_2_pt_V_we0 { O 1 bit } curvmStubsPH3Z1_2_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_2_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1376 \
    name curvmStubsPH3Z1_3_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_3_pt_V \
    op interface \
    ports { curvmStubsPH3Z1_3_pt_V_address0 { O 6 vector } curvmStubsPH3Z1_3_pt_V_ce0 { O 1 bit } curvmStubsPH3Z1_3_pt_V_we0 { O 1 bit } curvmStubsPH3Z1_3_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_3_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1377 \
    name curvmStubsPH3Z1_4_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_4_pt_V \
    op interface \
    ports { curvmStubsPH3Z1_4_pt_V_address0 { O 6 vector } curvmStubsPH3Z1_4_pt_V_ce0 { O 1 bit } curvmStubsPH3Z1_4_pt_V_we0 { O 1 bit } curvmStubsPH3Z1_4_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_4_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1378 \
    name curvmStubsPH3Z1_5_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_5_pt_V \
    op interface \
    ports { curvmStubsPH3Z1_5_pt_V_address0 { O 6 vector } curvmStubsPH3Z1_5_pt_V_ce0 { O 1 bit } curvmStubsPH3Z1_5_pt_V_we0 { O 1 bit } curvmStubsPH3Z1_5_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_5_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1379 \
    name curvmStubsPH3Z1_6_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_6_pt_V \
    op interface \
    ports { curvmStubsPH3Z1_6_pt_V_address0 { O 6 vector } curvmStubsPH3Z1_6_pt_V_ce0 { O 1 bit } curvmStubsPH3Z1_6_pt_V_we0 { O 1 bit } curvmStubsPH3Z1_6_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_6_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1380 \
    name curvmStubsPH3Z1_7_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_7_pt_V \
    op interface \
    ports { curvmStubsPH3Z1_7_pt_V_address0 { O 6 vector } curvmStubsPH3Z1_7_pt_V_ce0 { O 1 bit } curvmStubsPH3Z1_7_pt_V_we0 { O 1 bit } curvmStubsPH3Z1_7_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_7_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1381 \
    name curvmStubsPH3Z1_8_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_8_pt_V \
    op interface \
    ports { curvmStubsPH3Z1_8_pt_V_address0 { O 6 vector } curvmStubsPH3Z1_8_pt_V_ce0 { O 1 bit } curvmStubsPH3Z1_8_pt_V_we0 { O 1 bit } curvmStubsPH3Z1_8_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_8_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1382 \
    name curvmStubsPH3Z1_9_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_9_pt_V \
    op interface \
    ports { curvmStubsPH3Z1_9_pt_V_address0 { O 6 vector } curvmStubsPH3Z1_9_pt_V_ce0 { O 1 bit } curvmStubsPH3Z1_9_pt_V_we0 { O 1 bit } curvmStubsPH3Z1_9_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_9_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1383 \
    name curvmStubsPH3Z1_10_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_10_pt_V \
    op interface \
    ports { curvmStubsPH3Z1_10_pt_V_address0 { O 6 vector } curvmStubsPH3Z1_10_pt_V_ce0 { O 1 bit } curvmStubsPH3Z1_10_pt_V_we0 { O 1 bit } curvmStubsPH3Z1_10_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_10_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1384 \
    name curvmStubsPH3Z1_11_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_11_pt_V \
    op interface \
    ports { curvmStubsPH3Z1_11_pt_V_address0 { O 6 vector } curvmStubsPH3Z1_11_pt_V_ce0 { O 1 bit } curvmStubsPH3Z1_11_pt_V_we0 { O 1 bit } curvmStubsPH3Z1_11_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_11_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1385 \
    name curvmStubsPH3Z1_12_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_12_pt_V \
    op interface \
    ports { curvmStubsPH3Z1_12_pt_V_address0 { O 6 vector } curvmStubsPH3Z1_12_pt_V_ce0 { O 1 bit } curvmStubsPH3Z1_12_pt_V_we0 { O 1 bit } curvmStubsPH3Z1_12_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_12_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1386 \
    name curvmStubsPH3Z1_13_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_13_pt_V \
    op interface \
    ports { curvmStubsPH3Z1_13_pt_V_address0 { O 6 vector } curvmStubsPH3Z1_13_pt_V_ce0 { O 1 bit } curvmStubsPH3Z1_13_pt_V_we0 { O 1 bit } curvmStubsPH3Z1_13_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_13_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1387 \
    name curvmStubsPH3Z1_14_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_14_pt_V \
    op interface \
    ports { curvmStubsPH3Z1_14_pt_V_address0 { O 6 vector } curvmStubsPH3Z1_14_pt_V_ce0 { O 1 bit } curvmStubsPH3Z1_14_pt_V_we0 { O 1 bit } curvmStubsPH3Z1_14_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_14_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1388 \
    name curvmStubsPH3Z1_15_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_15_pt_V \
    op interface \
    ports { curvmStubsPH3Z1_15_pt_V_address0 { O 6 vector } curvmStubsPH3Z1_15_pt_V_ce0 { O 1 bit } curvmStubsPH3Z1_15_pt_V_we0 { O 1 bit } curvmStubsPH3Z1_15_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_15_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1389 \
    name curvmStubsPH3Z1_16_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_16_pt_V \
    op interface \
    ports { curvmStubsPH3Z1_16_pt_V_address0 { O 6 vector } curvmStubsPH3Z1_16_pt_V_ce0 { O 1 bit } curvmStubsPH3Z1_16_pt_V_we0 { O 1 bit } curvmStubsPH3Z1_16_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_16_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1390 \
    name curvmStubsPH3Z1_17_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_17_pt_V \
    op interface \
    ports { curvmStubsPH3Z1_17_pt_V_address0 { O 6 vector } curvmStubsPH3Z1_17_pt_V_ce0 { O 1 bit } curvmStubsPH3Z1_17_pt_V_we0 { O 1 bit } curvmStubsPH3Z1_17_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_17_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1391 \
    name curvmStubsPH3Z1_18_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_18_pt_V \
    op interface \
    ports { curvmStubsPH3Z1_18_pt_V_address0 { O 6 vector } curvmStubsPH3Z1_18_pt_V_ce0 { O 1 bit } curvmStubsPH3Z1_18_pt_V_we0 { O 1 bit } curvmStubsPH3Z1_18_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_18_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1392 \
    name curvmStubsPH3Z1_0_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_0_index_V \
    op interface \
    ports { curvmStubsPH3Z1_0_index_V_address0 { O 6 vector } curvmStubsPH3Z1_0_index_V_ce0 { O 1 bit } curvmStubsPH3Z1_0_index_V_we0 { O 1 bit } curvmStubsPH3Z1_0_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_0_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1393 \
    name curvmStubsPH3Z1_1_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_1_index_V \
    op interface \
    ports { curvmStubsPH3Z1_1_index_V_address0 { O 6 vector } curvmStubsPH3Z1_1_index_V_ce0 { O 1 bit } curvmStubsPH3Z1_1_index_V_we0 { O 1 bit } curvmStubsPH3Z1_1_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_1_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1394 \
    name curvmStubsPH3Z1_2_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_2_index_V \
    op interface \
    ports { curvmStubsPH3Z1_2_index_V_address0 { O 6 vector } curvmStubsPH3Z1_2_index_V_ce0 { O 1 bit } curvmStubsPH3Z1_2_index_V_we0 { O 1 bit } curvmStubsPH3Z1_2_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_2_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1395 \
    name curvmStubsPH3Z1_3_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_3_index_V \
    op interface \
    ports { curvmStubsPH3Z1_3_index_V_address0 { O 6 vector } curvmStubsPH3Z1_3_index_V_ce0 { O 1 bit } curvmStubsPH3Z1_3_index_V_we0 { O 1 bit } curvmStubsPH3Z1_3_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_3_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1396 \
    name curvmStubsPH3Z1_4_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_4_index_V \
    op interface \
    ports { curvmStubsPH3Z1_4_index_V_address0 { O 6 vector } curvmStubsPH3Z1_4_index_V_ce0 { O 1 bit } curvmStubsPH3Z1_4_index_V_we0 { O 1 bit } curvmStubsPH3Z1_4_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_4_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1397 \
    name curvmStubsPH3Z1_5_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_5_index_V \
    op interface \
    ports { curvmStubsPH3Z1_5_index_V_address0 { O 6 vector } curvmStubsPH3Z1_5_index_V_ce0 { O 1 bit } curvmStubsPH3Z1_5_index_V_we0 { O 1 bit } curvmStubsPH3Z1_5_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_5_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1398 \
    name curvmStubsPH3Z1_6_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_6_index_V \
    op interface \
    ports { curvmStubsPH3Z1_6_index_V_address0 { O 6 vector } curvmStubsPH3Z1_6_index_V_ce0 { O 1 bit } curvmStubsPH3Z1_6_index_V_we0 { O 1 bit } curvmStubsPH3Z1_6_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_6_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1399 \
    name curvmStubsPH3Z1_7_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_7_index_V \
    op interface \
    ports { curvmStubsPH3Z1_7_index_V_address0 { O 6 vector } curvmStubsPH3Z1_7_index_V_ce0 { O 1 bit } curvmStubsPH3Z1_7_index_V_we0 { O 1 bit } curvmStubsPH3Z1_7_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_7_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1400 \
    name curvmStubsPH3Z1_8_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_8_index_V \
    op interface \
    ports { curvmStubsPH3Z1_8_index_V_address0 { O 6 vector } curvmStubsPH3Z1_8_index_V_ce0 { O 1 bit } curvmStubsPH3Z1_8_index_V_we0 { O 1 bit } curvmStubsPH3Z1_8_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_8_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1401 \
    name curvmStubsPH3Z1_9_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_9_index_V \
    op interface \
    ports { curvmStubsPH3Z1_9_index_V_address0 { O 6 vector } curvmStubsPH3Z1_9_index_V_ce0 { O 1 bit } curvmStubsPH3Z1_9_index_V_we0 { O 1 bit } curvmStubsPH3Z1_9_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_9_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1402 \
    name curvmStubsPH3Z1_10_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_10_index_V \
    op interface \
    ports { curvmStubsPH3Z1_10_index_V_address0 { O 6 vector } curvmStubsPH3Z1_10_index_V_ce0 { O 1 bit } curvmStubsPH3Z1_10_index_V_we0 { O 1 bit } curvmStubsPH3Z1_10_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_10_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1403 \
    name curvmStubsPH3Z1_11_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_11_index_V \
    op interface \
    ports { curvmStubsPH3Z1_11_index_V_address0 { O 6 vector } curvmStubsPH3Z1_11_index_V_ce0 { O 1 bit } curvmStubsPH3Z1_11_index_V_we0 { O 1 bit } curvmStubsPH3Z1_11_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_11_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1404 \
    name curvmStubsPH3Z1_12_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_12_index_V \
    op interface \
    ports { curvmStubsPH3Z1_12_index_V_address0 { O 6 vector } curvmStubsPH3Z1_12_index_V_ce0 { O 1 bit } curvmStubsPH3Z1_12_index_V_we0 { O 1 bit } curvmStubsPH3Z1_12_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_12_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1405 \
    name curvmStubsPH3Z1_13_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_13_index_V \
    op interface \
    ports { curvmStubsPH3Z1_13_index_V_address0 { O 6 vector } curvmStubsPH3Z1_13_index_V_ce0 { O 1 bit } curvmStubsPH3Z1_13_index_V_we0 { O 1 bit } curvmStubsPH3Z1_13_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_13_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1406 \
    name curvmStubsPH3Z1_14_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_14_index_V \
    op interface \
    ports { curvmStubsPH3Z1_14_index_V_address0 { O 6 vector } curvmStubsPH3Z1_14_index_V_ce0 { O 1 bit } curvmStubsPH3Z1_14_index_V_we0 { O 1 bit } curvmStubsPH3Z1_14_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_14_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1407 \
    name curvmStubsPH3Z1_15_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_15_index_V \
    op interface \
    ports { curvmStubsPH3Z1_15_index_V_address0 { O 6 vector } curvmStubsPH3Z1_15_index_V_ce0 { O 1 bit } curvmStubsPH3Z1_15_index_V_we0 { O 1 bit } curvmStubsPH3Z1_15_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_15_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1408 \
    name curvmStubsPH3Z1_16_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_16_index_V \
    op interface \
    ports { curvmStubsPH3Z1_16_index_V_address0 { O 6 vector } curvmStubsPH3Z1_16_index_V_ce0 { O 1 bit } curvmStubsPH3Z1_16_index_V_we0 { O 1 bit } curvmStubsPH3Z1_16_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_16_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1409 \
    name curvmStubsPH3Z1_17_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_17_index_V \
    op interface \
    ports { curvmStubsPH3Z1_17_index_V_address0 { O 6 vector } curvmStubsPH3Z1_17_index_V_ce0 { O 1 bit } curvmStubsPH3Z1_17_index_V_we0 { O 1 bit } curvmStubsPH3Z1_17_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_17_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1410 \
    name curvmStubsPH3Z1_18_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_18_index_V \
    op interface \
    ports { curvmStubsPH3Z1_18_index_V_address0 { O 6 vector } curvmStubsPH3Z1_18_index_V_ce0 { O 1 bit } curvmStubsPH3Z1_18_index_V_we0 { O 1 bit } curvmStubsPH3Z1_18_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_18_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1411 \
    name curvmStubsPH4Z1_0_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_0_z_V \
    op interface \
    ports { curvmStubsPH4Z1_0_z_V_address0 { O 6 vector } curvmStubsPH4Z1_0_z_V_ce0 { O 1 bit } curvmStubsPH4Z1_0_z_V_we0 { O 1 bit } curvmStubsPH4Z1_0_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_0_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1412 \
    name curvmStubsPH4Z1_1_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_1_z_V \
    op interface \
    ports { curvmStubsPH4Z1_1_z_V_address0 { O 6 vector } curvmStubsPH4Z1_1_z_V_ce0 { O 1 bit } curvmStubsPH4Z1_1_z_V_we0 { O 1 bit } curvmStubsPH4Z1_1_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_1_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1413 \
    name curvmStubsPH4Z1_2_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_2_z_V \
    op interface \
    ports { curvmStubsPH4Z1_2_z_V_address0 { O 6 vector } curvmStubsPH4Z1_2_z_V_ce0 { O 1 bit } curvmStubsPH4Z1_2_z_V_we0 { O 1 bit } curvmStubsPH4Z1_2_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_2_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1414 \
    name curvmStubsPH4Z1_3_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_3_z_V \
    op interface \
    ports { curvmStubsPH4Z1_3_z_V_address0 { O 6 vector } curvmStubsPH4Z1_3_z_V_ce0 { O 1 bit } curvmStubsPH4Z1_3_z_V_we0 { O 1 bit } curvmStubsPH4Z1_3_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_3_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1415 \
    name curvmStubsPH4Z1_4_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_4_z_V \
    op interface \
    ports { curvmStubsPH4Z1_4_z_V_address0 { O 6 vector } curvmStubsPH4Z1_4_z_V_ce0 { O 1 bit } curvmStubsPH4Z1_4_z_V_we0 { O 1 bit } curvmStubsPH4Z1_4_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_4_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1416 \
    name curvmStubsPH4Z1_5_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_5_z_V \
    op interface \
    ports { curvmStubsPH4Z1_5_z_V_address0 { O 6 vector } curvmStubsPH4Z1_5_z_V_ce0 { O 1 bit } curvmStubsPH4Z1_5_z_V_we0 { O 1 bit } curvmStubsPH4Z1_5_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_5_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1417 \
    name curvmStubsPH4Z1_6_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_6_z_V \
    op interface \
    ports { curvmStubsPH4Z1_6_z_V_address0 { O 6 vector } curvmStubsPH4Z1_6_z_V_ce0 { O 1 bit } curvmStubsPH4Z1_6_z_V_we0 { O 1 bit } curvmStubsPH4Z1_6_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_6_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1418 \
    name curvmStubsPH4Z1_7_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_7_z_V \
    op interface \
    ports { curvmStubsPH4Z1_7_z_V_address0 { O 6 vector } curvmStubsPH4Z1_7_z_V_ce0 { O 1 bit } curvmStubsPH4Z1_7_z_V_we0 { O 1 bit } curvmStubsPH4Z1_7_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_7_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1419 \
    name curvmStubsPH4Z1_8_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_8_z_V \
    op interface \
    ports { curvmStubsPH4Z1_8_z_V_address0 { O 6 vector } curvmStubsPH4Z1_8_z_V_ce0 { O 1 bit } curvmStubsPH4Z1_8_z_V_we0 { O 1 bit } curvmStubsPH4Z1_8_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_8_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1420 \
    name curvmStubsPH4Z1_9_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_9_z_V \
    op interface \
    ports { curvmStubsPH4Z1_9_z_V_address0 { O 6 vector } curvmStubsPH4Z1_9_z_V_ce0 { O 1 bit } curvmStubsPH4Z1_9_z_V_we0 { O 1 bit } curvmStubsPH4Z1_9_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_9_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1421 \
    name curvmStubsPH4Z1_10_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_10_z_V \
    op interface \
    ports { curvmStubsPH4Z1_10_z_V_address0 { O 6 vector } curvmStubsPH4Z1_10_z_V_ce0 { O 1 bit } curvmStubsPH4Z1_10_z_V_we0 { O 1 bit } curvmStubsPH4Z1_10_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_10_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1422 \
    name curvmStubsPH4Z1_11_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_11_z_V \
    op interface \
    ports { curvmStubsPH4Z1_11_z_V_address0 { O 6 vector } curvmStubsPH4Z1_11_z_V_ce0 { O 1 bit } curvmStubsPH4Z1_11_z_V_we0 { O 1 bit } curvmStubsPH4Z1_11_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_11_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1423 \
    name curvmStubsPH4Z1_12_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_12_z_V \
    op interface \
    ports { curvmStubsPH4Z1_12_z_V_address0 { O 6 vector } curvmStubsPH4Z1_12_z_V_ce0 { O 1 bit } curvmStubsPH4Z1_12_z_V_we0 { O 1 bit } curvmStubsPH4Z1_12_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_12_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1424 \
    name curvmStubsPH4Z1_13_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_13_z_V \
    op interface \
    ports { curvmStubsPH4Z1_13_z_V_address0 { O 6 vector } curvmStubsPH4Z1_13_z_V_ce0 { O 1 bit } curvmStubsPH4Z1_13_z_V_we0 { O 1 bit } curvmStubsPH4Z1_13_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_13_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1425 \
    name curvmStubsPH4Z1_14_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_14_z_V \
    op interface \
    ports { curvmStubsPH4Z1_14_z_V_address0 { O 6 vector } curvmStubsPH4Z1_14_z_V_ce0 { O 1 bit } curvmStubsPH4Z1_14_z_V_we0 { O 1 bit } curvmStubsPH4Z1_14_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_14_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1426 \
    name curvmStubsPH4Z1_15_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_15_z_V \
    op interface \
    ports { curvmStubsPH4Z1_15_z_V_address0 { O 6 vector } curvmStubsPH4Z1_15_z_V_ce0 { O 1 bit } curvmStubsPH4Z1_15_z_V_we0 { O 1 bit } curvmStubsPH4Z1_15_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_15_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1427 \
    name curvmStubsPH4Z1_16_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_16_z_V \
    op interface \
    ports { curvmStubsPH4Z1_16_z_V_address0 { O 6 vector } curvmStubsPH4Z1_16_z_V_ce0 { O 1 bit } curvmStubsPH4Z1_16_z_V_we0 { O 1 bit } curvmStubsPH4Z1_16_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_16_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1428 \
    name curvmStubsPH4Z1_17_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_17_z_V \
    op interface \
    ports { curvmStubsPH4Z1_17_z_V_address0 { O 6 vector } curvmStubsPH4Z1_17_z_V_ce0 { O 1 bit } curvmStubsPH4Z1_17_z_V_we0 { O 1 bit } curvmStubsPH4Z1_17_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_17_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1429 \
    name curvmStubsPH4Z1_18_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_18_z_V \
    op interface \
    ports { curvmStubsPH4Z1_18_z_V_address0 { O 6 vector } curvmStubsPH4Z1_18_z_V_ce0 { O 1 bit } curvmStubsPH4Z1_18_z_V_we0 { O 1 bit } curvmStubsPH4Z1_18_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_18_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1430 \
    name curvmStubsPH4Z1_0_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_0_phi_V \
    op interface \
    ports { curvmStubsPH4Z1_0_phi_V_address0 { O 6 vector } curvmStubsPH4Z1_0_phi_V_ce0 { O 1 bit } curvmStubsPH4Z1_0_phi_V_we0 { O 1 bit } curvmStubsPH4Z1_0_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_0_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1431 \
    name curvmStubsPH4Z1_1_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_1_phi_V \
    op interface \
    ports { curvmStubsPH4Z1_1_phi_V_address0 { O 6 vector } curvmStubsPH4Z1_1_phi_V_ce0 { O 1 bit } curvmStubsPH4Z1_1_phi_V_we0 { O 1 bit } curvmStubsPH4Z1_1_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_1_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1432 \
    name curvmStubsPH4Z1_2_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_2_phi_V \
    op interface \
    ports { curvmStubsPH4Z1_2_phi_V_address0 { O 6 vector } curvmStubsPH4Z1_2_phi_V_ce0 { O 1 bit } curvmStubsPH4Z1_2_phi_V_we0 { O 1 bit } curvmStubsPH4Z1_2_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_2_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1433 \
    name curvmStubsPH4Z1_3_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_3_phi_V \
    op interface \
    ports { curvmStubsPH4Z1_3_phi_V_address0 { O 6 vector } curvmStubsPH4Z1_3_phi_V_ce0 { O 1 bit } curvmStubsPH4Z1_3_phi_V_we0 { O 1 bit } curvmStubsPH4Z1_3_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_3_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1434 \
    name curvmStubsPH4Z1_4_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_4_phi_V \
    op interface \
    ports { curvmStubsPH4Z1_4_phi_V_address0 { O 6 vector } curvmStubsPH4Z1_4_phi_V_ce0 { O 1 bit } curvmStubsPH4Z1_4_phi_V_we0 { O 1 bit } curvmStubsPH4Z1_4_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_4_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1435 \
    name curvmStubsPH4Z1_5_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_5_phi_V \
    op interface \
    ports { curvmStubsPH4Z1_5_phi_V_address0 { O 6 vector } curvmStubsPH4Z1_5_phi_V_ce0 { O 1 bit } curvmStubsPH4Z1_5_phi_V_we0 { O 1 bit } curvmStubsPH4Z1_5_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_5_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1436 \
    name curvmStubsPH4Z1_6_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_6_phi_V \
    op interface \
    ports { curvmStubsPH4Z1_6_phi_V_address0 { O 6 vector } curvmStubsPH4Z1_6_phi_V_ce0 { O 1 bit } curvmStubsPH4Z1_6_phi_V_we0 { O 1 bit } curvmStubsPH4Z1_6_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_6_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1437 \
    name curvmStubsPH4Z1_7_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_7_phi_V \
    op interface \
    ports { curvmStubsPH4Z1_7_phi_V_address0 { O 6 vector } curvmStubsPH4Z1_7_phi_V_ce0 { O 1 bit } curvmStubsPH4Z1_7_phi_V_we0 { O 1 bit } curvmStubsPH4Z1_7_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_7_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1438 \
    name curvmStubsPH4Z1_8_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_8_phi_V \
    op interface \
    ports { curvmStubsPH4Z1_8_phi_V_address0 { O 6 vector } curvmStubsPH4Z1_8_phi_V_ce0 { O 1 bit } curvmStubsPH4Z1_8_phi_V_we0 { O 1 bit } curvmStubsPH4Z1_8_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_8_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1439 \
    name curvmStubsPH4Z1_9_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_9_phi_V \
    op interface \
    ports { curvmStubsPH4Z1_9_phi_V_address0 { O 6 vector } curvmStubsPH4Z1_9_phi_V_ce0 { O 1 bit } curvmStubsPH4Z1_9_phi_V_we0 { O 1 bit } curvmStubsPH4Z1_9_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_9_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1440 \
    name curvmStubsPH4Z1_10_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_10_phi_V \
    op interface \
    ports { curvmStubsPH4Z1_10_phi_V_address0 { O 6 vector } curvmStubsPH4Z1_10_phi_V_ce0 { O 1 bit } curvmStubsPH4Z1_10_phi_V_we0 { O 1 bit } curvmStubsPH4Z1_10_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_10_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1441 \
    name curvmStubsPH4Z1_11_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_11_phi_V \
    op interface \
    ports { curvmStubsPH4Z1_11_phi_V_address0 { O 6 vector } curvmStubsPH4Z1_11_phi_V_ce0 { O 1 bit } curvmStubsPH4Z1_11_phi_V_we0 { O 1 bit } curvmStubsPH4Z1_11_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_11_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1442 \
    name curvmStubsPH4Z1_12_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_12_phi_V \
    op interface \
    ports { curvmStubsPH4Z1_12_phi_V_address0 { O 6 vector } curvmStubsPH4Z1_12_phi_V_ce0 { O 1 bit } curvmStubsPH4Z1_12_phi_V_we0 { O 1 bit } curvmStubsPH4Z1_12_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_12_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1443 \
    name curvmStubsPH4Z1_13_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_13_phi_V \
    op interface \
    ports { curvmStubsPH4Z1_13_phi_V_address0 { O 6 vector } curvmStubsPH4Z1_13_phi_V_ce0 { O 1 bit } curvmStubsPH4Z1_13_phi_V_we0 { O 1 bit } curvmStubsPH4Z1_13_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_13_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1444 \
    name curvmStubsPH4Z1_14_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_14_phi_V \
    op interface \
    ports { curvmStubsPH4Z1_14_phi_V_address0 { O 6 vector } curvmStubsPH4Z1_14_phi_V_ce0 { O 1 bit } curvmStubsPH4Z1_14_phi_V_we0 { O 1 bit } curvmStubsPH4Z1_14_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_14_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1445 \
    name curvmStubsPH4Z1_15_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_15_phi_V \
    op interface \
    ports { curvmStubsPH4Z1_15_phi_V_address0 { O 6 vector } curvmStubsPH4Z1_15_phi_V_ce0 { O 1 bit } curvmStubsPH4Z1_15_phi_V_we0 { O 1 bit } curvmStubsPH4Z1_15_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_15_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1446 \
    name curvmStubsPH4Z1_16_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_16_phi_V \
    op interface \
    ports { curvmStubsPH4Z1_16_phi_V_address0 { O 6 vector } curvmStubsPH4Z1_16_phi_V_ce0 { O 1 bit } curvmStubsPH4Z1_16_phi_V_we0 { O 1 bit } curvmStubsPH4Z1_16_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_16_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1447 \
    name curvmStubsPH4Z1_17_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_17_phi_V \
    op interface \
    ports { curvmStubsPH4Z1_17_phi_V_address0 { O 6 vector } curvmStubsPH4Z1_17_phi_V_ce0 { O 1 bit } curvmStubsPH4Z1_17_phi_V_we0 { O 1 bit } curvmStubsPH4Z1_17_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_17_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1448 \
    name curvmStubsPH4Z1_18_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_18_phi_V \
    op interface \
    ports { curvmStubsPH4Z1_18_phi_V_address0 { O 6 vector } curvmStubsPH4Z1_18_phi_V_ce0 { O 1 bit } curvmStubsPH4Z1_18_phi_V_we0 { O 1 bit } curvmStubsPH4Z1_18_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_18_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1449 \
    name curvmStubsPH4Z1_0_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_0_r_V \
    op interface \
    ports { curvmStubsPH4Z1_0_r_V_address0 { O 6 vector } curvmStubsPH4Z1_0_r_V_ce0 { O 1 bit } curvmStubsPH4Z1_0_r_V_we0 { O 1 bit } curvmStubsPH4Z1_0_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_0_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1450 \
    name curvmStubsPH4Z1_1_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_1_r_V \
    op interface \
    ports { curvmStubsPH4Z1_1_r_V_address0 { O 6 vector } curvmStubsPH4Z1_1_r_V_ce0 { O 1 bit } curvmStubsPH4Z1_1_r_V_we0 { O 1 bit } curvmStubsPH4Z1_1_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_1_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1451 \
    name curvmStubsPH4Z1_2_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_2_r_V \
    op interface \
    ports { curvmStubsPH4Z1_2_r_V_address0 { O 6 vector } curvmStubsPH4Z1_2_r_V_ce0 { O 1 bit } curvmStubsPH4Z1_2_r_V_we0 { O 1 bit } curvmStubsPH4Z1_2_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_2_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1452 \
    name curvmStubsPH4Z1_3_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_3_r_V \
    op interface \
    ports { curvmStubsPH4Z1_3_r_V_address0 { O 6 vector } curvmStubsPH4Z1_3_r_V_ce0 { O 1 bit } curvmStubsPH4Z1_3_r_V_we0 { O 1 bit } curvmStubsPH4Z1_3_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_3_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1453 \
    name curvmStubsPH4Z1_4_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_4_r_V \
    op interface \
    ports { curvmStubsPH4Z1_4_r_V_address0 { O 6 vector } curvmStubsPH4Z1_4_r_V_ce0 { O 1 bit } curvmStubsPH4Z1_4_r_V_we0 { O 1 bit } curvmStubsPH4Z1_4_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_4_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1454 \
    name curvmStubsPH4Z1_5_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_5_r_V \
    op interface \
    ports { curvmStubsPH4Z1_5_r_V_address0 { O 6 vector } curvmStubsPH4Z1_5_r_V_ce0 { O 1 bit } curvmStubsPH4Z1_5_r_V_we0 { O 1 bit } curvmStubsPH4Z1_5_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_5_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1455 \
    name curvmStubsPH4Z1_6_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_6_r_V \
    op interface \
    ports { curvmStubsPH4Z1_6_r_V_address0 { O 6 vector } curvmStubsPH4Z1_6_r_V_ce0 { O 1 bit } curvmStubsPH4Z1_6_r_V_we0 { O 1 bit } curvmStubsPH4Z1_6_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_6_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1456 \
    name curvmStubsPH4Z1_7_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_7_r_V \
    op interface \
    ports { curvmStubsPH4Z1_7_r_V_address0 { O 6 vector } curvmStubsPH4Z1_7_r_V_ce0 { O 1 bit } curvmStubsPH4Z1_7_r_V_we0 { O 1 bit } curvmStubsPH4Z1_7_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_7_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1457 \
    name curvmStubsPH4Z1_8_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_8_r_V \
    op interface \
    ports { curvmStubsPH4Z1_8_r_V_address0 { O 6 vector } curvmStubsPH4Z1_8_r_V_ce0 { O 1 bit } curvmStubsPH4Z1_8_r_V_we0 { O 1 bit } curvmStubsPH4Z1_8_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_8_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1458 \
    name curvmStubsPH4Z1_9_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_9_r_V \
    op interface \
    ports { curvmStubsPH4Z1_9_r_V_address0 { O 6 vector } curvmStubsPH4Z1_9_r_V_ce0 { O 1 bit } curvmStubsPH4Z1_9_r_V_we0 { O 1 bit } curvmStubsPH4Z1_9_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_9_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1459 \
    name curvmStubsPH4Z1_10_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_10_r_V \
    op interface \
    ports { curvmStubsPH4Z1_10_r_V_address0 { O 6 vector } curvmStubsPH4Z1_10_r_V_ce0 { O 1 bit } curvmStubsPH4Z1_10_r_V_we0 { O 1 bit } curvmStubsPH4Z1_10_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_10_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1460 \
    name curvmStubsPH4Z1_11_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_11_r_V \
    op interface \
    ports { curvmStubsPH4Z1_11_r_V_address0 { O 6 vector } curvmStubsPH4Z1_11_r_V_ce0 { O 1 bit } curvmStubsPH4Z1_11_r_V_we0 { O 1 bit } curvmStubsPH4Z1_11_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_11_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1461 \
    name curvmStubsPH4Z1_12_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_12_r_V \
    op interface \
    ports { curvmStubsPH4Z1_12_r_V_address0 { O 6 vector } curvmStubsPH4Z1_12_r_V_ce0 { O 1 bit } curvmStubsPH4Z1_12_r_V_we0 { O 1 bit } curvmStubsPH4Z1_12_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_12_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1462 \
    name curvmStubsPH4Z1_13_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_13_r_V \
    op interface \
    ports { curvmStubsPH4Z1_13_r_V_address0 { O 6 vector } curvmStubsPH4Z1_13_r_V_ce0 { O 1 bit } curvmStubsPH4Z1_13_r_V_we0 { O 1 bit } curvmStubsPH4Z1_13_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_13_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1463 \
    name curvmStubsPH4Z1_14_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_14_r_V \
    op interface \
    ports { curvmStubsPH4Z1_14_r_V_address0 { O 6 vector } curvmStubsPH4Z1_14_r_V_ce0 { O 1 bit } curvmStubsPH4Z1_14_r_V_we0 { O 1 bit } curvmStubsPH4Z1_14_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_14_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1464 \
    name curvmStubsPH4Z1_15_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_15_r_V \
    op interface \
    ports { curvmStubsPH4Z1_15_r_V_address0 { O 6 vector } curvmStubsPH4Z1_15_r_V_ce0 { O 1 bit } curvmStubsPH4Z1_15_r_V_we0 { O 1 bit } curvmStubsPH4Z1_15_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_15_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1465 \
    name curvmStubsPH4Z1_16_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_16_r_V \
    op interface \
    ports { curvmStubsPH4Z1_16_r_V_address0 { O 6 vector } curvmStubsPH4Z1_16_r_V_ce0 { O 1 bit } curvmStubsPH4Z1_16_r_V_we0 { O 1 bit } curvmStubsPH4Z1_16_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_16_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1466 \
    name curvmStubsPH4Z1_17_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_17_r_V \
    op interface \
    ports { curvmStubsPH4Z1_17_r_V_address0 { O 6 vector } curvmStubsPH4Z1_17_r_V_ce0 { O 1 bit } curvmStubsPH4Z1_17_r_V_we0 { O 1 bit } curvmStubsPH4Z1_17_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_17_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1467 \
    name curvmStubsPH4Z1_18_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_18_r_V \
    op interface \
    ports { curvmStubsPH4Z1_18_r_V_address0 { O 6 vector } curvmStubsPH4Z1_18_r_V_ce0 { O 1 bit } curvmStubsPH4Z1_18_r_V_we0 { O 1 bit } curvmStubsPH4Z1_18_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_18_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1468 \
    name curvmStubsPH4Z1_0_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_0_pt_V \
    op interface \
    ports { curvmStubsPH4Z1_0_pt_V_address0 { O 6 vector } curvmStubsPH4Z1_0_pt_V_ce0 { O 1 bit } curvmStubsPH4Z1_0_pt_V_we0 { O 1 bit } curvmStubsPH4Z1_0_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_0_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1469 \
    name curvmStubsPH4Z1_1_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_1_pt_V \
    op interface \
    ports { curvmStubsPH4Z1_1_pt_V_address0 { O 6 vector } curvmStubsPH4Z1_1_pt_V_ce0 { O 1 bit } curvmStubsPH4Z1_1_pt_V_we0 { O 1 bit } curvmStubsPH4Z1_1_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_1_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1470 \
    name curvmStubsPH4Z1_2_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_2_pt_V \
    op interface \
    ports { curvmStubsPH4Z1_2_pt_V_address0 { O 6 vector } curvmStubsPH4Z1_2_pt_V_ce0 { O 1 bit } curvmStubsPH4Z1_2_pt_V_we0 { O 1 bit } curvmStubsPH4Z1_2_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_2_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1471 \
    name curvmStubsPH4Z1_3_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_3_pt_V \
    op interface \
    ports { curvmStubsPH4Z1_3_pt_V_address0 { O 6 vector } curvmStubsPH4Z1_3_pt_V_ce0 { O 1 bit } curvmStubsPH4Z1_3_pt_V_we0 { O 1 bit } curvmStubsPH4Z1_3_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_3_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1472 \
    name curvmStubsPH4Z1_4_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_4_pt_V \
    op interface \
    ports { curvmStubsPH4Z1_4_pt_V_address0 { O 6 vector } curvmStubsPH4Z1_4_pt_V_ce0 { O 1 bit } curvmStubsPH4Z1_4_pt_V_we0 { O 1 bit } curvmStubsPH4Z1_4_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_4_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1473 \
    name curvmStubsPH4Z1_5_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_5_pt_V \
    op interface \
    ports { curvmStubsPH4Z1_5_pt_V_address0 { O 6 vector } curvmStubsPH4Z1_5_pt_V_ce0 { O 1 bit } curvmStubsPH4Z1_5_pt_V_we0 { O 1 bit } curvmStubsPH4Z1_5_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_5_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1474 \
    name curvmStubsPH4Z1_6_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_6_pt_V \
    op interface \
    ports { curvmStubsPH4Z1_6_pt_V_address0 { O 6 vector } curvmStubsPH4Z1_6_pt_V_ce0 { O 1 bit } curvmStubsPH4Z1_6_pt_V_we0 { O 1 bit } curvmStubsPH4Z1_6_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_6_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1475 \
    name curvmStubsPH4Z1_7_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_7_pt_V \
    op interface \
    ports { curvmStubsPH4Z1_7_pt_V_address0 { O 6 vector } curvmStubsPH4Z1_7_pt_V_ce0 { O 1 bit } curvmStubsPH4Z1_7_pt_V_we0 { O 1 bit } curvmStubsPH4Z1_7_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_7_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1476 \
    name curvmStubsPH4Z1_8_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_8_pt_V \
    op interface \
    ports { curvmStubsPH4Z1_8_pt_V_address0 { O 6 vector } curvmStubsPH4Z1_8_pt_V_ce0 { O 1 bit } curvmStubsPH4Z1_8_pt_V_we0 { O 1 bit } curvmStubsPH4Z1_8_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_8_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1477 \
    name curvmStubsPH4Z1_9_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_9_pt_V \
    op interface \
    ports { curvmStubsPH4Z1_9_pt_V_address0 { O 6 vector } curvmStubsPH4Z1_9_pt_V_ce0 { O 1 bit } curvmStubsPH4Z1_9_pt_V_we0 { O 1 bit } curvmStubsPH4Z1_9_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_9_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1478 \
    name curvmStubsPH4Z1_10_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_10_pt_V \
    op interface \
    ports { curvmStubsPH4Z1_10_pt_V_address0 { O 6 vector } curvmStubsPH4Z1_10_pt_V_ce0 { O 1 bit } curvmStubsPH4Z1_10_pt_V_we0 { O 1 bit } curvmStubsPH4Z1_10_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_10_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1479 \
    name curvmStubsPH4Z1_11_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_11_pt_V \
    op interface \
    ports { curvmStubsPH4Z1_11_pt_V_address0 { O 6 vector } curvmStubsPH4Z1_11_pt_V_ce0 { O 1 bit } curvmStubsPH4Z1_11_pt_V_we0 { O 1 bit } curvmStubsPH4Z1_11_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_11_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1480 \
    name curvmStubsPH4Z1_12_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_12_pt_V \
    op interface \
    ports { curvmStubsPH4Z1_12_pt_V_address0 { O 6 vector } curvmStubsPH4Z1_12_pt_V_ce0 { O 1 bit } curvmStubsPH4Z1_12_pt_V_we0 { O 1 bit } curvmStubsPH4Z1_12_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_12_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1481 \
    name curvmStubsPH4Z1_13_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_13_pt_V \
    op interface \
    ports { curvmStubsPH4Z1_13_pt_V_address0 { O 6 vector } curvmStubsPH4Z1_13_pt_V_ce0 { O 1 bit } curvmStubsPH4Z1_13_pt_V_we0 { O 1 bit } curvmStubsPH4Z1_13_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_13_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1482 \
    name curvmStubsPH4Z1_14_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_14_pt_V \
    op interface \
    ports { curvmStubsPH4Z1_14_pt_V_address0 { O 6 vector } curvmStubsPH4Z1_14_pt_V_ce0 { O 1 bit } curvmStubsPH4Z1_14_pt_V_we0 { O 1 bit } curvmStubsPH4Z1_14_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_14_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1483 \
    name curvmStubsPH4Z1_15_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_15_pt_V \
    op interface \
    ports { curvmStubsPH4Z1_15_pt_V_address0 { O 6 vector } curvmStubsPH4Z1_15_pt_V_ce0 { O 1 bit } curvmStubsPH4Z1_15_pt_V_we0 { O 1 bit } curvmStubsPH4Z1_15_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_15_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1484 \
    name curvmStubsPH4Z1_16_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_16_pt_V \
    op interface \
    ports { curvmStubsPH4Z1_16_pt_V_address0 { O 6 vector } curvmStubsPH4Z1_16_pt_V_ce0 { O 1 bit } curvmStubsPH4Z1_16_pt_V_we0 { O 1 bit } curvmStubsPH4Z1_16_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_16_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1485 \
    name curvmStubsPH4Z1_17_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_17_pt_V \
    op interface \
    ports { curvmStubsPH4Z1_17_pt_V_address0 { O 6 vector } curvmStubsPH4Z1_17_pt_V_ce0 { O 1 bit } curvmStubsPH4Z1_17_pt_V_we0 { O 1 bit } curvmStubsPH4Z1_17_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_17_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1486 \
    name curvmStubsPH4Z1_18_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_18_pt_V \
    op interface \
    ports { curvmStubsPH4Z1_18_pt_V_address0 { O 6 vector } curvmStubsPH4Z1_18_pt_V_ce0 { O 1 bit } curvmStubsPH4Z1_18_pt_V_we0 { O 1 bit } curvmStubsPH4Z1_18_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_18_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1487 \
    name curvmStubsPH4Z1_0_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_0_index_V \
    op interface \
    ports { curvmStubsPH4Z1_0_index_V_address0 { O 6 vector } curvmStubsPH4Z1_0_index_V_ce0 { O 1 bit } curvmStubsPH4Z1_0_index_V_we0 { O 1 bit } curvmStubsPH4Z1_0_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_0_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1488 \
    name curvmStubsPH4Z1_1_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_1_index_V \
    op interface \
    ports { curvmStubsPH4Z1_1_index_V_address0 { O 6 vector } curvmStubsPH4Z1_1_index_V_ce0 { O 1 bit } curvmStubsPH4Z1_1_index_V_we0 { O 1 bit } curvmStubsPH4Z1_1_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_1_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1489 \
    name curvmStubsPH4Z1_2_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_2_index_V \
    op interface \
    ports { curvmStubsPH4Z1_2_index_V_address0 { O 6 vector } curvmStubsPH4Z1_2_index_V_ce0 { O 1 bit } curvmStubsPH4Z1_2_index_V_we0 { O 1 bit } curvmStubsPH4Z1_2_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_2_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1490 \
    name curvmStubsPH4Z1_3_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_3_index_V \
    op interface \
    ports { curvmStubsPH4Z1_3_index_V_address0 { O 6 vector } curvmStubsPH4Z1_3_index_V_ce0 { O 1 bit } curvmStubsPH4Z1_3_index_V_we0 { O 1 bit } curvmStubsPH4Z1_3_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_3_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1491 \
    name curvmStubsPH4Z1_4_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_4_index_V \
    op interface \
    ports { curvmStubsPH4Z1_4_index_V_address0 { O 6 vector } curvmStubsPH4Z1_4_index_V_ce0 { O 1 bit } curvmStubsPH4Z1_4_index_V_we0 { O 1 bit } curvmStubsPH4Z1_4_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_4_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1492 \
    name curvmStubsPH4Z1_5_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_5_index_V \
    op interface \
    ports { curvmStubsPH4Z1_5_index_V_address0 { O 6 vector } curvmStubsPH4Z1_5_index_V_ce0 { O 1 bit } curvmStubsPH4Z1_5_index_V_we0 { O 1 bit } curvmStubsPH4Z1_5_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_5_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1493 \
    name curvmStubsPH4Z1_6_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_6_index_V \
    op interface \
    ports { curvmStubsPH4Z1_6_index_V_address0 { O 6 vector } curvmStubsPH4Z1_6_index_V_ce0 { O 1 bit } curvmStubsPH4Z1_6_index_V_we0 { O 1 bit } curvmStubsPH4Z1_6_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_6_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1494 \
    name curvmStubsPH4Z1_7_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_7_index_V \
    op interface \
    ports { curvmStubsPH4Z1_7_index_V_address0 { O 6 vector } curvmStubsPH4Z1_7_index_V_ce0 { O 1 bit } curvmStubsPH4Z1_7_index_V_we0 { O 1 bit } curvmStubsPH4Z1_7_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_7_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1495 \
    name curvmStubsPH4Z1_8_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_8_index_V \
    op interface \
    ports { curvmStubsPH4Z1_8_index_V_address0 { O 6 vector } curvmStubsPH4Z1_8_index_V_ce0 { O 1 bit } curvmStubsPH4Z1_8_index_V_we0 { O 1 bit } curvmStubsPH4Z1_8_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_8_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1496 \
    name curvmStubsPH4Z1_9_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_9_index_V \
    op interface \
    ports { curvmStubsPH4Z1_9_index_V_address0 { O 6 vector } curvmStubsPH4Z1_9_index_V_ce0 { O 1 bit } curvmStubsPH4Z1_9_index_V_we0 { O 1 bit } curvmStubsPH4Z1_9_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_9_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1497 \
    name curvmStubsPH4Z1_10_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_10_index_V \
    op interface \
    ports { curvmStubsPH4Z1_10_index_V_address0 { O 6 vector } curvmStubsPH4Z1_10_index_V_ce0 { O 1 bit } curvmStubsPH4Z1_10_index_V_we0 { O 1 bit } curvmStubsPH4Z1_10_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_10_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1498 \
    name curvmStubsPH4Z1_11_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_11_index_V \
    op interface \
    ports { curvmStubsPH4Z1_11_index_V_address0 { O 6 vector } curvmStubsPH4Z1_11_index_V_ce0 { O 1 bit } curvmStubsPH4Z1_11_index_V_we0 { O 1 bit } curvmStubsPH4Z1_11_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_11_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1499 \
    name curvmStubsPH4Z1_12_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_12_index_V \
    op interface \
    ports { curvmStubsPH4Z1_12_index_V_address0 { O 6 vector } curvmStubsPH4Z1_12_index_V_ce0 { O 1 bit } curvmStubsPH4Z1_12_index_V_we0 { O 1 bit } curvmStubsPH4Z1_12_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_12_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1500 \
    name curvmStubsPH4Z1_13_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_13_index_V \
    op interface \
    ports { curvmStubsPH4Z1_13_index_V_address0 { O 6 vector } curvmStubsPH4Z1_13_index_V_ce0 { O 1 bit } curvmStubsPH4Z1_13_index_V_we0 { O 1 bit } curvmStubsPH4Z1_13_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_13_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1501 \
    name curvmStubsPH4Z1_14_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_14_index_V \
    op interface \
    ports { curvmStubsPH4Z1_14_index_V_address0 { O 6 vector } curvmStubsPH4Z1_14_index_V_ce0 { O 1 bit } curvmStubsPH4Z1_14_index_V_we0 { O 1 bit } curvmStubsPH4Z1_14_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_14_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1502 \
    name curvmStubsPH4Z1_15_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_15_index_V \
    op interface \
    ports { curvmStubsPH4Z1_15_index_V_address0 { O 6 vector } curvmStubsPH4Z1_15_index_V_ce0 { O 1 bit } curvmStubsPH4Z1_15_index_V_we0 { O 1 bit } curvmStubsPH4Z1_15_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_15_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1503 \
    name curvmStubsPH4Z1_16_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_16_index_V \
    op interface \
    ports { curvmStubsPH4Z1_16_index_V_address0 { O 6 vector } curvmStubsPH4Z1_16_index_V_ce0 { O 1 bit } curvmStubsPH4Z1_16_index_V_we0 { O 1 bit } curvmStubsPH4Z1_16_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_16_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1504 \
    name curvmStubsPH4Z1_17_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_17_index_V \
    op interface \
    ports { curvmStubsPH4Z1_17_index_V_address0 { O 6 vector } curvmStubsPH4Z1_17_index_V_ce0 { O 1 bit } curvmStubsPH4Z1_17_index_V_we0 { O 1 bit } curvmStubsPH4Z1_17_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_17_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1505 \
    name curvmStubsPH4Z1_18_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_18_index_V \
    op interface \
    ports { curvmStubsPH4Z1_18_index_V_address0 { O 6 vector } curvmStubsPH4Z1_18_index_V_ce0 { O 1 bit } curvmStubsPH4Z1_18_index_V_we0 { O 1 bit } curvmStubsPH4Z1_18_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_18_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1506 \
    name curvmStubsPH1Z2_0_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_0_z_V \
    op interface \
    ports { curvmStubsPH1Z2_0_z_V_address0 { O 6 vector } curvmStubsPH1Z2_0_z_V_ce0 { O 1 bit } curvmStubsPH1Z2_0_z_V_we0 { O 1 bit } curvmStubsPH1Z2_0_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_0_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1507 \
    name curvmStubsPH1Z2_1_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_1_z_V \
    op interface \
    ports { curvmStubsPH1Z2_1_z_V_address0 { O 6 vector } curvmStubsPH1Z2_1_z_V_ce0 { O 1 bit } curvmStubsPH1Z2_1_z_V_we0 { O 1 bit } curvmStubsPH1Z2_1_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_1_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1508 \
    name curvmStubsPH1Z2_2_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_2_z_V \
    op interface \
    ports { curvmStubsPH1Z2_2_z_V_address0 { O 6 vector } curvmStubsPH1Z2_2_z_V_ce0 { O 1 bit } curvmStubsPH1Z2_2_z_V_we0 { O 1 bit } curvmStubsPH1Z2_2_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_2_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1509 \
    name curvmStubsPH1Z2_3_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_3_z_V \
    op interface \
    ports { curvmStubsPH1Z2_3_z_V_address0 { O 6 vector } curvmStubsPH1Z2_3_z_V_ce0 { O 1 bit } curvmStubsPH1Z2_3_z_V_we0 { O 1 bit } curvmStubsPH1Z2_3_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_3_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1510 \
    name curvmStubsPH1Z2_4_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_4_z_V \
    op interface \
    ports { curvmStubsPH1Z2_4_z_V_address0 { O 6 vector } curvmStubsPH1Z2_4_z_V_ce0 { O 1 bit } curvmStubsPH1Z2_4_z_V_we0 { O 1 bit } curvmStubsPH1Z2_4_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_4_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1511 \
    name curvmStubsPH1Z2_5_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_5_z_V \
    op interface \
    ports { curvmStubsPH1Z2_5_z_V_address0 { O 6 vector } curvmStubsPH1Z2_5_z_V_ce0 { O 1 bit } curvmStubsPH1Z2_5_z_V_we0 { O 1 bit } curvmStubsPH1Z2_5_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_5_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1512 \
    name curvmStubsPH1Z2_6_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_6_z_V \
    op interface \
    ports { curvmStubsPH1Z2_6_z_V_address0 { O 6 vector } curvmStubsPH1Z2_6_z_V_ce0 { O 1 bit } curvmStubsPH1Z2_6_z_V_we0 { O 1 bit } curvmStubsPH1Z2_6_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_6_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1513 \
    name curvmStubsPH1Z2_7_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_7_z_V \
    op interface \
    ports { curvmStubsPH1Z2_7_z_V_address0 { O 6 vector } curvmStubsPH1Z2_7_z_V_ce0 { O 1 bit } curvmStubsPH1Z2_7_z_V_we0 { O 1 bit } curvmStubsPH1Z2_7_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_7_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1514 \
    name curvmStubsPH1Z2_8_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_8_z_V \
    op interface \
    ports { curvmStubsPH1Z2_8_z_V_address0 { O 6 vector } curvmStubsPH1Z2_8_z_V_ce0 { O 1 bit } curvmStubsPH1Z2_8_z_V_we0 { O 1 bit } curvmStubsPH1Z2_8_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_8_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1515 \
    name curvmStubsPH1Z2_9_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_9_z_V \
    op interface \
    ports { curvmStubsPH1Z2_9_z_V_address0 { O 6 vector } curvmStubsPH1Z2_9_z_V_ce0 { O 1 bit } curvmStubsPH1Z2_9_z_V_we0 { O 1 bit } curvmStubsPH1Z2_9_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_9_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1516 \
    name curvmStubsPH1Z2_10_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_10_z_V \
    op interface \
    ports { curvmStubsPH1Z2_10_z_V_address0 { O 6 vector } curvmStubsPH1Z2_10_z_V_ce0 { O 1 bit } curvmStubsPH1Z2_10_z_V_we0 { O 1 bit } curvmStubsPH1Z2_10_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_10_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1517 \
    name curvmStubsPH1Z2_11_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_11_z_V \
    op interface \
    ports { curvmStubsPH1Z2_11_z_V_address0 { O 6 vector } curvmStubsPH1Z2_11_z_V_ce0 { O 1 bit } curvmStubsPH1Z2_11_z_V_we0 { O 1 bit } curvmStubsPH1Z2_11_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_11_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1518 \
    name curvmStubsPH1Z2_12_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_12_z_V \
    op interface \
    ports { curvmStubsPH1Z2_12_z_V_address0 { O 6 vector } curvmStubsPH1Z2_12_z_V_ce0 { O 1 bit } curvmStubsPH1Z2_12_z_V_we0 { O 1 bit } curvmStubsPH1Z2_12_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_12_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1519 \
    name curvmStubsPH1Z2_13_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_13_z_V \
    op interface \
    ports { curvmStubsPH1Z2_13_z_V_address0 { O 6 vector } curvmStubsPH1Z2_13_z_V_ce0 { O 1 bit } curvmStubsPH1Z2_13_z_V_we0 { O 1 bit } curvmStubsPH1Z2_13_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_13_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1520 \
    name curvmStubsPH1Z2_14_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_14_z_V \
    op interface \
    ports { curvmStubsPH1Z2_14_z_V_address0 { O 6 vector } curvmStubsPH1Z2_14_z_V_ce0 { O 1 bit } curvmStubsPH1Z2_14_z_V_we0 { O 1 bit } curvmStubsPH1Z2_14_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_14_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1521 \
    name curvmStubsPH1Z2_15_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_15_z_V \
    op interface \
    ports { curvmStubsPH1Z2_15_z_V_address0 { O 6 vector } curvmStubsPH1Z2_15_z_V_ce0 { O 1 bit } curvmStubsPH1Z2_15_z_V_we0 { O 1 bit } curvmStubsPH1Z2_15_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_15_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1522 \
    name curvmStubsPH1Z2_16_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_16_z_V \
    op interface \
    ports { curvmStubsPH1Z2_16_z_V_address0 { O 6 vector } curvmStubsPH1Z2_16_z_V_ce0 { O 1 bit } curvmStubsPH1Z2_16_z_V_we0 { O 1 bit } curvmStubsPH1Z2_16_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_16_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1523 \
    name curvmStubsPH1Z2_17_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_17_z_V \
    op interface \
    ports { curvmStubsPH1Z2_17_z_V_address0 { O 6 vector } curvmStubsPH1Z2_17_z_V_ce0 { O 1 bit } curvmStubsPH1Z2_17_z_V_we0 { O 1 bit } curvmStubsPH1Z2_17_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_17_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1524 \
    name curvmStubsPH1Z2_18_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_18_z_V \
    op interface \
    ports { curvmStubsPH1Z2_18_z_V_address0 { O 6 vector } curvmStubsPH1Z2_18_z_V_ce0 { O 1 bit } curvmStubsPH1Z2_18_z_V_we0 { O 1 bit } curvmStubsPH1Z2_18_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_18_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1525 \
    name curvmStubsPH1Z2_0_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_0_phi_V \
    op interface \
    ports { curvmStubsPH1Z2_0_phi_V_address0 { O 6 vector } curvmStubsPH1Z2_0_phi_V_ce0 { O 1 bit } curvmStubsPH1Z2_0_phi_V_we0 { O 1 bit } curvmStubsPH1Z2_0_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_0_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1526 \
    name curvmStubsPH1Z2_1_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_1_phi_V \
    op interface \
    ports { curvmStubsPH1Z2_1_phi_V_address0 { O 6 vector } curvmStubsPH1Z2_1_phi_V_ce0 { O 1 bit } curvmStubsPH1Z2_1_phi_V_we0 { O 1 bit } curvmStubsPH1Z2_1_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_1_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1527 \
    name curvmStubsPH1Z2_2_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_2_phi_V \
    op interface \
    ports { curvmStubsPH1Z2_2_phi_V_address0 { O 6 vector } curvmStubsPH1Z2_2_phi_V_ce0 { O 1 bit } curvmStubsPH1Z2_2_phi_V_we0 { O 1 bit } curvmStubsPH1Z2_2_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_2_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1528 \
    name curvmStubsPH1Z2_3_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_3_phi_V \
    op interface \
    ports { curvmStubsPH1Z2_3_phi_V_address0 { O 6 vector } curvmStubsPH1Z2_3_phi_V_ce0 { O 1 bit } curvmStubsPH1Z2_3_phi_V_we0 { O 1 bit } curvmStubsPH1Z2_3_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_3_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1529 \
    name curvmStubsPH1Z2_4_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_4_phi_V \
    op interface \
    ports { curvmStubsPH1Z2_4_phi_V_address0 { O 6 vector } curvmStubsPH1Z2_4_phi_V_ce0 { O 1 bit } curvmStubsPH1Z2_4_phi_V_we0 { O 1 bit } curvmStubsPH1Z2_4_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_4_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1530 \
    name curvmStubsPH1Z2_5_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_5_phi_V \
    op interface \
    ports { curvmStubsPH1Z2_5_phi_V_address0 { O 6 vector } curvmStubsPH1Z2_5_phi_V_ce0 { O 1 bit } curvmStubsPH1Z2_5_phi_V_we0 { O 1 bit } curvmStubsPH1Z2_5_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_5_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1531 \
    name curvmStubsPH1Z2_6_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_6_phi_V \
    op interface \
    ports { curvmStubsPH1Z2_6_phi_V_address0 { O 6 vector } curvmStubsPH1Z2_6_phi_V_ce0 { O 1 bit } curvmStubsPH1Z2_6_phi_V_we0 { O 1 bit } curvmStubsPH1Z2_6_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_6_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1532 \
    name curvmStubsPH1Z2_7_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_7_phi_V \
    op interface \
    ports { curvmStubsPH1Z2_7_phi_V_address0 { O 6 vector } curvmStubsPH1Z2_7_phi_V_ce0 { O 1 bit } curvmStubsPH1Z2_7_phi_V_we0 { O 1 bit } curvmStubsPH1Z2_7_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_7_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1533 \
    name curvmStubsPH1Z2_8_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_8_phi_V \
    op interface \
    ports { curvmStubsPH1Z2_8_phi_V_address0 { O 6 vector } curvmStubsPH1Z2_8_phi_V_ce0 { O 1 bit } curvmStubsPH1Z2_8_phi_V_we0 { O 1 bit } curvmStubsPH1Z2_8_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_8_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1534 \
    name curvmStubsPH1Z2_9_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_9_phi_V \
    op interface \
    ports { curvmStubsPH1Z2_9_phi_V_address0 { O 6 vector } curvmStubsPH1Z2_9_phi_V_ce0 { O 1 bit } curvmStubsPH1Z2_9_phi_V_we0 { O 1 bit } curvmStubsPH1Z2_9_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_9_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1535 \
    name curvmStubsPH1Z2_10_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_10_phi_V \
    op interface \
    ports { curvmStubsPH1Z2_10_phi_V_address0 { O 6 vector } curvmStubsPH1Z2_10_phi_V_ce0 { O 1 bit } curvmStubsPH1Z2_10_phi_V_we0 { O 1 bit } curvmStubsPH1Z2_10_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_10_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1536 \
    name curvmStubsPH1Z2_11_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_11_phi_V \
    op interface \
    ports { curvmStubsPH1Z2_11_phi_V_address0 { O 6 vector } curvmStubsPH1Z2_11_phi_V_ce0 { O 1 bit } curvmStubsPH1Z2_11_phi_V_we0 { O 1 bit } curvmStubsPH1Z2_11_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_11_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1537 \
    name curvmStubsPH1Z2_12_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_12_phi_V \
    op interface \
    ports { curvmStubsPH1Z2_12_phi_V_address0 { O 6 vector } curvmStubsPH1Z2_12_phi_V_ce0 { O 1 bit } curvmStubsPH1Z2_12_phi_V_we0 { O 1 bit } curvmStubsPH1Z2_12_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_12_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1538 \
    name curvmStubsPH1Z2_13_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_13_phi_V \
    op interface \
    ports { curvmStubsPH1Z2_13_phi_V_address0 { O 6 vector } curvmStubsPH1Z2_13_phi_V_ce0 { O 1 bit } curvmStubsPH1Z2_13_phi_V_we0 { O 1 bit } curvmStubsPH1Z2_13_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_13_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1539 \
    name curvmStubsPH1Z2_14_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_14_phi_V \
    op interface \
    ports { curvmStubsPH1Z2_14_phi_V_address0 { O 6 vector } curvmStubsPH1Z2_14_phi_V_ce0 { O 1 bit } curvmStubsPH1Z2_14_phi_V_we0 { O 1 bit } curvmStubsPH1Z2_14_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_14_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1540 \
    name curvmStubsPH1Z2_15_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_15_phi_V \
    op interface \
    ports { curvmStubsPH1Z2_15_phi_V_address0 { O 6 vector } curvmStubsPH1Z2_15_phi_V_ce0 { O 1 bit } curvmStubsPH1Z2_15_phi_V_we0 { O 1 bit } curvmStubsPH1Z2_15_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_15_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1541 \
    name curvmStubsPH1Z2_16_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_16_phi_V \
    op interface \
    ports { curvmStubsPH1Z2_16_phi_V_address0 { O 6 vector } curvmStubsPH1Z2_16_phi_V_ce0 { O 1 bit } curvmStubsPH1Z2_16_phi_V_we0 { O 1 bit } curvmStubsPH1Z2_16_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_16_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1542 \
    name curvmStubsPH1Z2_17_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_17_phi_V \
    op interface \
    ports { curvmStubsPH1Z2_17_phi_V_address0 { O 6 vector } curvmStubsPH1Z2_17_phi_V_ce0 { O 1 bit } curvmStubsPH1Z2_17_phi_V_we0 { O 1 bit } curvmStubsPH1Z2_17_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_17_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1543 \
    name curvmStubsPH1Z2_18_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_18_phi_V \
    op interface \
    ports { curvmStubsPH1Z2_18_phi_V_address0 { O 6 vector } curvmStubsPH1Z2_18_phi_V_ce0 { O 1 bit } curvmStubsPH1Z2_18_phi_V_we0 { O 1 bit } curvmStubsPH1Z2_18_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_18_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1544 \
    name curvmStubsPH1Z2_0_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_0_r_V \
    op interface \
    ports { curvmStubsPH1Z2_0_r_V_address0 { O 6 vector } curvmStubsPH1Z2_0_r_V_ce0 { O 1 bit } curvmStubsPH1Z2_0_r_V_we0 { O 1 bit } curvmStubsPH1Z2_0_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_0_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1545 \
    name curvmStubsPH1Z2_1_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_1_r_V \
    op interface \
    ports { curvmStubsPH1Z2_1_r_V_address0 { O 6 vector } curvmStubsPH1Z2_1_r_V_ce0 { O 1 bit } curvmStubsPH1Z2_1_r_V_we0 { O 1 bit } curvmStubsPH1Z2_1_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_1_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1546 \
    name curvmStubsPH1Z2_2_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_2_r_V \
    op interface \
    ports { curvmStubsPH1Z2_2_r_V_address0 { O 6 vector } curvmStubsPH1Z2_2_r_V_ce0 { O 1 bit } curvmStubsPH1Z2_2_r_V_we0 { O 1 bit } curvmStubsPH1Z2_2_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_2_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1547 \
    name curvmStubsPH1Z2_3_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_3_r_V \
    op interface \
    ports { curvmStubsPH1Z2_3_r_V_address0 { O 6 vector } curvmStubsPH1Z2_3_r_V_ce0 { O 1 bit } curvmStubsPH1Z2_3_r_V_we0 { O 1 bit } curvmStubsPH1Z2_3_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_3_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1548 \
    name curvmStubsPH1Z2_4_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_4_r_V \
    op interface \
    ports { curvmStubsPH1Z2_4_r_V_address0 { O 6 vector } curvmStubsPH1Z2_4_r_V_ce0 { O 1 bit } curvmStubsPH1Z2_4_r_V_we0 { O 1 bit } curvmStubsPH1Z2_4_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_4_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1549 \
    name curvmStubsPH1Z2_5_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_5_r_V \
    op interface \
    ports { curvmStubsPH1Z2_5_r_V_address0 { O 6 vector } curvmStubsPH1Z2_5_r_V_ce0 { O 1 bit } curvmStubsPH1Z2_5_r_V_we0 { O 1 bit } curvmStubsPH1Z2_5_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_5_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1550 \
    name curvmStubsPH1Z2_6_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_6_r_V \
    op interface \
    ports { curvmStubsPH1Z2_6_r_V_address0 { O 6 vector } curvmStubsPH1Z2_6_r_V_ce0 { O 1 bit } curvmStubsPH1Z2_6_r_V_we0 { O 1 bit } curvmStubsPH1Z2_6_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_6_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1551 \
    name curvmStubsPH1Z2_7_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_7_r_V \
    op interface \
    ports { curvmStubsPH1Z2_7_r_V_address0 { O 6 vector } curvmStubsPH1Z2_7_r_V_ce0 { O 1 bit } curvmStubsPH1Z2_7_r_V_we0 { O 1 bit } curvmStubsPH1Z2_7_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_7_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1552 \
    name curvmStubsPH1Z2_8_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_8_r_V \
    op interface \
    ports { curvmStubsPH1Z2_8_r_V_address0 { O 6 vector } curvmStubsPH1Z2_8_r_V_ce0 { O 1 bit } curvmStubsPH1Z2_8_r_V_we0 { O 1 bit } curvmStubsPH1Z2_8_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_8_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1553 \
    name curvmStubsPH1Z2_9_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_9_r_V \
    op interface \
    ports { curvmStubsPH1Z2_9_r_V_address0 { O 6 vector } curvmStubsPH1Z2_9_r_V_ce0 { O 1 bit } curvmStubsPH1Z2_9_r_V_we0 { O 1 bit } curvmStubsPH1Z2_9_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_9_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1554 \
    name curvmStubsPH1Z2_10_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_10_r_V \
    op interface \
    ports { curvmStubsPH1Z2_10_r_V_address0 { O 6 vector } curvmStubsPH1Z2_10_r_V_ce0 { O 1 bit } curvmStubsPH1Z2_10_r_V_we0 { O 1 bit } curvmStubsPH1Z2_10_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_10_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1555 \
    name curvmStubsPH1Z2_11_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_11_r_V \
    op interface \
    ports { curvmStubsPH1Z2_11_r_V_address0 { O 6 vector } curvmStubsPH1Z2_11_r_V_ce0 { O 1 bit } curvmStubsPH1Z2_11_r_V_we0 { O 1 bit } curvmStubsPH1Z2_11_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_11_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1556 \
    name curvmStubsPH1Z2_12_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_12_r_V \
    op interface \
    ports { curvmStubsPH1Z2_12_r_V_address0 { O 6 vector } curvmStubsPH1Z2_12_r_V_ce0 { O 1 bit } curvmStubsPH1Z2_12_r_V_we0 { O 1 bit } curvmStubsPH1Z2_12_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_12_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1557 \
    name curvmStubsPH1Z2_13_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_13_r_V \
    op interface \
    ports { curvmStubsPH1Z2_13_r_V_address0 { O 6 vector } curvmStubsPH1Z2_13_r_V_ce0 { O 1 bit } curvmStubsPH1Z2_13_r_V_we0 { O 1 bit } curvmStubsPH1Z2_13_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_13_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1558 \
    name curvmStubsPH1Z2_14_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_14_r_V \
    op interface \
    ports { curvmStubsPH1Z2_14_r_V_address0 { O 6 vector } curvmStubsPH1Z2_14_r_V_ce0 { O 1 bit } curvmStubsPH1Z2_14_r_V_we0 { O 1 bit } curvmStubsPH1Z2_14_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_14_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1559 \
    name curvmStubsPH1Z2_15_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_15_r_V \
    op interface \
    ports { curvmStubsPH1Z2_15_r_V_address0 { O 6 vector } curvmStubsPH1Z2_15_r_V_ce0 { O 1 bit } curvmStubsPH1Z2_15_r_V_we0 { O 1 bit } curvmStubsPH1Z2_15_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_15_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1560 \
    name curvmStubsPH1Z2_16_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_16_r_V \
    op interface \
    ports { curvmStubsPH1Z2_16_r_V_address0 { O 6 vector } curvmStubsPH1Z2_16_r_V_ce0 { O 1 bit } curvmStubsPH1Z2_16_r_V_we0 { O 1 bit } curvmStubsPH1Z2_16_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_16_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1561 \
    name curvmStubsPH1Z2_17_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_17_r_V \
    op interface \
    ports { curvmStubsPH1Z2_17_r_V_address0 { O 6 vector } curvmStubsPH1Z2_17_r_V_ce0 { O 1 bit } curvmStubsPH1Z2_17_r_V_we0 { O 1 bit } curvmStubsPH1Z2_17_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_17_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1562 \
    name curvmStubsPH1Z2_18_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_18_r_V \
    op interface \
    ports { curvmStubsPH1Z2_18_r_V_address0 { O 6 vector } curvmStubsPH1Z2_18_r_V_ce0 { O 1 bit } curvmStubsPH1Z2_18_r_V_we0 { O 1 bit } curvmStubsPH1Z2_18_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_18_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1563 \
    name curvmStubsPH1Z2_0_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_0_pt_V \
    op interface \
    ports { curvmStubsPH1Z2_0_pt_V_address0 { O 6 vector } curvmStubsPH1Z2_0_pt_V_ce0 { O 1 bit } curvmStubsPH1Z2_0_pt_V_we0 { O 1 bit } curvmStubsPH1Z2_0_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_0_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1564 \
    name curvmStubsPH1Z2_1_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_1_pt_V \
    op interface \
    ports { curvmStubsPH1Z2_1_pt_V_address0 { O 6 vector } curvmStubsPH1Z2_1_pt_V_ce0 { O 1 bit } curvmStubsPH1Z2_1_pt_V_we0 { O 1 bit } curvmStubsPH1Z2_1_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_1_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1565 \
    name curvmStubsPH1Z2_2_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_2_pt_V \
    op interface \
    ports { curvmStubsPH1Z2_2_pt_V_address0 { O 6 vector } curvmStubsPH1Z2_2_pt_V_ce0 { O 1 bit } curvmStubsPH1Z2_2_pt_V_we0 { O 1 bit } curvmStubsPH1Z2_2_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_2_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1566 \
    name curvmStubsPH1Z2_3_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_3_pt_V \
    op interface \
    ports { curvmStubsPH1Z2_3_pt_V_address0 { O 6 vector } curvmStubsPH1Z2_3_pt_V_ce0 { O 1 bit } curvmStubsPH1Z2_3_pt_V_we0 { O 1 bit } curvmStubsPH1Z2_3_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_3_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1567 \
    name curvmStubsPH1Z2_4_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_4_pt_V \
    op interface \
    ports { curvmStubsPH1Z2_4_pt_V_address0 { O 6 vector } curvmStubsPH1Z2_4_pt_V_ce0 { O 1 bit } curvmStubsPH1Z2_4_pt_V_we0 { O 1 bit } curvmStubsPH1Z2_4_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_4_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1568 \
    name curvmStubsPH1Z2_5_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_5_pt_V \
    op interface \
    ports { curvmStubsPH1Z2_5_pt_V_address0 { O 6 vector } curvmStubsPH1Z2_5_pt_V_ce0 { O 1 bit } curvmStubsPH1Z2_5_pt_V_we0 { O 1 bit } curvmStubsPH1Z2_5_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_5_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1569 \
    name curvmStubsPH1Z2_6_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_6_pt_V \
    op interface \
    ports { curvmStubsPH1Z2_6_pt_V_address0 { O 6 vector } curvmStubsPH1Z2_6_pt_V_ce0 { O 1 bit } curvmStubsPH1Z2_6_pt_V_we0 { O 1 bit } curvmStubsPH1Z2_6_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_6_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1570 \
    name curvmStubsPH1Z2_7_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_7_pt_V \
    op interface \
    ports { curvmStubsPH1Z2_7_pt_V_address0 { O 6 vector } curvmStubsPH1Z2_7_pt_V_ce0 { O 1 bit } curvmStubsPH1Z2_7_pt_V_we0 { O 1 bit } curvmStubsPH1Z2_7_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_7_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1571 \
    name curvmStubsPH1Z2_8_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_8_pt_V \
    op interface \
    ports { curvmStubsPH1Z2_8_pt_V_address0 { O 6 vector } curvmStubsPH1Z2_8_pt_V_ce0 { O 1 bit } curvmStubsPH1Z2_8_pt_V_we0 { O 1 bit } curvmStubsPH1Z2_8_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_8_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1572 \
    name curvmStubsPH1Z2_9_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_9_pt_V \
    op interface \
    ports { curvmStubsPH1Z2_9_pt_V_address0 { O 6 vector } curvmStubsPH1Z2_9_pt_V_ce0 { O 1 bit } curvmStubsPH1Z2_9_pt_V_we0 { O 1 bit } curvmStubsPH1Z2_9_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_9_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1573 \
    name curvmStubsPH1Z2_10_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_10_pt_V \
    op interface \
    ports { curvmStubsPH1Z2_10_pt_V_address0 { O 6 vector } curvmStubsPH1Z2_10_pt_V_ce0 { O 1 bit } curvmStubsPH1Z2_10_pt_V_we0 { O 1 bit } curvmStubsPH1Z2_10_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_10_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1574 \
    name curvmStubsPH1Z2_11_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_11_pt_V \
    op interface \
    ports { curvmStubsPH1Z2_11_pt_V_address0 { O 6 vector } curvmStubsPH1Z2_11_pt_V_ce0 { O 1 bit } curvmStubsPH1Z2_11_pt_V_we0 { O 1 bit } curvmStubsPH1Z2_11_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_11_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1575 \
    name curvmStubsPH1Z2_12_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_12_pt_V \
    op interface \
    ports { curvmStubsPH1Z2_12_pt_V_address0 { O 6 vector } curvmStubsPH1Z2_12_pt_V_ce0 { O 1 bit } curvmStubsPH1Z2_12_pt_V_we0 { O 1 bit } curvmStubsPH1Z2_12_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_12_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1576 \
    name curvmStubsPH1Z2_13_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_13_pt_V \
    op interface \
    ports { curvmStubsPH1Z2_13_pt_V_address0 { O 6 vector } curvmStubsPH1Z2_13_pt_V_ce0 { O 1 bit } curvmStubsPH1Z2_13_pt_V_we0 { O 1 bit } curvmStubsPH1Z2_13_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_13_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1577 \
    name curvmStubsPH1Z2_14_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_14_pt_V \
    op interface \
    ports { curvmStubsPH1Z2_14_pt_V_address0 { O 6 vector } curvmStubsPH1Z2_14_pt_V_ce0 { O 1 bit } curvmStubsPH1Z2_14_pt_V_we0 { O 1 bit } curvmStubsPH1Z2_14_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_14_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1578 \
    name curvmStubsPH1Z2_15_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_15_pt_V \
    op interface \
    ports { curvmStubsPH1Z2_15_pt_V_address0 { O 6 vector } curvmStubsPH1Z2_15_pt_V_ce0 { O 1 bit } curvmStubsPH1Z2_15_pt_V_we0 { O 1 bit } curvmStubsPH1Z2_15_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_15_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1579 \
    name curvmStubsPH1Z2_16_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_16_pt_V \
    op interface \
    ports { curvmStubsPH1Z2_16_pt_V_address0 { O 6 vector } curvmStubsPH1Z2_16_pt_V_ce0 { O 1 bit } curvmStubsPH1Z2_16_pt_V_we0 { O 1 bit } curvmStubsPH1Z2_16_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_16_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1580 \
    name curvmStubsPH1Z2_17_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_17_pt_V \
    op interface \
    ports { curvmStubsPH1Z2_17_pt_V_address0 { O 6 vector } curvmStubsPH1Z2_17_pt_V_ce0 { O 1 bit } curvmStubsPH1Z2_17_pt_V_we0 { O 1 bit } curvmStubsPH1Z2_17_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_17_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1581 \
    name curvmStubsPH1Z2_18_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_18_pt_V \
    op interface \
    ports { curvmStubsPH1Z2_18_pt_V_address0 { O 6 vector } curvmStubsPH1Z2_18_pt_V_ce0 { O 1 bit } curvmStubsPH1Z2_18_pt_V_we0 { O 1 bit } curvmStubsPH1Z2_18_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_18_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1582 \
    name curvmStubsPH1Z2_0_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_0_index_V \
    op interface \
    ports { curvmStubsPH1Z2_0_index_V_address0 { O 6 vector } curvmStubsPH1Z2_0_index_V_ce0 { O 1 bit } curvmStubsPH1Z2_0_index_V_we0 { O 1 bit } curvmStubsPH1Z2_0_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_0_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1583 \
    name curvmStubsPH1Z2_1_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_1_index_V \
    op interface \
    ports { curvmStubsPH1Z2_1_index_V_address0 { O 6 vector } curvmStubsPH1Z2_1_index_V_ce0 { O 1 bit } curvmStubsPH1Z2_1_index_V_we0 { O 1 bit } curvmStubsPH1Z2_1_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_1_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1584 \
    name curvmStubsPH1Z2_2_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_2_index_V \
    op interface \
    ports { curvmStubsPH1Z2_2_index_V_address0 { O 6 vector } curvmStubsPH1Z2_2_index_V_ce0 { O 1 bit } curvmStubsPH1Z2_2_index_V_we0 { O 1 bit } curvmStubsPH1Z2_2_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_2_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1585 \
    name curvmStubsPH1Z2_3_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_3_index_V \
    op interface \
    ports { curvmStubsPH1Z2_3_index_V_address0 { O 6 vector } curvmStubsPH1Z2_3_index_V_ce0 { O 1 bit } curvmStubsPH1Z2_3_index_V_we0 { O 1 bit } curvmStubsPH1Z2_3_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_3_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1586 \
    name curvmStubsPH1Z2_4_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_4_index_V \
    op interface \
    ports { curvmStubsPH1Z2_4_index_V_address0 { O 6 vector } curvmStubsPH1Z2_4_index_V_ce0 { O 1 bit } curvmStubsPH1Z2_4_index_V_we0 { O 1 bit } curvmStubsPH1Z2_4_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_4_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1587 \
    name curvmStubsPH1Z2_5_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_5_index_V \
    op interface \
    ports { curvmStubsPH1Z2_5_index_V_address0 { O 6 vector } curvmStubsPH1Z2_5_index_V_ce0 { O 1 bit } curvmStubsPH1Z2_5_index_V_we0 { O 1 bit } curvmStubsPH1Z2_5_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_5_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1588 \
    name curvmStubsPH1Z2_6_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_6_index_V \
    op interface \
    ports { curvmStubsPH1Z2_6_index_V_address0 { O 6 vector } curvmStubsPH1Z2_6_index_V_ce0 { O 1 bit } curvmStubsPH1Z2_6_index_V_we0 { O 1 bit } curvmStubsPH1Z2_6_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_6_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1589 \
    name curvmStubsPH1Z2_7_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_7_index_V \
    op interface \
    ports { curvmStubsPH1Z2_7_index_V_address0 { O 6 vector } curvmStubsPH1Z2_7_index_V_ce0 { O 1 bit } curvmStubsPH1Z2_7_index_V_we0 { O 1 bit } curvmStubsPH1Z2_7_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_7_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1590 \
    name curvmStubsPH1Z2_8_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_8_index_V \
    op interface \
    ports { curvmStubsPH1Z2_8_index_V_address0 { O 6 vector } curvmStubsPH1Z2_8_index_V_ce0 { O 1 bit } curvmStubsPH1Z2_8_index_V_we0 { O 1 bit } curvmStubsPH1Z2_8_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_8_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1591 \
    name curvmStubsPH1Z2_9_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_9_index_V \
    op interface \
    ports { curvmStubsPH1Z2_9_index_V_address0 { O 6 vector } curvmStubsPH1Z2_9_index_V_ce0 { O 1 bit } curvmStubsPH1Z2_9_index_V_we0 { O 1 bit } curvmStubsPH1Z2_9_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_9_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1592 \
    name curvmStubsPH1Z2_10_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_10_index_V \
    op interface \
    ports { curvmStubsPH1Z2_10_index_V_address0 { O 6 vector } curvmStubsPH1Z2_10_index_V_ce0 { O 1 bit } curvmStubsPH1Z2_10_index_V_we0 { O 1 bit } curvmStubsPH1Z2_10_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_10_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1593 \
    name curvmStubsPH1Z2_11_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_11_index_V \
    op interface \
    ports { curvmStubsPH1Z2_11_index_V_address0 { O 6 vector } curvmStubsPH1Z2_11_index_V_ce0 { O 1 bit } curvmStubsPH1Z2_11_index_V_we0 { O 1 bit } curvmStubsPH1Z2_11_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_11_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1594 \
    name curvmStubsPH1Z2_12_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_12_index_V \
    op interface \
    ports { curvmStubsPH1Z2_12_index_V_address0 { O 6 vector } curvmStubsPH1Z2_12_index_V_ce0 { O 1 bit } curvmStubsPH1Z2_12_index_V_we0 { O 1 bit } curvmStubsPH1Z2_12_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_12_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1595 \
    name curvmStubsPH1Z2_13_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_13_index_V \
    op interface \
    ports { curvmStubsPH1Z2_13_index_V_address0 { O 6 vector } curvmStubsPH1Z2_13_index_V_ce0 { O 1 bit } curvmStubsPH1Z2_13_index_V_we0 { O 1 bit } curvmStubsPH1Z2_13_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_13_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1596 \
    name curvmStubsPH1Z2_14_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_14_index_V \
    op interface \
    ports { curvmStubsPH1Z2_14_index_V_address0 { O 6 vector } curvmStubsPH1Z2_14_index_V_ce0 { O 1 bit } curvmStubsPH1Z2_14_index_V_we0 { O 1 bit } curvmStubsPH1Z2_14_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_14_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1597 \
    name curvmStubsPH1Z2_15_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_15_index_V \
    op interface \
    ports { curvmStubsPH1Z2_15_index_V_address0 { O 6 vector } curvmStubsPH1Z2_15_index_V_ce0 { O 1 bit } curvmStubsPH1Z2_15_index_V_we0 { O 1 bit } curvmStubsPH1Z2_15_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_15_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1598 \
    name curvmStubsPH1Z2_16_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_16_index_V \
    op interface \
    ports { curvmStubsPH1Z2_16_index_V_address0 { O 6 vector } curvmStubsPH1Z2_16_index_V_ce0 { O 1 bit } curvmStubsPH1Z2_16_index_V_we0 { O 1 bit } curvmStubsPH1Z2_16_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_16_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1599 \
    name curvmStubsPH1Z2_17_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_17_index_V \
    op interface \
    ports { curvmStubsPH1Z2_17_index_V_address0 { O 6 vector } curvmStubsPH1Z2_17_index_V_ce0 { O 1 bit } curvmStubsPH1Z2_17_index_V_we0 { O 1 bit } curvmStubsPH1Z2_17_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_17_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1600 \
    name curvmStubsPH1Z2_18_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_18_index_V \
    op interface \
    ports { curvmStubsPH1Z2_18_index_V_address0 { O 6 vector } curvmStubsPH1Z2_18_index_V_ce0 { O 1 bit } curvmStubsPH1Z2_18_index_V_we0 { O 1 bit } curvmStubsPH1Z2_18_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_18_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1601 \
    name curvmStubsPH2Z2_0_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_0_z_V \
    op interface \
    ports { curvmStubsPH2Z2_0_z_V_address0 { O 6 vector } curvmStubsPH2Z2_0_z_V_ce0 { O 1 bit } curvmStubsPH2Z2_0_z_V_we0 { O 1 bit } curvmStubsPH2Z2_0_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_0_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1602 \
    name curvmStubsPH2Z2_1_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_1_z_V \
    op interface \
    ports { curvmStubsPH2Z2_1_z_V_address0 { O 6 vector } curvmStubsPH2Z2_1_z_V_ce0 { O 1 bit } curvmStubsPH2Z2_1_z_V_we0 { O 1 bit } curvmStubsPH2Z2_1_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_1_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1603 \
    name curvmStubsPH2Z2_2_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_2_z_V \
    op interface \
    ports { curvmStubsPH2Z2_2_z_V_address0 { O 6 vector } curvmStubsPH2Z2_2_z_V_ce0 { O 1 bit } curvmStubsPH2Z2_2_z_V_we0 { O 1 bit } curvmStubsPH2Z2_2_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_2_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1604 \
    name curvmStubsPH2Z2_3_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_3_z_V \
    op interface \
    ports { curvmStubsPH2Z2_3_z_V_address0 { O 6 vector } curvmStubsPH2Z2_3_z_V_ce0 { O 1 bit } curvmStubsPH2Z2_3_z_V_we0 { O 1 bit } curvmStubsPH2Z2_3_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_3_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1605 \
    name curvmStubsPH2Z2_4_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_4_z_V \
    op interface \
    ports { curvmStubsPH2Z2_4_z_V_address0 { O 6 vector } curvmStubsPH2Z2_4_z_V_ce0 { O 1 bit } curvmStubsPH2Z2_4_z_V_we0 { O 1 bit } curvmStubsPH2Z2_4_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_4_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1606 \
    name curvmStubsPH2Z2_5_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_5_z_V \
    op interface \
    ports { curvmStubsPH2Z2_5_z_V_address0 { O 6 vector } curvmStubsPH2Z2_5_z_V_ce0 { O 1 bit } curvmStubsPH2Z2_5_z_V_we0 { O 1 bit } curvmStubsPH2Z2_5_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_5_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1607 \
    name curvmStubsPH2Z2_6_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_6_z_V \
    op interface \
    ports { curvmStubsPH2Z2_6_z_V_address0 { O 6 vector } curvmStubsPH2Z2_6_z_V_ce0 { O 1 bit } curvmStubsPH2Z2_6_z_V_we0 { O 1 bit } curvmStubsPH2Z2_6_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_6_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1608 \
    name curvmStubsPH2Z2_7_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_7_z_V \
    op interface \
    ports { curvmStubsPH2Z2_7_z_V_address0 { O 6 vector } curvmStubsPH2Z2_7_z_V_ce0 { O 1 bit } curvmStubsPH2Z2_7_z_V_we0 { O 1 bit } curvmStubsPH2Z2_7_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_7_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1609 \
    name curvmStubsPH2Z2_8_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_8_z_V \
    op interface \
    ports { curvmStubsPH2Z2_8_z_V_address0 { O 6 vector } curvmStubsPH2Z2_8_z_V_ce0 { O 1 bit } curvmStubsPH2Z2_8_z_V_we0 { O 1 bit } curvmStubsPH2Z2_8_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_8_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1610 \
    name curvmStubsPH2Z2_9_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_9_z_V \
    op interface \
    ports { curvmStubsPH2Z2_9_z_V_address0 { O 6 vector } curvmStubsPH2Z2_9_z_V_ce0 { O 1 bit } curvmStubsPH2Z2_9_z_V_we0 { O 1 bit } curvmStubsPH2Z2_9_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_9_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1611 \
    name curvmStubsPH2Z2_10_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_10_z_V \
    op interface \
    ports { curvmStubsPH2Z2_10_z_V_address0 { O 6 vector } curvmStubsPH2Z2_10_z_V_ce0 { O 1 bit } curvmStubsPH2Z2_10_z_V_we0 { O 1 bit } curvmStubsPH2Z2_10_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_10_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1612 \
    name curvmStubsPH2Z2_11_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_11_z_V \
    op interface \
    ports { curvmStubsPH2Z2_11_z_V_address0 { O 6 vector } curvmStubsPH2Z2_11_z_V_ce0 { O 1 bit } curvmStubsPH2Z2_11_z_V_we0 { O 1 bit } curvmStubsPH2Z2_11_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_11_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1613 \
    name curvmStubsPH2Z2_12_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_12_z_V \
    op interface \
    ports { curvmStubsPH2Z2_12_z_V_address0 { O 6 vector } curvmStubsPH2Z2_12_z_V_ce0 { O 1 bit } curvmStubsPH2Z2_12_z_V_we0 { O 1 bit } curvmStubsPH2Z2_12_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_12_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1614 \
    name curvmStubsPH2Z2_13_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_13_z_V \
    op interface \
    ports { curvmStubsPH2Z2_13_z_V_address0 { O 6 vector } curvmStubsPH2Z2_13_z_V_ce0 { O 1 bit } curvmStubsPH2Z2_13_z_V_we0 { O 1 bit } curvmStubsPH2Z2_13_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_13_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1615 \
    name curvmStubsPH2Z2_14_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_14_z_V \
    op interface \
    ports { curvmStubsPH2Z2_14_z_V_address0 { O 6 vector } curvmStubsPH2Z2_14_z_V_ce0 { O 1 bit } curvmStubsPH2Z2_14_z_V_we0 { O 1 bit } curvmStubsPH2Z2_14_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_14_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1616 \
    name curvmStubsPH2Z2_15_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_15_z_V \
    op interface \
    ports { curvmStubsPH2Z2_15_z_V_address0 { O 6 vector } curvmStubsPH2Z2_15_z_V_ce0 { O 1 bit } curvmStubsPH2Z2_15_z_V_we0 { O 1 bit } curvmStubsPH2Z2_15_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_15_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1617 \
    name curvmStubsPH2Z2_16_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_16_z_V \
    op interface \
    ports { curvmStubsPH2Z2_16_z_V_address0 { O 6 vector } curvmStubsPH2Z2_16_z_V_ce0 { O 1 bit } curvmStubsPH2Z2_16_z_V_we0 { O 1 bit } curvmStubsPH2Z2_16_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_16_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1618 \
    name curvmStubsPH2Z2_17_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_17_z_V \
    op interface \
    ports { curvmStubsPH2Z2_17_z_V_address0 { O 6 vector } curvmStubsPH2Z2_17_z_V_ce0 { O 1 bit } curvmStubsPH2Z2_17_z_V_we0 { O 1 bit } curvmStubsPH2Z2_17_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_17_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1619 \
    name curvmStubsPH2Z2_18_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_18_z_V \
    op interface \
    ports { curvmStubsPH2Z2_18_z_V_address0 { O 6 vector } curvmStubsPH2Z2_18_z_V_ce0 { O 1 bit } curvmStubsPH2Z2_18_z_V_we0 { O 1 bit } curvmStubsPH2Z2_18_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_18_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1620 \
    name curvmStubsPH2Z2_0_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_0_phi_V \
    op interface \
    ports { curvmStubsPH2Z2_0_phi_V_address0 { O 6 vector } curvmStubsPH2Z2_0_phi_V_ce0 { O 1 bit } curvmStubsPH2Z2_0_phi_V_we0 { O 1 bit } curvmStubsPH2Z2_0_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_0_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1621 \
    name curvmStubsPH2Z2_1_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_1_phi_V \
    op interface \
    ports { curvmStubsPH2Z2_1_phi_V_address0 { O 6 vector } curvmStubsPH2Z2_1_phi_V_ce0 { O 1 bit } curvmStubsPH2Z2_1_phi_V_we0 { O 1 bit } curvmStubsPH2Z2_1_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_1_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1622 \
    name curvmStubsPH2Z2_2_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_2_phi_V \
    op interface \
    ports { curvmStubsPH2Z2_2_phi_V_address0 { O 6 vector } curvmStubsPH2Z2_2_phi_V_ce0 { O 1 bit } curvmStubsPH2Z2_2_phi_V_we0 { O 1 bit } curvmStubsPH2Z2_2_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_2_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1623 \
    name curvmStubsPH2Z2_3_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_3_phi_V \
    op interface \
    ports { curvmStubsPH2Z2_3_phi_V_address0 { O 6 vector } curvmStubsPH2Z2_3_phi_V_ce0 { O 1 bit } curvmStubsPH2Z2_3_phi_V_we0 { O 1 bit } curvmStubsPH2Z2_3_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_3_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1624 \
    name curvmStubsPH2Z2_4_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_4_phi_V \
    op interface \
    ports { curvmStubsPH2Z2_4_phi_V_address0 { O 6 vector } curvmStubsPH2Z2_4_phi_V_ce0 { O 1 bit } curvmStubsPH2Z2_4_phi_V_we0 { O 1 bit } curvmStubsPH2Z2_4_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_4_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1625 \
    name curvmStubsPH2Z2_5_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_5_phi_V \
    op interface \
    ports { curvmStubsPH2Z2_5_phi_V_address0 { O 6 vector } curvmStubsPH2Z2_5_phi_V_ce0 { O 1 bit } curvmStubsPH2Z2_5_phi_V_we0 { O 1 bit } curvmStubsPH2Z2_5_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_5_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1626 \
    name curvmStubsPH2Z2_6_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_6_phi_V \
    op interface \
    ports { curvmStubsPH2Z2_6_phi_V_address0 { O 6 vector } curvmStubsPH2Z2_6_phi_V_ce0 { O 1 bit } curvmStubsPH2Z2_6_phi_V_we0 { O 1 bit } curvmStubsPH2Z2_6_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_6_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1627 \
    name curvmStubsPH2Z2_7_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_7_phi_V \
    op interface \
    ports { curvmStubsPH2Z2_7_phi_V_address0 { O 6 vector } curvmStubsPH2Z2_7_phi_V_ce0 { O 1 bit } curvmStubsPH2Z2_7_phi_V_we0 { O 1 bit } curvmStubsPH2Z2_7_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_7_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1628 \
    name curvmStubsPH2Z2_8_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_8_phi_V \
    op interface \
    ports { curvmStubsPH2Z2_8_phi_V_address0 { O 6 vector } curvmStubsPH2Z2_8_phi_V_ce0 { O 1 bit } curvmStubsPH2Z2_8_phi_V_we0 { O 1 bit } curvmStubsPH2Z2_8_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_8_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1629 \
    name curvmStubsPH2Z2_9_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_9_phi_V \
    op interface \
    ports { curvmStubsPH2Z2_9_phi_V_address0 { O 6 vector } curvmStubsPH2Z2_9_phi_V_ce0 { O 1 bit } curvmStubsPH2Z2_9_phi_V_we0 { O 1 bit } curvmStubsPH2Z2_9_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_9_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1630 \
    name curvmStubsPH2Z2_10_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_10_phi_V \
    op interface \
    ports { curvmStubsPH2Z2_10_phi_V_address0 { O 6 vector } curvmStubsPH2Z2_10_phi_V_ce0 { O 1 bit } curvmStubsPH2Z2_10_phi_V_we0 { O 1 bit } curvmStubsPH2Z2_10_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_10_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1631 \
    name curvmStubsPH2Z2_11_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_11_phi_V \
    op interface \
    ports { curvmStubsPH2Z2_11_phi_V_address0 { O 6 vector } curvmStubsPH2Z2_11_phi_V_ce0 { O 1 bit } curvmStubsPH2Z2_11_phi_V_we0 { O 1 bit } curvmStubsPH2Z2_11_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_11_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1632 \
    name curvmStubsPH2Z2_12_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_12_phi_V \
    op interface \
    ports { curvmStubsPH2Z2_12_phi_V_address0 { O 6 vector } curvmStubsPH2Z2_12_phi_V_ce0 { O 1 bit } curvmStubsPH2Z2_12_phi_V_we0 { O 1 bit } curvmStubsPH2Z2_12_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_12_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1633 \
    name curvmStubsPH2Z2_13_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_13_phi_V \
    op interface \
    ports { curvmStubsPH2Z2_13_phi_V_address0 { O 6 vector } curvmStubsPH2Z2_13_phi_V_ce0 { O 1 bit } curvmStubsPH2Z2_13_phi_V_we0 { O 1 bit } curvmStubsPH2Z2_13_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_13_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1634 \
    name curvmStubsPH2Z2_14_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_14_phi_V \
    op interface \
    ports { curvmStubsPH2Z2_14_phi_V_address0 { O 6 vector } curvmStubsPH2Z2_14_phi_V_ce0 { O 1 bit } curvmStubsPH2Z2_14_phi_V_we0 { O 1 bit } curvmStubsPH2Z2_14_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_14_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1635 \
    name curvmStubsPH2Z2_15_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_15_phi_V \
    op interface \
    ports { curvmStubsPH2Z2_15_phi_V_address0 { O 6 vector } curvmStubsPH2Z2_15_phi_V_ce0 { O 1 bit } curvmStubsPH2Z2_15_phi_V_we0 { O 1 bit } curvmStubsPH2Z2_15_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_15_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1636 \
    name curvmStubsPH2Z2_16_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_16_phi_V \
    op interface \
    ports { curvmStubsPH2Z2_16_phi_V_address0 { O 6 vector } curvmStubsPH2Z2_16_phi_V_ce0 { O 1 bit } curvmStubsPH2Z2_16_phi_V_we0 { O 1 bit } curvmStubsPH2Z2_16_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_16_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1637 \
    name curvmStubsPH2Z2_17_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_17_phi_V \
    op interface \
    ports { curvmStubsPH2Z2_17_phi_V_address0 { O 6 vector } curvmStubsPH2Z2_17_phi_V_ce0 { O 1 bit } curvmStubsPH2Z2_17_phi_V_we0 { O 1 bit } curvmStubsPH2Z2_17_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_17_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1638 \
    name curvmStubsPH2Z2_18_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_18_phi_V \
    op interface \
    ports { curvmStubsPH2Z2_18_phi_V_address0 { O 6 vector } curvmStubsPH2Z2_18_phi_V_ce0 { O 1 bit } curvmStubsPH2Z2_18_phi_V_we0 { O 1 bit } curvmStubsPH2Z2_18_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_18_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1639 \
    name curvmStubsPH2Z2_0_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_0_r_V \
    op interface \
    ports { curvmStubsPH2Z2_0_r_V_address0 { O 6 vector } curvmStubsPH2Z2_0_r_V_ce0 { O 1 bit } curvmStubsPH2Z2_0_r_V_we0 { O 1 bit } curvmStubsPH2Z2_0_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_0_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1640 \
    name curvmStubsPH2Z2_1_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_1_r_V \
    op interface \
    ports { curvmStubsPH2Z2_1_r_V_address0 { O 6 vector } curvmStubsPH2Z2_1_r_V_ce0 { O 1 bit } curvmStubsPH2Z2_1_r_V_we0 { O 1 bit } curvmStubsPH2Z2_1_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_1_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1641 \
    name curvmStubsPH2Z2_2_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_2_r_V \
    op interface \
    ports { curvmStubsPH2Z2_2_r_V_address0 { O 6 vector } curvmStubsPH2Z2_2_r_V_ce0 { O 1 bit } curvmStubsPH2Z2_2_r_V_we0 { O 1 bit } curvmStubsPH2Z2_2_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_2_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1642 \
    name curvmStubsPH2Z2_3_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_3_r_V \
    op interface \
    ports { curvmStubsPH2Z2_3_r_V_address0 { O 6 vector } curvmStubsPH2Z2_3_r_V_ce0 { O 1 bit } curvmStubsPH2Z2_3_r_V_we0 { O 1 bit } curvmStubsPH2Z2_3_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_3_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1643 \
    name curvmStubsPH2Z2_4_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_4_r_V \
    op interface \
    ports { curvmStubsPH2Z2_4_r_V_address0 { O 6 vector } curvmStubsPH2Z2_4_r_V_ce0 { O 1 bit } curvmStubsPH2Z2_4_r_V_we0 { O 1 bit } curvmStubsPH2Z2_4_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_4_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1644 \
    name curvmStubsPH2Z2_5_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_5_r_V \
    op interface \
    ports { curvmStubsPH2Z2_5_r_V_address0 { O 6 vector } curvmStubsPH2Z2_5_r_V_ce0 { O 1 bit } curvmStubsPH2Z2_5_r_V_we0 { O 1 bit } curvmStubsPH2Z2_5_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_5_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1645 \
    name curvmStubsPH2Z2_6_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_6_r_V \
    op interface \
    ports { curvmStubsPH2Z2_6_r_V_address0 { O 6 vector } curvmStubsPH2Z2_6_r_V_ce0 { O 1 bit } curvmStubsPH2Z2_6_r_V_we0 { O 1 bit } curvmStubsPH2Z2_6_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_6_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1646 \
    name curvmStubsPH2Z2_7_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_7_r_V \
    op interface \
    ports { curvmStubsPH2Z2_7_r_V_address0 { O 6 vector } curvmStubsPH2Z2_7_r_V_ce0 { O 1 bit } curvmStubsPH2Z2_7_r_V_we0 { O 1 bit } curvmStubsPH2Z2_7_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_7_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1647 \
    name curvmStubsPH2Z2_8_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_8_r_V \
    op interface \
    ports { curvmStubsPH2Z2_8_r_V_address0 { O 6 vector } curvmStubsPH2Z2_8_r_V_ce0 { O 1 bit } curvmStubsPH2Z2_8_r_V_we0 { O 1 bit } curvmStubsPH2Z2_8_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_8_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1648 \
    name curvmStubsPH2Z2_9_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_9_r_V \
    op interface \
    ports { curvmStubsPH2Z2_9_r_V_address0 { O 6 vector } curvmStubsPH2Z2_9_r_V_ce0 { O 1 bit } curvmStubsPH2Z2_9_r_V_we0 { O 1 bit } curvmStubsPH2Z2_9_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_9_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1649 \
    name curvmStubsPH2Z2_10_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_10_r_V \
    op interface \
    ports { curvmStubsPH2Z2_10_r_V_address0 { O 6 vector } curvmStubsPH2Z2_10_r_V_ce0 { O 1 bit } curvmStubsPH2Z2_10_r_V_we0 { O 1 bit } curvmStubsPH2Z2_10_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_10_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1650 \
    name curvmStubsPH2Z2_11_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_11_r_V \
    op interface \
    ports { curvmStubsPH2Z2_11_r_V_address0 { O 6 vector } curvmStubsPH2Z2_11_r_V_ce0 { O 1 bit } curvmStubsPH2Z2_11_r_V_we0 { O 1 bit } curvmStubsPH2Z2_11_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_11_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1651 \
    name curvmStubsPH2Z2_12_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_12_r_V \
    op interface \
    ports { curvmStubsPH2Z2_12_r_V_address0 { O 6 vector } curvmStubsPH2Z2_12_r_V_ce0 { O 1 bit } curvmStubsPH2Z2_12_r_V_we0 { O 1 bit } curvmStubsPH2Z2_12_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_12_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1652 \
    name curvmStubsPH2Z2_13_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_13_r_V \
    op interface \
    ports { curvmStubsPH2Z2_13_r_V_address0 { O 6 vector } curvmStubsPH2Z2_13_r_V_ce0 { O 1 bit } curvmStubsPH2Z2_13_r_V_we0 { O 1 bit } curvmStubsPH2Z2_13_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_13_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1653 \
    name curvmStubsPH2Z2_14_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_14_r_V \
    op interface \
    ports { curvmStubsPH2Z2_14_r_V_address0 { O 6 vector } curvmStubsPH2Z2_14_r_V_ce0 { O 1 bit } curvmStubsPH2Z2_14_r_V_we0 { O 1 bit } curvmStubsPH2Z2_14_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_14_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1654 \
    name curvmStubsPH2Z2_15_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_15_r_V \
    op interface \
    ports { curvmStubsPH2Z2_15_r_V_address0 { O 6 vector } curvmStubsPH2Z2_15_r_V_ce0 { O 1 bit } curvmStubsPH2Z2_15_r_V_we0 { O 1 bit } curvmStubsPH2Z2_15_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_15_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1655 \
    name curvmStubsPH2Z2_16_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_16_r_V \
    op interface \
    ports { curvmStubsPH2Z2_16_r_V_address0 { O 6 vector } curvmStubsPH2Z2_16_r_V_ce0 { O 1 bit } curvmStubsPH2Z2_16_r_V_we0 { O 1 bit } curvmStubsPH2Z2_16_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_16_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1656 \
    name curvmStubsPH2Z2_17_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_17_r_V \
    op interface \
    ports { curvmStubsPH2Z2_17_r_V_address0 { O 6 vector } curvmStubsPH2Z2_17_r_V_ce0 { O 1 bit } curvmStubsPH2Z2_17_r_V_we0 { O 1 bit } curvmStubsPH2Z2_17_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_17_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1657 \
    name curvmStubsPH2Z2_18_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_18_r_V \
    op interface \
    ports { curvmStubsPH2Z2_18_r_V_address0 { O 6 vector } curvmStubsPH2Z2_18_r_V_ce0 { O 1 bit } curvmStubsPH2Z2_18_r_V_we0 { O 1 bit } curvmStubsPH2Z2_18_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_18_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1658 \
    name curvmStubsPH2Z2_0_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_0_pt_V \
    op interface \
    ports { curvmStubsPH2Z2_0_pt_V_address0 { O 6 vector } curvmStubsPH2Z2_0_pt_V_ce0 { O 1 bit } curvmStubsPH2Z2_0_pt_V_we0 { O 1 bit } curvmStubsPH2Z2_0_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_0_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1659 \
    name curvmStubsPH2Z2_1_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_1_pt_V \
    op interface \
    ports { curvmStubsPH2Z2_1_pt_V_address0 { O 6 vector } curvmStubsPH2Z2_1_pt_V_ce0 { O 1 bit } curvmStubsPH2Z2_1_pt_V_we0 { O 1 bit } curvmStubsPH2Z2_1_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_1_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1660 \
    name curvmStubsPH2Z2_2_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_2_pt_V \
    op interface \
    ports { curvmStubsPH2Z2_2_pt_V_address0 { O 6 vector } curvmStubsPH2Z2_2_pt_V_ce0 { O 1 bit } curvmStubsPH2Z2_2_pt_V_we0 { O 1 bit } curvmStubsPH2Z2_2_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_2_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1661 \
    name curvmStubsPH2Z2_3_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_3_pt_V \
    op interface \
    ports { curvmStubsPH2Z2_3_pt_V_address0 { O 6 vector } curvmStubsPH2Z2_3_pt_V_ce0 { O 1 bit } curvmStubsPH2Z2_3_pt_V_we0 { O 1 bit } curvmStubsPH2Z2_3_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_3_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1662 \
    name curvmStubsPH2Z2_4_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_4_pt_V \
    op interface \
    ports { curvmStubsPH2Z2_4_pt_V_address0 { O 6 vector } curvmStubsPH2Z2_4_pt_V_ce0 { O 1 bit } curvmStubsPH2Z2_4_pt_V_we0 { O 1 bit } curvmStubsPH2Z2_4_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_4_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1663 \
    name curvmStubsPH2Z2_5_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_5_pt_V \
    op interface \
    ports { curvmStubsPH2Z2_5_pt_V_address0 { O 6 vector } curvmStubsPH2Z2_5_pt_V_ce0 { O 1 bit } curvmStubsPH2Z2_5_pt_V_we0 { O 1 bit } curvmStubsPH2Z2_5_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_5_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1664 \
    name curvmStubsPH2Z2_6_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_6_pt_V \
    op interface \
    ports { curvmStubsPH2Z2_6_pt_V_address0 { O 6 vector } curvmStubsPH2Z2_6_pt_V_ce0 { O 1 bit } curvmStubsPH2Z2_6_pt_V_we0 { O 1 bit } curvmStubsPH2Z2_6_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_6_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1665 \
    name curvmStubsPH2Z2_7_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_7_pt_V \
    op interface \
    ports { curvmStubsPH2Z2_7_pt_V_address0 { O 6 vector } curvmStubsPH2Z2_7_pt_V_ce0 { O 1 bit } curvmStubsPH2Z2_7_pt_V_we0 { O 1 bit } curvmStubsPH2Z2_7_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_7_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1666 \
    name curvmStubsPH2Z2_8_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_8_pt_V \
    op interface \
    ports { curvmStubsPH2Z2_8_pt_V_address0 { O 6 vector } curvmStubsPH2Z2_8_pt_V_ce0 { O 1 bit } curvmStubsPH2Z2_8_pt_V_we0 { O 1 bit } curvmStubsPH2Z2_8_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_8_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1667 \
    name curvmStubsPH2Z2_9_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_9_pt_V \
    op interface \
    ports { curvmStubsPH2Z2_9_pt_V_address0 { O 6 vector } curvmStubsPH2Z2_9_pt_V_ce0 { O 1 bit } curvmStubsPH2Z2_9_pt_V_we0 { O 1 bit } curvmStubsPH2Z2_9_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_9_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1668 \
    name curvmStubsPH2Z2_10_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_10_pt_V \
    op interface \
    ports { curvmStubsPH2Z2_10_pt_V_address0 { O 6 vector } curvmStubsPH2Z2_10_pt_V_ce0 { O 1 bit } curvmStubsPH2Z2_10_pt_V_we0 { O 1 bit } curvmStubsPH2Z2_10_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_10_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1669 \
    name curvmStubsPH2Z2_11_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_11_pt_V \
    op interface \
    ports { curvmStubsPH2Z2_11_pt_V_address0 { O 6 vector } curvmStubsPH2Z2_11_pt_V_ce0 { O 1 bit } curvmStubsPH2Z2_11_pt_V_we0 { O 1 bit } curvmStubsPH2Z2_11_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_11_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1670 \
    name curvmStubsPH2Z2_12_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_12_pt_V \
    op interface \
    ports { curvmStubsPH2Z2_12_pt_V_address0 { O 6 vector } curvmStubsPH2Z2_12_pt_V_ce0 { O 1 bit } curvmStubsPH2Z2_12_pt_V_we0 { O 1 bit } curvmStubsPH2Z2_12_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_12_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1671 \
    name curvmStubsPH2Z2_13_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_13_pt_V \
    op interface \
    ports { curvmStubsPH2Z2_13_pt_V_address0 { O 6 vector } curvmStubsPH2Z2_13_pt_V_ce0 { O 1 bit } curvmStubsPH2Z2_13_pt_V_we0 { O 1 bit } curvmStubsPH2Z2_13_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_13_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1672 \
    name curvmStubsPH2Z2_14_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_14_pt_V \
    op interface \
    ports { curvmStubsPH2Z2_14_pt_V_address0 { O 6 vector } curvmStubsPH2Z2_14_pt_V_ce0 { O 1 bit } curvmStubsPH2Z2_14_pt_V_we0 { O 1 bit } curvmStubsPH2Z2_14_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_14_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1673 \
    name curvmStubsPH2Z2_15_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_15_pt_V \
    op interface \
    ports { curvmStubsPH2Z2_15_pt_V_address0 { O 6 vector } curvmStubsPH2Z2_15_pt_V_ce0 { O 1 bit } curvmStubsPH2Z2_15_pt_V_we0 { O 1 bit } curvmStubsPH2Z2_15_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_15_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1674 \
    name curvmStubsPH2Z2_16_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_16_pt_V \
    op interface \
    ports { curvmStubsPH2Z2_16_pt_V_address0 { O 6 vector } curvmStubsPH2Z2_16_pt_V_ce0 { O 1 bit } curvmStubsPH2Z2_16_pt_V_we0 { O 1 bit } curvmStubsPH2Z2_16_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_16_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1675 \
    name curvmStubsPH2Z2_17_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_17_pt_V \
    op interface \
    ports { curvmStubsPH2Z2_17_pt_V_address0 { O 6 vector } curvmStubsPH2Z2_17_pt_V_ce0 { O 1 bit } curvmStubsPH2Z2_17_pt_V_we0 { O 1 bit } curvmStubsPH2Z2_17_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_17_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1676 \
    name curvmStubsPH2Z2_18_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_18_pt_V \
    op interface \
    ports { curvmStubsPH2Z2_18_pt_V_address0 { O 6 vector } curvmStubsPH2Z2_18_pt_V_ce0 { O 1 bit } curvmStubsPH2Z2_18_pt_V_we0 { O 1 bit } curvmStubsPH2Z2_18_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_18_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1677 \
    name curvmStubsPH2Z2_0_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_0_index_V \
    op interface \
    ports { curvmStubsPH2Z2_0_index_V_address0 { O 6 vector } curvmStubsPH2Z2_0_index_V_ce0 { O 1 bit } curvmStubsPH2Z2_0_index_V_we0 { O 1 bit } curvmStubsPH2Z2_0_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_0_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1678 \
    name curvmStubsPH2Z2_1_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_1_index_V \
    op interface \
    ports { curvmStubsPH2Z2_1_index_V_address0 { O 6 vector } curvmStubsPH2Z2_1_index_V_ce0 { O 1 bit } curvmStubsPH2Z2_1_index_V_we0 { O 1 bit } curvmStubsPH2Z2_1_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_1_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1679 \
    name curvmStubsPH2Z2_2_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_2_index_V \
    op interface \
    ports { curvmStubsPH2Z2_2_index_V_address0 { O 6 vector } curvmStubsPH2Z2_2_index_V_ce0 { O 1 bit } curvmStubsPH2Z2_2_index_V_we0 { O 1 bit } curvmStubsPH2Z2_2_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_2_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1680 \
    name curvmStubsPH2Z2_3_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_3_index_V \
    op interface \
    ports { curvmStubsPH2Z2_3_index_V_address0 { O 6 vector } curvmStubsPH2Z2_3_index_V_ce0 { O 1 bit } curvmStubsPH2Z2_3_index_V_we0 { O 1 bit } curvmStubsPH2Z2_3_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_3_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1681 \
    name curvmStubsPH2Z2_4_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_4_index_V \
    op interface \
    ports { curvmStubsPH2Z2_4_index_V_address0 { O 6 vector } curvmStubsPH2Z2_4_index_V_ce0 { O 1 bit } curvmStubsPH2Z2_4_index_V_we0 { O 1 bit } curvmStubsPH2Z2_4_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_4_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1682 \
    name curvmStubsPH2Z2_5_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_5_index_V \
    op interface \
    ports { curvmStubsPH2Z2_5_index_V_address0 { O 6 vector } curvmStubsPH2Z2_5_index_V_ce0 { O 1 bit } curvmStubsPH2Z2_5_index_V_we0 { O 1 bit } curvmStubsPH2Z2_5_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_5_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1683 \
    name curvmStubsPH2Z2_6_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_6_index_V \
    op interface \
    ports { curvmStubsPH2Z2_6_index_V_address0 { O 6 vector } curvmStubsPH2Z2_6_index_V_ce0 { O 1 bit } curvmStubsPH2Z2_6_index_V_we0 { O 1 bit } curvmStubsPH2Z2_6_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_6_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1684 \
    name curvmStubsPH2Z2_7_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_7_index_V \
    op interface \
    ports { curvmStubsPH2Z2_7_index_V_address0 { O 6 vector } curvmStubsPH2Z2_7_index_V_ce0 { O 1 bit } curvmStubsPH2Z2_7_index_V_we0 { O 1 bit } curvmStubsPH2Z2_7_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_7_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1685 \
    name curvmStubsPH2Z2_8_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_8_index_V \
    op interface \
    ports { curvmStubsPH2Z2_8_index_V_address0 { O 6 vector } curvmStubsPH2Z2_8_index_V_ce0 { O 1 bit } curvmStubsPH2Z2_8_index_V_we0 { O 1 bit } curvmStubsPH2Z2_8_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_8_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1686 \
    name curvmStubsPH2Z2_9_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_9_index_V \
    op interface \
    ports { curvmStubsPH2Z2_9_index_V_address0 { O 6 vector } curvmStubsPH2Z2_9_index_V_ce0 { O 1 bit } curvmStubsPH2Z2_9_index_V_we0 { O 1 bit } curvmStubsPH2Z2_9_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_9_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1687 \
    name curvmStubsPH2Z2_10_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_10_index_V \
    op interface \
    ports { curvmStubsPH2Z2_10_index_V_address0 { O 6 vector } curvmStubsPH2Z2_10_index_V_ce0 { O 1 bit } curvmStubsPH2Z2_10_index_V_we0 { O 1 bit } curvmStubsPH2Z2_10_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_10_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1688 \
    name curvmStubsPH2Z2_11_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_11_index_V \
    op interface \
    ports { curvmStubsPH2Z2_11_index_V_address0 { O 6 vector } curvmStubsPH2Z2_11_index_V_ce0 { O 1 bit } curvmStubsPH2Z2_11_index_V_we0 { O 1 bit } curvmStubsPH2Z2_11_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_11_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1689 \
    name curvmStubsPH2Z2_12_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_12_index_V \
    op interface \
    ports { curvmStubsPH2Z2_12_index_V_address0 { O 6 vector } curvmStubsPH2Z2_12_index_V_ce0 { O 1 bit } curvmStubsPH2Z2_12_index_V_we0 { O 1 bit } curvmStubsPH2Z2_12_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_12_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1690 \
    name curvmStubsPH2Z2_13_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_13_index_V \
    op interface \
    ports { curvmStubsPH2Z2_13_index_V_address0 { O 6 vector } curvmStubsPH2Z2_13_index_V_ce0 { O 1 bit } curvmStubsPH2Z2_13_index_V_we0 { O 1 bit } curvmStubsPH2Z2_13_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_13_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1691 \
    name curvmStubsPH2Z2_14_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_14_index_V \
    op interface \
    ports { curvmStubsPH2Z2_14_index_V_address0 { O 6 vector } curvmStubsPH2Z2_14_index_V_ce0 { O 1 bit } curvmStubsPH2Z2_14_index_V_we0 { O 1 bit } curvmStubsPH2Z2_14_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_14_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1692 \
    name curvmStubsPH2Z2_15_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_15_index_V \
    op interface \
    ports { curvmStubsPH2Z2_15_index_V_address0 { O 6 vector } curvmStubsPH2Z2_15_index_V_ce0 { O 1 bit } curvmStubsPH2Z2_15_index_V_we0 { O 1 bit } curvmStubsPH2Z2_15_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_15_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1693 \
    name curvmStubsPH2Z2_16_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_16_index_V \
    op interface \
    ports { curvmStubsPH2Z2_16_index_V_address0 { O 6 vector } curvmStubsPH2Z2_16_index_V_ce0 { O 1 bit } curvmStubsPH2Z2_16_index_V_we0 { O 1 bit } curvmStubsPH2Z2_16_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_16_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1694 \
    name curvmStubsPH2Z2_17_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_17_index_V \
    op interface \
    ports { curvmStubsPH2Z2_17_index_V_address0 { O 6 vector } curvmStubsPH2Z2_17_index_V_ce0 { O 1 bit } curvmStubsPH2Z2_17_index_V_we0 { O 1 bit } curvmStubsPH2Z2_17_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_17_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1695 \
    name curvmStubsPH2Z2_18_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_18_index_V \
    op interface \
    ports { curvmStubsPH2Z2_18_index_V_address0 { O 6 vector } curvmStubsPH2Z2_18_index_V_ce0 { O 1 bit } curvmStubsPH2Z2_18_index_V_we0 { O 1 bit } curvmStubsPH2Z2_18_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_18_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1696 \
    name curvmStubsPH3Z2_0_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_0_z_V \
    op interface \
    ports { curvmStubsPH3Z2_0_z_V_address0 { O 6 vector } curvmStubsPH3Z2_0_z_V_ce0 { O 1 bit } curvmStubsPH3Z2_0_z_V_we0 { O 1 bit } curvmStubsPH3Z2_0_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_0_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1697 \
    name curvmStubsPH3Z2_1_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_1_z_V \
    op interface \
    ports { curvmStubsPH3Z2_1_z_V_address0 { O 6 vector } curvmStubsPH3Z2_1_z_V_ce0 { O 1 bit } curvmStubsPH3Z2_1_z_V_we0 { O 1 bit } curvmStubsPH3Z2_1_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_1_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1698 \
    name curvmStubsPH3Z2_2_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_2_z_V \
    op interface \
    ports { curvmStubsPH3Z2_2_z_V_address0 { O 6 vector } curvmStubsPH3Z2_2_z_V_ce0 { O 1 bit } curvmStubsPH3Z2_2_z_V_we0 { O 1 bit } curvmStubsPH3Z2_2_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_2_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1699 \
    name curvmStubsPH3Z2_3_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_3_z_V \
    op interface \
    ports { curvmStubsPH3Z2_3_z_V_address0 { O 6 vector } curvmStubsPH3Z2_3_z_V_ce0 { O 1 bit } curvmStubsPH3Z2_3_z_V_we0 { O 1 bit } curvmStubsPH3Z2_3_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_3_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1700 \
    name curvmStubsPH3Z2_4_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_4_z_V \
    op interface \
    ports { curvmStubsPH3Z2_4_z_V_address0 { O 6 vector } curvmStubsPH3Z2_4_z_V_ce0 { O 1 bit } curvmStubsPH3Z2_4_z_V_we0 { O 1 bit } curvmStubsPH3Z2_4_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_4_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1701 \
    name curvmStubsPH3Z2_5_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_5_z_V \
    op interface \
    ports { curvmStubsPH3Z2_5_z_V_address0 { O 6 vector } curvmStubsPH3Z2_5_z_V_ce0 { O 1 bit } curvmStubsPH3Z2_5_z_V_we0 { O 1 bit } curvmStubsPH3Z2_5_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_5_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1702 \
    name curvmStubsPH3Z2_6_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_6_z_V \
    op interface \
    ports { curvmStubsPH3Z2_6_z_V_address0 { O 6 vector } curvmStubsPH3Z2_6_z_V_ce0 { O 1 bit } curvmStubsPH3Z2_6_z_V_we0 { O 1 bit } curvmStubsPH3Z2_6_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_6_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1703 \
    name curvmStubsPH3Z2_7_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_7_z_V \
    op interface \
    ports { curvmStubsPH3Z2_7_z_V_address0 { O 6 vector } curvmStubsPH3Z2_7_z_V_ce0 { O 1 bit } curvmStubsPH3Z2_7_z_V_we0 { O 1 bit } curvmStubsPH3Z2_7_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_7_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1704 \
    name curvmStubsPH3Z2_8_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_8_z_V \
    op interface \
    ports { curvmStubsPH3Z2_8_z_V_address0 { O 6 vector } curvmStubsPH3Z2_8_z_V_ce0 { O 1 bit } curvmStubsPH3Z2_8_z_V_we0 { O 1 bit } curvmStubsPH3Z2_8_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_8_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1705 \
    name curvmStubsPH3Z2_9_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_9_z_V \
    op interface \
    ports { curvmStubsPH3Z2_9_z_V_address0 { O 6 vector } curvmStubsPH3Z2_9_z_V_ce0 { O 1 bit } curvmStubsPH3Z2_9_z_V_we0 { O 1 bit } curvmStubsPH3Z2_9_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_9_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1706 \
    name curvmStubsPH3Z2_10_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_10_z_V \
    op interface \
    ports { curvmStubsPH3Z2_10_z_V_address0 { O 6 vector } curvmStubsPH3Z2_10_z_V_ce0 { O 1 bit } curvmStubsPH3Z2_10_z_V_we0 { O 1 bit } curvmStubsPH3Z2_10_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_10_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1707 \
    name curvmStubsPH3Z2_11_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_11_z_V \
    op interface \
    ports { curvmStubsPH3Z2_11_z_V_address0 { O 6 vector } curvmStubsPH3Z2_11_z_V_ce0 { O 1 bit } curvmStubsPH3Z2_11_z_V_we0 { O 1 bit } curvmStubsPH3Z2_11_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_11_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1708 \
    name curvmStubsPH3Z2_12_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_12_z_V \
    op interface \
    ports { curvmStubsPH3Z2_12_z_V_address0 { O 6 vector } curvmStubsPH3Z2_12_z_V_ce0 { O 1 bit } curvmStubsPH3Z2_12_z_V_we0 { O 1 bit } curvmStubsPH3Z2_12_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_12_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1709 \
    name curvmStubsPH3Z2_13_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_13_z_V \
    op interface \
    ports { curvmStubsPH3Z2_13_z_V_address0 { O 6 vector } curvmStubsPH3Z2_13_z_V_ce0 { O 1 bit } curvmStubsPH3Z2_13_z_V_we0 { O 1 bit } curvmStubsPH3Z2_13_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_13_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1710 \
    name curvmStubsPH3Z2_14_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_14_z_V \
    op interface \
    ports { curvmStubsPH3Z2_14_z_V_address0 { O 6 vector } curvmStubsPH3Z2_14_z_V_ce0 { O 1 bit } curvmStubsPH3Z2_14_z_V_we0 { O 1 bit } curvmStubsPH3Z2_14_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_14_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1711 \
    name curvmStubsPH3Z2_15_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_15_z_V \
    op interface \
    ports { curvmStubsPH3Z2_15_z_V_address0 { O 6 vector } curvmStubsPH3Z2_15_z_V_ce0 { O 1 bit } curvmStubsPH3Z2_15_z_V_we0 { O 1 bit } curvmStubsPH3Z2_15_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_15_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1712 \
    name curvmStubsPH3Z2_16_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_16_z_V \
    op interface \
    ports { curvmStubsPH3Z2_16_z_V_address0 { O 6 vector } curvmStubsPH3Z2_16_z_V_ce0 { O 1 bit } curvmStubsPH3Z2_16_z_V_we0 { O 1 bit } curvmStubsPH3Z2_16_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_16_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1713 \
    name curvmStubsPH3Z2_17_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_17_z_V \
    op interface \
    ports { curvmStubsPH3Z2_17_z_V_address0 { O 6 vector } curvmStubsPH3Z2_17_z_V_ce0 { O 1 bit } curvmStubsPH3Z2_17_z_V_we0 { O 1 bit } curvmStubsPH3Z2_17_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_17_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1714 \
    name curvmStubsPH3Z2_18_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_18_z_V \
    op interface \
    ports { curvmStubsPH3Z2_18_z_V_address0 { O 6 vector } curvmStubsPH3Z2_18_z_V_ce0 { O 1 bit } curvmStubsPH3Z2_18_z_V_we0 { O 1 bit } curvmStubsPH3Z2_18_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_18_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1715 \
    name curvmStubsPH3Z2_0_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_0_phi_V \
    op interface \
    ports { curvmStubsPH3Z2_0_phi_V_address0 { O 6 vector } curvmStubsPH3Z2_0_phi_V_ce0 { O 1 bit } curvmStubsPH3Z2_0_phi_V_we0 { O 1 bit } curvmStubsPH3Z2_0_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_0_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1716 \
    name curvmStubsPH3Z2_1_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_1_phi_V \
    op interface \
    ports { curvmStubsPH3Z2_1_phi_V_address0 { O 6 vector } curvmStubsPH3Z2_1_phi_V_ce0 { O 1 bit } curvmStubsPH3Z2_1_phi_V_we0 { O 1 bit } curvmStubsPH3Z2_1_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_1_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1717 \
    name curvmStubsPH3Z2_2_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_2_phi_V \
    op interface \
    ports { curvmStubsPH3Z2_2_phi_V_address0 { O 6 vector } curvmStubsPH3Z2_2_phi_V_ce0 { O 1 bit } curvmStubsPH3Z2_2_phi_V_we0 { O 1 bit } curvmStubsPH3Z2_2_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_2_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1718 \
    name curvmStubsPH3Z2_3_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_3_phi_V \
    op interface \
    ports { curvmStubsPH3Z2_3_phi_V_address0 { O 6 vector } curvmStubsPH3Z2_3_phi_V_ce0 { O 1 bit } curvmStubsPH3Z2_3_phi_V_we0 { O 1 bit } curvmStubsPH3Z2_3_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_3_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1719 \
    name curvmStubsPH3Z2_4_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_4_phi_V \
    op interface \
    ports { curvmStubsPH3Z2_4_phi_V_address0 { O 6 vector } curvmStubsPH3Z2_4_phi_V_ce0 { O 1 bit } curvmStubsPH3Z2_4_phi_V_we0 { O 1 bit } curvmStubsPH3Z2_4_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_4_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1720 \
    name curvmStubsPH3Z2_5_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_5_phi_V \
    op interface \
    ports { curvmStubsPH3Z2_5_phi_V_address0 { O 6 vector } curvmStubsPH3Z2_5_phi_V_ce0 { O 1 bit } curvmStubsPH3Z2_5_phi_V_we0 { O 1 bit } curvmStubsPH3Z2_5_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_5_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1721 \
    name curvmStubsPH3Z2_6_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_6_phi_V \
    op interface \
    ports { curvmStubsPH3Z2_6_phi_V_address0 { O 6 vector } curvmStubsPH3Z2_6_phi_V_ce0 { O 1 bit } curvmStubsPH3Z2_6_phi_V_we0 { O 1 bit } curvmStubsPH3Z2_6_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_6_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1722 \
    name curvmStubsPH3Z2_7_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_7_phi_V \
    op interface \
    ports { curvmStubsPH3Z2_7_phi_V_address0 { O 6 vector } curvmStubsPH3Z2_7_phi_V_ce0 { O 1 bit } curvmStubsPH3Z2_7_phi_V_we0 { O 1 bit } curvmStubsPH3Z2_7_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_7_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1723 \
    name curvmStubsPH3Z2_8_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_8_phi_V \
    op interface \
    ports { curvmStubsPH3Z2_8_phi_V_address0 { O 6 vector } curvmStubsPH3Z2_8_phi_V_ce0 { O 1 bit } curvmStubsPH3Z2_8_phi_V_we0 { O 1 bit } curvmStubsPH3Z2_8_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_8_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1724 \
    name curvmStubsPH3Z2_9_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_9_phi_V \
    op interface \
    ports { curvmStubsPH3Z2_9_phi_V_address0 { O 6 vector } curvmStubsPH3Z2_9_phi_V_ce0 { O 1 bit } curvmStubsPH3Z2_9_phi_V_we0 { O 1 bit } curvmStubsPH3Z2_9_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_9_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1725 \
    name curvmStubsPH3Z2_10_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_10_phi_V \
    op interface \
    ports { curvmStubsPH3Z2_10_phi_V_address0 { O 6 vector } curvmStubsPH3Z2_10_phi_V_ce0 { O 1 bit } curvmStubsPH3Z2_10_phi_V_we0 { O 1 bit } curvmStubsPH3Z2_10_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_10_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1726 \
    name curvmStubsPH3Z2_11_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_11_phi_V \
    op interface \
    ports { curvmStubsPH3Z2_11_phi_V_address0 { O 6 vector } curvmStubsPH3Z2_11_phi_V_ce0 { O 1 bit } curvmStubsPH3Z2_11_phi_V_we0 { O 1 bit } curvmStubsPH3Z2_11_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_11_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1727 \
    name curvmStubsPH3Z2_12_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_12_phi_V \
    op interface \
    ports { curvmStubsPH3Z2_12_phi_V_address0 { O 6 vector } curvmStubsPH3Z2_12_phi_V_ce0 { O 1 bit } curvmStubsPH3Z2_12_phi_V_we0 { O 1 bit } curvmStubsPH3Z2_12_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_12_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1728 \
    name curvmStubsPH3Z2_13_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_13_phi_V \
    op interface \
    ports { curvmStubsPH3Z2_13_phi_V_address0 { O 6 vector } curvmStubsPH3Z2_13_phi_V_ce0 { O 1 bit } curvmStubsPH3Z2_13_phi_V_we0 { O 1 bit } curvmStubsPH3Z2_13_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_13_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1729 \
    name curvmStubsPH3Z2_14_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_14_phi_V \
    op interface \
    ports { curvmStubsPH3Z2_14_phi_V_address0 { O 6 vector } curvmStubsPH3Z2_14_phi_V_ce0 { O 1 bit } curvmStubsPH3Z2_14_phi_V_we0 { O 1 bit } curvmStubsPH3Z2_14_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_14_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1730 \
    name curvmStubsPH3Z2_15_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_15_phi_V \
    op interface \
    ports { curvmStubsPH3Z2_15_phi_V_address0 { O 6 vector } curvmStubsPH3Z2_15_phi_V_ce0 { O 1 bit } curvmStubsPH3Z2_15_phi_V_we0 { O 1 bit } curvmStubsPH3Z2_15_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_15_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1731 \
    name curvmStubsPH3Z2_16_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_16_phi_V \
    op interface \
    ports { curvmStubsPH3Z2_16_phi_V_address0 { O 6 vector } curvmStubsPH3Z2_16_phi_V_ce0 { O 1 bit } curvmStubsPH3Z2_16_phi_V_we0 { O 1 bit } curvmStubsPH3Z2_16_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_16_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1732 \
    name curvmStubsPH3Z2_17_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_17_phi_V \
    op interface \
    ports { curvmStubsPH3Z2_17_phi_V_address0 { O 6 vector } curvmStubsPH3Z2_17_phi_V_ce0 { O 1 bit } curvmStubsPH3Z2_17_phi_V_we0 { O 1 bit } curvmStubsPH3Z2_17_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_17_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1733 \
    name curvmStubsPH3Z2_18_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_18_phi_V \
    op interface \
    ports { curvmStubsPH3Z2_18_phi_V_address0 { O 6 vector } curvmStubsPH3Z2_18_phi_V_ce0 { O 1 bit } curvmStubsPH3Z2_18_phi_V_we0 { O 1 bit } curvmStubsPH3Z2_18_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_18_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1734 \
    name curvmStubsPH3Z2_0_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_0_r_V \
    op interface \
    ports { curvmStubsPH3Z2_0_r_V_address0 { O 6 vector } curvmStubsPH3Z2_0_r_V_ce0 { O 1 bit } curvmStubsPH3Z2_0_r_V_we0 { O 1 bit } curvmStubsPH3Z2_0_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_0_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1735 \
    name curvmStubsPH3Z2_1_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_1_r_V \
    op interface \
    ports { curvmStubsPH3Z2_1_r_V_address0 { O 6 vector } curvmStubsPH3Z2_1_r_V_ce0 { O 1 bit } curvmStubsPH3Z2_1_r_V_we0 { O 1 bit } curvmStubsPH3Z2_1_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_1_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1736 \
    name curvmStubsPH3Z2_2_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_2_r_V \
    op interface \
    ports { curvmStubsPH3Z2_2_r_V_address0 { O 6 vector } curvmStubsPH3Z2_2_r_V_ce0 { O 1 bit } curvmStubsPH3Z2_2_r_V_we0 { O 1 bit } curvmStubsPH3Z2_2_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_2_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1737 \
    name curvmStubsPH3Z2_3_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_3_r_V \
    op interface \
    ports { curvmStubsPH3Z2_3_r_V_address0 { O 6 vector } curvmStubsPH3Z2_3_r_V_ce0 { O 1 bit } curvmStubsPH3Z2_3_r_V_we0 { O 1 bit } curvmStubsPH3Z2_3_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_3_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1738 \
    name curvmStubsPH3Z2_4_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_4_r_V \
    op interface \
    ports { curvmStubsPH3Z2_4_r_V_address0 { O 6 vector } curvmStubsPH3Z2_4_r_V_ce0 { O 1 bit } curvmStubsPH3Z2_4_r_V_we0 { O 1 bit } curvmStubsPH3Z2_4_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_4_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1739 \
    name curvmStubsPH3Z2_5_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_5_r_V \
    op interface \
    ports { curvmStubsPH3Z2_5_r_V_address0 { O 6 vector } curvmStubsPH3Z2_5_r_V_ce0 { O 1 bit } curvmStubsPH3Z2_5_r_V_we0 { O 1 bit } curvmStubsPH3Z2_5_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_5_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1740 \
    name curvmStubsPH3Z2_6_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_6_r_V \
    op interface \
    ports { curvmStubsPH3Z2_6_r_V_address0 { O 6 vector } curvmStubsPH3Z2_6_r_V_ce0 { O 1 bit } curvmStubsPH3Z2_6_r_V_we0 { O 1 bit } curvmStubsPH3Z2_6_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_6_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1741 \
    name curvmStubsPH3Z2_7_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_7_r_V \
    op interface \
    ports { curvmStubsPH3Z2_7_r_V_address0 { O 6 vector } curvmStubsPH3Z2_7_r_V_ce0 { O 1 bit } curvmStubsPH3Z2_7_r_V_we0 { O 1 bit } curvmStubsPH3Z2_7_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_7_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1742 \
    name curvmStubsPH3Z2_8_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_8_r_V \
    op interface \
    ports { curvmStubsPH3Z2_8_r_V_address0 { O 6 vector } curvmStubsPH3Z2_8_r_V_ce0 { O 1 bit } curvmStubsPH3Z2_8_r_V_we0 { O 1 bit } curvmStubsPH3Z2_8_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_8_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1743 \
    name curvmStubsPH3Z2_9_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_9_r_V \
    op interface \
    ports { curvmStubsPH3Z2_9_r_V_address0 { O 6 vector } curvmStubsPH3Z2_9_r_V_ce0 { O 1 bit } curvmStubsPH3Z2_9_r_V_we0 { O 1 bit } curvmStubsPH3Z2_9_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_9_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1744 \
    name curvmStubsPH3Z2_10_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_10_r_V \
    op interface \
    ports { curvmStubsPH3Z2_10_r_V_address0 { O 6 vector } curvmStubsPH3Z2_10_r_V_ce0 { O 1 bit } curvmStubsPH3Z2_10_r_V_we0 { O 1 bit } curvmStubsPH3Z2_10_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_10_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1745 \
    name curvmStubsPH3Z2_11_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_11_r_V \
    op interface \
    ports { curvmStubsPH3Z2_11_r_V_address0 { O 6 vector } curvmStubsPH3Z2_11_r_V_ce0 { O 1 bit } curvmStubsPH3Z2_11_r_V_we0 { O 1 bit } curvmStubsPH3Z2_11_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_11_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1746 \
    name curvmStubsPH3Z2_12_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_12_r_V \
    op interface \
    ports { curvmStubsPH3Z2_12_r_V_address0 { O 6 vector } curvmStubsPH3Z2_12_r_V_ce0 { O 1 bit } curvmStubsPH3Z2_12_r_V_we0 { O 1 bit } curvmStubsPH3Z2_12_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_12_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1747 \
    name curvmStubsPH3Z2_13_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_13_r_V \
    op interface \
    ports { curvmStubsPH3Z2_13_r_V_address0 { O 6 vector } curvmStubsPH3Z2_13_r_V_ce0 { O 1 bit } curvmStubsPH3Z2_13_r_V_we0 { O 1 bit } curvmStubsPH3Z2_13_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_13_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1748 \
    name curvmStubsPH3Z2_14_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_14_r_V \
    op interface \
    ports { curvmStubsPH3Z2_14_r_V_address0 { O 6 vector } curvmStubsPH3Z2_14_r_V_ce0 { O 1 bit } curvmStubsPH3Z2_14_r_V_we0 { O 1 bit } curvmStubsPH3Z2_14_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_14_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1749 \
    name curvmStubsPH3Z2_15_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_15_r_V \
    op interface \
    ports { curvmStubsPH3Z2_15_r_V_address0 { O 6 vector } curvmStubsPH3Z2_15_r_V_ce0 { O 1 bit } curvmStubsPH3Z2_15_r_V_we0 { O 1 bit } curvmStubsPH3Z2_15_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_15_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1750 \
    name curvmStubsPH3Z2_16_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_16_r_V \
    op interface \
    ports { curvmStubsPH3Z2_16_r_V_address0 { O 6 vector } curvmStubsPH3Z2_16_r_V_ce0 { O 1 bit } curvmStubsPH3Z2_16_r_V_we0 { O 1 bit } curvmStubsPH3Z2_16_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_16_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1751 \
    name curvmStubsPH3Z2_17_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_17_r_V \
    op interface \
    ports { curvmStubsPH3Z2_17_r_V_address0 { O 6 vector } curvmStubsPH3Z2_17_r_V_ce0 { O 1 bit } curvmStubsPH3Z2_17_r_V_we0 { O 1 bit } curvmStubsPH3Z2_17_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_17_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1752 \
    name curvmStubsPH3Z2_18_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_18_r_V \
    op interface \
    ports { curvmStubsPH3Z2_18_r_V_address0 { O 6 vector } curvmStubsPH3Z2_18_r_V_ce0 { O 1 bit } curvmStubsPH3Z2_18_r_V_we0 { O 1 bit } curvmStubsPH3Z2_18_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_18_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1753 \
    name curvmStubsPH3Z2_0_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_0_pt_V \
    op interface \
    ports { curvmStubsPH3Z2_0_pt_V_address0 { O 6 vector } curvmStubsPH3Z2_0_pt_V_ce0 { O 1 bit } curvmStubsPH3Z2_0_pt_V_we0 { O 1 bit } curvmStubsPH3Z2_0_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_0_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1754 \
    name curvmStubsPH3Z2_1_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_1_pt_V \
    op interface \
    ports { curvmStubsPH3Z2_1_pt_V_address0 { O 6 vector } curvmStubsPH3Z2_1_pt_V_ce0 { O 1 bit } curvmStubsPH3Z2_1_pt_V_we0 { O 1 bit } curvmStubsPH3Z2_1_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_1_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1755 \
    name curvmStubsPH3Z2_2_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_2_pt_V \
    op interface \
    ports { curvmStubsPH3Z2_2_pt_V_address0 { O 6 vector } curvmStubsPH3Z2_2_pt_V_ce0 { O 1 bit } curvmStubsPH3Z2_2_pt_V_we0 { O 1 bit } curvmStubsPH3Z2_2_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_2_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1756 \
    name curvmStubsPH3Z2_3_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_3_pt_V \
    op interface \
    ports { curvmStubsPH3Z2_3_pt_V_address0 { O 6 vector } curvmStubsPH3Z2_3_pt_V_ce0 { O 1 bit } curvmStubsPH3Z2_3_pt_V_we0 { O 1 bit } curvmStubsPH3Z2_3_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_3_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1757 \
    name curvmStubsPH3Z2_4_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_4_pt_V \
    op interface \
    ports { curvmStubsPH3Z2_4_pt_V_address0 { O 6 vector } curvmStubsPH3Z2_4_pt_V_ce0 { O 1 bit } curvmStubsPH3Z2_4_pt_V_we0 { O 1 bit } curvmStubsPH3Z2_4_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_4_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1758 \
    name curvmStubsPH3Z2_5_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_5_pt_V \
    op interface \
    ports { curvmStubsPH3Z2_5_pt_V_address0 { O 6 vector } curvmStubsPH3Z2_5_pt_V_ce0 { O 1 bit } curvmStubsPH3Z2_5_pt_V_we0 { O 1 bit } curvmStubsPH3Z2_5_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_5_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1759 \
    name curvmStubsPH3Z2_6_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_6_pt_V \
    op interface \
    ports { curvmStubsPH3Z2_6_pt_V_address0 { O 6 vector } curvmStubsPH3Z2_6_pt_V_ce0 { O 1 bit } curvmStubsPH3Z2_6_pt_V_we0 { O 1 bit } curvmStubsPH3Z2_6_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_6_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1760 \
    name curvmStubsPH3Z2_7_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_7_pt_V \
    op interface \
    ports { curvmStubsPH3Z2_7_pt_V_address0 { O 6 vector } curvmStubsPH3Z2_7_pt_V_ce0 { O 1 bit } curvmStubsPH3Z2_7_pt_V_we0 { O 1 bit } curvmStubsPH3Z2_7_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_7_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1761 \
    name curvmStubsPH3Z2_8_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_8_pt_V \
    op interface \
    ports { curvmStubsPH3Z2_8_pt_V_address0 { O 6 vector } curvmStubsPH3Z2_8_pt_V_ce0 { O 1 bit } curvmStubsPH3Z2_8_pt_V_we0 { O 1 bit } curvmStubsPH3Z2_8_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_8_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1762 \
    name curvmStubsPH3Z2_9_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_9_pt_V \
    op interface \
    ports { curvmStubsPH3Z2_9_pt_V_address0 { O 6 vector } curvmStubsPH3Z2_9_pt_V_ce0 { O 1 bit } curvmStubsPH3Z2_9_pt_V_we0 { O 1 bit } curvmStubsPH3Z2_9_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_9_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1763 \
    name curvmStubsPH3Z2_10_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_10_pt_V \
    op interface \
    ports { curvmStubsPH3Z2_10_pt_V_address0 { O 6 vector } curvmStubsPH3Z2_10_pt_V_ce0 { O 1 bit } curvmStubsPH3Z2_10_pt_V_we0 { O 1 bit } curvmStubsPH3Z2_10_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_10_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1764 \
    name curvmStubsPH3Z2_11_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_11_pt_V \
    op interface \
    ports { curvmStubsPH3Z2_11_pt_V_address0 { O 6 vector } curvmStubsPH3Z2_11_pt_V_ce0 { O 1 bit } curvmStubsPH3Z2_11_pt_V_we0 { O 1 bit } curvmStubsPH3Z2_11_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_11_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1765 \
    name curvmStubsPH3Z2_12_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_12_pt_V \
    op interface \
    ports { curvmStubsPH3Z2_12_pt_V_address0 { O 6 vector } curvmStubsPH3Z2_12_pt_V_ce0 { O 1 bit } curvmStubsPH3Z2_12_pt_V_we0 { O 1 bit } curvmStubsPH3Z2_12_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_12_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1766 \
    name curvmStubsPH3Z2_13_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_13_pt_V \
    op interface \
    ports { curvmStubsPH3Z2_13_pt_V_address0 { O 6 vector } curvmStubsPH3Z2_13_pt_V_ce0 { O 1 bit } curvmStubsPH3Z2_13_pt_V_we0 { O 1 bit } curvmStubsPH3Z2_13_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_13_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1767 \
    name curvmStubsPH3Z2_14_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_14_pt_V \
    op interface \
    ports { curvmStubsPH3Z2_14_pt_V_address0 { O 6 vector } curvmStubsPH3Z2_14_pt_V_ce0 { O 1 bit } curvmStubsPH3Z2_14_pt_V_we0 { O 1 bit } curvmStubsPH3Z2_14_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_14_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1768 \
    name curvmStubsPH3Z2_15_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_15_pt_V \
    op interface \
    ports { curvmStubsPH3Z2_15_pt_V_address0 { O 6 vector } curvmStubsPH3Z2_15_pt_V_ce0 { O 1 bit } curvmStubsPH3Z2_15_pt_V_we0 { O 1 bit } curvmStubsPH3Z2_15_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_15_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1769 \
    name curvmStubsPH3Z2_16_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_16_pt_V \
    op interface \
    ports { curvmStubsPH3Z2_16_pt_V_address0 { O 6 vector } curvmStubsPH3Z2_16_pt_V_ce0 { O 1 bit } curvmStubsPH3Z2_16_pt_V_we0 { O 1 bit } curvmStubsPH3Z2_16_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_16_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1770 \
    name curvmStubsPH3Z2_17_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_17_pt_V \
    op interface \
    ports { curvmStubsPH3Z2_17_pt_V_address0 { O 6 vector } curvmStubsPH3Z2_17_pt_V_ce0 { O 1 bit } curvmStubsPH3Z2_17_pt_V_we0 { O 1 bit } curvmStubsPH3Z2_17_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_17_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1771 \
    name curvmStubsPH3Z2_18_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_18_pt_V \
    op interface \
    ports { curvmStubsPH3Z2_18_pt_V_address0 { O 6 vector } curvmStubsPH3Z2_18_pt_V_ce0 { O 1 bit } curvmStubsPH3Z2_18_pt_V_we0 { O 1 bit } curvmStubsPH3Z2_18_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_18_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1772 \
    name curvmStubsPH3Z2_0_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_0_index_V \
    op interface \
    ports { curvmStubsPH3Z2_0_index_V_address0 { O 6 vector } curvmStubsPH3Z2_0_index_V_ce0 { O 1 bit } curvmStubsPH3Z2_0_index_V_we0 { O 1 bit } curvmStubsPH3Z2_0_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_0_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1773 \
    name curvmStubsPH3Z2_1_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_1_index_V \
    op interface \
    ports { curvmStubsPH3Z2_1_index_V_address0 { O 6 vector } curvmStubsPH3Z2_1_index_V_ce0 { O 1 bit } curvmStubsPH3Z2_1_index_V_we0 { O 1 bit } curvmStubsPH3Z2_1_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_1_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1774 \
    name curvmStubsPH3Z2_2_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_2_index_V \
    op interface \
    ports { curvmStubsPH3Z2_2_index_V_address0 { O 6 vector } curvmStubsPH3Z2_2_index_V_ce0 { O 1 bit } curvmStubsPH3Z2_2_index_V_we0 { O 1 bit } curvmStubsPH3Z2_2_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_2_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1775 \
    name curvmStubsPH3Z2_3_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_3_index_V \
    op interface \
    ports { curvmStubsPH3Z2_3_index_V_address0 { O 6 vector } curvmStubsPH3Z2_3_index_V_ce0 { O 1 bit } curvmStubsPH3Z2_3_index_V_we0 { O 1 bit } curvmStubsPH3Z2_3_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_3_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1776 \
    name curvmStubsPH3Z2_4_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_4_index_V \
    op interface \
    ports { curvmStubsPH3Z2_4_index_V_address0 { O 6 vector } curvmStubsPH3Z2_4_index_V_ce0 { O 1 bit } curvmStubsPH3Z2_4_index_V_we0 { O 1 bit } curvmStubsPH3Z2_4_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_4_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1777 \
    name curvmStubsPH3Z2_5_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_5_index_V \
    op interface \
    ports { curvmStubsPH3Z2_5_index_V_address0 { O 6 vector } curvmStubsPH3Z2_5_index_V_ce0 { O 1 bit } curvmStubsPH3Z2_5_index_V_we0 { O 1 bit } curvmStubsPH3Z2_5_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_5_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1778 \
    name curvmStubsPH3Z2_6_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_6_index_V \
    op interface \
    ports { curvmStubsPH3Z2_6_index_V_address0 { O 6 vector } curvmStubsPH3Z2_6_index_V_ce0 { O 1 bit } curvmStubsPH3Z2_6_index_V_we0 { O 1 bit } curvmStubsPH3Z2_6_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_6_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1779 \
    name curvmStubsPH3Z2_7_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_7_index_V \
    op interface \
    ports { curvmStubsPH3Z2_7_index_V_address0 { O 6 vector } curvmStubsPH3Z2_7_index_V_ce0 { O 1 bit } curvmStubsPH3Z2_7_index_V_we0 { O 1 bit } curvmStubsPH3Z2_7_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_7_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1780 \
    name curvmStubsPH3Z2_8_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_8_index_V \
    op interface \
    ports { curvmStubsPH3Z2_8_index_V_address0 { O 6 vector } curvmStubsPH3Z2_8_index_V_ce0 { O 1 bit } curvmStubsPH3Z2_8_index_V_we0 { O 1 bit } curvmStubsPH3Z2_8_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_8_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1781 \
    name curvmStubsPH3Z2_9_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_9_index_V \
    op interface \
    ports { curvmStubsPH3Z2_9_index_V_address0 { O 6 vector } curvmStubsPH3Z2_9_index_V_ce0 { O 1 bit } curvmStubsPH3Z2_9_index_V_we0 { O 1 bit } curvmStubsPH3Z2_9_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_9_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1782 \
    name curvmStubsPH3Z2_10_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_10_index_V \
    op interface \
    ports { curvmStubsPH3Z2_10_index_V_address0 { O 6 vector } curvmStubsPH3Z2_10_index_V_ce0 { O 1 bit } curvmStubsPH3Z2_10_index_V_we0 { O 1 bit } curvmStubsPH3Z2_10_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_10_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1783 \
    name curvmStubsPH3Z2_11_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_11_index_V \
    op interface \
    ports { curvmStubsPH3Z2_11_index_V_address0 { O 6 vector } curvmStubsPH3Z2_11_index_V_ce0 { O 1 bit } curvmStubsPH3Z2_11_index_V_we0 { O 1 bit } curvmStubsPH3Z2_11_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_11_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1784 \
    name curvmStubsPH3Z2_12_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_12_index_V \
    op interface \
    ports { curvmStubsPH3Z2_12_index_V_address0 { O 6 vector } curvmStubsPH3Z2_12_index_V_ce0 { O 1 bit } curvmStubsPH3Z2_12_index_V_we0 { O 1 bit } curvmStubsPH3Z2_12_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_12_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1785 \
    name curvmStubsPH3Z2_13_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_13_index_V \
    op interface \
    ports { curvmStubsPH3Z2_13_index_V_address0 { O 6 vector } curvmStubsPH3Z2_13_index_V_ce0 { O 1 bit } curvmStubsPH3Z2_13_index_V_we0 { O 1 bit } curvmStubsPH3Z2_13_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_13_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1786 \
    name curvmStubsPH3Z2_14_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_14_index_V \
    op interface \
    ports { curvmStubsPH3Z2_14_index_V_address0 { O 6 vector } curvmStubsPH3Z2_14_index_V_ce0 { O 1 bit } curvmStubsPH3Z2_14_index_V_we0 { O 1 bit } curvmStubsPH3Z2_14_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_14_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1787 \
    name curvmStubsPH3Z2_15_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_15_index_V \
    op interface \
    ports { curvmStubsPH3Z2_15_index_V_address0 { O 6 vector } curvmStubsPH3Z2_15_index_V_ce0 { O 1 bit } curvmStubsPH3Z2_15_index_V_we0 { O 1 bit } curvmStubsPH3Z2_15_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_15_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1788 \
    name curvmStubsPH3Z2_16_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_16_index_V \
    op interface \
    ports { curvmStubsPH3Z2_16_index_V_address0 { O 6 vector } curvmStubsPH3Z2_16_index_V_ce0 { O 1 bit } curvmStubsPH3Z2_16_index_V_we0 { O 1 bit } curvmStubsPH3Z2_16_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_16_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1789 \
    name curvmStubsPH3Z2_17_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_17_index_V \
    op interface \
    ports { curvmStubsPH3Z2_17_index_V_address0 { O 6 vector } curvmStubsPH3Z2_17_index_V_ce0 { O 1 bit } curvmStubsPH3Z2_17_index_V_we0 { O 1 bit } curvmStubsPH3Z2_17_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_17_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1790 \
    name curvmStubsPH3Z2_18_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_18_index_V \
    op interface \
    ports { curvmStubsPH3Z2_18_index_V_address0 { O 6 vector } curvmStubsPH3Z2_18_index_V_ce0 { O 1 bit } curvmStubsPH3Z2_18_index_V_we0 { O 1 bit } curvmStubsPH3Z2_18_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_18_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1791 \
    name curvmStubsPH4Z2_0_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_0_z_V \
    op interface \
    ports { curvmStubsPH4Z2_0_z_V_address0 { O 6 vector } curvmStubsPH4Z2_0_z_V_ce0 { O 1 bit } curvmStubsPH4Z2_0_z_V_we0 { O 1 bit } curvmStubsPH4Z2_0_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_0_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1792 \
    name curvmStubsPH4Z2_1_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_1_z_V \
    op interface \
    ports { curvmStubsPH4Z2_1_z_V_address0 { O 6 vector } curvmStubsPH4Z2_1_z_V_ce0 { O 1 bit } curvmStubsPH4Z2_1_z_V_we0 { O 1 bit } curvmStubsPH4Z2_1_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_1_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1793 \
    name curvmStubsPH4Z2_2_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_2_z_V \
    op interface \
    ports { curvmStubsPH4Z2_2_z_V_address0 { O 6 vector } curvmStubsPH4Z2_2_z_V_ce0 { O 1 bit } curvmStubsPH4Z2_2_z_V_we0 { O 1 bit } curvmStubsPH4Z2_2_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_2_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1794 \
    name curvmStubsPH4Z2_3_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_3_z_V \
    op interface \
    ports { curvmStubsPH4Z2_3_z_V_address0 { O 6 vector } curvmStubsPH4Z2_3_z_V_ce0 { O 1 bit } curvmStubsPH4Z2_3_z_V_we0 { O 1 bit } curvmStubsPH4Z2_3_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_3_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1795 \
    name curvmStubsPH4Z2_4_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_4_z_V \
    op interface \
    ports { curvmStubsPH4Z2_4_z_V_address0 { O 6 vector } curvmStubsPH4Z2_4_z_V_ce0 { O 1 bit } curvmStubsPH4Z2_4_z_V_we0 { O 1 bit } curvmStubsPH4Z2_4_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_4_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1796 \
    name curvmStubsPH4Z2_5_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_5_z_V \
    op interface \
    ports { curvmStubsPH4Z2_5_z_V_address0 { O 6 vector } curvmStubsPH4Z2_5_z_V_ce0 { O 1 bit } curvmStubsPH4Z2_5_z_V_we0 { O 1 bit } curvmStubsPH4Z2_5_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_5_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1797 \
    name curvmStubsPH4Z2_6_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_6_z_V \
    op interface \
    ports { curvmStubsPH4Z2_6_z_V_address0 { O 6 vector } curvmStubsPH4Z2_6_z_V_ce0 { O 1 bit } curvmStubsPH4Z2_6_z_V_we0 { O 1 bit } curvmStubsPH4Z2_6_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_6_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1798 \
    name curvmStubsPH4Z2_7_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_7_z_V \
    op interface \
    ports { curvmStubsPH4Z2_7_z_V_address0 { O 6 vector } curvmStubsPH4Z2_7_z_V_ce0 { O 1 bit } curvmStubsPH4Z2_7_z_V_we0 { O 1 bit } curvmStubsPH4Z2_7_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_7_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1799 \
    name curvmStubsPH4Z2_8_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_8_z_V \
    op interface \
    ports { curvmStubsPH4Z2_8_z_V_address0 { O 6 vector } curvmStubsPH4Z2_8_z_V_ce0 { O 1 bit } curvmStubsPH4Z2_8_z_V_we0 { O 1 bit } curvmStubsPH4Z2_8_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_8_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1800 \
    name curvmStubsPH4Z2_9_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_9_z_V \
    op interface \
    ports { curvmStubsPH4Z2_9_z_V_address0 { O 6 vector } curvmStubsPH4Z2_9_z_V_ce0 { O 1 bit } curvmStubsPH4Z2_9_z_V_we0 { O 1 bit } curvmStubsPH4Z2_9_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_9_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1801 \
    name curvmStubsPH4Z2_10_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_10_z_V \
    op interface \
    ports { curvmStubsPH4Z2_10_z_V_address0 { O 6 vector } curvmStubsPH4Z2_10_z_V_ce0 { O 1 bit } curvmStubsPH4Z2_10_z_V_we0 { O 1 bit } curvmStubsPH4Z2_10_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_10_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1802 \
    name curvmStubsPH4Z2_11_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_11_z_V \
    op interface \
    ports { curvmStubsPH4Z2_11_z_V_address0 { O 6 vector } curvmStubsPH4Z2_11_z_V_ce0 { O 1 bit } curvmStubsPH4Z2_11_z_V_we0 { O 1 bit } curvmStubsPH4Z2_11_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_11_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1803 \
    name curvmStubsPH4Z2_12_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_12_z_V \
    op interface \
    ports { curvmStubsPH4Z2_12_z_V_address0 { O 6 vector } curvmStubsPH4Z2_12_z_V_ce0 { O 1 bit } curvmStubsPH4Z2_12_z_V_we0 { O 1 bit } curvmStubsPH4Z2_12_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_12_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1804 \
    name curvmStubsPH4Z2_13_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_13_z_V \
    op interface \
    ports { curvmStubsPH4Z2_13_z_V_address0 { O 6 vector } curvmStubsPH4Z2_13_z_V_ce0 { O 1 bit } curvmStubsPH4Z2_13_z_V_we0 { O 1 bit } curvmStubsPH4Z2_13_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_13_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1805 \
    name curvmStubsPH4Z2_14_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_14_z_V \
    op interface \
    ports { curvmStubsPH4Z2_14_z_V_address0 { O 6 vector } curvmStubsPH4Z2_14_z_V_ce0 { O 1 bit } curvmStubsPH4Z2_14_z_V_we0 { O 1 bit } curvmStubsPH4Z2_14_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_14_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1806 \
    name curvmStubsPH4Z2_15_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_15_z_V \
    op interface \
    ports { curvmStubsPH4Z2_15_z_V_address0 { O 6 vector } curvmStubsPH4Z2_15_z_V_ce0 { O 1 bit } curvmStubsPH4Z2_15_z_V_we0 { O 1 bit } curvmStubsPH4Z2_15_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_15_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1807 \
    name curvmStubsPH4Z2_16_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_16_z_V \
    op interface \
    ports { curvmStubsPH4Z2_16_z_V_address0 { O 6 vector } curvmStubsPH4Z2_16_z_V_ce0 { O 1 bit } curvmStubsPH4Z2_16_z_V_we0 { O 1 bit } curvmStubsPH4Z2_16_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_16_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1808 \
    name curvmStubsPH4Z2_17_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_17_z_V \
    op interface \
    ports { curvmStubsPH4Z2_17_z_V_address0 { O 6 vector } curvmStubsPH4Z2_17_z_V_ce0 { O 1 bit } curvmStubsPH4Z2_17_z_V_we0 { O 1 bit } curvmStubsPH4Z2_17_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_17_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1809 \
    name curvmStubsPH4Z2_18_z_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_18_z_V \
    op interface \
    ports { curvmStubsPH4Z2_18_z_V_address0 { O 6 vector } curvmStubsPH4Z2_18_z_V_ce0 { O 1 bit } curvmStubsPH4Z2_18_z_V_we0 { O 1 bit } curvmStubsPH4Z2_18_z_V_d0 { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_18_z_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1810 \
    name curvmStubsPH4Z2_0_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_0_phi_V \
    op interface \
    ports { curvmStubsPH4Z2_0_phi_V_address0 { O 6 vector } curvmStubsPH4Z2_0_phi_V_ce0 { O 1 bit } curvmStubsPH4Z2_0_phi_V_we0 { O 1 bit } curvmStubsPH4Z2_0_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_0_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1811 \
    name curvmStubsPH4Z2_1_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_1_phi_V \
    op interface \
    ports { curvmStubsPH4Z2_1_phi_V_address0 { O 6 vector } curvmStubsPH4Z2_1_phi_V_ce0 { O 1 bit } curvmStubsPH4Z2_1_phi_V_we0 { O 1 bit } curvmStubsPH4Z2_1_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_1_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1812 \
    name curvmStubsPH4Z2_2_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_2_phi_V \
    op interface \
    ports { curvmStubsPH4Z2_2_phi_V_address0 { O 6 vector } curvmStubsPH4Z2_2_phi_V_ce0 { O 1 bit } curvmStubsPH4Z2_2_phi_V_we0 { O 1 bit } curvmStubsPH4Z2_2_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_2_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1813 \
    name curvmStubsPH4Z2_3_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_3_phi_V \
    op interface \
    ports { curvmStubsPH4Z2_3_phi_V_address0 { O 6 vector } curvmStubsPH4Z2_3_phi_V_ce0 { O 1 bit } curvmStubsPH4Z2_3_phi_V_we0 { O 1 bit } curvmStubsPH4Z2_3_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_3_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1814 \
    name curvmStubsPH4Z2_4_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_4_phi_V \
    op interface \
    ports { curvmStubsPH4Z2_4_phi_V_address0 { O 6 vector } curvmStubsPH4Z2_4_phi_V_ce0 { O 1 bit } curvmStubsPH4Z2_4_phi_V_we0 { O 1 bit } curvmStubsPH4Z2_4_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_4_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1815 \
    name curvmStubsPH4Z2_5_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_5_phi_V \
    op interface \
    ports { curvmStubsPH4Z2_5_phi_V_address0 { O 6 vector } curvmStubsPH4Z2_5_phi_V_ce0 { O 1 bit } curvmStubsPH4Z2_5_phi_V_we0 { O 1 bit } curvmStubsPH4Z2_5_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_5_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1816 \
    name curvmStubsPH4Z2_6_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_6_phi_V \
    op interface \
    ports { curvmStubsPH4Z2_6_phi_V_address0 { O 6 vector } curvmStubsPH4Z2_6_phi_V_ce0 { O 1 bit } curvmStubsPH4Z2_6_phi_V_we0 { O 1 bit } curvmStubsPH4Z2_6_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_6_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1817 \
    name curvmStubsPH4Z2_7_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_7_phi_V \
    op interface \
    ports { curvmStubsPH4Z2_7_phi_V_address0 { O 6 vector } curvmStubsPH4Z2_7_phi_V_ce0 { O 1 bit } curvmStubsPH4Z2_7_phi_V_we0 { O 1 bit } curvmStubsPH4Z2_7_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_7_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1818 \
    name curvmStubsPH4Z2_8_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_8_phi_V \
    op interface \
    ports { curvmStubsPH4Z2_8_phi_V_address0 { O 6 vector } curvmStubsPH4Z2_8_phi_V_ce0 { O 1 bit } curvmStubsPH4Z2_8_phi_V_we0 { O 1 bit } curvmStubsPH4Z2_8_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_8_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1819 \
    name curvmStubsPH4Z2_9_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_9_phi_V \
    op interface \
    ports { curvmStubsPH4Z2_9_phi_V_address0 { O 6 vector } curvmStubsPH4Z2_9_phi_V_ce0 { O 1 bit } curvmStubsPH4Z2_9_phi_V_we0 { O 1 bit } curvmStubsPH4Z2_9_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_9_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1820 \
    name curvmStubsPH4Z2_10_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_10_phi_V \
    op interface \
    ports { curvmStubsPH4Z2_10_phi_V_address0 { O 6 vector } curvmStubsPH4Z2_10_phi_V_ce0 { O 1 bit } curvmStubsPH4Z2_10_phi_V_we0 { O 1 bit } curvmStubsPH4Z2_10_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_10_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1821 \
    name curvmStubsPH4Z2_11_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_11_phi_V \
    op interface \
    ports { curvmStubsPH4Z2_11_phi_V_address0 { O 6 vector } curvmStubsPH4Z2_11_phi_V_ce0 { O 1 bit } curvmStubsPH4Z2_11_phi_V_we0 { O 1 bit } curvmStubsPH4Z2_11_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_11_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1822 \
    name curvmStubsPH4Z2_12_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_12_phi_V \
    op interface \
    ports { curvmStubsPH4Z2_12_phi_V_address0 { O 6 vector } curvmStubsPH4Z2_12_phi_V_ce0 { O 1 bit } curvmStubsPH4Z2_12_phi_V_we0 { O 1 bit } curvmStubsPH4Z2_12_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_12_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1823 \
    name curvmStubsPH4Z2_13_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_13_phi_V \
    op interface \
    ports { curvmStubsPH4Z2_13_phi_V_address0 { O 6 vector } curvmStubsPH4Z2_13_phi_V_ce0 { O 1 bit } curvmStubsPH4Z2_13_phi_V_we0 { O 1 bit } curvmStubsPH4Z2_13_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_13_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1824 \
    name curvmStubsPH4Z2_14_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_14_phi_V \
    op interface \
    ports { curvmStubsPH4Z2_14_phi_V_address0 { O 6 vector } curvmStubsPH4Z2_14_phi_V_ce0 { O 1 bit } curvmStubsPH4Z2_14_phi_V_we0 { O 1 bit } curvmStubsPH4Z2_14_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_14_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1825 \
    name curvmStubsPH4Z2_15_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_15_phi_V \
    op interface \
    ports { curvmStubsPH4Z2_15_phi_V_address0 { O 6 vector } curvmStubsPH4Z2_15_phi_V_ce0 { O 1 bit } curvmStubsPH4Z2_15_phi_V_we0 { O 1 bit } curvmStubsPH4Z2_15_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_15_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1826 \
    name curvmStubsPH4Z2_16_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_16_phi_V \
    op interface \
    ports { curvmStubsPH4Z2_16_phi_V_address0 { O 6 vector } curvmStubsPH4Z2_16_phi_V_ce0 { O 1 bit } curvmStubsPH4Z2_16_phi_V_we0 { O 1 bit } curvmStubsPH4Z2_16_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_16_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1827 \
    name curvmStubsPH4Z2_17_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_17_phi_V \
    op interface \
    ports { curvmStubsPH4Z2_17_phi_V_address0 { O 6 vector } curvmStubsPH4Z2_17_phi_V_ce0 { O 1 bit } curvmStubsPH4Z2_17_phi_V_we0 { O 1 bit } curvmStubsPH4Z2_17_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_17_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1828 \
    name curvmStubsPH4Z2_18_phi_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_18_phi_V \
    op interface \
    ports { curvmStubsPH4Z2_18_phi_V_address0 { O 6 vector } curvmStubsPH4Z2_18_phi_V_ce0 { O 1 bit } curvmStubsPH4Z2_18_phi_V_we0 { O 1 bit } curvmStubsPH4Z2_18_phi_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_18_phi_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1829 \
    name curvmStubsPH4Z2_0_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_0_r_V \
    op interface \
    ports { curvmStubsPH4Z2_0_r_V_address0 { O 6 vector } curvmStubsPH4Z2_0_r_V_ce0 { O 1 bit } curvmStubsPH4Z2_0_r_V_we0 { O 1 bit } curvmStubsPH4Z2_0_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_0_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1830 \
    name curvmStubsPH4Z2_1_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_1_r_V \
    op interface \
    ports { curvmStubsPH4Z2_1_r_V_address0 { O 6 vector } curvmStubsPH4Z2_1_r_V_ce0 { O 1 bit } curvmStubsPH4Z2_1_r_V_we0 { O 1 bit } curvmStubsPH4Z2_1_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_1_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1831 \
    name curvmStubsPH4Z2_2_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_2_r_V \
    op interface \
    ports { curvmStubsPH4Z2_2_r_V_address0 { O 6 vector } curvmStubsPH4Z2_2_r_V_ce0 { O 1 bit } curvmStubsPH4Z2_2_r_V_we0 { O 1 bit } curvmStubsPH4Z2_2_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_2_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1832 \
    name curvmStubsPH4Z2_3_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_3_r_V \
    op interface \
    ports { curvmStubsPH4Z2_3_r_V_address0 { O 6 vector } curvmStubsPH4Z2_3_r_V_ce0 { O 1 bit } curvmStubsPH4Z2_3_r_V_we0 { O 1 bit } curvmStubsPH4Z2_3_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_3_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1833 \
    name curvmStubsPH4Z2_4_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_4_r_V \
    op interface \
    ports { curvmStubsPH4Z2_4_r_V_address0 { O 6 vector } curvmStubsPH4Z2_4_r_V_ce0 { O 1 bit } curvmStubsPH4Z2_4_r_V_we0 { O 1 bit } curvmStubsPH4Z2_4_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_4_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1834 \
    name curvmStubsPH4Z2_5_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_5_r_V \
    op interface \
    ports { curvmStubsPH4Z2_5_r_V_address0 { O 6 vector } curvmStubsPH4Z2_5_r_V_ce0 { O 1 bit } curvmStubsPH4Z2_5_r_V_we0 { O 1 bit } curvmStubsPH4Z2_5_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_5_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1835 \
    name curvmStubsPH4Z2_6_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_6_r_V \
    op interface \
    ports { curvmStubsPH4Z2_6_r_V_address0 { O 6 vector } curvmStubsPH4Z2_6_r_V_ce0 { O 1 bit } curvmStubsPH4Z2_6_r_V_we0 { O 1 bit } curvmStubsPH4Z2_6_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_6_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1836 \
    name curvmStubsPH4Z2_7_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_7_r_V \
    op interface \
    ports { curvmStubsPH4Z2_7_r_V_address0 { O 6 vector } curvmStubsPH4Z2_7_r_V_ce0 { O 1 bit } curvmStubsPH4Z2_7_r_V_we0 { O 1 bit } curvmStubsPH4Z2_7_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_7_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1837 \
    name curvmStubsPH4Z2_8_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_8_r_V \
    op interface \
    ports { curvmStubsPH4Z2_8_r_V_address0 { O 6 vector } curvmStubsPH4Z2_8_r_V_ce0 { O 1 bit } curvmStubsPH4Z2_8_r_V_we0 { O 1 bit } curvmStubsPH4Z2_8_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_8_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1838 \
    name curvmStubsPH4Z2_9_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_9_r_V \
    op interface \
    ports { curvmStubsPH4Z2_9_r_V_address0 { O 6 vector } curvmStubsPH4Z2_9_r_V_ce0 { O 1 bit } curvmStubsPH4Z2_9_r_V_we0 { O 1 bit } curvmStubsPH4Z2_9_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_9_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1839 \
    name curvmStubsPH4Z2_10_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_10_r_V \
    op interface \
    ports { curvmStubsPH4Z2_10_r_V_address0 { O 6 vector } curvmStubsPH4Z2_10_r_V_ce0 { O 1 bit } curvmStubsPH4Z2_10_r_V_we0 { O 1 bit } curvmStubsPH4Z2_10_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_10_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1840 \
    name curvmStubsPH4Z2_11_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_11_r_V \
    op interface \
    ports { curvmStubsPH4Z2_11_r_V_address0 { O 6 vector } curvmStubsPH4Z2_11_r_V_ce0 { O 1 bit } curvmStubsPH4Z2_11_r_V_we0 { O 1 bit } curvmStubsPH4Z2_11_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_11_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1841 \
    name curvmStubsPH4Z2_12_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_12_r_V \
    op interface \
    ports { curvmStubsPH4Z2_12_r_V_address0 { O 6 vector } curvmStubsPH4Z2_12_r_V_ce0 { O 1 bit } curvmStubsPH4Z2_12_r_V_we0 { O 1 bit } curvmStubsPH4Z2_12_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_12_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1842 \
    name curvmStubsPH4Z2_13_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_13_r_V \
    op interface \
    ports { curvmStubsPH4Z2_13_r_V_address0 { O 6 vector } curvmStubsPH4Z2_13_r_V_ce0 { O 1 bit } curvmStubsPH4Z2_13_r_V_we0 { O 1 bit } curvmStubsPH4Z2_13_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_13_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1843 \
    name curvmStubsPH4Z2_14_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_14_r_V \
    op interface \
    ports { curvmStubsPH4Z2_14_r_V_address0 { O 6 vector } curvmStubsPH4Z2_14_r_V_ce0 { O 1 bit } curvmStubsPH4Z2_14_r_V_we0 { O 1 bit } curvmStubsPH4Z2_14_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_14_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1844 \
    name curvmStubsPH4Z2_15_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_15_r_V \
    op interface \
    ports { curvmStubsPH4Z2_15_r_V_address0 { O 6 vector } curvmStubsPH4Z2_15_r_V_ce0 { O 1 bit } curvmStubsPH4Z2_15_r_V_we0 { O 1 bit } curvmStubsPH4Z2_15_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_15_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1845 \
    name curvmStubsPH4Z2_16_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_16_r_V \
    op interface \
    ports { curvmStubsPH4Z2_16_r_V_address0 { O 6 vector } curvmStubsPH4Z2_16_r_V_ce0 { O 1 bit } curvmStubsPH4Z2_16_r_V_we0 { O 1 bit } curvmStubsPH4Z2_16_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_16_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1846 \
    name curvmStubsPH4Z2_17_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_17_r_V \
    op interface \
    ports { curvmStubsPH4Z2_17_r_V_address0 { O 6 vector } curvmStubsPH4Z2_17_r_V_ce0 { O 1 bit } curvmStubsPH4Z2_17_r_V_we0 { O 1 bit } curvmStubsPH4Z2_17_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_17_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1847 \
    name curvmStubsPH4Z2_18_r_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_18_r_V \
    op interface \
    ports { curvmStubsPH4Z2_18_r_V_address0 { O 6 vector } curvmStubsPH4Z2_18_r_V_ce0 { O 1 bit } curvmStubsPH4Z2_18_r_V_we0 { O 1 bit } curvmStubsPH4Z2_18_r_V_d0 { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_18_r_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1848 \
    name curvmStubsPH4Z2_0_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_0_pt_V \
    op interface \
    ports { curvmStubsPH4Z2_0_pt_V_address0 { O 6 vector } curvmStubsPH4Z2_0_pt_V_ce0 { O 1 bit } curvmStubsPH4Z2_0_pt_V_we0 { O 1 bit } curvmStubsPH4Z2_0_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_0_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1849 \
    name curvmStubsPH4Z2_1_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_1_pt_V \
    op interface \
    ports { curvmStubsPH4Z2_1_pt_V_address0 { O 6 vector } curvmStubsPH4Z2_1_pt_V_ce0 { O 1 bit } curvmStubsPH4Z2_1_pt_V_we0 { O 1 bit } curvmStubsPH4Z2_1_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_1_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1850 \
    name curvmStubsPH4Z2_2_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_2_pt_V \
    op interface \
    ports { curvmStubsPH4Z2_2_pt_V_address0 { O 6 vector } curvmStubsPH4Z2_2_pt_V_ce0 { O 1 bit } curvmStubsPH4Z2_2_pt_V_we0 { O 1 bit } curvmStubsPH4Z2_2_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_2_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1851 \
    name curvmStubsPH4Z2_3_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_3_pt_V \
    op interface \
    ports { curvmStubsPH4Z2_3_pt_V_address0 { O 6 vector } curvmStubsPH4Z2_3_pt_V_ce0 { O 1 bit } curvmStubsPH4Z2_3_pt_V_we0 { O 1 bit } curvmStubsPH4Z2_3_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_3_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1852 \
    name curvmStubsPH4Z2_4_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_4_pt_V \
    op interface \
    ports { curvmStubsPH4Z2_4_pt_V_address0 { O 6 vector } curvmStubsPH4Z2_4_pt_V_ce0 { O 1 bit } curvmStubsPH4Z2_4_pt_V_we0 { O 1 bit } curvmStubsPH4Z2_4_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_4_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1853 \
    name curvmStubsPH4Z2_5_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_5_pt_V \
    op interface \
    ports { curvmStubsPH4Z2_5_pt_V_address0 { O 6 vector } curvmStubsPH4Z2_5_pt_V_ce0 { O 1 bit } curvmStubsPH4Z2_5_pt_V_we0 { O 1 bit } curvmStubsPH4Z2_5_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_5_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1854 \
    name curvmStubsPH4Z2_6_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_6_pt_V \
    op interface \
    ports { curvmStubsPH4Z2_6_pt_V_address0 { O 6 vector } curvmStubsPH4Z2_6_pt_V_ce0 { O 1 bit } curvmStubsPH4Z2_6_pt_V_we0 { O 1 bit } curvmStubsPH4Z2_6_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_6_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1855 \
    name curvmStubsPH4Z2_7_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_7_pt_V \
    op interface \
    ports { curvmStubsPH4Z2_7_pt_V_address0 { O 6 vector } curvmStubsPH4Z2_7_pt_V_ce0 { O 1 bit } curvmStubsPH4Z2_7_pt_V_we0 { O 1 bit } curvmStubsPH4Z2_7_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_7_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1856 \
    name curvmStubsPH4Z2_8_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_8_pt_V \
    op interface \
    ports { curvmStubsPH4Z2_8_pt_V_address0 { O 6 vector } curvmStubsPH4Z2_8_pt_V_ce0 { O 1 bit } curvmStubsPH4Z2_8_pt_V_we0 { O 1 bit } curvmStubsPH4Z2_8_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_8_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1857 \
    name curvmStubsPH4Z2_9_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_9_pt_V \
    op interface \
    ports { curvmStubsPH4Z2_9_pt_V_address0 { O 6 vector } curvmStubsPH4Z2_9_pt_V_ce0 { O 1 bit } curvmStubsPH4Z2_9_pt_V_we0 { O 1 bit } curvmStubsPH4Z2_9_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_9_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1858 \
    name curvmStubsPH4Z2_10_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_10_pt_V \
    op interface \
    ports { curvmStubsPH4Z2_10_pt_V_address0 { O 6 vector } curvmStubsPH4Z2_10_pt_V_ce0 { O 1 bit } curvmStubsPH4Z2_10_pt_V_we0 { O 1 bit } curvmStubsPH4Z2_10_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_10_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1859 \
    name curvmStubsPH4Z2_11_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_11_pt_V \
    op interface \
    ports { curvmStubsPH4Z2_11_pt_V_address0 { O 6 vector } curvmStubsPH4Z2_11_pt_V_ce0 { O 1 bit } curvmStubsPH4Z2_11_pt_V_we0 { O 1 bit } curvmStubsPH4Z2_11_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_11_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1860 \
    name curvmStubsPH4Z2_12_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_12_pt_V \
    op interface \
    ports { curvmStubsPH4Z2_12_pt_V_address0 { O 6 vector } curvmStubsPH4Z2_12_pt_V_ce0 { O 1 bit } curvmStubsPH4Z2_12_pt_V_we0 { O 1 bit } curvmStubsPH4Z2_12_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_12_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1861 \
    name curvmStubsPH4Z2_13_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_13_pt_V \
    op interface \
    ports { curvmStubsPH4Z2_13_pt_V_address0 { O 6 vector } curvmStubsPH4Z2_13_pt_V_ce0 { O 1 bit } curvmStubsPH4Z2_13_pt_V_we0 { O 1 bit } curvmStubsPH4Z2_13_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_13_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1862 \
    name curvmStubsPH4Z2_14_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_14_pt_V \
    op interface \
    ports { curvmStubsPH4Z2_14_pt_V_address0 { O 6 vector } curvmStubsPH4Z2_14_pt_V_ce0 { O 1 bit } curvmStubsPH4Z2_14_pt_V_we0 { O 1 bit } curvmStubsPH4Z2_14_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_14_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1863 \
    name curvmStubsPH4Z2_15_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_15_pt_V \
    op interface \
    ports { curvmStubsPH4Z2_15_pt_V_address0 { O 6 vector } curvmStubsPH4Z2_15_pt_V_ce0 { O 1 bit } curvmStubsPH4Z2_15_pt_V_we0 { O 1 bit } curvmStubsPH4Z2_15_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_15_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1864 \
    name curvmStubsPH4Z2_16_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_16_pt_V \
    op interface \
    ports { curvmStubsPH4Z2_16_pt_V_address0 { O 6 vector } curvmStubsPH4Z2_16_pt_V_ce0 { O 1 bit } curvmStubsPH4Z2_16_pt_V_we0 { O 1 bit } curvmStubsPH4Z2_16_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_16_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1865 \
    name curvmStubsPH4Z2_17_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_17_pt_V \
    op interface \
    ports { curvmStubsPH4Z2_17_pt_V_address0 { O 6 vector } curvmStubsPH4Z2_17_pt_V_ce0 { O 1 bit } curvmStubsPH4Z2_17_pt_V_we0 { O 1 bit } curvmStubsPH4Z2_17_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_17_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1866 \
    name curvmStubsPH4Z2_18_pt_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_18_pt_V \
    op interface \
    ports { curvmStubsPH4Z2_18_pt_V_address0 { O 6 vector } curvmStubsPH4Z2_18_pt_V_ce0 { O 1 bit } curvmStubsPH4Z2_18_pt_V_we0 { O 1 bit } curvmStubsPH4Z2_18_pt_V_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_18_pt_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1867 \
    name curvmStubsPH4Z2_0_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_0_index_V \
    op interface \
    ports { curvmStubsPH4Z2_0_index_V_address0 { O 6 vector } curvmStubsPH4Z2_0_index_V_ce0 { O 1 bit } curvmStubsPH4Z2_0_index_V_we0 { O 1 bit } curvmStubsPH4Z2_0_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_0_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1868 \
    name curvmStubsPH4Z2_1_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_1_index_V \
    op interface \
    ports { curvmStubsPH4Z2_1_index_V_address0 { O 6 vector } curvmStubsPH4Z2_1_index_V_ce0 { O 1 bit } curvmStubsPH4Z2_1_index_V_we0 { O 1 bit } curvmStubsPH4Z2_1_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_1_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1869 \
    name curvmStubsPH4Z2_2_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_2_index_V \
    op interface \
    ports { curvmStubsPH4Z2_2_index_V_address0 { O 6 vector } curvmStubsPH4Z2_2_index_V_ce0 { O 1 bit } curvmStubsPH4Z2_2_index_V_we0 { O 1 bit } curvmStubsPH4Z2_2_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_2_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1870 \
    name curvmStubsPH4Z2_3_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_3_index_V \
    op interface \
    ports { curvmStubsPH4Z2_3_index_V_address0 { O 6 vector } curvmStubsPH4Z2_3_index_V_ce0 { O 1 bit } curvmStubsPH4Z2_3_index_V_we0 { O 1 bit } curvmStubsPH4Z2_3_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_3_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1871 \
    name curvmStubsPH4Z2_4_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_4_index_V \
    op interface \
    ports { curvmStubsPH4Z2_4_index_V_address0 { O 6 vector } curvmStubsPH4Z2_4_index_V_ce0 { O 1 bit } curvmStubsPH4Z2_4_index_V_we0 { O 1 bit } curvmStubsPH4Z2_4_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_4_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1872 \
    name curvmStubsPH4Z2_5_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_5_index_V \
    op interface \
    ports { curvmStubsPH4Z2_5_index_V_address0 { O 6 vector } curvmStubsPH4Z2_5_index_V_ce0 { O 1 bit } curvmStubsPH4Z2_5_index_V_we0 { O 1 bit } curvmStubsPH4Z2_5_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_5_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1873 \
    name curvmStubsPH4Z2_6_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_6_index_V \
    op interface \
    ports { curvmStubsPH4Z2_6_index_V_address0 { O 6 vector } curvmStubsPH4Z2_6_index_V_ce0 { O 1 bit } curvmStubsPH4Z2_6_index_V_we0 { O 1 bit } curvmStubsPH4Z2_6_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_6_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1874 \
    name curvmStubsPH4Z2_7_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_7_index_V \
    op interface \
    ports { curvmStubsPH4Z2_7_index_V_address0 { O 6 vector } curvmStubsPH4Z2_7_index_V_ce0 { O 1 bit } curvmStubsPH4Z2_7_index_V_we0 { O 1 bit } curvmStubsPH4Z2_7_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_7_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1875 \
    name curvmStubsPH4Z2_8_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_8_index_V \
    op interface \
    ports { curvmStubsPH4Z2_8_index_V_address0 { O 6 vector } curvmStubsPH4Z2_8_index_V_ce0 { O 1 bit } curvmStubsPH4Z2_8_index_V_we0 { O 1 bit } curvmStubsPH4Z2_8_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_8_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1876 \
    name curvmStubsPH4Z2_9_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_9_index_V \
    op interface \
    ports { curvmStubsPH4Z2_9_index_V_address0 { O 6 vector } curvmStubsPH4Z2_9_index_V_ce0 { O 1 bit } curvmStubsPH4Z2_9_index_V_we0 { O 1 bit } curvmStubsPH4Z2_9_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_9_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1877 \
    name curvmStubsPH4Z2_10_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_10_index_V \
    op interface \
    ports { curvmStubsPH4Z2_10_index_V_address0 { O 6 vector } curvmStubsPH4Z2_10_index_V_ce0 { O 1 bit } curvmStubsPH4Z2_10_index_V_we0 { O 1 bit } curvmStubsPH4Z2_10_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_10_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1878 \
    name curvmStubsPH4Z2_11_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_11_index_V \
    op interface \
    ports { curvmStubsPH4Z2_11_index_V_address0 { O 6 vector } curvmStubsPH4Z2_11_index_V_ce0 { O 1 bit } curvmStubsPH4Z2_11_index_V_we0 { O 1 bit } curvmStubsPH4Z2_11_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_11_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1879 \
    name curvmStubsPH4Z2_12_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_12_index_V \
    op interface \
    ports { curvmStubsPH4Z2_12_index_V_address0 { O 6 vector } curvmStubsPH4Z2_12_index_V_ce0 { O 1 bit } curvmStubsPH4Z2_12_index_V_we0 { O 1 bit } curvmStubsPH4Z2_12_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_12_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1880 \
    name curvmStubsPH4Z2_13_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_13_index_V \
    op interface \
    ports { curvmStubsPH4Z2_13_index_V_address0 { O 6 vector } curvmStubsPH4Z2_13_index_V_ce0 { O 1 bit } curvmStubsPH4Z2_13_index_V_we0 { O 1 bit } curvmStubsPH4Z2_13_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_13_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1881 \
    name curvmStubsPH4Z2_14_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_14_index_V \
    op interface \
    ports { curvmStubsPH4Z2_14_index_V_address0 { O 6 vector } curvmStubsPH4Z2_14_index_V_ce0 { O 1 bit } curvmStubsPH4Z2_14_index_V_we0 { O 1 bit } curvmStubsPH4Z2_14_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_14_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1882 \
    name curvmStubsPH4Z2_15_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_15_index_V \
    op interface \
    ports { curvmStubsPH4Z2_15_index_V_address0 { O 6 vector } curvmStubsPH4Z2_15_index_V_ce0 { O 1 bit } curvmStubsPH4Z2_15_index_V_we0 { O 1 bit } curvmStubsPH4Z2_15_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_15_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1883 \
    name curvmStubsPH4Z2_16_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_16_index_V \
    op interface \
    ports { curvmStubsPH4Z2_16_index_V_address0 { O 6 vector } curvmStubsPH4Z2_16_index_V_ce0 { O 1 bit } curvmStubsPH4Z2_16_index_V_we0 { O 1 bit } curvmStubsPH4Z2_16_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_16_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1884 \
    name curvmStubsPH4Z2_17_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_17_index_V \
    op interface \
    ports { curvmStubsPH4Z2_17_index_V_address0 { O 6 vector } curvmStubsPH4Z2_17_index_V_ce0 { O 1 bit } curvmStubsPH4Z2_17_index_V_we0 { O 1 bit } curvmStubsPH4Z2_17_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_17_index_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1885 \
    name curvmStubsPH4Z2_18_index_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_18_index_V \
    op interface \
    ports { curvmStubsPH4Z2_18_index_V_address0 { O 6 vector } curvmStubsPH4Z2_18_index_V_ce0 { O 1 bit } curvmStubsPH4Z2_18_index_V_we0 { O 1 bit } curvmStubsPH4Z2_18_index_V_d0 { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_18_index_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1886 \
    name curnStubs_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_0 \
    op interface \
    ports { curnStubs_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1887 \
    name curnStubs_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_1 \
    op interface \
    ports { curnStubs_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1888 \
    name curnStubs_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_2 \
    op interface \
    ports { curnStubs_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1889 \
    name curnStubs_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_3 \
    op interface \
    ports { curnStubs_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1890 \
    name curnStubs_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_4 \
    op interface \
    ports { curnStubs_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1891 \
    name curnStubs_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_5 \
    op interface \
    ports { curnStubs_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1892 \
    name curnStubs_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_6 \
    op interface \
    ports { curnStubs_6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1893 \
    name curnStubs_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_7 \
    op interface \
    ports { curnStubs_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1894 \
    name curnStubs_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_8 \
    op interface \
    ports { curnStubs_8 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1895 \
    name curnStubs_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_9 \
    op interface \
    ports { curnStubs_9 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1896 \
    name curnStubs_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_10 \
    op interface \
    ports { curnStubs_10 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1897 \
    name curnStubs_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_11 \
    op interface \
    ports { curnStubs_11 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1898 \
    name curnStubs_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_12 \
    op interface \
    ports { curnStubs_12 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1899 \
    name curnStubs_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_13 \
    op interface \
    ports { curnStubs_13 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1900 \
    name curnStubs_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_14 \
    op interface \
    ports { curnStubs_14 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1901 \
    name curnStubs_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_15 \
    op interface \
    ports { curnStubs_15 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1902 \
    name curnStubs_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_16 \
    op interface \
    ports { curnStubs_16 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1903 \
    name curnStubs_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_17 \
    op interface \
    ports { curnStubs_17 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1904 \
    name curnStubs_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_18 \
    op interface \
    ports { curnStubs_18 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1905 \
    name curnPH1Z1_0_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_0_V \
    op interface \
    ports { curnPH1Z1_0_V_i { I 6 vector } curnPH1Z1_0_V_o { O 6 vector } curnPH1Z1_0_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1906 \
    name curnPH1Z1_1_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_1_V \
    op interface \
    ports { curnPH1Z1_1_V_i { I 6 vector } curnPH1Z1_1_V_o { O 6 vector } curnPH1Z1_1_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1907 \
    name curnPH1Z1_2_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_2_V \
    op interface \
    ports { curnPH1Z1_2_V_i { I 6 vector } curnPH1Z1_2_V_o { O 6 vector } curnPH1Z1_2_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1908 \
    name curnPH1Z1_3_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_3_V \
    op interface \
    ports { curnPH1Z1_3_V_i { I 6 vector } curnPH1Z1_3_V_o { O 6 vector } curnPH1Z1_3_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1909 \
    name curnPH1Z1_4_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_4_V \
    op interface \
    ports { curnPH1Z1_4_V_i { I 6 vector } curnPH1Z1_4_V_o { O 6 vector } curnPH1Z1_4_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1910 \
    name curnPH1Z1_5_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_5_V \
    op interface \
    ports { curnPH1Z1_5_V_i { I 6 vector } curnPH1Z1_5_V_o { O 6 vector } curnPH1Z1_5_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1911 \
    name curnPH1Z1_6_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_6_V \
    op interface \
    ports { curnPH1Z1_6_V_i { I 6 vector } curnPH1Z1_6_V_o { O 6 vector } curnPH1Z1_6_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1912 \
    name curnPH1Z1_7_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_7_V \
    op interface \
    ports { curnPH1Z1_7_V_i { I 6 vector } curnPH1Z1_7_V_o { O 6 vector } curnPH1Z1_7_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1913 \
    name curnPH1Z1_8_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_8_V \
    op interface \
    ports { curnPH1Z1_8_V_i { I 6 vector } curnPH1Z1_8_V_o { O 6 vector } curnPH1Z1_8_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1914 \
    name curnPH1Z1_9_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_9_V \
    op interface \
    ports { curnPH1Z1_9_V_i { I 6 vector } curnPH1Z1_9_V_o { O 6 vector } curnPH1Z1_9_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1915 \
    name curnPH1Z1_10_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_10_V \
    op interface \
    ports { curnPH1Z1_10_V_i { I 6 vector } curnPH1Z1_10_V_o { O 6 vector } curnPH1Z1_10_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1916 \
    name curnPH1Z1_11_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_11_V \
    op interface \
    ports { curnPH1Z1_11_V_i { I 6 vector } curnPH1Z1_11_V_o { O 6 vector } curnPH1Z1_11_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1917 \
    name curnPH1Z1_12_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_12_V \
    op interface \
    ports { curnPH1Z1_12_V_i { I 6 vector } curnPH1Z1_12_V_o { O 6 vector } curnPH1Z1_12_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1918 \
    name curnPH1Z1_13_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_13_V \
    op interface \
    ports { curnPH1Z1_13_V_i { I 6 vector } curnPH1Z1_13_V_o { O 6 vector } curnPH1Z1_13_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1919 \
    name curnPH1Z1_14_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_14_V \
    op interface \
    ports { curnPH1Z1_14_V_i { I 6 vector } curnPH1Z1_14_V_o { O 6 vector } curnPH1Z1_14_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1920 \
    name curnPH1Z1_15_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_15_V \
    op interface \
    ports { curnPH1Z1_15_V_i { I 6 vector } curnPH1Z1_15_V_o { O 6 vector } curnPH1Z1_15_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1921 \
    name curnPH1Z1_16_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_16_V \
    op interface \
    ports { curnPH1Z1_16_V_i { I 6 vector } curnPH1Z1_16_V_o { O 6 vector } curnPH1Z1_16_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1922 \
    name curnPH1Z1_17_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_17_V \
    op interface \
    ports { curnPH1Z1_17_V_i { I 6 vector } curnPH1Z1_17_V_o { O 6 vector } curnPH1Z1_17_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1923 \
    name curnPH1Z1_18_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_18_V \
    op interface \
    ports { curnPH1Z1_18_V_i { I 6 vector } curnPH1Z1_18_V_o { O 6 vector } curnPH1Z1_18_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1924 \
    name curnPH2Z1_0_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_0_V \
    op interface \
    ports { curnPH2Z1_0_V_i { I 6 vector } curnPH2Z1_0_V_o { O 6 vector } curnPH2Z1_0_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1925 \
    name curnPH2Z1_1_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_1_V \
    op interface \
    ports { curnPH2Z1_1_V_i { I 6 vector } curnPH2Z1_1_V_o { O 6 vector } curnPH2Z1_1_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1926 \
    name curnPH2Z1_2_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_2_V \
    op interface \
    ports { curnPH2Z1_2_V_i { I 6 vector } curnPH2Z1_2_V_o { O 6 vector } curnPH2Z1_2_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1927 \
    name curnPH2Z1_3_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_3_V \
    op interface \
    ports { curnPH2Z1_3_V_i { I 6 vector } curnPH2Z1_3_V_o { O 6 vector } curnPH2Z1_3_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1928 \
    name curnPH2Z1_4_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_4_V \
    op interface \
    ports { curnPH2Z1_4_V_i { I 6 vector } curnPH2Z1_4_V_o { O 6 vector } curnPH2Z1_4_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1929 \
    name curnPH2Z1_5_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_5_V \
    op interface \
    ports { curnPH2Z1_5_V_i { I 6 vector } curnPH2Z1_5_V_o { O 6 vector } curnPH2Z1_5_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1930 \
    name curnPH2Z1_6_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_6_V \
    op interface \
    ports { curnPH2Z1_6_V_i { I 6 vector } curnPH2Z1_6_V_o { O 6 vector } curnPH2Z1_6_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1931 \
    name curnPH2Z1_7_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_7_V \
    op interface \
    ports { curnPH2Z1_7_V_i { I 6 vector } curnPH2Z1_7_V_o { O 6 vector } curnPH2Z1_7_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1932 \
    name curnPH2Z1_8_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_8_V \
    op interface \
    ports { curnPH2Z1_8_V_i { I 6 vector } curnPH2Z1_8_V_o { O 6 vector } curnPH2Z1_8_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1933 \
    name curnPH2Z1_9_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_9_V \
    op interface \
    ports { curnPH2Z1_9_V_i { I 6 vector } curnPH2Z1_9_V_o { O 6 vector } curnPH2Z1_9_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1934 \
    name curnPH2Z1_10_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_10_V \
    op interface \
    ports { curnPH2Z1_10_V_i { I 6 vector } curnPH2Z1_10_V_o { O 6 vector } curnPH2Z1_10_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1935 \
    name curnPH2Z1_11_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_11_V \
    op interface \
    ports { curnPH2Z1_11_V_i { I 6 vector } curnPH2Z1_11_V_o { O 6 vector } curnPH2Z1_11_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1936 \
    name curnPH2Z1_12_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_12_V \
    op interface \
    ports { curnPH2Z1_12_V_i { I 6 vector } curnPH2Z1_12_V_o { O 6 vector } curnPH2Z1_12_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1937 \
    name curnPH2Z1_13_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_13_V \
    op interface \
    ports { curnPH2Z1_13_V_i { I 6 vector } curnPH2Z1_13_V_o { O 6 vector } curnPH2Z1_13_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1938 \
    name curnPH2Z1_14_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_14_V \
    op interface \
    ports { curnPH2Z1_14_V_i { I 6 vector } curnPH2Z1_14_V_o { O 6 vector } curnPH2Z1_14_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1939 \
    name curnPH2Z1_15_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_15_V \
    op interface \
    ports { curnPH2Z1_15_V_i { I 6 vector } curnPH2Z1_15_V_o { O 6 vector } curnPH2Z1_15_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1940 \
    name curnPH2Z1_16_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_16_V \
    op interface \
    ports { curnPH2Z1_16_V_i { I 6 vector } curnPH2Z1_16_V_o { O 6 vector } curnPH2Z1_16_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1941 \
    name curnPH2Z1_17_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_17_V \
    op interface \
    ports { curnPH2Z1_17_V_i { I 6 vector } curnPH2Z1_17_V_o { O 6 vector } curnPH2Z1_17_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1942 \
    name curnPH2Z1_18_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_18_V \
    op interface \
    ports { curnPH2Z1_18_V_i { I 6 vector } curnPH2Z1_18_V_o { O 6 vector } curnPH2Z1_18_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1943 \
    name curnPH3Z1_0_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_0_V \
    op interface \
    ports { curnPH3Z1_0_V_i { I 6 vector } curnPH3Z1_0_V_o { O 6 vector } curnPH3Z1_0_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1944 \
    name curnPH3Z1_1_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_1_V \
    op interface \
    ports { curnPH3Z1_1_V_i { I 6 vector } curnPH3Z1_1_V_o { O 6 vector } curnPH3Z1_1_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1945 \
    name curnPH3Z1_2_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_2_V \
    op interface \
    ports { curnPH3Z1_2_V_i { I 6 vector } curnPH3Z1_2_V_o { O 6 vector } curnPH3Z1_2_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1946 \
    name curnPH3Z1_3_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_3_V \
    op interface \
    ports { curnPH3Z1_3_V_i { I 6 vector } curnPH3Z1_3_V_o { O 6 vector } curnPH3Z1_3_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1947 \
    name curnPH3Z1_4_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_4_V \
    op interface \
    ports { curnPH3Z1_4_V_i { I 6 vector } curnPH3Z1_4_V_o { O 6 vector } curnPH3Z1_4_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1948 \
    name curnPH3Z1_5_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_5_V \
    op interface \
    ports { curnPH3Z1_5_V_i { I 6 vector } curnPH3Z1_5_V_o { O 6 vector } curnPH3Z1_5_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1949 \
    name curnPH3Z1_6_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_6_V \
    op interface \
    ports { curnPH3Z1_6_V_i { I 6 vector } curnPH3Z1_6_V_o { O 6 vector } curnPH3Z1_6_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1950 \
    name curnPH3Z1_7_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_7_V \
    op interface \
    ports { curnPH3Z1_7_V_i { I 6 vector } curnPH3Z1_7_V_o { O 6 vector } curnPH3Z1_7_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1951 \
    name curnPH3Z1_8_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_8_V \
    op interface \
    ports { curnPH3Z1_8_V_i { I 6 vector } curnPH3Z1_8_V_o { O 6 vector } curnPH3Z1_8_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1952 \
    name curnPH3Z1_9_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_9_V \
    op interface \
    ports { curnPH3Z1_9_V_i { I 6 vector } curnPH3Z1_9_V_o { O 6 vector } curnPH3Z1_9_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1953 \
    name curnPH3Z1_10_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_10_V \
    op interface \
    ports { curnPH3Z1_10_V_i { I 6 vector } curnPH3Z1_10_V_o { O 6 vector } curnPH3Z1_10_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1954 \
    name curnPH3Z1_11_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_11_V \
    op interface \
    ports { curnPH3Z1_11_V_i { I 6 vector } curnPH3Z1_11_V_o { O 6 vector } curnPH3Z1_11_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1955 \
    name curnPH3Z1_12_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_12_V \
    op interface \
    ports { curnPH3Z1_12_V_i { I 6 vector } curnPH3Z1_12_V_o { O 6 vector } curnPH3Z1_12_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1956 \
    name curnPH3Z1_13_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_13_V \
    op interface \
    ports { curnPH3Z1_13_V_i { I 6 vector } curnPH3Z1_13_V_o { O 6 vector } curnPH3Z1_13_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1957 \
    name curnPH3Z1_14_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_14_V \
    op interface \
    ports { curnPH3Z1_14_V_i { I 6 vector } curnPH3Z1_14_V_o { O 6 vector } curnPH3Z1_14_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1958 \
    name curnPH3Z1_15_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_15_V \
    op interface \
    ports { curnPH3Z1_15_V_i { I 6 vector } curnPH3Z1_15_V_o { O 6 vector } curnPH3Z1_15_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1959 \
    name curnPH3Z1_16_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_16_V \
    op interface \
    ports { curnPH3Z1_16_V_i { I 6 vector } curnPH3Z1_16_V_o { O 6 vector } curnPH3Z1_16_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1960 \
    name curnPH3Z1_17_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_17_V \
    op interface \
    ports { curnPH3Z1_17_V_i { I 6 vector } curnPH3Z1_17_V_o { O 6 vector } curnPH3Z1_17_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1961 \
    name curnPH3Z1_18_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_18_V \
    op interface \
    ports { curnPH3Z1_18_V_i { I 6 vector } curnPH3Z1_18_V_o { O 6 vector } curnPH3Z1_18_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1962 \
    name curnPH4Z1_0_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_0_V \
    op interface \
    ports { curnPH4Z1_0_V_i { I 6 vector } curnPH4Z1_0_V_o { O 6 vector } curnPH4Z1_0_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1963 \
    name curnPH4Z1_1_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_1_V \
    op interface \
    ports { curnPH4Z1_1_V_i { I 6 vector } curnPH4Z1_1_V_o { O 6 vector } curnPH4Z1_1_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1964 \
    name curnPH4Z1_2_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_2_V \
    op interface \
    ports { curnPH4Z1_2_V_i { I 6 vector } curnPH4Z1_2_V_o { O 6 vector } curnPH4Z1_2_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1965 \
    name curnPH4Z1_3_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_3_V \
    op interface \
    ports { curnPH4Z1_3_V_i { I 6 vector } curnPH4Z1_3_V_o { O 6 vector } curnPH4Z1_3_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1966 \
    name curnPH4Z1_4_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_4_V \
    op interface \
    ports { curnPH4Z1_4_V_i { I 6 vector } curnPH4Z1_4_V_o { O 6 vector } curnPH4Z1_4_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1967 \
    name curnPH4Z1_5_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_5_V \
    op interface \
    ports { curnPH4Z1_5_V_i { I 6 vector } curnPH4Z1_5_V_o { O 6 vector } curnPH4Z1_5_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1968 \
    name curnPH4Z1_6_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_6_V \
    op interface \
    ports { curnPH4Z1_6_V_i { I 6 vector } curnPH4Z1_6_V_o { O 6 vector } curnPH4Z1_6_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1969 \
    name curnPH4Z1_7_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_7_V \
    op interface \
    ports { curnPH4Z1_7_V_i { I 6 vector } curnPH4Z1_7_V_o { O 6 vector } curnPH4Z1_7_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1970 \
    name curnPH4Z1_8_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_8_V \
    op interface \
    ports { curnPH4Z1_8_V_i { I 6 vector } curnPH4Z1_8_V_o { O 6 vector } curnPH4Z1_8_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1971 \
    name curnPH4Z1_9_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_9_V \
    op interface \
    ports { curnPH4Z1_9_V_i { I 6 vector } curnPH4Z1_9_V_o { O 6 vector } curnPH4Z1_9_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1972 \
    name curnPH4Z1_10_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_10_V \
    op interface \
    ports { curnPH4Z1_10_V_i { I 6 vector } curnPH4Z1_10_V_o { O 6 vector } curnPH4Z1_10_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1973 \
    name curnPH4Z1_11_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_11_V \
    op interface \
    ports { curnPH4Z1_11_V_i { I 6 vector } curnPH4Z1_11_V_o { O 6 vector } curnPH4Z1_11_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1974 \
    name curnPH4Z1_12_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_12_V \
    op interface \
    ports { curnPH4Z1_12_V_i { I 6 vector } curnPH4Z1_12_V_o { O 6 vector } curnPH4Z1_12_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1975 \
    name curnPH4Z1_13_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_13_V \
    op interface \
    ports { curnPH4Z1_13_V_i { I 6 vector } curnPH4Z1_13_V_o { O 6 vector } curnPH4Z1_13_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1976 \
    name curnPH4Z1_14_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_14_V \
    op interface \
    ports { curnPH4Z1_14_V_i { I 6 vector } curnPH4Z1_14_V_o { O 6 vector } curnPH4Z1_14_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1977 \
    name curnPH4Z1_15_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_15_V \
    op interface \
    ports { curnPH4Z1_15_V_i { I 6 vector } curnPH4Z1_15_V_o { O 6 vector } curnPH4Z1_15_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1978 \
    name curnPH4Z1_16_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_16_V \
    op interface \
    ports { curnPH4Z1_16_V_i { I 6 vector } curnPH4Z1_16_V_o { O 6 vector } curnPH4Z1_16_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1979 \
    name curnPH4Z1_17_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_17_V \
    op interface \
    ports { curnPH4Z1_17_V_i { I 6 vector } curnPH4Z1_17_V_o { O 6 vector } curnPH4Z1_17_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1980 \
    name curnPH4Z1_18_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_18_V \
    op interface \
    ports { curnPH4Z1_18_V_i { I 6 vector } curnPH4Z1_18_V_o { O 6 vector } curnPH4Z1_18_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1981 \
    name curnPH1Z2_0_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_0_V \
    op interface \
    ports { curnPH1Z2_0_V_i { I 6 vector } curnPH1Z2_0_V_o { O 6 vector } curnPH1Z2_0_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1982 \
    name curnPH1Z2_1_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_1_V \
    op interface \
    ports { curnPH1Z2_1_V_i { I 6 vector } curnPH1Z2_1_V_o { O 6 vector } curnPH1Z2_1_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1983 \
    name curnPH1Z2_2_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_2_V \
    op interface \
    ports { curnPH1Z2_2_V_i { I 6 vector } curnPH1Z2_2_V_o { O 6 vector } curnPH1Z2_2_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1984 \
    name curnPH1Z2_3_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_3_V \
    op interface \
    ports { curnPH1Z2_3_V_i { I 6 vector } curnPH1Z2_3_V_o { O 6 vector } curnPH1Z2_3_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1985 \
    name curnPH1Z2_4_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_4_V \
    op interface \
    ports { curnPH1Z2_4_V_i { I 6 vector } curnPH1Z2_4_V_o { O 6 vector } curnPH1Z2_4_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1986 \
    name curnPH1Z2_5_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_5_V \
    op interface \
    ports { curnPH1Z2_5_V_i { I 6 vector } curnPH1Z2_5_V_o { O 6 vector } curnPH1Z2_5_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1987 \
    name curnPH1Z2_6_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_6_V \
    op interface \
    ports { curnPH1Z2_6_V_i { I 6 vector } curnPH1Z2_6_V_o { O 6 vector } curnPH1Z2_6_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1988 \
    name curnPH1Z2_7_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_7_V \
    op interface \
    ports { curnPH1Z2_7_V_i { I 6 vector } curnPH1Z2_7_V_o { O 6 vector } curnPH1Z2_7_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1989 \
    name curnPH1Z2_8_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_8_V \
    op interface \
    ports { curnPH1Z2_8_V_i { I 6 vector } curnPH1Z2_8_V_o { O 6 vector } curnPH1Z2_8_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1990 \
    name curnPH1Z2_9_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_9_V \
    op interface \
    ports { curnPH1Z2_9_V_i { I 6 vector } curnPH1Z2_9_V_o { O 6 vector } curnPH1Z2_9_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1991 \
    name curnPH1Z2_10_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_10_V \
    op interface \
    ports { curnPH1Z2_10_V_i { I 6 vector } curnPH1Z2_10_V_o { O 6 vector } curnPH1Z2_10_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1992 \
    name curnPH1Z2_11_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_11_V \
    op interface \
    ports { curnPH1Z2_11_V_i { I 6 vector } curnPH1Z2_11_V_o { O 6 vector } curnPH1Z2_11_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1993 \
    name curnPH1Z2_12_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_12_V \
    op interface \
    ports { curnPH1Z2_12_V_i { I 6 vector } curnPH1Z2_12_V_o { O 6 vector } curnPH1Z2_12_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1994 \
    name curnPH1Z2_13_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_13_V \
    op interface \
    ports { curnPH1Z2_13_V_i { I 6 vector } curnPH1Z2_13_V_o { O 6 vector } curnPH1Z2_13_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1995 \
    name curnPH1Z2_14_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_14_V \
    op interface \
    ports { curnPH1Z2_14_V_i { I 6 vector } curnPH1Z2_14_V_o { O 6 vector } curnPH1Z2_14_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1996 \
    name curnPH1Z2_15_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_15_V \
    op interface \
    ports { curnPH1Z2_15_V_i { I 6 vector } curnPH1Z2_15_V_o { O 6 vector } curnPH1Z2_15_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1997 \
    name curnPH1Z2_16_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_16_V \
    op interface \
    ports { curnPH1Z2_16_V_i { I 6 vector } curnPH1Z2_16_V_o { O 6 vector } curnPH1Z2_16_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1998 \
    name curnPH1Z2_17_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_17_V \
    op interface \
    ports { curnPH1Z2_17_V_i { I 6 vector } curnPH1Z2_17_V_o { O 6 vector } curnPH1Z2_17_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1999 \
    name curnPH1Z2_18_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_18_V \
    op interface \
    ports { curnPH1Z2_18_V_i { I 6 vector } curnPH1Z2_18_V_o { O 6 vector } curnPH1Z2_18_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2000 \
    name curnPH2Z2_0_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_0_V \
    op interface \
    ports { curnPH2Z2_0_V_i { I 6 vector } curnPH2Z2_0_V_o { O 6 vector } curnPH2Z2_0_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2001 \
    name curnPH2Z2_1_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_1_V \
    op interface \
    ports { curnPH2Z2_1_V_i { I 6 vector } curnPH2Z2_1_V_o { O 6 vector } curnPH2Z2_1_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2002 \
    name curnPH2Z2_2_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_2_V \
    op interface \
    ports { curnPH2Z2_2_V_i { I 6 vector } curnPH2Z2_2_V_o { O 6 vector } curnPH2Z2_2_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2003 \
    name curnPH2Z2_3_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_3_V \
    op interface \
    ports { curnPH2Z2_3_V_i { I 6 vector } curnPH2Z2_3_V_o { O 6 vector } curnPH2Z2_3_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2004 \
    name curnPH2Z2_4_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_4_V \
    op interface \
    ports { curnPH2Z2_4_V_i { I 6 vector } curnPH2Z2_4_V_o { O 6 vector } curnPH2Z2_4_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2005 \
    name curnPH2Z2_5_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_5_V \
    op interface \
    ports { curnPH2Z2_5_V_i { I 6 vector } curnPH2Z2_5_V_o { O 6 vector } curnPH2Z2_5_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2006 \
    name curnPH2Z2_6_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_6_V \
    op interface \
    ports { curnPH2Z2_6_V_i { I 6 vector } curnPH2Z2_6_V_o { O 6 vector } curnPH2Z2_6_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2007 \
    name curnPH2Z2_7_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_7_V \
    op interface \
    ports { curnPH2Z2_7_V_i { I 6 vector } curnPH2Z2_7_V_o { O 6 vector } curnPH2Z2_7_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2008 \
    name curnPH2Z2_8_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_8_V \
    op interface \
    ports { curnPH2Z2_8_V_i { I 6 vector } curnPH2Z2_8_V_o { O 6 vector } curnPH2Z2_8_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2009 \
    name curnPH2Z2_9_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_9_V \
    op interface \
    ports { curnPH2Z2_9_V_i { I 6 vector } curnPH2Z2_9_V_o { O 6 vector } curnPH2Z2_9_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2010 \
    name curnPH2Z2_10_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_10_V \
    op interface \
    ports { curnPH2Z2_10_V_i { I 6 vector } curnPH2Z2_10_V_o { O 6 vector } curnPH2Z2_10_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2011 \
    name curnPH2Z2_11_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_11_V \
    op interface \
    ports { curnPH2Z2_11_V_i { I 6 vector } curnPH2Z2_11_V_o { O 6 vector } curnPH2Z2_11_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2012 \
    name curnPH2Z2_12_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_12_V \
    op interface \
    ports { curnPH2Z2_12_V_i { I 6 vector } curnPH2Z2_12_V_o { O 6 vector } curnPH2Z2_12_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2013 \
    name curnPH2Z2_13_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_13_V \
    op interface \
    ports { curnPH2Z2_13_V_i { I 6 vector } curnPH2Z2_13_V_o { O 6 vector } curnPH2Z2_13_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2014 \
    name curnPH2Z2_14_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_14_V \
    op interface \
    ports { curnPH2Z2_14_V_i { I 6 vector } curnPH2Z2_14_V_o { O 6 vector } curnPH2Z2_14_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2015 \
    name curnPH2Z2_15_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_15_V \
    op interface \
    ports { curnPH2Z2_15_V_i { I 6 vector } curnPH2Z2_15_V_o { O 6 vector } curnPH2Z2_15_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2016 \
    name curnPH2Z2_16_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_16_V \
    op interface \
    ports { curnPH2Z2_16_V_i { I 6 vector } curnPH2Z2_16_V_o { O 6 vector } curnPH2Z2_16_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2017 \
    name curnPH2Z2_17_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_17_V \
    op interface \
    ports { curnPH2Z2_17_V_i { I 6 vector } curnPH2Z2_17_V_o { O 6 vector } curnPH2Z2_17_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2018 \
    name curnPH2Z2_18_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_18_V \
    op interface \
    ports { curnPH2Z2_18_V_i { I 6 vector } curnPH2Z2_18_V_o { O 6 vector } curnPH2Z2_18_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2019 \
    name curnPH3Z2_0_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_0_V \
    op interface \
    ports { curnPH3Z2_0_V_i { I 6 vector } curnPH3Z2_0_V_o { O 6 vector } curnPH3Z2_0_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2020 \
    name curnPH3Z2_1_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_1_V \
    op interface \
    ports { curnPH3Z2_1_V_i { I 6 vector } curnPH3Z2_1_V_o { O 6 vector } curnPH3Z2_1_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2021 \
    name curnPH3Z2_2_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_2_V \
    op interface \
    ports { curnPH3Z2_2_V_i { I 6 vector } curnPH3Z2_2_V_o { O 6 vector } curnPH3Z2_2_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2022 \
    name curnPH3Z2_3_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_3_V \
    op interface \
    ports { curnPH3Z2_3_V_i { I 6 vector } curnPH3Z2_3_V_o { O 6 vector } curnPH3Z2_3_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2023 \
    name curnPH3Z2_4_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_4_V \
    op interface \
    ports { curnPH3Z2_4_V_i { I 6 vector } curnPH3Z2_4_V_o { O 6 vector } curnPH3Z2_4_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2024 \
    name curnPH3Z2_5_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_5_V \
    op interface \
    ports { curnPH3Z2_5_V_i { I 6 vector } curnPH3Z2_5_V_o { O 6 vector } curnPH3Z2_5_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2025 \
    name curnPH3Z2_6_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_6_V \
    op interface \
    ports { curnPH3Z2_6_V_i { I 6 vector } curnPH3Z2_6_V_o { O 6 vector } curnPH3Z2_6_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2026 \
    name curnPH3Z2_7_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_7_V \
    op interface \
    ports { curnPH3Z2_7_V_i { I 6 vector } curnPH3Z2_7_V_o { O 6 vector } curnPH3Z2_7_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2027 \
    name curnPH3Z2_8_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_8_V \
    op interface \
    ports { curnPH3Z2_8_V_i { I 6 vector } curnPH3Z2_8_V_o { O 6 vector } curnPH3Z2_8_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2028 \
    name curnPH3Z2_9_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_9_V \
    op interface \
    ports { curnPH3Z2_9_V_i { I 6 vector } curnPH3Z2_9_V_o { O 6 vector } curnPH3Z2_9_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2029 \
    name curnPH3Z2_10_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_10_V \
    op interface \
    ports { curnPH3Z2_10_V_i { I 6 vector } curnPH3Z2_10_V_o { O 6 vector } curnPH3Z2_10_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2030 \
    name curnPH3Z2_11_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_11_V \
    op interface \
    ports { curnPH3Z2_11_V_i { I 6 vector } curnPH3Z2_11_V_o { O 6 vector } curnPH3Z2_11_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2031 \
    name curnPH3Z2_12_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_12_V \
    op interface \
    ports { curnPH3Z2_12_V_i { I 6 vector } curnPH3Z2_12_V_o { O 6 vector } curnPH3Z2_12_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2032 \
    name curnPH3Z2_13_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_13_V \
    op interface \
    ports { curnPH3Z2_13_V_i { I 6 vector } curnPH3Z2_13_V_o { O 6 vector } curnPH3Z2_13_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2033 \
    name curnPH3Z2_14_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_14_V \
    op interface \
    ports { curnPH3Z2_14_V_i { I 6 vector } curnPH3Z2_14_V_o { O 6 vector } curnPH3Z2_14_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2034 \
    name curnPH3Z2_15_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_15_V \
    op interface \
    ports { curnPH3Z2_15_V_i { I 6 vector } curnPH3Z2_15_V_o { O 6 vector } curnPH3Z2_15_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2035 \
    name curnPH3Z2_16_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_16_V \
    op interface \
    ports { curnPH3Z2_16_V_i { I 6 vector } curnPH3Z2_16_V_o { O 6 vector } curnPH3Z2_16_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2036 \
    name curnPH3Z2_17_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_17_V \
    op interface \
    ports { curnPH3Z2_17_V_i { I 6 vector } curnPH3Z2_17_V_o { O 6 vector } curnPH3Z2_17_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2037 \
    name curnPH3Z2_18_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_18_V \
    op interface \
    ports { curnPH3Z2_18_V_i { I 6 vector } curnPH3Z2_18_V_o { O 6 vector } curnPH3Z2_18_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2038 \
    name curnPH4Z2_0_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_0_V \
    op interface \
    ports { curnPH4Z2_0_V_i { I 6 vector } curnPH4Z2_0_V_o { O 6 vector } curnPH4Z2_0_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2039 \
    name curnPH4Z2_1_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_1_V \
    op interface \
    ports { curnPH4Z2_1_V_i { I 6 vector } curnPH4Z2_1_V_o { O 6 vector } curnPH4Z2_1_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2040 \
    name curnPH4Z2_2_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_2_V \
    op interface \
    ports { curnPH4Z2_2_V_i { I 6 vector } curnPH4Z2_2_V_o { O 6 vector } curnPH4Z2_2_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2041 \
    name curnPH4Z2_3_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_3_V \
    op interface \
    ports { curnPH4Z2_3_V_i { I 6 vector } curnPH4Z2_3_V_o { O 6 vector } curnPH4Z2_3_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2042 \
    name curnPH4Z2_4_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_4_V \
    op interface \
    ports { curnPH4Z2_4_V_i { I 6 vector } curnPH4Z2_4_V_o { O 6 vector } curnPH4Z2_4_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2043 \
    name curnPH4Z2_5_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_5_V \
    op interface \
    ports { curnPH4Z2_5_V_i { I 6 vector } curnPH4Z2_5_V_o { O 6 vector } curnPH4Z2_5_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2044 \
    name curnPH4Z2_6_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_6_V \
    op interface \
    ports { curnPH4Z2_6_V_i { I 6 vector } curnPH4Z2_6_V_o { O 6 vector } curnPH4Z2_6_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2045 \
    name curnPH4Z2_7_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_7_V \
    op interface \
    ports { curnPH4Z2_7_V_i { I 6 vector } curnPH4Z2_7_V_o { O 6 vector } curnPH4Z2_7_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2046 \
    name curnPH4Z2_8_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_8_V \
    op interface \
    ports { curnPH4Z2_8_V_i { I 6 vector } curnPH4Z2_8_V_o { O 6 vector } curnPH4Z2_8_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2047 \
    name curnPH4Z2_9_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_9_V \
    op interface \
    ports { curnPH4Z2_9_V_i { I 6 vector } curnPH4Z2_9_V_o { O 6 vector } curnPH4Z2_9_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2048 \
    name curnPH4Z2_10_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_10_V \
    op interface \
    ports { curnPH4Z2_10_V_i { I 6 vector } curnPH4Z2_10_V_o { O 6 vector } curnPH4Z2_10_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2049 \
    name curnPH4Z2_11_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_11_V \
    op interface \
    ports { curnPH4Z2_11_V_i { I 6 vector } curnPH4Z2_11_V_o { O 6 vector } curnPH4Z2_11_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2050 \
    name curnPH4Z2_12_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_12_V \
    op interface \
    ports { curnPH4Z2_12_V_i { I 6 vector } curnPH4Z2_12_V_o { O 6 vector } curnPH4Z2_12_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2051 \
    name curnPH4Z2_13_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_13_V \
    op interface \
    ports { curnPH4Z2_13_V_i { I 6 vector } curnPH4Z2_13_V_o { O 6 vector } curnPH4Z2_13_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2052 \
    name curnPH4Z2_14_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_14_V \
    op interface \
    ports { curnPH4Z2_14_V_i { I 6 vector } curnPH4Z2_14_V_o { O 6 vector } curnPH4Z2_14_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2053 \
    name curnPH4Z2_15_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_15_V \
    op interface \
    ports { curnPH4Z2_15_V_i { I 6 vector } curnPH4Z2_15_V_o { O 6 vector } curnPH4Z2_15_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2054 \
    name curnPH4Z2_16_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_16_V \
    op interface \
    ports { curnPH4Z2_16_V_i { I 6 vector } curnPH4Z2_16_V_o { O 6 vector } curnPH4Z2_16_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2055 \
    name curnPH4Z2_17_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_17_V \
    op interface \
    ports { curnPH4Z2_17_V_i { I 6 vector } curnPH4Z2_17_V_o { O 6 vector } curnPH4Z2_17_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2056 \
    name curnPH4Z2_18_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_18_V \
    op interface \
    ports { curnPH4Z2_18_V_i { I 6 vector } curnPH4Z2_18_V_o { O 6 vector } curnPH4Z2_18_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


