{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727787872346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727787872375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 01 20:04:32 2024 " "Processing started: Tue Oct 01 20:04:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727787872375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727787872375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10lite_scr1 -c de10lite_scr1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10lite_scr1 -c de10lite_scr1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727787872375 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1727787872967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727787873080 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "de10lite_sopc.qsys " "Elaborating Platform Designer system entity \"de10lite_sopc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727787880445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:44 Progress: Loading qsys/de10lite_sopc.qsys " "2024.10.01.20:04:44 Progress: Loading qsys/de10lite_sopc.qsys" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787884047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:44 Progress: Reading input file " "2024.10.01.20:04:44 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787884702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:44 Progress: Adding avl_dmem \[altera_avalon_mm_bridge 17.1\] " "2024.10.01.20:04:44 Progress: Adding avl_dmem \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787884789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Parameterizing module avl_dmem " "2024.10.01.20:04:46 Progress: Parameterizing module avl_dmem" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Adding avl_imem \[altera_avalon_mm_bridge 17.1\] " "2024.10.01.20:04:46 Progress: Adding avl_imem \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Parameterizing module avl_imem " "2024.10.01.20:04:46 Progress: Parameterizing module avl_imem" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Adding avl_uart \[altera_avalon_mm_bridge 17.1\] " "2024.10.01.20:04:46 Progress: Adding avl_uart \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Parameterizing module avl_uart " "2024.10.01.20:04:46 Progress: Parameterizing module avl_uart" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Adding bld_id \[altera_avalon_pio 17.1\] " "2024.10.01.20:04:46 Progress: Adding bld_id \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Parameterizing module bld_id " "2024.10.01.20:04:46 Progress: Parameterizing module bld_id" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Adding core_clk_freq \[altera_avalon_pio 17.1\] " "2024.10.01.20:04:46 Progress: Adding core_clk_freq \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Parameterizing module core_clk_freq " "2024.10.01.20:04:46 Progress: Parameterizing module core_clk_freq" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Adding cpu_clk \[clock_source 17.1\] " "2024.10.01.20:04:46 Progress: Adding cpu_clk \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Parameterizing module cpu_clk " "2024.10.01.20:04:46 Progress: Parameterizing module cpu_clk" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Adding default_slave \[altera_error_response_slave 17.1\] " "2024.10.01.20:04:46 Progress: Adding default_slave \[altera_error_response_slave 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Parameterizing module default_slave " "2024.10.01.20:04:46 Progress: Parameterizing module default_slave" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 17.1\] " "2024.10.01.20:04:46 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Parameterizing module onchip_ram " "2024.10.01.20:04:46 Progress: Parameterizing module onchip_ram" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Adding pio_hex_1_0 \[altera_avalon_pio 17.1\] " "2024.10.01.20:04:46 Progress: Adding pio_hex_1_0 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Parameterizing module pio_hex_1_0 " "2024.10.01.20:04:46 Progress: Parameterizing module pio_hex_1_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Adding pio_hex_3_2 \[altera_avalon_pio 17.1\] " "2024.10.01.20:04:46 Progress: Adding pio_hex_3_2 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Parameterizing module pio_hex_3_2 " "2024.10.01.20:04:46 Progress: Parameterizing module pio_hex_3_2" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Adding pio_hex_5_4 \[altera_avalon_pio 17.1\] " "2024.10.01.20:04:46 Progress: Adding pio_hex_5_4 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Parameterizing module pio_hex_5_4 " "2024.10.01.20:04:46 Progress: Parameterizing module pio_hex_5_4" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Adding pio_led \[altera_avalon_pio 17.1\] " "2024.10.01.20:04:46 Progress: Adding pio_led \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Parameterizing module pio_led " "2024.10.01.20:04:46 Progress: Parameterizing module pio_led" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Adding pio_sw \[altera_avalon_pio 17.1\] " "2024.10.01.20:04:46 Progress: Adding pio_sw \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Parameterizing module pio_sw " "2024.10.01.20:04:46 Progress: Parameterizing module pio_sw" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:46 Progress: Adding pll_0 \[altera_pll 17.1\] " "2024.10.01.20:04:46 Progress: Adding pll_0 \[altera_pll 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787886347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:47 Progress: Parameterizing module pll_0 " "2024.10.01.20:04:47 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787887782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:47 Progress: Adding reset_bridge_0 \[altera_reset_bridge 17.1\] " "2024.10.01.20:04:47 Progress: Adding reset_bridge_0 \[altera_reset_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787887802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:47 Progress: Parameterizing module reset_bridge_0 " "2024.10.01.20:04:47 Progress: Parameterizing module reset_bridge_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787887825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:47 Progress: Adding reset_sequencer_0 \[altera_reset_sequencer 17.1\] " "2024.10.01.20:04:47 Progress: Adding reset_sequencer_0 \[altera_reset_sequencer 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787887827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:47 Progress: Parameterizing module reset_sequencer_0 " "2024.10.01.20:04:47 Progress: Parameterizing module reset_sequencer_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787887927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:47 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\] " "2024.10.01.20:04:47 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787887928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:47 Progress: Parameterizing module sdram " "2024.10.01.20:04:47 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787887957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:47 Progress: Adding soc_id \[altera_avalon_pio 17.1\] " "2024.10.01.20:04:47 Progress: Adding soc_id \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787887958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:47 Progress: Parameterizing module soc_id " "2024.10.01.20:04:47 Progress: Parameterizing module soc_id" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787887958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:47 Progress: Building connections " "2024.10.01.20:04:47 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787887959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:47 Progress: Parameterizing connections " "2024.10.01.20:04:47 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787887983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:47 Progress: Validating " "2024.10.01.20:04:47 Progress: Validating" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787887986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.01.20:04:50 Progress: Done reading input file " "2024.10.01.20:04:50 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787890415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10lite_sopc.core_clk_freq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "De10lite_sopc.core_clk_freq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787891110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10lite_sopc.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "De10lite_sopc.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787891110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10lite_sopc.pll_0: Able to implement PLL with user settings " "De10lite_sopc.pll_0: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787891110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10lite_sopc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "De10lite_sopc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787891110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10lite_sopc.soc_id: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "De10lite_sopc.soc_id: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787891110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10lite_sopc: Generating de10lite_sopc \"de10lite_sopc\" for QUARTUS_SYNTH " "De10lite_sopc: Generating de10lite_sopc \"de10lite_sopc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787891905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787894528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787894549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787894551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787894553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_dmem: \"de10lite_sopc\" instantiated altera_avalon_mm_bridge \"avl_dmem\" " "Avl_dmem: \"de10lite_sopc\" instantiated altera_avalon_mm_bridge \"avl_dmem\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787898288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id: Starting RTL generation for module 'de10lite_sopc_bld_id' " "Bld_id: Starting RTL generation for module 'de10lite_sopc_bld_id'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787898298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_bld_id --dir=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0003_bld_id_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0003_bld_id_gen//de10lite_sopc_bld_id_component_configuration.pl  --do_build_sim=0  \] " "Bld_id:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_bld_id --dir=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0003_bld_id_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0003_bld_id_gen//de10lite_sopc_bld_id_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787898298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id: Done RTL generation for module 'de10lite_sopc_bld_id' " "Bld_id: Done RTL generation for module 'de10lite_sopc_bld_id'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787899860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id: \"de10lite_sopc\" instantiated altera_avalon_pio \"bld_id\" " "Bld_id: \"de10lite_sopc\" instantiated altera_avalon_pio \"bld_id\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787899879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Core_clk_freq: Starting RTL generation for module 'de10lite_sopc_core_clk_freq' " "Core_clk_freq: Starting RTL generation for module 'de10lite_sopc_core_clk_freq'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787899885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Core_clk_freq:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_core_clk_freq --dir=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0004_core_clk_freq_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0004_core_clk_freq_gen//de10lite_sopc_core_clk_freq_component_configuration.pl  --do_build_sim=0  \] " "Core_clk_freq:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_core_clk_freq --dir=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0004_core_clk_freq_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0004_core_clk_freq_gen//de10lite_sopc_core_clk_freq_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787899885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Core_clk_freq: Done RTL generation for module 'de10lite_sopc_core_clk_freq' " "Core_clk_freq: Done RTL generation for module 'de10lite_sopc_core_clk_freq'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787900073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Core_clk_freq: \"de10lite_sopc\" instantiated altera_avalon_pio \"core_clk_freq\" " "Core_clk_freq: \"de10lite_sopc\" instantiated altera_avalon_pio \"core_clk_freq\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787900088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Default_slave: \"de10lite_sopc\" instantiated altera_error_response_slave \"default_slave\" " "Default_slave: \"de10lite_sopc\" instantiated altera_error_response_slave \"default_slave\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787900091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Starting RTL generation for module 'de10lite_sopc_onchip_ram' " "Onchip_ram: Starting RTL generation for module 'de10lite_sopc_onchip_ram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787900097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de10lite_sopc_onchip_ram --dir=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0005_onchip_ram_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0005_onchip_ram_gen//de10lite_sopc_onchip_ram_component_configuration.pl  --do_build_sim=0  \] " "Onchip_ram:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de10lite_sopc_onchip_ram --dir=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0005_onchip_ram_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0005_onchip_ram_gen//de10lite_sopc_onchip_ram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787900097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Done RTL generation for module 'de10lite_sopc_onchip_ram' " "Onchip_ram: Done RTL generation for module 'de10lite_sopc_onchip_ram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787900348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: \"de10lite_sopc\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\" " "Onchip_ram: \"de10lite_sopc\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787900363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0: Starting RTL generation for module 'de10lite_sopc_pio_hex_1_0' " "Pio_hex_1_0: Starting RTL generation for module 'de10lite_sopc_pio_hex_1_0'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787900367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_hex_1_0 --dir=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0006_pio_hex_1_0_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0006_pio_hex_1_0_gen//de10lite_sopc_pio_hex_1_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_hex_1_0:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_hex_1_0 --dir=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0006_pio_hex_1_0_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0006_pio_hex_1_0_gen//de10lite_sopc_pio_hex_1_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787900367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0: Done RTL generation for module 'de10lite_sopc_pio_hex_1_0' " "Pio_hex_1_0: Done RTL generation for module 'de10lite_sopc_pio_hex_1_0'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787900551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0: \"de10lite_sopc\" instantiated altera_avalon_pio \"pio_hex_1_0\" " "Pio_hex_1_0: \"de10lite_sopc\" instantiated altera_avalon_pio \"pio_hex_1_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787900568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Starting RTL generation for module 'de10lite_sopc_pio_led' " "Pio_led: Starting RTL generation for module 'de10lite_sopc_pio_led'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787900571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_led --dir=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0007_pio_led_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0007_pio_led_gen//de10lite_sopc_pio_led_component_configuration.pl  --do_build_sim=0  \] " "Pio_led:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_led --dir=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0007_pio_led_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0007_pio_led_gen//de10lite_sopc_pio_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787900571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Done RTL generation for module 'de10lite_sopc_pio_led' " "Pio_led: Done RTL generation for module 'de10lite_sopc_pio_led'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787900735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: \"de10lite_sopc\" instantiated altera_avalon_pio \"pio_led\" " "Pio_led: \"de10lite_sopc\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787900753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw: Starting RTL generation for module 'de10lite_sopc_pio_sw' " "Pio_sw: Starting RTL generation for module 'de10lite_sopc_pio_sw'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787900757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_sw --dir=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0008_pio_sw_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0008_pio_sw_gen//de10lite_sopc_pio_sw_component_configuration.pl  --do_build_sim=0  \] " "Pio_sw:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_sw --dir=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0008_pio_sw_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0008_pio_sw_gen//de10lite_sopc_pio_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787900757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw: Done RTL generation for module 'de10lite_sopc_pio_sw' " "Pio_sw: Done RTL generation for module 'de10lite_sopc_pio_sw'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787900915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw: \"de10lite_sopc\" instantiated altera_avalon_pio \"pio_sw\" " "Pio_sw: \"de10lite_sopc\" instantiated altera_avalon_pio \"pio_sw\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787900931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"de10lite_sopc\" instantiated altera_pll \"pll_0\" " "Pll_0: \"de10lite_sopc\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787900987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_sequencer_0: \"de10lite_sopc\" instantiated altera_reset_sequencer \"reset_sequencer_0\" " "Reset_sequencer_0: \"de10lite_sopc\" instantiated altera_reset_sequencer \"reset_sequencer_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787901107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'de10lite_sopc_sdram' " "Sdram: Starting RTL generation for module 'de10lite_sopc_sdram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787901112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de10lite_sopc_sdram --dir=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0011_sdram_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0011_sdram_gen//de10lite_sopc_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de10lite_sopc_sdram --dir=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0011_sdram_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt9997_7893881056730823484.dir/0011_sdram_gen//de10lite_sopc_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787901112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'de10lite_sopc_sdram' " "Sdram: Done RTL generation for module 'de10lite_sopc_sdram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787901413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"de10lite_sopc\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"de10lite_sopc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787901432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787907204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787907761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787908213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787908558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787908915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787909266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787909632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787909988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787910327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787910695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787911050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"de10lite_sopc\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"de10lite_sopc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787915540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"de10lite_sopc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"de10lite_sopc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787915567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.v " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787915586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787915587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_imem_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"avl_imem_m0_translator\" " "Avl_imem_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"avl_imem_m0_translator\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787915610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_ram_s1_translator\" " "Onchip_ram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_ram_s1_translator\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787915631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_imem_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"avl_imem_m0_agent\" " "Avl_imem_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"avl_imem_m0_agent\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787915646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Default_slave_axi_error_if_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"default_slave_axi_error_if_agent\" " "Default_slave_axi_error_if_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"default_slave_axi_error_if_agent\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787915707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_ram_s1_agent\" " "Onchip_ram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_ram_s1_agent\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787915721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787915740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_ram_s1_agent_rsp_fifo\" " "Onchip_ram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_ram_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787915749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787915770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787915813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787915826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787915848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787915873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787915887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787915902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_imem_m0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"avl_imem_m0_limiter\" " "Avl_imem_m0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"avl_imem_m0_limiter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787915941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787915942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_ram_s1_burst_adapter\" " "Onchip_ram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_ram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787916060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787916073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787916074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787916093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787916098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787916141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787916148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787916165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787916168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787916173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787916177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787916186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787916187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787916195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787916197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_ram_s1_rsp_width_adapter\" " "Onchip_ram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_ram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787916221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787916222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787916222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787916285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787916286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787916958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787917605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\" " "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787918273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787918295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787918298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787918301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10lite_sopc: Done \"de10lite_sopc\" with 45 modules, 71 files " "De10lite_sopc: Done \"de10lite_sopc\" with 45 modules, 71 files" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787918302 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "de10lite_sopc.qsys " "Finished elaborating Platform Designer system entity \"de10lite_sopc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727787919382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_scr1.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_scr1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_scr1 " "Found entity 1: de10lite_scr1" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787919668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787919668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_ifu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_ifu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_ifu " "Found entity 1: scr1_pipe_ifu" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_ifu.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_ifu.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787919706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787919706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_idu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_idu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_idu " "Found entity 1: scr1_pipe_idu" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_idu.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_idu.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787919739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787919739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_exu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_exu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_exu " "Found entity 1: scr1_pipe_exu" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_exu.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_exu.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787919768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787919768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_csr " "Found entity 1: scr1_pipe_csr" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_csr.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_csr.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787919781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787919781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_hdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_hdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_hdu " "Found entity 1: scr1_pipe_hdu" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_hdu.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_hdu.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787919806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787919806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_ialu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_ialu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_ialu " "Found entity 1: scr1_pipe_ialu" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_ialu.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_ialu.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787919847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787919847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_lsu " "Found entity 1: scr1_pipe_lsu" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_lsu.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_lsu.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787919871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787919871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_mprf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_mprf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_mprf " "Found entity 1: scr1_pipe_mprf" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_mprf.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_mprf.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787919893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787919893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_tdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_tdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_tdu " "Found entity 1: scr1_pipe_tdu" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_tdu.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_tdu.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787919919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787919919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_ipic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_ipic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_ipic " "Found entity 1: scr1_ipic" {  } { { "../../../scr1/src/core/pipeline/scr1_ipic.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_ipic.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787919945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787919945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_top " "Found entity 1: scr1_pipe_top" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_top.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787919966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787919966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/scr1_dm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/scr1_dm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dm " "Found entity 1: scr1_dm" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_dm.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/scr1_dmi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/scr1_dmi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dmi " "Found entity 1: scr1_dmi" {  } { { "../../../scr1/src/core/scr1_dmi.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_dmi.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/scr1_scu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/scr1_scu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_scu " "Found entity 1: scr1_scu" {  } { { "../../../scr1/src/core/scr1_scu.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_scu.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/scr1_tapc_shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/scr1_tapc_shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_tapc_shift_reg " "Found entity 1: scr1_tapc_shift_reg" {  } { { "../../../scr1/src/core/scr1_tapc_shift_reg.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_tapc_shift_reg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/scr1_tapc_synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/scr1_tapc_synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_tapc_synchronizer " "Found entity 1: scr1_tapc_synchronizer" {  } { { "../../../scr1/src/core/scr1_tapc_synchronizer.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_tapc_synchronizer.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/scr1_tapc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/scr1_tapc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_tapc " "Found entity 1: scr1_tapc" {  } { { "../../../scr1/src/core/scr1_tapc.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_tapc.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv 7 7 " "Found 7 design units, including 7 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_reset_buf_cell " "Found entity 1: scr1_reset_buf_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920172 ""} { "Info" "ISGN_ENTITY_NAME" "2 scr1_reset_sync_cell " "Found entity 2: scr1_reset_sync_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920172 ""} { "Info" "ISGN_ENTITY_NAME" "3 scr1_data_sync_cell " "Found entity 3: scr1_data_sync_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920172 ""} { "Info" "ISGN_ENTITY_NAME" "4 scr1_reset_qlfy_adapter_cell_sync " "Found entity 4: scr1_reset_qlfy_adapter_cell_sync" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920172 ""} { "Info" "ISGN_ENTITY_NAME" "5 scr1_reset_and2_cell " "Found entity 5: scr1_reset_and2_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920172 ""} { "Info" "ISGN_ENTITY_NAME" "6 scr1_reset_and3_cell " "Found entity 6: scr1_reset_and3_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920172 ""} { "Info" "ISGN_ENTITY_NAME" "7 scr1_reset_mux2_cell " "Found entity 7: scr1_reset_mux2_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/scr1_core_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/scr1_core_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_core_top " "Found entity 1: scr1_core_top" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_core_top.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/top/scr1_imem_ahb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/top/scr1_imem_ahb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_imem_ahb " "Found entity 1: scr1_imem_ahb" {  } { { "../../../scr1/src/top/scr1_imem_ahb.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_imem_ahb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/top/scr1_imem_router.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/top/scr1_imem_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_imem_router " "Found entity 1: scr1_imem_router" {  } { { "../../../scr1/src/top/scr1_imem_router.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_imem_router.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/top/scr1_dmem_ahb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/top/scr1_dmem_ahb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dmem_ahb " "Found entity 1: scr1_dmem_ahb" {  } { { "../../../scr1/src/top/scr1_dmem_ahb.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_dmem_ahb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/top/scr1_dmem_router.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/top/scr1_dmem_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dmem_router " "Found entity 1: scr1_dmem_router" {  } { { "../../../scr1/src/top/scr1_dmem_router.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_dmem_router.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/top/scr1_dp_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/top/scr1_dp_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dp_memory " "Found entity 1: scr1_dp_memory" {  } { { "../../../scr1/src/top/scr1_dp_memory.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_dp_memory.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/top/scr1_tcm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/top/scr1_tcm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_tcm " "Found entity 1: scr1_tcm" {  } { { "../../../scr1/src/top/scr1_tcm.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_tcm.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/top/scr1_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/top/scr1_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_timer " "Found entity 1: scr1_timer" {  } { { "../../../scr1/src/top/scr1_timer.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_timer.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/top/scr1_top_ahb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_top_ahb " "Found entity 1: scr1_top_ahb" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE ahb_avalon_bridge.sv(12) " "Verilog HDL Declaration information at ahb_avalon_bridge.sv(12): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "ip/ahb_avalon_bridge.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/ahb_avalon_bridge.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727787920389 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read READ ahb_avalon_bridge.sv(13) " "Verilog HDL Declaration information at ahb_avalon_bridge.sv(13): object \"read\" differs only in case from object \"READ\" in the same scope" {  } { { "ip/ahb_avalon_bridge.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/ahb_avalon_bridge.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727787920390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ahb_avalon_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ahb_avalon_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_avalon_bridge " "Found entity 1: ahb_avalon_bridge" {  } { { "ip/ahb_avalon_bridge.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/ahb_avalon_bridge.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file ip/uart/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "ip/uart/raminfr.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/raminfr.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wb " "Found entity 1: uart_wb" {  } { { "ip/uart/uart_wb.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_wb.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "ip/uart/uart_transmitter.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_transmitter.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "ip/uart/uart_top.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_top.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "ip/uart/uart_tfifo.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_tfifo.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "ip/uart/uart_sync_flops.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_sync_flops.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "ip/uart/uart_rfifo.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_rfifo.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "ip/uart/uart_receiver.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/de10lite_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/de10lite_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc " "Found entity 1: de10lite_sopc" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/de10lite_sopc/submodules/altera_default_burst_converter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOG_WRITE_DATA log_write_data altera_error_response_slave.sv(46) " "Verilog HDL Declaration information at altera_error_response_slave.sv(46): object \"LOG_WRITE_DATA\" differs only in case from object \"log_write_data\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727787920669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_error_response_slave " "Found entity 1: altera_error_response_slave" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_error_response_slave_reg_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_error_response_slave_reg_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_error_response_slave_reg_fifo " "Found entity 1: altera_error_response_slave_reg_fifo" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave_reg_fifo.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave_reg_fifo.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_error_response_slave_resp_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_error_response_slave_resp_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_error_response_slave_resp_logic " "Found entity 1: altera_error_response_slave_resp_logic" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave_resp_logic.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave_resp_logic.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/de10lite_sopc/submodules/altera_incr_burst_converter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920714 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920772 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920772 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920772 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920772 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727787920805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_master_agent.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_master_translator.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920873 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_controller.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_sequencer " "Found entity 1: altera_reset_sequencer" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787920990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787920990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_av_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_av_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_sequencer_av_csr " "Found entity 1: altera_reset_sequencer_av_csr" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_av_csr.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_av_csr.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_sequencer_deglitch " "Found entity 1: altera_reset_sequencer_deglitch" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch_main.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch_main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_sequencer_deglitch_main " "Found entity 1: altera_reset_sequencer_deglitch_main" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch_main.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch_main.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_dlycntr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_dlycntr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_sequencer_dlycntr " "Found entity 1: altera_reset_sequencer_dlycntr" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_dlycntr.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_dlycntr.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_main.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_sequencer_main " "Found entity 1: altera_reset_sequencer_main" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_main.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_main.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_sequencer_seq " "Found entity 1: altera_reset_sequencer_seq" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/de10lite_sopc/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727787921056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/de10lite_sopc/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_bld_id.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_bld_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_bld_id " "Found entity 1: de10lite_sopc_bld_id" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_bld_id.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_bld_id.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_core_clk_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_core_clk_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_core_clk_freq " "Found entity 1: de10lite_sopc_core_clk_freq" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_core_clk_freq.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_core_clk_freq.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0 " "Found entity 1: de10lite_sopc_mm_interconnect_0" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_cmd_demux " "Found entity 1: de10lite_sopc_mm_interconnect_0_cmd_demux" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: de10lite_sopc_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_cmd_mux " "Found entity 1: de10lite_sopc_mm_interconnect_0_cmd_mux" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_cmd_mux_004 " "Found entity 1: de10lite_sopc_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_sopc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727787921298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_sopc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727787921298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_router_default_decode " "Found entity 1: de10lite_sopc_mm_interconnect_0_router_default_decode" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921300 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_sopc_mm_interconnect_0_router " "Found entity 2: de10lite_sopc_mm_interconnect_0_router" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_sopc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727787921310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_sopc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727787921310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_router_001_default_decode " "Found entity 1: de10lite_sopc_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921312 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_sopc_mm_interconnect_0_router_001 " "Found entity 2: de10lite_sopc_mm_interconnect_0_router_001" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_sopc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727787921329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_sopc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727787921330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_router_002_default_decode " "Found entity 1: de10lite_sopc_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921331 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_sopc_mm_interconnect_0_router_002 " "Found entity 2: de10lite_sopc_mm_interconnect_0_router_002" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_sopc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727787921332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_sopc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727787921333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_router_004_default_decode " "Found entity 1: de10lite_sopc_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921334 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_sopc_mm_interconnect_0_router_004 " "Found entity 2: de10lite_sopc_mm_interconnect_0_router_004" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_sopc_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727787921335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_sopc_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727787921335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_router_005_default_decode " "Found entity 1: de10lite_sopc_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921336 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_sopc_mm_interconnect_0_router_005 " "Found entity 2: de10lite_sopc_mm_interconnect_0_router_005" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_sopc_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727787921339 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_sopc_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727787921339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_router_006_default_decode " "Found entity 1: de10lite_sopc_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921340 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_sopc_mm_interconnect_0_router_006 " "Found entity 2: de10lite_sopc_mm_interconnect_0_router_006" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_rsp_demux " "Found entity 1: de10lite_sopc_mm_interconnect_0_rsp_demux" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_rsp_demux_003 " "Found entity 1: de10lite_sopc_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_rsp_demux_004 " "Found entity 1: de10lite_sopc_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_rsp_mux " "Found entity 1: de10lite_sopc_mm_interconnect_0_rsp_mux" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: de10lite_sopc_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_onchip_ram " "Found entity 1: de10lite_sopc_onchip_ram" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_hex_1_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_hex_1_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_pio_hex_1_0 " "Found entity 1: de10lite_sopc_pio_hex_1_0" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_hex_1_0.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_hex_1_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_pio_led " "Found entity 1: de10lite_sopc_pio_led" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_led.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_pio_sw " "Found entity 1: de10lite_sopc_pio_sw" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_sw.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_pll_0 " "Found entity 1: de10lite_sopc_pll_0" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_sdram_input_efifo_module " "Found entity 1: de10lite_sopc_sdram_input_efifo_module" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921468 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_sopc_sdram " "Found entity 2: de10lite_sopc_sdram" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787921468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787921468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_overrun uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_overrun\"" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787921468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_push_pulse uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_push_pulse\"" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787921468 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de10lite_sopc_sdram.v(318) " "Verilog HDL or VHDL warning at de10lite_sopc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1727787921512 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de10lite_sopc_sdram.v(328) " "Verilog HDL or VHDL warning at de10lite_sopc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1727787921512 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de10lite_sopc_sdram.v(338) " "Verilog HDL or VHDL warning at de10lite_sopc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1727787921512 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de10lite_sopc_sdram.v(682) " "Verilog HDL or VHDL warning at de10lite_sopc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1727787921513 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10lite_scr1 " "Elaborating entity \"de10lite_scr1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727787922099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_top_ahb scr1_top_ahb:i_scr1 " "Elaborating entity \"scr1_top_ahb\" for hierarchy \"scr1_top_ahb:i_scr1\"" {  } { { "de10lite_scr1.sv" "i_scr1" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_reset_sync_cell scr1_top_ahb:i_scr1\|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync " "Elaborating entity \"scr1_reset_sync_cell\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_pwrup_rstn_reset_sync" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_reset_and2_cell scr1_top_ahb:i_scr1\|scr1_reset_and2_cell:i_tapc_rstn_and2_cell " "Elaborating entity \"scr1_reset_and2_cell\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_reset_and2_cell:i_tapc_rstn_and2_cell\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_tapc_rstn_and2_cell" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_core_top scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top " "Elaborating entity \"scr1_core_top\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_core_top" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_scu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu " "Elaborating entity \"scr1_scu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_scu" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_core_top.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_reset_qlfy_adapter_cell_sync scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync " "Elaborating entity \"scr1_reset_qlfy_adapter_cell_sync\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync\"" {  } { { "../../../scr1/src/core/scr1_scu.sv" "i_sys_rstn_qlfy_adapter_cell_sync" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_scu.sv" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_reset_buf_cell scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync\|scr1_reset_buf_cell:i_reset_output_buf " "Elaborating entity \"scr1_reset_buf_cell\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync\|scr1_reset_buf_cell:i_reset_output_buf\"" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "i_reset_output_buf" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_data_sync_cell scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_data_sync_cell:i_sys_rstn_status_sync " "Elaborating entity \"scr1_data_sync_cell\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_data_sync_cell:i_sys_rstn_status_sync\"" {  } { { "../../../scr1/src/core/scr1_scu.sv" "i_sys_rstn_status_sync" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_scu.sv" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_top scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top " "Elaborating entity \"scr1_pipe_top\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_pipe_top" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_core_top.sv" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_ifu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_ifu:i_pipe_ifu " "Elaborating entity \"scr1_pipe_ifu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_ifu:i_pipe_ifu\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_ifu" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_top.sv" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922277 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_pipe_ifu.sv(362) " "Verilog HDL Case Statement information at scr1_pipe_ifu.sv(362): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_ifu.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_ifu.sv" 362 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1727787922297 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_pipe_ifu.sv(426) " "Verilog HDL Case Statement information at scr1_pipe_ifu.sv(426): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_ifu.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_ifu.sv" 426 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1727787922297 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_idu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_idu:i_pipe_idu " "Elaborating entity \"scr1_pipe_idu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_idu:i_pipe_idu\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_idu" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_top.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_exu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu " "Elaborating entity \"scr1_pipe_exu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_exu" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_top.sv" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_ialu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu " "Elaborating entity \"scr1_pipe_ialu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_exu.sv" "i_ialu" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_exu.sv" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_lsu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_lsu:i_lsu " "Elaborating entity \"scr1_pipe_lsu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_lsu:i_lsu\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_exu.sv" "i_lsu" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_exu.sv" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_mprf scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf " "Elaborating entity \"scr1_pipe_mprf\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_mprf" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_top.sv" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_csr scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_csr:i_pipe_csr " "Elaborating entity \"scr1_pipe_csr\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_csr:i_pipe_csr\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_csr" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_top.sv" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_ipic scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_ipic:i_pipe_ipic " "Elaborating entity \"scr1_ipic\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_ipic:i_pipe_ipic\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_ipic" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_top.sv" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_tdu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_tdu:i_pipe_tdu " "Elaborating entity \"scr1_pipe_tdu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_tdu:i_pipe_tdu\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_tdu" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_top.sv" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_hdu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_hdu:i_pipe_hdu " "Elaborating entity \"scr1_pipe_hdu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_hdu:i_pipe_hdu\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_hdu" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_top.sv" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tapc scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc " "Elaborating entity \"scr1_tapc\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_tapc" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_core_top.sv" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tapc_shift_reg scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\|scr1_tapc_shift_reg:i_bypass_reg " "Elaborating entity \"scr1_tapc_shift_reg\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\|scr1_tapc_shift_reg:i_bypass_reg\"" {  } { { "../../../scr1/src/core/scr1_tapc.sv" "i_bypass_reg" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_tapc.sv" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tapc_shift_reg scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\|scr1_tapc_shift_reg:i_tap_idcode_reg " "Elaborating entity \"scr1_tapc_shift_reg\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\|scr1_tapc_shift_reg:i_tap_idcode_reg\"" {  } { { "../../../scr1/src/core/scr1_tapc.sv" "i_tap_idcode_reg" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_tapc.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tapc_synchronizer scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc_synchronizer:i_tapc_synchronizer " "Elaborating entity \"scr1_tapc_synchronizer\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc_synchronizer:i_tapc_synchronizer\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_tapc_synchronizer" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_core_top.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dmi scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_dmi:i_dmi " "Elaborating entity \"scr1_dmi\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_dmi:i_dmi\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_dmi" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_core_top.sv" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dm scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_dm:i_dm " "Elaborating entity \"scr1_dm\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_dm:i_dm\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_dm" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_core_top.sv" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922669 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dm.sv(974) " "Verilog HDL Case Statement information at scr1_dm.sv(974): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_dm.sv" 974 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1727787922690 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dm.sv(995) " "Verilog HDL Case Statement information at scr1_dm.sv(995): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_dm.sv" 995 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1727787922690 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dm.sv(1020) " "Verilog HDL Case Statement information at scr1_dm.sv(1020): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_dm.sv" 1020 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1727787922690 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dm.sv(1074) " "Verilog HDL Case Statement information at scr1_dm.sv(1074): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_dm.sv" 1074 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1727787922690 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dm.sv(1201) " "Verilog HDL Case Statement information at scr1_dm.sv(1201): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_dm.sv" 1201 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1727787922690 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dm.sv(1236) " "Verilog HDL Case Statement information at scr1_dm.sv(1236): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_dm.sv" 1236 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1727787922690 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dm.sv(1332) " "Verilog HDL Case Statement information at scr1_dm.sv(1332): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_dm.sv" 1332 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1727787922690 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tcm scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm " "Elaborating entity \"scr1_tcm\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_tcm" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dp_memory scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory " "Elaborating entity \"scr1_dp_memory\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\"" {  } { { "../../../scr1/src/top/scr1_tcm.sv" "i_dp_memory" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_tcm.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_timer scr1_top_ahb:i_scr1\|scr1_timer:i_timer " "Elaborating entity \"scr1_timer\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_timer:i_timer\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_timer" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_imem_router scr1_top_ahb:i_scr1\|scr1_imem_router:i_imem_router " "Elaborating entity \"scr1_imem_router\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_imem_router:i_imem_router\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_imem_router" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922797 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_imem_router.sv(79) " "Verilog HDL Case Statement information at scr1_imem_router.sv(79): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/top/scr1_imem_router.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_imem_router.sv" 79 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1727787922815 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_imem_router:i_imem_router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dmem_router scr1_top_ahb:i_scr1\|scr1_dmem_router:i_dmem_router " "Elaborating entity \"scr1_dmem_router\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_dmem_router:i_dmem_router\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_dmem_router" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922819 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dmem_router.sv(110) " "Verilog HDL Case Statement information at scr1_dmem_router.sv(110): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/top/scr1_dmem_router.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_dmem_router.sv" 110 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1727787922838 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_imem_ahb scr1_top_ahb:i_scr1\|scr1_imem_ahb:i_imem_ahb " "Elaborating entity \"scr1_imem_ahb\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_imem_ahb:i_imem_ahb\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_imem_ahb" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dmem_ahb scr1_top_ahb:i_scr1\|scr1_dmem_ahb:i_dmem_ahb " "Elaborating entity \"scr1_dmem_ahb\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_dmem_ahb:i_dmem_ahb\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_dmem_ahb" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:i_uart " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:i_uart\"" {  } { { "de10lite_scr1.sv" "i_uart" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922892 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "(...\|uart_top) UART INFO: Data bus width is 8. No Debug interface.\\n uart_top.v(327) " "Verilog HDL Display System Task info at uart_top.v(327): (...\|uart_top) UART INFO: Data bus width is 8. No Debug interface.\\n" {  } { { "ip/uart/uart_top.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_top.v" 327 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787922910 "|de10lite_scr1|uart_top:i_uart"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "(...\|uart_top) UART INFO: Doesn't have baudrate output\\n uart_top.v(334) " "Verilog HDL Display System Task info at uart_top.v(334): (...\|uart_top) UART INFO: Doesn't have baudrate output\\n" {  } { { "ip/uart/uart_top.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_top.v" 334 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787922910 "|de10lite_scr1|uart_top:i_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wb uart_top:i_uart\|uart_wb:wb_interface " "Elaborating entity \"uart_wb\" for hierarchy \"uart_top:i_uart\|uart_wb:wb_interface\"" {  } { { "ip/uart/uart_top.v" "wb_interface" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_top.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922912 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_sel_is uart_wb.v(189) " "Verilog HDL or VHDL warning at uart_wb.v(189): object \"wb_sel_is\" assigned a value but never read" {  } { { "ip/uart/uart_wb.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_wb.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1727787922931 "|de10lite_scr1|uart_top:i_uart|uart_wb:wb_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs uart_top:i_uart\|uart_regs:regs " "Elaborating entity \"uart_regs\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\"" {  } { { "ip/uart/uart_top.v" "regs" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_top.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(611) " "Verilog HDL assignment warning at uart_regs.v(611): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1727787922951 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(623) " "Verilog HDL assignment warning at uart_regs.v(623): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1727787922951 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(634) " "Verilog HDL assignment warning at uart_regs.v(634): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1727787922951 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(645) " "Verilog HDL assignment warning at uart_regs.v(645): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1727787922951 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(656) " "Verilog HDL assignment warning at uart_regs.v(656): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1727787922951 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(667) " "Verilog HDL assignment warning at uart_regs.v(667): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1727787922951 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(678) " "Verilog HDL assignment warning at uart_regs.v(678): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1727787922951 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(689) " "Verilog HDL assignment warning at uart_regs.v(689): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1727787922951 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(698) " "Verilog HDL assignment warning at uart_regs.v(698): truncated value with size 32 to match size of target (16)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1727787922951 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(700) " "Verilog HDL assignment warning at uart_regs.v(700): truncated value with size 32 to match size of target (16)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1727787922951 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_regs.v(738) " "Verilog HDL assignment warning at uart_regs.v(738): truncated value with size 32 to match size of target (8)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1727787922951 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(807) " "Verilog HDL assignment warning at uart_regs.v(807): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1727787922951 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(814) " "Verilog HDL assignment warning at uart_regs.v(814): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1727787922951 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(821) " "Verilog HDL assignment warning at uart_regs.v(821): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1727787922951 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(828) " "Verilog HDL assignment warning at uart_regs.v(828): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1727787922951 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(835) " "Verilog HDL assignment warning at uart_regs.v(835): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1727787922951 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(846) " "Verilog HDL assignment warning at uart_regs.v(846): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1727787922951 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\"" {  } { { "ip/uart/uart_regs.v" "transmitter" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tfifo uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx " "Elaborating entity \"uart_tfifo\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\"" {  } { { "ip/uart/uart_transmitter.v" "fifo_tx" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_transmitter.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo " "Elaborating entity \"raminfr\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\"" {  } { { "ip/uart/uart_tfifo.v" "tfifo" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_tfifo.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787922995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sync_flops uart_top:i_uart\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops " "Elaborating entity \"uart_sync_flops\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops\"" {  } { { "ip/uart/uart_regs.v" "i_uart_sync_flops" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\"" {  } { { "ip/uart/uart_regs.v" "receiver" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923036 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rbit_in uart_receiver.v(225) " "Verilog HDL or VHDL warning at uart_receiver.v(225): object \"rbit_in\" assigned a value but never read" {  } { { "ip/uart/uart_receiver.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1727787923053 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcounter16_eq_1 uart_receiver.v(258) " "Verilog HDL or VHDL warning at uart_receiver.v(258): object \"rcounter16_eq_1\" assigned a value but never read" {  } { { "ip/uart/uart_receiver.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1727787923053 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_receiver.v(463) " "Verilog HDL assignment warning at uart_receiver.v(463): truncated value with size 32 to match size of target (8)" {  } { { "ip/uart/uart_receiver.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1727787923053 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_receiver.v(479) " "Verilog HDL assignment warning at uart_receiver.v(479): truncated value with size 32 to match size of target (10)" {  } { { "ip/uart/uart_receiver.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1727787923053 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rfifo uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx " "Elaborating entity \"uart_rfifo\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\"" {  } { { "ip/uart/uart_receiver.v" "fifo_rx" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_avalon_bridge ahb_avalon_bridge:i_ahb_imem " "Elaborating entity \"ahb_avalon_bridge\" for hierarchy \"ahb_avalon_bridge:i_ahb_imem\"" {  } { { "de10lite_scr1.sv" "i_ahb_imem" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc de10lite_sopc:i_soc " "Elaborating entity \"de10lite_sopc\" for hierarchy \"de10lite_sopc:i_soc\"" {  } { { "de10lite_scr1.sv" "i_soc" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge de10lite_sopc:i_soc\|altera_avalon_mm_bridge:avl_dmem " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"de10lite_sopc:i_soc\|altera_avalon_mm_bridge:avl_dmem\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "avl_dmem" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge de10lite_sopc:i_soc\|altera_avalon_mm_bridge:avl_uart " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"de10lite_sopc:i_soc\|altera_avalon_mm_bridge:avl_uart\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "avl_uart" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_bld_id de10lite_sopc:i_soc\|de10lite_sopc_bld_id:bld_id " "Elaborating entity \"de10lite_sopc_bld_id\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_bld_id:bld_id\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "bld_id" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_core_clk_freq de10lite_sopc:i_soc\|de10lite_sopc_core_clk_freq:core_clk_freq " "Elaborating entity \"de10lite_sopc_core_clk_freq\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_core_clk_freq:core_clk_freq\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "core_clk_freq" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_error_response_slave de10lite_sopc:i_soc\|altera_error_response_slave:default_slave " "Elaborating entity \"altera_error_response_slave\" for hierarchy \"de10lite_sopc:i_soc\|altera_error_response_slave:default_slave\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "default_slave" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923191 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "av_write_in altera_error_response_slave.sv(267) " "Verilog HDL or VHDL warning at altera_error_response_slave.sv(267): object \"av_write_in\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1727787923212 "|de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "av_read_in altera_error_response_slave.sv(268) " "Verilog HDL or VHDL warning at altera_error_response_slave.sv(268): object \"av_read_in\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1727787923212 "|de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "av_address_in altera_error_response_slave.sv(269) " "Verilog HDL or VHDL warning at altera_error_response_slave.sv(269): object \"av_address_in\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1727787923212 "|de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "av_writedata_in altera_error_response_slave.sv(270) " "Verilog HDL or VHDL warning at altera_error_response_slave.sv(270): object \"av_writedata_in\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 270 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1727787923212 "|de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_error_response_slave_resp_logic de10lite_sopc:i_soc\|altera_error_response_slave:default_slave\|altera_error_response_slave_resp_logic:write_channel_resp " "Elaborating entity \"altera_error_response_slave_resp_logic\" for hierarchy \"de10lite_sopc:i_soc\|altera_error_response_slave:default_slave\|altera_error_response_slave_resp_logic:write_channel_resp\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "write_channel_resp" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_error_response_slave_resp_logic de10lite_sopc:i_soc\|altera_error_response_slave:default_slave\|altera_error_response_slave_resp_logic:read_channel_resp " "Elaborating entity \"altera_error_response_slave_resp_logic\" for hierarchy \"de10lite_sopc:i_soc\|altera_error_response_slave:default_slave\|altera_error_response_slave_resp_logic:read_channel_resp\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "read_channel_resp" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_onchip_ram de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram " "Elaborating entity \"de10lite_sopc_onchip_ram\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "onchip_ram" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "the_altsyncram" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file scbl.hex " "Parameter \"init_file\" = \"scbl.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923483 ""}  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1727787923483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7dl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7dl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7dl1 " "Found entity 1: altsyncram_7dl1" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787923564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787923564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7dl1 de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated " "Elaborating entity \"altsyncram_7dl1\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_pio_hex_1_0 de10lite_sopc:i_soc\|de10lite_sopc_pio_hex_1_0:pio_hex_1_0 " "Elaborating entity \"de10lite_sopc_pio_hex_1_0\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_pio_hex_1_0:pio_hex_1_0\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "pio_hex_1_0" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_pio_led de10lite_sopc:i_soc\|de10lite_sopc_pio_led:pio_led " "Elaborating entity \"de10lite_sopc_pio_led\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_pio_led:pio_led\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "pio_led" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_pio_sw de10lite_sopc:i_soc\|de10lite_sopc_pio_sw:pio_sw " "Elaborating entity \"de10lite_sopc_pio_sw\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_pio_sw:pio_sw\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "pio_sw" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_pll_0 de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0 " "Elaborating entity \"de10lite_sopc_pll_0\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "pll_0" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v" "altera_pll_i" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923747 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727787923769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 20.000000 MHz " "Parameter \"output_clock_frequency0\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787923769 ""}  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1727787923769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_sequencer de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0 " "Elaborating entity \"altera_reset_sequencer\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "reset_sequencer_0" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923774 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_reset_sync altera_reset_sequencer.sv(261) " "Verilog HDL or VHDL warning at altera_reset_sequencer.sv(261): object \"csr_reset_sync\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727787923783 "|de10lite_scr1|de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_reset_sync_req altera_reset_sequencer.sv(261) " "Verilog HDL or VHDL warning at altera_reset_sequencer.sv(261): object \"csr_reset_sync_req\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727787923783 "|de10lite_scr1|de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_controller:reset_in_sync " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_controller:reset_in_sync\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "reset_in_sync" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_controller:reset_in_sync\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_controller:reset_in_sync\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_sequencer_deglitch_main de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_deglitch_main:dsrt_deg " "Elaborating entity \"altera_reset_sequencer_deglitch_main\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_deglitch_main:dsrt_deg\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "dsrt_deg" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_sequencer_main de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_main:main " "Elaborating entity \"altera_reset_sequencer_main\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_main:main\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "main" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_sequencer_seq de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:asrt_seq " "Elaborating entity \"altera_reset_sequencer_seq\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:asrt_seq\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "asrt_seq" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_sequencer_dlycntr de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:asrt_seq\|altera_reset_sequencer_dlycntr:dlycntr0 " "Elaborating entity \"altera_reset_sequencer_dlycntr\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:asrt_seq\|altera_reset_sequencer_dlycntr:dlycntr0\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv" "dlycntr0" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_sequencer_seq de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:dsrt_seq " "Elaborating entity \"altera_reset_sequencer_seq\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:dsrt_seq\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "dsrt_seq" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_sequencer_dlycntr de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:dsrt_seq\|altera_reset_sequencer_dlycntr:dlycntr1 " "Elaborating entity \"altera_reset_sequencer_dlycntr\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:dsrt_seq\|altera_reset_sequencer_dlycntr:dlycntr1\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv" "dlycntr1" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_sdram de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram " "Elaborating entity \"de10lite_sopc_sdram\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "sdram" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_sdram_input_efifo_module de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|de10lite_sopc_sdram_input_efifo_module:the_de10lite_sopc_sdram_input_efifo_module " "Elaborating entity \"de10lite_sopc_sdram_input_efifo_module\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|de10lite_sopc_sdram_input_efifo_module:the_de10lite_sopc_sdram_input_efifo_module\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "the_de10lite_sopc_sdram_input_efifo_module" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787923992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "mm_interconnect_0" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avl_imem_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avl_imem_m0_translator\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avl_imem_m0_translator" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 1253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avl_uart_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avl_uart_s0_translator\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avl_uart_s0_translator" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 1317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "pio_led_s1_translator" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 1381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avl_imem_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avl_imem_m0_agent\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avl_imem_m0_agent" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 1910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avl_dmem_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avl_dmem_m0_agent\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avl_dmem_m0_agent" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 1991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "default_slave_axi_error_if_agent" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924271 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(314) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 5 to match size of target (4)" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1727787924291 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(327) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 5 to match size of target (4)" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1727787924291 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(580) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 5 to match size of target (4)" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1727787924291 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "onchip_ram_s1_agent" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "onchip_ram_s1_agent_rsp_fifo" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "sdram_s1_agent" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avl_uart_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avl_uart_s0_agent\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avl_uart_s0_agent" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avl_uart_s0_agent_rsp_fifo" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router:router " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router:router\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "router" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_default_decode de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router:router\|de10lite_sopc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_default_decode\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router:router\|de10lite_sopc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_001 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_001\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "router_001" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_001_default_decode de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_001:router_001\|de10lite_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_001:router_001\|de10lite_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_002 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_002\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "router_002" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_002_default_decode de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_002:router_002\|de10lite_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_002:router_002\|de10lite_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_004 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_004\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "router_004" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_004_default_decode de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_004:router_004\|de10lite_sopc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_004:router_004\|de10lite_sopc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_005 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_005\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "router_005" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_005_default_decode de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_005:router_005\|de10lite_sopc_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_005_default_decode\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_005:router_005\|de10lite_sopc_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_006 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_006\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "router_006" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_006_default_decode de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_006:router_006\|de10lite_sopc_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_006_default_decode\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_006:router_006\|de10lite_sopc_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:avl_imem_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:avl_imem_m0_limiter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avl_imem_m0_limiter" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787924975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "onchip_ram_s1_burst_adapter" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_cmd_demux de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_cmd_demux\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "cmd_demux" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_cmd_demux_001 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_cmd_mux de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_cmd_mux\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "cmd_mux" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_cmd_mux_004 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_cmd_mux_004\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "cmd_mux_004" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_rsp_demux de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_rsp_demux\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "rsp_demux" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_rsp_demux_003 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_rsp_demux_003\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "rsp_demux_003" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_rsp_demux_004 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_rsp_demux_004\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "rsp_demux_004" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_rsp_mux de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_rsp_mux\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "rsp_mux" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_rsp_mux_001 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "onchip_ram_s1_rsp_width_adapter" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925571 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1727787925591 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1727787925591 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925595 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1727787925613 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1727787925613 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1727787925613 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "onchip_ram_s1_cmd_width_adapter" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925619 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1727787925640 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1727787925640 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1727787925640 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925647 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1727787925667 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1727787925667 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "crosser" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 5002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_avalon_st_adapter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 5133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 5162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avalon_st_adapter_002" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 5191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v" "error_adapter_0" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787925927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de10lite_sopc:i_soc\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "rst_controller" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787926035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de10lite_sopc:i_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787926189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de10lite_sopc:i_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787926213 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred RAM node \"uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 1 0 "Analysis & Synthesis" 0 -1 1727787929237 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred RAM node \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 1 0 "Analysis & Synthesis" 0 -1 1727787929237 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_A 4 " "Parameter WIDTH_BYTEENA_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_B 4 " "Parameter WIDTH_BYTEENA_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|memory_array_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|memory_array_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_A 4 " "Parameter WIDTH_BYTEENA_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_B 4 " "Parameter WIDTH_BYTEENA_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|mprf_int_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|mprf_int_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|mprf_int2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|mprf_int2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727787937539 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1727787937539 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1727787937539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787937590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937591 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1727787937591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787937638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787937638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787937685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937685 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1727787937685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_egi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_egi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_egi1 " "Found entity 1: altsyncram_egi1" {  } { { "db/altsyncram_egi1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_egi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787937742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787937742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787937806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 4 " "Parameter \"WIDTH_BYTEENA_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M9K " "Parameter \"RAM_BLOCK_TYPE\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787937806 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1727787937806 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M9K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M9K blocks -- using available memory blocks" {  } { { "db/altsyncram_vju1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_vju1.tdf" 2058 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727787937864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vju1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vju1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vju1 " "Found entity 1: altsyncram_vju1" {  } { { "db/altsyncram_vju1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_vju1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787937865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787937865 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "byteena_b " "Variable or input pin \"byteena_b\" is defined but never used." {  } { { "db/altsyncram_vju1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_vju1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../scr1/src/top/scr1_tcm.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_tcm.sv" 117 0 0 } } { "../../../scr1/src/top/scr1_top_ahb.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 311 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 318 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1727787937889 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|altsyncram:memory_array_rtl_0|altsyncram_vju1:auto_generated"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787937934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787937934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787938002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787938002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|altsyncram:mprf_int_rtl_0 " "Elaborated megafunction instantiation \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|altsyncram:mprf_int_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1727787938066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|altsyncram:mprf_int_rtl_0 " "Instantiated megafunction \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|altsyncram:mprf_int_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787938066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787938066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787938066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787938066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787938066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787938066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787938066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787938066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787938066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787938066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787938066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787938066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787938066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787938066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M9K " "Parameter \"RAM_BLOCK_TYPE\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787938066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727787938066 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1727787938066 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M9K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M9K blocks -- using available memory blocks" {  } { { "db/altsyncram_ruo1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_ruo1.tdf" 977 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727787938108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ruo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ruo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ruo1 " "Found entity 1: altsyncram_ruo1" {  } { { "db/altsyncram_ruo1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_ruo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727787938109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1727787938109 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1727787938930 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1727787938980 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727787947376 "|de10lite_scr1|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1727787947376 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727787947769 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "745 " "745 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727787958338 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SCR1 24 " "Ignored 24 assignments for entity \"DE1_SCR1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SCR1 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727787958635 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1727787958635 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/output/de10lite_scr1.map.smsg " "Generated suppressed messages file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/output/de10lite_scr1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727787958890 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 3 0 0 " "Adding 7 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727787959684 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727787959684 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1727787960087 ""}  } { { "altera_pll.v" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1727787960087 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1727787960104 ""}  } { { "altera_pll.v" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1727787960104 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1727787960114 ""}  } { { "altera_pll.v" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1727787960114 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727787960469 "|de10lite_scr1|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727787960469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9724 " "Implemented 9724 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727787960490 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727787960490 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1727787960490 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9312 " "Implemented 9312 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727787960490 ""} { "Info" "ICUT_CUT_TM_RAMS" "288 " "Implemented 288 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1727787960490 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1727787960490 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1727787960490 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727787960490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5096 " "Peak virtual memory: 5096 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727787960624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 01 20:06:00 2024 " "Processing ended: Tue Oct 01 20:06:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727787960624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727787960624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727787960624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727787960624 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1727787962334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727787962342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 01 20:06:01 2024 " "Processing started: Tue Oct 01 20:06:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727787962342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1727787962342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de10lite_scr1 -c de10lite_scr1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de10lite_scr1 -c de10lite_scr1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1727787962343 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1727787963329 ""}
{ "Info" "0" "" "Project  = de10lite_scr1" {  } {  } 0 0 "Project  = de10lite_scr1" 0 0 "Fitter" 0 0 1727787963330 ""}
{ "Info" "0" "" "Revision = de10lite_scr1" {  } {  } 0 0 "Revision = de10lite_scr1" 0 0 "Fitter" 0 0 1727787963330 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1727787963562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1727787963571 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de10lite_scr1 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"de10lite_scr1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1727787963630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727787963671 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727787963671 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1727787963743 ""}  } { { "altera_pll.v" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1727787963743 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1727787964134 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1727787964187 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1727787964835 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1727787964962 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 118 " "No exact pin location assignment(s) for 14 pins of 118 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1727787965204 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1727787973105 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 3600 global CLKCTRL_G3 " "de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 3600 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727787973405 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 646 global CLKCTRL_G0 " "de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 646 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727787973405 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1727787973405 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "JTAG_TCK~inputCLKENA0 102 global CLKCTRL_G8 " "JTAG_TCK~inputCLKENA0 with 102 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727787973405 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1727787973405 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727787973406 ""}
{ "Info" "ISTA_SDC_FOUND" "de10lite_scr1.sdc " "Reading SDC File: 'de10lite_scr1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1727787974792 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de10lite_scr1.sdc 8 i_soc\|sys_pll\|sd1\|pll7\|clk\[0\] port or pin or register or keeper or net or combinational node or node " "Ignored filter at de10lite_scr1.sdc(8): i_soc\|sys_pll\|sd1\|pll7\|clk\[0\] could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1727787974816 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock de10lite_scr1.sdc 8 Argument <targets> is not an object ID " "Ignored create_generated_clock at de10lite_scr1.sdc(8): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock  -source MAX10_CLK2_50 \\\n                        -divide_by 5 \\\n                        -multiply_by 2 \\\n                        -duty_cycle 50.00 \\\n                        -name CPU_CLK \\\n                        \{ i_soc\|sys_pll\|sd1\|pll7\|clk\[0\] \} " "create_generated_clock  -source MAX10_CLK2_50 \\\n                        -divide_by 5 \\\n                        -multiply_by 2 \\\n                        -duty_cycle 50.00 \\\n                        -name CPU_CLK \\\n                        \{ i_soc\|sys_pll\|sd1\|pll7\|clk\[0\] \}" {  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727787974816 ""}  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 8 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1727787974816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de10lite_scr1.sdc 15 i_soc\|sys_pll\|sd1\|pll7\|clk\[1\] port or pin or register or keeper or net or combinational node or node " "Ignored filter at de10lite_scr1.sdc(15): i_soc\|sys_pll\|sd1\|pll7\|clk\[1\] could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1727787974817 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock de10lite_scr1.sdc 15 Argument <targets> is not an object ID " "Ignored create_generated_clock at de10lite_scr1.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock  -source MAX10_CLK2_50 \\\n                        -multiply_by 2 \\\n                        -duty_cycle 50.00 \\\n                        -name CLK_SDRAM \\\n                        \{ i_soc\|sys_pll\|sd1\|pll7\|clk\[1\] \} " "create_generated_clock  -source MAX10_CLK2_50 \\\n                        -multiply_by 2 \\\n                        -duty_cycle 50.00 \\\n                        -name CLK_SDRAM \\\n                        \{ i_soc\|sys_pll\|sd1\|pll7\|clk\[1\] \}" {  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727787974817 ""}  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 15 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1727787974817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de10lite_scr1.sdc 21 i_soc\|sys_pll\|sd1\|pll7\|clk\[2\] port or pin or register or keeper or net or combinational node or node " "Ignored filter at de10lite_scr1.sdc(21): i_soc\|sys_pll\|sd1\|pll7\|clk\[2\] could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1727787974818 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock de10lite_scr1.sdc 21 Argument <targets> is not an object ID " "Ignored create_generated_clock at de10lite_scr1.sdc(21): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock  -source MAX10_CLK2_50 \\\n                        -multiply_by 2 \\\n                        -phase 108.00 \\\n                        -duty_cycle 50.00 \\\n                        -name CLK_SDRAM_EXT \\\n                        \{ i_soc\|sys_pll\|sd1\|pll7\|clk\[2\] \} " "create_generated_clock  -source MAX10_CLK2_50 \\\n                        -multiply_by 2 \\\n                        -phase 108.00 \\\n                        -duty_cycle 50.00 \\\n                        -name CLK_SDRAM_EXT \\\n                        \{ i_soc\|sys_pll\|sd1\|pll7\|clk\[2\] \}" {  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727787974818 ""}  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 21 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1727787974818 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727787974821 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727787974821 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727787974821 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1727787974821 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1727787974821 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de10lite_scr1.sdc 35 CPU_CLK clock " "Ignored filter at de10lite_scr1.sdc(35): CPU_CLK could not be matched with a clock" {  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1727787974821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups de10lite_scr1.sdc 35 Argument -group with value CPU_CLK could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at de10lite_scr1.sdc(35): Argument -group with value CPU_CLK could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \{CPU_CLK\} " "set_clock_groups -asynchronous -group \{CPU_CLK\}" {  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727787974821 ""}  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1727787974821 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de10lite_scr1.sdc 36 CLK_SDRAM_EXT clock " "Ignored filter at de10lite_scr1.sdc(36): CLK_SDRAM_EXT could not be matched with a clock" {  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1727787974822 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/fpga_project/altera/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'd:/fpga_project/altera/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1727787974822 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/fpga_project/altera/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/fpga_project/altera/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1727787974825 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727787974867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727787974867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727787974867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727787974867 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1727787974867 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1727787974916 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1727787974918 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727787974918 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727787974918 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 CLK_SDRAM_EXT_VIRT " "  10.000 CLK_SDRAM_EXT_VIRT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727787974918 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727787974918 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  50.000 i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727787974918 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727787974918 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000     JTAG_TCK " " 200.000     JTAG_TCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727787974918 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727787974918 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1727787974918 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1727787975112 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727787975120 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 1 0 "Fitter" 0 -1 1727787975176 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1727787975176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1727787975176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1727787975176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1727787975176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1727787975176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1727787975176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1727787975176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1727787975176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1727787975176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1727787975176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1727787975176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1727787975176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1727787975176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1727787975176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1727787975176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1727787975176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1727787975176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1727787975176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1727787975176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1727787975176 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 1 0 "Fitter" 0 -1 1727787975176 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727787975176 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1727787975190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1727787975191 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1727787975197 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1727787975885 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Block RAM " "Packed 16 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1727787975894 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1727787975894 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1727787975894 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1727787975894 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1727787975894 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1727787976048 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1727787977196 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1727787977977 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1727787977981 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1727787978144 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1727787978144 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1727787978812 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1727787978816 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1727787978968 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1727787980000 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1727787980271 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1727787980295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1727787980295 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1727787980302 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1727787983806 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1727787983813 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1727787983813 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1727787984027 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1727787984027 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727787984030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1727787987787 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1727787989154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:49 " "Fitter placement preparation operations ending: elapsed time is 00:00:49" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727788036826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1727788109002 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1727788122849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727788122849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1727788125584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1727788144049 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1727788144049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:29 " "Fitter routing operations ending: elapsed time is 00:00:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727788156630 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 19.09 " "Total time spent on timing analysis during the Fitter is 19.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1727788165642 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727788165742 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727788167643 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727788167647 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727788169465 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727788180023 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1727788180534 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/output/de10lite_scr1.fit.smsg " "Generated suppressed messages file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/output/de10lite_scr1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1727788181017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 97 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8005 " "Peak virtual memory: 8005 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727788183432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 01 20:09:43 2024 " "Processing ended: Tue Oct 01 20:09:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727788183432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:42 " "Elapsed time: 00:03:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727788183432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:44 " "Total CPU time (on all processors): 00:04:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727788183432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1727788183432 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1727788184845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727788184852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 01 20:09:44 2024 " "Processing started: Tue Oct 01 20:09:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727788184852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1727788184852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de10lite_scr1 -c de10lite_scr1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de10lite_scr1 -c de10lite_scr1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1727788184852 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1727788195216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727788195819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 01 20:09:55 2024 " "Processing ended: Tue Oct 01 20:09:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727788195819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727788195819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727788195819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1727788195819 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1727788196557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1727788197137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727788197144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 01 20:09:56 2024 " "Processing started: Tue Oct 01 20:09:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727788197144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788197144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de10lite_scr1 -c de10lite_scr1 " "Command: quartus_sta de10lite_scr1 -c de10lite_scr1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788197144 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1727788197239 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SCR1 24 " "Ignored 24 assignments for entity \"DE1_SCR1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SCR1 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727788198051 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788198051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788198174 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788198210 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788198210 ""}
{ "Info" "ISTA_SDC_FOUND" "de10lite_scr1.sdc " "Reading SDC File: 'de10lite_scr1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788199049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de10lite_scr1.sdc 8 i_soc\|sys_pll\|sd1\|pll7\|clk\[0\] port or pin or register or keeper or net or combinational node or node " "Ignored filter at de10lite_scr1.sdc(8): i_soc\|sys_pll\|sd1\|pll7\|clk\[0\] could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788199087 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock de10lite_scr1.sdc 8 Argument <targets> is not an object ID " "Ignored create_generated_clock at de10lite_scr1.sdc(8): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock  -source MAX10_CLK2_50 \\\n                        -divide_by 5 \\\n                        -multiply_by 2 \\\n                        -duty_cycle 50.00 \\\n                        -name CPU_CLK \\\n                        \{ i_soc\|sys_pll\|sd1\|pll7\|clk\[0\] \} " "create_generated_clock  -source MAX10_CLK2_50 \\\n                        -divide_by 5 \\\n                        -multiply_by 2 \\\n                        -duty_cycle 50.00 \\\n                        -name CPU_CLK \\\n                        \{ i_soc\|sys_pll\|sd1\|pll7\|clk\[0\] \}" {  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727788199088 ""}  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 8 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788199088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de10lite_scr1.sdc 15 i_soc\|sys_pll\|sd1\|pll7\|clk\[1\] port or pin or register or keeper or net or combinational node or node " "Ignored filter at de10lite_scr1.sdc(15): i_soc\|sys_pll\|sd1\|pll7\|clk\[1\] could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788199089 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock de10lite_scr1.sdc 15 Argument <targets> is not an object ID " "Ignored create_generated_clock at de10lite_scr1.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock  -source MAX10_CLK2_50 \\\n                        -multiply_by 2 \\\n                        -duty_cycle 50.00 \\\n                        -name CLK_SDRAM \\\n                        \{ i_soc\|sys_pll\|sd1\|pll7\|clk\[1\] \} " "create_generated_clock  -source MAX10_CLK2_50 \\\n                        -multiply_by 2 \\\n                        -duty_cycle 50.00 \\\n                        -name CLK_SDRAM \\\n                        \{ i_soc\|sys_pll\|sd1\|pll7\|clk\[1\] \}" {  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727788199089 ""}  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 15 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788199089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de10lite_scr1.sdc 21 i_soc\|sys_pll\|sd1\|pll7\|clk\[2\] port or pin or register or keeper or net or combinational node or node " "Ignored filter at de10lite_scr1.sdc(21): i_soc\|sys_pll\|sd1\|pll7\|clk\[2\] could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788199090 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock de10lite_scr1.sdc 21 Argument <targets> is not an object ID " "Ignored create_generated_clock at de10lite_scr1.sdc(21): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock  -source MAX10_CLK2_50 \\\n                        -multiply_by 2 \\\n                        -phase 108.00 \\\n                        -duty_cycle 50.00 \\\n                        -name CLK_SDRAM_EXT \\\n                        \{ i_soc\|sys_pll\|sd1\|pll7\|clk\[2\] \} " "create_generated_clock  -source MAX10_CLK2_50 \\\n                        -multiply_by 2 \\\n                        -phase 108.00 \\\n                        -duty_cycle 50.00 \\\n                        -name CLK_SDRAM_EXT \\\n                        \{ i_soc\|sys_pll\|sd1\|pll7\|clk\[2\] \}" {  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727788199090 ""}  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 21 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788199090 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727788199093 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727788199093 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727788199093 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788199093 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788199093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de10lite_scr1.sdc 35 CPU_CLK clock " "Ignored filter at de10lite_scr1.sdc(35): CPU_CLK could not be matched with a clock" {  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788199093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups de10lite_scr1.sdc 35 Argument -group with value CPU_CLK could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at de10lite_scr1.sdc(35): Argument -group with value CPU_CLK could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \{CPU_CLK\} " "set_clock_groups -asynchronous -group \{CPU_CLK\}" {  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727788199094 ""}  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788199094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de10lite_scr1.sdc 36 CLK_SDRAM_EXT clock " "Ignored filter at de10lite_scr1.sdc(36): CLK_SDRAM_EXT could not be matched with a clock" {  } { { "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788199094 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/fpga_project/altera/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'd:/fpga_project/altera/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788199095 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/fpga_project/altera/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/fpga_project/altera/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788199102 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727788199156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727788199156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727788199156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727788199156 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788199156 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788199210 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1727788199214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.352 " "Worst-case setup slack is 2.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.352               0.000 i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.352               0.000 i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.431               0.000 i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   23.431               0.000 i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.602               0.000 JTAG_TCK  " "   93.602               0.000 JTAG_TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788199810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.241 " "Worst-case hold slack is 0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.241               0.000 i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 JTAG_TCK  " "    0.288               0.000 JTAG_TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.370               0.000 i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788199919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.324 " "Worst-case recovery slack is 5.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.324               0.000 i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.324               0.000 i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.029               0.000 i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   43.029               0.000 i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788199942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.598 " "Worst-case removal slack is 0.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.598               0.000 i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.684               0.000 i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788199965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.777               0.000 i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.777               0.000 i_soc\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 MAX10_CLK2_50  " "    9.670               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.758               0.000 i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   23.758               0.000 i_soc\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.228               0.000 JTAG_TCK  " "   99.228               0.000 JTAG_TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727788199971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788199971 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727788200020 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727788200020 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 26 " "Number of Synchronizer Chains Found: 26" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727788200020 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727788200020 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.692 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.692" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727788200020 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.216 ns " "Worst Case Available Settling Time: 13.216 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727788200020 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727788200020 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727788200020 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727788200020 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727788200020 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727788200020 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788200020 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788200420 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788200421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 34 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5120 " "Peak virtual memory: 5120 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727788200517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 01 20:10:00 2024 " "Processing ended: Tue Oct 01 20:10:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727788200517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727788200517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727788200517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788200517 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 167 s " "Quartus Prime Full Compilation was successful. 0 errors, 167 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1727788201221 ""}
