<stg><name>CMFinterrupt2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1 %sinc) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %Saida1) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %Saida2) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @CMFinterrupt2_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %sinc_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %sinc) nounwind

]]></Node>
<StgValue><ssdm name="sinc_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_auto.i16P(i16* %Saida1, i16 5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1">
<![CDATA[
:6  %aux_sinc_load = load i1* @aux_sinc, align 1

]]></Node>
<StgValue><ssdm name="aux_sinc_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %tmp = xor i1 %aux_sinc_load, %sinc_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16">
<![CDATA[
:8  %aux_saida2_load = load i16* @aux_saida2, align 2

]]></Node>
<StgValue><ssdm name="aux_saida2_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp, label %1, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 %sinc_read, i1* @aux_sinc, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_1 = add i16 %aux_saida2_load, 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store i16 %tmp_1, i16* @aux_saida2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge:0  %aux_saida2_loc = phi i16 [ %tmp_1, %1 ], [ %aux_saida2_load, %0 ]

]]></Node>
<StgValue><ssdm name="aux_saida2_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:1  call void @_ssdm_op_Write.ap_auto.i16P(i16* %Saida2, i16 %aux_saida2_loc) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
._crit_edge:2  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="19" name="sinc" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sinc"/></StgValue>
</port>
<port id="20" name="Saida1" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="Saida1"/></StgValue>
</port>
<port id="21" name="Saida2" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="Saida2"/></StgValue>
</port>
<port id="22" name="aux_sinc" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="aux_sinc"/></StgValue>
</port>
<port id="23" name="aux_saida2" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="aux_saida2"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="25" from="_ssdm_op_SpecBitsMap" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="26" from="sinc" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="27" from="_ssdm_op_SpecBitsMap" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="28" from="Saida1" to="StgValue_3" fromId="20" toId="3">
</dataflow>
<dataflow id="29" from="_ssdm_op_SpecBitsMap" to="StgValue_4" fromId="24" toId="4">
</dataflow>
<dataflow id="30" from="Saida2" to="StgValue_4" fromId="21" toId="4">
</dataflow>
<dataflow id="32" from="_ssdm_op_SpecTopModule" to="StgValue_5" fromId="31" toId="5">
</dataflow>
<dataflow id="34" from="CMFinterrupt2_str" to="StgValue_5" fromId="33" toId="5">
</dataflow>
<dataflow id="36" from="_ssdm_op_Read.ap_auto.i1" to="sinc_read" fromId="35" toId="6">
</dataflow>
<dataflow id="37" from="sinc" to="sinc_read" fromId="19" toId="6">
</dataflow>
<dataflow id="39" from="_ssdm_op_Write.ap_auto.i16P" to="StgValue_7" fromId="38" toId="7">
</dataflow>
<dataflow id="40" from="Saida1" to="StgValue_7" fromId="20" toId="7">
</dataflow>
<dataflow id="42" from="StgValue_41" to="StgValue_7" fromId="41" toId="7">
</dataflow>
<dataflow id="43" from="aux_sinc" to="aux_sinc_load" fromId="22" toId="8">
</dataflow>
<dataflow id="44" from="aux_sinc_load" to="tmp" fromId="8" toId="9">
</dataflow>
<dataflow id="45" from="sinc_read" to="tmp" fromId="6" toId="9">
</dataflow>
<dataflow id="46" from="aux_saida2" to="aux_saida2_load" fromId="23" toId="10">
</dataflow>
<dataflow id="47" from="tmp" to="StgValue_11" fromId="9" toId="11">
</dataflow>
<dataflow id="48" from="sinc_read" to="StgValue_12" fromId="6" toId="12">
</dataflow>
<dataflow id="49" from="aux_sinc" to="StgValue_12" fromId="22" toId="12">
</dataflow>
<dataflow id="50" from="aux_saida2_load" to="tmp_1" fromId="10" toId="13">
</dataflow>
<dataflow id="52" from="StgValue_51" to="tmp_1" fromId="51" toId="13">
</dataflow>
<dataflow id="53" from="tmp_1" to="StgValue_14" fromId="13" toId="14">
</dataflow>
<dataflow id="54" from="aux_saida2" to="StgValue_14" fromId="23" toId="14">
</dataflow>
<dataflow id="55" from="tmp_1" to="aux_saida2_loc" fromId="13" toId="16">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="56" from="StgValue_15" to="aux_saida2_loc" fromId="15" toId="16">
</dataflow>
<dataflow id="57" from="aux_saida2_load" to="aux_saida2_loc" fromId="10" toId="16">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="58" from="StgValue_11" to="aux_saida2_loc" fromId="11" toId="16">
</dataflow>
<dataflow id="59" from="_ssdm_op_Write.ap_auto.i16P" to="StgValue_17" fromId="38" toId="17">
</dataflow>
<dataflow id="60" from="Saida2" to="StgValue_17" fromId="21" toId="17">
</dataflow>
<dataflow id="61" from="aux_saida2_loc" to="StgValue_17" fromId="16" toId="17">
</dataflow>
<dataflow id="62" from="tmp" to="StgValue_1" fromId="9" toId="1">
</dataflow>
</dataflows>


</stg>
