INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/armif/Downloads/PRJ - square_progetto_vivado/Progetto_Reti/Progetto_Reti.sim/sim_1/synth/timing/xsim/project_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_reti_logiche
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armif/Downloads/tb_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
