-- Project:   camera_test
-- Generated: 10/14/2015 19:15:09
-- PSoC Creator  3.2 SP1

ENTITY camera_test IS
    PORT(
        ARM_PIN(0)_PAD : OUT std_ulogic;
        BEAM_BREAK_IN(0)_PAD : IN std_ulogic;
        BEAM_BREAK_OUT(0)_PAD : OUT std_ulogic;
        BLUE(0)_PAD : OUT std_ulogic;
        COMPASS_DRDY(0)_PAD : IN std_ulogic;
        D4(0)_PAD : OUT std_ulogic;
        D5(0)_PAD : OUT std_ulogic;
        D6(0)_PAD : OUT std_ulogic;
        D7(0)_PAD : OUT std_ulogic;
        E(0)_PAD : OUT std_ulogic;
        GRIPPER_PIN(0)_PAD : OUT std_ulogic;
        HC_ECHO(0)_PAD : IN std_ulogic;
        HC_TRIG(0)_PAD : OUT std_ulogic;
        I2C_SCL(0)_PAD : INOUT std_ulogic;
        I2C_SDA(0)_PAD : INOUT std_ulogic;
        IRin_front(0)_PAD : IN std_ulogic;
        IRin_left(0)_PAD : IN std_ulogic;
        ISR_CHECKP(0)_PAD : OUT std_ulogic;
        MLEN(0)_PAD : OUT std_ulogic;
        MLIN1(0)_PAD : OUT std_ulogic;
        MLIN2(0)_PAD : OUT std_ulogic;
        MREN(0)_PAD : OUT std_ulogic;
        MRIN1(0)_PAD : OUT std_ulogic;
        MRIN2(0)_PAD : OUT std_ulogic;
        ORANGE(0)_PAD : OUT std_ulogic;
        RED(0)_PAD : OUT std_ulogic;
        RS(0)_PAD : OUT std_ulogic;
        V0(0)_PAD : OUT std_ulogic;
        WHITE(0)_PAD : OUT std_ulogic;
        \Button:Button(0)_PAD\ : INOUT std_ulogic;
        \Button:Button(1)_PAD\ : INOUT std_ulogic;
        \Camera:D(0)_PAD\ : IN std_ulogic;
        \Camera:D(1)_PAD\ : IN std_ulogic;
        \Camera:D(2)_PAD\ : IN std_ulogic;
        \Camera:D(3)_PAD\ : IN std_ulogic;
        \Camera:D(4)_PAD\ : IN std_ulogic;
        \Camera:D(5)_PAD\ : IN std_ulogic;
        \Camera:D(6)_PAD\ : IN std_ulogic;
        \Camera:D(7)_PAD\ : IN std_ulogic;
        \Camera:HREF(0)_PAD\ : IN std_ulogic;
        \Camera:PCLK(0)_PAD\ : IN std_ulogic;
        \Camera:SIOC(0)_PAD\ : INOUT std_ulogic;
        \Camera:SIOD(0)_PAD\ : INOUT std_ulogic;
        \Camera:VSYNC(0)_PAD\ : IN std_ulogic;
        \Camera:XCLK(0)_PAD\ : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END camera_test;

ARCHITECTURE __DEFAULT__ OF camera_test IS
    SIGNAL ARM_PIN(0)__PA : bit;
    SIGNAL BEAM_BREAK_IN(0)__PA : bit;
    SIGNAL BEAM_BREAK_OUT(0)__PA : bit;
    SIGNAL BLUE(0)__PA : bit;
    SIGNAL COMPASS_DRDY(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL D4(0)__PA : bit;
    SIGNAL D5(0)__PA : bit;
    SIGNAL D6(0)__PA : bit;
    SIGNAL D7(0)__PA : bit;
    SIGNAL E(0)__PA : bit;
    SIGNAL GRIPPER_PIN(0)__PA : bit;
    SIGNAL HC_ECHO(0)__PA : bit;
    SIGNAL HC_TRIG(0)__PA : bit;
    SIGNAL I2C_SCL(0)__PA : bit;
    SIGNAL I2C_SDA(0)__PA : bit;
    SIGNAL IRin_front(0)__PA : bit;
    SIGNAL IRin_left(0)__PA : bit;
    SIGNAL ISR_CHECKP(0)__PA : bit;
    SIGNAL MLEN(0)__PA : bit;
    SIGNAL MLIN1(0)__PA : bit;
    SIGNAL MLIN2(0)__PA : bit;
    SIGNAL MREN(0)__PA : bit;
    SIGNAL MRIN1(0)__PA : bit;
    SIGNAL MRIN2(0)__PA : bit;
    SIGNAL Net_1260 : bit;
    ATTRIBUTE udbclken_assigned OF Net_1260 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_1260 : SIGNAL IS true;
    SIGNAL Net_1260_local : bit;
    SIGNAL Net_1591 : bit;
    SIGNAL Net_1697 : bit;
    ATTRIBUTE placement_force OF Net_1697 : SIGNAL IS "U(2,1,A)3";
    SIGNAL Net_2330 : bit;
    ATTRIBUTE placement_force OF Net_2330 : SIGNAL IS "U(3,3,B)2";
    SIGNAL Net_254 : bit;
    ATTRIBUTE udbclken_assigned OF Net_254 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_254 : SIGNAL IS true;
    SIGNAL Net_254_local : bit;
    SIGNAL Net_3035 : bit;
    SIGNAL Net_3035_SYNCOUT : bit;
    SIGNAL Net_3038 : bit;
    ATTRIBUTE placement_force OF Net_3038 : SIGNAL IS "U(3,3,B)0";
    SIGNAL Net_3043 : bit;
    ATTRIBUTE udbclken_assigned OF Net_3043 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_3043 : SIGNAL IS true;
    SIGNAL Net_3043_local : bit;
    SIGNAL Net_3478 : bit;
    ATTRIBUTE placement_force OF Net_3478 : SIGNAL IS "U(1,4,B)2";
    SIGNAL Net_3493 : bit;
    SIGNAL Net_3506 : bit;
    SIGNAL Net_36 : bit;
    ATTRIBUTE placement_force OF Net_36 : SIGNAL IS "U(3,3,B)3";
    SIGNAL Net_410 : bit;
    ATTRIBUTE global_signal OF Net_410 : SIGNAL IS true;
    SIGNAL Net_410_local : bit;
    SIGNAL Net_435 : bit;
    ATTRIBUTE placement_force OF Net_435 : SIGNAL IS "U(3,3,A)0";
    SIGNAL Net_4596 : bit;
    ATTRIBUTE placement_force OF Net_4596 : SIGNAL IS "U(2,3,B)2";
    SIGNAL Net_4704 : bit;
    ATTRIBUTE global_signal OF Net_4704 : SIGNAL IS true;
    SIGNAL Net_4704_local : bit;
    SIGNAL Net_4781 : bit;
    ATTRIBUTE udbclken_assigned OF Net_4781 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_4781 : SIGNAL IS true;
    SIGNAL Net_4781_local : bit;
    SIGNAL Net_4790 : bit;
    SIGNAL Net_4790_SYNCOUT : bit;
    SIGNAL Net_4797 : bit;
    ATTRIBUTE placement_force OF Net_4797 : SIGNAL IS "U(3,4,B)0";
    SIGNAL Net_4800 : bit;
    ATTRIBUTE placement_force OF Net_4800 : SIGNAL IS "U(3,5,B)2";
    SIGNAL Net_52 : bit;
    ATTRIBUTE global_signal OF Net_52 : SIGNAL IS true;
    SIGNAL Net_52_local : bit;
    SIGNAL Net_54 : bit;
    ATTRIBUTE placement_force OF Net_54 : SIGNAL IS "U(3,4,A)0";
    SIGNAL Net_55 : bit;
    ATTRIBUTE placement_force OF Net_55 : SIGNAL IS "U(3,5,A)0";
    SIGNAL Net_814 : bit;
    SIGNAL Net_815 : bit;
    SIGNAL Net_816 : bit;
    SIGNAL Net_817 : bit;
    SIGNAL Net_818 : bit;
    SIGNAL Net_819 : bit;
    SIGNAL Net_820 : bit;
    SIGNAL Net_885 : bit;
    SIGNAL Net_885_SYNCOUT : bit;
    SIGNAL Net_905 : bit;
    SIGNAL Net_905_SYNCOUT : bit;
    SIGNAL Net_906 : bit;
    ATTRIBUTE placement_force OF Net_906 : SIGNAL IS "U(2,0,A)0";
    SIGNAL Net_936 : bit;
    SIGNAL Net_936_SYNCOUT : bit;
    SIGNAL ORANGE(0)__PA : bit;
    SIGNAL RED(0)__PA : bit;
    SIGNAL RS(0)__PA : bit;
    SIGNAL V0(0)__PA : bit;
    SIGNAL WHITE(0)__PA : bit;
    SIGNAL \Arm_PWM:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:control_0\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:control_1\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:control_2\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:control_3\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:control_4\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:control_5\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:control_6\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:control_7\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \Arm_PWM:PWMUDB:prevCompare1\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \Arm_PWM:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \Arm_PWM:PWMUDB:runmode_enable\ : SIGNAL IS "U(1,4,A)3";
    SIGNAL \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Arm_PWM:PWMUDB:status_0\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \Arm_PWM:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Arm_PWM:PWMUDB:status_2\ : SIGNAL IS "U(1,4,A)1";
    SIGNAL \Arm_PWM:PWMUDB:status_3\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:tc_i\ : bit;
    SIGNAL \BEAM_BREAK_TIMER:TimerUDB:per_zero\ : bit;
    SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \BEAM_BREAK_TIMER:TimerUDB:status_2\ : bit;
    SIGNAL \BEAM_BREAK_TIMER:TimerUDB:status_3\ : bit;
    SIGNAL \BEAM_BREAK_TIMER:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \BEAM_BREAK_TIMER:TimerUDB:status_tc\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \\\Button:Button(0)\\__PA\ : bit;
    SIGNAL \\\Button:Button(1)\\__PA\ : bit;
    SIGNAL \Button:Net_226\ : bit;
    SIGNAL \Button:Net_329\ : bit;
    SIGNAL \Button:Net_76_0\ : bit;
    SIGNAL \Button:Net_76_1\ : bit;
    SIGNAL \Button:PWM:Net_54\ : bit;
    SIGNAL \\\Camera:D(0)\\__PA\ : bit;
    SIGNAL \\\Camera:D(1)\\__PA\ : bit;
    SIGNAL \\\Camera:D(2)\\__PA\ : bit;
    SIGNAL \\\Camera:D(3)\\__PA\ : bit;
    SIGNAL \\\Camera:D(4)\\__PA\ : bit;
    SIGNAL \\\Camera:D(5)\\__PA\ : bit;
    SIGNAL \\\Camera:D(6)\\__PA\ : bit;
    SIGNAL \\\Camera:D(7)\\__PA\ : bit;
    SIGNAL \\\Camera:HREF(0)\\__PA\ : bit;
    SIGNAL \Camera:I2C:Net_1109_0\ : bit;
    SIGNAL \Camera:I2C:Net_1109_0_SYNCOUT\ : bit;
    SIGNAL \Camera:I2C:Net_1109_1\ : bit;
    SIGNAL \Camera:I2C:Net_1109_1_SYNCOUT\ : bit;
    SIGNAL \Camera:I2C:Net_643_0\ : bit;
    SIGNAL \Camera:I2C:Net_697\ : bit;
    SIGNAL \Camera:I2C:sda_x_wire\ : bit;
    SIGNAL \Camera:Net_37\ : bit;
    SIGNAL \Camera:Net_38_0\ : bit;
    SIGNAL \Camera:Net_38_1\ : bit;
    SIGNAL \Camera:Net_38_2\ : bit;
    SIGNAL \Camera:Net_38_3\ : bit;
    SIGNAL \Camera:Net_38_4\ : bit;
    SIGNAL \Camera:Net_38_5\ : bit;
    SIGNAL \Camera:Net_38_6\ : bit;
    SIGNAL \Camera:Net_38_7\ : bit;
    SIGNAL \Camera:Net_39\ : bit;
    SIGNAL \Camera:Net_41\ : bit;
    SIGNAL \Camera:Net_42\ : bit;
    ATTRIBUTE udbclken_assigned OF \Camera:Net_42\ : SIGNAL IS "False";
    SIGNAL \\\Camera:PCLK(0)\\__PA\ : bit;
    SIGNAL \\\Camera:SIOC(0)\\__PA\ : bit;
    SIGNAL \\\Camera:SIOD(0)\\__PA\ : bit;
    SIGNAL \\\Camera:VSYNC(0)\\__PA\ : bit;
    SIGNAL \\\Camera:XCLK(0)\\__PA\ : bit;
    SIGNAL \Gripper_PWM:Net_54\ : bit;
    SIGNAL \Gripper_PWM:Net_63\ : bit;
    SIGNAL \HC_PWM:PWMUDB:cmp1_less\ : bit;
    SIGNAL \HC_PWM:PWMUDB:cmp2_less\ : bit;
    SIGNAL \HC_PWM:PWMUDB:control_0\ : bit;
    SIGNAL \HC_PWM:PWMUDB:control_1\ : bit;
    SIGNAL \HC_PWM:PWMUDB:control_2\ : bit;
    SIGNAL \HC_PWM:PWMUDB:control_3\ : bit;
    SIGNAL \HC_PWM:PWMUDB:control_4\ : bit;
    SIGNAL \HC_PWM:PWMUDB:control_5\ : bit;
    SIGNAL \HC_PWM:PWMUDB:control_6\ : bit;
    SIGNAL \HC_PWM:PWMUDB:control_7\ : bit;
    SIGNAL \HC_PWM:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \HC_PWM:PWMUDB:prevCompare1\ : SIGNAL IS "U(2,2,A)3";
    SIGNAL \HC_PWM:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \HC_PWM:PWMUDB:prevCompare2\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \HC_PWM:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \HC_PWM:PWMUDB:runmode_enable\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \HC_PWM:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \HC_PWM:PWMUDB:status_0\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \HC_PWM:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \HC_PWM:PWMUDB:status_1\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \HC_PWM:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \HC_PWM:PWMUDB:status_2\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \HC_PWM:PWMUDB:status_3\ : bit;
    SIGNAL \HC_PWM:PWMUDB:tc_i\ : bit;
    SIGNAL \HC_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \HC_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \HC_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \HC_Timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \HC_Timer:TimerUDB:status_tc\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \I2C:Net_1109_0\ : bit;
    SIGNAL \I2C:Net_1109_0_SYNCOUT\ : bit;
    SIGNAL \I2C:Net_1109_1\ : bit;
    SIGNAL \I2C:Net_1109_1_SYNCOUT\ : bit;
    SIGNAL \I2C:Net_643_3\ : bit;
    ATTRIBUTE placement_force OF \I2C:Net_643_3\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \I2C:Net_697\ : bit;
    SIGNAL \I2C:Net_970\ : bit;
    ATTRIBUTE udbclken_assigned OF \I2C:Net_970\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \I2C:Net_970\ : SIGNAL IS true;
    SIGNAL \I2C:Net_970_local\ : bit;
    SIGNAL \I2C:bI2C_UDB:bus_busy_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:bus_busy_reg\ : SIGNAL IS "U(2,0,A)3";
    SIGNAL \I2C:bI2C_UDB:clk_eq_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:clk_eq_reg\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \I2C:bI2C_UDB:clkgen_cl1\ : bit;
    SIGNAL \I2C:bI2C_UDB:clkgen_tc1_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:clkgen_tc1_reg\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \I2C:bI2C_UDB:clkgen_tc2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:clkgen_tc2_reg\ : SIGNAL IS "U(1,3,B)2";
    SIGNAL \I2C:bI2C_UDB:clkgen_tc\ : bit;
    SIGNAL \I2C:bI2C_UDB:cnt_reset\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:cnt_reset\ : SIGNAL IS "U(1,1,B)3";
    ATTRIBUTE soft OF \I2C:bI2C_UDB:cnt_reset\ : SIGNAL IS 1;
    SIGNAL \I2C:bI2C_UDB:control_0\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_1\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_2\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_3\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_4\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_5\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_6\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_7\ : bit;
    SIGNAL \I2C:bI2C_UDB:cs_addr_clkgen_0\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:cs_addr_clkgen_0\ : SIGNAL IS "U(1,0,B)2";
    SIGNAL \I2C:bI2C_UDB:cs_addr_clkgen_1\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:cs_addr_clkgen_1\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \I2C:bI2C_UDB:cs_addr_shifter_0\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:cs_addr_shifter_0\ : SIGNAL IS "U(1,5,B)3";
    SIGNAL \I2C:bI2C_UDB:cs_addr_shifter_1\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS "U(0,5,B)3";
    ATTRIBUTE soft OF \I2C:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS 1;
    SIGNAL \I2C:bI2C_UDB:lost_arb_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:lost_arb_reg\ : SIGNAL IS "U(0,1,B)3";
    SIGNAL \I2C:bI2C_UDB:m_reset\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:m_reset\ : SIGNAL IS "U(0,3,A)1";
    SIGNAL \I2C:bI2C_UDB:m_state_0\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:m_state_0\ : SIGNAL IS "U(0,2,A)2";
    SIGNAL \I2C:bI2C_UDB:m_state_0_split\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:m_state_0_split\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \I2C:bI2C_UDB:m_state_1\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:m_state_1\ : SIGNAL IS "U(2,0,B)1";
    SIGNAL \I2C:bI2C_UDB:m_state_2\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:m_state_2\ : SIGNAL IS "U(0,4,A)3";
    SIGNAL \I2C:bI2C_UDB:m_state_2_split\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:m_state_2_split\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \I2C:bI2C_UDB:m_state_3\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:m_state_3\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \I2C:bI2C_UDB:m_state_4\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:m_state_4\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \I2C:bI2C_UDB:m_state_4_split\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:m_state_4_split\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \I2C:bI2C_UDB:scl_in_last2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:scl_in_last2_reg\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \I2C:bI2C_UDB:scl_in_last_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:scl_in_last_reg\ : SIGNAL IS "U(3,1,B)2";
    SIGNAL \I2C:bI2C_UDB:scl_in_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:scl_in_reg\ : SIGNAL IS "U(1,0,A)2";
    SIGNAL \I2C:bI2C_UDB:sda_in_last2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:sda_in_last2_reg\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \I2C:bI2C_UDB:sda_in_last_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:sda_in_last_reg\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \I2C:bI2C_UDB:sda_in_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:sda_in_reg\ : SIGNAL IS "U(0,5,A)2";
    SIGNAL \I2C:bI2C_UDB:shift_data_out\ : bit;
    SIGNAL \I2C:bI2C_UDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:status_0\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \I2C:bI2C_UDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:status_1\ : SIGNAL IS "U(0,4,B)0";
    SIGNAL \I2C:bI2C_UDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:status_2\ : SIGNAL IS "U(1,5,A)0";
    SIGNAL \I2C:bI2C_UDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:status_3\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \I2C:bI2C_UDB:status_4\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:status_4\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \I2C:bI2C_UDB:status_5\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:status_5\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \I2C:bI2C_UDB:tx_reg_empty\ : bit;
    SIGNAL \I2C:sda_x_wire\ : bit;
    ATTRIBUTE placement_force OF \I2C:sda_x_wire\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \IR_FRONT_PWM:PWMUDB:cmp1_less\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:cmp2_less\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:control_0\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:control_1\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:control_2\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:control_3\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:control_4\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:control_5\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:control_6\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:control_7\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \IR_FRONT_PWM:PWMUDB:prevCompare1\ : SIGNAL IS "U(2,3,B)3";
    SIGNAL \IR_FRONT_PWM:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \IR_FRONT_PWM:PWMUDB:prevCompare2\ : SIGNAL IS "U(2,5,A)1";
    SIGNAL \IR_FRONT_PWM:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \IR_FRONT_PWM:PWMUDB:runmode_enable\ : SIGNAL IS "U(2,5,A)2";
    SIGNAL \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \IR_FRONT_PWM:PWMUDB:status_0\ : SIGNAL IS "U(2,4,A)2";
    SIGNAL \IR_FRONT_PWM:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \IR_FRONT_PWM:PWMUDB:status_1\ : SIGNAL IS "U(2,5,B)1";
    SIGNAL \IR_FRONT_PWM:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \IR_FRONT_PWM:PWMUDB:status_2\ : SIGNAL IS "U(2,5,A)3";
    SIGNAL \IR_FRONT_PWM:PWMUDB:status_3\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:tc_i\ : bit;
    SIGNAL \IR_FRONT_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \IR_FRONT_Timer:TimerUDB:run_mode\ : bit;
    ATTRIBUTE placement_force OF \IR_FRONT_Timer:TimerUDB:run_mode\ : SIGNAL IS "U(2,4,A)3";
    SIGNAL \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \IR_FRONT_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \IR_FRONT_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \IR_FRONT_Timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \IR_FRONT_Timer:TimerUDB:status_tc\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \IR_FRONT_Timer:TimerUDB:timer_enable\ : bit;
    ATTRIBUTE placement_force OF \IR_FRONT_Timer:TimerUDB:timer_enable\ : SIGNAL IS "U(2,4,B)2";
    SIGNAL \IR_FRONT_Timer:TimerUDB:trig_disable\ : bit;
    ATTRIBUTE placement_force OF \IR_FRONT_Timer:TimerUDB:trig_disable\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \IR_LEFT_PWM:PWMUDB:cmp1_less\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:cmp2_less\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:control_0\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:control_1\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:control_2\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:control_3\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:control_4\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:control_5\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:control_6\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:control_7\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \IR_LEFT_PWM:PWMUDB:prevCompare1\ : SIGNAL IS "U(3,2,B)2";
    SIGNAL \IR_LEFT_PWM:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \IR_LEFT_PWM:PWMUDB:prevCompare2\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \IR_LEFT_PWM:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \IR_LEFT_PWM:PWMUDB:runmode_enable\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \IR_LEFT_PWM:PWMUDB:status_0\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \IR_LEFT_PWM:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \IR_LEFT_PWM:PWMUDB:status_1\ : SIGNAL IS "U(3,3,A)3";
    SIGNAL \IR_LEFT_PWM:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \IR_LEFT_PWM:PWMUDB:status_2\ : SIGNAL IS "U(3,5,A)3";
    SIGNAL \IR_LEFT_PWM:PWMUDB:status_3\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:tc_i\ : bit;
    SIGNAL \IR_LEFT_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \IR_LEFT_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \IR_LEFT_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \IR_LEFT_Timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \IR_LEFT_Timer:TimerUDB:status_tc\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \LCD:Cntl_Port:control_6\ : bit;
    SIGNAL \LCD:Cntl_Port:control_7\ : bit;
    SIGNAL \MOTOR_L:Net_54\ : bit;
    SIGNAL \MOTOR_L:Net_63\ : bit;
    SIGNAL \MOTOR_R:Net_54\ : bit;
    SIGNAL \MOTOR_R:Net_63\ : bit;
    SIGNAL \Timer:TimerUDB:control_0\ : bit;
    SIGNAL \Timer:TimerUDB:control_1\ : bit;
    SIGNAL \Timer:TimerUDB:control_2\ : bit;
    SIGNAL \Timer:TimerUDB:control_3\ : bit;
    SIGNAL \Timer:TimerUDB:control_4\ : bit;
    SIGNAL \Timer:TimerUDB:control_5\ : bit;
    SIGNAL \Timer:TimerUDB:control_6\ : bit;
    SIGNAL \Timer:TimerUDB:control_7\ : bit;
    SIGNAL \Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \Timer:TimerUDB:status_2\ : bit;
    SIGNAL \Timer:TimerUDB:status_3\ : bit;
    SIGNAL \Timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Timer:TimerUDB:status_tc\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \\\USB:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USB:Dp(0)\\__PA\ : bit;
    SIGNAL \USB:Net_1010\ : bit;
    SIGNAL \USB:Net_79\ : bit;
    SIGNAL \USB:Net_81\ : bit;
    SIGNAL \USB:Net_824\ : bit;
    SIGNAL \USB:Net_95\ : bit;
    SIGNAL \USB:dma_req_0\ : bit;
    SIGNAL \USB:dma_req_1\ : bit;
    SIGNAL \USB:dma_req_2\ : bit;
    SIGNAL \USB:dma_req_3\ : bit;
    SIGNAL \USB:dma_req_4\ : bit;
    SIGNAL \USB:dma_req_5\ : bit;
    SIGNAL \USB:dma_req_6\ : bit;
    SIGNAL \USB:dma_req_7\ : bit;
    SIGNAL \USB:ept_int_0\ : bit;
    SIGNAL \USB:ept_int_1\ : bit;
    SIGNAL \USB:ept_int_2\ : bit;
    SIGNAL \USB:ept_int_3\ : bit;
    SIGNAL \USB:ept_int_4\ : bit;
    SIGNAL \USB:ept_int_5\ : bit;
    SIGNAL \USB:ept_int_6\ : bit;
    SIGNAL \USB:ept_int_7\ : bit;
    SIGNAL \USB:ept_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(2,0,B)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_1__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_5__sig\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u1.z0__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u1.z1__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u2.sor__sig\ : bit;
    SIGNAL \Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF ARM_PIN(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF ARM_PIN(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF BEAM_BREAK_IN(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF BEAM_BREAK_IN(0) : LABEL IS "P12[1]";
    ATTRIBUTE Location OF BEAM_BREAK_IN(0)_SYNC : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF BEAM_BREAK_OUT(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF BEAM_BREAK_OUT(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF BLUE(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF BLUE(0) : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF COMPASS_DRDY(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF COMPASS_DRDY(0) : LABEL IS "P12[6]";
    ATTRIBUTE Location OF COMPASS_DRDY(0)_SYNC : LABEL IS "U(2,0)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE Location OF Compass_DRDY_ISR : LABEL IS "[IntrHod=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF D4(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF D4(0) : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF D5(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF D5(0) : LABEL IS "P4[1]";
    ATTRIBUTE lib_model OF D6(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF D6(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF D7(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF D7(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF E(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF E(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF GRIPPER_PIN(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF GRIPPER_PIN(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF HC_ECHO(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF HC_ECHO(0) : LABEL IS "P3[2]";
    ATTRIBUTE Location OF HC_ECHO(0)_SYNC : LABEL IS "U(2,0)";
    ATTRIBUTE Location OF HC_ISR : LABEL IS "[IntrHod=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF HC_TRIG(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF HC_TRIG(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF I2C_SCL(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF I2C_SCL(0) : LABEL IS "P1[7]";
    ATTRIBUTE Location OF I2C_SCL(0)_SYNC : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF I2C_SDA(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF I2C_SDA(0) : LABEL IS "P1[6]";
    ATTRIBUTE Location OF I2C_SDA(0)_SYNC : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF IR_FRONT_DONE : LABEL IS "[IntrHod=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF IR_LEFT_DONE : LABEL IS "[IntrHod=(0)][IntrId=(3)]";
    ATTRIBUTE lib_model OF IRin_front(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF IRin_front(0) : LABEL IS "P0[0]";
    ATTRIBUTE Location OF IRin_front(0)_SYNC : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF IRin_left(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF IRin_left(0) : LABEL IS "P0[1]";
    ATTRIBUTE Location OF IRin_left(0)_SYNC : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF ISR_CHECKP(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF ISR_CHECKP(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF MLEN(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF MLEN(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF MLIN1(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF MLIN1(0) : LABEL IS "P6[5]";
    ATTRIBUTE lib_model OF MLIN2(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF MLIN2(0) : LABEL IS "P6[6]";
    ATTRIBUTE lib_model OF MREN(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF MREN(0) : LABEL IS "P5[1]";
    ATTRIBUTE lib_model OF MRIN1(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF MRIN1(0) : LABEL IS "P6[7]";
    ATTRIBUTE lib_model OF MRIN2(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF MRIN2(0) : LABEL IS "P5[0]";
    ATTRIBUTE lib_model OF Net_1697 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_1697 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_2330 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF Net_2330 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_3038 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF Net_3038 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_3478 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF Net_3478 : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF Net_36 : LABEL IS "macrocell5";
    ATTRIBUTE Location OF Net_36 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_435 : LABEL IS "macrocell6";
    ATTRIBUTE Location OF Net_435 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_4596 : LABEL IS "macrocell7";
    ATTRIBUTE Location OF Net_4596 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_4797 : LABEL IS "macrocell8";
    ATTRIBUTE Location OF Net_4797 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_4800 : LABEL IS "macrocell9";
    ATTRIBUTE Location OF Net_4800 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_54 : LABEL IS "macrocell10";
    ATTRIBUTE Location OF Net_54 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_55 : LABEL IS "macrocell11";
    ATTRIBUTE Location OF Net_55 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_906 : LABEL IS "macrocell12";
    ATTRIBUTE Location OF Net_906 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF ORANGE(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF ORANGE(0) : LABEL IS "P5[6]";
    ATTRIBUTE lib_model OF RED(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF RED(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF RS(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF RS(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF V0(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF V0(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF WHITE(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF WHITE(0) : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF \Arm_PWM:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \Arm_PWM:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Arm_PWM:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \Arm_PWM:PWMUDB:genblk8:stsreg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Arm_PWM:PWMUDB:prevCompare1\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \Arm_PWM:PWMUDB:prevCompare1\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Arm_PWM:PWMUDB:runmode_enable\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \Arm_PWM:PWMUDB:runmode_enable\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Arm_PWM:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \Arm_PWM:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Arm_PWM:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \Arm_PWM:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Arm_PWM:PWMUDB:status_0\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \Arm_PWM:PWMUDB:status_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Arm_PWM:PWMUDB:status_2\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \Arm_PWM:PWMUDB:status_2\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \BEAM_BREAK_TIMER:TimerUDB:status_tc\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \BEAM_BREAK_TIMER:TimerUDB:status_tc\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Button:Button(0)\ : LABEL IS "iocell30";
    ATTRIBUTE Location OF \Button:Button(0)\ : LABEL IS "P5[7]";
    ATTRIBUTE lib_model OF \Button:Button(1)\ : LABEL IS "iocell31";
    ATTRIBUTE Location OF \Button:Button(1)\ : LABEL IS "P6[4]";
    ATTRIBUTE Location OF \Button:PWM:PWMHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE lib_model OF \Camera:D(0)\ : LABEL IS "iocell32";
    ATTRIBUTE Location OF \Camera:D(0)\ : LABEL IS "P4[7]";
    ATTRIBUTE lib_model OF \Camera:D(1)\ : LABEL IS "iocell33";
    ATTRIBUTE Location OF \Camera:D(1)\ : LABEL IS "P4[5]";
    ATTRIBUTE lib_model OF \Camera:D(2)\ : LABEL IS "iocell34";
    ATTRIBUTE Location OF \Camera:D(2)\ : LABEL IS "P4[4]";
    ATTRIBUTE lib_model OF \Camera:D(3)\ : LABEL IS "iocell35";
    ATTRIBUTE Location OF \Camera:D(3)\ : LABEL IS "P4[6]";
    ATTRIBUTE lib_model OF \Camera:D(4)\ : LABEL IS "iocell36";
    ATTRIBUTE Location OF \Camera:D(4)\ : LABEL IS "P6[0]";
    ATTRIBUTE lib_model OF \Camera:D(5)\ : LABEL IS "iocell37";
    ATTRIBUTE Location OF \Camera:D(5)\ : LABEL IS "P6[2]";
    ATTRIBUTE lib_model OF \Camera:D(6)\ : LABEL IS "iocell38";
    ATTRIBUTE Location OF \Camera:D(6)\ : LABEL IS "P6[3]";
    ATTRIBUTE lib_model OF \Camera:D(7)\ : LABEL IS "iocell39";
    ATTRIBUTE Location OF \Camera:D(7)\ : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF \Camera:DMA\ : LABEL IS "drqcell1";
    ATTRIBUTE Location OF \Camera:DMA\ : LABEL IS "[DrqHod=(0)][DrqId=(0)]";
    ATTRIBUTE lib_model OF \Camera:FIFO:dp\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \Camera:FIFO:dp\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Camera:HREF(0)\ : LABEL IS "iocell40";
    ATTRIBUTE Location OF \Camera:HREF(0)\ : LABEL IS "P2[0]";
    ATTRIBUTE Location OF \Camera:I2C:I2C_FF\ : LABEL IS "F(I2C,0)";
    ATTRIBUTE Location OF \Camera:I2C:I2C_IRQ\ : LABEL IS "[IntrHod=(0)][IntrId=(15)]";
    ATTRIBUTE lib_model OF \Camera:PCLK(0)\ : LABEL IS "iocell41";
    ATTRIBUTE Location OF \Camera:PCLK(0)\ : LABEL IS "P6[1]";
    ATTRIBUTE lib_model OF \Camera:SIOC(0)\ : LABEL IS "iocell42";
    ATTRIBUTE Location OF \Camera:SIOC(0)\ : LABEL IS "P2[4]";
    ATTRIBUTE Location OF \Camera:SIOC(0)_SYNC\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Camera:SIOD(0)\ : LABEL IS "iocell43";
    ATTRIBUTE Location OF \Camera:SIOD(0)\ : LABEL IS "P2[5]";
    ATTRIBUTE Location OF \Camera:SIOD(0)_SYNC\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Camera:VSYNC(0)\ : LABEL IS "iocell44";
    ATTRIBUTE Location OF \Camera:VSYNC(0)\ : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF \Camera:XCLK(0)\ : LABEL IS "iocell45";
    ATTRIBUTE Location OF \Camera:XCLK(0)\ : LABEL IS "P15[4]";
    ATTRIBUTE Location OF \Gripper_PWM:PWMHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE lib_model OF \HC_PWM:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \HC_PWM:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \HC_PWM:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \HC_PWM:PWMUDB:genblk8:stsreg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \HC_PWM:PWMUDB:prevCompare1\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \HC_PWM:PWMUDB:prevCompare1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \HC_PWM:PWMUDB:prevCompare2\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \HC_PWM:PWMUDB:prevCompare2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \HC_PWM:PWMUDB:runmode_enable\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \HC_PWM:PWMUDB:runmode_enable\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \HC_PWM:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \HC_PWM:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \HC_PWM:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \HC_PWM:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \HC_PWM:PWMUDB:status_0\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \HC_PWM:PWMUDB:status_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \HC_PWM:PWMUDB:status_1\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \HC_PWM:PWMUDB:status_1\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \HC_PWM:PWMUDB:status_2\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \HC_PWM:PWMUDB:status_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \HC_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \HC_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \HC_Timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \HC_Timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \HC_Timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \HC_Timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \HC_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \HC_Timer:TimerUDB:status_tc\ : LABEL IS "U(3,0)";
    ATTRIBUTE Location OF \I2C:I2C_IRQ\ : LABEL IS "[IntrHod=(0)][IntrId=(4)]";
    ATTRIBUTE lib_model OF \I2C:Net_643_3\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \I2C:Net_643_3\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:Shifter:u0\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:Shifter:u0\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:StsReg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:StsReg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:bus_busy_reg\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:bus_busy_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:clk_eq_reg\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:clk_eq_reg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:cnt_reset\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:cnt_reset\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:lost_arb_reg\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:lost_arb_reg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_reset\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_reset\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_0\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_0_split\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_0_split\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_1\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_1\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_2\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_2\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_2_split\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_2_split\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_3\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_3\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_4\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_4\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_4_split\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_4_split\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:scl_in_last_reg\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:scl_in_last_reg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:scl_in_reg\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:scl_in_reg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:sda_in_last_reg\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:sda_in_last_reg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:sda_in_reg\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:sda_in_reg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:status_0\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:status_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:status_1\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:status_1\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:status_2\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:status_2\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:status_3\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:status_3\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:status_4\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:status_4\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:status_5\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:status_5\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2C:sda_x_wire\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \I2C:sda_x_wire\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \IR_FRONT_PWM:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \IR_FRONT_PWM:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \IR_FRONT_PWM:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \IR_FRONT_PWM:PWMUDB:genblk8:stsreg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \IR_FRONT_PWM:PWMUDB:prevCompare1\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \IR_FRONT_PWM:PWMUDB:prevCompare1\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \IR_FRONT_PWM:PWMUDB:prevCompare2\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \IR_FRONT_PWM:PWMUDB:prevCompare2\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \IR_FRONT_PWM:PWMUDB:runmode_enable\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \IR_FRONT_PWM:PWMUDB:runmode_enable\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell13";
    ATTRIBUTE Location OF \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \IR_FRONT_PWM:PWMUDB:status_0\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \IR_FRONT_PWM:PWMUDB:status_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \IR_FRONT_PWM:PWMUDB:status_1\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \IR_FRONT_PWM:PWMUDB:status_1\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \IR_FRONT_PWM:PWMUDB:status_2\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \IR_FRONT_PWM:PWMUDB:status_2\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \IR_FRONT_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \IR_FRONT_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \IR_FRONT_Timer:TimerUDB:run_mode\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \IR_FRONT_Timer:TimerUDB:run_mode\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell14";
    ATTRIBUTE Location OF \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell15";
    ATTRIBUTE Location OF \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \IR_FRONT_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \IR_FRONT_Timer:TimerUDB:status_tc\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \IR_FRONT_Timer:TimerUDB:timer_enable\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \IR_FRONT_Timer:TimerUDB:timer_enable\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \IR_FRONT_Timer:TimerUDB:trig_disable\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \IR_FRONT_Timer:TimerUDB:trig_disable\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \IR_LEFT_PWM:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \IR_LEFT_PWM:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \IR_LEFT_PWM:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \IR_LEFT_PWM:PWMUDB:genblk8:stsreg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \IR_LEFT_PWM:PWMUDB:prevCompare1\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \IR_LEFT_PWM:PWMUDB:prevCompare1\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \IR_LEFT_PWM:PWMUDB:prevCompare2\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \IR_LEFT_PWM:PWMUDB:prevCompare2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \IR_LEFT_PWM:PWMUDB:runmode_enable\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \IR_LEFT_PWM:PWMUDB:runmode_enable\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell16";
    ATTRIBUTE Location OF \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell17";
    ATTRIBUTE Location OF \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \IR_LEFT_PWM:PWMUDB:status_0\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \IR_LEFT_PWM:PWMUDB:status_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \IR_LEFT_PWM:PWMUDB:status_1\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \IR_LEFT_PWM:PWMUDB:status_1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \IR_LEFT_PWM:PWMUDB:status_2\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \IR_LEFT_PWM:PWMUDB:status_2\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \IR_LEFT_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell9";
    ATTRIBUTE Location OF \IR_LEFT_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell18";
    ATTRIBUTE Location OF \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell19";
    ATTRIBUTE Location OF \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \IR_LEFT_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \IR_LEFT_Timer:TimerUDB:status_tc\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \LCD:Cntl_Port:Sync:ctrl_reg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \LCD:Cntl_Port:Sync:ctrl_reg\ : LABEL IS "U(3,5)";
    ATTRIBUTE Location OF \MOTOR_L:PWMHW\ : LABEL IS "F(Timer,2)";
    ATTRIBUTE Location OF \MOTOR_R:PWMHW\ : LABEL IS "F(Timer,3)";
    ATTRIBUTE lib_model OF \Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell10";
    ATTRIBUTE Location OF \Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Timer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "datapathcell20";
    ATTRIBUTE Location OF \Timer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Timer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "datapathcell21";
    ATTRIBUTE Location OF \Timer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Timer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "datapathcell22";
    ATTRIBUTE Location OF \Timer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Timer:TimerUDB:status_tc\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \Timer:TimerUDB:status_tc\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \USB:Dm(0)\ : LABEL IS "iocell46";
    ATTRIBUTE Location OF \USB:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE lib_model OF \USB:Dp(0)\ : LABEL IS "iocell47";
    ATTRIBUTE Location OF \USB:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE Location OF \USB:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE Location OF \USB:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USB:arb_int\ : LABEL IS "[IntrHod=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USB:bus_reset\ : LABEL IS "[IntrHod=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USB:dp_int\ : LABEL IS "[IntrHod=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USB:ep_0\ : LABEL IS "[IntrHod=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USB:ep_1\ : LABEL IS "[IntrHod=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF \USB:ep_2\ : LABEL IS "[IntrHod=(0)][IntrId=(6)]";
    ATTRIBUTE Location OF \USB:ep_3\ : LABEL IS "[IntrHod=(0)][IntrId=(7)]";
    ATTRIBUTE Location OF \USB:sof_int\ : LABEL IS "[IntrHod=(0)][IntrId=(21)]";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(2,0)";
    ATTRIBUTE Location OF but0 : LABEL IS "[IntrHod=(0)][IntrId=(8)]";
    ATTRIBUTE Location OF but1 : LABEL IS "[IntrHod=(0)][IntrId=(9)]";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
BEGIN

    ARM_PIN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e430887a-cd82-4881-9260-1da045e21a02",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ARM_PIN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ARM_PIN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ARM_PIN(0)__PA,
            oe => open,
            pin_input => Net_3478,
            pad_out => ARM_PIN(0)_PAD,
            pad_in => ARM_PIN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BEAM_BREAK_IN:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "663c8a0b-c1ed-48fe-8682-ba934854b4d6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    BEAM_BREAK_IN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BEAM_BREAK_IN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BEAM_BREAK_IN(0)__PA,
            oe => open,
            fb => Net_4790,
            pad_in => BEAM_BREAK_IN(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BEAM_BREAK_IN(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_4790,
            out => Net_4790_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    BEAM_BREAK_OUT:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "fad5202b-5885-400c-96f0-2dd5f2b402c9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BEAM_BREAK_OUT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BEAM_BREAK_OUT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BEAM_BREAK_OUT(0)__PA,
            oe => open,
            pin_input => Net_4704_local,
            pad_out => BEAM_BREAK_OUT(0)_PAD,
            pad_in => BEAM_BREAK_OUT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BLUE:logicalport
        GENERIC MAP(
            drive_mode => "101",
            ibuf_enabled => "1",
            id => "88647080-273f-449d-a822-575ecc584b1d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BLUE(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BLUE",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BLUE(0)__PA,
            oe => open,
            pad_in => BLUE(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    COMPASS_DRDY:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "173bc68e-d249-455b-a225-57dd90712034",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    COMPASS_DRDY(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "COMPASS_DRDY",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => COMPASS_DRDY(0)__PA,
            oe => open,
            fb => Net_905,
            pad_in => COMPASS_DRDY(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    COMPASS_DRDY(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_905,
            out => Net_905_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_410,
            dclk_0 => Net_410_local,
            dclk_glb_1 => Net_52,
            dclk_1 => Net_52_local,
            dclk_glb_2 => \I2C:Net_970\,
            dclk_2 => \I2C:Net_970_local\,
            dclk_glb_3 => Net_4781,
            dclk_3 => Net_4781_local,
            dclk_glb_4 => Net_3043,
            dclk_4 => Net_3043_local,
            dclk_glb_5 => Net_1260,
            dclk_5 => Net_1260_local,
            dclk_glb_6 => Net_4704,
            dclk_6 => Net_4704_local,
            dclk_glb_7 => Net_254,
            dclk_7 => Net_254_local,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\,
            dclk_glb_ff_1 => \ClockBlock.dclk_glb_ff_1__sig\,
            dclk_glb_ff_5 => \ClockBlock.dclk_glb_ff_5__sig\);

    Compass_DRDY_ISR:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_906,
            clock => ClockBlock_BUS_CLK);

    D4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5ace4713-f058-4703-9372-f058b89ca216",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    D4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "D4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => D4(0)__PA,
            oe => open,
            pin_input => Net_816,
            pad_out => D4(0)_PAD,
            pad_in => D4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    D5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f75800ca-f4ed-4607-bfe3-934fc6f5e09a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    D5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "D5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => D5(0)__PA,
            oe => open,
            pin_input => Net_817,
            pad_out => D5(0)_PAD,
            pad_in => D5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    D6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9e44fc1d-152f-4b52-99a2-e1b977660af6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    D6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "D6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => D6(0)__PA,
            oe => open,
            pin_input => Net_818,
            pad_out => D6(0)_PAD,
            pad_in => D6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    D7:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4910681c-8155-4917-bf32-cae98e894a73",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    D7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "D7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => D7(0)__PA,
            oe => open,
            pin_input => Net_819,
            pad_out => D7(0)_PAD,
            pad_in => D7(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    E:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "df0e8402-347b-4f86-9f13-4ae9c016baca",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    E(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "E",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => E(0)__PA,
            oe => open,
            pin_input => Net_815,
            pad_out => E(0)_PAD,
            pad_in => E(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GRIPPER_PIN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f9b85028-028e-4714-8f71-1fc2efd5725c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    GRIPPER_PIN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GRIPPER_PIN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => GRIPPER_PIN(0)__PA,
            oe => open,
            pin_input => Net_1591,
            pad_out => GRIPPER_PIN(0)_PAD,
            pad_in => GRIPPER_PIN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HC_ECHO:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    HC_ECHO(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HC_ECHO",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HC_ECHO(0)__PA,
            oe => open,
            fb => Net_885,
            pad_in => HC_ECHO(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HC_ECHO(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_885,
            out => Net_885_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    HC_ISR:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_2330,
            clock => ClockBlock_BUS_CLK);

    HC_TRIG:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d35d66da-d7d9-46eb-a7dd-3f9baa7f4676",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HC_TRIG(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HC_TRIG",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HC_TRIG(0)__PA,
            oe => open,
            pin_input => Net_1697,
            pad_out => HC_TRIG(0)_PAD,
            pad_in => HC_TRIG(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2C_SCL:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "02f2cf2c-2c7a-49df-9246-7a3435c21be3",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    I2C_SCL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2C_SCL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2C_SCL(0)__PA,
            oe => open,
            fb => \I2C:Net_1109_0\,
            pin_input => \I2C:Net_643_3\,
            pad_out => I2C_SCL(0)_PAD,
            pad_in => I2C_SCL(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2C_SCL(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2C:Net_1109_0\,
            out => \I2C:Net_1109_0_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    I2C_SDA:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    I2C_SDA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2C_SDA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2C_SDA(0)__PA,
            oe => open,
            fb => \I2C:Net_1109_1\,
            pin_input => \I2C:sda_x_wire\,
            pad_out => I2C_SDA(0)_PAD,
            pad_in => I2C_SDA(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2C_SDA(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2C:Net_1109_1\,
            out => \I2C:Net_1109_1_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    IR_FRONT_DONE:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_4596,
            clock => ClockBlock_BUS_CLK);

    IR_LEFT_DONE:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_4800,
            clock => ClockBlock_BUS_CLK);

    IRin_front:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "244650b6-f482-424b-93d3-cf627463f3f0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    IRin_front(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "IRin_front",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => IRin_front(0)__PA,
            oe => open,
            fb => Net_936,
            pad_in => IRin_front(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    IRin_front(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_936,
            out => Net_936_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    IRin_left:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "05de4341-1be6-4712-b988-0ffe4d03da41",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    IRin_left(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "IRin_left",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => IRin_left(0)__PA,
            oe => open,
            fb => Net_3035,
            pad_in => IRin_left(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    IRin_left(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_3035,
            out => Net_3035_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    ISR_CHECKP:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c2ac2a01-a07f-41b8-86d8-4661bd209335",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ISR_CHECKP(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ISR_CHECKP",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => ISR_CHECKP(0)__PA,
            oe => open,
            pad_in => ISR_CHECKP(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MLEN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "eacdf0e5-6ecb-4fce-aae2-cc61a3bb1f67",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MLEN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MLEN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MLEN(0)__PA,
            oe => open,
            pin_input => Net_3506,
            pad_out => MLEN(0)_PAD,
            pad_in => MLEN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MLIN1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "03f2832f-df20-40e9-b649-f485856733ce",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MLIN1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MLIN1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MLIN1(0)__PA,
            oe => open,
            pad_in => MLIN1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MLIN2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "131fb29e-518f-4cc5-98dd-d07e852b8ec4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MLIN2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MLIN2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MLIN2(0)__PA,
            oe => open,
            pad_in => MLIN2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MREN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "129e9feb-37b9-4be8-9bf7-c5c48a8ebb32",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MREN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MREN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MREN(0)__PA,
            oe => open,
            pin_input => Net_3493,
            pad_out => MREN(0)_PAD,
            pad_in => MREN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MRIN1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "32dfed8f-13eb-480d-85cf-7c5e6a8f93b6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MRIN1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MRIN1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MRIN1(0)__PA,
            oe => open,
            pad_in => MRIN1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MRIN2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "33d9d831-7c7c-4828-b4d1-2541e26f7656",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MRIN2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MRIN2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MRIN2(0)__PA,
            oe => open,
            pad_in => MRIN2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_1697:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1697,
            clock_0 => Net_4781,
            main_0 => \HC_PWM:PWMUDB:runmode_enable\,
            main_1 => \HC_PWM:PWMUDB:cmp1_less\);

    Net_2330:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2330,
            clock_0 => Net_4781,
            main_0 => \HC_PWM:PWMUDB:runmode_enable\,
            main_1 => \HC_PWM:PWMUDB:cmp2_less\);

    Net_3038:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_3038,
            main_0 => Net_3035_SYNCOUT);

    Net_3478:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3478,
            clock_0 => Net_1260,
            main_0 => \Arm_PWM:PWMUDB:runmode_enable\,
            main_1 => \Arm_PWM:PWMUDB:cmp1_less\);

    Net_36:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_36,
            main_0 => Net_936_SYNCOUT);

    Net_435:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_435,
            clock_0 => Net_3043,
            main_0 => \IR_FRONT_PWM:PWMUDB:runmode_enable\,
            main_1 => \IR_FRONT_PWM:PWMUDB:cmp1_less\);

    Net_4596:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_4596,
            clock_0 => Net_3043,
            main_0 => \IR_FRONT_PWM:PWMUDB:runmode_enable\,
            main_1 => \IR_FRONT_PWM:PWMUDB:cmp2_less\);

    Net_4797:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_4797,
            clock_0 => Net_3043,
            main_0 => \IR_LEFT_PWM:PWMUDB:runmode_enable\,
            main_1 => \IR_LEFT_PWM:PWMUDB:cmp1_less\);

    Net_4800:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_4800,
            clock_0 => Net_3043,
            main_0 => \IR_LEFT_PWM:PWMUDB:runmode_enable\,
            main_1 => \IR_LEFT_PWM:PWMUDB:cmp2_less\);

    Net_54:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_54,
            clk_en => open,
            clock_0 => \Button:Net_226\,
            main_0 => \Button:Net_76_0\);

    Net_55:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_55,
            clk_en => open,
            clock_0 => \Button:Net_226\,
            main_0 => \Button:Net_76_1\);

    Net_906:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_906,
            main_0 => Net_905_SYNCOUT);

    ORANGE:logicalport
        GENERIC MAP(
            drive_mode => "101",
            ibuf_enabled => "1",
            id => "b6fefdc5-b373-4994-8003-962257cc20cc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ORANGE(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ORANGE",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => ORANGE(0)__PA,
            oe => open,
            pad_in => ORANGE(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RED:logicalport
        GENERIC MAP(
            drive_mode => "101",
            ibuf_enabled => "1",
            id => "5a10467c-f5f4-415f-a99f-ea0dafb5614a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RED(0)__PA,
            oe => open,
            pad_in => RED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RS:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RS(0)__PA,
            oe => open,
            pin_input => Net_814,
            pad_out => RS(0)_PAD,
            pad_in => RS(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    V0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "45ee36d2-0105-4bcf-8719-92ba7c3587d9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    V0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "V0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => V0(0)__PA,
            oe => open,
            pin_input => Net_254_local,
            pad_out => V0(0)_PAD,
            pad_in => V0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    WHITE:logicalport
        GENERIC MAP(
            drive_mode => "101",
            ibuf_enabled => "1",
            id => "4af684ab-b6ff-4cc0-aca4-15d72d061c6e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    WHITE(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "WHITE",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => WHITE(0)__PA,
            oe => open,
            pad_in => WHITE(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Arm_PWM:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1260,
            control_7 => \Arm_PWM:PWMUDB:control_7\,
            control_6 => \Arm_PWM:PWMUDB:control_6\,
            control_5 => \Arm_PWM:PWMUDB:control_5\,
            control_4 => \Arm_PWM:PWMUDB:control_4\,
            control_3 => \Arm_PWM:PWMUDB:control_3\,
            control_2 => \Arm_PWM:PWMUDB:control_2\,
            control_1 => \Arm_PWM:PWMUDB:control_1\,
            control_0 => \Arm_PWM:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Arm_PWM:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1260,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Arm_PWM:PWMUDB:status_3\,
            status_2 => \Arm_PWM:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \Arm_PWM:PWMUDB:status_0\);

    \Arm_PWM:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Arm_PWM:PWMUDB:prevCompare1\,
            clock_0 => Net_1260,
            main_0 => \Arm_PWM:PWMUDB:cmp1_less\);

    \Arm_PWM:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Arm_PWM:PWMUDB:runmode_enable\,
            clock_0 => Net_1260,
            main_0 => \Arm_PWM:PWMUDB:control_7\);

    \Arm_PWM:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1260,
            cs_addr_2 => \Arm_PWM:PWMUDB:tc_i\,
            cs_addr_1 => \Arm_PWM:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Arm_PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Arm_PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Arm_PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Arm_PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Arm_PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Arm_PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Arm_PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Arm_PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Arm_PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Arm_PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Arm_PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Arm_PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Arm_PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Arm_PWM:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1260,
            cs_addr_2 => \Arm_PWM:PWMUDB:tc_i\,
            cs_addr_1 => \Arm_PWM:PWMUDB:runmode_enable\,
            cl0_comb => \Arm_PWM:PWMUDB:cmp1_less\,
            z0_comb => \Arm_PWM:PWMUDB:tc_i\,
            f1_blk_stat_comb => \Arm_PWM:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Arm_PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Arm_PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Arm_PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Arm_PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Arm_PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Arm_PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Arm_PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Arm_PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Arm_PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Arm_PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Arm_PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Arm_PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Arm_PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Arm_PWM:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Arm_PWM:PWMUDB:status_0\,
            clock_0 => Net_1260,
            main_0 => \Arm_PWM:PWMUDB:prevCompare1\,
            main_1 => \Arm_PWM:PWMUDB:cmp1_less\);

    \Arm_PWM:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Arm_PWM:PWMUDB:status_2\,
            main_0 => \Arm_PWM:PWMUDB:runmode_enable\,
            main_1 => \Arm_PWM:PWMUDB:tc_i\);

    \BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3043,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \BEAM_BREAK_TIMER:TimerUDB:status_3\,
            status_2 => \BEAM_BREAK_TIMER:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \BEAM_BREAK_TIMER:TimerUDB:status_tc\);

    \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3043,
            cs_addr_1 => Net_4790_SYNCOUT,
            cs_addr_0 => \BEAM_BREAK_TIMER:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3043,
            cs_addr_1 => Net_4790_SYNCOUT,
            cs_addr_0 => \BEAM_BREAK_TIMER:TimerUDB:per_zero\,
            z0_comb => \BEAM_BREAK_TIMER:TimerUDB:per_zero\,
            f0_bus_stat_comb => \BEAM_BREAK_TIMER:TimerUDB:status_3\,
            f0_blk_stat_comb => \BEAM_BREAK_TIMER:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \BEAM_BREAK_TIMER:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \BEAM_BREAK_TIMER:TimerUDB:status_tc\,
            main_0 => \BEAM_BREAK_TIMER:TimerUDB:per_zero\,
            main_1 => Net_4790_SYNCOUT);

    \Button:Button(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\Button:Button\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\Button:Button(0)\\__PA\,
            oe => open,
            pin_input => \Button:Net_329\,
            fb => \Button:Net_76_0\,
            pad_out => \Button:Button(0)_PAD\,
            pad_in => \Button:Button(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Button:Button(1)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\Button:Button\",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\Button:Button(1)\\__PA\,
            oe => open,
            pin_input => \Button:Net_329\,
            fb => \Button:Net_76_1\,
            pad_out => \Button:Button(1)_PAD\,
            pad_in => \Button:Button(1)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Button:Button\:logicalport
        GENERIC MAP(
            drive_mode => "011011",
            ibuf_enabled => "11",
            id => "5af8dc20-2fa6-4b4d-9820-fb940e223adf/ec0aee27-7fbb-40b0-84e1-f9919ab19a67",
            init_dr_st => "00",
            input_buffer_sel => "0000",
            input_clk_en => 0,
            input_sync => "00",
            input_sync_mode => "00",
            intr_mode => "0000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "00",
            oe_reset => 0,
            oe_sync => "00",
            output_clk_en => 0,
            output_clock_mode => "00",
            output_conn => "11",
            output_mode => "00",
            output_reset => 0,
            output_sync => "00",
            ovt_hyst_trim => "00",
            ovt_needed => "00",
            ovt_slew_control => "0000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",",
            pin_mode => "BB",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "11",
            sio_ibuf => "00000000",
            sio_info => "0000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "00",
            spanning => 1,
            sw_only => 0,
            use_annotation => "00",
            vtrip => "0000",
            width => 2,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \Button:PWM:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_1__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Button:Net_226\,
            cmp => \Button:Net_329\,
            irq => \Button:PWM:Net_54\);

    \Camera:D(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\Camera:D\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\Camera:D(0)\\__PA\,
            oe => open,
            fb => \Camera:Net_38_0\,
            pad_in => \Camera:D(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Camera:D(1)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\Camera:D\",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\Camera:D(1)\\__PA\,
            oe => open,
            fb => \Camera:Net_38_1\,
            pad_in => \Camera:D(1)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Camera:D(2)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\Camera:D\",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\Camera:D(2)\\__PA\,
            oe => open,
            fb => \Camera:Net_38_2\,
            pad_in => \Camera:D(2)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Camera:D(3)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\Camera:D\",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\Camera:D(3)\\__PA\,
            oe => open,
            fb => \Camera:Net_38_3\,
            pad_in => \Camera:D(3)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Camera:D(4)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\Camera:D\",
            logicalport_pin_id => 4,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\Camera:D(4)\\__PA\,
            oe => open,
            fb => \Camera:Net_38_4\,
            pad_in => \Camera:D(4)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Camera:D(5)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\Camera:D\",
            logicalport_pin_id => 5,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\Camera:D(5)\\__PA\,
            oe => open,
            fb => \Camera:Net_38_5\,
            pad_in => \Camera:D(5)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Camera:D(6)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\Camera:D\",
            logicalport_pin_id => 6,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\Camera:D(6)\\__PA\,
            oe => open,
            fb => \Camera:Net_38_6\,
            pad_in => \Camera:D(6)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Camera:D(7)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\Camera:D\",
            logicalport_pin_id => 7,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\Camera:D(7)\\__PA\,
            oe => open,
            fb => \Camera:Net_38_7\,
            pad_in => \Camera:D(7)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Camera:DMA\:drqcell
        GENERIC MAP(
            drq_type => "01",
            num_tds => 0)
        PORT MAP(
            dmareq => \Camera:Net_39\,
            termin => '0',
            termout => \Camera:Net_41\,
            clock => ClockBlock_BUS_CLK);

    \Camera:D\:logicalport
        GENERIC MAP(
            drive_mode => "001001001001001001001001",
            ibuf_enabled => "11111111",
            id => "07c3f352-4743-45c2-8731-6f4457d0f822/888ac260-9557-43cf-a551-70bf391fe3c2",
            init_dr_st => "00000000",
            input_buffer_sel => "0000000000000000",
            input_clk_en => 0,
            input_sync => "00000000",
            input_sync_mode => "00000000",
            intr_mode => "0000000000000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,,,,,",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "00000000",
            oe_reset => 0,
            oe_sync => "00000000",
            output_clk_en => 0,
            output_clock_mode => "00000000",
            output_conn => "00000000",
            output_mode => "00000000",
            output_reset => 0,
            output_sync => "00000000",
            ovt_hyst_trim => "00000000",
            ovt_needed => "00000000",
            ovt_slew_control => "0000000000000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,,,,,",
            pin_mode => "IIIIIIII",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "11111111",
            sio_ibuf => "00000000",
            sio_info => "0000000000000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "00000000",
            spanning => 1,
            sw_only => 0,
            use_annotation => "00000000",
            vtrip => "0101010100000000",
            width => 8,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \Camera:FIFO:dp\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '1',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \Camera:Net_42\,
            f0_load => \Camera:Net_37\,
            f0_bus_stat_comb => \Camera:Net_39\,
            p_in_7 => \Camera:Net_38_7\,
            p_in_6 => \Camera:Net_38_6\,
            p_in_5 => \Camera:Net_38_5\,
            p_in_4 => \Camera:Net_38_4\,
            p_in_3 => \Camera:Net_38_3\,
            p_in_2 => \Camera:Net_38_2\,
            p_in_1 => \Camera:Net_38_1\,
            p_in_0 => \Camera:Net_38_0\,
            busclk => ClockBlock_BUS_CLK);

    \Camera:HREF(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\Camera:HREF\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\Camera:HREF(0)\\__PA\,
            oe => open,
            fb => \Camera:Net_37\,
            pad_in => \Camera:HREF(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Camera:HREF\:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "07c3f352-4743-45c2-8731-6f4457d0f822/f9410921-f803-4c46-9fc1-4e41ab0c16fa",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \Camera:I2C:I2C_FF\:i2ccell
        GENERIC MAP(
            cy_registers => "",
            use_wakeup => 0)
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            scl_in => \Camera:I2C:Net_1109_0\,
            sda_in => \Camera:I2C:Net_1109_1\,
            scl_out => \Camera:I2C:Net_643_0\,
            sda_out => \Camera:I2C:sda_x_wire\,
            interrupt => \Camera:I2C:Net_697\);

    \Camera:I2C:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => \Camera:I2C:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \Camera:PCLK(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\Camera:PCLK\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\Camera:PCLK(0)\\__PA\,
            oe => open,
            fb => \Camera:Net_42\,
            pad_in => \Camera:PCLK(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Camera:PCLK\:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "07c3f352-4743-45c2-8731-6f4457d0f822/33896740-279f-4a1b-8025-79e415fb7b96",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \Camera:SIOC(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\Camera:SIOC\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\Camera:SIOC(0)\\__PA\,
            oe => open,
            fb => \Camera:I2C:Net_1109_0\,
            pin_input => \Camera:I2C:Net_643_0\,
            pad_out => \Camera:SIOC(0)_PAD\,
            pad_in => \Camera:SIOC(0)_PAD\,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Camera:SIOC(0)_SYNC\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \Camera:I2C:Net_1109_0\,
            out => \Camera:I2C:Net_1109_0_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    \Camera:SIOC\:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "07c3f352-4743-45c2-8731-6f4457d0f822/6659edfb-2c0d-40f3-99c0-6e8a005227ac",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    \Camera:SIOD(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\Camera:SIOD\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\Camera:SIOD(0)\\__PA\,
            oe => open,
            fb => \Camera:I2C:Net_1109_1\,
            pin_input => \Camera:I2C:sda_x_wire\,
            pad_out => \Camera:SIOD(0)_PAD\,
            pad_in => \Camera:SIOD(0)_PAD\,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Camera:SIOD(0)_SYNC\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \Camera:I2C:Net_1109_1\,
            out => \Camera:I2C:Net_1109_1_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    \Camera:SIOD\:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "07c3f352-4743-45c2-8731-6f4457d0f822/264be2d3-9481-494b-8d9c-c1905a45e9cc",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    \Camera:VSYNC(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\Camera:VSYNC\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\Camera:VSYNC(0)\\__PA\,
            oe => open,
            pad_in => \Camera:VSYNC(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Camera:VSYNC\:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "07c3f352-4743-45c2-8731-6f4457d0f822/8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \Camera:XCLK(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\Camera:XCLK\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\Camera:XCLK(0)\\__PA\,
            oe => open,
            pin_input => Net_410_local,
            pad_out => \Camera:XCLK(0)_PAD\,
            pad_in => \Camera:XCLK(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Camera:XCLK\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "07c3f352-4743-45c2-8731-6f4457d0f822/e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \Gripper_PWM:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_5__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Gripper_PWM:Net_63\,
            cmp => Net_1591,
            irq => \Gripper_PWM:Net_54\);

    \HC_PWM:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_4781,
            control_7 => \HC_PWM:PWMUDB:control_7\,
            control_6 => \HC_PWM:PWMUDB:control_6\,
            control_5 => \HC_PWM:PWMUDB:control_5\,
            control_4 => \HC_PWM:PWMUDB:control_4\,
            control_3 => \HC_PWM:PWMUDB:control_3\,
            control_2 => \HC_PWM:PWMUDB:control_2\,
            control_1 => \HC_PWM:PWMUDB:control_1\,
            control_0 => \HC_PWM:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \HC_PWM:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_4781,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \HC_PWM:PWMUDB:status_3\,
            status_2 => \HC_PWM:PWMUDB:status_2\,
            status_1 => \HC_PWM:PWMUDB:status_1\,
            status_0 => \HC_PWM:PWMUDB:status_0\);

    \HC_PWM:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \HC_PWM:PWMUDB:prevCompare1\,
            clock_0 => Net_4781,
            main_0 => \HC_PWM:PWMUDB:cmp1_less\);

    \HC_PWM:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \HC_PWM:PWMUDB:prevCompare2\,
            clock_0 => Net_4781,
            main_0 => \HC_PWM:PWMUDB:cmp2_less\);

    \HC_PWM:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \HC_PWM:PWMUDB:runmode_enable\,
            clock_0 => Net_4781,
            main_0 => \HC_PWM:PWMUDB:control_7\);

    \HC_PWM:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_4781,
            cs_addr_2 => \HC_PWM:PWMUDB:tc_i\,
            cs_addr_1 => \HC_PWM:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \HC_PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \HC_PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \HC_PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \HC_PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \HC_PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \HC_PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \HC_PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \HC_PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \HC_PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \HC_PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \HC_PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \HC_PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \HC_PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \HC_PWM:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_4781,
            cs_addr_2 => \HC_PWM:PWMUDB:tc_i\,
            cs_addr_1 => \HC_PWM:PWMUDB:runmode_enable\,
            cl0_comb => \HC_PWM:PWMUDB:cmp1_less\,
            z0_comb => \HC_PWM:PWMUDB:tc_i\,
            cl1_comb => \HC_PWM:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \HC_PWM:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \HC_PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \HC_PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \HC_PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \HC_PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \HC_PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \HC_PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \HC_PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \HC_PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \HC_PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \HC_PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \HC_PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \HC_PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \HC_PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \HC_PWM:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \HC_PWM:PWMUDB:status_0\,
            clock_0 => Net_4781,
            main_0 => \HC_PWM:PWMUDB:prevCompare1\,
            main_1 => \HC_PWM:PWMUDB:cmp1_less\);

    \HC_PWM:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \HC_PWM:PWMUDB:status_1\,
            clock_0 => Net_4781,
            main_0 => \HC_PWM:PWMUDB:prevCompare2\,
            main_1 => \HC_PWM:PWMUDB:cmp2_less\);

    \HC_PWM:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \HC_PWM:PWMUDB:status_2\,
            main_0 => \HC_PWM:PWMUDB:runmode_enable\,
            main_1 => \HC_PWM:PWMUDB:tc_i\);

    \HC_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_1697,
            clock => Net_4781,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \HC_Timer:TimerUDB:status_3\,
            status_2 => \HC_Timer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \HC_Timer:TimerUDB:status_tc\);

    \HC_Timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_4781,
            cs_addr_2 => Net_1697,
            cs_addr_1 => Net_885_SYNCOUT,
            cs_addr_0 => \HC_Timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \HC_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \HC_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \HC_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \HC_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \HC_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \HC_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \HC_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \HC_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \HC_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \HC_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \HC_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \HC_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \HC_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \HC_Timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_4781,
            cs_addr_2 => Net_1697,
            cs_addr_1 => Net_885_SYNCOUT,
            cs_addr_0 => \HC_Timer:TimerUDB:per_zero\,
            z0_comb => \HC_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \HC_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \HC_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \HC_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \HC_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \HC_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \HC_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \HC_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \HC_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \HC_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \HC_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \HC_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \HC_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \HC_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \HC_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \HC_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \HC_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \HC_Timer:TimerUDB:status_tc\,
            main_0 => \HC_Timer:TimerUDB:per_zero\,
            main_1 => Net_885_SYNCOUT);

    \I2C:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => \I2C:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C:Net_643_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_6) + (!main_0 * main_2 * !main_6) + (!main_0 * main_3 * !main_6 * !main_7) + (!main_0 * main_4 * main_5 * !main_6 * main_7) + (!main_1 * !main_2 * main_3 * main_4 * !main_6) + (!main_6 * main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:Net_643_3\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:clkgen_cl1\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:m_state_2\,
            main_4 => \I2C:bI2C_UDB:m_state_1\,
            main_5 => \I2C:bI2C_UDB:m_state_0\,
            main_6 => \I2C:bI2C_UDB:m_reset\,
            main_7 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C:bI2C_UDB:cnt_reset\);

    \I2C:bI2C_UDB:Master:ClkGen:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
            d0_init => "00001111",
            d1_init => "00001000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C:Net_970\,
            cs_addr_1 => \I2C:bI2C_UDB:cs_addr_clkgen_1\,
            cs_addr_0 => \I2C:bI2C_UDB:cs_addr_clkgen_0\,
            z0_comb => \I2C:bI2C_UDB:clkgen_tc\,
            cl1_comb => \I2C:bI2C_UDB:clkgen_cl1\,
            busclk => ClockBlock_BUS_CLK);

    \I2C:bI2C_UDB:Shifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
            d0_init => "00000100",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C:Net_970\,
            cs_addr_1 => \I2C:bI2C_UDB:cs_addr_shifter_1\,
            cs_addr_0 => \I2C:bI2C_UDB:cs_addr_shifter_0\,
            route_si => \I2C:bI2C_UDB:sda_in_reg\,
            so_comb => \I2C:bI2C_UDB:shift_data_out\,
            f1_blk_stat_comb => \I2C:bI2C_UDB:tx_reg_empty\,
            busclk => ClockBlock_BUS_CLK);

    \I2C:bI2C_UDB:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0100000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C:Net_970\,
            status_6 => open,
            status_5 => \I2C:bI2C_UDB:status_5\,
            status_4 => \I2C:bI2C_UDB:status_4\,
            status_3 => \I2C:bI2C_UDB:status_3\,
            status_2 => \I2C:bI2C_UDB:status_2\,
            status_1 => \I2C:bI2C_UDB:status_1\,
            status_0 => \I2C:bI2C_UDB:status_0\,
            interrupt => \I2C:Net_697\);

    \I2C:bI2C_UDB:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C:Net_970\,
            control_7 => \I2C:bI2C_UDB:control_7\,
            control_6 => \I2C:bI2C_UDB:control_6\,
            control_5 => \I2C:bI2C_UDB:control_5\,
            control_4 => \I2C:bI2C_UDB:control_4\,
            control_3 => \I2C:bI2C_UDB:control_3\,
            control_2 => \I2C:bI2C_UDB:control_2\,
            control_1 => \I2C:bI2C_UDB:control_1\,
            control_0 => \I2C:bI2C_UDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2C:bI2C_UDB:bus_busy_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_6) + (main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:bus_busy_reg\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C:bI2C_UDB:sda_in_last2_reg\,
            main_5 => \I2C:bI2C_UDB:m_reset\,
            main_6 => \I2C:bI2C_UDB:bus_busy_reg\);

    \I2C:bI2C_UDB:clk_eq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:clk_eq_reg\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:Net_643_3\,
            main_1 => \I2C:Net_1109_0_SYNCOUT\);

    \I2C:bI2C_UDB:clkgen_tc1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C:bI2C_UDB:m_reset\,
            main_2 => \I2C:bI2C_UDB:cnt_reset\);

    \I2C:bI2C_UDB:clkgen_tc2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:clkgen_tc2_reg\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:m_reset\,
            main_1 => \I2C:bI2C_UDB:clkgen_tc1_reg\);

    \I2C:bI2C_UDB:cnt_reset\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * !main_5 * main_6 * !main_7 * main_8) + (main_1 * !main_5 * main_6 * !main_7 * main_8) + (main_2 * !main_5 * main_6 * !main_7 * main_8) + (main_3 * main_4 * !main_5 * main_6 * !main_7 * main_8)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:cnt_reset\,
            main_0 => \I2C:bI2C_UDB:m_state_4\,
            main_1 => \I2C:bI2C_UDB:m_state_3\,
            main_2 => \I2C:bI2C_UDB:m_state_2\,
            main_3 => \I2C:bI2C_UDB:m_state_1\,
            main_4 => \I2C:bI2C_UDB:m_state_0\,
            main_5 => \I2C:bI2C_UDB:scl_in_reg\,
            main_6 => \I2C:bI2C_UDB:scl_in_last_reg\,
            main_7 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C:Net_643_3\);

    \I2C:bI2C_UDB:cs_addr_clkgen_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:cs_addr_clkgen_0\,
            main_0 => \I2C:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:m_state_2\,
            main_4 => \I2C:bI2C_UDB:m_state_1\,
            main_5 => \I2C:bI2C_UDB:m_state_0\,
            main_6 => \I2C:bI2C_UDB:clk_eq_reg\);

    \I2C:bI2C_UDB:cs_addr_clkgen_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:cs_addr_clkgen_1\,
            main_0 => \I2C:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C:bI2C_UDB:cnt_reset\);

    \I2C:bI2C_UDB:cs_addr_shifter_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3) + (!main_1 * !main_2) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:cs_addr_shifter_0\,
            main_0 => \I2C:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:cnt_reset\);

    \I2C:bI2C_UDB:cs_addr_shifter_1\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0) + (!main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:cs_addr_shifter_1\,
            main_0 => \I2C:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:m_state_2\,
            main_4 => \I2C:bI2C_UDB:m_state_1\,
            main_5 => \I2C:bI2C_UDB:m_state_0\,
            main_6 => \I2C:bI2C_UDB:clkgen_tc1_reg\);

    \I2C:bI2C_UDB:lost_arb_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:lost_arb_reg\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:cs_addr_shifter_1\,
            main_1 => \I2C:bI2C_UDB:m_reset\,
            main_2 => \I2C:bI2C_UDB:lost_arb_reg\);

    \I2C:bI2C_UDB:m_reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:m_reset\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:control_1\);

    \I2C:bI2C_UDB:m_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_5 * !main_6 * main_7) + (main_5 * !main_6 * !main_7) + (main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_0\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:m_state_2\,
            main_4 => \I2C:bI2C_UDB:m_state_1\,
            main_5 => \I2C:bI2C_UDB:m_state_0\,
            main_6 => \I2C:bI2C_UDB:m_reset\,
            main_7 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C:bI2C_UDB:m_state_0_split\);

    \I2C:bI2C_UDB:m_state_0_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_5 * !main_6 * main_7 * !main_8 * !main_9 * main_10) + (main_1 * !main_4 * main_6 * main_7 * main_8 * !main_9 * !main_11) + (!main_2 * main_3 * main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_4 * !main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_4 * main_5 * main_6 * main_7 * !main_9 * main_10) + (main_4 * !main_5 * !main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_0_split\,
            main_0 => \I2C:bI2C_UDB:control_7\,
            main_1 => \I2C:bI2C_UDB:control_6\,
            main_2 => \I2C:bI2C_UDB:control_5\,
            main_3 => \I2C:bI2C_UDB:control_4\,
            main_4 => \I2C:bI2C_UDB:m_state_4\,
            main_5 => \I2C:bI2C_UDB:m_state_3\,
            main_6 => \I2C:bI2C_UDB:m_state_2\,
            main_7 => \I2C:bI2C_UDB:m_state_1\,
            main_8 => \I2C:bI2C_UDB:m_state_0\,
            main_9 => \I2C:bI2C_UDB:m_reset\,
            main_10 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C:bI2C_UDB:lost_arb_reg\);

    \I2C:bI2C_UDB:m_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * main_3 * main_4 * !main_6) + (!main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7) + (!main_1 * main_2 * !main_4 * main_5 * !main_6 * main_7) + (!main_1 * main_2 * main_4 * !main_5 * !main_6) + (main_1 * !main_2 * main_3 * main_5 * !main_6 * main_7) + (main_1 * !main_2 * main_4 * !main_5 * !main_6) + (!main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_4 * !main_6 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_1\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:m_state_2\,
            main_4 => \I2C:bI2C_UDB:m_state_1\,
            main_5 => \I2C:bI2C_UDB:m_state_0\,
            main_6 => \I2C:bI2C_UDB:m_reset\,
            main_7 => \I2C:bI2C_UDB:clkgen_tc1_reg\);

    \I2C:bI2C_UDB:m_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_4) + (main_2 * main_3) + (main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_2\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:m_state_4\,
            main_1 => \I2C:bI2C_UDB:m_state_3\,
            main_2 => \I2C:bI2C_UDB:m_state_2\,
            main_3 => \I2C:bI2C_UDB:m_reset\,
            main_4 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_5 => \I2C:bI2C_UDB:m_state_2_split\);

    \I2C:bI2C_UDB:m_state_2_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6 * main_10) + (main_2 * main_4 * main_5 * !main_7 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * !main_8 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_10 * main_11) + (!main_4 * !main_5 * main_6 * !main_7 * main_10) + (!main_4 * main_5 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_7 * main_8 * !main_9 * main_10)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_2_split\,
            main_0 => \I2C:bI2C_UDB:control_6\,
            main_1 => \I2C:bI2C_UDB:control_5\,
            main_2 => \I2C:bI2C_UDB:control_4\,
            main_3 => \I2C:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C:bI2C_UDB:m_state_4\,
            main_5 => \I2C:bI2C_UDB:m_state_3\,
            main_6 => \I2C:bI2C_UDB:m_state_2\,
            main_7 => \I2C:bI2C_UDB:m_state_1\,
            main_8 => \I2C:bI2C_UDB:m_state_0\,
            main_9 => \I2C:bI2C_UDB:m_reset\,
            main_10 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C:bI2C_UDB:lost_arb_reg\);

    \I2C:bI2C_UDB:m_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_4 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * !main_9) + (!main_4 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_5 * !main_9 * !main_10)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_3\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:control_6\,
            main_1 => \I2C:bI2C_UDB:control_5\,
            main_2 => \I2C:bI2C_UDB:control_2\,
            main_3 => \I2C:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C:bI2C_UDB:m_state_4\,
            main_5 => \I2C:bI2C_UDB:m_state_3\,
            main_6 => \I2C:bI2C_UDB:m_state_2\,
            main_7 => \I2C:bI2C_UDB:m_state_1\,
            main_8 => \I2C:bI2C_UDB:m_state_0\,
            main_9 => \I2C:bI2C_UDB:m_reset\,
            main_10 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C:bI2C_UDB:lost_arb_reg\);

    \I2C:bI2C_UDB:m_state_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_4\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:control_4\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_2\,
            main_3 => \I2C:bI2C_UDB:m_state_1\,
            main_4 => \I2C:bI2C_UDB:m_state_0\,
            main_5 => \I2C:bI2C_UDB:m_reset\,
            main_6 => \I2C:bI2C_UDB:m_state_4_split\);

    \I2C:bI2C_UDB:m_state_4_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_6 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_5 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * !main_9) + (main_4 * !main_5 * !main_7 * !main_9) + (main_4 * !main_5 * !main_8 * !main_9) + (main_4 * !main_9 * !main_10)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_4_split\,
            main_0 => \I2C:bI2C_UDB:control_6\,
            main_1 => \I2C:bI2C_UDB:control_5\,
            main_2 => \I2C:bI2C_UDB:control_2\,
            main_3 => \I2C:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C:bI2C_UDB:m_state_4\,
            main_5 => \I2C:bI2C_UDB:m_state_3\,
            main_6 => \I2C:bI2C_UDB:m_state_2\,
            main_7 => \I2C:bI2C_UDB:m_state_1\,
            main_8 => \I2C:bI2C_UDB:m_state_0\,
            main_9 => \I2C:bI2C_UDB:m_reset\,
            main_10 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C:bI2C_UDB:lost_arb_reg\);

    \I2C:bI2C_UDB:scl_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:scl_in_last2_reg\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:scl_in_last_reg\);

    \I2C:bI2C_UDB:scl_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:scl_in_last_reg\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:scl_in_reg\);

    \I2C:bI2C_UDB:scl_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:scl_in_reg\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:Net_1109_0_SYNCOUT\);

    \I2C:bI2C_UDB:sda_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:sda_in_last2_reg\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:sda_in_last_reg\);

    \I2C:bI2C_UDB:sda_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:sda_in_last_reg\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:sda_in_reg\);

    \I2C:bI2C_UDB:sda_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:sda_in_reg\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:Net_1109_1_SYNCOUT\);

    \I2C:bI2C_UDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_6) + (!main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:status_0\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:status_0\,
            main_1 => \I2C:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C:bI2C_UDB:m_state_4\,
            main_3 => \I2C:bI2C_UDB:m_state_3\,
            main_4 => \I2C:bI2C_UDB:m_state_2\,
            main_5 => \I2C:bI2C_UDB:m_state_1\,
            main_6 => \I2C:bI2C_UDB:m_reset\);

    \I2C:bI2C_UDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * main_8) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_7 * !main_8) + (main_0 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:status_1\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:status_1\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:m_state_2\,
            main_4 => \I2C:bI2C_UDB:m_state_1\,
            main_5 => \I2C:bI2C_UDB:m_state_0\,
            main_6 => \I2C:bI2C_UDB:m_reset\,
            main_7 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C:Net_1109_1_SYNCOUT\);

    \I2C:bI2C_UDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (main_0 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:status_2\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:status_2\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:m_state_2\,
            main_4 => \I2C:bI2C_UDB:m_state_1\,
            main_5 => \I2C:bI2C_UDB:m_state_0\,
            main_6 => \I2C:bI2C_UDB:m_reset\);

    \I2C:bI2C_UDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7) + (main_0 * main_1) + (main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6) + (main_0 * main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:status_3\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:status_3\,
            main_1 => \I2C:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C:bI2C_UDB:m_state_4\,
            main_3 => \I2C:bI2C_UDB:m_state_3\,
            main_4 => \I2C:bI2C_UDB:m_state_2\,
            main_5 => \I2C:bI2C_UDB:m_state_1\,
            main_6 => \I2C:bI2C_UDB:m_state_0\,
            main_7 => \I2C:bI2C_UDB:m_reset\);

    \I2C:bI2C_UDB:status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:status_4\,
            main_0 => \I2C:bI2C_UDB:m_state_4\,
            main_1 => \I2C:bI2C_UDB:m_state_3\,
            main_2 => \I2C:bI2C_UDB:m_state_2\,
            main_3 => \I2C:bI2C_UDB:m_state_1\,
            main_4 => \I2C:bI2C_UDB:m_state_0\);

    \I2C:bI2C_UDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:status_5\,
            main_0 => \I2C:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C:bI2C_UDB:sda_in_last2_reg\);

    \I2C:sda_x_wire\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_8 * !main_10) + (!main_1 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_2 * !main_3 * main_4 * !main_8 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_7 * !main_8 * main_10) + (!main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8 * main_10)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:sda_x_wire\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:sda_x_wire\,
            main_1 => \I2C:bI2C_UDB:control_4\,
            main_2 => \I2C:bI2C_UDB:shift_data_out\,
            main_3 => \I2C:bI2C_UDB:m_state_4\,
            main_4 => \I2C:bI2C_UDB:m_state_3\,
            main_5 => \I2C:bI2C_UDB:m_state_2\,
            main_6 => \I2C:bI2C_UDB:m_state_1\,
            main_7 => \I2C:bI2C_UDB:m_state_0\,
            main_8 => \I2C:bI2C_UDB:m_reset\,
            main_9 => \I2C:bI2C_UDB:lost_arb_reg\,
            main_10 => \I2C:bI2C_UDB:clkgen_tc2_reg\);

    \IR_FRONT_PWM:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3043,
            control_7 => \IR_FRONT_PWM:PWMUDB:control_7\,
            control_6 => \IR_FRONT_PWM:PWMUDB:control_6\,
            control_5 => \IR_FRONT_PWM:PWMUDB:control_5\,
            control_4 => \IR_FRONT_PWM:PWMUDB:control_4\,
            control_3 => \IR_FRONT_PWM:PWMUDB:control_3\,
            control_2 => \IR_FRONT_PWM:PWMUDB:control_2\,
            control_1 => \IR_FRONT_PWM:PWMUDB:control_1\,
            control_0 => \IR_FRONT_PWM:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \IR_FRONT_PWM:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '1')
        PORT MAP(
            reset => Net_936_SYNCOUT,
            clock => Net_3043,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \IR_FRONT_PWM:PWMUDB:status_3\,
            status_2 => \IR_FRONT_PWM:PWMUDB:status_2\,
            status_1 => \IR_FRONT_PWM:PWMUDB:status_1\,
            status_0 => \IR_FRONT_PWM:PWMUDB:status_0\);

    \IR_FRONT_PWM:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \IR_FRONT_PWM:PWMUDB:prevCompare1\,
            clock_0 => Net_3043,
            main_0 => \IR_FRONT_PWM:PWMUDB:cmp1_less\);

    \IR_FRONT_PWM:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \IR_FRONT_PWM:PWMUDB:prevCompare2\,
            clock_0 => Net_3043,
            main_0 => \IR_FRONT_PWM:PWMUDB:cmp2_less\);

    \IR_FRONT_PWM:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \IR_FRONT_PWM:PWMUDB:runmode_enable\,
            clock_0 => Net_3043,
            ar_0 => Net_936,
            main_0 => \IR_FRONT_PWM:PWMUDB:control_7\);

    \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3043,
            cs_addr_2 => \IR_FRONT_PWM:PWMUDB:tc_i\,
            cs_addr_1 => \IR_FRONT_PWM:PWMUDB:runmode_enable\,
            cs_addr_0 => Net_36,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3043,
            cs_addr_2 => \IR_FRONT_PWM:PWMUDB:tc_i\,
            cs_addr_1 => \IR_FRONT_PWM:PWMUDB:runmode_enable\,
            cs_addr_0 => Net_36,
            cl0_comb => \IR_FRONT_PWM:PWMUDB:cmp1_less\,
            z0_comb => \IR_FRONT_PWM:PWMUDB:tc_i\,
            cl1_comb => \IR_FRONT_PWM:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \IR_FRONT_PWM:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \IR_FRONT_PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \IR_FRONT_PWM:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \IR_FRONT_PWM:PWMUDB:status_0\,
            clock_0 => Net_3043,
            ar_0 => Net_936,
            main_0 => \IR_FRONT_PWM:PWMUDB:prevCompare1\,
            main_1 => \IR_FRONT_PWM:PWMUDB:cmp1_less\);

    \IR_FRONT_PWM:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \IR_FRONT_PWM:PWMUDB:status_1\,
            clock_0 => Net_3043,
            ar_0 => Net_936,
            main_0 => \IR_FRONT_PWM:PWMUDB:prevCompare2\,
            main_1 => \IR_FRONT_PWM:PWMUDB:cmp2_less\);

    \IR_FRONT_PWM:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \IR_FRONT_PWM:PWMUDB:status_2\,
            main_0 => \IR_FRONT_PWM:PWMUDB:runmode_enable\,
            main_1 => \IR_FRONT_PWM:PWMUDB:tc_i\);

    \IR_FRONT_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_435,
            clock => Net_3043,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \IR_FRONT_Timer:TimerUDB:status_3\,
            status_2 => \IR_FRONT_Timer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \IR_FRONT_Timer:TimerUDB:status_tc\);

    \IR_FRONT_Timer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \IR_FRONT_Timer:TimerUDB:run_mode\,
            clock_0 => Net_3043,
            main_0 => Net_936_SYNCOUT);

    \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3043,
            cs_addr_2 => Net_435,
            cs_addr_1 => \IR_FRONT_Timer:TimerUDB:timer_enable\,
            cs_addr_0 => \IR_FRONT_Timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3043,
            cs_addr_2 => Net_435,
            cs_addr_1 => \IR_FRONT_Timer:TimerUDB:timer_enable\,
            cs_addr_0 => \IR_FRONT_Timer:TimerUDB:per_zero\,
            z0_comb => \IR_FRONT_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \IR_FRONT_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \IR_FRONT_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \IR_FRONT_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \IR_FRONT_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \IR_FRONT_Timer:TimerUDB:status_tc\,
            main_0 => \IR_FRONT_Timer:TimerUDB:run_mode\,
            main_1 => \IR_FRONT_Timer:TimerUDB:per_zero\);

    \IR_FRONT_Timer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_4 * !main_5) + (!main_0 * !main_2 * !main_4 * !main_5) + (!main_0 * !main_3 * !main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \IR_FRONT_Timer:TimerUDB:timer_enable\,
            clock_0 => Net_3043,
            main_0 => Net_435,
            main_1 => \IR_FRONT_Timer:TimerUDB:timer_enable\,
            main_2 => \IR_FRONT_Timer:TimerUDB:run_mode\,
            main_3 => \IR_FRONT_Timer:TimerUDB:per_zero\,
            main_4 => \IR_FRONT_Timer:TimerUDB:trig_disable\,
            main_5 => Net_936_SYNCOUT);

    \IR_FRONT_Timer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3) + (!main_0 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \IR_FRONT_Timer:TimerUDB:trig_disable\,
            clock_0 => Net_3043,
            main_0 => Net_435,
            main_1 => \IR_FRONT_Timer:TimerUDB:timer_enable\,
            main_2 => \IR_FRONT_Timer:TimerUDB:run_mode\,
            main_3 => \IR_FRONT_Timer:TimerUDB:per_zero\,
            main_4 => \IR_FRONT_Timer:TimerUDB:trig_disable\);

    \IR_LEFT_PWM:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3043,
            control_7 => \IR_LEFT_PWM:PWMUDB:control_7\,
            control_6 => \IR_LEFT_PWM:PWMUDB:control_6\,
            control_5 => \IR_LEFT_PWM:PWMUDB:control_5\,
            control_4 => \IR_LEFT_PWM:PWMUDB:control_4\,
            control_3 => \IR_LEFT_PWM:PWMUDB:control_3\,
            control_2 => \IR_LEFT_PWM:PWMUDB:control_2\,
            control_1 => \IR_LEFT_PWM:PWMUDB:control_1\,
            control_0 => \IR_LEFT_PWM:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \IR_LEFT_PWM:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '1')
        PORT MAP(
            reset => Net_3035_SYNCOUT,
            clock => Net_3043,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \IR_LEFT_PWM:PWMUDB:status_3\,
            status_2 => \IR_LEFT_PWM:PWMUDB:status_2\,
            status_1 => \IR_LEFT_PWM:PWMUDB:status_1\,
            status_0 => \IR_LEFT_PWM:PWMUDB:status_0\);

    \IR_LEFT_PWM:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \IR_LEFT_PWM:PWMUDB:prevCompare1\,
            clock_0 => Net_3043,
            main_0 => \IR_LEFT_PWM:PWMUDB:cmp1_less\);

    \IR_LEFT_PWM:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \IR_LEFT_PWM:PWMUDB:prevCompare2\,
            clock_0 => Net_3043,
            main_0 => \IR_LEFT_PWM:PWMUDB:cmp2_less\);

    \IR_LEFT_PWM:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \IR_LEFT_PWM:PWMUDB:runmode_enable\,
            clock_0 => Net_3043,
            ar_0 => Net_3035,
            main_0 => \IR_LEFT_PWM:PWMUDB:control_7\);

    \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3043,
            cs_addr_2 => \IR_LEFT_PWM:PWMUDB:tc_i\,
            cs_addr_1 => \IR_LEFT_PWM:PWMUDB:runmode_enable\,
            cs_addr_0 => Net_3038,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3043,
            cs_addr_2 => \IR_LEFT_PWM:PWMUDB:tc_i\,
            cs_addr_1 => \IR_LEFT_PWM:PWMUDB:runmode_enable\,
            cs_addr_0 => Net_3038,
            cl0_comb => \IR_LEFT_PWM:PWMUDB:cmp1_less\,
            z0_comb => \IR_LEFT_PWM:PWMUDB:tc_i\,
            cl1_comb => \IR_LEFT_PWM:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \IR_LEFT_PWM:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \IR_LEFT_PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \IR_LEFT_PWM:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \IR_LEFT_PWM:PWMUDB:status_0\,
            clock_0 => Net_3043,
            ar_0 => Net_3035,
            main_0 => \IR_LEFT_PWM:PWMUDB:prevCompare1\,
            main_1 => \IR_LEFT_PWM:PWMUDB:cmp1_less\);

    \IR_LEFT_PWM:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \IR_LEFT_PWM:PWMUDB:status_1\,
            clock_0 => Net_3043,
            ar_0 => Net_3035,
            main_0 => \IR_LEFT_PWM:PWMUDB:prevCompare2\,
            main_1 => \IR_LEFT_PWM:PWMUDB:cmp2_less\);

    \IR_LEFT_PWM:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \IR_LEFT_PWM:PWMUDB:status_2\,
            main_0 => \IR_LEFT_PWM:PWMUDB:runmode_enable\,
            main_1 => \IR_LEFT_PWM:PWMUDB:tc_i\);

    \IR_LEFT_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_4797,
            clock => Net_3043,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \IR_LEFT_Timer:TimerUDB:status_3\,
            status_2 => \IR_LEFT_Timer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \IR_LEFT_Timer:TimerUDB:status_tc\);

    \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3043,
            cs_addr_2 => Net_4797,
            cs_addr_1 => Net_3038,
            cs_addr_0 => \IR_LEFT_Timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3043,
            cs_addr_2 => Net_4797,
            cs_addr_1 => Net_3038,
            cs_addr_0 => \IR_LEFT_Timer:TimerUDB:per_zero\,
            z0_comb => \IR_LEFT_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \IR_LEFT_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \IR_LEFT_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \IR_LEFT_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \IR_LEFT_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \IR_LEFT_Timer:TimerUDB:status_tc\,
            main_0 => \IR_LEFT_Timer:TimerUDB:per_zero\,
            main_1 => Net_3035_SYNCOUT);

    \LCD:Cntl_Port:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \LCD:Cntl_Port:control_7\,
            control_6 => \LCD:Cntl_Port:control_6\,
            control_5 => Net_814,
            control_4 => Net_815,
            control_3 => Net_819,
            control_2 => Net_818,
            control_1 => Net_817,
            control_0 => Net_816,
            busclk => ClockBlock_BUS_CLK);

    \MOTOR_L:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_5__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \MOTOR_L:Net_63\,
            cmp => Net_3506,
            irq => \MOTOR_L:Net_54\);

    \MOTOR_R:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_5__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \MOTOR_R:Net_63\,
            cmp => Net_3493,
            irq => \MOTOR_R:Net_54\);

    \Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_254,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Timer:TimerUDB:status_3\,
            status_2 => \Timer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \Timer:TimerUDB:status_tc\);

    \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_254,
            control_7 => \Timer:TimerUDB:control_7\,
            control_6 => \Timer:TimerUDB:control_6\,
            control_5 => \Timer:TimerUDB:control_5\,
            control_4 => \Timer:TimerUDB:control_4\,
            control_3 => \Timer:TimerUDB:control_3\,
            control_2 => \Timer:TimerUDB:control_2\,
            control_1 => \Timer:TimerUDB:control_1\,
            control_0 => \Timer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Timer:TimerUDB:sT24:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_254,
            cs_addr_1 => \Timer:TimerUDB:control_7\,
            cs_addr_0 => \Timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0 => \Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0 => \Timer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0 => \Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1 => \Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1 => \Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1 => \Timer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1 => \Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            co_msb => \Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sol_msb => \Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbo => \Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sil => \Timer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbi => \Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\);

    \Timer:TimerUDB:sT24:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_254,
            cs_addr_1 => \Timer:TimerUDB:control_7\,
            cs_addr_0 => \Timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0i => \Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0i => \Timer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0i => \Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1i => \Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1i => \Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1i => \Timer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1i => \Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            ci => \Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sir => \Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbi => \Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sor => \Timer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbo => \Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\,
            ce0 => \Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0 => \Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0 => \Timer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0 => \Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1 => \Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1 => \Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1 => \Timer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1 => \Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            co_msb => \Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sol_msb => \Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbo => \Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sil => \Timer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbi => \Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \Timer:TimerUDB:sT24:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_254,
            cs_addr_1 => \Timer:TimerUDB:control_7\,
            cs_addr_0 => \Timer:TimerUDB:per_zero\,
            z0_comb => \Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0i => \Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0i => \Timer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0i => \Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1i => \Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1i => \Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1i => \Timer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1i => \Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            ci => \Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sir => \Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbi => \Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sor => \Timer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbo => \Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Timer:TimerUDB:status_tc\,
            main_0 => \Timer:TimerUDB:control_7\,
            main_1 => \Timer:TimerUDB:per_zero\);

    \USB:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USB:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USB:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USB:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2b269b96-47a4-4e9a-937e-76d4080bb211/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USB:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USB:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USB:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USB:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USB:Net_1010\,
            in_clock => open);

    \USB:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_820,
            arb_int => \USB:Net_79\,
            usb_int => \USB:Net_81\,
            ept_int_8 => \USB:ept_int_8\,
            ept_int_7 => \USB:ept_int_7\,
            ept_int_6 => \USB:ept_int_6\,
            ept_int_5 => \USB:ept_int_5\,
            ept_int_4 => \USB:ept_int_4\,
            ept_int_3 => \USB:ept_int_3\,
            ept_int_2 => \USB:ept_int_2\,
            ept_int_1 => \USB:ept_int_1\,
            ept_int_0 => \USB:ept_int_0\,
            ord_int => \USB:Net_95\,
            dma_req_7 => \USB:dma_req_7\,
            dma_req_6 => \USB:dma_req_6\,
            dma_req_5 => \USB:dma_req_5\,
            dma_req_4 => \USB:dma_req_4\,
            dma_req_3 => \USB:dma_req_3\,
            dma_req_2 => \USB:dma_req_2\,
            dma_req_1 => \USB:dma_req_1\,
            dma_req_0 => \USB:dma_req_0\,
            dma_termin => \USB:Net_824\);

    \USB:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USB:Net_79\,
            clock => ClockBlock_BUS_CLK);

    \USB:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USB:Net_81\,
            clock => ClockBlock_BUS_CLK);

    \USB:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USB:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USB:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USB:ept_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USB:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USB:ept_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USB:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USB:ept_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USB:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USB:ept_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USB:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_820,
            clock => ClockBlock_BUS_CLK);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    but0:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_54,
            clock => ClockBlock_BUS_CLK);

    but1:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_55,
            clock => ClockBlock_BUS_CLK);

END __DEFAULT__;
