<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › alpha › kernel › sys_dp264.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>sys_dp264.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *	linux/arch/alpha/kernel/sys_dp264.c</span>
<span class="cm"> *</span>
<span class="cm"> *	Copyright (C) 1995 David A Rusling</span>
<span class="cm"> *	Copyright (C) 1996, 1999 Jay A Estabrook</span>
<span class="cm"> *	Copyright (C) 1998, 1999 Richard Henderson</span>
<span class="cm"> *</span>
<span class="cm"> *	Modified by Christopher C. Chimelis, 2001 to</span>
<span class="cm"> *	add support for the addition of Shark to the</span>
<span class="cm"> *	Tsunami family.</span>
<span class="cm"> *</span>
<span class="cm"> * Code supporting the DP264 (EV6+TSUNAMI).</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>

<span class="cp">#include &lt;asm/ptrace.h&gt;</span>
<span class="cp">#include &lt;asm/dma.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/core_tsunami.h&gt;</span>
<span class="cp">#include &lt;asm/hwrpb.h&gt;</span>
<span class="cp">#include &lt;asm/tlbflush.h&gt;</span>

<span class="cp">#include &quot;proto.h&quot;</span>
<span class="cp">#include &quot;irq_impl.h&quot;</span>
<span class="cp">#include &quot;pci_impl.h&quot;</span>
<span class="cp">#include &quot;machvec_impl.h&quot;</span>


<span class="cm">/* Note mask bit is true for ENABLED irqs.  */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cached_irq_mask</span><span class="p">;</span>
<span class="cm">/* dp264 boards handle at max four CPUs */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cpu_irq_affinity</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">,</span> <span class="mi">0UL</span> <span class="p">};</span>

<span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">dp264_irq_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">tsunami_update_irq_hw</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">register</span> <span class="n">tsunami_cchip</span> <span class="o">*</span><span class="n">cchip</span> <span class="o">=</span> <span class="n">TSUNAMI_cchip</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">isa_enable</span> <span class="o">=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="mi">55</span><span class="p">;</span>
	<span class="k">register</span> <span class="kt">int</span> <span class="n">bcpu</span> <span class="o">=</span> <span class="n">boot_cpuid</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">dim0</span><span class="p">,</span> <span class="o">*</span><span class="n">dim1</span><span class="p">,</span> <span class="o">*</span><span class="n">dim2</span><span class="p">,</span> <span class="o">*</span><span class="n">dim3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask0</span><span class="p">,</span> <span class="n">mask1</span><span class="p">,</span> <span class="n">mask2</span><span class="p">,</span> <span class="n">mask3</span><span class="p">,</span> <span class="n">dummy</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">isa_enable</span><span class="p">;</span>
	<span class="n">mask0</span> <span class="o">=</span> <span class="n">mask</span> <span class="o">&amp;</span> <span class="n">cpu_irq_affinity</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">mask1</span> <span class="o">=</span> <span class="n">mask</span> <span class="o">&amp;</span> <span class="n">cpu_irq_affinity</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">mask2</span> <span class="o">=</span> <span class="n">mask</span> <span class="o">&amp;</span> <span class="n">cpu_irq_affinity</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">mask3</span> <span class="o">=</span> <span class="n">mask</span> <span class="o">&amp;</span> <span class="n">cpu_irq_affinity</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bcpu</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="n">mask0</span> <span class="o">|=</span> <span class="n">isa_enable</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">bcpu</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="n">mask1</span> <span class="o">|=</span> <span class="n">isa_enable</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">bcpu</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="n">mask2</span> <span class="o">|=</span> <span class="n">isa_enable</span><span class="p">;</span>
	<span class="k">else</span> <span class="n">mask3</span> <span class="o">|=</span> <span class="n">isa_enable</span><span class="p">;</span>

	<span class="n">dim0</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cchip</span><span class="o">-&gt;</span><span class="n">dim0</span><span class="p">.</span><span class="n">csr</span><span class="p">;</span>
	<span class="n">dim1</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cchip</span><span class="o">-&gt;</span><span class="n">dim1</span><span class="p">.</span><span class="n">csr</span><span class="p">;</span>
	<span class="n">dim2</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cchip</span><span class="o">-&gt;</span><span class="n">dim2</span><span class="p">.</span><span class="n">csr</span><span class="p">;</span>
	<span class="n">dim3</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cchip</span><span class="o">-&gt;</span><span class="n">dim3</span><span class="p">.</span><span class="n">csr</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_possible</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span> <span class="n">dim0</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dummy</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_possible</span><span class="p">(</span><span class="mi">1</span><span class="p">))</span> <span class="n">dim1</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dummy</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_possible</span><span class="p">(</span><span class="mi">2</span><span class="p">))</span> <span class="n">dim2</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dummy</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_possible</span><span class="p">(</span><span class="mi">3</span><span class="p">))</span> <span class="n">dim3</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dummy</span><span class="p">;</span>

	<span class="o">*</span><span class="n">dim0</span> <span class="o">=</span> <span class="n">mask0</span><span class="p">;</span>
	<span class="o">*</span><span class="n">dim1</span> <span class="o">=</span> <span class="n">mask1</span><span class="p">;</span>
	<span class="o">*</span><span class="n">dim2</span> <span class="o">=</span> <span class="n">mask2</span><span class="p">;</span>
	<span class="o">*</span><span class="n">dim3</span> <span class="o">=</span> <span class="n">mask3</span><span class="p">;</span>
	<span class="n">mb</span><span class="p">();</span>
	<span class="o">*</span><span class="n">dim0</span><span class="p">;</span>
	<span class="o">*</span><span class="n">dim1</span><span class="p">;</span>
	<span class="o">*</span><span class="n">dim2</span><span class="p">;</span>
	<span class="o">*</span><span class="n">dim3</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">dimB</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bcpu</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="n">dimB</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cchip</span><span class="o">-&gt;</span><span class="n">dim0</span><span class="p">.</span><span class="n">csr</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">bcpu</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="n">dimB</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cchip</span><span class="o">-&gt;</span><span class="n">dim1</span><span class="p">.</span><span class="n">csr</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">bcpu</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="n">dimB</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cchip</span><span class="o">-&gt;</span><span class="n">dim2</span><span class="p">.</span><span class="n">csr</span><span class="p">;</span>
	<span class="k">else</span> <span class="n">dimB</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cchip</span><span class="o">-&gt;</span><span class="n">dim3</span><span class="p">.</span><span class="n">csr</span><span class="p">;</span>

	<span class="o">*</span><span class="n">dimB</span> <span class="o">=</span> <span class="n">mask</span> <span class="o">|</span> <span class="n">isa_enable</span><span class="p">;</span>
	<span class="n">mb</span><span class="p">();</span>
	<span class="o">*</span><span class="n">dimB</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">dp264_enable_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dp264_irq_lock</span><span class="p">);</span>
	<span class="n">cached_irq_mask</span> <span class="o">|=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
	<span class="n">tsunami_update_irq_hw</span><span class="p">(</span><span class="n">cached_irq_mask</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dp264_irq_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">dp264_disable_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dp264_irq_lock</span><span class="p">);</span>
	<span class="n">cached_irq_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">tsunami_update_irq_hw</span><span class="p">(</span><span class="n">cached_irq_mask</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dp264_irq_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">clipper_enable_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dp264_irq_lock</span><span class="p">);</span>
	<span class="n">cached_irq_mask</span> <span class="o">|=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">tsunami_update_irq_hw</span><span class="p">(</span><span class="n">cached_irq_mask</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dp264_irq_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">clipper_disable_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dp264_irq_lock</span><span class="p">);</span>
	<span class="n">cached_irq_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">tsunami_update_irq_hw</span><span class="p">(</span><span class="n">cached_irq_mask</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dp264_irq_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">cpu_set_irq_affinity</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">cpumask_t</span> <span class="n">affinity</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cpu</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">cpu</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">aff</span> <span class="o">=</span> <span class="n">cpu_irq_affinity</span><span class="p">[</span><span class="n">cpu</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpumask_test_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">affinity</span><span class="p">))</span>
			<span class="n">aff</span> <span class="o">|=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">aff</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>
		<span class="n">cpu_irq_affinity</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span> <span class="o">=</span> <span class="n">aff</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">dp264_set_affinity</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">affinity</span><span class="p">,</span>
		   <span class="n">bool</span> <span class="n">force</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dp264_irq_lock</span><span class="p">);</span>
	<span class="n">cpu_set_irq_affinity</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="o">*</span><span class="n">affinity</span><span class="p">);</span>
	<span class="n">tsunami_update_irq_hw</span><span class="p">(</span><span class="n">cached_irq_mask</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dp264_irq_lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">clipper_set_affinity</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">affinity</span><span class="p">,</span>
		     <span class="n">bool</span> <span class="n">force</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dp264_irq_lock</span><span class="p">);</span>
	<span class="n">cpu_set_irq_affinity</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="mi">16</span><span class="p">,</span> <span class="o">*</span><span class="n">affinity</span><span class="p">);</span>
	<span class="n">tsunami_update_irq_hw</span><span class="p">(</span><span class="n">cached_irq_mask</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dp264_irq_lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">dp264_irq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;DP264&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>		<span class="o">=</span> <span class="n">dp264_enable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>		<span class="o">=</span> <span class="n">dp264_disable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>		<span class="o">=</span> <span class="n">dp264_disable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_affinity</span>	<span class="o">=</span> <span class="n">dp264_set_affinity</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">clipper_irq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;CLIPPER&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>		<span class="o">=</span> <span class="n">clipper_enable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>		<span class="o">=</span> <span class="n">clipper_disable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>		<span class="o">=</span> <span class="n">clipper_disable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_affinity</span>	<span class="o">=</span> <span class="n">clipper_set_affinity</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">dp264_device_interrupt</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vector</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if 1</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;dp264_device_interrupt: NOT IMPLEMENTED YET!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pld</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Read the interrupt summary register of TSUNAMI */</span>
	<span class="n">pld</span> <span class="o">=</span> <span class="n">TSUNAMI_cchip</span><span class="o">-&gt;</span><span class="n">dir0</span><span class="p">.</span><span class="n">csr</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Now for every possible bit set, work through them and call</span>
<span class="cm">	 * the appropriate interrupt handler.</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">pld</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">i</span> <span class="o">=</span> <span class="n">ffz</span><span class="p">(</span><span class="o">~</span><span class="n">pld</span><span class="p">);</span>
		<span class="n">pld</span> <span class="o">&amp;=</span> <span class="n">pld</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span> <span class="cm">/* clear least bit set */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">55</span><span class="p">)</span>
			<span class="n">isa_device_interrupt</span><span class="p">(</span><span class="n">vector</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">handle_irq</span><span class="p">(</span><span class="mi">16</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
<span class="cp">#if 0</span><span class="c"></span>
<span class="c">		TSUNAMI_cchip-&gt;dir0.csr = 1UL &lt;&lt; i; mb();</span>
<span class="c">		tmp = TSUNAMI_cchip-&gt;dir0.csr;</span>
<span class="cp">#endif</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> 
<span class="nf">dp264_srm_device_interrupt</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vector</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="p">(</span><span class="n">vector</span> <span class="o">-</span> <span class="mh">0x800</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * The SRM console reports PCI interrupts with a vector calculated by:</span>
<span class="cm">	 *</span>
<span class="cm">	 *	0x900 + (0x10 * DRIR-bit)</span>
<span class="cm">	 *</span>
<span class="cm">	 * So bit 16 shows up as IRQ 32, etc.</span>
<span class="cm">	 * </span>
<span class="cm">	 * On DP264/BRICK/MONET, we adjust it down by 16 because at least</span>
<span class="cm">	 * that many of the low order bits of the DRIR are not used, and</span>
<span class="cm">	 * so we don&#39;t count them.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="mi">32</span><span class="p">)</span>
		<span class="n">irq</span> <span class="o">-=</span> <span class="mi">16</span><span class="p">;</span>

	<span class="n">handle_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> 
<span class="nf">clipper_srm_device_interrupt</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vector</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="p">(</span><span class="n">vector</span> <span class="o">-</span> <span class="mh">0x800</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm">	 * The SRM console reports PCI interrupts with a vector calculated by:</span>
<span class="cm">	 *</span>
<span class="cm">	 *	0x900 + (0x10 * DRIR-bit)</span>
<span class="cm">	 *</span>
<span class="cm">	 * So bit 16 shows up as IRQ 32, etc.</span>
<span class="cm">	 * </span>
<span class="cm">	 * CLIPPER uses bits 8-47 for PCI interrupts, so we do not need</span>
<span class="cm">	 * to scale down the vector reported, we just use it.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Eg IRQ 24 is DRIR bit 8, etc, etc</span>
<span class="cm">	 */</span>
	<span class="n">handle_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">init_tsunami_irqs</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span> <span class="n">ops</span><span class="p">,</span> <span class="kt">int</span> <span class="n">imin</span><span class="p">,</span> <span class="kt">int</span> <span class="n">imax</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">long</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">imin</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">imax</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">ops</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
		<span class="n">irq_set_status_flags</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">IRQ_LEVEL</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">dp264_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">outb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">DMA1_RESET_REG</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">DMA2_RESET_REG</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">DMA_MODE_CASCADE</span><span class="p">,</span> <span class="n">DMA2_MODE_REG</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">DMA2_MASK_REG</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">alpha_using_srm</span><span class="p">)</span>
		<span class="n">alpha_mv</span><span class="p">.</span><span class="n">device_interrupt</span> <span class="o">=</span> <span class="n">dp264_srm_device_interrupt</span><span class="p">;</span>

	<span class="n">tsunami_update_irq_hw</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="n">init_i8259a_irqs</span><span class="p">();</span>
	<span class="n">init_tsunami_irqs</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dp264_irq_type</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">47</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">clipper_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">outb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">DMA1_RESET_REG</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">DMA2_RESET_REG</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">DMA_MODE_CASCADE</span><span class="p">,</span> <span class="n">DMA2_MODE_REG</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">DMA2_MASK_REG</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">alpha_using_srm</span><span class="p">)</span>
		<span class="n">alpha_mv</span><span class="p">.</span><span class="n">device_interrupt</span> <span class="o">=</span> <span class="n">clipper_srm_device_interrupt</span><span class="p">;</span>

	<span class="n">tsunami_update_irq_hw</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="n">init_i8259a_irqs</span><span class="p">();</span>
	<span class="n">init_tsunami_irqs</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clipper_irq_type</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">63</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * PCI Fixup configuration.</span>
<span class="cm"> *</span>
<span class="cm"> * Summary @ TSUNAMI_CSR_DIM0:</span>
<span class="cm"> * Bit      Meaning</span>
<span class="cm"> * 0-17     Unused</span>
<span class="cm"> *18        Interrupt SCSI B (Adaptec 7895 builtin)</span>
<span class="cm"> *19        Interrupt SCSI A (Adaptec 7895 builtin)</span>
<span class="cm"> *20        Interrupt Line D from slot 2 PCI0</span>
<span class="cm"> *21        Interrupt Line C from slot 2 PCI0</span>
<span class="cm"> *22        Interrupt Line B from slot 2 PCI0</span>
<span class="cm"> *23        Interrupt Line A from slot 2 PCI0</span>
<span class="cm"> *24        Interrupt Line D from slot 1 PCI0</span>
<span class="cm"> *25        Interrupt Line C from slot 1 PCI0</span>
<span class="cm"> *26        Interrupt Line B from slot 1 PCI0</span>
<span class="cm"> *27        Interrupt Line A from slot 1 PCI0</span>
<span class="cm"> *28        Interrupt Line D from slot 0 PCI0</span>
<span class="cm"> *29        Interrupt Line C from slot 0 PCI0</span>
<span class="cm"> *30        Interrupt Line B from slot 0 PCI0</span>
<span class="cm"> *31        Interrupt Line A from slot 0 PCI0</span>
<span class="cm"> *</span>
<span class="cm"> *32        Interrupt Line D from slot 3 PCI1</span>
<span class="cm"> *33        Interrupt Line C from slot 3 PCI1</span>
<span class="cm"> *34        Interrupt Line B from slot 3 PCI1</span>
<span class="cm"> *35        Interrupt Line A from slot 3 PCI1</span>
<span class="cm"> *36        Interrupt Line D from slot 2 PCI1</span>
<span class="cm"> *37        Interrupt Line C from slot 2 PCI1</span>
<span class="cm"> *38        Interrupt Line B from slot 2 PCI1</span>
<span class="cm"> *39        Interrupt Line A from slot 2 PCI1</span>
<span class="cm"> *40        Interrupt Line D from slot 1 PCI1</span>
<span class="cm"> *41        Interrupt Line C from slot 1 PCI1</span>
<span class="cm"> *42        Interrupt Line B from slot 1 PCI1</span>
<span class="cm"> *43        Interrupt Line A from slot 1 PCI1</span>
<span class="cm"> *44        Interrupt Line D from slot 0 PCI1</span>
<span class="cm"> *45        Interrupt Line C from slot 0 PCI1</span>
<span class="cm"> *46        Interrupt Line B from slot 0 PCI1</span>
<span class="cm"> *47        Interrupt Line A from slot 0 PCI1</span>
<span class="cm"> *48-52     Unused</span>
<span class="cm"> *53        PCI0 NMI (from Cypress)</span>
<span class="cm"> *54        PCI0 SMI INT (from Cypress)</span>
<span class="cm"> *55        PCI0 ISA Interrupt (from Cypress)</span>
<span class="cm"> *56-60     Unused</span>
<span class="cm"> *61        PCI1 Bus Error</span>
<span class="cm"> *62        PCI0 Bus Error</span>
<span class="cm"> *63        Reserved</span>
<span class="cm"> *</span>
<span class="cm"> * IdSel	</span>
<span class="cm"> *   5	 Cypress Bridge I/O</span>
<span class="cm"> *   6	 SCSI Adaptec builtin</span>
<span class="cm"> *   7	 64 bit PCI option slot 0 (all busses)</span>
<span class="cm"> *   8	 64 bit PCI option slot 1 (all busses)</span>
<span class="cm"> *   9	 64 bit PCI option slot 2 (all busses)</span>
<span class="cm"> *  10	 64 bit PCI option slot 3 (not bus 0)</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span>
<span class="nf">isa_irq_fixup</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">irq8</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">irq</span><span class="p">;</span>

	<span class="cm">/* This interrupt is routed via ISA bridge, so we&#39;ll</span>
<span class="cm">	   just have to trust whatever value the console might</span>
<span class="cm">	   have assigned.  */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_INTERRUPT_LINE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">irq8</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">irq8</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span>
<span class="nf">dp264_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">char</span> <span class="n">irq_tab</span><span class="p">[</span><span class="mi">6</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/*INT    INTA   INTB   INTC   INTD */</span>
		<span class="p">{</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span> <span class="cm">/* IdSel 5 ISA Bridge */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">2</span><span class="p">},</span> <span class="cm">/* IdSel 6 SCSI builtin*/</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span><span class="mi">15</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">15</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">14</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">13</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">12</span><span class="p">},</span> <span class="cm">/* IdSel 7 slot 0 */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span><span class="mi">11</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">11</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">10</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">8</span><span class="p">},</span> <span class="cm">/* IdSel 8 slot 1 */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">4</span><span class="p">},</span> <span class="cm">/* IdSel 9 slot 2 */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">0</span><span class="p">}</span>  <span class="cm">/* IdSel 10 slot 3 */</span>
	<span class="p">};</span>
	<span class="k">const</span> <span class="kt">long</span> <span class="n">min_idsel</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="n">max_idsel</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span> <span class="n">irqs_per_slot</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">sysdata</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">COMMON_TABLE_LOOKUP</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">irq</span> <span class="o">+=</span> <span class="mi">16</span> <span class="o">*</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">isa_irq_fixup</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span>
<span class="nf">monet_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">char</span> <span class="n">irq_tab</span><span class="p">[</span><span class="mi">13</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/*INT    INTA   INTB   INTC   INTD */</span>
		<span class="p">{</span>    <span class="mi">45</span><span class="p">,</span>    <span class="mi">45</span><span class="p">,</span>    <span class="mi">45</span><span class="p">,</span>    <span class="mi">45</span><span class="p">,</span>    <span class="mi">45</span><span class="p">},</span> <span class="cm">/* IdSel 3 21143 PCI1 */</span>
		<span class="p">{</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span> <span class="cm">/* IdSel 4 unused */</span>
		<span class="p">{</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span> <span class="cm">/* IdSel 5 unused */</span>
		<span class="p">{</span>    <span class="mi">47</span><span class="p">,</span>    <span class="mi">47</span><span class="p">,</span>    <span class="mi">47</span><span class="p">,</span>    <span class="mi">47</span><span class="p">,</span>    <span class="mi">47</span><span class="p">},</span> <span class="cm">/* IdSel 6 SCSI PCI1 */</span>
		<span class="p">{</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span> <span class="cm">/* IdSel 7 ISA Bridge */</span>
		<span class="p">{</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span> <span class="cm">/* IdSel 8 P2P PCI1 */</span>
<span class="cp">#if 1</span>
		<span class="p">{</span>    <span class="mi">28</span><span class="p">,</span>    <span class="mi">28</span><span class="p">,</span>    <span class="mi">29</span><span class="p">,</span>    <span class="mi">30</span><span class="p">,</span>    <span class="mi">31</span><span class="p">},</span> <span class="cm">/* IdSel 14 slot 4 PCI2*/</span>
		<span class="p">{</span>    <span class="mi">24</span><span class="p">,</span>    <span class="mi">24</span><span class="p">,</span>    <span class="mi">25</span><span class="p">,</span>    <span class="mi">26</span><span class="p">,</span>    <span class="mi">27</span><span class="p">},</span> <span class="cm">/* IdSel 15 slot 5 PCI2*/</span>
<span class="cp">#else</span>
		<span class="p">{</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span> <span class="cm">/* IdSel 9 unused */</span>
		<span class="p">{</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span> <span class="cm">/* IdSel 10 unused */</span>
<span class="cp">#endif</span>
		<span class="p">{</span>    <span class="mi">40</span><span class="p">,</span>    <span class="mi">40</span><span class="p">,</span>    <span class="mi">41</span><span class="p">,</span>    <span class="mi">42</span><span class="p">,</span>    <span class="mi">43</span><span class="p">},</span> <span class="cm">/* IdSel 11 slot 1 PCI0*/</span>
		<span class="p">{</span>    <span class="mi">36</span><span class="p">,</span>    <span class="mi">36</span><span class="p">,</span>    <span class="mi">37</span><span class="p">,</span>    <span class="mi">38</span><span class="p">,</span>    <span class="mi">39</span><span class="p">},</span> <span class="cm">/* IdSel 12 slot 2 PCI0*/</span>
		<span class="p">{</span>    <span class="mi">32</span><span class="p">,</span>    <span class="mi">32</span><span class="p">,</span>    <span class="mi">33</span><span class="p">,</span>    <span class="mi">34</span><span class="p">,</span>    <span class="mi">35</span><span class="p">},</span> <span class="cm">/* IdSel 13 slot 3 PCI0*/</span>
		<span class="p">{</span>    <span class="mi">28</span><span class="p">,</span>    <span class="mi">28</span><span class="p">,</span>    <span class="mi">29</span><span class="p">,</span>    <span class="mi">30</span><span class="p">,</span>    <span class="mi">31</span><span class="p">},</span> <span class="cm">/* IdSel 14 slot 4 PCI2*/</span>
		<span class="p">{</span>    <span class="mi">24</span><span class="p">,</span>    <span class="mi">24</span><span class="p">,</span>    <span class="mi">25</span><span class="p">,</span>    <span class="mi">26</span><span class="p">,</span>    <span class="mi">27</span><span class="p">}</span>  <span class="cm">/* IdSel 15 slot 5 PCI2*/</span>
	<span class="p">};</span>
	<span class="k">const</span> <span class="kt">long</span> <span class="n">min_idsel</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="n">max_idsel</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span> <span class="n">irqs_per_slot</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">isa_irq_fixup</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">COMMON_TABLE_LOOKUP</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="n">__init</span>
<span class="nf">monet_swizzle</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">pinp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">sysdata</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">slot</span><span class="p">,</span> <span class="n">pin</span> <span class="o">=</span> <span class="o">*</span><span class="n">pinp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">slot</span> <span class="o">=</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Check for the built-in bridge on hose 1. */</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">&amp;&amp;</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)</span> <span class="o">==</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">slot</span> <span class="o">=</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Must be a card-based bridge.  */</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="cm">/* Check for built-in bridge on hose 1. */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">&amp;&amp;</span>
			    <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)</span> <span class="o">==</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">slot</span> <span class="o">=</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">pin</span> <span class="o">=</span> <span class="n">pci_swizzle_interrupt_pin</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>

			<span class="cm">/* Move up the chain of bridges.  */</span>
			<span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="p">;</span>
			<span class="cm">/* Slot of the next bridge.  */</span>
			<span class="n">slot</span> <span class="o">=</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="o">*</span><span class="n">pinp</span> <span class="o">=</span> <span class="n">pin</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">slot</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span>
<span class="nf">webbrick_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">char</span> <span class="n">irq_tab</span><span class="p">[</span><span class="mi">13</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/*INT    INTA   INTB   INTC   INTD */</span>
		<span class="p">{</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span> <span class="cm">/* IdSel 7 ISA Bridge */</span>
		<span class="p">{</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span> <span class="cm">/* IdSel 8 unused */</span>
		<span class="p">{</span>    <span class="mi">29</span><span class="p">,</span>    <span class="mi">29</span><span class="p">,</span>    <span class="mi">29</span><span class="p">,</span>    <span class="mi">29</span><span class="p">,</span>    <span class="mi">29</span><span class="p">},</span> <span class="cm">/* IdSel 9 21143 #1 */</span>
		<span class="p">{</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span> <span class="cm">/* IdSel 10 unused */</span>
		<span class="p">{</span>    <span class="mi">30</span><span class="p">,</span>    <span class="mi">30</span><span class="p">,</span>    <span class="mi">30</span><span class="p">,</span>    <span class="mi">30</span><span class="p">,</span>    <span class="mi">30</span><span class="p">},</span> <span class="cm">/* IdSel 11 21143 #2 */</span>
		<span class="p">{</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span> <span class="cm">/* IdSel 12 unused */</span>
		<span class="p">{</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span> <span class="cm">/* IdSel 13 unused */</span>
		<span class="p">{</span>    <span class="mi">35</span><span class="p">,</span>    <span class="mi">35</span><span class="p">,</span>    <span class="mi">34</span><span class="p">,</span>    <span class="mi">33</span><span class="p">,</span>    <span class="mi">32</span><span class="p">},</span> <span class="cm">/* IdSel 14 slot 0 */</span>
		<span class="p">{</span>    <span class="mi">39</span><span class="p">,</span>    <span class="mi">39</span><span class="p">,</span>    <span class="mi">38</span><span class="p">,</span>    <span class="mi">37</span><span class="p">,</span>    <span class="mi">36</span><span class="p">},</span> <span class="cm">/* IdSel 15 slot 1 */</span>
		<span class="p">{</span>    <span class="mi">43</span><span class="p">,</span>    <span class="mi">43</span><span class="p">,</span>    <span class="mi">42</span><span class="p">,</span>    <span class="mi">41</span><span class="p">,</span>    <span class="mi">40</span><span class="p">},</span> <span class="cm">/* IdSel 16 slot 2 */</span>
		<span class="p">{</span>    <span class="mi">47</span><span class="p">,</span>    <span class="mi">47</span><span class="p">,</span>    <span class="mi">46</span><span class="p">,</span>    <span class="mi">45</span><span class="p">,</span>    <span class="mi">44</span><span class="p">},</span> <span class="cm">/* IdSel 17 slot 3 */</span>
	<span class="p">};</span>
	<span class="k">const</span> <span class="kt">long</span> <span class="n">min_idsel</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span> <span class="n">max_idsel</span> <span class="o">=</span> <span class="mi">17</span><span class="p">,</span> <span class="n">irqs_per_slot</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">isa_irq_fixup</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">COMMON_TABLE_LOOKUP</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span>
<span class="nf">clipper_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">char</span> <span class="n">irq_tab</span><span class="p">[</span><span class="mi">7</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/*INT    INTA   INTB   INTC   INTD */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">10</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">11</span><span class="p">},</span> <span class="cm">/* IdSel 1 slot 1 */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span><span class="mi">12</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">12</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">13</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">14</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">15</span><span class="p">},</span> <span class="cm">/* IdSel 2 slot 2 */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span><span class="mi">16</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">16</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">17</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">18</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">19</span><span class="p">},</span> <span class="cm">/* IdSel 3 slot 3 */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span><span class="mi">20</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">20</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">21</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">22</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">23</span><span class="p">},</span> <span class="cm">/* IdSel 4 slot 4 */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span><span class="mi">24</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">24</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">25</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">26</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">27</span><span class="p">},</span> <span class="cm">/* IdSel 5 slot 5 */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span><span class="mi">28</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">28</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">29</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">30</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">31</span><span class="p">},</span> <span class="cm">/* IdSel 6 slot 6 */</span>
		<span class="p">{</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">}</span>  <span class="cm">/* IdSel 7 ISA Bridge */</span>
	<span class="p">};</span>
	<span class="k">const</span> <span class="kt">long</span> <span class="n">min_idsel</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">max_idsel</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span> <span class="n">irqs_per_slot</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">sysdata</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">COMMON_TABLE_LOOKUP</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">irq</span> <span class="o">+=</span> <span class="mi">16</span> <span class="o">*</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">isa_irq_fixup</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">dp264_init_pci</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">common_init_pci</span><span class="p">();</span>
	<span class="n">SMC669_Init</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">locate_and_init_vga</span><span class="p">(</span><span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">monet_init_pci</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">common_init_pci</span><span class="p">();</span>
	<span class="n">SMC669_Init</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">es1888_init</span><span class="p">();</span>
	<span class="n">locate_and_init_vga</span><span class="p">(</span><span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">clipper_init_pci</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">common_init_pci</span><span class="p">();</span>
	<span class="n">locate_and_init_vga</span><span class="p">(</span><span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">webbrick_init_arch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tsunami_init_arch</span><span class="p">();</span>

	<span class="cm">/* Tsunami caches 4 PTEs at a time; DS10 has only 1 hose. */</span>
	<span class="n">hose_head</span><span class="o">-&gt;</span><span class="n">sg_isa</span><span class="o">-&gt;</span><span class="n">align_entry</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">hose_head</span><span class="o">-&gt;</span><span class="n">sg_pci</span><span class="o">-&gt;</span><span class="n">align_entry</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * The System Vectors</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">alpha_machine_vector</span> <span class="n">dp264_mv</span> <span class="n">__initmv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">vector_name</span>		<span class="o">=</span> <span class="s">&quot;DP264&quot;</span><span class="p">,</span>
	<span class="n">DO_EV6_MMU</span><span class="p">,</span>
	<span class="n">DO_DEFAULT_RTC</span><span class="p">,</span>
	<span class="n">DO_TSUNAMI_IO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">tsunami_machine_check</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_isa_dma_address</span>	<span class="o">=</span> <span class="n">ALPHA_MAX_ISA_DMA_ADDRESS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_io_address</span>		<span class="o">=</span> <span class="n">DEFAULT_IO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_mem_address</span>	<span class="o">=</span> <span class="n">DEFAULT_MEM_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_dac_offset</span>		<span class="o">=</span> <span class="n">TSUNAMI_DAC_OFFSET</span><span class="p">,</span>

	<span class="p">.</span><span class="n">nr_irqs</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device_interrupt</span>	<span class="o">=</span> <span class="n">dp264_device_interrupt</span><span class="p">,</span>

	<span class="p">.</span><span class="n">init_arch</span>		<span class="o">=</span> <span class="n">tsunami_init_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>		<span class="o">=</span> <span class="n">dp264_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_rtc</span>		<span class="o">=</span> <span class="n">common_init_rtc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_pci</span>		<span class="o">=</span> <span class="n">dp264_init_pci</span><span class="p">,</span>
	<span class="p">.</span><span class="n">kill_arch</span>		<span class="o">=</span> <span class="n">tsunami_kill_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_map_irq</span>		<span class="o">=</span> <span class="n">dp264_map_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_swizzle</span>		<span class="o">=</span> <span class="n">common_swizzle</span><span class="p">,</span>
<span class="p">};</span>
<span class="n">ALIAS_MV</span><span class="p">(</span><span class="n">dp264</span><span class="p">)</span>

<span class="k">struct</span> <span class="n">alpha_machine_vector</span> <span class="n">monet_mv</span> <span class="n">__initmv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">vector_name</span>		<span class="o">=</span> <span class="s">&quot;Monet&quot;</span><span class="p">,</span>
	<span class="n">DO_EV6_MMU</span><span class="p">,</span>
	<span class="n">DO_DEFAULT_RTC</span><span class="p">,</span>
	<span class="n">DO_TSUNAMI_IO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">tsunami_machine_check</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_isa_dma_address</span>	<span class="o">=</span> <span class="n">ALPHA_MAX_ISA_DMA_ADDRESS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_io_address</span>		<span class="o">=</span> <span class="n">DEFAULT_IO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_mem_address</span>	<span class="o">=</span> <span class="n">DEFAULT_MEM_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_dac_offset</span>		<span class="o">=</span> <span class="n">TSUNAMI_DAC_OFFSET</span><span class="p">,</span>

	<span class="p">.</span><span class="n">nr_irqs</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device_interrupt</span>	<span class="o">=</span> <span class="n">dp264_device_interrupt</span><span class="p">,</span>

	<span class="p">.</span><span class="n">init_arch</span>		<span class="o">=</span> <span class="n">tsunami_init_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>		<span class="o">=</span> <span class="n">dp264_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_rtc</span>		<span class="o">=</span> <span class="n">common_init_rtc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_pci</span>		<span class="o">=</span> <span class="n">monet_init_pci</span><span class="p">,</span>
	<span class="p">.</span><span class="n">kill_arch</span>		<span class="o">=</span> <span class="n">tsunami_kill_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_map_irq</span>		<span class="o">=</span> <span class="n">monet_map_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_swizzle</span>		<span class="o">=</span> <span class="n">monet_swizzle</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">alpha_machine_vector</span> <span class="n">webbrick_mv</span> <span class="n">__initmv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">vector_name</span>		<span class="o">=</span> <span class="s">&quot;Webbrick&quot;</span><span class="p">,</span>
	<span class="n">DO_EV6_MMU</span><span class="p">,</span>
	<span class="n">DO_DEFAULT_RTC</span><span class="p">,</span>
	<span class="n">DO_TSUNAMI_IO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">tsunami_machine_check</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_isa_dma_address</span>	<span class="o">=</span> <span class="n">ALPHA_MAX_ISA_DMA_ADDRESS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_io_address</span>		<span class="o">=</span> <span class="n">DEFAULT_IO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_mem_address</span>	<span class="o">=</span> <span class="n">DEFAULT_MEM_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_dac_offset</span>		<span class="o">=</span> <span class="n">TSUNAMI_DAC_OFFSET</span><span class="p">,</span>

	<span class="p">.</span><span class="n">nr_irqs</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device_interrupt</span>	<span class="o">=</span> <span class="n">dp264_device_interrupt</span><span class="p">,</span>

	<span class="p">.</span><span class="n">init_arch</span>		<span class="o">=</span> <span class="n">webbrick_init_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>		<span class="o">=</span> <span class="n">dp264_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_rtc</span>		<span class="o">=</span> <span class="n">common_init_rtc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_pci</span>		<span class="o">=</span> <span class="n">common_init_pci</span><span class="p">,</span>
	<span class="p">.</span><span class="n">kill_arch</span>		<span class="o">=</span> <span class="n">tsunami_kill_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_map_irq</span>		<span class="o">=</span> <span class="n">webbrick_map_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_swizzle</span>		<span class="o">=</span> <span class="n">common_swizzle</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">alpha_machine_vector</span> <span class="n">clipper_mv</span> <span class="n">__initmv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">vector_name</span>		<span class="o">=</span> <span class="s">&quot;Clipper&quot;</span><span class="p">,</span>
	<span class="n">DO_EV6_MMU</span><span class="p">,</span>
	<span class="n">DO_DEFAULT_RTC</span><span class="p">,</span>
	<span class="n">DO_TSUNAMI_IO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">tsunami_machine_check</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_isa_dma_address</span>	<span class="o">=</span> <span class="n">ALPHA_MAX_ISA_DMA_ADDRESS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_io_address</span>		<span class="o">=</span> <span class="n">DEFAULT_IO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_mem_address</span>	<span class="o">=</span> <span class="n">DEFAULT_MEM_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_dac_offset</span>		<span class="o">=</span> <span class="n">TSUNAMI_DAC_OFFSET</span><span class="p">,</span>

	<span class="p">.</span><span class="n">nr_irqs</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device_interrupt</span>	<span class="o">=</span> <span class="n">dp264_device_interrupt</span><span class="p">,</span>

	<span class="p">.</span><span class="n">init_arch</span>		<span class="o">=</span> <span class="n">tsunami_init_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>		<span class="o">=</span> <span class="n">clipper_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_rtc</span>		<span class="o">=</span> <span class="n">common_init_rtc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_pci</span>		<span class="o">=</span> <span class="n">clipper_init_pci</span><span class="p">,</span>
	<span class="p">.</span><span class="n">kill_arch</span>		<span class="o">=</span> <span class="n">tsunami_kill_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_map_irq</span>		<span class="o">=</span> <span class="n">clipper_map_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_swizzle</span>		<span class="o">=</span> <span class="n">common_swizzle</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Sharks strongly resemble Clipper, at least as far</span>
<span class="cm"> * as interrupt routing, etc, so we&#39;re using the</span>
<span class="cm"> * same functions as Clipper does</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">alpha_machine_vector</span> <span class="n">shark_mv</span> <span class="n">__initmv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">vector_name</span>		<span class="o">=</span> <span class="s">&quot;Shark&quot;</span><span class="p">,</span>
	<span class="n">DO_EV6_MMU</span><span class="p">,</span>
	<span class="n">DO_DEFAULT_RTC</span><span class="p">,</span>
	<span class="n">DO_TSUNAMI_IO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">tsunami_machine_check</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_isa_dma_address</span>	<span class="o">=</span> <span class="n">ALPHA_MAX_ISA_DMA_ADDRESS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_io_address</span>		<span class="o">=</span> <span class="n">DEFAULT_IO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_mem_address</span>	<span class="o">=</span> <span class="n">DEFAULT_MEM_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_dac_offset</span>		<span class="o">=</span> <span class="n">TSUNAMI_DAC_OFFSET</span><span class="p">,</span>

	<span class="p">.</span><span class="n">nr_irqs</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device_interrupt</span>	<span class="o">=</span> <span class="n">dp264_device_interrupt</span><span class="p">,</span>

	<span class="p">.</span><span class="n">init_arch</span>		<span class="o">=</span> <span class="n">tsunami_init_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>		<span class="o">=</span> <span class="n">clipper_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_rtc</span>		<span class="o">=</span> <span class="n">common_init_rtc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_pci</span>		<span class="o">=</span> <span class="n">common_init_pci</span><span class="p">,</span>
	<span class="p">.</span><span class="n">kill_arch</span>		<span class="o">=</span> <span class="n">tsunami_kill_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_map_irq</span>		<span class="o">=</span> <span class="n">clipper_map_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_swizzle</span>		<span class="o">=</span> <span class="n">common_swizzle</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* No alpha_mv alias for webbrick/monet/clipper, since we compile them</span>
<span class="cm">   in unconditionally with DP264; setup_arch knows how to cope.  */</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
