<stg><name>naive_findClustersHLS1_Pipeline_VITIS_LOOP_168_3</name>


<trans_list>

<trans id="443" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %stackIndex = alloca i32 1

]]></Node>
<StgValue><ssdm name="stackIndex"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %grid, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %clusterID_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %clusterID_3

]]></Node>
<StgValue><ssdm name="clusterID_3_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %stackIndex_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %stackIndex_3

]]></Node>
<StgValue><ssdm name="stackIndex_3_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i32 %stackIndex_3_read, i32 %stackIndex

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:0 %stackIndex_1 = load i32 %stackIndex

]]></Node>
<StgValue><ssdm name="stackIndex_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.cond:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:2 %icmp_ln168 = icmp_sgt  i32 %stackIndex_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln168"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:3 %br_ln168 = br i1 %icmp_ln168, void %for.inc131.loopexit.exitStub, void %while.body

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:1 %stackIndex_2 = add i32 %stackIndex_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="stackIndex_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
while.body:2 %zext_ln170 = zext i32 %stackIndex_2

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:3 %stack_x_addr = getelementptr i32 %stack_x, i64 0, i64 %zext_ln170

]]></Node>
<StgValue><ssdm name="stack_x_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:4 %stack_y_addr = getelementptr i32 %stack_y, i64 0, i64 %zext_ln170

]]></Node>
<StgValue><ssdm name="stack_y_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="7">
<![CDATA[
while.body:5 %hit_x = load i7 %stack_x_addr

]]></Node>
<StgValue><ssdm name="hit_x"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="7">
<![CDATA[
while.body:8 %hit_y = load i7 %stack_y_addr

]]></Node>
<StgValue><ssdm name="hit_y"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc131.loopexit.exitStub:0 %store_ln170 = store i32 %stackIndex_1, i32 %stackIndex_2_out

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0">
<![CDATA[
for.inc131.loopexit.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:0 %specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln168"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="7">
<![CDATA[
while.body:5 %hit_x = load i7 %stack_x_addr

]]></Node>
<StgValue><ssdm name="hit_x"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32">
<![CDATA[
while.body:6 %trunc_ln170 = trunc i32 %hit_x

]]></Node>
<StgValue><ssdm name="trunc_ln170"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="32">
<![CDATA[
while.body:7 %trunc_ln170_1 = trunc i32 %hit_x

]]></Node>
<StgValue><ssdm name="trunc_ln170_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="7">
<![CDATA[
while.body:8 %hit_y = load i7 %stack_y_addr

]]></Node>
<StgValue><ssdm name="hit_y"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:9 %add_ln175 = add i32 %hit_x, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32">
<![CDATA[
while.body:10 %trunc_ln176 = trunc i32 %add_ln175

]]></Node>
<StgValue><ssdm name="trunc_ln176"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="32">
<![CDATA[
while.body:11 %trunc_ln176_1 = trunc i32 %add_ln175

]]></Node>
<StgValue><ssdm name="trunc_ln176_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:12 %add_ln176 = add i32 %hit_y, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:13 %icmp_ln180 = icmp_ult  i32 %add_ln175, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln180"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:14 %icmp_ln180_1 = icmp_ult  i32 %add_ln176, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln180_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.body:15 %and_ln180 = and i1 %icmp_ln180_1, i1 %icmp_ln180

]]></Node>
<StgValue><ssdm name="and_ln180"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body:16 %br_ln180 = br i1 %and_ln180, void %for.body66.split.1, void %if.then87.0

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
if.then87.0:0 %tmp_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln176_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
if.then87.0:1 %tmp_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln176, i1 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then87.0:2 %add_ln184 = add i7 %tmp_8, i7 %tmp_9

]]></Node>
<StgValue><ssdm name="add_ln184"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="32">
<![CDATA[
if.then87.0:3 %trunc_ln184 = trunc i32 %add_ln176

]]></Node>
<StgValue><ssdm name="trunc_ln184"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="4">
<![CDATA[
if.then87.0:4 %zext_ln184 = zext i4 %trunc_ln184

]]></Node>
<StgValue><ssdm name="zext_ln184"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then87.0:5 %add_ln184_1 = add i7 %add_ln184, i7 %zext_ln184

]]></Node>
<StgValue><ssdm name="add_ln184_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="7">
<![CDATA[
if.then87.0:6 %zext_ln184_1 = zext i7 %add_ln184_1

]]></Node>
<StgValue><ssdm name="zext_ln184_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.0:7 %grid_addr = getelementptr i32 %grid, i64 0, i64 %zext_ln184_1

]]></Node>
<StgValue><ssdm name="grid_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.0:8 %clusterGrid_x_addr = getelementptr i32 %clusterGrid_x, i64 0, i64 %zext_ln184_1

]]></Node>
<StgValue><ssdm name="clusterGrid_x_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.0:9 %clusterGrid_y_addr = getelementptr i32 %clusterGrid_y, i64 0, i64 %zext_ln184_1

]]></Node>
<StgValue><ssdm name="clusterGrid_y_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.0:10 %clusterGrid_clusterID_addr = getelementptr i32 %clusterGrid_clusterID, i64 0, i64 %zext_ln184_1

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="7">
<![CDATA[
if.then87.0:11 %grid_load = load i7 %grid_addr

]]></Node>
<StgValue><ssdm name="grid_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body66.split.1:1 %icmp_ln180_3 = icmp_ult  i32 %hit_x, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln180_3"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body66.split.1:2 %and_ln180_1 = and i1 %icmp_ln180_1, i1 %icmp_ln180_3

]]></Node>
<StgValue><ssdm name="and_ln180_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
if.then87.1:0 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln170_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
if.then87.1:1 %tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln170, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then87.1:2 %add_ln184_2 = add i7 %tmp_s, i7 %tmp_1

]]></Node>
<StgValue><ssdm name="add_ln184_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="32">
<![CDATA[
if.then87.1:3 %trunc_ln184_1 = trunc i32 %add_ln176

]]></Node>
<StgValue><ssdm name="trunc_ln184_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="4">
<![CDATA[
if.then87.1:4 %zext_ln184_2 = zext i4 %trunc_ln184_1

]]></Node>
<StgValue><ssdm name="zext_ln184_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then87.1:5 %add_ln184_3 = add i7 %add_ln184_2, i7 %zext_ln184_2

]]></Node>
<StgValue><ssdm name="add_ln184_3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="7">
<![CDATA[
if.then87.1:6 %zext_ln184_3 = zext i7 %add_ln184_3

]]></Node>
<StgValue><ssdm name="zext_ln184_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.1:7 %grid_addr_1 = getelementptr i32 %grid, i64 0, i64 %zext_ln184_3

]]></Node>
<StgValue><ssdm name="grid_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.1:8 %clusterGrid_x_addr_1 = getelementptr i32 %clusterGrid_x, i64 0, i64 %zext_ln184_3

]]></Node>
<StgValue><ssdm name="clusterGrid_x_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.1:9 %clusterGrid_y_addr_1 = getelementptr i32 %clusterGrid_y, i64 0, i64 %zext_ln184_3

]]></Node>
<StgValue><ssdm name="clusterGrid_y_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.1:10 %clusterGrid_clusterID_addr_1 = getelementptr i32 %clusterGrid_clusterID, i64 0, i64 %zext_ln184_3

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="7">
<![CDATA[
if.then87.1:11 %grid_load_1 = load i7 %grid_addr_1

]]></Node>
<StgValue><ssdm name="grid_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="7">
<![CDATA[
if.then87.0:11 %grid_load = load i7 %grid_addr

]]></Node>
<StgValue><ssdm name="grid_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then87.0:12 %icmp_ln184 = icmp_eq  i32 %grid_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then87.0:13 %br_ln184 = br i1 %icmp_ln184, void %land.lhs.true93.0, void %for.body66.split.1

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180" val="1"/>
<literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true93.0:0 %clusterGrid_clusterID_load = load i7 %clusterGrid_clusterID_addr

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="7">
<![CDATA[
if.then87.1:11 %grid_load_1 = load i7 %grid_addr_1

]]></Node>
<StgValue><ssdm name="grid_load_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then87.1:12 %icmp_ln184_8 = icmp_eq  i32 %grid_load_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_8"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_1" val="1"/>
<literal name="icmp_ln184_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true93.1:0 %clusterGrid_clusterID_load_1 = load i7 %clusterGrid_clusterID_addr_1

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_load_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body66.split.2:1 %add_ln175_1 = add i32 %hit_x, i32 1

]]></Node>
<StgValue><ssdm name="add_ln175_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="32">
<![CDATA[
for.body66.split.2:2 %trunc_ln180 = trunc i32 %add_ln175_1

]]></Node>
<StgValue><ssdm name="trunc_ln180"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="32">
<![CDATA[
for.body66.split.2:3 %trunc_ln180_1 = trunc i32 %add_ln175_1

]]></Node>
<StgValue><ssdm name="trunc_ln180_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body66.split.2:4 %icmp_ln180_2 = icmp_ult  i32 %add_ln175_1, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln180_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body66.split.2:5 %and_ln180_2 = and i1 %icmp_ln180_1, i1 %icmp_ln180_2

]]></Node>
<StgValue><ssdm name="and_ln180_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
if.then87.2:0 %tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln180_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
if.then87.2:1 %tmp_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln180, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then87.2:2 %add_ln184_4 = add i7 %tmp_2, i7 %tmp_3

]]></Node>
<StgValue><ssdm name="add_ln184_4"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="32">
<![CDATA[
if.then87.2:3 %trunc_ln184_2 = trunc i32 %add_ln176

]]></Node>
<StgValue><ssdm name="trunc_ln184_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="4">
<![CDATA[
if.then87.2:4 %zext_ln184_4 = zext i4 %trunc_ln184_2

]]></Node>
<StgValue><ssdm name="zext_ln184_4"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then87.2:5 %add_ln184_5 = add i7 %add_ln184_4, i7 %zext_ln184_4

]]></Node>
<StgValue><ssdm name="add_ln184_5"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="7">
<![CDATA[
if.then87.2:6 %zext_ln184_5 = zext i7 %add_ln184_5

]]></Node>
<StgValue><ssdm name="zext_ln184_5"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.2:7 %grid_addr_2 = getelementptr i32 %grid, i64 0, i64 %zext_ln184_5

]]></Node>
<StgValue><ssdm name="grid_addr_2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.2:8 %clusterGrid_x_addr_2 = getelementptr i32 %clusterGrid_x, i64 0, i64 %zext_ln184_5

]]></Node>
<StgValue><ssdm name="clusterGrid_x_addr_2"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.2:9 %clusterGrid_y_addr_2 = getelementptr i32 %clusterGrid_y, i64 0, i64 %zext_ln184_5

]]></Node>
<StgValue><ssdm name="clusterGrid_y_addr_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.2:10 %clusterGrid_clusterID_addr_2 = getelementptr i32 %clusterGrid_clusterID, i64 0, i64 %zext_ln184_5

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_addr_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="7">
<![CDATA[
if.then87.2:11 %grid_load_2 = load i7 %grid_addr_2

]]></Node>
<StgValue><ssdm name="grid_load_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body66.split.3:1 %icmp_ln180_4 = icmp_ult  i32 %hit_y, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln180_4"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body66.split.3:2 %and_ln180_3 = and i1 %icmp_ln180_4, i1 %icmp_ln180

]]></Node>
<StgValue><ssdm name="and_ln180_3"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
if.then87.3:0 %tmp_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln176_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
if.then87.3:1 %tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln176, i1 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then87.3:2 %add_ln184_6 = add i7 %tmp_4, i7 %tmp_5

]]></Node>
<StgValue><ssdm name="add_ln184_6"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="32">
<![CDATA[
if.then87.3:3 %trunc_ln184_3 = trunc i32 %hit_y

]]></Node>
<StgValue><ssdm name="trunc_ln184_3"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="4">
<![CDATA[
if.then87.3:4 %zext_ln184_6 = zext i4 %trunc_ln184_3

]]></Node>
<StgValue><ssdm name="zext_ln184_6"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then87.3:5 %add_ln184_7 = add i7 %add_ln184_6, i7 %zext_ln184_6

]]></Node>
<StgValue><ssdm name="add_ln184_7"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="7">
<![CDATA[
if.then87.3:6 %zext_ln184_7 = zext i7 %add_ln184_7

]]></Node>
<StgValue><ssdm name="zext_ln184_7"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.3:7 %grid_addr_3 = getelementptr i32 %grid, i64 0, i64 %zext_ln184_7

]]></Node>
<StgValue><ssdm name="grid_addr_3"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.3:8 %clusterGrid_x_addr_3 = getelementptr i32 %clusterGrid_x, i64 0, i64 %zext_ln184_7

]]></Node>
<StgValue><ssdm name="clusterGrid_x_addr_3"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.3:9 %clusterGrid_y_addr_3 = getelementptr i32 %clusterGrid_y, i64 0, i64 %zext_ln184_7

]]></Node>
<StgValue><ssdm name="clusterGrid_y_addr_3"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.3:10 %clusterGrid_clusterID_addr_3 = getelementptr i32 %clusterGrid_clusterID, i64 0, i64 %zext_ln184_7

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_addr_3"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="7">
<![CDATA[
if.then87.3:11 %grid_load_3 = load i7 %grid_addr_3

]]></Node>
<StgValue><ssdm name="grid_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="107" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180" val="1"/>
<literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true93.0:0 %clusterGrid_clusterID_load = load i7 %clusterGrid_clusterID_addr

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_load"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180" val="1"/>
<literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true93.0:1 %icmp_ln184_1 = icmp_eq  i32 %clusterGrid_clusterID_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180" val="1"/>
<literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true93.0:2 %br_ln184 = br i1 %icmp_ln184_1, void %for.body66.split.1, void %if.then100.0

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180" val="1"/>
<literal name="icmp_ln184" val="0"/>
<literal name="icmp_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
if.then100.0:0 %store_ln185 = store i32 %add_ln175, i7 %clusterGrid_x_addr

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180" val="1"/>
<literal name="icmp_ln184" val="0"/>
<literal name="icmp_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
if.then100.0:1 %store_ln185 = store i32 %add_ln176, i7 %clusterGrid_y_addr

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180" val="1"/>
<literal name="icmp_ln184" val="0"/>
<literal name="icmp_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
if.then100.0:3 %store_ln186 = store i32 %add_ln175, i7 %stack_x_addr

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180" val="1"/>
<literal name="icmp_ln184" val="0"/>
<literal name="icmp_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
if.then100.0:4 %store_ln186 = store i32 %add_ln176, i7 %stack_y_addr

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180" val="1"/>
<literal name="icmp_ln184" val="0"/>
<literal name="icmp_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
if.then100.0:5 %br_ln189 = br void %for.body66.split.1

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
for.body66.split.1:0 %stackIndex_5_0 = phi i32 %stackIndex_1, void %if.then100.0, i32 %stackIndex_2, void %while.body, i32 %stackIndex_2, void %if.then87.0, i32 %stackIndex_2, void %land.lhs.true93.0

]]></Node>
<StgValue><ssdm name="stackIndex_5_0"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body66.split.1:3 %br_ln180 = br i1 %and_ln180_1, void %for.body66.split.2, void %if.then87.1

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then87.1:13 %br_ln184 = br i1 %icmp_ln184_8, void %land.lhs.true93.1, void %for.body66.split.2

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_1" val="1"/>
<literal name="icmp_ln184_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true93.1:0 %clusterGrid_clusterID_load_1 = load i7 %clusterGrid_clusterID_addr_1

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_load_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_1" val="1"/>
<literal name="icmp_ln184_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true93.1:1 %icmp_ln184_9 = icmp_eq  i32 %clusterGrid_clusterID_load_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_9"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_1" val="1"/>
<literal name="icmp_ln184_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true93.1:2 %br_ln184 = br i1 %icmp_ln184_9, void %for.body66.split.2, void %if.then100.1

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_1" val="1"/>
<literal name="icmp_ln184_8" val="0"/>
<literal name="icmp_ln184_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
if.then100.1:0 %store_ln185 = store i32 %hit_x, i7 %clusterGrid_x_addr_1

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_1" val="1"/>
<literal name="icmp_ln184_8" val="0"/>
<literal name="icmp_ln184_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
if.then100.1:1 %store_ln185 = store i32 %add_ln176, i7 %clusterGrid_y_addr_1

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_1" val="1"/>
<literal name="icmp_ln184_8" val="0"/>
<literal name="icmp_ln184_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then100.1:3 %add_ln186 = add i32 %stackIndex_5_0, i32 1

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_1" val="1"/>
<literal name="icmp_ln184_8" val="0"/>
<literal name="icmp_ln184_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
if.then100.1:9 %br_ln189 = br void %for.body66.split.2

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
for.body66.split.2:0 %stackIndex_5_1 = phi i32 %add_ln186, void %if.then100.1, i32 %stackIndex_5_0, void %for.body66.split.1, i32 %stackIndex_5_0, void %if.then87.1, i32 %stackIndex_5_0, void %land.lhs.true93.1

]]></Node>
<StgValue><ssdm name="stackIndex_5_1"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body66.split.2:6 %br_ln180 = br i1 %and_ln180_2, void %for.body66.split.3, void %if.then87.2

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="7">
<![CDATA[
if.then87.2:11 %grid_load_2 = load i7 %grid_addr_2

]]></Node>
<StgValue><ssdm name="grid_load_2"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then87.2:12 %icmp_ln184_2 = icmp_eq  i32 %grid_load_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_2"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then87.2:13 %br_ln184 = br i1 %icmp_ln184_2, void %land.lhs.true93.2, void %for.body66.split.3

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
<literal name="icmp_ln184_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true93.2:0 %clusterGrid_clusterID_load_2 = load i7 %clusterGrid_clusterID_addr_2

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_load_2"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="7">
<![CDATA[
if.then87.3:11 %grid_load_3 = load i7 %grid_addr_3

]]></Node>
<StgValue><ssdm name="grid_load_3"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then87.3:12 %icmp_ln184_3 = icmp_eq  i32 %grid_load_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_3"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
<literal name="icmp_ln184_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true93.3:0 %clusterGrid_clusterID_load_3 = load i7 %clusterGrid_clusterID_addr_3

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_load_3"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body66.split.4:1 %and_ln180_4 = and i1 %icmp_ln180_4, i1 %icmp_ln180_2

]]></Node>
<StgValue><ssdm name="and_ln180_4"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
if.then87.4:0 %tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln180_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
if.then87.4:1 %tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln180, i1 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then87.4:2 %add_ln184_8 = add i7 %tmp_6, i7 %tmp_7

]]></Node>
<StgValue><ssdm name="add_ln184_8"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="32">
<![CDATA[
if.then87.4:3 %trunc_ln184_4 = trunc i32 %hit_y

]]></Node>
<StgValue><ssdm name="trunc_ln184_4"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="4">
<![CDATA[
if.then87.4:4 %zext_ln184_8 = zext i4 %trunc_ln184_4

]]></Node>
<StgValue><ssdm name="zext_ln184_8"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then87.4:5 %add_ln184_9 = add i7 %add_ln184_8, i7 %zext_ln184_8

]]></Node>
<StgValue><ssdm name="add_ln184_9"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="7">
<![CDATA[
if.then87.4:6 %zext_ln184_9 = zext i7 %add_ln184_9

]]></Node>
<StgValue><ssdm name="zext_ln184_9"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.4:7 %grid_addr_4 = getelementptr i32 %grid, i64 0, i64 %zext_ln184_9

]]></Node>
<StgValue><ssdm name="grid_addr_4"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.4:8 %clusterGrid_x_addr_4 = getelementptr i32 %clusterGrid_x, i64 0, i64 %zext_ln184_9

]]></Node>
<StgValue><ssdm name="clusterGrid_x_addr_4"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.4:9 %clusterGrid_y_addr_4 = getelementptr i32 %clusterGrid_y, i64 0, i64 %zext_ln184_9

]]></Node>
<StgValue><ssdm name="clusterGrid_y_addr_4"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.4:10 %clusterGrid_clusterID_addr_4 = getelementptr i32 %clusterGrid_clusterID, i64 0, i64 %zext_ln184_9

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_addr_4"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="7">
<![CDATA[
if.then87.4:11 %grid_load_4 = load i7 %grid_addr_4

]]></Node>
<StgValue><ssdm name="grid_load_4"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body66.split.5:1 %add_ln176_1 = add i32 %hit_y, i32 1

]]></Node>
<StgValue><ssdm name="add_ln176_1"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body66.split.5:2 %icmp_ln180_5 = icmp_ult  i32 %add_ln176_1, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln180_5"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body66.split.5:3 %and_ln180_5 = and i1 %icmp_ln180_5, i1 %icmp_ln180

]]></Node>
<StgValue><ssdm name="and_ln180_5"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
if.then87.5:0 %tmp_10 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln176_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
if.then87.5:1 %tmp_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln176, i1 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then87.5:2 %add_ln184_10 = add i7 %tmp_10, i7 %tmp_11

]]></Node>
<StgValue><ssdm name="add_ln184_10"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="32">
<![CDATA[
if.then87.5:3 %trunc_ln184_5 = trunc i32 %add_ln176_1

]]></Node>
<StgValue><ssdm name="trunc_ln184_5"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="4">
<![CDATA[
if.then87.5:4 %zext_ln184_10 = zext i4 %trunc_ln184_5

]]></Node>
<StgValue><ssdm name="zext_ln184_10"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then87.5:5 %add_ln184_11 = add i7 %add_ln184_10, i7 %zext_ln184_10

]]></Node>
<StgValue><ssdm name="add_ln184_11"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="7">
<![CDATA[
if.then87.5:6 %zext_ln184_11 = zext i7 %add_ln184_11

]]></Node>
<StgValue><ssdm name="zext_ln184_11"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.5:7 %grid_addr_5 = getelementptr i32 %grid, i64 0, i64 %zext_ln184_11

]]></Node>
<StgValue><ssdm name="grid_addr_5"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.5:8 %clusterGrid_x_addr_5 = getelementptr i32 %clusterGrid_x, i64 0, i64 %zext_ln184_11

]]></Node>
<StgValue><ssdm name="clusterGrid_x_addr_5"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.5:9 %clusterGrid_y_addr_5 = getelementptr i32 %clusterGrid_y, i64 0, i64 %zext_ln184_11

]]></Node>
<StgValue><ssdm name="clusterGrid_y_addr_5"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.5:10 %clusterGrid_clusterID_addr_5 = getelementptr i32 %clusterGrid_clusterID, i64 0, i64 %zext_ln184_11

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_addr_5"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="7">
<![CDATA[
if.then87.5:11 %grid_load_5 = load i7 %grid_addr_5

]]></Node>
<StgValue><ssdm name="grid_load_5"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body66.split.6:1 %and_ln180_6 = and i1 %icmp_ln180_5, i1 %icmp_ln180_3

]]></Node>
<StgValue><ssdm name="and_ln180_6"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
if.then87.6:0 %tmp_12 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln170_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
if.then87.6:1 %tmp_13 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln170, i1 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then87.6:2 %add_ln184_12 = add i7 %tmp_12, i7 %tmp_13

]]></Node>
<StgValue><ssdm name="add_ln184_12"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="32">
<![CDATA[
if.then87.6:3 %trunc_ln184_6 = trunc i32 %add_ln176_1

]]></Node>
<StgValue><ssdm name="trunc_ln184_6"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="4">
<![CDATA[
if.then87.6:4 %zext_ln184_12 = zext i4 %trunc_ln184_6

]]></Node>
<StgValue><ssdm name="zext_ln184_12"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then87.6:5 %add_ln184_13 = add i7 %add_ln184_12, i7 %zext_ln184_12

]]></Node>
<StgValue><ssdm name="add_ln184_13"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body66.split.7:1 %and_ln180_7 = and i1 %icmp_ln180_5, i1 %icmp_ln180_2

]]></Node>
<StgValue><ssdm name="and_ln180_7"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
if.then87.7:0 %tmp_14 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln180_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
if.then87.7:1 %tmp_15 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln180, i1 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then87.7:2 %add_ln184_14 = add i7 %tmp_14, i7 %tmp_15

]]></Node>
<StgValue><ssdm name="add_ln184_14"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="32">
<![CDATA[
if.then87.7:3 %trunc_ln184_7 = trunc i32 %add_ln176_1

]]></Node>
<StgValue><ssdm name="trunc_ln184_7"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="4">
<![CDATA[
if.then87.7:4 %zext_ln184_14 = zext i4 %trunc_ln184_7

]]></Node>
<StgValue><ssdm name="zext_ln184_14"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then87.7:5 %add_ln184_15 = add i7 %add_ln184_14, i7 %zext_ln184_14

]]></Node>
<StgValue><ssdm name="add_ln184_15"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_1" val="1"/>
<literal name="icmp_ln184_8" val="0"/>
<literal name="icmp_ln184_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="32">
<![CDATA[
if.then100.1:4 %zext_ln186 = zext i32 %stackIndex_5_0

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_1" val="1"/>
<literal name="icmp_ln184_8" val="0"/>
<literal name="icmp_ln184_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then100.1:5 %stack_x_addr_1 = getelementptr i32 %stack_x, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="stack_x_addr_1"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_1" val="1"/>
<literal name="icmp_ln184_8" val="0"/>
<literal name="icmp_ln184_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then100.1:6 %stack_y_addr_1 = getelementptr i32 %stack_y, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="stack_y_addr_1"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_1" val="1"/>
<literal name="icmp_ln184_8" val="0"/>
<literal name="icmp_ln184_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then100.1:7 %store_ln186 = store i32 %hit_x, i7 %stack_x_addr_1

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_1" val="1"/>
<literal name="icmp_ln184_8" val="0"/>
<literal name="icmp_ln184_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then100.1:8 %store_ln186 = store i32 %add_ln176, i7 %stack_y_addr_1

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
<literal name="icmp_ln184_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true93.2:0 %clusterGrid_clusterID_load_2 = load i7 %clusterGrid_clusterID_addr_2

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_load_2"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
<literal name="icmp_ln184_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true93.2:1 %icmp_ln184_10 = icmp_eq  i32 %clusterGrid_clusterID_load_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_10"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
<literal name="icmp_ln184_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true93.2:2 %br_ln184 = br i1 %icmp_ln184_10, void %for.body66.split.3, void %if.then100.2

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
<literal name="icmp_ln184_2" val="0"/>
<literal name="icmp_ln184_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
if.then100.2:0 %store_ln185 = store i32 %add_ln175_1, i7 %clusterGrid_x_addr_2

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
<literal name="icmp_ln184_2" val="0"/>
<literal name="icmp_ln184_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
if.then100.2:1 %store_ln185 = store i32 %add_ln176, i7 %clusterGrid_y_addr_2

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
<literal name="icmp_ln184_2" val="0"/>
<literal name="icmp_ln184_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then100.2:3 %add_ln186_1 = add i32 %stackIndex_5_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln186_1"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
<literal name="icmp_ln184_2" val="0"/>
<literal name="icmp_ln184_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
if.then100.2:9 %br_ln189 = br void %for.body66.split.3

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
for.body66.split.3:0 %stackIndex_5_2 = phi i32 %add_ln186_1, void %if.then100.2, i32 %stackIndex_5_1, void %for.body66.split.2, i32 %stackIndex_5_1, void %if.then87.2, i32 %stackIndex_5_1, void %land.lhs.true93.2

]]></Node>
<StgValue><ssdm name="stackIndex_5_2"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body66.split.3:3 %br_ln180 = br i1 %and_ln180_3, void %for.body66.split.4, void %if.then87.3

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then87.3:13 %br_ln184 = br i1 %icmp_ln184_3, void %land.lhs.true93.3, void %for.body66.split.4

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
<literal name="icmp_ln184_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true93.3:0 %clusterGrid_clusterID_load_3 = load i7 %clusterGrid_clusterID_addr_3

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_load_3"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
<literal name="icmp_ln184_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true93.3:1 %icmp_ln184_11 = icmp_eq  i32 %clusterGrid_clusterID_load_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_11"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
<literal name="icmp_ln184_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true93.3:2 %br_ln184 = br i1 %icmp_ln184_11, void %for.body66.split.4, void %if.then100.3

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
<literal name="icmp_ln184_3" val="0"/>
<literal name="icmp_ln184_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
if.then100.3:0 %store_ln185 = store i32 %add_ln175, i7 %clusterGrid_x_addr_3

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
<literal name="icmp_ln184_3" val="0"/>
<literal name="icmp_ln184_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
if.then100.3:1 %store_ln185 = store i32 %hit_y, i7 %clusterGrid_y_addr_3

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="7">
<![CDATA[
if.then87.4:11 %grid_load_4 = load i7 %grid_addr_4

]]></Node>
<StgValue><ssdm name="grid_load_4"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then87.4:12 %icmp_ln184_4 = icmp_eq  i32 %grid_load_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_4"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
<literal name="icmp_ln184_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true93.4:0 %clusterGrid_clusterID_load_4 = load i7 %clusterGrid_clusterID_addr_4

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_load_4"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="7">
<![CDATA[
if.then87.5:11 %grid_load_5 = load i7 %grid_addr_5

]]></Node>
<StgValue><ssdm name="grid_load_5"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then87.5:12 %icmp_ln184_5 = icmp_eq  i32 %grid_load_5, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_5"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
<literal name="icmp_ln184_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true93.5:0 %clusterGrid_clusterID_load_5 = load i7 %clusterGrid_clusterID_addr_5

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_load_5"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="7">
<![CDATA[
if.then87.6:6 %zext_ln184_13 = zext i7 %add_ln184_13

]]></Node>
<StgValue><ssdm name="zext_ln184_13"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.6:7 %grid_addr_6 = getelementptr i32 %grid, i64 0, i64 %zext_ln184_13

]]></Node>
<StgValue><ssdm name="grid_addr_6"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.6:8 %clusterGrid_x_addr_6 = getelementptr i32 %clusterGrid_x, i64 0, i64 %zext_ln184_13

]]></Node>
<StgValue><ssdm name="clusterGrid_x_addr_6"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.6:9 %clusterGrid_y_addr_6 = getelementptr i32 %clusterGrid_y, i64 0, i64 %zext_ln184_13

]]></Node>
<StgValue><ssdm name="clusterGrid_y_addr_6"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.6:10 %clusterGrid_clusterID_addr_6 = getelementptr i32 %clusterGrid_clusterID, i64 0, i64 %zext_ln184_13

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_addr_6"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="7">
<![CDATA[
if.then87.6:11 %grid_load_6 = load i7 %grid_addr_6

]]></Node>
<StgValue><ssdm name="grid_load_6"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="7">
<![CDATA[
if.then87.7:6 %zext_ln184_15 = zext i7 %add_ln184_15

]]></Node>
<StgValue><ssdm name="zext_ln184_15"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.7:7 %grid_addr_7 = getelementptr i32 %grid, i64 0, i64 %zext_ln184_15

]]></Node>
<StgValue><ssdm name="grid_addr_7"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.7:8 %clusterGrid_x_addr_7 = getelementptr i32 %clusterGrid_x, i64 0, i64 %zext_ln184_15

]]></Node>
<StgValue><ssdm name="clusterGrid_x_addr_7"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.7:9 %clusterGrid_y_addr_7 = getelementptr i32 %clusterGrid_y, i64 0, i64 %zext_ln184_15

]]></Node>
<StgValue><ssdm name="clusterGrid_y_addr_7"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then87.7:10 %clusterGrid_clusterID_addr_7 = getelementptr i32 %clusterGrid_clusterID, i64 0, i64 %zext_ln184_15

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_addr_7"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="7">
<![CDATA[
if.then87.7:11 %grid_load_7 = load i7 %grid_addr_7

]]></Node>
<StgValue><ssdm name="grid_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
<literal name="icmp_ln184_2" val="0"/>
<literal name="icmp_ln184_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="32">
<![CDATA[
if.then100.2:4 %zext_ln186_1 = zext i32 %stackIndex_5_1

]]></Node>
<StgValue><ssdm name="zext_ln186_1"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
<literal name="icmp_ln184_2" val="0"/>
<literal name="icmp_ln184_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then100.2:5 %stack_x_addr_2 = getelementptr i32 %stack_x, i64 0, i64 %zext_ln186_1

]]></Node>
<StgValue><ssdm name="stack_x_addr_2"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
<literal name="icmp_ln184_2" val="0"/>
<literal name="icmp_ln184_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then100.2:6 %stack_y_addr_2 = getelementptr i32 %stack_y, i64 0, i64 %zext_ln186_1

]]></Node>
<StgValue><ssdm name="stack_y_addr_2"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
<literal name="icmp_ln184_2" val="0"/>
<literal name="icmp_ln184_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then100.2:7 %store_ln186 = store i32 %add_ln175_1, i7 %stack_x_addr_2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
<literal name="icmp_ln184_2" val="0"/>
<literal name="icmp_ln184_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then100.2:8 %store_ln186 = store i32 %add_ln176, i7 %stack_y_addr_2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
<literal name="icmp_ln184_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true93.4:0 %clusterGrid_clusterID_load_4 = load i7 %clusterGrid_clusterID_addr_4

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_load_4"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
<literal name="icmp_ln184_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true93.4:1 %icmp_ln184_12 = icmp_eq  i32 %clusterGrid_clusterID_load_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_12"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
<literal name="icmp_ln184_4" val="0"/>
<literal name="icmp_ln184_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
if.then100.4:0 %store_ln185 = store i32 %add_ln175_1, i7 %clusterGrid_x_addr_4

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
<literal name="icmp_ln184_4" val="0"/>
<literal name="icmp_ln184_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
if.then100.4:1 %store_ln185 = store i32 %hit_y, i7 %clusterGrid_y_addr_4

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
<literal name="icmp_ln184_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true93.5:0 %clusterGrid_clusterID_load_5 = load i7 %clusterGrid_clusterID_addr_5

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_load_5"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
<literal name="icmp_ln184_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true93.5:1 %icmp_ln184_13 = icmp_eq  i32 %clusterGrid_clusterID_load_5, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_13"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
<literal name="icmp_ln184_5" val="0"/>
<literal name="icmp_ln184_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
if.then100.5:0 %store_ln185 = store i32 %add_ln175, i7 %clusterGrid_x_addr_5

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
<literal name="icmp_ln184_5" val="0"/>
<literal name="icmp_ln184_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
if.then100.5:1 %store_ln185 = store i32 %add_ln176_1, i7 %clusterGrid_y_addr_5

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="7">
<![CDATA[
if.then87.6:11 %grid_load_6 = load i7 %grid_addr_6

]]></Node>
<StgValue><ssdm name="grid_load_6"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then87.6:12 %icmp_ln184_6 = icmp_eq  i32 %grid_load_6, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_6"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
<literal name="icmp_ln184_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true93.6:0 %clusterGrid_clusterID_load_6 = load i7 %clusterGrid_clusterID_addr_6

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_load_6"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="7">
<![CDATA[
if.then87.7:11 %grid_load_7 = load i7 %grid_addr_7

]]></Node>
<StgValue><ssdm name="grid_load_7"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then87.7:12 %icmp_ln184_7 = icmp_eq  i32 %grid_load_7, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_7"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
<literal name="icmp_ln184_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true93.7:0 %clusterGrid_clusterID_load_7 = load i7 %clusterGrid_clusterID_addr_7

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="233" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180" val="1"/>
<literal name="icmp_ln184" val="0"/>
<literal name="icmp_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
if.then100.0:2 %store_ln185 = store i32 %clusterID_3_read, i7 %clusterGrid_clusterID_addr

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_1" val="1"/>
<literal name="icmp_ln184_8" val="0"/>
<literal name="icmp_ln184_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
if.then100.1:2 %store_ln185 = store i32 %clusterID_3_read, i7 %clusterGrid_clusterID_addr_1

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
<literal name="icmp_ln184_3" val="0"/>
<literal name="icmp_ln184_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then100.3:3 %add_ln186_2 = add i32 %stackIndex_5_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln186_2"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
<literal name="icmp_ln184_3" val="0"/>
<literal name="icmp_ln184_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="32">
<![CDATA[
if.then100.3:4 %zext_ln186_2 = zext i32 %stackIndex_5_2

]]></Node>
<StgValue><ssdm name="zext_ln186_2"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
<literal name="icmp_ln184_3" val="0"/>
<literal name="icmp_ln184_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then100.3:5 %stack_x_addr_3 = getelementptr i32 %stack_x, i64 0, i64 %zext_ln186_2

]]></Node>
<StgValue><ssdm name="stack_x_addr_3"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
<literal name="icmp_ln184_3" val="0"/>
<literal name="icmp_ln184_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then100.3:6 %stack_y_addr_3 = getelementptr i32 %stack_y, i64 0, i64 %zext_ln186_2

]]></Node>
<StgValue><ssdm name="stack_y_addr_3"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
<literal name="icmp_ln184_3" val="0"/>
<literal name="icmp_ln184_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then100.3:7 %store_ln186 = store i32 %add_ln175, i7 %stack_x_addr_3

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
<literal name="icmp_ln184_3" val="0"/>
<literal name="icmp_ln184_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then100.3:8 %store_ln186 = store i32 %hit_y, i7 %stack_y_addr_3

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
<literal name="icmp_ln184_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true93.6:0 %clusterGrid_clusterID_load_6 = load i7 %clusterGrid_clusterID_addr_6

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_load_6"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
<literal name="icmp_ln184_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true93.6:1 %icmp_ln184_14 = icmp_eq  i32 %clusterGrid_clusterID_load_6, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_14"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
<literal name="icmp_ln184_6" val="0"/>
<literal name="icmp_ln184_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
if.then100.6:0 %store_ln185 = store i32 %hit_x, i7 %clusterGrid_x_addr_6

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
<literal name="icmp_ln184_6" val="0"/>
<literal name="icmp_ln184_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
if.then100.6:1 %store_ln185 = store i32 %add_ln176_1, i7 %clusterGrid_y_addr_6

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
<literal name="icmp_ln184_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true93.7:0 %clusterGrid_clusterID_load_7 = load i7 %clusterGrid_clusterID_addr_7

]]></Node>
<StgValue><ssdm name="clusterGrid_clusterID_load_7"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
<literal name="icmp_ln184_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true93.7:1 %icmp_ln184_15 = icmp_eq  i32 %clusterGrid_clusterID_load_7, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_15"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
<literal name="icmp_ln184_7" val="0"/>
<literal name="icmp_ln184_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
if.then100.7:0 %store_ln185 = store i32 %add_ln175_1, i7 %clusterGrid_x_addr_7

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
<literal name="icmp_ln184_7" val="0"/>
<literal name="icmp_ln184_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
if.then100.7:1 %store_ln185 = store i32 %add_ln176_1, i7 %clusterGrid_y_addr_7

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="249" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_2" val="1"/>
<literal name="icmp_ln184_2" val="0"/>
<literal name="icmp_ln184_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
if.then100.2:2 %store_ln185 = store i32 %clusterID_3_read, i7 %clusterGrid_clusterID_addr_2

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
<literal name="icmp_ln184_3" val="0"/>
<literal name="icmp_ln184_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
if.then100.3:2 %store_ln185 = store i32 %clusterID_3_read, i7 %clusterGrid_clusterID_addr_3

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_3" val="1"/>
<literal name="icmp_ln184_3" val="0"/>
<literal name="icmp_ln184_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
if.then100.3:9 %br_ln189 = br void %for.body66.split.4

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
for.body66.split.4:0 %stackIndex_5_3 = phi i32 %add_ln186_2, void %if.then100.3, i32 %stackIndex_5_2, void %for.body66.split.3, i32 %stackIndex_5_2, void %if.then87.3, i32 %stackIndex_5_2, void %land.lhs.true93.3

]]></Node>
<StgValue><ssdm name="stackIndex_5_3"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body66.split.4:2 %br_ln180 = br i1 %and_ln180_4, void %for.body66.split.5, void %if.then87.4

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then87.4:13 %br_ln184 = br i1 %icmp_ln184_4, void %land.lhs.true93.4, void %for.body66.split.5

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
<literal name="icmp_ln184_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true93.4:2 %br_ln184 = br i1 %icmp_ln184_12, void %for.body66.split.5, void %if.then100.4

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
<literal name="icmp_ln184_4" val="0"/>
<literal name="icmp_ln184_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="32">
<![CDATA[
if.then100.4:4 %zext_ln186_3 = zext i32 %stackIndex_5_3

]]></Node>
<StgValue><ssdm name="zext_ln186_3"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
<literal name="icmp_ln184_4" val="0"/>
<literal name="icmp_ln184_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then100.4:5 %stack_x_addr_4 = getelementptr i32 %stack_x, i64 0, i64 %zext_ln186_3

]]></Node>
<StgValue><ssdm name="stack_x_addr_4"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
<literal name="icmp_ln184_4" val="0"/>
<literal name="icmp_ln184_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then100.4:6 %stack_y_addr_4 = getelementptr i32 %stack_y, i64 0, i64 %zext_ln186_3

]]></Node>
<StgValue><ssdm name="stack_y_addr_4"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
<literal name="icmp_ln184_4" val="0"/>
<literal name="icmp_ln184_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then100.4:7 %store_ln186 = store i32 %add_ln175_1, i7 %stack_x_addr_4

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
<literal name="icmp_ln184_4" val="0"/>
<literal name="icmp_ln184_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then100.4:8 %store_ln186 = store i32 %hit_y, i7 %stack_y_addr_4

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="261" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
<literal name="icmp_ln184_4" val="0"/>
<literal name="icmp_ln184_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
if.then100.4:2 %store_ln185 = store i32 %clusterID_3_read, i7 %clusterGrid_clusterID_addr_4

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
<literal name="icmp_ln184_4" val="0"/>
<literal name="icmp_ln184_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then100.4:3 %add_ln186_3 = add i32 %stackIndex_5_3, i32 1

]]></Node>
<StgValue><ssdm name="add_ln186_3"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_4" val="1"/>
<literal name="icmp_ln184_4" val="0"/>
<literal name="icmp_ln184_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
if.then100.4:9 %br_ln189 = br void %for.body66.split.5

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
for.body66.split.5:0 %stackIndex_5_4 = phi i32 %add_ln186_3, void %if.then100.4, i32 %stackIndex_5_3, void %for.body66.split.4, i32 %stackIndex_5_3, void %if.then87.4, i32 %stackIndex_5_3, void %land.lhs.true93.4

]]></Node>
<StgValue><ssdm name="stackIndex_5_4"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body66.split.5:4 %br_ln180 = br i1 %and_ln180_5, void %for.body66.split.6, void %if.then87.5

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then87.5:13 %br_ln184 = br i1 %icmp_ln184_5, void %land.lhs.true93.5, void %for.body66.split.6

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
<literal name="icmp_ln184_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true93.5:2 %br_ln184 = br i1 %icmp_ln184_13, void %for.body66.split.6, void %if.then100.5

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
<literal name="icmp_ln184_5" val="0"/>
<literal name="icmp_ln184_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
if.then100.5:2 %store_ln185 = store i32 %clusterID_3_read, i7 %clusterGrid_clusterID_addr_5

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
<literal name="icmp_ln184_5" val="0"/>
<literal name="icmp_ln184_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then100.5:3 %add_ln186_4 = add i32 %stackIndex_5_4, i32 1

]]></Node>
<StgValue><ssdm name="add_ln186_4"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
<literal name="icmp_ln184_5" val="0"/>
<literal name="icmp_ln184_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="32">
<![CDATA[
if.then100.5:4 %zext_ln186_4 = zext i32 %stackIndex_5_4

]]></Node>
<StgValue><ssdm name="zext_ln186_4"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
<literal name="icmp_ln184_5" val="0"/>
<literal name="icmp_ln184_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then100.5:5 %stack_x_addr_5 = getelementptr i32 %stack_x, i64 0, i64 %zext_ln186_4

]]></Node>
<StgValue><ssdm name="stack_x_addr_5"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
<literal name="icmp_ln184_5" val="0"/>
<literal name="icmp_ln184_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then100.5:6 %stack_y_addr_5 = getelementptr i32 %stack_y, i64 0, i64 %zext_ln186_4

]]></Node>
<StgValue><ssdm name="stack_y_addr_5"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
<literal name="icmp_ln184_5" val="0"/>
<literal name="icmp_ln184_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then100.5:7 %store_ln186 = store i32 %add_ln175, i7 %stack_x_addr_5

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
<literal name="icmp_ln184_5" val="0"/>
<literal name="icmp_ln184_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then100.5:8 %store_ln186 = store i32 %add_ln176_1, i7 %stack_y_addr_5

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_5" val="1"/>
<literal name="icmp_ln184_5" val="0"/>
<literal name="icmp_ln184_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
if.then100.5:9 %br_ln189 = br void %for.body66.split.6

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
for.body66.split.6:0 %stackIndex_5_5 = phi i32 %add_ln186_4, void %if.then100.5, i32 %stackIndex_5_4, void %for.body66.split.5, i32 %stackIndex_5_4, void %if.then87.5, i32 %stackIndex_5_4, void %land.lhs.true93.5

]]></Node>
<StgValue><ssdm name="stackIndex_5_5"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body66.split.6:2 %br_ln180 = br i1 %and_ln180_6, void %for.body66.split.7, void %if.then87.6

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then87.6:13 %br_ln184 = br i1 %icmp_ln184_6, void %land.lhs.true93.6, void %for.body66.split.7

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
<literal name="icmp_ln184_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true93.6:2 %br_ln184 = br i1 %icmp_ln184_14, void %for.body66.split.7, void %if.then100.6

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
<literal name="icmp_ln184_6" val="0"/>
<literal name="icmp_ln184_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
if.then100.6:2 %store_ln185 = store i32 %clusterID_3_read, i7 %clusterGrid_clusterID_addr_6

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
<literal name="icmp_ln184_6" val="0"/>
<literal name="icmp_ln184_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then100.6:3 %add_ln186_5 = add i32 %stackIndex_5_5, i32 1

]]></Node>
<StgValue><ssdm name="add_ln186_5"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
<literal name="icmp_ln184_6" val="0"/>
<literal name="icmp_ln184_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="32">
<![CDATA[
if.then100.6:4 %zext_ln186_5 = zext i32 %stackIndex_5_5

]]></Node>
<StgValue><ssdm name="zext_ln186_5"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
<literal name="icmp_ln184_6" val="0"/>
<literal name="icmp_ln184_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then100.6:5 %stack_x_addr_6 = getelementptr i32 %stack_x, i64 0, i64 %zext_ln186_5

]]></Node>
<StgValue><ssdm name="stack_x_addr_6"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
<literal name="icmp_ln184_6" val="0"/>
<literal name="icmp_ln184_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then100.6:6 %stack_y_addr_6 = getelementptr i32 %stack_y, i64 0, i64 %zext_ln186_5

]]></Node>
<StgValue><ssdm name="stack_y_addr_6"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
<literal name="icmp_ln184_6" val="0"/>
<literal name="icmp_ln184_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then100.6:7 %store_ln186 = store i32 %hit_x, i7 %stack_x_addr_6

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
<literal name="icmp_ln184_6" val="0"/>
<literal name="icmp_ln184_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then100.6:8 %store_ln186 = store i32 %add_ln176_1, i7 %stack_y_addr_6

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_6" val="1"/>
<literal name="icmp_ln184_6" val="0"/>
<literal name="icmp_ln184_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
if.then100.6:9 %br_ln189 = br void %for.body66.split.7

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
<literal name="icmp_ln184_7" val="0"/>
<literal name="icmp_ln184_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
if.then100.7:2 %store_ln185 = store i32 %clusterID_3_read, i7 %clusterGrid_clusterID_addr_7

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
for.body66.split.7:0 %stackIndex_5_6 = phi i32 %add_ln186_5, void %if.then100.6, i32 %stackIndex_5_5, void %for.body66.split.6, i32 %stackIndex_5_5, void %if.then87.6, i32 %stackIndex_5_5, void %land.lhs.true93.6

]]></Node>
<StgValue><ssdm name="stackIndex_5_6"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body66.split.7:2 %br_ln180 = br i1 %and_ln180_7, void %for.end, void %if.then87.7

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then87.7:13 %br_ln184 = br i1 %icmp_ln184_7, void %land.lhs.true93.7, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
<literal name="icmp_ln184_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true93.7:2 %br_ln184 = br i1 %icmp_ln184_15, void %for.end, void %if.then100.7

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
<literal name="icmp_ln184_7" val="0"/>
<literal name="icmp_ln184_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then100.7:3 %add_ln186_6 = add i32 %stackIndex_5_6, i32 1

]]></Node>
<StgValue><ssdm name="add_ln186_6"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
<literal name="icmp_ln184_7" val="0"/>
<literal name="icmp_ln184_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="32">
<![CDATA[
if.then100.7:4 %zext_ln186_6 = zext i32 %stackIndex_5_6

]]></Node>
<StgValue><ssdm name="zext_ln186_6"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
<literal name="icmp_ln184_7" val="0"/>
<literal name="icmp_ln184_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then100.7:5 %stack_x_addr_7 = getelementptr i32 %stack_x, i64 0, i64 %zext_ln186_6

]]></Node>
<StgValue><ssdm name="stack_x_addr_7"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
<literal name="icmp_ln184_7" val="0"/>
<literal name="icmp_ln184_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then100.7:6 %stack_y_addr_7 = getelementptr i32 %stack_y, i64 0, i64 %zext_ln186_6

]]></Node>
<StgValue><ssdm name="stack_y_addr_7"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
<literal name="icmp_ln184_7" val="0"/>
<literal name="icmp_ln184_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.then100.7:7 %store_ln186 = store i32 %add_ln175_1, i7 %stack_x_addr_7

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
<literal name="icmp_ln184_7" val="0"/>
<literal name="icmp_ln184_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.then100.7:8 %store_ln186 = store i32 %add_ln176_1, i7 %stack_y_addr_7

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
<literal name="and_ln180_7" val="1"/>
<literal name="icmp_ln184_7" val="0"/>
<literal name="icmp_ln184_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
if.then100.7:9 %br_ln189 = br void %for.end

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
for.end:0 %stackIndex_5_7 = phi i32 %add_ln186_6, void %if.then100.7, i32 %stackIndex_5_6, void %for.body66.split.7, i32 %stackIndex_5_6, void %if.then87.7, i32 %stackIndex_5_6, void %land.lhs.true93.7

]]></Node>
<StgValue><ssdm name="stackIndex_5_7"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end:1 %store_ln168 = store i32 %stackIndex_5_7, i32 %stackIndex

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
for.end:2 %br_ln168 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
