{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707402767728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707402767729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 08 09:32:47 2024 " "Processing started: Thu Feb 08 09:32:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707402767729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707402767729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tutorial2 -c tutorial2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tutorial2 -c tutorial2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707402767729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707402768335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707402768335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/tutorial2/clockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707402776503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707402776503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/tutorial2/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707402776507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707402776507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDisplay " "Found entity 1: sevenSegDisplay" {  } { { "sevenSegDisplay.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/tutorial2/sevenSegDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707402776511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707402776511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hextobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file hextobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexToBCD " "Found entity 1: hexToBCD" {  } { { "hexToBCD.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/tutorial2/hexToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707402776514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707402776514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tutorial2.v 1 1 " "Found 1 design units, including 1 entities, in source file tutorial2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tutorial2 " "Found entity 1: tutorial2" {  } { { "tutorial2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/tutorial2/tutorial2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707402776518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707402776518 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "tutorial2.v(7) " "Verilog HDL Instantiation warning at tutorial2.v(7): instance has no name" {  } { { "tutorial2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/tutorial2/tutorial2.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1707402776519 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "tutorial2.v(8) " "Verilog HDL Instantiation warning at tutorial2.v(8): instance has no name" {  } { { "tutorial2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/tutorial2/tutorial2.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1707402776519 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tutorial2 " "Elaborating entity \"tutorial2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707402776549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:cd1 " "Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:cd1\"" {  } { { "tutorial2.v" "cd1" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/tutorial2/tutorial2.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707402776551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clockDivider.v(8) " "Verilog HDL assignment warning at clockDivider.v(8): truncated value with size 32 to match size of target (1)" {  } { { "clockDivider.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/tutorial2/clockDivider.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707402776552 "|tutorial2|clockDivider:cd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:comb_3 " "Elaborating entity \"counter\" for hierarchy \"counter:comb_3\"" {  } { { "tutorial2.v" "comb_3" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/tutorial2/tutorial2.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707402776590 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 counter.v(23) " "Verilog HDL assignment warning at counter.v(23): truncated value with size 32 to match size of target (20)" {  } { { "counter.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/tutorial2/counter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707402776592 "|tutorial2|counter:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexToBCD hexToBCD:comb_4 " "Elaborating entity \"hexToBCD\" for hierarchy \"hexToBCD:comb_4\"" {  } { { "tutorial2.v" "comb_4" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/tutorial2/tutorial2.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707402776593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegDisplay sevenSegDisplay:decoder0 " "Elaborating entity \"sevenSegDisplay\" for hierarchy \"sevenSegDisplay:decoder0\"" {  } { { "tutorial2.v" "decoder0" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/tutorial2/tutorial2.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707402776597 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707402779116 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707402781557 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707402781557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "303 " "Implemented 303 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707402781620 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707402781620 ""} { "Info" "ICUT_CUT_TM_LCELLS" "257 " "Implemented 257 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707402781620 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707402781620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707402781631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 08 09:33:01 2024 " "Processing ended: Thu Feb 08 09:33:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707402781631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707402781631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707402781631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707402781631 ""}
