Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar  1 17:56:19 2023
| Host         : LAPTOP-CTGRF3O8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    71 |
| Unused register locations in slices containing registers |   104 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      3 |            1 |
|      4 |            2 |
|      5 |            3 |
|      6 |            1 |
|      7 |            1 |
|      8 |            3 |
|     10 |            1 |
|     12 |            1 |
|     13 |            3 |
|     14 |            1 |
|     15 |            2 |
|    16+ |           51 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8614 |         4653 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              83 |           38 |
| Yes          | No                    | No                     |             274 |          109 |
| Yes          | No                    | Yes                    |              32 |           11 |
| Yes          | Yes                   | No                     |            1341 |          695 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+---------------------------------------+----------------------------------+------------------+----------------+
|                    Clock Signal                    |             Enable Signal             |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------------------------------------------+---------------------------------------+----------------------------------+------------------+----------------+
|  CMUn_1_20336_BUFG                                 |                                       | rst_all                          |                1 |              2 |
|  core/CMU/FSM_sequential_next_state_reg[2]_i_2_n_1 |                                       | rst_all                          |                1 |              3 |
|  CLK_GEN/CLK_OUT3                                  | DISPLAY/P2S_LED/next_data_count       | rst_all                          |                1 |              4 |
|  debug_clk                                         | core/CMU/rst_all_reg_1[0]             | rst_all                          |                1 |              4 |
|  CLK_GEN/CLK_OUT3                                  | BTN_SCAN/p_0_in                       |                                  |                2 |              5 |
|  CLK_GEN/CLK_OUT1                                  |                                       | vga/U12/v_count_reg[8]_17        |                3 |              5 |
|  debug_clk                                         |                                       | rst_all                          |                2 |              5 |
|  CLK_GEN/CLK_OUT3                                  | DISPLAY/P2S_SEG/next_data_count       | rst_all                          |                2 |              6 |
|  CLK_GEN/CLK_OUT1                                  | vga/U12/E[0]                          |                                  |                4 |              7 |
|  n_0_31033_BUFG                                    | core/CMU/CACHE/dout[31]_i_2_n_1       | core/CMU/CACHE/dout[15]_i_1_n_1  |                8 |              8 |
|  debug_clk                                         |                                       |                                  |                4 |              8 |
|  n_0_31033_BUFG                                    | core/CMU/CACHE/dout[31]_i_2_n_1       |                                  |                7 |              8 |
|  CLK_GEN/CLK_OUT3                                  | vga/U12/v_count__21                   |                                  |                4 |             10 |
|  CLK_GEN/CLK_OUT3                                  |                                       | vga/U12/rdn_reg_n_1              |                4 |             12 |
|  core/CMU/mem_cs_o_reg_i_2_n_1                     |                                       |                                  |                5 |             13 |
|  CLK_GEN/CLK_OUT1                                  |                                       | vga/U12/v_count_reg[8]_16        |                9 |             13 |
|  CLK_GEN/CLK_OUT3                                  | DISPLAY/P2S_SEG/buff                  | DISPLAY/P2S_SEG/buff[64]_i_1_n_1 |                2 |             13 |
|  CLK_GEN/CLK_OUT3                                  | DISPLAY/P2S_SEG/buff                  |                                  |                2 |             14 |
|  CLK_GEN/CLK_OUT3                                  |                                       | vga/U12/h_count[9]_i_1_n_1       |               10 |             15 |
|  CLK_GEN/CLK_OUT3                                  | DISPLAY/P2S_SEG/buff                  | DISPLAY/P2S_SEG/buff[63]_i_1_n_1 |                4 |             15 |
|  n_0_31033_BUFG                                    | core/CMU/CACHE/dout[31]_i_2_n_1       | core/CMU/CACHE/dout[31]_i_1_n_1  |               10 |             16 |
|  CLK_GEN/CLK_OUT3                                  | DISPLAY/P2S_LED/buff_0                |                                  |                6 |             17 |
|  CLK_GEN/CLK_OUT4                                  |                                       |                                  |                7 |             20 |
|  debug_clk                                         | core/CMU/rst_all_reg_6                | core/CMU/rst_all_reg_5           |                9 |             20 |
|  CLK_GEN/CLK_OUT3                                  |                                       |                                  |               10 |             25 |
|  CLK_GEN/CLK_OUT3                                  |                                       | rst_all                          |                8 |             28 |
|  CLK_GEN/CLK_OUT1                                  |                                       |                                  |               19 |             31 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_19[0] | rst_all                          |               16 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_2[0]  | rst_all                          |               17 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_16[0] | rst_all                          |               13 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_20[0] | rst_all                          |               16 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_21[0] | rst_all                          |               17 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_22[0] | rst_all                          |               20 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_14[0] | rst_all                          |               24 |             32 |
|  debug_clk                                         | core/CMU/E[0]                         | rst_all                          |               15 |             32 |
|  debug_clk                                         | core/CMU/rst_all_reg_2[0]             | rst_all                          |               11 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_26[0] | rst_all                          |               16 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_27[0] | rst_all                          |               15 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_23[0] | rst_all                          |               13 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_24[0] | rst_all                          |               19 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_25[0] | rst_all                          |               18 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_29[0] | rst_all                          |               18 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_5[0]  | rst_all                          |               22 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_3[0]  | rst_all                          |               20 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_6[0]  | rst_all                          |               23 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_28[0] | rst_all                          |               19 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_8[0]  | rst_all                          |               15 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_30[0] | rst_all                          |               29 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_7[0]  | rst_all                          |               19 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_9[0]  | rst_all                          |               16 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_4[0]  | rst_all                          |               19 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_1[0]  | rst_all                          |               22 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_12[0] | rst_all                          |               13 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_17[0] | rst_all                          |               20 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_10[0] | rst_all                          |               18 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_18[0] | rst_all                          |               16 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_0[0]  | rst_all                          |               16 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_11[0] | rst_all                          |               15 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_13[0] | rst_all                          |               17 |             32 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_15[0] | rst_all                          |               18 |             32 |
|  debug_clk                                         | core/CMU/rst_all_reg_3[0]             | core/CMU/rst_all_reg_0           |               18 |             34 |
|  debug_clk                                         | core/CMU/rst_all_reg                  | rst_all                          |               14 |             35 |
| ~CLK_GEN/CLK_OUT1                                  | core/REG_PC/Q_reg[8]_0                |                                  |               11 |             44 |
| ~CLK_GEN/CLK_OUT1                                  | core/reg_EXE_MEM/MIO_MEM_reg_0        |                                  |               11 |             44 |
|  CLK_GEN/CLK_OUT1                                  | vga/U12/should_latch_debug_data       |                                  |                6 |             48 |
|  n_0_31033_BUFG                                    | core/CMU/cache_store                  |                                  |               16 |             64 |
|  debug_clk                                         | core/CMU/rst_all_reg_6                |                                  |               38 |             87 |
|  debug_clk                                         | core/CMU/rst_all_reg_4[0]             |                                  |               46 |            133 |
|  CMUn_1_20336_BUFG                                 |                                       |                                  |               73 |            157 |
|  debug_clk                                         | core/CMU/rst_all_reg_3[0]             | rst_all                          |               52 |            162 |
|  n_0_31033_BUFG                                    |                                       |                                  |             4535 |           8360 |
+----------------------------------------------------+---------------------------------------+----------------------------------+------------------+----------------+


