Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jun  3 13:48:10 2024
| Host         : IT05676 running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu1cg-sbva484-1-e
| Speed File   : -1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 5923 |     0 |          0 |     37440 | 15.82 |
|   LUT as Logic             | 4746 |     0 |          0 |     37440 | 12.68 |
|   LUT as Memory            | 1177 |     0 |          0 |     15840 |  7.43 |
|     LUT as Distributed RAM |  308 |     0 |            |           |       |
|     LUT as Shift Register  |  869 |     0 |            |           |       |
| CLB Registers              | 8004 |     0 |          0 |     74880 | 10.69 |
|   Register as Flip Flop    | 8004 |     0 |          0 |     74880 | 10.69 |
|   Register as Latch        |    0 |     0 |          0 |     74880 |  0.00 |
| CARRY8                     |   75 |     0 |          0 |      4680 |  1.60 |
| F7 Muxes                   |  132 |     0 |          0 |     18720 |  0.71 |
| F8 Muxes                   |   12 |     0 |          0 |      9360 |  0.13 |
| F9 Muxes                   |    0 |     0 |          0 |      4680 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 211   |          Yes |           - |        Reset |
| 133   |          Yes |         Set |            - |
| 7619  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1190 |     0 |          0 |      4680 | 25.43 |
|   CLBL                                     |  751 |     0 |            |           |       |
|   CLBM                                     |  439 |     0 |            |           |       |
| LUT as Logic                               | 4746 |     0 |          0 |     37440 | 12.68 |
|   using O5 output only                     |  155 |       |            |           |       |
|   using O6 output only                     | 3237 |       |            |           |       |
|   using O5 and O6                          | 1354 |       |            |           |       |
| LUT as Memory                              | 1177 |     0 |          0 |     15840 |  7.43 |
|   LUT as Distributed RAM                   |  308 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |  308 |       |            |           |       |
|   LUT as Shift Register                    |  869 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |  466 |       |            |           |       |
|     using O5 and O6                        |  403 |       |            |           |       |
| CLB Registers                              | 8004 |     0 |          0 |     74880 | 10.69 |
|   Register driven from within the CLB      | 4803 |       |            |           |       |
|   Register driven from outside the CLB     | 3201 |       |            |           |       |
|     LUT in front of the register is unused | 2133 |       |            |           |       |
|     LUT in front of the register is used   | 1068 |       |            |           |       |
| Unique Control Sets                        |  383 |       |          0 |      9360 |  4.09 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   10 |     0 |          0 |       108 |  9.26 |
|   RAMB36/FIFO*    |   10 |     0 |          0 |       108 |  9.26 |
|     RAMB36E2 only |   10 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       216 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       216 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |        82 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        26 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        12 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |          0 |       184 |  1.09 |
|   BUFGCE             |    1 |     0 |          0 |        76 |  1.32 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |   0.00 |
+-----------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 7619 |            Register |
| LUT6     | 2168 |                 CLB |
| LUT3     | 1187 |                 CLB |
| LUT4     |  987 |                 CLB |
| LUT5     |  851 |                 CLB |
| LUT2     |  770 |                 CLB |
| SRL16E   |  673 |                 CLB |
| SRLC32E  |  597 |                 CLB |
| RAMD32   |  540 |                 CLB |
| FDCE     |  211 |            Register |
| LUT1     |  137 |                 CLB |
| FDSE     |  133 |            Register |
| MUXF7    |  132 |                 CLB |
| RAMS32   |   76 |                 CLB |
| CARRY8   |   75 |                 CLB |
| FDPE     |   41 |            Register |
| MUXF8    |   12 |                 CLB |
| RAMB36E2 |   10 |            BLOCKRAM |
| SRLC16E  |    2 |                 CLB |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
| BUFGCE   |    1 |               Clock |
| BSCANE2  |    1 |       Configuration |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0    |    1 |
| design_1_system_ila_0_0         |    1 |
| design_1_rst_ps8_0_100M_0       |    1 |
| design_1_axi_smc_0              |    1 |
| design_1_axi_bram_ctrl_0_bram_0 |    1 |
| design_1_axi_bram_ctrl_0_0      |    1 |
| dbg_hub                         |    1 |
+---------------------------------+------+


