Hardare Languages divided into two parts 
1. Discription
2. Verification

**Discription** has divided into two parts <br>
  a. VHDL <br>
  b. Verilog <br>
**Verification** is a programming language used to verify the designs of electronics circuits written in HDL. In HVL, basically used high level programming languages like **C++** or **Java** and some of similar to HDLs. <br>
It has also divided into further parts <br>
```diff
  a. e <br>
  b. SystemVerilog <br>
  c. OpenVera <br>
  d. SystemC <br> </span>
  ```
**Notes :-** SystemVerilog has combination of HDL and HVL.
