2025.2:
 * Version 2.2 (Rev. 22)
 * General: Added note in GUI for DP1.4
 * Revision change in one or more subcores

2025.1.1:
 * Version 2.2 (Rev. 21)
 * Revision change in one or more subcores

2025.1:
 * Version 2.2 (Rev. 20)
 * General: Updated IP Catalog taxonomy structure. This change has no impact to the IP.
 * General: Fixed the NI-DRU issue for GTX.
 * Revision change in one or more subcores

2024.2.2:
 * Version 2.2 (Rev. 19)
 * No changes

2024.2.1:
 * Version 2.2 (Rev. 19)
 * No changes

2024.2:
 * Version 2.2 (Rev. 19)
 * General: Added RXLPMOSOVRDEN for GTH and GTY for NI-DRU case
 * Revision change in one or more subcores

2024.1.2:
 * Version 2.2 (Rev. 18)
 * No changes

2024.1.1:
 * Version 2.2 (Rev. 18)
 * No changes

2024.1:
 * Version 2.2 (Rev. 18)
 * General: IP packaging adjustments to address warnings from IP Packager integrity check
 * Revision change in one or more subcores

2023.2.2:
 * Version 2.2 (Rev. 17)
 * No changes

2023.2.1:
 * Version 2.2 (Rev. 17)
 * No changes

2023.2:
 * Version 2.2 (Rev. 17)
 * General: Added an option to select MMCM or PLL clock primitive for US+ devices
 * General: Updated data width of axi4s_ch and status_sb signals
 * General: Fixed known CDC issues
 * General: Rebrand to AMD copyright information
 * General: Added HDIO pins support for reference clock out pins
 * Revision change in one or more subcores

2023.1.2:
 * Version 2.2 (Rev. 16)
 * No changes

2023.1.1:
 * Version 2.2 (Rev. 16)
 * No changes

2023.1:
 * Version 2.2 (Rev. 16)
 * General: Fixed known CDC issues
 * Revision change in one or more subcores

2022.2.2:
 * Version 2.2 (Rev. 15)
 * No changes

2022.2.1:
 * Version 2.2 (Rev. 15)
 * Revision change in one or more subcores

2022.2:
 * Version 2.2 (Rev. 14)
 * General: Enhancements to DP configurations
 * Revision change in one or more subcores

2022.1.2:
 * Version 2.2 (Rev. 13)
 * No changes

2022.1.1:
 * Version 2.2 (Rev. 13)
 * No changes

2022.1:
 * Version 2.2 (Rev. 13)
 * General: Fixed the data width of streaming interface to 32 for DP (RAW mode)
 * Revision change in one or more subcores

2021.2.2:
 * Version 2.2 (Rev. 12)
 * No changes

2021.2.1:
 * Version 2.2 (Rev. 12)
 * No changes

2021.2:
 * Version 2.2 (Rev. 12)
 * Revision change in one or more subcores

2021.1.1:
 * Version 2.2 (Rev. 11)
 * Revision change in one or more subcores

2021.1:
 * Version 2.2 (Rev. 10)
 * General: DP Max rate restricted to 5.4 for -1 and -2LV
 * Revision change in one or more subcores

2020.3:
 * Version 2.2 (Rev. 9)
 * General: Auto device support filter enabled.

2020.2.2:
 * Version 2.2 (Rev. 8)
 * General: Added new devices support inline with Marketing.

2020.2.1:
 * Version 2.2 (Rev. 7)
 * No changes

2020.2:
 * Version 2.2 (Rev. 7)
 * General: Clock Filte delta parameter can be accessed through AXI Lite IF through 0x200 register.
 * General: When upgrading VPHY IP from 2018.3 you may miss the constarints please check PG for mode details.
 * Revision change in one or more subcores

2020.1.1:
 * Version 2.2 (Rev. 6)
 * Bug Fix: updated VID PHY to configure correct Datawidth for BW estimation
 * Other: XDC update to set Data Width of 20 on GTHE3, GTHE4 and GTYE4 for DP
 * Revision change in one or more subcores

2020.1:
 * Version 2.2 (Rev. 5)
 * General: Updated family support in coreinfo.yml
 * Revision change in one or more subcores

2019.2.2:
 * Version 2.2 (Rev. 4)
 * No changes

2019.2.1:
 * Version 2.2 (Rev. 4)
 * No changes

2019.2:
 * Version 2.2 (Rev. 4)
 * Bug Fix: Fixed TMDS Clock pattern generator at 2PPC config
 * Bug Fix: Updated the auto-generated constraints(xdc) order to ensure the core is properly constrained
 * Other: Added xcvu45 & xcvu47 devices
 * Other: Changed Virtex HBM & 58G devices to production
 * Revision change in one or more subcores

2019.1.3:
 * Version 2.2 (Rev. 3)
 * No changes

2019.1.2:
 * Version 2.2 (Rev. 3)
 * No changes

2019.1.1:
 * Version 2.2 (Rev. 3)
 * No changes

2019.1:
 * Version 2.2 (Rev. 3)
 * Bug Fix: Removed the IBUFDS input in constraints in main XDC to solve Critical Warning.
 * Bug Fix: Updated gthe3_common_wrapper to correct FBDIV to 40
 * Bug Fix: Added CPLL Railing module in DP 7-series to solve intermittent CPLL hanging issue
 * Other: Changed all supported US+ device to Production
 * Other: Supports HDMI 1.4/2.0 and Display Port Subsystems only
 * Other: Supports 7-Series, UltraScale and UltraScale+ devices only
 * Other: HDMI support for  GTPE2, GTXE2, GTHE3, GTHE4 and GTYE4 transceivers only
 * Other: DisplaPort support for GTXE2, GTHE3, GTHE4 and GTYE4 transceivers only
 * Revision change in one or more subcores

2018.3.1:
 * Version 2.2 (Rev. 2)
 * No changes

2018.3:
 * Version 2.2 (Rev. 2)
 * General: DP protocol support added from GTYE4
 * General: Added C_Tx_Raw_Mode_EN and C_Rx_Raw_Mode_EN for DP US and US+ devices
 * General: Removed TX MMCM instance in DP GTHE4 when TX Buffer Bypass is enabled
 * General: Updated the "get_pins" in the XDCs to enhance the Vivado flow
 * Revision change in one or more subcores

2018.2:
 * Version 2.2 (Rev. 1)
 * General: Extended GTYE4 supports for HDMI protocol on Virtex UltraScale + 58G and HBM device family
 * Revision change in one or more subcores

2018.1:
 * Version 2.2
 * Bug Fix: Fixed case where TMDS clock control was sometimes not connected to the control register 0x138/0x158
 * Bug Fix: Fixed case where GUI generates incorrect interface for some PLL/REFCLK selection in RX
 * Bug Fix: Fixed Critical Warning when generating IPI OOC run
 * Bug Fix: Fixed REFCLK selection register not working when neither TX or RX REFCLK uses GTREFCLK0 or GTREFCLK1 as source
 * Feature Enhancement: HDMI protocol support added for GTYE4
 * Feature Enhancement: Added 2 byte support for HDMI
 * Feature Enhancement: Added GT channel support for TMDS clock in HDMI
 * Feature Enhancement: Mapped TXDIFFCTRL to register 0x7C
 * Feature Enhancement: Added TXPI_Port_EN userparameter for GTHE3, GTHE4 & GTYE4 devices to optionally enable TXPI ports
 * Other: Removed DP protocol support for GTPE2
 * Revision change in one or more subcores

2017.4:
 * Version 2.1 (Rev. 1)
 * Bug Fix: Corrected clock selection handling for TX or RX when protocol selected is set to “NONE”
 * Other: Added 8.1Gbps maximum GT line rate support for DP protocol in GTHE3 and GTHE4
 * Revision change in one or more subcores

2017.3:
 * Version 2.1
 * Bug Fix: Added interrupt for MMCM lock for TX and RX
 * Bug Fix: Connected GTPOWERGOOD signal to register for GTHE4
 * Bug Fix: Added Tx reference clock Ready Invert support for HDMI
 * Bug Fix: Corrected the CDC for CPLL Cal control registers
 * Bug Fix: Removed DP protocol support for GTHE2
 * Revision change in one or more subcores

2017.2:
 * Version 2.0 (Rev. 6)
 * Bug Fix: Implemented control registers for rxpolarity_in, txinhibit_in, txpolarity_in and txpostcursor_in GT ports
 * Bug Fix: Implemented status register for rxcdrlock_out GT port
 * Bug Fix: Enabled CPLL Calibration block in GTHE4 and added corresponding controlling connections
 * Bug Fix: Changed get_pin to get_pins command in XDC
 * Bug Fix: Moved RXOUTCLK declaration from clocks XDC to core XDC
 * Revision change in one or more subcores

2017.1:
 * Version 2.0 (Rev. 5)
 * Bug Fix: Removed GT Common block instantiation if only CPLL is active for HDMI Applications
 * Bug Fix: Added WIDTH_OUT parameter to vid_phy_controller_v2_0_dru to control the output width of the DRU wrapper
 * Bug Fix: Change COMMON_CFG 6 to 1 in GTHE2 Common block for Virtex devices for Virtex-7 GTH QPLL Temperature compensation
 * Bug Fix: Added component name as prefix to names assigned in create_clocks to avoid conflicts for multiple VPHY instances in same BD
 * Bug Fix: Added IS_SEQUENTIAL to set_false_path for DRU control ports to remove warnings
 * Bug Fix: Added ERR_IRQ in top level ports which is controlled by register 0x3C. This port is pulsed high if any of the 0x3C bits is asserted during error conditions
 * Revision change in one or more subcores

2016.4:
 * Version 2.0 (Rev. 4)
 * General: Enable HDMI fast switching support in IP Integrator block design
 * Revision change in one or more subcores

2016.3:
 * Version 2.0 (Rev. 3)
 * General: Source HDL files are concatenated into a single file to speed up synthesis and simulation. No changes required by the user
 * General: Fixed file name confliction when 2 IP instances in the same block design
 * Revision change in one or more subcores

2016.2:
 * Version 2.0 (Rev. 2)
 * DP protocol support added for GTHE4
 * Revision change in one or more subcores

2016.1:
 * Version 2.0 (Rev. 1)
 * HDMI protocol support added for GTPE2 and GTHE4
 * Displayport protocol support for GTPE2
 * Enable generation unencrypted video phy controller related source code files
 * Fixed generation failure due to configuration with HDMI protocol selected on either TX or RX side only
 * Removed example design support for this IP as reference design is avaialble for DP and HDMI that showcase PHY
 * Removed unnecessary warnings and debug messages display during core generation
 * Enable support for HDMI TX only protocol or RX only protocol configuration
 * Revision change in one or more subcores

2015.4.2:
 * Version 2.0
 * No changes

2015.4.1:
 * Version 2.0
 * No changes

2015.4:
 * Version 2.0
 * Initial Release
 * HDMI protocol support added for GTXE2 and GTHE3
 * Displayport protocol support for GTHE3
 * Revision change in one of the subcore
 * Revision change in one or more subcores

2015.3:
 * Version 1.0
 * Initial internal version
 * DisplayPort protocol support added for GTXE2
 * IP revision number added to HDL module, library, and include file names, to support designs with both locked and upgraded IP instances

(c) Copyright 2015 - 2025 Advanced Micro Devices, Inc. All rights reserved.

This file contains confidential and proprietary information
of AMD and is protected under U.S. and international copyright
and other intellectual property laws.

DISCLAIMER
This disclaimer is not a license and does not grant any
rights to the materials distributed herewith. Except as
otherwise provided in a valid license issued to you by
AMD, and to the maximum extent permitted by applicable
law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
WITH ALL FAULTS, AND AMD HEREBY DISCLAIMS ALL WARRANTIES
AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
(2) AMD shall not be liable (whether in contract or tort,
including negligence, or under any other theory of
liability) for any loss or damage of any kind or nature
related to, arising under or in connection with these
materials, including for any direct, or any indirect,
special, incidental, or consequential loss or damage
(including loss of data, profits, goodwill, or any type of
loss or damage suffered as a result of any action brought
by a third party) even if such damage or loss was
reasonably foreseeable or AMD had been advised of the
possibility of the same.

CRITICAL APPLICATIONS
AMD products are not designed or intended to be fail-
safe, or for use in any application requiring fail-safe
performance, such as life-support or safety devices or
systems, Class III medical devices, nuclear facilities,
applications related to the deployment of airbags, or any
other applications that could lead to death, personal
injury, or severe property or environmental damage
(individually and collectively, "Critical
Applications"). Customer assumes the sole risk and
liability of any use of AMD products in Critical
Applications, subject only to applicable laws and
regulations governing limitations on product liability.

THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
PART OF THIS FILE AT ALL TIMES.
