// Seed: 2035117517
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_10, id_11;
  wire id_12;
  assign id_2 = id_6 == id_7;
  wire id_13;
  assign id_10 = 1;
  wor id_14 = id_10;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output wire id_2,
    output tri id_3,
    output wand id_4,
    output uwire id_5,
    input tri0 id_6,
    input tri id_7,
    output wor id_8,
    output supply1 id_9,
    input uwire id_10,
    output tri1 id_11,
    output wire id_12,
    output supply1 id_13,
    output wor id_14,
    output tri0 id_15,
    input wand id_16,
    output tri1 id_17,
    input wand id_18,
    input tri0 id_19,
    output tri0 id_20,
    input supply0 id_21,
    input tri1 id_22,
    input wor id_23,
    input tri id_24,
    output wire id_25,
    input uwire id_26,
    input wand id_27,
    output tri0 id_28,
    input tri0 id_29,
    output tri0 id_30,
    input wor id_31,
    output wand id_32,
    input tri0 id_33,
    input wire id_34,
    output wor id_35,
    output wor id_36,
    input wor id_37
);
  assign id_14 = 1'b0;
  assign id_20 = id_33;
  supply1 id_39 = 1'b0;
  wire id_40;
  id_41(
      .id_0(1 - 1), .id_1(id_0), .id_2(id_36)
  );
  assign id_30 = 1;
  assign id_4  = 1;
  wire id_42;
  wire id_43;
  module_0 modCall_1 (
      id_42,
      id_43,
      id_43,
      id_39,
      id_43,
      id_42,
      id_42,
      id_40,
      id_42
  );
  wire id_44;
endmodule
