# hades.models.Design file
#  
[name] if_id
[components]
hades.models.rtlib.register.RegRE inst_mem 10200 15000 @N 1001 32 00000000000000000000000000000010_B 1.0E-8
hades.models.rtlib.io.Constant i4 14400 14400 @N 1001 32 00000000000000000000000000000000_B 1.0E-8
ufv_mipsfpga.edition_5.Mux21 i3 19200 17400 @N 1001 32 00000000000000000000000000000010_B 1.0E-8
hades.models.rtlib.register.RegRE PC4_mem 10200 7800 @N 1001 32 00000000000000000000000000000010_B 1.0E-8
hades.models.rtlib.io.Constant i2 15600 8400 @N 1001 32 00000000000000000000000000000000_B 1.0E-8
ufv_mipsfpga.edition_5.Mux21 i1 19800 12000 @N 1001 32 00000000000000000000000000000010_B 1.0E-8
hades.models.flipflops.Dff i0 0 1200 @N 1001 5.0E-9 4.0E-9 3.0E-9
hades.models.io.Ipin R 7200 -1200 @N 1001  U
hades.models.rtlib.io.IpinVector PC4_in 7200 6000 @N 1001 32 00000000000000000000000000000010_B 1.0E-9 0
hades.models.rtlib.io.IpinVector inst_in 7200 13200 @N 1001 32 00000000000000000000000000000010_B 1.0E-9 0
hades.models.rtlib.io.OpinVector inst_out 22800 18000 @N 1001 32 1.0E-9 0
hades.models.io.Ipin WE 7200 1200 @N 1001  U
hades.models.io.Ipin flush -2400 0 @N 1001  U
hades.models.io.Ipin CLK 7200 0 @N 1001  U
hades.models.rtlib.io.OpinVector PC4_out 24000 13200 @N 1001 32 1.0E-9 0
[end components]
[signals]
hades.signals.SignalStdLogic1164 n9 3 i0 NQ i1 S i3 S 7 2 3600 3000 20400 3000 2 20400 9000 20400 12000 2 20400 3000 20400 9000 2 20400 9000 22200 9000 2 22200 9000 22200 16200 2 22200 16200 19800 16200 2 19800 16200 19800 17400 1 20400 9000 
hades.signals.SignalStdLogicVector n8 32 2 PC4_mem Q i1 A1 4 2 12000 10200 12000 11400 2 12000 11400 16200 11400 2 16200 11400 16200 13800 2 16200 13800 19800 13800 0 
hades.signals.SignalStdLogic1164 n7 2 flush Y i0 D 1 2 -2400 0 0 1800 0 
hades.signals.SignalStdLogicVector n6 32 2 i2 Y i1 A0 2 2 17400 10200 17400 12600 2 17400 12600 19800 12600 0 
hades.signals.SignalStdLogicVector n5 32 2 inst_in Y inst_mem D 2 2 7200 13200 12000 13200 2 12000 13200 12000 15000 0 
hades.signals.SignalStdLogicVector n4 32 2 i1 Y PC4_out A 1 2 21000 13200 24000 13200 0 
hades.signals.SignalStdLogicVector n3 32 2 PC4_in Y PC4_mem D 2 2 12000 7800 12000 6000 2 12000 6000 7200 6000 0 
hades.signals.SignalStdLogic1164 n2 3 WE Y inst_mem ENA PC4_mem ENA 5 2 7200 1200 9000 1200 2 9000 8400 9000 15600 2 9000 15600 10200 15600 2 9000 1200 9000 8400 2 9000 8400 10200 8400 1 9000 8400 
hades.signals.SignalStdLogic1164 n1 4 CLK Y inst_mem CLK PC4_mem CLK i0 C 9 2 7200 0 8400 0 2 8400 9000 8400 16200 2 8400 16200 10200 16200 2 8400 4200 8400 9000 2 8400 9000 10200 9000 2 8400 0 8400 4200 2 8400 4200 -600 4200 2 -600 4200 -600 3000 2 -600 3000 0 3000 2 8400 4200 8400 9000 
hades.signals.SignalStdLogic1164 n0 3 R Y inst_mem NR PC4_mem NR 5 2 7200 -1200 7800 -1200 2 7800 9600 7800 16800 2 7800 16800 10200 16800 2 7800 -1200 7800 9600 2 7800 9600 10200 9600 1 7800 9600 
hades.signals.SignalStdLogicVector n12 32 2 i3 Y inst_out A 1 2 20400 18600 22800 18000 0 
hades.signals.SignalStdLogicVector n11 32 2 inst_mem Q i3 A1 2 2 12000 17400 12000 19200 2 12000 19200 19200 19200 0 
hades.signals.SignalStdLogicVector n10 32 2 i4 Y i3 A0 2 2 16200 16200 16200 18000 2 16200 18000 19200 18000 0 
[end signals]
[end]
