{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591465300545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591465300551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 06 22:11:40 2020 " "Processing started: Sat Jun 06 22:11:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591465300551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591465300551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CA4 -c CA4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CA4 -c CA4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591465300551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591465301489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591465301489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ca4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ca4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CA4 " "Found entity 1: CA4" {  } { { "CA4.bdf" "" { Schematic "C:/intelFPGA/18.1/CA4/CA4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591465311369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591465311369 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Residue7.v " "Can't analyze file -- file Residue7.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1591465311380 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SSR7_Dp.v " "Can't analyze file -- file SSR7_Dp.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1591465311391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssr7.sv 3 3 " "Found 3 design units, including 3 entities, in source file ssr7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SS_Dp " "Found entity 1: SS_Dp" {  } { { "SSR7.sv" "" { Text "C:/intelFPGA/18.1/CA4/SSR7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591465311399 ""} { "Info" "ISGN_ENTITY_NAME" "2 SS_Controller " "Found entity 2: SS_Controller" {  } { { "SSR7.sv" "" { Text "C:/intelFPGA/18.1/CA4/SSR7.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591465311399 ""} { "Info" "ISGN_ENTITY_NAME" "3 SS " "Found entity 3: SS" {  } { { "SSR7.sv" "" { Text "C:/intelFPGA/18.1/CA4/SSR7.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591465311399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591465311399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CA4 " "Elaborating entity \"CA4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591465311468 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk SS_Controller inst " "Port \"clk\" of type SS_Controller and instance \"inst\" is missing source signal" {  } { { "CA4.bdf" "" { Schematic "C:/intelFPGA/18.1/CA4/CA4.bdf" { { 88 440 592 200 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1591465311491 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk SS inst10 " "Port \"clk\" of type SS and instance \"inst10\" is missing source signal" {  } { { "CA4.bdf" "" { Schematic "C:/intelFPGA/18.1/CA4/CA4.bdf" { { 168 776 968 280 "inst10" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1591465311492 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk SS_Dp inst9 " "Port \"clk\" of type SS_Dp and instance \"inst9\" is missing source signal" {  } { { "CA4.bdf" "" { Schematic "C:/intelFPGA/18.1/CA4/CA4.bdf" { { 240 392 584 384 "inst9" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1591465311492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SS_Controller SS_Controller:inst " "Elaborating entity \"SS_Controller\" for hierarchy \"SS_Controller:inst\"" {  } { { "CA4.bdf" "inst" { Schematic "C:/intelFPGA/18.1/CA4/CA4.bdf" { { 88 440 592 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591465311549 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SSR7.sv(30) " "Verilog HDL assignment warning at SSR7.sv(30): truncated value with size 32 to match size of target (3)" {  } { { "SSR7.sv" "" { Text "C:/intelFPGA/18.1/CA4/SSR7.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591465311551 "|CA4|SS_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 SSR7.sv(55) " "Verilog HDL assignment warning at SSR7.sv(55): truncated value with size 3 to match size of target (2)" {  } { { "SSR7.sv" "" { Text "C:/intelFPGA/18.1/CA4/SSR7.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591465311551 "|CA4|SS_Controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SS SS:inst10 " "Elaborating entity \"SS\" for hierarchy \"SS:inst10\"" {  } { { "CA4.bdf" "inst10" { Schematic "C:/intelFPGA/18.1/CA4/CA4.bdf" { { 168 776 968 280 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591465311553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SS_Dp SS:inst10\|SS_Dp:Dp " "Elaborating entity \"SS_Dp\" for hierarchy \"SS:inst10\|SS_Dp:Dp\"" {  } { { "SSR7.sv" "Dp" { Text "C:/intelFPGA/18.1/CA4/SSR7.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591465311555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SSR7.sv(7) " "Verilog HDL assignment warning at SSR7.sv(7): truncated value with size 32 to match size of target (3)" {  } { { "SSR7.sv" "" { Text "C:/intelFPGA/18.1/CA4/SSR7.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591465311557 "|CA4|SS:inst10|SS_Dp:Dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SSR7.sv(8) " "Verilog HDL assignment warning at SSR7.sv(8): truncated value with size 32 to match size of target (3)" {  } { { "SSR7.sv" "" { Text "C:/intelFPGA/18.1/CA4/SSR7.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591465311557 "|CA4|SS:inst10|SS_Dp:Dp"}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1591465312671 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591465312751 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 06 22:11:52 2020 " "Processing ended: Sat Jun 06 22:11:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591465312751 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591465312751 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591465312751 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591465312751 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591465313354 ""}
