Fitter report for labwork3
Mon Nov 08 12:58:35 2021
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |main|ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ALTSYNCRAM
 25. Other Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Mon Nov 08 12:58:35 2021            ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; labwork3                                         ;
; Top-level Entity Name              ; main                                             ;
; Family                             ; Cyclone III                                      ;
; Device                             ; EP3C5F256C6                                      ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 86 / 5,136 ( 2 % )                               ;
;     Total combinational functions  ; 74 / 5,136 ( 1 % )                               ;
;     Dedicated logic registers      ; 53 / 5,136 ( 1 % )                               ;
; Total registers                    ; 53                                               ;
; Total pins                         ; 25 / 183 ( 14 % )                                ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 256 / 423,936 ( < 1 % )                          ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                                   ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                    ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; AUTO                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------+
; I/O Assignment Warnings                          ;
+------------------+-------------------------------+
; Pin Name         ; Reason                        ;
+------------------+-------------------------------+
; data[7]          ; Incomplete set of assignments ;
; data[6]          ; Incomplete set of assignments ;
; data[5]          ; Incomplete set of assignments ;
; data[4]          ; Incomplete set of assignments ;
; data[3]          ; Incomplete set of assignments ;
; data[2]          ; Incomplete set of assignments ;
; data[1]          ; Incomplete set of assignments ;
; data[0]          ; Incomplete set of assignments ;
; resultAddress[4] ; Incomplete set of assignments ;
; resultAddress[3] ; Incomplete set of assignments ;
; resultAddress[2] ; Incomplete set of assignments ;
; resultAddress[1] ; Incomplete set of assignments ;
; resultAddress[0] ; Incomplete set of assignments ;
; selection[2]     ; Incomplete set of assignments ;
; selection[1]     ; Incomplete set of assignments ;
; selection[0]     ; Incomplete set of assignments ;
; address[4]       ; Incomplete set of assignments ;
; address[3]       ; Incomplete set of assignments ;
; address[2]       ; Incomplete set of assignments ;
; address[1]       ; Incomplete set of assignments ;
; address[0]       ; Incomplete set of assignments ;
; read             ; Incomplete set of assignments ;
; read2            ; Incomplete set of assignments ;
; write            ; Incomplete set of assignments ;
; clock            ; Incomplete set of assignments ;
+------------------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 204 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 204 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 194     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/users/crossover/Desktop/My Mac Desktop/labwork3/labwork3.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 86 / 5,136 ( 2 % )      ;
;     -- Combinational with no register       ; 33                      ;
;     -- Register only                        ; 12                      ;
;     -- Combinational with a register        ; 41                      ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 42                      ;
;     -- 3 input functions                    ; 14                      ;
;     -- <=2 input functions                  ; 18                      ;
;     -- Register only                        ; 12                      ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 61                      ;
;     -- arithmetic mode                      ; 13                      ;
;                                             ;                         ;
; Total registers*                            ; 53 / 6,000 ( < 1 % )    ;
;     -- Dedicated logic registers            ; 53 / 5,136 ( 1 % )      ;
;     -- I/O registers                        ; 0 / 864 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 9 / 321 ( 3 % )         ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 25 / 183 ( 14 % )       ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )           ;
;                                             ;                         ;
; Global signals                              ; 8                       ;
; M9Ks                                        ; 1 / 46 ( 2 % )          ;
; Total block memory bits                     ; 256 / 423,936 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 423,936 ( 2 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )          ;
; PLLs                                        ; 0 / 2 ( 0 % )           ;
; Global clocks                               ; 8 / 10 ( 80 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%            ;
; Peak interconnect usage (total/H/V)         ; 1% / 2% / 1%            ;
; Maximum fan-out                             ; 19                      ;
; Highest non-global fan-out                  ; 19                      ;
; Total fan-out                               ; 436                     ;
; Average fan-out                             ; 2.10                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                      ;
+---------------------------------------------+-------------------+--------------------------------+
; Statistic                                   ; Top               ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------------------+--------------------------------+
; Difficulty Clustering Region                ; Low               ; Low                            ;
;                                             ;                   ;                                ;
; Total logic elements                        ; 86 / 5136 ( 2 % ) ; 0 / 5136 ( 0 % )               ;
;     -- Combinational with no register       ; 33                ; 0                              ;
;     -- Register only                        ; 12                ; 0                              ;
;     -- Combinational with a register        ; 41                ; 0                              ;
;                                             ;                   ;                                ;
; Logic element usage by number of LUT inputs ;                   ;                                ;
;     -- 4 input functions                    ; 42                ; 0                              ;
;     -- 3 input functions                    ; 14                ; 0                              ;
;     -- <=2 input functions                  ; 18                ; 0                              ;
;     -- Register only                        ; 12                ; 0                              ;
;                                             ;                   ;                                ;
; Logic elements by mode                      ;                   ;                                ;
;     -- normal mode                          ; 61                ; 0                              ;
;     -- arithmetic mode                      ; 13                ; 0                              ;
;                                             ;                   ;                                ;
; Total registers                             ; 53                ; 0                              ;
;     -- Dedicated logic registers            ; 53 / 5136 ( 1 % ) ; 0 / 5136 ( 0 % )               ;
;                                             ;                   ;                                ;
; Total LABs:  partially or completely used   ; 9 / 321 ( 3 % )   ; 0 / 321 ( 0 % )                ;
;                                             ;                   ;                                ;
; Virtual pins                                ; 0                 ; 0                              ;
; I/O pins                                    ; 25                ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )    ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 256               ; 0                              ;
; Total RAM block bits                        ; 9216              ; 0                              ;
; M9K                                         ; 1 / 46 ( 2 % )    ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 8 / 12 ( 66 % )   ; 0 / 12 ( 0 % )                 ;
;                                             ;                   ;                                ;
; Connections                                 ;                   ;                                ;
;     -- Input Connections                    ; 0                 ; 0                              ;
;     -- Registered Input Connections         ; 0                 ; 0                              ;
;     -- Output Connections                   ; 0                 ; 0                              ;
;     -- Registered Output Connections        ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; Internal Connections                        ;                   ;                                ;
;     -- Total Connections                    ; 431               ; 5                              ;
;     -- Registered Connections               ; 141               ; 0                              ;
;                                             ;                   ;                                ;
; External Connections                        ;                   ;                                ;
;     -- Top                                  ; 0                 ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; Partition Interface                         ;                   ;                                ;
;     -- Input Ports                          ; 9                 ; 0                              ;
;     -- Output Ports                         ; 16                ; 0                              ;
;     -- Bidir Ports                          ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; Registered Ports                            ;                   ;                                ;
;     -- Registered Input Ports               ; 0                 ; 0                              ;
;     -- Registered Output Ports              ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; Port Connectivity                           ;                   ;                                ;
;     -- Input Ports driven by GND            ; 0                 ; 0                              ;
;     -- Output Ports driven by GND           ; 0                 ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                 ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                 ; 0                              ;
;     -- Input Ports with no Source           ; 0                 ; 0                              ;
;     -- Output Ports with no Source          ; 0                 ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                 ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                 ; 0                              ;
+---------------------------------------------+-------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                      ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; address[0] ; T6    ; 3        ; 11           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; address[1] ; T7    ; 3        ; 13           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; address[2] ; R6    ; 3        ; 11           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; address[3] ; R7    ; 3        ; 11           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; address[4] ; L8    ; 3        ; 13           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; clock      ; E2    ; 1        ; 0            ; 11           ; 0            ; 6                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; read       ; T2    ; 3        ; 3            ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; read2      ; N2    ; 2        ; 0            ; 7            ; 14           ; 15                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; write      ; J2    ; 2        ; 0            ; 10           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; data[0]          ; P1    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data[1]          ; L4    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data[2]          ; N1    ; 2        ; 0            ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data[3]          ; K1    ; 2        ; 0            ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data[4]          ; L3    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data[5]          ; L1    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data[6]          ; R1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data[7]          ; K2    ; 2        ; 0            ; 8            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; resultAddress[0] ; N8    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; resultAddress[1] ; R8    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; resultAddress[2] ; M8    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; resultAddress[3] ; L7    ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; resultAddress[4] ; P8    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; selection[0]     ; L6    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; selection[1]     ; J1    ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; selection[2]     ; J6    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 18 ( 28 % )  ; 2.5V          ; --           ;
; 2        ; 13 / 19 ( 68 % ) ; 2.5V          ; --           ;
; 3        ; 11 / 26 ( 42 % ) ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 25 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 1 / 16 ( 6 % )   ; 2.5V          ; --           ;
; 7        ; 0 / 26 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 0 / 26 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ; 23         ; 1        ; clock                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 135        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H16      ; 134        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 28         ; 2        ; selection[1]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 27         ; 2        ; write                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; selection[2]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; data[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 32         ; 2        ; data[7]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; data[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; data[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L4       ; 40         ; 2        ; data[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; selection[0]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L7       ; 65         ; 3        ; resultAddress[3]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L8       ; 68         ; 3        ; address[4]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; resultAddress[2]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; data[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 37         ; 2        ; read2                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; resultAddress[0]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; data[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; resultAddress[4]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; data[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; address[2]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 66         ; 3        ; address[3]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R8       ; 72         ; 3        ; resultAddress[1]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; read                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; address[0]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T7       ; 67         ; 3        ; address[1]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                               ; Library Name ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; |main                                           ; 86 (0)      ; 53 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 25   ; 0            ; 33 (0)       ; 12 (0)            ; 41 (0)           ; |main                                                                                                             ; work         ;
;    |Bufer:inst12|                               ; 56 (1)      ; 40 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (1)       ; 10 (0)            ; 30 (0)           ; |main|Bufer:inst12                                                                                                ; work         ;
;       |lpm_bustri0:inst10|                      ; 17 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 7 (0)            ; |main|Bufer:inst12|lpm_bustri0:inst10                                                                             ; work         ;
;          |lpm_bustri:lpm_bustri_component|      ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 7 (7)            ; |main|Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component                                             ; work         ;
;       |lpm_decode0:inst11|                      ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |main|Bufer:inst12|lpm_decode0:inst11                                                                             ; work         ;
;          |lpm_decode:lpm_decode_component|      ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |main|Bufer:inst12|lpm_decode0:inst11|lpm_decode:lpm_decode_component                                             ; work         ;
;             |decode_cuf:auto_generated|         ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |main|Bufer:inst12|lpm_decode0:inst11|lpm_decode:lpm_decode_component|decode_cuf:auto_generated                   ; work         ;
;       |lpm_mux0:inst8|                          ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |main|Bufer:inst12|lpm_mux0:inst8                                                                                 ; work         ;
;          |lpm_mux:lpm_mux_component|            ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |main|Bufer:inst12|lpm_mux0:inst8|lpm_mux:lpm_mux_component                                                       ; work         ;
;             |mux_aqc:auto_generated|            ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |main|Bufer:inst12|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_aqc:auto_generated                                ; work         ;
;       |lpm_tff0:inst1|                          ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |main|Bufer:inst12|lpm_tff0:inst1                                                                                 ; work         ;
;          |lpm_ff:lpm_ff_component|              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |main|Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component                                                         ; work         ;
;       |lpm_tff0:inst3|                          ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 4 (0)            ; |main|Bufer:inst12|lpm_tff0:inst3                                                                                 ; work         ;
;          |lpm_ff:lpm_ff_component|              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; |main|Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component                                                         ; work         ;
;       |lpm_tff0:inst4|                          ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 3 (0)            ; |main|Bufer:inst12|lpm_tff0:inst4                                                                                 ; work         ;
;          |lpm_ff:lpm_ff_component|              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 3 (3)            ; |main|Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component                                                         ; work         ;
;       |lpm_tff0:inst5|                          ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |main|Bufer:inst12|lpm_tff0:inst5                                                                                 ; work         ;
;          |lpm_ff:lpm_ff_component|              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |main|Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component                                                         ; work         ;
;       |lpm_tff0:inst6|                          ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 7 (0)            ; |main|Bufer:inst12|lpm_tff0:inst6                                                                                 ; work         ;
;          |lpm_ff:lpm_ff_component|              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; |main|Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component                                                         ; work         ;
;    |ROM:inst2|                                  ; 3 (0)       ; 2 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 2 (0)            ; |main|ROM:inst2                                                                                                   ; work         ;
;       |lpm_rom0:inst1|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |main|ROM:inst2|lpm_rom0:inst1                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |main|ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component                                                    ; work         ;
;             |altsyncram_rr61:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |main|ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated                     ; work         ;
;       |wave_deformator:inst|                    ; 3 (1)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (0)            ; |main|ROM:inst2|wave_deformator:inst                                                                              ; work         ;
;          |lpm_counter0:inst1|                   ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |main|ROM:inst2|wave_deformator:inst|lpm_counter0:inst1                                                           ; work         ;
;             |lpm_counter:LPM_COUNTER_component| ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |main|ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component                         ; work         ;
;                |cntr_vnh:auto_generated|        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |main|ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated ; work         ;
;    |address_maneger:inst|                       ; 21 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 2 (0)             ; 9 (0)            ; |main|address_maneger:inst                                                                                        ; work         ;
;       |lpm_add_sub0:inst11|                     ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |main|address_maneger:inst|lpm_add_sub0:inst11                                                                    ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|    ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |main|address_maneger:inst|lpm_add_sub0:inst11|lpm_add_sub:LPM_ADD_SUB_component                                  ; work         ;
;             |add_sub_inh:auto_generated|        ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |main|address_maneger:inst|lpm_add_sub0:inst11|lpm_add_sub:LPM_ADD_SUB_component|add_sub_inh:auto_generated       ; work         ;
;       |lpm_compare1:inst9|                      ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |main|address_maneger:inst|lpm_compare1:inst9                                                                     ; work         ;
;          |lpm_compare:LPM_COMPARE_component|    ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |main|address_maneger:inst|lpm_compare1:inst9|lpm_compare:LPM_COMPARE_component                                   ; work         ;
;             |cmpr_oaj:auto_generated|           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |main|address_maneger:inst|lpm_compare1:inst9|lpm_compare:LPM_COMPARE_component|cmpr_oaj:auto_generated           ; work         ;
;       |lpm_compare2:inst6|                      ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |main|address_maneger:inst|lpm_compare2:inst6                                                                     ; work         ;
;          |lpm_compare:LPM_COMPARE_component|    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |main|address_maneger:inst|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component                                   ; work         ;
;             |cmpr_qaj:auto_generated|           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |main|address_maneger:inst|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_qaj:auto_generated           ; work         ;
;       |lpm_counter1:inst|                       ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |main|address_maneger:inst|lpm_counter1:inst                                                                      ; work         ;
;          |lpm_counter:LPM_COUNTER_component|    ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |main|address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component                                    ; work         ;
;             |cntr_46i:auto_generated|           ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |main|address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated            ; work         ;
;       |lpm_counter2:inst10|                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |main|address_maneger:inst|lpm_counter2:inst10                                                                    ; work         ;
;          |lpm_counter:LPM_COUNTER_component|    ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |main|address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component                                  ; work         ;
;             |cntr_26i:auto_generated|           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |main|address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated          ; work         ;
;       |lpm_counter2:inst8|                      ; 5 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 2 (0)             ; 1 (0)            ; |main|address_maneger:inst|lpm_counter2:inst8                                                                     ; work         ;
;          |lpm_counter:LPM_COUNTER_component|    ; 5 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 2 (0)             ; 1 (0)            ; |main|address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component                                   ; work         ;
;             |cntr_26i:auto_generated|           ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 1 (1)            ; |main|address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated           ; work         ;
;    |lpm_bustri0:inst10|                         ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 7 (0)            ; |main|lpm_bustri0:inst10                                                                                          ; work         ;
;       |lpm_bustri:lpm_bustri_component|         ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 7 (7)            ; |main|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component                                                          ; work         ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                              ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name             ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+
; data[7]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data[6]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data[5]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; resultAddress[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; resultAddress[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; resultAddress[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; resultAddress[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; resultAddress[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; selection[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; selection[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; selection[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; address[4]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; address[3]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; address[2]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; address[1]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; address[0]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read             ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read2            ; Input    ; (3) 742 ps    ; (6) 1314 ps   ; --                    ; --  ; --   ;
; write            ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; clock            ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                      ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; address[4]                                                                                                               ;                   ;         ;
;      - address_maneger:inst|lpm_add_sub0:inst11|lpm_add_sub:LPM_ADD_SUB_component|add_sub_inh:auto_generated|result[4]~8 ; 1                 ; 6       ;
; address[3]                                                                                                               ;                   ;         ;
;      - address_maneger:inst|lpm_add_sub0:inst11|lpm_add_sub:LPM_ADD_SUB_component|add_sub_inh:auto_generated|result[3]~6 ; 0                 ; 6       ;
; address[2]                                                                                                               ;                   ;         ;
;      - address_maneger:inst|lpm_add_sub0:inst11|lpm_add_sub:LPM_ADD_SUB_component|add_sub_inh:auto_generated|result[2]~4 ; 0                 ; 6       ;
; address[1]                                                                                                               ;                   ;         ;
;      - address_maneger:inst|lpm_add_sub0:inst11|lpm_add_sub:LPM_ADD_SUB_component|add_sub_inh:auto_generated|result[1]~2 ; 1                 ; 6       ;
; address[0]                                                                                                               ;                   ;         ;
;      - address_maneger:inst|lpm_add_sub0:inst11|lpm_add_sub:LPM_ADD_SUB_component|add_sub_inh:auto_generated|result[0]~0 ; 0                 ; 6       ;
; read                                                                                                                     ;                   ;         ;
;      - lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[7]~9                                                      ; 0                 ; 6       ;
;      - lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[7]~10                                                     ; 0                 ; 6       ;
;      - lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[6]~12                                                     ; 0                 ; 6       ;
;      - lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[5]~14                                                     ; 0                 ; 6       ;
;      - lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[4]~16                                                     ; 0                 ; 6       ;
;      - lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[3]~17                                                     ; 0                 ; 6       ;
;      - lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[2]~18                                                     ; 0                 ; 6       ;
;      - lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[1]~19                                                     ; 0                 ; 6       ;
;      - lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[0]~20                                                     ; 0                 ; 6       ;
;      - Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[7]~0                                          ; 0                 ; 6       ;
;      - Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[7]~1                                          ; 0                 ; 6       ;
;      - Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[6]~2                                          ; 0                 ; 6       ;
;      - Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[5]~3                                          ; 0                 ; 6       ;
;      - Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[4]~4                                          ; 0                 ; 6       ;
;      - Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[3]~5                                          ; 0                 ; 6       ;
;      - Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[2]~6                                          ; 0                 ; 6       ;
;      - Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[1]~7                                          ; 0                 ; 6       ;
;      - Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[0]~8                                          ; 0                 ; 6       ;
; read2                                                                                                                    ;                   ;         ;
;      - lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[7]~9                                                      ; 1                 ; 6       ;
;      - lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[7]~10                                                     ; 1                 ; 6       ;
;      - lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[6]~12                                                     ; 1                 ; 6       ;
;      - lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[5]~14                                                     ; 1                 ; 6       ;
;      - lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[4]~16                                                     ; 1                 ; 6       ;
;      - Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[3]~0                                         ; 0                 ; 3       ;
;      - Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[2]~1                                         ; 0                 ; 3       ;
;      - Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[1]~2                                         ; 0                 ; 3       ;
;      - Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[0]~3                                         ; 0                 ; 3       ;
;      - Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[7]~4                                         ; 0                 ; 3       ;
;      - Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[7]~0                                          ; 0                 ; 3       ;
;      - Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[6]~5                                         ; 0                 ; 3       ;
;      - Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[5]~6                                         ; 0                 ; 3       ;
;      - Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[4]~7                                         ; 0                 ; 3       ;
;      - Bufer:inst12|inst                                                                                                 ; 0                 ; 3       ;
; write                                                                                                                    ;                   ;         ;
;      - Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[7]~0                                          ; 1                 ; 6       ;
;      - Bufer:inst12|inst                                                                                                 ; 1                 ; 6       ;
; clock                                                                                                                    ;                   ;         ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+---------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location          ; Fan-Out ; Usage               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+---------------------+--------+----------------------+------------------+---------------------------+
; Bufer:inst12|lpm_decode0:inst11|lpm_decode:lpm_decode_component|decode_cuf:auto_generated|w_anode18w[3]               ; LCCOMB_X2_Y11_N30 ; 8       ; Clock               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; Bufer:inst12|lpm_decode0:inst11|lpm_decode:lpm_decode_component|decode_cuf:auto_generated|w_anode1w[3]                ; LCCOMB_X2_Y11_N8  ; 8       ; Clock               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; Bufer:inst12|lpm_decode0:inst11|lpm_decode:lpm_decode_component|decode_cuf:auto_generated|w_anode28w[3]               ; LCCOMB_X2_Y11_N26 ; 8       ; Clock               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; Bufer:inst12|lpm_decode0:inst11|lpm_decode:lpm_decode_component|decode_cuf:auto_generated|w_anode38w[3]               ; LCCOMB_X2_Y11_N16 ; 8       ; Clock               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; Bufer:inst12|lpm_decode0:inst11|lpm_decode:lpm_decode_component|decode_cuf:auto_generated|w_anode48w[3]               ; LCCOMB_X2_Y11_N6  ; 8       ; Clock               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; ROM:inst2|wave_deformator:inst|inst4                                                                                  ; LCCOMB_X7_Y11_N16 ; 1       ; Clock               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; address_maneger:inst|lpm_compare1:inst9|lpm_compare:LPM_COMPARE_component|cmpr_oaj:auto_generated|aneb_result_wire[0] ; LCCOMB_X1_Y11_N16 ; 4       ; Clock               ; no     ; --                   ; --               ; --                        ;
; address_maneger:inst|lpm_compare1:inst9|lpm_compare:LPM_COMPARE_component|cmpr_oaj:auto_generated|aneb_result_wire[0] ; LCCOMB_X1_Y11_N16 ; 8       ; Async. clear, Clock ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; address_maneger:inst|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_qaj:auto_generated|aneb_result_wire[0] ; LCCOMB_X14_Y4_N26 ; 5       ; Async. clear        ; no     ; --                   ; --               ; --                        ;
; clock                                                                                                                 ; PIN_E2            ; 5       ; Clock               ; no     ; --                   ; --               ; --                        ;
; clock                                                                                                                 ; PIN_E2            ; 2       ; Clock               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[7]~10                                                         ; LCCOMB_X1_Y7_N0   ; 8       ; Output enable       ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+---------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Bufer:inst12|lpm_decode0:inst11|lpm_decode:lpm_decode_component|decode_cuf:auto_generated|w_anode18w[3]               ; LCCOMB_X2_Y11_N30 ; 8       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; Bufer:inst12|lpm_decode0:inst11|lpm_decode:lpm_decode_component|decode_cuf:auto_generated|w_anode1w[3]                ; LCCOMB_X2_Y11_N8  ; 8       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; Bufer:inst12|lpm_decode0:inst11|lpm_decode:lpm_decode_component|decode_cuf:auto_generated|w_anode28w[3]               ; LCCOMB_X2_Y11_N26 ; 8       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; Bufer:inst12|lpm_decode0:inst11|lpm_decode:lpm_decode_component|decode_cuf:auto_generated|w_anode38w[3]               ; LCCOMB_X2_Y11_N16 ; 8       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; Bufer:inst12|lpm_decode0:inst11|lpm_decode:lpm_decode_component|decode_cuf:auto_generated|w_anode48w[3]               ; LCCOMB_X2_Y11_N6  ; 8       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; ROM:inst2|wave_deformator:inst|inst4                                                                                  ; LCCOMB_X7_Y11_N16 ; 1       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; address_maneger:inst|lpm_compare1:inst9|lpm_compare:LPM_COMPARE_component|cmpr_oaj:auto_generated|aneb_result_wire[0] ; LCCOMB_X1_Y11_N16 ; 8       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; clock                                                                                                                 ; PIN_E2            ; 2       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]               ; 19      ;
; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]               ; 19      ;
; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]               ; 19      ;
; read~input                                                                                                                          ; 18      ;
; read2~input                                                                                                                         ; 15      ;
; Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[7]~0                                                            ; 8       ;
; lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[7]~10                                                                       ; 8       ;
; Bufer:inst12|inst                                                                                                                   ; 5       ;
; Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[0]~8                                                            ; 5       ;
; Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[1]~7                                                            ; 5       ;
; Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[2]~6                                                            ; 5       ;
; Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[3]~5                                                            ; 5       ;
; Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[4]~4                                                            ; 5       ;
; Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[5]~3                                                            ; 5       ;
; Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[6]~2                                                            ; 5       ;
; Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|din[7]~1                                                            ; 5       ;
; address_maneger:inst|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_qaj:auto_generated|aneb_result_wire[0]               ; 5       ;
; clock~input                                                                                                                         ; 4       ;
; address_maneger:inst|lpm_compare1:inst9|lpm_compare:LPM_COMPARE_component|cmpr_oaj:auto_generated|aneb_result_wire[0]               ; 3       ;
; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]                 ; 3       ;
; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]                 ; 3       ;
; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]                 ; 3       ;
; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]                 ; 3       ;
; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]                 ; 3       ;
; write~input                                                                                                                         ; 2       ;
; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1]      ; 2       ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]                ; 2       ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]                ; 2       ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]                ; 2       ;
; Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[0]~3                                                           ; 2       ;
; Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[1]~2                                                           ; 2       ;
; Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[2]~1                                                           ; 2       ;
; Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[3]~0                                                           ; 2       ;
; Bufer:inst12|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_aqc:auto_generated|w_mux_outputs215w[0]~1                                 ; 2       ;
; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                         ; 2       ;
; Bufer:inst12|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_aqc:auto_generated|w_mux_outputs263w[0]~1                                 ; 2       ;
; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                         ; 2       ;
; Bufer:inst12|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_aqc:auto_generated|w_mux_outputs311w[0]~1                                 ; 2       ;
; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                         ; 2       ;
; Bufer:inst12|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_aqc:auto_generated|w_mux_outputs359w[0]~1                                 ; 2       ;
; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                         ; 2       ;
; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[1]                                      ; 2       ;
; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[2]                                      ; 2       ;
; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[3]                                      ; 2       ;
; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[4]                                      ; 2       ;
; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[5]                                      ; 2       ;
; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[6]                                      ; 2       ;
; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[7]                                      ; 2       ;
; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[0]                                      ; 2       ;
; address_maneger:inst|lpm_add_sub0:inst11|lpm_add_sub:LPM_ADD_SUB_component|add_sub_inh:auto_generated|result[4]~8                   ; 2       ;
; address_maneger:inst|lpm_add_sub0:inst11|lpm_add_sub:LPM_ADD_SUB_component|add_sub_inh:auto_generated|result[3]~6                   ; 2       ;
; address_maneger:inst|lpm_add_sub0:inst11|lpm_add_sub:LPM_ADD_SUB_component|add_sub_inh:auto_generated|result[2]~4                   ; 2       ;
; address_maneger:inst|lpm_add_sub0:inst11|lpm_add_sub:LPM_ADD_SUB_component|add_sub_inh:auto_generated|result[1]~2                   ; 2       ;
; address_maneger:inst|lpm_add_sub0:inst11|lpm_add_sub:LPM_ADD_SUB_component|add_sub_inh:auto_generated|result[0]~0                   ; 2       ;
; address[0]~input                                                                                                                    ; 1       ;
; address[1]~input                                                                                                                    ; 1       ;
; address[2]~input                                                                                                                    ; 1       ;
; address[3]~input                                                                                                                    ; 1       ;
; address[4]~input                                                                                                                    ; 1       ;
; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0]      ; 1       ;
; Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[4]~7                                                           ; 1       ;
; Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[5]~6                                                           ; 1       ;
; Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[6]~5                                                           ; 1       ;
; Bufer:inst12|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[7]~4                                                           ; 1       ;
; address_maneger:inst|lpm_compare2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_qaj:auto_generated|aneb_result_wire[0]~0             ; 1       ;
; lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[0]~20                                                                       ; 1       ;
; Bufer:inst12|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_aqc:auto_generated|w_mux_outputs23w[0]~1                                  ; 1       ;
; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; 1       ;
; Bufer:inst12|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_aqc:auto_generated|w_mux_outputs23w[0]~0                                  ; 1       ;
; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; 1       ;
; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; 1       ;
; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; 1       ;
; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; 1       ;
; lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[1]~19                                                                       ; 1       ;
; Bufer:inst12|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_aqc:auto_generated|w_mux_outputs71w[0]~1                                  ; 1       ;
; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; 1       ;
; Bufer:inst12|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_aqc:auto_generated|w_mux_outputs71w[0]~0                                  ; 1       ;
; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; 1       ;
; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; 1       ;
; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; 1       ;
; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; 1       ;
; lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[2]~18                                                                       ; 1       ;
; Bufer:inst12|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_aqc:auto_generated|w_mux_outputs119w[0]~1                                 ; 1       ;
; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; 1       ;
; Bufer:inst12|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_aqc:auto_generated|w_mux_outputs119w[0]~0                                 ; 1       ;
; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; 1       ;
; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; 1       ;
; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; 1       ;
; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; 1       ;
; lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[3]~17                                                                       ; 1       ;
; Bufer:inst12|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_aqc:auto_generated|w_mux_outputs167w[0]~1                                 ; 1       ;
; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                                         ; 1       ;
; Bufer:inst12|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_aqc:auto_generated|w_mux_outputs167w[0]~0                                 ; 1       ;
; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                         ; 1       ;
; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                         ; 1       ;
; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                         ; 1       ;
; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                         ; 1       ;
; lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[4]~16                                                                       ; 1       ;
; lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[4]~15                                                                       ; 1       ;
; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                                         ; 1       ;
; Bufer:inst12|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_aqc:auto_generated|w_mux_outputs215w[0]~0                                 ; 1       ;
; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                         ; 1       ;
; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                         ; 1       ;
; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                         ; 1       ;
; lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[5]~14                                                                       ; 1       ;
; lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[5]~13                                                                       ; 1       ;
; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                                         ; 1       ;
; Bufer:inst12|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_aqc:auto_generated|w_mux_outputs263w[0]~0                                 ; 1       ;
; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                         ; 1       ;
; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                                         ; 1       ;
; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                         ; 1       ;
; lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[6]~12                                                                       ; 1       ;
; lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[6]~11                                                                       ; 1       ;
; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                                                                         ; 1       ;
; Bufer:inst12|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_aqc:auto_generated|w_mux_outputs311w[0]~0                                 ; 1       ;
; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                         ; 1       ;
; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                         ; 1       ;
; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                         ; 1       ;
; lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[7]~9                                                                        ; 1       ;
; lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[7]~8                                                                        ; 1       ;
; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                                         ; 1       ;
; Bufer:inst12|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_aqc:auto_generated|w_mux_outputs359w[0]~0                                 ; 1       ;
; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                         ; 1       ;
; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                         ; 1       ;
; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                         ; 1       ;
; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_comb_bita1      ; 1       ;
; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_comb_bita0~COUT ; 1       ;
; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_comb_bita0      ; 1       ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_comb_bita2                ; 1       ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_comb_bita1~COUT           ; 1       ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_comb_bita1                ; 1       ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_comb_bita0~COUT           ; 1       ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_comb_bita0                ; 1       ;
; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_comb_bita2               ; 1       ;
; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_comb_bita1~COUT          ; 1       ;
; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_comb_bita1               ; 1       ;
; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_comb_bita0~COUT          ; 1       ;
; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_comb_bita0               ; 1       ;
; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_comb_bita4                 ; 1       ;
; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_comb_bita3~COUT            ; 1       ;
; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_comb_bita3                 ; 1       ;
; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_comb_bita2~COUT            ; 1       ;
; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_comb_bita2                 ; 1       ;
; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_comb_bita1~COUT            ; 1       ;
; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_comb_bita1                 ; 1       ;
; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_comb_bita0~COUT            ; 1       ;
; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_comb_bita0                 ; 1       ;
; address_maneger:inst|lpm_add_sub0:inst11|lpm_add_sub:LPM_ADD_SUB_component|add_sub_inh:auto_generated|result[3]~7                   ; 1       ;
; address_maneger:inst|lpm_add_sub0:inst11|lpm_add_sub:LPM_ADD_SUB_component|add_sub_inh:auto_generated|result[2]~5                   ; 1       ;
; address_maneger:inst|lpm_add_sub0:inst11|lpm_add_sub:LPM_ADD_SUB_component|add_sub_inh:auto_generated|result[1]~3                   ; 1       ;
; address_maneger:inst|lpm_add_sub0:inst11|lpm_add_sub:LPM_ADD_SUB_component|add_sub_inh:auto_generated|result[0]~1                   ; 1       ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+---------------+----------------------+-----------------+-----------------+
; Name                                                                                               ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF     ; Location      ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+----------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+---------------+----------------------+-----------------+-----------------+
; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 32           ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 256  ; 32                          ; 8                           ; --                          ; --                          ; 256                 ; 1    ; rom.hex ; M9K_X15_Y7_N0 ; Don't care           ; Old data        ; Old data        ;
+----------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+---------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |main|ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ALTSYNCRAM                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000) (0) (0) (00)    ;(00000001) (1) (1) (01)   ;(00000010) (2) (2) (02)   ;(00000011) (3) (3) (03)   ;(00000100) (4) (4) (04)   ;(00000101) (5) (5) (05)   ;(00000110) (6) (6) (06)   ;(00000111) (7) (7) (07)   ;
;8;(00001000) (10) (8) (08)    ;(00001001) (11) (9) (09)   ;(00001010) (12) (10) (0A)   ;(00001011) (13) (11) (0B)   ;(00001100) (14) (12) (0C)   ;(00001101) (15) (13) (0D)   ;(00001110) (16) (14) (0E)   ;(00001111) (17) (15) (0F)   ;
;16;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;24;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 145 / 32,401 ( < 1 % ) ;
; C16 interconnects           ; 4 / 1,326 ( < 1 % )    ;
; C4 interconnects            ; 71 / 21,816 ( < 1 % )  ;
; Direct links                ; 40 / 32,401 ( < 1 % )  ;
; Global clocks               ; 8 / 10 ( 80 % )        ;
; Local interconnects         ; 41 / 10,320 ( < 1 % )  ;
; R24 interconnects           ; 6 / 1,289 ( < 1 % )    ;
; R4 interconnects            ; 136 / 28,186 ( < 1 % ) ;
+-----------------------------+------------------------+


+--------------------------------------------------------------------------+
; LAB Logic Elements                                                       ;
+--------------------------------------------+-----------------------------+
; Number of Logic Elements  (Average = 9.56) ; Number of LABs  (Total = 9) ;
+--------------------------------------------+-----------------------------+
; 1                                          ; 0                           ;
; 2                                          ; 1                           ;
; 3                                          ; 1                           ;
; 4                                          ; 0                           ;
; 5                                          ; 0                           ;
; 6                                          ; 2                           ;
; 7                                          ; 0                           ;
; 8                                          ; 0                           ;
; 9                                          ; 1                           ;
; 10                                         ; 0                           ;
; 11                                         ; 0                           ;
; 12                                         ; 1                           ;
; 13                                         ; 0                           ;
; 14                                         ; 0                           ;
; 15                                         ; 0                           ;
; 16                                         ; 3                           ;
+--------------------------------------------+-----------------------------+


+------------------------------------------------------------------+
; LAB-wide Signals                                                 ;
+------------------------------------+-----------------------------+
; LAB-wide Signals  (Average = 1.11) ; Number of LABs  (Total = 9) ;
+------------------------------------+-----------------------------+
; 1 Async. clear                     ; 1                           ;
; 1 Clock                            ; 3                           ;
; 2 Clocks                           ; 6                           ;
+------------------------------------+-----------------------------+


+----------------------------------------------------------------------------+
; LAB Signals Sourced                                                        ;
+----------------------------------------------+-----------------------------+
; Number of Signals Sourced  (Average = 15.44) ; Number of LABs  (Total = 9) ;
+----------------------------------------------+-----------------------------+
; 0                                            ; 0                           ;
; 1                                            ; 0                           ;
; 2                                            ; 0                           ;
; 3                                            ; 0                           ;
; 4                                            ; 1                           ;
; 5                                            ; 1                           ;
; 6                                            ; 0                           ;
; 7                                            ; 0                           ;
; 8                                            ; 0                           ;
; 9                                            ; 1                           ;
; 10                                           ; 1                           ;
; 11                                           ; 0                           ;
; 12                                           ; 1                           ;
; 13                                           ; 0                           ;
; 14                                           ; 0                           ;
; 15                                           ; 0                           ;
; 16                                           ; 0                           ;
; 17                                           ; 1                           ;
; 18                                           ; 0                           ;
; 19                                           ; 0                           ;
; 20                                           ; 0                           ;
; 21                                           ; 0                           ;
; 22                                           ; 0                           ;
; 23                                           ; 0                           ;
; 24                                           ; 0                           ;
; 25                                           ; 2                           ;
; 26                                           ; 0                           ;
; 27                                           ; 0                           ;
; 28                                           ; 0                           ;
; 29                                           ; 0                           ;
; 30                                           ; 0                           ;
; 31                                           ; 0                           ;
; 32                                           ; 1                           ;
+----------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                       ;
+-------------------------------------------------+-----------------------------+
; Number of Signals Sourced Out  (Average = 6.44) ; Number of LABs  (Total = 9) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 0                           ;
; 1                                               ; 2                           ;
; 2                                               ; 1                           ;
; 3                                               ; 0                           ;
; 4                                               ; 0                           ;
; 5                                               ; 1                           ;
; 6                                               ; 1                           ;
; 7                                               ; 0                           ;
; 8                                               ; 2                           ;
; 9                                               ; 0                           ;
; 10                                              ; 0                           ;
; 11                                              ; 0                           ;
; 12                                              ; 0                           ;
; 13                                              ; 1                           ;
; 14                                              ; 1                           ;
+-------------------------------------------------+-----------------------------+


+---------------------------------------------------------------------------+
; LAB Distinct Inputs                                                       ;
+---------------------------------------------+-----------------------------+
; Number of Distinct Inputs  (Average = 9.44) ; Number of LABs  (Total = 9) ;
+---------------------------------------------+-----------------------------+
; 0                                           ; 0                           ;
; 1                                           ; 0                           ;
; 2                                           ; 1                           ;
; 3                                           ; 3                           ;
; 4                                           ; 0                           ;
; 5                                           ; 0                           ;
; 6                                           ; 1                           ;
; 7                                           ; 0                           ;
; 8                                           ; 0                           ;
; 9                                           ; 0                           ;
; 10                                          ; 1                           ;
; 11                                          ; 0                           ;
; 12                                          ; 0                           ;
; 13                                          ; 0                           ;
; 14                                          ; 0                           ;
; 15                                          ; 2                           ;
; 16                                          ; 0                           ;
; 17                                          ; 0                           ;
; 18                                          ; 0                           ;
; 19                                          ; 0                           ;
; 20                                          ; 0                           ;
; 21                                          ; 0                           ;
; 22                                          ; 0                           ;
; 23                                          ; 0                           ;
; 24                                          ; 0                           ;
; 25                                          ; 0                           ;
; 26                                          ; 0                           ;
; 27                                          ; 0                           ;
; 28                                          ; 1                           ;
+---------------------------------------------+-----------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 25        ; 0            ; 0            ; 25        ; 25        ; 0            ; 16           ; 0            ; 0            ; 17           ; 0            ; 16           ; 17           ; 0            ; 0            ; 0            ; 16           ; 0            ; 0            ; 0            ; 0            ; 0            ; 25        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 25           ; 25           ; 25           ; 25           ; 25           ; 0         ; 25           ; 25           ; 0         ; 0         ; 25           ; 9            ; 25           ; 25           ; 8            ; 25           ; 9            ; 8            ; 25           ; 25           ; 25           ; 9            ; 25           ; 25           ; 25           ; 25           ; 25           ; 0         ; 25           ; 25           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; data[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; resultAddress[4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; resultAddress[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; resultAddress[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; resultAddress[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; resultAddress[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; selection[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; selection[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; selection[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; read               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; read2              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clock              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------+
; Source Clock(s)                                                                                                                      ; Destination Clock(s) ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------+
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]                 ; read2,I/O            ; 19.3              ;
; I/O                                                                                                                                  ; read2                ; 11.6              ;
; I/O                                                                                                                                  ; read2,I/O            ; 5.3               ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]                 ; read2                ; 4.7               ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0],I/O             ; clock                ; 3.3               ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]                 ; clock,I/O            ; 3.3               ;
; clock                                                                                                                                ; clock                ; 1.6               ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0],clock,read2,I/O ; read2                ; 1.2               ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                       ; Destination Register                                                                                                    ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------+
; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a7~porta_address_reg0 ; 1.729             ;
; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a7~porta_address_reg0 ; 1.725             ;
; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                             ; 1.519             ;
; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                             ; 1.383             ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]    ; 1.362             ;
; address[0]                                                                                                            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a7~porta_address_reg0 ; 1.281             ;
; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a7~porta_address_reg0 ; 1.117             ;
; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a7~porta_address_reg0 ; 1.051             ;
; write                                                                                                                 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                             ; 1.044             ;
; read                                                                                                                  ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                             ; 1.044             ;
; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                             ; 1.023             ;
; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a7~porta_address_reg0 ; 1.015             ;
; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                             ; 0.946             ;
; address[1]                                                                                                            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a7~porta_address_reg0 ; 0.625             ;
; address[2]                                                                                                            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a7~porta_address_reg0 ; 0.546             ;
; address[3]                                                                                                            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a7~porta_address_reg0 ; 0.475             ;
; address[4]                                                                                                            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a7~porta_address_reg0 ; 0.411             ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]    ; 0.195             ;
; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                             ; 0.182             ;
; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                             ; 0.182             ;
; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                             ; 0.182             ;
; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                             ; 0.182             ;
; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                             ; 0.182             ;
; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[4]                        ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                             ; 0.182             ;
; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                             ; 0.172             ;
; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                             ; 0.172             ;
; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                             ; 0.172             ;
; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                             ; 0.172             ;
; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                             ; 0.172             ;
; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[2]                        ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                             ; 0.172             ;
; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                             ; 0.123             ;
; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                             ; 0.123             ;
; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                             ; 0.123             ;
; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                             ; 0.123             ;
; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                             ; 0.123             ;
; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[1]                        ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                             ; 0.123             ;
; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                             ; 0.112             ;
; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                             ; 0.112             ;
; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                             ; 0.112             ;
; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                             ; 0.112             ;
; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                             ; 0.112             ;
; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[5]                        ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                             ; 0.112             ;
; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                           ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                             ; 0.101             ;
; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                           ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                             ; 0.101             ;
; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                           ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                             ; 0.101             ;
; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                           ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                             ; 0.101             ;
; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                                                           ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                             ; 0.101             ;
; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[6]                        ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                             ; 0.101             ;
; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                             ; 0.097             ;
; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                             ; 0.097             ;
; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                             ; 0.097             ;
; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                             ; 0.097             ;
; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                             ; 0.097             ;
; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[3]                        ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                             ; 0.097             ;
; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                             ; 0.081             ;
; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                             ; 0.081             ;
; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                             ; 0.081             ;
; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                             ; 0.081             ;
; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                           ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                             ; 0.081             ;
; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[7]                        ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                             ; 0.081             ;
; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                             ; 0.023             ;
; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                             ; 0.023             ;
; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                             ; 0.023             ;
; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                             ; 0.023             ;
; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                             ; 0.023             ;
; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[0]                        ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                             ; 0.023             ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 66 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20029): Only one processor detected - disabling parallel compilation
Info (119004): Automatically selected device EP3C5F256C6 for design labwork3
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C10F256C6 is compatible
    Info (176445): Device EP3C16F256C6 is compatible
    Info (176445): Device EP3C25F256C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 25 pins of 25 total pins
    Info (169086): Pin data[7] not assigned to an exact location on the device
    Info (169086): Pin data[6] not assigned to an exact location on the device
    Info (169086): Pin data[5] not assigned to an exact location on the device
    Info (169086): Pin data[4] not assigned to an exact location on the device
    Info (169086): Pin data[3] not assigned to an exact location on the device
    Info (169086): Pin data[2] not assigned to an exact location on the device
    Info (169086): Pin data[1] not assigned to an exact location on the device
    Info (169086): Pin data[0] not assigned to an exact location on the device
    Info (169086): Pin resultAddress[4] not assigned to an exact location on the device
    Info (169086): Pin resultAddress[3] not assigned to an exact location on the device
    Info (169086): Pin resultAddress[2] not assigned to an exact location on the device
    Info (169086): Pin resultAddress[1] not assigned to an exact location on the device
    Info (169086): Pin resultAddress[0] not assigned to an exact location on the device
    Info (169086): Pin selection[2] not assigned to an exact location on the device
    Info (169086): Pin selection[1] not assigned to an exact location on the device
    Info (169086): Pin selection[0] not assigned to an exact location on the device
    Info (169086): Pin address[4] not assigned to an exact location on the device
    Info (169086): Pin address[3] not assigned to an exact location on the device
    Info (169086): Pin address[2] not assigned to an exact location on the device
    Info (169086): Pin address[1] not assigned to an exact location on the device
    Info (169086): Pin address[0] not assigned to an exact location on the device
    Info (169086): Pin read not assigned to an exact location on the device
    Info (169086): Pin read2 not assigned to an exact location on the device
    Info (169086): Pin write not assigned to an exact location on the device
    Info (169086): Pin clock not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'labwork3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clock~input (placed in PIN E2 (CLK0, DIFFCLK_0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]
        Info (176357): Destination node address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]
        Info (176357): Destination node ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1]
        Info (176357): Destination node ROM:inst2|wave_deformator:inst|inst4
Info (176353): Automatically promoted node Bufer:inst12|lpm_decode0:inst11|lpm_decode:lpm_decode_component|decode_cuf:auto_generated|w_anode18w[3] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Bufer:inst12|lpm_decode0:inst11|lpm_decode:lpm_decode_component|decode_cuf:auto_generated|w_anode1w[3] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Bufer:inst12|lpm_decode0:inst11|lpm_decode:lpm_decode_component|decode_cuf:auto_generated|w_anode28w[3] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Bufer:inst12|lpm_decode0:inst11|lpm_decode:lpm_decode_component|decode_cuf:auto_generated|w_anode38w[3] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Bufer:inst12|lpm_decode0:inst11|lpm_decode:lpm_decode_component|decode_cuf:auto_generated|w_anode48w[3] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node ROM:inst2|wave_deformator:inst|inst4 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node address_maneger:inst|lpm_compare1:inst9|lpm_compare:LPM_COMPARE_component|cmpr_oaj:auto_generated|aneb_result_wire[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]
        Info (176357): Destination node address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]
        Info (176357): Destination node address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 24 (unused VREF, 2.5V VCCIO, 8 input, 16 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.61 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file C:/users/crossover/Desktop/My Mac Desktop/labwork3/labwork3.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 0 megabytes
    Info: Processing ended: Mon Nov 08 12:58:35 2021
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/users/crossover/Desktop/My Mac Desktop/labwork3/labwork3.fit.smsg.


