!Device
manufacturer: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
part_number: ESP32-S3
architecture: ARM Cortex-M
bit_width: 32
endianness: little
modules:
- !Module
  name: AES
  description: AES (Advanced Encryption Standard) Accelerator
  base_addr: 0x6003a000
  size: 0xb8
  registers:
  - !Register
    name: MODE
    addr: 0x40
    size_bits: 32
    description: AES Mode register
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 3
      description: Defines the key length and the encryption/decryption of the AES
        accelerator.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIGGER
    addr: 0x48
    size_bits: 32
    description: AES trigger register
    fields:
    - !Field
      name: TRIGGER
      bit_offset: 0
      bit_width: 1
      description: Set this bit to 1 to start AES calculation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: STATE
    addr: 0x4c
    size_bits: 32
    description: AES state register
    fields:
    - !Field
      name: STATE
      bit_offset: 0
      bit_width: 2
      description: 'Stores the working status of the AES accelerator. For typical
        AES, 0: idle, 1: busy. For DMA-AES, 0: idle, 1: busy, 2: calculation_done.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_ENABLE
    addr: 0x90
    size_bits: 32
    description: AES accelerator working mode register
    fields:
    - !Field
      name: DMA_ENABLE
      bit_offset: 0
      bit_width: 1
      description: 'Defines the working mode of the AES accelerator. 1''b0: typical
        AES working mode, 1''b1: DMA-AES working mode.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLOCK_MODE
    addr: 0x94
    size_bits: 32
    description: AES cipher block mode register
    fields:
    - !Field
      name: BLOCK_MODE
      bit_offset: 0
      bit_width: 3
      description: 'Defines the block cipher mode of the AES accelerator operating
        under the DMA-AES working mode. 0x0: ECB, 0x1: CBC, 0x2: OFB, 0x3: CTR, 0x4:
        CFB-8, 0x5: CFB-128, 0x6: reserved, 0x7: reserved.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLOCK_NUM
    addr: 0x98
    size_bits: 32
    description: AES block number register
    fields:
    - !Field
      name: BLOCK_NUM
      bit_offset: 0
      bit_width: 32
      description: Stores the Block Number of plaintext or ciphertext when the AES
        accelerator operates under the DMA-AES working mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INC_SEL
    addr: 0x9c
    size_bits: 32
    description: Standard incrementing function configure register
    fields:
    - !Field
      name: INC_SEL
      bit_offset: 0
      bit_width: 1
      description: Defines the Standard Incrementing Function for CTR block operation.
        Set this bit to 0 or 1 to choose INC32 or INC128.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AAD_BLOCK_NUM
    addr: 0xa0
    size_bits: 32
    description: Additional Authential Data block number register
    fields:
    - !Field
      name: AAD_BLOCK_NUM
      bit_offset: 0
      bit_width: 32
      description: Those bits stores the number of AAD block.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REMAINDER_BIT_NUM
    addr: 0xa4
    size_bits: 32
    description: AES remainder bit number register
    fields:
    - !Field
      name: REMAINDER_BIT_NUM
      bit_offset: 0
      bit_width: 7
      description: Those bits stores the number of remainder bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONTINUE
    addr: 0xa8
    size_bits: 32
    description: AES continue register
    fields:
    - !Field
      name: CONTINUE
      bit_offset: 0
      bit_width: 1
      description: Set this bit to 1 to continue GCM operation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0xac
    size_bits: 32
    description: AES Interrupt clear register
    fields:
    - !Field
      name: INT_CLEAR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to 1 to clear AES interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0xb0
    size_bits: 32
    description: DMA-AES Interrupt enable register
    fields:
    - !Field
      name: INT_ENA
      bit_offset: 0
      bit_width: 1
      description: Set this bit to 1 to enable AES interrupt and 0 to disable interrupt.
        This field is only effective for DMA-AES operation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xb4
    size_bits: 32
    description: AES version control register
    reset_value: 0x20191210
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 30
      description: This bits stores the version information of AES.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_EXIT
    addr: 0xb8
    size_bits: 32
    description: AES-DMA exit config
    fields:
    - !Field
      name: DMA_EXIT
      bit_offset: 0
      bit_width: 1
      description: Set this bit to 1 to exit AES operation. This field is only effective
        for DMA-AES operation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: KEY_0
    addr: 0x0
    size_bits: 32
    description: AES key register %s
    fields:
    - !Field
      name: KEY_0
      bit_offset: 0
      bit_width: 32
      description: Stores AES keys.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_1
    addr: 0x4
    size_bits: 32
    description: AES key register %s
    fields:
    - !Field
      name: KEY_0
      bit_offset: 0
      bit_width: 32
      description: Stores AES keys.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_2
    addr: 0x8
    size_bits: 32
    description: AES key register %s
    fields:
    - !Field
      name: KEY_0
      bit_offset: 0
      bit_width: 32
      description: Stores AES keys.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_3
    addr: 0xc
    size_bits: 32
    description: AES key register %s
    fields:
    - !Field
      name: KEY_0
      bit_offset: 0
      bit_width: 32
      description: Stores AES keys.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_4
    addr: 0x10
    size_bits: 32
    description: AES key register %s
    fields:
    - !Field
      name: KEY_0
      bit_offset: 0
      bit_width: 32
      description: Stores AES keys.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_5
    addr: 0x14
    size_bits: 32
    description: AES key register %s
    fields:
    - !Field
      name: KEY_0
      bit_offset: 0
      bit_width: 32
      description: Stores AES keys.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_6
    addr: 0x18
    size_bits: 32
    description: AES key register %s
    fields:
    - !Field
      name: KEY_0
      bit_offset: 0
      bit_width: 32
      description: Stores AES keys.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_7
    addr: 0x1c
    size_bits: 32
    description: AES key register %s
    fields:
    - !Field
      name: KEY_0
      bit_offset: 0
      bit_width: 32
      description: Stores AES keys.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_IN_0
    addr: 0x20
    size_bits: 32
    description: Source data register %s
    fields:
    - !Field
      name: TEXT_IN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the source data when the AES accelerator operates in the
        Typical AES working mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_IN_1
    addr: 0x24
    size_bits: 32
    description: Source data register %s
    fields:
    - !Field
      name: TEXT_IN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the source data when the AES accelerator operates in the
        Typical AES working mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_IN_2
    addr: 0x28
    size_bits: 32
    description: Source data register %s
    fields:
    - !Field
      name: TEXT_IN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the source data when the AES accelerator operates in the
        Typical AES working mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_IN_3
    addr: 0x2c
    size_bits: 32
    description: Source data register %s
    fields:
    - !Field
      name: TEXT_IN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the source data when the AES accelerator operates in the
        Typical AES working mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_OUT_0
    addr: 0x30
    size_bits: 32
    description: Result data register %s
    fields:
    - !Field
      name: TEXT_OUT_0
      bit_offset: 0
      bit_width: 32
      description: Stores the result data when the AES accelerator operates in the
        Typical AES working mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_OUT_1
    addr: 0x34
    size_bits: 32
    description: Result data register %s
    fields:
    - !Field
      name: TEXT_OUT_0
      bit_offset: 0
      bit_width: 32
      description: Stores the result data when the AES accelerator operates in the
        Typical AES working mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_OUT_2
    addr: 0x38
    size_bits: 32
    description: Result data register %s
    fields:
    - !Field
      name: TEXT_OUT_0
      bit_offset: 0
      bit_width: 32
      description: Stores the result data when the AES accelerator operates in the
        Typical AES working mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_OUT_3
    addr: 0x3c
    size_bits: 32
    description: Result data register %s
    fields:
    - !Field
      name: TEXT_OUT_0
      bit_offset: 0
      bit_width: 32
      description: Stores the result data when the AES accelerator operates in the
        Typical AES working mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IV_MEM[0]
    addr: 0x50
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[1]
    addr: 0x51
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[2]
    addr: 0x52
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[3]
    addr: 0x53
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[4]
    addr: 0x54
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[5]
    addr: 0x55
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[6]
    addr: 0x56
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[7]
    addr: 0x57
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[8]
    addr: 0x58
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[9]
    addr: 0x59
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[10]
    addr: 0x5a
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[11]
    addr: 0x5b
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[12]
    addr: 0x5c
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[13]
    addr: 0x5d
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[14]
    addr: 0x5e
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[15]
    addr: 0x5f
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: H_MEM[0]
    addr: 0x60
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[1]
    addr: 0x61
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[2]
    addr: 0x62
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[3]
    addr: 0x63
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[4]
    addr: 0x64
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[5]
    addr: 0x65
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[6]
    addr: 0x66
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[7]
    addr: 0x67
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[8]
    addr: 0x68
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[9]
    addr: 0x69
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[10]
    addr: 0x6a
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[11]
    addr: 0x6b
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[12]
    addr: 0x6c
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[13]
    addr: 0x6d
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[14]
    addr: 0x6e
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[15]
    addr: 0x6f
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: J0_MEM[0]
    addr: 0x70
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[1]
    addr: 0x71
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[2]
    addr: 0x72
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[3]
    addr: 0x73
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[4]
    addr: 0x74
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[5]
    addr: 0x75
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[6]
    addr: 0x76
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[7]
    addr: 0x77
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[8]
    addr: 0x78
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[9]
    addr: 0x79
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[10]
    addr: 0x7a
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[11]
    addr: 0x7b
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[12]
    addr: 0x7c
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[13]
    addr: 0x7d
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[14]
    addr: 0x7e
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[15]
    addr: 0x7f
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: T0_MEM[0]
    addr: 0x80
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[1]
    addr: 0x81
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[2]
    addr: 0x82
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[3]
    addr: 0x83
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[4]
    addr: 0x84
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[5]
    addr: 0x85
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[6]
    addr: 0x86
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[7]
    addr: 0x87
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[8]
    addr: 0x88
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[9]
    addr: 0x89
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[10]
    addr: 0x8a
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[11]
    addr: 0x8b
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[12]
    addr: 0x8c
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[13]
    addr: 0x8d
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[14]
    addr: 0x8e
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[15]
    addr: 0x8f
    size_bits: 8
    description: The memory that stores T0
    fields: []
- !Module
  name: APB_CTRL
  description: Advanced Peripheral Bus Controller
  base_addr: 0x60026000
  size: 0xcc
  registers:
  - !Register
    name: SYSCLK_CONF
    addr: 0x0
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x1
    fields:
    - !Field
      name: PRE_DIV_CNT
      bit_offset: 0
      bit_width: 10
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_320M_EN
      bit_offset: 10
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 11
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST_TICK_CNT
      bit_offset: 12
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TICK_CONF
    addr: 0x4
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x10727
    fields:
    - !Field
      name: XTAL_TICK_NUM
      bit_offset: 0
      bit_width: 8
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_TICK_NUM
      bit_offset: 8
      bit_width: 8
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_ENABLE
      bit_offset: 16
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLK_OUT_EN
    addr: 0x8
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x7ff
    fields:
    - !Field
      name: CLK20_OEN
      bit_offset: 0
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK22_OEN
      bit_offset: 1
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK44_OEN
      bit_offset: 2
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_BB_OEN
      bit_offset: 3
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK80_OEN
      bit_offset: 4
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK160_OEN
      bit_offset: 5
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_320M_OEN
      bit_offset: 6
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_ADC_INF_OEN
      bit_offset: 7
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_DAC_CPU_OEN
      bit_offset: 8
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK40X_BB_OEN
      bit_offset: 9
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_XTAL_OEN
      bit_offset: 10
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: WIFI_BB_CFG
    addr: 0xc
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: WIFI_BB_CFG
      bit_offset: 0
      bit_width: 32
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: WIFI_BB_CFG_2
    addr: 0x10
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: WIFI_BB_CFG_2
      bit_offset: 0
      bit_width: 32
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: WIFI_CLK_EN
    addr: 0x14
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0xfffce030
    fields:
    - !Field
      name: WIFI_CLK_EN
      bit_offset: 0
      bit_width: 32
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: WIFI_RST_EN
    addr: 0x18
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: WIFI_RST
      bit_offset: 0
      bit_width: 32
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_INF_SEL
    addr: 0x1c
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: PERI_IO_SWAP
      bit_offset: 0
      bit_width: 8
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT_MEM_PMS_LOCK
    addr: 0x20
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: EXT_MEM_PMS_LOCK
      bit_offset: 0
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT_MEM_WRITEBACK_BYPASS
    addr: 0x24
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: WRITEBACK_BYPASS
      bit_offset: 0
      bit_width: 1
      description: Set 1 to bypass cache writeback request to external memory so that
        spi will not check its attribute.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE0_ATTR
    addr: 0x28
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0xff
    fields:
    - !Field
      name: FLASH_ACE0_ATTR
      bit_offset: 0
      bit_width: 9
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE1_ATTR
    addr: 0x2c
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0xff
    fields:
    - !Field
      name: FLASH_ACE1_ATTR
      bit_offset: 0
      bit_width: 9
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE2_ATTR
    addr: 0x30
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0xff
    fields:
    - !Field
      name: FLASH_ACE2_ATTR
      bit_offset: 0
      bit_width: 9
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE3_ATTR
    addr: 0x34
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0xff
    fields:
    - !Field
      name: FLASH_ACE3_ATTR
      bit_offset: 0
      bit_width: 9
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE0_ADDR
    addr: 0x38
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: S
      bit_offset: 0
      bit_width: 32
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE1_ADDR
    addr: 0x3c
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x10000000
    fields:
    - !Field
      name: S
      bit_offset: 0
      bit_width: 32
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE2_ADDR
    addr: 0x40
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x20000000
    fields:
    - !Field
      name: S
      bit_offset: 0
      bit_width: 32
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE3_ADDR
    addr: 0x44
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x30000000
    fields:
    - !Field
      name: S
      bit_offset: 0
      bit_width: 32
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE0_SIZE
    addr: 0x48
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x1000
    fields:
    - !Field
      name: FLASH_ACE0_SIZE
      bit_offset: 0
      bit_width: 16
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE1_SIZE
    addr: 0x4c
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x1000
    fields:
    - !Field
      name: FLASH_ACE1_SIZE
      bit_offset: 0
      bit_width: 16
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE2_SIZE
    addr: 0x50
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x1000
    fields:
    - !Field
      name: FLASH_ACE2_SIZE
      bit_offset: 0
      bit_width: 16
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE3_SIZE
    addr: 0x54
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x1000
    fields:
    - !Field
      name: FLASH_ACE3_SIZE
      bit_offset: 0
      bit_width: 16
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_ACE0_ATTR
    addr: 0x58
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0xff
    fields:
    - !Field
      name: SRAM_ACE0_ATTR
      bit_offset: 0
      bit_width: 9
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_ACE1_ATTR
    addr: 0x5c
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0xff
    fields:
    - !Field
      name: SRAM_ACE1_ATTR
      bit_offset: 0
      bit_width: 9
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_ACE2_ATTR
    addr: 0x60
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0xff
    fields:
    - !Field
      name: SRAM_ACE2_ATTR
      bit_offset: 0
      bit_width: 9
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_ACE3_ATTR
    addr: 0x64
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0xff
    fields:
    - !Field
      name: SRAM_ACE3_ATTR
      bit_offset: 0
      bit_width: 9
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_ACE0_ADDR
    addr: 0x68
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: S
      bit_offset: 0
      bit_width: 32
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_ACE1_ADDR
    addr: 0x6c
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x10000000
    fields:
    - !Field
      name: S
      bit_offset: 0
      bit_width: 32
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_ACE2_ADDR
    addr: 0x70
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x20000000
    fields:
    - !Field
      name: S
      bit_offset: 0
      bit_width: 32
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_ACE3_ADDR
    addr: 0x74
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x30000000
    fields:
    - !Field
      name: S
      bit_offset: 0
      bit_width: 32
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_ACE0_SIZE
    addr: 0x78
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x1000
    fields:
    - !Field
      name: SRAM_ACE0_SIZE
      bit_offset: 0
      bit_width: 16
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_ACE1_SIZE
    addr: 0x7c
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x1000
    fields:
    - !Field
      name: SRAM_ACE1_SIZE
      bit_offset: 0
      bit_width: 16
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_ACE2_SIZE
    addr: 0x80
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x1000
    fields:
    - !Field
      name: SRAM_ACE2_SIZE
      bit_offset: 0
      bit_width: 16
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_ACE3_SIZE
    addr: 0x84
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x1000
    fields:
    - !Field
      name: SRAM_ACE3_SIZE
      bit_offset: 0
      bit_width: 16
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_MEM_PMS_CTRL
    addr: 0x88
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: SPI_MEM_REJECT_INT
      bit_offset: 0
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SPI_MEM_REJECT_CLR
      bit_offset: 1
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: false
      write_allowed: true
    - !Field
      name: SPI_MEM_REJECT_CDE
      bit_offset: 2
      bit_width: 5
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: false
  - !Register
    name: SPI_MEM_REJECT_ADDR
    addr: 0x8c
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: SPI_MEM_REJECT_ADDR
      bit_offset: 0
      bit_width: 32
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: false
  - !Register
    name: SDIO_CTRL
    addr: 0x90
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: SDIO_WIN_ACCESS_EN
      bit_offset: 0
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: REDCY_SIG0
    addr: 0x94
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: REDCY_SIG0
      bit_offset: 0
      bit_width: 31
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: REDCY_ANDOR
      bit_offset: 31
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: false
  - !Register
    name: REDCY_SIG1
    addr: 0x98
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: REDCY_SIG1
      bit_offset: 0
      bit_width: 31
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: REDCY_NANDOR
      bit_offset: 31
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: false
  - !Register
    name: FRONT_END_MEM_PD
    addr: 0x9c
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x55
    fields:
    - !Field
      name: AGC_MEM_FORCE_PU
      bit_offset: 0
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: AGC_MEM_FORCE_PD
      bit_offset: 1
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PBUS_MEM_FORCE_PU
      bit_offset: 2
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PBUS_MEM_FORCE_PD
      bit_offset: 3
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DC_MEM_FORCE_PU
      bit_offset: 4
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DC_MEM_FORCE_PD
      bit_offset: 5
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREQ_MEM_FORCE_PU
      bit_offset: 6
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREQ_MEM_FORCE_PD
      bit_offset: 7
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_MEM_ECC_CTRL
    addr: 0xa0
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x200000
    fields:
    - !Field
      name: FLASH_PAGE_SIZE
      bit_offset: 18
      bit_width: 2
      description: 'Set the page size of the used MSPI flash. 0: 256 bytes. 1: 512
        bytes. 2: 1024 bytes. 3: 2048 bytes.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_PAGE_SIZE
      bit_offset: 20
      bit_width: 2
      description: 'Set the page size of the used MSPI external RAM. 0: 256 bytes.
        1: 512 bytes. 2: 1024 bytes. 3: 2048 bytes.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLKGATE_FORCE_ON
    addr: 0xa8
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x3fff
    fields:
    - !Field
      name: ROM_CLKGATE_FORCE_ON
      bit_offset: 0
      bit_width: 3
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_CLKGATE_FORCE_ON
      bit_offset: 3
      bit_width: 11
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_POWER_DOWN
    addr: 0xac
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ROM_POWER_DOWN
      bit_offset: 0
      bit_width: 3
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_POWER_DOWN
      bit_offset: 3
      bit_width: 11
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_POWER_UP
    addr: 0xb0
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x3fff
    fields:
    - !Field
      name: ROM_POWER_UP
      bit_offset: 0
      bit_width: 3
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_POWER_UP
      bit_offset: 3
      bit_width: 11
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: RETENTION_CTRL
    addr: 0xb4
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: RETENTION_CPU_LINK_ADDR
      bit_offset: 0
      bit_width: 27
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: NOBYPASS_CPU_ISO_RST
      bit_offset: 27
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: RETENTION_CTRL1
    addr: 0xb8
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: RETENTION_TAG_LINK_ADDR
      bit_offset: 0
      bit_width: 27
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: RETENTION_CTRL2
    addr: 0xbc
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x1feff0
    fields:
    - !Field
      name: RET_ICACHE_SIZE
      bit_offset: 4
      bit_width: 8
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RET_ICACHE_VLD_SIZE
      bit_offset: 13
      bit_width: 8
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RET_ICACHE_START_POINT
      bit_offset: 22
      bit_width: 8
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RET_ICACHE_ENABLE
      bit_offset: 31
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: RETENTION_CTRL3
    addr: 0xc0
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x3ffff0
    fields:
    - !Field
      name: RET_DCACHE_SIZE
      bit_offset: 4
      bit_width: 9
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RET_DCACHE_VLD_SIZE
      bit_offset: 13
      bit_width: 9
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RET_DCACHE_START_POINT
      bit_offset: 22
      bit_width: 9
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RET_DCACHE_ENABLE
      bit_offset: 31
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: RETENTION_CTRL4
    addr: 0xc4
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0xffffffff
    fields:
    - !Field
      name: RETENTION_INV_CFG
      bit_offset: 0
      bit_width: 32
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: RETENTION_CTRL5
    addr: 0xc8
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: RETENTION_DISABLE
      bit_offset: 0
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x3fc
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x2101150
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: Version control
      read_allowed: true
      write_allowed: true
- !Module
  name: APB_SARADC
  description: Successive Approximation Register Analog to Digital Converter
  base_addr: 0x60040000
  size: 0x70
  registers:
  - !Register
    name: CTRL
    addr: 0x0
    size_bits: 32
    description: configure apb saradc controller
    reset_value: 0x407f8240
    fields:
    - !Field
      name: SARADC_START_FORCE
      bit_offset: 0
      bit_width: 1
      description: enable start saradc by sw
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_START
      bit_offset: 1
      bit_width: 1
      description: start saradc by sw
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_WORK_MODE
      bit_offset: 3
      bit_width: 2
      description: '0: single mode, 1: double mode, 2: alternate mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR_SEL
      bit_offset: 5
      bit_width: 1
      description: '0: SAR1, 1: SAR2, only work for single SAR mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR_CLK_GATED
      bit_offset: 6
      bit_width: 1
      description: enable SAR CLK gate when saradc idle
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR_CLK_DIV
      bit_offset: 7
      bit_width: 8
      description: SAR clock divider
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR1_PATT_LEN
      bit_offset: 15
      bit_width: 4
      description: 0 ~ 15 means length 1 ~ 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR2_PATT_LEN
      bit_offset: 19
      bit_width: 4
      description: 0 ~ 15 means length 1 ~ 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR1_PATT_P_CLEAR
      bit_offset: 23
      bit_width: 1
      description: clear the pointer of pattern table for DIG ADC1 CTRL
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR2_PATT_P_CLEAR
      bit_offset: 24
      bit_width: 1
      description: clear the pointer of pattern table for DIG ADC2 CTRL
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_DATA_SAR_SEL
      bit_offset: 25
      bit_width: 1
      description: '1: sar_sel will be coded by the MSB of the 16-bit output data,
        in this case the resolution should not be larger than 11 bits.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_DATA_TO_I2S
      bit_offset: 26
      bit_width: 1
      description: '1: I2S input data is from SAR ADC (for DMA), 0: I2S input data
        is from GPIO matrix'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_XPD_SAR_FORCE
      bit_offset: 27
      bit_width: 2
      description: force option to xpd sar blocks
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_WAIT_ARB_CYCLE
      bit_offset: 30
      bit_width: 2
      description: wait arbit signal stable after sar_done
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL2
    addr: 0x4
    size_bits: 32
    description: configure apb saradc controller
    reset_value: 0xa1fe
    fields:
    - !Field
      name: SARADC_MEAS_NUM_LIMIT
      bit_offset: 0
      bit_width: 1
      description: enable apb saradc limit the sample num
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_MAX_MEAS_NUM
      bit_offset: 1
      bit_width: 8
      description: max conversion number
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR1_INV
      bit_offset: 9
      bit_width: 1
      description: '1: data to DIG ADC1 CTRL is inverted, otherwise not'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR2_INV
      bit_offset: 10
      bit_width: 1
      description: '1: data to DIG ADC2 CTRL is inverted, otherwise not'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_TIMER_SEL
      bit_offset: 11
      bit_width: 1
      description: '1: select saradc timer 0: i2s_ws trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_TIMER_TARGET
      bit_offset: 12
      bit_width: 12
      description: to set saradc timer target
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_TIMER_EN
      bit_offset: 24
      bit_width: 1
      description: to enable saradc timer trigger
      read_allowed: true
      write_allowed: true
  - !Register
    name: FILTER_CTRL1
    addr: 0x8
    size_bits: 32
    description: configure saradc filter
    fields:
    - !Field
      name: FILTER_FACTOR1
      bit_offset: 26
      bit_width: 3
      description: apb saradc factor1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_FACTOR0
      bit_offset: 29
      bit_width: 3
      description: apb saradc factor0
      read_allowed: true
      write_allowed: true
  - !Register
    name: FSM_WAIT
    addr: 0xc
    size_bits: 32
    description: configure apb saradc fsm
    reset_value: 0xff0808
    fields:
    - !Field
      name: SARADC_XPD_WAIT
      bit_offset: 0
      bit_width: 8
      description: the cycle which saradc controller in xpd state
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_RSTB_WAIT
      bit_offset: 8
      bit_width: 8
      description: the cycle which saradc controller in rst state
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_STANDBY_WAIT
      bit_offset: 16
      bit_width: 8
      description: the cycle which saradc controller in standby state
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR1_STATUS
    addr: 0x10
    size_bits: 32
    description: saradc1 status for debug
    fields:
    - !Field
      name: SARADC_SAR1_STATUS
      bit_offset: 0
      bit_width: 32
      description: saradc1 status
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR2_STATUS
    addr: 0x14
    size_bits: 32
    description: saradc2 status for debug
    fields:
    - !Field
      name: SARADC_SAR2_STATUS
      bit_offset: 0
      bit_width: 32
      description: saradc2 status
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR1_PATT_TAB1
    addr: 0x18
    size_bits: 32
    description: configure apb saradc pattern table
    fields:
    - !Field
      name: SARADC_SAR1_PATT_TAB1
      bit_offset: 0
      bit_width: 24
      description: item 0 ~ 3 for pattern table 1 (each item 6bit)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR1_PATT_TAB2
    addr: 0x1c
    size_bits: 32
    description: configure apb saradc pattern table
    fields:
    - !Field
      name: SARADC_SAR1_PATT_TAB2
      bit_offset: 0
      bit_width: 24
      description: Item 4 ~ 7 for pattern table 1 (each item 6bit)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR1_PATT_TAB3
    addr: 0x20
    size_bits: 32
    description: configure apb saradc pattern table
    fields:
    - !Field
      name: SARADC_SAR1_PATT_TAB3
      bit_offset: 0
      bit_width: 24
      description: Item 8 ~ 11 for pattern table 1 (each item 6bit)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR1_PATT_TAB4
    addr: 0x24
    size_bits: 32
    description: configure apb saradc pattern table
    fields:
    - !Field
      name: SARADC_SAR1_PATT_TAB4
      bit_offset: 0
      bit_width: 24
      description: Item 12 ~ 15 for pattern table 1 (each item 6bit)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR2_PATT_TAB1
    addr: 0x28
    size_bits: 32
    description: configure apb saradc pattern table
    fields:
    - !Field
      name: SARADC_SAR2_PATT_TAB1
      bit_offset: 0
      bit_width: 24
      description: item 0 ~ 3 for pattern table 2 (each item 6bit)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR2_PATT_TAB2
    addr: 0x2c
    size_bits: 32
    description: configure apb saradc pattern table
    fields:
    - !Field
      name: SARADC_SAR2_PATT_TAB2
      bit_offset: 0
      bit_width: 24
      description: Item 4 ~ 7 for pattern table 2 (each item 6bit)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR2_PATT_TAB3
    addr: 0x30
    size_bits: 32
    description: configure apb saradc pattern table
    fields:
    - !Field
      name: SARADC_SAR2_PATT_TAB3
      bit_offset: 0
      bit_width: 24
      description: Item 8 ~ 11 for pattern table 2 (each item 6bit)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR2_PATT_TAB4
    addr: 0x34
    size_bits: 32
    description: configure apb saradc pattern table
    fields:
    - !Field
      name: SARADC_SAR2_PATT_TAB4
      bit_offset: 0
      bit_width: 24
      description: Item 12 ~ 15 for pattern table 2 (each item 6bit)
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_ADC_ARB_CTRL
    addr: 0x38
    size_bits: 32
    description: configure apb saradc arbit
    reset_value: 0x900
    fields:
    - !Field
      name: ADC_ARB_APB_FORCE
      bit_offset: 2
      bit_width: 1
      description: adc2 arbiter force to enableapb controller
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ARB_RTC_FORCE
      bit_offset: 3
      bit_width: 1
      description: adc2 arbiter force to enable rtc controller
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ARB_WIFI_FORCE
      bit_offset: 4
      bit_width: 1
      description: adc2 arbiter force to enable wifi controller
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ARB_GRANT_FORCE
      bit_offset: 5
      bit_width: 1
      description: adc2 arbiter force grant
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ARB_APB_PRIORITY
      bit_offset: 6
      bit_width: 2
      description: Set adc2 arbiterapb priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ARB_RTC_PRIORITY
      bit_offset: 8
      bit_width: 2
      description: Set adc2 arbiter rtc priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ARB_WIFI_PRIORITY
      bit_offset: 10
      bit_width: 2
      description: Set adc2 arbiter wifi priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ARB_FIX_PRIORITY
      bit_offset: 12
      bit_width: 1
      description: adc2 arbiter uses fixed priority
      read_allowed: true
      write_allowed: true
  - !Register
    name: FILTER_CTRL0
    addr: 0x3c
    size_bits: 32
    description: configure apb saradc arbit
    reset_value: 0x6b4000
    fields:
    - !Field
      name: FILTER_CHANNEL1
      bit_offset: 14
      bit_width: 5
      description: configure the filter1 channel
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_CHANNEL0
      bit_offset: 19
      bit_width: 5
      description: configure the filter0 channel
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_RESET
      bit_offset: 31
      bit_width: 1
      description: enable apb_adc1_filter
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_SARADC1_DATA_STATUS
    addr: 0x40
    size_bits: 32
    description: get apb saradc sample data
    fields:
    - !Field
      name: APB_SARADC1_DATA
      bit_offset: 0
      bit_width: 17
      description: apbsaradc sample data
      read_allowed: true
      write_allowed: false
  - !Register
    name: THRES0_CTRL
    addr: 0x44
    size_bits: 32
    description: configure apb saradc thres monitor
    reset_value: 0x3ffed
    fields:
    - !Field
      name: THRES0_CHANNEL
      bit_offset: 0
      bit_width: 5
      description: configure which channel thres0 monitor
      read_allowed: true
      write_allowed: true
    - !Field
      name: THRES0_HIGH
      bit_offset: 5
      bit_width: 13
      description: thres0 monitor high thres
      read_allowed: true
      write_allowed: true
    - !Field
      name: THRES0_LOW
      bit_offset: 18
      bit_width: 13
      description: thres0 monitor low thres
      read_allowed: true
      write_allowed: true
  - !Register
    name: THRES1_CTRL
    addr: 0x48
    size_bits: 32
    description: configure apb saradc thres monitor
    reset_value: 0x3ffed
    fields:
    - !Field
      name: THRES1_CHANNEL
      bit_offset: 0
      bit_width: 5
      description: configure which channel thres0 monitor
      read_allowed: true
      write_allowed: true
    - !Field
      name: THRES1_HIGH
      bit_offset: 5
      bit_width: 13
      description: thres1 monitor high thres
      read_allowed: true
      write_allowed: true
    - !Field
      name: THRES1_LOW
      bit_offset: 18
      bit_width: 13
      description: thres1 monitor low thres
      read_allowed: true
      write_allowed: true
  - !Register
    name: THRES_CTRL
    addr: 0x58
    size_bits: 32
    description: configure thres monitor enable
    fields:
    - !Field
      name: THRES_ALL_EN
      bit_offset: 27
      bit_width: 1
      description: enable thres0 to monitor all channel
      read_allowed: true
      write_allowed: true
    - !Field
      name: THRES3_EN
      bit_offset: 28
      bit_width: 1
      description: no public
      read_allowed: true
      write_allowed: true
    - !Field
      name: THRES2_EN
      bit_offset: 29
      bit_width: 1
      description: no public
      read_allowed: true
      write_allowed: true
    - !Field
      name: THRES1_EN
      bit_offset: 30
      bit_width: 1
      description: enable thres1
      read_allowed: true
      write_allowed: true
    - !Field
      name: THRES0_EN
      bit_offset: 31
      bit_width: 1
      description: enable thres0
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0x5c
    size_bits: 32
    description: enable interrupt
    fields:
    - !Field
      name: THRES1_LOW_INT_ENA
      bit_offset: 26
      bit_width: 1
      description: interrupt of thres1 low
      read_allowed: true
      write_allowed: true
    - !Field
      name: THRES0_LOW_INT_ENA
      bit_offset: 27
      bit_width: 1
      description: interrupt of thres0 low
      read_allowed: true
      write_allowed: true
    - !Field
      name: THRES1_HIGH_INT_ENA
      bit_offset: 28
      bit_width: 1
      description: interrupt of thres1 high
      read_allowed: true
      write_allowed: true
    - !Field
      name: THRES0_HIGH_INT_ENA
      bit_offset: 29
      bit_width: 1
      description: interrupt of thres0 high
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_SARADC2_DONE_INT_ENA
      bit_offset: 30
      bit_width: 1
      description: interrupt of sar2 done
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_SARADC1_DONE_INT_ENA
      bit_offset: 31
      bit_width: 1
      description: interrupt of sar1 done
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x60
    size_bits: 32
    description: raw of interrupt
    fields:
    - !Field
      name: THRES1_LOW_INT_RAW
      bit_offset: 26
      bit_width: 1
      description: interrupt of thres1 low
      read_allowed: true
      write_allowed: false
    - !Field
      name: THRES0_LOW_INT_RAW
      bit_offset: 27
      bit_width: 1
      description: interrupt of thres0 low
      read_allowed: true
      write_allowed: false
    - !Field
      name: THRES1_HIGH_INT_RAW
      bit_offset: 28
      bit_width: 1
      description: interrupt of thres1 high
      read_allowed: true
      write_allowed: false
    - !Field
      name: THRES0_HIGH_INT_RAW
      bit_offset: 29
      bit_width: 1
      description: interrupt of thres0 high
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_SARADC2_DONE_INT_RAW
      bit_offset: 30
      bit_width: 1
      description: interrupt of sar2 done
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_SARADC1_DONE_INT_RAW
      bit_offset: 31
      bit_width: 1
      description: interrupt of sar1 done
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x64
    size_bits: 32
    description: state of interrupt
    fields:
    - !Field
      name: THRES1_LOW_INT_ST
      bit_offset: 26
      bit_width: 1
      description: interrupt of thres1 low
      read_allowed: true
      write_allowed: false
    - !Field
      name: THRES0_LOW_INT_ST
      bit_offset: 27
      bit_width: 1
      description: interrupt of thres0 low
      read_allowed: true
      write_allowed: false
    - !Field
      name: THRES1_HIGH_INT_ST
      bit_offset: 28
      bit_width: 1
      description: interrupt of thres1 high
      read_allowed: true
      write_allowed: false
    - !Field
      name: THRES0_HIGH_INT_ST
      bit_offset: 29
      bit_width: 1
      description: interrupt of thres0 high
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_SARADC2_DONE_INT_ST
      bit_offset: 30
      bit_width: 1
      description: interrupt of sar2 done
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_SARADC1_DONE_INT_ST
      bit_offset: 31
      bit_width: 1
      description: interrupt of sar1 done
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR
    addr: 0x68
    size_bits: 32
    description: clear interrupt
    fields:
    - !Field
      name: THRES1_LOW_INT_CLR
      bit_offset: 26
      bit_width: 1
      description: interrupt of thres1 low
      read_allowed: false
      write_allowed: true
    - !Field
      name: THRES0_LOW_INT_CLR
      bit_offset: 27
      bit_width: 1
      description: interrupt of thres0 low
      read_allowed: false
      write_allowed: true
    - !Field
      name: THRES1_HIGH_INT_CLR
      bit_offset: 28
      bit_width: 1
      description: interrupt of thres1 high
      read_allowed: false
      write_allowed: true
    - !Field
      name: THRES0_HIGH_INT_CLR
      bit_offset: 29
      bit_width: 1
      description: interrupt of thres0 high
      read_allowed: false
      write_allowed: true
    - !Field
      name: APB_SARADC2_DONE_INT_CLR
      bit_offset: 30
      bit_width: 1
      description: interrupt of sar2 done
      read_allowed: false
      write_allowed: true
    - !Field
      name: APB_SARADC1_DONE_INT_CLR
      bit_offset: 31
      bit_width: 1
      description: interrupt of sar1 done
      read_allowed: false
      write_allowed: true
  - !Register
    name: DMA_CONF
    addr: 0x6c
    size_bits: 32
    description: configure apb saradc dma
    reset_value: 0xff
    fields:
    - !Field
      name: APB_ADC_EOF_NUM
      bit_offset: 0
      bit_width: 16
      description: the dma_in_suc_eof gen when sample cnt = spi_eof_num
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_ADC_RESET_FSM
      bit_offset: 30
      bit_width: 1
      description: reset_apb_adc_state
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_ADC_TRANS
      bit_offset: 31
      bit_width: 1
      description: enable apb_adc use spi_dma
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_ADC_CLKM_CONF
    addr: 0x70
    size_bits: 32
    description: configure apb saradc clock
    reset_value: 0x4
    fields:
    - !Field
      name: CLKM_DIV_NUM
      bit_offset: 0
      bit_width: 8
      description: Integral  clock divider value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKM_DIV_B
      bit_offset: 8
      bit_width: 6
      description: Fractional clock divider numerator value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKM_DIV_A
      bit_offset: 14
      bit_width: 6
      description: Fractional clock divider denominator value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 20
      bit_width: 1
      description: no public
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_SEL
      bit_offset: 21
      bit_width: 2
      description: Set this bit to enable clk_apll
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_SARADC2_DATA_STATUS
    addr: 0x78
    size_bits: 32
    description: get apb saradc2 sample data
    fields:
    - !Field
      name: APB_SARADC2_DATA
      bit_offset: 0
      bit_width: 17
      description: apb saradc2 sample data
      read_allowed: true
      write_allowed: false
  - !Register
    name: APB_CTRL_DATE
    addr: 0x3fc
    size_bits: 32
    description: version
    reset_value: 0x2101180
    fields:
    - !Field
      name: APB_CTRL_DATE
      bit_offset: 0
      bit_width: 32
      description: version
      read_allowed: true
      write_allowed: true
- !Module
  name: DEBUG_ASSIST
  description: Debug Assist
  base_addr: 0x600ce000
  size: 0x15c
  registers:
  - !Register
    name: CORE_0_INTERRUPT_ENA
    addr: 0x0
    size_bits: 32
    description: core0 monitor enable configuration register
    fields:
    - !Field
      name: CORE_0_AREA_DRAM0_0_RD_ENA
      bit_offset: 0
      bit_width: 1
      description: Core0 dram0 area0 read monitor enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_DRAM0_0_WR_ENA
      bit_offset: 1
      bit_width: 1
      description: Core0 dram0 area0 write monitor enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_DRAM0_1_RD_ENA
      bit_offset: 2
      bit_width: 1
      description: Core0 dram0 area1 read monitor enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_DRAM0_1_WR_ENA
      bit_offset: 3
      bit_width: 1
      description: Core0 dram0 area1 write monitor enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_0_RD_ENA
      bit_offset: 4
      bit_width: 1
      description: Core0 PIF area0 read monitor enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_0_WR_ENA
      bit_offset: 5
      bit_width: 1
      description: Core0 PIF area0 write monitor enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_1_RD_ENA
      bit_offset: 6
      bit_width: 1
      description: Core0 PIF area1 read monitor enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_1_WR_ENA
      bit_offset: 7
      bit_width: 1
      description: Core0 PIF area1 write monitor enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_SP_SPILL_MIN_ENA
      bit_offset: 8
      bit_width: 1
      description: Core0 stackpoint overflow monitor enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_SP_SPILL_MAX_ENA
      bit_offset: 9
      bit_width: 1
      description: Core0 stackpoint underflow monitor enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_IRAM0_EXCEPTION_MONITOR_ENA
      bit_offset: 10
      bit_width: 1
      description: IBUS busy monitor enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_DRAM0_EXCEPTION_MONITOR_ENA
      bit_offset: 11
      bit_width: 1
      description: DBUS busy monitor enbale
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_INTERRUPT_RAW
    addr: 0x4
    size_bits: 32
    description: core0 monitor interrupt status register
    fields:
    - !Field
      name: CORE_0_AREA_DRAM0_0_RD_RAW
      bit_offset: 0
      bit_width: 1
      description: Core0 dram0 area0 read monitor interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_AREA_DRAM0_0_WR_RAW
      bit_offset: 1
      bit_width: 1
      description: Core0 dram0 area0 write monitor interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_AREA_DRAM0_1_RD_RAW
      bit_offset: 2
      bit_width: 1
      description: Core0 dram0 area1 read monitor interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_AREA_DRAM0_1_WR_RAW
      bit_offset: 3
      bit_width: 1
      description: Core0 dram0 area1 write monitor interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_AREA_PIF_0_RD_RAW
      bit_offset: 4
      bit_width: 1
      description: Core0 PIF area0 read monitor interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_AREA_PIF_0_WR_RAW
      bit_offset: 5
      bit_width: 1
      description: Core0 PIF area0 write monitor interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_AREA_PIF_1_RD_RAW
      bit_offset: 6
      bit_width: 1
      description: Core0 PIF area1 read monitor interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_AREA_PIF_1_WR_RAW
      bit_offset: 7
      bit_width: 1
      description: Core0 PIF area1 write monitor interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_SP_SPILL_MIN_RAW
      bit_offset: 8
      bit_width: 1
      description: Core0 stackpoint overflow monitor interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_SP_SPILL_MAX_RAW
      bit_offset: 9
      bit_width: 1
      description: Core0 stackpoint underflow monitor interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_IRAM0_EXCEPTION_MONITOR_RAW
      bit_offset: 10
      bit_width: 1
      description: IBUS busy monitor interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_DRAM0_EXCEPTION_MONITOR_RAW
      bit_offset: 11
      bit_width: 1
      description: DBUS busy monitor initerrupt status
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_INTERRUPT_RLS
    addr: 0x8
    size_bits: 32
    description: core0 monitor interrupt enable register
    fields:
    - !Field
      name: CORE_0_AREA_DRAM0_0_RD_RLS
      bit_offset: 0
      bit_width: 1
      description: Core0 dram0 area0 read monitor interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_DRAM0_0_WR_RLS
      bit_offset: 1
      bit_width: 1
      description: Core0 dram0 area0 write monitor interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_DRAM0_1_RD_RLS
      bit_offset: 2
      bit_width: 1
      description: Core0 dram0 area1 read monitor interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_DRAM0_1_WR_RLS
      bit_offset: 3
      bit_width: 1
      description: Core0 dram0 area1 write monitor interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_0_RD_RLS
      bit_offset: 4
      bit_width: 1
      description: Core0 PIF area0 read monitor interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_0_WR_RLS
      bit_offset: 5
      bit_width: 1
      description: Core0 PIF area0 write monitor interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_1_RD_RLS
      bit_offset: 6
      bit_width: 1
      description: Core0 PIF area1 read monitor interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_1_WR_RLS
      bit_offset: 7
      bit_width: 1
      description: Core0 PIF area1 write monitor interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_SP_SPILL_MIN_RLS
      bit_offset: 8
      bit_width: 1
      description: Core0 stackpoint overflow monitor interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_SP_SPILL_MAX_RLS
      bit_offset: 9
      bit_width: 1
      description: Core0 stackpoint underflow monitor interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_IRAM0_EXCEPTION_MONITOR_RLS
      bit_offset: 10
      bit_width: 1
      description: IBUS busy monitor interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_DRAM0_EXCEPTION_MONITOR_RLS
      bit_offset: 11
      bit_width: 1
      description: DBUS busy monitor interrupt enbale
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_INTERRUPT_CLR
    addr: 0xc
    size_bits: 32
    description: core0 monitor interrupt clr register
    fields:
    - !Field
      name: CORE_0_AREA_DRAM0_0_RD_CLR
      bit_offset: 0
      bit_width: 1
      description: Core0 dram0 area0 read monitor interrupt clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_DRAM0_0_WR_CLR
      bit_offset: 1
      bit_width: 1
      description: Core0 dram0 area0 write monitor interrupt clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_DRAM0_1_RD_CLR
      bit_offset: 2
      bit_width: 1
      description: Core0 dram0 area1 read monitor interrupt clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_DRAM0_1_WR_CLR
      bit_offset: 3
      bit_width: 1
      description: Core0 dram0 area1 write monitor interrupt clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_0_RD_CLR
      bit_offset: 4
      bit_width: 1
      description: Core0 PIF area0 read monitor interrupt clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_0_WR_CLR
      bit_offset: 5
      bit_width: 1
      description: Core0 PIF area0 write monitor interrupt clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_1_RD_CLR
      bit_offset: 6
      bit_width: 1
      description: Core0 PIF area1 read monitor interrupt clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_1_WR_CLR
      bit_offset: 7
      bit_width: 1
      description: Core0 PIF area1 write monitor interrupt clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_SP_SPILL_MIN_CLR
      bit_offset: 8
      bit_width: 1
      description: Core0 stackpoint overflow monitor interrupt clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_SP_SPILL_MAX_CLR
      bit_offset: 9
      bit_width: 1
      description: Core0 stackpoint underflow monitor interrupt clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_IRAM0_EXCEPTION_MONITOR_CLR
      bit_offset: 10
      bit_width: 1
      description: IBUS busy monitor interrupt clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_DRAM0_EXCEPTION_MONITOR_CLR
      bit_offset: 11
      bit_width: 1
      description: DBUS busy monitor interrupt clr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_AREA_DRAM0_0_MIN
    addr: 0x10
    size_bits: 32
    description: core0 dram0 region0 addr configuration register
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_0_AREA_DRAM0_0_MIN
      bit_offset: 0
      bit_width: 32
      description: Core0 dram0 region0 start addr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_AREA_DRAM0_0_MAX
    addr: 0x14
    size_bits: 32
    description: core0 dram0 region0 addr configuration register
    fields:
    - !Field
      name: CORE_0_AREA_DRAM0_0_MAX
      bit_offset: 0
      bit_width: 32
      description: Core0 dram0 region0 end addr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_AREA_DRAM0_1_MIN
    addr: 0x18
    size_bits: 32
    description: core0 dram0 region1 addr configuration register
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_0_AREA_DRAM0_1_MIN
      bit_offset: 0
      bit_width: 32
      description: Core0 dram0 region1 start addr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_AREA_DRAM0_1_MAX
    addr: 0x1c
    size_bits: 32
    description: core0 dram0 region1 addr configuration register
    fields:
    - !Field
      name: CORE_0_AREA_DRAM0_1_MAX
      bit_offset: 0
      bit_width: 32
      description: Core0 dram0 region1 end addr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_AREA_PIF_0_MIN
    addr: 0x20
    size_bits: 32
    description: core0 PIF region0 addr configuration register
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_0_AREA_PIF_0_MIN
      bit_offset: 0
      bit_width: 32
      description: Core0 PIF region0 start addr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_AREA_PIF_0_MAX
    addr: 0x24
    size_bits: 32
    description: core0 PIF region0 addr configuration register
    fields:
    - !Field
      name: CORE_0_AREA_PIF_0_MAX
      bit_offset: 0
      bit_width: 32
      description: Core0 PIF region0 end addr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_AREA_PIF_1_MIN
    addr: 0x28
    size_bits: 32
    description: core0 PIF region1 addr configuration register
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_0_AREA_PIF_1_MIN
      bit_offset: 0
      bit_width: 32
      description: Core0 PIF region1 start addr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_AREA_PIF_1_MAX
    addr: 0x2c
    size_bits: 32
    description: core0 PIF region1 addr configuration register
    fields:
    - !Field
      name: CORE_0_AREA_PIF_1_MAX
      bit_offset: 0
      bit_width: 32
      description: Core0 PIF region1 end addr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_AREA_SP
    addr: 0x30
    size_bits: 32
    description: core0 area sp status register
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_0_AREA_SP
      bit_offset: 0
      bit_width: 32
      description: the stackpointer when first touch region monitor interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_AREA_PC
    addr: 0x34
    size_bits: 32
    description: core0 area pc status register
    fields:
    - !Field
      name: CORE_0_AREA_PC
      bit_offset: 0
      bit_width: 32
      description: the PC when first touch region monitor interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_SP_UNSTABLE
    addr: 0x38
    size_bits: 32
    description: core0 sp unstable configuration register
    reset_value: 0xb
    fields:
    - !Field
      name: CORE_0_SP_UNSTABLE
      bit_offset: 0
      bit_width: 8
      description: unstable period when window change,during this period no check
        stackpointer
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_SP_MIN
    addr: 0x3c
    size_bits: 32
    description: core0 sp region configuration regsiter
    fields:
    - !Field
      name: CORE_0_SP_MIN
      bit_offset: 0
      bit_width: 32
      description: stack min value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_SP_MAX
    addr: 0x40
    size_bits: 32
    description: core0 sp region configuration regsiter
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_0_SP_MAX
      bit_offset: 0
      bit_width: 32
      description: stack max value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_SP_PC
    addr: 0x44
    size_bits: 32
    description: core0 sp pc status register
    fields:
    - !Field
      name: CORE_0_SP_PC
      bit_offset: 0
      bit_width: 32
      description: the PC when first touch stack monitor interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_RCD_PDEBUGENABLE
    addr: 0x48
    size_bits: 32
    description: core0 pdebug configuration register
    fields:
    - !Field
      name: CORE_0_RCD_PDEBUGENABLE
      bit_offset: 0
      bit_width: 1
      description: Core0 Pdebugenable,set 1 to open core0 Pdebug interface,then can
        get core0 PC
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_RCD_RECORDING
    addr: 0x4c
    size_bits: 32
    description: core0 pdebug status register
    fields:
    - !Field
      name: CORE_0_RCD_RECORDING
      bit_offset: 0
      bit_width: 1
      description: Pdebug record enable,set 1 to record core0 pdebug interface signal
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_RCD_PDEBUGINST
    addr: 0x50
    size_bits: 32
    description: core0 pdebug status register
    fields:
    - !Field
      name: CORE_0_RCD_PDEBUGINST
      bit_offset: 0
      bit_width: 32
      description: core0 pdebuginst
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_RCD_PDEBUGSTATUS
    addr: 0x54
    size_bits: 32
    description: core0 pdebug status register
    fields:
    - !Field
      name: CORE_0_RCD_PDEBUGSTATUS
      bit_offset: 0
      bit_width: 8
      description: core0 pdebugstatus
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_RCD_PDEBUGDATA
    addr: 0x58
    size_bits: 32
    description: core0 pdebug status register
    fields:
    - !Field
      name: CORE_0_RCD_PDEBUGDATA
      bit_offset: 0
      bit_width: 32
      description: core0_pdebugdata
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_RCD_PDEBUGPC
    addr: 0x5c
    size_bits: 32
    description: core0 pdebug status register
    fields:
    - !Field
      name: CORE_0_RCD_PDEBUGPC
      bit_offset: 0
      bit_width: 32
      description: core0_pdebugPC
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_RCD_PDEBUGLS0STAT
    addr: 0x60
    size_bits: 32
    description: core0 pdebug status register
    fields:
    - !Field
      name: CORE_0_RCD_PDEBUGLS0STAT
      bit_offset: 0
      bit_width: 32
      description: core0_pdebug_s0stat
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_RCD_PDEBUGLS0ADDR
    addr: 0x64
    size_bits: 32
    description: core0 pdebug status register
    fields:
    - !Field
      name: CORE_0_RCD_PDEBUGLS0ADDR
      bit_offset: 0
      bit_width: 32
      description: core0_pdebug_s0addr
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_RCD_PDEBUGLS0DATA
    addr: 0x68
    size_bits: 32
    description: core0 pdebug status register
    fields:
    - !Field
      name: CORE_0_RCD_PDEBUGLS0DATA
      bit_offset: 0
      bit_width: 32
      description: core0_pdebug_s0data
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_RCD_SP
    addr: 0x6c
    size_bits: 32
    description: core0 pdebug status register
    fields:
    - !Field
      name: CORE_0_RCD_SP
      bit_offset: 0
      bit_width: 32
      description: core0_stack pointer
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_IRAM0_EXCEPTION_MONITOR_0
    addr: 0x70
    size_bits: 32
    description: core0 bus busy status regsiter
    fields:
    - !Field
      name: CORE_0_IRAM0_RECORDING_ADDR_0
      bit_offset: 0
      bit_width: 24
      description: The first iram0's addr[25:2] status when trigger IRAM busy interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_IRAM0_RECORDING_WR_0
      bit_offset: 24
      bit_width: 1
      description: The first iram0's wr status when trigger IRAM busy interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_IRAM0_RECORDING_LOADSTORE_0
      bit_offset: 25
      bit_width: 1
      description: The first iram0's loadstore status when trigger IRAM busy interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_IRAM0_EXCEPTION_MONITOR_1
    addr: 0x74
    size_bits: 32
    description: core0 bus busy status regsiter
    fields:
    - !Field
      name: CORE_0_IRAM0_RECORDING_ADDR_1
      bit_offset: 0
      bit_width: 24
      description: The second iram0's addr[25:2] status when trigger IRAM busy interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_IRAM0_RECORDING_WR_1
      bit_offset: 24
      bit_width: 1
      description: The second iram0's wr status when trigger IRAM busy interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_IRAM0_RECORDING_LOADSTORE_1
      bit_offset: 25
      bit_width: 1
      description: The second iram0's loadstore status when trigger IRAM busy interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_DRAM0_EXCEPTION_MONITOR_0
    addr: 0x78
    size_bits: 32
    description: core0 bus busy status regsiter
    fields:
    - !Field
      name: CORE_0_DRAM0_RECORDING_ADDR_0
      bit_offset: 0
      bit_width: 22
      description: The first dram0's addr[25:4] status when trigger DRAM busy interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_DRAM0_RECORDING_WR_0
      bit_offset: 22
      bit_width: 1
      description: The first dram0's wr status when trigger DRAM busy interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_DRAM0_EXCEPTION_MONITOR_1
    addr: 0x7c
    size_bits: 32
    description: core0 bus busy status regsiter
    fields:
    - !Field
      name: CORE_0_DRAM0_RECORDING_BYTEEN_0
      bit_offset: 0
      bit_width: 16
      description: The first dram0's byteen status when trigger DRAM busy interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_DRAM0_EXCEPTION_MONITOR_2
    addr: 0x80
    size_bits: 32
    description: core0 bus busy status regsiter
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_0_DRAM0_RECORDING_PC_0
      bit_offset: 0
      bit_width: 32
      description: The first dram0's PC status when trigger DRAM busy interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_DRAM0_EXCEPTION_MONITOR_3
    addr: 0x84
    size_bits: 32
    description: core0 bus busy status regsiter
    fields:
    - !Field
      name: CORE_0_DRAM0_RECORDING_ADDR_1
      bit_offset: 0
      bit_width: 22
      description: The second dram0's addr[25:4] status when trigger DRAM busy interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_DRAM0_RECORDING_WR_1
      bit_offset: 22
      bit_width: 1
      description: The second dram0's wr status when trigger DRAM busy interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_DRAM0_EXCEPTION_MONITOR_4
    addr: 0x88
    size_bits: 32
    description: core0 bus busy configuration regsiter
    fields:
    - !Field
      name: CORE_0_DRAM0_RECORDING_BYTEEN_1
      bit_offset: 0
      bit_width: 16
      description: The second dram0's byteen status when trigger DRAM busy interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_DRAM0_EXCEPTION_MONITOR_5
    addr: 0x8c
    size_bits: 32
    description: core0 bus busy configuration regsiter
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_0_DRAM0_RECORDING_PC_1
      bit_offset: 0
      bit_width: 32
      description: The second dram0's PC status when trigger DRAM busy interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_INTERRUPT_ENA
    addr: 0x90
    size_bits: 32
    description: Core1 monitor enable configuration register
    fields:
    - !Field
      name: CORE_1_AREA_DRAM0_0_RD_ENA
      bit_offset: 0
      bit_width: 1
      description: Core1 dram0 area0 read monitor enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_AREA_DRAM0_0_WR_ENA
      bit_offset: 1
      bit_width: 1
      description: Core1 dram0 area0 write monitor enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_AREA_DRAM0_1_RD_ENA
      bit_offset: 2
      bit_width: 1
      description: Core1 dram0 area1 read monitor enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_AREA_DRAM0_1_WR_ENA
      bit_offset: 3
      bit_width: 1
      description: Core1 dram0 area1 write monitor enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_AREA_PIF_0_RD_ENA
      bit_offset: 4
      bit_width: 1
      description: Core1 PIF area0 read monitor enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_AREA_PIF_0_WR_ENA
      bit_offset: 5
      bit_width: 1
      description: Core1 PIF area0 write monitor enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_AREA_PIF_1_RD_ENA
      bit_offset: 6
      bit_width: 1
      description: Core1 PIF area1 read monitor enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_AREA_PIF_1_WR_ENA
      bit_offset: 7
      bit_width: 1
      description: Core1 PIF area1 write monitor enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_SP_SPILL_MIN_ENA
      bit_offset: 8
      bit_width: 1
      description: Core1 stackpoint overflow monitor enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_SP_SPILL_MAX_ENA
      bit_offset: 9
      bit_width: 1
      description: Core1 stackpoint underflow monitor enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_IRAM0_EXCEPTION_MONITOR_ENA
      bit_offset: 10
      bit_width: 1
      description: IBUS busy monitor enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_DRAM0_EXCEPTION_MONITOR_ENA
      bit_offset: 11
      bit_width: 1
      description: DBUS busy monitor enbale
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_INTERRUPT_RAW
    addr: 0x94
    size_bits: 32
    description: Core1 monitor interrupt status register
    fields:
    - !Field
      name: CORE_1_AREA_DRAM0_0_RD_RAW
      bit_offset: 0
      bit_width: 1
      description: Core1 dram0 area0 read monitor interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_AREA_DRAM0_0_WR_RAW
      bit_offset: 1
      bit_width: 1
      description: Core1 dram0 area0 write monitor interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_AREA_DRAM0_1_RD_RAW
      bit_offset: 2
      bit_width: 1
      description: Core1 dram0 area1 read monitor interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_AREA_DRAM0_1_WR_RAW
      bit_offset: 3
      bit_width: 1
      description: Core1 dram0 area1 write monitor interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_AREA_PIF_0_RD_RAW
      bit_offset: 4
      bit_width: 1
      description: Core1 PIF area0 read monitor interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_AREA_PIF_0_WR_RAW
      bit_offset: 5
      bit_width: 1
      description: Core1 PIF area0 write monitor interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_AREA_PIF_1_RD_RAW
      bit_offset: 6
      bit_width: 1
      description: Core1 PIF area1 read monitor interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_AREA_PIF_1_WR_RAW
      bit_offset: 7
      bit_width: 1
      description: Core1 PIF area1 write monitor interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_SP_SPILL_MIN_RAW
      bit_offset: 8
      bit_width: 1
      description: Core1 stackpoint overflow monitor interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_SP_SPILL_MAX_RAW
      bit_offset: 9
      bit_width: 1
      description: Core1 stackpoint underflow monitor interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_IRAM0_EXCEPTION_MONITOR_RAW
      bit_offset: 10
      bit_width: 1
      description: IBUS busy monitor interrupt status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_DRAM0_EXCEPTION_MONITOR_RAW
      bit_offset: 11
      bit_width: 1
      description: DBUS busy monitor initerrupt status
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_INTERRUPT_RLS
    addr: 0x98
    size_bits: 32
    description: Core1 monitor interrupt enable register
    fields:
    - !Field
      name: CORE_1_AREA_DRAM0_0_RD_RLS
      bit_offset: 0
      bit_width: 1
      description: Core1 dram0 area0 read monitor interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_AREA_DRAM0_0_WR_RLS
      bit_offset: 1
      bit_width: 1
      description: Core1 dram0 area0 write monitor interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_AREA_DRAM0_1_RD_RLS
      bit_offset: 2
      bit_width: 1
      description: Core1 dram0 area1 read monitor interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_AREA_DRAM0_1_WR_RLS
      bit_offset: 3
      bit_width: 1
      description: Core1 dram0 area1 write monitor interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_AREA_PIF_0_RD_RLS
      bit_offset: 4
      bit_width: 1
      description: Core1 PIF area0 read monitor interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_AREA_PIF_0_WR_RLS
      bit_offset: 5
      bit_width: 1
      description: Core1 PIF area0 write monitor interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_AREA_PIF_1_RD_RLS
      bit_offset: 6
      bit_width: 1
      description: Core1 PIF area1 read monitor interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_AREA_PIF_1_WR_RLS
      bit_offset: 7
      bit_width: 1
      description: Core1 PIF area1 write monitor interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_SP_SPILL_MIN_RLS
      bit_offset: 8
      bit_width: 1
      description: Core1 stackpoint overflow monitor interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_SP_SPILL_MAX_RLS
      bit_offset: 9
      bit_width: 1
      description: Core1 stackpoint underflow monitor interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_IRAM0_EXCEPTION_MONITOR_RLS
      bit_offset: 10
      bit_width: 1
      description: IBUS busy monitor interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_DRAM0_EXCEPTION_MONITOR_RLS
      bit_offset: 11
      bit_width: 1
      description: DBUS busy monitor interrupt enbale
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_INTERRUPT_CLR
    addr: 0x9c
    size_bits: 32
    description: Core1 monitor interrupt clr register
    fields:
    - !Field
      name: CORE_1_AREA_DRAM0_0_RD_CLR
      bit_offset: 0
      bit_width: 1
      description: Core1 dram0 area0 read monitor interrupt clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_AREA_DRAM0_0_WR_CLR
      bit_offset: 1
      bit_width: 1
      description: Core1 dram0 area0 write monitor interrupt clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_AREA_DRAM0_1_RD_CLR
      bit_offset: 2
      bit_width: 1
      description: Core1 dram0 area1 read monitor interrupt clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_AREA_DRAM0_1_WR_CLR
      bit_offset: 3
      bit_width: 1
      description: Core1 dram0 area1 write monitor interrupt clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_AREA_PIF_0_RD_CLR
      bit_offset: 4
      bit_width: 1
      description: Core1 PIF area0 read monitor interrupt clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_AREA_PIF_0_WR_CLR
      bit_offset: 5
      bit_width: 1
      description: Core1 PIF area0 write monitor interrupt clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_AREA_PIF_1_RD_CLR
      bit_offset: 6
      bit_width: 1
      description: Core1 PIF area1 read monitor interrupt clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_AREA_PIF_1_WR_CLR
      bit_offset: 7
      bit_width: 1
      description: Core1 PIF area1 write monitor interrupt clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_SP_SPILL_MIN_CLR
      bit_offset: 8
      bit_width: 1
      description: Core1 stackpoint overflow monitor interrupt clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_SP_SPILL_MAX_CLR
      bit_offset: 9
      bit_width: 1
      description: Core1 stackpoint underflow monitor interrupt clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_IRAM0_EXCEPTION_MONITOR_CLR
      bit_offset: 10
      bit_width: 1
      description: IBUS busy monitor interrupt clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_DRAM0_EXCEPTION_MONITOR_CLR
      bit_offset: 11
      bit_width: 1
      description: DBUS busy monitor interrupt clr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_AREA_DRAM0_0_MIN
    addr: 0xa0
    size_bits: 32
    description: Core1 dram0 region0 addr configuration register
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_1_AREA_DRAM0_0_MIN
      bit_offset: 0
      bit_width: 32
      description: Core1 dram0 region0 start addr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_AREA_DRAM0_0_MAX
    addr: 0xa4
    size_bits: 32
    description: Core1 dram0 region0 addr configuration register
    fields:
    - !Field
      name: CORE_1_AREA_DRAM0_0_MAX
      bit_offset: 0
      bit_width: 32
      description: Core1 dram0 region0 end addr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_AREA_DRAM0_1_MIN
    addr: 0xa8
    size_bits: 32
    description: Core1 dram0 region1 addr configuration register
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_1_AREA_DRAM0_1_MIN
      bit_offset: 0
      bit_width: 32
      description: Core1 dram0 region1 start addr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_AREA_DRAM0_1_MAX
    addr: 0xac
    size_bits: 32
    description: Core1 dram0 region1 addr configuration register
    fields:
    - !Field
      name: CORE_1_AREA_DRAM0_1_MAX
      bit_offset: 0
      bit_width: 32
      description: Core1 dram0 region1 end addr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_AREA_PIF_0_MIN
    addr: 0xb0
    size_bits: 32
    description: Core1 PIF region0 addr configuration register
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_1_AREA_PIF_0_MIN
      bit_offset: 0
      bit_width: 32
      description: Core1 PIF region0 start addr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_AREA_PIF_0_MAX
    addr: 0xb4
    size_bits: 32
    description: Core1 PIF region0 addr configuration register
    fields:
    - !Field
      name: CORE_1_AREA_PIF_0_MAX
      bit_offset: 0
      bit_width: 32
      description: Core1 PIF region0 end addr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_AREA_PIF_1_MIN
    addr: 0xb8
    size_bits: 32
    description: Core1 PIF region1 addr configuration register
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_1_AREA_PIF_1_MIN
      bit_offset: 0
      bit_width: 32
      description: Core1 PIF region1 start addr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_AREA_PIF_1_MAX
    addr: 0xbc
    size_bits: 32
    description: Core1 PIF region1 addr configuration register
    fields:
    - !Field
      name: CORE_1_AREA_PIF_1_MAX
      bit_offset: 0
      bit_width: 32
      description: Core1 PIF region1 end addr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_AREA_PC
    addr: 0xc0
    size_bits: 32
    description: Core1 area sp status register
    fields:
    - !Field
      name: CORE_1_AREA_PC
      bit_offset: 0
      bit_width: 32
      description: the stackpointer when first touch region monitor interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_AREA_SP
    addr: 0xc4
    size_bits: 32
    description: Core1 area pc status register
    fields:
    - !Field
      name: CORE_1_AREA_SP
      bit_offset: 0
      bit_width: 32
      description: the PC when first touch region monitor interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_SP_UNSTABLE
    addr: 0xc8
    size_bits: 32
    description: Core1 sp unstable configuration register
    reset_value: 0xb
    fields:
    - !Field
      name: CORE_1_SP_UNSTABLE
      bit_offset: 0
      bit_width: 8
      description: unstable period when window change,during this period no check
        stackpointer
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_SP_MIN
    addr: 0xcc
    size_bits: 32
    description: Core1 sp region configuration regsiter
    fields:
    - !Field
      name: CORE_1_SP_MIN
      bit_offset: 0
      bit_width: 32
      description: stack min value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_SP_MAX
    addr: 0xd0
    size_bits: 32
    description: Core1 sp region configuration regsiter
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_1_SP_MAX
      bit_offset: 0
      bit_width: 32
      description: stack max value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_SP_PC
    addr: 0xd4
    size_bits: 32
    description: Core1 sp pc status register
    fields:
    - !Field
      name: CORE_1_SP_PC
      bit_offset: 0
      bit_width: 32
      description: the PC when first touch stack monitor interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_RCD_PDEBUGENABLE
    addr: 0xd8
    size_bits: 32
    description: Core1 pdebug configuration register
    fields:
    - !Field
      name: CORE_1_RCD_PDEBUGENABLE
      bit_offset: 0
      bit_width: 1
      description: Core1 Pdebugenable,set 1 to open Core1 Pdebug interface, then can
        get Core1 PC
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_RCD_RECORDING
    addr: 0xdc
    size_bits: 32
    description: Core1 pdebug status register
    fields:
    - !Field
      name: CORE_1_RCD_RECORDING
      bit_offset: 0
      bit_width: 1
      description: Pdebug record enable,set 1 to record Core1 pdebug interface signal
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_RCD_PDEBUGINST
    addr: 0xe0
    size_bits: 32
    description: Core1 pdebug status register
    fields:
    - !Field
      name: CORE_1_RCD_PDEBUGINST
      bit_offset: 0
      bit_width: 32
      description: Core1 pdebuginst
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_RCD_PDEBUGSTATUS
    addr: 0xe4
    size_bits: 32
    description: Core1 pdebug status register
    fields:
    - !Field
      name: CORE_1_RCD_PDEBUGSTATUS
      bit_offset: 0
      bit_width: 8
      description: Core1 pdebugstatus
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_RCD_PDEBUGDATA
    addr: 0xe8
    size_bits: 32
    description: Core1 pdebug status register
    fields:
    - !Field
      name: CORE_1_RCD_PDEBUGDATA
      bit_offset: 0
      bit_width: 32
      description: Core1_pdebugdata
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_RCD_PDEBUGPC
    addr: 0xec
    size_bits: 32
    description: Core1 pdebug status register
    fields:
    - !Field
      name: CORE_1_RCD_PDEBUGPC
      bit_offset: 0
      bit_width: 32
      description: Core1_pdebugPC
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_RCD_PDEBUGLS0STAT
    addr: 0xf0
    size_bits: 32
    description: Core1 pdebug status register
    fields:
    - !Field
      name: CORE_1_RCD_PDEBUGLS0STAT
      bit_offset: 0
      bit_width: 32
      description: Core1_pdebug_s0stat
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_RCD_PDEBUGLS0ADDR
    addr: 0xf4
    size_bits: 32
    description: Core1 pdebug status register
    fields:
    - !Field
      name: CORE_1_RCD_PDEBUGLS0ADDR
      bit_offset: 0
      bit_width: 32
      description: Core1_pdebug_s0addr
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_RCD_PDEBUGLS0DATA
    addr: 0xf8
    size_bits: 32
    description: Core1 pdebug status register
    fields:
    - !Field
      name: CORE_1_RCD_PDEBUGLS0DATA
      bit_offset: 0
      bit_width: 32
      description: Core1_pdebug_s0data
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_RCD_SP
    addr: 0xfc
    size_bits: 32
    description: Core1 pdebug status register
    fields:
    - !Field
      name: CORE_1_RCD_SP
      bit_offset: 0
      bit_width: 32
      description: Core1_stack pointer
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_IRAM0_EXCEPTION_MONITOR_0
    addr: 0x100
    size_bits: 32
    description: Core1 bus busy status regsiter
    fields:
    - !Field
      name: CORE_1_IRAM0_RECORDING_ADDR_0
      bit_offset: 0
      bit_width: 24
      description: The first iram0's addr[25:2] status when trigger IRAM busy interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_IRAM0_RECORDING_WR_0
      bit_offset: 24
      bit_width: 1
      description: The first iram0's wr status when trigger IRAM busy interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_IRAM0_RECORDING_LOADSTORE_0
      bit_offset: 25
      bit_width: 1
      description: The first iram0's loadstore status when trigger IRAM busy interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_IRAM0_EXCEPTION_MONITOR_1
    addr: 0x104
    size_bits: 32
    description: Core1 bus busy status regsiter
    fields:
    - !Field
      name: CORE_1_IRAM0_RECORDING_ADDR_1
      bit_offset: 0
      bit_width: 24
      description: The second iram0's addr[25:2] status when trigger IRAM busy interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_IRAM0_RECORDING_WR_1
      bit_offset: 24
      bit_width: 1
      description: The second iram0's wr status when trigger IRAM busy interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_IRAM0_RECORDING_LOADSTORE_1
      bit_offset: 25
      bit_width: 1
      description: The second iram0's loadstore status when trigger IRAM busy interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_DRAM0_EXCEPTION_MONITOR_0
    addr: 0x108
    size_bits: 32
    description: Core1 bus busy status regsiter
    fields:
    - !Field
      name: CORE_1_DRAM0_RECORDING_ADDR_0
      bit_offset: 0
      bit_width: 22
      description: The first dram0's addr[25:4] status when trigger DRAM busy interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_DRAM0_RECORDING_WR_0
      bit_offset: 22
      bit_width: 1
      description: The first dram0's wr status when trigger DRAM busy interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_DRAM0_EXCEPTION_MONITOR_1
    addr: 0x10c
    size_bits: 32
    description: Core1 bus busy status regsiter
    fields:
    - !Field
      name: CORE_1_DRAM0_RECORDING_BYTEEN_0
      bit_offset: 0
      bit_width: 16
      description: The first dram0's byteen status when trigger DRAM busy interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_DRAM0_EXCEPTION_MONITOR_2
    addr: 0x110
    size_bits: 32
    description: Core1 bus busy status regsiter
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_1_DRAM0_RECORDING_PC_0
      bit_offset: 0
      bit_width: 32
      description: The first dram0's PC status when trigger DRAM busy interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_DRAM0_EXCEPTION_MONITOR_3
    addr: 0x114
    size_bits: 32
    description: Core1 bus busy status regsiter
    fields:
    - !Field
      name: CORE_1_DRAM0_RECORDING_ADDR_1
      bit_offset: 0
      bit_width: 22
      description: The second dram0's addr[25:4] status when trigger DRAM busy interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_DRAM0_RECORDING_WR_1
      bit_offset: 22
      bit_width: 1
      description: The second dram0's wr status when trigger DRAM busy interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_DRAM0_EXCEPTION_MONITOR_4
    addr: 0x118
    size_bits: 32
    description: Core1 bus busy status regsiter
    fields:
    - !Field
      name: CORE_1_DRAM0_RECORDING_BYTEEN_1
      bit_offset: 0
      bit_width: 16
      description: The second dram0's byteen status when trigger DRAM busy interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_DRAM0_EXCEPTION_MONITOR_5
    addr: 0x11c
    size_bits: 32
    description: Core1 bus busy status regsiter
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_1_DRAM0_RECORDING_PC_1
      bit_offset: 0
      bit_width: 32
      description: The second dram0's PC status when trigger DRAM busy interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0
    addr: 0x120
    size_bits: 32
    description: bus busy configuration register
    reset_value: 0xfffff
    fields:
    - !Field
      name: CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0
      bit_offset: 0
      bit_width: 20
      description: busy monitor window cycle
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1
    addr: 0x124
    size_bits: 32
    description: bus busy configuration register
    reset_value: 0xfffff
    fields:
    - !Field
      name: CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1
      bit_offset: 0
      bit_width: 20
      description: 'non busy cycle,for example: when cycle=100 and cycle=10,it means
        that in 100 cycle, if busy access success time less than 10, it will trigger
        interrutpt'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOG_SETTING
    addr: 0x128
    size_bits: 32
    description: log set register
    reset_value: 0x40
    fields:
    - !Field
      name: LOG_ENA
      bit_offset: 0
      bit_width: 3
      description: 'bus moniter enable: [0]Core1,[1]core1,[2]dma'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOG_MODE
      bit_offset: 3
      bit_width: 3
      description: check_mode:0:write,1:word,2:halword,3:byte,4:doubleword,5:4word
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOG_MEM_LOOP_ENABLE
      bit_offset: 6
      bit_width: 1
      description: mem_loop enable,1 means that loop write
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOG_DATA_0
    addr: 0x12c
    size_bits: 32
    description: log check data register
    fields:
    - !Field
      name: LOG_DATA_0
      bit_offset: 0
      bit_width: 32
      description: check data0
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOG_DATA_1
    addr: 0x130
    size_bits: 32
    description: log check data register
    fields:
    - !Field
      name: LOG_DATA_1
      bit_offset: 0
      bit_width: 32
      description: check data1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOG_DATA_2
    addr: 0x134
    size_bits: 32
    description: log check data register
    fields:
    - !Field
      name: LOG_DATA_2
      bit_offset: 0
      bit_width: 32
      description: check data2
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOG_DATA_3
    addr: 0x138
    size_bits: 32
    description: log check data register
    fields:
    - !Field
      name: LOG_DATA_3
      bit_offset: 0
      bit_width: 32
      description: check data3
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOG_DATA_MASK
    addr: 0x13c
    size_bits: 32
    description: log check data mask register
    fields:
    - !Field
      name: LOG_DATA_SIZE
      bit_offset: 0
      bit_width: 16
      description: data mask
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOG_MIN
    addr: 0x140
    size_bits: 32
    description: log check region configuration register
    fields:
    - !Field
      name: LOG_MIN
      bit_offset: 0
      bit_width: 32
      description: check region min addr
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOG_MAX
    addr: 0x144
    size_bits: 32
    description: log check region configuration register
    fields:
    - !Field
      name: LOG_MAX
      bit_offset: 0
      bit_width: 32
      description: check region max addr
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOG_MEM_START
    addr: 0x148
    size_bits: 32
    description: log mem region configuration register
    fields:
    - !Field
      name: LOG_MEM_START
      bit_offset: 0
      bit_width: 32
      description: mem start addr
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOG_MEM_END
    addr: 0x14c
    size_bits: 32
    description: log mem region configuration register
    fields:
    - !Field
      name: LOG_MEM_END
      bit_offset: 0
      bit_width: 32
      description: mem end addr
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOG_MEM_WRITING_ADDR
    addr: 0x150
    size_bits: 32
    description: log mem addr status register
    fields:
    - !Field
      name: LOG_MEM_WRITING_ADDR
      bit_offset: 0
      bit_width: 32
      description: mem current addr, it means next writing addr
      read_allowed: true
      write_allowed: false
  - !Register
    name: LOG_MEM_FULL_FLAG
    addr: 0x154
    size_bits: 32
    description: log mem status register
    fields:
    - !Field
      name: LOG_MEM_FULL_FLAG
      bit_offset: 0
      bit_width: 1
      description: when it's 1,show that mem write loop morte than one time.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x1fc
    size_bits: 32
    description: version register
    reset_value: 0x2003040
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: version register
      read_allowed: true
      write_allowed: true
- !Module
  name: DMA
  description: DMA (Direct Memory Access) Controller
  base_addr: 0x6003f000
  size: 0x320
  registers:
  - !Register
    name: AHB_TEST
    addr: 0x3c0
    size_bits: 32
    description: reserved
    fields:
    - !Field
      name: AHB_TESTMODE
      bit_offset: 0
      bit_width: 3
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHB_TESTADDR
      bit_offset: 4
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: PD_CONF
    addr: 0x3c4
    size_bits: 32
    description: reserved
    reset_value: 0x20
    fields:
    - !Field
      name: DMA_RAM_FORCE_PD
      bit_offset: 4
      bit_width: 1
      description: Set this bit to force power down DMA internal memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RAM_FORCE_PU
      bit_offset: 5
      bit_width: 1
      description: Set this bit to force power up DMA internal memory
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RAM_CLK_FO
      bit_offset: 6
      bit_width: 1
      description: '1: Force to open the clock and bypass the gate-clock when accessing
        the RAM in DMA. 0: A gate-clock will be used when accessing the RAM in DMA.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC_CONF
    addr: 0x3c8
    size_bits: 32
    description: MISC register
    fields:
    - !Field
      name: AHBM_RST_INTER
      bit_offset: 0
      bit_width: 1
      description: Set this bit, then clear this bit to reset the internal ahb FSM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_RST_EXTER
      bit_offset: 1
      bit_width: 1
      description: Set this bit, then clear this bit to reset the external ahb FSM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARB_PRI_DIS
      bit_offset: 2
      bit_width: 1
      description: Set this bit to disable priority arbitration function.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 4
      bit_width: 1
      description: '1''h1: Force clock on for register. 1''h0: Support clock only
        when application writes registers.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXTMEM_REJECT_ADDR
    addr: 0x3f4
    size_bits: 32
    description: Reject address accessing external RAM
    fields:
    - !Field
      name: EXTMEM_REJECT_ADDR
      bit_offset: 0
      bit_width: 32
      description: This register store the first address rejected by permission control
        when accessing external RAM.
      read_allowed: true
      write_allowed: false
  - !Register
    name: EXTMEM_REJECT_ST
    addr: 0x3f8
    size_bits: 32
    description: Reject status accessing external RAM
    fields:
    - !Field
      name: EXTMEM_REJECT_ATRR
      bit_offset: 0
      bit_width: 2
      description: 'The reject accessing. Bit 0: if this bit is 1, the rejected accessing
        is READ. Bit 1: if this bit is 1, the rejected accessing is WRITE.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: EXTMEM_REJECT_CHANNEL_NUM
      bit_offset: 2
      bit_width: 4
      description: The register indicate the reject accessing from which channel.
      read_allowed: true
      write_allowed: false
    - !Field
      name: EXTMEM_REJECT_PERI_NUM
      bit_offset: 6
      bit_width: 6
      description: This register indicate reject accessing from which peripheral.
      read_allowed: true
      write_allowed: false
  - !Register
    name: EXTMEM_REJECT_INT_RAW
    addr: 0x3fc
    size_bits: 32
    description: Raw interrupt status of external RAM permission
    fields:
    - !Field
      name: EXTMEM_REJECT_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt bit turns to high level when accessing external
        RAM is rejected by permission control.
      read_allowed: true
      write_allowed: false
  - !Register
    name: EXTMEM_REJECT_INT_ST
    addr: 0x400
    size_bits: 32
    description: Masked interrupt status of external RAM permission
    fields:
    - !Field
      name: EXTMEM_REJECT_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for the EXTMEM_REJECT_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: EXTMEM_REJECT_INT_ENA
    addr: 0x404
    size_bits: 32
    description: Interrupt enable bits of external RAM permission
    fields:
    - !Field
      name: EXTMEM_REJECT_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the EXTMEM_REJECT_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXTMEM_REJECT_INT_CLR
    addr: 0x408
    size_bits: 32
    description: Interrupt clear bits of external RAM permission
    fields:
    - !Field
      name: EXTMEM_REJECT_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the EXTMEM_REJECT_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x40c
    size_bits: 32
    description: Version control register
    reset_value: 0x2101180
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: register version.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_CONF0_CH0
    addr: 0x0
    size_bits: 32
    description: Configure 0 register of Rx channel 0
    fields:
    - !Field
      name: IN_RST_CH
      bit_offset: 0
      bit_width: 1
      description: This bit is used to reset DMA channel 0 Rx FSM and Rx FIFO pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_LOOP_TEST_CH
      bit_offset: 1
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDSCR_BURST_EN_CH
      bit_offset: 2
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Rx channel
        0 reading link descriptor when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DATA_BURST_EN_CH
      bit_offset: 3
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Rx channel
        0 receiving data when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TRANS_EN_CH
      bit_offset: 4
      bit_width: 1
      description: Set this bit 1 to enable automatic transmitting data from memory
        to memory via DMA.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_CONF0_CH1
    addr: 0xc0
    size_bits: 32
    description: Configure 0 register of Rx channel 0
    fields:
    - !Field
      name: IN_RST_CH
      bit_offset: 0
      bit_width: 1
      description: This bit is used to reset DMA channel 0 Rx FSM and Rx FIFO pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_LOOP_TEST_CH
      bit_offset: 1
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDSCR_BURST_EN_CH
      bit_offset: 2
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Rx channel
        0 reading link descriptor when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DATA_BURST_EN_CH
      bit_offset: 3
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Rx channel
        0 receiving data when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TRANS_EN_CH
      bit_offset: 4
      bit_width: 1
      description: Set this bit 1 to enable automatic transmitting data from memory
        to memory via DMA.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_CONF0_CH2
    addr: 0x180
    size_bits: 32
    description: Configure 0 register of Rx channel 0
    fields:
    - !Field
      name: IN_RST_CH
      bit_offset: 0
      bit_width: 1
      description: This bit is used to reset DMA channel 0 Rx FSM and Rx FIFO pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_LOOP_TEST_CH
      bit_offset: 1
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDSCR_BURST_EN_CH
      bit_offset: 2
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Rx channel
        0 reading link descriptor when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DATA_BURST_EN_CH
      bit_offset: 3
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Rx channel
        0 receiving data when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TRANS_EN_CH
      bit_offset: 4
      bit_width: 1
      description: Set this bit 1 to enable automatic transmitting data from memory
        to memory via DMA.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_CONF0_CH3
    addr: 0x240
    size_bits: 32
    description: Configure 0 register of Rx channel 0
    fields:
    - !Field
      name: IN_RST_CH
      bit_offset: 0
      bit_width: 1
      description: This bit is used to reset DMA channel 0 Rx FSM and Rx FIFO pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_LOOP_TEST_CH
      bit_offset: 1
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDSCR_BURST_EN_CH
      bit_offset: 2
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Rx channel
        0 reading link descriptor when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DATA_BURST_EN_CH
      bit_offset: 3
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Rx channel
        0 receiving data when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TRANS_EN_CH
      bit_offset: 4
      bit_width: 1
      description: Set this bit 1 to enable automatic transmitting data from memory
        to memory via DMA.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_CONF0_CH4
    addr: 0x300
    size_bits: 32
    description: Configure 0 register of Rx channel 0
    fields:
    - !Field
      name: IN_RST_CH
      bit_offset: 0
      bit_width: 1
      description: This bit is used to reset DMA channel 0 Rx FSM and Rx FIFO pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_LOOP_TEST_CH
      bit_offset: 1
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDSCR_BURST_EN_CH
      bit_offset: 2
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Rx channel
        0 reading link descriptor when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DATA_BURST_EN_CH
      bit_offset: 3
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Rx channel
        0 receiving data when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TRANS_EN_CH
      bit_offset: 4
      bit_width: 1
      description: Set this bit 1 to enable automatic transmitting data from memory
        to memory via DMA.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_CONF1_CH0
    addr: 0x4
    size_bits: 32
    description: Configure 1 register of Rx channel 0
    reset_value: 0xc
    fields:
    - !Field
      name: DMA_INFIFO_FULL_THRS_CH
      bit_offset: 0
      bit_width: 12
      description: This register is used to generate the INFIFO_FULL_WM_INT interrupt
        when Rx channel 0 received byte number in Rx FIFO is up to the value of the
        register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_CHECK_OWNER_CH
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable checking the owner attribute of the link
        descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_EXT_MEM_BK_SIZE_CH
      bit_offset: 13
      bit_width: 2
      description: 'Block size of Rx channel 0 when DMA access external SRAM. 0: 16
        bytes      1: 32 bytes    2/3:reserved'
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_CONF1_CH1
    addr: 0xc4
    size_bits: 32
    description: Configure 1 register of Rx channel 0
    reset_value: 0xc
    fields:
    - !Field
      name: DMA_INFIFO_FULL_THRS_CH
      bit_offset: 0
      bit_width: 12
      description: This register is used to generate the INFIFO_FULL_WM_INT interrupt
        when Rx channel 0 received byte number in Rx FIFO is up to the value of the
        register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_CHECK_OWNER_CH
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable checking the owner attribute of the link
        descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_EXT_MEM_BK_SIZE_CH
      bit_offset: 13
      bit_width: 2
      description: 'Block size of Rx channel 0 when DMA access external SRAM. 0: 16
        bytes      1: 32 bytes    2/3:reserved'
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_CONF1_CH2
    addr: 0x184
    size_bits: 32
    description: Configure 1 register of Rx channel 0
    reset_value: 0xc
    fields:
    - !Field
      name: DMA_INFIFO_FULL_THRS_CH
      bit_offset: 0
      bit_width: 12
      description: This register is used to generate the INFIFO_FULL_WM_INT interrupt
        when Rx channel 0 received byte number in Rx FIFO is up to the value of the
        register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_CHECK_OWNER_CH
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable checking the owner attribute of the link
        descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_EXT_MEM_BK_SIZE_CH
      bit_offset: 13
      bit_width: 2
      description: 'Block size of Rx channel 0 when DMA access external SRAM. 0: 16
        bytes      1: 32 bytes    2/3:reserved'
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_CONF1_CH3
    addr: 0x244
    size_bits: 32
    description: Configure 1 register of Rx channel 0
    reset_value: 0xc
    fields:
    - !Field
      name: DMA_INFIFO_FULL_THRS_CH
      bit_offset: 0
      bit_width: 12
      description: This register is used to generate the INFIFO_FULL_WM_INT interrupt
        when Rx channel 0 received byte number in Rx FIFO is up to the value of the
        register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_CHECK_OWNER_CH
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable checking the owner attribute of the link
        descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_EXT_MEM_BK_SIZE_CH
      bit_offset: 13
      bit_width: 2
      description: 'Block size of Rx channel 0 when DMA access external SRAM. 0: 16
        bytes      1: 32 bytes    2/3:reserved'
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_CONF1_CH4
    addr: 0x304
    size_bits: 32
    description: Configure 1 register of Rx channel 0
    reset_value: 0xc
    fields:
    - !Field
      name: DMA_INFIFO_FULL_THRS_CH
      bit_offset: 0
      bit_width: 12
      description: This register is used to generate the INFIFO_FULL_WM_INT interrupt
        when Rx channel 0 received byte number in Rx FIFO is up to the value of the
        register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_CHECK_OWNER_CH
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable checking the owner attribute of the link
        descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_EXT_MEM_BK_SIZE_CH
      bit_offset: 13
      bit_width: 2
      description: 'Block size of Rx channel 0 when DMA access external SRAM. 0: 16
        bytes      1: 32 bytes    2/3:reserved'
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_INT_RAW_CH0
    addr: 0x8
    size_bits: 32
    description: Raw status interrupt of Rx channel 0
    fields:
    - !Field
      name: IN_DONE_CH_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one inlink descriptor has been received for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_CH_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one inlink descriptor has been received for Rx channel 0. For UHCI0, the
        raw interrupt bit turns to high level when the last data pointed by one inlink
        descriptor has been received and no data error is detected for Rx channel
        0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_CH_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt bit turns to high level when data error is detected
        only in the case that the peripheral is UHCI0 for Rx channel 0. For other
        peripherals, this raw interrupt is reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_CH_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt bit turns to high level when detecting inlink
        descriptor error, including owner error, the second and third word error of
        inlink descriptor for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_CH_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt bit turns to high level when Rx buffer pointed
        by inlink is full and receiving data is not completed, but there is no more
        inlink for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_WM_CH_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt bit turns to high level when received data byte
        number is up to threshold configured by REG_DMA_INFIFO_FULL_THRS_CH0 in Rx
        FIFO of channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_L1_CH_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Rx channel 0 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_L1_CH_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Rx channel 0 is underflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_L3_CH_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 3 fifo of
        Rx channel 0 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_L3_CH_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 3 fifo of
        Rx channel 0 is underflow.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_INT_RAW_CH1
    addr: 0xc8
    size_bits: 32
    description: Raw status interrupt of Rx channel 0
    fields:
    - !Field
      name: IN_DONE_CH_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one inlink descriptor has been received for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_CH_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one inlink descriptor has been received for Rx channel 0. For UHCI0, the
        raw interrupt bit turns to high level when the last data pointed by one inlink
        descriptor has been received and no data error is detected for Rx channel
        0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_CH_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt bit turns to high level when data error is detected
        only in the case that the peripheral is UHCI0 for Rx channel 0. For other
        peripherals, this raw interrupt is reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_CH_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt bit turns to high level when detecting inlink
        descriptor error, including owner error, the second and third word error of
        inlink descriptor for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_CH_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt bit turns to high level when Rx buffer pointed
        by inlink is full and receiving data is not completed, but there is no more
        inlink for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_WM_CH_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt bit turns to high level when received data byte
        number is up to threshold configured by REG_DMA_INFIFO_FULL_THRS_CH0 in Rx
        FIFO of channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_L1_CH_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Rx channel 0 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_L1_CH_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Rx channel 0 is underflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_L3_CH_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 3 fifo of
        Rx channel 0 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_L3_CH_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 3 fifo of
        Rx channel 0 is underflow.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_INT_RAW_CH2
    addr: 0x188
    size_bits: 32
    description: Raw status interrupt of Rx channel 0
    fields:
    - !Field
      name: IN_DONE_CH_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one inlink descriptor has been received for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_CH_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one inlink descriptor has been received for Rx channel 0. For UHCI0, the
        raw interrupt bit turns to high level when the last data pointed by one inlink
        descriptor has been received and no data error is detected for Rx channel
        0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_CH_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt bit turns to high level when data error is detected
        only in the case that the peripheral is UHCI0 for Rx channel 0. For other
        peripherals, this raw interrupt is reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_CH_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt bit turns to high level when detecting inlink
        descriptor error, including owner error, the second and third word error of
        inlink descriptor for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_CH_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt bit turns to high level when Rx buffer pointed
        by inlink is full and receiving data is not completed, but there is no more
        inlink for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_WM_CH_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt bit turns to high level when received data byte
        number is up to threshold configured by REG_DMA_INFIFO_FULL_THRS_CH0 in Rx
        FIFO of channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_L1_CH_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Rx channel 0 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_L1_CH_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Rx channel 0 is underflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_L3_CH_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 3 fifo of
        Rx channel 0 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_L3_CH_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 3 fifo of
        Rx channel 0 is underflow.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_INT_RAW_CH3
    addr: 0x248
    size_bits: 32
    description: Raw status interrupt of Rx channel 0
    fields:
    - !Field
      name: IN_DONE_CH_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one inlink descriptor has been received for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_CH_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one inlink descriptor has been received for Rx channel 0. For UHCI0, the
        raw interrupt bit turns to high level when the last data pointed by one inlink
        descriptor has been received and no data error is detected for Rx channel
        0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_CH_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt bit turns to high level when data error is detected
        only in the case that the peripheral is UHCI0 for Rx channel 0. For other
        peripherals, this raw interrupt is reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_CH_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt bit turns to high level when detecting inlink
        descriptor error, including owner error, the second and third word error of
        inlink descriptor for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_CH_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt bit turns to high level when Rx buffer pointed
        by inlink is full and receiving data is not completed, but there is no more
        inlink for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_WM_CH_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt bit turns to high level when received data byte
        number is up to threshold configured by REG_DMA_INFIFO_FULL_THRS_CH0 in Rx
        FIFO of channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_L1_CH_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Rx channel 0 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_L1_CH_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Rx channel 0 is underflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_L3_CH_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 3 fifo of
        Rx channel 0 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_L3_CH_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 3 fifo of
        Rx channel 0 is underflow.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_INT_RAW_CH4
    addr: 0x308
    size_bits: 32
    description: Raw status interrupt of Rx channel 0
    fields:
    - !Field
      name: IN_DONE_CH_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one inlink descriptor has been received for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_CH_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one inlink descriptor has been received for Rx channel 0. For UHCI0, the
        raw interrupt bit turns to high level when the last data pointed by one inlink
        descriptor has been received and no data error is detected for Rx channel
        0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_CH_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt bit turns to high level when data error is detected
        only in the case that the peripheral is UHCI0 for Rx channel 0. For other
        peripherals, this raw interrupt is reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_CH_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt bit turns to high level when detecting inlink
        descriptor error, including owner error, the second and third word error of
        inlink descriptor for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_CH_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt bit turns to high level when Rx buffer pointed
        by inlink is full and receiving data is not completed, but there is no more
        inlink for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_WM_CH_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt bit turns to high level when received data byte
        number is up to threshold configured by REG_DMA_INFIFO_FULL_THRS_CH0 in Rx
        FIFO of channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_L1_CH_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Rx channel 0 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_L1_CH_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Rx channel 0 is underflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_L3_CH_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 3 fifo of
        Rx channel 0 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_L3_CH_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 3 fifo of
        Rx channel 0 is underflow.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_INT_ST_CH0
    addr: 0xc
    size_bits: 32
    description: Masked interrupt of Rx channel 0
    fields:
    - !Field
      name: IN_DONE_CH_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_CH_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_CH_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_CH_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_CH_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_WM_CH_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_FULL_WM_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_L1_CH_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_L1_CH_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_L3_CH_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_L3_CH_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_INT_ST_CH1
    addr: 0xcc
    size_bits: 32
    description: Masked interrupt of Rx channel 0
    fields:
    - !Field
      name: IN_DONE_CH_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_CH_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_CH_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_CH_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_CH_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_WM_CH_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_FULL_WM_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_L1_CH_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_L1_CH_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_L3_CH_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_L3_CH_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_INT_ST_CH2
    addr: 0x18c
    size_bits: 32
    description: Masked interrupt of Rx channel 0
    fields:
    - !Field
      name: IN_DONE_CH_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_CH_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_CH_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_CH_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_CH_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_WM_CH_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_FULL_WM_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_L1_CH_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_L1_CH_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_L3_CH_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_L3_CH_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_INT_ST_CH3
    addr: 0x24c
    size_bits: 32
    description: Masked interrupt of Rx channel 0
    fields:
    - !Field
      name: IN_DONE_CH_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_CH_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_CH_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_CH_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_CH_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_WM_CH_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_FULL_WM_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_L1_CH_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_L1_CH_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_L3_CH_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_L3_CH_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_INT_ST_CH4
    addr: 0x30c
    size_bits: 32
    description: Masked interrupt of Rx channel 0
    fields:
    - !Field
      name: IN_DONE_CH_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_CH_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_CH_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_CH_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_CH_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_WM_CH_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_FULL_WM_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_L1_CH_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_L1_CH_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_L3_CH_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_L3_CH_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_INT_ENA_CH0
    addr: 0x10
    size_bits: 32
    description: Interrupt enable bits of Rx channel 0
    fields:
    - !Field
      name: IN_DONE_CH_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the IN_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_CH_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_CH_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_CH_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_CH_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_FULL_WM_CH_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_FULL_WM_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_OVF_L1_CH_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_UDF_L1_CH_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_OVF_L3_CH_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_UDF_L3_CH_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_INT_ENA_CH1
    addr: 0xd0
    size_bits: 32
    description: Interrupt enable bits of Rx channel 0
    fields:
    - !Field
      name: IN_DONE_CH_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the IN_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_CH_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_CH_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_CH_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_CH_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_FULL_WM_CH_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_FULL_WM_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_OVF_L1_CH_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_UDF_L1_CH_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_OVF_L3_CH_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_UDF_L3_CH_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_INT_ENA_CH2
    addr: 0x190
    size_bits: 32
    description: Interrupt enable bits of Rx channel 0
    fields:
    - !Field
      name: IN_DONE_CH_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the IN_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_CH_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_CH_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_CH_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_CH_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_FULL_WM_CH_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_FULL_WM_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_OVF_L1_CH_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_UDF_L1_CH_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_OVF_L3_CH_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_UDF_L3_CH_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_INT_ENA_CH3
    addr: 0x250
    size_bits: 32
    description: Interrupt enable bits of Rx channel 0
    fields:
    - !Field
      name: IN_DONE_CH_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the IN_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_CH_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_CH_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_CH_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_CH_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_FULL_WM_CH_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_FULL_WM_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_OVF_L1_CH_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_UDF_L1_CH_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_OVF_L3_CH_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_UDF_L3_CH_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_INT_ENA_CH4
    addr: 0x310
    size_bits: 32
    description: Interrupt enable bits of Rx channel 0
    fields:
    - !Field
      name: IN_DONE_CH_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the IN_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_CH_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_CH_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_CH_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_CH_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_FULL_WM_CH_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_FULL_WM_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_OVF_L1_CH_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_UDF_L1_CH_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_OVF_L3_CH_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_UDF_L3_CH_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_INT_CLR_CH0
    addr: 0x14
    size_bits: 32
    description: Interrupt clear bits of Rx channel 0
    fields:
    - !Field
      name: IN_DONE_CH_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the IN_DONE_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_CH_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_CH_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_CH_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_CH_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DMA_INFIFO_FULL_WM_CH_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the INFIFO_FULL_WM_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_OVF_L1_CH_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_UDF_L1_CH_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_OVF_L3_CH_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the INFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_UDF_L3_CH_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the INFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: IN_INT_CLR_CH1
    addr: 0xd4
    size_bits: 32
    description: Interrupt clear bits of Rx channel 0
    fields:
    - !Field
      name: IN_DONE_CH_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the IN_DONE_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_CH_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_CH_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_CH_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_CH_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DMA_INFIFO_FULL_WM_CH_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the INFIFO_FULL_WM_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_OVF_L1_CH_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_UDF_L1_CH_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_OVF_L3_CH_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the INFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_UDF_L3_CH_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the INFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: IN_INT_CLR_CH2
    addr: 0x194
    size_bits: 32
    description: Interrupt clear bits of Rx channel 0
    fields:
    - !Field
      name: IN_DONE_CH_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the IN_DONE_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_CH_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_CH_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_CH_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_CH_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DMA_INFIFO_FULL_WM_CH_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the INFIFO_FULL_WM_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_OVF_L1_CH_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_UDF_L1_CH_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_OVF_L3_CH_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the INFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_UDF_L3_CH_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the INFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: IN_INT_CLR_CH3
    addr: 0x254
    size_bits: 32
    description: Interrupt clear bits of Rx channel 0
    fields:
    - !Field
      name: IN_DONE_CH_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the IN_DONE_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_CH_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_CH_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_CH_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_CH_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DMA_INFIFO_FULL_WM_CH_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the INFIFO_FULL_WM_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_OVF_L1_CH_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_UDF_L1_CH_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_OVF_L3_CH_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the INFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_UDF_L3_CH_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the INFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: IN_INT_CLR_CH4
    addr: 0x314
    size_bits: 32
    description: Interrupt clear bits of Rx channel 0
    fields:
    - !Field
      name: IN_DONE_CH_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the IN_DONE_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_CH_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_CH_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_CH_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_CH_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DMA_INFIFO_FULL_WM_CH_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the INFIFO_FULL_WM_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_OVF_L1_CH_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_UDF_L1_CH_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_OVF_L3_CH_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the INFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_UDF_L3_CH_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the INFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INFIFO_STATUS_CH0
    addr: 0x18
    size_bits: 32
    description: Receive FIFO status of Rx channel 0
    reset_value: 0xf00003a
    fields:
    - !Field
      name: INFIFO_FULL_L1_CH
      bit_offset: 0
      bit_width: 1
      description: L1 Rx FIFO full signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_EMPTY_L1_CH
      bit_offset: 1
      bit_width: 1
      description: L1 Rx FIFO empty signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_L2_CH
      bit_offset: 2
      bit_width: 1
      description: L2 Rx FIFO full signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_EMPTY_L2_CH
      bit_offset: 3
      bit_width: 1
      description: L2 Rx FIFO empty signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_L3_CH
      bit_offset: 4
      bit_width: 1
      description: L3 Rx FIFO full signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_EMPTY_L3_CH
      bit_offset: 5
      bit_width: 1
      description: L3 Rx FIFO empty signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_CNT_L1_CH
      bit_offset: 6
      bit_width: 6
      description: The register stores the byte number of the data in L1 Rx FIFO for
        Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_CNT_L2_CH
      bit_offset: 12
      bit_width: 7
      description: The register stores the byte number of the data in L2 Rx FIFO for
        Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_CNT_L3_CH
      bit_offset: 19
      bit_width: 5
      description: The register stores the byte number of the data in L3 Rx FIFO for
        Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_1B_L3_CH
      bit_offset: 24
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_2B_L3_CH
      bit_offset: 25
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_3B_L3_CH
      bit_offset: 26
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_4B_L3_CH
      bit_offset: 27
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_BUF_HUNGRY_CH
      bit_offset: 28
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: INFIFO_STATUS_CH1
    addr: 0xd8
    size_bits: 32
    description: Receive FIFO status of Rx channel 0
    reset_value: 0xf00003a
    fields:
    - !Field
      name: INFIFO_FULL_L1_CH
      bit_offset: 0
      bit_width: 1
      description: L1 Rx FIFO full signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_EMPTY_L1_CH
      bit_offset: 1
      bit_width: 1
      description: L1 Rx FIFO empty signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_L2_CH
      bit_offset: 2
      bit_width: 1
      description: L2 Rx FIFO full signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_EMPTY_L2_CH
      bit_offset: 3
      bit_width: 1
      description: L2 Rx FIFO empty signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_L3_CH
      bit_offset: 4
      bit_width: 1
      description: L3 Rx FIFO full signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_EMPTY_L3_CH
      bit_offset: 5
      bit_width: 1
      description: L3 Rx FIFO empty signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_CNT_L1_CH
      bit_offset: 6
      bit_width: 6
      description: The register stores the byte number of the data in L1 Rx FIFO for
        Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_CNT_L2_CH
      bit_offset: 12
      bit_width: 7
      description: The register stores the byte number of the data in L2 Rx FIFO for
        Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_CNT_L3_CH
      bit_offset: 19
      bit_width: 5
      description: The register stores the byte number of the data in L3 Rx FIFO for
        Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_1B_L3_CH
      bit_offset: 24
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_2B_L3_CH
      bit_offset: 25
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_3B_L3_CH
      bit_offset: 26
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_4B_L3_CH
      bit_offset: 27
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_BUF_HUNGRY_CH
      bit_offset: 28
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: INFIFO_STATUS_CH2
    addr: 0x198
    size_bits: 32
    description: Receive FIFO status of Rx channel 0
    reset_value: 0xf00003a
    fields:
    - !Field
      name: INFIFO_FULL_L1_CH
      bit_offset: 0
      bit_width: 1
      description: L1 Rx FIFO full signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_EMPTY_L1_CH
      bit_offset: 1
      bit_width: 1
      description: L1 Rx FIFO empty signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_L2_CH
      bit_offset: 2
      bit_width: 1
      description: L2 Rx FIFO full signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_EMPTY_L2_CH
      bit_offset: 3
      bit_width: 1
      description: L2 Rx FIFO empty signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_L3_CH
      bit_offset: 4
      bit_width: 1
      description: L3 Rx FIFO full signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_EMPTY_L3_CH
      bit_offset: 5
      bit_width: 1
      description: L3 Rx FIFO empty signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_CNT_L1_CH
      bit_offset: 6
      bit_width: 6
      description: The register stores the byte number of the data in L1 Rx FIFO for
        Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_CNT_L2_CH
      bit_offset: 12
      bit_width: 7
      description: The register stores the byte number of the data in L2 Rx FIFO for
        Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_CNT_L3_CH
      bit_offset: 19
      bit_width: 5
      description: The register stores the byte number of the data in L3 Rx FIFO for
        Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_1B_L3_CH
      bit_offset: 24
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_2B_L3_CH
      bit_offset: 25
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_3B_L3_CH
      bit_offset: 26
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_4B_L3_CH
      bit_offset: 27
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_BUF_HUNGRY_CH
      bit_offset: 28
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: INFIFO_STATUS_CH3
    addr: 0x258
    size_bits: 32
    description: Receive FIFO status of Rx channel 0
    reset_value: 0xf00003a
    fields:
    - !Field
      name: INFIFO_FULL_L1_CH
      bit_offset: 0
      bit_width: 1
      description: L1 Rx FIFO full signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_EMPTY_L1_CH
      bit_offset: 1
      bit_width: 1
      description: L1 Rx FIFO empty signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_L2_CH
      bit_offset: 2
      bit_width: 1
      description: L2 Rx FIFO full signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_EMPTY_L2_CH
      bit_offset: 3
      bit_width: 1
      description: L2 Rx FIFO empty signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_L3_CH
      bit_offset: 4
      bit_width: 1
      description: L3 Rx FIFO full signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_EMPTY_L3_CH
      bit_offset: 5
      bit_width: 1
      description: L3 Rx FIFO empty signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_CNT_L1_CH
      bit_offset: 6
      bit_width: 6
      description: The register stores the byte number of the data in L1 Rx FIFO for
        Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_CNT_L2_CH
      bit_offset: 12
      bit_width: 7
      description: The register stores the byte number of the data in L2 Rx FIFO for
        Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_CNT_L3_CH
      bit_offset: 19
      bit_width: 5
      description: The register stores the byte number of the data in L3 Rx FIFO for
        Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_1B_L3_CH
      bit_offset: 24
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_2B_L3_CH
      bit_offset: 25
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_3B_L3_CH
      bit_offset: 26
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_4B_L3_CH
      bit_offset: 27
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_BUF_HUNGRY_CH
      bit_offset: 28
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: INFIFO_STATUS_CH4
    addr: 0x318
    size_bits: 32
    description: Receive FIFO status of Rx channel 0
    reset_value: 0xf00003a
    fields:
    - !Field
      name: INFIFO_FULL_L1_CH
      bit_offset: 0
      bit_width: 1
      description: L1 Rx FIFO full signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_EMPTY_L1_CH
      bit_offset: 1
      bit_width: 1
      description: L1 Rx FIFO empty signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_L2_CH
      bit_offset: 2
      bit_width: 1
      description: L2 Rx FIFO full signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_EMPTY_L2_CH
      bit_offset: 3
      bit_width: 1
      description: L2 Rx FIFO empty signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_L3_CH
      bit_offset: 4
      bit_width: 1
      description: L3 Rx FIFO full signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_EMPTY_L3_CH
      bit_offset: 5
      bit_width: 1
      description: L3 Rx FIFO empty signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_CNT_L1_CH
      bit_offset: 6
      bit_width: 6
      description: The register stores the byte number of the data in L1 Rx FIFO for
        Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_CNT_L2_CH
      bit_offset: 12
      bit_width: 7
      description: The register stores the byte number of the data in L2 Rx FIFO for
        Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_CNT_L3_CH
      bit_offset: 19
      bit_width: 5
      description: The register stores the byte number of the data in L3 Rx FIFO for
        Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_1B_L3_CH
      bit_offset: 24
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_2B_L3_CH
      bit_offset: 25
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_3B_L3_CH
      bit_offset: 26
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_4B_L3_CH
      bit_offset: 27
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_BUF_HUNGRY_CH
      bit_offset: 28
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_POP_CH0
    addr: 0x1c
    size_bits: 32
    description: Pop control register of Rx channel 0
    reset_value: 0x800
    fields:
    - !Field
      name: INFIFO_RDATA_CH
      bit_offset: 0
      bit_width: 12
      description: This register stores the data popping from DMA FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_POP_CH
      bit_offset: 12
      bit_width: 1
      description: Set this bit to pop data from DMA FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_POP_CH1
    addr: 0xdc
    size_bits: 32
    description: Pop control register of Rx channel 0
    reset_value: 0x800
    fields:
    - !Field
      name: INFIFO_RDATA_CH
      bit_offset: 0
      bit_width: 12
      description: This register stores the data popping from DMA FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_POP_CH
      bit_offset: 12
      bit_width: 1
      description: Set this bit to pop data from DMA FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_POP_CH2
    addr: 0x19c
    size_bits: 32
    description: Pop control register of Rx channel 0
    reset_value: 0x800
    fields:
    - !Field
      name: INFIFO_RDATA_CH
      bit_offset: 0
      bit_width: 12
      description: This register stores the data popping from DMA FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_POP_CH
      bit_offset: 12
      bit_width: 1
      description: Set this bit to pop data from DMA FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_POP_CH3
    addr: 0x25c
    size_bits: 32
    description: Pop control register of Rx channel 0
    reset_value: 0x800
    fields:
    - !Field
      name: INFIFO_RDATA_CH
      bit_offset: 0
      bit_width: 12
      description: This register stores the data popping from DMA FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_POP_CH
      bit_offset: 12
      bit_width: 1
      description: Set this bit to pop data from DMA FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_POP_CH4
    addr: 0x31c
    size_bits: 32
    description: Pop control register of Rx channel 0
    reset_value: 0x800
    fields:
    - !Field
      name: INFIFO_RDATA_CH
      bit_offset: 0
      bit_width: 12
      description: This register stores the data popping from DMA FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_POP_CH
      bit_offset: 12
      bit_width: 1
      description: Set this bit to pop data from DMA FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_LINK_CH0
    addr: 0x20
    size_bits: 32
    description: Link descriptor configure and control register of Rx channel 0
    reset_value: 0x1100000
    fields:
    - !Field
      name: INLINK_ADDR_CH
      bit_offset: 0
      bit_width: 20
      description: This register stores the 20 least significant bits of the first
        inlink descriptor's address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_AUTO_RET_CH
      bit_offset: 20
      bit_width: 1
      description: Set this bit to return to current inlink descriptor's address,
        when there are some errors in current receiving data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_STOP_CH
      bit_offset: 21
      bit_width: 1
      description: Set this bit to stop dealing with the inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_START_CH
      bit_offset: 22
      bit_width: 1
      description: Set this bit to start dealing with the inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_RESTART_CH
      bit_offset: 23
      bit_width: 1
      description: Set this bit to mount a new inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_PARK_CH
      bit_offset: 24
      bit_width: 1
      description: '1: the inlink descriptor''s FSM is in idle state.  0: the inlink
        descriptor''s FSM is working.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_LINK_CH1
    addr: 0xe0
    size_bits: 32
    description: Link descriptor configure and control register of Rx channel 0
    reset_value: 0x1100000
    fields:
    - !Field
      name: INLINK_ADDR_CH
      bit_offset: 0
      bit_width: 20
      description: This register stores the 20 least significant bits of the first
        inlink descriptor's address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_AUTO_RET_CH
      bit_offset: 20
      bit_width: 1
      description: Set this bit to return to current inlink descriptor's address,
        when there are some errors in current receiving data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_STOP_CH
      bit_offset: 21
      bit_width: 1
      description: Set this bit to stop dealing with the inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_START_CH
      bit_offset: 22
      bit_width: 1
      description: Set this bit to start dealing with the inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_RESTART_CH
      bit_offset: 23
      bit_width: 1
      description: Set this bit to mount a new inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_PARK_CH
      bit_offset: 24
      bit_width: 1
      description: '1: the inlink descriptor''s FSM is in idle state.  0: the inlink
        descriptor''s FSM is working.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_LINK_CH2
    addr: 0x1a0
    size_bits: 32
    description: Link descriptor configure and control register of Rx channel 0
    reset_value: 0x1100000
    fields:
    - !Field
      name: INLINK_ADDR_CH
      bit_offset: 0
      bit_width: 20
      description: This register stores the 20 least significant bits of the first
        inlink descriptor's address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_AUTO_RET_CH
      bit_offset: 20
      bit_width: 1
      description: Set this bit to return to current inlink descriptor's address,
        when there are some errors in current receiving data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_STOP_CH
      bit_offset: 21
      bit_width: 1
      description: Set this bit to stop dealing with the inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_START_CH
      bit_offset: 22
      bit_width: 1
      description: Set this bit to start dealing with the inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_RESTART_CH
      bit_offset: 23
      bit_width: 1
      description: Set this bit to mount a new inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_PARK_CH
      bit_offset: 24
      bit_width: 1
      description: '1: the inlink descriptor''s FSM is in idle state.  0: the inlink
        descriptor''s FSM is working.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_LINK_CH3
    addr: 0x260
    size_bits: 32
    description: Link descriptor configure and control register of Rx channel 0
    reset_value: 0x1100000
    fields:
    - !Field
      name: INLINK_ADDR_CH
      bit_offset: 0
      bit_width: 20
      description: This register stores the 20 least significant bits of the first
        inlink descriptor's address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_AUTO_RET_CH
      bit_offset: 20
      bit_width: 1
      description: Set this bit to return to current inlink descriptor's address,
        when there are some errors in current receiving data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_STOP_CH
      bit_offset: 21
      bit_width: 1
      description: Set this bit to stop dealing with the inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_START_CH
      bit_offset: 22
      bit_width: 1
      description: Set this bit to start dealing with the inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_RESTART_CH
      bit_offset: 23
      bit_width: 1
      description: Set this bit to mount a new inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_PARK_CH
      bit_offset: 24
      bit_width: 1
      description: '1: the inlink descriptor''s FSM is in idle state.  0: the inlink
        descriptor''s FSM is working.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_LINK_CH4
    addr: 0x320
    size_bits: 32
    description: Link descriptor configure and control register of Rx channel 0
    reset_value: 0x1100000
    fields:
    - !Field
      name: INLINK_ADDR_CH
      bit_offset: 0
      bit_width: 20
      description: This register stores the 20 least significant bits of the first
        inlink descriptor's address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_AUTO_RET_CH
      bit_offset: 20
      bit_width: 1
      description: Set this bit to return to current inlink descriptor's address,
        when there are some errors in current receiving data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_STOP_CH
      bit_offset: 21
      bit_width: 1
      description: Set this bit to stop dealing with the inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_START_CH
      bit_offset: 22
      bit_width: 1
      description: Set this bit to start dealing with the inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_RESTART_CH
      bit_offset: 23
      bit_width: 1
      description: Set this bit to mount a new inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_PARK_CH
      bit_offset: 24
      bit_width: 1
      description: '1: the inlink descriptor''s FSM is in idle state.  0: the inlink
        descriptor''s FSM is working.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_STATE_CH0
    addr: 0x24
    size_bits: 32
    description: Receive status of Rx channel 0
    fields:
    - !Field
      name: INLINK_DSCR_ADDR_CH
      bit_offset: 0
      bit_width: 18
      description: This register stores the current inlink descriptor's address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_STATE_CH
      bit_offset: 18
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_STATE_CH
      bit_offset: 20
      bit_width: 3
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_STATE_CH1
    addr: 0xe4
    size_bits: 32
    description: Receive status of Rx channel 0
    fields:
    - !Field
      name: INLINK_DSCR_ADDR_CH
      bit_offset: 0
      bit_width: 18
      description: This register stores the current inlink descriptor's address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_STATE_CH
      bit_offset: 18
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_STATE_CH
      bit_offset: 20
      bit_width: 3
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_STATE_CH2
    addr: 0x1a4
    size_bits: 32
    description: Receive status of Rx channel 0
    fields:
    - !Field
      name: INLINK_DSCR_ADDR_CH
      bit_offset: 0
      bit_width: 18
      description: This register stores the current inlink descriptor's address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_STATE_CH
      bit_offset: 18
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_STATE_CH
      bit_offset: 20
      bit_width: 3
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_STATE_CH3
    addr: 0x264
    size_bits: 32
    description: Receive status of Rx channel 0
    fields:
    - !Field
      name: INLINK_DSCR_ADDR_CH
      bit_offset: 0
      bit_width: 18
      description: This register stores the current inlink descriptor's address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_STATE_CH
      bit_offset: 18
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_STATE_CH
      bit_offset: 20
      bit_width: 3
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_STATE_CH4
    addr: 0x324
    size_bits: 32
    description: Receive status of Rx channel 0
    fields:
    - !Field
      name: INLINK_DSCR_ADDR_CH
      bit_offset: 0
      bit_width: 18
      description: This register stores the current inlink descriptor's address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_STATE_CH
      bit_offset: 18
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_STATE_CH
      bit_offset: 20
      bit_width: 3
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_SUC_EOF_DES_ADDR_CH0
    addr: 0x28
    size_bits: 32
    description: Inlink descriptor address when EOF occurs of Rx channel 0
    fields:
    - !Field
      name: IN_SUC_EOF_DES_ADDR_CH
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the inlink descriptor when
        the EOF bit in this descriptor is 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_SUC_EOF_DES_ADDR_CH1
    addr: 0xe8
    size_bits: 32
    description: Inlink descriptor address when EOF occurs of Rx channel 0
    fields:
    - !Field
      name: IN_SUC_EOF_DES_ADDR_CH
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the inlink descriptor when
        the EOF bit in this descriptor is 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_SUC_EOF_DES_ADDR_CH2
    addr: 0x1a8
    size_bits: 32
    description: Inlink descriptor address when EOF occurs of Rx channel 0
    fields:
    - !Field
      name: IN_SUC_EOF_DES_ADDR_CH
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the inlink descriptor when
        the EOF bit in this descriptor is 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_SUC_EOF_DES_ADDR_CH3
    addr: 0x268
    size_bits: 32
    description: Inlink descriptor address when EOF occurs of Rx channel 0
    fields:
    - !Field
      name: IN_SUC_EOF_DES_ADDR_CH
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the inlink descriptor when
        the EOF bit in this descriptor is 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_SUC_EOF_DES_ADDR_CH4
    addr: 0x328
    size_bits: 32
    description: Inlink descriptor address when EOF occurs of Rx channel 0
    fields:
    - !Field
      name: IN_SUC_EOF_DES_ADDR_CH
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the inlink descriptor when
        the EOF bit in this descriptor is 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_ERR_EOF_DES_ADDR_CH0
    addr: 0x2c
    size_bits: 32
    description: Inlink descriptor address when errors occur of Rx channel 0
    fields:
    - !Field
      name: IN_ERR_EOF_DES_ADDR_CH
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the inlink descriptor when
        there are some errors in current receiving data. Only used when peripheral
        is UHCI0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_ERR_EOF_DES_ADDR_CH1
    addr: 0xec
    size_bits: 32
    description: Inlink descriptor address when errors occur of Rx channel 0
    fields:
    - !Field
      name: IN_ERR_EOF_DES_ADDR_CH
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the inlink descriptor when
        there are some errors in current receiving data. Only used when peripheral
        is UHCI0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_ERR_EOF_DES_ADDR_CH2
    addr: 0x1ac
    size_bits: 32
    description: Inlink descriptor address when errors occur of Rx channel 0
    fields:
    - !Field
      name: IN_ERR_EOF_DES_ADDR_CH
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the inlink descriptor when
        there are some errors in current receiving data. Only used when peripheral
        is UHCI0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_ERR_EOF_DES_ADDR_CH3
    addr: 0x26c
    size_bits: 32
    description: Inlink descriptor address when errors occur of Rx channel 0
    fields:
    - !Field
      name: IN_ERR_EOF_DES_ADDR_CH
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the inlink descriptor when
        there are some errors in current receiving data. Only used when peripheral
        is UHCI0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_ERR_EOF_DES_ADDR_CH4
    addr: 0x32c
    size_bits: 32
    description: Inlink descriptor address when errors occur of Rx channel 0
    fields:
    - !Field
      name: IN_ERR_EOF_DES_ADDR_CH
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the inlink descriptor when
        there are some errors in current receiving data. Only used when peripheral
        is UHCI0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_CH0
    addr: 0x30
    size_bits: 32
    description: Current inlink descriptor address of Rx channel 0
    fields:
    - !Field
      name: INLINK_DSCR_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the current inlink descriptor x.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_CH1
    addr: 0xf0
    size_bits: 32
    description: Current inlink descriptor address of Rx channel 0
    fields:
    - !Field
      name: INLINK_DSCR_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the current inlink descriptor x.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_CH2
    addr: 0x1b0
    size_bits: 32
    description: Current inlink descriptor address of Rx channel 0
    fields:
    - !Field
      name: INLINK_DSCR_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the current inlink descriptor x.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_CH3
    addr: 0x270
    size_bits: 32
    description: Current inlink descriptor address of Rx channel 0
    fields:
    - !Field
      name: INLINK_DSCR_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the current inlink descriptor x.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_CH4
    addr: 0x330
    size_bits: 32
    description: Current inlink descriptor address of Rx channel 0
    fields:
    - !Field
      name: INLINK_DSCR_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the current inlink descriptor x.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_BF0_CH0
    addr: 0x34
    size_bits: 32
    description: The last inlink descriptor address of Rx channel 0
    fields:
    - !Field
      name: INLINK_DSCR_BF0_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the last inlink descriptor x-1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_BF0_CH1
    addr: 0xf4
    size_bits: 32
    description: The last inlink descriptor address of Rx channel 0
    fields:
    - !Field
      name: INLINK_DSCR_BF0_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the last inlink descriptor x-1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_BF0_CH2
    addr: 0x1b4
    size_bits: 32
    description: The last inlink descriptor address of Rx channel 0
    fields:
    - !Field
      name: INLINK_DSCR_BF0_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the last inlink descriptor x-1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_BF0_CH3
    addr: 0x274
    size_bits: 32
    description: The last inlink descriptor address of Rx channel 0
    fields:
    - !Field
      name: INLINK_DSCR_BF0_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the last inlink descriptor x-1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_BF0_CH4
    addr: 0x334
    size_bits: 32
    description: The last inlink descriptor address of Rx channel 0
    fields:
    - !Field
      name: INLINK_DSCR_BF0_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the last inlink descriptor x-1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_BF1_CH0
    addr: 0x38
    size_bits: 32
    description: The second-to-last inlink descriptor address of Rx channel 0
    fields:
    - !Field
      name: INLINK_DSCR_BF1_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the second-to-last inlink descriptor x-2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_BF1_CH1
    addr: 0xf8
    size_bits: 32
    description: The second-to-last inlink descriptor address of Rx channel 0
    fields:
    - !Field
      name: INLINK_DSCR_BF1_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the second-to-last inlink descriptor x-2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_BF1_CH2
    addr: 0x1b8
    size_bits: 32
    description: The second-to-last inlink descriptor address of Rx channel 0
    fields:
    - !Field
      name: INLINK_DSCR_BF1_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the second-to-last inlink descriptor x-2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_BF1_CH3
    addr: 0x278
    size_bits: 32
    description: The second-to-last inlink descriptor address of Rx channel 0
    fields:
    - !Field
      name: INLINK_DSCR_BF1_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the second-to-last inlink descriptor x-2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_BF1_CH4
    addr: 0x338
    size_bits: 32
    description: The second-to-last inlink descriptor address of Rx channel 0
    fields:
    - !Field
      name: INLINK_DSCR_BF1_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the second-to-last inlink descriptor x-2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_WIGHT_CH0
    addr: 0x3c
    size_bits: 32
    description: Weight register of Rx channel 0
    reset_value: 0xf00
    fields:
    - !Field
      name: RX_WEIGHT_CH
      bit_offset: 8
      bit_width: 4
      description: The weight of Rx channel 0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_WIGHT_CH1
    addr: 0xfc
    size_bits: 32
    description: Weight register of Rx channel 0
    reset_value: 0xf00
    fields:
    - !Field
      name: RX_WEIGHT_CH
      bit_offset: 8
      bit_width: 4
      description: The weight of Rx channel 0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_WIGHT_CH2
    addr: 0x1bc
    size_bits: 32
    description: Weight register of Rx channel 0
    reset_value: 0xf00
    fields:
    - !Field
      name: RX_WEIGHT_CH
      bit_offset: 8
      bit_width: 4
      description: The weight of Rx channel 0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_WIGHT_CH3
    addr: 0x27c
    size_bits: 32
    description: Weight register of Rx channel 0
    reset_value: 0xf00
    fields:
    - !Field
      name: RX_WEIGHT_CH
      bit_offset: 8
      bit_width: 4
      description: The weight of Rx channel 0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_WIGHT_CH4
    addr: 0x33c
    size_bits: 32
    description: Weight register of Rx channel 0
    reset_value: 0xf00
    fields:
    - !Field
      name: RX_WEIGHT_CH
      bit_offset: 8
      bit_width: 4
      description: The weight of Rx channel 0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_PRI_CH0
    addr: 0x44
    size_bits: 32
    description: Priority register of Rx channel 0
    fields:
    - !Field
      name: RX_PRI_CH
      bit_offset: 0
      bit_width: 4
      description: The priority of Rx channel 0. The larger of the value, the higher
        of the priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_PRI_CH1
    addr: 0x104
    size_bits: 32
    description: Priority register of Rx channel 0
    fields:
    - !Field
      name: RX_PRI_CH
      bit_offset: 0
      bit_width: 4
      description: The priority of Rx channel 0. The larger of the value, the higher
        of the priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_PRI_CH2
    addr: 0x1c4
    size_bits: 32
    description: Priority register of Rx channel 0
    fields:
    - !Field
      name: RX_PRI_CH
      bit_offset: 0
      bit_width: 4
      description: The priority of Rx channel 0. The larger of the value, the higher
        of the priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_PRI_CH3
    addr: 0x284
    size_bits: 32
    description: Priority register of Rx channel 0
    fields:
    - !Field
      name: RX_PRI_CH
      bit_offset: 0
      bit_width: 4
      description: The priority of Rx channel 0. The larger of the value, the higher
        of the priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_PRI_CH4
    addr: 0x344
    size_bits: 32
    description: Priority register of Rx channel 0
    fields:
    - !Field
      name: RX_PRI_CH
      bit_offset: 0
      bit_width: 4
      description: The priority of Rx channel 0. The larger of the value, the higher
        of the priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_PERI_SEL_CH0
    addr: 0x48
    size_bits: 32
    description: Peripheral selection of Rx channel 0
    reset_value: 0x3f
    fields:
    - !Field
      name: PERI_IN_SEL_CH
      bit_offset: 0
      bit_width: 6
      description: 'This register is used to select peripheral for Rx channel 0. 0:SPI2.
        1: SPI3. 2: UHCI0. 3: I2S0. 4: I2S1. 5: LCD_CAM. 6: AES. 7: SHA. 8: ADC_DAC.
        9: RMT.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_PERI_SEL_CH1
    addr: 0x108
    size_bits: 32
    description: Peripheral selection of Rx channel 0
    reset_value: 0x3f
    fields:
    - !Field
      name: PERI_IN_SEL_CH
      bit_offset: 0
      bit_width: 6
      description: 'This register is used to select peripheral for Rx channel 0. 0:SPI2.
        1: SPI3. 2: UHCI0. 3: I2S0. 4: I2S1. 5: LCD_CAM. 6: AES. 7: SHA. 8: ADC_DAC.
        9: RMT.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_PERI_SEL_CH2
    addr: 0x1c8
    size_bits: 32
    description: Peripheral selection of Rx channel 0
    reset_value: 0x3f
    fields:
    - !Field
      name: PERI_IN_SEL_CH
      bit_offset: 0
      bit_width: 6
      description: 'This register is used to select peripheral for Rx channel 0. 0:SPI2.
        1: SPI3. 2: UHCI0. 3: I2S0. 4: I2S1. 5: LCD_CAM. 6: AES. 7: SHA. 8: ADC_DAC.
        9: RMT.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_PERI_SEL_CH3
    addr: 0x288
    size_bits: 32
    description: Peripheral selection of Rx channel 0
    reset_value: 0x3f
    fields:
    - !Field
      name: PERI_IN_SEL_CH
      bit_offset: 0
      bit_width: 6
      description: 'This register is used to select peripheral for Rx channel 0. 0:SPI2.
        1: SPI3. 2: UHCI0. 3: I2S0. 4: I2S1. 5: LCD_CAM. 6: AES. 7: SHA. 8: ADC_DAC.
        9: RMT.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_PERI_SEL_CH4
    addr: 0x348
    size_bits: 32
    description: Peripheral selection of Rx channel 0
    reset_value: 0x3f
    fields:
    - !Field
      name: PERI_IN_SEL_CH
      bit_offset: 0
      bit_width: 6
      description: 'This register is used to select peripheral for Rx channel 0. 0:SPI2.
        1: SPI3. 2: UHCI0. 3: I2S0. 4: I2S1. 5: LCD_CAM. 6: AES. 7: SHA. 8: ADC_DAC.
        9: RMT.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_CONF0_CH0
    addr: 0x60
    size_bits: 32
    description: Configure 0 register of Tx channel 0
    reset_value: 0x8
    fields:
    - !Field
      name: OUT_RST_CH
      bit_offset: 0
      bit_width: 1
      description: This bit is used to reset DMA channel 0 Tx FSM and Tx FIFO pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_LOOP_TEST_CH
      bit_offset: 1
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_AUTO_WRBACK_CH
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable automatic outlink-writeback when all the
        data in tx buffer has been transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_MODE_CH
      bit_offset: 3
      bit_width: 1
      description: 'EOF flag generation mode when transmitting data. 1: EOF flag for
        Tx channel 0 is generated when data need to transmit has been popped from
        FIFO in DMA'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTDSCR_BURST_EN_CH
      bit_offset: 4
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Tx channel
        0 reading link descriptor when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DATA_BURST_EN_CH
      bit_offset: 5
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Tx channel
        0 transmitting data when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_CONF0_CH1
    addr: 0x120
    size_bits: 32
    description: Configure 0 register of Tx channel 0
    reset_value: 0x8
    fields:
    - !Field
      name: OUT_RST_CH
      bit_offset: 0
      bit_width: 1
      description: This bit is used to reset DMA channel 0 Tx FSM and Tx FIFO pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_LOOP_TEST_CH
      bit_offset: 1
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_AUTO_WRBACK_CH
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable automatic outlink-writeback when all the
        data in tx buffer has been transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_MODE_CH
      bit_offset: 3
      bit_width: 1
      description: 'EOF flag generation mode when transmitting data. 1: EOF flag for
        Tx channel 0 is generated when data need to transmit has been popped from
        FIFO in DMA'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTDSCR_BURST_EN_CH
      bit_offset: 4
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Tx channel
        0 reading link descriptor when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DATA_BURST_EN_CH
      bit_offset: 5
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Tx channel
        0 transmitting data when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_CONF0_CH2
    addr: 0x1e0
    size_bits: 32
    description: Configure 0 register of Tx channel 0
    reset_value: 0x8
    fields:
    - !Field
      name: OUT_RST_CH
      bit_offset: 0
      bit_width: 1
      description: This bit is used to reset DMA channel 0 Tx FSM and Tx FIFO pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_LOOP_TEST_CH
      bit_offset: 1
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_AUTO_WRBACK_CH
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable automatic outlink-writeback when all the
        data in tx buffer has been transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_MODE_CH
      bit_offset: 3
      bit_width: 1
      description: 'EOF flag generation mode when transmitting data. 1: EOF flag for
        Tx channel 0 is generated when data need to transmit has been popped from
        FIFO in DMA'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTDSCR_BURST_EN_CH
      bit_offset: 4
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Tx channel
        0 reading link descriptor when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DATA_BURST_EN_CH
      bit_offset: 5
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Tx channel
        0 transmitting data when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_CONF0_CH3
    addr: 0x2a0
    size_bits: 32
    description: Configure 0 register of Tx channel 0
    reset_value: 0x8
    fields:
    - !Field
      name: OUT_RST_CH
      bit_offset: 0
      bit_width: 1
      description: This bit is used to reset DMA channel 0 Tx FSM and Tx FIFO pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_LOOP_TEST_CH
      bit_offset: 1
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_AUTO_WRBACK_CH
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable automatic outlink-writeback when all the
        data in tx buffer has been transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_MODE_CH
      bit_offset: 3
      bit_width: 1
      description: 'EOF flag generation mode when transmitting data. 1: EOF flag for
        Tx channel 0 is generated when data need to transmit has been popped from
        FIFO in DMA'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTDSCR_BURST_EN_CH
      bit_offset: 4
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Tx channel
        0 reading link descriptor when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DATA_BURST_EN_CH
      bit_offset: 5
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Tx channel
        0 transmitting data when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_CONF0_CH4
    addr: 0x360
    size_bits: 32
    description: Configure 0 register of Tx channel 0
    reset_value: 0x8
    fields:
    - !Field
      name: OUT_RST_CH
      bit_offset: 0
      bit_width: 1
      description: This bit is used to reset DMA channel 0 Tx FSM and Tx FIFO pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_LOOP_TEST_CH
      bit_offset: 1
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_AUTO_WRBACK_CH
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable automatic outlink-writeback when all the
        data in tx buffer has been transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_MODE_CH
      bit_offset: 3
      bit_width: 1
      description: 'EOF flag generation mode when transmitting data. 1: EOF flag for
        Tx channel 0 is generated when data need to transmit has been popped from
        FIFO in DMA'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTDSCR_BURST_EN_CH
      bit_offset: 4
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Tx channel
        0 reading link descriptor when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DATA_BURST_EN_CH
      bit_offset: 5
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Tx channel
        0 transmitting data when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_CONF1_CH0
    addr: 0x64
    size_bits: 32
    description: Configure 1 register of Tx channel 0
    fields:
    - !Field
      name: OUT_CHECK_OWNER_CH
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable checking the owner attribute of the link
        descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EXT_MEM_BK_SIZE_CH
      bit_offset: 13
      bit_width: 2
      description: 'Block size of Tx channel 0 when DMA access external SRAM. 0: 16
        bytes      1: 32 bytes    2/3:reserved'
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_CONF1_CH1
    addr: 0x124
    size_bits: 32
    description: Configure 1 register of Tx channel 0
    fields:
    - !Field
      name: OUT_CHECK_OWNER_CH
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable checking the owner attribute of the link
        descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EXT_MEM_BK_SIZE_CH
      bit_offset: 13
      bit_width: 2
      description: 'Block size of Tx channel 0 when DMA access external SRAM. 0: 16
        bytes      1: 32 bytes    2/3:reserved'
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_CONF1_CH2
    addr: 0x1e4
    size_bits: 32
    description: Configure 1 register of Tx channel 0
    fields:
    - !Field
      name: OUT_CHECK_OWNER_CH
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable checking the owner attribute of the link
        descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EXT_MEM_BK_SIZE_CH
      bit_offset: 13
      bit_width: 2
      description: 'Block size of Tx channel 0 when DMA access external SRAM. 0: 16
        bytes      1: 32 bytes    2/3:reserved'
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_CONF1_CH3
    addr: 0x2a4
    size_bits: 32
    description: Configure 1 register of Tx channel 0
    fields:
    - !Field
      name: OUT_CHECK_OWNER_CH
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable checking the owner attribute of the link
        descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EXT_MEM_BK_SIZE_CH
      bit_offset: 13
      bit_width: 2
      description: 'Block size of Tx channel 0 when DMA access external SRAM. 0: 16
        bytes      1: 32 bytes    2/3:reserved'
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_CONF1_CH4
    addr: 0x364
    size_bits: 32
    description: Configure 1 register of Tx channel 0
    fields:
    - !Field
      name: OUT_CHECK_OWNER_CH
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable checking the owner attribute of the link
        descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EXT_MEM_BK_SIZE_CH
      bit_offset: 13
      bit_width: 2
      description: 'Block size of Tx channel 0 when DMA access external SRAM. 0: 16
        bytes      1: 32 bytes    2/3:reserved'
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_INT_RAW_CH0
    addr: 0x68
    size_bits: 32
    description: Raw status interrupt of Tx channel 0
    fields:
    - !Field
      name: OUT_DONE_CH_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one outlink descriptor has been transmitted to peripherals for Tx channel
        0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_CH_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one outlink descriptor has been read from memory for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_CH_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt bit turns to high level when detecting outlink
        descriptor error, including owner error, the second and third word error of
        outlink descriptor for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_CH_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt bit turns to high level when data corresponding
        a outlink (includes one link descriptor or few link descriptors) is transmitted
        out for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_L1_CH_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Tx channel 0 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_L1_CH_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Tx channel 0 is underflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_L3_CH_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 3 fifo of
        Tx channel 0 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_L3_CH_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 3 fifo of
        Tx channel 0 is underflow.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_INT_RAW_CH1
    addr: 0x128
    size_bits: 32
    description: Raw status interrupt of Tx channel 0
    fields:
    - !Field
      name: OUT_DONE_CH_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one outlink descriptor has been transmitted to peripherals for Tx channel
        0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_CH_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one outlink descriptor has been read from memory for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_CH_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt bit turns to high level when detecting outlink
        descriptor error, including owner error, the second and third word error of
        outlink descriptor for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_CH_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt bit turns to high level when data corresponding
        a outlink (includes one link descriptor or few link descriptors) is transmitted
        out for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_L1_CH_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Tx channel 0 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_L1_CH_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Tx channel 0 is underflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_L3_CH_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 3 fifo of
        Tx channel 0 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_L3_CH_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 3 fifo of
        Tx channel 0 is underflow.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_INT_RAW_CH2
    addr: 0x1e8
    size_bits: 32
    description: Raw status interrupt of Tx channel 0
    fields:
    - !Field
      name: OUT_DONE_CH_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one outlink descriptor has been transmitted to peripherals for Tx channel
        0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_CH_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one outlink descriptor has been read from memory for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_CH_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt bit turns to high level when detecting outlink
        descriptor error, including owner error, the second and third word error of
        outlink descriptor for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_CH_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt bit turns to high level when data corresponding
        a outlink (includes one link descriptor or few link descriptors) is transmitted
        out for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_L1_CH_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Tx channel 0 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_L1_CH_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Tx channel 0 is underflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_L3_CH_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 3 fifo of
        Tx channel 0 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_L3_CH_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 3 fifo of
        Tx channel 0 is underflow.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_INT_RAW_CH3
    addr: 0x2a8
    size_bits: 32
    description: Raw status interrupt of Tx channel 0
    fields:
    - !Field
      name: OUT_DONE_CH_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one outlink descriptor has been transmitted to peripherals for Tx channel
        0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_CH_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one outlink descriptor has been read from memory for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_CH_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt bit turns to high level when detecting outlink
        descriptor error, including owner error, the second and third word error of
        outlink descriptor for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_CH_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt bit turns to high level when data corresponding
        a outlink (includes one link descriptor or few link descriptors) is transmitted
        out for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_L1_CH_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Tx channel 0 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_L1_CH_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Tx channel 0 is underflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_L3_CH_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 3 fifo of
        Tx channel 0 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_L3_CH_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 3 fifo of
        Tx channel 0 is underflow.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_INT_RAW_CH4
    addr: 0x368
    size_bits: 32
    description: Raw status interrupt of Tx channel 0
    fields:
    - !Field
      name: OUT_DONE_CH_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one outlink descriptor has been transmitted to peripherals for Tx channel
        0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_CH_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one outlink descriptor has been read from memory for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_CH_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt bit turns to high level when detecting outlink
        descriptor error, including owner error, the second and third word error of
        outlink descriptor for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_CH_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt bit turns to high level when data corresponding
        a outlink (includes one link descriptor or few link descriptors) is transmitted
        out for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_L1_CH_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Tx channel 0 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_L1_CH_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Tx channel 0 is underflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_L3_CH_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 3 fifo of
        Tx channel 0 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_L3_CH_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 3 fifo of
        Tx channel 0 is underflow.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_INT_ST_CH0
    addr: 0x6c
    size_bits: 32
    description: Masked interrupt of Tx channel 0
    fields:
    - !Field
      name: OUT_DONE_CH_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_CH_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_CH_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_CH_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_L1_CH_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_L1_CH_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_L3_CH_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_L3_CH_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_INT_ST_CH1
    addr: 0x12c
    size_bits: 32
    description: Masked interrupt of Tx channel 0
    fields:
    - !Field
      name: OUT_DONE_CH_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_CH_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_CH_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_CH_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_L1_CH_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_L1_CH_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_L3_CH_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_L3_CH_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_INT_ST_CH2
    addr: 0x1ec
    size_bits: 32
    description: Masked interrupt of Tx channel 0
    fields:
    - !Field
      name: OUT_DONE_CH_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_CH_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_CH_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_CH_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_L1_CH_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_L1_CH_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_L3_CH_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_L3_CH_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_INT_ST_CH3
    addr: 0x2ac
    size_bits: 32
    description: Masked interrupt of Tx channel 0
    fields:
    - !Field
      name: OUT_DONE_CH_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_CH_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_CH_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_CH_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_L1_CH_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_L1_CH_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_L3_CH_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_L3_CH_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_INT_ST_CH4
    addr: 0x36c
    size_bits: 32
    description: Masked interrupt of Tx channel 0
    fields:
    - !Field
      name: OUT_DONE_CH_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_CH_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_CH_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_CH_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_L1_CH_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_L1_CH_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_L3_CH_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_L3_CH_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_INT_ENA_CH0
    addr: 0x70
    size_bits: 32
    description: Interrupt enable bits of Tx channel 0
    fields:
    - !Field
      name: OUT_DONE_CH_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_CH_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_CH_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_CH_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_L1_CH_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_L1_CH_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_L3_CH_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_L3_CH_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_INT_ENA_CH1
    addr: 0x130
    size_bits: 32
    description: Interrupt enable bits of Tx channel 0
    fields:
    - !Field
      name: OUT_DONE_CH_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_CH_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_CH_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_CH_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_L1_CH_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_L1_CH_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_L3_CH_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_L3_CH_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_INT_ENA_CH2
    addr: 0x1f0
    size_bits: 32
    description: Interrupt enable bits of Tx channel 0
    fields:
    - !Field
      name: OUT_DONE_CH_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_CH_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_CH_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_CH_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_L1_CH_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_L1_CH_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_L3_CH_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_L3_CH_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_INT_ENA_CH3
    addr: 0x2b0
    size_bits: 32
    description: Interrupt enable bits of Tx channel 0
    fields:
    - !Field
      name: OUT_DONE_CH_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_CH_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_CH_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_CH_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_L1_CH_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_L1_CH_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_L3_CH_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_L3_CH_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_INT_ENA_CH4
    addr: 0x370
    size_bits: 32
    description: Interrupt enable bits of Tx channel 0
    fields:
    - !Field
      name: OUT_DONE_CH_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_CH_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_CH_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_CH_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_L1_CH_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_L1_CH_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_L3_CH_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_L3_CH_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_INT_CLR_CH0
    addr: 0x74
    size_bits: 32
    description: Interrupt clear bits of Tx channel 0
    fields:
    - !Field
      name: OUT_DONE_CH_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the OUT_DONE_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_EOF_CH_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the OUT_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_CH_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_CH_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_L1_CH_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_L1_CH_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_L3_CH_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_L3_CH_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: OUT_INT_CLR_CH1
    addr: 0x134
    size_bits: 32
    description: Interrupt clear bits of Tx channel 0
    fields:
    - !Field
      name: OUT_DONE_CH_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the OUT_DONE_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_EOF_CH_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the OUT_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_CH_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_CH_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_L1_CH_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_L1_CH_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_L3_CH_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_L3_CH_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: OUT_INT_CLR_CH2
    addr: 0x1f4
    size_bits: 32
    description: Interrupt clear bits of Tx channel 0
    fields:
    - !Field
      name: OUT_DONE_CH_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the OUT_DONE_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_EOF_CH_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the OUT_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_CH_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_CH_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_L1_CH_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_L1_CH_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_L3_CH_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_L3_CH_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: OUT_INT_CLR_CH3
    addr: 0x2b4
    size_bits: 32
    description: Interrupt clear bits of Tx channel 0
    fields:
    - !Field
      name: OUT_DONE_CH_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the OUT_DONE_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_EOF_CH_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the OUT_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_CH_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_CH_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_L1_CH_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_L1_CH_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_L3_CH_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_L3_CH_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: OUT_INT_CLR_CH4
    addr: 0x374
    size_bits: 32
    description: Interrupt clear bits of Tx channel 0
    fields:
    - !Field
      name: OUT_DONE_CH_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the OUT_DONE_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_EOF_CH_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the OUT_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_CH_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_CH_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_L1_CH_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_L1_CH_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_L3_CH_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_OVF_L3_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_L3_CH_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_UDF_L3_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: OUTFIFO_STATUS_CH0
    addr: 0x78
    size_bits: 32
    description: Transmit FIFO status of Tx channel 0
    reset_value: 0x780002a
    fields:
    - !Field
      name: OUTFIFO_FULL_L1_CH
      bit_offset: 0
      bit_width: 1
      description: L1 Tx FIFO full signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_L1_CH
      bit_offset: 1
      bit_width: 1
      description: L1 Tx FIFO empty signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_FULL_L2_CH
      bit_offset: 2
      bit_width: 1
      description: L2 Tx FIFO full signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_L2_CH
      bit_offset: 3
      bit_width: 1
      description: L2 Tx FIFO empty signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_FULL_L3_CH
      bit_offset: 4
      bit_width: 1
      description: L3 Tx FIFO full signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_L3_CH
      bit_offset: 5
      bit_width: 1
      description: L3 Tx FIFO empty signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_CNT_L1_CH
      bit_offset: 6
      bit_width: 5
      description: The register stores the byte number of the data in L1 Tx FIFO for
        Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_CNT_L2_CH
      bit_offset: 11
      bit_width: 7
      description: The register stores the byte number of the data in L2 Tx FIFO for
        Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_CNT_L3_CH
      bit_offset: 18
      bit_width: 5
      description: The register stores the byte number of the data in L3 Tx FIFO for
        Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_1B_L3_CH
      bit_offset: 23
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_2B_L3_CH
      bit_offset: 24
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_3B_L3_CH
      bit_offset: 25
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_4B_L3_CH
      bit_offset: 26
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTFIFO_STATUS_CH1
    addr: 0x138
    size_bits: 32
    description: Transmit FIFO status of Tx channel 0
    reset_value: 0x780002a
    fields:
    - !Field
      name: OUTFIFO_FULL_L1_CH
      bit_offset: 0
      bit_width: 1
      description: L1 Tx FIFO full signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_L1_CH
      bit_offset: 1
      bit_width: 1
      description: L1 Tx FIFO empty signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_FULL_L2_CH
      bit_offset: 2
      bit_width: 1
      description: L2 Tx FIFO full signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_L2_CH
      bit_offset: 3
      bit_width: 1
      description: L2 Tx FIFO empty signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_FULL_L3_CH
      bit_offset: 4
      bit_width: 1
      description: L3 Tx FIFO full signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_L3_CH
      bit_offset: 5
      bit_width: 1
      description: L3 Tx FIFO empty signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_CNT_L1_CH
      bit_offset: 6
      bit_width: 5
      description: The register stores the byte number of the data in L1 Tx FIFO for
        Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_CNT_L2_CH
      bit_offset: 11
      bit_width: 7
      description: The register stores the byte number of the data in L2 Tx FIFO for
        Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_CNT_L3_CH
      bit_offset: 18
      bit_width: 5
      description: The register stores the byte number of the data in L3 Tx FIFO for
        Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_1B_L3_CH
      bit_offset: 23
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_2B_L3_CH
      bit_offset: 24
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_3B_L3_CH
      bit_offset: 25
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_4B_L3_CH
      bit_offset: 26
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTFIFO_STATUS_CH2
    addr: 0x1f8
    size_bits: 32
    description: Transmit FIFO status of Tx channel 0
    reset_value: 0x780002a
    fields:
    - !Field
      name: OUTFIFO_FULL_L1_CH
      bit_offset: 0
      bit_width: 1
      description: L1 Tx FIFO full signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_L1_CH
      bit_offset: 1
      bit_width: 1
      description: L1 Tx FIFO empty signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_FULL_L2_CH
      bit_offset: 2
      bit_width: 1
      description: L2 Tx FIFO full signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_L2_CH
      bit_offset: 3
      bit_width: 1
      description: L2 Tx FIFO empty signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_FULL_L3_CH
      bit_offset: 4
      bit_width: 1
      description: L3 Tx FIFO full signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_L3_CH
      bit_offset: 5
      bit_width: 1
      description: L3 Tx FIFO empty signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_CNT_L1_CH
      bit_offset: 6
      bit_width: 5
      description: The register stores the byte number of the data in L1 Tx FIFO for
        Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_CNT_L2_CH
      bit_offset: 11
      bit_width: 7
      description: The register stores the byte number of the data in L2 Tx FIFO for
        Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_CNT_L3_CH
      bit_offset: 18
      bit_width: 5
      description: The register stores the byte number of the data in L3 Tx FIFO for
        Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_1B_L3_CH
      bit_offset: 23
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_2B_L3_CH
      bit_offset: 24
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_3B_L3_CH
      bit_offset: 25
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_4B_L3_CH
      bit_offset: 26
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTFIFO_STATUS_CH3
    addr: 0x2b8
    size_bits: 32
    description: Transmit FIFO status of Tx channel 0
    reset_value: 0x780002a
    fields:
    - !Field
      name: OUTFIFO_FULL_L1_CH
      bit_offset: 0
      bit_width: 1
      description: L1 Tx FIFO full signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_L1_CH
      bit_offset: 1
      bit_width: 1
      description: L1 Tx FIFO empty signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_FULL_L2_CH
      bit_offset: 2
      bit_width: 1
      description: L2 Tx FIFO full signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_L2_CH
      bit_offset: 3
      bit_width: 1
      description: L2 Tx FIFO empty signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_FULL_L3_CH
      bit_offset: 4
      bit_width: 1
      description: L3 Tx FIFO full signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_L3_CH
      bit_offset: 5
      bit_width: 1
      description: L3 Tx FIFO empty signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_CNT_L1_CH
      bit_offset: 6
      bit_width: 5
      description: The register stores the byte number of the data in L1 Tx FIFO for
        Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_CNT_L2_CH
      bit_offset: 11
      bit_width: 7
      description: The register stores the byte number of the data in L2 Tx FIFO for
        Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_CNT_L3_CH
      bit_offset: 18
      bit_width: 5
      description: The register stores the byte number of the data in L3 Tx FIFO for
        Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_1B_L3_CH
      bit_offset: 23
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_2B_L3_CH
      bit_offset: 24
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_3B_L3_CH
      bit_offset: 25
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_4B_L3_CH
      bit_offset: 26
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTFIFO_STATUS_CH4
    addr: 0x378
    size_bits: 32
    description: Transmit FIFO status of Tx channel 0
    reset_value: 0x780002a
    fields:
    - !Field
      name: OUTFIFO_FULL_L1_CH
      bit_offset: 0
      bit_width: 1
      description: L1 Tx FIFO full signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_L1_CH
      bit_offset: 1
      bit_width: 1
      description: L1 Tx FIFO empty signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_FULL_L2_CH
      bit_offset: 2
      bit_width: 1
      description: L2 Tx FIFO full signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_L2_CH
      bit_offset: 3
      bit_width: 1
      description: L2 Tx FIFO empty signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_FULL_L3_CH
      bit_offset: 4
      bit_width: 1
      description: L3 Tx FIFO full signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_L3_CH
      bit_offset: 5
      bit_width: 1
      description: L3 Tx FIFO empty signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_CNT_L1_CH
      bit_offset: 6
      bit_width: 5
      description: The register stores the byte number of the data in L1 Tx FIFO for
        Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_CNT_L2_CH
      bit_offset: 11
      bit_width: 7
      description: The register stores the byte number of the data in L2 Tx FIFO for
        Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_CNT_L3_CH
      bit_offset: 18
      bit_width: 5
      description: The register stores the byte number of the data in L3 Tx FIFO for
        Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_1B_L3_CH
      bit_offset: 23
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_2B_L3_CH
      bit_offset: 24
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_3B_L3_CH
      bit_offset: 25
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_4B_L3_CH
      bit_offset: 26
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_PUSH_CH0
    addr: 0x7c
    size_bits: 32
    description: Push control register of Rx channel 0
    fields:
    - !Field
      name: OUTFIFO_WDATA_CH
      bit_offset: 0
      bit_width: 9
      description: This register stores the data that need to be pushed into DMA FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_PUSH_CH
      bit_offset: 9
      bit_width: 1
      description: Set this bit to push data into DMA FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_PUSH_CH1
    addr: 0x13c
    size_bits: 32
    description: Push control register of Rx channel 0
    fields:
    - !Field
      name: OUTFIFO_WDATA_CH
      bit_offset: 0
      bit_width: 9
      description: This register stores the data that need to be pushed into DMA FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_PUSH_CH
      bit_offset: 9
      bit_width: 1
      description: Set this bit to push data into DMA FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_PUSH_CH2
    addr: 0x1fc
    size_bits: 32
    description: Push control register of Rx channel 0
    fields:
    - !Field
      name: OUTFIFO_WDATA_CH
      bit_offset: 0
      bit_width: 9
      description: This register stores the data that need to be pushed into DMA FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_PUSH_CH
      bit_offset: 9
      bit_width: 1
      description: Set this bit to push data into DMA FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_PUSH_CH3
    addr: 0x2bc
    size_bits: 32
    description: Push control register of Rx channel 0
    fields:
    - !Field
      name: OUTFIFO_WDATA_CH
      bit_offset: 0
      bit_width: 9
      description: This register stores the data that need to be pushed into DMA FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_PUSH_CH
      bit_offset: 9
      bit_width: 1
      description: Set this bit to push data into DMA FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_PUSH_CH4
    addr: 0x37c
    size_bits: 32
    description: Push control register of Rx channel 0
    fields:
    - !Field
      name: OUTFIFO_WDATA_CH
      bit_offset: 0
      bit_width: 9
      description: This register stores the data that need to be pushed into DMA FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_PUSH_CH
      bit_offset: 9
      bit_width: 1
      description: Set this bit to push data into DMA FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_LINK_CH0
    addr: 0x80
    size_bits: 32
    description: Link descriptor configure and control register of Tx channel 0
    reset_value: 0x800000
    fields:
    - !Field
      name: OUTLINK_ADDR_CH
      bit_offset: 0
      bit_width: 20
      description: This register stores the 20 least significant bits of the first
        outlink descriptor's address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_STOP_CH
      bit_offset: 20
      bit_width: 1
      description: Set this bit to stop dealing with the outlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_START_CH
      bit_offset: 21
      bit_width: 1
      description: Set this bit to start dealing with the outlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_RESTART_CH
      bit_offset: 22
      bit_width: 1
      description: Set this bit to restart a new outlink from the last address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_PARK_CH
      bit_offset: 23
      bit_width: 1
      description: '1: the outlink descriptor''s FSM is in idle state.  0: the outlink
        descriptor''s FSM is working.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_LINK_CH1
    addr: 0x140
    size_bits: 32
    description: Link descriptor configure and control register of Tx channel 0
    reset_value: 0x800000
    fields:
    - !Field
      name: OUTLINK_ADDR_CH
      bit_offset: 0
      bit_width: 20
      description: This register stores the 20 least significant bits of the first
        outlink descriptor's address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_STOP_CH
      bit_offset: 20
      bit_width: 1
      description: Set this bit to stop dealing with the outlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_START_CH
      bit_offset: 21
      bit_width: 1
      description: Set this bit to start dealing with the outlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_RESTART_CH
      bit_offset: 22
      bit_width: 1
      description: Set this bit to restart a new outlink from the last address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_PARK_CH
      bit_offset: 23
      bit_width: 1
      description: '1: the outlink descriptor''s FSM is in idle state.  0: the outlink
        descriptor''s FSM is working.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_LINK_CH2
    addr: 0x200
    size_bits: 32
    description: Link descriptor configure and control register of Tx channel 0
    reset_value: 0x800000
    fields:
    - !Field
      name: OUTLINK_ADDR_CH
      bit_offset: 0
      bit_width: 20
      description: This register stores the 20 least significant bits of the first
        outlink descriptor's address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_STOP_CH
      bit_offset: 20
      bit_width: 1
      description: Set this bit to stop dealing with the outlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_START_CH
      bit_offset: 21
      bit_width: 1
      description: Set this bit to start dealing with the outlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_RESTART_CH
      bit_offset: 22
      bit_width: 1
      description: Set this bit to restart a new outlink from the last address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_PARK_CH
      bit_offset: 23
      bit_width: 1
      description: '1: the outlink descriptor''s FSM is in idle state.  0: the outlink
        descriptor''s FSM is working.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_LINK_CH3
    addr: 0x2c0
    size_bits: 32
    description: Link descriptor configure and control register of Tx channel 0
    reset_value: 0x800000
    fields:
    - !Field
      name: OUTLINK_ADDR_CH
      bit_offset: 0
      bit_width: 20
      description: This register stores the 20 least significant bits of the first
        outlink descriptor's address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_STOP_CH
      bit_offset: 20
      bit_width: 1
      description: Set this bit to stop dealing with the outlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_START_CH
      bit_offset: 21
      bit_width: 1
      description: Set this bit to start dealing with the outlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_RESTART_CH
      bit_offset: 22
      bit_width: 1
      description: Set this bit to restart a new outlink from the last address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_PARK_CH
      bit_offset: 23
      bit_width: 1
      description: '1: the outlink descriptor''s FSM is in idle state.  0: the outlink
        descriptor''s FSM is working.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_LINK_CH4
    addr: 0x380
    size_bits: 32
    description: Link descriptor configure and control register of Tx channel 0
    reset_value: 0x800000
    fields:
    - !Field
      name: OUTLINK_ADDR_CH
      bit_offset: 0
      bit_width: 20
      description: This register stores the 20 least significant bits of the first
        outlink descriptor's address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_STOP_CH
      bit_offset: 20
      bit_width: 1
      description: Set this bit to stop dealing with the outlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_START_CH
      bit_offset: 21
      bit_width: 1
      description: Set this bit to start dealing with the outlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_RESTART_CH
      bit_offset: 22
      bit_width: 1
      description: Set this bit to restart a new outlink from the last address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_PARK_CH
      bit_offset: 23
      bit_width: 1
      description: '1: the outlink descriptor''s FSM is in idle state.  0: the outlink
        descriptor''s FSM is working.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_STATE_CH0
    addr: 0x84
    size_bits: 32
    description: Transmit status of Tx channel 0
    fields:
    - !Field
      name: OUTLINK_DSCR_ADDR_CH
      bit_offset: 0
      bit_width: 18
      description: This register stores the current outlink descriptor's address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_STATE_CH
      bit_offset: 18
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_STATE_CH
      bit_offset: 20
      bit_width: 3
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_STATE_CH1
    addr: 0x144
    size_bits: 32
    description: Transmit status of Tx channel 0
    fields:
    - !Field
      name: OUTLINK_DSCR_ADDR_CH
      bit_offset: 0
      bit_width: 18
      description: This register stores the current outlink descriptor's address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_STATE_CH
      bit_offset: 18
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_STATE_CH
      bit_offset: 20
      bit_width: 3
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_STATE_CH2
    addr: 0x204
    size_bits: 32
    description: Transmit status of Tx channel 0
    fields:
    - !Field
      name: OUTLINK_DSCR_ADDR_CH
      bit_offset: 0
      bit_width: 18
      description: This register stores the current outlink descriptor's address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_STATE_CH
      bit_offset: 18
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_STATE_CH
      bit_offset: 20
      bit_width: 3
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_STATE_CH3
    addr: 0x2c4
    size_bits: 32
    description: Transmit status of Tx channel 0
    fields:
    - !Field
      name: OUTLINK_DSCR_ADDR_CH
      bit_offset: 0
      bit_width: 18
      description: This register stores the current outlink descriptor's address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_STATE_CH
      bit_offset: 18
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_STATE_CH
      bit_offset: 20
      bit_width: 3
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_STATE_CH4
    addr: 0x384
    size_bits: 32
    description: Transmit status of Tx channel 0
    fields:
    - !Field
      name: OUTLINK_DSCR_ADDR_CH
      bit_offset: 0
      bit_width: 18
      description: This register stores the current outlink descriptor's address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_STATE_CH
      bit_offset: 18
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_STATE_CH
      bit_offset: 20
      bit_width: 3
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_DES_ADDR_CH0
    addr: 0x88
    size_bits: 32
    description: Outlink descriptor address when EOF occurs of Tx channel 0
    fields:
    - !Field
      name: OUT_EOF_DES_ADDR_CH
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the outlink descriptor when
        the EOF bit in this descriptor is 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_DES_ADDR_CH1
    addr: 0x148
    size_bits: 32
    description: Outlink descriptor address when EOF occurs of Tx channel 0
    fields:
    - !Field
      name: OUT_EOF_DES_ADDR_CH
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the outlink descriptor when
        the EOF bit in this descriptor is 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_DES_ADDR_CH2
    addr: 0x208
    size_bits: 32
    description: Outlink descriptor address when EOF occurs of Tx channel 0
    fields:
    - !Field
      name: OUT_EOF_DES_ADDR_CH
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the outlink descriptor when
        the EOF bit in this descriptor is 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_DES_ADDR_CH3
    addr: 0x2c8
    size_bits: 32
    description: Outlink descriptor address when EOF occurs of Tx channel 0
    fields:
    - !Field
      name: OUT_EOF_DES_ADDR_CH
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the outlink descriptor when
        the EOF bit in this descriptor is 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_DES_ADDR_CH4
    addr: 0x388
    size_bits: 32
    description: Outlink descriptor address when EOF occurs of Tx channel 0
    fields:
    - !Field
      name: OUT_EOF_DES_ADDR_CH
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the outlink descriptor when
        the EOF bit in this descriptor is 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_BFR_DES_ADDR_CH0
    addr: 0x8c
    size_bits: 32
    description: The last outlink descriptor address when EOF occurs of Tx channel
      0
    fields:
    - !Field
      name: OUT_EOF_BFR_DES_ADDR_CH
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the outlink descriptor before
        the last outlink descriptor.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_BFR_DES_ADDR_CH1
    addr: 0x14c
    size_bits: 32
    description: The last outlink descriptor address when EOF occurs of Tx channel
      0
    fields:
    - !Field
      name: OUT_EOF_BFR_DES_ADDR_CH
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the outlink descriptor before
        the last outlink descriptor.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_BFR_DES_ADDR_CH2
    addr: 0x20c
    size_bits: 32
    description: The last outlink descriptor address when EOF occurs of Tx channel
      0
    fields:
    - !Field
      name: OUT_EOF_BFR_DES_ADDR_CH
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the outlink descriptor before
        the last outlink descriptor.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_BFR_DES_ADDR_CH3
    addr: 0x2cc
    size_bits: 32
    description: The last outlink descriptor address when EOF occurs of Tx channel
      0
    fields:
    - !Field
      name: OUT_EOF_BFR_DES_ADDR_CH
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the outlink descriptor before
        the last outlink descriptor.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_BFR_DES_ADDR_CH4
    addr: 0x38c
    size_bits: 32
    description: The last outlink descriptor address when EOF occurs of Tx channel
      0
    fields:
    - !Field
      name: OUT_EOF_BFR_DES_ADDR_CH
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the outlink descriptor before
        the last outlink descriptor.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_CH0
    addr: 0x90
    size_bits: 32
    description: Current inlink descriptor address of Tx channel 0
    fields:
    - !Field
      name: OUTLINK_DSCR_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the current outlink descriptor y.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_CH1
    addr: 0x150
    size_bits: 32
    description: Current inlink descriptor address of Tx channel 0
    fields:
    - !Field
      name: OUTLINK_DSCR_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the current outlink descriptor y.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_CH2
    addr: 0x210
    size_bits: 32
    description: Current inlink descriptor address of Tx channel 0
    fields:
    - !Field
      name: OUTLINK_DSCR_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the current outlink descriptor y.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_CH3
    addr: 0x2d0
    size_bits: 32
    description: Current inlink descriptor address of Tx channel 0
    fields:
    - !Field
      name: OUTLINK_DSCR_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the current outlink descriptor y.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_CH4
    addr: 0x390
    size_bits: 32
    description: Current inlink descriptor address of Tx channel 0
    fields:
    - !Field
      name: OUTLINK_DSCR_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the current outlink descriptor y.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_BF0_CH0
    addr: 0x94
    size_bits: 32
    description: The last inlink descriptor address of Tx channel 0
    fields:
    - !Field
      name: OUTLINK_DSCR_BF0_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the last outlink descriptor y-1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_BF0_CH1
    addr: 0x154
    size_bits: 32
    description: The last inlink descriptor address of Tx channel 0
    fields:
    - !Field
      name: OUTLINK_DSCR_BF0_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the last outlink descriptor y-1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_BF0_CH2
    addr: 0x214
    size_bits: 32
    description: The last inlink descriptor address of Tx channel 0
    fields:
    - !Field
      name: OUTLINK_DSCR_BF0_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the last outlink descriptor y-1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_BF0_CH3
    addr: 0x2d4
    size_bits: 32
    description: The last inlink descriptor address of Tx channel 0
    fields:
    - !Field
      name: OUTLINK_DSCR_BF0_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the last outlink descriptor y-1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_BF0_CH4
    addr: 0x394
    size_bits: 32
    description: The last inlink descriptor address of Tx channel 0
    fields:
    - !Field
      name: OUTLINK_DSCR_BF0_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the last outlink descriptor y-1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_BF1_CH0
    addr: 0x98
    size_bits: 32
    description: The second-to-last inlink descriptor address of Tx channel 0
    fields:
    - !Field
      name: OUTLINK_DSCR_BF1_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the second-to-last inlink descriptor x-2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_BF1_CH1
    addr: 0x158
    size_bits: 32
    description: The second-to-last inlink descriptor address of Tx channel 0
    fields:
    - !Field
      name: OUTLINK_DSCR_BF1_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the second-to-last inlink descriptor x-2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_BF1_CH2
    addr: 0x218
    size_bits: 32
    description: The second-to-last inlink descriptor address of Tx channel 0
    fields:
    - !Field
      name: OUTLINK_DSCR_BF1_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the second-to-last inlink descriptor x-2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_BF1_CH3
    addr: 0x2d8
    size_bits: 32
    description: The second-to-last inlink descriptor address of Tx channel 0
    fields:
    - !Field
      name: OUTLINK_DSCR_BF1_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the second-to-last inlink descriptor x-2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_BF1_CH4
    addr: 0x398
    size_bits: 32
    description: The second-to-last inlink descriptor address of Tx channel 0
    fields:
    - !Field
      name: OUTLINK_DSCR_BF1_CH
      bit_offset: 0
      bit_width: 32
      description: The address of the second-to-last inlink descriptor x-2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_WIGHT_CH0
    addr: 0x9c
    size_bits: 32
    description: Weight register of Rx channel 0
    reset_value: 0xf00
    fields:
    - !Field
      name: TX_WEIGHT_CH
      bit_offset: 8
      bit_width: 4
      description: The weight of Tx channel 0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_WIGHT_CH1
    addr: 0x15c
    size_bits: 32
    description: Weight register of Rx channel 0
    reset_value: 0xf00
    fields:
    - !Field
      name: TX_WEIGHT_CH
      bit_offset: 8
      bit_width: 4
      description: The weight of Tx channel 0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_WIGHT_CH2
    addr: 0x21c
    size_bits: 32
    description: Weight register of Rx channel 0
    reset_value: 0xf00
    fields:
    - !Field
      name: TX_WEIGHT_CH
      bit_offset: 8
      bit_width: 4
      description: The weight of Tx channel 0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_WIGHT_CH3
    addr: 0x2dc
    size_bits: 32
    description: Weight register of Rx channel 0
    reset_value: 0xf00
    fields:
    - !Field
      name: TX_WEIGHT_CH
      bit_offset: 8
      bit_width: 4
      description: The weight of Tx channel 0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_WIGHT_CH4
    addr: 0x39c
    size_bits: 32
    description: Weight register of Rx channel 0
    reset_value: 0xf00
    fields:
    - !Field
      name: TX_WEIGHT_CH
      bit_offset: 8
      bit_width: 4
      description: The weight of Tx channel 0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_PRI_CH0
    addr: 0xa4
    size_bits: 32
    description: Priority register of Tx channel 0.
    fields:
    - !Field
      name: TX_PRI_CH
      bit_offset: 0
      bit_width: 4
      description: The priority of Tx channel 0. The larger of the value, the higher
        of the priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_PRI_CH1
    addr: 0x164
    size_bits: 32
    description: Priority register of Tx channel 0.
    fields:
    - !Field
      name: TX_PRI_CH
      bit_offset: 0
      bit_width: 4
      description: The priority of Tx channel 0. The larger of the value, the higher
        of the priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_PRI_CH2
    addr: 0x224
    size_bits: 32
    description: Priority register of Tx channel 0.
    fields:
    - !Field
      name: TX_PRI_CH
      bit_offset: 0
      bit_width: 4
      description: The priority of Tx channel 0. The larger of the value, the higher
        of the priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_PRI_CH3
    addr: 0x2e4
    size_bits: 32
    description: Priority register of Tx channel 0.
    fields:
    - !Field
      name: TX_PRI_CH
      bit_offset: 0
      bit_width: 4
      description: The priority of Tx channel 0. The larger of the value, the higher
        of the priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_PRI_CH4
    addr: 0x3a4
    size_bits: 32
    description: Priority register of Tx channel 0.
    fields:
    - !Field
      name: TX_PRI_CH
      bit_offset: 0
      bit_width: 4
      description: The priority of Tx channel 0. The larger of the value, the higher
        of the priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_PERI_SEL_CH0
    addr: 0xa8
    size_bits: 32
    description: Peripheral selection of Tx channel 0
    reset_value: 0x3f
    fields:
    - !Field
      name: PERI_OUT_SEL_CH
      bit_offset: 0
      bit_width: 6
      description: 'This register is used to select peripheral for Tx channel 0. 0:SPI2.
        1: SPI3. 2: UHCI0. 3: I2S0. 4: I2S1. 5: LCD_CAM. 6: AES. 7: SHA. 8: ADC_DAC.
        9: RMT.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_PERI_SEL_CH1
    addr: 0x168
    size_bits: 32
    description: Peripheral selection of Tx channel 0
    reset_value: 0x3f
    fields:
    - !Field
      name: PERI_OUT_SEL_CH
      bit_offset: 0
      bit_width: 6
      description: 'This register is used to select peripheral for Tx channel 0. 0:SPI2.
        1: SPI3. 2: UHCI0. 3: I2S0. 4: I2S1. 5: LCD_CAM. 6: AES. 7: SHA. 8: ADC_DAC.
        9: RMT.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_PERI_SEL_CH2
    addr: 0x228
    size_bits: 32
    description: Peripheral selection of Tx channel 0
    reset_value: 0x3f
    fields:
    - !Field
      name: PERI_OUT_SEL_CH
      bit_offset: 0
      bit_width: 6
      description: 'This register is used to select peripheral for Tx channel 0. 0:SPI2.
        1: SPI3. 2: UHCI0. 3: I2S0. 4: I2S1. 5: LCD_CAM. 6: AES. 7: SHA. 8: ADC_DAC.
        9: RMT.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_PERI_SEL_CH3
    addr: 0x2e8
    size_bits: 32
    description: Peripheral selection of Tx channel 0
    reset_value: 0x3f
    fields:
    - !Field
      name: PERI_OUT_SEL_CH
      bit_offset: 0
      bit_width: 6
      description: 'This register is used to select peripheral for Tx channel 0. 0:SPI2.
        1: SPI3. 2: UHCI0. 3: I2S0. 4: I2S1. 5: LCD_CAM. 6: AES. 7: SHA. 8: ADC_DAC.
        9: RMT.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_PERI_SEL_CH4
    addr: 0x3a8
    size_bits: 32
    description: Peripheral selection of Tx channel 0
    reset_value: 0x3f
    fields:
    - !Field
      name: PERI_OUT_SEL_CH
      bit_offset: 0
      bit_width: 6
      description: 'This register is used to select peripheral for Tx channel 0. 0:SPI2.
        1: SPI3. 2: UHCI0. 3: I2S0. 4: I2S1. 5: LCD_CAM. 6: AES. 7: SHA. 8: ADC_DAC.
        9: RMT.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_SRAM_SIZE_CH0
    addr: 0x3cc
    size_bits: 32
    description: Receive L2 FIFO depth of Rx channel 0
    reset_value: 0xe
    fields:
    - !Field
      name: IN_SIZE_CH
      bit_offset: 0
      bit_width: 7
      description: 'This register is used to configure the size of L2 Tx FIFO for
        Rx channel 0. 0:16 bytes. 1:24 bytes. 2:32 bytes. 3: 40 bytes. 4: 48 bytes.
        5:56 bytes. 6: 64 bytes. 7: 72 bytes. 8: 80 bytes.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_SRAM_SIZE_CH1
    addr: 0x3d4
    size_bits: 32
    description: Receive L2 FIFO depth of Rx channel 0
    reset_value: 0xe
    fields:
    - !Field
      name: IN_SIZE_CH
      bit_offset: 0
      bit_width: 7
      description: 'This register is used to configure the size of L2 Tx FIFO for
        Rx channel 0. 0:16 bytes. 1:24 bytes. 2:32 bytes. 3: 40 bytes. 4: 48 bytes.
        5:56 bytes. 6: 64 bytes. 7: 72 bytes. 8: 80 bytes.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_SRAM_SIZE_CH2
    addr: 0x3dc
    size_bits: 32
    description: Receive L2 FIFO depth of Rx channel 0
    reset_value: 0xe
    fields:
    - !Field
      name: IN_SIZE_CH
      bit_offset: 0
      bit_width: 7
      description: 'This register is used to configure the size of L2 Tx FIFO for
        Rx channel 0. 0:16 bytes. 1:24 bytes. 2:32 bytes. 3: 40 bytes. 4: 48 bytes.
        5:56 bytes. 6: 64 bytes. 7: 72 bytes. 8: 80 bytes.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_SRAM_SIZE_CH3
    addr: 0x3e4
    size_bits: 32
    description: Receive L2 FIFO depth of Rx channel 0
    reset_value: 0xe
    fields:
    - !Field
      name: IN_SIZE_CH
      bit_offset: 0
      bit_width: 7
      description: 'This register is used to configure the size of L2 Tx FIFO for
        Rx channel 0. 0:16 bytes. 1:24 bytes. 2:32 bytes. 3: 40 bytes. 4: 48 bytes.
        5:56 bytes. 6: 64 bytes. 7: 72 bytes. 8: 80 bytes.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_SRAM_SIZE_CH4
    addr: 0x3ec
    size_bits: 32
    description: Receive L2 FIFO depth of Rx channel 0
    reset_value: 0xe
    fields:
    - !Field
      name: IN_SIZE_CH
      bit_offset: 0
      bit_width: 7
      description: 'This register is used to configure the size of L2 Tx FIFO for
        Rx channel 0. 0:16 bytes. 1:24 bytes. 2:32 bytes. 3: 40 bytes. 4: 48 bytes.
        5:56 bytes. 6: 64 bytes. 7: 72 bytes. 8: 80 bytes.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_SRAM_SIZE_CH0
    addr: 0x3d0
    size_bits: 32
    description: Transmit L2 FIFO depth of Tx channel 0
    reset_value: 0xe
    fields:
    - !Field
      name: OUT_SIZE_CH
      bit_offset: 0
      bit_width: 7
      description: 'This register is used to configure the size of L2 Tx FIFO for
        Tx channel 0. 0:16 bytes. 1:24 bytes. 2:32 bytes. 3: 40 bytes. 4: 48 bytes.
        5:56 bytes. 6: 64 bytes. 7: 72 bytes. 8: 80 bytes.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_SRAM_SIZE_CH1
    addr: 0x3d8
    size_bits: 32
    description: Transmit L2 FIFO depth of Tx channel 0
    reset_value: 0xe
    fields:
    - !Field
      name: OUT_SIZE_CH
      bit_offset: 0
      bit_width: 7
      description: 'This register is used to configure the size of L2 Tx FIFO for
        Tx channel 0. 0:16 bytes. 1:24 bytes. 2:32 bytes. 3: 40 bytes. 4: 48 bytes.
        5:56 bytes. 6: 64 bytes. 7: 72 bytes. 8: 80 bytes.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_SRAM_SIZE_CH2
    addr: 0x3e0
    size_bits: 32
    description: Transmit L2 FIFO depth of Tx channel 0
    reset_value: 0xe
    fields:
    - !Field
      name: OUT_SIZE_CH
      bit_offset: 0
      bit_width: 7
      description: 'This register is used to configure the size of L2 Tx FIFO for
        Tx channel 0. 0:16 bytes. 1:24 bytes. 2:32 bytes. 3: 40 bytes. 4: 48 bytes.
        5:56 bytes. 6: 64 bytes. 7: 72 bytes. 8: 80 bytes.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_SRAM_SIZE_CH3
    addr: 0x3e8
    size_bits: 32
    description: Transmit L2 FIFO depth of Tx channel 0
    reset_value: 0xe
    fields:
    - !Field
      name: OUT_SIZE_CH
      bit_offset: 0
      bit_width: 7
      description: 'This register is used to configure the size of L2 Tx FIFO for
        Tx channel 0. 0:16 bytes. 1:24 bytes. 2:32 bytes. 3: 40 bytes. 4: 48 bytes.
        5:56 bytes. 6: 64 bytes. 7: 72 bytes. 8: 80 bytes.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_SRAM_SIZE_CH4
    addr: 0x3f0
    size_bits: 32
    description: Transmit L2 FIFO depth of Tx channel 0
    reset_value: 0xe
    fields:
    - !Field
      name: OUT_SIZE_CH
      bit_offset: 0
      bit_width: 7
      description: 'This register is used to configure the size of L2 Tx FIFO for
        Tx channel 0. 0:16 bytes. 1:24 bytes. 2:32 bytes. 3: 40 bytes. 4: 48 bytes.
        5:56 bytes. 6: 64 bytes. 7: 72 bytes. 8: 80 bytes.'
      read_allowed: true
      write_allowed: true
- !Module
  name: DS
  description: Digital Signature
  base_addr: 0x6003d000
  size: 0xa5c
  registers:
  - !Register
    name: SET_START
    addr: 0xe00
    size_bits: 32
    description: Activates the DS peripheral
    fields:
    - !Field
      name: SET_START
      bit_offset: 0
      bit_width: 1
      description: Write 1 to this register to active the DS peripheral
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_ME
    addr: 0xe04
    size_bits: 32
    description: Starts DS operation
    fields:
    - !Field
      name: SET_ME
      bit_offset: 0
      bit_width: 1
      description: Write 1 to this register to start DS operation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_FINISH
    addr: 0xe08
    size_bits: 32
    description: Ends DS operation
    fields:
    - !Field
      name: SET_FINISH
      bit_offset: 0
      bit_width: 1
      description: Write 1 to this register to end DS operation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: QUERY_BUSY
    addr: 0xe0c
    size_bits: 32
    description: Status of the DS perihperal
    fields:
    - !Field
      name: QUERY_BUSY
      bit_offset: 0
      bit_width: 1
      description: 'Stores the status of the DS peripheral. 1: The DS peripheral is
        busy. 0: The DS peripheral is idle.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: QUERY_KEY_WRONG
    addr: 0xe10
    size_bits: 32
    description: Checks the reason why DS_KEY is not ready
    fields:
    - !Field
      name: QUERY_KEY_WRONG
      bit_offset: 0
      bit_width: 4
      description: '1-15: HMAC was activated, but the DS peripheral did not successfully
        receive the DS_KEY from the HMAC peripheral. (The biggest value is 15). 0:
        HMAC is not activated.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: QUERY_CHECK
    addr: 0xe14
    size_bits: 32
    description: Queries DS check result
    fields:
    - !Field
      name: MD_ERROR
      bit_offset: 0
      bit_width: 1
      description: 'MD checkout result. 1: The MD check fails. 0: The MD check passes.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: PADDING_BAD
      bit_offset: 1
      bit_width: 1
      description: 'padding checkout result. 1: The padding check fails. 0: The padding
        check passes.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0xe20
    size_bits: 32
    description: DS version control register
    reset_value: 0x20191217
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 30
      description: ds version information
      read_allowed: true
      write_allowed: true
  - !Register
    name: C_MEM[0]
    addr: 0x0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1]
    addr: 0x1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[2]
    addr: 0x2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[3]
    addr: 0x3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[4]
    addr: 0x4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[5]
    addr: 0x5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[6]
    addr: 0x6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[7]
    addr: 0x7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[8]
    addr: 0x8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[9]
    addr: 0x9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[10]
    addr: 0xa
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[11]
    addr: 0xb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[12]
    addr: 0xc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[13]
    addr: 0xd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[14]
    addr: 0xe
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[15]
    addr: 0xf
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[16]
    addr: 0x10
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[17]
    addr: 0x11
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[18]
    addr: 0x12
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[19]
    addr: 0x13
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[20]
    addr: 0x14
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[21]
    addr: 0x15
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[22]
    addr: 0x16
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[23]
    addr: 0x17
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[24]
    addr: 0x18
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[25]
    addr: 0x19
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[26]
    addr: 0x1a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[27]
    addr: 0x1b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[28]
    addr: 0x1c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[29]
    addr: 0x1d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[30]
    addr: 0x1e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[31]
    addr: 0x1f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[32]
    addr: 0x20
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[33]
    addr: 0x21
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[34]
    addr: 0x22
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[35]
    addr: 0x23
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[36]
    addr: 0x24
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[37]
    addr: 0x25
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[38]
    addr: 0x26
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[39]
    addr: 0x27
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[40]
    addr: 0x28
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[41]
    addr: 0x29
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[42]
    addr: 0x2a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[43]
    addr: 0x2b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[44]
    addr: 0x2c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[45]
    addr: 0x2d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[46]
    addr: 0x2e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[47]
    addr: 0x2f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[48]
    addr: 0x30
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[49]
    addr: 0x31
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[50]
    addr: 0x32
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[51]
    addr: 0x33
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[52]
    addr: 0x34
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[53]
    addr: 0x35
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[54]
    addr: 0x36
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[55]
    addr: 0x37
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[56]
    addr: 0x38
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[57]
    addr: 0x39
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[58]
    addr: 0x3a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[59]
    addr: 0x3b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[60]
    addr: 0x3c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[61]
    addr: 0x3d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[62]
    addr: 0x3e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[63]
    addr: 0x3f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[64]
    addr: 0x40
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[65]
    addr: 0x41
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[66]
    addr: 0x42
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[67]
    addr: 0x43
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[68]
    addr: 0x44
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[69]
    addr: 0x45
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[70]
    addr: 0x46
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[71]
    addr: 0x47
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[72]
    addr: 0x48
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[73]
    addr: 0x49
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[74]
    addr: 0x4a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[75]
    addr: 0x4b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[76]
    addr: 0x4c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[77]
    addr: 0x4d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[78]
    addr: 0x4e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[79]
    addr: 0x4f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[80]
    addr: 0x50
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[81]
    addr: 0x51
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[82]
    addr: 0x52
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[83]
    addr: 0x53
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[84]
    addr: 0x54
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[85]
    addr: 0x55
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[86]
    addr: 0x56
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[87]
    addr: 0x57
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[88]
    addr: 0x58
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[89]
    addr: 0x59
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[90]
    addr: 0x5a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[91]
    addr: 0x5b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[92]
    addr: 0x5c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[93]
    addr: 0x5d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[94]
    addr: 0x5e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[95]
    addr: 0x5f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[96]
    addr: 0x60
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[97]
    addr: 0x61
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[98]
    addr: 0x62
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[99]
    addr: 0x63
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[100]
    addr: 0x64
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[101]
    addr: 0x65
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[102]
    addr: 0x66
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[103]
    addr: 0x67
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[104]
    addr: 0x68
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[105]
    addr: 0x69
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[106]
    addr: 0x6a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[107]
    addr: 0x6b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[108]
    addr: 0x6c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[109]
    addr: 0x6d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[110]
    addr: 0x6e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[111]
    addr: 0x6f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[112]
    addr: 0x70
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[113]
    addr: 0x71
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[114]
    addr: 0x72
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[115]
    addr: 0x73
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[116]
    addr: 0x74
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[117]
    addr: 0x75
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[118]
    addr: 0x76
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[119]
    addr: 0x77
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[120]
    addr: 0x78
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[121]
    addr: 0x79
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[122]
    addr: 0x7a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[123]
    addr: 0x7b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[124]
    addr: 0x7c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[125]
    addr: 0x7d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[126]
    addr: 0x7e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[127]
    addr: 0x7f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[128]
    addr: 0x80
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[129]
    addr: 0x81
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[130]
    addr: 0x82
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[131]
    addr: 0x83
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[132]
    addr: 0x84
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[133]
    addr: 0x85
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[134]
    addr: 0x86
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[135]
    addr: 0x87
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[136]
    addr: 0x88
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[137]
    addr: 0x89
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[138]
    addr: 0x8a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[139]
    addr: 0x8b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[140]
    addr: 0x8c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[141]
    addr: 0x8d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[142]
    addr: 0x8e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[143]
    addr: 0x8f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[144]
    addr: 0x90
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[145]
    addr: 0x91
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[146]
    addr: 0x92
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[147]
    addr: 0x93
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[148]
    addr: 0x94
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[149]
    addr: 0x95
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[150]
    addr: 0x96
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[151]
    addr: 0x97
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[152]
    addr: 0x98
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[153]
    addr: 0x99
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[154]
    addr: 0x9a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[155]
    addr: 0x9b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[156]
    addr: 0x9c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[157]
    addr: 0x9d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[158]
    addr: 0x9e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[159]
    addr: 0x9f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[160]
    addr: 0xa0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[161]
    addr: 0xa1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[162]
    addr: 0xa2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[163]
    addr: 0xa3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[164]
    addr: 0xa4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[165]
    addr: 0xa5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[166]
    addr: 0xa6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[167]
    addr: 0xa7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[168]
    addr: 0xa8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[169]
    addr: 0xa9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[170]
    addr: 0xaa
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[171]
    addr: 0xab
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[172]
    addr: 0xac
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[173]
    addr: 0xad
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[174]
    addr: 0xae
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[175]
    addr: 0xaf
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[176]
    addr: 0xb0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[177]
    addr: 0xb1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[178]
    addr: 0xb2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[179]
    addr: 0xb3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[180]
    addr: 0xb4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[181]
    addr: 0xb5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[182]
    addr: 0xb6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[183]
    addr: 0xb7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[184]
    addr: 0xb8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[185]
    addr: 0xb9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[186]
    addr: 0xba
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[187]
    addr: 0xbb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[188]
    addr: 0xbc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[189]
    addr: 0xbd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[190]
    addr: 0xbe
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[191]
    addr: 0xbf
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[192]
    addr: 0xc0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[193]
    addr: 0xc1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[194]
    addr: 0xc2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[195]
    addr: 0xc3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[196]
    addr: 0xc4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[197]
    addr: 0xc5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[198]
    addr: 0xc6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[199]
    addr: 0xc7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[200]
    addr: 0xc8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[201]
    addr: 0xc9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[202]
    addr: 0xca
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[203]
    addr: 0xcb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[204]
    addr: 0xcc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[205]
    addr: 0xcd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[206]
    addr: 0xce
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[207]
    addr: 0xcf
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[208]
    addr: 0xd0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[209]
    addr: 0xd1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[210]
    addr: 0xd2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[211]
    addr: 0xd3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[212]
    addr: 0xd4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[213]
    addr: 0xd5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[214]
    addr: 0xd6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[215]
    addr: 0xd7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[216]
    addr: 0xd8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[217]
    addr: 0xd9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[218]
    addr: 0xda
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[219]
    addr: 0xdb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[220]
    addr: 0xdc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[221]
    addr: 0xdd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[222]
    addr: 0xde
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[223]
    addr: 0xdf
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[224]
    addr: 0xe0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[225]
    addr: 0xe1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[226]
    addr: 0xe2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[227]
    addr: 0xe3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[228]
    addr: 0xe4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[229]
    addr: 0xe5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[230]
    addr: 0xe6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[231]
    addr: 0xe7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[232]
    addr: 0xe8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[233]
    addr: 0xe9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[234]
    addr: 0xea
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[235]
    addr: 0xeb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[236]
    addr: 0xec
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[237]
    addr: 0xed
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[238]
    addr: 0xee
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[239]
    addr: 0xef
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[240]
    addr: 0xf0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[241]
    addr: 0xf1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[242]
    addr: 0xf2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[243]
    addr: 0xf3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[244]
    addr: 0xf4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[245]
    addr: 0xf5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[246]
    addr: 0xf6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[247]
    addr: 0xf7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[248]
    addr: 0xf8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[249]
    addr: 0xf9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[250]
    addr: 0xfa
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[251]
    addr: 0xfb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[252]
    addr: 0xfc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[253]
    addr: 0xfd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[254]
    addr: 0xfe
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[255]
    addr: 0xff
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[256]
    addr: 0x100
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[257]
    addr: 0x101
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[258]
    addr: 0x102
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[259]
    addr: 0x103
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[260]
    addr: 0x104
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[261]
    addr: 0x105
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[262]
    addr: 0x106
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[263]
    addr: 0x107
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[264]
    addr: 0x108
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[265]
    addr: 0x109
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[266]
    addr: 0x10a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[267]
    addr: 0x10b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[268]
    addr: 0x10c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[269]
    addr: 0x10d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[270]
    addr: 0x10e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[271]
    addr: 0x10f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[272]
    addr: 0x110
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[273]
    addr: 0x111
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[274]
    addr: 0x112
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[275]
    addr: 0x113
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[276]
    addr: 0x114
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[277]
    addr: 0x115
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[278]
    addr: 0x116
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[279]
    addr: 0x117
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[280]
    addr: 0x118
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[281]
    addr: 0x119
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[282]
    addr: 0x11a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[283]
    addr: 0x11b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[284]
    addr: 0x11c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[285]
    addr: 0x11d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[286]
    addr: 0x11e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[287]
    addr: 0x11f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[288]
    addr: 0x120
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[289]
    addr: 0x121
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[290]
    addr: 0x122
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[291]
    addr: 0x123
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[292]
    addr: 0x124
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[293]
    addr: 0x125
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[294]
    addr: 0x126
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[295]
    addr: 0x127
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[296]
    addr: 0x128
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[297]
    addr: 0x129
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[298]
    addr: 0x12a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[299]
    addr: 0x12b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[300]
    addr: 0x12c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[301]
    addr: 0x12d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[302]
    addr: 0x12e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[303]
    addr: 0x12f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[304]
    addr: 0x130
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[305]
    addr: 0x131
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[306]
    addr: 0x132
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[307]
    addr: 0x133
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[308]
    addr: 0x134
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[309]
    addr: 0x135
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[310]
    addr: 0x136
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[311]
    addr: 0x137
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[312]
    addr: 0x138
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[313]
    addr: 0x139
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[314]
    addr: 0x13a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[315]
    addr: 0x13b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[316]
    addr: 0x13c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[317]
    addr: 0x13d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[318]
    addr: 0x13e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[319]
    addr: 0x13f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[320]
    addr: 0x140
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[321]
    addr: 0x141
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[322]
    addr: 0x142
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[323]
    addr: 0x143
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[324]
    addr: 0x144
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[325]
    addr: 0x145
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[326]
    addr: 0x146
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[327]
    addr: 0x147
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[328]
    addr: 0x148
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[329]
    addr: 0x149
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[330]
    addr: 0x14a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[331]
    addr: 0x14b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[332]
    addr: 0x14c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[333]
    addr: 0x14d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[334]
    addr: 0x14e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[335]
    addr: 0x14f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[336]
    addr: 0x150
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[337]
    addr: 0x151
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[338]
    addr: 0x152
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[339]
    addr: 0x153
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[340]
    addr: 0x154
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[341]
    addr: 0x155
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[342]
    addr: 0x156
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[343]
    addr: 0x157
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[344]
    addr: 0x158
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[345]
    addr: 0x159
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[346]
    addr: 0x15a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[347]
    addr: 0x15b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[348]
    addr: 0x15c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[349]
    addr: 0x15d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[350]
    addr: 0x15e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[351]
    addr: 0x15f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[352]
    addr: 0x160
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[353]
    addr: 0x161
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[354]
    addr: 0x162
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[355]
    addr: 0x163
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[356]
    addr: 0x164
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[357]
    addr: 0x165
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[358]
    addr: 0x166
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[359]
    addr: 0x167
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[360]
    addr: 0x168
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[361]
    addr: 0x169
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[362]
    addr: 0x16a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[363]
    addr: 0x16b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[364]
    addr: 0x16c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[365]
    addr: 0x16d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[366]
    addr: 0x16e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[367]
    addr: 0x16f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[368]
    addr: 0x170
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[369]
    addr: 0x171
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[370]
    addr: 0x172
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[371]
    addr: 0x173
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[372]
    addr: 0x174
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[373]
    addr: 0x175
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[374]
    addr: 0x176
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[375]
    addr: 0x177
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[376]
    addr: 0x178
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[377]
    addr: 0x179
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[378]
    addr: 0x17a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[379]
    addr: 0x17b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[380]
    addr: 0x17c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[381]
    addr: 0x17d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[382]
    addr: 0x17e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[383]
    addr: 0x17f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[384]
    addr: 0x180
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[385]
    addr: 0x181
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[386]
    addr: 0x182
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[387]
    addr: 0x183
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[388]
    addr: 0x184
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[389]
    addr: 0x185
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[390]
    addr: 0x186
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[391]
    addr: 0x187
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[392]
    addr: 0x188
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[393]
    addr: 0x189
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[394]
    addr: 0x18a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[395]
    addr: 0x18b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[396]
    addr: 0x18c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[397]
    addr: 0x18d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[398]
    addr: 0x18e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[399]
    addr: 0x18f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[400]
    addr: 0x190
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[401]
    addr: 0x191
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[402]
    addr: 0x192
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[403]
    addr: 0x193
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[404]
    addr: 0x194
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[405]
    addr: 0x195
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[406]
    addr: 0x196
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[407]
    addr: 0x197
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[408]
    addr: 0x198
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[409]
    addr: 0x199
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[410]
    addr: 0x19a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[411]
    addr: 0x19b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[412]
    addr: 0x19c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[413]
    addr: 0x19d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[414]
    addr: 0x19e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[415]
    addr: 0x19f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[416]
    addr: 0x1a0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[417]
    addr: 0x1a1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[418]
    addr: 0x1a2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[419]
    addr: 0x1a3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[420]
    addr: 0x1a4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[421]
    addr: 0x1a5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[422]
    addr: 0x1a6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[423]
    addr: 0x1a7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[424]
    addr: 0x1a8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[425]
    addr: 0x1a9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[426]
    addr: 0x1aa
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[427]
    addr: 0x1ab
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[428]
    addr: 0x1ac
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[429]
    addr: 0x1ad
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[430]
    addr: 0x1ae
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[431]
    addr: 0x1af
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[432]
    addr: 0x1b0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[433]
    addr: 0x1b1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[434]
    addr: 0x1b2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[435]
    addr: 0x1b3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[436]
    addr: 0x1b4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[437]
    addr: 0x1b5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[438]
    addr: 0x1b6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[439]
    addr: 0x1b7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[440]
    addr: 0x1b8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[441]
    addr: 0x1b9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[442]
    addr: 0x1ba
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[443]
    addr: 0x1bb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[444]
    addr: 0x1bc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[445]
    addr: 0x1bd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[446]
    addr: 0x1be
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[447]
    addr: 0x1bf
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[448]
    addr: 0x1c0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[449]
    addr: 0x1c1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[450]
    addr: 0x1c2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[451]
    addr: 0x1c3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[452]
    addr: 0x1c4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[453]
    addr: 0x1c5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[454]
    addr: 0x1c6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[455]
    addr: 0x1c7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[456]
    addr: 0x1c8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[457]
    addr: 0x1c9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[458]
    addr: 0x1ca
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[459]
    addr: 0x1cb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[460]
    addr: 0x1cc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[461]
    addr: 0x1cd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[462]
    addr: 0x1ce
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[463]
    addr: 0x1cf
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[464]
    addr: 0x1d0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[465]
    addr: 0x1d1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[466]
    addr: 0x1d2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[467]
    addr: 0x1d3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[468]
    addr: 0x1d4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[469]
    addr: 0x1d5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[470]
    addr: 0x1d6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[471]
    addr: 0x1d7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[472]
    addr: 0x1d8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[473]
    addr: 0x1d9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[474]
    addr: 0x1da
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[475]
    addr: 0x1db
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[476]
    addr: 0x1dc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[477]
    addr: 0x1dd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[478]
    addr: 0x1de
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[479]
    addr: 0x1df
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[480]
    addr: 0x1e0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[481]
    addr: 0x1e1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[482]
    addr: 0x1e2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[483]
    addr: 0x1e3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[484]
    addr: 0x1e4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[485]
    addr: 0x1e5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[486]
    addr: 0x1e6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[487]
    addr: 0x1e7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[488]
    addr: 0x1e8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[489]
    addr: 0x1e9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[490]
    addr: 0x1ea
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[491]
    addr: 0x1eb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[492]
    addr: 0x1ec
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[493]
    addr: 0x1ed
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[494]
    addr: 0x1ee
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[495]
    addr: 0x1ef
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[496]
    addr: 0x1f0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[497]
    addr: 0x1f1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[498]
    addr: 0x1f2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[499]
    addr: 0x1f3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[500]
    addr: 0x1f4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[501]
    addr: 0x1f5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[502]
    addr: 0x1f6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[503]
    addr: 0x1f7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[504]
    addr: 0x1f8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[505]
    addr: 0x1f9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[506]
    addr: 0x1fa
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[507]
    addr: 0x1fb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[508]
    addr: 0x1fc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[509]
    addr: 0x1fd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[510]
    addr: 0x1fe
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[511]
    addr: 0x1ff
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[512]
    addr: 0x200
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[513]
    addr: 0x201
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[514]
    addr: 0x202
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[515]
    addr: 0x203
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[516]
    addr: 0x204
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[517]
    addr: 0x205
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[518]
    addr: 0x206
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[519]
    addr: 0x207
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[520]
    addr: 0x208
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[521]
    addr: 0x209
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[522]
    addr: 0x20a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[523]
    addr: 0x20b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[524]
    addr: 0x20c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[525]
    addr: 0x20d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[526]
    addr: 0x20e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[527]
    addr: 0x20f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[528]
    addr: 0x210
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[529]
    addr: 0x211
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[530]
    addr: 0x212
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[531]
    addr: 0x213
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[532]
    addr: 0x214
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[533]
    addr: 0x215
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[534]
    addr: 0x216
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[535]
    addr: 0x217
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[536]
    addr: 0x218
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[537]
    addr: 0x219
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[538]
    addr: 0x21a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[539]
    addr: 0x21b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[540]
    addr: 0x21c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[541]
    addr: 0x21d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[542]
    addr: 0x21e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[543]
    addr: 0x21f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[544]
    addr: 0x220
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[545]
    addr: 0x221
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[546]
    addr: 0x222
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[547]
    addr: 0x223
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[548]
    addr: 0x224
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[549]
    addr: 0x225
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[550]
    addr: 0x226
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[551]
    addr: 0x227
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[552]
    addr: 0x228
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[553]
    addr: 0x229
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[554]
    addr: 0x22a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[555]
    addr: 0x22b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[556]
    addr: 0x22c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[557]
    addr: 0x22d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[558]
    addr: 0x22e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[559]
    addr: 0x22f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[560]
    addr: 0x230
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[561]
    addr: 0x231
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[562]
    addr: 0x232
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[563]
    addr: 0x233
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[564]
    addr: 0x234
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[565]
    addr: 0x235
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[566]
    addr: 0x236
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[567]
    addr: 0x237
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[568]
    addr: 0x238
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[569]
    addr: 0x239
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[570]
    addr: 0x23a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[571]
    addr: 0x23b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[572]
    addr: 0x23c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[573]
    addr: 0x23d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[574]
    addr: 0x23e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[575]
    addr: 0x23f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[576]
    addr: 0x240
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[577]
    addr: 0x241
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[578]
    addr: 0x242
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[579]
    addr: 0x243
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[580]
    addr: 0x244
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[581]
    addr: 0x245
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[582]
    addr: 0x246
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[583]
    addr: 0x247
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[584]
    addr: 0x248
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[585]
    addr: 0x249
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[586]
    addr: 0x24a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[587]
    addr: 0x24b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[588]
    addr: 0x24c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[589]
    addr: 0x24d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[590]
    addr: 0x24e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[591]
    addr: 0x24f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[592]
    addr: 0x250
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[593]
    addr: 0x251
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[594]
    addr: 0x252
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[595]
    addr: 0x253
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[596]
    addr: 0x254
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[597]
    addr: 0x255
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[598]
    addr: 0x256
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[599]
    addr: 0x257
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[600]
    addr: 0x258
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[601]
    addr: 0x259
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[602]
    addr: 0x25a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[603]
    addr: 0x25b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[604]
    addr: 0x25c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[605]
    addr: 0x25d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[606]
    addr: 0x25e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[607]
    addr: 0x25f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[608]
    addr: 0x260
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[609]
    addr: 0x261
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[610]
    addr: 0x262
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[611]
    addr: 0x263
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[612]
    addr: 0x264
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[613]
    addr: 0x265
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[614]
    addr: 0x266
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[615]
    addr: 0x267
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[616]
    addr: 0x268
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[617]
    addr: 0x269
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[618]
    addr: 0x26a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[619]
    addr: 0x26b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[620]
    addr: 0x26c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[621]
    addr: 0x26d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[622]
    addr: 0x26e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[623]
    addr: 0x26f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[624]
    addr: 0x270
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[625]
    addr: 0x271
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[626]
    addr: 0x272
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[627]
    addr: 0x273
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[628]
    addr: 0x274
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[629]
    addr: 0x275
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[630]
    addr: 0x276
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[631]
    addr: 0x277
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[632]
    addr: 0x278
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[633]
    addr: 0x279
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[634]
    addr: 0x27a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[635]
    addr: 0x27b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[636]
    addr: 0x27c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[637]
    addr: 0x27d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[638]
    addr: 0x27e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[639]
    addr: 0x27f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[640]
    addr: 0x280
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[641]
    addr: 0x281
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[642]
    addr: 0x282
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[643]
    addr: 0x283
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[644]
    addr: 0x284
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[645]
    addr: 0x285
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[646]
    addr: 0x286
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[647]
    addr: 0x287
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[648]
    addr: 0x288
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[649]
    addr: 0x289
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[650]
    addr: 0x28a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[651]
    addr: 0x28b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[652]
    addr: 0x28c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[653]
    addr: 0x28d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[654]
    addr: 0x28e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[655]
    addr: 0x28f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[656]
    addr: 0x290
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[657]
    addr: 0x291
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[658]
    addr: 0x292
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[659]
    addr: 0x293
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[660]
    addr: 0x294
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[661]
    addr: 0x295
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[662]
    addr: 0x296
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[663]
    addr: 0x297
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[664]
    addr: 0x298
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[665]
    addr: 0x299
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[666]
    addr: 0x29a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[667]
    addr: 0x29b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[668]
    addr: 0x29c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[669]
    addr: 0x29d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[670]
    addr: 0x29e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[671]
    addr: 0x29f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[672]
    addr: 0x2a0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[673]
    addr: 0x2a1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[674]
    addr: 0x2a2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[675]
    addr: 0x2a3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[676]
    addr: 0x2a4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[677]
    addr: 0x2a5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[678]
    addr: 0x2a6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[679]
    addr: 0x2a7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[680]
    addr: 0x2a8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[681]
    addr: 0x2a9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[682]
    addr: 0x2aa
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[683]
    addr: 0x2ab
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[684]
    addr: 0x2ac
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[685]
    addr: 0x2ad
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[686]
    addr: 0x2ae
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[687]
    addr: 0x2af
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[688]
    addr: 0x2b0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[689]
    addr: 0x2b1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[690]
    addr: 0x2b2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[691]
    addr: 0x2b3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[692]
    addr: 0x2b4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[693]
    addr: 0x2b5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[694]
    addr: 0x2b6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[695]
    addr: 0x2b7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[696]
    addr: 0x2b8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[697]
    addr: 0x2b9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[698]
    addr: 0x2ba
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[699]
    addr: 0x2bb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[700]
    addr: 0x2bc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[701]
    addr: 0x2bd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[702]
    addr: 0x2be
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[703]
    addr: 0x2bf
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[704]
    addr: 0x2c0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[705]
    addr: 0x2c1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[706]
    addr: 0x2c2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[707]
    addr: 0x2c3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[708]
    addr: 0x2c4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[709]
    addr: 0x2c5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[710]
    addr: 0x2c6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[711]
    addr: 0x2c7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[712]
    addr: 0x2c8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[713]
    addr: 0x2c9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[714]
    addr: 0x2ca
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[715]
    addr: 0x2cb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[716]
    addr: 0x2cc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[717]
    addr: 0x2cd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[718]
    addr: 0x2ce
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[719]
    addr: 0x2cf
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[720]
    addr: 0x2d0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[721]
    addr: 0x2d1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[722]
    addr: 0x2d2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[723]
    addr: 0x2d3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[724]
    addr: 0x2d4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[725]
    addr: 0x2d5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[726]
    addr: 0x2d6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[727]
    addr: 0x2d7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[728]
    addr: 0x2d8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[729]
    addr: 0x2d9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[730]
    addr: 0x2da
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[731]
    addr: 0x2db
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[732]
    addr: 0x2dc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[733]
    addr: 0x2dd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[734]
    addr: 0x2de
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[735]
    addr: 0x2df
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[736]
    addr: 0x2e0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[737]
    addr: 0x2e1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[738]
    addr: 0x2e2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[739]
    addr: 0x2e3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[740]
    addr: 0x2e4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[741]
    addr: 0x2e5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[742]
    addr: 0x2e6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[743]
    addr: 0x2e7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[744]
    addr: 0x2e8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[745]
    addr: 0x2e9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[746]
    addr: 0x2ea
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[747]
    addr: 0x2eb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[748]
    addr: 0x2ec
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[749]
    addr: 0x2ed
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[750]
    addr: 0x2ee
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[751]
    addr: 0x2ef
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[752]
    addr: 0x2f0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[753]
    addr: 0x2f1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[754]
    addr: 0x2f2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[755]
    addr: 0x2f3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[756]
    addr: 0x2f4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[757]
    addr: 0x2f5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[758]
    addr: 0x2f6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[759]
    addr: 0x2f7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[760]
    addr: 0x2f8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[761]
    addr: 0x2f9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[762]
    addr: 0x2fa
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[763]
    addr: 0x2fb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[764]
    addr: 0x2fc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[765]
    addr: 0x2fd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[766]
    addr: 0x2fe
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[767]
    addr: 0x2ff
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[768]
    addr: 0x300
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[769]
    addr: 0x301
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[770]
    addr: 0x302
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[771]
    addr: 0x303
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[772]
    addr: 0x304
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[773]
    addr: 0x305
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[774]
    addr: 0x306
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[775]
    addr: 0x307
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[776]
    addr: 0x308
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[777]
    addr: 0x309
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[778]
    addr: 0x30a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[779]
    addr: 0x30b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[780]
    addr: 0x30c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[781]
    addr: 0x30d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[782]
    addr: 0x30e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[783]
    addr: 0x30f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[784]
    addr: 0x310
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[785]
    addr: 0x311
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[786]
    addr: 0x312
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[787]
    addr: 0x313
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[788]
    addr: 0x314
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[789]
    addr: 0x315
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[790]
    addr: 0x316
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[791]
    addr: 0x317
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[792]
    addr: 0x318
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[793]
    addr: 0x319
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[794]
    addr: 0x31a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[795]
    addr: 0x31b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[796]
    addr: 0x31c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[797]
    addr: 0x31d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[798]
    addr: 0x31e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[799]
    addr: 0x31f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[800]
    addr: 0x320
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[801]
    addr: 0x321
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[802]
    addr: 0x322
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[803]
    addr: 0x323
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[804]
    addr: 0x324
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[805]
    addr: 0x325
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[806]
    addr: 0x326
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[807]
    addr: 0x327
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[808]
    addr: 0x328
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[809]
    addr: 0x329
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[810]
    addr: 0x32a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[811]
    addr: 0x32b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[812]
    addr: 0x32c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[813]
    addr: 0x32d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[814]
    addr: 0x32e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[815]
    addr: 0x32f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[816]
    addr: 0x330
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[817]
    addr: 0x331
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[818]
    addr: 0x332
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[819]
    addr: 0x333
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[820]
    addr: 0x334
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[821]
    addr: 0x335
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[822]
    addr: 0x336
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[823]
    addr: 0x337
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[824]
    addr: 0x338
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[825]
    addr: 0x339
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[826]
    addr: 0x33a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[827]
    addr: 0x33b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[828]
    addr: 0x33c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[829]
    addr: 0x33d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[830]
    addr: 0x33e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[831]
    addr: 0x33f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[832]
    addr: 0x340
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[833]
    addr: 0x341
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[834]
    addr: 0x342
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[835]
    addr: 0x343
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[836]
    addr: 0x344
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[837]
    addr: 0x345
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[838]
    addr: 0x346
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[839]
    addr: 0x347
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[840]
    addr: 0x348
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[841]
    addr: 0x349
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[842]
    addr: 0x34a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[843]
    addr: 0x34b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[844]
    addr: 0x34c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[845]
    addr: 0x34d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[846]
    addr: 0x34e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[847]
    addr: 0x34f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[848]
    addr: 0x350
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[849]
    addr: 0x351
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[850]
    addr: 0x352
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[851]
    addr: 0x353
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[852]
    addr: 0x354
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[853]
    addr: 0x355
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[854]
    addr: 0x356
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[855]
    addr: 0x357
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[856]
    addr: 0x358
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[857]
    addr: 0x359
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[858]
    addr: 0x35a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[859]
    addr: 0x35b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[860]
    addr: 0x35c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[861]
    addr: 0x35d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[862]
    addr: 0x35e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[863]
    addr: 0x35f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[864]
    addr: 0x360
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[865]
    addr: 0x361
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[866]
    addr: 0x362
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[867]
    addr: 0x363
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[868]
    addr: 0x364
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[869]
    addr: 0x365
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[870]
    addr: 0x366
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[871]
    addr: 0x367
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[872]
    addr: 0x368
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[873]
    addr: 0x369
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[874]
    addr: 0x36a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[875]
    addr: 0x36b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[876]
    addr: 0x36c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[877]
    addr: 0x36d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[878]
    addr: 0x36e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[879]
    addr: 0x36f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[880]
    addr: 0x370
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[881]
    addr: 0x371
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[882]
    addr: 0x372
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[883]
    addr: 0x373
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[884]
    addr: 0x374
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[885]
    addr: 0x375
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[886]
    addr: 0x376
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[887]
    addr: 0x377
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[888]
    addr: 0x378
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[889]
    addr: 0x379
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[890]
    addr: 0x37a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[891]
    addr: 0x37b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[892]
    addr: 0x37c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[893]
    addr: 0x37d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[894]
    addr: 0x37e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[895]
    addr: 0x37f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[896]
    addr: 0x380
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[897]
    addr: 0x381
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[898]
    addr: 0x382
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[899]
    addr: 0x383
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[900]
    addr: 0x384
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[901]
    addr: 0x385
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[902]
    addr: 0x386
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[903]
    addr: 0x387
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[904]
    addr: 0x388
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[905]
    addr: 0x389
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[906]
    addr: 0x38a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[907]
    addr: 0x38b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[908]
    addr: 0x38c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[909]
    addr: 0x38d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[910]
    addr: 0x38e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[911]
    addr: 0x38f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[912]
    addr: 0x390
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[913]
    addr: 0x391
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[914]
    addr: 0x392
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[915]
    addr: 0x393
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[916]
    addr: 0x394
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[917]
    addr: 0x395
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[918]
    addr: 0x396
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[919]
    addr: 0x397
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[920]
    addr: 0x398
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[921]
    addr: 0x399
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[922]
    addr: 0x39a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[923]
    addr: 0x39b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[924]
    addr: 0x39c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[925]
    addr: 0x39d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[926]
    addr: 0x39e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[927]
    addr: 0x39f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[928]
    addr: 0x3a0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[929]
    addr: 0x3a1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[930]
    addr: 0x3a2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[931]
    addr: 0x3a3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[932]
    addr: 0x3a4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[933]
    addr: 0x3a5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[934]
    addr: 0x3a6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[935]
    addr: 0x3a7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[936]
    addr: 0x3a8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[937]
    addr: 0x3a9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[938]
    addr: 0x3aa
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[939]
    addr: 0x3ab
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[940]
    addr: 0x3ac
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[941]
    addr: 0x3ad
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[942]
    addr: 0x3ae
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[943]
    addr: 0x3af
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[944]
    addr: 0x3b0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[945]
    addr: 0x3b1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[946]
    addr: 0x3b2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[947]
    addr: 0x3b3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[948]
    addr: 0x3b4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[949]
    addr: 0x3b5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[950]
    addr: 0x3b6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[951]
    addr: 0x3b7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[952]
    addr: 0x3b8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[953]
    addr: 0x3b9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[954]
    addr: 0x3ba
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[955]
    addr: 0x3bb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[956]
    addr: 0x3bc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[957]
    addr: 0x3bd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[958]
    addr: 0x3be
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[959]
    addr: 0x3bf
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[960]
    addr: 0x3c0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[961]
    addr: 0x3c1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[962]
    addr: 0x3c2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[963]
    addr: 0x3c3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[964]
    addr: 0x3c4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[965]
    addr: 0x3c5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[966]
    addr: 0x3c6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[967]
    addr: 0x3c7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[968]
    addr: 0x3c8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[969]
    addr: 0x3c9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[970]
    addr: 0x3ca
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[971]
    addr: 0x3cb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[972]
    addr: 0x3cc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[973]
    addr: 0x3cd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[974]
    addr: 0x3ce
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[975]
    addr: 0x3cf
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[976]
    addr: 0x3d0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[977]
    addr: 0x3d1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[978]
    addr: 0x3d2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[979]
    addr: 0x3d3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[980]
    addr: 0x3d4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[981]
    addr: 0x3d5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[982]
    addr: 0x3d6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[983]
    addr: 0x3d7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[984]
    addr: 0x3d8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[985]
    addr: 0x3d9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[986]
    addr: 0x3da
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[987]
    addr: 0x3db
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[988]
    addr: 0x3dc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[989]
    addr: 0x3dd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[990]
    addr: 0x3de
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[991]
    addr: 0x3df
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[992]
    addr: 0x3e0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[993]
    addr: 0x3e1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[994]
    addr: 0x3e2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[995]
    addr: 0x3e3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[996]
    addr: 0x3e4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[997]
    addr: 0x3e5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[998]
    addr: 0x3e6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[999]
    addr: 0x3e7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1000]
    addr: 0x3e8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1001]
    addr: 0x3e9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1002]
    addr: 0x3ea
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1003]
    addr: 0x3eb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1004]
    addr: 0x3ec
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1005]
    addr: 0x3ed
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1006]
    addr: 0x3ee
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1007]
    addr: 0x3ef
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1008]
    addr: 0x3f0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1009]
    addr: 0x3f1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1010]
    addr: 0x3f2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1011]
    addr: 0x3f3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1012]
    addr: 0x3f4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1013]
    addr: 0x3f5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1014]
    addr: 0x3f6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1015]
    addr: 0x3f7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1016]
    addr: 0x3f8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1017]
    addr: 0x3f9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1018]
    addr: 0x3fa
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1019]
    addr: 0x3fb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1020]
    addr: 0x3fc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1021]
    addr: 0x3fd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1022]
    addr: 0x3fe
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1023]
    addr: 0x3ff
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1024]
    addr: 0x400
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1025]
    addr: 0x401
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1026]
    addr: 0x402
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1027]
    addr: 0x403
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1028]
    addr: 0x404
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1029]
    addr: 0x405
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1030]
    addr: 0x406
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1031]
    addr: 0x407
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1032]
    addr: 0x408
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1033]
    addr: 0x409
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1034]
    addr: 0x40a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1035]
    addr: 0x40b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1036]
    addr: 0x40c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1037]
    addr: 0x40d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1038]
    addr: 0x40e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1039]
    addr: 0x40f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1040]
    addr: 0x410
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1041]
    addr: 0x411
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1042]
    addr: 0x412
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1043]
    addr: 0x413
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1044]
    addr: 0x414
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1045]
    addr: 0x415
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1046]
    addr: 0x416
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1047]
    addr: 0x417
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1048]
    addr: 0x418
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1049]
    addr: 0x419
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1050]
    addr: 0x41a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1051]
    addr: 0x41b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1052]
    addr: 0x41c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1053]
    addr: 0x41d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1054]
    addr: 0x41e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1055]
    addr: 0x41f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1056]
    addr: 0x420
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1057]
    addr: 0x421
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1058]
    addr: 0x422
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1059]
    addr: 0x423
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1060]
    addr: 0x424
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1061]
    addr: 0x425
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1062]
    addr: 0x426
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1063]
    addr: 0x427
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1064]
    addr: 0x428
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1065]
    addr: 0x429
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1066]
    addr: 0x42a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1067]
    addr: 0x42b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1068]
    addr: 0x42c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1069]
    addr: 0x42d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1070]
    addr: 0x42e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1071]
    addr: 0x42f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1072]
    addr: 0x430
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1073]
    addr: 0x431
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1074]
    addr: 0x432
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1075]
    addr: 0x433
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1076]
    addr: 0x434
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1077]
    addr: 0x435
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1078]
    addr: 0x436
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1079]
    addr: 0x437
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1080]
    addr: 0x438
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1081]
    addr: 0x439
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1082]
    addr: 0x43a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1083]
    addr: 0x43b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1084]
    addr: 0x43c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1085]
    addr: 0x43d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1086]
    addr: 0x43e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1087]
    addr: 0x43f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1088]
    addr: 0x440
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1089]
    addr: 0x441
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1090]
    addr: 0x442
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1091]
    addr: 0x443
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1092]
    addr: 0x444
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1093]
    addr: 0x445
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1094]
    addr: 0x446
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1095]
    addr: 0x447
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1096]
    addr: 0x448
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1097]
    addr: 0x449
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1098]
    addr: 0x44a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1099]
    addr: 0x44b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1100]
    addr: 0x44c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1101]
    addr: 0x44d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1102]
    addr: 0x44e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1103]
    addr: 0x44f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1104]
    addr: 0x450
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1105]
    addr: 0x451
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1106]
    addr: 0x452
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1107]
    addr: 0x453
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1108]
    addr: 0x454
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1109]
    addr: 0x455
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1110]
    addr: 0x456
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1111]
    addr: 0x457
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1112]
    addr: 0x458
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1113]
    addr: 0x459
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1114]
    addr: 0x45a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1115]
    addr: 0x45b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1116]
    addr: 0x45c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1117]
    addr: 0x45d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1118]
    addr: 0x45e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1119]
    addr: 0x45f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1120]
    addr: 0x460
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1121]
    addr: 0x461
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1122]
    addr: 0x462
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1123]
    addr: 0x463
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1124]
    addr: 0x464
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1125]
    addr: 0x465
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1126]
    addr: 0x466
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1127]
    addr: 0x467
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1128]
    addr: 0x468
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1129]
    addr: 0x469
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1130]
    addr: 0x46a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1131]
    addr: 0x46b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1132]
    addr: 0x46c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1133]
    addr: 0x46d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1134]
    addr: 0x46e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1135]
    addr: 0x46f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1136]
    addr: 0x470
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1137]
    addr: 0x471
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1138]
    addr: 0x472
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1139]
    addr: 0x473
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1140]
    addr: 0x474
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1141]
    addr: 0x475
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1142]
    addr: 0x476
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1143]
    addr: 0x477
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1144]
    addr: 0x478
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1145]
    addr: 0x479
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1146]
    addr: 0x47a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1147]
    addr: 0x47b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1148]
    addr: 0x47c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1149]
    addr: 0x47d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1150]
    addr: 0x47e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1151]
    addr: 0x47f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1152]
    addr: 0x480
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1153]
    addr: 0x481
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1154]
    addr: 0x482
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1155]
    addr: 0x483
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1156]
    addr: 0x484
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1157]
    addr: 0x485
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1158]
    addr: 0x486
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1159]
    addr: 0x487
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1160]
    addr: 0x488
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1161]
    addr: 0x489
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1162]
    addr: 0x48a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1163]
    addr: 0x48b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1164]
    addr: 0x48c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1165]
    addr: 0x48d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1166]
    addr: 0x48e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1167]
    addr: 0x48f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1168]
    addr: 0x490
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1169]
    addr: 0x491
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1170]
    addr: 0x492
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1171]
    addr: 0x493
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1172]
    addr: 0x494
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1173]
    addr: 0x495
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1174]
    addr: 0x496
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1175]
    addr: 0x497
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1176]
    addr: 0x498
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1177]
    addr: 0x499
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1178]
    addr: 0x49a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1179]
    addr: 0x49b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1180]
    addr: 0x49c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1181]
    addr: 0x49d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1182]
    addr: 0x49e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1183]
    addr: 0x49f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1184]
    addr: 0x4a0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1185]
    addr: 0x4a1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1186]
    addr: 0x4a2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1187]
    addr: 0x4a3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1188]
    addr: 0x4a4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1189]
    addr: 0x4a5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1190]
    addr: 0x4a6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1191]
    addr: 0x4a7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1192]
    addr: 0x4a8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1193]
    addr: 0x4a9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1194]
    addr: 0x4aa
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1195]
    addr: 0x4ab
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1196]
    addr: 0x4ac
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1197]
    addr: 0x4ad
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1198]
    addr: 0x4ae
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1199]
    addr: 0x4af
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1200]
    addr: 0x4b0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1201]
    addr: 0x4b1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1202]
    addr: 0x4b2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1203]
    addr: 0x4b3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1204]
    addr: 0x4b4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1205]
    addr: 0x4b5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1206]
    addr: 0x4b6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1207]
    addr: 0x4b7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1208]
    addr: 0x4b8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1209]
    addr: 0x4b9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1210]
    addr: 0x4ba
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1211]
    addr: 0x4bb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1212]
    addr: 0x4bc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1213]
    addr: 0x4bd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1214]
    addr: 0x4be
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1215]
    addr: 0x4bf
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1216]
    addr: 0x4c0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1217]
    addr: 0x4c1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1218]
    addr: 0x4c2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1219]
    addr: 0x4c3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1220]
    addr: 0x4c4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1221]
    addr: 0x4c5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1222]
    addr: 0x4c6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1223]
    addr: 0x4c7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1224]
    addr: 0x4c8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1225]
    addr: 0x4c9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1226]
    addr: 0x4ca
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1227]
    addr: 0x4cb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1228]
    addr: 0x4cc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1229]
    addr: 0x4cd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1230]
    addr: 0x4ce
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1231]
    addr: 0x4cf
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1232]
    addr: 0x4d0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1233]
    addr: 0x4d1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1234]
    addr: 0x4d2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1235]
    addr: 0x4d3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1236]
    addr: 0x4d4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1237]
    addr: 0x4d5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1238]
    addr: 0x4d6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1239]
    addr: 0x4d7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1240]
    addr: 0x4d8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1241]
    addr: 0x4d9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1242]
    addr: 0x4da
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1243]
    addr: 0x4db
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1244]
    addr: 0x4dc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1245]
    addr: 0x4dd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1246]
    addr: 0x4de
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1247]
    addr: 0x4df
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1248]
    addr: 0x4e0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1249]
    addr: 0x4e1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1250]
    addr: 0x4e2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1251]
    addr: 0x4e3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1252]
    addr: 0x4e4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1253]
    addr: 0x4e5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1254]
    addr: 0x4e6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1255]
    addr: 0x4e7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1256]
    addr: 0x4e8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1257]
    addr: 0x4e9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1258]
    addr: 0x4ea
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1259]
    addr: 0x4eb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1260]
    addr: 0x4ec
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1261]
    addr: 0x4ed
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1262]
    addr: 0x4ee
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1263]
    addr: 0x4ef
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1264]
    addr: 0x4f0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1265]
    addr: 0x4f1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1266]
    addr: 0x4f2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1267]
    addr: 0x4f3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1268]
    addr: 0x4f4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1269]
    addr: 0x4f5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1270]
    addr: 0x4f6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1271]
    addr: 0x4f7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1272]
    addr: 0x4f8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1273]
    addr: 0x4f9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1274]
    addr: 0x4fa
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1275]
    addr: 0x4fb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1276]
    addr: 0x4fc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1277]
    addr: 0x4fd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1278]
    addr: 0x4fe
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1279]
    addr: 0x4ff
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1280]
    addr: 0x500
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1281]
    addr: 0x501
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1282]
    addr: 0x502
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1283]
    addr: 0x503
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1284]
    addr: 0x504
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1285]
    addr: 0x505
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1286]
    addr: 0x506
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1287]
    addr: 0x507
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1288]
    addr: 0x508
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1289]
    addr: 0x509
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1290]
    addr: 0x50a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1291]
    addr: 0x50b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1292]
    addr: 0x50c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1293]
    addr: 0x50d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1294]
    addr: 0x50e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1295]
    addr: 0x50f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1296]
    addr: 0x510
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1297]
    addr: 0x511
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1298]
    addr: 0x512
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1299]
    addr: 0x513
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1300]
    addr: 0x514
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1301]
    addr: 0x515
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1302]
    addr: 0x516
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1303]
    addr: 0x517
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1304]
    addr: 0x518
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1305]
    addr: 0x519
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1306]
    addr: 0x51a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1307]
    addr: 0x51b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1308]
    addr: 0x51c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1309]
    addr: 0x51d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1310]
    addr: 0x51e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1311]
    addr: 0x51f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1312]
    addr: 0x520
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1313]
    addr: 0x521
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1314]
    addr: 0x522
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1315]
    addr: 0x523
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1316]
    addr: 0x524
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1317]
    addr: 0x525
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1318]
    addr: 0x526
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1319]
    addr: 0x527
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1320]
    addr: 0x528
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1321]
    addr: 0x529
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1322]
    addr: 0x52a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1323]
    addr: 0x52b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1324]
    addr: 0x52c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1325]
    addr: 0x52d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1326]
    addr: 0x52e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1327]
    addr: 0x52f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1328]
    addr: 0x530
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1329]
    addr: 0x531
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1330]
    addr: 0x532
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1331]
    addr: 0x533
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1332]
    addr: 0x534
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1333]
    addr: 0x535
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1334]
    addr: 0x536
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1335]
    addr: 0x537
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1336]
    addr: 0x538
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1337]
    addr: 0x539
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1338]
    addr: 0x53a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1339]
    addr: 0x53b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1340]
    addr: 0x53c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1341]
    addr: 0x53d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1342]
    addr: 0x53e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1343]
    addr: 0x53f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1344]
    addr: 0x540
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1345]
    addr: 0x541
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1346]
    addr: 0x542
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1347]
    addr: 0x543
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1348]
    addr: 0x544
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1349]
    addr: 0x545
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1350]
    addr: 0x546
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1351]
    addr: 0x547
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1352]
    addr: 0x548
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1353]
    addr: 0x549
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1354]
    addr: 0x54a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1355]
    addr: 0x54b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1356]
    addr: 0x54c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1357]
    addr: 0x54d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1358]
    addr: 0x54e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1359]
    addr: 0x54f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1360]
    addr: 0x550
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1361]
    addr: 0x551
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1362]
    addr: 0x552
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1363]
    addr: 0x553
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1364]
    addr: 0x554
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1365]
    addr: 0x555
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1366]
    addr: 0x556
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1367]
    addr: 0x557
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1368]
    addr: 0x558
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1369]
    addr: 0x559
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1370]
    addr: 0x55a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1371]
    addr: 0x55b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1372]
    addr: 0x55c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1373]
    addr: 0x55d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1374]
    addr: 0x55e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1375]
    addr: 0x55f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1376]
    addr: 0x560
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1377]
    addr: 0x561
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1378]
    addr: 0x562
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1379]
    addr: 0x563
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1380]
    addr: 0x564
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1381]
    addr: 0x565
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1382]
    addr: 0x566
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1383]
    addr: 0x567
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1384]
    addr: 0x568
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1385]
    addr: 0x569
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1386]
    addr: 0x56a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1387]
    addr: 0x56b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1388]
    addr: 0x56c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1389]
    addr: 0x56d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1390]
    addr: 0x56e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1391]
    addr: 0x56f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1392]
    addr: 0x570
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1393]
    addr: 0x571
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1394]
    addr: 0x572
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1395]
    addr: 0x573
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1396]
    addr: 0x574
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1397]
    addr: 0x575
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1398]
    addr: 0x576
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1399]
    addr: 0x577
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1400]
    addr: 0x578
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1401]
    addr: 0x579
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1402]
    addr: 0x57a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1403]
    addr: 0x57b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1404]
    addr: 0x57c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1405]
    addr: 0x57d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1406]
    addr: 0x57e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1407]
    addr: 0x57f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1408]
    addr: 0x580
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1409]
    addr: 0x581
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1410]
    addr: 0x582
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1411]
    addr: 0x583
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1412]
    addr: 0x584
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1413]
    addr: 0x585
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1414]
    addr: 0x586
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1415]
    addr: 0x587
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1416]
    addr: 0x588
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1417]
    addr: 0x589
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1418]
    addr: 0x58a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1419]
    addr: 0x58b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1420]
    addr: 0x58c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1421]
    addr: 0x58d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1422]
    addr: 0x58e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1423]
    addr: 0x58f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1424]
    addr: 0x590
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1425]
    addr: 0x591
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1426]
    addr: 0x592
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1427]
    addr: 0x593
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1428]
    addr: 0x594
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1429]
    addr: 0x595
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1430]
    addr: 0x596
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1431]
    addr: 0x597
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1432]
    addr: 0x598
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1433]
    addr: 0x599
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1434]
    addr: 0x59a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1435]
    addr: 0x59b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1436]
    addr: 0x59c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1437]
    addr: 0x59d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1438]
    addr: 0x59e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1439]
    addr: 0x59f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1440]
    addr: 0x5a0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1441]
    addr: 0x5a1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1442]
    addr: 0x5a2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1443]
    addr: 0x5a3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1444]
    addr: 0x5a4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1445]
    addr: 0x5a5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1446]
    addr: 0x5a6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1447]
    addr: 0x5a7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1448]
    addr: 0x5a8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1449]
    addr: 0x5a9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1450]
    addr: 0x5aa
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1451]
    addr: 0x5ab
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1452]
    addr: 0x5ac
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1453]
    addr: 0x5ad
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1454]
    addr: 0x5ae
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1455]
    addr: 0x5af
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1456]
    addr: 0x5b0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1457]
    addr: 0x5b1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1458]
    addr: 0x5b2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1459]
    addr: 0x5b3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1460]
    addr: 0x5b4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1461]
    addr: 0x5b5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1462]
    addr: 0x5b6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1463]
    addr: 0x5b7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1464]
    addr: 0x5b8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1465]
    addr: 0x5b9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1466]
    addr: 0x5ba
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1467]
    addr: 0x5bb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1468]
    addr: 0x5bc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1469]
    addr: 0x5bd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1470]
    addr: 0x5be
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1471]
    addr: 0x5bf
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1472]
    addr: 0x5c0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1473]
    addr: 0x5c1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1474]
    addr: 0x5c2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1475]
    addr: 0x5c3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1476]
    addr: 0x5c4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1477]
    addr: 0x5c5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1478]
    addr: 0x5c6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1479]
    addr: 0x5c7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1480]
    addr: 0x5c8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1481]
    addr: 0x5c9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1482]
    addr: 0x5ca
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1483]
    addr: 0x5cb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1484]
    addr: 0x5cc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1485]
    addr: 0x5cd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1486]
    addr: 0x5ce
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1487]
    addr: 0x5cf
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1488]
    addr: 0x5d0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1489]
    addr: 0x5d1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1490]
    addr: 0x5d2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1491]
    addr: 0x5d3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1492]
    addr: 0x5d4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1493]
    addr: 0x5d5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1494]
    addr: 0x5d6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1495]
    addr: 0x5d7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1496]
    addr: 0x5d8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1497]
    addr: 0x5d9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1498]
    addr: 0x5da
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1499]
    addr: 0x5db
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1500]
    addr: 0x5dc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1501]
    addr: 0x5dd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1502]
    addr: 0x5de
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1503]
    addr: 0x5df
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1504]
    addr: 0x5e0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1505]
    addr: 0x5e1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1506]
    addr: 0x5e2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1507]
    addr: 0x5e3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1508]
    addr: 0x5e4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1509]
    addr: 0x5e5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1510]
    addr: 0x5e6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1511]
    addr: 0x5e7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1512]
    addr: 0x5e8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1513]
    addr: 0x5e9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1514]
    addr: 0x5ea
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1515]
    addr: 0x5eb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1516]
    addr: 0x5ec
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1517]
    addr: 0x5ed
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1518]
    addr: 0x5ee
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1519]
    addr: 0x5ef
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1520]
    addr: 0x5f0
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1521]
    addr: 0x5f1
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1522]
    addr: 0x5f2
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1523]
    addr: 0x5f3
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1524]
    addr: 0x5f4
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1525]
    addr: 0x5f5
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1526]
    addr: 0x5f6
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1527]
    addr: 0x5f7
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1528]
    addr: 0x5f8
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1529]
    addr: 0x5f9
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1530]
    addr: 0x5fa
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1531]
    addr: 0x5fb
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1532]
    addr: 0x5fc
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1533]
    addr: 0x5fd
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1534]
    addr: 0x5fe
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1535]
    addr: 0x5ff
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1536]
    addr: 0x600
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1537]
    addr: 0x601
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1538]
    addr: 0x602
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1539]
    addr: 0x603
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1540]
    addr: 0x604
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1541]
    addr: 0x605
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1542]
    addr: 0x606
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1543]
    addr: 0x607
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1544]
    addr: 0x608
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1545]
    addr: 0x609
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1546]
    addr: 0x60a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1547]
    addr: 0x60b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1548]
    addr: 0x60c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1549]
    addr: 0x60d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1550]
    addr: 0x60e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1551]
    addr: 0x60f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1552]
    addr: 0x610
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1553]
    addr: 0x611
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1554]
    addr: 0x612
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1555]
    addr: 0x613
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1556]
    addr: 0x614
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1557]
    addr: 0x615
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1558]
    addr: 0x616
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1559]
    addr: 0x617
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1560]
    addr: 0x618
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1561]
    addr: 0x619
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1562]
    addr: 0x61a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1563]
    addr: 0x61b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1564]
    addr: 0x61c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1565]
    addr: 0x61d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1566]
    addr: 0x61e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1567]
    addr: 0x61f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1568]
    addr: 0x620
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1569]
    addr: 0x621
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1570]
    addr: 0x622
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1571]
    addr: 0x623
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1572]
    addr: 0x624
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1573]
    addr: 0x625
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1574]
    addr: 0x626
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1575]
    addr: 0x627
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1576]
    addr: 0x628
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1577]
    addr: 0x629
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1578]
    addr: 0x62a
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1579]
    addr: 0x62b
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1580]
    addr: 0x62c
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1581]
    addr: 0x62d
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1582]
    addr: 0x62e
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: C_MEM[1583]
    addr: 0x62f
    size_bits: 8
    description: Memory C
    fields: []
  - !Register
    name: IV_0
    addr: 0x630
    size_bits: 32
    description: IV block data
    fields:
    - !Field
      name: IV_0
      bit_offset: 0
      bit_width: 32
      description: Stores IV block data
      read_allowed: true
      write_allowed: true
  - !Register
    name: IV_1
    addr: 0x634
    size_bits: 32
    description: IV block data
    fields:
    - !Field
      name: IV_0
      bit_offset: 0
      bit_width: 32
      description: Stores IV block data
      read_allowed: true
      write_allowed: true
  - !Register
    name: IV_2
    addr: 0x638
    size_bits: 32
    description: IV block data
    fields:
    - !Field
      name: IV_0
      bit_offset: 0
      bit_width: 32
      description: Stores IV block data
      read_allowed: true
      write_allowed: true
  - !Register
    name: IV_3
    addr: 0x63c
    size_bits: 32
    description: IV block data
    fields:
    - !Field
      name: IV_0
      bit_offset: 0
      bit_width: 32
      description: Stores IV block data
      read_allowed: true
      write_allowed: true
  - !Register
    name: X_MEM[0]
    addr: 0x800
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[1]
    addr: 0x801
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[2]
    addr: 0x802
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[3]
    addr: 0x803
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[4]
    addr: 0x804
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[5]
    addr: 0x805
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[6]
    addr: 0x806
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[7]
    addr: 0x807
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[8]
    addr: 0x808
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[9]
    addr: 0x809
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[10]
    addr: 0x80a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[11]
    addr: 0x80b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[12]
    addr: 0x80c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[13]
    addr: 0x80d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[14]
    addr: 0x80e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[15]
    addr: 0x80f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[16]
    addr: 0x810
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[17]
    addr: 0x811
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[18]
    addr: 0x812
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[19]
    addr: 0x813
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[20]
    addr: 0x814
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[21]
    addr: 0x815
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[22]
    addr: 0x816
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[23]
    addr: 0x817
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[24]
    addr: 0x818
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[25]
    addr: 0x819
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[26]
    addr: 0x81a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[27]
    addr: 0x81b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[28]
    addr: 0x81c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[29]
    addr: 0x81d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[30]
    addr: 0x81e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[31]
    addr: 0x81f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[32]
    addr: 0x820
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[33]
    addr: 0x821
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[34]
    addr: 0x822
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[35]
    addr: 0x823
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[36]
    addr: 0x824
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[37]
    addr: 0x825
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[38]
    addr: 0x826
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[39]
    addr: 0x827
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[40]
    addr: 0x828
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[41]
    addr: 0x829
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[42]
    addr: 0x82a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[43]
    addr: 0x82b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[44]
    addr: 0x82c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[45]
    addr: 0x82d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[46]
    addr: 0x82e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[47]
    addr: 0x82f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[48]
    addr: 0x830
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[49]
    addr: 0x831
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[50]
    addr: 0x832
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[51]
    addr: 0x833
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[52]
    addr: 0x834
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[53]
    addr: 0x835
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[54]
    addr: 0x836
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[55]
    addr: 0x837
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[56]
    addr: 0x838
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[57]
    addr: 0x839
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[58]
    addr: 0x83a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[59]
    addr: 0x83b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[60]
    addr: 0x83c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[61]
    addr: 0x83d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[62]
    addr: 0x83e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[63]
    addr: 0x83f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[64]
    addr: 0x840
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[65]
    addr: 0x841
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[66]
    addr: 0x842
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[67]
    addr: 0x843
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[68]
    addr: 0x844
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[69]
    addr: 0x845
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[70]
    addr: 0x846
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[71]
    addr: 0x847
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[72]
    addr: 0x848
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[73]
    addr: 0x849
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[74]
    addr: 0x84a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[75]
    addr: 0x84b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[76]
    addr: 0x84c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[77]
    addr: 0x84d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[78]
    addr: 0x84e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[79]
    addr: 0x84f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[80]
    addr: 0x850
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[81]
    addr: 0x851
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[82]
    addr: 0x852
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[83]
    addr: 0x853
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[84]
    addr: 0x854
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[85]
    addr: 0x855
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[86]
    addr: 0x856
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[87]
    addr: 0x857
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[88]
    addr: 0x858
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[89]
    addr: 0x859
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[90]
    addr: 0x85a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[91]
    addr: 0x85b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[92]
    addr: 0x85c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[93]
    addr: 0x85d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[94]
    addr: 0x85e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[95]
    addr: 0x85f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[96]
    addr: 0x860
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[97]
    addr: 0x861
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[98]
    addr: 0x862
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[99]
    addr: 0x863
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[100]
    addr: 0x864
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[101]
    addr: 0x865
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[102]
    addr: 0x866
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[103]
    addr: 0x867
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[104]
    addr: 0x868
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[105]
    addr: 0x869
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[106]
    addr: 0x86a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[107]
    addr: 0x86b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[108]
    addr: 0x86c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[109]
    addr: 0x86d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[110]
    addr: 0x86e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[111]
    addr: 0x86f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[112]
    addr: 0x870
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[113]
    addr: 0x871
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[114]
    addr: 0x872
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[115]
    addr: 0x873
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[116]
    addr: 0x874
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[117]
    addr: 0x875
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[118]
    addr: 0x876
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[119]
    addr: 0x877
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[120]
    addr: 0x878
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[121]
    addr: 0x879
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[122]
    addr: 0x87a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[123]
    addr: 0x87b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[124]
    addr: 0x87c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[125]
    addr: 0x87d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[126]
    addr: 0x87e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[127]
    addr: 0x87f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[128]
    addr: 0x880
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[129]
    addr: 0x881
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[130]
    addr: 0x882
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[131]
    addr: 0x883
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[132]
    addr: 0x884
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[133]
    addr: 0x885
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[134]
    addr: 0x886
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[135]
    addr: 0x887
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[136]
    addr: 0x888
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[137]
    addr: 0x889
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[138]
    addr: 0x88a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[139]
    addr: 0x88b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[140]
    addr: 0x88c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[141]
    addr: 0x88d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[142]
    addr: 0x88e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[143]
    addr: 0x88f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[144]
    addr: 0x890
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[145]
    addr: 0x891
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[146]
    addr: 0x892
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[147]
    addr: 0x893
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[148]
    addr: 0x894
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[149]
    addr: 0x895
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[150]
    addr: 0x896
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[151]
    addr: 0x897
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[152]
    addr: 0x898
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[153]
    addr: 0x899
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[154]
    addr: 0x89a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[155]
    addr: 0x89b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[156]
    addr: 0x89c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[157]
    addr: 0x89d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[158]
    addr: 0x89e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[159]
    addr: 0x89f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[160]
    addr: 0x8a0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[161]
    addr: 0x8a1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[162]
    addr: 0x8a2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[163]
    addr: 0x8a3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[164]
    addr: 0x8a4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[165]
    addr: 0x8a5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[166]
    addr: 0x8a6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[167]
    addr: 0x8a7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[168]
    addr: 0x8a8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[169]
    addr: 0x8a9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[170]
    addr: 0x8aa
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[171]
    addr: 0x8ab
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[172]
    addr: 0x8ac
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[173]
    addr: 0x8ad
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[174]
    addr: 0x8ae
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[175]
    addr: 0x8af
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[176]
    addr: 0x8b0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[177]
    addr: 0x8b1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[178]
    addr: 0x8b2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[179]
    addr: 0x8b3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[180]
    addr: 0x8b4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[181]
    addr: 0x8b5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[182]
    addr: 0x8b6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[183]
    addr: 0x8b7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[184]
    addr: 0x8b8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[185]
    addr: 0x8b9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[186]
    addr: 0x8ba
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[187]
    addr: 0x8bb
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[188]
    addr: 0x8bc
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[189]
    addr: 0x8bd
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[190]
    addr: 0x8be
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[191]
    addr: 0x8bf
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[192]
    addr: 0x8c0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[193]
    addr: 0x8c1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[194]
    addr: 0x8c2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[195]
    addr: 0x8c3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[196]
    addr: 0x8c4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[197]
    addr: 0x8c5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[198]
    addr: 0x8c6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[199]
    addr: 0x8c7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[200]
    addr: 0x8c8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[201]
    addr: 0x8c9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[202]
    addr: 0x8ca
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[203]
    addr: 0x8cb
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[204]
    addr: 0x8cc
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[205]
    addr: 0x8cd
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[206]
    addr: 0x8ce
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[207]
    addr: 0x8cf
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[208]
    addr: 0x8d0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[209]
    addr: 0x8d1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[210]
    addr: 0x8d2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[211]
    addr: 0x8d3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[212]
    addr: 0x8d4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[213]
    addr: 0x8d5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[214]
    addr: 0x8d6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[215]
    addr: 0x8d7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[216]
    addr: 0x8d8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[217]
    addr: 0x8d9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[218]
    addr: 0x8da
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[219]
    addr: 0x8db
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[220]
    addr: 0x8dc
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[221]
    addr: 0x8dd
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[222]
    addr: 0x8de
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[223]
    addr: 0x8df
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[224]
    addr: 0x8e0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[225]
    addr: 0x8e1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[226]
    addr: 0x8e2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[227]
    addr: 0x8e3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[228]
    addr: 0x8e4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[229]
    addr: 0x8e5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[230]
    addr: 0x8e6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[231]
    addr: 0x8e7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[232]
    addr: 0x8e8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[233]
    addr: 0x8e9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[234]
    addr: 0x8ea
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[235]
    addr: 0x8eb
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[236]
    addr: 0x8ec
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[237]
    addr: 0x8ed
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[238]
    addr: 0x8ee
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[239]
    addr: 0x8ef
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[240]
    addr: 0x8f0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[241]
    addr: 0x8f1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[242]
    addr: 0x8f2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[243]
    addr: 0x8f3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[244]
    addr: 0x8f4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[245]
    addr: 0x8f5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[246]
    addr: 0x8f6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[247]
    addr: 0x8f7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[248]
    addr: 0x8f8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[249]
    addr: 0x8f9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[250]
    addr: 0x8fa
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[251]
    addr: 0x8fb
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[252]
    addr: 0x8fc
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[253]
    addr: 0x8fd
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[254]
    addr: 0x8fe
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[255]
    addr: 0x8ff
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[256]
    addr: 0x900
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[257]
    addr: 0x901
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[258]
    addr: 0x902
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[259]
    addr: 0x903
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[260]
    addr: 0x904
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[261]
    addr: 0x905
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[262]
    addr: 0x906
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[263]
    addr: 0x907
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[264]
    addr: 0x908
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[265]
    addr: 0x909
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[266]
    addr: 0x90a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[267]
    addr: 0x90b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[268]
    addr: 0x90c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[269]
    addr: 0x90d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[270]
    addr: 0x90e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[271]
    addr: 0x90f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[272]
    addr: 0x910
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[273]
    addr: 0x911
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[274]
    addr: 0x912
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[275]
    addr: 0x913
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[276]
    addr: 0x914
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[277]
    addr: 0x915
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[278]
    addr: 0x916
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[279]
    addr: 0x917
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[280]
    addr: 0x918
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[281]
    addr: 0x919
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[282]
    addr: 0x91a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[283]
    addr: 0x91b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[284]
    addr: 0x91c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[285]
    addr: 0x91d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[286]
    addr: 0x91e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[287]
    addr: 0x91f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[288]
    addr: 0x920
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[289]
    addr: 0x921
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[290]
    addr: 0x922
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[291]
    addr: 0x923
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[292]
    addr: 0x924
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[293]
    addr: 0x925
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[294]
    addr: 0x926
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[295]
    addr: 0x927
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[296]
    addr: 0x928
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[297]
    addr: 0x929
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[298]
    addr: 0x92a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[299]
    addr: 0x92b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[300]
    addr: 0x92c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[301]
    addr: 0x92d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[302]
    addr: 0x92e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[303]
    addr: 0x92f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[304]
    addr: 0x930
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[305]
    addr: 0x931
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[306]
    addr: 0x932
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[307]
    addr: 0x933
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[308]
    addr: 0x934
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[309]
    addr: 0x935
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[310]
    addr: 0x936
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[311]
    addr: 0x937
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[312]
    addr: 0x938
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[313]
    addr: 0x939
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[314]
    addr: 0x93a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[315]
    addr: 0x93b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[316]
    addr: 0x93c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[317]
    addr: 0x93d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[318]
    addr: 0x93e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[319]
    addr: 0x93f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[320]
    addr: 0x940
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[321]
    addr: 0x941
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[322]
    addr: 0x942
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[323]
    addr: 0x943
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[324]
    addr: 0x944
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[325]
    addr: 0x945
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[326]
    addr: 0x946
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[327]
    addr: 0x947
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[328]
    addr: 0x948
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[329]
    addr: 0x949
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[330]
    addr: 0x94a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[331]
    addr: 0x94b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[332]
    addr: 0x94c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[333]
    addr: 0x94d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[334]
    addr: 0x94e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[335]
    addr: 0x94f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[336]
    addr: 0x950
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[337]
    addr: 0x951
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[338]
    addr: 0x952
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[339]
    addr: 0x953
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[340]
    addr: 0x954
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[341]
    addr: 0x955
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[342]
    addr: 0x956
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[343]
    addr: 0x957
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[344]
    addr: 0x958
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[345]
    addr: 0x959
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[346]
    addr: 0x95a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[347]
    addr: 0x95b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[348]
    addr: 0x95c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[349]
    addr: 0x95d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[350]
    addr: 0x95e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[351]
    addr: 0x95f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[352]
    addr: 0x960
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[353]
    addr: 0x961
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[354]
    addr: 0x962
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[355]
    addr: 0x963
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[356]
    addr: 0x964
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[357]
    addr: 0x965
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[358]
    addr: 0x966
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[359]
    addr: 0x967
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[360]
    addr: 0x968
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[361]
    addr: 0x969
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[362]
    addr: 0x96a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[363]
    addr: 0x96b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[364]
    addr: 0x96c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[365]
    addr: 0x96d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[366]
    addr: 0x96e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[367]
    addr: 0x96f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[368]
    addr: 0x970
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[369]
    addr: 0x971
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[370]
    addr: 0x972
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[371]
    addr: 0x973
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[372]
    addr: 0x974
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[373]
    addr: 0x975
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[374]
    addr: 0x976
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[375]
    addr: 0x977
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[376]
    addr: 0x978
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[377]
    addr: 0x979
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[378]
    addr: 0x97a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[379]
    addr: 0x97b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[380]
    addr: 0x97c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[381]
    addr: 0x97d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[382]
    addr: 0x97e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[383]
    addr: 0x97f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[384]
    addr: 0x980
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[385]
    addr: 0x981
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[386]
    addr: 0x982
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[387]
    addr: 0x983
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[388]
    addr: 0x984
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[389]
    addr: 0x985
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[390]
    addr: 0x986
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[391]
    addr: 0x987
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[392]
    addr: 0x988
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[393]
    addr: 0x989
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[394]
    addr: 0x98a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[395]
    addr: 0x98b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[396]
    addr: 0x98c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[397]
    addr: 0x98d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[398]
    addr: 0x98e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[399]
    addr: 0x98f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[400]
    addr: 0x990
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[401]
    addr: 0x991
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[402]
    addr: 0x992
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[403]
    addr: 0x993
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[404]
    addr: 0x994
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[405]
    addr: 0x995
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[406]
    addr: 0x996
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[407]
    addr: 0x997
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[408]
    addr: 0x998
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[409]
    addr: 0x999
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[410]
    addr: 0x99a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[411]
    addr: 0x99b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[412]
    addr: 0x99c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[413]
    addr: 0x99d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[414]
    addr: 0x99e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[415]
    addr: 0x99f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[416]
    addr: 0x9a0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[417]
    addr: 0x9a1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[418]
    addr: 0x9a2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[419]
    addr: 0x9a3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[420]
    addr: 0x9a4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[421]
    addr: 0x9a5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[422]
    addr: 0x9a6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[423]
    addr: 0x9a7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[424]
    addr: 0x9a8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[425]
    addr: 0x9a9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[426]
    addr: 0x9aa
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[427]
    addr: 0x9ab
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[428]
    addr: 0x9ac
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[429]
    addr: 0x9ad
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[430]
    addr: 0x9ae
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[431]
    addr: 0x9af
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[432]
    addr: 0x9b0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[433]
    addr: 0x9b1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[434]
    addr: 0x9b2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[435]
    addr: 0x9b3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[436]
    addr: 0x9b4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[437]
    addr: 0x9b5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[438]
    addr: 0x9b6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[439]
    addr: 0x9b7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[440]
    addr: 0x9b8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[441]
    addr: 0x9b9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[442]
    addr: 0x9ba
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[443]
    addr: 0x9bb
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[444]
    addr: 0x9bc
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[445]
    addr: 0x9bd
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[446]
    addr: 0x9be
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[447]
    addr: 0x9bf
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[448]
    addr: 0x9c0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[449]
    addr: 0x9c1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[450]
    addr: 0x9c2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[451]
    addr: 0x9c3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[452]
    addr: 0x9c4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[453]
    addr: 0x9c5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[454]
    addr: 0x9c6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[455]
    addr: 0x9c7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[456]
    addr: 0x9c8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[457]
    addr: 0x9c9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[458]
    addr: 0x9ca
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[459]
    addr: 0x9cb
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[460]
    addr: 0x9cc
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[461]
    addr: 0x9cd
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[462]
    addr: 0x9ce
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[463]
    addr: 0x9cf
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[464]
    addr: 0x9d0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[465]
    addr: 0x9d1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[466]
    addr: 0x9d2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[467]
    addr: 0x9d3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[468]
    addr: 0x9d4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[469]
    addr: 0x9d5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[470]
    addr: 0x9d6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[471]
    addr: 0x9d7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[472]
    addr: 0x9d8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[473]
    addr: 0x9d9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[474]
    addr: 0x9da
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[475]
    addr: 0x9db
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[476]
    addr: 0x9dc
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[477]
    addr: 0x9dd
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[478]
    addr: 0x9de
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[479]
    addr: 0x9df
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[480]
    addr: 0x9e0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[481]
    addr: 0x9e1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[482]
    addr: 0x9e2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[483]
    addr: 0x9e3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[484]
    addr: 0x9e4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[485]
    addr: 0x9e5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[486]
    addr: 0x9e6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[487]
    addr: 0x9e7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[488]
    addr: 0x9e8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[489]
    addr: 0x9e9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[490]
    addr: 0x9ea
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[491]
    addr: 0x9eb
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[492]
    addr: 0x9ec
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[493]
    addr: 0x9ed
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[494]
    addr: 0x9ee
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[495]
    addr: 0x9ef
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[496]
    addr: 0x9f0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[497]
    addr: 0x9f1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[498]
    addr: 0x9f2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[499]
    addr: 0x9f3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[500]
    addr: 0x9f4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[501]
    addr: 0x9f5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[502]
    addr: 0x9f6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[503]
    addr: 0x9f7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[504]
    addr: 0x9f8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[505]
    addr: 0x9f9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[506]
    addr: 0x9fa
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[507]
    addr: 0x9fb
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[508]
    addr: 0x9fc
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[509]
    addr: 0x9fd
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[510]
    addr: 0x9fe
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[511]
    addr: 0x9ff
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: Z_MEM[0]
    addr: 0xa00
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[1]
    addr: 0xa01
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[2]
    addr: 0xa02
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[3]
    addr: 0xa03
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[4]
    addr: 0xa04
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[5]
    addr: 0xa05
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[6]
    addr: 0xa06
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[7]
    addr: 0xa07
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[8]
    addr: 0xa08
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[9]
    addr: 0xa09
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[10]
    addr: 0xa0a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[11]
    addr: 0xa0b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[12]
    addr: 0xa0c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[13]
    addr: 0xa0d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[14]
    addr: 0xa0e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[15]
    addr: 0xa0f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[16]
    addr: 0xa10
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[17]
    addr: 0xa11
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[18]
    addr: 0xa12
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[19]
    addr: 0xa13
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[20]
    addr: 0xa14
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[21]
    addr: 0xa15
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[22]
    addr: 0xa16
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[23]
    addr: 0xa17
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[24]
    addr: 0xa18
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[25]
    addr: 0xa19
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[26]
    addr: 0xa1a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[27]
    addr: 0xa1b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[28]
    addr: 0xa1c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[29]
    addr: 0xa1d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[30]
    addr: 0xa1e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[31]
    addr: 0xa1f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[32]
    addr: 0xa20
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[33]
    addr: 0xa21
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[34]
    addr: 0xa22
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[35]
    addr: 0xa23
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[36]
    addr: 0xa24
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[37]
    addr: 0xa25
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[38]
    addr: 0xa26
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[39]
    addr: 0xa27
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[40]
    addr: 0xa28
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[41]
    addr: 0xa29
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[42]
    addr: 0xa2a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[43]
    addr: 0xa2b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[44]
    addr: 0xa2c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[45]
    addr: 0xa2d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[46]
    addr: 0xa2e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[47]
    addr: 0xa2f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[48]
    addr: 0xa30
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[49]
    addr: 0xa31
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[50]
    addr: 0xa32
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[51]
    addr: 0xa33
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[52]
    addr: 0xa34
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[53]
    addr: 0xa35
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[54]
    addr: 0xa36
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[55]
    addr: 0xa37
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[56]
    addr: 0xa38
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[57]
    addr: 0xa39
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[58]
    addr: 0xa3a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[59]
    addr: 0xa3b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[60]
    addr: 0xa3c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[61]
    addr: 0xa3d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[62]
    addr: 0xa3e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[63]
    addr: 0xa3f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[64]
    addr: 0xa40
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[65]
    addr: 0xa41
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[66]
    addr: 0xa42
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[67]
    addr: 0xa43
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[68]
    addr: 0xa44
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[69]
    addr: 0xa45
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[70]
    addr: 0xa46
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[71]
    addr: 0xa47
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[72]
    addr: 0xa48
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[73]
    addr: 0xa49
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[74]
    addr: 0xa4a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[75]
    addr: 0xa4b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[76]
    addr: 0xa4c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[77]
    addr: 0xa4d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[78]
    addr: 0xa4e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[79]
    addr: 0xa4f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[80]
    addr: 0xa50
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[81]
    addr: 0xa51
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[82]
    addr: 0xa52
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[83]
    addr: 0xa53
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[84]
    addr: 0xa54
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[85]
    addr: 0xa55
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[86]
    addr: 0xa56
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[87]
    addr: 0xa57
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[88]
    addr: 0xa58
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[89]
    addr: 0xa59
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[90]
    addr: 0xa5a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[91]
    addr: 0xa5b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[92]
    addr: 0xa5c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[93]
    addr: 0xa5d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[94]
    addr: 0xa5e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[95]
    addr: 0xa5f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[96]
    addr: 0xa60
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[97]
    addr: 0xa61
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[98]
    addr: 0xa62
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[99]
    addr: 0xa63
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[100]
    addr: 0xa64
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[101]
    addr: 0xa65
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[102]
    addr: 0xa66
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[103]
    addr: 0xa67
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[104]
    addr: 0xa68
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[105]
    addr: 0xa69
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[106]
    addr: 0xa6a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[107]
    addr: 0xa6b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[108]
    addr: 0xa6c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[109]
    addr: 0xa6d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[110]
    addr: 0xa6e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[111]
    addr: 0xa6f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[112]
    addr: 0xa70
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[113]
    addr: 0xa71
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[114]
    addr: 0xa72
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[115]
    addr: 0xa73
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[116]
    addr: 0xa74
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[117]
    addr: 0xa75
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[118]
    addr: 0xa76
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[119]
    addr: 0xa77
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[120]
    addr: 0xa78
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[121]
    addr: 0xa79
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[122]
    addr: 0xa7a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[123]
    addr: 0xa7b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[124]
    addr: 0xa7c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[125]
    addr: 0xa7d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[126]
    addr: 0xa7e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[127]
    addr: 0xa7f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[128]
    addr: 0xa80
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[129]
    addr: 0xa81
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[130]
    addr: 0xa82
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[131]
    addr: 0xa83
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[132]
    addr: 0xa84
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[133]
    addr: 0xa85
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[134]
    addr: 0xa86
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[135]
    addr: 0xa87
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[136]
    addr: 0xa88
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[137]
    addr: 0xa89
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[138]
    addr: 0xa8a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[139]
    addr: 0xa8b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[140]
    addr: 0xa8c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[141]
    addr: 0xa8d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[142]
    addr: 0xa8e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[143]
    addr: 0xa8f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[144]
    addr: 0xa90
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[145]
    addr: 0xa91
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[146]
    addr: 0xa92
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[147]
    addr: 0xa93
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[148]
    addr: 0xa94
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[149]
    addr: 0xa95
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[150]
    addr: 0xa96
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[151]
    addr: 0xa97
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[152]
    addr: 0xa98
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[153]
    addr: 0xa99
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[154]
    addr: 0xa9a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[155]
    addr: 0xa9b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[156]
    addr: 0xa9c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[157]
    addr: 0xa9d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[158]
    addr: 0xa9e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[159]
    addr: 0xa9f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[160]
    addr: 0xaa0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[161]
    addr: 0xaa1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[162]
    addr: 0xaa2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[163]
    addr: 0xaa3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[164]
    addr: 0xaa4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[165]
    addr: 0xaa5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[166]
    addr: 0xaa6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[167]
    addr: 0xaa7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[168]
    addr: 0xaa8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[169]
    addr: 0xaa9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[170]
    addr: 0xaaa
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[171]
    addr: 0xaab
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[172]
    addr: 0xaac
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[173]
    addr: 0xaad
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[174]
    addr: 0xaae
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[175]
    addr: 0xaaf
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[176]
    addr: 0xab0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[177]
    addr: 0xab1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[178]
    addr: 0xab2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[179]
    addr: 0xab3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[180]
    addr: 0xab4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[181]
    addr: 0xab5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[182]
    addr: 0xab6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[183]
    addr: 0xab7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[184]
    addr: 0xab8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[185]
    addr: 0xab9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[186]
    addr: 0xaba
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[187]
    addr: 0xabb
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[188]
    addr: 0xabc
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[189]
    addr: 0xabd
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[190]
    addr: 0xabe
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[191]
    addr: 0xabf
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[192]
    addr: 0xac0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[193]
    addr: 0xac1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[194]
    addr: 0xac2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[195]
    addr: 0xac3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[196]
    addr: 0xac4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[197]
    addr: 0xac5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[198]
    addr: 0xac6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[199]
    addr: 0xac7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[200]
    addr: 0xac8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[201]
    addr: 0xac9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[202]
    addr: 0xaca
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[203]
    addr: 0xacb
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[204]
    addr: 0xacc
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[205]
    addr: 0xacd
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[206]
    addr: 0xace
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[207]
    addr: 0xacf
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[208]
    addr: 0xad0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[209]
    addr: 0xad1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[210]
    addr: 0xad2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[211]
    addr: 0xad3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[212]
    addr: 0xad4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[213]
    addr: 0xad5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[214]
    addr: 0xad6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[215]
    addr: 0xad7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[216]
    addr: 0xad8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[217]
    addr: 0xad9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[218]
    addr: 0xada
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[219]
    addr: 0xadb
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[220]
    addr: 0xadc
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[221]
    addr: 0xadd
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[222]
    addr: 0xade
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[223]
    addr: 0xadf
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[224]
    addr: 0xae0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[225]
    addr: 0xae1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[226]
    addr: 0xae2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[227]
    addr: 0xae3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[228]
    addr: 0xae4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[229]
    addr: 0xae5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[230]
    addr: 0xae6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[231]
    addr: 0xae7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[232]
    addr: 0xae8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[233]
    addr: 0xae9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[234]
    addr: 0xaea
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[235]
    addr: 0xaeb
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[236]
    addr: 0xaec
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[237]
    addr: 0xaed
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[238]
    addr: 0xaee
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[239]
    addr: 0xaef
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[240]
    addr: 0xaf0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[241]
    addr: 0xaf1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[242]
    addr: 0xaf2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[243]
    addr: 0xaf3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[244]
    addr: 0xaf4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[245]
    addr: 0xaf5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[246]
    addr: 0xaf6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[247]
    addr: 0xaf7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[248]
    addr: 0xaf8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[249]
    addr: 0xaf9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[250]
    addr: 0xafa
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[251]
    addr: 0xafb
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[252]
    addr: 0xafc
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[253]
    addr: 0xafd
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[254]
    addr: 0xafe
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[255]
    addr: 0xaff
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[256]
    addr: 0xb00
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[257]
    addr: 0xb01
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[258]
    addr: 0xb02
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[259]
    addr: 0xb03
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[260]
    addr: 0xb04
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[261]
    addr: 0xb05
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[262]
    addr: 0xb06
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[263]
    addr: 0xb07
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[264]
    addr: 0xb08
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[265]
    addr: 0xb09
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[266]
    addr: 0xb0a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[267]
    addr: 0xb0b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[268]
    addr: 0xb0c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[269]
    addr: 0xb0d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[270]
    addr: 0xb0e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[271]
    addr: 0xb0f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[272]
    addr: 0xb10
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[273]
    addr: 0xb11
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[274]
    addr: 0xb12
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[275]
    addr: 0xb13
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[276]
    addr: 0xb14
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[277]
    addr: 0xb15
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[278]
    addr: 0xb16
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[279]
    addr: 0xb17
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[280]
    addr: 0xb18
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[281]
    addr: 0xb19
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[282]
    addr: 0xb1a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[283]
    addr: 0xb1b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[284]
    addr: 0xb1c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[285]
    addr: 0xb1d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[286]
    addr: 0xb1e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[287]
    addr: 0xb1f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[288]
    addr: 0xb20
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[289]
    addr: 0xb21
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[290]
    addr: 0xb22
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[291]
    addr: 0xb23
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[292]
    addr: 0xb24
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[293]
    addr: 0xb25
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[294]
    addr: 0xb26
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[295]
    addr: 0xb27
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[296]
    addr: 0xb28
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[297]
    addr: 0xb29
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[298]
    addr: 0xb2a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[299]
    addr: 0xb2b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[300]
    addr: 0xb2c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[301]
    addr: 0xb2d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[302]
    addr: 0xb2e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[303]
    addr: 0xb2f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[304]
    addr: 0xb30
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[305]
    addr: 0xb31
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[306]
    addr: 0xb32
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[307]
    addr: 0xb33
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[308]
    addr: 0xb34
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[309]
    addr: 0xb35
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[310]
    addr: 0xb36
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[311]
    addr: 0xb37
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[312]
    addr: 0xb38
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[313]
    addr: 0xb39
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[314]
    addr: 0xb3a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[315]
    addr: 0xb3b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[316]
    addr: 0xb3c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[317]
    addr: 0xb3d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[318]
    addr: 0xb3e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[319]
    addr: 0xb3f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[320]
    addr: 0xb40
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[321]
    addr: 0xb41
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[322]
    addr: 0xb42
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[323]
    addr: 0xb43
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[324]
    addr: 0xb44
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[325]
    addr: 0xb45
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[326]
    addr: 0xb46
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[327]
    addr: 0xb47
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[328]
    addr: 0xb48
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[329]
    addr: 0xb49
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[330]
    addr: 0xb4a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[331]
    addr: 0xb4b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[332]
    addr: 0xb4c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[333]
    addr: 0xb4d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[334]
    addr: 0xb4e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[335]
    addr: 0xb4f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[336]
    addr: 0xb50
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[337]
    addr: 0xb51
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[338]
    addr: 0xb52
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[339]
    addr: 0xb53
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[340]
    addr: 0xb54
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[341]
    addr: 0xb55
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[342]
    addr: 0xb56
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[343]
    addr: 0xb57
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[344]
    addr: 0xb58
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[345]
    addr: 0xb59
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[346]
    addr: 0xb5a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[347]
    addr: 0xb5b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[348]
    addr: 0xb5c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[349]
    addr: 0xb5d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[350]
    addr: 0xb5e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[351]
    addr: 0xb5f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[352]
    addr: 0xb60
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[353]
    addr: 0xb61
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[354]
    addr: 0xb62
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[355]
    addr: 0xb63
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[356]
    addr: 0xb64
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[357]
    addr: 0xb65
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[358]
    addr: 0xb66
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[359]
    addr: 0xb67
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[360]
    addr: 0xb68
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[361]
    addr: 0xb69
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[362]
    addr: 0xb6a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[363]
    addr: 0xb6b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[364]
    addr: 0xb6c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[365]
    addr: 0xb6d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[366]
    addr: 0xb6e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[367]
    addr: 0xb6f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[368]
    addr: 0xb70
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[369]
    addr: 0xb71
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[370]
    addr: 0xb72
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[371]
    addr: 0xb73
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[372]
    addr: 0xb74
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[373]
    addr: 0xb75
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[374]
    addr: 0xb76
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[375]
    addr: 0xb77
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[376]
    addr: 0xb78
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[377]
    addr: 0xb79
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[378]
    addr: 0xb7a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[379]
    addr: 0xb7b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[380]
    addr: 0xb7c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[381]
    addr: 0xb7d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[382]
    addr: 0xb7e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[383]
    addr: 0xb7f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[384]
    addr: 0xb80
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[385]
    addr: 0xb81
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[386]
    addr: 0xb82
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[387]
    addr: 0xb83
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[388]
    addr: 0xb84
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[389]
    addr: 0xb85
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[390]
    addr: 0xb86
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[391]
    addr: 0xb87
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[392]
    addr: 0xb88
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[393]
    addr: 0xb89
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[394]
    addr: 0xb8a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[395]
    addr: 0xb8b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[396]
    addr: 0xb8c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[397]
    addr: 0xb8d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[398]
    addr: 0xb8e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[399]
    addr: 0xb8f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[400]
    addr: 0xb90
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[401]
    addr: 0xb91
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[402]
    addr: 0xb92
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[403]
    addr: 0xb93
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[404]
    addr: 0xb94
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[405]
    addr: 0xb95
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[406]
    addr: 0xb96
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[407]
    addr: 0xb97
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[408]
    addr: 0xb98
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[409]
    addr: 0xb99
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[410]
    addr: 0xb9a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[411]
    addr: 0xb9b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[412]
    addr: 0xb9c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[413]
    addr: 0xb9d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[414]
    addr: 0xb9e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[415]
    addr: 0xb9f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[416]
    addr: 0xba0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[417]
    addr: 0xba1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[418]
    addr: 0xba2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[419]
    addr: 0xba3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[420]
    addr: 0xba4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[421]
    addr: 0xba5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[422]
    addr: 0xba6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[423]
    addr: 0xba7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[424]
    addr: 0xba8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[425]
    addr: 0xba9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[426]
    addr: 0xbaa
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[427]
    addr: 0xbab
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[428]
    addr: 0xbac
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[429]
    addr: 0xbad
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[430]
    addr: 0xbae
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[431]
    addr: 0xbaf
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[432]
    addr: 0xbb0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[433]
    addr: 0xbb1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[434]
    addr: 0xbb2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[435]
    addr: 0xbb3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[436]
    addr: 0xbb4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[437]
    addr: 0xbb5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[438]
    addr: 0xbb6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[439]
    addr: 0xbb7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[440]
    addr: 0xbb8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[441]
    addr: 0xbb9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[442]
    addr: 0xbba
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[443]
    addr: 0xbbb
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[444]
    addr: 0xbbc
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[445]
    addr: 0xbbd
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[446]
    addr: 0xbbe
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[447]
    addr: 0xbbf
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[448]
    addr: 0xbc0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[449]
    addr: 0xbc1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[450]
    addr: 0xbc2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[451]
    addr: 0xbc3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[452]
    addr: 0xbc4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[453]
    addr: 0xbc5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[454]
    addr: 0xbc6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[455]
    addr: 0xbc7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[456]
    addr: 0xbc8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[457]
    addr: 0xbc9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[458]
    addr: 0xbca
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[459]
    addr: 0xbcb
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[460]
    addr: 0xbcc
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[461]
    addr: 0xbcd
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[462]
    addr: 0xbce
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[463]
    addr: 0xbcf
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[464]
    addr: 0xbd0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[465]
    addr: 0xbd1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[466]
    addr: 0xbd2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[467]
    addr: 0xbd3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[468]
    addr: 0xbd4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[469]
    addr: 0xbd5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[470]
    addr: 0xbd6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[471]
    addr: 0xbd7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[472]
    addr: 0xbd8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[473]
    addr: 0xbd9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[474]
    addr: 0xbda
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[475]
    addr: 0xbdb
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[476]
    addr: 0xbdc
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[477]
    addr: 0xbdd
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[478]
    addr: 0xbde
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[479]
    addr: 0xbdf
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[480]
    addr: 0xbe0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[481]
    addr: 0xbe1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[482]
    addr: 0xbe2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[483]
    addr: 0xbe3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[484]
    addr: 0xbe4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[485]
    addr: 0xbe5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[486]
    addr: 0xbe6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[487]
    addr: 0xbe7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[488]
    addr: 0xbe8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[489]
    addr: 0xbe9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[490]
    addr: 0xbea
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[491]
    addr: 0xbeb
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[492]
    addr: 0xbec
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[493]
    addr: 0xbed
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[494]
    addr: 0xbee
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[495]
    addr: 0xbef
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[496]
    addr: 0xbf0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[497]
    addr: 0xbf1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[498]
    addr: 0xbf2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[499]
    addr: 0xbf3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[500]
    addr: 0xbf4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[501]
    addr: 0xbf5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[502]
    addr: 0xbf6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[503]
    addr: 0xbf7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[504]
    addr: 0xbf8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[505]
    addr: 0xbf9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[506]
    addr: 0xbfa
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[507]
    addr: 0xbfb
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[508]
    addr: 0xbfc
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[509]
    addr: 0xbfd
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[510]
    addr: 0xbfe
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[511]
    addr: 0xbff
    size_bits: 8
    description: Memory Z
    fields: []
- !Module
  name: EFUSE
  description: eFuse Controller
  base_addr: 0x60007000
  size: 0x1cc
  registers:
  - !Register
    name: PGM_DATA0
    addr: 0x0
    size_bits: 32
    description: Register 0 that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_0
      bit_offset: 0
      bit_width: 32
      description: The content of the 0th 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_DATA1
    addr: 0x4
    size_bits: 32
    description: Register 1 that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_1
      bit_offset: 0
      bit_width: 32
      description: The content of the 1st 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_DATA2
    addr: 0x8
    size_bits: 32
    description: Register 2 that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_2
      bit_offset: 0
      bit_width: 32
      description: The content of the 2nd 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_DATA3
    addr: 0xc
    size_bits: 32
    description: Register 3 that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_3
      bit_offset: 0
      bit_width: 32
      description: The content of the 3rd 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_DATA4
    addr: 0x10
    size_bits: 32
    description: Register 4 that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_4
      bit_offset: 0
      bit_width: 32
      description: The content of the 4th 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_DATA5
    addr: 0x14
    size_bits: 32
    description: Register 5 that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_5
      bit_offset: 0
      bit_width: 32
      description: The content of the 5th 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_DATA6
    addr: 0x18
    size_bits: 32
    description: Register 6 that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_6
      bit_offset: 0
      bit_width: 32
      description: The content of the 6th 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_DATA7
    addr: 0x1c
    size_bits: 32
    description: Register 7 that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_7
      bit_offset: 0
      bit_width: 32
      description: The content of the 7th 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_CHECK_VALUE0
    addr: 0x20
    size_bits: 32
    description: Register 0 that stores the RS code to be programmed.
    fields:
    - !Field
      name: PGM_RS_DATA_0
      bit_offset: 0
      bit_width: 32
      description: The content of the 0th 32-bit RS code to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_CHECK_VALUE1
    addr: 0x24
    size_bits: 32
    description: Register 1 that stores the RS code to be programmed.
    fields:
    - !Field
      name: PGM_RS_DATA_1
      bit_offset: 0
      bit_width: 32
      description: The content of the 1st 32-bit RS code to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_CHECK_VALUE2
    addr: 0x28
    size_bits: 32
    description: Register 2 that stores the RS code to be programmed.
    fields:
    - !Field
      name: PGM_RS_DATA_2
      bit_offset: 0
      bit_width: 32
      description: The content of the 2nd 32-bit RS code to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RD_WR_DIS
    addr: 0x2c
    size_bits: 32
    description: BLOCK0 data register 0.
    fields:
    - !Field
      name: WR_DIS
      bit_offset: 0
      bit_width: 32
      description: Disable programming of individual eFuses.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_DATA0
    addr: 0x30
    size_bits: 32
    description: BLOCK0 data register 1.
    fields:
    - !Field
      name: RD_DIS
      bit_offset: 0
      bit_width: 7
      description: Set this bit to disable reading from BlOCK4-10.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_RTC_RAM_BOOT
      bit_offset: 7
      bit_width: 1
      description: Set this bit to disable boot from RTC RAM.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_ICACHE
      bit_offset: 8
      bit_width: 1
      description: Set this bit to disable Icache.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_DCACHE
      bit_offset: 9
      bit_width: 1
      description: Set this bit to disable Dcache.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_DOWNLOAD_ICACHE
      bit_offset: 10
      bit_width: 1
      description: Set this bit to disable Icache in download mode (boot_mode[3:0]
        is 0, 1, 2, 3, 6, 7).
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_DOWNLOAD_DCACHE
      bit_offset: 11
      bit_width: 1
      description: Set this bit to disable Dcache in download mode ( boot_mode[3:0]
        is 0, 1, 2, 3, 6, 7).
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_FORCE_DOWNLOAD
      bit_offset: 12
      bit_width: 1
      description: Set this bit to disable the function that forces chip into download
        mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_USB
      bit_offset: 13
      bit_width: 1
      description: Set this bit to disable USB function.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_CAN
      bit_offset: 14
      bit_width: 1
      description: Set this bit to disable CAN function.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_APP_CPU
      bit_offset: 15
      bit_width: 1
      description: Disable app cpu.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SOFT_DIS_JTAG
      bit_offset: 16
      bit_width: 3
      description: Set these bits to disable JTAG in the soft way (odd number 1 means
        disable ). JTAG can be enabled in HMAC module.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_PAD_JTAG
      bit_offset: 19
      bit_width: 1
      description: Set this bit to disable JTAG in the hard way. JTAG is disabled
        permanently.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_DOWNLOAD_MANUAL_ENCRYPT
      bit_offset: 20
      bit_width: 1
      description: Set this bit to disable flash encryption when in download boot
        modes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_DREFH
      bit_offset: 21
      bit_width: 2
      description: Controls single-end input threshold vrefh, 1.76 V to 2 V with step
        of 80 mV, stored in eFuse.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_DREFL
      bit_offset: 23
      bit_width: 2
      description: Controls single-end input threshold vrefl, 0.8 V to 1.04 V with
        step of 80 mV, stored in eFuse.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_EXCHG_PINS
      bit_offset: 25
      bit_width: 1
      description: Set this bit to exchange USB D+ and D- pins.
      read_allowed: true
      write_allowed: false
    - !Field
      name: EXT_PHY_ENABLE
      bit_offset: 26
      bit_width: 1
      description: Set this bit to enable external PHY.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BTLC_GPIO_ENABLE
      bit_offset: 27
      bit_width: 2
      description: Bluetooth GPIO signal output security level control.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_MODECURLIM
      bit_offset: 29
      bit_width: 1
      description: SPI regulator switches current limit mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_DREFH
      bit_offset: 30
      bit_width: 2
      description: SPI regulator high voltage reference.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_DATA1
    addr: 0x34
    size_bits: 32
    description: BLOCK0 data register 2.
    fields:
    - !Field
      name: VDD_SPI_DREFM
      bit_offset: 0
      bit_width: 2
      description: SPI regulator medium voltage reference.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_DREFL
      bit_offset: 2
      bit_width: 2
      description: SPI regulator low voltage reference.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_XPD
      bit_offset: 4
      bit_width: 1
      description: SPI regulator power up signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_TIEH
      bit_offset: 5
      bit_width: 1
      description: SPI regulator output is short connected to VDD3P3_RTC_IO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_FORCE
      bit_offset: 6
      bit_width: 1
      description: Set this bit and force to use the configuration of eFuse to configure
        VDD_SPI.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_EN_INIT
      bit_offset: 7
      bit_width: 1
      description: Set SPI regulator to 0 to configure init[1:0]=0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_ENCURLIM
      bit_offset: 8
      bit_width: 1
      description: Set SPI regulator to 1 to enable output current limit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_DCURLIM
      bit_offset: 9
      bit_width: 3
      description: Tunes the current limit threshold of SPI regulator when tieh=0,
        about 800 mA/(8+d).
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_INIT
      bit_offset: 12
      bit_width: 2
      description: 'Adds resistor from LDO output to ground. 0: no resistance 1: 6
        K 2: 4 K 3: 2 K.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_DCAP
      bit_offset: 14
      bit_width: 2
      description: Prevents SPI regulator from overshoot.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_DELAY_SEL
      bit_offset: 16
      bit_width: 2
      description: 'Selects RTC watchdog timeout threshold, in unit of slow clock
        cycle. 0: 40000. 1: 80000. 2: 160000. 3:320000.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SPI_BOOT_CRYPT_CNT
      bit_offset: 18
      bit_width: 3
      description: 'Set this bit to enable SPI boot encrypt/decrypt. Odd number of
        1: enable. even number of 1: disable.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_KEY_REVOKE0
      bit_offset: 21
      bit_width: 1
      description: Set this bit to enable revoking first secure boot key.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_KEY_REVOKE1
      bit_offset: 22
      bit_width: 1
      description: Set this bit to enable revoking second secure boot key.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_KEY_REVOKE2
      bit_offset: 23
      bit_width: 1
      description: Set this bit to enable revoking third secure boot key.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_0
      bit_offset: 24
      bit_width: 4
      description: Purpose of Key0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_1
      bit_offset: 28
      bit_width: 4
      description: Purpose of Key1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_DATA2
    addr: 0x38
    size_bits: 32
    description: BLOCK0 data register 3.
    fields:
    - !Field
      name: KEY_PURPOSE_2
      bit_offset: 0
      bit_width: 4
      description: Purpose of Key2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_3
      bit_offset: 4
      bit_width: 4
      description: Purpose of Key3.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_4
      bit_offset: 8
      bit_width: 4
      description: Purpose of Key4.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_5
      bit_offset: 12
      bit_width: 4
      description: Purpose of Key5.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RPT4_RESERVED0
      bit_offset: 16
      bit_width: 4
      description: Reserved (used for four backups method).
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_EN
      bit_offset: 20
      bit_width: 1
      description: Set this bit to enable secure boot.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_AGGRESSIVE_REVOKE
      bit_offset: 21
      bit_width: 1
      description: Set this bit to enable revoking aggressive secure boot.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_USB_JTAG
      bit_offset: 22
      bit_width: 1
      description: Set this bit to disable function of usb switch to jtag in module
        of usb device.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_USB_DEVICE
      bit_offset: 23
      bit_width: 1
      description: Set this bit to disable usb device.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STRAP_JTAG_SEL
      bit_offset: 24
      bit_width: 1
      description: Set this bit to enable selection between usb_to_jtag and pad_to_jtag
        through strapping gpio10 when both reg_dis_usb_jtag and reg_dis_pad_jtag are
        equal to 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_PHY_SEL
      bit_offset: 25
      bit_width: 1
      description: 'This bit is used to switch internal PHY and external PHY for USB
        OTG and USB Device. 0: internal PHY is assigned to USB Device while external
        PHY is assigned to USB OTG. 1: internal PHY is assigned to USB OTG while external
        PHY is assigned to USB Device.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: POWER_GLITCH_DSENSE
      bit_offset: 26
      bit_width: 2
      description: Sample delay configuration of power glitch.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_TPUW
      bit_offset: 28
      bit_width: 4
      description: Configures flash waiting time after power-up, in unit of ms. If
        the value is less than 15, the waiting time is the configurable value.  Otherwise,
        the waiting time is twice the configurable value.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_DATA3
    addr: 0x3c
    size_bits: 32
    description: BLOCK0 data register 4.
    fields:
    - !Field
      name: DIS_DOWNLOAD_MODE
      bit_offset: 0
      bit_width: 1
      description: Set this bit to disable download mode (boot_mode[3:0] = 0, 1, 2,
        3, 6, 7).
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_LEGACY_SPI_BOOT
      bit_offset: 1
      bit_width: 1
      description: Set this bit to disable Legacy SPI boot mode (boot_mode[3:0] =
        4).
      read_allowed: true
      write_allowed: false
    - !Field
      name: UART_PRINT_CHANNEL
      bit_offset: 2
      bit_width: 1
      description: 'Selectes the default UART print channel. 0: UART0. 1: UART1.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_ECC_MODE
      bit_offset: 3
      bit_width: 1
      description: 'Set ECC mode in ROM, 0: ROM would Enable Flash ECC 16to18 byte
        mode. 1:ROM would use 16to17 byte mode.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_USB_DOWNLOAD_MODE
      bit_offset: 4
      bit_width: 1
      description: Set this bit to disable UART download mode through USB.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENABLE_SECURITY_DOWNLOAD
      bit_offset: 5
      bit_width: 1
      description: Set this bit to enable secure UART download mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: UART_PRINT_CONTROL
      bit_offset: 6
      bit_width: 2
      description: 'Set the default UARTboot message output mode. 00: Enabled. 01:
        Enabled when GPIO8 is low at reset. 10: Enabled when GPIO8 is high at reset.
        11:disabled.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: PIN_POWER_SELECTION
      bit_offset: 8
      bit_width: 1
      description: 'GPIO33-GPIO37 power supply selection in ROM code. 0: VDD3P3_CPU.
        1: VDD_SPI.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_TYPE
      bit_offset: 9
      bit_width: 1
      description: 'Set the maximum lines of SPI flash. 0: four lines. 1: eight lines.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_PAGE_SIZE
      bit_offset: 10
      bit_width: 2
      description: Set Flash page size.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_ECC_EN
      bit_offset: 12
      bit_width: 1
      description: Set 1 to enable ECC for flash boot.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FORCE_SEND_RESUME
      bit_offset: 13
      bit_width: 1
      description: Set this bit to force ROM code to send a resume command during
        SPI boot.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_VERSION
      bit_offset: 14
      bit_width: 16
      description: Secure version (used by ESP-IDF anti-rollback feature).
      read_allowed: true
      write_allowed: false
    - !Field
      name: POWERGLITCH_EN
      bit_offset: 30
      bit_width: 1
      description: Set this bit to enable power glitch function.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RPT4_RESERVED1
      bit_offset: 31
      bit_width: 1
      description: Reserved (used for four backups method).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_DATA4
    addr: 0x40
    size_bits: 32
    description: BLOCK0 data register 5.
    fields:
    - !Field
      name: RPT4_RESERVED2
      bit_offset: 0
      bit_width: 24
      description: Reserved (used for four backups method).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_MAC_SPI_SYS_0
    addr: 0x44
    size_bits: 32
    description: BLOCK1 data register 0.
    fields:
    - !Field
      name: MAC_0
      bit_offset: 0
      bit_width: 32
      description: Stores the low 32 bits of MAC address.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_MAC_SPI_SYS_1
    addr: 0x48
    size_bits: 32
    description: BLOCK1 data register 1.
    fields:
    - !Field
      name: MAC_1
      bit_offset: 0
      bit_width: 16
      description: Stores the high 16 bits of MAC address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SPI_PAD_CONF_0
      bit_offset: 16
      bit_width: 16
      description: Stores the zeroth part of SPI_PAD_CONF.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_MAC_SPI_SYS_2
    addr: 0x4c
    size_bits: 32
    description: BLOCK1 data register 2.
    fields:
    - !Field
      name: SPI_PAD_CONF_1
      bit_offset: 0
      bit_width: 32
      description: Stores the first part of SPI_PAD_CONF.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_MAC_SPI_SYS_3
    addr: 0x50
    size_bits: 32
    description: BLOCK1 data register 3.
    fields:
    - !Field
      name: SPI_PAD_CONF_2
      bit_offset: 0
      bit_width: 18
      description: Stores the second part of SPI_PAD_CONF.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SYS_DATA_PART0_0
      bit_offset: 18
      bit_width: 14
      description: Stores the fist 14 bits of the zeroth part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_MAC_SPI_SYS_4
    addr: 0x54
    size_bits: 32
    description: BLOCK1 data register 4.
    fields:
    - !Field
      name: SYS_DATA_PART0_1
      bit_offset: 0
      bit_width: 32
      description: Stores the fist 32 bits of the zeroth part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_MAC_SPI_SYS_5
    addr: 0x58
    size_bits: 32
    description: BLOCK1 data register 5.
    fields:
    - !Field
      name: SYS_DATA_PART0_2
      bit_offset: 0
      bit_width: 32
      description: Stores the second 32 bits of the zeroth part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART1_DATA0
    addr: 0x5c
    size_bits: 32
    description: Register 0 of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_0
      bit_offset: 0
      bit_width: 32
      description: Stores the zeroth 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART1_DATA1
    addr: 0x60
    size_bits: 32
    description: Register 1 of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_1
      bit_offset: 0
      bit_width: 32
      description: Stores the first 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART1_DATA2
    addr: 0x64
    size_bits: 32
    description: Register 2 of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_2
      bit_offset: 0
      bit_width: 32
      description: Stores the second 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART1_DATA3
    addr: 0x68
    size_bits: 32
    description: Register 3 of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_3
      bit_offset: 0
      bit_width: 32
      description: Stores the third 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART1_DATA4
    addr: 0x6c
    size_bits: 32
    description: Register 4 of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_4
      bit_offset: 0
      bit_width: 32
      description: Stores the fourth 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART1_DATA5
    addr: 0x70
    size_bits: 32
    description: Register 5 of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_5
      bit_offset: 0
      bit_width: 32
      description: Stores the fifth 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART1_DATA6
    addr: 0x74
    size_bits: 32
    description: Register 6 of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_6
      bit_offset: 0
      bit_width: 32
      description: Stores the sixth 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART1_DATA7
    addr: 0x78
    size_bits: 32
    description: Register 7 of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_7
      bit_offset: 0
      bit_width: 32
      description: Stores the seventh 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA0
    addr: 0x7c
    size_bits: 32
    description: Register 0 of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the zeroth 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA1
    addr: 0x80
    size_bits: 32
    description: Register 1 of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA1
      bit_offset: 0
      bit_width: 32
      description: Stores the first 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA2
    addr: 0x84
    size_bits: 32
    description: Register 2 of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA2
      bit_offset: 0
      bit_width: 32
      description: Stores the second 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA3
    addr: 0x88
    size_bits: 32
    description: Register 3 of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA3
      bit_offset: 0
      bit_width: 32
      description: Stores the third 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA4
    addr: 0x8c
    size_bits: 32
    description: Register 4 of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA4
      bit_offset: 0
      bit_width: 32
      description: Stores the fourth 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA5
    addr: 0x90
    size_bits: 32
    description: Register 5 of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA5
      bit_offset: 0
      bit_width: 32
      description: Stores the fifth 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA6
    addr: 0x94
    size_bits: 32
    description: Register 6 of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA6
      bit_offset: 0
      bit_width: 32
      description: Stores the sixth 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA7
    addr: 0x98
    size_bits: 32
    description: Register 7 of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA7
      bit_offset: 0
      bit_width: 32
      description: Stores the seventh 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA0
    addr: 0x9c
    size_bits: 32
    description: Register 0 of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the zeroth 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA1
    addr: 0xa0
    size_bits: 32
    description: Register 1 of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA1
      bit_offset: 0
      bit_width: 32
      description: Stores the first 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA2
    addr: 0xa4
    size_bits: 32
    description: Register 2 of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA2
      bit_offset: 0
      bit_width: 32
      description: Stores the second 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA3
    addr: 0xa8
    size_bits: 32
    description: Register 3 of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA3
      bit_offset: 0
      bit_width: 32
      description: Stores the third 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA4
    addr: 0xac
    size_bits: 32
    description: Register 4 of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA4
      bit_offset: 0
      bit_width: 32
      description: Stores the fourth 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA5
    addr: 0xb0
    size_bits: 32
    description: Register 5 of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA5
      bit_offset: 0
      bit_width: 32
      description: Stores the fifth 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA6
    addr: 0xb4
    size_bits: 32
    description: Register 6 of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA6
      bit_offset: 0
      bit_width: 32
      description: Stores the sixth 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA7
    addr: 0xb8
    size_bits: 32
    description: Register 7 of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA7
      bit_offset: 0
      bit_width: 32
      description: Stores the seventh 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA0
    addr: 0xbc
    size_bits: 32
    description: Register 0 of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the zeroth 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA1
    addr: 0xc0
    size_bits: 32
    description: Register 1 of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA1
      bit_offset: 0
      bit_width: 32
      description: Stores the first 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA2
    addr: 0xc4
    size_bits: 32
    description: Register 2 of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA2
      bit_offset: 0
      bit_width: 32
      description: Stores the second 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA3
    addr: 0xc8
    size_bits: 32
    description: Register 3 of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA3
      bit_offset: 0
      bit_width: 32
      description: Stores the third 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA4
    addr: 0xcc
    size_bits: 32
    description: Register 4 of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA4
      bit_offset: 0
      bit_width: 32
      description: Stores the fourth 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA5
    addr: 0xd0
    size_bits: 32
    description: Register 5 of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA5
      bit_offset: 0
      bit_width: 32
      description: Stores the fifth 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA6
    addr: 0xd4
    size_bits: 32
    description: Register 6 of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA6
      bit_offset: 0
      bit_width: 32
      description: Stores the sixth 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA7
    addr: 0xd8
    size_bits: 32
    description: Register 7 of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA7
      bit_offset: 0
      bit_width: 32
      description: Stores the seventh 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA0
    addr: 0xdc
    size_bits: 32
    description: Register 0 of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the zeroth 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA1
    addr: 0xe0
    size_bits: 32
    description: Register 1 of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA1
      bit_offset: 0
      bit_width: 32
      description: Stores the first 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA2
    addr: 0xe4
    size_bits: 32
    description: Register 2 of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA2
      bit_offset: 0
      bit_width: 32
      description: Stores the second 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA3
    addr: 0xe8
    size_bits: 32
    description: Register 3 of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA3
      bit_offset: 0
      bit_width: 32
      description: Stores the third 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA4
    addr: 0xec
    size_bits: 32
    description: Register 4 of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA4
      bit_offset: 0
      bit_width: 32
      description: Stores the fourth 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA5
    addr: 0xf0
    size_bits: 32
    description: Register 5 of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA5
      bit_offset: 0
      bit_width: 32
      description: Stores the fifth 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA6
    addr: 0xf4
    size_bits: 32
    description: Register 6 of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA6
      bit_offset: 0
      bit_width: 32
      description: Stores the sixth 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA7
    addr: 0xf8
    size_bits: 32
    description: Register 7 of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA7
      bit_offset: 0
      bit_width: 32
      description: Stores the seventh 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA0
    addr: 0xfc
    size_bits: 32
    description: Register 0 of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the zeroth 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA1
    addr: 0x100
    size_bits: 32
    description: Register 1 of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA1
      bit_offset: 0
      bit_width: 32
      description: Stores the first 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA2
    addr: 0x104
    size_bits: 32
    description: Register 2 of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA2
      bit_offset: 0
      bit_width: 32
      description: Stores the second 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA3
    addr: 0x108
    size_bits: 32
    description: Register 3 of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA3
      bit_offset: 0
      bit_width: 32
      description: Stores the third 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA4
    addr: 0x10c
    size_bits: 32
    description: Register 4 of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA4
      bit_offset: 0
      bit_width: 32
      description: Stores the fourth 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA5
    addr: 0x110
    size_bits: 32
    description: Register 5 of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA5
      bit_offset: 0
      bit_width: 32
      description: Stores the fifth 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA6
    addr: 0x114
    size_bits: 32
    description: Register 6 of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA6
      bit_offset: 0
      bit_width: 32
      description: Stores the sixth 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA7
    addr: 0x118
    size_bits: 32
    description: Register 7 of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA7
      bit_offset: 0
      bit_width: 32
      description: Stores the seventh 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA0
    addr: 0x11c
    size_bits: 32
    description: Register 0 of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the zeroth 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA1
    addr: 0x120
    size_bits: 32
    description: Register 1 of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA1
      bit_offset: 0
      bit_width: 32
      description: Stores the first 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA2
    addr: 0x124
    size_bits: 32
    description: Register 2 of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA2
      bit_offset: 0
      bit_width: 32
      description: Stores the second 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA3
    addr: 0x128
    size_bits: 32
    description: Register 3 of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA3
      bit_offset: 0
      bit_width: 32
      description: Stores the third 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA4
    addr: 0x12c
    size_bits: 32
    description: Register 4 of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA4
      bit_offset: 0
      bit_width: 32
      description: Stores the fourth 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA5
    addr: 0x130
    size_bits: 32
    description: Register 5 of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA5
      bit_offset: 0
      bit_width: 32
      description: Stores the fifth 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA6
    addr: 0x134
    size_bits: 32
    description: Register 6 of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA6
      bit_offset: 0
      bit_width: 32
      description: Stores the sixth 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA7
    addr: 0x138
    size_bits: 32
    description: Register 7 of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA7
      bit_offset: 0
      bit_width: 32
      description: Stores the seventh 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA0
    addr: 0x13c
    size_bits: 32
    description: Register 0 of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the zeroth 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA1
    addr: 0x140
    size_bits: 32
    description: Register 1 of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA1
      bit_offset: 0
      bit_width: 32
      description: Stores the first 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA2
    addr: 0x144
    size_bits: 32
    description: Register 2 of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA2
      bit_offset: 0
      bit_width: 32
      description: Stores the second 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA3
    addr: 0x148
    size_bits: 32
    description: Register 3 of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA3
      bit_offset: 0
      bit_width: 32
      description: Stores the third 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA4
    addr: 0x14c
    size_bits: 32
    description: Register 4 of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA4
      bit_offset: 0
      bit_width: 32
      description: Stores the fourth 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA5
    addr: 0x150
    size_bits: 32
    description: Register 5 of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA5
      bit_offset: 0
      bit_width: 32
      description: Stores the fifth 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA6
    addr: 0x154
    size_bits: 32
    description: Register 6 of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA6
      bit_offset: 0
      bit_width: 32
      description: Stores the sixth 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA7
    addr: 0x158
    size_bits: 32
    description: Register 7 of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA7
      bit_offset: 0
      bit_width: 32
      description: Stores the seventh 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART2_DATA0
    addr: 0x15c
    size_bits: 32
    description: Register 0 of BLOCK10 (system).
    fields:
    - !Field
      name: SYS_DATA_PART2_0
      bit_offset: 0
      bit_width: 32
      description: Stores the 0th 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART2_DATA1
    addr: 0x160
    size_bits: 32
    description: Register 1 of BLOCK9 (KEY5).
    fields:
    - !Field
      name: SYS_DATA_PART2_1
      bit_offset: 0
      bit_width: 32
      description: Stores the 1st 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART2_DATA2
    addr: 0x164
    size_bits: 32
    description: Register 2 of BLOCK10 (system).
    fields:
    - !Field
      name: SYS_DATA_PART2_2
      bit_offset: 0
      bit_width: 32
      description: Stores the 2nd 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART2_DATA3
    addr: 0x168
    size_bits: 32
    description: Register 3 of BLOCK10 (system).
    fields:
    - !Field
      name: SYS_DATA_PART2_3
      bit_offset: 0
      bit_width: 32
      description: Stores the 3rd 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART2_DATA4
    addr: 0x16c
    size_bits: 32
    description: Register 4 of BLOCK10 (system).
    fields:
    - !Field
      name: SYS_DATA_PART2_4
      bit_offset: 0
      bit_width: 32
      description: Stores the 4th 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART2_DATA5
    addr: 0x170
    size_bits: 32
    description: Register 5 of BLOCK10 (system).
    fields:
    - !Field
      name: SYS_DATA_PART2_5
      bit_offset: 0
      bit_width: 32
      description: Stores the 5th 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART2_DATA6
    addr: 0x174
    size_bits: 32
    description: Register 6 of BLOCK10 (system).
    fields:
    - !Field
      name: SYS_DATA_PART2_6
      bit_offset: 0
      bit_width: 32
      description: Stores the 6th 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART2_DATA7
    addr: 0x178
    size_bits: 32
    description: Register 7 of BLOCK10 (system).
    fields:
    - !Field
      name: SYS_DATA_PART2_7
      bit_offset: 0
      bit_width: 32
      description: Stores the 7th 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_ERR0
    addr: 0x17c
    size_bits: 32
    description: Programming error record register 0 of BLOCK0.
    fields:
    - !Field
      name: RD_DIS_ERR
      bit_offset: 0
      bit_width: 7
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_RTC_RAM_BOOT_ERR
      bit_offset: 7
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_ICACHE_ERR
      bit_offset: 8
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_DCACHE_ERR
      bit_offset: 9
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_DOWNLOAD_ICACHE_ERR
      bit_offset: 10
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_DOWNLOAD_DCACHE_ERR
      bit_offset: 11
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_FORCE_DOWNLOAD_ERR
      bit_offset: 12
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_USB_ERR
      bit_offset: 13
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_CAN_ERR
      bit_offset: 14
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_APP_CPU_ERR
      bit_offset: 15
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SOFT_DIS_JTAG_ERR
      bit_offset: 16
      bit_width: 3
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_PAD_JTAG_ERR
      bit_offset: 19
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR
      bit_offset: 20
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_DREFH_ERR
      bit_offset: 21
      bit_width: 2
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_DREFL_ERR
      bit_offset: 23
      bit_width: 2
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_EXCHG_PINS_ERR
      bit_offset: 25
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: EXT_PHY_ENABLE_ERR
      bit_offset: 26
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BTLC_GPIO_ENABLE_ERR
      bit_offset: 27
      bit_width: 2
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_MODECURLIM_ERR
      bit_offset: 29
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_DREFH_ERR
      bit_offset: 30
      bit_width: 2
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_ERR1
    addr: 0x180
    size_bits: 32
    description: Programming error record register 1 of BLOCK0.
    fields:
    - !Field
      name: VDD_SPI_DREFM_ERR
      bit_offset: 0
      bit_width: 2
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_DREFL_ERR
      bit_offset: 2
      bit_width: 2
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_XPD_ERR
      bit_offset: 4
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_TIEH_ERR
      bit_offset: 5
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_FORCE_ERR
      bit_offset: 6
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_EN_INIT_ERR
      bit_offset: 7
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_ENCURLIM_ERR
      bit_offset: 8
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_DCURLIM_ERR
      bit_offset: 9
      bit_width: 3
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_INIT_ERR
      bit_offset: 12
      bit_width: 2
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_DCAP_ERR
      bit_offset: 14
      bit_width: 2
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_DELAY_SEL_ERR
      bit_offset: 16
      bit_width: 2
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SPI_BOOT_CRYPT_CNT_ERR
      bit_offset: 18
      bit_width: 3
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_KEY_REVOKE0_ERR
      bit_offset: 21
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_KEY_REVOKE1_ERR
      bit_offset: 22
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_KEY_REVOKE2_ERR
      bit_offset: 23
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_0_ERR
      bit_offset: 24
      bit_width: 4
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_1_ERR
      bit_offset: 28
      bit_width: 4
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_ERR2
    addr: 0x184
    size_bits: 32
    description: Programming error record register 2 of BLOCK0.
    fields:
    - !Field
      name: KEY_PURPOSE_2_ERR
      bit_offset: 0
      bit_width: 4
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_3_ERR
      bit_offset: 4
      bit_width: 4
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_4_ERR
      bit_offset: 8
      bit_width: 4
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_5_ERR
      bit_offset: 12
      bit_width: 4
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RPT4_RESERVED0_ERR
      bit_offset: 16
      bit_width: 4
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_EN_ERR
      bit_offset: 20
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_AGGRESSIVE_REVOKE_ERR
      bit_offset: 21
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_USB_JTAG_ERR
      bit_offset: 22
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_USB_DEVICE_ERR
      bit_offset: 23
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STRAP_JTAG_SEL_ERR
      bit_offset: 24
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_PHY_SEL_ERR
      bit_offset: 25
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: POWER_GLITCH_DSENSE_ERR
      bit_offset: 26
      bit_width: 2
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_TPUW_ERR
      bit_offset: 28
      bit_width: 4
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_ERR3
    addr: 0x188
    size_bits: 32
    description: Programming error record register 3 of BLOCK0.
    fields:
    - !Field
      name: DIS_DOWNLOAD_MODE_ERR
      bit_offset: 0
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_LEGACY_SPI_BOOT_ERR
      bit_offset: 1
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: UART_PRINT_CHANNEL_ERR
      bit_offset: 2
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_ECC_MODE_ERR
      bit_offset: 3
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_USB_DOWNLOAD_MODE_ERR
      bit_offset: 4
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENABLE_SECURITY_DOWNLOAD_ERR
      bit_offset: 5
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: UART_PRINT_CONTROL_ERR
      bit_offset: 6
      bit_width: 2
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PIN_POWER_SELECTION_ERR
      bit_offset: 8
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_TYPE_ERR
      bit_offset: 9
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_PAGE_SIZE_ERR
      bit_offset: 10
      bit_width: 2
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_ECC_EN_ERR
      bit_offset: 12
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FORCE_SEND_RESUME_ERR
      bit_offset: 13
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_VERSION_ERR
      bit_offset: 14
      bit_width: 16
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: POWERGLITCH_EN_ERR
      bit_offset: 30
      bit_width: 1
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RPT4_RESERVED1_ERR
      bit_offset: 31
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_ERR4
    addr: 0x190
    size_bits: 32
    description: Programming error record register 4 of BLOCK0.
    fields:
    - !Field
      name: RPT4_RESERVED2_ERR
      bit_offset: 0
      bit_width: 24
      description: If any bits in this filed are 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_RS_ERR0
    addr: 0x1c0
    size_bits: 32
    description: Programming error record register 0 of BLOCK1-10.
    fields:
    - !Field
      name: MAC_SPI_8M_ERR_NUM
      bit_offset: 0
      bit_width: 3
      description: The value of this signal means the number of error bytes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAC_SPI_8M_FAIL
      bit_offset: 3
      bit_width: 1
      description: '0: Means no failure and that the data of MAC_SPI_8M is reliable
        1: Means that programming user data failed and the number of error bytes is
        over 6.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SYS_PART1_NUM
      bit_offset: 4
      bit_width: 3
      description: The value of this signal means the number of error bytes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SYS_PART1_FAIL
      bit_offset: 7
      bit_width: 1
      description: '0: Means no failure and that the data of system part1 is reliable
        1: Means that programming user data failed and the number of error bytes is
        over 6.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: USR_DATA_ERR_NUM
      bit_offset: 8
      bit_width: 3
      description: The value of this signal means the number of error bytes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USR_DATA_FAIL
      bit_offset: 11
      bit_width: 1
      description: '0: Means no failure and that the user data is reliable 1: Means
        that programming user data failed and the number of error bytes is over 6.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY0_ERR_NUM
      bit_offset: 12
      bit_width: 3
      description: The value of this signal means the number of error bytes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY0_FAIL
      bit_offset: 15
      bit_width: 1
      description: '0: Means no failure and that the data of key0 is reliable 1: Means
        that programming key0 failed and the number of error bytes is over 6.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY1_ERR_NUM
      bit_offset: 16
      bit_width: 3
      description: The value of this signal means the number of error bytes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY1_FAIL
      bit_offset: 19
      bit_width: 1
      description: '0: Means no failure and that the data of key1 is reliable 1: Means
        that programming key1 failed and the number of error bytes is over 6.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY2_ERR_NUM
      bit_offset: 20
      bit_width: 3
      description: The value of this signal means the number of error bytes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY2_FAIL
      bit_offset: 23
      bit_width: 1
      description: '0: Means no failure and that the data of key2 is reliable 1: Means
        that programming key2 failed and the number of error bytes is over 6.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY3_ERR_NUM
      bit_offset: 24
      bit_width: 3
      description: The value of this signal means the number of error bytes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY3_FAIL
      bit_offset: 27
      bit_width: 1
      description: '0: Means no failure and that the data of key3 is reliable 1: Means
        that programming key3 failed and the number of error bytes is over 6.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY4_ERR_NUM
      bit_offset: 28
      bit_width: 3
      description: The value of this signal means the number of error bytes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY4_FAIL
      bit_offset: 31
      bit_width: 1
      description: '0: Means no failure and that the data of key4 is reliable 1: Means
        that programming key4 failed and the number of error bytes is over 6.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_RS_ERR1
    addr: 0x1c4
    size_bits: 32
    description: Programming error record register 1 of BLOCK1-10.
    fields:
    - !Field
      name: KEY5_ERR_NUM
      bit_offset: 0
      bit_width: 3
      description: The value of this signal means the number of error bytes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY5_FAIL
      bit_offset: 3
      bit_width: 1
      description: '0: Means no failure and that the data of KEY5 is reliable 1: Means
        that programming user data failed and the number of error bytes is over 6.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SYS_PART2_ERR_NUM
      bit_offset: 4
      bit_width: 3
      description: The value of this signal means the number of error bytes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SYS_PART2_FAIL
      bit_offset: 7
      bit_width: 1
      description: '0: Means no failure and that the data of system part2 is reliable
        1: Means that programming user data failed and the number of error bytes is
        over 6.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLK
    addr: 0x1c8
    size_bits: 32
    description: eFuse clcok configuration register.
    reset_value: 0x2
    fields:
    - !Field
      name: EFUSE_MEM_FORCE_PD
      bit_offset: 0
      bit_width: 1
      description: Set this bit to force eFuse SRAM into power-saving mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_CLK_FORCE_ON
      bit_offset: 1
      bit_width: 1
      description: Set this bit and force to activate clock signal of eFuse SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EFUSE_MEM_FORCE_PU
      bit_offset: 2
      bit_width: 1
      description: Set this bit to force eFuse SRAM into working mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EN
      bit_offset: 16
      bit_width: 1
      description: Set this bit and force to enable clock signal of eFuse memory.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF
    addr: 0x1cc
    size_bits: 32
    description: eFuse operation mode configuraiton register
    fields:
    - !Field
      name: OP_CODE
      bit_offset: 0
      bit_width: 16
      description: '0x5A5A: Operate programming command 0x5AA5: Operate read command.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x1d0
    size_bits: 32
    description: eFuse status register.
    fields:
    - !Field
      name: STATE
      bit_offset: 0
      bit_width: 4
      description: Indicates the state of the eFuse state machine.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTP_LOAD_SW
      bit_offset: 4
      bit_width: 1
      description: The value of OTP_LOAD_SW.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTP_VDDQ_C_SYNC2
      bit_offset: 5
      bit_width: 1
      description: The value of OTP_VDDQ_C_SYNC2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTP_STROBE_SW
      bit_offset: 6
      bit_width: 1
      description: The value of OTP_STROBE_SW.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTP_CSB_SW
      bit_offset: 7
      bit_width: 1
      description: The value of OTP_CSB_SW.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTP_PGENB_SW
      bit_offset: 8
      bit_width: 1
      description: The value of OTP_PGENB_SW.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTP_VDDQ_IS_SW
      bit_offset: 9
      bit_width: 1
      description: The value of OTP_VDDQ_IS_SW.
      read_allowed: true
      write_allowed: false
    - !Field
      name: REPEAT_ERR_CNT
      bit_offset: 10
      bit_width: 8
      description: Indicates the number of error bits during programming BLOCK0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD
    addr: 0x1d4
    size_bits: 32
    description: eFuse command register.
    fields:
    - !Field
      name: READ_CMD
      bit_offset: 0
      bit_width: 1
      description: Set this bit to send read command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PGM_CMD
      bit_offset: 1
      bit_width: 1
      description: Set this bit to send programming command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLK_NUM
      bit_offset: 2
      bit_width: 4
      description: The serial number of the block to be programmed. Value 0-10 corresponds
        to block number 0-10, respectively.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x1d8
    size_bits: 32
    description: eFuse raw interrupt register.
    fields:
    - !Field
      name: READ_DONE_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw bit signal for read_done interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PGM_DONE_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw bit signal for pgm_done interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ST
    addr: 0x1dc
    size_bits: 32
    description: eFuse interrupt status register.
    fields:
    - !Field
      name: READ_DONE_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The status signal for read_done interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PGM_DONE_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The status signal for pgm_done interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x1e0
    size_bits: 32
    description: eFuse interrupt enable register.
    fields:
    - !Field
      name: READ_DONE_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The enable signal for read_done interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PGM_DONE_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The enable signal for pgm_done interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x1e4
    size_bits: 32
    description: eFuse interrupt clear register.
    fields:
    - !Field
      name: READ_DONE_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear signal for read_done interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: PGM_DONE_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The clear signal for pgm_done interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DAC_CONF
    addr: 0x1e8
    size_bits: 32
    description: Controls the eFuse programming voltage.
    reset_value: 0x1fe1c
    fields:
    - !Field
      name: DAC_CLK_DIV
      bit_offset: 0
      bit_width: 8
      description: Controls the division factor of the rising clock of the programming
        voltage.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_CLK_PAD_SEL
      bit_offset: 8
      bit_width: 1
      description: Don't care.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_NUM
      bit_offset: 9
      bit_width: 8
      description: Controls the rising period of the programming voltage.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OE_CLR
      bit_offset: 17
      bit_width: 1
      description: Reduces the power supply of the programming voltage.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RD_TIM_CONF
    addr: 0x1ec
    size_bits: 32
    description: Configures read timing parameters.
    reset_value: 0x12000000
    fields:
    - !Field
      name: READ_INIT_NUM
      bit_offset: 24
      bit_width: 8
      description: Configures the initial read time of eFuse.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WR_TIM_CONF1
    addr: 0x1f4
    size_bits: 32
    description: Configurarion register 1 of eFuse programming timing parameters.
    reset_value: 0x288000
    fields:
    - !Field
      name: PWR_ON_NUM
      bit_offset: 8
      bit_width: 16
      description: Configures the power up time for VDDQ.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WR_TIM_CONF2
    addr: 0x1f8
    size_bits: 32
    description: Configurarion register 2 of eFuse programming timing parameters.
    reset_value: 0x190
    fields:
    - !Field
      name: PWR_OFF_NUM
      bit_offset: 0
      bit_width: 16
      description: Configures the power outage time for VDDQ.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x1fc
    size_bits: 32
    description: eFuse version register.
    reset_value: 0x2101290
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: Stores eFuse version.
      read_allowed: true
      write_allowed: true
- !Module
  name: EXTMEM
  description: External Memory
  base_addr: 0x600c4000
  size: 0x17c
  registers:
  - !Register
    name: DCACHE_CTRL
    addr: 0x0
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DCACHE_ENABLE
      bit_offset: 0
      bit_width: 1
      description: 'The bit is used to activate the data cache. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_SIZE_MODE
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to configure cache memory size.0: 32KB, 1: 64KB'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_BLOCKSIZE_MODE
      bit_offset: 3
      bit_width: 2
      description: 'The bit is used to configure cache block size.0: 16 bytes, 1:
        32 bytes,2: 64 bytes'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_CTRL1
    addr: 0x4
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x3
    fields:
    - !Field
      name: DCACHE_SHUT_CORE0_BUS
      bit_offset: 0
      bit_width: 1
      description: 'The bit is used to disable core0 dbus, 0: enable, 1: disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_SHUT_CORE1_BUS
      bit_offset: 1
      bit_width: 1
      description: 'The bit is used to disable core1 dbus, 0: enable, 1: disable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_TAG_POWER_CTRL
    addr: 0x8
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x5
    fields:
    - !Field
      name: DCACHE_TAG_MEM_FORCE_ON
      bit_offset: 0
      bit_width: 1
      description: 'The bit is used to close clock gating of dcache tag memory. 1:
        close gating, 0: open clock gating.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_TAG_MEM_FORCE_PD
      bit_offset: 1
      bit_width: 1
      description: 'The bit is used to power dcache tag memory down, 0: follow  rtc_lslp_pd,
        1: power down'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_TAG_MEM_FORCE_PU
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to power dcache tag memory up, 0: follow  rtc_lslp_pd,
        1: power up'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_PRELOCK_CTRL
    addr: 0xc
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DCACHE_PRELOCK_SCT0_EN
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable the first section of prelock function.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_PRELOCK_SCT1_EN
      bit_offset: 1
      bit_width: 1
      description: The bit is used to enable the second section of prelock function.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_PRELOCK_SCT0_ADDR
    addr: 0x10
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DCACHE_PRELOCK_SCT0_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the first start virtual address
        of data prelock, which is combined with DCACHE_PRELOCK_SCT0_SIZE_REG
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_PRELOCK_SCT1_ADDR
    addr: 0x14
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DCACHE_PRELOCK_SCT1_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the second start virtual address
        of data prelock, which is combined with DCACHE_PRELOCK_SCT1_SIZE_REG
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_PRELOCK_SCT_SIZE
    addr: 0x18
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DCACHE_PRELOCK_SCT1_SIZE
      bit_offset: 0
      bit_width: 16
      description: The bits are used to configure the second length of data locking,
        which is combined with DCACHE_PRELOCK_SCT1_ADDR_REG
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_PRELOCK_SCT0_SIZE
      bit_offset: 16
      bit_width: 16
      description: The bits are used to configure the first length of data locking,
        which is combined with DCACHE_PRELOCK_SCT0_ADDR_REG
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_LOCK_CTRL
    addr: 0x1c
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x4
    fields:
    - !Field
      name: DCACHE_LOCK_ENA
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable lock operation. It will be cleared by
        hardware after lock operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_UNLOCK_ENA
      bit_offset: 1
      bit_width: 1
      description: The bit is used to enable unlock operation. It will be cleared
        by hardware after unlock operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_LOCK_DONE
      bit_offset: 2
      bit_width: 1
      description: The bit is used to indicate unlock/lock operation is finished.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCACHE_LOCK_ADDR
    addr: 0x20
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DCACHE_LOCK_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address for lock
        operations. It should be combined with DCACHE_LOCK_SIZE_REG.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_LOCK_SIZE
    addr: 0x24
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DCACHE_LOCK_SIZE
      bit_offset: 0
      bit_width: 16
      description: The bits are used to configure the length for lock operations.
        The bits are the counts of cache block. It should be combined with DCACHE_LOCK_ADDR_REG.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_SYNC_CTRL
    addr: 0x28
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x1
    fields:
    - !Field
      name: DCACHE_INVALIDATE_ENA
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable invalidate operation. It will be cleared
        by hardware after invalidate operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_WRITEBACK_ENA
      bit_offset: 1
      bit_width: 1
      description: The bit is used to enable writeback operation. It will be cleared
        by hardware after writeback operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_CLEAN_ENA
      bit_offset: 2
      bit_width: 1
      description: The bit is used to enable clean operation. It will be cleared by
        hardware after clean operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_SYNC_DONE
      bit_offset: 3
      bit_width: 1
      description: The bit is used to indicate clean/writeback/invalidate operation
        is finished.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCACHE_SYNC_ADDR
    addr: 0x2c
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DCACHE_SYNC_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address for clean
        operations. It should be combined with DCACHE_SYNC_SIZE_REG.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_SYNC_SIZE
    addr: 0x30
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DCACHE_SYNC_SIZE
      bit_offset: 0
      bit_width: 23
      description: The bits are used to configure the length for sync operations.
        The bits are the counts of cache block. It should be combined with DCACHE_SYNC_ADDR_REG.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_OCCUPY_CTRL
    addr: 0x34
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x2
    fields:
    - !Field
      name: DCACHE_OCCUPY_ENA
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable occupy operation. It will be cleared
        by hardware after issuing Auot-Invalidate Operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_OCCUPY_DONE
      bit_offset: 1
      bit_width: 1
      description: The bit is used to indicate occupy operation is finished.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCACHE_OCCUPY_ADDR
    addr: 0x38
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DCACHE_OCCUPY_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address for occupy
        operation. It should be combined with DCACHE_OCCUPY_SIZE_REG.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_OCCUPY_SIZE
    addr: 0x3c
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DCACHE_OCCUPY_SIZE
      bit_offset: 0
      bit_width: 16
      description: The bits are used to configure the length for occupy operation.
        The bits are the counts of cache block. It should be combined with DCACHE_OCCUPY_ADDR_REG.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_PRELOAD_CTRL
    addr: 0x40
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x2
    fields:
    - !Field
      name: DCACHE_PRELOAD_ENA
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable preload operation. It will be cleared
        by hardware after preload operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_PRELOAD_DONE
      bit_offset: 1
      bit_width: 1
      description: The bit is used to indicate preload operation is finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCACHE_PRELOAD_ORDER
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to configure the direction of preload operation.
        1: descending, 0: ascending.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_PRELOAD_ADDR
    addr: 0x44
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DCACHE_PRELOAD_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address for preload
        operation. It should be combined with DCACHE_PRELOAD_SIZE_REG.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_PRELOAD_SIZE
    addr: 0x48
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DCACHE_PRELOAD_SIZE
      bit_offset: 0
      bit_width: 16
      description: The bits are used to configure the length for preload operation.
        The bits are the counts of cache block. It should be combined with DCACHE_PRELOAD_ADDR_REG..
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_AUTOLOAD_CTRL
    addr: 0x4c
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x8
    fields:
    - !Field
      name: DCACHE_AUTOLOAD_SCT0_ENA
      bit_offset: 0
      bit_width: 1
      description: The bits are used to enable the first section for autoload operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_AUTOLOAD_SCT1_ENA
      bit_offset: 1
      bit_width: 1
      description: The bits are used to enable the second section for autoload operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_AUTOLOAD_ENA
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to enable and disable autoload operation. It is
        combined with dcache_autoload_done. 1: enable, 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_AUTOLOAD_DONE
      bit_offset: 3
      bit_width: 1
      description: The bit is used to indicate autoload operation is finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCACHE_AUTOLOAD_ORDER
      bit_offset: 4
      bit_width: 1
      description: 'The bits are used to configure the direction of autoload. 1: descending,
        0: ascending.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_AUTOLOAD_RQST
      bit_offset: 5
      bit_width: 2
      description: 'The bits are used to configure trigger conditions for autoload.
        0/3: cache miss, 1: cache hit, 2: both cache miss and hit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_AUTOLOAD_SIZE
      bit_offset: 7
      bit_width: 2
      description: The bits are used to configure the numbers of the cache block for
        the issuing autoload operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_AUTOLOAD_BUFFER_CLEAR
      bit_offset: 9
      bit_width: 1
      description: The bit is used to clear autoload buffer in dcache.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_AUTOLOAD_SCT0_ADDR
    addr: 0x50
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DCACHE_AUTOLOAD_SCT0_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address of the
        first section for autoload operation. It should be combined with dcache_autoload_sct0_ena.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_AUTOLOAD_SCT0_SIZE
    addr: 0x54
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DCACHE_AUTOLOAD_SCT0_SIZE
      bit_offset: 0
      bit_width: 27
      description: The bits are used to configure the length of the first section
        for autoload operation. It should be combined with dcache_autoload_sct0_ena.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_AUTOLOAD_SCT1_ADDR
    addr: 0x58
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DCACHE_AUTOLOAD_SCT1_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address of the
        second section for autoload operation. It should be combined with dcache_autoload_sct1_ena.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_AUTOLOAD_SCT1_SIZE
    addr: 0x5c
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DCACHE_AUTOLOAD_SCT1_SIZE
      bit_offset: 0
      bit_width: 27
      description: The bits are used to configure the length of the second section
        for autoload operation. It should be combined with dcache_autoload_sct1_ena.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_CTRL
    addr: 0x60
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ICACHE_ENABLE
      bit_offset: 0
      bit_width: 1
      description: 'The bit is used to activate the data cache. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_WAY_MODE
      bit_offset: 1
      bit_width: 1
      description: 'The bit is used to configure cache way mode.0: 4-way, 1: 8-way'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_SIZE_MODE
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to configure cache memory size.0: 16KB, 1: 32KB'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_BLOCKSIZE_MODE
      bit_offset: 3
      bit_width: 1
      description: 'The bit is used to configure cache block size.0: 16 bytes, 1:
        32 bytes'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_CTRL1
    addr: 0x64
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x3
    fields:
    - !Field
      name: ICACHE_SHUT_CORE0_BUS
      bit_offset: 0
      bit_width: 1
      description: 'The bit is used to disable core0 ibus, 0: enable, 1: disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_SHUT_CORE1_BUS
      bit_offset: 1
      bit_width: 1
      description: 'The bit is used to disable core1 ibus, 0: enable, 1: disable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_TAG_POWER_CTRL
    addr: 0x68
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x5
    fields:
    - !Field
      name: ICACHE_TAG_MEM_FORCE_ON
      bit_offset: 0
      bit_width: 1
      description: 'The bit is used to close clock gating of  icache tag memory. 1:
        close gating, 0: open clock gating.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_TAG_MEM_FORCE_PD
      bit_offset: 1
      bit_width: 1
      description: 'The bit is used to power  icache tag memory down, 0: follow rtc_lslp,
        1: power down'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_TAG_MEM_FORCE_PU
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to power  icache tag memory up, 0: follow rtc_lslp,
        1: power up'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_PRELOCK_CTRL
    addr: 0x6c
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ICACHE_PRELOCK_SCT0_EN
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable the first section of prelock function.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_PRELOCK_SCT1_EN
      bit_offset: 1
      bit_width: 1
      description: The bit is used to enable the second section of prelock function.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_PRELOCK_SCT0_ADDR
    addr: 0x70
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ICACHE_PRELOCK_SCT0_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the first start virtual address
        of data prelock, which is combined with ICACHE_PRELOCK_SCT0_SIZE_REG
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_PRELOCK_SCT1_ADDR
    addr: 0x74
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ICACHE_PRELOCK_SCT1_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the second start virtual address
        of data prelock, which is combined with ICACHE_PRELOCK_SCT1_SIZE_REG
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_PRELOCK_SCT_SIZE
    addr: 0x78
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ICACHE_PRELOCK_SCT1_SIZE
      bit_offset: 0
      bit_width: 16
      description: The bits are used to configure the second length of data locking,
        which is combined with ICACHE_PRELOCK_SCT1_ADDR_REG
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_PRELOCK_SCT0_SIZE
      bit_offset: 16
      bit_width: 16
      description: The bits are used to configure the first length of data locking,
        which is combined with ICACHE_PRELOCK_SCT0_ADDR_REG
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_LOCK_CTRL
    addr: 0x7c
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x4
    fields:
    - !Field
      name: ICACHE_LOCK_ENA
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable lock operation. It will be cleared by
        hardware after lock operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_UNLOCK_ENA
      bit_offset: 1
      bit_width: 1
      description: The bit is used to enable unlock operation. It will be cleared
        by hardware after unlock operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_LOCK_DONE
      bit_offset: 2
      bit_width: 1
      description: The bit is used to indicate unlock/lock operation is finished.
      read_allowed: true
      write_allowed: false
  - !Register
    name: ICACHE_LOCK_ADDR
    addr: 0x80
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ICACHE_LOCK_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address for lock
        operations. It should be combined with ICACHE_LOCK_SIZE_REG.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_LOCK_SIZE
    addr: 0x84
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ICACHE_LOCK_SIZE
      bit_offset: 0
      bit_width: 16
      description: The bits are used to configure the length for lock operations.
        The bits are the counts of cache block. It should be combined with ICACHE_LOCK_ADDR_REG.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_SYNC_CTRL
    addr: 0x88
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x1
    fields:
    - !Field
      name: ICACHE_INVALIDATE_ENA
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable invalidate operation. It will be cleared
        by hardware after invalidate operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_SYNC_DONE
      bit_offset: 1
      bit_width: 1
      description: The bit is used to indicate invalidate operation is finished.
      read_allowed: true
      write_allowed: false
  - !Register
    name: ICACHE_SYNC_ADDR
    addr: 0x8c
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ICACHE_SYNC_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address for clean
        operations. It should be combined with ICACHE_SYNC_SIZE_REG.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_SYNC_SIZE
    addr: 0x90
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ICACHE_SYNC_SIZE
      bit_offset: 0
      bit_width: 23
      description: The bits are used to configure the length for sync operations.
        The bits are the counts of cache block. It should be combined with ICACHE_SYNC_ADDR_REG.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_PRELOAD_CTRL
    addr: 0x94
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x2
    fields:
    - !Field
      name: ICACHE_PRELOAD_ENA
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable preload operation. It will be cleared
        by hardware after preload operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_PRELOAD_DONE
      bit_offset: 1
      bit_width: 1
      description: The bit is used to indicate preload operation is finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ICACHE_PRELOAD_ORDER
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to configure the direction of preload operation.
        1: descending, 0: ascending.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_PRELOAD_ADDR
    addr: 0x98
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ICACHE_PRELOAD_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address for preload
        operation. It should be combined with ICACHE_PRELOAD_SIZE_REG.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_PRELOAD_SIZE
    addr: 0x9c
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ICACHE_PRELOAD_SIZE
      bit_offset: 0
      bit_width: 16
      description: The bits are used to configure the length for preload operation.
        The bits are the counts of cache block. It should be combined with ICACHE_PRELOAD_ADDR_REG..
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_AUTOLOAD_CTRL
    addr: 0xa0
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x8
    fields:
    - !Field
      name: ICACHE_AUTOLOAD_SCT0_ENA
      bit_offset: 0
      bit_width: 1
      description: The bits are used to enable the first section for autoload operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_AUTOLOAD_SCT1_ENA
      bit_offset: 1
      bit_width: 1
      description: The bits are used to enable the second section for autoload operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_AUTOLOAD_ENA
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to enable and disable autoload operation. It is
        combined with icache_autoload_done. 1: enable, 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_AUTOLOAD_DONE
      bit_offset: 3
      bit_width: 1
      description: The bit is used to indicate autoload operation is finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ICACHE_AUTOLOAD_ORDER
      bit_offset: 4
      bit_width: 1
      description: 'The bits are used to configure the direction of autoload. 1: descending,
        0: ascending.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_AUTOLOAD_RQST
      bit_offset: 5
      bit_width: 2
      description: 'The bits are used to configure trigger conditions for autoload.
        0/3: cache miss, 1: cache hit, 2: both cache miss and hit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_AUTOLOAD_SIZE
      bit_offset: 7
      bit_width: 2
      description: The bits are used to configure the numbers of the cache block for
        the issuing autoload operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_AUTOLOAD_BUFFER_CLEAR
      bit_offset: 9
      bit_width: 1
      description: The bit is used to clear autoload buffer in icache.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_AUTOLOAD_SCT0_ADDR
    addr: 0xa4
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ICACHE_AUTOLOAD_SCT0_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address of the
        first section for autoload operation. It should be combined with icache_autoload_sct0_ena.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_AUTOLOAD_SCT0_SIZE
    addr: 0xa8
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ICACHE_AUTOLOAD_SCT0_SIZE
      bit_offset: 0
      bit_width: 27
      description: The bits are used to configure the length of the first section
        for autoload operation. It should be combined with icache_autoload_sct0_ena.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_AUTOLOAD_SCT1_ADDR
    addr: 0xac
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ICACHE_AUTOLOAD_SCT1_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address of the
        second section for autoload operation. It should be combined with icache_autoload_sct1_ena.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_AUTOLOAD_SCT1_SIZE
    addr: 0xb0
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ICACHE_AUTOLOAD_SCT1_SIZE
      bit_offset: 0
      bit_width: 27
      description: The bits are used to configure the length of the second section
        for autoload operation. It should be combined with icache_autoload_sct1_ena.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IBUS_TO_FLASH_START_VADDR
    addr: 0xb4
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x44000000
    fields:
    - !Field
      name: IBUS_TO_FLASH_START_VADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address of ibus
        to access flash. The register is used to give constraints to ibus access counter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IBUS_TO_FLASH_END_VADDR
    addr: 0xb8
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x47ffffff
    fields:
    - !Field
      name: IBUS_TO_FLASH_END_VADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the end virtual address of ibus
        to access flash. The register is used to give constraints to ibus access counter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DBUS_TO_FLASH_START_VADDR
    addr: 0xbc
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DBUS_TO_FLASH_START_VADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address of dbus
        to access flash. The register is used to give constraints to dbus access counter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DBUS_TO_FLASH_END_VADDR
    addr: 0xc0
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DBUS_TO_FLASH_END_VADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the end virtual address of dbus
        to access flash. The register is used to give constraints to dbus access counter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_ACS_CNT_CLR
    addr: 0xc4
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DCACHE_ACS_CNT_CLR
      bit_offset: 0
      bit_width: 1
      description: The bit is used to clear dcache counter.
      read_allowed: false
      write_allowed: true
    - !Field
      name: ICACHE_ACS_CNT_CLR
      bit_offset: 1
      bit_width: 1
      description: The bit is used to clear icache counter.
      read_allowed: false
      write_allowed: true
  - !Register
    name: IBUS_ACS_MISS_CNT
    addr: 0xc8
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: IBUS_ACS_MISS_CNT
      bit_offset: 0
      bit_width: 32
      description: The bits are used to count the number of the cache miss caused
        by ibus access flash/spiram.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IBUS_ACS_CNT
    addr: 0xcc
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: IBUS_ACS_CNT
      bit_offset: 0
      bit_width: 32
      description: The bits are used to count the number of ibus access flash/spiram
        through icache.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DBUS_ACS_FLASH_MISS_CNT
    addr: 0xd0
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DBUS_ACS_FLASH_MISS_CNT
      bit_offset: 0
      bit_width: 32
      description: The bits are used to count the number of the cache miss caused
        by dbus access flash.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DBUS_ACS_SPIRAM_MISS_CNT
    addr: 0xd4
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DBUS_ACS_SPIRAM_MISS_CNT
      bit_offset: 0
      bit_width: 32
      description: The bits are used to count the number of the cache miss caused
        by dbus access spiram.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DBUS_ACS_CNT
    addr: 0xd8
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: DBUS_ACS_CNT
      bit_offset: 0
      bit_width: 32
      description: The bits are used to count the number of dbus access flash/spiram
        through dcache.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CACHE_ILG_INT_ENA
    addr: 0xdc
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ICACHE_SYNC_OP_FAULT_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable interrupt by sync configurations fault.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_PRELOAD_OP_FAULT_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The bit is used to enable interrupt by preload configurations fault.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_SYNC_OP_FAULT_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The bit is used to enable interrupt by sync configurations fault.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_PRELOAD_OP_FAULT_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The bit is used to enable interrupt by preload configurations fault.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_WRITE_FLASH_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The bit is used to enable interrupt by dcache trying to write flash.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MMU_ENTRY_FAULT_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The bit is used to enable interrupt by mmu entry fault.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_OCCUPY_EXC_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The bit is used to enable interrupt by dcache trying to replace
        a line whose blocks all have been occupied by occupy-mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IBUS_CNT_OVF_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The bit is used to enable interrupt by ibus counter overflow.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBUS_CNT_OVF_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The bit is used to enable interrupt by dbus counter overflow.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_ILG_INT_CLR
    addr: 0xe0
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ICACHE_SYNC_OP_FAULT_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The bit is used to clear interrupt by sync configurations fault.
      read_allowed: false
      write_allowed: true
    - !Field
      name: ICACHE_PRELOAD_OP_FAULT_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The bit is used to clear interrupt by preload configurations fault.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DCACHE_SYNC_OP_FAULT_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The bit is used to clear interrupt by sync configurations fault.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DCACHE_PRELOAD_OP_FAULT_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: The bit is used to clear interrupt by preload configurations fault.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DCACHE_WRITE_FLASH_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: The bit is used to clear interrupt by dcache trying to write flash.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MMU_ENTRY_FAULT_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: The bit is used to clear interrupt by mmu entry fault.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DCACHE_OCCUPY_EXC_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: The bit is used to clear interrupt by dcache trying to replace
        a line whose blocks all have been occupied by occupy-mode.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IBUS_CNT_OVF_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: The bit is used to clear interrupt by ibus counter overflow.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DBUS_CNT_OVF_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: The bit is used to clear interrupt by dbus counter overflow.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CACHE_ILG_INT_ST
    addr: 0xe4
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ICACHE_SYNC_OP_FAULT_ST
      bit_offset: 0
      bit_width: 1
      description: The bit is used to indicate interrupt by sync configurations fault.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ICACHE_PRELOAD_OP_FAULT_ST
      bit_offset: 1
      bit_width: 1
      description: The bit is used to indicate interrupt by preload configurations
        fault.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCACHE_SYNC_OP_FAULT_ST
      bit_offset: 2
      bit_width: 1
      description: The bit is used to indicate interrupt by sync configurations fault.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCACHE_PRELOAD_OP_FAULT_ST
      bit_offset: 3
      bit_width: 1
      description: The bit is used to indicate interrupt by preload configurations
        fault.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCACHE_WRITE_FLASH_ST
      bit_offset: 4
      bit_width: 1
      description: The bit is used to indicate interrupt by dcache trying to write
        flash.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MMU_ENTRY_FAULT_ST
      bit_offset: 5
      bit_width: 1
      description: The bit is used to indicate interrupt by mmu entry fault.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCACHE_OCCUPY_EXC_ST
      bit_offset: 6
      bit_width: 1
      description: The bit is used to indicate interrupt by dcache trying to replace
        a line whose blocks all have been occupied by occupy-mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IBUS_ACS_CNT_OVF_ST
      bit_offset: 7
      bit_width: 1
      description: The bit is used to indicate interrupt by ibus access flash/spiram
        counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IBUS_ACS_MISS_CNT_OVF_ST
      bit_offset: 8
      bit_width: 1
      description: The bit is used to indicate interrupt by ibus access flash/spiram
        miss counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBUS_ACS_CNT_OVF_ST
      bit_offset: 9
      bit_width: 1
      description: The bit is used to indicate interrupt by dbus access flash/spiram
        counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBUS_ACS_FLASH_MISS_CNT_OVF_ST
      bit_offset: 10
      bit_width: 1
      description: The bit is used to indicate interrupt by dbus access flash miss
        counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBUS_ACS_SPIRAM_MISS_CNT_OVF_ST
      bit_offset: 11
      bit_width: 1
      description: The bit is used to indicate interrupt by dbus access spiram miss
        counter overflow.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE0_ACS_CACHE_INT_ENA
    addr: 0xe8
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: CORE0_IBUS_ACS_MSK_IC_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable interrupt by cpu access icache while
        the corresponding ibus is disabled which include speculative access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE0_IBUS_WR_IC_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The bit is used to enable interrupt by ibus trying to write icache
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE0_IBUS_REJECT_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The bit is used to enable interrupt by authentication fail.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE0_DBUS_ACS_MSK_DC_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The bit is used to enable interrupt by cpu access dcache while
        the corresponding dbus is disabled which include speculative access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE0_DBUS_REJECT_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The bit is used to enable interrupt by authentication fail.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE0_ACS_CACHE_INT_CLR
    addr: 0xec
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: CORE0_IBUS_ACS_MSK_IC_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The bit is used to clear interrupt by cpu access icache while the
        corresponding ibus is disabled or icache is disabled which include speculative
        access.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CORE0_IBUS_WR_IC_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The bit is used to clear interrupt by ibus trying to write icache
      read_allowed: false
      write_allowed: true
    - !Field
      name: CORE0_IBUS_REJECT_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The bit is used to clear interrupt by authentication fail.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CORE0_DBUS_ACS_MSK_DC_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: The bit is used to clear interrupt by cpu access dcache while the
        corresponding dbus is disabled or dcache is disabled which include speculative
        access.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CORE0_DBUS_REJECT_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: The bit is used to clear interrupt by authentication fail.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CORE0_ACS_CACHE_INT_ST
    addr: 0xf0
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: CORE0_IBUS_ACS_MSK_ICACHE_ST
      bit_offset: 0
      bit_width: 1
      description: The bit is used to indicate interrupt by cpu access  icache while
        the core0_ibus is disabled or icache is disabled which include speculative
        access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE0_IBUS_WR_ICACHE_ST
      bit_offset: 1
      bit_width: 1
      description: The bit is used to indicate interrupt by ibus trying to write icache
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE0_IBUS_REJECT_ST
      bit_offset: 2
      bit_width: 1
      description: The bit is used to indicate interrupt by authentication fail.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE0_DBUS_ACS_MSK_DCACHE_ST
      bit_offset: 3
      bit_width: 1
      description: The bit is used to indicate interrupt by cpu access dcache while
        the core0_dbus is disabled or dcache is disabled which include speculative
        access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE0_DBUS_REJECT_ST
      bit_offset: 4
      bit_width: 1
      description: The bit is used to indicate interrupt by authentication fail.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE1_ACS_CACHE_INT_ENA
    addr: 0xf4
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: CORE1_IBUS_ACS_MSK_IC_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable interrupt by cpu access icache while
        the corresponding ibus is disabled which include speculative access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE1_IBUS_WR_IC_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The bit is used to enable interrupt by ibus trying to write icache
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE1_IBUS_REJECT_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The bit is used to enable interrupt by authentication fail.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE1_DBUS_ACS_MSK_DC_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The bit is used to enable interrupt by cpu access dcache while
        the corresponding dbus is disabled which include speculative access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE1_DBUS_REJECT_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The bit is used to enable interrupt by authentication fail.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE1_ACS_CACHE_INT_CLR
    addr: 0xf8
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: CORE1_IBUS_ACS_MSK_IC_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The bit is used to clear interrupt by cpu access icache while the
        corresponding ibus is disabled or icache is disabled which include speculative
        access.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CORE1_IBUS_WR_IC_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The bit is used to clear interrupt by ibus trying to write icache
      read_allowed: false
      write_allowed: true
    - !Field
      name: CORE1_IBUS_REJECT_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The bit is used to clear interrupt by authentication fail.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CORE1_DBUS_ACS_MSK_DC_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: The bit is used to clear interrupt by cpu access dcache while the
        corresponding dbus is disabled or dcache is disabled which include speculative
        access.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CORE1_DBUS_REJECT_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: The bit is used to clear interrupt by authentication fail.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CORE1_ACS_CACHE_INT_ST
    addr: 0xfc
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: CORE1_IBUS_ACS_MSK_ICACHE_ST
      bit_offset: 0
      bit_width: 1
      description: The bit is used to indicate interrupt by cpu access  icache while
        the core1_ibus is disabled or  icache is disabled which include speculative
        access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE1_IBUS_WR_ICACHE_ST
      bit_offset: 1
      bit_width: 1
      description: The bit is used to indicate interrupt by ibus trying to write icache
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE1_IBUS_REJECT_ST
      bit_offset: 2
      bit_width: 1
      description: The bit is used to indicate interrupt by authentication fail.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE1_DBUS_ACS_MSK_DCACHE_ST
      bit_offset: 3
      bit_width: 1
      description: The bit is used to indicate interrupt by cpu access dcache while
        the core1_dbus is disabled or dcache is disabled which include speculative
        access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE1_DBUS_REJECT_ST
      bit_offset: 4
      bit_width: 1
      description: The bit is used to indicate interrupt by authentication fail.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE0_DBUS_REJECT_ST
    addr: 0x100
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: CORE0_DBUS_TAG_ATTR
      bit_offset: 0
      bit_width: 3
      description: 'The bits are used to indicate the attribute of data from external
        memory when authentication fail. 0: invalidate, 1: execute-able, 2: read-able,
        4: write-able.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE0_DBUS_ATTR
      bit_offset: 3
      bit_width: 3
      description: 'The bits are used to indicate the attribute of CPU access dbus
        when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4:
        write-able.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE0_DBUS_WORLD
      bit_offset: 6
      bit_width: 1
      description: 'The bit is used to indicate the world of CPU access dbus when
        authentication fail. 0: WORLD0, 1: WORLD1'
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE0_DBUS_REJECT_VADDR
    addr: 0x104
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE0_DBUS_VADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to indicate the virtual address of CPU access
        dbus when authentication fail.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE0_IBUS_REJECT_ST
    addr: 0x108
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: CORE0_IBUS_TAG_ATTR
      bit_offset: 0
      bit_width: 3
      description: 'The bits are used to indicate the attribute of data from external
        memory when authentication fail. 0: invalidate, 1: execute-able, 2: read-able,
        4: write-able.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE0_IBUS_ATTR
      bit_offset: 3
      bit_width: 3
      description: 'The bits are used to indicate the attribute of CPU access ibus
        when authentication fail. 0: invalidate, 1: execute-able, 2: read-able'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE0_IBUS_WORLD
      bit_offset: 6
      bit_width: 1
      description: 'The bit is used to indicate the world of CPU access ibus when
        authentication fail. 0: WORLD0, 1: WORLD1'
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE0_IBUS_REJECT_VADDR
    addr: 0x10c
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE0_IBUS_VADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to indicate the virtual address of CPU access  ibus
        when authentication fail.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE1_DBUS_REJECT_ST
    addr: 0x110
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: CORE1_DBUS_TAG_ATTR
      bit_offset: 0
      bit_width: 3
      description: 'The bits are used to indicate the attribute of data from external
        memory when authentication fail. 0: invalidate, 1: execute-able, 2: read-able,
        4: write-able.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE1_DBUS_ATTR
      bit_offset: 3
      bit_width: 3
      description: 'The bits are used to indicate the attribute of CPU access dbus
        when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4:
        write-able.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE1_DBUS_WORLD
      bit_offset: 6
      bit_width: 1
      description: 'The bit is used to indicate the world of CPU access dbus when
        authentication fail. 0: WORLD0, 1: WORLD1'
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE1_DBUS_REJECT_VADDR
    addr: 0x114
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE1_DBUS_VADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to indicate the virtual address of CPU access
        dbus when authentication fail.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE1_IBUS_REJECT_ST
    addr: 0x118
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: CORE1_IBUS_TAG_ATTR
      bit_offset: 0
      bit_width: 3
      description: 'The bits are used to indicate the attribute of data from external
        memory when authentication fail. 0: invalidate, 1: execute-able, 2: read-able,
        4: write-able.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE1_IBUS_ATTR
      bit_offset: 3
      bit_width: 3
      description: 'The bits are used to indicate the attribute of CPU access ibus
        when authentication fail. 0: invalidate, 1: execute-able, 2: read-able'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE1_IBUS_WORLD
      bit_offset: 6
      bit_width: 1
      description: 'The bit is used to indicate the world of CPU access ibus when
        authentication fail. 0: WORLD0, 1: WORLD1'
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE1_IBUS_REJECT_VADDR
    addr: 0x11c
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE1_IBUS_VADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to indicate the virtual address of CPU access  ibus
        when authentication fail.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CACHE_MMU_FAULT_CONTENT
    addr: 0x120
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: CACHE_MMU_FAULT_CONTENT
      bit_offset: 0
      bit_width: 16
      description: The bits are used to indicate the content of mmu entry which cause
        mmu fault..
      read_allowed: true
      write_allowed: false
    - !Field
      name: CACHE_MMU_FAULT_CODE
      bit_offset: 16
      bit_width: 4
      description: 'The right-most 3 bits are used to indicate the operations which
        cause mmu fault occurrence. 0: default, 1: cpu miss, 2: preload miss, 3: writeback,
        4: cpu miss evict recovery address, 5: load miss evict recovery address, 6:
        external dma tx, 7: external dma rx. The most significant bit is used to indicate
        this operation occurs in which one icache.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: CACHE_MMU_FAULT_VADDR
    addr: 0x124
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: CACHE_MMU_FAULT_VADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to indicate the virtual address which cause mmu
        fault..
      read_allowed: true
      write_allowed: false
  - !Register
    name: CACHE_WRAP_AROUND_CTRL
    addr: 0x128
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: CACHE_FLASH_WRAP_AROUND
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable wrap around mode when read data from
        flash.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_SRAM_RD_WRAP_AROUND
      bit_offset: 1
      bit_width: 1
      description: The bit is used to enable wrap around mode when read data from
        spiram.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_MMU_POWER_CTRL
    addr: 0x12c
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x5
    fields:
    - !Field
      name: CACHE_MMU_MEM_FORCE_ON
      bit_offset: 0
      bit_width: 1
      description: 'The bit is used to enable clock gating to save power when access
        mmu memory, 0: enable, 1: disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_MMU_MEM_FORCE_PD
      bit_offset: 1
      bit_width: 1
      description: 'The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd,
        1: power down'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_MMU_MEM_FORCE_PU
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd,
        1: power up'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_STATE
    addr: 0x130
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ICACHE_STATE
      bit_offset: 0
      bit_width: 12
      description: 'The bit is used to indicate whether  icache main fsm is in idle
        state or not. 1: in idle state,  0: not in idle state'
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCACHE_STATE
      bit_offset: 12
      bit_width: 12
      description: 'The bit is used to indicate whether dcache main fsm is in idle
        state or not. 1: in idle state,  0: not in idle state'
      read_allowed: true
      write_allowed: false
  - !Register
    name: CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE
    addr: 0x134
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: RECORD_DISABLE_DB_ENCRYPT
      bit_offset: 0
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: RECORD_DISABLE_G0CB_DECRYPT
      bit_offset: 1
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON
    addr: 0x138
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x7
    fields:
    - !Field
      name: CLK_FORCE_ON_MANUAL_CRYPT
      bit_offset: 0
      bit_width: 1
      description: 'The bit is used to close clock gating of manual crypt clock. 1:
        close gating, 0: open clock gating.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_FORCE_ON_AUTO_CRYPT
      bit_offset: 1
      bit_width: 1
      description: 'The bit is used to close clock gating of automatic crypt clock.
        1: close gating, 0: open clock gating.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_FORCE_ON_CRYPT
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to close clock gating of external memory encrypt
        and decrypt clock. 1: close gating, 0: open clock gating.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_BRIDGE_ARBITER_CTRL
    addr: 0x13c
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ALLOC_WB_HOLD_ARBITER
      bit_offset: 0
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_PRELOAD_INT_CTRL
    addr: 0x140
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ICACHE_PRELOAD_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The bit is used to indicate the interrupt by  icache pre-load done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ICACHE_PRELOAD_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The bit is used to enable the interrupt by  icache pre-load done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_PRELOAD_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The bit is used to clear the interrupt by  icache pre-load done.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DCACHE_PRELOAD_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The bit is used to indicate the interrupt by dcache pre-load done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCACHE_PRELOAD_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The bit is used to enable the interrupt by dcache pre-load done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_PRELOAD_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: The bit is used to clear the interrupt by dcache pre-load done.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CACHE_SYNC_INT_CTRL
    addr: 0x144
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ICACHE_SYNC_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The bit is used to indicate the interrupt by  icache sync done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ICACHE_SYNC_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The bit is used to enable the interrupt by  icache sync done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_SYNC_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The bit is used to clear the interrupt by  icache sync done.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DCACHE_SYNC_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The bit is used to indicate the interrupt by dcache sync done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCACHE_SYNC_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The bit is used to enable the interrupt by dcache sync done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_SYNC_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: The bit is used to clear the interrupt by dcache sync done.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CACHE_MMU_OWNER
    addr: 0x148
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: CACHE_MMU_OWNER
      bit_offset: 0
      bit_width: 24
      description: 'The bits are used to specify the owner of MMU.bit0: icache, bit1:
        dcache, bit2: dma, bit3: reserved.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_CONF_MISC
    addr: 0x14c
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x7
    fields:
    - !Field
      name: CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT
      bit_offset: 0
      bit_width: 1
      description: The bit is used to disable checking mmu entry fault by preload
        operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT
      bit_offset: 1
      bit_width: 1
      description: The bit is used to disable checking mmu entry fault by sync operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_TRACE_ENA
      bit_offset: 2
      bit_width: 1
      description: The bit is used to enable cache trace function.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_FREEZE
    addr: 0x150
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x4
    fields:
    - !Field
      name: ENA
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable dcache freeze mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODE
      bit_offset: 1
      bit_width: 1
      description: 'The bit is used to configure freeze mode, 0:  assert busy if CPU
        miss 1: assert hit if CPU miss'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 2
      bit_width: 1
      description: The bit is used to indicate dcache freeze success
      read_allowed: true
      write_allowed: false
  - !Register
    name: ICACHE_FREEZE
    addr: 0x154
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x4
    fields:
    - !Field
      name: ENA
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable icache freeze mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODE
      bit_offset: 1
      bit_width: 1
      description: 'The bit is used to configure freeze mode, 0:  assert busy if CPU
        miss 1: assert hit if CPU miss'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 2
      bit_width: 1
      description: The bit is used to indicate icache freeze success
      read_allowed: true
      write_allowed: false
  - !Register
    name: ICACHE_ATOMIC_OPERATE_ENA
    addr: 0x158
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x1
    fields:
    - !Field
      name: ICACHE_ATOMIC_OPERATE_ENA
      bit_offset: 0
      bit_width: 1
      description: The bit is used to activate icache atomic operation protection.
        In this case, sync/lock operation can not interrupt miss-work. This feature
        does not work during invalidateAll operation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_ATOMIC_OPERATE_ENA
    addr: 0x15c
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x1
    fields:
    - !Field
      name: DCACHE_ATOMIC_OPERATE_ENA
      bit_offset: 0
      bit_width: 1
      description: The bit is used to activate dcache atomic operation protection.
        In this case, sync/lock/occupy operation can not interrupt miss-work. This
        feature does not work during invalidateAll operation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_REQUEST
    addr: 0x160
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: BYPASS
      bit_offset: 0
      bit_width: 1
      description: The bit is used to disable request recording which could cause
        performance issue
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLOCK_GATE
    addr: 0x164
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x1
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_TAG_OBJECT_CTRL
    addr: 0x180
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: ICACHE_TAG_OBJECT
      bit_offset: 0
      bit_width: 1
      description: Set this bit to set icache tag memory as object. This bit should
        be onehot with the others fields inside this register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_TAG_OBJECT
      bit_offset: 1
      bit_width: 1
      description: Set this bit to set dcache tag memory as object. This bit should
        be onehot with the others fields inside this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_TAG_WAY_OBJECT
    addr: 0x184
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: CACHE_TAG_WAY_OBJECT
      bit_offset: 0
      bit_width: 3
      description: 'Set this bits to select which way of the tag-object will be accessed.
        0: way0, 1: way1, 2: way2, 3: way3, .., 7: way7.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_VADDR
    addr: 0x188
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: CACHE_VADDR
      bit_offset: 0
      bit_width: 32
      description: Those bits stores the virtual address which will decide where inside
        the specified tag memory object will be accessed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_TAG_CONTENT
    addr: 0x18c
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: CACHE_TAG_CONTENT
      bit_offset: 0
      bit_width: 32
      description: This is a constant place where we can write data to or read data
        from the tag memory on the specified cache.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x3fc
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x2012310
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: version information.
      read_allowed: true
      write_allowed: true
- !Module
  name: GPIO
  description: General Purpose Input/Output
  base_addr: 0x60004000
  size: 0x634
  registers:
  - !Register
    name: BT_SELECT
    addr: 0x0
    size_bits: 32
    description: GPIO bit select register
    fields:
    - !Field
      name: BT_SEL
      bit_offset: 0
      bit_width: 32
      description: GPIO bit select register
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT
    addr: 0x4
    size_bits: 32
    description: GPIO output register for GPIO0-31
    fields:
    - !Field
      name: DATA_ORIG
      bit_offset: 0
      bit_width: 32
      description: GPIO output register for GPIO0-31
  - !Register
    name: OUT_W1TS
    addr: 0x8
    size_bits: 32
    description: GPIO output set register for GPIO0-31
    fields:
    - !Field
      name: OUT_W1TS
      bit_offset: 0
      bit_width: 32
      description: GPIO output set register for GPIO0-31
      read_allowed: false
      write_allowed: true
  - !Register
    name: OUT_W1TC
    addr: 0xc
    size_bits: 32
    description: GPIO output clear register for GPIO0-31
    fields:
    - !Field
      name: OUT_W1TC
      bit_offset: 0
      bit_width: 32
      description: GPIO output clear register for GPIO0-31
      read_allowed: false
      write_allowed: true
  - !Register
    name: OUT1
    addr: 0x10
    size_bits: 32
    description: GPIO output register for GPIO32-53
    fields:
    - !Field
      name: DATA_ORIG
      bit_offset: 0
      bit_width: 22
      description: GPIO output register for GPIO32-53
  - !Register
    name: OUT1_W1TS
    addr: 0x14
    size_bits: 32
    description: GPIO output set register for GPIO32-53
    fields:
    - !Field
      name: OUT1_W1TS
      bit_offset: 0
      bit_width: 22
      description: GPIO output set register for GPIO32-53
      read_allowed: false
      write_allowed: true
  - !Register
    name: OUT1_W1TC
    addr: 0x18
    size_bits: 32
    description: GPIO output clear register for GPIO32-53
    fields:
    - !Field
      name: OUT1_W1TC
      bit_offset: 0
      bit_width: 22
      description: GPIO output clear register for GPIO32-53
      read_allowed: false
      write_allowed: true
  - !Register
    name: SDIO_SELECT
    addr: 0x1c
    size_bits: 32
    description: GPIO sdio select register
    fields:
    - !Field
      name: SDIO_SEL
      bit_offset: 0
      bit_width: 8
      description: GPIO sdio select register
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENABLE
    addr: 0x20
    size_bits: 32
    description: GPIO output enable register for GPIO0-31
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: GPIO output enable register for GPIO0-31
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENABLE_W1TS
    addr: 0x24
    size_bits: 32
    description: GPIO output enable set register for GPIO0-31
    fields:
    - !Field
      name: ENABLE_W1TS
      bit_offset: 0
      bit_width: 32
      description: GPIO output enable set register for GPIO0-31
      read_allowed: false
      write_allowed: true
  - !Register
    name: ENABLE_W1TC
    addr: 0x28
    size_bits: 32
    description: GPIO output enable clear register for GPIO0-31
    fields:
    - !Field
      name: ENABLE_W1TC
      bit_offset: 0
      bit_width: 32
      description: GPIO output enable clear register for GPIO0-31
      read_allowed: false
      write_allowed: true
  - !Register
    name: ENABLE1
    addr: 0x2c
    size_bits: 32
    description: GPIO output enable register for GPIO32-53
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 22
      description: GPIO output enable register for GPIO32-53
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENABLE1_W1TS
    addr: 0x30
    size_bits: 32
    description: GPIO output enable set register for GPIO32-53
    fields:
    - !Field
      name: ENABLE1_W1TS
      bit_offset: 0
      bit_width: 22
      description: GPIO output enable set register for GPIO32-53
      read_allowed: false
      write_allowed: true
  - !Register
    name: ENABLE1_W1TC
    addr: 0x34
    size_bits: 32
    description: GPIO output enable clear register for GPIO32-53
    fields:
    - !Field
      name: ENABLE1_W1TC
      bit_offset: 0
      bit_width: 22
      description: GPIO output enable clear register for GPIO32-53
      read_allowed: false
      write_allowed: true
  - !Register
    name: STRAP
    addr: 0x38
    size_bits: 32
    description: pad strapping register
    fields:
    - !Field
      name: STRAPPING
      bit_offset: 0
      bit_width: 16
      description: pad strapping register
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN
    addr: 0x3c
    size_bits: 32
    description: GPIO input register for GPIO0-31
    fields:
    - !Field
      name: DATA_NEXT
      bit_offset: 0
      bit_width: 32
      description: GPIO input register for GPIO0-31
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN1
    addr: 0x40
    size_bits: 32
    description: GPIO input register for GPIO32-53
    fields:
    - !Field
      name: DATA_NEXT
      bit_offset: 0
      bit_width: 22
      description: GPIO input register for GPIO32-53
      read_allowed: true
      write_allowed: false
  - !Register
    name: STATUS
    addr: 0x44
    size_bits: 32
    description: GPIO interrupt status register for GPIO0-31
    fields:
    - !Field
      name: INTERRUPT
      bit_offset: 0
      bit_width: 32
      description: GPIO interrupt status register for GPIO0-31
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS_W1TS
    addr: 0x48
    size_bits: 32
    description: GPIO interrupt status set register for GPIO0-31
    fields:
    - !Field
      name: STATUS_W1TS
      bit_offset: 0
      bit_width: 32
      description: GPIO interrupt status set register for GPIO0-31
      read_allowed: false
      write_allowed: true
  - !Register
    name: STATUS_W1TC
    addr: 0x4c
    size_bits: 32
    description: GPIO interrupt status clear register for GPIO0-31
    fields:
    - !Field
      name: STATUS_W1TC
      bit_offset: 0
      bit_width: 32
      description: GPIO interrupt status clear register for GPIO0-31
      read_allowed: false
      write_allowed: true
  - !Register
    name: STATUS1
    addr: 0x50
    size_bits: 32
    description: GPIO interrupt status register for GPIO32-53
    fields:
    - !Field
      name: INTERRUPT
      bit_offset: 0
      bit_width: 22
      description: GPIO interrupt status register for GPIO32-53
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS1_W1TS
    addr: 0x54
    size_bits: 32
    description: GPIO interrupt status set register for GPIO32-53
    fields:
    - !Field
      name: STATUS1_W1TS
      bit_offset: 0
      bit_width: 22
      description: GPIO interrupt status set register for GPIO32-53
      read_allowed: false
      write_allowed: true
  - !Register
    name: STATUS1_W1TC
    addr: 0x58
    size_bits: 32
    description: GPIO interrupt status clear register for GPIO32-53
    fields:
    - !Field
      name: STATUS1_W1TC
      bit_offset: 0
      bit_width: 22
      description: GPIO interrupt status clear register for GPIO32-53
      read_allowed: false
      write_allowed: true
  - !Register
    name: PCPU_INT
    addr: 0x5c
    size_bits: 32
    description: GPIO PRO_CPU interrupt status register for GPIO0-31
    fields:
    - !Field
      name: PROCPU_INT
      bit_offset: 0
      bit_width: 32
      description: GPIO PRO_CPU interrupt status register for GPIO0-31
      read_allowed: true
      write_allowed: false
  - !Register
    name: PCPU_NMI_INT
    addr: 0x60
    size_bits: 32
    description: GPIO PRO_CPU(not shielded) interrupt status register for GPIO0-31
    fields:
    - !Field
      name: PROCPU_NMI_INT
      bit_offset: 0
      bit_width: 32
      description: GPIO PRO_CPU(not shielded) interrupt status register for GPIO0-31
      read_allowed: true
      write_allowed: false
  - !Register
    name: CPUSDIO_INT
    addr: 0x64
    size_bits: 32
    description: GPIO CPUSDIO interrupt status register for GPIO0-31
    fields:
    - !Field
      name: SDIO_INT
      bit_offset: 0
      bit_width: 32
      description: GPIO CPUSDIO interrupt status register for GPIO0-31
      read_allowed: true
      write_allowed: false
  - !Register
    name: PCPU_INT1
    addr: 0x68
    size_bits: 32
    description: GPIO PRO_CPU interrupt status register for GPIO32-53
    fields:
    - !Field
      name: PROCPU_INT1
      bit_offset: 0
      bit_width: 22
      description: GPIO PRO_CPU interrupt status register for GPIO32-53
      read_allowed: true
      write_allowed: false
  - !Register
    name: PCPU_NMI_INT1
    addr: 0x6c
    size_bits: 32
    description: GPIO PRO_CPU(not shielded) interrupt status register for GPIO32-53
    fields:
    - !Field
      name: PROCPU_NMI_INT1
      bit_offset: 0
      bit_width: 22
      description: GPIO PRO_CPU(not shielded) interrupt status register for GPIO32-53
      read_allowed: true
      write_allowed: false
  - !Register
    name: CPUSDIO_INT1
    addr: 0x70
    size_bits: 32
    description: GPIO CPUSDIO interrupt status register for GPIO32-53
    fields:
    - !Field
      name: SDIO_INT1
      bit_offset: 0
      bit_width: 22
      description: GPIO CPUSDIO interrupt status register for GPIO32-53
      read_allowed: true
      write_allowed: false
  - !Register
    name: STATUS_NEXT
    addr: 0x14c
    size_bits: 32
    description: GPIO interrupt source register for GPIO0-31
    fields:
    - !Field
      name: STATUS_INTERRUPT_NEXT
      bit_offset: 0
      bit_width: 32
      description: GPIO interrupt source register for GPIO0-31
      read_allowed: true
      write_allowed: false
  - !Register
    name: STATUS_NEXT1
    addr: 0x150
    size_bits: 32
    description: GPIO interrupt source register for GPIO32-53
    fields:
    - !Field
      name: STATUS_INTERRUPT_NEXT1
      bit_offset: 0
      bit_width: 22
      description: GPIO interrupt source register for GPIO32-53
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLOCK_GATE
    addr: 0x62c
    size_bits: 32
    description: GPIO clock gate register
    reset_value: 0x1
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: set this bit to enable GPIO clock gate
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_DATE
    addr: 0x6fc
    size_bits: 32
    description: GPIO version register
    reset_value: 0x1907040
    fields:
    - !Field
      name: REG_DATE
      bit_offset: 0
      bit_width: 28
      description: version register
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN0
    addr: 0x74
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN1
    addr: 0x78
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN2
    addr: 0x7c
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN3
    addr: 0x80
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN4
    addr: 0x84
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN5
    addr: 0x88
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN6
    addr: 0x8c
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN7
    addr: 0x90
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN8
    addr: 0x94
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN9
    addr: 0x98
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN10
    addr: 0x9c
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN11
    addr: 0xa0
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN12
    addr: 0xa4
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN13
    addr: 0xa8
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN14
    addr: 0xac
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN15
    addr: 0xb0
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN16
    addr: 0xb4
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN17
    addr: 0xb8
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN18
    addr: 0xbc
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN19
    addr: 0xc0
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN20
    addr: 0xc4
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN21
    addr: 0xc8
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN22
    addr: 0xcc
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN23
    addr: 0xd0
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN24
    addr: 0xd4
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN25
    addr: 0xd8
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN26
    addr: 0xdc
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN27
    addr: 0xe0
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN28
    addr: 0xe4
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN29
    addr: 0xe8
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN30
    addr: 0xec
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN31
    addr: 0xf0
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN32
    addr: 0xf4
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN33
    addr: 0xf8
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN34
    addr: 0xfc
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN35
    addr: 0x100
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN36
    addr: 0x104
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN37
    addr: 0x108
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN38
    addr: 0x10c
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN39
    addr: 0x110
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN40
    addr: 0x114
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN41
    addr: 0x118
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN42
    addr: 0x11c
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN43
    addr: 0x120
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN44
    addr: 0x124
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN45
    addr: 0x128
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN46
    addr: 0x12c
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN47
    addr: 0x130
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN48
    addr: 0x134
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN49
    addr: 0x138
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN50
    addr: 0x13c
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN51
    addr: 0x140
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN52
    addr: 0x144
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN53
    addr: 0x148
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC0_IN_SEL_CFG
    addr: 0x154
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC1_IN_SEL_CFG
    addr: 0x158
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC2_IN_SEL_CFG
    addr: 0x15c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC3_IN_SEL_CFG
    addr: 0x160
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC4_IN_SEL_CFG
    addr: 0x164
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC5_IN_SEL_CFG
    addr: 0x168
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC6_IN_SEL_CFG
    addr: 0x16c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC7_IN_SEL_CFG
    addr: 0x170
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC8_IN_SEL_CFG
    addr: 0x174
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC9_IN_SEL_CFG
    addr: 0x178
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC10_IN_SEL_CFG
    addr: 0x17c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC11_IN_SEL_CFG
    addr: 0x180
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC12_IN_SEL_CFG
    addr: 0x184
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC13_IN_SEL_CFG
    addr: 0x188
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC14_IN_SEL_CFG
    addr: 0x18c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC15_IN_SEL_CFG
    addr: 0x190
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC16_IN_SEL_CFG
    addr: 0x194
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC17_IN_SEL_CFG
    addr: 0x198
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC18_IN_SEL_CFG
    addr: 0x19c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC19_IN_SEL_CFG
    addr: 0x1a0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC20_IN_SEL_CFG
    addr: 0x1a4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC21_IN_SEL_CFG
    addr: 0x1a8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC22_IN_SEL_CFG
    addr: 0x1ac
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC23_IN_SEL_CFG
    addr: 0x1b0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC24_IN_SEL_CFG
    addr: 0x1b4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC25_IN_SEL_CFG
    addr: 0x1b8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC26_IN_SEL_CFG
    addr: 0x1bc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC27_IN_SEL_CFG
    addr: 0x1c0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC28_IN_SEL_CFG
    addr: 0x1c4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC29_IN_SEL_CFG
    addr: 0x1c8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC30_IN_SEL_CFG
    addr: 0x1cc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC31_IN_SEL_CFG
    addr: 0x1d0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC32_IN_SEL_CFG
    addr: 0x1d4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC33_IN_SEL_CFG
    addr: 0x1d8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC34_IN_SEL_CFG
    addr: 0x1dc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC35_IN_SEL_CFG
    addr: 0x1e0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC36_IN_SEL_CFG
    addr: 0x1e4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC37_IN_SEL_CFG
    addr: 0x1e8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC38_IN_SEL_CFG
    addr: 0x1ec
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC39_IN_SEL_CFG
    addr: 0x1f0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC40_IN_SEL_CFG
    addr: 0x1f4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC41_IN_SEL_CFG
    addr: 0x1f8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC42_IN_SEL_CFG
    addr: 0x1fc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC43_IN_SEL_CFG
    addr: 0x200
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC44_IN_SEL_CFG
    addr: 0x204
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC45_IN_SEL_CFG
    addr: 0x208
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC46_IN_SEL_CFG
    addr: 0x20c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC47_IN_SEL_CFG
    addr: 0x210
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC48_IN_SEL_CFG
    addr: 0x214
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC49_IN_SEL_CFG
    addr: 0x218
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC50_IN_SEL_CFG
    addr: 0x21c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC51_IN_SEL_CFG
    addr: 0x220
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC52_IN_SEL_CFG
    addr: 0x224
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC53_IN_SEL_CFG
    addr: 0x228
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC54_IN_SEL_CFG
    addr: 0x22c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC55_IN_SEL_CFG
    addr: 0x230
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC56_IN_SEL_CFG
    addr: 0x234
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC57_IN_SEL_CFG
    addr: 0x238
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC58_IN_SEL_CFG
    addr: 0x23c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC59_IN_SEL_CFG
    addr: 0x240
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC60_IN_SEL_CFG
    addr: 0x244
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC61_IN_SEL_CFG
    addr: 0x248
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC62_IN_SEL_CFG
    addr: 0x24c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC63_IN_SEL_CFG
    addr: 0x250
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC64_IN_SEL_CFG
    addr: 0x254
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC65_IN_SEL_CFG
    addr: 0x258
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC66_IN_SEL_CFG
    addr: 0x25c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC67_IN_SEL_CFG
    addr: 0x260
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC68_IN_SEL_CFG
    addr: 0x264
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC69_IN_SEL_CFG
    addr: 0x268
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC70_IN_SEL_CFG
    addr: 0x26c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC71_IN_SEL_CFG
    addr: 0x270
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC72_IN_SEL_CFG
    addr: 0x274
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC73_IN_SEL_CFG
    addr: 0x278
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC74_IN_SEL_CFG
    addr: 0x27c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC75_IN_SEL_CFG
    addr: 0x280
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC76_IN_SEL_CFG
    addr: 0x284
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC77_IN_SEL_CFG
    addr: 0x288
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC78_IN_SEL_CFG
    addr: 0x28c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC79_IN_SEL_CFG
    addr: 0x290
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC80_IN_SEL_CFG
    addr: 0x294
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC81_IN_SEL_CFG
    addr: 0x298
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC82_IN_SEL_CFG
    addr: 0x29c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC83_IN_SEL_CFG
    addr: 0x2a0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC84_IN_SEL_CFG
    addr: 0x2a4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC85_IN_SEL_CFG
    addr: 0x2a8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC86_IN_SEL_CFG
    addr: 0x2ac
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC87_IN_SEL_CFG
    addr: 0x2b0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC88_IN_SEL_CFG
    addr: 0x2b4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC89_IN_SEL_CFG
    addr: 0x2b8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC90_IN_SEL_CFG
    addr: 0x2bc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC91_IN_SEL_CFG
    addr: 0x2c0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC92_IN_SEL_CFG
    addr: 0x2c4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC93_IN_SEL_CFG
    addr: 0x2c8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC94_IN_SEL_CFG
    addr: 0x2cc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC95_IN_SEL_CFG
    addr: 0x2d0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC96_IN_SEL_CFG
    addr: 0x2d4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC97_IN_SEL_CFG
    addr: 0x2d8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC98_IN_SEL_CFG
    addr: 0x2dc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC99_IN_SEL_CFG
    addr: 0x2e0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC100_IN_SEL_CFG
    addr: 0x2e4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC101_IN_SEL_CFG
    addr: 0x2e8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC102_IN_SEL_CFG
    addr: 0x2ec
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC103_IN_SEL_CFG
    addr: 0x2f0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC104_IN_SEL_CFG
    addr: 0x2f4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC105_IN_SEL_CFG
    addr: 0x2f8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC106_IN_SEL_CFG
    addr: 0x2fc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC107_IN_SEL_CFG
    addr: 0x300
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC108_IN_SEL_CFG
    addr: 0x304
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC109_IN_SEL_CFG
    addr: 0x308
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC110_IN_SEL_CFG
    addr: 0x30c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC111_IN_SEL_CFG
    addr: 0x310
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC112_IN_SEL_CFG
    addr: 0x314
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC113_IN_SEL_CFG
    addr: 0x318
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC114_IN_SEL_CFG
    addr: 0x31c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC115_IN_SEL_CFG
    addr: 0x320
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC116_IN_SEL_CFG
    addr: 0x324
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC117_IN_SEL_CFG
    addr: 0x328
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC118_IN_SEL_CFG
    addr: 0x32c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC119_IN_SEL_CFG
    addr: 0x330
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC120_IN_SEL_CFG
    addr: 0x334
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC121_IN_SEL_CFG
    addr: 0x338
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC122_IN_SEL_CFG
    addr: 0x33c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC123_IN_SEL_CFG
    addr: 0x340
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC124_IN_SEL_CFG
    addr: 0x344
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC125_IN_SEL_CFG
    addr: 0x348
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC126_IN_SEL_CFG
    addr: 0x34c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC127_IN_SEL_CFG
    addr: 0x350
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC128_IN_SEL_CFG
    addr: 0x354
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC129_IN_SEL_CFG
    addr: 0x358
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC130_IN_SEL_CFG
    addr: 0x35c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC131_IN_SEL_CFG
    addr: 0x360
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC132_IN_SEL_CFG
    addr: 0x364
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC133_IN_SEL_CFG
    addr: 0x368
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC134_IN_SEL_CFG
    addr: 0x36c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC135_IN_SEL_CFG
    addr: 0x370
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC136_IN_SEL_CFG
    addr: 0x374
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC137_IN_SEL_CFG
    addr: 0x378
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC138_IN_SEL_CFG
    addr: 0x37c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC139_IN_SEL_CFG
    addr: 0x380
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC140_IN_SEL_CFG
    addr: 0x384
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC141_IN_SEL_CFG
    addr: 0x388
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC142_IN_SEL_CFG
    addr: 0x38c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC143_IN_SEL_CFG
    addr: 0x390
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC144_IN_SEL_CFG
    addr: 0x394
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC145_IN_SEL_CFG
    addr: 0x398
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC146_IN_SEL_CFG
    addr: 0x39c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC147_IN_SEL_CFG
    addr: 0x3a0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC148_IN_SEL_CFG
    addr: 0x3a4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC149_IN_SEL_CFG
    addr: 0x3a8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC150_IN_SEL_CFG
    addr: 0x3ac
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC151_IN_SEL_CFG
    addr: 0x3b0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC152_IN_SEL_CFG
    addr: 0x3b4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC153_IN_SEL_CFG
    addr: 0x3b8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC154_IN_SEL_CFG
    addr: 0x3bc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC155_IN_SEL_CFG
    addr: 0x3c0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC156_IN_SEL_CFG
    addr: 0x3c4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC157_IN_SEL_CFG
    addr: 0x3c8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC158_IN_SEL_CFG
    addr: 0x3cc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC159_IN_SEL_CFG
    addr: 0x3d0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC160_IN_SEL_CFG
    addr: 0x3d4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC161_IN_SEL_CFG
    addr: 0x3d8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC162_IN_SEL_CFG
    addr: 0x3dc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC163_IN_SEL_CFG
    addr: 0x3e0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC164_IN_SEL_CFG
    addr: 0x3e4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC165_IN_SEL_CFG
    addr: 0x3e8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC166_IN_SEL_CFG
    addr: 0x3ec
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC167_IN_SEL_CFG
    addr: 0x3f0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC168_IN_SEL_CFG
    addr: 0x3f4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC169_IN_SEL_CFG
    addr: 0x3f8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC170_IN_SEL_CFG
    addr: 0x3fc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC171_IN_SEL_CFG
    addr: 0x400
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC172_IN_SEL_CFG
    addr: 0x404
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC173_IN_SEL_CFG
    addr: 0x408
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC174_IN_SEL_CFG
    addr: 0x40c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC175_IN_SEL_CFG
    addr: 0x410
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC176_IN_SEL_CFG
    addr: 0x414
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC177_IN_SEL_CFG
    addr: 0x418
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC178_IN_SEL_CFG
    addr: 0x41c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC179_IN_SEL_CFG
    addr: 0x420
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC180_IN_SEL_CFG
    addr: 0x424
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC181_IN_SEL_CFG
    addr: 0x428
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC182_IN_SEL_CFG
    addr: 0x42c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC183_IN_SEL_CFG
    addr: 0x430
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC184_IN_SEL_CFG
    addr: 0x434
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC185_IN_SEL_CFG
    addr: 0x438
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC186_IN_SEL_CFG
    addr: 0x43c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC187_IN_SEL_CFG
    addr: 0x440
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC188_IN_SEL_CFG
    addr: 0x444
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC189_IN_SEL_CFG
    addr: 0x448
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC190_IN_SEL_CFG
    addr: 0x44c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC191_IN_SEL_CFG
    addr: 0x450
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC192_IN_SEL_CFG
    addr: 0x454
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC193_IN_SEL_CFG
    addr: 0x458
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC194_IN_SEL_CFG
    addr: 0x45c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC195_IN_SEL_CFG
    addr: 0x460
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC196_IN_SEL_CFG
    addr: 0x464
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC197_IN_SEL_CFG
    addr: 0x468
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC198_IN_SEL_CFG
    addr: 0x46c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC199_IN_SEL_CFG
    addr: 0x470
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC200_IN_SEL_CFG
    addr: 0x474
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC201_IN_SEL_CFG
    addr: 0x478
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC202_IN_SEL_CFG
    addr: 0x47c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC203_IN_SEL_CFG
    addr: 0x480
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC204_IN_SEL_CFG
    addr: 0x484
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC205_IN_SEL_CFG
    addr: 0x488
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC206_IN_SEL_CFG
    addr: 0x48c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC207_IN_SEL_CFG
    addr: 0x490
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC208_IN_SEL_CFG
    addr: 0x494
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC209_IN_SEL_CFG
    addr: 0x498
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC210_IN_SEL_CFG
    addr: 0x49c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC211_IN_SEL_CFG
    addr: 0x4a0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC212_IN_SEL_CFG
    addr: 0x4a4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC213_IN_SEL_CFG
    addr: 0x4a8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC214_IN_SEL_CFG
    addr: 0x4ac
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC215_IN_SEL_CFG
    addr: 0x4b0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC216_IN_SEL_CFG
    addr: 0x4b4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC217_IN_SEL_CFG
    addr: 0x4b8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC218_IN_SEL_CFG
    addr: 0x4bc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC219_IN_SEL_CFG
    addr: 0x4c0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC220_IN_SEL_CFG
    addr: 0x4c4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC221_IN_SEL_CFG
    addr: 0x4c8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC222_IN_SEL_CFG
    addr: 0x4cc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC223_IN_SEL_CFG
    addr: 0x4d0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC224_IN_SEL_CFG
    addr: 0x4d4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC225_IN_SEL_CFG
    addr: 0x4d8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC226_IN_SEL_CFG
    addr: 0x4dc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC227_IN_SEL_CFG
    addr: 0x4e0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC228_IN_SEL_CFG
    addr: 0x4e4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC229_IN_SEL_CFG
    addr: 0x4e8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC230_IN_SEL_CFG
    addr: 0x4ec
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC231_IN_SEL_CFG
    addr: 0x4f0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC232_IN_SEL_CFG
    addr: 0x4f4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC233_IN_SEL_CFG
    addr: 0x4f8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC234_IN_SEL_CFG
    addr: 0x4fc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC235_IN_SEL_CFG
    addr: 0x500
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC236_IN_SEL_CFG
    addr: 0x504
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC237_IN_SEL_CFG
    addr: 0x508
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC238_IN_SEL_CFG
    addr: 0x50c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC239_IN_SEL_CFG
    addr: 0x510
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC240_IN_SEL_CFG
    addr: 0x514
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC241_IN_SEL_CFG
    addr: 0x518
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC242_IN_SEL_CFG
    addr: 0x51c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC243_IN_SEL_CFG
    addr: 0x520
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC244_IN_SEL_CFG
    addr: 0x524
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC245_IN_SEL_CFG
    addr: 0x528
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC246_IN_SEL_CFG
    addr: 0x52c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC247_IN_SEL_CFG
    addr: 0x530
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC248_IN_SEL_CFG
    addr: 0x534
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC249_IN_SEL_CFG
    addr: 0x538
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC250_IN_SEL_CFG
    addr: 0x53c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC251_IN_SEL_CFG
    addr: 0x540
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC252_IN_SEL_CFG
    addr: 0x544
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC253_IN_SEL_CFG
    addr: 0x548
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC254_IN_SEL_CFG
    addr: 0x54c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC255_IN_SEL_CFG
    addr: 0x550
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC0_OUT_SEL_CFG
    addr: 0x554
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC1_OUT_SEL_CFG
    addr: 0x558
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC2_OUT_SEL_CFG
    addr: 0x55c
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC3_OUT_SEL_CFG
    addr: 0x560
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC4_OUT_SEL_CFG
    addr: 0x564
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC5_OUT_SEL_CFG
    addr: 0x568
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC6_OUT_SEL_CFG
    addr: 0x56c
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC7_OUT_SEL_CFG
    addr: 0x570
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC8_OUT_SEL_CFG
    addr: 0x574
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC9_OUT_SEL_CFG
    addr: 0x578
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC10_OUT_SEL_CFG
    addr: 0x57c
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC11_OUT_SEL_CFG
    addr: 0x580
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC12_OUT_SEL_CFG
    addr: 0x584
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC13_OUT_SEL_CFG
    addr: 0x588
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC14_OUT_SEL_CFG
    addr: 0x58c
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC15_OUT_SEL_CFG
    addr: 0x590
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC16_OUT_SEL_CFG
    addr: 0x594
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC17_OUT_SEL_CFG
    addr: 0x598
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC18_OUT_SEL_CFG
    addr: 0x59c
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC19_OUT_SEL_CFG
    addr: 0x5a0
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC20_OUT_SEL_CFG
    addr: 0x5a4
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC21_OUT_SEL_CFG
    addr: 0x5a8
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC22_OUT_SEL_CFG
    addr: 0x5ac
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC23_OUT_SEL_CFG
    addr: 0x5b0
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC24_OUT_SEL_CFG
    addr: 0x5b4
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC25_OUT_SEL_CFG
    addr: 0x5b8
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC26_OUT_SEL_CFG
    addr: 0x5bc
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC27_OUT_SEL_CFG
    addr: 0x5c0
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC28_OUT_SEL_CFG
    addr: 0x5c4
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC29_OUT_SEL_CFG
    addr: 0x5c8
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC30_OUT_SEL_CFG
    addr: 0x5cc
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC31_OUT_SEL_CFG
    addr: 0x5d0
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC32_OUT_SEL_CFG
    addr: 0x5d4
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC33_OUT_SEL_CFG
    addr: 0x5d8
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC34_OUT_SEL_CFG
    addr: 0x5dc
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC35_OUT_SEL_CFG
    addr: 0x5e0
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC36_OUT_SEL_CFG
    addr: 0x5e4
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC37_OUT_SEL_CFG
    addr: 0x5e8
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC38_OUT_SEL_CFG
    addr: 0x5ec
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC39_OUT_SEL_CFG
    addr: 0x5f0
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC40_OUT_SEL_CFG
    addr: 0x5f4
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC41_OUT_SEL_CFG
    addr: 0x5f8
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC42_OUT_SEL_CFG
    addr: 0x5fc
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC43_OUT_SEL_CFG
    addr: 0x600
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC44_OUT_SEL_CFG
    addr: 0x604
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC45_OUT_SEL_CFG
    addr: 0x608
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC46_OUT_SEL_CFG
    addr: 0x60c
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC47_OUT_SEL_CFG
    addr: 0x610
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC48_OUT_SEL_CFG
    addr: 0x614
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC49_OUT_SEL_CFG
    addr: 0x618
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC50_OUT_SEL_CFG
    addr: 0x61c
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC51_OUT_SEL_CFG
    addr: 0x620
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC52_OUT_SEL_CFG
    addr: 0x624
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC53_OUT_SEL_CFG
    addr: 0x628
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
- !Module
  name: GPIOSD
  description: Sigma-Delta Modulation
  base_addr: 0x60004f00
  size: 0x2c
  registers:
  - !Register
    name: SIGMADELTA_CG
    addr: 0x20
    size_bits: 32
    description: Clock Gating Configure Register
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: Clock enable bit of configuration registers for sigma delta modulation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA_MISC
    addr: 0x24
    size_bits: 32
    description: MISC Register
    fields:
    - !Field
      name: FUNCTION_CLK_EN
      bit_offset: 30
      bit_width: 1
      description: Clock enable bit of sigma delta modulation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_SWAP
      bit_offset: 31
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA_VERSION
    addr: 0x28
    size_bits: 32
    description: Version Control Register
    reset_value: 0x1802260
    fields:
    - !Field
      name: GPIO_SD_DATE
      bit_offset: 0
      bit_width: 28
      description: Version control register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA0
    addr: 0x0
    size_bits: 32
    description: Duty Cycle Configure Register of SDM%s
    reset_value: 0xff00
    fields:
    - !Field
      name: SD_IN
      bit_offset: 0
      bit_width: 8
      description: This field is used to configure the duty cycle of sigma delta modulation
        output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SD_PRESCALE
      bit_offset: 8
      bit_width: 8
      description: This field is used to set a divider value to divide APB clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA1
    addr: 0x4
    size_bits: 32
    description: Duty Cycle Configure Register of SDM%s
    reset_value: 0xff00
    fields:
    - !Field
      name: SD_IN
      bit_offset: 0
      bit_width: 8
      description: This field is used to configure the duty cycle of sigma delta modulation
        output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SD_PRESCALE
      bit_offset: 8
      bit_width: 8
      description: This field is used to set a divider value to divide APB clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA2
    addr: 0x8
    size_bits: 32
    description: Duty Cycle Configure Register of SDM%s
    reset_value: 0xff00
    fields:
    - !Field
      name: SD_IN
      bit_offset: 0
      bit_width: 8
      description: This field is used to configure the duty cycle of sigma delta modulation
        output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SD_PRESCALE
      bit_offset: 8
      bit_width: 8
      description: This field is used to set a divider value to divide APB clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA3
    addr: 0xc
    size_bits: 32
    description: Duty Cycle Configure Register of SDM%s
    reset_value: 0xff00
    fields:
    - !Field
      name: SD_IN
      bit_offset: 0
      bit_width: 8
      description: This field is used to configure the duty cycle of sigma delta modulation
        output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SD_PRESCALE
      bit_offset: 8
      bit_width: 8
      description: This field is used to set a divider value to divide APB clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA4
    addr: 0x10
    size_bits: 32
    description: Duty Cycle Configure Register of SDM%s
    reset_value: 0xff00
    fields:
    - !Field
      name: SD_IN
      bit_offset: 0
      bit_width: 8
      description: This field is used to configure the duty cycle of sigma delta modulation
        output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SD_PRESCALE
      bit_offset: 8
      bit_width: 8
      description: This field is used to set a divider value to divide APB clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA5
    addr: 0x14
    size_bits: 32
    description: Duty Cycle Configure Register of SDM%s
    reset_value: 0xff00
    fields:
    - !Field
      name: SD_IN
      bit_offset: 0
      bit_width: 8
      description: This field is used to configure the duty cycle of sigma delta modulation
        output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SD_PRESCALE
      bit_offset: 8
      bit_width: 8
      description: This field is used to set a divider value to divide APB clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA6
    addr: 0x18
    size_bits: 32
    description: Duty Cycle Configure Register of SDM%s
    reset_value: 0xff00
    fields:
    - !Field
      name: SD_IN
      bit_offset: 0
      bit_width: 8
      description: This field is used to configure the duty cycle of sigma delta modulation
        output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SD_PRESCALE
      bit_offset: 8
      bit_width: 8
      description: This field is used to set a divider value to divide APB clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA7
    addr: 0x1c
    size_bits: 32
    description: Duty Cycle Configure Register of SDM%s
    reset_value: 0xff00
    fields:
    - !Field
      name: SD_IN
      bit_offset: 0
      bit_width: 8
      description: This field is used to configure the duty cycle of sigma delta modulation
        output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SD_PRESCALE
      bit_offset: 8
      bit_width: 8
      description: This field is used to set a divider value to divide APB clock.
      read_allowed: true
      write_allowed: true
- !Module
  name: HMAC
  description: HMAC (Hash-based Message Authentication Code) Accelerator
  base_addr: 0x6003e000
  size: 0xa4
  registers:
  - !Register
    name: SET_START
    addr: 0x40
    size_bits: 32
    description: Process control register 0.
    fields:
    - !Field
      name: SET_START
      bit_offset: 0
      bit_width: 1
      description: Start hmac operation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_PARA_PURPOSE
    addr: 0x44
    size_bits: 32
    description: Configure purpose.
    fields:
    - !Field
      name: PURPOSE_SET
      bit_offset: 0
      bit_width: 4
      description: Set hmac parameter purpose.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_PARA_KEY
    addr: 0x48
    size_bits: 32
    description: Configure key.
    fields:
    - !Field
      name: KEY_SET
      bit_offset: 0
      bit_width: 3
      description: Set hmac parameter key.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_PARA_FINISH
    addr: 0x4c
    size_bits: 32
    description: Finish initial configuration.
    fields:
    - !Field
      name: SET_PARA_END
      bit_offset: 0
      bit_width: 1
      description: Finish hmac configuration.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_MESSAGE_ONE
    addr: 0x50
    size_bits: 32
    description: Process control register 1.
    fields:
    - !Field
      name: SET_TEXT_ONE
      bit_offset: 0
      bit_width: 1
      description: Call SHA to calculate one message block.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_MESSAGE_ING
    addr: 0x54
    size_bits: 32
    description: Process control register 2.
    fields:
    - !Field
      name: SET_TEXT_ING
      bit_offset: 0
      bit_width: 1
      description: Continue typical hmac.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_MESSAGE_END
    addr: 0x58
    size_bits: 32
    description: Process control register 3.
    fields:
    - !Field
      name: SET_TEXT_END
      bit_offset: 0
      bit_width: 1
      description: Start hardware padding.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_RESULT_FINISH
    addr: 0x5c
    size_bits: 32
    description: Process control register 4.
    fields:
    - !Field
      name: SET_RESULT_END
      bit_offset: 0
      bit_width: 1
      description: After read result from upstream, then let hmac back to idle.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_INVALIDATE_JTAG
    addr: 0x60
    size_bits: 32
    description: Invalidate register 0.
    fields:
    - !Field
      name: SET_INVALIDATE_JTAG
      bit_offset: 0
      bit_width: 1
      description: Clear result from hmac downstream JTAG.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_INVALIDATE_DS
    addr: 0x64
    size_bits: 32
    description: Invalidate register 1.
    fields:
    - !Field
      name: SET_INVALIDATE_DS
      bit_offset: 0
      bit_width: 1
      description: Clear result from hmac downstream DS.
      read_allowed: false
      write_allowed: true
  - !Register
    name: QUERY_ERROR
    addr: 0x68
    size_bits: 32
    description: Error register.
    fields:
    - !Field
      name: QUREY_CHECK
      bit_offset: 0
      bit_width: 1
      description: 'Hmac configuration state. 0: key are agree with purpose. 1: error'
      read_allowed: true
      write_allowed: false
  - !Register
    name: QUERY_BUSY
    addr: 0x6c
    size_bits: 32
    description: Busy register.
    fields:
    - !Field
      name: BUSY_STATE
      bit_offset: 0
      bit_width: 1
      description: 'Hmac state. 1''b0: idle. 1''b1: busy'
      read_allowed: true
      write_allowed: false
  - !Register
    name: SET_MESSAGE_PAD
    addr: 0xf0
    size_bits: 32
    description: Process control register 5.
    fields:
    - !Field
      name: SET_TEXT_PAD
      bit_offset: 0
      bit_width: 1
      description: Start software padding.
      read_allowed: false
      write_allowed: true
  - !Register
    name: ONE_BLOCK
    addr: 0xf4
    size_bits: 32
    description: Process control register 6.
    fields:
    - !Field
      name: SET_ONE_BLOCK
      bit_offset: 0
      bit_width: 1
      description: Don't have to do padding.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SOFT_JTAG_CTRL
    addr: 0xf8
    size_bits: 32
    description: Jtag register 0.
    fields:
    - !Field
      name: SOFT_JTAG_CTRL
      bit_offset: 0
      bit_width: 1
      description: Turn on JTAG verification.
      read_allowed: false
      write_allowed: true
  - !Register
    name: WR_JTAG
    addr: 0xfc
    size_bits: 32
    description: Jtag register 1.
    fields:
    - !Field
      name: WR_JTAG
      bit_offset: 0
      bit_width: 32
      description: 32-bit of key to be compared.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x1fc
    size_bits: 32
    description: Date register.
    reset_value: 0x2101070
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: Hmac date information/ hmac version information.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WR_MESSAGE_MEM[0]
    addr: 0x80
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[1]
    addr: 0x81
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[2]
    addr: 0x82
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[3]
    addr: 0x83
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[4]
    addr: 0x84
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[5]
    addr: 0x85
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[6]
    addr: 0x86
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[7]
    addr: 0x87
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[8]
    addr: 0x88
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[9]
    addr: 0x89
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[10]
    addr: 0x8a
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[11]
    addr: 0x8b
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[12]
    addr: 0x8c
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[13]
    addr: 0x8d
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[14]
    addr: 0x8e
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[15]
    addr: 0x8f
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[16]
    addr: 0x90
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[17]
    addr: 0x91
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[18]
    addr: 0x92
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[19]
    addr: 0x93
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[20]
    addr: 0x94
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[21]
    addr: 0x95
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[22]
    addr: 0x96
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[23]
    addr: 0x97
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[24]
    addr: 0x98
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[25]
    addr: 0x99
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[26]
    addr: 0x9a
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[27]
    addr: 0x9b
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[28]
    addr: 0x9c
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[29]
    addr: 0x9d
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[30]
    addr: 0x9e
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[31]
    addr: 0x9f
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[32]
    addr: 0xa0
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[33]
    addr: 0xa1
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[34]
    addr: 0xa2
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[35]
    addr: 0xa3
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[36]
    addr: 0xa4
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[37]
    addr: 0xa5
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[38]
    addr: 0xa6
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[39]
    addr: 0xa7
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[40]
    addr: 0xa8
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[41]
    addr: 0xa9
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[42]
    addr: 0xaa
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[43]
    addr: 0xab
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[44]
    addr: 0xac
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[45]
    addr: 0xad
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[46]
    addr: 0xae
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[47]
    addr: 0xaf
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[48]
    addr: 0xb0
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[49]
    addr: 0xb1
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[50]
    addr: 0xb2
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[51]
    addr: 0xb3
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[52]
    addr: 0xb4
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[53]
    addr: 0xb5
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[54]
    addr: 0xb6
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[55]
    addr: 0xb7
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[56]
    addr: 0xb8
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[57]
    addr: 0xb9
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[58]
    addr: 0xba
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[59]
    addr: 0xbb
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[60]
    addr: 0xbc
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[61]
    addr: 0xbd
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[62]
    addr: 0xbe
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[63]
    addr: 0xbf
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: RD_RESULT_MEM[0]
    addr: 0xc0
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[1]
    addr: 0xc1
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[2]
    addr: 0xc2
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[3]
    addr: 0xc3
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[4]
    addr: 0xc4
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[5]
    addr: 0xc5
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[6]
    addr: 0xc6
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[7]
    addr: 0xc7
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[8]
    addr: 0xc8
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[9]
    addr: 0xc9
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[10]
    addr: 0xca
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[11]
    addr: 0xcb
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[12]
    addr: 0xcc
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[13]
    addr: 0xcd
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[14]
    addr: 0xce
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[15]
    addr: 0xcf
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[16]
    addr: 0xd0
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[17]
    addr: 0xd1
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[18]
    addr: 0xd2
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[19]
    addr: 0xd3
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[20]
    addr: 0xd4
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[21]
    addr: 0xd5
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[22]
    addr: 0xd6
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[23]
    addr: 0xd7
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[24]
    addr: 0xd8
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[25]
    addr: 0xd9
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[26]
    addr: 0xda
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[27]
    addr: 0xdb
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[28]
    addr: 0xdc
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[29]
    addr: 0xdd
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[30]
    addr: 0xde
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[31]
    addr: 0xdf
    size_bits: 8
    description: Result from upstream.
    fields: []
- !Module
  name: I2C0
  description: I2C (Inter-Integrated Circuit) Controller
  base_addr: 0x60013000
  size: 0x90
  registers:
  - !Register
    name: SCL_LOW_PERIOD
    addr: 0x0
    size_bits: 32
    description: 'Configures the low level width of the SCL

      Clock'
    fields:
    - !Field
      name: SCL_LOW_PERIOD
      bit_offset: 0
      bit_width: 9
      description: This register is used to configure for how long SCL remains low
        in master mode, in I2C module clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTR
    addr: 0x4
    size_bits: 32
    description: Transmission setting
    reset_value: 0x20b
    fields:
    - !Field
      name: SDA_FORCE_OUT
      bit_offset: 0
      bit_width: 1
      description: '0: direct output; 1: open drain output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_FORCE_OUT
      bit_offset: 1
      bit_width: 1
      description: '0: direct output; 1: open drain output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAMPLE_SCL_LEVEL
      bit_offset: 2
      bit_width: 1
      description: 'This register is used to select the sample mode.

        1: sample SDA data on the SCL low level.

        0: sample SDA data on the SCL high level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FULL_ACK_LEVEL
      bit_offset: 3
      bit_width: 1
      description: This register is used to configure the ACK value that need to sent
        by master when the rx_fifo_cnt has reached the threshold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MS_MODE
      bit_offset: 4
      bit_width: 1
      description: 'Set this bit to configure the module as an I2C Master. Clear this
        bit to configure the

        module as an I2C Slave.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_START
      bit_offset: 5
      bit_width: 1
      description: Set this bit to start sending the data in txfifo.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_LSB_FIRST
      bit_offset: 6
      bit_width: 1
      description: "This bit is used to control the sending mode for data needing\
        \ to be sent. \n1: send data from the least significant bit;\n0: send data\
        \ from the most significant bit."
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_LSB_FIRST
      bit_offset: 7
      bit_width: 1
      description: 'This bit is used to control the storage mode for received data.

        1: receive data from the least significant bit;

        0: receive data from the most significant bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 8
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARBITRATION_EN
      bit_offset: 9
      bit_width: 1
      description: This is the enable bit for arbitration_lost.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSM_RST
      bit_offset: 10
      bit_width: 1
      description: This register is used to reset the scl FMS.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CONF_UPGATE
      bit_offset: 11
      bit_width: 1
      description: synchronization bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLV_TX_AUTO_START_EN
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for slave to send data automatically
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADDR_10BIT_RW_CHECK_EN
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit to check if the r/w bit of 10bit addressing
        consists with I2C protocol
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADDR_BROADCASTING_EN
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit to support the 7bit general call function.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x8
    size_bits: 32
    description: Describe I2C work status.
    reset_value: 0xc000
    fields:
    - !Field
      name: RESP_REC
      bit_offset: 0
      bit_width: 1
      description: 'The received ACK value in master mode or slave mode. 0: ACK, 1:
        NACK.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_RW
      bit_offset: 1
      bit_width: 1
      description: 'When in slave mode, 1: master reads from slave; 0: master writes
        to slave.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARB_LOST
      bit_offset: 3
      bit_width: 1
      description: When the I2C controller loses control of SCL line, this register
        changes to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BUS_BUSY
      bit_offset: 4
      bit_width: 1
      description: '1: the I2C bus is busy transferring data; 0: the I2C bus is in
        idle state.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_ADDRESSED
      bit_offset: 5
      bit_width: 1
      description: 'When configured as an I2C Slave, and the address sent by the master
        is

        equal to the address of the slave, then this bit will be of high level.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_CNT
      bit_offset: 8
      bit_width: 6
      description: This field represents the amount of data needed to be sent.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STRETCH_CAUSE
      bit_offset: 14
      bit_width: 2
      description: 'The cause of stretching SCL low in slave mode. 0:  stretching
        SCL low at the beginning of I2C read data state. 1: stretching SCL low when
        I2C Tx FIFO is empty in slave mode. 2: stretching SCL low when I2C Rx FIFO
        is full in slave mode.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_CNT
      bit_offset: 18
      bit_width: 6
      description: This field stores the amount of received data in RAM.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_MAIN_STATE_LAST
      bit_offset: 24
      bit_width: 3
      description: "This field indicates the states of the I2C module state machine.\
        \ \n0: Idle; 1: Address shift; 2: ACK address; 3: Rx data; 4: Tx data; 5:\
        \ Send ACK; 6: Wait ACK"
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_STATE_LAST
      bit_offset: 28
      bit_width: 3
      description: 'This field indicates the states of the state machine used to produce
        SCL.

        0: Idle; 1: Start; 2: Negative edge; 3: Low; 4: Positive edge; 5: High; 6:
        Stop'
      read_allowed: true
      write_allowed: false
  - !Register
    name: TO
    addr: 0xc
    size_bits: 32
    description: Setting time out control for receiving data.
    reset_value: 0x10
    fields:
    - !Field
      name: TIME_OUT_VALUE
      bit_offset: 0
      bit_width: 5
      description: 'This register is used to configure the timeout for receiving a
        data bit in APB

        clock cycles.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIME_OUT_EN
      bit_offset: 5
      bit_width: 1
      description: This is the enable bit for time out control.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE_ADDR
    addr: 0x10
    size_bits: 32
    description: Local slave address setting
    fields:
    - !Field
      name: SLAVE_ADDR
      bit_offset: 0
      bit_width: 15
      description: When configured as an I2C Slave, this field is used to configure
        the slave address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADDR_10BIT_EN
      bit_offset: 31
      bit_width: 1
      description: This field is used to enable the slave 10-bit addressing mode in
        master mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FIFO_ST
    addr: 0x14
    size_bits: 32
    description: FIFO status register.
    fields:
    - !Field
      name: RXFIFO_RADDR
      bit_offset: 0
      bit_width: 5
      description: This is the offset address of the APB reading from rxfifo
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_WADDR
      bit_offset: 5
      bit_width: 5
      description: This is the offset address of i2c module receiving data and writing
        to rxfifo.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_RADDR
      bit_offset: 10
      bit_width: 5
      description: This is the offset address of i2c module reading from txfifo.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_WADDR
      bit_offset: 15
      bit_width: 5
      description: This is the offset address of APB bus writing to txfifo.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_RW_POINT
      bit_offset: 22
      bit_width: 8
      description: The received data in I2C slave mode.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FIFO_CONF
    addr: 0x18
    size_bits: 32
    description: FIFO configuration register.
    reset_value: 0x408b
    fields:
    - !Field
      name: RXFIFO_WM_THRHD
      bit_offset: 0
      bit_width: 5
      description: The water mark threshold of rx FIFO in nonfifo access mode. When
        reg_reg_fifo_prt_en is 1 and rx FIFO counter is bigger than reg_rxfifo_wm_thrhd[4:0],
        reg_rxfifo_wm_int_raw bit will be valid.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_WM_THRHD
      bit_offset: 5
      bit_width: 5
      description: The water mark threshold of tx FIFO in nonfifo access mode. When
        reg_reg_fifo_prt_en is 1 and tx FIFO counter is smaller than reg_txfifo_wm_thrhd[4:0],
        reg_txfifo_wm_int_raw bit will be valid.
      read_allowed: true
      write_allowed: true
    - !Field
      name: NONFIFO_EN
      bit_offset: 10
      bit_width: 1
      description: Set this bit to enable APB nonfifo access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FIFO_ADDR_CFG_EN
      bit_offset: 11
      bit_width: 1
      description: When this bit is set to 1, the byte received after the I2C address
        byte represents the offset address in the I2C Slave RAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FIFO_RST
      bit_offset: 12
      bit_width: 1
      description: Set this bit to reset rx-fifo.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FIFO_RST
      bit_offset: 13
      bit_width: 1
      description: Set this bit to reset tx-fifo.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FIFO_PRT_EN
      bit_offset: 14
      bit_width: 1
      description: The control enable bit of FIFO pointer in non-fifo access mode.
        This bit controls the valid bits and the interrupts of tx/rx_fifo overflow,
        underflow, full and empty.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0x1c
    size_bits: 32
    description: Rx FIFO read data.
    fields:
    - !Field
      name: FIFO_RDATA
      bit_offset: 0
      bit_width: 8
      description: The value of rx FIFO read data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_RAW
    addr: 0x20
    size_bits: 32
    description: Raw interrupt status
    reset_value: 0x2
    fields:
    - !Field
      name: RXFIFO_WM_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt bit for I2C_RXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_WM_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt bit for I2C_TXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt bit for I2C_RXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: END_DETECT_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BYTE_TRANS_DONE_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARBITRATION_LOST_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt bit for the I2C_ARBITRATION_LOST_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MST_TXFIFO_UDF_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt bit for I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_COMPLETE_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt bit for the I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_OUT_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt bit for the I2C_TIME_OUT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_START_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: The raw interrupt bit for the I2C_TRANS_START_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: NACK_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_OVF_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: The raw interrupt bit for I2C_TXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_UDF_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: The raw interrupt bit for I2C_RXFIFO_UDF_INT  interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_ST_TO_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: The raw interrupt bit for I2C_SCL_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_MAIN_ST_TO_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DET_START_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: The raw interrupt bit for I2C_DET_START_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_STRETCH_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GENERAL_CALL_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: The raw interrupt bit for I2C_GENARAL_CALL_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR
    addr: 0x24
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: RXFIFO_WM_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear I2C_RXFIFO_WM_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXFIFO_WM_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear I2C_TXFIFO_WM_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear I2C_RXFIFO_OVF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: END_DETECT_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the I2C_END_DETECT_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: BYTE_TRANS_DONE_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the I2C_END_DETECT_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: ARBITRATION_LOST_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the I2C_ARBITRATION_LOST_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MST_TXFIFO_UDF_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRANS_COMPLETE_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIME_OUT_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the I2C_TIME_OUT_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRANS_START_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the I2C_TRANS_START_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: NACK_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXFIFO_OVF_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear I2C_TXFIFO_OVF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_UDF_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear I2C_RXFIFO_UDF_INT  interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SCL_ST_TO_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this bit to clear I2C_SCL_ST_TO_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SCL_MAIN_ST_TO_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear I2C_SCL_MAIN_ST_TO_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DET_START_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this bit to clear I2C_DET_START_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLAVE_STRETCH_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: GENERAL_CALL_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: Set this bit for I2C_GENARAL_CALL_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0x28
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: RXFIFO_WM_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for I2C_RXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_WM_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for I2C_TXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for I2C_RXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: END_DETECT_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYTE_TRANS_DONE_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARBITRATION_LOST_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit for the I2C_ARBITRATION_LOST_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MST_TXFIFO_UDF_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit for I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_COMPLETE_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit for the I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIME_OUT_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The interrupt enable bit for the I2C_TIME_OUT_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_START_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The interrupt enable bit for the I2C_TRANS_START_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: NACK_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The interrupt enable bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_OVF_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The interrupt enable bit for I2C_TXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_UDF_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The interrupt enable bit for I2C_RXFIFO_UDF_INT  interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_ST_TO_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: The interrupt enable bit for I2C_SCL_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_MAIN_ST_TO_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: The interrupt enable bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DET_START_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: The interrupt enable bit for I2C_DET_START_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_STRETCH_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: The interrupt enable bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GENERAL_CALL_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: The interrupt enable bit for I2C_GENARAL_CALL_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_STATUS
    addr: 0x2c
    size_bits: 32
    description: Status of captured I2C communication events
    fields:
    - !Field
      name: RXFIFO_WM_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The masked interrupt status bit for I2C_RXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_WM_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The masked interrupt status bit for I2C_TXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The masked interrupt status bit for I2C_RXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: END_DETECT_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BYTE_TRANS_DONE_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARBITRATION_LOST_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The masked interrupt status bit for the I2C_ARBITRATION_LOST_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MST_TXFIFO_UDF_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The masked interrupt status bit for I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_COMPLETE_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The masked interrupt status bit for the I2C_TRANS_COMPLETE_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_OUT_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The masked interrupt status bit for the I2C_TIME_OUT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_START_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The masked interrupt status bit for the I2C_TRANS_START_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: NACK_INT_ST
      bit_offset: 10
      bit_width: 1
      description: The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_OVF_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The masked interrupt status bit for I2C_TXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_UDF_INT_ST
      bit_offset: 12
      bit_width: 1
      description: The masked interrupt status bit for I2C_RXFIFO_UDF_INT  interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_ST_TO_INT_ST
      bit_offset: 13
      bit_width: 1
      description: The masked interrupt status bit for I2C_SCL_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_MAIN_ST_TO_INT_ST
      bit_offset: 14
      bit_width: 1
      description: The masked interrupt status bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DET_START_INT_ST
      bit_offset: 15
      bit_width: 1
      description: The masked interrupt status bit for I2C_DET_START_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_STRETCH_INT_ST
      bit_offset: 16
      bit_width: 1
      description: The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GENERAL_CALL_INT_ST
      bit_offset: 17
      bit_width: 1
      description: The masked interrupt status bit for I2C_GENARAL_CALL_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SDA_HOLD
    addr: 0x30
    size_bits: 32
    description: Configures the hold time after a negative SCL edge.
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 9
      description: 'This register is used to configure the time to hold the data after
        the negative

        edge of SCL, in I2C module clock cycles.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDA_SAMPLE
    addr: 0x34
    size_bits: 32
    description: Configures the sample time after a positive SCL edge.
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 9
      description: This register is used to configure for how long SDA is sampled,
        in I2C module clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_HIGH_PERIOD
    addr: 0x38
    size_bits: 32
    description: Configures the high level width of SCL
    fields:
    - !Field
      name: SCL_HIGH_PERIOD
      bit_offset: 0
      bit_width: 9
      description: This register is used to configure for how long SCL remains high
        in master mode, in I2C module clock cycles.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_WAIT_HIGH_PERIOD
      bit_offset: 9
      bit_width: 7
      description: This register is used to configure for the SCL_FSM's waiting period
        for SCL high level in master mode, in I2C module clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_START_HOLD
    addr: 0x40
    size_bits: 32
    description: Configures the delay between the SDA and SCL negative edge for a
      start condition
    reset_value: 0x8
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 9
      description: 'This register is used to configure the time between the negative
        edge

        of SDA and the negative edge of SCL for a START condition, in I2C module clock
        cycles.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_RSTART_SETUP
    addr: 0x44
    size_bits: 32
    description: 'Configures the delay between the positive

      edge of SCL and the negative edge of SDA'
    reset_value: 0x8
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 9
      description: 'This register is used to configure the time between the positive

        edge of SCL and the negative edge of SDA for a RESTART condition, in I2C module
        clock cycles.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_STOP_HOLD
    addr: 0x48
    size_bits: 32
    description: 'Configures the delay after the SCL clock

      edge for a stop condition'
    reset_value: 0x8
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 9
      description: 'This register is used to configure the delay after the STOP condition,

        in I2C module clock cycles.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_STOP_SETUP
    addr: 0x4c
    size_bits: 32
    description: 'Configures the delay between the SDA and

      SCL positive edge for a stop condition'
    reset_value: 0x8
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 9
      description: 'This register is used to configure the time between the positive
        edge

        of SCL and the positive edge of SDA, in I2C module clock cycles.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FILTER_CFG
    addr: 0x50
    size_bits: 32
    description: SCL and SDA filter configuration register
    reset_value: 0x300
    fields:
    - !Field
      name: SCL_FILTER_THRES
      bit_offset: 0
      bit_width: 4
      description: 'When a pulse on the SCL input has smaller width than this register
        value

        in I2C module clock cycles, the I2C controller will ignore that pulse.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDA_FILTER_THRES
      bit_offset: 4
      bit_width: 4
      description: 'When a pulse on the SDA input has smaller width than this register
        value

        in I2C module clock cycles, the I2C controller will ignore that pulse.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_FILTER_EN
      bit_offset: 8
      bit_width: 1
      description: This is the filter enable bit for SCL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDA_FILTER_EN
      bit_offset: 9
      bit_width: 1
      description: This is the filter enable bit for SDA.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLK_CONF
    addr: 0x54
    size_bits: 32
    description: I2C CLK configuration register
    reset_value: 0x200000
    fields:
    - !Field
      name: SCLK_DIV_NUM
      bit_offset: 0
      bit_width: 8
      description: the integral part of the fractional divisor for i2c module
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_DIV_A
      bit_offset: 8
      bit_width: 6
      description: the numerator of the fractional part of the fractional divisor
        for i2c module
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_DIV_B
      bit_offset: 14
      bit_width: 6
      description: the denominator of the fractional part of the fractional divisor
        for i2c module
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_SEL
      bit_offset: 20
      bit_width: 1
      description: The clock selection for i2c module:0-XTAL;1-CLK_8MHz.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_ACTIVE
      bit_offset: 21
      bit_width: 1
      description: The clock switch for i2c module
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_ST_TIME_OUT
    addr: 0x78
    size_bits: 32
    description: SCL status time out register
    reset_value: 0x10
    fields:
    - !Field
      name: SCL_ST_TO_I2C
      bit_offset: 0
      bit_width: 5
      description: The threshold value of SCL_FSM state unchanged period. It should
        be o more than 23
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_MAIN_ST_TIME_OUT
    addr: 0x7c
    size_bits: 32
    description: SCL main status time out register
    reset_value: 0x10
    fields:
    - !Field
      name: SCL_MAIN_ST_TO_I2C
      bit_offset: 0
      bit_width: 5
      description: The threshold value of SCL_MAIN_FSM state unchanged period.nIt
        should be o more than 23
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_SP_CONF
    addr: 0x80
    size_bits: 32
    description: Power configuration register
    fields:
    - !Field
      name: SCL_RST_SLV_EN
      bit_offset: 0
      bit_width: 1
      description: When I2C master is IDLE, set this bit to send out SCL pulses. The
        number of pulses equals to reg_scl_rst_slv_num[4:0].
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_RST_SLV_NUM
      bit_offset: 1
      bit_width: 5
      description: Configure the pulses of SCL generated in I2C master mode. Valid
        when reg_scl_rst_slv_en is 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_PD_EN
      bit_offset: 6
      bit_width: 1
      description: 'The power down enable bit for the I2C output SCL line. 1: Power
        down. 0: Not power down. Set reg_scl_force_out and reg_scl_pd_en to 1 to stretch
        SCL low.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDA_PD_EN
      bit_offset: 7
      bit_width: 1
      description: 'The power down enable bit for the I2C output SDA line. 1: Power
        down. 0: Not power down. Set reg_sda_force_out and reg_sda_pd_en to 1 to stretch
        SDA low.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_STRETCH_CONF
    addr: 0x84
    size_bits: 32
    description: Set SCL stretch of I2C slave
    fields:
    - !Field
      name: STRETCH_PROTECT_NUM
      bit_offset: 0
      bit_width: 10
      description: Configure the period of I2C slave stretching SCL line.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_SCL_STRETCH_EN
      bit_offset: 10
      bit_width: 1
      description: 'The enable bit for slave SCL stretch function. 1: Enable. 0: Disable.
        The SCL output line will be stretched low when reg_slave_scl_stretch_en is
        1 and stretch event happens. The stretch cause can be seen in reg_stretch_cause.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_SCL_STRETCH_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the I2C slave SCL stretch function.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLAVE_BYTE_ACK_CTL_EN
      bit_offset: 12
      bit_width: 1
      description: The enable bit for slave to control ACK level function.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_BYTE_ACK_LVL
      bit_offset: 13
      bit_width: 1
      description: Set the ACK level when slave controlling ACK level function enables.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xf8
    size_bits: 32
    description: Version register
    reset_value: 0x20070201
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: This is the the version register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TXFIFO_START_ADDR
    addr: 0x100
    size_bits: 32
    description: I2C TXFIFO base address register
    fields:
    - !Field
      name: TXFIFO_START_ADDR
      bit_offset: 0
      bit_width: 32
      description: This is the I2C txfifo first address.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFIFO_START_ADDR
    addr: 0x180
    size_bits: 32
    description: I2C RXFIFO base address register
    fields:
    - !Field
      name: RXFIFO_START_ADDR
      bit_offset: 0
      bit_width: 32
      description: This is the I2C rxfifo first address.
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMD0
    addr: 0x58
    size_bits: 32
    description: I2C command register %s
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: "This is the content of command . It consists of three parts: \n\
        op_code is the command, : RSTART; 1: WRITE; 2: READ; 3: STOP; 4: END.\nByte_num\
        \ represents the number of bytes that need to be sent or received.\nack_check_en,\
        \ ack_exp and ack are used to control the ACK bit. See I2C cmd structure for\
        \ more\nInformation."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: 'When command  is done in I2C Master mode, this bit changes to
        high

        level.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD1
    addr: 0x5c
    size_bits: 32
    description: I2C command register %s
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: "This is the content of command . It consists of three parts: \n\
        op_code is the command, : RSTART; 1: WRITE; 2: READ; 3: STOP; 4: END.\nByte_num\
        \ represents the number of bytes that need to be sent or received.\nack_check_en,\
        \ ack_exp and ack are used to control the ACK bit. See I2C cmd structure for\
        \ more\nInformation."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: 'When command  is done in I2C Master mode, this bit changes to
        high

        level.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD2
    addr: 0x60
    size_bits: 32
    description: I2C command register %s
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: "This is the content of command . It consists of three parts: \n\
        op_code is the command, : RSTART; 1: WRITE; 2: READ; 3: STOP; 4: END.\nByte_num\
        \ represents the number of bytes that need to be sent or received.\nack_check_en,\
        \ ack_exp and ack are used to control the ACK bit. See I2C cmd structure for\
        \ more\nInformation."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: 'When command  is done in I2C Master mode, this bit changes to
        high

        level.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD3
    addr: 0x64
    size_bits: 32
    description: I2C command register %s
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: "This is the content of command . It consists of three parts: \n\
        op_code is the command, : RSTART; 1: WRITE; 2: READ; 3: STOP; 4: END.\nByte_num\
        \ represents the number of bytes that need to be sent or received.\nack_check_en,\
        \ ack_exp and ack are used to control the ACK bit. See I2C cmd structure for\
        \ more\nInformation."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: 'When command  is done in I2C Master mode, this bit changes to
        high

        level.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD4
    addr: 0x68
    size_bits: 32
    description: I2C command register %s
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: "This is the content of command . It consists of three parts: \n\
        op_code is the command, : RSTART; 1: WRITE; 2: READ; 3: STOP; 4: END.\nByte_num\
        \ represents the number of bytes that need to be sent or received.\nack_check_en,\
        \ ack_exp and ack are used to control the ACK bit. See I2C cmd structure for\
        \ more\nInformation."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: 'When command  is done in I2C Master mode, this bit changes to
        high

        level.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD5
    addr: 0x6c
    size_bits: 32
    description: I2C command register %s
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: "This is the content of command . It consists of three parts: \n\
        op_code is the command, : RSTART; 1: WRITE; 2: READ; 3: STOP; 4: END.\nByte_num\
        \ represents the number of bytes that need to be sent or received.\nack_check_en,\
        \ ack_exp and ack are used to control the ACK bit. See I2C cmd structure for\
        \ more\nInformation."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: 'When command  is done in I2C Master mode, this bit changes to
        high

        level.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD6
    addr: 0x70
    size_bits: 32
    description: I2C command register %s
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: "This is the content of command . It consists of three parts: \n\
        op_code is the command, : RSTART; 1: WRITE; 2: READ; 3: STOP; 4: END.\nByte_num\
        \ represents the number of bytes that need to be sent or received.\nack_check_en,\
        \ ack_exp and ack are used to control the ACK bit. See I2C cmd structure for\
        \ more\nInformation."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: 'When command  is done in I2C Master mode, this bit changes to
        high

        level.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD7
    addr: 0x74
    size_bits: 32
    description: I2C command register %s
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: "This is the content of command . It consists of three parts: \n\
        op_code is the command, : RSTART; 1: WRITE; 2: READ; 3: STOP; 4: END.\nByte_num\
        \ represents the number of bytes that need to be sent or received.\nack_check_en,\
        \ ack_exp and ack are used to control the ACK bit. See I2C cmd structure for\
        \ more\nInformation."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: 'When command  is done in I2C Master mode, this bit changes to
        high

        level.'
      read_allowed: true
      write_allowed: true
- !Module
  name: I2C1
  description: I2C (Inter-Integrated Circuit) Controller
  base_addr: 0x60027000
  size: 0x90
  registers:
  - !Register
    name: SCL_LOW_PERIOD
    addr: 0x0
    size_bits: 32
    description: 'Configures the low level width of the SCL

      Clock'
    fields:
    - !Field
      name: SCL_LOW_PERIOD
      bit_offset: 0
      bit_width: 9
      description: This register is used to configure for how long SCL remains low
        in master mode, in I2C module clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTR
    addr: 0x4
    size_bits: 32
    description: Transmission setting
    reset_value: 0x20b
    fields:
    - !Field
      name: SDA_FORCE_OUT
      bit_offset: 0
      bit_width: 1
      description: '0: direct output; 1: open drain output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_FORCE_OUT
      bit_offset: 1
      bit_width: 1
      description: '0: direct output; 1: open drain output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAMPLE_SCL_LEVEL
      bit_offset: 2
      bit_width: 1
      description: 'This register is used to select the sample mode.

        1: sample SDA data on the SCL low level.

        0: sample SDA data on the SCL high level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FULL_ACK_LEVEL
      bit_offset: 3
      bit_width: 1
      description: This register is used to configure the ACK value that need to sent
        by master when the rx_fifo_cnt has reached the threshold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MS_MODE
      bit_offset: 4
      bit_width: 1
      description: 'Set this bit to configure the module as an I2C Master. Clear this
        bit to configure the

        module as an I2C Slave.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_START
      bit_offset: 5
      bit_width: 1
      description: Set this bit to start sending the data in txfifo.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_LSB_FIRST
      bit_offset: 6
      bit_width: 1
      description: "This bit is used to control the sending mode for data needing\
        \ to be sent. \n1: send data from the least significant bit;\n0: send data\
        \ from the most significant bit."
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_LSB_FIRST
      bit_offset: 7
      bit_width: 1
      description: 'This bit is used to control the storage mode for received data.

        1: receive data from the least significant bit;

        0: receive data from the most significant bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 8
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARBITRATION_EN
      bit_offset: 9
      bit_width: 1
      description: This is the enable bit for arbitration_lost.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSM_RST
      bit_offset: 10
      bit_width: 1
      description: This register is used to reset the scl FMS.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CONF_UPGATE
      bit_offset: 11
      bit_width: 1
      description: synchronization bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLV_TX_AUTO_START_EN
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for slave to send data automatically
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADDR_10BIT_RW_CHECK_EN
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit to check if the r/w bit of 10bit addressing
        consists with I2C protocol
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADDR_BROADCASTING_EN
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit to support the 7bit general call function.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x8
    size_bits: 32
    description: Describe I2C work status.
    reset_value: 0xc000
    fields:
    - !Field
      name: RESP_REC
      bit_offset: 0
      bit_width: 1
      description: 'The received ACK value in master mode or slave mode. 0: ACK, 1:
        NACK.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_RW
      bit_offset: 1
      bit_width: 1
      description: 'When in slave mode, 1: master reads from slave; 0: master writes
        to slave.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARB_LOST
      bit_offset: 3
      bit_width: 1
      description: When the I2C controller loses control of SCL line, this register
        changes to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BUS_BUSY
      bit_offset: 4
      bit_width: 1
      description: '1: the I2C bus is busy transferring data; 0: the I2C bus is in
        idle state.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_ADDRESSED
      bit_offset: 5
      bit_width: 1
      description: 'When configured as an I2C Slave, and the address sent by the master
        is

        equal to the address of the slave, then this bit will be of high level.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_CNT
      bit_offset: 8
      bit_width: 6
      description: This field represents the amount of data needed to be sent.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STRETCH_CAUSE
      bit_offset: 14
      bit_width: 2
      description: 'The cause of stretching SCL low in slave mode. 0:  stretching
        SCL low at the beginning of I2C read data state. 1: stretching SCL low when
        I2C Tx FIFO is empty in slave mode. 2: stretching SCL low when I2C Rx FIFO
        is full in slave mode.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_CNT
      bit_offset: 18
      bit_width: 6
      description: This field stores the amount of received data in RAM.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_MAIN_STATE_LAST
      bit_offset: 24
      bit_width: 3
      description: "This field indicates the states of the I2C module state machine.\
        \ \n0: Idle; 1: Address shift; 2: ACK address; 3: Rx data; 4: Tx data; 5:\
        \ Send ACK; 6: Wait ACK"
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_STATE_LAST
      bit_offset: 28
      bit_width: 3
      description: 'This field indicates the states of the state machine used to produce
        SCL.

        0: Idle; 1: Start; 2: Negative edge; 3: Low; 4: Positive edge; 5: High; 6:
        Stop'
      read_allowed: true
      write_allowed: false
  - !Register
    name: TO
    addr: 0xc
    size_bits: 32
    description: Setting time out control for receiving data.
    reset_value: 0x10
    fields:
    - !Field
      name: TIME_OUT_VALUE
      bit_offset: 0
      bit_width: 5
      description: 'This register is used to configure the timeout for receiving a
        data bit in APB

        clock cycles.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIME_OUT_EN
      bit_offset: 5
      bit_width: 1
      description: This is the enable bit for time out control.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE_ADDR
    addr: 0x10
    size_bits: 32
    description: Local slave address setting
    fields:
    - !Field
      name: SLAVE_ADDR
      bit_offset: 0
      bit_width: 15
      description: When configured as an I2C Slave, this field is used to configure
        the slave address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADDR_10BIT_EN
      bit_offset: 31
      bit_width: 1
      description: This field is used to enable the slave 10-bit addressing mode in
        master mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FIFO_ST
    addr: 0x14
    size_bits: 32
    description: FIFO status register.
    fields:
    - !Field
      name: RXFIFO_RADDR
      bit_offset: 0
      bit_width: 5
      description: This is the offset address of the APB reading from rxfifo
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_WADDR
      bit_offset: 5
      bit_width: 5
      description: This is the offset address of i2c module receiving data and writing
        to rxfifo.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_RADDR
      bit_offset: 10
      bit_width: 5
      description: This is the offset address of i2c module reading from txfifo.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_WADDR
      bit_offset: 15
      bit_width: 5
      description: This is the offset address of APB bus writing to txfifo.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_RW_POINT
      bit_offset: 22
      bit_width: 8
      description: The received data in I2C slave mode.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FIFO_CONF
    addr: 0x18
    size_bits: 32
    description: FIFO configuration register.
    reset_value: 0x408b
    fields:
    - !Field
      name: RXFIFO_WM_THRHD
      bit_offset: 0
      bit_width: 5
      description: The water mark threshold of rx FIFO in nonfifo access mode. When
        reg_reg_fifo_prt_en is 1 and rx FIFO counter is bigger than reg_rxfifo_wm_thrhd[4:0],
        reg_rxfifo_wm_int_raw bit will be valid.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_WM_THRHD
      bit_offset: 5
      bit_width: 5
      description: The water mark threshold of tx FIFO in nonfifo access mode. When
        reg_reg_fifo_prt_en is 1 and tx FIFO counter is smaller than reg_txfifo_wm_thrhd[4:0],
        reg_txfifo_wm_int_raw bit will be valid.
      read_allowed: true
      write_allowed: true
    - !Field
      name: NONFIFO_EN
      bit_offset: 10
      bit_width: 1
      description: Set this bit to enable APB nonfifo access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FIFO_ADDR_CFG_EN
      bit_offset: 11
      bit_width: 1
      description: When this bit is set to 1, the byte received after the I2C address
        byte represents the offset address in the I2C Slave RAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FIFO_RST
      bit_offset: 12
      bit_width: 1
      description: Set this bit to reset rx-fifo.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FIFO_RST
      bit_offset: 13
      bit_width: 1
      description: Set this bit to reset tx-fifo.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FIFO_PRT_EN
      bit_offset: 14
      bit_width: 1
      description: The control enable bit of FIFO pointer in non-fifo access mode.
        This bit controls the valid bits and the interrupts of tx/rx_fifo overflow,
        underflow, full and empty.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0x1c
    size_bits: 32
    description: Rx FIFO read data.
    fields:
    - !Field
      name: FIFO_RDATA
      bit_offset: 0
      bit_width: 8
      description: The value of rx FIFO read data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_RAW
    addr: 0x20
    size_bits: 32
    description: Raw interrupt status
    reset_value: 0x2
    fields:
    - !Field
      name: RXFIFO_WM_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt bit for I2C_RXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_WM_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt bit for I2C_TXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt bit for I2C_RXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: END_DETECT_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BYTE_TRANS_DONE_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARBITRATION_LOST_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt bit for the I2C_ARBITRATION_LOST_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MST_TXFIFO_UDF_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt bit for I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_COMPLETE_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt bit for the I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_OUT_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt bit for the I2C_TIME_OUT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_START_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: The raw interrupt bit for the I2C_TRANS_START_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: NACK_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_OVF_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: The raw interrupt bit for I2C_TXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_UDF_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: The raw interrupt bit for I2C_RXFIFO_UDF_INT  interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_ST_TO_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: The raw interrupt bit for I2C_SCL_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_MAIN_ST_TO_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DET_START_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: The raw interrupt bit for I2C_DET_START_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_STRETCH_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GENERAL_CALL_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: The raw interrupt bit for I2C_GENARAL_CALL_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR
    addr: 0x24
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: RXFIFO_WM_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear I2C_RXFIFO_WM_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXFIFO_WM_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear I2C_TXFIFO_WM_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear I2C_RXFIFO_OVF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: END_DETECT_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the I2C_END_DETECT_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: BYTE_TRANS_DONE_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the I2C_END_DETECT_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: ARBITRATION_LOST_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the I2C_ARBITRATION_LOST_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MST_TXFIFO_UDF_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRANS_COMPLETE_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIME_OUT_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the I2C_TIME_OUT_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRANS_START_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the I2C_TRANS_START_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: NACK_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXFIFO_OVF_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear I2C_TXFIFO_OVF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_UDF_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear I2C_RXFIFO_UDF_INT  interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SCL_ST_TO_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this bit to clear I2C_SCL_ST_TO_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SCL_MAIN_ST_TO_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear I2C_SCL_MAIN_ST_TO_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DET_START_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this bit to clear I2C_DET_START_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLAVE_STRETCH_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: GENERAL_CALL_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: Set this bit for I2C_GENARAL_CALL_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0x28
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: RXFIFO_WM_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for I2C_RXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_WM_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for I2C_TXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for I2C_RXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: END_DETECT_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYTE_TRANS_DONE_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARBITRATION_LOST_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit for the I2C_ARBITRATION_LOST_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MST_TXFIFO_UDF_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit for I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_COMPLETE_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit for the I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIME_OUT_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The interrupt enable bit for the I2C_TIME_OUT_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_START_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The interrupt enable bit for the I2C_TRANS_START_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: NACK_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The interrupt enable bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_OVF_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The interrupt enable bit for I2C_TXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_UDF_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The interrupt enable bit for I2C_RXFIFO_UDF_INT  interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_ST_TO_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: The interrupt enable bit for I2C_SCL_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_MAIN_ST_TO_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: The interrupt enable bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DET_START_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: The interrupt enable bit for I2C_DET_START_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_STRETCH_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: The interrupt enable bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GENERAL_CALL_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: The interrupt enable bit for I2C_GENARAL_CALL_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_STATUS
    addr: 0x2c
    size_bits: 32
    description: Status of captured I2C communication events
    fields:
    - !Field
      name: RXFIFO_WM_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The masked interrupt status bit for I2C_RXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_WM_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The masked interrupt status bit for I2C_TXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The masked interrupt status bit for I2C_RXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: END_DETECT_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BYTE_TRANS_DONE_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARBITRATION_LOST_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The masked interrupt status bit for the I2C_ARBITRATION_LOST_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MST_TXFIFO_UDF_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The masked interrupt status bit for I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_COMPLETE_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The masked interrupt status bit for the I2C_TRANS_COMPLETE_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_OUT_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The masked interrupt status bit for the I2C_TIME_OUT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_START_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The masked interrupt status bit for the I2C_TRANS_START_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: NACK_INT_ST
      bit_offset: 10
      bit_width: 1
      description: The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_OVF_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The masked interrupt status bit for I2C_TXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_UDF_INT_ST
      bit_offset: 12
      bit_width: 1
      description: The masked interrupt status bit for I2C_RXFIFO_UDF_INT  interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_ST_TO_INT_ST
      bit_offset: 13
      bit_width: 1
      description: The masked interrupt status bit for I2C_SCL_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_MAIN_ST_TO_INT_ST
      bit_offset: 14
      bit_width: 1
      description: The masked interrupt status bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DET_START_INT_ST
      bit_offset: 15
      bit_width: 1
      description: The masked interrupt status bit for I2C_DET_START_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_STRETCH_INT_ST
      bit_offset: 16
      bit_width: 1
      description: The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GENERAL_CALL_INT_ST
      bit_offset: 17
      bit_width: 1
      description: The masked interrupt status bit for I2C_GENARAL_CALL_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SDA_HOLD
    addr: 0x30
    size_bits: 32
    description: Configures the hold time after a negative SCL edge.
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 9
      description: 'This register is used to configure the time to hold the data after
        the negative

        edge of SCL, in I2C module clock cycles.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDA_SAMPLE
    addr: 0x34
    size_bits: 32
    description: Configures the sample time after a positive SCL edge.
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 9
      description: This register is used to configure for how long SDA is sampled,
        in I2C module clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_HIGH_PERIOD
    addr: 0x38
    size_bits: 32
    description: Configures the high level width of SCL
    fields:
    - !Field
      name: SCL_HIGH_PERIOD
      bit_offset: 0
      bit_width: 9
      description: This register is used to configure for how long SCL remains high
        in master mode, in I2C module clock cycles.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_WAIT_HIGH_PERIOD
      bit_offset: 9
      bit_width: 7
      description: This register is used to configure for the SCL_FSM's waiting period
        for SCL high level in master mode, in I2C module clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_START_HOLD
    addr: 0x40
    size_bits: 32
    description: Configures the delay between the SDA and SCL negative edge for a
      start condition
    reset_value: 0x8
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 9
      description: 'This register is used to configure the time between the negative
        edge

        of SDA and the negative edge of SCL for a START condition, in I2C module clock
        cycles.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_RSTART_SETUP
    addr: 0x44
    size_bits: 32
    description: 'Configures the delay between the positive

      edge of SCL and the negative edge of SDA'
    reset_value: 0x8
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 9
      description: 'This register is used to configure the time between the positive

        edge of SCL and the negative edge of SDA for a RESTART condition, in I2C module
        clock cycles.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_STOP_HOLD
    addr: 0x48
    size_bits: 32
    description: 'Configures the delay after the SCL clock

      edge for a stop condition'
    reset_value: 0x8
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 9
      description: 'This register is used to configure the delay after the STOP condition,

        in I2C module clock cycles.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_STOP_SETUP
    addr: 0x4c
    size_bits: 32
    description: 'Configures the delay between the SDA and

      SCL positive edge for a stop condition'
    reset_value: 0x8
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 9
      description: 'This register is used to configure the time between the positive
        edge

        of SCL and the positive edge of SDA, in I2C module clock cycles.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FILTER_CFG
    addr: 0x50
    size_bits: 32
    description: SCL and SDA filter configuration register
    reset_value: 0x300
    fields:
    - !Field
      name: SCL_FILTER_THRES
      bit_offset: 0
      bit_width: 4
      description: 'When a pulse on the SCL input has smaller width than this register
        value

        in I2C module clock cycles, the I2C controller will ignore that pulse.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDA_FILTER_THRES
      bit_offset: 4
      bit_width: 4
      description: 'When a pulse on the SDA input has smaller width than this register
        value

        in I2C module clock cycles, the I2C controller will ignore that pulse.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_FILTER_EN
      bit_offset: 8
      bit_width: 1
      description: This is the filter enable bit for SCL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDA_FILTER_EN
      bit_offset: 9
      bit_width: 1
      description: This is the filter enable bit for SDA.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLK_CONF
    addr: 0x54
    size_bits: 32
    description: I2C CLK configuration register
    reset_value: 0x200000
    fields:
    - !Field
      name: SCLK_DIV_NUM
      bit_offset: 0
      bit_width: 8
      description: the integral part of the fractional divisor for i2c module
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_DIV_A
      bit_offset: 8
      bit_width: 6
      description: the numerator of the fractional part of the fractional divisor
        for i2c module
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_DIV_B
      bit_offset: 14
      bit_width: 6
      description: the denominator of the fractional part of the fractional divisor
        for i2c module
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_SEL
      bit_offset: 20
      bit_width: 1
      description: The clock selection for i2c module:0-XTAL;1-CLK_8MHz.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_ACTIVE
      bit_offset: 21
      bit_width: 1
      description: The clock switch for i2c module
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_ST_TIME_OUT
    addr: 0x78
    size_bits: 32
    description: SCL status time out register
    reset_value: 0x10
    fields:
    - !Field
      name: SCL_ST_TO_I2C
      bit_offset: 0
      bit_width: 5
      description: The threshold value of SCL_FSM state unchanged period. It should
        be o more than 23
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_MAIN_ST_TIME_OUT
    addr: 0x7c
    size_bits: 32
    description: SCL main status time out register
    reset_value: 0x10
    fields:
    - !Field
      name: SCL_MAIN_ST_TO_I2C
      bit_offset: 0
      bit_width: 5
      description: The threshold value of SCL_MAIN_FSM state unchanged period.nIt
        should be o more than 23
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_SP_CONF
    addr: 0x80
    size_bits: 32
    description: Power configuration register
    fields:
    - !Field
      name: SCL_RST_SLV_EN
      bit_offset: 0
      bit_width: 1
      description: When I2C master is IDLE, set this bit to send out SCL pulses. The
        number of pulses equals to reg_scl_rst_slv_num[4:0].
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_RST_SLV_NUM
      bit_offset: 1
      bit_width: 5
      description: Configure the pulses of SCL generated in I2C master mode. Valid
        when reg_scl_rst_slv_en is 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_PD_EN
      bit_offset: 6
      bit_width: 1
      description: 'The power down enable bit for the I2C output SCL line. 1: Power
        down. 0: Not power down. Set reg_scl_force_out and reg_scl_pd_en to 1 to stretch
        SCL low.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDA_PD_EN
      bit_offset: 7
      bit_width: 1
      description: 'The power down enable bit for the I2C output SDA line. 1: Power
        down. 0: Not power down. Set reg_sda_force_out and reg_sda_pd_en to 1 to stretch
        SDA low.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_STRETCH_CONF
    addr: 0x84
    size_bits: 32
    description: Set SCL stretch of I2C slave
    fields:
    - !Field
      name: STRETCH_PROTECT_NUM
      bit_offset: 0
      bit_width: 10
      description: Configure the period of I2C slave stretching SCL line.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_SCL_STRETCH_EN
      bit_offset: 10
      bit_width: 1
      description: 'The enable bit for slave SCL stretch function. 1: Enable. 0: Disable.
        The SCL output line will be stretched low when reg_slave_scl_stretch_en is
        1 and stretch event happens. The stretch cause can be seen in reg_stretch_cause.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_SCL_STRETCH_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the I2C slave SCL stretch function.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLAVE_BYTE_ACK_CTL_EN
      bit_offset: 12
      bit_width: 1
      description: The enable bit for slave to control ACK level function.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_BYTE_ACK_LVL
      bit_offset: 13
      bit_width: 1
      description: Set the ACK level when slave controlling ACK level function enables.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xf8
    size_bits: 32
    description: Version register
    reset_value: 0x20070201
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: This is the the version register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TXFIFO_START_ADDR
    addr: 0x100
    size_bits: 32
    description: I2C TXFIFO base address register
    fields:
    - !Field
      name: TXFIFO_START_ADDR
      bit_offset: 0
      bit_width: 32
      description: This is the I2C txfifo first address.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFIFO_START_ADDR
    addr: 0x180
    size_bits: 32
    description: I2C RXFIFO base address register
    fields:
    - !Field
      name: RXFIFO_START_ADDR
      bit_offset: 0
      bit_width: 32
      description: This is the I2C rxfifo first address.
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMD0
    addr: 0x58
    size_bits: 32
    description: I2C command register %s
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: "This is the content of command . It consists of three parts: \n\
        op_code is the command, : RSTART; 1: WRITE; 2: READ; 3: STOP; 4: END.\nByte_num\
        \ represents the number of bytes that need to be sent or received.\nack_check_en,\
        \ ack_exp and ack are used to control the ACK bit. See I2C cmd structure for\
        \ more\nInformation."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: 'When command  is done in I2C Master mode, this bit changes to
        high

        level.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD1
    addr: 0x5c
    size_bits: 32
    description: I2C command register %s
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: "This is the content of command . It consists of three parts: \n\
        op_code is the command, : RSTART; 1: WRITE; 2: READ; 3: STOP; 4: END.\nByte_num\
        \ represents the number of bytes that need to be sent or received.\nack_check_en,\
        \ ack_exp and ack are used to control the ACK bit. See I2C cmd structure for\
        \ more\nInformation."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: 'When command  is done in I2C Master mode, this bit changes to
        high

        level.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD2
    addr: 0x60
    size_bits: 32
    description: I2C command register %s
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: "This is the content of command . It consists of three parts: \n\
        op_code is the command, : RSTART; 1: WRITE; 2: READ; 3: STOP; 4: END.\nByte_num\
        \ represents the number of bytes that need to be sent or received.\nack_check_en,\
        \ ack_exp and ack are used to control the ACK bit. See I2C cmd structure for\
        \ more\nInformation."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: 'When command  is done in I2C Master mode, this bit changes to
        high

        level.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD3
    addr: 0x64
    size_bits: 32
    description: I2C command register %s
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: "This is the content of command . It consists of three parts: \n\
        op_code is the command, : RSTART; 1: WRITE; 2: READ; 3: STOP; 4: END.\nByte_num\
        \ represents the number of bytes that need to be sent or received.\nack_check_en,\
        \ ack_exp and ack are used to control the ACK bit. See I2C cmd structure for\
        \ more\nInformation."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: 'When command  is done in I2C Master mode, this bit changes to
        high

        level.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD4
    addr: 0x68
    size_bits: 32
    description: I2C command register %s
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: "This is the content of command . It consists of three parts: \n\
        op_code is the command, : RSTART; 1: WRITE; 2: READ; 3: STOP; 4: END.\nByte_num\
        \ represents the number of bytes that need to be sent or received.\nack_check_en,\
        \ ack_exp and ack are used to control the ACK bit. See I2C cmd structure for\
        \ more\nInformation."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: 'When command  is done in I2C Master mode, this bit changes to
        high

        level.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD5
    addr: 0x6c
    size_bits: 32
    description: I2C command register %s
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: "This is the content of command . It consists of three parts: \n\
        op_code is the command, : RSTART; 1: WRITE; 2: READ; 3: STOP; 4: END.\nByte_num\
        \ represents the number of bytes that need to be sent or received.\nack_check_en,\
        \ ack_exp and ack are used to control the ACK bit. See I2C cmd structure for\
        \ more\nInformation."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: 'When command  is done in I2C Master mode, this bit changes to
        high

        level.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD6
    addr: 0x70
    size_bits: 32
    description: I2C command register %s
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: "This is the content of command . It consists of three parts: \n\
        op_code is the command, : RSTART; 1: WRITE; 2: READ; 3: STOP; 4: END.\nByte_num\
        \ represents the number of bytes that need to be sent or received.\nack_check_en,\
        \ ack_exp and ack are used to control the ACK bit. See I2C cmd structure for\
        \ more\nInformation."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: 'When command  is done in I2C Master mode, this bit changes to
        high

        level.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD7
    addr: 0x74
    size_bits: 32
    description: I2C command register %s
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: "This is the content of command . It consists of three parts: \n\
        op_code is the command, : RSTART; 1: WRITE; 2: READ; 3: STOP; 4: END.\nByte_num\
        \ represents the number of bytes that need to be sent or received.\nack_check_en,\
        \ ack_exp and ack are used to control the ACK bit. See I2C cmd structure for\
        \ more\nInformation."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: 'When command  is done in I2C Master mode, this bit changes to
        high

        level.'
      read_allowed: true
      write_allowed: true
- !Module
  name: I2S0
  description: I2S (Inter-IC Sound) Controller
  base_addr: 0x6000f000
  size: 0x5c
  registers:
  - !Register
    name: INT_RAW
    addr: 0xc
    size_bits: 32
    description: I2S interrupt raw register, valid in level.
    fields:
    - !Field
      name: RX_DONE_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_rx_done_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_tx_done_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_HUNG_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_rx_hung_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_HUNG_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_tx_hung_int interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x10
    size_bits: 32
    description: I2S interrupt status register.
    fields:
    - !Field
      name: RX_DONE_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_rx_done_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_tx_done_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_HUNG_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_rx_hung_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_HUNG_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_tx_hung_int interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x14
    size_bits: 32
    description: I2S interrupt enable register.
    fields:
    - !Field
      name: RX_DONE_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit  for the i2s_rx_done_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DONE_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit  for the i2s_tx_done_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_HUNG_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit  for the i2s_rx_hung_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_HUNG_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit  for the i2s_tx_hung_int interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x18
    size_bits: 32
    description: I2S interrupt clear register.
    fields:
    - !Field
      name: RX_DONE_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the i2s_rx_done_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_DONE_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the i2s_tx_done_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_HUNG_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the i2s_rx_hung_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_HUNG_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the i2s_tx_hung_int interrupt
      read_allowed: false
      write_allowed: true
  - !Register
    name: RX_CONF
    addr: 0x20
    size_bits: 32
    description: I2S RX configure register
    reset_value: 0x9600
    fields:
    - !Field
      name: RX_RESET
      bit_offset: 0
      bit_width: 1
      description: Set this bit to reset receiver
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_FIFO_RESET
      bit_offset: 1
      bit_width: 1
      description: Set this bit to reset Rx AFIFO
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_START
      bit_offset: 2
      bit_width: 1
      description: Set this bit to start receiving data
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_SLAVE_MOD
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable slave receiver mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MONO
      bit_offset: 5
      bit_width: 1
      description: Set this bit to enable receiver  in mono mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BIG_ENDIAN
      bit_offset: 7
      bit_width: 1
      description: 'I2S Rx byte endian, 1: low addr value to high addr. 0: low addr
        with low addr value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_UPDATE
      bit_offset: 8
      bit_width: 1
      description: Set 1 to update I2S RX registers from APB clock domain to I2S RX
        clock domain. This bit will be cleared by hardware after update register done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MONO_FST_VLD
      bit_offset: 9
      bit_width: 1
      description: '1: The first channel data value is valid in I2S RX mono mode.   0:
        The second channel data value is valid in I2S RX mono mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_PCM_CONF
      bit_offset: 10
      bit_width: 2
      description: 'I2S RX compress/decompress configuration bit. & 0 (atol): A-Law
        decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou)
        : u-Law compress. &'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_PCM_BYPASS
      bit_offset: 12
      bit_width: 1
      description: Set this bit to bypass Compress/Decompress module for received
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_STOP_MODE
      bit_offset: 13
      bit_width: 2
      description: '0  : I2S Rx only stop when reg_rx_start is cleared.   1: Stop
        when reg_rx_start is 0 or in_suc_eof is 1.   2:  Stop I2S RX when reg_rx_start
        is 0 or RX FIFO is full.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_LEFT_ALIGN
      bit_offset: 15
      bit_width: 1
      description: '1: I2S RX left alignment mode. 0: I2S RX right alignment mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_24_FILL_EN
      bit_offset: 16
      bit_width: 1
      description: '1: store 24 channel bits to 32 bits. 0:store 24 channel bits to
        24 bits.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_WS_IDLE_POL
      bit_offset: 17
      bit_width: 1
      description: '0: WS should be 0 when receiving left channel data, and WS is
        1in right channel.  1: WS should be 1 when receiving left channel data, and
        WS is 0in right channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BIT_ORDER
      bit_offset: 18
      bit_width: 1
      description: I2S Rx bit endian. 1:small endian, the LSB is received first. 0:big
        endian, the MSB is received first.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_EN
      bit_offset: 19
      bit_width: 1
      description: '1: Enable I2S TDM Rx mode . 0: Disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_PDM_EN
      bit_offset: 20
      bit_width: 1
      description: '1: Enable I2S PDM Rx mode . 0: Disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_PDM2PCM_EN
      bit_offset: 21
      bit_width: 1
      description: '1: Enable PDM2PCM RX mode. 0: DIsable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_PDM_SINC_DSR_16_EN
      bit_offset: 22
      bit_width: 1
      description: 'Configure the down sampling rate of PDM RX filter group1 module.
        1: The  down sampling rate is 128. 0: down sampling rate is 64.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_CONF
    addr: 0x24
    size_bits: 32
    description: I2S TX configure register
    reset_value: 0xb200
    fields:
    - !Field
      name: TX_RESET
      bit_offset: 0
      bit_width: 1
      description: Set this bit to reset transmitter
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_FIFO_RESET
      bit_offset: 1
      bit_width: 1
      description: Set this bit to reset Tx AFIFO
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_START
      bit_offset: 2
      bit_width: 1
      description: Set this bit to start transmitting data
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SLAVE_MOD
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable slave transmitter mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_MONO
      bit_offset: 5
      bit_width: 1
      description: Set this bit to enable transmitter in mono mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CHAN_EQUAL
      bit_offset: 6
      bit_width: 1
      description: '1: The value of Left channel data is equal to the value of right
        channel data in I2S TX mono mode or TDM channel select mode. 0: The invalid
        channel data is reg_i2s_single_data in I2S TX mono mode or TDM channel select
        mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BIG_ENDIAN
      bit_offset: 7
      bit_width: 1
      description: 'I2S Tx byte endian, 1: low addr value to high addr.  0: low addr
        with low addr value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_UPDATE
      bit_offset: 8
      bit_width: 1
      description: Set 1 to update I2S TX registers from APB clock domain to I2S TX
        clock domain. This bit will be cleared by hardware after update register done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_MONO_FST_VLD
      bit_offset: 9
      bit_width: 1
      description: '1: The first channel data value is valid in I2S TX mono mode.   0:
        The second channel data value is valid in I2S TX mono mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PCM_CONF
      bit_offset: 10
      bit_width: 2
      description: 'I2S TX compress/decompress configuration bit. & 0 (atol): A-Law
        decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou)
        : u-Law compress. &'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PCM_BYPASS
      bit_offset: 12
      bit_width: 1
      description: Set this bit to bypass  Compress/Decompress module for transmitted
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_STOP_EN
      bit_offset: 13
      bit_width: 1
      description: Set this bit to stop disable output BCK signal and WS signal when
        tx FIFO is emtpy
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_LEFT_ALIGN
      bit_offset: 15
      bit_width: 1
      description: '1: I2S TX left alignment mode. 0: I2S TX right alignment mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_24_FILL_EN
      bit_offset: 16
      bit_width: 1
      description: '1: Sent 32 bits in 24 channel bits mode. 0: Sent 24 bits in 24
        channel bits mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_WS_IDLE_POL
      bit_offset: 17
      bit_width: 1
      description: '0: WS should be 0 when sending left channel data, and WS is 1in
        right channel.  1: WS should be 1 when sending left channel data, and WS is
        0in right channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BIT_ORDER
      bit_offset: 18
      bit_width: 1
      description: I2S Tx bit endian. 1:small endian, the LSB is sent first. 0:big
        endian, the MSB is sent first.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_EN
      bit_offset: 19
      bit_width: 1
      description: '1: Enable I2S TDM Tx mode . 0: Disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_EN
      bit_offset: 20
      bit_width: 1
      description: '1: Enable I2S PDM Tx mode . 0: Disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CHAN_MOD
      bit_offset: 24
      bit_width: 3
      description: I2S transmitter channel mode configuration bits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_LOOPBACK
      bit_offset: 27
      bit_width: 1
      description: Enable signal loop back mode with transmitter module and receiver
        module sharing the same WS and BCK signals.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CONF1
    addr: 0x28
    size_bits: 32
    description: I2S RX configure register 1
    reset_value: 0x2f3de300
    fields:
    - !Field
      name: RX_TDM_WS_WIDTH
      bit_offset: 0
      bit_width: 7
      description: The width of rx_ws_out in TDM mode is (I2S_RX_TDM_WS_WIDTH[6:0]
        +1) * T_bck
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BCK_DIV_NUM
      bit_offset: 7
      bit_width: 6
      description: Bit clock configuration bits in receiver mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BITS_MOD
      bit_offset: 13
      bit_width: 5
      description: 'Set the bits to configure the valid data bit length of I2S receiver
        channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid
        channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode.
        31:all the valid channel data is in 32-bit-mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_HALF_SAMPLE_BITS
      bit_offset: 18
      bit_width: 6
      description: I2S Rx half sample bits -1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_CHAN_BITS
      bit_offset: 24
      bit_width: 5
      description: The Rx bit number for each channel minus 1in TDM mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MSB_SHIFT
      bit_offset: 29
      bit_width: 1
      description: Set this bit to enable receiver in Phillips standard mode
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_CONF1
    addr: 0x2c
    size_bits: 32
    description: I2S TX configure register 1
    reset_value: 0x6f3de300
    fields:
    - !Field
      name: TX_TDM_WS_WIDTH
      bit_offset: 0
      bit_width: 7
      description: The width of tx_ws_out in TDM mode is (I2S_TX_TDM_WS_WIDTH[6:0]
        +1) * T_bck
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BCK_DIV_NUM
      bit_offset: 7
      bit_width: 6
      description: Bit clock configuration bits in transmitter mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BITS_MOD
      bit_offset: 13
      bit_width: 5
      description: 'Set the bits to configure the valid data bit length of I2S transmitter
        channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid
        channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode.
        31:all the valid channel data is in 32-bit-mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_HALF_SAMPLE_BITS
      bit_offset: 18
      bit_width: 6
      description: I2S Tx half sample bits -1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN_BITS
      bit_offset: 24
      bit_width: 5
      description: The Tx bit number for each channel minus 1in TDM mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_MSB_SHIFT
      bit_offset: 29
      bit_width: 1
      description: Set this bit to enable transmitter in Phillips standard mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BCK_NO_DLY
      bit_offset: 30
      bit_width: 1
      description: '1: BCK is not delayed to generate pos/neg edge in master mode.
        0: BCK is delayed to generate pos/neg edge in master mode.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CLKM_CONF
    addr: 0x30
    size_bits: 32
    description: I2S RX clock configure register
    reset_value: 0x2
    fields:
    - !Field
      name: RX_CLKM_DIV_NUM
      bit_offset: 0
      bit_width: 8
      description: Integral I2S clock divider value
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_CLK_ACTIVE
      bit_offset: 26
      bit_width: 1
      description: I2S Rx module clock enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_CLK_SEL
      bit_offset: 27
      bit_width: 2
      description: 'Select I2S Rx module source clock. 0: no clock. 1: APLL. 2: CLK160.
        3: I2S_MCLK_in.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCLK_SEL
      bit_offset: 29
      bit_width: 1
      description: '0: UseI2S Tx module clock as I2S_MCLK_OUT.  1: UseI2S Rx module
        clock as I2S_MCLK_OUT.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_CLKM_CONF
    addr: 0x34
    size_bits: 32
    description: I2S TX clock configure register
    reset_value: 0x2
    fields:
    - !Field
      name: TX_CLKM_DIV_NUM
      bit_offset: 0
      bit_width: 8
      description: 'Integral I2S TX clock divider value. f_I2S_CLK = f_I2S_CLK_S/(N+b/a).
        There will be (a-b) * n-div and b * (n+1)-div.  So the average combination
        will be:  for b <= a/2, z * [x * n-div + (n+1)-div] + y * n-div. For b > a/2,
        z * [n-div + x * (n+1)-div] + y * (n+1)-div.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CLK_ACTIVE
      bit_offset: 26
      bit_width: 1
      description: I2S Tx module clock enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CLK_SEL
      bit_offset: 27
      bit_width: 2
      description: 'Select I2S Tx module source clock. 0: XTAL clock. 1: APLL. 2:
        CLK160. 3: I2S_MCLK_in.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 29
      bit_width: 1
      description: Set this bit to enable clk gate
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CLKM_DIV_CONF
    addr: 0x38
    size_bits: 32
    description: I2S RX module clock divider configure register
    reset_value: 0x200
    fields:
    - !Field
      name: RX_CLKM_DIV_Z
      bit_offset: 0
      bit_width: 9
      description: For b <= a/2, the value of I2S_RX_CLKM_DIV_Z is b. For b > a/2,
        the value of I2S_RX_CLKM_DIV_Z is (a-b).
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_CLKM_DIV_Y
      bit_offset: 9
      bit_width: 9
      description: For b <= a/2, the value of I2S_RX_CLKM_DIV_Y is (a%b) . For b >
        a/2, the value of I2S_RX_CLKM_DIV_Y is (a%(a-b)).
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_CLKM_DIV_X
      bit_offset: 18
      bit_width: 9
      description: For b <= a/2, the value of I2S_RX_CLKM_DIV_X is (a/b) - 1. For
        b > a/2, the value of I2S_RX_CLKM_DIV_X is (a/(a-b)) - 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_CLKM_DIV_YN1
      bit_offset: 27
      bit_width: 1
      description: For b <= a/2, the value of I2S_RX_CLKM_DIV_YN1 is 0 . For b > a/2,
        the value of I2S_RX_CLKM_DIV_YN1 is 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_CLKM_DIV_CONF
    addr: 0x3c
    size_bits: 32
    description: I2S TX module clock divider configure register
    reset_value: 0x200
    fields:
    - !Field
      name: TX_CLKM_DIV_Z
      bit_offset: 0
      bit_width: 9
      description: For b <= a/2, the value of I2S_TX_CLKM_DIV_Z is b. For b > a/2,
        the value of I2S_TX_CLKM_DIV_Z is (a-b).
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CLKM_DIV_Y
      bit_offset: 9
      bit_width: 9
      description: For b <= a/2, the value of I2S_TX_CLKM_DIV_Y is (a%b) . For b >
        a/2, the value of I2S_TX_CLKM_DIV_Y is (a%(a-b)).
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CLKM_DIV_X
      bit_offset: 18
      bit_width: 9
      description: For b <= a/2, the value of I2S_TX_CLKM_DIV_X is (a/b) - 1. For
        b > a/2, the value of I2S_TX_CLKM_DIV_X is (a/(a-b)) - 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CLKM_DIV_YN1
      bit_offset: 27
      bit_width: 1
      description: For b <= a/2, the value of I2S_TX_CLKM_DIV_YN1 is 0 . For b > a/2,
        the value of I2S_TX_CLKM_DIV_YN1 is 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_PCM2PDM_CONF
    addr: 0x40
    size_bits: 32
    description: I2S TX PCM2PDM configuration register
    reset_value: 0x4aa004
    fields:
    - !Field
      name: TX_PDM_HP_BYPASS
      bit_offset: 0
      bit_width: 1
      description: I2S TX PDM bypass hp filter or not. The option has been removed.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_SINC_OSR2
      bit_offset: 1
      bit_width: 4
      description: I2S TX PDM OSR2 value
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_PRESCALE
      bit_offset: 5
      bit_width: 8
      description: I2S TX PDM prescale for sigmadelta
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_HP_IN_SHIFT
      bit_offset: 13
      bit_width: 2
      description: 'I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 ,
        3: x4'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_LP_IN_SHIFT
      bit_offset: 15
      bit_width: 2
      description: 'I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 ,
        3: x4'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_SINC_IN_SHIFT
      bit_offset: 17
      bit_width: 2
      description: 'I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 ,
        3: x4'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_SIGMADELTA_IN_SHIFT
      bit_offset: 19
      bit_width: 2
      description: 'I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 ,
        3: x4'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_SIGMADELTA_DITHER2
      bit_offset: 21
      bit_width: 1
      description: I2S TX PDM sigmadelta dither2 value
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_SIGMADELTA_DITHER
      bit_offset: 22
      bit_width: 1
      description: I2S TX PDM sigmadelta dither value
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_DAC_2OUT_EN
      bit_offset: 23
      bit_width: 1
      description: I2S TX PDM dac mode enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_DAC_MODE_EN
      bit_offset: 24
      bit_width: 1
      description: I2S TX PDM dac 2channel enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCM2PDM_CONV_EN
      bit_offset: 25
      bit_width: 1
      description: I2S TX PDM Converter enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_PCM2PDM_CONF1
    addr: 0x44
    size_bits: 32
    description: I2S TX PCM2PDM configuration register
    reset_value: 0x3f783c0
    fields:
    - !Field
      name: TX_PDM_FP
      bit_offset: 0
      bit_width: 10
      description: I2S TX PDM Fp
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_FS
      bit_offset: 10
      bit_width: 10
      description: I2S TX PDM Fs
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_IIR_HP_MULT12_5
      bit_offset: 20
      bit_width: 3
      description: The fourth parameter of PDM TX IIR_HP filter stage 2 is (504 +
        I2S_TX_IIR_HP_MULT12_5[2:0])
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_IIR_HP_MULT12_0
      bit_offset: 23
      bit_width: 3
      description: The fourth parameter of PDM TX IIR_HP filter stage 1 is (504 +
        I2S_TX_IIR_HP_MULT12_0[2:0])
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_TDM_CTRL
    addr: 0x50
    size_bits: 32
    description: I2S TX TDM mode control register
    reset_value: 0xffff
    fields:
    - !Field
      name: RX_TDM_PDM_CHAN0_EN
      bit_offset: 0
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 0.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_PDM_CHAN1_EN
      bit_offset: 1
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 1.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_PDM_CHAN2_EN
      bit_offset: 2
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 2.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_PDM_CHAN3_EN
      bit_offset: 3
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 3.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_PDM_CHAN4_EN
      bit_offset: 4
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 4.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_PDM_CHAN5_EN
      bit_offset: 5
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 5.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_PDM_CHAN6_EN
      bit_offset: 6
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 6.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_PDM_CHAN7_EN
      bit_offset: 7
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 7.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_CHAN8_EN
      bit_offset: 8
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 8. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_CHAN9_EN
      bit_offset: 9
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 9. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_CHAN10_EN
      bit_offset: 10
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 10. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_CHAN11_EN
      bit_offset: 11
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 11. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_CHAN12_EN
      bit_offset: 12
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 12. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_CHAN13_EN
      bit_offset: 13
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 13. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_CHAN14_EN
      bit_offset: 14
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 14. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_CHAN15_EN
      bit_offset: 15
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 15. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_TOT_CHAN_NUM
      bit_offset: 16
      bit_width: 4
      description: The total channel number of I2S TX TDM mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_TDM_CTRL
    addr: 0x54
    size_bits: 32
    description: I2S TX TDM mode control register
    reset_value: 0xffff
    fields:
    - !Field
      name: TX_TDM_CHAN0_EN
      bit_offset: 0
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 0. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN1_EN
      bit_offset: 1
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 1. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN2_EN
      bit_offset: 2
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 2. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN3_EN
      bit_offset: 3
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 3. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN4_EN
      bit_offset: 4
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 4. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN5_EN
      bit_offset: 5
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 5. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN6_EN
      bit_offset: 6
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 6. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN7_EN
      bit_offset: 7
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 7. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN8_EN
      bit_offset: 8
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 8. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN9_EN
      bit_offset: 9
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 9. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN10_EN
      bit_offset: 10
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 10. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN11_EN
      bit_offset: 11
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 11. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN12_EN
      bit_offset: 12
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 12. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN13_EN
      bit_offset: 13
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 13. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN14_EN
      bit_offset: 14
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 14. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN15_EN
      bit_offset: 15
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 15. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_TOT_CHAN_NUM
      bit_offset: 16
      bit_width: 4
      description: The total channel number of I2S TX TDM mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_SKIP_MSK_EN
      bit_offset: 20
      bit_width: 1
      description: When DMA TX buffer stores the data of (REG_TX_TDM_TOT_CHAN_NUM
        + 1)  channels, and only the data of the enabled channels is sent, then this
        bit should be set. Clear it when all the data stored in DMA TX buffer is for
        enabled channels.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_TIMING
    addr: 0x58
    size_bits: 32
    description: I2S RX timing control register
    fields:
    - !Field
      name: RX_SD_IN_DM
      bit_offset: 0
      bit_width: 2
      description: 'The delay mode of I2S Rx SD input signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_SD1_IN_DM
      bit_offset: 4
      bit_width: 2
      description: 'The delay mode of I2S Rx SD1 input signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_SD2_IN_DM
      bit_offset: 8
      bit_width: 2
      description: 'The delay mode of I2S Rx SD2 input signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_SD3_IN_DM
      bit_offset: 12
      bit_width: 2
      description: 'The delay mode of I2S Rx SD3 input signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_WS_OUT_DM
      bit_offset: 16
      bit_width: 2
      description: 'The delay mode of I2S Rx WS output signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BCK_OUT_DM
      bit_offset: 20
      bit_width: 2
      description: 'The delay mode of I2S Rx BCK output signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_WS_IN_DM
      bit_offset: 24
      bit_width: 2
      description: 'The delay mode of I2S Rx WS input signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BCK_IN_DM
      bit_offset: 28
      bit_width: 2
      description: 'The delay mode of I2S Rx BCK input signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_TIMING
    addr: 0x5c
    size_bits: 32
    description: I2S TX timing control register
    fields:
    - !Field
      name: TX_SD_OUT_DM
      bit_offset: 0
      bit_width: 2
      description: 'The delay mode of I2S TX SD output signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SD1_OUT_DM
      bit_offset: 4
      bit_width: 2
      description: 'The delay mode of I2S TX SD1 output signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_WS_OUT_DM
      bit_offset: 16
      bit_width: 2
      description: 'The delay mode of I2S TX WS output signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BCK_OUT_DM
      bit_offset: 20
      bit_width: 2
      description: 'The delay mode of I2S TX BCK output signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_WS_IN_DM
      bit_offset: 24
      bit_width: 2
      description: 'The delay mode of I2S TX WS input signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BCK_IN_DM
      bit_offset: 28
      bit_width: 2
      description: 'The delay mode of I2S TX BCK input signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LC_HUNG_CONF
    addr: 0x60
    size_bits: 32
    description: I2S HUNG configure register.
    reset_value: 0x810
    fields:
    - !Field
      name: LC_FIFO_TIMEOUT
      bit_offset: 0
      bit_width: 8
      description: the i2s_tx_hung_int interrupt or the i2s_rx_hung_int interrupt
        will be triggered when fifo hung counter is equal to this value
      read_allowed: true
      write_allowed: true
    - !Field
      name: LC_FIFO_TIMEOUT_SHIFT
      bit_offset: 8
      bit_width: 3
      description: The bits are used to scale tick counter threshold. The tick counter
        is reset when counter value >= 88000/2^i2s_lc_fifo_timeout_shift
      read_allowed: true
      write_allowed: true
    - !Field
      name: LC_FIFO_TIMEOUT_ENA
      bit_offset: 11
      bit_width: 1
      description: The enable bit for FIFO timeout
      read_allowed: true
      write_allowed: true
  - !Register
    name: RXEOF_NUM
    addr: 0x64
    size_bits: 32
    description: I2S RX data number control register.
    reset_value: 0x40
    fields:
    - !Field
      name: RX_EOF_NUM
      bit_offset: 0
      bit_width: 12
      description: The receive data bit length is (I2S_RX_BITS_MOD[4:0] + 1) * (REG_RX_EOF_NUM[11:0]
        + 1) . It will trigger in_suc_eof interrupt in the configured DMA RX channel.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF_SIGLE_DATA
    addr: 0x68
    size_bits: 32
    description: I2S signal data register
    fields:
    - !Field
      name: SINGLE_DATA
      bit_offset: 0
      bit_width: 32
      description: The configured constant channel data to be sent out.
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATE
    addr: 0x6c
    size_bits: 32
    description: I2S TX status register
    reset_value: 0x1
    fields:
    - !Field
      name: TX_IDLE
      bit_offset: 0
      bit_width: 1
      description: '1: i2s_tx is idle state. 0: i2s_tx is working.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0x80
    size_bits: 32
    description: Version control register
    reset_value: 0x2009070
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: I2S version control register
      read_allowed: true
      write_allowed: true
- !Module
  name: I2S1
  description: I2S (Inter-IC Sound) Controller
  base_addr: 0x6002d000
  size: 0x54
  registers:
  - !Register
    name: I2S_INT_RAW
    addr: 0xc
    size_bits: 32
    description: I2S interrupt raw register, valid in level.
    fields:
    - !Field
      name: I2S_RX_DONE_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_rx_done_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: I2S_TX_DONE_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_tx_done_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: I2S_RX_HUNG_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_rx_hung_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: I2S_TX_HUNG_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_tx_hung_int interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: I2S_INT_ST
    addr: 0x10
    size_bits: 32
    description: I2S interrupt status register.
    fields:
    - !Field
      name: I2S_RX_DONE_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_rx_done_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: I2S_TX_DONE_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_tx_done_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: I2S_RX_HUNG_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_rx_hung_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: I2S_TX_HUNG_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_tx_hung_int interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: I2S_INT_ENA
    addr: 0x14
    size_bits: 32
    description: I2S interrupt enable register.
    fields:
    - !Field
      name: I2S_RX_DONE_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit  for the i2s_rx_done_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_DONE_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit  for the i2s_tx_done_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_HUNG_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit  for the i2s_rx_hung_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_HUNG_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit  for the i2s_tx_hung_int interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2S_INT_CLR
    addr: 0x18
    size_bits: 32
    description: I2S interrupt clear register.
    fields:
    - !Field
      name: I2S_RX_DONE_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the i2s_rx_done_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: I2S_TX_DONE_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the i2s_tx_done_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: I2S_RX_HUNG_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the i2s_rx_hung_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: I2S_TX_HUNG_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the i2s_tx_hung_int interrupt
      read_allowed: false
      write_allowed: true
  - !Register
    name: I2S_RX_CONF
    addr: 0x20
    size_bits: 32
    description: I2S RX configure register
    reset_value: 0x9600
    fields:
    - !Field
      name: I2S_RX_RESET
      bit_offset: 0
      bit_width: 1
      description: Set this bit to reset receiver
      read_allowed: false
      write_allowed: true
    - !Field
      name: I2S_RX_FIFO_RESET
      bit_offset: 1
      bit_width: 1
      description: Set this bit to reset Rx AFIFO
      read_allowed: false
      write_allowed: true
    - !Field
      name: I2S_RX_START
      bit_offset: 2
      bit_width: 1
      description: Set this bit to start receiving data
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_SLAVE_MOD
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable slave receiver mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_MONO
      bit_offset: 5
      bit_width: 1
      description: Set this bit to enable receiver  in mono mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_BIG_ENDIAN
      bit_offset: 7
      bit_width: 1
      description: 'I2S Rx byte endian, 1: low addr value to high addr. 0: low addr
        with low addr value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_UPDATE
      bit_offset: 8
      bit_width: 1
      description: Set 1 to update I2S RX registers from APB clock domain to I2S RX
        clock domain. This bit will be cleared by hardware after update register done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_MONO_FST_VLD
      bit_offset: 9
      bit_width: 1
      description: '1: The first channel data value is valid in I2S RX mono mode.   0:
        The second channel data value is valid in I2S RX mono mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_PCM_CONF
      bit_offset: 10
      bit_width: 2
      description: 'I2S RX compress/decompress configuration bit. & 0 (atol): A-Law
        decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou)
        : u-Law compress. &'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_PCM_BYPASS
      bit_offset: 12
      bit_width: 1
      description: Set this bit to bypass Compress/Decompress module for received
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_STOP_MODE
      bit_offset: 13
      bit_width: 2
      description: '0  : I2S Rx only stop when reg_rx_start is cleared.   1: Stop
        when reg_rx_start is 0 or in_suc_eof is 1.   2:  Stop I2S RX when reg_rx_start
        is 0 or RX FIFO is full.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_LEFT_ALIGN
      bit_offset: 15
      bit_width: 1
      description: '1: I2S RX left alignment mode. 0: I2S RX right alignment mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_24_FILL_EN
      bit_offset: 16
      bit_width: 1
      description: '1: store 24 channel bits to 32 bits. 0:store 24 channel bits to
        24 bits.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_WS_IDLE_POL
      bit_offset: 17
      bit_width: 1
      description: '0: WS should be 0 when receiving left channel data, and WS is
        1in right channel.  1: WS should be 1 when receiving left channel data, and
        WS is 0in right channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_BIT_ORDER
      bit_offset: 18
      bit_width: 1
      description: I2S Rx bit endian. 1:small endian, the LSB is received first. 0:big
        endian, the MSB is received first.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_TDM_EN
      bit_offset: 19
      bit_width: 1
      description: '1: Enable I2S TDM Rx mode . 0: Disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_PDM_EN
      bit_offset: 20
      bit_width: 1
      description: '1: Enable I2S PDM Rx mode . 0: Disable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2S_TX_CONF
    addr: 0x24
    size_bits: 32
    description: I2S TX configure register
    reset_value: 0xb200
    fields:
    - !Field
      name: I2S_TX_RESET
      bit_offset: 0
      bit_width: 1
      description: Set this bit to reset transmitter
      read_allowed: false
      write_allowed: true
    - !Field
      name: I2S_TX_FIFO_RESET
      bit_offset: 1
      bit_width: 1
      description: Set this bit to reset Tx AFIFO
      read_allowed: false
      write_allowed: true
    - !Field
      name: I2S_TX_START
      bit_offset: 2
      bit_width: 1
      description: Set this bit to start transmitting data
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_SLAVE_MOD
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable slave transmitter mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_MONO
      bit_offset: 5
      bit_width: 1
      description: Set this bit to enable transmitter in mono mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_CHAN_EQUAL
      bit_offset: 6
      bit_width: 1
      description: '1: The value of Left channel data is equal to the value of right
        channel data in I2S TX mono mode or TDM channel select mode. 0: The invalid
        channel data is reg_i2s_single_data in I2S TX mono mode or TDM channel select
        mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_BIG_ENDIAN
      bit_offset: 7
      bit_width: 1
      description: 'I2S Tx byte endian, 1: low addr value to high addr.  0: low addr
        with low addr value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_UPDATE
      bit_offset: 8
      bit_width: 1
      description: Set 1 to update I2S TX registers from APB clock domain to I2S TX
        clock domain. This bit will be cleared by hardware after update register done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_MONO_FST_VLD
      bit_offset: 9
      bit_width: 1
      description: '1: The first channel data value is valid in I2S TX mono mode.   0:
        The second channel data value is valid in I2S TX mono mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_PCM_CONF
      bit_offset: 10
      bit_width: 2
      description: 'I2S TX compress/decompress configuration bit. & 0 (atol): A-Law
        decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou)
        : u-Law compress. &'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_PCM_BYPASS
      bit_offset: 12
      bit_width: 1
      description: Set this bit to bypass  Compress/Decompress module for transmitted
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_STOP_EN
      bit_offset: 13
      bit_width: 1
      description: Set this bit to stop disable output BCK signal and WS signal when
        tx FIFO is emtpy
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_LEFT_ALIGN
      bit_offset: 15
      bit_width: 1
      description: '1: I2S TX left alignment mode. 0: I2S TX right alignment mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_24_FILL_EN
      bit_offset: 16
      bit_width: 1
      description: '1: Sent 32 bits in 24 channel bits mode. 0: Sent 24 bits in 24
        channel bits mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_WS_IDLE_POL
      bit_offset: 17
      bit_width: 1
      description: '0: WS should be 0 when sending left channel data, and WS is 1in
        right channel.  1: WS should be 1 when sending left channel data, and WS is
        0in right channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_BIT_ORDER
      bit_offset: 18
      bit_width: 1
      description: I2S Tx bit endian. 1:small endian, the LSB is sent first. 0:big
        endian, the MSB is sent first.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_TDM_EN
      bit_offset: 19
      bit_width: 1
      description: '1: Enable I2S TDM Tx mode . 0: Disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_PDM_EN
      bit_offset: 20
      bit_width: 1
      description: '1: Enable I2S PDM Tx mode . 0: Disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_CHAN_MOD
      bit_offset: 24
      bit_width: 3
      description: I2S transmitter channel mode configuration bits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_SIG_LOOPBACK
      bit_offset: 27
      bit_width: 1
      description: Enable signal loop back mode with transmitter module and receiver
        module sharing the same WS and BCK signals.
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2S_RX_CONF1
    addr: 0x28
    size_bits: 32
    description: I2S RX configure register 1
    reset_value: 0x2f3de300
    fields:
    - !Field
      name: I2S_RX_TDM_WS_WIDTH
      bit_offset: 0
      bit_width: 7
      description: The width of rx_ws_out in TDM mode is (I2S_RX_TDM_WS_WIDTH[6:0]
        +1) * T_bck
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_BCK_DIV_NUM
      bit_offset: 7
      bit_width: 6
      description: Bit clock configuration bits in receiver mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_BITS_MOD
      bit_offset: 13
      bit_width: 5
      description: 'Set the bits to configure the valid data bit length of I2S receiver
        channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid
        channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode.
        31:all the valid channel data is in 32-bit-mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_HALF_SAMPLE_BITS
      bit_offset: 18
      bit_width: 6
      description: I2S Rx half sample bits -1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_TDM_CHAN_BITS
      bit_offset: 24
      bit_width: 5
      description: The Rx bit number for each channel minus 1in TDM mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_MSB_SHIFT
      bit_offset: 29
      bit_width: 1
      description: Set this bit to enable receiver in Phillips standard mode
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2S_TX_CONF1
    addr: 0x2c
    size_bits: 32
    description: I2S TX configure register 1
    reset_value: 0x6f3de300
    fields:
    - !Field
      name: I2S_TX_TDM_WS_WIDTH
      bit_offset: 0
      bit_width: 7
      description: The width of tx_ws_out in TDM mode is (I2S_TX_TDM_WS_WIDTH[6:0]
        +1) * T_bck
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_BCK_DIV_NUM
      bit_offset: 7
      bit_width: 6
      description: Bit clock configuration bits in transmitter mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_BITS_MOD
      bit_offset: 13
      bit_width: 5
      description: 'Set the bits to configure the valid data bit length of I2S transmitter
        channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid
        channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode.
        31:all the valid channel data is in 32-bit-mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_HALF_SAMPLE_BITS
      bit_offset: 18
      bit_width: 6
      description: I2S Tx half sample bits -1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_TDM_CHAN_BITS
      bit_offset: 24
      bit_width: 5
      description: The Tx bit number for each channel minus 1in TDM mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_MSB_SHIFT
      bit_offset: 29
      bit_width: 1
      description: Set this bit to enable transmitter in Phillips standard mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_BCK_NO_DLY
      bit_offset: 30
      bit_width: 1
      description: '1: BCK is not delayed to generate pos/neg edge in master mode.
        0: BCK is delayed to generate pos/neg edge in master mode.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2S_RX_CLKM_CONF
    addr: 0x30
    size_bits: 32
    description: I2S RX clock configure register
    reset_value: 0x2
    fields:
    - !Field
      name: I2S_RX_CLKM_DIV_NUM
      bit_offset: 0
      bit_width: 8
      description: Integral I2S clock divider value
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_CLK_ACTIVE
      bit_offset: 26
      bit_width: 1
      description: I2S Rx module clock enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_CLK_SEL
      bit_offset: 27
      bit_width: 2
      description: 'Select I2S Rx module source clock. 0: no clock. 1: APLL. 2: CLK160.
        3: I2S_MCLK_in.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_MCLK_SEL
      bit_offset: 29
      bit_width: 1
      description: '0: UseI2S Tx module clock as I2S_MCLK_OUT.  1: UseI2S Rx module
        clock as I2S_MCLK_OUT.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2S_TX_CLKM_CONF
    addr: 0x34
    size_bits: 32
    description: I2S TX clock configure register
    reset_value: 0x2
    fields:
    - !Field
      name: I2S_TX_CLKM_DIV_NUM
      bit_offset: 0
      bit_width: 8
      description: 'Integral I2S TX clock divider value. f_I2S_CLK = f_I2S_CLK_S/(N+b/a).
        There will be (a-b) * n-div and b * (n+1)-div.  So the average combination
        will be:  for b <= a/2, z * [x * n-div + (n+1)-div] + y * n-div. For b > a/2,
        z * [n-div + x * (n+1)-div] + y * (n+1)-div.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_CLK_ACTIVE
      bit_offset: 26
      bit_width: 1
      description: I2S Tx module clock enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_CLK_SEL
      bit_offset: 27
      bit_width: 2
      description: 'Select I2S Tx module source clock. 0: XTAL clock. 1: APLL. 2:
        CLK160. 3: I2S_MCLK_in.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_CLK_EN
      bit_offset: 29
      bit_width: 1
      description: Set this bit to enable clk gate
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2S_RX_CLKM_DIV_CONF
    addr: 0x38
    size_bits: 32
    description: I2S RX module clock divider configure register
    reset_value: 0x200
    fields:
    - !Field
      name: I2S_RX_CLKM_DIV_Z
      bit_offset: 0
      bit_width: 9
      description: For b <= a/2, the value of I2S_RX_CLKM_DIV_Z is b. For b > a/2,
        the value of I2S_RX_CLKM_DIV_Z is (a-b).
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_CLKM_DIV_Y
      bit_offset: 9
      bit_width: 9
      description: For b <= a/2, the value of I2S_RX_CLKM_DIV_Y is (a%b) . For b >
        a/2, the value of I2S_RX_CLKM_DIV_Y is (a%(a-b)).
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_CLKM_DIV_X
      bit_offset: 18
      bit_width: 9
      description: For b <= a/2, the value of I2S_RX_CLKM_DIV_X is (a/b) - 1. For
        b > a/2, the value of I2S_RX_CLKM_DIV_X is (a/(a-b)) - 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_CLKM_DIV_YN1
      bit_offset: 27
      bit_width: 1
      description: For b <= a/2, the value of I2S_RX_CLKM_DIV_YN1 is 0 . For b > a/2,
        the value of I2S_RX_CLKM_DIV_YN1 is 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2S_TX_CLKM_DIV_CONF
    addr: 0x3c
    size_bits: 32
    description: I2S TX module clock divider configure register
    reset_value: 0x200
    fields:
    - !Field
      name: I2S_TX_CLKM_DIV_Z
      bit_offset: 0
      bit_width: 9
      description: For b <= a/2, the value of I2S_TX_CLKM_DIV_Z is b. For b > a/2,
        the value of I2S_TX_CLKM_DIV_Z is (a-b).
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_CLKM_DIV_Y
      bit_offset: 9
      bit_width: 9
      description: For b <= a/2, the value of I2S_TX_CLKM_DIV_Y is (a%b) . For b >
        a/2, the value of I2S_TX_CLKM_DIV_Y is (a%(a-b)).
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_CLKM_DIV_X
      bit_offset: 18
      bit_width: 9
      description: For b <= a/2, the value of I2S_TX_CLKM_DIV_X is (a/b) - 1. For
        b > a/2, the value of I2S_TX_CLKM_DIV_X is (a/(a-b)) - 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_CLKM_DIV_YN1
      bit_offset: 27
      bit_width: 1
      description: For b <= a/2, the value of I2S_TX_CLKM_DIV_YN1 is 0 . For b > a/2,
        the value of I2S_TX_CLKM_DIV_YN1 is 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2S_RX_TDM_CTRL
    addr: 0x50
    size_bits: 32
    description: I2S TX TDM mode control register
    reset_value: 0xffff
    fields:
    - !Field
      name: I2S_RX_TDM_PDM_CHAN0_EN
      bit_offset: 0
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 0.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_TDM_PDM_CHAN1_EN
      bit_offset: 1
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 1.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_TDM_PDM_CHAN2_EN
      bit_offset: 2
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 2.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_TDM_PDM_CHAN3_EN
      bit_offset: 3
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 3.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_TDM_PDM_CHAN4_EN
      bit_offset: 4
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 4.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_TDM_PDM_CHAN5_EN
      bit_offset: 5
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 5.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_TDM_PDM_CHAN6_EN
      bit_offset: 6
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 6.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_TDM_PDM_CHAN7_EN
      bit_offset: 7
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 7.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_TDM_CHAN8_EN
      bit_offset: 8
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 8. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_TDM_CHAN9_EN
      bit_offset: 9
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 9. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_TDM_CHAN10_EN
      bit_offset: 10
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 10. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_TDM_CHAN11_EN
      bit_offset: 11
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 11. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_TDM_CHAN12_EN
      bit_offset: 12
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 12. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_TDM_CHAN13_EN
      bit_offset: 13
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 13. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_TDM_CHAN14_EN
      bit_offset: 14
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 14. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_TDM_CHAN15_EN
      bit_offset: 15
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 15. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_TDM_TOT_CHAN_NUM
      bit_offset: 16
      bit_width: 4
      description: The total channel number of I2S TX TDM mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2S_TX_TDM_CTRL
    addr: 0x54
    size_bits: 32
    description: I2S TX TDM mode control register
    reset_value: 0xffff
    fields:
    - !Field
      name: I2S_TX_TDM_CHAN0_EN
      bit_offset: 0
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 0. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_TDM_CHAN1_EN
      bit_offset: 1
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 1. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_TDM_CHAN2_EN
      bit_offset: 2
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 2. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_TDM_CHAN3_EN
      bit_offset: 3
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 3. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_TDM_CHAN4_EN
      bit_offset: 4
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 4. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_TDM_CHAN5_EN
      bit_offset: 5
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 5. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_TDM_CHAN6_EN
      bit_offset: 6
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 6. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_TDM_CHAN7_EN
      bit_offset: 7
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 7. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_TDM_CHAN8_EN
      bit_offset: 8
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 8. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_TDM_CHAN9_EN
      bit_offset: 9
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 9. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_TDM_CHAN10_EN
      bit_offset: 10
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 10. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_TDM_CHAN11_EN
      bit_offset: 11
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 11. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_TDM_CHAN12_EN
      bit_offset: 12
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 12. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_TDM_CHAN13_EN
      bit_offset: 13
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 13. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_TDM_CHAN14_EN
      bit_offset: 14
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 14. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_TDM_CHAN15_EN
      bit_offset: 15
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 15. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_TDM_TOT_CHAN_NUM
      bit_offset: 16
      bit_width: 4
      description: The total channel number of I2S TX TDM mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_TDM_SKIP_MSK_EN
      bit_offset: 20
      bit_width: 1
      description: When DMA TX buffer stores the data of (REG_TX_TDM_TOT_CHAN_NUM
        + 1)  channels, and only the data of the enabled channels is sent, then this
        bit should be set. Clear it when all the data stored in DMA TX buffer is for
        enabled channels.
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2S_RX_TIMING
    addr: 0x58
    size_bits: 32
    description: I2S RX timing control register
    fields:
    - !Field
      name: I2S_RX_SD_IN_DM
      bit_offset: 0
      bit_width: 2
      description: 'The delay mode of I2S Rx SD input signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_WS_OUT_DM
      bit_offset: 16
      bit_width: 2
      description: 'The delay mode of I2S Rx WS output signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_BCK_OUT_DM
      bit_offset: 20
      bit_width: 2
      description: 'The delay mode of I2S Rx BCK output signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_WS_IN_DM
      bit_offset: 24
      bit_width: 2
      description: 'The delay mode of I2S Rx WS input signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RX_BCK_IN_DM
      bit_offset: 28
      bit_width: 2
      description: 'The delay mode of I2S Rx BCK input signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2S_TX_TIMING
    addr: 0x5c
    size_bits: 32
    description: I2S TX timing control register
    fields:
    - !Field
      name: I2S_TX_SD_OUT_DM
      bit_offset: 0
      bit_width: 2
      description: 'The delay mode of I2S TX SD output signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_SD1_OUT_DM
      bit_offset: 4
      bit_width: 2
      description: 'The delay mode of I2S TX SD1 output signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_WS_OUT_DM
      bit_offset: 16
      bit_width: 2
      description: 'The delay mode of I2S TX WS output signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_BCK_OUT_DM
      bit_offset: 20
      bit_width: 2
      description: 'The delay mode of I2S TX BCK output signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_WS_IN_DM
      bit_offset: 24
      bit_width: 2
      description: 'The delay mode of I2S TX WS input signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TX_BCK_IN_DM
      bit_offset: 28
      bit_width: 2
      description: 'The delay mode of I2S TX BCK input signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2S_LC_HUNG_CONF
    addr: 0x60
    size_bits: 32
    description: I2S HUNG configure register.
    reset_value: 0x810
    fields:
    - !Field
      name: I2S_LC_FIFO_TIMEOUT
      bit_offset: 0
      bit_width: 8
      description: the i2s_tx_hung_int interrupt or the i2s_rx_hung_int interrupt
        will be triggered when fifo hung counter is equal to this value
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_LC_FIFO_TIMEOUT_SHIFT
      bit_offset: 8
      bit_width: 3
      description: The bits are used to scale tick counter threshold. The tick counter
        is reset when counter value >= 88000/2^i2s_lc_fifo_timeout_shift
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_LC_FIFO_TIMEOUT_ENA
      bit_offset: 11
      bit_width: 1
      description: The enable bit for FIFO timeout
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2S_RXEOF_NUM
    addr: 0x64
    size_bits: 32
    description: I2S RX data number control register.
    reset_value: 0x40
    fields:
    - !Field
      name: I2S_RX_EOF_NUM
      bit_offset: 0
      bit_width: 12
      description: The receive data bit length is (I2S_RX_BITS_MOD[4:0] + 1) * (REG_RX_EOF_NUM[11:0]
        + 1) . It will trigger in_suc_eof interrupt in the configured DMA RX channel.
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2S_CONF_SIGLE_DATA
    addr: 0x68
    size_bits: 32
    description: I2S signal data register
    fields:
    - !Field
      name: I2S_SINGLE_DATA
      bit_offset: 0
      bit_width: 32
      description: The configured constant channel data to be sent out.
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2S_STATE
    addr: 0x6c
    size_bits: 32
    description: I2S TX status register
    reset_value: 0x1
    fields:
    - !Field
      name: I2S_TX_IDLE
      bit_offset: 0
      bit_width: 1
      description: '1: i2s_tx is idle state. 0: i2s_tx is working.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: I2S_DATE
    addr: 0x80
    size_bits: 32
    description: Version control register
    reset_value: 0x2009070
    fields:
    - !Field
      name: I2S_DATE
      bit_offset: 0
      bit_width: 28
      description: I2S version control register
      read_allowed: true
      write_allowed: true
- !Module
  name: INTERRUPT_CORE0
  description: Interrupt Core
  base_addr: 0x600c2000
  size: 0x1a4
  registers:
  - !Register
    name: MAC_INTR_MAP
    addr: 0x0
    size_bits: 32
    description: mac interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: MAC_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map mac interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: MAC_NMI_MAP
    addr: 0x4
    size_bits: 32
    description: mac_nmi interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: MAC_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map_nmi interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: PWR_INTR_MAP
    addr: 0x8
    size_bits: 32
    description: pwr interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PWR_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map pwr interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: BB_INT_MAP
    addr: 0xc
    size_bits: 32
    description: bb interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: BB_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map bb interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: BT_MAC_INT_MAP
    addr: 0x10
    size_bits: 32
    description: bb_mac interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: BT_MAC_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map bb_mac interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: BT_BB_INT_MAP
    addr: 0x14
    size_bits: 32
    description: bt_bb interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: BT_BB_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map bt_bb interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: BT_BB_NMI_MAP
    addr: 0x18
    size_bits: 32
    description: bt_bb_nmi interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: BT_BB_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map bb_bt_nmi interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: RWBT_IRQ_MAP
    addr: 0x1c
    size_bits: 32
    description: rwbt_irq interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: RWBT_IRQ_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map rwbt_irq interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: RWBLE_IRQ_MAP
    addr: 0x20
    size_bits: 32
    description: rwble_irq interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: RWBLE_IRQ_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map rwble_irq interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: RWBT_NMI_MAP
    addr: 0x24
    size_bits: 32
    description: rwbt_nmi interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: RWBT_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map mac rwbt_nmi to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: RWBLE_NMI_MAP
    addr: 0x28
    size_bits: 32
    description: rwble_nmi interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: RWBLE_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map rwble_nmi interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2C_MST_INT_MAP
    addr: 0x2c
    size_bits: 32
    description: i2c_mst interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: I2C_MST_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map i2c_mst interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC0_INTR_MAP
    addr: 0x30
    size_bits: 32
    description: slc0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SLC0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map slc0 interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC1_INTR_MAP
    addr: 0x34
    size_bits: 32
    description: slc1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SLC1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map slc1 interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: UHCI0_INTR_MAP
    addr: 0x38
    size_bits: 32
    description: uhci0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: UHCI0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map uhci0 interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: UHCI1_INTR_MAP
    addr: 0x3c
    size_bits: 32
    description: uhci1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: UHCI1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map uhci1 interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_INTERRUPT_PRO_MAP
    addr: 0x40
    size_bits: 32
    description: gpio_interrupt_pro interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: GPIO_INTERRUPT_PRO_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map gpio_interrupt_pro interrupt to one of
        core0's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_INTERRUPT_PRO_NMI_MAP
    addr: 0x44
    size_bits: 32
    description: gpio_interrupt_pro_nmi interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: GPIO_INTERRUPT_PRO_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map gpio_interrupt_pro_nmi interrupt to one
        of core0's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_INTERRUPT_APP_MAP
    addr: 0x48
    size_bits: 32
    description: gpio_interrupt_app interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: GPIO_INTERRUPT_APP_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map gpio_interrupt_app interrupt to one of
        core0's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_INTERRUPT_APP_NMI_MAP
    addr: 0x4c
    size_bits: 32
    description: gpio_interrupt_app_nmi interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: GPIO_INTERRUPT_APP_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map gpio_interrupt_app_nmi interrupt to one
        of core0's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_INTR_1_MAP
    addr: 0x50
    size_bits: 32
    description: spi_intr_1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SPI_INTR_1_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map spi_intr_1 interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_INTR_2_MAP
    addr: 0x54
    size_bits: 32
    description: spi_intr_2 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SPI_INTR_2_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map spi_intr_2 interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_INTR_3_MAP
    addr: 0x58
    size_bits: 32
    description: spi_intr_3 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SPI_INTR_3_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map spi_intr_3 interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_INTR_4_MAP
    addr: 0x5c
    size_bits: 32
    description: spi_intr_4 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SPI_INTR_4_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map spi_intr_4 interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_CAM_INT_MAP
    addr: 0x60
    size_bits: 32
    description: lcd_cam interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: LCD_CAM_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map lcd_cam interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2S0_INT_MAP
    addr: 0x64
    size_bits: 32
    description: i2s0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: I2S0_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map i2s0 interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2S1_INT_MAP
    addr: 0x68
    size_bits: 32
    description: i2s1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: I2S1_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map i2s1 interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: UART_INTR_MAP
    addr: 0x6c
    size_bits: 32
    description: uart interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: UART_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map uart interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: UART1_INTR_MAP
    addr: 0x70
    size_bits: 32
    description: uart1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: UART1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map uart1 interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: UART2_INTR_MAP
    addr: 0x74
    size_bits: 32
    description: uart2 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: UART2_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map uart2 interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDIO_HOST_INTERRUPT_MAP
    addr: 0x78
    size_bits: 32
    description: sdio_host interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SDIO_HOST_INTERRUPT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map sdio_host interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: PWM0_INTR_MAP
    addr: 0x7c
    size_bits: 32
    description: pwm0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PWM0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map pwm0 interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: PWM1_INTR_MAP
    addr: 0x80
    size_bits: 32
    description: pwm1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PWM1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map pwm1 interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: PWM2_INTR_MAP
    addr: 0x84
    size_bits: 32
    description: pwm2 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PWM2_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map pwm2 interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: PWM3_INTR_MAP
    addr: 0x88
    size_bits: 32
    description: pwm3 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PWM3_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map pwm3 interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: LEDC_INT_MAP
    addr: 0x8c
    size_bits: 32
    description: ledc interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: LEDC_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map ledc interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: EFUSE_INT_MAP
    addr: 0x90
    size_bits: 32
    description: efuse interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: EFUSE_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map efuse interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CAN_INT_MAP
    addr: 0x94
    size_bits: 32
    description: can interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CAN_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map can interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: USB_INTR_MAP
    addr: 0x98
    size_bits: 32
    description: usb interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: USB_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map usb interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_CORE_INTR_MAP
    addr: 0x9c
    size_bits: 32
    description: rtc_core interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: RTC_CORE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map rtc_core interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: RMT_INTR_MAP
    addr: 0xa0
    size_bits: 32
    description: rmt interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: RMT_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map rmt interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: PCNT_INTR_MAP
    addr: 0xa4
    size_bits: 32
    description: pcnt interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PCNT_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map pcnt interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2C_EXT0_INTR_MAP
    addr: 0xa8
    size_bits: 32
    description: i2c_ext0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: I2C_EXT0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map i2c_ext0 interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2C_EXT1_INTR_MAP
    addr: 0xac
    size_bits: 32
    description: i2c_ext1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: I2C_EXT1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map i2c_ext1 interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI2_DMA_INT_MAP
    addr: 0xb0
    size_bits: 32
    description: spi2_dma interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SPI2_DMA_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map spi2_dma interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI3_DMA_INT_MAP
    addr: 0xb4
    size_bits: 32
    description: spi3_dma interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SPI3_DMA_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map spi3_dma interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI4_DMA_INT_MAP
    addr: 0xb8
    size_bits: 32
    description: spi4_dma interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SPI4_DMA_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map spi4_dma interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDG_INT_MAP
    addr: 0xbc
    size_bits: 32
    description: wdg interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: WDG_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map wdg interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER_INT1_MAP
    addr: 0xc0
    size_bits: 32
    description: timer_int1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: TIMER_INT1_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map timer_int1 interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER_INT2_MAP
    addr: 0xc4
    size_bits: 32
    description: timer_int2 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: TIMER_INT2_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map timer_int2 interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: TG_T0_INT_MAP
    addr: 0xc8
    size_bits: 32
    description: tg_t0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: TG_T0_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map tg_t0 interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: TG_T1_INT_MAP
    addr: 0xcc
    size_bits: 32
    description: tg_t1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: TG_T1_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map tg_t1 interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: TG_WDT_INT_MAP
    addr: 0xd0
    size_bits: 32
    description: tg_wdt interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: TG_WDT_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map rg_wdt interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: TG1_T0_INT_MAP
    addr: 0xd4
    size_bits: 32
    description: tg1_t0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: TG1_T0_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map tg1_t0 interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: TG1_T1_INT_MAP
    addr: 0xd8
    size_bits: 32
    description: tg1_t1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: TG1_T1_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map tg1_t1 interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: TG1_WDT_INT_MAP
    addr: 0xdc
    size_bits: 32
    description: tg1_wdt interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: TG1_WDT_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map tg1_wdt interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_IA_INT_MAP
    addr: 0xe0
    size_bits: 32
    description: cache_ia interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CACHE_IA_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map cache_ia interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SYSTIMER_TARGET0_INT_MAP
    addr: 0xe4
    size_bits: 32
    description: systimer_target0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SYSTIMER_TARGET0_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map systimer_target0 interrupt to one of
        core0's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SYSTIMER_TARGET1_INT_MAP
    addr: 0xe8
    size_bits: 32
    description: systimer_target1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SYSTIMER_TARGET1_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map systimer_target1 interrupt to one of
        core0's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SYSTIMER_TARGET2_INT_MAP
    addr: 0xec
    size_bits: 32
    description: systimer_target2 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SYSTIMER_TARGET2_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map systimer_target2 interrupt to one of
        core0's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_MEM_REJECT_INTR_MAP
    addr: 0xf0
    size_bits: 32
    description: spi_mem_reject interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SPI_MEM_REJECT_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map spi_mem_reject interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_PRELOAD_INT_MAP
    addr: 0xf4
    size_bits: 32
    description: dcache_prelaod interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DCACHE_PRELOAD_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dcache_prelaod interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_PRELOAD_INT_MAP
    addr: 0xf8
    size_bits: 32
    description: icache_preload interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: ICACHE_PRELOAD_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map icache_preload interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_SYNC_INT_MAP
    addr: 0xfc
    size_bits: 32
    description: dcache_sync interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DCACHE_SYNC_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dcache_sync interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_SYNC_INT_MAP
    addr: 0x100
    size_bits: 32
    description: icache_sync interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: ICACHE_SYNC_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map icache_sync interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_ADC_INT_MAP
    addr: 0x104
    size_bits: 32
    description: apb_adc interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: APB_ADC_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map apb_adc interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_CH0_INT_MAP
    addr: 0x108
    size_bits: 32
    description: dma_in_ch0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_IN_CH0_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_in_ch0 interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_CH1_INT_MAP
    addr: 0x10c
    size_bits: 32
    description: dma_in_ch1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_IN_CH1_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_in_ch1 interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_CH2_INT_MAP
    addr: 0x110
    size_bits: 32
    description: dma_in_ch2 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_IN_CH2_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_in_ch2 interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_CH3_INT_MAP
    addr: 0x114
    size_bits: 32
    description: dma_in_ch3 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_IN_CH3_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_in_ch3 interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_CH4_INT_MAP
    addr: 0x118
    size_bits: 32
    description: dma_in_ch4 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_IN_CH4_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_in_ch4 interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_OUT_CH0_INT_MAP
    addr: 0x11c
    size_bits: 32
    description: dma_out_ch0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_OUT_CH0_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_out_ch0 interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_OUT_CH1_INT_MAP
    addr: 0x120
    size_bits: 32
    description: dma_out_ch1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_OUT_CH1_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_out_ch1 interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_OUT_CH2_INT_MAP
    addr: 0x124
    size_bits: 32
    description: dma_out_ch2 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_OUT_CH2_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_out_ch2 interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_OUT_CH3_INT_MAP
    addr: 0x128
    size_bits: 32
    description: dma_out_ch3 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_OUT_CH3_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_out_ch3 interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_OUT_CH4_INT_MAP
    addr: 0x12c
    size_bits: 32
    description: dma_out_ch4 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_OUT_CH4_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_out_ch4 interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: RSA_INT_MAP
    addr: 0x130
    size_bits: 32
    description: rsa interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: RSA_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map rsa interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: AES_INT_MAP
    addr: 0x134
    size_bits: 32
    description: aes interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: AES_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map aes interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHA_INT_MAP
    addr: 0x138
    size_bits: 32
    description: sha interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SHA_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map sha interrupt to one of core0's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_0_MAP
    addr: 0x13c
    size_bits: 32
    description: cpu_intr_from_cpu_0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_0_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map cpu_intr_from_cpu_0 interrupt to one
        of core0's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_1_MAP
    addr: 0x140
    size_bits: 32
    description: cpu_intr_from_cpu_1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_1_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map cpu_intr_from_cpu_1 interrupt to one
        of core0's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_2_MAP
    addr: 0x144
    size_bits: 32
    description: cpu_intr_from_cpu_2 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_2_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map cpu_intr_from_cpu_2 interrupt to one
        of core0's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_3_MAP
    addr: 0x148
    size_bits: 32
    description: cpu_intr_from_cpu_3 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_3_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map cpu_intr_from_cpu_3 interrupt to one
        of core0's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: ASSIST_DEBUG_INTR_MAP
    addr: 0x14c
    size_bits: 32
    description: assist_debug interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: ASSIST_DEBUG_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map assist_debug interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP
    addr: 0x150
    size_bits: 32
    description: dma_pms_monitor_violatile interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_pms_monitor_violatile interrupt to
        one of core0's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
    addr: 0x154
    size_bits: 32
    description: core0_IRam0_pms_monitor_violatile interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map core0_IRam0_pms_monitor_violatile interrupt
        to one of core0's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
    addr: 0x158
    size_bits: 32
    description: core0_DRam0_pms_monitor_violatile interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map core0_DRam0_pms_monitor_violatile interrupt
        to one of core0's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP
    addr: 0x15c
    size_bits: 32
    description: core0_PIF_pms_monitor_violatile interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map core0_PIF_pms_monitor_violatile interrupt
        to one of core0's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP
    addr: 0x160
    size_bits: 32
    description: core0_PIF_pms_monitor_violatile_size interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map core0_PIF_pms_monitor_violatile_size
        interrupt to one of core0's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
    addr: 0x164
    size_bits: 32
    description: core1_IRam0_pms_monitor_violatile interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CORE_1_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map core1_IRam0_pms_monitor_violatile interrupt
        to one of core0's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
    addr: 0x168
    size_bits: 32
    description: core1_DRam0_pms_monitor_violatile interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map core1_DRam0_pms_monitor_violatile interrupt
        to one of core0's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR_MAP
    addr: 0x16c
    size_bits: 32
    description: core1_PIF_pms_monitor_violatile interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map core1_PIF_pms_monitor_violatile interrupt
        to one of core0's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP
    addr: 0x170
    size_bits: 32
    description: core1_PIF_pms_monitor_violatile_size interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CORE_1_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map core1_PIF_pms_monitor_violatile_size
        interrupt to one of core0's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: BACKUP_PMS_VIOLATE_INTR_MAP
    addr: 0x174
    size_bits: 32
    description: backup_pms_monitor_violatile interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: BACKUP_PMS_VIOLATE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map backup_pms_monitor_violatile interrupt
        to one of core0's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_CORE0_ACS_INT_MAP
    addr: 0x178
    size_bits: 32
    description: cache_core0_acs interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CACHE_CORE0_ACS_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map cache_core0_acs interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_CORE1_ACS_INT_MAP
    addr: 0x17c
    size_bits: 32
    description: cache_core1_acs interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CACHE_CORE1_ACS_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map cache_core1_acs interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: USB_DEVICE_INT_MAP
    addr: 0x180
    size_bits: 32
    description: usb_device interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: USB_DEVICE_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map usb_device interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERI_BACKUP_INT_MAP
    addr: 0x184
    size_bits: 32
    description: peri_backup interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PERI_BACKUP_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map peri_backup interrupt to one of core0's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_EXTMEM_REJECT_INT_MAP
    addr: 0x188
    size_bits: 32
    description: dma_extmem_reject interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_EXTMEM_REJECT_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_extmem_reject interrupt to one of
        core0's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: INTR_STATUS_0
    addr: 0x18c
    size_bits: 32
    description: interrupt status register
    fields:
    - !Field
      name: INTR_STATUS_0
      bit_offset: 0
      bit_width: 32
      description: this register store the status of the first 32 interrupt source
      read_allowed: true
      write_allowed: false
  - !Register
    name: INTR_STATUS_1
    addr: 0x190
    size_bits: 32
    description: interrupt status register
    fields:
    - !Field
      name: INTR_STATUS_1
      bit_offset: 0
      bit_width: 32
      description: this register store the status of the first 32 interrupt source
      read_allowed: true
      write_allowed: false
  - !Register
    name: INTR_STATUS_2
    addr: 0x194
    size_bits: 32
    description: interrupt status register
    fields:
    - !Field
      name: INTR_STATUS_2
      bit_offset: 0
      bit_width: 32
      description: this register store the status of the first 32 interrupt source
      read_allowed: true
      write_allowed: false
  - !Register
    name: INTR_STATUS_3
    addr: 0x198
    size_bits: 32
    description: interrupt status register
    fields:
    - !Field
      name: INTR_STATUS_3
      bit_offset: 0
      bit_width: 32
      description: this register store the status of the first 32 interrupt source
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLOCK_GATE
    addr: 0x19c
    size_bits: 32
    description: clock gate register
    reset_value: 0x1
    fields:
    - !Field
      name: REG_CLK_EN
      bit_offset: 0
      bit_width: 1
      description: this register uesd to control clock-gating interupt martrix
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x7fc
    size_bits: 32
    description: version register
    reset_value: 0x2012300
    fields:
    - !Field
      name: INTERRUPT_REG_DATE
      bit_offset: 0
      bit_width: 28
      description: version register
      read_allowed: true
      write_allowed: true
- !Module
  name: INTERRUPT_CORE1
  description: Interrupt Core
  base_addr: 0x600c2800
  size: 0x1a4
  registers:
  - !Register
    name: MAC_INTR_MAP
    addr: 0x800
    size_bits: 32
    description: mac interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: MAC_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map mac interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: MAC_NMI_MAP
    addr: 0x804
    size_bits: 32
    description: mac_nmi interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: MAC_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map_nmi interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: PWR_INTR_MAP
    addr: 0x808
    size_bits: 32
    description: pwr interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PWR_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map pwr interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: BB_INT_MAP
    addr: 0x80c
    size_bits: 32
    description: bb interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: BB_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map bb interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: BT_MAC_INT_MAP
    addr: 0x810
    size_bits: 32
    description: bb_mac interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: BT_MAC_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map bb_mac interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: BT_BB_INT_MAP
    addr: 0x814
    size_bits: 32
    description: bt_bb interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: BT_BB_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map bt_bb interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: BT_BB_NMI_MAP
    addr: 0x818
    size_bits: 32
    description: bt_bb_nmi interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: BT_BB_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map bb_bt_nmi interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: RWBT_IRQ_MAP
    addr: 0x81c
    size_bits: 32
    description: rwbt_irq interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: RWBT_IRQ_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map rwbt_irq interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: RWBLE_IRQ_MAP
    addr: 0x820
    size_bits: 32
    description: rwble_irq interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: RWBLE_IRQ_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map rwble_irq interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: RWBT_NMI_MAP
    addr: 0x824
    size_bits: 32
    description: rwbt_nmi interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: RWBT_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map rwbt_nmi interupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: RWBLE_NMI_MAP
    addr: 0x828
    size_bits: 32
    description: rwble_nmi interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: RWBLE_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map rwble_nmi interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2C_MST_INT_MAP
    addr: 0x82c
    size_bits: 32
    description: i2c_mst interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: I2C_MST_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map i2c_mst interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC0_INTR_MAP
    addr: 0x830
    size_bits: 32
    description: slc0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SLC0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map slc0 interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC1_INTR_MAP
    addr: 0x834
    size_bits: 32
    description: slc1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SLC1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map slc1 interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: UHCI0_INTR_MAP
    addr: 0x838
    size_bits: 32
    description: uhci0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: UHCI0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map uhci0 interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: UHCI1_INTR_MAP
    addr: 0x83c
    size_bits: 32
    description: uhci1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: UHCI1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map uhci1 interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_INTERRUPT_PRO_MAP
    addr: 0x840
    size_bits: 32
    description: gpio_interrupt_pro interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: GPIO_INTERRUPT_PRO_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map gpio_interrupt_pro interrupt to one of
        core1's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_INTERRUPT_PRO_NMI_MAP
    addr: 0x844
    size_bits: 32
    description: gpio_interrupt_pro_nmi interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: GPIO_INTERRUPT_PRO_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map gpio_interrupt_pro_nmi interrupt to one
        of core1's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_INTERRUPT_APP_MAP
    addr: 0x848
    size_bits: 32
    description: gpio_interrupt_app interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: GPIO_INTERRUPT_APP_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map gpio_interrupt_app interrupt to one of
        core1's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_INTERRUPT_APP_NMI_MAP
    addr: 0x84c
    size_bits: 32
    description: gpio_interrupt_app_nmi interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: GPIO_INTERRUPT_APP_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map gpio_interrupt_app_nmi interrupt to one
        of core1's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_INTR_1_MAP
    addr: 0x850
    size_bits: 32
    description: spi_intr_1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SPI_INTR_1_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map spi_intr_1 interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_INTR_2_MAP
    addr: 0x854
    size_bits: 32
    description: spi_intr_2 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SPI_INTR_2_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map spi_intr_2 interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_INTR_3_MAP
    addr: 0x858
    size_bits: 32
    description: spi_intr_3 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SPI_INTR_3_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map spi_intr_3 interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_INTR_4_MAP
    addr: 0x85c
    size_bits: 32
    description: spi_intr_4 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SPI_INTR_4_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map spi_intr_4 interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_CAM_INT_MAP
    addr: 0x860
    size_bits: 32
    description: lcd_cam interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: LCD_CAM_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map lcd_cam interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2S0_INT_MAP
    addr: 0x864
    size_bits: 32
    description: i2s0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: I2S0_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map i2s0 interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2S1_INT_MAP
    addr: 0x868
    size_bits: 32
    description: i2s1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: I2S1_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map i2s1 interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: UART_INTR_MAP
    addr: 0x86c
    size_bits: 32
    description: uart interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: UART_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map uart interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: UART1_INTR_MAP
    addr: 0x870
    size_bits: 32
    description: uart1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: UART1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map uart1 interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: UART2_INTR_MAP
    addr: 0x874
    size_bits: 32
    description: uart2 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: UART2_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map uart2 interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDIO_HOST_INTERRUPT_MAP
    addr: 0x878
    size_bits: 32
    description: sdio_host interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SDIO_HOST_INTERRUPT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map sdio_host interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: PWM0_INTR_MAP
    addr: 0x87c
    size_bits: 32
    description: pwm0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PWM0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map pwm0 interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: PWM1_INTR_MAP
    addr: 0x880
    size_bits: 32
    description: pwm1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PWM1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map pwm1 interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: PWM2_INTR_MAP
    addr: 0x884
    size_bits: 32
    description: pwm2 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PWM2_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map pwm2 interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: PWM3_INTR_MAP
    addr: 0x888
    size_bits: 32
    description: pwm3 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PWM3_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map pwm3 interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: LEDC_INT_MAP
    addr: 0x88c
    size_bits: 32
    description: ledc interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: LEDC_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map ledc interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: EFUSE_INT_MAP
    addr: 0x890
    size_bits: 32
    description: efuse interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: EFUSE_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map efuse interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CAN_INT_MAP
    addr: 0x894
    size_bits: 32
    description: can interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CAN_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map can interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: USB_INTR_MAP
    addr: 0x898
    size_bits: 32
    description: usb interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: USB_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map usb interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_CORE_INTR_MAP
    addr: 0x89c
    size_bits: 32
    description: rtc_core interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: RTC_CORE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map rtc_core interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: RMT_INTR_MAP
    addr: 0x8a0
    size_bits: 32
    description: rmt interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: RMT_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map rmt interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: PCNT_INTR_MAP
    addr: 0x8a4
    size_bits: 32
    description: pcnt interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PCNT_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map pcnt interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2C_EXT0_INTR_MAP
    addr: 0x8a8
    size_bits: 32
    description: i2c_ext0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: I2C_EXT0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map i2c_ext0 interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2C_EXT1_INTR_MAP
    addr: 0x8ac
    size_bits: 32
    description: i2c_ext1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: I2C_EXT1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map i2c_ext1 interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI2_DMA_INT_MAP
    addr: 0x8b0
    size_bits: 32
    description: spi2_dma interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SPI2_DMA_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map spi2_dma interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI3_DMA_INT_MAP
    addr: 0x8b4
    size_bits: 32
    description: spi3_dma interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SPI3_DMA_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map spi3_dma interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI4_DMA_INT_MAP
    addr: 0x8b8
    size_bits: 32
    description: spi4_dma interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SPI4_DMA_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map spi4_dma interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDG_INT_MAP
    addr: 0x8bc
    size_bits: 32
    description: wdg interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: WDG_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map wdg interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER_INT1_MAP
    addr: 0x8c0
    size_bits: 32
    description: timer_int1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: TIMER_INT1_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map timer_int1 interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER_INT2_MAP
    addr: 0x8c4
    size_bits: 32
    description: timer_int2 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: TIMER_INT2_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map timer_int2 interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: TG_T0_INT_MAP
    addr: 0x8c8
    size_bits: 32
    description: tg_t0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: TG_T0_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map tg_t0 interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: TG_T1_INT_MAP
    addr: 0x8cc
    size_bits: 32
    description: tg_t1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: TG_T1_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map tg_t1 interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: TG_WDT_INT_MAP
    addr: 0x8d0
    size_bits: 32
    description: tg_wdt interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: TG_WDT_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map rg_wdt interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: TG1_T0_INT_MAP
    addr: 0x8d4
    size_bits: 32
    description: tg1_t0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: TG1_T0_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map tg1_t0 interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: TG1_T1_INT_MAP
    addr: 0x8d8
    size_bits: 32
    description: tg1_t1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: TG1_T1_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map tg1_t1 interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: TG1_WDT_INT_MAP
    addr: 0x8dc
    size_bits: 32
    description: tg1_wdt interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: TG1_WDT_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map tg1_wdt interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_IA_INT_MAP
    addr: 0x8e0
    size_bits: 32
    description: cache_ia interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CACHE_IA_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map cache_ia interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SYSTIMER_TARGET0_INT_MAP
    addr: 0x8e4
    size_bits: 32
    description: systimer_target0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SYSTIMER_TARGET0_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map systimer_target0 interrupt to one of
        core1's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SYSTIMER_TARGET1_INT_MAP
    addr: 0x8e8
    size_bits: 32
    description: systimer_target1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SYSTIMER_TARGET1_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map systimer_target1 interrupt to one of
        core1's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SYSTIMER_TARGET2_INT_MAP
    addr: 0x8ec
    size_bits: 32
    description: systimer_target2 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SYSTIMER_TARGET2_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map systimer_target2 interrupt to one of
        core1's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_MEM_REJECT_INTR_MAP
    addr: 0x8f0
    size_bits: 32
    description: spi_mem_reject interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SPI_MEM_REJECT_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map spi_mem_reject interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_PRELOAD_INT_MAP
    addr: 0x8f4
    size_bits: 32
    description: dcache_prelaod interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DCACHE_PRELOAD_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dcache_prelaod interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_PRELOAD_INT_MAP
    addr: 0x8f8
    size_bits: 32
    description: icache_preload interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: ICACHE_PRELOAD_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map icache_preload interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCACHE_SYNC_INT_MAP
    addr: 0x8fc
    size_bits: 32
    description: dcache_sync interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DCACHE_SYNC_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dcache_sync interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_SYNC_INT_MAP
    addr: 0x900
    size_bits: 32
    description: icache_sync interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: ICACHE_SYNC_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map icache_sync interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_ADC_INT_MAP
    addr: 0x904
    size_bits: 32
    description: apb_adc interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: APB_ADC_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map apb_adc interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_CH0_INT_MAP
    addr: 0x908
    size_bits: 32
    description: dma_in_ch0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_IN_CH0_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_in_ch0 interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_CH1_INT_MAP
    addr: 0x90c
    size_bits: 32
    description: dma_in_ch1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_IN_CH1_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_in_ch1 interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_CH2_INT_MAP
    addr: 0x910
    size_bits: 32
    description: dma_in_ch2 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_IN_CH2_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_in_ch2 interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_CH3_INT_MAP
    addr: 0x914
    size_bits: 32
    description: dma_in_ch3 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_IN_CH3_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_in_ch3 interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_CH4_INT_MAP
    addr: 0x918
    size_bits: 32
    description: dma_in_ch4 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_IN_CH4_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_in_ch4 interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_OUT_CH0_INT_MAP
    addr: 0x91c
    size_bits: 32
    description: dma_out_ch0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_OUT_CH0_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_out_ch0 interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_OUT_CH1_INT_MAP
    addr: 0x920
    size_bits: 32
    description: dma_out_ch1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_OUT_CH1_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_out_ch1 interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_OUT_CH2_INT_MAP
    addr: 0x924
    size_bits: 32
    description: dma_out_ch2 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_OUT_CH2_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_out_ch2 interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_OUT_CH3_INT_MAP
    addr: 0x928
    size_bits: 32
    description: dma_out_ch3 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_OUT_CH3_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_out_ch3 interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_OUT_CH4_INT_MAP
    addr: 0x92c
    size_bits: 32
    description: dma_out_ch4 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_OUT_CH4_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_out_ch4 interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: RSA_INT_MAP
    addr: 0x930
    size_bits: 32
    description: rsa interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: RSA_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map rsa interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: AES_INT_MAP
    addr: 0x934
    size_bits: 32
    description: aes interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: AES_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map aes interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHA_INT_MAP
    addr: 0x938
    size_bits: 32
    description: sha interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SHA_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map sha interrupt to one of core1's external
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_0_MAP
    addr: 0x93c
    size_bits: 32
    description: cpu_intr_from_cpu_0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_0_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map cpu_intr_from_cpu_0 interrupt to one
        of core1's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_1_MAP
    addr: 0x940
    size_bits: 32
    description: cpu_intr_from_cpu_1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_1_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map cpu_intr_from_cpu_1 interrupt to one
        of core1's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_2_MAP
    addr: 0x944
    size_bits: 32
    description: cpu_intr_from_cpu_2 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_2_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map cpu_intr_from_cpu_2 interrupt to one
        of core1's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_3_MAP
    addr: 0x948
    size_bits: 32
    description: cpu_intr_from_cpu_3 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_3_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map cpu_intr_from_cpu_3 interrupt to one
        of core1's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: ASSIST_DEBUG_INTR_MAP
    addr: 0x94c
    size_bits: 32
    description: assist_debug interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: ASSIST_DEBUG_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map assist_debug interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP
    addr: 0x950
    size_bits: 32
    description: dma_pms_monitor_violatile interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_pms_monitor_violatile interrupt to
        one of core1's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
    addr: 0x954
    size_bits: 32
    description: core0_IRam0_pms_monitor_violatile interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map core0_IRam0_pms_monitor_violatile interrupt
        to one of core1's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
    addr: 0x958
    size_bits: 32
    description: core0_DRam0_pms_monitor_violatile interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map core0_DRam0_pms_monitor_violatile interrupt
        to one of core1's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP
    addr: 0x95c
    size_bits: 32
    description: core0_PIF_pms_monitor_violatile interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map core0_PIF_pms_monitor_violatile interrupt
        to one of core1's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP
    addr: 0x960
    size_bits: 32
    description: core0_PIF_pms_monitor_violatile_size interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map core0_PIF_pms_monitor_violatile_size
        interrupt to one of core1's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
    addr: 0x964
    size_bits: 32
    description: core1_IRam0_pms_monitor_violatile interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CORE_1_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map core1_IRam0_pms_monitor_violatile interrupt
        to one of core1's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
    addr: 0x968
    size_bits: 32
    description: core1_DRam0_pms_monitor_violatile interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map core1_DRam0_pms_monitor_violatile interrupt
        to one of core1's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR_MAP
    addr: 0x96c
    size_bits: 32
    description: core1_PIF_pms_monitor_violatile interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map core1_PIF_pms_monitor_violatile interrupt
        to one of core1's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP
    addr: 0x970
    size_bits: 32
    description: core1_PIF_pms_monitor_violatile_size interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CORE_1_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map core1_PIF_pms_monitor_violatile_size
        interrupt to one of core1's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: BACKUP_PMS_VIOLATE_INTR_MAP
    addr: 0x974
    size_bits: 32
    description: backup_pms_monitor_violatile interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: BACKUP_PMS_VIOLATE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map backup_pms_monitor_violatile interrupt
        to one of core1's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_CORE0_ACS_INT_MAP
    addr: 0x978
    size_bits: 32
    description: cache_core0_acs interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CACHE_CORE0_ACS_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map cache_core0_acs interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_CORE1_ACS_INT_MAP
    addr: 0x97c
    size_bits: 32
    description: cache_core1_acs interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: CACHE_CORE1_ACS_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map cache_core1_acs interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: USB_DEVICE_INT_MAP
    addr: 0x980
    size_bits: 32
    description: usb_device interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: USB_DEVICE_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map usb_device interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERI_BACKUP_INT_MAP
    addr: 0x984
    size_bits: 32
    description: peri_backup interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PERI_BACKUP_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map peri_backup interrupt to one of core1's
        external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_EXTMEM_REJECT_INT_MAP
    addr: 0x988
    size_bits: 32
    description: dma_extmem_reject interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: DMA_EXTMEM_REJECT_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: this register used to map dma_extmem_reject interrupt to one of
        core1's external interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: INTR_STATUS_0
    addr: 0x98c
    size_bits: 32
    description: interrupt status register
    fields:
    - !Field
      name: INTR_STATUS_0
      bit_offset: 0
      bit_width: 32
      description: this register store the status of the first 32 interrupt source
      read_allowed: true
      write_allowed: false
  - !Register
    name: INTR_STATUS_1
    addr: 0x990
    size_bits: 32
    description: interrupt status register
    fields:
    - !Field
      name: INTR_STATUS_1
      bit_offset: 0
      bit_width: 32
      description: this register store the status of the first 32 interrupt source
      read_allowed: true
      write_allowed: false
  - !Register
    name: INTR_STATUS_2
    addr: 0x994
    size_bits: 32
    description: interrupt status register
    fields:
    - !Field
      name: INTR_STATUS_2
      bit_offset: 0
      bit_width: 32
      description: this register store the status of the first 32 interrupt source
      read_allowed: true
      write_allowed: false
  - !Register
    name: INTR_STATUS_3
    addr: 0x998
    size_bits: 32
    description: interrupt status register
    fields:
    - !Field
      name: INTR_STATUS_3
      bit_offset: 0
      bit_width: 32
      description: this register store the status of the first 32 interrupt source
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLOCK_GATE
    addr: 0x99c
    size_bits: 32
    description: clock gate register
    reset_value: 0x1
    fields:
    - !Field
      name: REG_CLK_EN
      bit_offset: 0
      bit_width: 1
      description: this register uesd to control clock-gating interupt martrix
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xffc
    size_bits: 32
    description: version register
    reset_value: 0x2012300
    fields:
    - !Field
      name: INTERRUPT_DATE
      bit_offset: 0
      bit_width: 28
      description: version register
      read_allowed: true
      write_allowed: true
- !Module
  name: LCD_CAM
  description: Peripheral LCD_CAM
  base_addr: 0x60041000
  size: 0x48
  registers:
  - !Register
    name: LCD_CLOCK
    addr: 0x0
    size_bits: 32
    description: LCD clock register
    reset_value: 0x843
    fields:
    - !Field
      name: LCD_CLKCNT_N
      bit_offset: 0
      bit_width: 6
      description: f_LCD_PCLK = f_LCD_CLK / (reg_clkcnt_N + 1) when reg_clk_equ_sysclk
        is 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CLK_EQU_SYSCLK
      bit_offset: 6
      bit_width: 1
      description: '1: f_LCD_PCLK = f_LCD_CLK. 0: f_LCD_PCLK = f_LCD_CLK / (reg_clkcnt_N
        + 1).'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CK_IDLE_EDGE
      bit_offset: 7
      bit_width: 1
      description: '1: LCD_PCLK line is high when idle     0: LCD_PCLK line is low
        when idle.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CK_OUT_EDGE
      bit_offset: 8
      bit_width: 1
      description: '1: LCD_PCLK high in first half clock cycle. 0: LCD_PCLK low in
        first half clock cycle.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CLKM_DIV_NUM
      bit_offset: 9
      bit_width: 8
      description: Integral LCD clock divider value
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CLKM_DIV_B
      bit_offset: 17
      bit_width: 6
      description: Fractional clock divider numerator value
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CLKM_DIV_A
      bit_offset: 23
      bit_width: 6
      description: Fractional clock divider denominator value
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CLK_SEL
      bit_offset: 29
      bit_width: 2
      description: 'Select LCD module source clock. 0: no clock. 1: APLL. 2: CLK160.
        3: no clock.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: Set this bit to enable clk gate
      read_allowed: true
      write_allowed: true
  - !Register
    name: CAM_CTRL
    addr: 0x4
    size_bits: 32
    description: Camera configuration register
    reset_value: 0x800
    fields:
    - !Field
      name: CAM_STOP_EN
      bit_offset: 0
      bit_width: 1
      description: 'Camera stop enable signal, 1: camera stops when DMA Rx FIFO is
        full. 0: Not stop.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_VSYNC_FILTER_THRES
      bit_offset: 1
      bit_width: 3
      description: Filter threshold value for CAM_VSYNC signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_UPDATE
      bit_offset: 4
      bit_width: 1
      description: '1: Update Camera registers, will be cleared by hardware. 0 : Not
        care.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_BYTE_ORDER
      bit_offset: 5
      bit_width: 1
      description: '1: Change data bit order, change CAM_DATA_in[7:0] to CAM_DATA_in[0:7]
        in one byte mode, and bits[15:0] to bits[0:15] in two byte mode.  0: Not change.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_BIT_ORDER
      bit_offset: 6
      bit_width: 1
      description: '1: invert data byte order, only valid in 2 byte mode. 0: Not change.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_LINE_INT_EN
      bit_offset: 7
      bit_width: 1
      description: '1: Enable to generate CAM_HS_INT. 0: Disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_VS_EOF_EN
      bit_offset: 8
      bit_width: 1
      description: '1: CAM_VSYNC to generate in_suc_eof. 0: in_suc_eof is controlled
        by reg_cam_rec_data_cyclelen.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_CLKM_DIV_NUM
      bit_offset: 9
      bit_width: 8
      description: Integral Camera clock divider value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_CLKM_DIV_B
      bit_offset: 17
      bit_width: 6
      description: Fractional clock divider numerator value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_CLKM_DIV_A
      bit_offset: 23
      bit_width: 6
      description: Fractional clock divider denominator value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_CLK_SEL
      bit_offset: 29
      bit_width: 2
      description: 'Select Camera module source clock. 0: no clock. 1: APLL. 2: CLK160.
        3: no clock.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CAM_CTRL1
    addr: 0x8
    size_bits: 32
    description: Camera configuration register
    fields:
    - !Field
      name: CAM_REC_DATA_BYTELEN
      bit_offset: 0
      bit_width: 16
      description: Camera receive data byte length minus 1 to set DMA in_suc_eof_int.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_LINE_INT_NUM
      bit_offset: 16
      bit_width: 6
      description: The line number minus 1 to generate cam_hs_int.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_CLK_INV
      bit_offset: 22
      bit_width: 1
      description: '1: Invert  the input signal CAM_PCLK. 0: Not invert.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_VSYNC_FILTER_EN
      bit_offset: 23
      bit_width: 1
      description: '1: Enable CAM_VSYNC filter function. 0: bypass.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_2BYTE_EN
      bit_offset: 24
      bit_width: 1
      description: '1: The bit number of input data is 9~16.  0: The bit number of
        input data is 0~8.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_DE_INV
      bit_offset: 25
      bit_width: 1
      description: CAM_DE invert enable signal, valid in high level.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_HSYNC_INV
      bit_offset: 26
      bit_width: 1
      description: CAM_HSYNC invert enable signal, valid in high level.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_VSYNC_INV
      bit_offset: 27
      bit_width: 1
      description: CAM_VSYNC invert enable signal, valid in high level.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_VH_DE_MODE_EN
      bit_offset: 28
      bit_width: 1
      description: '1: Input control signals are CAM_DE CAM_HSYNC and CAM_VSYNC is
        1. 0: Input control signals are CAM_DE and CAM_VSYNC. CAM_HSYNC and CAM_DE
        are all 1 the the same time.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_START
      bit_offset: 29
      bit_width: 1
      description: Camera module start signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_RESET
      bit_offset: 30
      bit_width: 1
      description: Camera module reset signal.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAM_AFIFO_RESET
      bit_offset: 31
      bit_width: 1
      description: Camera AFIFO reset signal.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAM_RGB_YUV
    addr: 0xc
    size_bits: 32
    description: Camera configuration register
    reset_value: 0xc00000
    fields:
    - !Field
      name: CAM_CONV_8BITS_DATA_INV
      bit_offset: 21
      bit_width: 1
      description: 1:invert every two 8bits input data. 2. disabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_CONV_YUV2YUV_MODE
      bit_offset: 22
      bit_width: 2
      description: '0: to yuv422. 1: to yuv420. 2: to yuv411. 3: disabled.  To enable
        yuv2yuv mode, trans_mode must be set to 1.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_CONV_YUV_MODE
      bit_offset: 24
      bit_width: 2
      description: '0: yuv422. 1: yuv420. 2: yuv411. When in yuv2yuv mode, yuv_mode
        decides the yuv mode of Data_in'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_CONV_PROTOCOL_MODE
      bit_offset: 26
      bit_width: 1
      description: 0:BT601. 1:BT709.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_CONV_DATA_OUT_MODE
      bit_offset: 27
      bit_width: 1
      description: 'LIMIT or FULL mode of Data out. 0: limit. 1: full'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_CONV_DATA_IN_MODE
      bit_offset: 28
      bit_width: 1
      description: 'LIMIT or FULL mode of Data in. 0: limit. 1: full'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_CONV_MODE_8BITS_ON
      bit_offset: 29
      bit_width: 1
      description: '0: 16bits mode. 1: 8bits mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_CONV_TRANS_MODE
      bit_offset: 30
      bit_width: 1
      description: '0: YUV to RGB. 1: RGB to YUV.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_CONV_BYPASS
      bit_offset: 31
      bit_width: 1
      description: '0: Bypass converter. 1: Enable converter.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_RGB_YUV
    addr: 0x10
    size_bits: 32
    description: LCD configuration register
    reset_value: 0xc00000
    fields:
    - !Field
      name: LCD_CONV_8BITS_DATA_INV
      bit_offset: 20
      bit_width: 1
      description: 1:invert every two 8bits input data. 2. disabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CONV_TXTORX
      bit_offset: 21
      bit_width: 1
      description: '0: txtorx mode off. 1: txtorx mode on.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CONV_YUV2YUV_MODE
      bit_offset: 22
      bit_width: 2
      description: '0: to yuv422. 1: to yuv420. 2: to yuv411. 3: disabled.  To enable
        yuv2yuv mode, trans_mode must be set to 1.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CONV_YUV_MODE
      bit_offset: 24
      bit_width: 2
      description: '0: yuv422. 1: yuv420. 2: yuv411. When in yuv2yuv mode, yuv_mode
        decides the yuv mode of Data_in'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CONV_PROTOCOL_MODE
      bit_offset: 26
      bit_width: 1
      description: 0:BT601. 1:BT709.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CONV_DATA_OUT_MODE
      bit_offset: 27
      bit_width: 1
      description: 'LIMIT or FULL mode of Data out. 0: limit. 1: full'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CONV_DATA_IN_MODE
      bit_offset: 28
      bit_width: 1
      description: 'LIMIT or FULL mode of Data in. 0: limit. 1: full'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CONV_MODE_8BITS_ON
      bit_offset: 29
      bit_width: 1
      description: '0: 16bits mode. 1: 8bits mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CONV_TRANS_MODE
      bit_offset: 30
      bit_width: 1
      description: '0: YUV to RGB. 1: RGB to YUV.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CONV_BYPASS
      bit_offset: 31
      bit_width: 1
      description: '0: Bypass converter. 1: Enable converter.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_USER
    addr: 0x14
    size_bits: 32
    description: LCD configuration register
    reset_value: 0x1
    fields:
    - !Field
      name: LCD_DOUT_CYCLELEN
      bit_offset: 0
      bit_width: 13
      description: The output data cycles minus 1 of LCD module.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_ALWAYS_OUT_EN
      bit_offset: 13
      bit_width: 1
      description: LCD always output when LCD is in LCD_DOUT state, unless reg_lcd_start
        is cleared or reg_lcd_reset is set.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_8BITS_ORDER
      bit_offset: 19
      bit_width: 1
      description: '1: invert every two data byte, valid in 1 byte mode. 0: Not change.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_UPDATE
      bit_offset: 20
      bit_width: 1
      description: '1: Update LCD registers, will be cleared by hardware. 0 : Not
        care.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_BIT_ORDER
      bit_offset: 21
      bit_width: 1
      description: '1: Change data bit order, change LCD_DATA_out[7:0] to LCD_DATA_out[0:7]
        in one byte mode, and bits[15:0] to bits[0:15] in two byte mode.  0: Not change.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_BYTE_ORDER
      bit_offset: 22
      bit_width: 1
      description: '1: invert data byte order, only valid in 2 byte mode. 0: Not change.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_2BYTE_EN
      bit_offset: 23
      bit_width: 1
      description: '1: The bit number of output LCD data is 9~16.  0: The bit number
        of output LCD data is 0~8.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_DOUT
      bit_offset: 24
      bit_width: 1
      description: '1: Be able to send data out in LCD sequence when LCD starts. 0:
        Disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_DUMMY
      bit_offset: 25
      bit_width: 1
      description: '1: Enable DUMMY phase in LCD sequence when LCD starts. 0: Disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CMD
      bit_offset: 26
      bit_width: 1
      description: '1: Be able to send command in LCD sequence when LCD starts. 0:
        Disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_START
      bit_offset: 27
      bit_width: 1
      description: LCD start sending data enable signal, valid in high level.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_RESET
      bit_offset: 28
      bit_width: 1
      description: The value of  command.
      read_allowed: false
      write_allowed: true
    - !Field
      name: LCD_DUMMY_CYCLELEN
      bit_offset: 29
      bit_width: 2
      description: The dummy cycle length minus 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CMD_2_CYCLE_EN
      bit_offset: 31
      bit_width: 1
      description: 'The cycle length of command phase.  1: 2 cycles. 0: 1 cycle.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_MISC
    addr: 0x18
    size_bits: 32
    description: LCD configuration register
    reset_value: 0xd6
    fields:
    - !Field
      name: LCD_AFIFO_THRESHOLD_NUM
      bit_offset: 1
      bit_width: 5
      description: The awfull threshold number of lcd_afifo.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_VFK_CYCLELEN
      bit_offset: 6
      bit_width: 6
      description: The setup cycle length minus 1 in LCD non-RGB mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_VBK_CYCLELEN
      bit_offset: 12
      bit_width: 13
      description: The vertical back blank region cycle length minus 1 in LCD RGB
        mode, or the hold time cycle length in LCD non-RGB mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_NEXT_FRAME_EN
      bit_offset: 25
      bit_width: 1
      description: '1: Send the next frame data when the current frame is sent out.
        0: LCD stops when the current frame is sent out.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_BK_EN
      bit_offset: 26
      bit_width: 1
      description: '1: Enable blank region when LCD sends data out. 0: No blank region.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_AFIFO_RESET
      bit_offset: 27
      bit_width: 1
      description: LCD AFIFO reset signal.
      read_allowed: false
      write_allowed: true
    - !Field
      name: LCD_CD_DATA_SET
      bit_offset: 28
      bit_width: 1
      description: '1: LCD_CD = !reg_cd_idle_edge when lcd_st[2:0] is in LCD_DOUT
        state.  0: LCD_CD = reg_cd_idle_edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CD_DUMMY_SET
      bit_offset: 29
      bit_width: 1
      description: '1: LCD_CD = !reg_cd_idle_edge when lcd_st[2:0] is in LCD_DUMMY
        state.  0: LCD_CD = reg_cd_idle_edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CD_CMD_SET
      bit_offset: 30
      bit_width: 1
      description: '1: LCD_CD = !reg_cd_idle_edge when lcd_st[2:0] is in LCD_CMD state.  0:
        LCD_CD = reg_cd_idle_edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CD_IDLE_EDGE
      bit_offset: 31
      bit_width: 1
      description: The default value of LCD_CD.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_CTRL
    addr: 0x1c
    size_bits: 32
    description: LCD configuration register
    fields:
    - !Field
      name: LCD_HB_FRONT
      bit_offset: 0
      bit_width: 11
      description: It is the horizontal blank front porch of a frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_VA_HEIGHT
      bit_offset: 11
      bit_width: 10
      description: It is the vertical active height of a frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_VT_HEIGHT
      bit_offset: 21
      bit_width: 10
      description: It is the vertical total height of a frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_RGB_MODE_EN
      bit_offset: 31
      bit_width: 1
      description: '1: Enable reg mode input vsync, hsync, de. 0: Disable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_CTRL1
    addr: 0x20
    size_bits: 32
    description: LCD configuration register
    fields:
    - !Field
      name: LCD_VB_FRONT
      bit_offset: 0
      bit_width: 8
      description: It is the vertical blank front porch of a frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HA_WIDTH
      bit_offset: 8
      bit_width: 12
      description: It is the horizontal active width of a frame.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HT_WIDTH
      bit_offset: 20
      bit_width: 12
      description: It is the horizontal total width of a frame.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_CTRL2
    addr: 0x24
    size_bits: 32
    description: LCD configuration register
    reset_value: 0x10001
    fields:
    - !Field
      name: LCD_VSYNC_WIDTH
      bit_offset: 0
      bit_width: 7
      description: It is the position of LCD_VSYNC active pulse in a line.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_VSYNC_IDLE_POL
      bit_offset: 7
      bit_width: 1
      description: It is the idle value of LCD_VSYNC.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_DE_IDLE_POL
      bit_offset: 8
      bit_width: 1
      description: It is the idle value of LCD_DE.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HS_BLANK_EN
      bit_offset: 9
      bit_width: 1
      description: '1: The pulse of LCD_HSYNC is out in vertical blanking lines RGB
        mode. 0: LCD_HSYNC pulse is valid only in active region lines in RGB mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HSYNC_WIDTH
      bit_offset: 16
      bit_width: 7
      description: It is the position of LCD_HSYNC active pulse in a line.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HSYNC_IDLE_POL
      bit_offset: 23
      bit_width: 1
      description: It is the idle value of LCD_HSYNC.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HSYNC_POSITION
      bit_offset: 24
      bit_width: 8
      description: It is the position of LCD_HSYNC active pulse in a line.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_CMD_VAL
    addr: 0x28
    size_bits: 32
    description: LCD configuration register
    fields:
    - !Field
      name: LCD_CMD_VALUE
      bit_offset: 0
      bit_width: 32
      description: The LCD write command value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_DLY_MODE
    addr: 0x30
    size_bits: 32
    description: LCD configuration register
    fields:
    - !Field
      name: LCD_CD_MODE
      bit_offset: 0
      bit_width: 2
      description: 'The output LCD_CD is delayed by module clock LCD_CLK. 0: output
        without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the
        negative edge of LCD_CLK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_DE_MODE
      bit_offset: 2
      bit_width: 2
      description: 'The output LCD_DE is delayed by module clock LCD_CLK. 0: output
        without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the
        negative edge of LCD_CLK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HSYNC_MODE
      bit_offset: 4
      bit_width: 2
      description: 'The output LCD_HSYNC is delayed by module clock LCD_CLK. 0: output
        without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the
        negative edge of LCD_CLK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_VSYNC_MODE
      bit_offset: 6
      bit_width: 2
      description: 'The output LCD_VSYNC is delayed by module clock LCD_CLK. 0: output
        without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the
        negative edge of LCD_CLK.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_DATA_DOUT_MODE
    addr: 0x38
    size_bits: 32
    description: LCD configuration register
    fields:
    - !Field
      name: DOUT0_MODE
      bit_offset: 0
      bit_width: 2
      description: 'The output data bit 0 is delayed by module clock LCD_CLK. 0: output
        without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the
        negative edge of LCD_CLK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT1_MODE
      bit_offset: 2
      bit_width: 2
      description: 'The output data bit 2 is delayed by module clock LCD_CLK. 0: output
        without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the
        negative edge of LCD_CLK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT2_MODE
      bit_offset: 4
      bit_width: 2
      description: 'The output data bit 4 is delayed by module clock LCD_CLK. 0: output
        without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the
        negative edge of LCD_CLK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT3_MODE
      bit_offset: 6
      bit_width: 2
      description: 'The output data bit 6 is delayed by module clock LCD_CLK. 0: output
        without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the
        negative edge of LCD_CLK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT4_MODE
      bit_offset: 8
      bit_width: 2
      description: 'The output data bit 8 is delayed by module clock LCD_CLK. 0: output
        without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the
        negative edge of LCD_CLK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT5_MODE
      bit_offset: 10
      bit_width: 2
      description: 'The output data bit 10 is delayed by module clock LCD_CLK. 0:
        output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay
        by the negative edge of LCD_CLK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT6_MODE
      bit_offset: 12
      bit_width: 2
      description: 'The output data bit 12 is delayed by module clock LCD_CLK. 0:
        output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay
        by the negative edge of LCD_CLK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT7_MODE
      bit_offset: 14
      bit_width: 2
      description: 'The output data bit 14 is delayed by module clock LCD_CLK. 0:
        output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay
        by the negative edge of LCD_CLK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT8_MODE
      bit_offset: 16
      bit_width: 2
      description: 'The output data bit 16 is delayed by module clock LCD_CLK. 0:
        output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay
        by the negative edge of LCD_CLK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT9_MODE
      bit_offset: 18
      bit_width: 2
      description: 'The output data bit 18 is delayed by module clock LCD_CLK. 0:
        output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay
        by the negative edge of LCD_CLK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT10_MODE
      bit_offset: 20
      bit_width: 2
      description: 'The output data bit 20 is delayed by module clock LCD_CLK. 0:
        output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay
        by the negative edge of LCD_CLK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT11_MODE
      bit_offset: 22
      bit_width: 2
      description: 'The output data bit 22 is delayed by module clock LCD_CLK. 0:
        output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay
        by the negative edge of LCD_CLK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT12_MODE
      bit_offset: 24
      bit_width: 2
      description: 'The output data bit 24 is delayed by module clock LCD_CLK. 0:
        output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay
        by the negative edge of LCD_CLK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT13_MODE
      bit_offset: 26
      bit_width: 2
      description: 'The output data bit 26 is delayed by module clock LCD_CLK. 0:
        output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay
        by the negative edge of LCD_CLK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT14_MODE
      bit_offset: 28
      bit_width: 2
      description: 'The output data bit 28 is delayed by module clock LCD_CLK. 0:
        output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay
        by the negative edge of LCD_CLK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT15_MODE
      bit_offset: 30
      bit_width: 2
      description: 'The output data bit 30 is delayed by module clock LCD_CLK. 0:
        output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay
        by the negative edge of LCD_CLK.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LC_DMA_INT_ENA
    addr: 0x64
    size_bits: 32
    description: LCD_camera DMA inturrupt enable register
    fields:
    - !Field
      name: LCD_VSYNC_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The enable bit for LCD frame end interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_TRANS_DONE_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The enable bit for lcd transfer end interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_VSYNC_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The enable bit for Camera frame end interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_HS_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The enable bit for Camera line interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LC_DMA_INT_RAW
    addr: 0x68
    size_bits: 32
    description: LCD_camera DMA raw inturrupt status register
    fields:
    - !Field
      name: LCD_VSYNC_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw bit for LCD frame end interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: LCD_TRANS_DONE_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw bit for lcd transfer end interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAM_VSYNC_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw bit for Camera frame end interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAM_HS_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw bit for Camera line interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LC_DMA_INT_ST
    addr: 0x6c
    size_bits: 32
    description: LCD_camera DMA masked inturrupt status register
    fields:
    - !Field
      name: LCD_VSYNC_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The status bit for LCD frame end interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: LCD_TRANS_DONE_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The status bit for lcd transfer end interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAM_VSYNC_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The status bit for Camera frame end interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAM_HS_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The status bit for Camera transfer end interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LC_DMA_INT_CLR
    addr: 0x70
    size_bits: 32
    description: LCD_camera DMA inturrupt clear register
    fields:
    - !Field
      name: LCD_VSYNC_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear bit for LCD frame end interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: LCD_TRANS_DONE_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The clear bit for lcd transfer end interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAM_VSYNC_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The clear bit for Camera frame end interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAM_HS_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: The clear bit for Camera line interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: LC_REG_DATE
    addr: 0xfc
    size_bits: 32
    description: Version register
    reset_value: 0x2003020
    fields:
    - !Field
      name: LC_DATE
      bit_offset: 0
      bit_width: 28
      description: LCD_CAM version control register
      read_allowed: true
      write_allowed: true
- !Module
  name: LEDC
  description: LED PWM (Pulse Width Modulation) Controller
  base_addr: 0x60019000
  size: 0xd8
  registers:
  - !Register
    name: INT_RAW
    addr: 0xc0
    size_bits: 32
    description: Raw interrupt status
    fields:
    - !Field
      name: TIMER0_OVF_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: Triggered when the timer0 has reached its maximum counter value.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_OVF_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: Triggered when the timer1 has reached its maximum counter value.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_OVF_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: Triggered when the timer2 has reached its maximum counter value.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER3_OVF_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: Triggered when the timer3 has reached its maximum counter value.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH0_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: Interrupt raw bit for channel 0. Triggered when the gradual change
        of duty has finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH1_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: Interrupt raw bit for channel 1. Triggered when the gradual change
        of duty has finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH2_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: Interrupt raw bit for channel 2. Triggered when the gradual change
        of duty has finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH3_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: Interrupt raw bit for channel 3. Triggered when the gradual change
        of duty has finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH4_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: Interrupt raw bit for channel 4. Triggered when the gradual change
        of duty has finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH5_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: Interrupt raw bit for channel 5. Triggered when the gradual change
        of duty has finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH6_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: Interrupt raw bit for channel 6. Triggered when the gradual change
        of duty has finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH7_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: Interrupt raw bit for channel 7. Triggered when the gradual change
        of duty has finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH0_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: Interrupt raw bit for channel 0. Triggered when the ovf_cnt has
        reached the value specified by LEDC_OVF_NUM_CH0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH1_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: Interrupt raw bit for channel 1. Triggered when the ovf_cnt has
        reached the value specified by LEDC_OVF_NUM_CH1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH2_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: Interrupt raw bit for channel 2. Triggered when the ovf_cnt has
        reached the value specified by LEDC_OVF_NUM_CH2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH3_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: Interrupt raw bit for channel 3. Triggered when the ovf_cnt has
        reached the value specified by LEDC_OVF_NUM_CH3.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH4_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: Interrupt raw bit for channel 4. Triggered when the ovf_cnt has
        reached the value specified by LEDC_OVF_NUM_CH4.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH5_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: Interrupt raw bit for channel 5. Triggered when the ovf_cnt has
        reached the value specified by LEDC_OVF_NUM_CH5.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH6_INT_RAW
      bit_offset: 18
      bit_width: 1
      description: Interrupt raw bit for channel 6. Triggered when the ovf_cnt has
        reached the value specified by LEDC_OVF_NUM_CH6.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH7_INT_RAW
      bit_offset: 19
      bit_width: 1
      description: Interrupt raw bit for channel 7. Triggered when the ovf_cnt has
        reached the value specified by LEDC_OVF_NUM_CH7.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0xc4
    size_bits: 32
    description: Masked interrupt status
    fields:
    - !Field
      name: TIMER0_OVF_INT_ST
      bit_offset: 0
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_TIMER0_OVF_INT
        interrupt when LEDC_TIMER0_OVF_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_OVF_INT_ST
      bit_offset: 1
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_TIMER1_OVF_INT
        interrupt when LEDC_TIMER1_OVF_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_OVF_INT_ST
      bit_offset: 2
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_TIMER2_OVF_INT
        interrupt when LEDC_TIMER2_OVF_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER3_OVF_INT_ST
      bit_offset: 3
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_TIMER3_OVF_INT
        interrupt when LEDC_TIMER3_OVF_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH0_INT_ST
      bit_offset: 4
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH0_INT
        interrupt when LEDC_DUTY_CHNG_END_CH0_INT_ENAIS set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH1_INT_ST
      bit_offset: 5
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH1_INT
        interrupt when LEDC_DUTY_CHNG_END_CH1_INT_ENAIS set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH2_INT_ST
      bit_offset: 6
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH2_INT
        interrupt when LEDC_DUTY_CHNG_END_CH2_INT_ENAIS set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH3_INT_ST
      bit_offset: 7
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH3_INT
        interrupt when LEDC_DUTY_CHNG_END_CH3_INT_ENAIS set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH4_INT_ST
      bit_offset: 8
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH4_INT
        interrupt when LEDC_DUTY_CHNG_END_CH4_INT_ENAIS set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH5_INT_ST
      bit_offset: 9
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH5_INT
        interrupt when LEDC_DUTY_CHNG_END_CH5_INT_ENAIS set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH6_INT_ST
      bit_offset: 10
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH6_INT
        interrupt when LEDC_DUTY_CHNG_END_CH6_INT_ENAIS set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH7_INT_ST
      bit_offset: 11
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH7_INT
        interrupt when LEDC_DUTY_CHNG_END_CH7_INT_ENAIS set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH0_INT_ST
      bit_offset: 12
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH0_INT
        interrupt when LEDC_OVF_CNT_CH0_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH1_INT_ST
      bit_offset: 13
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH1_INT
        interrupt when LEDC_OVF_CNT_CH1_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH2_INT_ST
      bit_offset: 14
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH2_INT
        interrupt when LEDC_OVF_CNT_CH2_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH3_INT_ST
      bit_offset: 15
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH3_INT
        interrupt when LEDC_OVF_CNT_CH3_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH4_INT_ST
      bit_offset: 16
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH4_INT
        interrupt when LEDC_OVF_CNT_CH4_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH5_INT_ST
      bit_offset: 17
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH5_INT
        interrupt when LEDC_OVF_CNT_CH5_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH6_INT_ST
      bit_offset: 18
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH6_INT
        interrupt when LEDC_OVF_CNT_CH6_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH7_INT_ST
      bit_offset: 19
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH7_INT
        interrupt when LEDC_OVF_CNT_CH7_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0xc8
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: TIMER0_OVF_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the LEDC_TIMER0_OVF_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_OVF_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the LEDC_TIMER1_OVF_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_OVF_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the LEDC_TIMER2_OVF_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER3_OVF_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the LEDC_TIMER3_OVF_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH0_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH0_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH1_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH1_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH2_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH2_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH3_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH3_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH4_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH4_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH5_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH5_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH6_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH6_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH7_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH7_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_CH0_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The interrupt enable bit for the LEDC_OVF_CNT_CH0_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_CH1_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: The interrupt enable bit for the LEDC_OVF_CNT_CH1_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_CH2_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: The interrupt enable bit for the LEDC_OVF_CNT_CH2_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_CH3_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: The interrupt enable bit for the LEDC_OVF_CNT_CH3_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_CH4_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: The interrupt enable bit for the LEDC_OVF_CNT_CH4_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_CH5_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: The interrupt enable bit for the LEDC_OVF_CNT_CH5_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_CH6_INT_ENA
      bit_offset: 18
      bit_width: 1
      description: The interrupt enable bit for the LEDC_OVF_CNT_CH6_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_CH7_INT_ENA
      bit_offset: 19
      bit_width: 1
      description: The interrupt enable bit for the LEDC_OVF_CNT_CH7_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0xcc
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: TIMER0_OVF_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the LEDC_TIMER0_OVF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER1_OVF_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the LEDC_TIMER1_OVF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER2_OVF_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the LEDC_TIMER2_OVF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER3_OVF_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the LEDC_TIMER3_OVF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH0_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH0_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH1_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH1_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH2_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH2_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH3_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH3_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH4_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH4_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH5_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH5_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH6_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH6_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH7_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH7_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_CH0_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear the LEDC_OVF_CNT_CH0_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_CH1_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this bit to clear the LEDC_OVF_CNT_CH1_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_CH2_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear the LEDC_OVF_CNT_CH2_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_CH3_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this bit to clear the LEDC_OVF_CNT_CH3_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_CH4_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this bit to clear the LEDC_OVF_CNT_CH4_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_CH5_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: Set this bit to clear the LEDC_OVF_CNT_CH5_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_CH6_INT_CLR
      bit_offset: 18
      bit_width: 1
      description: Set this bit to clear the LEDC_OVF_CNT_CH6_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_CH7_INT_CLR
      bit_offset: 19
      bit_width: 1
      description: Set this bit to clear the LEDC_OVF_CNT_CH7_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CONF
    addr: 0xd0
    size_bits: 32
    description: Global ledc configuration register
    fields:
    - !Field
      name: APB_CLK_SEL
      bit_offset: 0
      bit_width: 2
      description: 'This bit is used to select clock source for the 4 timers .


        2''d1: APB_CLK 2''d2: RTC8M_CLK 2''d3: XTAL_CLK'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: 'This bit is used to control clock.


        1''b1: Force clock on for register. 1''h0: Support clock only when application
        writes registers.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xfc
    size_bits: 32
    description: Version control register
    reset_value: 0x19040200
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: This is the version control register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0_CONF0
    addr: 0x0
    size_bits: 32
    description: Configuration register 0 for channel %s
    fields:
    - !Field
      name: TIMER_SEL_CH0
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to select one of timers for channel %s.


        0: select timer0


        1: select timer1


        2: select timer2


        3: select timer3'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable signal output on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_CH0
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when channel %s is
        inactive (when LEDC_SIG_OUT_EN_CH%s is 0).
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_CH0
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update LEDC_HPOINT_CH%s, LEDC_DUTY_START_CH%s,
        LEDC_SIG_OUT_EN_CH%s, LEDC_TIMER_SEL_CH%s, LEDC_DUTY_NUM_CH%s, LEDC_DUTY_CYCLE_CH%s,
        LEDC_DUTY_SCALE_CH%s, LEDC_DUTY_INC_CH%s, and LEDC_OVF_CNT_EN_CH%s fields
        for channel %s, and will be automatically cleared by hardware.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_NUM_CH0
      bit_offset: 5
      bit_width: 10
      description: 'This register is used to configure the maximum times of overflow
        minus 1.


        The LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel %s overflows
        for (LEDC_OVF_NUM_CH%s + 1) times.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_EN_CH0
      bit_offset: 15
      bit_width: 1
      description: This bit is used to enable the ovf_cnt of channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_CH0
      bit_offset: 16
      bit_width: 1
      description: Set this bit to reset the ovf_cnt of channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_ST_CH0
      bit_offset: 17
      bit_width: 1
      description: This is the status bit of LEDC_OVF_CNT_RESET_CH%s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH1_CONF0
    addr: 0x14
    size_bits: 32
    description: Configuration register 0 for channel %s
    fields:
    - !Field
      name: TIMER_SEL_CH0
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to select one of timers for channel %s.


        0: select timer0


        1: select timer1


        2: select timer2


        3: select timer3'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable signal output on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_CH0
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when channel %s is
        inactive (when LEDC_SIG_OUT_EN_CH%s is 0).
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_CH0
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update LEDC_HPOINT_CH%s, LEDC_DUTY_START_CH%s,
        LEDC_SIG_OUT_EN_CH%s, LEDC_TIMER_SEL_CH%s, LEDC_DUTY_NUM_CH%s, LEDC_DUTY_CYCLE_CH%s,
        LEDC_DUTY_SCALE_CH%s, LEDC_DUTY_INC_CH%s, and LEDC_OVF_CNT_EN_CH%s fields
        for channel %s, and will be automatically cleared by hardware.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_NUM_CH0
      bit_offset: 5
      bit_width: 10
      description: 'This register is used to configure the maximum times of overflow
        minus 1.


        The LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel %s overflows
        for (LEDC_OVF_NUM_CH%s + 1) times.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_EN_CH0
      bit_offset: 15
      bit_width: 1
      description: This bit is used to enable the ovf_cnt of channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_CH0
      bit_offset: 16
      bit_width: 1
      description: Set this bit to reset the ovf_cnt of channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_ST_CH0
      bit_offset: 17
      bit_width: 1
      description: This is the status bit of LEDC_OVF_CNT_RESET_CH%s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH2_CONF0
    addr: 0x28
    size_bits: 32
    description: Configuration register 0 for channel %s
    fields:
    - !Field
      name: TIMER_SEL_CH0
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to select one of timers for channel %s.


        0: select timer0


        1: select timer1


        2: select timer2


        3: select timer3'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable signal output on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_CH0
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when channel %s is
        inactive (when LEDC_SIG_OUT_EN_CH%s is 0).
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_CH0
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update LEDC_HPOINT_CH%s, LEDC_DUTY_START_CH%s,
        LEDC_SIG_OUT_EN_CH%s, LEDC_TIMER_SEL_CH%s, LEDC_DUTY_NUM_CH%s, LEDC_DUTY_CYCLE_CH%s,
        LEDC_DUTY_SCALE_CH%s, LEDC_DUTY_INC_CH%s, and LEDC_OVF_CNT_EN_CH%s fields
        for channel %s, and will be automatically cleared by hardware.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_NUM_CH0
      bit_offset: 5
      bit_width: 10
      description: 'This register is used to configure the maximum times of overflow
        minus 1.


        The LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel %s overflows
        for (LEDC_OVF_NUM_CH%s + 1) times.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_EN_CH0
      bit_offset: 15
      bit_width: 1
      description: This bit is used to enable the ovf_cnt of channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_CH0
      bit_offset: 16
      bit_width: 1
      description: Set this bit to reset the ovf_cnt of channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_ST_CH0
      bit_offset: 17
      bit_width: 1
      description: This is the status bit of LEDC_OVF_CNT_RESET_CH%s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH3_CONF0
    addr: 0x3c
    size_bits: 32
    description: Configuration register 0 for channel %s
    fields:
    - !Field
      name: TIMER_SEL_CH0
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to select one of timers for channel %s.


        0: select timer0


        1: select timer1


        2: select timer2


        3: select timer3'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable signal output on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_CH0
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when channel %s is
        inactive (when LEDC_SIG_OUT_EN_CH%s is 0).
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_CH0
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update LEDC_HPOINT_CH%s, LEDC_DUTY_START_CH%s,
        LEDC_SIG_OUT_EN_CH%s, LEDC_TIMER_SEL_CH%s, LEDC_DUTY_NUM_CH%s, LEDC_DUTY_CYCLE_CH%s,
        LEDC_DUTY_SCALE_CH%s, LEDC_DUTY_INC_CH%s, and LEDC_OVF_CNT_EN_CH%s fields
        for channel %s, and will be automatically cleared by hardware.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_NUM_CH0
      bit_offset: 5
      bit_width: 10
      description: 'This register is used to configure the maximum times of overflow
        minus 1.


        The LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel %s overflows
        for (LEDC_OVF_NUM_CH%s + 1) times.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_EN_CH0
      bit_offset: 15
      bit_width: 1
      description: This bit is used to enable the ovf_cnt of channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_CH0
      bit_offset: 16
      bit_width: 1
      description: Set this bit to reset the ovf_cnt of channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_ST_CH0
      bit_offset: 17
      bit_width: 1
      description: This is the status bit of LEDC_OVF_CNT_RESET_CH%s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH4_CONF0
    addr: 0x50
    size_bits: 32
    description: Configuration register 0 for channel %s
    fields:
    - !Field
      name: TIMER_SEL_CH0
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to select one of timers for channel %s.


        0: select timer0


        1: select timer1


        2: select timer2


        3: select timer3'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable signal output on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_CH0
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when channel %s is
        inactive (when LEDC_SIG_OUT_EN_CH%s is 0).
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_CH0
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update LEDC_HPOINT_CH%s, LEDC_DUTY_START_CH%s,
        LEDC_SIG_OUT_EN_CH%s, LEDC_TIMER_SEL_CH%s, LEDC_DUTY_NUM_CH%s, LEDC_DUTY_CYCLE_CH%s,
        LEDC_DUTY_SCALE_CH%s, LEDC_DUTY_INC_CH%s, and LEDC_OVF_CNT_EN_CH%s fields
        for channel %s, and will be automatically cleared by hardware.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_NUM_CH0
      bit_offset: 5
      bit_width: 10
      description: 'This register is used to configure the maximum times of overflow
        minus 1.


        The LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel %s overflows
        for (LEDC_OVF_NUM_CH%s + 1) times.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_EN_CH0
      bit_offset: 15
      bit_width: 1
      description: This bit is used to enable the ovf_cnt of channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_CH0
      bit_offset: 16
      bit_width: 1
      description: Set this bit to reset the ovf_cnt of channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_ST_CH0
      bit_offset: 17
      bit_width: 1
      description: This is the status bit of LEDC_OVF_CNT_RESET_CH%s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH5_CONF0
    addr: 0x64
    size_bits: 32
    description: Configuration register 0 for channel %s
    fields:
    - !Field
      name: TIMER_SEL_CH0
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to select one of timers for channel %s.


        0: select timer0


        1: select timer1


        2: select timer2


        3: select timer3'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable signal output on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_CH0
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when channel %s is
        inactive (when LEDC_SIG_OUT_EN_CH%s is 0).
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_CH0
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update LEDC_HPOINT_CH%s, LEDC_DUTY_START_CH%s,
        LEDC_SIG_OUT_EN_CH%s, LEDC_TIMER_SEL_CH%s, LEDC_DUTY_NUM_CH%s, LEDC_DUTY_CYCLE_CH%s,
        LEDC_DUTY_SCALE_CH%s, LEDC_DUTY_INC_CH%s, and LEDC_OVF_CNT_EN_CH%s fields
        for channel %s, and will be automatically cleared by hardware.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_NUM_CH0
      bit_offset: 5
      bit_width: 10
      description: 'This register is used to configure the maximum times of overflow
        minus 1.


        The LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel %s overflows
        for (LEDC_OVF_NUM_CH%s + 1) times.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_EN_CH0
      bit_offset: 15
      bit_width: 1
      description: This bit is used to enable the ovf_cnt of channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_CH0
      bit_offset: 16
      bit_width: 1
      description: Set this bit to reset the ovf_cnt of channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_ST_CH0
      bit_offset: 17
      bit_width: 1
      description: This is the status bit of LEDC_OVF_CNT_RESET_CH%s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH6_CONF0
    addr: 0x78
    size_bits: 32
    description: Configuration register 0 for channel %s
    fields:
    - !Field
      name: TIMER_SEL_CH0
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to select one of timers for channel %s.


        0: select timer0


        1: select timer1


        2: select timer2


        3: select timer3'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable signal output on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_CH0
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when channel %s is
        inactive (when LEDC_SIG_OUT_EN_CH%s is 0).
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_CH0
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update LEDC_HPOINT_CH%s, LEDC_DUTY_START_CH%s,
        LEDC_SIG_OUT_EN_CH%s, LEDC_TIMER_SEL_CH%s, LEDC_DUTY_NUM_CH%s, LEDC_DUTY_CYCLE_CH%s,
        LEDC_DUTY_SCALE_CH%s, LEDC_DUTY_INC_CH%s, and LEDC_OVF_CNT_EN_CH%s fields
        for channel %s, and will be automatically cleared by hardware.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_NUM_CH0
      bit_offset: 5
      bit_width: 10
      description: 'This register is used to configure the maximum times of overflow
        minus 1.


        The LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel %s overflows
        for (LEDC_OVF_NUM_CH%s + 1) times.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_EN_CH0
      bit_offset: 15
      bit_width: 1
      description: This bit is used to enable the ovf_cnt of channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_CH0
      bit_offset: 16
      bit_width: 1
      description: Set this bit to reset the ovf_cnt of channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_ST_CH0
      bit_offset: 17
      bit_width: 1
      description: This is the status bit of LEDC_OVF_CNT_RESET_CH%s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH7_CONF0
    addr: 0x8c
    size_bits: 32
    description: Configuration register 0 for channel %s
    fields:
    - !Field
      name: TIMER_SEL_CH0
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to select one of timers for channel %s.


        0: select timer0


        1: select timer1


        2: select timer2


        3: select timer3'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable signal output on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_CH0
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when channel %s is
        inactive (when LEDC_SIG_OUT_EN_CH%s is 0).
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_CH0
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update LEDC_HPOINT_CH%s, LEDC_DUTY_START_CH%s,
        LEDC_SIG_OUT_EN_CH%s, LEDC_TIMER_SEL_CH%s, LEDC_DUTY_NUM_CH%s, LEDC_DUTY_CYCLE_CH%s,
        LEDC_DUTY_SCALE_CH%s, LEDC_DUTY_INC_CH%s, and LEDC_OVF_CNT_EN_CH%s fields
        for channel %s, and will be automatically cleared by hardware.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_NUM_CH0
      bit_offset: 5
      bit_width: 10
      description: 'This register is used to configure the maximum times of overflow
        minus 1.


        The LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel %s overflows
        for (LEDC_OVF_NUM_CH%s + 1) times.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_EN_CH0
      bit_offset: 15
      bit_width: 1
      description: This bit is used to enable the ovf_cnt of channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_CH0
      bit_offset: 16
      bit_width: 1
      description: Set this bit to reset the ovf_cnt of channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_ST_CH0
      bit_offset: 17
      bit_width: 1
      description: This is the status bit of LEDC_OVF_CNT_RESET_CH%s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH0_HPOINT
    addr: 0x4
    size_bits: 32
    description: High point register for channel %s
    fields:
    - !Field
      name: HPOINT_CH0
      bit_offset: 0
      bit_width: 14
      description: The output value changes to high when the selected timers has reached
        the value specified by this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1_HPOINT
    addr: 0x18
    size_bits: 32
    description: High point register for channel %s
    fields:
    - !Field
      name: HPOINT_CH0
      bit_offset: 0
      bit_width: 14
      description: The output value changes to high when the selected timers has reached
        the value specified by this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH2_HPOINT
    addr: 0x2c
    size_bits: 32
    description: High point register for channel %s
    fields:
    - !Field
      name: HPOINT_CH0
      bit_offset: 0
      bit_width: 14
      description: The output value changes to high when the selected timers has reached
        the value specified by this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3_HPOINT
    addr: 0x40
    size_bits: 32
    description: High point register for channel %s
    fields:
    - !Field
      name: HPOINT_CH0
      bit_offset: 0
      bit_width: 14
      description: The output value changes to high when the selected timers has reached
        the value specified by this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH4_HPOINT
    addr: 0x54
    size_bits: 32
    description: High point register for channel %s
    fields:
    - !Field
      name: HPOINT_CH0
      bit_offset: 0
      bit_width: 14
      description: The output value changes to high when the selected timers has reached
        the value specified by this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH5_HPOINT
    addr: 0x68
    size_bits: 32
    description: High point register for channel %s
    fields:
    - !Field
      name: HPOINT_CH0
      bit_offset: 0
      bit_width: 14
      description: The output value changes to high when the selected timers has reached
        the value specified by this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH6_HPOINT
    addr: 0x7c
    size_bits: 32
    description: High point register for channel %s
    fields:
    - !Field
      name: HPOINT_CH0
      bit_offset: 0
      bit_width: 14
      description: The output value changes to high when the selected timers has reached
        the value specified by this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH7_HPOINT
    addr: 0x90
    size_bits: 32
    description: High point register for channel %s
    fields:
    - !Field
      name: HPOINT_CH0
      bit_offset: 0
      bit_width: 14
      description: The output value changes to high when the selected timers has reached
        the value specified by this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0_DUTY
    addr: 0x8
    size_bits: 32
    description: Initial duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_CH0
      bit_offset: 0
      bit_width: 19
      description: 'This register is used to change the output duty by controlling
        the Lpoint.


        The output value turns to low when the selected timers has reached the Lpoint.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1_DUTY
    addr: 0x1c
    size_bits: 32
    description: Initial duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_CH0
      bit_offset: 0
      bit_width: 19
      description: 'This register is used to change the output duty by controlling
        the Lpoint.


        The output value turns to low when the selected timers has reached the Lpoint.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH2_DUTY
    addr: 0x30
    size_bits: 32
    description: Initial duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_CH0
      bit_offset: 0
      bit_width: 19
      description: 'This register is used to change the output duty by controlling
        the Lpoint.


        The output value turns to low when the selected timers has reached the Lpoint.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3_DUTY
    addr: 0x44
    size_bits: 32
    description: Initial duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_CH0
      bit_offset: 0
      bit_width: 19
      description: 'This register is used to change the output duty by controlling
        the Lpoint.


        The output value turns to low when the selected timers has reached the Lpoint.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH4_DUTY
    addr: 0x58
    size_bits: 32
    description: Initial duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_CH0
      bit_offset: 0
      bit_width: 19
      description: 'This register is used to change the output duty by controlling
        the Lpoint.


        The output value turns to low when the selected timers has reached the Lpoint.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH5_DUTY
    addr: 0x6c
    size_bits: 32
    description: Initial duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_CH0
      bit_offset: 0
      bit_width: 19
      description: 'This register is used to change the output duty by controlling
        the Lpoint.


        The output value turns to low when the selected timers has reached the Lpoint.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH6_DUTY
    addr: 0x80
    size_bits: 32
    description: Initial duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_CH0
      bit_offset: 0
      bit_width: 19
      description: 'This register is used to change the output duty by controlling
        the Lpoint.


        The output value turns to low when the selected timers has reached the Lpoint.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH7_DUTY
    addr: 0x94
    size_bits: 32
    description: Initial duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_CH0
      bit_offset: 0
      bit_width: 19
      description: 'This register is used to change the output duty by controlling
        the Lpoint.


        The output value turns to low when the selected timers has reached the Lpoint.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0_CONF1
    addr: 0xc
    size_bits: 32
    description: Configuration register 1 for channel %s
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_CH0
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the changing step scale of duty
        on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_CH0
      bit_offset: 10
      bit_width: 10
      description: The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_CH0
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the number of times the duty cycle
        will be changed.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_CH0
      bit_offset: 30
      bit_width: 1
      description: 'This register is used to increase or decrease the duty of output
        signal on channel %s. 1: Increase; 0: Decrease.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_CH0
      bit_offset: 31
      bit_width: 1
      description: Other configured fields in LEDC_CH%s_CONF1_REG will start to take
        effect when this bit is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1_CONF1
    addr: 0x20
    size_bits: 32
    description: Configuration register 1 for channel %s
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_CH0
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the changing step scale of duty
        on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_CH0
      bit_offset: 10
      bit_width: 10
      description: The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_CH0
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the number of times the duty cycle
        will be changed.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_CH0
      bit_offset: 30
      bit_width: 1
      description: 'This register is used to increase or decrease the duty of output
        signal on channel %s. 1: Increase; 0: Decrease.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_CH0
      bit_offset: 31
      bit_width: 1
      description: Other configured fields in LEDC_CH%s_CONF1_REG will start to take
        effect when this bit is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH2_CONF1
    addr: 0x34
    size_bits: 32
    description: Configuration register 1 for channel %s
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_CH0
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the changing step scale of duty
        on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_CH0
      bit_offset: 10
      bit_width: 10
      description: The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_CH0
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the number of times the duty cycle
        will be changed.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_CH0
      bit_offset: 30
      bit_width: 1
      description: 'This register is used to increase or decrease the duty of output
        signal on channel %s. 1: Increase; 0: Decrease.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_CH0
      bit_offset: 31
      bit_width: 1
      description: Other configured fields in LEDC_CH%s_CONF1_REG will start to take
        effect when this bit is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3_CONF1
    addr: 0x48
    size_bits: 32
    description: Configuration register 1 for channel %s
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_CH0
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the changing step scale of duty
        on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_CH0
      bit_offset: 10
      bit_width: 10
      description: The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_CH0
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the number of times the duty cycle
        will be changed.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_CH0
      bit_offset: 30
      bit_width: 1
      description: 'This register is used to increase or decrease the duty of output
        signal on channel %s. 1: Increase; 0: Decrease.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_CH0
      bit_offset: 31
      bit_width: 1
      description: Other configured fields in LEDC_CH%s_CONF1_REG will start to take
        effect when this bit is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH4_CONF1
    addr: 0x5c
    size_bits: 32
    description: Configuration register 1 for channel %s
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_CH0
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the changing step scale of duty
        on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_CH0
      bit_offset: 10
      bit_width: 10
      description: The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_CH0
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the number of times the duty cycle
        will be changed.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_CH0
      bit_offset: 30
      bit_width: 1
      description: 'This register is used to increase or decrease the duty of output
        signal on channel %s. 1: Increase; 0: Decrease.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_CH0
      bit_offset: 31
      bit_width: 1
      description: Other configured fields in LEDC_CH%s_CONF1_REG will start to take
        effect when this bit is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH5_CONF1
    addr: 0x70
    size_bits: 32
    description: Configuration register 1 for channel %s
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_CH0
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the changing step scale of duty
        on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_CH0
      bit_offset: 10
      bit_width: 10
      description: The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_CH0
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the number of times the duty cycle
        will be changed.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_CH0
      bit_offset: 30
      bit_width: 1
      description: 'This register is used to increase or decrease the duty of output
        signal on channel %s. 1: Increase; 0: Decrease.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_CH0
      bit_offset: 31
      bit_width: 1
      description: Other configured fields in LEDC_CH%s_CONF1_REG will start to take
        effect when this bit is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH6_CONF1
    addr: 0x84
    size_bits: 32
    description: Configuration register 1 for channel %s
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_CH0
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the changing step scale of duty
        on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_CH0
      bit_offset: 10
      bit_width: 10
      description: The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_CH0
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the number of times the duty cycle
        will be changed.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_CH0
      bit_offset: 30
      bit_width: 1
      description: 'This register is used to increase or decrease the duty of output
        signal on channel %s. 1: Increase; 0: Decrease.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_CH0
      bit_offset: 31
      bit_width: 1
      description: Other configured fields in LEDC_CH%s_CONF1_REG will start to take
        effect when this bit is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH7_CONF1
    addr: 0x98
    size_bits: 32
    description: Configuration register 1 for channel %s
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_CH0
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the changing step scale of duty
        on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_CH0
      bit_offset: 10
      bit_width: 10
      description: The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_CH0
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the number of times the duty cycle
        will be changed.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_CH0
      bit_offset: 30
      bit_width: 1
      description: 'This register is used to increase or decrease the duty of output
        signal on channel %s. 1: Increase; 0: Decrease.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_CH0
      bit_offset: 31
      bit_width: 1
      description: Other configured fields in LEDC_CH%s_CONF1_REG will start to take
        effect when this bit is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0_DUTY_R
    addr: 0x10
    size_bits: 32
    description: Current duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_R_CH0
      bit_offset: 0
      bit_width: 19
      description: This register stores the current duty of output signal on channel
        %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH1_DUTY_R
    addr: 0x24
    size_bits: 32
    description: Current duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_R_CH0
      bit_offset: 0
      bit_width: 19
      description: This register stores the current duty of output signal on channel
        %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH2_DUTY_R
    addr: 0x38
    size_bits: 32
    description: Current duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_R_CH0
      bit_offset: 0
      bit_width: 19
      description: This register stores the current duty of output signal on channel
        %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH3_DUTY_R
    addr: 0x4c
    size_bits: 32
    description: Current duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_R_CH0
      bit_offset: 0
      bit_width: 19
      description: This register stores the current duty of output signal on channel
        %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH4_DUTY_R
    addr: 0x60
    size_bits: 32
    description: Current duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_R_CH0
      bit_offset: 0
      bit_width: 19
      description: This register stores the current duty of output signal on channel
        %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH5_DUTY_R
    addr: 0x74
    size_bits: 32
    description: Current duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_R_CH0
      bit_offset: 0
      bit_width: 19
      description: This register stores the current duty of output signal on channel
        %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH6_DUTY_R
    addr: 0x88
    size_bits: 32
    description: Current duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_R_CH0
      bit_offset: 0
      bit_width: 19
      description: This register stores the current duty of output signal on channel
        %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH7_DUTY_R
    addr: 0x9c
    size_bits: 32
    description: Current duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_R_CH0
      bit_offset: 0
      bit_width: 19
      description: This register stores the current duty of output signal on channel
        %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER0_CONF
    addr: 0xa0
    size_bits: 32
    description: Timer %s configuration
    reset_value: 0x800000
    fields:
    - !Field
      name: TIMER0_DUTY_RES
      bit_offset: 0
      bit_width: 4
      description: This register is used to control the range of the counter in timer
        %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_DIV_TIMER0
      bit_offset: 4
      bit_width: 18
      description: 'This register is used to configure the divisor for the divider
        in timer %s.


        The least significant eight bits represent the fractional part.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PAUSE
      bit_offset: 22
      bit_width: 1
      description: This bit is used to suspend the counter in timer %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_RST
      bit_offset: 23
      bit_width: 1
      description: This bit is used to reset timer %s. The counter will show 0 after
        reset.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_SEL_TIMER0
      bit_offset: 24
      bit_width: 1
      description: 'This bit is used to select clock for timer %s. When this bit is
        set to 1 LEDC_APB_CLK_SEL[1:0] should be 1, otherwise the timer clock may
        be not accurate.


        1''h0: SLOW_CLK 1''h1: REF_TICK'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PARA_UP
      bit_offset: 25
      bit_width: 1
      description: Set this bit to update LEDC_CLK_DIV_TIMER%s and LEDC_TIMER%s_DUTY_RES.
      read_allowed: false
      write_allowed: true
  - !Register
    name: TIMER1_CONF
    addr: 0xa8
    size_bits: 32
    description: Timer %s configuration
    reset_value: 0x800000
    fields:
    - !Field
      name: TIMER0_DUTY_RES
      bit_offset: 0
      bit_width: 4
      description: This register is used to control the range of the counter in timer
        %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_DIV_TIMER0
      bit_offset: 4
      bit_width: 18
      description: 'This register is used to configure the divisor for the divider
        in timer %s.


        The least significant eight bits represent the fractional part.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PAUSE
      bit_offset: 22
      bit_width: 1
      description: This bit is used to suspend the counter in timer %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_RST
      bit_offset: 23
      bit_width: 1
      description: This bit is used to reset timer %s. The counter will show 0 after
        reset.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_SEL_TIMER0
      bit_offset: 24
      bit_width: 1
      description: 'This bit is used to select clock for timer %s. When this bit is
        set to 1 LEDC_APB_CLK_SEL[1:0] should be 1, otherwise the timer clock may
        be not accurate.


        1''h0: SLOW_CLK 1''h1: REF_TICK'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PARA_UP
      bit_offset: 25
      bit_width: 1
      description: Set this bit to update LEDC_CLK_DIV_TIMER%s and LEDC_TIMER%s_DUTY_RES.
      read_allowed: false
      write_allowed: true
  - !Register
    name: TIMER2_CONF
    addr: 0xb0
    size_bits: 32
    description: Timer %s configuration
    reset_value: 0x800000
    fields:
    - !Field
      name: TIMER0_DUTY_RES
      bit_offset: 0
      bit_width: 4
      description: This register is used to control the range of the counter in timer
        %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_DIV_TIMER0
      bit_offset: 4
      bit_width: 18
      description: 'This register is used to configure the divisor for the divider
        in timer %s.


        The least significant eight bits represent the fractional part.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PAUSE
      bit_offset: 22
      bit_width: 1
      description: This bit is used to suspend the counter in timer %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_RST
      bit_offset: 23
      bit_width: 1
      description: This bit is used to reset timer %s. The counter will show 0 after
        reset.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_SEL_TIMER0
      bit_offset: 24
      bit_width: 1
      description: 'This bit is used to select clock for timer %s. When this bit is
        set to 1 LEDC_APB_CLK_SEL[1:0] should be 1, otherwise the timer clock may
        be not accurate.


        1''h0: SLOW_CLK 1''h1: REF_TICK'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PARA_UP
      bit_offset: 25
      bit_width: 1
      description: Set this bit to update LEDC_CLK_DIV_TIMER%s and LEDC_TIMER%s_DUTY_RES.
      read_allowed: false
      write_allowed: true
  - !Register
    name: TIMER3_CONF
    addr: 0xb8
    size_bits: 32
    description: Timer %s configuration
    reset_value: 0x800000
    fields:
    - !Field
      name: TIMER0_DUTY_RES
      bit_offset: 0
      bit_width: 4
      description: This register is used to control the range of the counter in timer
        %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_DIV_TIMER0
      bit_offset: 4
      bit_width: 18
      description: 'This register is used to configure the divisor for the divider
        in timer %s.


        The least significant eight bits represent the fractional part.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PAUSE
      bit_offset: 22
      bit_width: 1
      description: This bit is used to suspend the counter in timer %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_RST
      bit_offset: 23
      bit_width: 1
      description: This bit is used to reset timer %s. The counter will show 0 after
        reset.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_SEL_TIMER0
      bit_offset: 24
      bit_width: 1
      description: 'This bit is used to select clock for timer %s. When this bit is
        set to 1 LEDC_APB_CLK_SEL[1:0] should be 1, otherwise the timer clock may
        be not accurate.


        1''h0: SLOW_CLK 1''h1: REF_TICK'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PARA_UP
      bit_offset: 25
      bit_width: 1
      description: Set this bit to update LEDC_CLK_DIV_TIMER%s and LEDC_TIMER%s_DUTY_RES.
      read_allowed: false
      write_allowed: true
  - !Register
    name: TIMER0_VALUE
    addr: 0xa4
    size_bits: 32
    description: Timer %s current counter value
    fields:
    - !Field
      name: TIMER0_CNT
      bit_offset: 0
      bit_width: 14
      description: This register stores the current counter value of timer %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER1_VALUE
    addr: 0xac
    size_bits: 32
    description: Timer %s current counter value
    fields:
    - !Field
      name: TIMER0_CNT
      bit_offset: 0
      bit_width: 14
      description: This register stores the current counter value of timer %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER2_VALUE
    addr: 0xb4
    size_bits: 32
    description: Timer %s current counter value
    fields:
    - !Field
      name: TIMER0_CNT
      bit_offset: 0
      bit_width: 14
      description: This register stores the current counter value of timer %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER3_VALUE
    addr: 0xbc
    size_bits: 32
    description: Timer %s current counter value
    fields:
    - !Field
      name: TIMER0_CNT
      bit_offset: 0
      bit_width: 14
      description: This register stores the current counter value of timer %s.
      read_allowed: true
      write_allowed: false
- !Module
  name: PCNT
  description: Pulse Count Controller
  base_addr: 0x60017000
  size: 0x68
  registers:
  - !Register
    name: INT_RAW
    addr: 0x40
    size_bits: 32
    description: Interrupt raw status register
    fields:
    - !Field
      name: CNT_THR_EVENT_U0_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U1_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U2_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U3_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT
        interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x44
    size_bits: 32
    description: Interrupt status register
    fields:
    - !Field
      name: CNT_THR_EVENT_U0_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U1_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U2_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U3_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT
        interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x48
    size_bits: 32
    description: Interrupt enable register
    fields:
    - !Field
      name: CNT_THR_EVENT_U0_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U1_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U2_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U3_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x4c
    size_bits: 32
    description: Interrupt clear register
    fields:
    - !Field
      name: CNT_THR_EVENT_U0_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the PCNT_CNT_THR_EVENT_U0_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U1_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the PCNT_CNT_THR_EVENT_U1_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U2_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the PCNT_CNT_THR_EVENT_U2_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U3_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the PCNT_CNT_THR_EVENT_U3_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0x60
    size_bits: 32
    description: Control register for all counters
    reset_value: 0x1
    fields:
    - !Field
      name: PULSE_CNT_RST_U0
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear unit 0's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_PAUSE_U0
      bit_offset: 1
      bit_width: 1
      description: Set this bit to freeze unit 0's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PULSE_CNT_RST_U1
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear unit 1's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_PAUSE_U1
      bit_offset: 3
      bit_width: 1
      description: Set this bit to freeze unit 1's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PULSE_CNT_RST_U2
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear unit 2's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_PAUSE_U2
      bit_offset: 5
      bit_width: 1
      description: Set this bit to freeze unit 2's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PULSE_CNT_RST_U3
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear unit 3's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_PAUSE_U3
      bit_offset: 7
      bit_width: 1
      description: Set this bit to freeze unit 3's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 16
      bit_width: 1
      description: 'The registers clock gate enable signal of PCNT module. 1: the
        registers can be read and written by application. 0: the registers can not
        be read or written by application'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xfc
    size_bits: 32
    description: PCNT version control register
    reset_value: 0x19072601
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: This is the PCNT version control register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U0_CONF0
    addr: 0x0
    size_bits: 32
    description: Configuration register 0 for unit %s
    reset_value: 0x3c10
    fields:
    - !Field
      name: FILTER_THRES_U
      bit_offset: 0
      bit_width: 10
      description: 'This sets the maximum threshold, in APB_CLK cycles, for the filter.


        Any pulses with width less than this will be ignored when the filter is enabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN_U
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for unit %s's input filter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_ZERO_EN_U
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for unit %s's zero comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_H_LIM_EN_U
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for unit %s's thr_h_lim comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_L_LIM_EN_U
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for unit %s's thr_l_lim comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES0_EN_U
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for unit %s's thres0 comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES1_EN_U
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for unit %s's thres1 comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_NEG_MODE_U
      bit_offset: 16
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        0 detects a negative edge.


        1: Increase the counter;2: Decrease the counter;0, 3: No effect on counter'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_POS_MODE_U
      bit_offset: 18
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        0 detects a positive edge.


        1: Increase the counter;2: Decrease the counter;0, 3: No effect on counter'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_HCTRL_MODE_U
      bit_offset: 20
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is high.


        0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2,
        3: Inhibit counter modification'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_LCTRL_MODE_U
      bit_offset: 22
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is low.


        0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2,
        3: Inhibit counter modification'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_NEG_MODE_U
      bit_offset: 24
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        1 detects a negative edge.


        1: Increment the counter;2: Decrement the counter;0, 3: No effect on counter'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_POS_MODE_U
      bit_offset: 26
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        1 detects a positive edge.


        1: Increment the counter;2: Decrement the counter;0, 3: No effect on counter'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_HCTRL_MODE_U
      bit_offset: 28
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is high.


        0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2,
        3: Inhibit counter modification'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_LCTRL_MODE_U
      bit_offset: 30
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is low.


        0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2,
        3: Inhibit counter modification'
      read_allowed: true
      write_allowed: true
  - !Register
    name: U1_CONF0
    addr: 0xc
    size_bits: 32
    description: Configuration register 0 for unit %s
    reset_value: 0x3c10
    fields:
    - !Field
      name: FILTER_THRES_U
      bit_offset: 0
      bit_width: 10
      description: 'This sets the maximum threshold, in APB_CLK cycles, for the filter.


        Any pulses with width less than this will be ignored when the filter is enabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN_U
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for unit %s's input filter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_ZERO_EN_U
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for unit %s's zero comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_H_LIM_EN_U
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for unit %s's thr_h_lim comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_L_LIM_EN_U
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for unit %s's thr_l_lim comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES0_EN_U
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for unit %s's thres0 comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES1_EN_U
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for unit %s's thres1 comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_NEG_MODE_U
      bit_offset: 16
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        0 detects a negative edge.


        1: Increase the counter;2: Decrease the counter;0, 3: No effect on counter'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_POS_MODE_U
      bit_offset: 18
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        0 detects a positive edge.


        1: Increase the counter;2: Decrease the counter;0, 3: No effect on counter'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_HCTRL_MODE_U
      bit_offset: 20
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is high.


        0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2,
        3: Inhibit counter modification'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_LCTRL_MODE_U
      bit_offset: 22
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is low.


        0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2,
        3: Inhibit counter modification'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_NEG_MODE_U
      bit_offset: 24
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        1 detects a negative edge.


        1: Increment the counter;2: Decrement the counter;0, 3: No effect on counter'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_POS_MODE_U
      bit_offset: 26
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        1 detects a positive edge.


        1: Increment the counter;2: Decrement the counter;0, 3: No effect on counter'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_HCTRL_MODE_U
      bit_offset: 28
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is high.


        0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2,
        3: Inhibit counter modification'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_LCTRL_MODE_U
      bit_offset: 30
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is low.


        0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2,
        3: Inhibit counter modification'
      read_allowed: true
      write_allowed: true
  - !Register
    name: U2_CONF0
    addr: 0x18
    size_bits: 32
    description: Configuration register 0 for unit %s
    reset_value: 0x3c10
    fields:
    - !Field
      name: FILTER_THRES_U
      bit_offset: 0
      bit_width: 10
      description: 'This sets the maximum threshold, in APB_CLK cycles, for the filter.


        Any pulses with width less than this will be ignored when the filter is enabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN_U
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for unit %s's input filter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_ZERO_EN_U
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for unit %s's zero comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_H_LIM_EN_U
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for unit %s's thr_h_lim comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_L_LIM_EN_U
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for unit %s's thr_l_lim comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES0_EN_U
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for unit %s's thres0 comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES1_EN_U
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for unit %s's thres1 comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_NEG_MODE_U
      bit_offset: 16
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        0 detects a negative edge.


        1: Increase the counter;2: Decrease the counter;0, 3: No effect on counter'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_POS_MODE_U
      bit_offset: 18
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        0 detects a positive edge.


        1: Increase the counter;2: Decrease the counter;0, 3: No effect on counter'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_HCTRL_MODE_U
      bit_offset: 20
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is high.


        0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2,
        3: Inhibit counter modification'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_LCTRL_MODE_U
      bit_offset: 22
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is low.


        0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2,
        3: Inhibit counter modification'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_NEG_MODE_U
      bit_offset: 24
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        1 detects a negative edge.


        1: Increment the counter;2: Decrement the counter;0, 3: No effect on counter'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_POS_MODE_U
      bit_offset: 26
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        1 detects a positive edge.


        1: Increment the counter;2: Decrement the counter;0, 3: No effect on counter'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_HCTRL_MODE_U
      bit_offset: 28
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is high.


        0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2,
        3: Inhibit counter modification'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_LCTRL_MODE_U
      bit_offset: 30
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is low.


        0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2,
        3: Inhibit counter modification'
      read_allowed: true
      write_allowed: true
  - !Register
    name: U3_CONF0
    addr: 0x24
    size_bits: 32
    description: Configuration register 0 for unit %s
    reset_value: 0x3c10
    fields:
    - !Field
      name: FILTER_THRES_U
      bit_offset: 0
      bit_width: 10
      description: 'This sets the maximum threshold, in APB_CLK cycles, for the filter.


        Any pulses with width less than this will be ignored when the filter is enabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN_U
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for unit %s's input filter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_ZERO_EN_U
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for unit %s's zero comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_H_LIM_EN_U
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for unit %s's thr_h_lim comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_L_LIM_EN_U
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for unit %s's thr_l_lim comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES0_EN_U
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for unit %s's thres0 comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES1_EN_U
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for unit %s's thres1 comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_NEG_MODE_U
      bit_offset: 16
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        0 detects a negative edge.


        1: Increase the counter;2: Decrease the counter;0, 3: No effect on counter'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_POS_MODE_U
      bit_offset: 18
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        0 detects a positive edge.


        1: Increase the counter;2: Decrease the counter;0, 3: No effect on counter'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_HCTRL_MODE_U
      bit_offset: 20
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is high.


        0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2,
        3: Inhibit counter modification'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_LCTRL_MODE_U
      bit_offset: 22
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is low.


        0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2,
        3: Inhibit counter modification'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_NEG_MODE_U
      bit_offset: 24
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        1 detects a negative edge.


        1: Increment the counter;2: Decrement the counter;0, 3: No effect on counter'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_POS_MODE_U
      bit_offset: 26
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        1 detects a positive edge.


        1: Increment the counter;2: Decrement the counter;0, 3: No effect on counter'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_HCTRL_MODE_U
      bit_offset: 28
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is high.


        0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2,
        3: Inhibit counter modification'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_LCTRL_MODE_U
      bit_offset: 30
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is low.


        0: No modification;1: Invert behavior (increase -> decrease, decrease -> increase);2,
        3: Inhibit counter modification'
      read_allowed: true
      write_allowed: true
  - !Register
    name: U0_CONF1
    addr: 0x4
    size_bits: 32
    description: Configuration register 1 for unit %s
    fields:
    - !Field
      name: CNT_THRES0_U
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the thres0 value for unit %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THRES1_U
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure the thres1 value for unit %s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U1_CONF1
    addr: 0x10
    size_bits: 32
    description: Configuration register 1 for unit %s
    fields:
    - !Field
      name: CNT_THRES0_U
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the thres0 value for unit %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THRES1_U
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure the thres1 value for unit %s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U2_CONF1
    addr: 0x1c
    size_bits: 32
    description: Configuration register 1 for unit %s
    fields:
    - !Field
      name: CNT_THRES0_U
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the thres0 value for unit %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THRES1_U
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure the thres1 value for unit %s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U3_CONF1
    addr: 0x28
    size_bits: 32
    description: Configuration register 1 for unit %s
    fields:
    - !Field
      name: CNT_THRES0_U
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the thres0 value for unit %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THRES1_U
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure the thres1 value for unit %s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U0_CONF2
    addr: 0x8
    size_bits: 32
    description: Configuration register 2 for unit %s
    fields:
    - !Field
      name: CNT_H_LIM_U
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the thr_h_lim value for unit
        %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_L_LIM_U
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure the thr_l_lim value for unit
        %s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U1_CONF2
    addr: 0x14
    size_bits: 32
    description: Configuration register 2 for unit %s
    fields:
    - !Field
      name: CNT_H_LIM_U
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the thr_h_lim value for unit
        %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_L_LIM_U
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure the thr_l_lim value for unit
        %s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U2_CONF2
    addr: 0x20
    size_bits: 32
    description: Configuration register 2 for unit %s
    fields:
    - !Field
      name: CNT_H_LIM_U
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the thr_h_lim value for unit
        %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_L_LIM_U
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure the thr_l_lim value for unit
        %s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U3_CONF2
    addr: 0x2c
    size_bits: 32
    description: Configuration register 2 for unit %s
    fields:
    - !Field
      name: CNT_H_LIM_U
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the thr_h_lim value for unit
        %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_L_LIM_U
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure the thr_l_lim value for unit
        %s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U0_CNT
    addr: 0x30
    size_bits: 32
    description: Counter value for unit %s
    fields:
    - !Field
      name: PULSE_CNT_U
      bit_offset: 0
      bit_width: 16
      description: This register stores the current pulse count value for unit %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: U1_CNT
    addr: 0x34
    size_bits: 32
    description: Counter value for unit %s
    fields:
    - !Field
      name: PULSE_CNT_U
      bit_offset: 0
      bit_width: 16
      description: This register stores the current pulse count value for unit %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: U2_CNT
    addr: 0x38
    size_bits: 32
    description: Counter value for unit %s
    fields:
    - !Field
      name: PULSE_CNT_U
      bit_offset: 0
      bit_width: 16
      description: This register stores the current pulse count value for unit %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: U3_CNT
    addr: 0x3c
    size_bits: 32
    description: Counter value for unit %s
    fields:
    - !Field
      name: PULSE_CNT_U
      bit_offset: 0
      bit_width: 16
      description: This register stores the current pulse count value for unit %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: U0_STATUS
    addr: 0x50
    size_bits: 32
    description: PNCT UNIT%s status register
    fields:
    - !Field
      name: CNT_THR_ZERO_MODE_U
      bit_offset: 0
      bit_width: 2
      description: 'The pulse counter status of PCNT_U%s corresponding to 0. 0: pulse
        counter decreases from positive to 0. 1: pulse counter increases from negative
        to 0. 2: pulse counter is negative. 3: pulse counter is positive.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_THRES1_LAT_U
      bit_offset: 2
      bit_width: 1
      description: 'The latched value of thres1 event of PCNT_U%s when threshold event
        interrupt is valid. 1: the current pulse counter equals to thres1 and thres1
        event is valid. 0: others'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_THRES0_LAT_U
      bit_offset: 3
      bit_width: 1
      description: 'The latched value of thres0 event of PCNT_U%s when threshold event
        interrupt is valid. 1: the current pulse counter equals to thres0 and thres0
        event is valid. 0: others'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_L_LIM_LAT_U
      bit_offset: 4
      bit_width: 1
      description: 'The latched value of low limit event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to thr_l_lim
        and low limit event is valid. 0: others'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_H_LIM_LAT_U
      bit_offset: 5
      bit_width: 1
      description: 'The latched value of high limit event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to thr_h_lim
        and high limit event is valid. 0: others'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_ZERO_LAT_U
      bit_offset: 6
      bit_width: 1
      description: 'The latched value of zero threshold event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to 0 and zero
        threshold event is valid. 0: others'
      read_allowed: true
      write_allowed: false
  - !Register
    name: U1_STATUS
    addr: 0x54
    size_bits: 32
    description: PNCT UNIT%s status register
    fields:
    - !Field
      name: CNT_THR_ZERO_MODE_U
      bit_offset: 0
      bit_width: 2
      description: 'The pulse counter status of PCNT_U%s corresponding to 0. 0: pulse
        counter decreases from positive to 0. 1: pulse counter increases from negative
        to 0. 2: pulse counter is negative. 3: pulse counter is positive.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_THRES1_LAT_U
      bit_offset: 2
      bit_width: 1
      description: 'The latched value of thres1 event of PCNT_U%s when threshold event
        interrupt is valid. 1: the current pulse counter equals to thres1 and thres1
        event is valid. 0: others'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_THRES0_LAT_U
      bit_offset: 3
      bit_width: 1
      description: 'The latched value of thres0 event of PCNT_U%s when threshold event
        interrupt is valid. 1: the current pulse counter equals to thres0 and thres0
        event is valid. 0: others'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_L_LIM_LAT_U
      bit_offset: 4
      bit_width: 1
      description: 'The latched value of low limit event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to thr_l_lim
        and low limit event is valid. 0: others'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_H_LIM_LAT_U
      bit_offset: 5
      bit_width: 1
      description: 'The latched value of high limit event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to thr_h_lim
        and high limit event is valid. 0: others'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_ZERO_LAT_U
      bit_offset: 6
      bit_width: 1
      description: 'The latched value of zero threshold event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to 0 and zero
        threshold event is valid. 0: others'
      read_allowed: true
      write_allowed: false
  - !Register
    name: U2_STATUS
    addr: 0x58
    size_bits: 32
    description: PNCT UNIT%s status register
    fields:
    - !Field
      name: CNT_THR_ZERO_MODE_U
      bit_offset: 0
      bit_width: 2
      description: 'The pulse counter status of PCNT_U%s corresponding to 0. 0: pulse
        counter decreases from positive to 0. 1: pulse counter increases from negative
        to 0. 2: pulse counter is negative. 3: pulse counter is positive.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_THRES1_LAT_U
      bit_offset: 2
      bit_width: 1
      description: 'The latched value of thres1 event of PCNT_U%s when threshold event
        interrupt is valid. 1: the current pulse counter equals to thres1 and thres1
        event is valid. 0: others'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_THRES0_LAT_U
      bit_offset: 3
      bit_width: 1
      description: 'The latched value of thres0 event of PCNT_U%s when threshold event
        interrupt is valid. 1: the current pulse counter equals to thres0 and thres0
        event is valid. 0: others'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_L_LIM_LAT_U
      bit_offset: 4
      bit_width: 1
      description: 'The latched value of low limit event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to thr_l_lim
        and low limit event is valid. 0: others'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_H_LIM_LAT_U
      bit_offset: 5
      bit_width: 1
      description: 'The latched value of high limit event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to thr_h_lim
        and high limit event is valid. 0: others'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_ZERO_LAT_U
      bit_offset: 6
      bit_width: 1
      description: 'The latched value of zero threshold event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to 0 and zero
        threshold event is valid. 0: others'
      read_allowed: true
      write_allowed: false
  - !Register
    name: U3_STATUS
    addr: 0x5c
    size_bits: 32
    description: PNCT UNIT%s status register
    fields:
    - !Field
      name: CNT_THR_ZERO_MODE_U
      bit_offset: 0
      bit_width: 2
      description: 'The pulse counter status of PCNT_U%s corresponding to 0. 0: pulse
        counter decreases from positive to 0. 1: pulse counter increases from negative
        to 0. 2: pulse counter is negative. 3: pulse counter is positive.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_THRES1_LAT_U
      bit_offset: 2
      bit_width: 1
      description: 'The latched value of thres1 event of PCNT_U%s when threshold event
        interrupt is valid. 1: the current pulse counter equals to thres1 and thres1
        event is valid. 0: others'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_THRES0_LAT_U
      bit_offset: 3
      bit_width: 1
      description: 'The latched value of thres0 event of PCNT_U%s when threshold event
        interrupt is valid. 1: the current pulse counter equals to thres0 and thres0
        event is valid. 0: others'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_L_LIM_LAT_U
      bit_offset: 4
      bit_width: 1
      description: 'The latched value of low limit event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to thr_l_lim
        and low limit event is valid. 0: others'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_H_LIM_LAT_U
      bit_offset: 5
      bit_width: 1
      description: 'The latched value of high limit event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to thr_h_lim
        and high limit event is valid. 0: others'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_ZERO_LAT_U
      bit_offset: 6
      bit_width: 1
      description: 'The latched value of zero threshold event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to 0 and zero
        threshold event is valid. 0: others'
      read_allowed: true
      write_allowed: false
- !Module
  name: PERI_BACKUP
  description: Peripheral PERI_BACKUP
  base_addr: 0x6002a000
  size: 0x30
  registers:
  - !Register
    name: CONFIG
    addr: 0x0
    size_bits: 32
    description: x
    reset_value: 0x6480
    fields:
    - !Field
      name: FLOW_ERR
      bit_offset: 0
      bit_width: 3
      description: x
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADDR_MAP_MODE
      bit_offset: 3
      bit_width: 1
      description: x
      read_allowed: true
      write_allowed: true
    - !Field
      name: BURST_LIMIT
      bit_offset: 4
      bit_width: 5
      description: x
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUT_THRES
      bit_offset: 9
      bit_width: 10
      description: x
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIZE
      bit_offset: 19
      bit_width: 10
      description: x
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 29
      bit_width: 1
      description: x
      read_allowed: false
      write_allowed: true
    - !Field
      name: TO_MEM
      bit_offset: 30
      bit_width: 1
      description: x
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENA
      bit_offset: 31
      bit_width: 1
      description: x
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_ADDR
    addr: 0x4
    size_bits: 32
    description: x
    fields:
    - !Field
      name: APB_START_ADDR
      bit_offset: 0
      bit_width: 32
      description: x
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_ADDR
    addr: 0x8
    size_bits: 32
    description: x
    fields:
    - !Field
      name: MEM_START_ADDR
      bit_offset: 0
      bit_width: 32
      description: x
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_MAP0
    addr: 0xc
    size_bits: 32
    description: x
    fields:
    - !Field
      name: MAP0
      bit_offset: 0
      bit_width: 32
      description: x
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_MAP1
    addr: 0x10
    size_bits: 32
    description: x
    fields:
    - !Field
      name: MAP1
      bit_offset: 0
      bit_width: 32
      description: x
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_MAP2
    addr: 0x14
    size_bits: 32
    description: x
    fields:
    - !Field
      name: MAP2
      bit_offset: 0
      bit_width: 32
      description: x
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_MAP3
    addr: 0x18
    size_bits: 32
    description: x
    fields:
    - !Field
      name: MAP3
      bit_offset: 0
      bit_width: 32
      description: x
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x1c
    size_bits: 32
    description: x
    fields:
    - !Field
      name: DONE_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: x
      read_allowed: true
      write_allowed: false
    - !Field
      name: ERR_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: x
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x20
    size_bits: 32
    description: x
    fields:
    - !Field
      name: DONE_INT_ST
      bit_offset: 0
      bit_width: 1
      description: x
      read_allowed: true
      write_allowed: false
    - !Field
      name: ERR_INT_ST
      bit_offset: 1
      bit_width: 1
      description: x
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x24
    size_bits: 32
    description: x
    fields:
    - !Field
      name: DONE_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: x
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERR_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: x
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x28
    size_bits: 32
    description: x
    fields:
    - !Field
      name: DONE_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: x
      read_allowed: false
      write_allowed: true
    - !Field
      name: ERR_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: x
      read_allowed: false
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xfc
    size_bits: 32
    description: x
    reset_value: 0x2012300
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: x
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: register file clk gating
      read_allowed: true
      write_allowed: true
- !Module
  name: PWM0
  description: Peripheral PWM0
  base_addr: 0x6001e000
  size: 0x128
  registers:
  - !Register
    name: CLK_CFG
    addr: 0x0
    size_bits: 32
    description: PWM clock prescaler register.
    fields:
    - !Field
      name: CLK_PRESCALE
      bit_offset: 0
      bit_width: 8
      description: Period of PWM_clk = 6.25ns * (PWM_CLK_PRESCALE + 1)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_CFG0
    addr: 0x4
    size_bits: 32
    description: PWM timer0 period and update method configuration register.
    reset_value: 0xff00
    fields:
    - !Field
      name: TIMER0_PRESCALE
      bit_offset: 0
      bit_width: 8
      description: period of PT0_clk = Period of PWM_clk * (PWM_TIMER0_PRESCALE +
        1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PERIOD
      bit_offset: 8
      bit_width: 16
      description: period shadow register of PWM timer0
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PERIOD_UPMETHOD
      bit_offset: 24
      bit_width: 2
      description: 'Update method for active register of PWM timer0 period, 0: immediate,
        1: TEZ, 2: sync, 3: TEZ | sync. TEZ here and below means timer equal zero
        event'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_CFG1
    addr: 0x8
    size_bits: 32
    description: PWM timer0 working mode and start/stop control configuration register.
    fields:
    - !Field
      name: TIMER0_START
      bit_offset: 0
      bit_width: 3
      description: 'PWM timer0 start and stop control. 0: if PWM timer0 starts, then
        stops at TEZ, 1: if timer0 starts, then stops at TEP, 2: PWM timer0 starts
        and runs on, 3: timer0 starts and stops at the next TEZ, 4: timer0 starts
        and stops at the next TEP. TEP here and below means the event that happens
        when the timer equals to period'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_MOD
      bit_offset: 3
      bit_width: 2
      description: 'PWM timer0 working mode, 0: freeze, 1: increase mode, 2: decrease
        mode, 3: up-down mode'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_SYNC
    addr: 0xc
    size_bits: 32
    description: PWM timer0 sync function configuration register.
    fields:
    - !Field
      name: TIMER0_SYNCI_EN
      bit_offset: 0
      bit_width: 1
      description: When set, timer reloading with phase on sync input event is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW
      bit_offset: 1
      bit_width: 1
      description: Toggling this bit will trigger a software sync.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_SYNCO_SEL
      bit_offset: 2
      bit_width: 2
      description: 'PWM timer0 sync_out selection, 0: synci, 1: TEZ, 2: TEP, otherwise:sync
        out is software sync'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PHASE
      bit_offset: 4
      bit_width: 17
      description: phase for timer reload on sync event
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_STATUS
    addr: 0x10
    size_bits: 32
    description: PWM timer0 status register.
    fields:
    - !Field
      name: TIMER0_VALUE
      bit_offset: 0
      bit_width: 16
      description: current PWM timer0 counter value
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_DIRECTION
      bit_offset: 16
      bit_width: 1
      description: 'current PWM timer0 counter direction, 0: increment 1: decrement'
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER1_CFG0
    addr: 0x14
    size_bits: 32
    description: PWM timer1 period and update method configuration register.
    reset_value: 0xff00
    fields:
    - !Field
      name: TIMER1_PRESCALE
      bit_offset: 0
      bit_width: 8
      description: period of PT0_clk = Period of PWM_clk * (PWM_timer1_PRESCALE +
        1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_PERIOD
      bit_offset: 8
      bit_width: 16
      description: period shadow register of PWM timer1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_PERIOD_UPMETHOD
      bit_offset: 24
      bit_width: 2
      description: 'Update method for active register of PWM timer1 period, 0: immediate,
        1: TEZ, 2: sync, 3: TEZ | sync. TEZ here and below means timer equal zero
        event'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER1_CFG1
    addr: 0x18
    size_bits: 32
    description: PWM timer1 working mode and start/stop control configuration register.
    fields:
    - !Field
      name: TIMER1_START
      bit_offset: 0
      bit_width: 3
      description: 'PWM timer1 start and stop control. 0: if PWM timer1 starts, then
        stops at TEZ, 1: if timer1 starts, then stops at TEP, 2: PWM timer1 starts
        and runs on, 3: timer1 starts and stops at the next TEZ, 4: timer1 starts
        and stops at the next TEP. TEP here and below means the event that happens
        when the timer equals to period'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_MOD
      bit_offset: 3
      bit_width: 2
      description: 'PWM timer1 working mode, 0: freeze, 1: increase mode, 2: decrease
        mode, 3: up-down mode'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER1_SYNC
    addr: 0x1c
    size_bits: 32
    description: PWM timer1 sync function configuration register.
    fields:
    - !Field
      name: TIMER1_SYNCI_EN
      bit_offset: 0
      bit_width: 1
      description: When set, timer reloading with phase on sync input event is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW
      bit_offset: 1
      bit_width: 1
      description: Toggling this bit will trigger a software sync.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_SYNCO_SEL
      bit_offset: 2
      bit_width: 2
      description: 'PWM timer1 sync_out selection, 0: synci, 1: TEZ, 2: TEP, otherwise:sync
        out is software sync'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_PHASE
      bit_offset: 4
      bit_width: 17
      description: phase for timer reload on sync event
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER1_STATUS
    addr: 0x20
    size_bits: 32
    description: PWM timer1 status register.
    fields:
    - !Field
      name: TIMER1_VALUE
      bit_offset: 0
      bit_width: 16
      description: current PWM timer1 counter value
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_DIRECTION
      bit_offset: 16
      bit_width: 1
      description: 'current PWM timer1 counter direction, 0: increment 1: decrement'
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER2_CFG0
    addr: 0x24
    size_bits: 32
    description: PWM timer2 period and update method configuration register.
    reset_value: 0xff00
    fields:
    - !Field
      name: TIMER2_PRESCALE
      bit_offset: 0
      bit_width: 8
      description: period of PT0_clk = Period of PWM_clk * (PWM_timer2_PRESCALE +
        1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_PERIOD
      bit_offset: 8
      bit_width: 16
      description: period shadow register of PWM timer2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_PERIOD_UPMETHOD
      bit_offset: 24
      bit_width: 2
      description: 'Update method for active register of PWM timer2 period, 0: immediate,
        1: TEZ, 2: sync, 3: TEZ | sync. TEZ here and below means timer equal zero
        event'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER2_CFG1
    addr: 0x28
    size_bits: 32
    description: PWM timer2 working mode and start/stop control configuration register.
    fields:
    - !Field
      name: TIMER2_START
      bit_offset: 0
      bit_width: 3
      description: 'PWM timer2 start and stop control. 0: if PWM timer2 starts, then
        stops at TEZ, 1: if timer2 starts, then stops at TEP, 2: PWM timer2 starts
        and runs on, 3: timer2 starts and stops at the next TEZ, 4: timer2 starts
        and stops at the next TEP. TEP here and below means the event that happens
        when the timer equals to period'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_MOD
      bit_offset: 3
      bit_width: 2
      description: 'PWM timer2 working mode, 0: freeze, 1: increase mode, 2: decrease
        mode, 3: up-down mode'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER2_SYNC
    addr: 0x2c
    size_bits: 32
    description: PWM timer2 sync function configuration register.
    fields:
    - !Field
      name: TIMER2_SYNCI_EN
      bit_offset: 0
      bit_width: 1
      description: When set, timer reloading with phase on sync input event is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW
      bit_offset: 1
      bit_width: 1
      description: Toggling this bit will trigger a software sync.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_SYNCO_SEL
      bit_offset: 2
      bit_width: 2
      description: 'PWM timer2 sync_out selection, 0: synci, 1: TEZ, 2: TEP, otherwise:sync
        out is software sync'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_PHASE
      bit_offset: 4
      bit_width: 17
      description: phase for timer reload on sync event
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER2_STATUS
    addr: 0x30
    size_bits: 32
    description: PWM timer2 status register.
    fields:
    - !Field
      name: TIMER2_VALUE
      bit_offset: 0
      bit_width: 16
      description: current PWM timer2 counter value
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_DIRECTION
      bit_offset: 16
      bit_width: 1
      description: 'current PWM timer2 counter direction, 0: increment 1: decrement'
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER_SYNCI_CFG
    addr: 0x34
    size_bits: 32
    description: Synchronization input selection for three PWM timers.
    fields:
    - !Field
      name: TIMER0_SYNCISEL
      bit_offset: 0
      bit_width: 3
      description: 'select sync input for PWM timer0, 1: PWM timer0 sync_out, 2: PWM
        timer1 sync_out, 3: PWM timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1
        from GPIO matrix, 6: SYNC2 from GPIO matrix, other values: no sync input selected'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_SYNCISEL
      bit_offset: 3
      bit_width: 3
      description: 'select sync input for PWM timer1, 1: PWM timer0 sync_out, 2: PWM
        timer1 sync_out, 3: PWM timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1
        from GPIO matrix, 6: SYNC2 from GPIO matrix, other values: no sync input selected'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_SYNCISEL
      bit_offset: 6
      bit_width: 3
      description: 'select sync input for PWM timer2, 1: PWM timer0 sync_out, 2: PWM
        timer1 sync_out, 3: PWM timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1
        from GPIO matrix, 6: SYNC2 from GPIO matrix, other values: no sync input selected'
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXTERNAL_SYNCI0_INVERT
      bit_offset: 9
      bit_width: 1
      description: invert SYNC0 from GPIO matrix
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXTERNAL_SYNCI1_INVERT
      bit_offset: 10
      bit_width: 1
      description: invert SYNC1 from GPIO matrix
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXTERNAL_SYNCI2_INVERT
      bit_offset: 11
      bit_width: 1
      description: invert SYNC2 from GPIO matrix
      read_allowed: true
      write_allowed: true
  - !Register
    name: OPERATOR_TIMERSEL
    addr: 0x38
    size_bits: 32
    description: Select specific timer for PWM operators.
    fields:
    - !Field
      name: OPERATOR0_TIMERSEL
      bit_offset: 0
      bit_width: 2
      description: 'Select which PWM timer''s is the timing reference for PWM operator0,
        0: timer0, 1: timer1, 2: timer2'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERATOR1_TIMERSEL
      bit_offset: 2
      bit_width: 2
      description: 'Select which PWM timer''s is the timing reference for PWM operator1,
        0: timer0, 1: timer1, 2: timer2'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERATOR2_TIMERSEL
      bit_offset: 4
      bit_width: 2
      description: 'Select which PWM timer''s is the timing reference for PWM operator2,
        0: timer0, 1: timer1, 2: timer2'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMPR0_CFG
    addr: 0x3c
    size_bits: 32
    description: Transfer status and update method for time stamp registers A and
      B
    fields:
    - !Field
      name: CMPR0_A_UPMETHOD
      bit_offset: 0
      bit_width: 4
      description: 'Update method for PWM generator 0 time stamp A''s active register.
        When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when
        bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1:
        disable the update.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR0_B_UPMETHOD
      bit_offset: 4
      bit_width: 4
      description: 'Update method for PWM generator 0 time stamp B''s active register.
        When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when
        bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1:
        disable the update.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR0_A_SHDW_FULL
      bit_offset: 8
      bit_width: 1
      description: Set and reset by hardware. If set, PWM generator 0 time stamp A's
        shadow reg is filled and waiting to be transferred to A's active reg. If cleared,
        A's active reg has been updated with shadow register latest value
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR0_B_SHDW_FULL
      bit_offset: 9
      bit_width: 1
      description: Set and reset by hardware. If set, PWM generator 0 time stamp B's
        shadow reg is filled and waiting to be transferred to B's active reg. If cleared,
        B's active reg has been updated with shadow register latest value
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMPR0_VALUE0
    addr: 0x40
    size_bits: 32
    description: Shadow register for register A.
    fields:
    - !Field
      name: CMPR0_A
      bit_offset: 0
      bit_width: 16
      description: PWM generator 0 time stamp A's shadow register
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMPR0_VALUE1
    addr: 0x44
    size_bits: 32
    description: Shadow register for register B.
    fields:
    - !Field
      name: CMPR0_B
      bit_offset: 0
      bit_width: 16
      description: PWM generator 0 time stamp B's shadow register
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_CFG0
    addr: 0x48
    size_bits: 32
    description: Fault event T0 and T1 handling
    fields:
    - !Field
      name: GEN0_CFG_UPMETHOD
      bit_offset: 0
      bit_width: 4
      description: 'Update method for PWM generator 0''s active register of configuration.
        When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when
        bit1 is set to 1:'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_T0_SEL
      bit_offset: 4
      bit_width: 3
      description: 'Source selection for PWM generator 0 event_t0, take effect immediately,
        0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_T1_SEL
      bit_offset: 7
      bit_width: 3
      description: 'Source selection for PWM generator 0 event_t1, take effect immediately,
        0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_FORCE
    addr: 0x4c
    size_bits: 32
    description: Permissives to force PWM0A and PWM0B outputs by software
    reset_value: 0x20
    fields:
    - !Field
      name: GEN0_CNTUFORCE_UPMETHOD
      bit_offset: 0
      bit_width: 6
      description: 'Updating method for continuous software force of PWM generator0.
        When all bits are set to 0: immediately, when bit0 is set to 1: TEZ,,when
        bit1 is set to 1: TEP, when bit2 is set to 1: TEA, when bit3 is set to 1:
        TEB, when bit4 is set to 1: sync, when bit5 is set to 1: disable update. (TEA/B
        here and below means an event generated when the timer''s value equals to
        that of register A/B.)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_A_CNTUFORCE_MODE
      bit_offset: 6
      bit_width: 2
      description: 'Continuous software force mode for PWM0A. 0: disabled, 1: low,
        2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_CNTUFORCE_MODE
      bit_offset: 8
      bit_width: 2
      description: 'Continuous software force mode for PWM0B. 0: disabled, 1: low,
        2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_A_NCIFORCE
      bit_offset: 10
      bit_width: 1
      description: Trigger of non-continuous immediate software-force event for PWM0A,
        a toggle will trigger a force event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_A_NCIFORCE_MODE
      bit_offset: 11
      bit_width: 2
      description: 'non-continuous immediate software force mode for PWM0A, 0: disabled,
        1: low, 2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_NCIFORCE
      bit_offset: 13
      bit_width: 1
      description: Trigger of non-continuous immediate software-force event for PWM0B,
        a toggle will trigger a force event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_NCIFORCE_MODE
      bit_offset: 14
      bit_width: 2
      description: 'non-continuous immediate software force mode for PWM0B, 0: disabled,
        1: low, 2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_A
    addr: 0x50
    size_bits: 32
    description: Actions triggered by events on PWM0A
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      description: Action on PWM0A triggered by event TEZ when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      description: Action on PWM0A triggered by event TEP when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      description: Action on PWM0A triggered by event TEA when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      description: Action on PWM0A triggered by event TEB when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      description: Action on PWM0A triggered by event_t0 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      description: Action on PWM0A triggered by event_t1 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      description: Action on PWM0A triggered by event TEZ when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      description: Action on PWM0A triggered by event TEP when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      description: Action on PWM0A triggered by event TEA when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      description: Action on PWM0A triggered by event TEB when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      description: Action on PWM0A triggered by event_t0 when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      description: 'Action on PWM0A triggered by event_t1 when timer decreasing. 0:
        no change, 1: low, 2: high, 3: toggle'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_B
    addr: 0x54
    size_bits: 32
    description: Actions triggered by events on PWM0B
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      description: Action on PWM0B triggered by event TEZ when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      description: Action on PWM0B triggered by event TEP when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      description: Action on PWM0B triggered by event TEA when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      description: Action on PWM0B triggered by event TEB when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      description: Action on PWM0B triggered by event_t0 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      description: Action on PWM0B triggered by event_t1 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      description: Action on PWM0B triggered by event TEZ when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      description: Action on PWM0B triggered by event TEP when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      description: Action on PWM0B triggered by event TEA when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      description: Action on PWM0B triggered by event TEB when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      description: Action on PWM0B triggered by event_t0 when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      description: 'Action on PWM0B triggered by event_t1 when timer decreasing. 0:
        no change, 1: low, 2: high, 3: toggle'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DB0_CFG
    addr: 0x58
    size_bits: 32
    description: dead time type selection and configuration
    reset_value: 0x18000
    fields:
    - !Field
      name: DB0_FED_UPMETHOD
      bit_offset: 0
      bit_width: 4
      description: 'Update method for FED (falling edge delay) active register. 0:
        immediate, bit0: tez, bit1: tep, bit2: sync, bit3: freeze'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB0_RED_UPMETHOD
      bit_offset: 4
      bit_width: 4
      description: 'Update method for RED (rising edge delay) active register. 0:
        immediate, bit0: tez, bit1: tep, bit2: sync, bit3: freeze'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB0_DEB_MODE
      bit_offset: 8
      bit_width: 1
      description: 'S8 in documentation, dual-edge B mode, 0: fed/red take effect
        on different path separately, 1: fed/red take effect on B path, A out is in
        bypass or dulpB mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB0_A_OUTSWAP
      bit_offset: 9
      bit_width: 1
      description: S6 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB0_B_OUTSWAP
      bit_offset: 10
      bit_width: 1
      description: S7 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB0_RED_INSEL
      bit_offset: 11
      bit_width: 1
      description: S4 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB0_FED_INSEL
      bit_offset: 12
      bit_width: 1
      description: S5 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB0_RED_OUTINVERT
      bit_offset: 13
      bit_width: 1
      description: S2 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB0_FED_OUTINVERT
      bit_offset: 14
      bit_width: 1
      description: S3 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB0_A_OUTBYPASS
      bit_offset: 15
      bit_width: 1
      description: S1 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB0_B_OUTBYPASS
      bit_offset: 16
      bit_width: 1
      description: S0 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB0_CLK_SEL
      bit_offset: 17
      bit_width: 1
      description: 'Dead time generator 0 clock selection. 0: PWM_clk, 1: PT_clk'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DB0_FED_CFG
    addr: 0x5c
    size_bits: 32
    description: Shadow register for falling edge delay (FED).
    fields:
    - !Field
      name: DB0_FED
      bit_offset: 0
      bit_width: 16
      description: Shadow register for FED
      read_allowed: true
      write_allowed: true
  - !Register
    name: DB0_RED_CFG
    addr: 0x60
    size_bits: 32
    description: Shadow register for rising edge delay (RED).
    fields:
    - !Field
      name: DB0_RED
      bit_offset: 0
      bit_width: 16
      description: Shadow register for RED
      read_allowed: true
      write_allowed: true
  - !Register
    name: CHOPPER0_CFG
    addr: 0x64
    size_bits: 32
    description: Carrier enable and configuratoin
    fields:
    - !Field
      name: CHOPPER0_EN
      bit_offset: 0
      bit_width: 1
      description: When set, carrier0 function is enabled. When cleared, carrier0
        is bypassed
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER0_PRESCALE
      bit_offset: 1
      bit_width: 4
      description: PWM carrier0 clock (PC_clk) prescale value. Period of PC_clk =
        period of PWM_clk * (PWM_CARRIER0_PRESCALE + 1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER0_DUTY
      bit_offset: 5
      bit_width: 3
      description: carrier duty selection. Duty = PWM_CARRIER0_DUTY / 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER0_OSHTWTH
      bit_offset: 8
      bit_width: 4
      description: width of the fist pulse in number of periods of the carrier
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER0_OUT_INVERT
      bit_offset: 12
      bit_width: 1
      description: when set, invert the output of PWM0A and PWM0B for this submodule
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER0_IN_INVERT
      bit_offset: 13
      bit_width: 1
      description: when set, invert the input of PWM0A and PWM0B for this submodule
      read_allowed: true
      write_allowed: true
  - !Register
    name: TZ0_CFG0
    addr: 0x68
    size_bits: 32
    description: Actions on PWM0A and PWM0B trip events
    fields:
    - !Field
      name: TZ0_SW_CBC
      bit_offset: 0
      bit_width: 1
      description: 'Enable register for software force cycle-by-cycle mode action.
        0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_F2_CBC
      bit_offset: 1
      bit_width: 1
      description: 'event_f2 will trigger cycle-by-cycle mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_F1_CBC
      bit_offset: 2
      bit_width: 1
      description: 'event_f1 will trigger cycle-by-cycle mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_F0_CBC
      bit_offset: 3
      bit_width: 1
      description: 'event_f0 will trigger cycle-by-cycle mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_SW_OST
      bit_offset: 4
      bit_width: 1
      description: 'Enable register for software force one-shot mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_F2_OST
      bit_offset: 5
      bit_width: 1
      description: 'event_f2 will trigger one-shot mode action. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_F1_OST
      bit_offset: 6
      bit_width: 1
      description: 'event_f1 will trigger one-shot mode action. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_F0_OST
      bit_offset: 7
      bit_width: 1
      description: 'event_f0 will trigger one-shot mode action. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_A_CBC_D
      bit_offset: 8
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM0A when fault event occurs and
        timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_A_CBC_U
      bit_offset: 10
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM0A when fault event occurs and
        timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_A_OST_D
      bit_offset: 12
      bit_width: 2
      description: 'One-shot mode action on PWM0A when fault event occurs and timer
        is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_A_OST_U
      bit_offset: 14
      bit_width: 2
      description: 'One-shot mode action on PWM0A when fault event occurs and timer
        is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_B_CBC_D
      bit_offset: 16
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM0B when fault event occurs and
        timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_B_CBC_U
      bit_offset: 18
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM0B when fault event occurs and
        timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_B_OST_D
      bit_offset: 20
      bit_width: 2
      description: 'One-shot mode action on PWM0B when fault event occurs and timer
        is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_B_OST_U
      bit_offset: 22
      bit_width: 2
      description: 'One-shot mode action on PWM0B when fault event occurs and timer
        is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TZ0_CFG1
    addr: 0x6c
    size_bits: 32
    description: Software triggers for fault handler actions
    fields:
    - !Field
      name: TZ0_CLR_OST
      bit_offset: 0
      bit_width: 1
      description: a rising edge will clear on going one-shot mode action
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_CBCPULSE
      bit_offset: 1
      bit_width: 2
      description: 'cycle-by-cycle mode action refresh moment selection. Bit0: TEZ,
        bit1:TEP'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_FORCE_CBC
      bit_offset: 3
      bit_width: 1
      description: a toggle trigger a cycle-by-cycle mode action
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_FORCE_OST
      bit_offset: 4
      bit_width: 1
      description: a toggle (software negate its value) triggers a one-shot mode action
      read_allowed: true
      write_allowed: true
  - !Register
    name: TZ0_STATUS
    addr: 0x70
    size_bits: 32
    description: Status of fault events.
    fields:
    - !Field
      name: TZ0_CBC_ON
      bit_offset: 0
      bit_width: 1
      description: Set and reset by hardware. If set, a cycle-by-cycle mode action
        is on going
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ0_OST_ON
      bit_offset: 1
      bit_width: 1
      description: Set and reset by hardware. If set, an one-shot mode action is on
        going
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMPR1_CFG
    addr: 0x74
    size_bits: 32
    description: Transfer status and update method for time stamp registers A and
      B
    fields:
    - !Field
      name: CMPR1_A_UPMETHOD
      bit_offset: 0
      bit_width: 4
      description: 'Update method for PWM generator 1 time stamp A''s active register.
        When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when
        bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1:
        disable the update.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR1_B_UPMETHOD
      bit_offset: 4
      bit_width: 4
      description: 'Update method for PWM generator 1 time stamp B''s active register.
        When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when
        bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1:
        disable the update.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR1_A_SHDW_FULL
      bit_offset: 8
      bit_width: 1
      description: Set and reset by hardware. If set, PWM generator 1 time stamp A's
        shadow reg is filled and waiting to be transferred to A's active reg. If cleared,
        A's active reg has been updated with shadow register latest value
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR1_B_SHDW_FULL
      bit_offset: 9
      bit_width: 1
      description: Set and reset by hardware. If set, PWM generator 1 time stamp B's
        shadow reg is filled and waiting to be transferred to B's active reg. If cleared,
        B's active reg has been updated with shadow register latest value
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMPR1_VALUE0
    addr: 0x78
    size_bits: 32
    description: Shadow register for register A.
    fields:
    - !Field
      name: CMPR1_A
      bit_offset: 0
      bit_width: 16
      description: PWM generator 1 time stamp A's shadow register
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMPR1_VALUE1
    addr: 0x7c
    size_bits: 32
    description: Shadow register for register B.
    fields:
    - !Field
      name: CMPR1_B
      bit_offset: 0
      bit_width: 16
      description: PWM generator 1 time stamp B's shadow register
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_CFG0
    addr: 0x80
    size_bits: 32
    description: Fault event T0 and T1 handling
    fields:
    - !Field
      name: GEN1_CFG_UPMETHOD
      bit_offset: 0
      bit_width: 4
      description: 'Update method for PWM generator 1''s active register of configuration.
        When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when
        bit1 is set to 1:'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_T0_SEL
      bit_offset: 4
      bit_width: 3
      description: 'Source selection for PWM generator 1 event_t0, take effect immediately,
        0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_T1_SEL
      bit_offset: 7
      bit_width: 3
      description: 'Source selection for PWM generator 1 event_t1, take effect immediately,
        0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_FORCE
    addr: 0x84
    size_bits: 32
    description: Permissives to force PWM1A and PWM1B outputs by software
    reset_value: 0x20
    fields:
    - !Field
      name: GEN1_CNTUFORCE_UPMETHOD
      bit_offset: 0
      bit_width: 6
      description: 'Updating method for continuous software force of PWM generator
        1. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ,,when
        bit1 is set to 1: TEP, when bit2 is set to 1: TEA, when bit3 is set to 1:
        TEB, when bit4 is set to 1: sync, when bit5 is set to 1: disable update. (TEA/B
        here and below means an event generated when the timer''s value equals to
        that of register A/B.)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_A_CNTUFORCE_MODE
      bit_offset: 6
      bit_width: 2
      description: 'Continuous software force mode for PWM1A. 0: disabled, 1: low,
        2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_CNTUFORCE_MODE
      bit_offset: 8
      bit_width: 2
      description: 'Continuous software force mode for PWM1B. 0: disabled, 1: low,
        2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_A_NCIFORCE
      bit_offset: 10
      bit_width: 1
      description: Trigger of non-continuous immediate software-force event for PWM1A,
        a toggle will trigger a force event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_A_NCIFORCE_MODE
      bit_offset: 11
      bit_width: 2
      description: 'non-continuous immediate software force mode for PWM1A, 0: disabled,
        1: low, 2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_NCIFORCE
      bit_offset: 13
      bit_width: 1
      description: Trigger of non-continuous immediate software-force event for PWM1B,
        a toggle will trigger a force event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_NCIFORCE_MODE
      bit_offset: 14
      bit_width: 2
      description: 'non-continuous immediate software force mode for PWM1B, 0: disabled,
        1: low, 2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_A
    addr: 0x88
    size_bits: 32
    description: Actions triggered by events on PWM1A
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      description: Action on PWM1A triggered by event TEZ when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      description: Action on PWM1A triggered by event TEP when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      description: Action on PWM1A triggered by event TEA when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      description: Action on PWM1A triggered by event TEB when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      description: Action on PWM1A triggered by event_t0 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      description: Action on PWM1A triggered by event_t1 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      description: Action on PWM1A triggered by event TEZ when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      description: Action on PWM1A triggered by event TEP when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      description: Action on PWM1A triggered by event TEA when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      description: Action on PWM1A triggered by event TEB when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      description: Action on PWM1A triggered by event_t0 when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      description: 'Action on PWM1A triggered by event_t1 when timer decreasing. 0:
        no change, 1: low, 2: high, 3: toggle'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_B
    addr: 0x8c
    size_bits: 32
    description: Actions triggered by events on PWM1B
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      description: Action on PWM1B triggered by event TEZ when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      description: Action on PWM1B triggered by event TEP when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      description: Action on PWM1B triggered by event TEA when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      description: Action on PWM1B triggered by event TEB when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      description: Action on PWM1B triggered by event_t0 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      description: Action on PWM1B triggered by event_t1 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      description: Action on PWM1B triggered by event TEZ when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      description: Action on PWM1B triggered by event TEP when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      description: Action on PWM1B triggered by event TEA when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      description: Action on PWM1B triggered by event TEB when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      description: Action on PWM1B triggered by event_t0 when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      description: 'Action on PWM1B triggered by event_t1 when timer decreasing. 0:
        no change, 1: low, 2: high, 3: toggle'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DB1_CFG
    addr: 0x90
    size_bits: 32
    description: dead time type selection and configuration
    reset_value: 0x18000
    fields:
    - !Field
      name: DB1_FED_UPMETHOD
      bit_offset: 0
      bit_width: 4
      description: 'Update method for FED (falling edge delay) active register. 0:
        immediate, bit0: tez, bit1: tep, bit2: sync, bit3: freeze'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB1_RED_UPMETHOD
      bit_offset: 4
      bit_width: 4
      description: 'Update method for RED (rising edge delay) active register. 0:
        immediate, bit0: tez, bit1: tep, bit2: sync, bit3: freeze'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB1_DEB_MODE
      bit_offset: 8
      bit_width: 1
      description: 'S8 in documentation, dual-edge B mode, 0: fed/red take effect
        on different path separately, 1: fed/red take effect on B path, A out is in
        bypass or dulpB mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB1_A_OUTSWAP
      bit_offset: 9
      bit_width: 1
      description: S6 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB1_B_OUTSWAP
      bit_offset: 10
      bit_width: 1
      description: S7 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB1_RED_INSEL
      bit_offset: 11
      bit_width: 1
      description: S4 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB1_FED_INSEL
      bit_offset: 12
      bit_width: 1
      description: S5 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB1_RED_OUTINVERT
      bit_offset: 13
      bit_width: 1
      description: S2 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB1_FED_OUTINVERT
      bit_offset: 14
      bit_width: 1
      description: S3 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB1_A_OUTBYPASS
      bit_offset: 15
      bit_width: 1
      description: S1 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB1_B_OUTBYPASS
      bit_offset: 16
      bit_width: 1
      description: S0 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB1_CLK_SEL
      bit_offset: 17
      bit_width: 1
      description: 'Dead time generator 1 clock selection. 0: PWM_clk, 1: PT_clk'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DB1_FED_CFG
    addr: 0x94
    size_bits: 32
    description: Shadow register for falling edge delay (FED).
    fields:
    - !Field
      name: DB1_FED
      bit_offset: 0
      bit_width: 16
      description: Shadow register for FED
      read_allowed: true
      write_allowed: true
  - !Register
    name: DB1_RED_CFG
    addr: 0x98
    size_bits: 32
    description: Shadow register for rising edge delay (RED).
    fields:
    - !Field
      name: DB1_RED
      bit_offset: 0
      bit_width: 16
      description: Shadow register for RED
      read_allowed: true
      write_allowed: true
  - !Register
    name: CHOPPER1_CFG
    addr: 0x9c
    size_bits: 32
    description: Carrier enable and configuratoin
    fields:
    - !Field
      name: CHOPPER1_EN
      bit_offset: 0
      bit_width: 1
      description: When set, carrier0 function is enabled. When cleared, carrier0
        is bypassed
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER1_PRESCALE
      bit_offset: 1
      bit_width: 4
      description: PWM carrier0 clock (PC_clk) prescale value. Period of PC_clk =
        period of PWM_clk * (PWM_CARRIER0_PRESCALE + 1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER1_DUTY
      bit_offset: 5
      bit_width: 3
      description: carrier duty selection. Duty = PWM_CARRIER0_DUTY / 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER1_OSHTWTH
      bit_offset: 8
      bit_width: 4
      description: width of the fist pulse in number of periods of the carrier
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER1_OUT_INVERT
      bit_offset: 12
      bit_width: 1
      description: when set, invert the output of PWM1A and PWM1B for this submodule
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER1_IN_INVERT
      bit_offset: 13
      bit_width: 1
      description: when set, invert the input of PWM1A and PWM1B for this submodule
      read_allowed: true
      write_allowed: true
  - !Register
    name: TZ1_CFG0
    addr: 0xa0
    size_bits: 32
    description: Actions on PWM1A and PWM1B trip events
    fields:
    - !Field
      name: TZ1_SW_CBC
      bit_offset: 0
      bit_width: 1
      description: 'Enable register for software force cycle-by-cycle mode action.
        0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_F2_CBC
      bit_offset: 1
      bit_width: 1
      description: 'event_f2 will trigger cycle-by-cycle mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_F1_CBC
      bit_offset: 2
      bit_width: 1
      description: 'event_f1 will trigger cycle-by-cycle mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_F0_CBC
      bit_offset: 3
      bit_width: 1
      description: 'event_f0 will trigger cycle-by-cycle mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_SW_OST
      bit_offset: 4
      bit_width: 1
      description: 'Enable register for software force one-shot mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_F2_OST
      bit_offset: 5
      bit_width: 1
      description: 'event_f2 will trigger one-shot mode action. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_F1_OST
      bit_offset: 6
      bit_width: 1
      description: 'event_f1 will trigger one-shot mode action. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_F0_OST
      bit_offset: 7
      bit_width: 1
      description: 'event_f0 will trigger one-shot mode action. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_A_CBC_D
      bit_offset: 8
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM1A when fault event occurs and
        timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_A_CBC_U
      bit_offset: 10
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM1A when fault event occurs and
        timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_A_OST_D
      bit_offset: 12
      bit_width: 2
      description: 'One-shot mode action on PWM1A when fault event occurs and timer
        is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_A_OST_U
      bit_offset: 14
      bit_width: 2
      description: 'One-shot mode action on PWM1A when fault event occurs and timer
        is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_B_CBC_D
      bit_offset: 16
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM1B when fault event occurs and
        timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_B_CBC_U
      bit_offset: 18
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM1B when fault event occurs and
        timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_B_OST_D
      bit_offset: 20
      bit_width: 2
      description: 'One-shot mode action on PWM1B when fault event occurs and timer
        is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_B_OST_U
      bit_offset: 22
      bit_width: 2
      description: 'One-shot mode action on PWM1B when fault event occurs and timer
        is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TZ1_CFG1
    addr: 0xa4
    size_bits: 32
    description: Software triggers for fault handler actions
    fields:
    - !Field
      name: TZ1_CLR_OST
      bit_offset: 0
      bit_width: 1
      description: a rising edge will clear on going one-shot mode action
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_CBCPULSE
      bit_offset: 1
      bit_width: 2
      description: 'cycle-by-cycle mode action refresh moment selection. Bit0: TEZ,
        bit1:TEP'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_FORCE_CBC
      bit_offset: 3
      bit_width: 1
      description: a toggle trigger a cycle-by-cycle mode action
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_FORCE_OST
      bit_offset: 4
      bit_width: 1
      description: a toggle (software negate its value) triggers a one-shot mode action
      read_allowed: true
      write_allowed: true
  - !Register
    name: TZ1_STATUS
    addr: 0xa8
    size_bits: 32
    description: Status of fault events.
    fields:
    - !Field
      name: TZ1_CBC_ON
      bit_offset: 0
      bit_width: 1
      description: Set and reset by hardware. If set, a cycle-by-cycle mode action
        is on going
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ1_OST_ON
      bit_offset: 1
      bit_width: 1
      description: Set and reset by hardware. If set, an one-shot mode action is on
        going
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMPR2_CFG
    addr: 0xac
    size_bits: 32
    description: Transfer status and update method for time stamp registers A and
      B
    fields:
    - !Field
      name: CMPR2_A_UPMETHOD
      bit_offset: 0
      bit_width: 4
      description: 'Update method for PWM generator 2 time stamp A''s active register.
        When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when
        bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1:
        disable the update.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR2_B_UPMETHOD
      bit_offset: 4
      bit_width: 4
      description: 'Update method for PWM generator 2 time stamp B''s active register.
        When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when
        bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1:
        disable the update.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR2_A_SHDW_FULL
      bit_offset: 8
      bit_width: 1
      description: Set and reset by hardware. If set, PWM generator 2 time stamp A's
        shadow reg is filled and waiting to be transferred to A's active reg. If cleared,
        A's active reg has been updated with shadow register latest value
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR2_B_SHDW_FULL
      bit_offset: 9
      bit_width: 1
      description: Set and reset by hardware. If set, PWM generator 2 time stamp B's
        shadow reg is filled and waiting to be transferred to B's active reg. If cleared,
        B's active reg has been updated with shadow register latest value
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMPR2_VALUE0
    addr: 0xb0
    size_bits: 32
    description: Shadow register for register A.
    fields:
    - !Field
      name: CMPR2_A
      bit_offset: 0
      bit_width: 16
      description: PWM generator 2 time stamp A's shadow register
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMPR2_VALUE1
    addr: 0xb4
    size_bits: 32
    description: Shadow register for register B.
    fields:
    - !Field
      name: CMPR2_B
      bit_offset: 0
      bit_width: 16
      description: PWM generator 2 time stamp B's shadow register
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_CFG0
    addr: 0xb8
    size_bits: 32
    description: Fault event T0 and T1 handling
    fields:
    - !Field
      name: GEN2_CFG_UPMETHOD
      bit_offset: 0
      bit_width: 4
      description: 'Update method for PWM generator 2''s active register of configuration.
        When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when
        bit1 is set to 1:'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_T0_SEL
      bit_offset: 4
      bit_width: 3
      description: 'Source selection for PWM generator 2 event_t0, take effect immediately,
        0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_T1_SEL
      bit_offset: 7
      bit_width: 3
      description: 'Source selection for PWM generator 2 event_t1, take effect immediately,
        0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_FORCE
    addr: 0xbc
    size_bits: 32
    description: Permissives to force PWM2A and PWM2B outputs by software
    reset_value: 0x20
    fields:
    - !Field
      name: GEN2_CNTUFORCE_UPMETHOD
      bit_offset: 0
      bit_width: 6
      description: 'Updating method for continuous software force of PWM generator
        2. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ,,when
        bit1 is set to 1: TEP, when bit2 is set to 1: TEA, when bit3 is set to 1:
        TEB, when bit4 is set to 1: sync, when bit5 is set to 1: disable update. (TEA/B
        here and below means an event generated when the timer''s value equals to
        that of register A/B.)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_A_CNTUFORCE_MODE
      bit_offset: 6
      bit_width: 2
      description: 'Continuous software force mode for PWM2A. 0: disabled, 1: low,
        2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_CNTUFORCE_MODE
      bit_offset: 8
      bit_width: 2
      description: 'Continuous software force mode for PWM2B. 0: disabled, 1: low,
        2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_A_NCIFORCE
      bit_offset: 10
      bit_width: 1
      description: Trigger of non-continuous immediate software-force event for PWM2A,
        a toggle will trigger a force event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_A_NCIFORCE_MODE
      bit_offset: 11
      bit_width: 2
      description: 'non-continuous immediate software force mode for PWM2A, 0: disabled,
        1: low, 2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_NCIFORCE
      bit_offset: 13
      bit_width: 1
      description: Trigger of non-continuous immediate software-force event for PWM2B,
        a toggle will trigger a force event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_NCIFORCE_MODE
      bit_offset: 14
      bit_width: 2
      description: 'non-continuous immediate software force mode for PWM2B, 0: disabled,
        1: low, 2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_A
    addr: 0xc0
    size_bits: 32
    description: Actions triggered by events on PWM2A
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      description: Action on PWM2A triggered by event TEZ when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      description: Action on PWM2A triggered by event TEP when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      description: Action on PWM2A triggered by event TEA when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      description: Action on PWM2A triggered by event TEB when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      description: Action on PWM2A triggered by event_t0 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      description: Action on PWM2A triggered by event_t1 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      description: Action on PWM2A triggered by event TEZ when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      description: Action on PWM2A triggered by event TEP when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      description: Action on PWM2A triggered by event TEA when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      description: Action on PWM2A triggered by event TEB when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      description: Action on PWM2A triggered by event_t0 when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      description: 'Action on PWM2A triggered by event_t1 when timer decreasing. 0:
        no change, 1: low, 2: high, 3: toggle'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_B
    addr: 0xc4
    size_bits: 32
    description: Actions triggered by events on PWM2B
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      description: Action on PWM2B triggered by event TEZ when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      description: Action on PWM2B triggered by event TEP when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      description: Action on PWM2B triggered by event TEA when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      description: Action on PWM2B triggered by event TEB when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      description: Action on PWM2B triggered by event_t0 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      description: Action on PWM2B triggered by event_t1 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      description: Action on PWM2B triggered by event TEZ when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      description: Action on PWM2B triggered by event TEP when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      description: Action on PWM2B triggered by event TEA when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      description: Action on PWM2B triggered by event TEB when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      description: Action on PWM2B triggered by event_t0 when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      description: 'Action on PWM2B triggered by event_t1 when timer decreasing. 0:
        no change, 1: low, 2: high, 3: toggle'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DB2_CFG
    addr: 0xc8
    size_bits: 32
    description: dead time type selection and configuration
    reset_value: 0x18000
    fields:
    - !Field
      name: DB2_FED_UPMETHOD
      bit_offset: 0
      bit_width: 4
      description: 'Update method for FED (falling edge delay) active register. 0:
        immediate, bit0: tez, bit1: tep, bit2: sync, bit3: freeze'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB2_RED_UPMETHOD
      bit_offset: 4
      bit_width: 4
      description: 'Update method for RED (rising edge delay) active register. 0:
        immediate, bit0: tez, bit1: tep, bit2: sync, bit3: freeze'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB2_DEB_MODE
      bit_offset: 8
      bit_width: 1
      description: 'S8 in documentation, dual-edge B mode, 0: fed/red take effect
        on different path separately, 1: fed/red take effect on B path, A out is in
        bypass or dulpB mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB2_A_OUTSWAP
      bit_offset: 9
      bit_width: 1
      description: S6 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB2_B_OUTSWAP
      bit_offset: 10
      bit_width: 1
      description: S7 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB2_RED_INSEL
      bit_offset: 11
      bit_width: 1
      description: S4 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB2_FED_INSEL
      bit_offset: 12
      bit_width: 1
      description: S5 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB2_RED_OUTINVERT
      bit_offset: 13
      bit_width: 1
      description: S2 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB2_FED_OUTINVERT
      bit_offset: 14
      bit_width: 1
      description: S3 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB2_A_OUTBYPASS
      bit_offset: 15
      bit_width: 1
      description: S1 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB2_B_OUTBYPASS
      bit_offset: 16
      bit_width: 1
      description: S0 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB2_CLK_SEL
      bit_offset: 17
      bit_width: 1
      description: 'Dead time generator 2 clock selection. 0: PWM_clk, 1: PT_clk'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DB2_FED_CFG
    addr: 0xcc
    size_bits: 32
    description: Shadow register for falling edge delay (FED).
    fields:
    - !Field
      name: DB2_FED
      bit_offset: 0
      bit_width: 16
      description: Shadow register for FED
      read_allowed: true
      write_allowed: true
  - !Register
    name: DB2_RED_CFG
    addr: 0xd0
    size_bits: 32
    description: Shadow register for rising edge delay (RED).
    fields:
    - !Field
      name: DB2_RED
      bit_offset: 0
      bit_width: 16
      description: Shadow register for RED
      read_allowed: true
      write_allowed: true
  - !Register
    name: CHOPPER2_CFG
    addr: 0xd4
    size_bits: 32
    description: Carrier enable and configuratoin
    fields:
    - !Field
      name: CHOPPER2_EN
      bit_offset: 0
      bit_width: 1
      description: When set, carrier0 function is enabled. When cleared, carrier0
        is bypassed
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER2_PRESCALE
      bit_offset: 1
      bit_width: 4
      description: PWM carrier0 clock (PC_clk) prescale value. Period of PC_clk =
        period of PWM_clk * (PWM_CARRIER0_PRESCALE + 1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER2_DUTY
      bit_offset: 5
      bit_width: 3
      description: carrier duty selection. Duty = PWM_CARRIER0_DUTY / 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER2_OSHTWTH
      bit_offset: 8
      bit_width: 4
      description: width of the fist pulse in number of periods of the carrier
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER2_OUT_INVERT
      bit_offset: 12
      bit_width: 1
      description: when set, invert the output of PWM2A and PWM2B for this submodule
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER2_IN_INVERT
      bit_offset: 13
      bit_width: 1
      description: when set, invert the input of PWM2A and PWM2B for this submodule
      read_allowed: true
      write_allowed: true
  - !Register
    name: TZ2_CFG0
    addr: 0xd8
    size_bits: 32
    description: Actions on PWM2A and PWM2B trip events
    fields:
    - !Field
      name: TZ2_SW_CBC
      bit_offset: 0
      bit_width: 1
      description: 'Enable register for software force cycle-by-cycle mode action.
        0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_F2_CBC
      bit_offset: 1
      bit_width: 1
      description: 'event_f2 will trigger cycle-by-cycle mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_F1_CBC
      bit_offset: 2
      bit_width: 1
      description: 'event_f1 will trigger cycle-by-cycle mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_F0_CBC
      bit_offset: 3
      bit_width: 1
      description: 'event_f0 will trigger cycle-by-cycle mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_SW_OST
      bit_offset: 4
      bit_width: 1
      description: 'Enable register for software force one-shot mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_F2_OST
      bit_offset: 5
      bit_width: 1
      description: 'event_f2 will trigger one-shot mode action. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_F1_OST
      bit_offset: 6
      bit_width: 1
      description: 'event_f1 will trigger one-shot mode action. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_F0_OST
      bit_offset: 7
      bit_width: 1
      description: 'event_f0 will trigger one-shot mode action. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_A_CBC_D
      bit_offset: 8
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM2A when fault event occurs and
        timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_A_CBC_U
      bit_offset: 10
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM2A when fault event occurs and
        timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_A_OST_D
      bit_offset: 12
      bit_width: 2
      description: 'One-shot mode action on PWM2A when fault event occurs and timer
        is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_A_OST_U
      bit_offset: 14
      bit_width: 2
      description: 'One-shot mode action on PWM2A when fault event occurs and timer
        is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_B_CBC_D
      bit_offset: 16
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM2B when fault event occurs and
        timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_B_CBC_U
      bit_offset: 18
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM2B when fault event occurs and
        timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_B_OST_D
      bit_offset: 20
      bit_width: 2
      description: 'One-shot mode action on PWM2B when fault event occurs and timer
        is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_B_OST_U
      bit_offset: 22
      bit_width: 2
      description: 'One-shot mode action on PWM2B when fault event occurs and timer
        is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TZ2_CFG1
    addr: 0xdc
    size_bits: 32
    description: Software triggers for fault handler actions
    fields:
    - !Field
      name: TZ2_CLR_OST
      bit_offset: 0
      bit_width: 1
      description: a rising edge will clear on going one-shot mode action
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_CBCPULSE
      bit_offset: 1
      bit_width: 2
      description: 'cycle-by-cycle mode action refresh moment selection. Bit0: TEZ,
        bit1:TEP'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_FORCE_CBC
      bit_offset: 3
      bit_width: 1
      description: a toggle trigger a cycle-by-cycle mode action
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_FORCE_OST
      bit_offset: 4
      bit_width: 1
      description: a toggle (software negate its value) triggers a one-shot mode action
      read_allowed: true
      write_allowed: true
  - !Register
    name: TZ2_STATUS
    addr: 0xe0
    size_bits: 32
    description: Status of fault events.
    fields:
    - !Field
      name: TZ2_CBC_ON
      bit_offset: 0
      bit_width: 1
      description: Set and reset by hardware. If set, a cycle-by-cycle mode action
        is on going
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ2_OST_ON
      bit_offset: 1
      bit_width: 1
      description: Set and reset by hardware. If set, an one-shot mode action is on
        going
      read_allowed: true
      write_allowed: false
  - !Register
    name: FAULT_DETECT
    addr: 0xe4
    size_bits: 32
    description: Fault detection configuration and status
    fields:
    - !Field
      name: F0_EN
      bit_offset: 0
      bit_width: 1
      description: When set, event_f0 generation is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: F1_EN
      bit_offset: 1
      bit_width: 1
      description: When set, event_f1 generation is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: F2_EN
      bit_offset: 2
      bit_width: 1
      description: When set, event_f2 generation is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: F0_POLE
      bit_offset: 3
      bit_width: 1
      description: 'Set event_f0 trigger polarity on FAULT2 source from GPIO matrix.
        0: level low, 1: level high'
      read_allowed: true
      write_allowed: true
    - !Field
      name: F1_POLE
      bit_offset: 4
      bit_width: 1
      description: 'Set event_f1 trigger polarity on FAULT2 source from GPIO matrix.
        0: level low, 1: level high'
      read_allowed: true
      write_allowed: true
    - !Field
      name: F2_POLE
      bit_offset: 5
      bit_width: 1
      description: 'Set event_f2 trigger polarity on FAULT2 source from GPIO matrix.
        0: level low, 1: level high'
      read_allowed: true
      write_allowed: true
    - !Field
      name: EVENT_F0
      bit_offset: 6
      bit_width: 1
      description: Set and reset by hardware. If set, event_f0 is on going
      read_allowed: true
      write_allowed: false
    - !Field
      name: EVENT_F1
      bit_offset: 7
      bit_width: 1
      description: Set and reset by hardware. If set, event_f1 is on going
      read_allowed: true
      write_allowed: false
    - !Field
      name: EVENT_F2
      bit_offset: 8
      bit_width: 1
      description: Set and reset by hardware. If set, event_f2 is on going
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_TIMER_CFG
    addr: 0xe8
    size_bits: 32
    description: Configure capture timer
    fields:
    - !Field
      name: CAP_TIMER_EN
      bit_offset: 0
      bit_width: 1
      description: When set, capture timer incrementing under APB_clk is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP_SYNCI_EN
      bit_offset: 1
      bit_width: 1
      description: When set, capture timer sync is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP_SYNCI_SEL
      bit_offset: 2
      bit_width: 3
      description: 'capture module sync input selection. 0: none, 1: timer0 sync_out,
        2: timer1 sync_out, 3: timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1
        from GPIO matrix, 6: SYNC2 from GPIO matrix'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP_SYNC_SW
      bit_offset: 5
      bit_width: 1
      description: Write 1 will force a capture timer sync, capture timer is loaded
        with value in phase register.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_TIMER_PHASE
    addr: 0xec
    size_bits: 32
    description: Phase for capture timer sync
    fields:
    - !Field
      name: CAP_PHASE
      bit_offset: 0
      bit_width: 32
      description: Phase value for capture timer sync operation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CAP_CH0_CFG
    addr: 0xf0
    size_bits: 32
    description: Capture channel 0 configuration and enable
    fields:
    - !Field
      name: CAP0_EN
      bit_offset: 0
      bit_width: 1
      description: When set, capture on channel 0 is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_MODE
      bit_offset: 1
      bit_width: 2
      description: 'Edge of capture on channel 0 after prescaling. When bit0 is set
        to 1: enable capture on the negative edge, When bit1 is set to 1: enable capture
        on the positive edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_PRESCALE
      bit_offset: 3
      bit_width: 8
      description: Value of prescaling on possitive edge of CAP0. Prescale value =
        PWM_CAP0_PRESCALE + 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_IN_INVERT
      bit_offset: 11
      bit_width: 1
      description: when set, CAP0 form GPIO matrix is inverted before prescale
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_SW
      bit_offset: 12
      bit_width: 1
      description: Write 1 will trigger a software forced capture on channel 0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_CH1_CFG
    addr: 0xf4
    size_bits: 32
    description: Capture channel 1 configuration and enable
    fields:
    - !Field
      name: CAP1_EN
      bit_offset: 0
      bit_width: 1
      description: When set, capture on channel 2 is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_MODE
      bit_offset: 1
      bit_width: 2
      description: 'Edge of capture on channel 1 after prescaling. When bit0 is set
        to 1: enable capture on the negative edge, When bit1 is set to 1: enable capture
        on the positive edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_PRESCALE
      bit_offset: 3
      bit_width: 8
      description: Value of prescaling on possitive edge of CAP1. Prescale value =
        PWM_CAP1_PRESCALE + 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_IN_INVERT
      bit_offset: 11
      bit_width: 1
      description: when set, CAP1 form GPIO matrix is inverted before prescale
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_SW
      bit_offset: 12
      bit_width: 1
      description: Write 1 will trigger a software forced capture on channel 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_CH2_CFG
    addr: 0xf8
    size_bits: 32
    description: Capture channel 2 configuration and enable
    fields:
    - !Field
      name: CAP2_EN
      bit_offset: 0
      bit_width: 1
      description: When set, capture on channel 2 is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_MODE
      bit_offset: 1
      bit_width: 2
      description: 'Edge of capture on channel 2 after prescaling. When bit0 is set
        to 1: enable capture on the negative edge, When bit1 is set to 1: enable capture
        on the positive edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_PRESCALE
      bit_offset: 3
      bit_width: 8
      description: Value of prescaling on possitive edge of CAP2. Prescale value =
        PWM_CAP2_PRESCALE + 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_IN_INVERT
      bit_offset: 11
      bit_width: 1
      description: when set, CAP2 form GPIO matrix is inverted before prescale
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_SW
      bit_offset: 12
      bit_width: 1
      description: Write 1 will trigger a software forced capture on channel 2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_CH0
    addr: 0xfc
    size_bits: 32
    description: Value of last capture on channel 0
    fields:
    - !Field
      name: CAP0_VALUE
      bit_offset: 0
      bit_width: 32
      description: Value of last capture on channel 0
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_CH1
    addr: 0x100
    size_bits: 32
    description: Value of last capture on channel 1
    fields:
    - !Field
      name: CAP1_VALUE
      bit_offset: 0
      bit_width: 32
      description: Value of last capture on channel 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_CH2
    addr: 0x104
    size_bits: 32
    description: Value of last capture on channel 2
    fields:
    - !Field
      name: CAP2_VALUE
      bit_offset: 0
      bit_width: 32
      description: Value of last capture on channel 2
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_STATUS
    addr: 0x108
    size_bits: 32
    description: Edge of last capture trigger
    fields:
    - !Field
      name: CAP0_EDGE
      bit_offset: 0
      bit_width: 1
      description: 'Edge of last capture trigger on channel 0, 0: posedge, 1: negedge'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP1_EDGE
      bit_offset: 1
      bit_width: 1
      description: 'Edge of last capture trigger on channel 1, 0: posedge, 1: negedge'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP2_EDGE
      bit_offset: 2
      bit_width: 1
      description: 'Edge of last capture trigger on channel 2, 0: posedge, 1: negedge'
      read_allowed: true
      write_allowed: false
  - !Register
    name: UPDATE_CFG
    addr: 0x10c
    size_bits: 32
    description: Enable update.
    reset_value: 0x55
    fields:
    - !Field
      name: GLOBAL_UP_EN
      bit_offset: 0
      bit_width: 1
      description: The global enable of update of all active registers in MCPWM module
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLOBAL_FORCE_UP
      bit_offset: 1
      bit_width: 1
      description: a toggle (software invert its value) will trigger a forced update
        of all active registers in MCPWM module
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP0_UP_EN
      bit_offset: 2
      bit_width: 1
      description: When set and PWM_GLOBAL_UP_EN is set, update of active registers
        in PWM operator 0 are enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP0_FORCE_UP
      bit_offset: 3
      bit_width: 1
      description: a toggle (software invert its value) will trigger a forced update
        of active registers in PWM operator 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP1_UP_EN
      bit_offset: 4
      bit_width: 1
      description: When set and PWM_GLOBAL_UP_EN is set, update of active registers
        in PWM operator 1 are enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP1_FORCE_UP
      bit_offset: 5
      bit_width: 1
      description: a toggle (software invert its value) will trigger a forced update
        of active registers in PWM operator 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP2_UP_EN
      bit_offset: 6
      bit_width: 1
      description: When set and PWM_GLOBAL_UP_EN is set, update of active registers
        in PWM operator 2 are enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP2_FORCE_UP
      bit_offset: 7
      bit_width: 1
      description: a toggle (software invert its value) will trigger a forced update
        of active registers in PWM operator 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0x110
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: TIMER0_STOP_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The enable bit for the interrupt triggered when the timer 0 stops.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_STOP_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The enable bit for the interrupt triggered when the timer 1 stops.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_STOP_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The enable bit for the interrupt triggered when the timer 2 stops.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_TEZ_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM timer 0 TEZ
        event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_TEZ_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM timer 1 TEZ
        event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_TEZ_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM timer 2 TEZ
        event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_TEP_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM timer 0 TEP
        event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_TEP_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM timer 1 TEP
        event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_TEP_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM timer 2 TEP
        event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT0_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The enable bit for the interrupt triggered when event_f0 starts.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT1_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The enable bit for the interrupt triggered when event_f1 starts.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT2_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The enable bit for the interrupt triggered when event_f2 starts.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT0_CLR_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The enable bit for the interrupt triggered when event_f0 ends.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT1_CLR_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: The enable bit for the interrupt triggered when event_f1 ends.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT2_CLR_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: The enable bit for the interrupt triggered when event_f2 ends.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR0_TEA_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM operator 0
        TEA event
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR1_TEA_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM operator 1
        TEA event
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR2_TEA_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM operator 2
        TEA event
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR0_TEB_INT_ENA
      bit_offset: 18
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM operator 0
        TEB event
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR1_TEB_INT_ENA
      bit_offset: 19
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM operator 1
        TEB event
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR2_TEB_INT_ENA
      bit_offset: 20
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM operator 2
        TEB event
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_CBC_INT_ENA
      bit_offset: 21
      bit_width: 1
      description: The enable bit for the interrupt triggered by a cycle-by-cycle
        mode action on PWM0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_CBC_INT_ENA
      bit_offset: 22
      bit_width: 1
      description: The enable bit for the interrupt triggered by a cycle-by-cycle
        mode action on PWM1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_CBC_INT_ENA
      bit_offset: 23
      bit_width: 1
      description: The enable bit for the interrupt triggered by a cycle-by-cycle
        mode action on PWM2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_OST_INT_ENA
      bit_offset: 24
      bit_width: 1
      description: The enable bit for the interrupt triggered by a one-shot mode action
        on PWM0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_OST_INT_ENA
      bit_offset: 25
      bit_width: 1
      description: The enable bit for the interrupt triggered by a one-shot mode action
        on PWM1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_OST_INT_ENA
      bit_offset: 26
      bit_width: 1
      description: The enable bit for the interrupt triggered by a one-shot mode action
        on PWM2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_INT_ENA
      bit_offset: 27
      bit_width: 1
      description: The enable bit for the interrupt triggered by capture on channel
        0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_INT_ENA
      bit_offset: 28
      bit_width: 1
      description: The enable bit for the interrupt triggered by capture on channel
        1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_INT_ENA
      bit_offset: 29
      bit_width: 1
      description: The enable bit for the interrupt triggered by capture on channel
        2.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x114
    size_bits: 32
    description: Raw interrupt status
    fields:
    - !Field
      name: TIMER0_STOP_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw status bit for the interrupt triggered when the timer 0
        stops.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_STOP_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw status bit for the interrupt triggered when the timer 1
        stops.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_STOP_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw status bit for the interrupt triggered when the timer 2
        stops.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEZ_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM timer 0
        TEZ event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEZ_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM timer 1
        TEZ event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEZ_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM timer 2
        TEZ event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEP_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM timer 0
        TEP event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEP_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM timer 1
        TEP event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEP_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM timer 2
        TEP event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: The raw status bit for the interrupt triggered when event_f0 starts.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: The raw status bit for the interrupt triggered when event_f1 starts.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: The raw status bit for the interrupt triggered when event_f2 starts.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_CLR_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: The raw status bit for the interrupt triggered when event_f0 ends.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_CLR_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: The raw status bit for the interrupt triggered when event_f1 ends.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_CLR_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: The raw status bit for the interrupt triggered when event_f2 ends.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR0_TEA_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM operator
        0 TEA event
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR1_TEA_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM operator
        1 TEA event
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR2_TEA_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM operator
        2 TEA event
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR0_TEB_INT_RAW
      bit_offset: 18
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM operator
        0 TEB event
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR1_TEB_INT_RAW
      bit_offset: 19
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM operator
        1 TEB event
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR2_TEB_INT_RAW
      bit_offset: 20
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM operator
        2 TEB event
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ0_CBC_INT_RAW
      bit_offset: 21
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a cycle-by-cycle
        mode action on PWM0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ1_CBC_INT_RAW
      bit_offset: 22
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a cycle-by-cycle
        mode action on PWM1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ2_CBC_INT_RAW
      bit_offset: 23
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a cycle-by-cycle
        mode action on PWM2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ0_OST_INT_RAW
      bit_offset: 24
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a one-shot mode
        action on PWM0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ1_OST_INT_RAW
      bit_offset: 25
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a one-shot mode
        action on PWM1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ2_OST_INT_RAW
      bit_offset: 26
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a one-shot mode
        action on PWM2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP0_INT_RAW
      bit_offset: 27
      bit_width: 1
      description: The raw status bit for the interrupt triggered by capture on channel
        0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP1_INT_RAW
      bit_offset: 28
      bit_width: 1
      description: The raw status bit for the interrupt triggered by capture on channel
        1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP2_INT_RAW
      bit_offset: 29
      bit_width: 1
      description: The raw status bit for the interrupt triggered by capture on channel
        2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x118
    size_bits: 32
    description: Masked interrupt status
    fields:
    - !Field
      name: TIMER0_STOP_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The masked status bit for the interrupt triggered when the timer
        0 stops.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_STOP_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The masked status bit for the interrupt triggered when the timer
        1 stops.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_STOP_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The masked status bit for the interrupt triggered when the timer
        2 stops.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEZ_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM timer
        0 TEZ event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEZ_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM timer
        1 TEZ event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEZ_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM timer
        2 TEZ event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEP_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM timer
        0 TEP event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEP_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM timer
        1 TEP event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEP_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM timer
        2 TEP event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The masked status bit for the interrupt triggered when event_f0
        starts.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_INT_ST
      bit_offset: 10
      bit_width: 1
      description: The masked status bit for the interrupt triggered when event_f1
        starts.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The masked status bit for the interrupt triggered when event_f2
        starts.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_CLR_INT_ST
      bit_offset: 12
      bit_width: 1
      description: The masked status bit for the interrupt triggered when event_f0
        ends.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_CLR_INT_ST
      bit_offset: 13
      bit_width: 1
      description: The masked status bit for the interrupt triggered when event_f1
        ends.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_CLR_INT_ST
      bit_offset: 14
      bit_width: 1
      description: The masked status bit for the interrupt triggered when event_f2
        ends.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR0_TEA_INT_ST
      bit_offset: 15
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM operator
        0 TEA event
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR1_TEA_INT_ST
      bit_offset: 16
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM operator
        1 TEA event
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR2_TEA_INT_ST
      bit_offset: 17
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM operator
        2 TEA event
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR0_TEB_INT_ST
      bit_offset: 18
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM operator
        0 TEB event
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR1_TEB_INT_ST
      bit_offset: 19
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM operator
        1 TEB event
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR2_TEB_INT_ST
      bit_offset: 20
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM operator
        2 TEB event
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ0_CBC_INT_ST
      bit_offset: 21
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a cycle-by-cycle
        mode action on PWM0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ1_CBC_INT_ST
      bit_offset: 22
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a cycle-by-cycle
        mode action on PWM1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ2_CBC_INT_ST
      bit_offset: 23
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a cycle-by-cycle
        mode action on PWM2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ0_OST_INT_ST
      bit_offset: 24
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a one-shot
        mode action on PWM0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ1_OST_INT_ST
      bit_offset: 25
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a one-shot
        mode action on PWM1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ2_OST_INT_ST
      bit_offset: 26
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a one-shot
        mode action on PWM2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP0_INT_ST
      bit_offset: 27
      bit_width: 1
      description: The masked status bit for the interrupt triggered by capture on
        channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP1_INT_ST
      bit_offset: 28
      bit_width: 1
      description: The masked status bit for the interrupt triggered by capture on
        channel 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP2_INT_ST
      bit_offset: 29
      bit_width: 1
      description: The masked status bit for the interrupt triggered by capture on
        channel 2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR
    addr: 0x11c
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: TIMER0_STOP_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the interrupt triggered when the timer 0
        stops.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER1_STOP_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the interrupt triggered when the timer 1
        stops.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER2_STOP_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the interrupt triggered when the timer 2
        stops.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER0_TEZ_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM timer 0
        TEZ event.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER1_TEZ_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM timer 1
        TEZ event.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER2_TEZ_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM timer 2
        TEZ event.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER0_TEP_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM timer 0
        TEP event.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER1_TEP_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM timer 1
        TEP event.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER2_TEP_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM timer 2
        TEP event.
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT0_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the interrupt triggered when event_f0 starts.
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT1_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear the interrupt triggered when event_f1 starts.
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT2_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the interrupt triggered when event_f2 starts.
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT0_CLR_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear the interrupt triggered when event_f0 ends.
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT1_CLR_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this bit to clear the interrupt triggered when event_f1 ends.
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT2_CLR_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear the interrupt triggered when event_f2 ends.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CMPR0_TEA_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM operator
        0 TEA event
      read_allowed: false
      write_allowed: true
    - !Field
      name: CMPR1_TEA_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM operator
        1 TEA event
      read_allowed: false
      write_allowed: true
    - !Field
      name: CMPR2_TEA_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM operator
        2 TEA event
      read_allowed: false
      write_allowed: true
    - !Field
      name: CMPR0_TEB_INT_CLR
      bit_offset: 18
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM operator
        0 TEB event
      read_allowed: false
      write_allowed: true
    - !Field
      name: CMPR1_TEB_INT_CLR
      bit_offset: 19
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM operator
        1 TEB event
      read_allowed: false
      write_allowed: true
    - !Field
      name: CMPR2_TEB_INT_CLR
      bit_offset: 20
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM operator
        2 TEB event
      read_allowed: false
      write_allowed: true
    - !Field
      name: TZ0_CBC_INT_CLR
      bit_offset: 21
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a cycle-by-cycle
        mode action on PWM0.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TZ1_CBC_INT_CLR
      bit_offset: 22
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a cycle-by-cycle
        mode action on PWM1.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TZ2_CBC_INT_CLR
      bit_offset: 23
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a cycle-by-cycle
        mode action on PWM2.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TZ0_OST_INT_CLR
      bit_offset: 24
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a one-shot mode
        action on PWM0.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TZ1_OST_INT_CLR
      bit_offset: 25
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a one-shot mode
        action on PWM1.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TZ2_OST_INT_CLR
      bit_offset: 26
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a one-shot mode
        action on PWM2.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAP0_INT_CLR
      bit_offset: 27
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by capture on channel
        0.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAP1_INT_CLR
      bit_offset: 28
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by capture on channel
        1.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAP2_INT_CLR
      bit_offset: 29
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by capture on channel
        2.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CLK
    addr: 0x120
    size_bits: 32
    description: MCPWM APB configuration register
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Force clock on for this register file
      read_allowed: true
      write_allowed: true
  - !Register
    name: VERSION
    addr: 0x124
    size_bits: 32
    description: Version register.
    reset_value: 0x1509110
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: Version of this register file
      read_allowed: true
      write_allowed: true
- !Module
  name: PWM1
  description: Peripheral PWM0
  base_addr: 0x6002c000
  size: 0x128
  registers:
  - !Register
    name: CLK_CFG
    addr: 0x0
    size_bits: 32
    description: PWM clock prescaler register.
    fields:
    - !Field
      name: CLK_PRESCALE
      bit_offset: 0
      bit_width: 8
      description: Period of PWM_clk = 6.25ns * (PWM_CLK_PRESCALE + 1)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_CFG0
    addr: 0x4
    size_bits: 32
    description: PWM timer0 period and update method configuration register.
    reset_value: 0xff00
    fields:
    - !Field
      name: TIMER0_PRESCALE
      bit_offset: 0
      bit_width: 8
      description: period of PT0_clk = Period of PWM_clk * (PWM_TIMER0_PRESCALE +
        1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PERIOD
      bit_offset: 8
      bit_width: 16
      description: period shadow register of PWM timer0
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PERIOD_UPMETHOD
      bit_offset: 24
      bit_width: 2
      description: 'Update method for active register of PWM timer0 period, 0: immediate,
        1: TEZ, 2: sync, 3: TEZ | sync. TEZ here and below means timer equal zero
        event'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_CFG1
    addr: 0x8
    size_bits: 32
    description: PWM timer0 working mode and start/stop control configuration register.
    fields:
    - !Field
      name: TIMER0_START
      bit_offset: 0
      bit_width: 3
      description: 'PWM timer0 start and stop control. 0: if PWM timer0 starts, then
        stops at TEZ, 1: if timer0 starts, then stops at TEP, 2: PWM timer0 starts
        and runs on, 3: timer0 starts and stops at the next TEZ, 4: timer0 starts
        and stops at the next TEP. TEP here and below means the event that happens
        when the timer equals to period'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_MOD
      bit_offset: 3
      bit_width: 2
      description: 'PWM timer0 working mode, 0: freeze, 1: increase mode, 2: decrease
        mode, 3: up-down mode'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_SYNC
    addr: 0xc
    size_bits: 32
    description: PWM timer0 sync function configuration register.
    fields:
    - !Field
      name: TIMER0_SYNCI_EN
      bit_offset: 0
      bit_width: 1
      description: When set, timer reloading with phase on sync input event is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW
      bit_offset: 1
      bit_width: 1
      description: Toggling this bit will trigger a software sync.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_SYNCO_SEL
      bit_offset: 2
      bit_width: 2
      description: 'PWM timer0 sync_out selection, 0: synci, 1: TEZ, 2: TEP, otherwise:sync
        out is software sync'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PHASE
      bit_offset: 4
      bit_width: 17
      description: phase for timer reload on sync event
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER0_STATUS
    addr: 0x10
    size_bits: 32
    description: PWM timer0 status register.
    fields:
    - !Field
      name: TIMER0_VALUE
      bit_offset: 0
      bit_width: 16
      description: current PWM timer0 counter value
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_DIRECTION
      bit_offset: 16
      bit_width: 1
      description: 'current PWM timer0 counter direction, 0: increment 1: decrement'
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER1_CFG0
    addr: 0x14
    size_bits: 32
    description: PWM timer1 period and update method configuration register.
    reset_value: 0xff00
    fields:
    - !Field
      name: TIMER1_PRESCALE
      bit_offset: 0
      bit_width: 8
      description: period of PT0_clk = Period of PWM_clk * (PWM_timer1_PRESCALE +
        1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_PERIOD
      bit_offset: 8
      bit_width: 16
      description: period shadow register of PWM timer1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_PERIOD_UPMETHOD
      bit_offset: 24
      bit_width: 2
      description: 'Update method for active register of PWM timer1 period, 0: immediate,
        1: TEZ, 2: sync, 3: TEZ | sync. TEZ here and below means timer equal zero
        event'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER1_CFG1
    addr: 0x18
    size_bits: 32
    description: PWM timer1 working mode and start/stop control configuration register.
    fields:
    - !Field
      name: TIMER1_START
      bit_offset: 0
      bit_width: 3
      description: 'PWM timer1 start and stop control. 0: if PWM timer1 starts, then
        stops at TEZ, 1: if timer1 starts, then stops at TEP, 2: PWM timer1 starts
        and runs on, 3: timer1 starts and stops at the next TEZ, 4: timer1 starts
        and stops at the next TEP. TEP here and below means the event that happens
        when the timer equals to period'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_MOD
      bit_offset: 3
      bit_width: 2
      description: 'PWM timer1 working mode, 0: freeze, 1: increase mode, 2: decrease
        mode, 3: up-down mode'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER1_SYNC
    addr: 0x1c
    size_bits: 32
    description: PWM timer1 sync function configuration register.
    fields:
    - !Field
      name: TIMER1_SYNCI_EN
      bit_offset: 0
      bit_width: 1
      description: When set, timer reloading with phase on sync input event is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW
      bit_offset: 1
      bit_width: 1
      description: Toggling this bit will trigger a software sync.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_SYNCO_SEL
      bit_offset: 2
      bit_width: 2
      description: 'PWM timer1 sync_out selection, 0: synci, 1: TEZ, 2: TEP, otherwise:sync
        out is software sync'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_PHASE
      bit_offset: 4
      bit_width: 17
      description: phase for timer reload on sync event
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER1_STATUS
    addr: 0x20
    size_bits: 32
    description: PWM timer1 status register.
    fields:
    - !Field
      name: TIMER1_VALUE
      bit_offset: 0
      bit_width: 16
      description: current PWM timer1 counter value
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_DIRECTION
      bit_offset: 16
      bit_width: 1
      description: 'current PWM timer1 counter direction, 0: increment 1: decrement'
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER2_CFG0
    addr: 0x24
    size_bits: 32
    description: PWM timer2 period and update method configuration register.
    reset_value: 0xff00
    fields:
    - !Field
      name: TIMER2_PRESCALE
      bit_offset: 0
      bit_width: 8
      description: period of PT0_clk = Period of PWM_clk * (PWM_timer2_PRESCALE +
        1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_PERIOD
      bit_offset: 8
      bit_width: 16
      description: period shadow register of PWM timer2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_PERIOD_UPMETHOD
      bit_offset: 24
      bit_width: 2
      description: 'Update method for active register of PWM timer2 period, 0: immediate,
        1: TEZ, 2: sync, 3: TEZ | sync. TEZ here and below means timer equal zero
        event'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER2_CFG1
    addr: 0x28
    size_bits: 32
    description: PWM timer2 working mode and start/stop control configuration register.
    fields:
    - !Field
      name: TIMER2_START
      bit_offset: 0
      bit_width: 3
      description: 'PWM timer2 start and stop control. 0: if PWM timer2 starts, then
        stops at TEZ, 1: if timer2 starts, then stops at TEP, 2: PWM timer2 starts
        and runs on, 3: timer2 starts and stops at the next TEZ, 4: timer2 starts
        and stops at the next TEP. TEP here and below means the event that happens
        when the timer equals to period'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_MOD
      bit_offset: 3
      bit_width: 2
      description: 'PWM timer2 working mode, 0: freeze, 1: increase mode, 2: decrease
        mode, 3: up-down mode'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER2_SYNC
    addr: 0x2c
    size_bits: 32
    description: PWM timer2 sync function configuration register.
    fields:
    - !Field
      name: TIMER2_SYNCI_EN
      bit_offset: 0
      bit_width: 1
      description: When set, timer reloading with phase on sync input event is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW
      bit_offset: 1
      bit_width: 1
      description: Toggling this bit will trigger a software sync.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_SYNCO_SEL
      bit_offset: 2
      bit_width: 2
      description: 'PWM timer2 sync_out selection, 0: synci, 1: TEZ, 2: TEP, otherwise:sync
        out is software sync'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_PHASE
      bit_offset: 4
      bit_width: 17
      description: phase for timer reload on sync event
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER2_STATUS
    addr: 0x30
    size_bits: 32
    description: PWM timer2 status register.
    fields:
    - !Field
      name: TIMER2_VALUE
      bit_offset: 0
      bit_width: 16
      description: current PWM timer2 counter value
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_DIRECTION
      bit_offset: 16
      bit_width: 1
      description: 'current PWM timer2 counter direction, 0: increment 1: decrement'
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER_SYNCI_CFG
    addr: 0x34
    size_bits: 32
    description: Synchronization input selection for three PWM timers.
    fields:
    - !Field
      name: TIMER0_SYNCISEL
      bit_offset: 0
      bit_width: 3
      description: 'select sync input for PWM timer0, 1: PWM timer0 sync_out, 2: PWM
        timer1 sync_out, 3: PWM timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1
        from GPIO matrix, 6: SYNC2 from GPIO matrix, other values: no sync input selected'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_SYNCISEL
      bit_offset: 3
      bit_width: 3
      description: 'select sync input for PWM timer1, 1: PWM timer0 sync_out, 2: PWM
        timer1 sync_out, 3: PWM timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1
        from GPIO matrix, 6: SYNC2 from GPIO matrix, other values: no sync input selected'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_SYNCISEL
      bit_offset: 6
      bit_width: 3
      description: 'select sync input for PWM timer2, 1: PWM timer0 sync_out, 2: PWM
        timer1 sync_out, 3: PWM timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1
        from GPIO matrix, 6: SYNC2 from GPIO matrix, other values: no sync input selected'
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXTERNAL_SYNCI0_INVERT
      bit_offset: 9
      bit_width: 1
      description: invert SYNC0 from GPIO matrix
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXTERNAL_SYNCI1_INVERT
      bit_offset: 10
      bit_width: 1
      description: invert SYNC1 from GPIO matrix
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXTERNAL_SYNCI2_INVERT
      bit_offset: 11
      bit_width: 1
      description: invert SYNC2 from GPIO matrix
      read_allowed: true
      write_allowed: true
  - !Register
    name: OPERATOR_TIMERSEL
    addr: 0x38
    size_bits: 32
    description: Select specific timer for PWM operators.
    fields:
    - !Field
      name: OPERATOR0_TIMERSEL
      bit_offset: 0
      bit_width: 2
      description: 'Select which PWM timer''s is the timing reference for PWM operator0,
        0: timer0, 1: timer1, 2: timer2'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERATOR1_TIMERSEL
      bit_offset: 2
      bit_width: 2
      description: 'Select which PWM timer''s is the timing reference for PWM operator1,
        0: timer0, 1: timer1, 2: timer2'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERATOR2_TIMERSEL
      bit_offset: 4
      bit_width: 2
      description: 'Select which PWM timer''s is the timing reference for PWM operator2,
        0: timer0, 1: timer1, 2: timer2'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMPR0_CFG
    addr: 0x3c
    size_bits: 32
    description: Transfer status and update method for time stamp registers A and
      B
    fields:
    - !Field
      name: CMPR0_A_UPMETHOD
      bit_offset: 0
      bit_width: 4
      description: 'Update method for PWM generator 0 time stamp A''s active register.
        When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when
        bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1:
        disable the update.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR0_B_UPMETHOD
      bit_offset: 4
      bit_width: 4
      description: 'Update method for PWM generator 0 time stamp B''s active register.
        When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when
        bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1:
        disable the update.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR0_A_SHDW_FULL
      bit_offset: 8
      bit_width: 1
      description: Set and reset by hardware. If set, PWM generator 0 time stamp A's
        shadow reg is filled and waiting to be transferred to A's active reg. If cleared,
        A's active reg has been updated with shadow register latest value
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR0_B_SHDW_FULL
      bit_offset: 9
      bit_width: 1
      description: Set and reset by hardware. If set, PWM generator 0 time stamp B's
        shadow reg is filled and waiting to be transferred to B's active reg. If cleared,
        B's active reg has been updated with shadow register latest value
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMPR0_VALUE0
    addr: 0x40
    size_bits: 32
    description: Shadow register for register A.
    fields:
    - !Field
      name: CMPR0_A
      bit_offset: 0
      bit_width: 16
      description: PWM generator 0 time stamp A's shadow register
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMPR0_VALUE1
    addr: 0x44
    size_bits: 32
    description: Shadow register for register B.
    fields:
    - !Field
      name: CMPR0_B
      bit_offset: 0
      bit_width: 16
      description: PWM generator 0 time stamp B's shadow register
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_CFG0
    addr: 0x48
    size_bits: 32
    description: Fault event T0 and T1 handling
    fields:
    - !Field
      name: GEN0_CFG_UPMETHOD
      bit_offset: 0
      bit_width: 4
      description: 'Update method for PWM generator 0''s active register of configuration.
        When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when
        bit1 is set to 1:'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_T0_SEL
      bit_offset: 4
      bit_width: 3
      description: 'Source selection for PWM generator 0 event_t0, take effect immediately,
        0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_T1_SEL
      bit_offset: 7
      bit_width: 3
      description: 'Source selection for PWM generator 0 event_t1, take effect immediately,
        0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_FORCE
    addr: 0x4c
    size_bits: 32
    description: Permissives to force PWM0A and PWM0B outputs by software
    reset_value: 0x20
    fields:
    - !Field
      name: GEN0_CNTUFORCE_UPMETHOD
      bit_offset: 0
      bit_width: 6
      description: 'Updating method for continuous software force of PWM generator0.
        When all bits are set to 0: immediately, when bit0 is set to 1: TEZ,,when
        bit1 is set to 1: TEP, when bit2 is set to 1: TEA, when bit3 is set to 1:
        TEB, when bit4 is set to 1: sync, when bit5 is set to 1: disable update. (TEA/B
        here and below means an event generated when the timer''s value equals to
        that of register A/B.)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_A_CNTUFORCE_MODE
      bit_offset: 6
      bit_width: 2
      description: 'Continuous software force mode for PWM0A. 0: disabled, 1: low,
        2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_CNTUFORCE_MODE
      bit_offset: 8
      bit_width: 2
      description: 'Continuous software force mode for PWM0B. 0: disabled, 1: low,
        2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_A_NCIFORCE
      bit_offset: 10
      bit_width: 1
      description: Trigger of non-continuous immediate software-force event for PWM0A,
        a toggle will trigger a force event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_A_NCIFORCE_MODE
      bit_offset: 11
      bit_width: 2
      description: 'non-continuous immediate software force mode for PWM0A, 0: disabled,
        1: low, 2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_NCIFORCE
      bit_offset: 13
      bit_width: 1
      description: Trigger of non-continuous immediate software-force event for PWM0B,
        a toggle will trigger a force event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN0_B_NCIFORCE_MODE
      bit_offset: 14
      bit_width: 2
      description: 'non-continuous immediate software force mode for PWM0B, 0: disabled,
        1: low, 2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_A
    addr: 0x50
    size_bits: 32
    description: Actions triggered by events on PWM0A
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      description: Action on PWM0A triggered by event TEZ when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      description: Action on PWM0A triggered by event TEP when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      description: Action on PWM0A triggered by event TEA when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      description: Action on PWM0A triggered by event TEB when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      description: Action on PWM0A triggered by event_t0 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      description: Action on PWM0A triggered by event_t1 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      description: Action on PWM0A triggered by event TEZ when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      description: Action on PWM0A triggered by event TEP when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      description: Action on PWM0A triggered by event TEA when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      description: Action on PWM0A triggered by event TEB when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      description: Action on PWM0A triggered by event_t0 when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      description: 'Action on PWM0A triggered by event_t1 when timer decreasing. 0:
        no change, 1: low, 2: high, 3: toggle'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN0_B
    addr: 0x54
    size_bits: 32
    description: Actions triggered by events on PWM0B
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      description: Action on PWM0B triggered by event TEZ when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      description: Action on PWM0B triggered by event TEP when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      description: Action on PWM0B triggered by event TEA when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      description: Action on PWM0B triggered by event TEB when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      description: Action on PWM0B triggered by event_t0 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      description: Action on PWM0B triggered by event_t1 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      description: Action on PWM0B triggered by event TEZ when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      description: Action on PWM0B triggered by event TEP when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      description: Action on PWM0B triggered by event TEA when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      description: Action on PWM0B triggered by event TEB when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      description: Action on PWM0B triggered by event_t0 when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      description: 'Action on PWM0B triggered by event_t1 when timer decreasing. 0:
        no change, 1: low, 2: high, 3: toggle'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DB0_CFG
    addr: 0x58
    size_bits: 32
    description: dead time type selection and configuration
    reset_value: 0x18000
    fields:
    - !Field
      name: DB0_FED_UPMETHOD
      bit_offset: 0
      bit_width: 4
      description: 'Update method for FED (falling edge delay) active register. 0:
        immediate, bit0: tez, bit1: tep, bit2: sync, bit3: freeze'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB0_RED_UPMETHOD
      bit_offset: 4
      bit_width: 4
      description: 'Update method for RED (rising edge delay) active register. 0:
        immediate, bit0: tez, bit1: tep, bit2: sync, bit3: freeze'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB0_DEB_MODE
      bit_offset: 8
      bit_width: 1
      description: 'S8 in documentation, dual-edge B mode, 0: fed/red take effect
        on different path separately, 1: fed/red take effect on B path, A out is in
        bypass or dulpB mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB0_A_OUTSWAP
      bit_offset: 9
      bit_width: 1
      description: S6 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB0_B_OUTSWAP
      bit_offset: 10
      bit_width: 1
      description: S7 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB0_RED_INSEL
      bit_offset: 11
      bit_width: 1
      description: S4 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB0_FED_INSEL
      bit_offset: 12
      bit_width: 1
      description: S5 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB0_RED_OUTINVERT
      bit_offset: 13
      bit_width: 1
      description: S2 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB0_FED_OUTINVERT
      bit_offset: 14
      bit_width: 1
      description: S3 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB0_A_OUTBYPASS
      bit_offset: 15
      bit_width: 1
      description: S1 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB0_B_OUTBYPASS
      bit_offset: 16
      bit_width: 1
      description: S0 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB0_CLK_SEL
      bit_offset: 17
      bit_width: 1
      description: 'Dead time generator 0 clock selection. 0: PWM_clk, 1: PT_clk'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DB0_FED_CFG
    addr: 0x5c
    size_bits: 32
    description: Shadow register for falling edge delay (FED).
    fields:
    - !Field
      name: DB0_FED
      bit_offset: 0
      bit_width: 16
      description: Shadow register for FED
      read_allowed: true
      write_allowed: true
  - !Register
    name: DB0_RED_CFG
    addr: 0x60
    size_bits: 32
    description: Shadow register for rising edge delay (RED).
    fields:
    - !Field
      name: DB0_RED
      bit_offset: 0
      bit_width: 16
      description: Shadow register for RED
      read_allowed: true
      write_allowed: true
  - !Register
    name: CHOPPER0_CFG
    addr: 0x64
    size_bits: 32
    description: Carrier enable and configuratoin
    fields:
    - !Field
      name: CHOPPER0_EN
      bit_offset: 0
      bit_width: 1
      description: When set, carrier0 function is enabled. When cleared, carrier0
        is bypassed
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER0_PRESCALE
      bit_offset: 1
      bit_width: 4
      description: PWM carrier0 clock (PC_clk) prescale value. Period of PC_clk =
        period of PWM_clk * (PWM_CARRIER0_PRESCALE + 1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER0_DUTY
      bit_offset: 5
      bit_width: 3
      description: carrier duty selection. Duty = PWM_CARRIER0_DUTY / 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER0_OSHTWTH
      bit_offset: 8
      bit_width: 4
      description: width of the fist pulse in number of periods of the carrier
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER0_OUT_INVERT
      bit_offset: 12
      bit_width: 1
      description: when set, invert the output of PWM0A and PWM0B for this submodule
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER0_IN_INVERT
      bit_offset: 13
      bit_width: 1
      description: when set, invert the input of PWM0A and PWM0B for this submodule
      read_allowed: true
      write_allowed: true
  - !Register
    name: TZ0_CFG0
    addr: 0x68
    size_bits: 32
    description: Actions on PWM0A and PWM0B trip events
    fields:
    - !Field
      name: TZ0_SW_CBC
      bit_offset: 0
      bit_width: 1
      description: 'Enable register for software force cycle-by-cycle mode action.
        0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_F2_CBC
      bit_offset: 1
      bit_width: 1
      description: 'event_f2 will trigger cycle-by-cycle mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_F1_CBC
      bit_offset: 2
      bit_width: 1
      description: 'event_f1 will trigger cycle-by-cycle mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_F0_CBC
      bit_offset: 3
      bit_width: 1
      description: 'event_f0 will trigger cycle-by-cycle mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_SW_OST
      bit_offset: 4
      bit_width: 1
      description: 'Enable register for software force one-shot mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_F2_OST
      bit_offset: 5
      bit_width: 1
      description: 'event_f2 will trigger one-shot mode action. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_F1_OST
      bit_offset: 6
      bit_width: 1
      description: 'event_f1 will trigger one-shot mode action. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_F0_OST
      bit_offset: 7
      bit_width: 1
      description: 'event_f0 will trigger one-shot mode action. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_A_CBC_D
      bit_offset: 8
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM0A when fault event occurs and
        timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_A_CBC_U
      bit_offset: 10
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM0A when fault event occurs and
        timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_A_OST_D
      bit_offset: 12
      bit_width: 2
      description: 'One-shot mode action on PWM0A when fault event occurs and timer
        is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_A_OST_U
      bit_offset: 14
      bit_width: 2
      description: 'One-shot mode action on PWM0A when fault event occurs and timer
        is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_B_CBC_D
      bit_offset: 16
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM0B when fault event occurs and
        timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_B_CBC_U
      bit_offset: 18
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM0B when fault event occurs and
        timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_B_OST_D
      bit_offset: 20
      bit_width: 2
      description: 'One-shot mode action on PWM0B when fault event occurs and timer
        is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_B_OST_U
      bit_offset: 22
      bit_width: 2
      description: 'One-shot mode action on PWM0B when fault event occurs and timer
        is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TZ0_CFG1
    addr: 0x6c
    size_bits: 32
    description: Software triggers for fault handler actions
    fields:
    - !Field
      name: TZ0_CLR_OST
      bit_offset: 0
      bit_width: 1
      description: a rising edge will clear on going one-shot mode action
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_CBCPULSE
      bit_offset: 1
      bit_width: 2
      description: 'cycle-by-cycle mode action refresh moment selection. Bit0: TEZ,
        bit1:TEP'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_FORCE_CBC
      bit_offset: 3
      bit_width: 1
      description: a toggle trigger a cycle-by-cycle mode action
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_FORCE_OST
      bit_offset: 4
      bit_width: 1
      description: a toggle (software negate its value) triggers a one-shot mode action
      read_allowed: true
      write_allowed: true
  - !Register
    name: TZ0_STATUS
    addr: 0x70
    size_bits: 32
    description: Status of fault events.
    fields:
    - !Field
      name: TZ0_CBC_ON
      bit_offset: 0
      bit_width: 1
      description: Set and reset by hardware. If set, a cycle-by-cycle mode action
        is on going
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ0_OST_ON
      bit_offset: 1
      bit_width: 1
      description: Set and reset by hardware. If set, an one-shot mode action is on
        going
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMPR1_CFG
    addr: 0x74
    size_bits: 32
    description: Transfer status and update method for time stamp registers A and
      B
    fields:
    - !Field
      name: CMPR1_A_UPMETHOD
      bit_offset: 0
      bit_width: 4
      description: 'Update method for PWM generator 1 time stamp A''s active register.
        When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when
        bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1:
        disable the update.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR1_B_UPMETHOD
      bit_offset: 4
      bit_width: 4
      description: 'Update method for PWM generator 1 time stamp B''s active register.
        When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when
        bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1:
        disable the update.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR1_A_SHDW_FULL
      bit_offset: 8
      bit_width: 1
      description: Set and reset by hardware. If set, PWM generator 1 time stamp A's
        shadow reg is filled and waiting to be transferred to A's active reg. If cleared,
        A's active reg has been updated with shadow register latest value
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR1_B_SHDW_FULL
      bit_offset: 9
      bit_width: 1
      description: Set and reset by hardware. If set, PWM generator 1 time stamp B's
        shadow reg is filled and waiting to be transferred to B's active reg. If cleared,
        B's active reg has been updated with shadow register latest value
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMPR1_VALUE0
    addr: 0x78
    size_bits: 32
    description: Shadow register for register A.
    fields:
    - !Field
      name: CMPR1_A
      bit_offset: 0
      bit_width: 16
      description: PWM generator 1 time stamp A's shadow register
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMPR1_VALUE1
    addr: 0x7c
    size_bits: 32
    description: Shadow register for register B.
    fields:
    - !Field
      name: CMPR1_B
      bit_offset: 0
      bit_width: 16
      description: PWM generator 1 time stamp B's shadow register
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_CFG0
    addr: 0x80
    size_bits: 32
    description: Fault event T0 and T1 handling
    fields:
    - !Field
      name: GEN1_CFG_UPMETHOD
      bit_offset: 0
      bit_width: 4
      description: 'Update method for PWM generator 1''s active register of configuration.
        When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when
        bit1 is set to 1:'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_T0_SEL
      bit_offset: 4
      bit_width: 3
      description: 'Source selection for PWM generator 1 event_t0, take effect immediately,
        0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_T1_SEL
      bit_offset: 7
      bit_width: 3
      description: 'Source selection for PWM generator 1 event_t1, take effect immediately,
        0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_FORCE
    addr: 0x84
    size_bits: 32
    description: Permissives to force PWM1A and PWM1B outputs by software
    reset_value: 0x20
    fields:
    - !Field
      name: GEN1_CNTUFORCE_UPMETHOD
      bit_offset: 0
      bit_width: 6
      description: 'Updating method for continuous software force of PWM generator
        1. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ,,when
        bit1 is set to 1: TEP, when bit2 is set to 1: TEA, when bit3 is set to 1:
        TEB, when bit4 is set to 1: sync, when bit5 is set to 1: disable update. (TEA/B
        here and below means an event generated when the timer''s value equals to
        that of register A/B.)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_A_CNTUFORCE_MODE
      bit_offset: 6
      bit_width: 2
      description: 'Continuous software force mode for PWM1A. 0: disabled, 1: low,
        2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_CNTUFORCE_MODE
      bit_offset: 8
      bit_width: 2
      description: 'Continuous software force mode for PWM1B. 0: disabled, 1: low,
        2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_A_NCIFORCE
      bit_offset: 10
      bit_width: 1
      description: Trigger of non-continuous immediate software-force event for PWM1A,
        a toggle will trigger a force event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_A_NCIFORCE_MODE
      bit_offset: 11
      bit_width: 2
      description: 'non-continuous immediate software force mode for PWM1A, 0: disabled,
        1: low, 2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_NCIFORCE
      bit_offset: 13
      bit_width: 1
      description: Trigger of non-continuous immediate software-force event for PWM1B,
        a toggle will trigger a force event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN1_B_NCIFORCE_MODE
      bit_offset: 14
      bit_width: 2
      description: 'non-continuous immediate software force mode for PWM1B, 0: disabled,
        1: low, 2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_A
    addr: 0x88
    size_bits: 32
    description: Actions triggered by events on PWM1A
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      description: Action on PWM1A triggered by event TEZ when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      description: Action on PWM1A triggered by event TEP when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      description: Action on PWM1A triggered by event TEA when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      description: Action on PWM1A triggered by event TEB when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      description: Action on PWM1A triggered by event_t0 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      description: Action on PWM1A triggered by event_t1 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      description: Action on PWM1A triggered by event TEZ when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      description: Action on PWM1A triggered by event TEP when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      description: Action on PWM1A triggered by event TEA when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      description: Action on PWM1A triggered by event TEB when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      description: Action on PWM1A triggered by event_t0 when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      description: 'Action on PWM1A triggered by event_t1 when timer decreasing. 0:
        no change, 1: low, 2: high, 3: toggle'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN1_B
    addr: 0x8c
    size_bits: 32
    description: Actions triggered by events on PWM1B
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      description: Action on PWM1B triggered by event TEZ when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      description: Action on PWM1B triggered by event TEP when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      description: Action on PWM1B triggered by event TEA when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      description: Action on PWM1B triggered by event TEB when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      description: Action on PWM1B triggered by event_t0 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      description: Action on PWM1B triggered by event_t1 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      description: Action on PWM1B triggered by event TEZ when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      description: Action on PWM1B triggered by event TEP when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      description: Action on PWM1B triggered by event TEA when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      description: Action on PWM1B triggered by event TEB when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      description: Action on PWM1B triggered by event_t0 when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      description: 'Action on PWM1B triggered by event_t1 when timer decreasing. 0:
        no change, 1: low, 2: high, 3: toggle'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DB1_CFG
    addr: 0x90
    size_bits: 32
    description: dead time type selection and configuration
    reset_value: 0x18000
    fields:
    - !Field
      name: DB1_FED_UPMETHOD
      bit_offset: 0
      bit_width: 4
      description: 'Update method for FED (falling edge delay) active register. 0:
        immediate, bit0: tez, bit1: tep, bit2: sync, bit3: freeze'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB1_RED_UPMETHOD
      bit_offset: 4
      bit_width: 4
      description: 'Update method for RED (rising edge delay) active register. 0:
        immediate, bit0: tez, bit1: tep, bit2: sync, bit3: freeze'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB1_DEB_MODE
      bit_offset: 8
      bit_width: 1
      description: 'S8 in documentation, dual-edge B mode, 0: fed/red take effect
        on different path separately, 1: fed/red take effect on B path, A out is in
        bypass or dulpB mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB1_A_OUTSWAP
      bit_offset: 9
      bit_width: 1
      description: S6 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB1_B_OUTSWAP
      bit_offset: 10
      bit_width: 1
      description: S7 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB1_RED_INSEL
      bit_offset: 11
      bit_width: 1
      description: S4 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB1_FED_INSEL
      bit_offset: 12
      bit_width: 1
      description: S5 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB1_RED_OUTINVERT
      bit_offset: 13
      bit_width: 1
      description: S2 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB1_FED_OUTINVERT
      bit_offset: 14
      bit_width: 1
      description: S3 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB1_A_OUTBYPASS
      bit_offset: 15
      bit_width: 1
      description: S1 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB1_B_OUTBYPASS
      bit_offset: 16
      bit_width: 1
      description: S0 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB1_CLK_SEL
      bit_offset: 17
      bit_width: 1
      description: 'Dead time generator 1 clock selection. 0: PWM_clk, 1: PT_clk'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DB1_FED_CFG
    addr: 0x94
    size_bits: 32
    description: Shadow register for falling edge delay (FED).
    fields:
    - !Field
      name: DB1_FED
      bit_offset: 0
      bit_width: 16
      description: Shadow register for FED
      read_allowed: true
      write_allowed: true
  - !Register
    name: DB1_RED_CFG
    addr: 0x98
    size_bits: 32
    description: Shadow register for rising edge delay (RED).
    fields:
    - !Field
      name: DB1_RED
      bit_offset: 0
      bit_width: 16
      description: Shadow register for RED
      read_allowed: true
      write_allowed: true
  - !Register
    name: CHOPPER1_CFG
    addr: 0x9c
    size_bits: 32
    description: Carrier enable and configuratoin
    fields:
    - !Field
      name: CHOPPER1_EN
      bit_offset: 0
      bit_width: 1
      description: When set, carrier0 function is enabled. When cleared, carrier0
        is bypassed
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER1_PRESCALE
      bit_offset: 1
      bit_width: 4
      description: PWM carrier0 clock (PC_clk) prescale value. Period of PC_clk =
        period of PWM_clk * (PWM_CARRIER0_PRESCALE + 1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER1_DUTY
      bit_offset: 5
      bit_width: 3
      description: carrier duty selection. Duty = PWM_CARRIER0_DUTY / 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER1_OSHTWTH
      bit_offset: 8
      bit_width: 4
      description: width of the fist pulse in number of periods of the carrier
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER1_OUT_INVERT
      bit_offset: 12
      bit_width: 1
      description: when set, invert the output of PWM1A and PWM1B for this submodule
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER1_IN_INVERT
      bit_offset: 13
      bit_width: 1
      description: when set, invert the input of PWM1A and PWM1B for this submodule
      read_allowed: true
      write_allowed: true
  - !Register
    name: TZ1_CFG0
    addr: 0xa0
    size_bits: 32
    description: Actions on PWM1A and PWM1B trip events
    fields:
    - !Field
      name: TZ1_SW_CBC
      bit_offset: 0
      bit_width: 1
      description: 'Enable register for software force cycle-by-cycle mode action.
        0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_F2_CBC
      bit_offset: 1
      bit_width: 1
      description: 'event_f2 will trigger cycle-by-cycle mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_F1_CBC
      bit_offset: 2
      bit_width: 1
      description: 'event_f1 will trigger cycle-by-cycle mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_F0_CBC
      bit_offset: 3
      bit_width: 1
      description: 'event_f0 will trigger cycle-by-cycle mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_SW_OST
      bit_offset: 4
      bit_width: 1
      description: 'Enable register for software force one-shot mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_F2_OST
      bit_offset: 5
      bit_width: 1
      description: 'event_f2 will trigger one-shot mode action. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_F1_OST
      bit_offset: 6
      bit_width: 1
      description: 'event_f1 will trigger one-shot mode action. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_F0_OST
      bit_offset: 7
      bit_width: 1
      description: 'event_f0 will trigger one-shot mode action. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_A_CBC_D
      bit_offset: 8
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM1A when fault event occurs and
        timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_A_CBC_U
      bit_offset: 10
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM1A when fault event occurs and
        timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_A_OST_D
      bit_offset: 12
      bit_width: 2
      description: 'One-shot mode action on PWM1A when fault event occurs and timer
        is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_A_OST_U
      bit_offset: 14
      bit_width: 2
      description: 'One-shot mode action on PWM1A when fault event occurs and timer
        is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_B_CBC_D
      bit_offset: 16
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM1B when fault event occurs and
        timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_B_CBC_U
      bit_offset: 18
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM1B when fault event occurs and
        timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_B_OST_D
      bit_offset: 20
      bit_width: 2
      description: 'One-shot mode action on PWM1B when fault event occurs and timer
        is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_B_OST_U
      bit_offset: 22
      bit_width: 2
      description: 'One-shot mode action on PWM1B when fault event occurs and timer
        is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TZ1_CFG1
    addr: 0xa4
    size_bits: 32
    description: Software triggers for fault handler actions
    fields:
    - !Field
      name: TZ1_CLR_OST
      bit_offset: 0
      bit_width: 1
      description: a rising edge will clear on going one-shot mode action
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_CBCPULSE
      bit_offset: 1
      bit_width: 2
      description: 'cycle-by-cycle mode action refresh moment selection. Bit0: TEZ,
        bit1:TEP'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_FORCE_CBC
      bit_offset: 3
      bit_width: 1
      description: a toggle trigger a cycle-by-cycle mode action
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_FORCE_OST
      bit_offset: 4
      bit_width: 1
      description: a toggle (software negate its value) triggers a one-shot mode action
      read_allowed: true
      write_allowed: true
  - !Register
    name: TZ1_STATUS
    addr: 0xa8
    size_bits: 32
    description: Status of fault events.
    fields:
    - !Field
      name: TZ1_CBC_ON
      bit_offset: 0
      bit_width: 1
      description: Set and reset by hardware. If set, a cycle-by-cycle mode action
        is on going
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ1_OST_ON
      bit_offset: 1
      bit_width: 1
      description: Set and reset by hardware. If set, an one-shot mode action is on
        going
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMPR2_CFG
    addr: 0xac
    size_bits: 32
    description: Transfer status and update method for time stamp registers A and
      B
    fields:
    - !Field
      name: CMPR2_A_UPMETHOD
      bit_offset: 0
      bit_width: 4
      description: 'Update method for PWM generator 2 time stamp A''s active register.
        When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when
        bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1:
        disable the update.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR2_B_UPMETHOD
      bit_offset: 4
      bit_width: 4
      description: 'Update method for PWM generator 2 time stamp B''s active register.
        When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when
        bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1:
        disable the update.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR2_A_SHDW_FULL
      bit_offset: 8
      bit_width: 1
      description: Set and reset by hardware. If set, PWM generator 2 time stamp A's
        shadow reg is filled and waiting to be transferred to A's active reg. If cleared,
        A's active reg has been updated with shadow register latest value
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR2_B_SHDW_FULL
      bit_offset: 9
      bit_width: 1
      description: Set and reset by hardware. If set, PWM generator 2 time stamp B's
        shadow reg is filled and waiting to be transferred to B's active reg. If cleared,
        B's active reg has been updated with shadow register latest value
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMPR2_VALUE0
    addr: 0xb0
    size_bits: 32
    description: Shadow register for register A.
    fields:
    - !Field
      name: CMPR2_A
      bit_offset: 0
      bit_width: 16
      description: PWM generator 2 time stamp A's shadow register
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMPR2_VALUE1
    addr: 0xb4
    size_bits: 32
    description: Shadow register for register B.
    fields:
    - !Field
      name: CMPR2_B
      bit_offset: 0
      bit_width: 16
      description: PWM generator 2 time stamp B's shadow register
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_CFG0
    addr: 0xb8
    size_bits: 32
    description: Fault event T0 and T1 handling
    fields:
    - !Field
      name: GEN2_CFG_UPMETHOD
      bit_offset: 0
      bit_width: 4
      description: 'Update method for PWM generator 2''s active register of configuration.
        When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when
        bit1 is set to 1:'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_T0_SEL
      bit_offset: 4
      bit_width: 3
      description: 'Source selection for PWM generator 2 event_t0, take effect immediately,
        0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_T1_SEL
      bit_offset: 7
      bit_width: 3
      description: 'Source selection for PWM generator 2 event_t1, take effect immediately,
        0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_FORCE
    addr: 0xbc
    size_bits: 32
    description: Permissives to force PWM2A and PWM2B outputs by software
    reset_value: 0x20
    fields:
    - !Field
      name: GEN2_CNTUFORCE_UPMETHOD
      bit_offset: 0
      bit_width: 6
      description: 'Updating method for continuous software force of PWM generator
        2. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ,,when
        bit1 is set to 1: TEP, when bit2 is set to 1: TEA, when bit3 is set to 1:
        TEB, when bit4 is set to 1: sync, when bit5 is set to 1: disable update. (TEA/B
        here and below means an event generated when the timer''s value equals to
        that of register A/B.)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_A_CNTUFORCE_MODE
      bit_offset: 6
      bit_width: 2
      description: 'Continuous software force mode for PWM2A. 0: disabled, 1: low,
        2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_CNTUFORCE_MODE
      bit_offset: 8
      bit_width: 2
      description: 'Continuous software force mode for PWM2B. 0: disabled, 1: low,
        2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_A_NCIFORCE
      bit_offset: 10
      bit_width: 1
      description: Trigger of non-continuous immediate software-force event for PWM2A,
        a toggle will trigger a force event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_A_NCIFORCE_MODE
      bit_offset: 11
      bit_width: 2
      description: 'non-continuous immediate software force mode for PWM2A, 0: disabled,
        1: low, 2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_NCIFORCE
      bit_offset: 13
      bit_width: 1
      description: Trigger of non-continuous immediate software-force event for PWM2B,
        a toggle will trigger a force event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN2_B_NCIFORCE_MODE
      bit_offset: 14
      bit_width: 2
      description: 'non-continuous immediate software force mode for PWM2B, 0: disabled,
        1: low, 2: high, 3: disabled'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_A
    addr: 0xc0
    size_bits: 32
    description: Actions triggered by events on PWM2A
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      description: Action on PWM2A triggered by event TEZ when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      description: Action on PWM2A triggered by event TEP when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      description: Action on PWM2A triggered by event TEA when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      description: Action on PWM2A triggered by event TEB when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      description: Action on PWM2A triggered by event_t0 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      description: Action on PWM2A triggered by event_t1 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      description: Action on PWM2A triggered by event TEZ when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      description: Action on PWM2A triggered by event TEP when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      description: Action on PWM2A triggered by event TEA when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      description: Action on PWM2A triggered by event TEB when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      description: Action on PWM2A triggered by event_t0 when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      description: 'Action on PWM2A triggered by event_t1 when timer decreasing. 0:
        no change, 1: low, 2: high, 3: toggle'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN2_B
    addr: 0xc4
    size_bits: 32
    description: Actions triggered by events on PWM2B
    fields:
    - !Field
      name: UTEZ
      bit_offset: 0
      bit_width: 2
      description: Action on PWM2B triggered by event TEZ when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEP
      bit_offset: 2
      bit_width: 2
      description: Action on PWM2B triggered by event TEP when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEA
      bit_offset: 4
      bit_width: 2
      description: Action on PWM2B triggered by event TEA when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTEB
      bit_offset: 6
      bit_width: 2
      description: Action on PWM2B triggered by event TEB when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT0
      bit_offset: 8
      bit_width: 2
      description: Action on PWM2B triggered by event_t0 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UT1
      bit_offset: 10
      bit_width: 2
      description: Action on PWM2B triggered by event_t1 when timer increasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEZ
      bit_offset: 12
      bit_width: 2
      description: Action on PWM2B triggered by event TEZ when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEP
      bit_offset: 14
      bit_width: 2
      description: Action on PWM2B triggered by event TEP when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEA
      bit_offset: 16
      bit_width: 2
      description: Action on PWM2B triggered by event TEA when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEB
      bit_offset: 18
      bit_width: 2
      description: Action on PWM2B triggered by event TEB when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT0
      bit_offset: 20
      bit_width: 2
      description: Action on PWM2B triggered by event_t0 when timer decreasing
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT1
      bit_offset: 22
      bit_width: 2
      description: 'Action on PWM2B triggered by event_t1 when timer decreasing. 0:
        no change, 1: low, 2: high, 3: toggle'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DB2_CFG
    addr: 0xc8
    size_bits: 32
    description: dead time type selection and configuration
    reset_value: 0x18000
    fields:
    - !Field
      name: DB2_FED_UPMETHOD
      bit_offset: 0
      bit_width: 4
      description: 'Update method for FED (falling edge delay) active register. 0:
        immediate, bit0: tez, bit1: tep, bit2: sync, bit3: freeze'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB2_RED_UPMETHOD
      bit_offset: 4
      bit_width: 4
      description: 'Update method for RED (rising edge delay) active register. 0:
        immediate, bit0: tez, bit1: tep, bit2: sync, bit3: freeze'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB2_DEB_MODE
      bit_offset: 8
      bit_width: 1
      description: 'S8 in documentation, dual-edge B mode, 0: fed/red take effect
        on different path separately, 1: fed/red take effect on B path, A out is in
        bypass or dulpB mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB2_A_OUTSWAP
      bit_offset: 9
      bit_width: 1
      description: S6 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB2_B_OUTSWAP
      bit_offset: 10
      bit_width: 1
      description: S7 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB2_RED_INSEL
      bit_offset: 11
      bit_width: 1
      description: S4 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB2_FED_INSEL
      bit_offset: 12
      bit_width: 1
      description: S5 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB2_RED_OUTINVERT
      bit_offset: 13
      bit_width: 1
      description: S2 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB2_FED_OUTINVERT
      bit_offset: 14
      bit_width: 1
      description: S3 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB2_A_OUTBYPASS
      bit_offset: 15
      bit_width: 1
      description: S1 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB2_B_OUTBYPASS
      bit_offset: 16
      bit_width: 1
      description: S0 in documentation
      read_allowed: true
      write_allowed: true
    - !Field
      name: DB2_CLK_SEL
      bit_offset: 17
      bit_width: 1
      description: 'Dead time generator 2 clock selection. 0: PWM_clk, 1: PT_clk'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DB2_FED_CFG
    addr: 0xcc
    size_bits: 32
    description: Shadow register for falling edge delay (FED).
    fields:
    - !Field
      name: DB2_FED
      bit_offset: 0
      bit_width: 16
      description: Shadow register for FED
      read_allowed: true
      write_allowed: true
  - !Register
    name: DB2_RED_CFG
    addr: 0xd0
    size_bits: 32
    description: Shadow register for rising edge delay (RED).
    fields:
    - !Field
      name: DB2_RED
      bit_offset: 0
      bit_width: 16
      description: Shadow register for RED
      read_allowed: true
      write_allowed: true
  - !Register
    name: CHOPPER2_CFG
    addr: 0xd4
    size_bits: 32
    description: Carrier enable and configuratoin
    fields:
    - !Field
      name: CHOPPER2_EN
      bit_offset: 0
      bit_width: 1
      description: When set, carrier0 function is enabled. When cleared, carrier0
        is bypassed
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER2_PRESCALE
      bit_offset: 1
      bit_width: 4
      description: PWM carrier0 clock (PC_clk) prescale value. Period of PC_clk =
        period of PWM_clk * (PWM_CARRIER0_PRESCALE + 1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER2_DUTY
      bit_offset: 5
      bit_width: 3
      description: carrier duty selection. Duty = PWM_CARRIER0_DUTY / 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER2_OSHTWTH
      bit_offset: 8
      bit_width: 4
      description: width of the fist pulse in number of periods of the carrier
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER2_OUT_INVERT
      bit_offset: 12
      bit_width: 1
      description: when set, invert the output of PWM2A and PWM2B for this submodule
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHOPPER2_IN_INVERT
      bit_offset: 13
      bit_width: 1
      description: when set, invert the input of PWM2A and PWM2B for this submodule
      read_allowed: true
      write_allowed: true
  - !Register
    name: TZ2_CFG0
    addr: 0xd8
    size_bits: 32
    description: Actions on PWM2A and PWM2B trip events
    fields:
    - !Field
      name: TZ2_SW_CBC
      bit_offset: 0
      bit_width: 1
      description: 'Enable register for software force cycle-by-cycle mode action.
        0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_F2_CBC
      bit_offset: 1
      bit_width: 1
      description: 'event_f2 will trigger cycle-by-cycle mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_F1_CBC
      bit_offset: 2
      bit_width: 1
      description: 'event_f1 will trigger cycle-by-cycle mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_F0_CBC
      bit_offset: 3
      bit_width: 1
      description: 'event_f0 will trigger cycle-by-cycle mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_SW_OST
      bit_offset: 4
      bit_width: 1
      description: 'Enable register for software force one-shot mode action. 0: disable,
        1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_F2_OST
      bit_offset: 5
      bit_width: 1
      description: 'event_f2 will trigger one-shot mode action. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_F1_OST
      bit_offset: 6
      bit_width: 1
      description: 'event_f1 will trigger one-shot mode action. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_F0_OST
      bit_offset: 7
      bit_width: 1
      description: 'event_f0 will trigger one-shot mode action. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_A_CBC_D
      bit_offset: 8
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM2A when fault event occurs and
        timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_A_CBC_U
      bit_offset: 10
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM2A when fault event occurs and
        timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_A_OST_D
      bit_offset: 12
      bit_width: 2
      description: 'One-shot mode action on PWM2A when fault event occurs and timer
        is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_A_OST_U
      bit_offset: 14
      bit_width: 2
      description: 'One-shot mode action on PWM2A when fault event occurs and timer
        is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_B_CBC_D
      bit_offset: 16
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM2B when fault event occurs and
        timer is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_B_CBC_U
      bit_offset: 18
      bit_width: 2
      description: 'Cycle-by-cycle mode action on PWM2B when fault event occurs and
        timer is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_B_OST_D
      bit_offset: 20
      bit_width: 2
      description: 'One-shot mode action on PWM2B when fault event occurs and timer
        is decreasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_B_OST_U
      bit_offset: 22
      bit_width: 2
      description: 'One-shot mode action on PWM2B when fault event occurs and timer
        is increasing. 0: do nothing, 1: force lo, 2: force hi, 3: toggle'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TZ2_CFG1
    addr: 0xdc
    size_bits: 32
    description: Software triggers for fault handler actions
    fields:
    - !Field
      name: TZ2_CLR_OST
      bit_offset: 0
      bit_width: 1
      description: a rising edge will clear on going one-shot mode action
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_CBCPULSE
      bit_offset: 1
      bit_width: 2
      description: 'cycle-by-cycle mode action refresh moment selection. Bit0: TEZ,
        bit1:TEP'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_FORCE_CBC
      bit_offset: 3
      bit_width: 1
      description: a toggle trigger a cycle-by-cycle mode action
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_FORCE_OST
      bit_offset: 4
      bit_width: 1
      description: a toggle (software negate its value) triggers a one-shot mode action
      read_allowed: true
      write_allowed: true
  - !Register
    name: TZ2_STATUS
    addr: 0xe0
    size_bits: 32
    description: Status of fault events.
    fields:
    - !Field
      name: TZ2_CBC_ON
      bit_offset: 0
      bit_width: 1
      description: Set and reset by hardware. If set, a cycle-by-cycle mode action
        is on going
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ2_OST_ON
      bit_offset: 1
      bit_width: 1
      description: Set and reset by hardware. If set, an one-shot mode action is on
        going
      read_allowed: true
      write_allowed: false
  - !Register
    name: FAULT_DETECT
    addr: 0xe4
    size_bits: 32
    description: Fault detection configuration and status
    fields:
    - !Field
      name: F0_EN
      bit_offset: 0
      bit_width: 1
      description: When set, event_f0 generation is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: F1_EN
      bit_offset: 1
      bit_width: 1
      description: When set, event_f1 generation is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: F2_EN
      bit_offset: 2
      bit_width: 1
      description: When set, event_f2 generation is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: F0_POLE
      bit_offset: 3
      bit_width: 1
      description: 'Set event_f0 trigger polarity on FAULT2 source from GPIO matrix.
        0: level low, 1: level high'
      read_allowed: true
      write_allowed: true
    - !Field
      name: F1_POLE
      bit_offset: 4
      bit_width: 1
      description: 'Set event_f1 trigger polarity on FAULT2 source from GPIO matrix.
        0: level low, 1: level high'
      read_allowed: true
      write_allowed: true
    - !Field
      name: F2_POLE
      bit_offset: 5
      bit_width: 1
      description: 'Set event_f2 trigger polarity on FAULT2 source from GPIO matrix.
        0: level low, 1: level high'
      read_allowed: true
      write_allowed: true
    - !Field
      name: EVENT_F0
      bit_offset: 6
      bit_width: 1
      description: Set and reset by hardware. If set, event_f0 is on going
      read_allowed: true
      write_allowed: false
    - !Field
      name: EVENT_F1
      bit_offset: 7
      bit_width: 1
      description: Set and reset by hardware. If set, event_f1 is on going
      read_allowed: true
      write_allowed: false
    - !Field
      name: EVENT_F2
      bit_offset: 8
      bit_width: 1
      description: Set and reset by hardware. If set, event_f2 is on going
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_TIMER_CFG
    addr: 0xe8
    size_bits: 32
    description: Configure capture timer
    fields:
    - !Field
      name: CAP_TIMER_EN
      bit_offset: 0
      bit_width: 1
      description: When set, capture timer incrementing under APB_clk is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP_SYNCI_EN
      bit_offset: 1
      bit_width: 1
      description: When set, capture timer sync is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP_SYNCI_SEL
      bit_offset: 2
      bit_width: 3
      description: 'capture module sync input selection. 0: none, 1: timer0 sync_out,
        2: timer1 sync_out, 3: timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1
        from GPIO matrix, 6: SYNC2 from GPIO matrix'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP_SYNC_SW
      bit_offset: 5
      bit_width: 1
      description: Write 1 will force a capture timer sync, capture timer is loaded
        with value in phase register.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_TIMER_PHASE
    addr: 0xec
    size_bits: 32
    description: Phase for capture timer sync
    fields:
    - !Field
      name: CAP_PHASE
      bit_offset: 0
      bit_width: 32
      description: Phase value for capture timer sync operation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CAP_CH0_CFG
    addr: 0xf0
    size_bits: 32
    description: Capture channel 0 configuration and enable
    fields:
    - !Field
      name: CAP0_EN
      bit_offset: 0
      bit_width: 1
      description: When set, capture on channel 0 is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_MODE
      bit_offset: 1
      bit_width: 2
      description: 'Edge of capture on channel 0 after prescaling. When bit0 is set
        to 1: enable capture on the negative edge, When bit1 is set to 1: enable capture
        on the positive edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_PRESCALE
      bit_offset: 3
      bit_width: 8
      description: Value of prescaling on possitive edge of CAP0. Prescale value =
        PWM_CAP0_PRESCALE + 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_IN_INVERT
      bit_offset: 11
      bit_width: 1
      description: when set, CAP0 form GPIO matrix is inverted before prescale
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_SW
      bit_offset: 12
      bit_width: 1
      description: Write 1 will trigger a software forced capture on channel 0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_CH1_CFG
    addr: 0xf4
    size_bits: 32
    description: Capture channel 1 configuration and enable
    fields:
    - !Field
      name: CAP1_EN
      bit_offset: 0
      bit_width: 1
      description: When set, capture on channel 2 is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_MODE
      bit_offset: 1
      bit_width: 2
      description: 'Edge of capture on channel 1 after prescaling. When bit0 is set
        to 1: enable capture on the negative edge, When bit1 is set to 1: enable capture
        on the positive edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_PRESCALE
      bit_offset: 3
      bit_width: 8
      description: Value of prescaling on possitive edge of CAP1. Prescale value =
        PWM_CAP1_PRESCALE + 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_IN_INVERT
      bit_offset: 11
      bit_width: 1
      description: when set, CAP1 form GPIO matrix is inverted before prescale
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_SW
      bit_offset: 12
      bit_width: 1
      description: Write 1 will trigger a software forced capture on channel 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_CH2_CFG
    addr: 0xf8
    size_bits: 32
    description: Capture channel 2 configuration and enable
    fields:
    - !Field
      name: CAP2_EN
      bit_offset: 0
      bit_width: 1
      description: When set, capture on channel 2 is enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_MODE
      bit_offset: 1
      bit_width: 2
      description: 'Edge of capture on channel 2 after prescaling. When bit0 is set
        to 1: enable capture on the negative edge, When bit1 is set to 1: enable capture
        on the positive edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_PRESCALE
      bit_offset: 3
      bit_width: 8
      description: Value of prescaling on possitive edge of CAP2. Prescale value =
        PWM_CAP2_PRESCALE + 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_IN_INVERT
      bit_offset: 11
      bit_width: 1
      description: when set, CAP2 form GPIO matrix is inverted before prescale
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_SW
      bit_offset: 12
      bit_width: 1
      description: Write 1 will trigger a software forced capture on channel 2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAP_CH0
    addr: 0xfc
    size_bits: 32
    description: Value of last capture on channel 0
    fields:
    - !Field
      name: CAP0_VALUE
      bit_offset: 0
      bit_width: 32
      description: Value of last capture on channel 0
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_CH1
    addr: 0x100
    size_bits: 32
    description: Value of last capture on channel 1
    fields:
    - !Field
      name: CAP1_VALUE
      bit_offset: 0
      bit_width: 32
      description: Value of last capture on channel 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_CH2
    addr: 0x104
    size_bits: 32
    description: Value of last capture on channel 2
    fields:
    - !Field
      name: CAP2_VALUE
      bit_offset: 0
      bit_width: 32
      description: Value of last capture on channel 2
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAP_STATUS
    addr: 0x108
    size_bits: 32
    description: Edge of last capture trigger
    fields:
    - !Field
      name: CAP0_EDGE
      bit_offset: 0
      bit_width: 1
      description: 'Edge of last capture trigger on channel 0, 0: posedge, 1: negedge'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP1_EDGE
      bit_offset: 1
      bit_width: 1
      description: 'Edge of last capture trigger on channel 1, 0: posedge, 1: negedge'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP2_EDGE
      bit_offset: 2
      bit_width: 1
      description: 'Edge of last capture trigger on channel 2, 0: posedge, 1: negedge'
      read_allowed: true
      write_allowed: false
  - !Register
    name: UPDATE_CFG
    addr: 0x10c
    size_bits: 32
    description: Enable update.
    reset_value: 0x55
    fields:
    - !Field
      name: GLOBAL_UP_EN
      bit_offset: 0
      bit_width: 1
      description: The global enable of update of all active registers in MCPWM module
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLOBAL_FORCE_UP
      bit_offset: 1
      bit_width: 1
      description: a toggle (software invert its value) will trigger a forced update
        of all active registers in MCPWM module
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP0_UP_EN
      bit_offset: 2
      bit_width: 1
      description: When set and PWM_GLOBAL_UP_EN is set, update of active registers
        in PWM operator 0 are enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP0_FORCE_UP
      bit_offset: 3
      bit_width: 1
      description: a toggle (software invert its value) will trigger a forced update
        of active registers in PWM operator 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP1_UP_EN
      bit_offset: 4
      bit_width: 1
      description: When set and PWM_GLOBAL_UP_EN is set, update of active registers
        in PWM operator 1 are enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP1_FORCE_UP
      bit_offset: 5
      bit_width: 1
      description: a toggle (software invert its value) will trigger a forced update
        of active registers in PWM operator 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP2_UP_EN
      bit_offset: 6
      bit_width: 1
      description: When set and PWM_GLOBAL_UP_EN is set, update of active registers
        in PWM operator 2 are enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: OP2_FORCE_UP
      bit_offset: 7
      bit_width: 1
      description: a toggle (software invert its value) will trigger a forced update
        of active registers in PWM operator 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0x110
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: TIMER0_STOP_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The enable bit for the interrupt triggered when the timer 0 stops.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_STOP_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The enable bit for the interrupt triggered when the timer 1 stops.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_STOP_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The enable bit for the interrupt triggered when the timer 2 stops.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_TEZ_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM timer 0 TEZ
        event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_TEZ_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM timer 1 TEZ
        event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_TEZ_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM timer 2 TEZ
        event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_TEP_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM timer 0 TEP
        event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_TEP_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM timer 1 TEP
        event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_TEP_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM timer 2 TEP
        event.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT0_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The enable bit for the interrupt triggered when event_f0 starts.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT1_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The enable bit for the interrupt triggered when event_f1 starts.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT2_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The enable bit for the interrupt triggered when event_f2 starts.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT0_CLR_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The enable bit for the interrupt triggered when event_f0 ends.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT1_CLR_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: The enable bit for the interrupt triggered when event_f1 ends.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAULT2_CLR_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: The enable bit for the interrupt triggered when event_f2 ends.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR0_TEA_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM operator 0
        TEA event
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR1_TEA_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM operator 1
        TEA event
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR2_TEA_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM operator 2
        TEA event
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR0_TEB_INT_ENA
      bit_offset: 18
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM operator 0
        TEB event
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR1_TEB_INT_ENA
      bit_offset: 19
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM operator 1
        TEB event
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMPR2_TEB_INT_ENA
      bit_offset: 20
      bit_width: 1
      description: The enable bit for the interrupt triggered by a PWM operator 2
        TEB event
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_CBC_INT_ENA
      bit_offset: 21
      bit_width: 1
      description: The enable bit for the interrupt triggered by a cycle-by-cycle
        mode action on PWM0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_CBC_INT_ENA
      bit_offset: 22
      bit_width: 1
      description: The enable bit for the interrupt triggered by a cycle-by-cycle
        mode action on PWM1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_CBC_INT_ENA
      bit_offset: 23
      bit_width: 1
      description: The enable bit for the interrupt triggered by a cycle-by-cycle
        mode action on PWM2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ0_OST_INT_ENA
      bit_offset: 24
      bit_width: 1
      description: The enable bit for the interrupt triggered by a one-shot mode action
        on PWM0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ1_OST_INT_ENA
      bit_offset: 25
      bit_width: 1
      description: The enable bit for the interrupt triggered by a one-shot mode action
        on PWM1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZ2_OST_INT_ENA
      bit_offset: 26
      bit_width: 1
      description: The enable bit for the interrupt triggered by a one-shot mode action
        on PWM2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP0_INT_ENA
      bit_offset: 27
      bit_width: 1
      description: The enable bit for the interrupt triggered by capture on channel
        0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP1_INT_ENA
      bit_offset: 28
      bit_width: 1
      description: The enable bit for the interrupt triggered by capture on channel
        1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAP2_INT_ENA
      bit_offset: 29
      bit_width: 1
      description: The enable bit for the interrupt triggered by capture on channel
        2.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x114
    size_bits: 32
    description: Raw interrupt status
    fields:
    - !Field
      name: TIMER0_STOP_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw status bit for the interrupt triggered when the timer 0
        stops.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_STOP_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw status bit for the interrupt triggered when the timer 1
        stops.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_STOP_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw status bit for the interrupt triggered when the timer 2
        stops.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEZ_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM timer 0
        TEZ event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEZ_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM timer 1
        TEZ event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEZ_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM timer 2
        TEZ event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEP_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM timer 0
        TEP event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEP_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM timer 1
        TEP event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEP_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM timer 2
        TEP event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: The raw status bit for the interrupt triggered when event_f0 starts.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: The raw status bit for the interrupt triggered when event_f1 starts.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: The raw status bit for the interrupt triggered when event_f2 starts.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_CLR_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: The raw status bit for the interrupt triggered when event_f0 ends.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_CLR_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: The raw status bit for the interrupt triggered when event_f1 ends.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_CLR_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: The raw status bit for the interrupt triggered when event_f2 ends.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR0_TEA_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM operator
        0 TEA event
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR1_TEA_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM operator
        1 TEA event
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR2_TEA_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM operator
        2 TEA event
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR0_TEB_INT_RAW
      bit_offset: 18
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM operator
        0 TEB event
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR1_TEB_INT_RAW
      bit_offset: 19
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM operator
        1 TEB event
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR2_TEB_INT_RAW
      bit_offset: 20
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a PWM operator
        2 TEB event
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ0_CBC_INT_RAW
      bit_offset: 21
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a cycle-by-cycle
        mode action on PWM0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ1_CBC_INT_RAW
      bit_offset: 22
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a cycle-by-cycle
        mode action on PWM1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ2_CBC_INT_RAW
      bit_offset: 23
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a cycle-by-cycle
        mode action on PWM2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ0_OST_INT_RAW
      bit_offset: 24
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a one-shot mode
        action on PWM0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ1_OST_INT_RAW
      bit_offset: 25
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a one-shot mode
        action on PWM1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ2_OST_INT_RAW
      bit_offset: 26
      bit_width: 1
      description: The raw status bit for the interrupt triggered by a one-shot mode
        action on PWM2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP0_INT_RAW
      bit_offset: 27
      bit_width: 1
      description: The raw status bit for the interrupt triggered by capture on channel
        0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP1_INT_RAW
      bit_offset: 28
      bit_width: 1
      description: The raw status bit for the interrupt triggered by capture on channel
        1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP2_INT_RAW
      bit_offset: 29
      bit_width: 1
      description: The raw status bit for the interrupt triggered by capture on channel
        2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x118
    size_bits: 32
    description: Masked interrupt status
    fields:
    - !Field
      name: TIMER0_STOP_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The masked status bit for the interrupt triggered when the timer
        0 stops.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_STOP_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The masked status bit for the interrupt triggered when the timer
        1 stops.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_STOP_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The masked status bit for the interrupt triggered when the timer
        2 stops.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEZ_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM timer
        0 TEZ event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEZ_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM timer
        1 TEZ event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEZ_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM timer
        2 TEZ event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER0_TEP_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM timer
        0 TEP event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_TEP_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM timer
        1 TEP event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_TEP_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM timer
        2 TEP event.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The masked status bit for the interrupt triggered when event_f0
        starts.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_INT_ST
      bit_offset: 10
      bit_width: 1
      description: The masked status bit for the interrupt triggered when event_f1
        starts.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The masked status bit for the interrupt triggered when event_f2
        starts.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT0_CLR_INT_ST
      bit_offset: 12
      bit_width: 1
      description: The masked status bit for the interrupt triggered when event_f0
        ends.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT1_CLR_INT_ST
      bit_offset: 13
      bit_width: 1
      description: The masked status bit for the interrupt triggered when event_f1
        ends.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FAULT2_CLR_INT_ST
      bit_offset: 14
      bit_width: 1
      description: The masked status bit for the interrupt triggered when event_f2
        ends.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR0_TEA_INT_ST
      bit_offset: 15
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM operator
        0 TEA event
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR1_TEA_INT_ST
      bit_offset: 16
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM operator
        1 TEA event
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR2_TEA_INT_ST
      bit_offset: 17
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM operator
        2 TEA event
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR0_TEB_INT_ST
      bit_offset: 18
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM operator
        0 TEB event
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR1_TEB_INT_ST
      bit_offset: 19
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM operator
        1 TEB event
      read_allowed: true
      write_allowed: false
    - !Field
      name: CMPR2_TEB_INT_ST
      bit_offset: 20
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a PWM operator
        2 TEB event
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ0_CBC_INT_ST
      bit_offset: 21
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a cycle-by-cycle
        mode action on PWM0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ1_CBC_INT_ST
      bit_offset: 22
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a cycle-by-cycle
        mode action on PWM1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ2_CBC_INT_ST
      bit_offset: 23
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a cycle-by-cycle
        mode action on PWM2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ0_OST_INT_ST
      bit_offset: 24
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a one-shot
        mode action on PWM0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ1_OST_INT_ST
      bit_offset: 25
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a one-shot
        mode action on PWM1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZ2_OST_INT_ST
      bit_offset: 26
      bit_width: 1
      description: The masked status bit for the interrupt triggered by a one-shot
        mode action on PWM2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP0_INT_ST
      bit_offset: 27
      bit_width: 1
      description: The masked status bit for the interrupt triggered by capture on
        channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP1_INT_ST
      bit_offset: 28
      bit_width: 1
      description: The masked status bit for the interrupt triggered by capture on
        channel 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CAP2_INT_ST
      bit_offset: 29
      bit_width: 1
      description: The masked status bit for the interrupt triggered by capture on
        channel 2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR
    addr: 0x11c
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: TIMER0_STOP_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the interrupt triggered when the timer 0
        stops.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER1_STOP_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the interrupt triggered when the timer 1
        stops.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER2_STOP_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the interrupt triggered when the timer 2
        stops.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER0_TEZ_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM timer 0
        TEZ event.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER1_TEZ_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM timer 1
        TEZ event.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER2_TEZ_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM timer 2
        TEZ event.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER0_TEP_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM timer 0
        TEP event.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER1_TEP_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM timer 1
        TEP event.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER2_TEP_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM timer 2
        TEP event.
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT0_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the interrupt triggered when event_f0 starts.
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT1_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear the interrupt triggered when event_f1 starts.
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT2_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the interrupt triggered when event_f2 starts.
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT0_CLR_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear the interrupt triggered when event_f0 ends.
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT1_CLR_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this bit to clear the interrupt triggered when event_f1 ends.
      read_allowed: false
      write_allowed: true
    - !Field
      name: FAULT2_CLR_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear the interrupt triggered when event_f2 ends.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CMPR0_TEA_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM operator
        0 TEA event
      read_allowed: false
      write_allowed: true
    - !Field
      name: CMPR1_TEA_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM operator
        1 TEA event
      read_allowed: false
      write_allowed: true
    - !Field
      name: CMPR2_TEA_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM operator
        2 TEA event
      read_allowed: false
      write_allowed: true
    - !Field
      name: CMPR0_TEB_INT_CLR
      bit_offset: 18
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM operator
        0 TEB event
      read_allowed: false
      write_allowed: true
    - !Field
      name: CMPR1_TEB_INT_CLR
      bit_offset: 19
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM operator
        1 TEB event
      read_allowed: false
      write_allowed: true
    - !Field
      name: CMPR2_TEB_INT_CLR
      bit_offset: 20
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a PWM operator
        2 TEB event
      read_allowed: false
      write_allowed: true
    - !Field
      name: TZ0_CBC_INT_CLR
      bit_offset: 21
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a cycle-by-cycle
        mode action on PWM0.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TZ1_CBC_INT_CLR
      bit_offset: 22
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a cycle-by-cycle
        mode action on PWM1.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TZ2_CBC_INT_CLR
      bit_offset: 23
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a cycle-by-cycle
        mode action on PWM2.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TZ0_OST_INT_CLR
      bit_offset: 24
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a one-shot mode
        action on PWM0.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TZ1_OST_INT_CLR
      bit_offset: 25
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a one-shot mode
        action on PWM1.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TZ2_OST_INT_CLR
      bit_offset: 26
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by a one-shot mode
        action on PWM2.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAP0_INT_CLR
      bit_offset: 27
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by capture on channel
        0.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAP1_INT_CLR
      bit_offset: 28
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by capture on channel
        1.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAP2_INT_CLR
      bit_offset: 29
      bit_width: 1
      description: Set this bit to clear the interrupt triggered by capture on channel
        2.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CLK
    addr: 0x120
    size_bits: 32
    description: MCPWM APB configuration register
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Force clock on for this register file
      read_allowed: true
      write_allowed: true
  - !Register
    name: VERSION
    addr: 0x124
    size_bits: 32
    description: Version register.
    reset_value: 0x1509110
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: Version of this register file
      read_allowed: true
      write_allowed: true
- !Module
  name: RSA
  description: RSA (Rivest Shamir Adleman) Accelerator
  base_addr: 0x6003c000
  size: 0x834
  registers:
  - !Register
    name: M_PRIME
    addr: 0x800
    size_bits: 32
    description: RSA M' register
    fields:
    - !Field
      name: M_PRIME
      bit_offset: 0
      bit_width: 32
      description: Stores M'
      read_allowed: true
      write_allowed: true
  - !Register
    name: MODE
    addr: 0x804
    size_bits: 32
    description: RSA length mode register
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 7
      description: Stores the RSA length mode
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLEAN
    addr: 0x808
    size_bits: 32
    description: RSA clean register
    fields:
    - !Field
      name: CLEAN
      bit_offset: 0
      bit_width: 1
      description: The content of this bit is 1 when memories complete initialization.
      read_allowed: true
      write_allowed: false
  - !Register
    name: MODEXP_START
    addr: 0x80c
    size_bits: 32
    description: Modular exponentiation trigger register.
    fields:
    - !Field
      name: MODEXP_START
      bit_offset: 0
      bit_width: 1
      description: Set this bit to 1 to start the modular exponentiation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: MODMULT_START
    addr: 0x810
    size_bits: 32
    description: Modular multiplication trigger register.
    fields:
    - !Field
      name: MODMULT_START
      bit_offset: 0
      bit_width: 1
      description: Set this bit to 1 to start the modular multiplication
      read_allowed: false
      write_allowed: true
  - !Register
    name: MULT_START
    addr: 0x814
    size_bits: 32
    description: Normal multiplication trigger register.
    fields:
    - !Field
      name: MULT_START
      bit_offset: 0
      bit_width: 1
      description: Set this bit to 1 to start the multiplicaiton.
      read_allowed: false
      write_allowed: true
  - !Register
    name: IDLE
    addr: 0x818
    size_bits: 32
    description: RSA idle register
    fields:
    - !Field
      name: IDLE
      bit_offset: 0
      bit_width: 1
      description: The content of this bit is 1 when the RSA accelerator is idle.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLEAR_INTERRUPT
    addr: 0x81c
    size_bits: 32
    description: RSA interrupt clear register
    fields:
    - !Field
      name: CLEAR_INTERRUPT
      bit_offset: 0
      bit_width: 1
      description: set this bit to 1 to clear the RSA interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CONSTANT_TIME
    addr: 0x820
    size_bits: 32
    description: CONSTANT_TIME option control register
    reset_value: 0x1
    fields:
    - !Field
      name: CONSTANT_TIME
      bit_offset: 0
      bit_width: 1
      description: 'Controls the CONSTANT_TIME option. 0: acceleration. 1: no acceleration(by
        default).'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEARCH_ENABLE
    addr: 0x824
    size_bits: 32
    description: SEARCH option enable register
    fields:
    - !Field
      name: SEARCH_ENABLE
      bit_offset: 0
      bit_width: 1
      description: 'Controls the SEARCH option. 0: no acceleration(by default). 1:
        acceleration.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEARCH_POS
    addr: 0x828
    size_bits: 32
    description: RSA search position configure register
    fields:
    - !Field
      name: SEARCH_POS
      bit_offset: 0
      bit_width: 12
      description: This field is used to configure the starting search position when
        the acceleration option of SEARCH is used.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INTERRUPT_ENA
    addr: 0x82c
    size_bits: 32
    description: RSA interrupt enable register
    fields:
    - !Field
      name: INTERRUPT_ENA
      bit_offset: 0
      bit_width: 1
      description: Set this bit to 1 to enable the RSA interrupt. This option is enabled
        by default.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x830
    size_bits: 32
    description: RSA version control register
    reset_value: 0x20191231
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 30
      description: rsa version information
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_MEM[0]
    addr: 0x0
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[1]
    addr: 0x1
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[2]
    addr: 0x2
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[3]
    addr: 0x3
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[4]
    addr: 0x4
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[5]
    addr: 0x5
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[6]
    addr: 0x6
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[7]
    addr: 0x7
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[8]
    addr: 0x8
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[9]
    addr: 0x9
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[10]
    addr: 0xa
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[11]
    addr: 0xb
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[12]
    addr: 0xc
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[13]
    addr: 0xd
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[14]
    addr: 0xe
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[15]
    addr: 0xf
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[16]
    addr: 0x10
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[17]
    addr: 0x11
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[18]
    addr: 0x12
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[19]
    addr: 0x13
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[20]
    addr: 0x14
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[21]
    addr: 0x15
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[22]
    addr: 0x16
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[23]
    addr: 0x17
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[24]
    addr: 0x18
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[25]
    addr: 0x19
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[26]
    addr: 0x1a
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[27]
    addr: 0x1b
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[28]
    addr: 0x1c
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[29]
    addr: 0x1d
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[30]
    addr: 0x1e
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[31]
    addr: 0x1f
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[32]
    addr: 0x20
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[33]
    addr: 0x21
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[34]
    addr: 0x22
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[35]
    addr: 0x23
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[36]
    addr: 0x24
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[37]
    addr: 0x25
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[38]
    addr: 0x26
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[39]
    addr: 0x27
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[40]
    addr: 0x28
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[41]
    addr: 0x29
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[42]
    addr: 0x2a
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[43]
    addr: 0x2b
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[44]
    addr: 0x2c
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[45]
    addr: 0x2d
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[46]
    addr: 0x2e
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[47]
    addr: 0x2f
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[48]
    addr: 0x30
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[49]
    addr: 0x31
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[50]
    addr: 0x32
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[51]
    addr: 0x33
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[52]
    addr: 0x34
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[53]
    addr: 0x35
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[54]
    addr: 0x36
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[55]
    addr: 0x37
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[56]
    addr: 0x38
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[57]
    addr: 0x39
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[58]
    addr: 0x3a
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[59]
    addr: 0x3b
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[60]
    addr: 0x3c
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[61]
    addr: 0x3d
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[62]
    addr: 0x3e
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[63]
    addr: 0x3f
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[64]
    addr: 0x40
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[65]
    addr: 0x41
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[66]
    addr: 0x42
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[67]
    addr: 0x43
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[68]
    addr: 0x44
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[69]
    addr: 0x45
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[70]
    addr: 0x46
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[71]
    addr: 0x47
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[72]
    addr: 0x48
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[73]
    addr: 0x49
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[74]
    addr: 0x4a
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[75]
    addr: 0x4b
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[76]
    addr: 0x4c
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[77]
    addr: 0x4d
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[78]
    addr: 0x4e
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[79]
    addr: 0x4f
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[80]
    addr: 0x50
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[81]
    addr: 0x51
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[82]
    addr: 0x52
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[83]
    addr: 0x53
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[84]
    addr: 0x54
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[85]
    addr: 0x55
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[86]
    addr: 0x56
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[87]
    addr: 0x57
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[88]
    addr: 0x58
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[89]
    addr: 0x59
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[90]
    addr: 0x5a
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[91]
    addr: 0x5b
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[92]
    addr: 0x5c
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[93]
    addr: 0x5d
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[94]
    addr: 0x5e
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[95]
    addr: 0x5f
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[96]
    addr: 0x60
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[97]
    addr: 0x61
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[98]
    addr: 0x62
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[99]
    addr: 0x63
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[100]
    addr: 0x64
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[101]
    addr: 0x65
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[102]
    addr: 0x66
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[103]
    addr: 0x67
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[104]
    addr: 0x68
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[105]
    addr: 0x69
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[106]
    addr: 0x6a
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[107]
    addr: 0x6b
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[108]
    addr: 0x6c
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[109]
    addr: 0x6d
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[110]
    addr: 0x6e
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[111]
    addr: 0x6f
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[112]
    addr: 0x70
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[113]
    addr: 0x71
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[114]
    addr: 0x72
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[115]
    addr: 0x73
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[116]
    addr: 0x74
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[117]
    addr: 0x75
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[118]
    addr: 0x76
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[119]
    addr: 0x77
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[120]
    addr: 0x78
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[121]
    addr: 0x79
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[122]
    addr: 0x7a
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[123]
    addr: 0x7b
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[124]
    addr: 0x7c
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[125]
    addr: 0x7d
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[126]
    addr: 0x7e
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[127]
    addr: 0x7f
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[128]
    addr: 0x80
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[129]
    addr: 0x81
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[130]
    addr: 0x82
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[131]
    addr: 0x83
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[132]
    addr: 0x84
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[133]
    addr: 0x85
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[134]
    addr: 0x86
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[135]
    addr: 0x87
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[136]
    addr: 0x88
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[137]
    addr: 0x89
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[138]
    addr: 0x8a
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[139]
    addr: 0x8b
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[140]
    addr: 0x8c
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[141]
    addr: 0x8d
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[142]
    addr: 0x8e
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[143]
    addr: 0x8f
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[144]
    addr: 0x90
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[145]
    addr: 0x91
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[146]
    addr: 0x92
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[147]
    addr: 0x93
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[148]
    addr: 0x94
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[149]
    addr: 0x95
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[150]
    addr: 0x96
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[151]
    addr: 0x97
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[152]
    addr: 0x98
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[153]
    addr: 0x99
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[154]
    addr: 0x9a
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[155]
    addr: 0x9b
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[156]
    addr: 0x9c
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[157]
    addr: 0x9d
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[158]
    addr: 0x9e
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[159]
    addr: 0x9f
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[160]
    addr: 0xa0
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[161]
    addr: 0xa1
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[162]
    addr: 0xa2
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[163]
    addr: 0xa3
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[164]
    addr: 0xa4
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[165]
    addr: 0xa5
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[166]
    addr: 0xa6
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[167]
    addr: 0xa7
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[168]
    addr: 0xa8
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[169]
    addr: 0xa9
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[170]
    addr: 0xaa
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[171]
    addr: 0xab
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[172]
    addr: 0xac
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[173]
    addr: 0xad
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[174]
    addr: 0xae
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[175]
    addr: 0xaf
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[176]
    addr: 0xb0
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[177]
    addr: 0xb1
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[178]
    addr: 0xb2
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[179]
    addr: 0xb3
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[180]
    addr: 0xb4
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[181]
    addr: 0xb5
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[182]
    addr: 0xb6
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[183]
    addr: 0xb7
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[184]
    addr: 0xb8
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[185]
    addr: 0xb9
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[186]
    addr: 0xba
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[187]
    addr: 0xbb
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[188]
    addr: 0xbc
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[189]
    addr: 0xbd
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[190]
    addr: 0xbe
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[191]
    addr: 0xbf
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[192]
    addr: 0xc0
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[193]
    addr: 0xc1
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[194]
    addr: 0xc2
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[195]
    addr: 0xc3
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[196]
    addr: 0xc4
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[197]
    addr: 0xc5
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[198]
    addr: 0xc6
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[199]
    addr: 0xc7
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[200]
    addr: 0xc8
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[201]
    addr: 0xc9
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[202]
    addr: 0xca
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[203]
    addr: 0xcb
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[204]
    addr: 0xcc
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[205]
    addr: 0xcd
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[206]
    addr: 0xce
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[207]
    addr: 0xcf
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[208]
    addr: 0xd0
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[209]
    addr: 0xd1
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[210]
    addr: 0xd2
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[211]
    addr: 0xd3
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[212]
    addr: 0xd4
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[213]
    addr: 0xd5
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[214]
    addr: 0xd6
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[215]
    addr: 0xd7
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[216]
    addr: 0xd8
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[217]
    addr: 0xd9
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[218]
    addr: 0xda
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[219]
    addr: 0xdb
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[220]
    addr: 0xdc
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[221]
    addr: 0xdd
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[222]
    addr: 0xde
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[223]
    addr: 0xdf
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[224]
    addr: 0xe0
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[225]
    addr: 0xe1
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[226]
    addr: 0xe2
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[227]
    addr: 0xe3
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[228]
    addr: 0xe4
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[229]
    addr: 0xe5
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[230]
    addr: 0xe6
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[231]
    addr: 0xe7
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[232]
    addr: 0xe8
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[233]
    addr: 0xe9
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[234]
    addr: 0xea
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[235]
    addr: 0xeb
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[236]
    addr: 0xec
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[237]
    addr: 0xed
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[238]
    addr: 0xee
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[239]
    addr: 0xef
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[240]
    addr: 0xf0
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[241]
    addr: 0xf1
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[242]
    addr: 0xf2
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[243]
    addr: 0xf3
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[244]
    addr: 0xf4
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[245]
    addr: 0xf5
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[246]
    addr: 0xf6
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[247]
    addr: 0xf7
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[248]
    addr: 0xf8
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[249]
    addr: 0xf9
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[250]
    addr: 0xfa
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[251]
    addr: 0xfb
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[252]
    addr: 0xfc
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[253]
    addr: 0xfd
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[254]
    addr: 0xfe
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[255]
    addr: 0xff
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[256]
    addr: 0x100
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[257]
    addr: 0x101
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[258]
    addr: 0x102
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[259]
    addr: 0x103
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[260]
    addr: 0x104
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[261]
    addr: 0x105
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[262]
    addr: 0x106
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[263]
    addr: 0x107
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[264]
    addr: 0x108
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[265]
    addr: 0x109
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[266]
    addr: 0x10a
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[267]
    addr: 0x10b
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[268]
    addr: 0x10c
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[269]
    addr: 0x10d
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[270]
    addr: 0x10e
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[271]
    addr: 0x10f
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[272]
    addr: 0x110
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[273]
    addr: 0x111
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[274]
    addr: 0x112
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[275]
    addr: 0x113
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[276]
    addr: 0x114
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[277]
    addr: 0x115
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[278]
    addr: 0x116
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[279]
    addr: 0x117
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[280]
    addr: 0x118
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[281]
    addr: 0x119
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[282]
    addr: 0x11a
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[283]
    addr: 0x11b
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[284]
    addr: 0x11c
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[285]
    addr: 0x11d
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[286]
    addr: 0x11e
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[287]
    addr: 0x11f
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[288]
    addr: 0x120
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[289]
    addr: 0x121
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[290]
    addr: 0x122
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[291]
    addr: 0x123
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[292]
    addr: 0x124
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[293]
    addr: 0x125
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[294]
    addr: 0x126
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[295]
    addr: 0x127
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[296]
    addr: 0x128
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[297]
    addr: 0x129
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[298]
    addr: 0x12a
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[299]
    addr: 0x12b
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[300]
    addr: 0x12c
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[301]
    addr: 0x12d
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[302]
    addr: 0x12e
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[303]
    addr: 0x12f
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[304]
    addr: 0x130
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[305]
    addr: 0x131
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[306]
    addr: 0x132
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[307]
    addr: 0x133
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[308]
    addr: 0x134
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[309]
    addr: 0x135
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[310]
    addr: 0x136
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[311]
    addr: 0x137
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[312]
    addr: 0x138
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[313]
    addr: 0x139
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[314]
    addr: 0x13a
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[315]
    addr: 0x13b
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[316]
    addr: 0x13c
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[317]
    addr: 0x13d
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[318]
    addr: 0x13e
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[319]
    addr: 0x13f
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[320]
    addr: 0x140
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[321]
    addr: 0x141
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[322]
    addr: 0x142
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[323]
    addr: 0x143
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[324]
    addr: 0x144
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[325]
    addr: 0x145
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[326]
    addr: 0x146
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[327]
    addr: 0x147
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[328]
    addr: 0x148
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[329]
    addr: 0x149
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[330]
    addr: 0x14a
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[331]
    addr: 0x14b
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[332]
    addr: 0x14c
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[333]
    addr: 0x14d
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[334]
    addr: 0x14e
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[335]
    addr: 0x14f
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[336]
    addr: 0x150
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[337]
    addr: 0x151
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[338]
    addr: 0x152
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[339]
    addr: 0x153
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[340]
    addr: 0x154
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[341]
    addr: 0x155
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[342]
    addr: 0x156
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[343]
    addr: 0x157
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[344]
    addr: 0x158
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[345]
    addr: 0x159
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[346]
    addr: 0x15a
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[347]
    addr: 0x15b
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[348]
    addr: 0x15c
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[349]
    addr: 0x15d
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[350]
    addr: 0x15e
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[351]
    addr: 0x15f
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[352]
    addr: 0x160
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[353]
    addr: 0x161
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[354]
    addr: 0x162
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[355]
    addr: 0x163
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[356]
    addr: 0x164
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[357]
    addr: 0x165
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[358]
    addr: 0x166
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[359]
    addr: 0x167
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[360]
    addr: 0x168
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[361]
    addr: 0x169
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[362]
    addr: 0x16a
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[363]
    addr: 0x16b
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[364]
    addr: 0x16c
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[365]
    addr: 0x16d
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[366]
    addr: 0x16e
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[367]
    addr: 0x16f
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[368]
    addr: 0x170
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[369]
    addr: 0x171
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[370]
    addr: 0x172
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[371]
    addr: 0x173
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[372]
    addr: 0x174
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[373]
    addr: 0x175
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[374]
    addr: 0x176
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[375]
    addr: 0x177
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[376]
    addr: 0x178
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[377]
    addr: 0x179
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[378]
    addr: 0x17a
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[379]
    addr: 0x17b
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[380]
    addr: 0x17c
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[381]
    addr: 0x17d
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[382]
    addr: 0x17e
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[383]
    addr: 0x17f
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[384]
    addr: 0x180
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[385]
    addr: 0x181
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[386]
    addr: 0x182
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[387]
    addr: 0x183
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[388]
    addr: 0x184
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[389]
    addr: 0x185
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[390]
    addr: 0x186
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[391]
    addr: 0x187
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[392]
    addr: 0x188
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[393]
    addr: 0x189
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[394]
    addr: 0x18a
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[395]
    addr: 0x18b
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[396]
    addr: 0x18c
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[397]
    addr: 0x18d
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[398]
    addr: 0x18e
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[399]
    addr: 0x18f
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[400]
    addr: 0x190
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[401]
    addr: 0x191
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[402]
    addr: 0x192
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[403]
    addr: 0x193
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[404]
    addr: 0x194
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[405]
    addr: 0x195
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[406]
    addr: 0x196
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[407]
    addr: 0x197
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[408]
    addr: 0x198
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[409]
    addr: 0x199
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[410]
    addr: 0x19a
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[411]
    addr: 0x19b
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[412]
    addr: 0x19c
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[413]
    addr: 0x19d
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[414]
    addr: 0x19e
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[415]
    addr: 0x19f
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[416]
    addr: 0x1a0
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[417]
    addr: 0x1a1
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[418]
    addr: 0x1a2
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[419]
    addr: 0x1a3
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[420]
    addr: 0x1a4
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[421]
    addr: 0x1a5
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[422]
    addr: 0x1a6
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[423]
    addr: 0x1a7
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[424]
    addr: 0x1a8
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[425]
    addr: 0x1a9
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[426]
    addr: 0x1aa
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[427]
    addr: 0x1ab
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[428]
    addr: 0x1ac
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[429]
    addr: 0x1ad
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[430]
    addr: 0x1ae
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[431]
    addr: 0x1af
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[432]
    addr: 0x1b0
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[433]
    addr: 0x1b1
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[434]
    addr: 0x1b2
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[435]
    addr: 0x1b3
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[436]
    addr: 0x1b4
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[437]
    addr: 0x1b5
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[438]
    addr: 0x1b6
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[439]
    addr: 0x1b7
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[440]
    addr: 0x1b8
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[441]
    addr: 0x1b9
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[442]
    addr: 0x1ba
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[443]
    addr: 0x1bb
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[444]
    addr: 0x1bc
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[445]
    addr: 0x1bd
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[446]
    addr: 0x1be
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[447]
    addr: 0x1bf
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[448]
    addr: 0x1c0
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[449]
    addr: 0x1c1
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[450]
    addr: 0x1c2
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[451]
    addr: 0x1c3
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[452]
    addr: 0x1c4
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[453]
    addr: 0x1c5
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[454]
    addr: 0x1c6
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[455]
    addr: 0x1c7
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[456]
    addr: 0x1c8
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[457]
    addr: 0x1c9
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[458]
    addr: 0x1ca
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[459]
    addr: 0x1cb
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[460]
    addr: 0x1cc
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[461]
    addr: 0x1cd
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[462]
    addr: 0x1ce
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[463]
    addr: 0x1cf
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[464]
    addr: 0x1d0
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[465]
    addr: 0x1d1
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[466]
    addr: 0x1d2
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[467]
    addr: 0x1d3
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[468]
    addr: 0x1d4
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[469]
    addr: 0x1d5
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[470]
    addr: 0x1d6
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[471]
    addr: 0x1d7
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[472]
    addr: 0x1d8
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[473]
    addr: 0x1d9
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[474]
    addr: 0x1da
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[475]
    addr: 0x1db
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[476]
    addr: 0x1dc
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[477]
    addr: 0x1dd
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[478]
    addr: 0x1de
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[479]
    addr: 0x1df
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[480]
    addr: 0x1e0
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[481]
    addr: 0x1e1
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[482]
    addr: 0x1e2
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[483]
    addr: 0x1e3
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[484]
    addr: 0x1e4
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[485]
    addr: 0x1e5
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[486]
    addr: 0x1e6
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[487]
    addr: 0x1e7
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[488]
    addr: 0x1e8
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[489]
    addr: 0x1e9
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[490]
    addr: 0x1ea
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[491]
    addr: 0x1eb
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[492]
    addr: 0x1ec
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[493]
    addr: 0x1ed
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[494]
    addr: 0x1ee
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[495]
    addr: 0x1ef
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[496]
    addr: 0x1f0
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[497]
    addr: 0x1f1
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[498]
    addr: 0x1f2
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[499]
    addr: 0x1f3
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[500]
    addr: 0x1f4
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[501]
    addr: 0x1f5
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[502]
    addr: 0x1f6
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[503]
    addr: 0x1f7
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[504]
    addr: 0x1f8
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[505]
    addr: 0x1f9
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[506]
    addr: 0x1fa
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[507]
    addr: 0x1fb
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[508]
    addr: 0x1fc
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[509]
    addr: 0x1fd
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[510]
    addr: 0x1fe
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: M_MEM[511]
    addr: 0x1ff
    size_bits: 8
    description: Memory M
    fields: []
  - !Register
    name: Z_MEM[0]
    addr: 0x200
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[1]
    addr: 0x201
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[2]
    addr: 0x202
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[3]
    addr: 0x203
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[4]
    addr: 0x204
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[5]
    addr: 0x205
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[6]
    addr: 0x206
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[7]
    addr: 0x207
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[8]
    addr: 0x208
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[9]
    addr: 0x209
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[10]
    addr: 0x20a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[11]
    addr: 0x20b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[12]
    addr: 0x20c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[13]
    addr: 0x20d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[14]
    addr: 0x20e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[15]
    addr: 0x20f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[16]
    addr: 0x210
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[17]
    addr: 0x211
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[18]
    addr: 0x212
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[19]
    addr: 0x213
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[20]
    addr: 0x214
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[21]
    addr: 0x215
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[22]
    addr: 0x216
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[23]
    addr: 0x217
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[24]
    addr: 0x218
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[25]
    addr: 0x219
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[26]
    addr: 0x21a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[27]
    addr: 0x21b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[28]
    addr: 0x21c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[29]
    addr: 0x21d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[30]
    addr: 0x21e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[31]
    addr: 0x21f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[32]
    addr: 0x220
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[33]
    addr: 0x221
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[34]
    addr: 0x222
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[35]
    addr: 0x223
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[36]
    addr: 0x224
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[37]
    addr: 0x225
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[38]
    addr: 0x226
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[39]
    addr: 0x227
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[40]
    addr: 0x228
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[41]
    addr: 0x229
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[42]
    addr: 0x22a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[43]
    addr: 0x22b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[44]
    addr: 0x22c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[45]
    addr: 0x22d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[46]
    addr: 0x22e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[47]
    addr: 0x22f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[48]
    addr: 0x230
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[49]
    addr: 0x231
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[50]
    addr: 0x232
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[51]
    addr: 0x233
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[52]
    addr: 0x234
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[53]
    addr: 0x235
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[54]
    addr: 0x236
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[55]
    addr: 0x237
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[56]
    addr: 0x238
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[57]
    addr: 0x239
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[58]
    addr: 0x23a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[59]
    addr: 0x23b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[60]
    addr: 0x23c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[61]
    addr: 0x23d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[62]
    addr: 0x23e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[63]
    addr: 0x23f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[64]
    addr: 0x240
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[65]
    addr: 0x241
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[66]
    addr: 0x242
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[67]
    addr: 0x243
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[68]
    addr: 0x244
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[69]
    addr: 0x245
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[70]
    addr: 0x246
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[71]
    addr: 0x247
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[72]
    addr: 0x248
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[73]
    addr: 0x249
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[74]
    addr: 0x24a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[75]
    addr: 0x24b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[76]
    addr: 0x24c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[77]
    addr: 0x24d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[78]
    addr: 0x24e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[79]
    addr: 0x24f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[80]
    addr: 0x250
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[81]
    addr: 0x251
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[82]
    addr: 0x252
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[83]
    addr: 0x253
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[84]
    addr: 0x254
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[85]
    addr: 0x255
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[86]
    addr: 0x256
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[87]
    addr: 0x257
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[88]
    addr: 0x258
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[89]
    addr: 0x259
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[90]
    addr: 0x25a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[91]
    addr: 0x25b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[92]
    addr: 0x25c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[93]
    addr: 0x25d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[94]
    addr: 0x25e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[95]
    addr: 0x25f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[96]
    addr: 0x260
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[97]
    addr: 0x261
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[98]
    addr: 0x262
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[99]
    addr: 0x263
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[100]
    addr: 0x264
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[101]
    addr: 0x265
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[102]
    addr: 0x266
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[103]
    addr: 0x267
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[104]
    addr: 0x268
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[105]
    addr: 0x269
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[106]
    addr: 0x26a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[107]
    addr: 0x26b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[108]
    addr: 0x26c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[109]
    addr: 0x26d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[110]
    addr: 0x26e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[111]
    addr: 0x26f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[112]
    addr: 0x270
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[113]
    addr: 0x271
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[114]
    addr: 0x272
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[115]
    addr: 0x273
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[116]
    addr: 0x274
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[117]
    addr: 0x275
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[118]
    addr: 0x276
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[119]
    addr: 0x277
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[120]
    addr: 0x278
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[121]
    addr: 0x279
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[122]
    addr: 0x27a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[123]
    addr: 0x27b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[124]
    addr: 0x27c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[125]
    addr: 0x27d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[126]
    addr: 0x27e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[127]
    addr: 0x27f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[128]
    addr: 0x280
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[129]
    addr: 0x281
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[130]
    addr: 0x282
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[131]
    addr: 0x283
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[132]
    addr: 0x284
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[133]
    addr: 0x285
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[134]
    addr: 0x286
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[135]
    addr: 0x287
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[136]
    addr: 0x288
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[137]
    addr: 0x289
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[138]
    addr: 0x28a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[139]
    addr: 0x28b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[140]
    addr: 0x28c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[141]
    addr: 0x28d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[142]
    addr: 0x28e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[143]
    addr: 0x28f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[144]
    addr: 0x290
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[145]
    addr: 0x291
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[146]
    addr: 0x292
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[147]
    addr: 0x293
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[148]
    addr: 0x294
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[149]
    addr: 0x295
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[150]
    addr: 0x296
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[151]
    addr: 0x297
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[152]
    addr: 0x298
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[153]
    addr: 0x299
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[154]
    addr: 0x29a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[155]
    addr: 0x29b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[156]
    addr: 0x29c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[157]
    addr: 0x29d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[158]
    addr: 0x29e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[159]
    addr: 0x29f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[160]
    addr: 0x2a0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[161]
    addr: 0x2a1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[162]
    addr: 0x2a2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[163]
    addr: 0x2a3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[164]
    addr: 0x2a4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[165]
    addr: 0x2a5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[166]
    addr: 0x2a6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[167]
    addr: 0x2a7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[168]
    addr: 0x2a8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[169]
    addr: 0x2a9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[170]
    addr: 0x2aa
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[171]
    addr: 0x2ab
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[172]
    addr: 0x2ac
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[173]
    addr: 0x2ad
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[174]
    addr: 0x2ae
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[175]
    addr: 0x2af
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[176]
    addr: 0x2b0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[177]
    addr: 0x2b1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[178]
    addr: 0x2b2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[179]
    addr: 0x2b3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[180]
    addr: 0x2b4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[181]
    addr: 0x2b5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[182]
    addr: 0x2b6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[183]
    addr: 0x2b7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[184]
    addr: 0x2b8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[185]
    addr: 0x2b9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[186]
    addr: 0x2ba
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[187]
    addr: 0x2bb
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[188]
    addr: 0x2bc
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[189]
    addr: 0x2bd
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[190]
    addr: 0x2be
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[191]
    addr: 0x2bf
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[192]
    addr: 0x2c0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[193]
    addr: 0x2c1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[194]
    addr: 0x2c2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[195]
    addr: 0x2c3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[196]
    addr: 0x2c4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[197]
    addr: 0x2c5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[198]
    addr: 0x2c6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[199]
    addr: 0x2c7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[200]
    addr: 0x2c8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[201]
    addr: 0x2c9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[202]
    addr: 0x2ca
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[203]
    addr: 0x2cb
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[204]
    addr: 0x2cc
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[205]
    addr: 0x2cd
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[206]
    addr: 0x2ce
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[207]
    addr: 0x2cf
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[208]
    addr: 0x2d0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[209]
    addr: 0x2d1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[210]
    addr: 0x2d2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[211]
    addr: 0x2d3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[212]
    addr: 0x2d4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[213]
    addr: 0x2d5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[214]
    addr: 0x2d6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[215]
    addr: 0x2d7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[216]
    addr: 0x2d8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[217]
    addr: 0x2d9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[218]
    addr: 0x2da
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[219]
    addr: 0x2db
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[220]
    addr: 0x2dc
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[221]
    addr: 0x2dd
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[222]
    addr: 0x2de
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[223]
    addr: 0x2df
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[224]
    addr: 0x2e0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[225]
    addr: 0x2e1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[226]
    addr: 0x2e2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[227]
    addr: 0x2e3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[228]
    addr: 0x2e4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[229]
    addr: 0x2e5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[230]
    addr: 0x2e6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[231]
    addr: 0x2e7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[232]
    addr: 0x2e8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[233]
    addr: 0x2e9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[234]
    addr: 0x2ea
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[235]
    addr: 0x2eb
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[236]
    addr: 0x2ec
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[237]
    addr: 0x2ed
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[238]
    addr: 0x2ee
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[239]
    addr: 0x2ef
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[240]
    addr: 0x2f0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[241]
    addr: 0x2f1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[242]
    addr: 0x2f2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[243]
    addr: 0x2f3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[244]
    addr: 0x2f4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[245]
    addr: 0x2f5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[246]
    addr: 0x2f6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[247]
    addr: 0x2f7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[248]
    addr: 0x2f8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[249]
    addr: 0x2f9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[250]
    addr: 0x2fa
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[251]
    addr: 0x2fb
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[252]
    addr: 0x2fc
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[253]
    addr: 0x2fd
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[254]
    addr: 0x2fe
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[255]
    addr: 0x2ff
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[256]
    addr: 0x300
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[257]
    addr: 0x301
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[258]
    addr: 0x302
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[259]
    addr: 0x303
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[260]
    addr: 0x304
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[261]
    addr: 0x305
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[262]
    addr: 0x306
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[263]
    addr: 0x307
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[264]
    addr: 0x308
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[265]
    addr: 0x309
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[266]
    addr: 0x30a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[267]
    addr: 0x30b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[268]
    addr: 0x30c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[269]
    addr: 0x30d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[270]
    addr: 0x30e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[271]
    addr: 0x30f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[272]
    addr: 0x310
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[273]
    addr: 0x311
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[274]
    addr: 0x312
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[275]
    addr: 0x313
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[276]
    addr: 0x314
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[277]
    addr: 0x315
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[278]
    addr: 0x316
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[279]
    addr: 0x317
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[280]
    addr: 0x318
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[281]
    addr: 0x319
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[282]
    addr: 0x31a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[283]
    addr: 0x31b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[284]
    addr: 0x31c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[285]
    addr: 0x31d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[286]
    addr: 0x31e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[287]
    addr: 0x31f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[288]
    addr: 0x320
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[289]
    addr: 0x321
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[290]
    addr: 0x322
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[291]
    addr: 0x323
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[292]
    addr: 0x324
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[293]
    addr: 0x325
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[294]
    addr: 0x326
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[295]
    addr: 0x327
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[296]
    addr: 0x328
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[297]
    addr: 0x329
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[298]
    addr: 0x32a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[299]
    addr: 0x32b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[300]
    addr: 0x32c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[301]
    addr: 0x32d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[302]
    addr: 0x32e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[303]
    addr: 0x32f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[304]
    addr: 0x330
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[305]
    addr: 0x331
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[306]
    addr: 0x332
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[307]
    addr: 0x333
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[308]
    addr: 0x334
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[309]
    addr: 0x335
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[310]
    addr: 0x336
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[311]
    addr: 0x337
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[312]
    addr: 0x338
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[313]
    addr: 0x339
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[314]
    addr: 0x33a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[315]
    addr: 0x33b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[316]
    addr: 0x33c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[317]
    addr: 0x33d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[318]
    addr: 0x33e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[319]
    addr: 0x33f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[320]
    addr: 0x340
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[321]
    addr: 0x341
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[322]
    addr: 0x342
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[323]
    addr: 0x343
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[324]
    addr: 0x344
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[325]
    addr: 0x345
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[326]
    addr: 0x346
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[327]
    addr: 0x347
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[328]
    addr: 0x348
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[329]
    addr: 0x349
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[330]
    addr: 0x34a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[331]
    addr: 0x34b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[332]
    addr: 0x34c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[333]
    addr: 0x34d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[334]
    addr: 0x34e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[335]
    addr: 0x34f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[336]
    addr: 0x350
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[337]
    addr: 0x351
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[338]
    addr: 0x352
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[339]
    addr: 0x353
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[340]
    addr: 0x354
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[341]
    addr: 0x355
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[342]
    addr: 0x356
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[343]
    addr: 0x357
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[344]
    addr: 0x358
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[345]
    addr: 0x359
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[346]
    addr: 0x35a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[347]
    addr: 0x35b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[348]
    addr: 0x35c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[349]
    addr: 0x35d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[350]
    addr: 0x35e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[351]
    addr: 0x35f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[352]
    addr: 0x360
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[353]
    addr: 0x361
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[354]
    addr: 0x362
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[355]
    addr: 0x363
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[356]
    addr: 0x364
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[357]
    addr: 0x365
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[358]
    addr: 0x366
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[359]
    addr: 0x367
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[360]
    addr: 0x368
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[361]
    addr: 0x369
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[362]
    addr: 0x36a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[363]
    addr: 0x36b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[364]
    addr: 0x36c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[365]
    addr: 0x36d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[366]
    addr: 0x36e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[367]
    addr: 0x36f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[368]
    addr: 0x370
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[369]
    addr: 0x371
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[370]
    addr: 0x372
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[371]
    addr: 0x373
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[372]
    addr: 0x374
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[373]
    addr: 0x375
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[374]
    addr: 0x376
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[375]
    addr: 0x377
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[376]
    addr: 0x378
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[377]
    addr: 0x379
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[378]
    addr: 0x37a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[379]
    addr: 0x37b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[380]
    addr: 0x37c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[381]
    addr: 0x37d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[382]
    addr: 0x37e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[383]
    addr: 0x37f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[384]
    addr: 0x380
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[385]
    addr: 0x381
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[386]
    addr: 0x382
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[387]
    addr: 0x383
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[388]
    addr: 0x384
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[389]
    addr: 0x385
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[390]
    addr: 0x386
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[391]
    addr: 0x387
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[392]
    addr: 0x388
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[393]
    addr: 0x389
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[394]
    addr: 0x38a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[395]
    addr: 0x38b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[396]
    addr: 0x38c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[397]
    addr: 0x38d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[398]
    addr: 0x38e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[399]
    addr: 0x38f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[400]
    addr: 0x390
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[401]
    addr: 0x391
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[402]
    addr: 0x392
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[403]
    addr: 0x393
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[404]
    addr: 0x394
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[405]
    addr: 0x395
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[406]
    addr: 0x396
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[407]
    addr: 0x397
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[408]
    addr: 0x398
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[409]
    addr: 0x399
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[410]
    addr: 0x39a
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[411]
    addr: 0x39b
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[412]
    addr: 0x39c
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[413]
    addr: 0x39d
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[414]
    addr: 0x39e
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[415]
    addr: 0x39f
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[416]
    addr: 0x3a0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[417]
    addr: 0x3a1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[418]
    addr: 0x3a2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[419]
    addr: 0x3a3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[420]
    addr: 0x3a4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[421]
    addr: 0x3a5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[422]
    addr: 0x3a6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[423]
    addr: 0x3a7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[424]
    addr: 0x3a8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[425]
    addr: 0x3a9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[426]
    addr: 0x3aa
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[427]
    addr: 0x3ab
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[428]
    addr: 0x3ac
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[429]
    addr: 0x3ad
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[430]
    addr: 0x3ae
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[431]
    addr: 0x3af
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[432]
    addr: 0x3b0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[433]
    addr: 0x3b1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[434]
    addr: 0x3b2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[435]
    addr: 0x3b3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[436]
    addr: 0x3b4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[437]
    addr: 0x3b5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[438]
    addr: 0x3b6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[439]
    addr: 0x3b7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[440]
    addr: 0x3b8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[441]
    addr: 0x3b9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[442]
    addr: 0x3ba
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[443]
    addr: 0x3bb
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[444]
    addr: 0x3bc
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[445]
    addr: 0x3bd
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[446]
    addr: 0x3be
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[447]
    addr: 0x3bf
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[448]
    addr: 0x3c0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[449]
    addr: 0x3c1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[450]
    addr: 0x3c2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[451]
    addr: 0x3c3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[452]
    addr: 0x3c4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[453]
    addr: 0x3c5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[454]
    addr: 0x3c6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[455]
    addr: 0x3c7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[456]
    addr: 0x3c8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[457]
    addr: 0x3c9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[458]
    addr: 0x3ca
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[459]
    addr: 0x3cb
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[460]
    addr: 0x3cc
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[461]
    addr: 0x3cd
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[462]
    addr: 0x3ce
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[463]
    addr: 0x3cf
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[464]
    addr: 0x3d0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[465]
    addr: 0x3d1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[466]
    addr: 0x3d2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[467]
    addr: 0x3d3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[468]
    addr: 0x3d4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[469]
    addr: 0x3d5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[470]
    addr: 0x3d6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[471]
    addr: 0x3d7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[472]
    addr: 0x3d8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[473]
    addr: 0x3d9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[474]
    addr: 0x3da
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[475]
    addr: 0x3db
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[476]
    addr: 0x3dc
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[477]
    addr: 0x3dd
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[478]
    addr: 0x3de
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[479]
    addr: 0x3df
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[480]
    addr: 0x3e0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[481]
    addr: 0x3e1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[482]
    addr: 0x3e2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[483]
    addr: 0x3e3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[484]
    addr: 0x3e4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[485]
    addr: 0x3e5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[486]
    addr: 0x3e6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[487]
    addr: 0x3e7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[488]
    addr: 0x3e8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[489]
    addr: 0x3e9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[490]
    addr: 0x3ea
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[491]
    addr: 0x3eb
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[492]
    addr: 0x3ec
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[493]
    addr: 0x3ed
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[494]
    addr: 0x3ee
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[495]
    addr: 0x3ef
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[496]
    addr: 0x3f0
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[497]
    addr: 0x3f1
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[498]
    addr: 0x3f2
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[499]
    addr: 0x3f3
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[500]
    addr: 0x3f4
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[501]
    addr: 0x3f5
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[502]
    addr: 0x3f6
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[503]
    addr: 0x3f7
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[504]
    addr: 0x3f8
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[505]
    addr: 0x3f9
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[506]
    addr: 0x3fa
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[507]
    addr: 0x3fb
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[508]
    addr: 0x3fc
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[509]
    addr: 0x3fd
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[510]
    addr: 0x3fe
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Z_MEM[511]
    addr: 0x3ff
    size_bits: 8
    description: Memory Z
    fields: []
  - !Register
    name: Y_MEM[0]
    addr: 0x400
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[1]
    addr: 0x401
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[2]
    addr: 0x402
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[3]
    addr: 0x403
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[4]
    addr: 0x404
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[5]
    addr: 0x405
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[6]
    addr: 0x406
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[7]
    addr: 0x407
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[8]
    addr: 0x408
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[9]
    addr: 0x409
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[10]
    addr: 0x40a
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[11]
    addr: 0x40b
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[12]
    addr: 0x40c
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[13]
    addr: 0x40d
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[14]
    addr: 0x40e
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[15]
    addr: 0x40f
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[16]
    addr: 0x410
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[17]
    addr: 0x411
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[18]
    addr: 0x412
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[19]
    addr: 0x413
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[20]
    addr: 0x414
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[21]
    addr: 0x415
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[22]
    addr: 0x416
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[23]
    addr: 0x417
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[24]
    addr: 0x418
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[25]
    addr: 0x419
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[26]
    addr: 0x41a
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[27]
    addr: 0x41b
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[28]
    addr: 0x41c
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[29]
    addr: 0x41d
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[30]
    addr: 0x41e
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[31]
    addr: 0x41f
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[32]
    addr: 0x420
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[33]
    addr: 0x421
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[34]
    addr: 0x422
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[35]
    addr: 0x423
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[36]
    addr: 0x424
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[37]
    addr: 0x425
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[38]
    addr: 0x426
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[39]
    addr: 0x427
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[40]
    addr: 0x428
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[41]
    addr: 0x429
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[42]
    addr: 0x42a
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[43]
    addr: 0x42b
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[44]
    addr: 0x42c
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[45]
    addr: 0x42d
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[46]
    addr: 0x42e
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[47]
    addr: 0x42f
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[48]
    addr: 0x430
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[49]
    addr: 0x431
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[50]
    addr: 0x432
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[51]
    addr: 0x433
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[52]
    addr: 0x434
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[53]
    addr: 0x435
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[54]
    addr: 0x436
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[55]
    addr: 0x437
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[56]
    addr: 0x438
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[57]
    addr: 0x439
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[58]
    addr: 0x43a
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[59]
    addr: 0x43b
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[60]
    addr: 0x43c
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[61]
    addr: 0x43d
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[62]
    addr: 0x43e
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[63]
    addr: 0x43f
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[64]
    addr: 0x440
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[65]
    addr: 0x441
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[66]
    addr: 0x442
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[67]
    addr: 0x443
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[68]
    addr: 0x444
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[69]
    addr: 0x445
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[70]
    addr: 0x446
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[71]
    addr: 0x447
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[72]
    addr: 0x448
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[73]
    addr: 0x449
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[74]
    addr: 0x44a
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[75]
    addr: 0x44b
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[76]
    addr: 0x44c
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[77]
    addr: 0x44d
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[78]
    addr: 0x44e
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[79]
    addr: 0x44f
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[80]
    addr: 0x450
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[81]
    addr: 0x451
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[82]
    addr: 0x452
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[83]
    addr: 0x453
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[84]
    addr: 0x454
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[85]
    addr: 0x455
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[86]
    addr: 0x456
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[87]
    addr: 0x457
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[88]
    addr: 0x458
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[89]
    addr: 0x459
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[90]
    addr: 0x45a
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[91]
    addr: 0x45b
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[92]
    addr: 0x45c
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[93]
    addr: 0x45d
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[94]
    addr: 0x45e
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[95]
    addr: 0x45f
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[96]
    addr: 0x460
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[97]
    addr: 0x461
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[98]
    addr: 0x462
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[99]
    addr: 0x463
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[100]
    addr: 0x464
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[101]
    addr: 0x465
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[102]
    addr: 0x466
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[103]
    addr: 0x467
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[104]
    addr: 0x468
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[105]
    addr: 0x469
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[106]
    addr: 0x46a
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[107]
    addr: 0x46b
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[108]
    addr: 0x46c
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[109]
    addr: 0x46d
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[110]
    addr: 0x46e
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[111]
    addr: 0x46f
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[112]
    addr: 0x470
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[113]
    addr: 0x471
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[114]
    addr: 0x472
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[115]
    addr: 0x473
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[116]
    addr: 0x474
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[117]
    addr: 0x475
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[118]
    addr: 0x476
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[119]
    addr: 0x477
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[120]
    addr: 0x478
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[121]
    addr: 0x479
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[122]
    addr: 0x47a
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[123]
    addr: 0x47b
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[124]
    addr: 0x47c
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[125]
    addr: 0x47d
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[126]
    addr: 0x47e
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[127]
    addr: 0x47f
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[128]
    addr: 0x480
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[129]
    addr: 0x481
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[130]
    addr: 0x482
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[131]
    addr: 0x483
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[132]
    addr: 0x484
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[133]
    addr: 0x485
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[134]
    addr: 0x486
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[135]
    addr: 0x487
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[136]
    addr: 0x488
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[137]
    addr: 0x489
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[138]
    addr: 0x48a
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[139]
    addr: 0x48b
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[140]
    addr: 0x48c
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[141]
    addr: 0x48d
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[142]
    addr: 0x48e
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[143]
    addr: 0x48f
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[144]
    addr: 0x490
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[145]
    addr: 0x491
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[146]
    addr: 0x492
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[147]
    addr: 0x493
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[148]
    addr: 0x494
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[149]
    addr: 0x495
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[150]
    addr: 0x496
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[151]
    addr: 0x497
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[152]
    addr: 0x498
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[153]
    addr: 0x499
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[154]
    addr: 0x49a
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[155]
    addr: 0x49b
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[156]
    addr: 0x49c
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[157]
    addr: 0x49d
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[158]
    addr: 0x49e
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[159]
    addr: 0x49f
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[160]
    addr: 0x4a0
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[161]
    addr: 0x4a1
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[162]
    addr: 0x4a2
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[163]
    addr: 0x4a3
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[164]
    addr: 0x4a4
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[165]
    addr: 0x4a5
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[166]
    addr: 0x4a6
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[167]
    addr: 0x4a7
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[168]
    addr: 0x4a8
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[169]
    addr: 0x4a9
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[170]
    addr: 0x4aa
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[171]
    addr: 0x4ab
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[172]
    addr: 0x4ac
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[173]
    addr: 0x4ad
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[174]
    addr: 0x4ae
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[175]
    addr: 0x4af
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[176]
    addr: 0x4b0
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[177]
    addr: 0x4b1
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[178]
    addr: 0x4b2
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[179]
    addr: 0x4b3
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[180]
    addr: 0x4b4
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[181]
    addr: 0x4b5
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[182]
    addr: 0x4b6
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[183]
    addr: 0x4b7
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[184]
    addr: 0x4b8
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[185]
    addr: 0x4b9
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[186]
    addr: 0x4ba
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[187]
    addr: 0x4bb
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[188]
    addr: 0x4bc
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[189]
    addr: 0x4bd
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[190]
    addr: 0x4be
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[191]
    addr: 0x4bf
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[192]
    addr: 0x4c0
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[193]
    addr: 0x4c1
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[194]
    addr: 0x4c2
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[195]
    addr: 0x4c3
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[196]
    addr: 0x4c4
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[197]
    addr: 0x4c5
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[198]
    addr: 0x4c6
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[199]
    addr: 0x4c7
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[200]
    addr: 0x4c8
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[201]
    addr: 0x4c9
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[202]
    addr: 0x4ca
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[203]
    addr: 0x4cb
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[204]
    addr: 0x4cc
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[205]
    addr: 0x4cd
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[206]
    addr: 0x4ce
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[207]
    addr: 0x4cf
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[208]
    addr: 0x4d0
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[209]
    addr: 0x4d1
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[210]
    addr: 0x4d2
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[211]
    addr: 0x4d3
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[212]
    addr: 0x4d4
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[213]
    addr: 0x4d5
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[214]
    addr: 0x4d6
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[215]
    addr: 0x4d7
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[216]
    addr: 0x4d8
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[217]
    addr: 0x4d9
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[218]
    addr: 0x4da
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[219]
    addr: 0x4db
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[220]
    addr: 0x4dc
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[221]
    addr: 0x4dd
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[222]
    addr: 0x4de
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[223]
    addr: 0x4df
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[224]
    addr: 0x4e0
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[225]
    addr: 0x4e1
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[226]
    addr: 0x4e2
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[227]
    addr: 0x4e3
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[228]
    addr: 0x4e4
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[229]
    addr: 0x4e5
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[230]
    addr: 0x4e6
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[231]
    addr: 0x4e7
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[232]
    addr: 0x4e8
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[233]
    addr: 0x4e9
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[234]
    addr: 0x4ea
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[235]
    addr: 0x4eb
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[236]
    addr: 0x4ec
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[237]
    addr: 0x4ed
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[238]
    addr: 0x4ee
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[239]
    addr: 0x4ef
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[240]
    addr: 0x4f0
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[241]
    addr: 0x4f1
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[242]
    addr: 0x4f2
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[243]
    addr: 0x4f3
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[244]
    addr: 0x4f4
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[245]
    addr: 0x4f5
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[246]
    addr: 0x4f6
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[247]
    addr: 0x4f7
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[248]
    addr: 0x4f8
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[249]
    addr: 0x4f9
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[250]
    addr: 0x4fa
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[251]
    addr: 0x4fb
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[252]
    addr: 0x4fc
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[253]
    addr: 0x4fd
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[254]
    addr: 0x4fe
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[255]
    addr: 0x4ff
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[256]
    addr: 0x500
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[257]
    addr: 0x501
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[258]
    addr: 0x502
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[259]
    addr: 0x503
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[260]
    addr: 0x504
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[261]
    addr: 0x505
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[262]
    addr: 0x506
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[263]
    addr: 0x507
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[264]
    addr: 0x508
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[265]
    addr: 0x509
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[266]
    addr: 0x50a
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[267]
    addr: 0x50b
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[268]
    addr: 0x50c
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[269]
    addr: 0x50d
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[270]
    addr: 0x50e
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[271]
    addr: 0x50f
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[272]
    addr: 0x510
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[273]
    addr: 0x511
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[274]
    addr: 0x512
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[275]
    addr: 0x513
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[276]
    addr: 0x514
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[277]
    addr: 0x515
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[278]
    addr: 0x516
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[279]
    addr: 0x517
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[280]
    addr: 0x518
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[281]
    addr: 0x519
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[282]
    addr: 0x51a
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[283]
    addr: 0x51b
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[284]
    addr: 0x51c
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[285]
    addr: 0x51d
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[286]
    addr: 0x51e
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[287]
    addr: 0x51f
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[288]
    addr: 0x520
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[289]
    addr: 0x521
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[290]
    addr: 0x522
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[291]
    addr: 0x523
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[292]
    addr: 0x524
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[293]
    addr: 0x525
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[294]
    addr: 0x526
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[295]
    addr: 0x527
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[296]
    addr: 0x528
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[297]
    addr: 0x529
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[298]
    addr: 0x52a
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[299]
    addr: 0x52b
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[300]
    addr: 0x52c
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[301]
    addr: 0x52d
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[302]
    addr: 0x52e
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[303]
    addr: 0x52f
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[304]
    addr: 0x530
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[305]
    addr: 0x531
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[306]
    addr: 0x532
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[307]
    addr: 0x533
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[308]
    addr: 0x534
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[309]
    addr: 0x535
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[310]
    addr: 0x536
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[311]
    addr: 0x537
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[312]
    addr: 0x538
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[313]
    addr: 0x539
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[314]
    addr: 0x53a
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[315]
    addr: 0x53b
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[316]
    addr: 0x53c
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[317]
    addr: 0x53d
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[318]
    addr: 0x53e
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[319]
    addr: 0x53f
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[320]
    addr: 0x540
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[321]
    addr: 0x541
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[322]
    addr: 0x542
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[323]
    addr: 0x543
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[324]
    addr: 0x544
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[325]
    addr: 0x545
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[326]
    addr: 0x546
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[327]
    addr: 0x547
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[328]
    addr: 0x548
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[329]
    addr: 0x549
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[330]
    addr: 0x54a
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[331]
    addr: 0x54b
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[332]
    addr: 0x54c
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[333]
    addr: 0x54d
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[334]
    addr: 0x54e
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[335]
    addr: 0x54f
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[336]
    addr: 0x550
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[337]
    addr: 0x551
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[338]
    addr: 0x552
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[339]
    addr: 0x553
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[340]
    addr: 0x554
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[341]
    addr: 0x555
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[342]
    addr: 0x556
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[343]
    addr: 0x557
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[344]
    addr: 0x558
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[345]
    addr: 0x559
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[346]
    addr: 0x55a
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[347]
    addr: 0x55b
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[348]
    addr: 0x55c
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[349]
    addr: 0x55d
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[350]
    addr: 0x55e
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[351]
    addr: 0x55f
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[352]
    addr: 0x560
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[353]
    addr: 0x561
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[354]
    addr: 0x562
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[355]
    addr: 0x563
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[356]
    addr: 0x564
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[357]
    addr: 0x565
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[358]
    addr: 0x566
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[359]
    addr: 0x567
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[360]
    addr: 0x568
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[361]
    addr: 0x569
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[362]
    addr: 0x56a
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[363]
    addr: 0x56b
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[364]
    addr: 0x56c
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[365]
    addr: 0x56d
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[366]
    addr: 0x56e
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[367]
    addr: 0x56f
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[368]
    addr: 0x570
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[369]
    addr: 0x571
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[370]
    addr: 0x572
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[371]
    addr: 0x573
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[372]
    addr: 0x574
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[373]
    addr: 0x575
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[374]
    addr: 0x576
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[375]
    addr: 0x577
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[376]
    addr: 0x578
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[377]
    addr: 0x579
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[378]
    addr: 0x57a
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[379]
    addr: 0x57b
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[380]
    addr: 0x57c
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[381]
    addr: 0x57d
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[382]
    addr: 0x57e
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[383]
    addr: 0x57f
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[384]
    addr: 0x580
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[385]
    addr: 0x581
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[386]
    addr: 0x582
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[387]
    addr: 0x583
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[388]
    addr: 0x584
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[389]
    addr: 0x585
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[390]
    addr: 0x586
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[391]
    addr: 0x587
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[392]
    addr: 0x588
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[393]
    addr: 0x589
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[394]
    addr: 0x58a
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[395]
    addr: 0x58b
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[396]
    addr: 0x58c
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[397]
    addr: 0x58d
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[398]
    addr: 0x58e
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[399]
    addr: 0x58f
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[400]
    addr: 0x590
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[401]
    addr: 0x591
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[402]
    addr: 0x592
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[403]
    addr: 0x593
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[404]
    addr: 0x594
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[405]
    addr: 0x595
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[406]
    addr: 0x596
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[407]
    addr: 0x597
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[408]
    addr: 0x598
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[409]
    addr: 0x599
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[410]
    addr: 0x59a
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[411]
    addr: 0x59b
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[412]
    addr: 0x59c
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[413]
    addr: 0x59d
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[414]
    addr: 0x59e
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[415]
    addr: 0x59f
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[416]
    addr: 0x5a0
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[417]
    addr: 0x5a1
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[418]
    addr: 0x5a2
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[419]
    addr: 0x5a3
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[420]
    addr: 0x5a4
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[421]
    addr: 0x5a5
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[422]
    addr: 0x5a6
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[423]
    addr: 0x5a7
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[424]
    addr: 0x5a8
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[425]
    addr: 0x5a9
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[426]
    addr: 0x5aa
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[427]
    addr: 0x5ab
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[428]
    addr: 0x5ac
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[429]
    addr: 0x5ad
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[430]
    addr: 0x5ae
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[431]
    addr: 0x5af
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[432]
    addr: 0x5b0
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[433]
    addr: 0x5b1
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[434]
    addr: 0x5b2
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[435]
    addr: 0x5b3
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[436]
    addr: 0x5b4
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[437]
    addr: 0x5b5
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[438]
    addr: 0x5b6
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[439]
    addr: 0x5b7
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[440]
    addr: 0x5b8
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[441]
    addr: 0x5b9
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[442]
    addr: 0x5ba
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[443]
    addr: 0x5bb
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[444]
    addr: 0x5bc
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[445]
    addr: 0x5bd
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[446]
    addr: 0x5be
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[447]
    addr: 0x5bf
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[448]
    addr: 0x5c0
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[449]
    addr: 0x5c1
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[450]
    addr: 0x5c2
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[451]
    addr: 0x5c3
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[452]
    addr: 0x5c4
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[453]
    addr: 0x5c5
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[454]
    addr: 0x5c6
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[455]
    addr: 0x5c7
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[456]
    addr: 0x5c8
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[457]
    addr: 0x5c9
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[458]
    addr: 0x5ca
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[459]
    addr: 0x5cb
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[460]
    addr: 0x5cc
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[461]
    addr: 0x5cd
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[462]
    addr: 0x5ce
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[463]
    addr: 0x5cf
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[464]
    addr: 0x5d0
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[465]
    addr: 0x5d1
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[466]
    addr: 0x5d2
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[467]
    addr: 0x5d3
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[468]
    addr: 0x5d4
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[469]
    addr: 0x5d5
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[470]
    addr: 0x5d6
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[471]
    addr: 0x5d7
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[472]
    addr: 0x5d8
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[473]
    addr: 0x5d9
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[474]
    addr: 0x5da
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[475]
    addr: 0x5db
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[476]
    addr: 0x5dc
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[477]
    addr: 0x5dd
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[478]
    addr: 0x5de
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[479]
    addr: 0x5df
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[480]
    addr: 0x5e0
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[481]
    addr: 0x5e1
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[482]
    addr: 0x5e2
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[483]
    addr: 0x5e3
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[484]
    addr: 0x5e4
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[485]
    addr: 0x5e5
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[486]
    addr: 0x5e6
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[487]
    addr: 0x5e7
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[488]
    addr: 0x5e8
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[489]
    addr: 0x5e9
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[490]
    addr: 0x5ea
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[491]
    addr: 0x5eb
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[492]
    addr: 0x5ec
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[493]
    addr: 0x5ed
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[494]
    addr: 0x5ee
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[495]
    addr: 0x5ef
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[496]
    addr: 0x5f0
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[497]
    addr: 0x5f1
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[498]
    addr: 0x5f2
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[499]
    addr: 0x5f3
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[500]
    addr: 0x5f4
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[501]
    addr: 0x5f5
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[502]
    addr: 0x5f6
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[503]
    addr: 0x5f7
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[504]
    addr: 0x5f8
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[505]
    addr: 0x5f9
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[506]
    addr: 0x5fa
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[507]
    addr: 0x5fb
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[508]
    addr: 0x5fc
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[509]
    addr: 0x5fd
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[510]
    addr: 0x5fe
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: Y_MEM[511]
    addr: 0x5ff
    size_bits: 8
    description: Memory Y
    fields: []
  - !Register
    name: X_MEM[0]
    addr: 0x600
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[1]
    addr: 0x601
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[2]
    addr: 0x602
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[3]
    addr: 0x603
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[4]
    addr: 0x604
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[5]
    addr: 0x605
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[6]
    addr: 0x606
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[7]
    addr: 0x607
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[8]
    addr: 0x608
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[9]
    addr: 0x609
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[10]
    addr: 0x60a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[11]
    addr: 0x60b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[12]
    addr: 0x60c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[13]
    addr: 0x60d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[14]
    addr: 0x60e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[15]
    addr: 0x60f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[16]
    addr: 0x610
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[17]
    addr: 0x611
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[18]
    addr: 0x612
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[19]
    addr: 0x613
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[20]
    addr: 0x614
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[21]
    addr: 0x615
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[22]
    addr: 0x616
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[23]
    addr: 0x617
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[24]
    addr: 0x618
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[25]
    addr: 0x619
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[26]
    addr: 0x61a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[27]
    addr: 0x61b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[28]
    addr: 0x61c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[29]
    addr: 0x61d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[30]
    addr: 0x61e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[31]
    addr: 0x61f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[32]
    addr: 0x620
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[33]
    addr: 0x621
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[34]
    addr: 0x622
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[35]
    addr: 0x623
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[36]
    addr: 0x624
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[37]
    addr: 0x625
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[38]
    addr: 0x626
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[39]
    addr: 0x627
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[40]
    addr: 0x628
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[41]
    addr: 0x629
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[42]
    addr: 0x62a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[43]
    addr: 0x62b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[44]
    addr: 0x62c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[45]
    addr: 0x62d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[46]
    addr: 0x62e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[47]
    addr: 0x62f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[48]
    addr: 0x630
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[49]
    addr: 0x631
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[50]
    addr: 0x632
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[51]
    addr: 0x633
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[52]
    addr: 0x634
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[53]
    addr: 0x635
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[54]
    addr: 0x636
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[55]
    addr: 0x637
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[56]
    addr: 0x638
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[57]
    addr: 0x639
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[58]
    addr: 0x63a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[59]
    addr: 0x63b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[60]
    addr: 0x63c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[61]
    addr: 0x63d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[62]
    addr: 0x63e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[63]
    addr: 0x63f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[64]
    addr: 0x640
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[65]
    addr: 0x641
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[66]
    addr: 0x642
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[67]
    addr: 0x643
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[68]
    addr: 0x644
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[69]
    addr: 0x645
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[70]
    addr: 0x646
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[71]
    addr: 0x647
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[72]
    addr: 0x648
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[73]
    addr: 0x649
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[74]
    addr: 0x64a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[75]
    addr: 0x64b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[76]
    addr: 0x64c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[77]
    addr: 0x64d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[78]
    addr: 0x64e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[79]
    addr: 0x64f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[80]
    addr: 0x650
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[81]
    addr: 0x651
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[82]
    addr: 0x652
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[83]
    addr: 0x653
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[84]
    addr: 0x654
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[85]
    addr: 0x655
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[86]
    addr: 0x656
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[87]
    addr: 0x657
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[88]
    addr: 0x658
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[89]
    addr: 0x659
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[90]
    addr: 0x65a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[91]
    addr: 0x65b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[92]
    addr: 0x65c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[93]
    addr: 0x65d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[94]
    addr: 0x65e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[95]
    addr: 0x65f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[96]
    addr: 0x660
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[97]
    addr: 0x661
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[98]
    addr: 0x662
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[99]
    addr: 0x663
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[100]
    addr: 0x664
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[101]
    addr: 0x665
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[102]
    addr: 0x666
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[103]
    addr: 0x667
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[104]
    addr: 0x668
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[105]
    addr: 0x669
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[106]
    addr: 0x66a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[107]
    addr: 0x66b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[108]
    addr: 0x66c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[109]
    addr: 0x66d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[110]
    addr: 0x66e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[111]
    addr: 0x66f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[112]
    addr: 0x670
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[113]
    addr: 0x671
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[114]
    addr: 0x672
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[115]
    addr: 0x673
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[116]
    addr: 0x674
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[117]
    addr: 0x675
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[118]
    addr: 0x676
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[119]
    addr: 0x677
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[120]
    addr: 0x678
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[121]
    addr: 0x679
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[122]
    addr: 0x67a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[123]
    addr: 0x67b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[124]
    addr: 0x67c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[125]
    addr: 0x67d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[126]
    addr: 0x67e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[127]
    addr: 0x67f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[128]
    addr: 0x680
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[129]
    addr: 0x681
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[130]
    addr: 0x682
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[131]
    addr: 0x683
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[132]
    addr: 0x684
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[133]
    addr: 0x685
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[134]
    addr: 0x686
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[135]
    addr: 0x687
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[136]
    addr: 0x688
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[137]
    addr: 0x689
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[138]
    addr: 0x68a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[139]
    addr: 0x68b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[140]
    addr: 0x68c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[141]
    addr: 0x68d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[142]
    addr: 0x68e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[143]
    addr: 0x68f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[144]
    addr: 0x690
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[145]
    addr: 0x691
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[146]
    addr: 0x692
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[147]
    addr: 0x693
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[148]
    addr: 0x694
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[149]
    addr: 0x695
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[150]
    addr: 0x696
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[151]
    addr: 0x697
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[152]
    addr: 0x698
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[153]
    addr: 0x699
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[154]
    addr: 0x69a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[155]
    addr: 0x69b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[156]
    addr: 0x69c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[157]
    addr: 0x69d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[158]
    addr: 0x69e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[159]
    addr: 0x69f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[160]
    addr: 0x6a0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[161]
    addr: 0x6a1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[162]
    addr: 0x6a2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[163]
    addr: 0x6a3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[164]
    addr: 0x6a4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[165]
    addr: 0x6a5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[166]
    addr: 0x6a6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[167]
    addr: 0x6a7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[168]
    addr: 0x6a8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[169]
    addr: 0x6a9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[170]
    addr: 0x6aa
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[171]
    addr: 0x6ab
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[172]
    addr: 0x6ac
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[173]
    addr: 0x6ad
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[174]
    addr: 0x6ae
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[175]
    addr: 0x6af
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[176]
    addr: 0x6b0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[177]
    addr: 0x6b1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[178]
    addr: 0x6b2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[179]
    addr: 0x6b3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[180]
    addr: 0x6b4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[181]
    addr: 0x6b5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[182]
    addr: 0x6b6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[183]
    addr: 0x6b7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[184]
    addr: 0x6b8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[185]
    addr: 0x6b9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[186]
    addr: 0x6ba
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[187]
    addr: 0x6bb
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[188]
    addr: 0x6bc
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[189]
    addr: 0x6bd
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[190]
    addr: 0x6be
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[191]
    addr: 0x6bf
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[192]
    addr: 0x6c0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[193]
    addr: 0x6c1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[194]
    addr: 0x6c2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[195]
    addr: 0x6c3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[196]
    addr: 0x6c4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[197]
    addr: 0x6c5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[198]
    addr: 0x6c6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[199]
    addr: 0x6c7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[200]
    addr: 0x6c8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[201]
    addr: 0x6c9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[202]
    addr: 0x6ca
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[203]
    addr: 0x6cb
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[204]
    addr: 0x6cc
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[205]
    addr: 0x6cd
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[206]
    addr: 0x6ce
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[207]
    addr: 0x6cf
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[208]
    addr: 0x6d0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[209]
    addr: 0x6d1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[210]
    addr: 0x6d2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[211]
    addr: 0x6d3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[212]
    addr: 0x6d4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[213]
    addr: 0x6d5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[214]
    addr: 0x6d6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[215]
    addr: 0x6d7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[216]
    addr: 0x6d8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[217]
    addr: 0x6d9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[218]
    addr: 0x6da
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[219]
    addr: 0x6db
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[220]
    addr: 0x6dc
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[221]
    addr: 0x6dd
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[222]
    addr: 0x6de
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[223]
    addr: 0x6df
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[224]
    addr: 0x6e0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[225]
    addr: 0x6e1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[226]
    addr: 0x6e2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[227]
    addr: 0x6e3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[228]
    addr: 0x6e4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[229]
    addr: 0x6e5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[230]
    addr: 0x6e6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[231]
    addr: 0x6e7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[232]
    addr: 0x6e8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[233]
    addr: 0x6e9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[234]
    addr: 0x6ea
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[235]
    addr: 0x6eb
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[236]
    addr: 0x6ec
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[237]
    addr: 0x6ed
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[238]
    addr: 0x6ee
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[239]
    addr: 0x6ef
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[240]
    addr: 0x6f0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[241]
    addr: 0x6f1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[242]
    addr: 0x6f2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[243]
    addr: 0x6f3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[244]
    addr: 0x6f4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[245]
    addr: 0x6f5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[246]
    addr: 0x6f6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[247]
    addr: 0x6f7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[248]
    addr: 0x6f8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[249]
    addr: 0x6f9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[250]
    addr: 0x6fa
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[251]
    addr: 0x6fb
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[252]
    addr: 0x6fc
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[253]
    addr: 0x6fd
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[254]
    addr: 0x6fe
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[255]
    addr: 0x6ff
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[256]
    addr: 0x700
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[257]
    addr: 0x701
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[258]
    addr: 0x702
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[259]
    addr: 0x703
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[260]
    addr: 0x704
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[261]
    addr: 0x705
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[262]
    addr: 0x706
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[263]
    addr: 0x707
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[264]
    addr: 0x708
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[265]
    addr: 0x709
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[266]
    addr: 0x70a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[267]
    addr: 0x70b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[268]
    addr: 0x70c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[269]
    addr: 0x70d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[270]
    addr: 0x70e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[271]
    addr: 0x70f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[272]
    addr: 0x710
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[273]
    addr: 0x711
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[274]
    addr: 0x712
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[275]
    addr: 0x713
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[276]
    addr: 0x714
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[277]
    addr: 0x715
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[278]
    addr: 0x716
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[279]
    addr: 0x717
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[280]
    addr: 0x718
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[281]
    addr: 0x719
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[282]
    addr: 0x71a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[283]
    addr: 0x71b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[284]
    addr: 0x71c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[285]
    addr: 0x71d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[286]
    addr: 0x71e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[287]
    addr: 0x71f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[288]
    addr: 0x720
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[289]
    addr: 0x721
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[290]
    addr: 0x722
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[291]
    addr: 0x723
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[292]
    addr: 0x724
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[293]
    addr: 0x725
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[294]
    addr: 0x726
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[295]
    addr: 0x727
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[296]
    addr: 0x728
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[297]
    addr: 0x729
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[298]
    addr: 0x72a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[299]
    addr: 0x72b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[300]
    addr: 0x72c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[301]
    addr: 0x72d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[302]
    addr: 0x72e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[303]
    addr: 0x72f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[304]
    addr: 0x730
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[305]
    addr: 0x731
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[306]
    addr: 0x732
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[307]
    addr: 0x733
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[308]
    addr: 0x734
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[309]
    addr: 0x735
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[310]
    addr: 0x736
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[311]
    addr: 0x737
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[312]
    addr: 0x738
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[313]
    addr: 0x739
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[314]
    addr: 0x73a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[315]
    addr: 0x73b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[316]
    addr: 0x73c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[317]
    addr: 0x73d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[318]
    addr: 0x73e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[319]
    addr: 0x73f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[320]
    addr: 0x740
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[321]
    addr: 0x741
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[322]
    addr: 0x742
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[323]
    addr: 0x743
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[324]
    addr: 0x744
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[325]
    addr: 0x745
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[326]
    addr: 0x746
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[327]
    addr: 0x747
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[328]
    addr: 0x748
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[329]
    addr: 0x749
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[330]
    addr: 0x74a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[331]
    addr: 0x74b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[332]
    addr: 0x74c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[333]
    addr: 0x74d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[334]
    addr: 0x74e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[335]
    addr: 0x74f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[336]
    addr: 0x750
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[337]
    addr: 0x751
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[338]
    addr: 0x752
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[339]
    addr: 0x753
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[340]
    addr: 0x754
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[341]
    addr: 0x755
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[342]
    addr: 0x756
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[343]
    addr: 0x757
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[344]
    addr: 0x758
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[345]
    addr: 0x759
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[346]
    addr: 0x75a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[347]
    addr: 0x75b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[348]
    addr: 0x75c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[349]
    addr: 0x75d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[350]
    addr: 0x75e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[351]
    addr: 0x75f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[352]
    addr: 0x760
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[353]
    addr: 0x761
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[354]
    addr: 0x762
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[355]
    addr: 0x763
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[356]
    addr: 0x764
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[357]
    addr: 0x765
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[358]
    addr: 0x766
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[359]
    addr: 0x767
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[360]
    addr: 0x768
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[361]
    addr: 0x769
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[362]
    addr: 0x76a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[363]
    addr: 0x76b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[364]
    addr: 0x76c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[365]
    addr: 0x76d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[366]
    addr: 0x76e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[367]
    addr: 0x76f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[368]
    addr: 0x770
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[369]
    addr: 0x771
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[370]
    addr: 0x772
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[371]
    addr: 0x773
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[372]
    addr: 0x774
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[373]
    addr: 0x775
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[374]
    addr: 0x776
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[375]
    addr: 0x777
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[376]
    addr: 0x778
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[377]
    addr: 0x779
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[378]
    addr: 0x77a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[379]
    addr: 0x77b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[380]
    addr: 0x77c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[381]
    addr: 0x77d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[382]
    addr: 0x77e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[383]
    addr: 0x77f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[384]
    addr: 0x780
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[385]
    addr: 0x781
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[386]
    addr: 0x782
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[387]
    addr: 0x783
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[388]
    addr: 0x784
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[389]
    addr: 0x785
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[390]
    addr: 0x786
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[391]
    addr: 0x787
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[392]
    addr: 0x788
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[393]
    addr: 0x789
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[394]
    addr: 0x78a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[395]
    addr: 0x78b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[396]
    addr: 0x78c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[397]
    addr: 0x78d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[398]
    addr: 0x78e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[399]
    addr: 0x78f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[400]
    addr: 0x790
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[401]
    addr: 0x791
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[402]
    addr: 0x792
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[403]
    addr: 0x793
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[404]
    addr: 0x794
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[405]
    addr: 0x795
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[406]
    addr: 0x796
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[407]
    addr: 0x797
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[408]
    addr: 0x798
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[409]
    addr: 0x799
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[410]
    addr: 0x79a
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[411]
    addr: 0x79b
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[412]
    addr: 0x79c
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[413]
    addr: 0x79d
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[414]
    addr: 0x79e
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[415]
    addr: 0x79f
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[416]
    addr: 0x7a0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[417]
    addr: 0x7a1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[418]
    addr: 0x7a2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[419]
    addr: 0x7a3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[420]
    addr: 0x7a4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[421]
    addr: 0x7a5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[422]
    addr: 0x7a6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[423]
    addr: 0x7a7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[424]
    addr: 0x7a8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[425]
    addr: 0x7a9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[426]
    addr: 0x7aa
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[427]
    addr: 0x7ab
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[428]
    addr: 0x7ac
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[429]
    addr: 0x7ad
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[430]
    addr: 0x7ae
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[431]
    addr: 0x7af
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[432]
    addr: 0x7b0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[433]
    addr: 0x7b1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[434]
    addr: 0x7b2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[435]
    addr: 0x7b3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[436]
    addr: 0x7b4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[437]
    addr: 0x7b5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[438]
    addr: 0x7b6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[439]
    addr: 0x7b7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[440]
    addr: 0x7b8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[441]
    addr: 0x7b9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[442]
    addr: 0x7ba
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[443]
    addr: 0x7bb
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[444]
    addr: 0x7bc
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[445]
    addr: 0x7bd
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[446]
    addr: 0x7be
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[447]
    addr: 0x7bf
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[448]
    addr: 0x7c0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[449]
    addr: 0x7c1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[450]
    addr: 0x7c2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[451]
    addr: 0x7c3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[452]
    addr: 0x7c4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[453]
    addr: 0x7c5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[454]
    addr: 0x7c6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[455]
    addr: 0x7c7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[456]
    addr: 0x7c8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[457]
    addr: 0x7c9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[458]
    addr: 0x7ca
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[459]
    addr: 0x7cb
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[460]
    addr: 0x7cc
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[461]
    addr: 0x7cd
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[462]
    addr: 0x7ce
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[463]
    addr: 0x7cf
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[464]
    addr: 0x7d0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[465]
    addr: 0x7d1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[466]
    addr: 0x7d2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[467]
    addr: 0x7d3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[468]
    addr: 0x7d4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[469]
    addr: 0x7d5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[470]
    addr: 0x7d6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[471]
    addr: 0x7d7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[472]
    addr: 0x7d8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[473]
    addr: 0x7d9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[474]
    addr: 0x7da
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[475]
    addr: 0x7db
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[476]
    addr: 0x7dc
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[477]
    addr: 0x7dd
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[478]
    addr: 0x7de
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[479]
    addr: 0x7df
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[480]
    addr: 0x7e0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[481]
    addr: 0x7e1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[482]
    addr: 0x7e2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[483]
    addr: 0x7e3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[484]
    addr: 0x7e4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[485]
    addr: 0x7e5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[486]
    addr: 0x7e6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[487]
    addr: 0x7e7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[488]
    addr: 0x7e8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[489]
    addr: 0x7e9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[490]
    addr: 0x7ea
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[491]
    addr: 0x7eb
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[492]
    addr: 0x7ec
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[493]
    addr: 0x7ed
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[494]
    addr: 0x7ee
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[495]
    addr: 0x7ef
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[496]
    addr: 0x7f0
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[497]
    addr: 0x7f1
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[498]
    addr: 0x7f2
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[499]
    addr: 0x7f3
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[500]
    addr: 0x7f4
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[501]
    addr: 0x7f5
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[502]
    addr: 0x7f6
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[503]
    addr: 0x7f7
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[504]
    addr: 0x7f8
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[505]
    addr: 0x7f9
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[506]
    addr: 0x7fa
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[507]
    addr: 0x7fb
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[508]
    addr: 0x7fc
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[509]
    addr: 0x7fd
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[510]
    addr: 0x7fe
    size_bits: 8
    description: Memory X
    fields: []
  - !Register
    name: X_MEM[511]
    addr: 0x7ff
    size_bits: 8
    description: Memory X
    fields: []
- !Module
  name: RTC_CNTL
  description: Real Time Controller
  base_addr: 0x60008000
  size: 0x15c
  registers:
  - !Register
    name: RTC_OPTIONS0
    addr: 0x0
    size_bits: 32
    description: RTC common configure register
    reset_value: 0x1c00a000
    fields:
    - !Field
      name: SW_STALL_APPCPU_C0
      bit_offset: 0
      bit_width: 2
      description: '{reg_sw_stall_appcpu_c1[5:0],  reg_sw_stall_appcpu_c0[1:0]} ==
        0x86 will stall APP CPU'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_STALL_PROCPU_C0
      bit_offset: 2
      bit_width: 2
      description: '{reg_sw_stall_procpu_c1[5:0],  reg_sw_stall_procpu_c0[1:0]} ==
        0x86 will stall PRO CPU'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_APPCPU_RST
      bit_offset: 4
      bit_width: 1
      description: APP CPU SW reset
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_PROCPU_RST
      bit_offset: 5
      bit_width: 1
      description: PRO CPU SW reset
      read_allowed: false
      write_allowed: true
    - !Field
      name: BB_I2C_FORCE_PD
      bit_offset: 6
      bit_width: 1
      description: BB_I2C force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_I2C_FORCE_PU
      bit_offset: 7
      bit_width: 1
      description: BB_I2C force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBPLL_I2C_FORCE_PD
      bit_offset: 8
      bit_width: 1
      description: BB_PLL _I2C force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBPLL_I2C_FORCE_PU
      bit_offset: 9
      bit_width: 1
      description: BB_PLL_I2C force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBPLL_FORCE_PD
      bit_offset: 10
      bit_width: 1
      description: BB_PLL force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBPLL_FORCE_PU
      bit_offset: 11
      bit_width: 1
      description: BB_PLL force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_FORCE_PD
      bit_offset: 12
      bit_width: 1
      description: crystall force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_FORCE_PU
      bit_offset: 13
      bit_width: 1
      description: crystall force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_EN_WAIT
      bit_offset: 14
      bit_width: 4
      description: wait bias_sleep and current source wakeup
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_FORCE_ISO
      bit_offset: 23
      bit_width: 1
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_FORCE_ISO
      bit_offset: 24
      bit_width: 1
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANALOG_FORCE_ISO
      bit_offset: 25
      bit_width: 1
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_FORCE_NOISO
      bit_offset: 26
      bit_width: 1
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_FORCE_NOISO
      bit_offset: 27
      bit_width: 1
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANALOG_FORCE_NOISO
      bit_offset: 28
      bit_width: 1
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_RST
      bit_offset: 29
      bit_width: 1
      description: digital wrap force reset in deep sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_NORST
      bit_offset: 30
      bit_width: 1
      description: digital core force no reset in deep sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_SYS_RST
      bit_offset: 31
      bit_width: 1
      description: SW system reset
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_SLP_TIMER0
    addr: 0x4
    size_bits: 32
    description: configure min sleep time
    fields:
    - !Field
      name: SLP_VAL_LO
      bit_offset: 0
      bit_width: 32
      description: RTC sleep timer low 32 bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_SLP_TIMER1
    addr: 0x8
    size_bits: 32
    description: configure sleep time hi
    fields:
    - !Field
      name: SLP_VAL_HI
      bit_offset: 0
      bit_width: 16
      description: RTC sleep timer high 16 bits
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_MAIN_TIMER_ALARM_EN
      bit_offset: 16
      bit_width: 1
      description: timer alarm enable bit
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_TIME_UPDATE
    addr: 0xc
    size_bits: 32
    description: update rtc main timer
    fields:
    - !Field
      name: TIMER_SYS_STALL
      bit_offset: 27
      bit_width: 1
      description: Enable to record system stall time
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER_XTL_OFF
      bit_offset: 28
      bit_width: 1
      description: Enable to record 40M XTAL OFF time
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER_SYS_RST
      bit_offset: 29
      bit_width: 1
      description: enable to record system reset time
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_TIME_UPDATE
      bit_offset: 31
      bit_width: 1
      description: 'Set 1: to update register with RTC timer'
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_TIME_LOW0
    addr: 0x10
    size_bits: 32
    description: read rtc_main timer low bits
    fields:
    - !Field
      name: RTC_TIMER_VALUE0_LOW
      bit_offset: 0
      bit_width: 32
      description: RTC timer low 32 bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_TIME_HIGH0
    addr: 0x14
    size_bits: 32
    description: read rtc_main timer high bits
    fields:
    - !Field
      name: RTC_TIMER_VALUE0_HIGH
      bit_offset: 0
      bit_width: 16
      description: RTC timer high 16 bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_STATE0
    addr: 0x18
    size_bits: 32
    description: configure chip sleep
    fields:
    - !Field
      name: RTC_SW_CPU_INT
      bit_offset: 0
      bit_width: 1
      description: rtc software interrupt to main cpu
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_SLP_REJECT_CAUSE_CLR
      bit_offset: 1
      bit_width: 1
      description: clear rtc sleep reject cause
      read_allowed: false
      write_allowed: true
    - !Field
      name: APB2RTC_BRIDGE_SEL
      bit_offset: 22
      bit_width: 1
      description: '1: APB to RTC using bridge,  0: APB to RTC using sync'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_ACTIVE_IND
      bit_offset: 28
      bit_width: 1
      description: SDIO active indication
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLP_WAKEUP
      bit_offset: 29
      bit_width: 1
      description: leep wakeup bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_REJECT
      bit_offset: 30
      bit_width: 1
      description: leep reject bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLEEP_EN
      bit_offset: 31
      bit_width: 1
      description: sleep enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_TIMER1
    addr: 0x1c
    size_bits: 32
    description: rtc state wait time
    reset_value: 0x28140403
    fields:
    - !Field
      name: CPU_STALL_EN
      bit_offset: 0
      bit_width: 1
      description: CPU stall enable bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_STALL_WAIT
      bit_offset: 1
      bit_width: 5
      description: CPU stall wait cycles in fast_clk_rtc
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_WAIT
      bit_offset: 6
      bit_width: 8
      description: CK8M wait cycles in slow_clk_rtc
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_BUF_WAIT
      bit_offset: 14
      bit_width: 10
      description: XTAL wait cycles in slow_clk_rtc
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_BUF_WAIT
      bit_offset: 24
      bit_width: 8
      description: PLL wait cycles in slow_clk_rtc
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_TIMER2
    addr: 0x20
    size_bits: 32
    description: rtc monitor state delay time
    reset_value: 0x1080000
    fields:
    - !Field
      name: ULPCP_TOUCH_START_WAIT
      bit_offset: 15
      bit_width: 9
      description: wait cycles in slow_clk_rtc before ULP-coprocessor / touch controller
        start to work
      read_allowed: true
      write_allowed: true
    - !Field
      name: MIN_TIME_CK8M_OFF
      bit_offset: 24
      bit_width: 8
      description: minimal cycles in slow_clk_rtc for CK8M in power down state
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_TIMER3
    addr: 0x24
    size_bits: 32
    description: No public
    reset_value: 0x14160a08
    fields:
    - !Field
      name: WIFI_WAIT_TIMER
      bit_offset: 0
      bit_width: 9
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_POWERUP_TIMER
      bit_offset: 9
      bit_width: 7
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: BT_WAIT_TIMER
      bit_offset: 16
      bit_width: 9
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: BT_POWERUP_TIMER
      bit_offset: 25
      bit_width: 7
      description: No public
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_TIMER4
    addr: 0x28
    size_bits: 32
    description: No public
    reset_value: 0x10200a08
    fields:
    - !Field
      name: RTC_WAIT_TIMER
      bit_offset: 0
      bit_width: 9
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_POWERUP_TIMER
      bit_offset: 9
      bit_width: 7
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_WAIT_TIMER
      bit_offset: 16
      bit_width: 9
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_POWERUP_TIMER
      bit_offset: 25
      bit_width: 7
      description: No public
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_TIMER5
    addr: 0x2c
    size_bits: 32
    description: configure min sleep time
    reset_value: 0x8000
    fields:
    - !Field
      name: MIN_SLP_VAL
      bit_offset: 8
      bit_width: 8
      description: minimal sleep cycles in slow_clk_rtc
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_TIMER6
    addr: 0x30
    size_bits: 32
    description: No public
    reset_value: 0x10200a08
    fields:
    - !Field
      name: CPU_TOP_WAIT_TIMER
      bit_offset: 0
      bit_width: 9
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_TOP_POWERUP_TIMER
      bit_offset: 9
      bit_width: 7
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PERI_WAIT_TIMER
      bit_offset: 16
      bit_width: 9
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PERI_POWERUP_TIMER
      bit_offset: 25
      bit_width: 7
      description: No public
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_ANA_CONF
    addr: 0x34
    size_bits: 32
    description: analog configure register
    reset_value: 0x440000
    fields:
    - !Field
      name: I2C_RESET_POR_FORCE_PD
      bit_offset: 18
      bit_width: 1
      description: force down I2C_RESET_POR
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2C_RESET_POR_FORCE_PU
      bit_offset: 19
      bit_width: 1
      description: force on I2C_RESET_POR
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_RST_EN
      bit_offset: 20
      bit_width: 1
      description: enable clk glitch
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_I2C_PU
      bit_offset: 22
      bit_width: 1
      description: PLLA force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANALOG_TOP_ISO_SLEEP
      bit_offset: 23
      bit_width: 1
      description: PLLA force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANALOG_TOP_ISO_MONITOR
      bit_offset: 24
      bit_width: 1
      description: PLLA force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBPLL_CAL_SLP_START
      bit_offset: 25
      bit_width: 1
      description: start BBPLL calibration during sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PVTMON_PU
      bit_offset: 26
      bit_width: 1
      description: '1: PVTMON power up,  otherwise power down'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXRF_I2C_PU
      bit_offset: 27
      bit_width: 1
      description: '1: TXRF_I2C power up,  otherwise power down'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFRX_PBUS_PU
      bit_offset: 28
      bit_width: 1
      description: '1: RFRX_PBUS power up,  otherwise power down'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CKGEN_I2C_PU
      bit_offset: 30
      bit_width: 1
      description: '1: CKGEN_I2C power up,  otherwise power down'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_I2C_PU
      bit_offset: 31
      bit_width: 1
      description: power on pll i2c
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_RESET_STATE
    addr: 0x38
    size_bits: 32
    description: get reset state
    reset_value: 0x3000
    fields:
    - !Field
      name: RESET_CAUSE_PROCPU
      bit_offset: 0
      bit_width: 6
      description: reset cause of PRO CPU
      read_allowed: true
      write_allowed: false
    - !Field
      name: RESET_CAUSE_APPCPU
      bit_offset: 6
      bit_width: 6
      description: reset cause of APP CPU
      read_allowed: true
      write_allowed: false
    - !Field
      name: APPCPU_STAT_VECTOR_SEL
      bit_offset: 12
      bit_width: 1
      description: APP CPU state vector sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: PROCPU_STAT_VECTOR_SEL
      bit_offset: 13
      bit_width: 1
      description: PRO CPU state vector sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESET_FLAG_PROCPU
      bit_offset: 14
      bit_width: 1
      description: PRO CPU reset_flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: RESET_FLAG_APPCPU
      bit_offset: 15
      bit_width: 1
      description: APP CPU reset flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: RESET_FLAG_PROCPU_CLR
      bit_offset: 16
      bit_width: 1
      description: clear PRO CPU reset_flag
      read_allowed: false
      write_allowed: true
    - !Field
      name: RESET_FLAG_APPCPU_CLR
      bit_offset: 17
      bit_width: 1
      description: clear APP CPU reset flag
      read_allowed: false
      write_allowed: true
    - !Field
      name: APPCPU_OCD_HALT_ON_RESET
      bit_offset: 18
      bit_width: 1
      description: APPCPU OcdHaltOnReset
      read_allowed: true
      write_allowed: true
    - !Field
      name: PROCPU_OCD_HALT_ON_RESET
      bit_offset: 19
      bit_width: 1
      description: PROCPU OcdHaltOnReset
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESET_FLAG_JTAG_PROCPU
      bit_offset: 20
      bit_width: 1
      description: jtag reset flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: RESET_FLAG_JTAG_APPCPU
      bit_offset: 21
      bit_width: 1
      description: jtag reset flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: RESET_FLAG_JTAG_PROCPU_CLR
      bit_offset: 22
      bit_width: 1
      description: clear jtag reset flag
      read_allowed: false
      write_allowed: true
    - !Field
      name: RESET_FLAG_JTAG_APPCPU_CLR
      bit_offset: 23
      bit_width: 1
      description: clear jtag reset flag
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_APP_DRESET_MASK
      bit_offset: 24
      bit_width: 1
      description: bypass cpu1 dreset
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_PRO_DRESET_MASK
      bit_offset: 25
      bit_width: 1
      description: bypass cpu0 dreset
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_WAKEUP_STATE
    addr: 0x3c
    size_bits: 32
    description: configure wakeup state
    reset_value: 0x60000
    fields:
    - !Field
      name: RTC_WAKEUP_ENA
      bit_offset: 15
      bit_width: 17
      description: wakeup enable bitmap
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ENA_RTC
    addr: 0x40
    size_bits: 32
    description: configure rtc interrupt register
    fields:
    - !Field
      name: SLP_WAKEUP_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: enable sleep wakeup interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_REJECT_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: enable sleep reject interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_IDLE_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: enable SDIO idle interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_WDT_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: enable RTC WDT interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_TOUCH_SCAN_DONE_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: enable touch scan done interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_ULP_CP_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: enable ULP-coprocessor interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_TOUCH_DONE_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: enable touch done interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_TOUCH_ACTIVE_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: enable touch active interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_TOUCH_INACTIVE_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: enable touch inactive interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_BROWN_OUT_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: enable brown out interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_MAIN_TIMER_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: enable RTC main timer interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_SARADC1_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: enable saradc1 interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_TSENS_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: enable tsens interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_COCPU_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: enable riscV cocpu interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_SARADC2_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: enable saradc2 interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_SWD_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: enable super watch dog interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_XTAL32K_DEAD_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: enable xtal32k_dead  interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_COCPU_TRAP_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: enable cocpu trap interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_TOUCH_TIMEOUT_INT_ENA
      bit_offset: 18
      bit_width: 1
      description: enable touch timeout interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GLITCH_DET_INT_ENA
      bit_offset: 19
      bit_width: 1
      description: enbale gitch det interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_TOUCH_APPROACH_LOOP_DONE_INT_ENA
      bit_offset: 20
      bit_width: 1
      description: touch approach mode loop interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW_RTC
    addr: 0x44
    size_bits: 32
    description: rtc interrupt register
    fields:
    - !Field
      name: SLP_WAKEUP_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: sleep wakeup interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLP_REJECT_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: sleep reject interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: SDIO_IDLE_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: SDIO idle interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_WDT_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: RTC WDT interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_TOUCH_SCAN_DONE_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: enable touch scan done interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_ULP_CP_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: ULP-coprocessor interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_TOUCH_DONE_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: touch interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_TOUCH_ACTIVE_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: touch active interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_TOUCH_INACTIVE_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: touch inactive interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_BROWN_OUT_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: brown out interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MAIN_TIMER_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: RTC main timer interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_SARADC1_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: saradc1 interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_TSENS_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: tsens interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_COCPU_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: riscV cocpu interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_SARADC2_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: saradc2 interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_SWD_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: super watch dog interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_XTAL32K_DEAD_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: xtal32k dead detection interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_COCPU_TRAP_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: cocpu trap interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_TOUCH_TIMEOUT_INT_RAW
      bit_offset: 18
      bit_width: 1
      description: touch timeout interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_GLITCH_DET_INT_RAW
      bit_offset: 19
      bit_width: 1
      description: glitch_det_interrupt_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_TOUCH_APPROACH_LOOP_DONE_INT_RAW
      bit_offset: 20
      bit_width: 1
      description: touch approach mode loop interrupt raw
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ST_RTC
    addr: 0x48
    size_bits: 32
    description: rtc interrupt register
    fields:
    - !Field
      name: SLP_WAKEUP_INT_ST
      bit_offset: 0
      bit_width: 1
      description: sleep wakeup interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLP_REJECT_INT_ST
      bit_offset: 1
      bit_width: 1
      description: sleep reject interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: SDIO_IDLE_INT_ST
      bit_offset: 2
      bit_width: 1
      description: SDIO idle interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_WDT_INT_ST
      bit_offset: 3
      bit_width: 1
      description: RTC WDT interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_TOUCH_SCAN_DONE_INT_ST
      bit_offset: 4
      bit_width: 1
      description: enable touch scan done interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_ULP_CP_INT_ST
      bit_offset: 5
      bit_width: 1
      description: ULP-coprocessor interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_TOUCH_DONE_INT_ST
      bit_offset: 6
      bit_width: 1
      description: touch done interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_TOUCH_ACTIVE_INT_ST
      bit_offset: 7
      bit_width: 1
      description: touch active interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_TOUCH_INACTIVE_INT_ST
      bit_offset: 8
      bit_width: 1
      description: touch inactive interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_BROWN_OUT_INT_ST
      bit_offset: 9
      bit_width: 1
      description: brown out interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MAIN_TIMER_INT_ST
      bit_offset: 10
      bit_width: 1
      description: RTC main timer interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_SARADC1_INT_ST
      bit_offset: 11
      bit_width: 1
      description: saradc1 interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_TSENS_INT_ST
      bit_offset: 12
      bit_width: 1
      description: tsens interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_COCPU_INT_ST
      bit_offset: 13
      bit_width: 1
      description: riscV cocpu interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_SARADC2_INT_ST
      bit_offset: 14
      bit_width: 1
      description: saradc2 interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_SWD_INT_ST
      bit_offset: 15
      bit_width: 1
      description: super watch dog interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_XTAL32K_DEAD_INT_ST
      bit_offset: 16
      bit_width: 1
      description: xtal32k dead detection interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_COCPU_TRAP_INT_ST
      bit_offset: 17
      bit_width: 1
      description: cocpu trap interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_TOUCH_TIMEOUT_INT_ST
      bit_offset: 18
      bit_width: 1
      description: Touch timeout interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_GLITCH_DET_INT_ST
      bit_offset: 19
      bit_width: 1
      description: glitch_det_interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_TOUCH_APPROACH_LOOP_DONE_INT_ST
      bit_offset: 20
      bit_width: 1
      description: touch approach mode loop interrupt state
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR_RTC
    addr: 0x4c
    size_bits: 32
    description: rtc interrupt register
    fields:
    - !Field
      name: SLP_WAKEUP_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Clear sleep wakeup interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLP_REJECT_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Clear sleep reject interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: SDIO_IDLE_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Clear SDIO idle interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_WDT_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Clear RTC WDT interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_TOUCH_SCAN_DONE_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: clear touch scan done interrupt raw
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_ULP_CP_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Clear ULP-coprocessor interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_TOUCH_DONE_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Clear touch done interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_TOUCH_ACTIVE_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Clear touch active interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_TOUCH_INACTIVE_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Clear touch inactive interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_BROWN_OUT_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Clear brown out interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_MAIN_TIMER_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Clear RTC main timer interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_SARADC1_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Clear saradc1 interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_TSENS_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Clear tsens interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_COCPU_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Clear riscV cocpu interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_SARADC2_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Clear saradc2 interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_SWD_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Clear super watch dog interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_XTAL32K_DEAD_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Clear RTC WDT interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_COCPU_TRAP_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: Clear cocpu trap interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_TOUCH_TIMEOUT_INT_CLR
      bit_offset: 18
      bit_width: 1
      description: Clear touch timeout interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_GLITCH_DET_INT_CLR
      bit_offset: 19
      bit_width: 1
      description: Clear glitch det interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_TOUCH_APPROACH_LOOP_DONE_INT_CLR
      bit_offset: 20
      bit_width: 1
      description: cleartouch approach mode loop interrupt state
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_STORE0
    addr: 0x50
    size_bits: 32
    description: Reserved register
    fields:
    - !Field
      name: RTC_SCRATCH0
      bit_offset: 0
      bit_width: 32
      description: Reserved register
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_STORE1
    addr: 0x54
    size_bits: 32
    description: Reserved register
    fields:
    - !Field
      name: RTC_SCRATCH1
      bit_offset: 0
      bit_width: 32
      description: Reserved register
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_STORE2
    addr: 0x58
    size_bits: 32
    description: Reserved register
    fields:
    - !Field
      name: RTC_SCRATCH2
      bit_offset: 0
      bit_width: 32
      description: Reserved register
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_STORE3
    addr: 0x5c
    size_bits: 32
    description: Reserved register
    fields:
    - !Field
      name: RTC_SCRATCH3
      bit_offset: 0
      bit_width: 32
      description: Reserved register
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_EXT_XTL_CONF
    addr: 0x60
    size_bits: 32
    description: Reserved register
    reset_value: 0x66c80
    fields:
    - !Field
      name: XTAL32K_WDT_EN
      bit_offset: 0
      bit_width: 1
      description: xtal 32k watch dog enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_WDT_CLK_FO
      bit_offset: 1
      bit_width: 1
      description: xtal 32k watch dog clock force on
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_WDT_RESET
      bit_offset: 2
      bit_width: 1
      description: xtal 32k watch dog sw reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_EXT_CLK_FO
      bit_offset: 3
      bit_width: 1
      description: xtal 32k external xtal clock force on
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_AUTO_BACKUP
      bit_offset: 4
      bit_width: 1
      description: xtal 32k switch to back up clock when xtal is dead
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_AUTO_RESTART
      bit_offset: 5
      bit_width: 1
      description: xtal 32k restart xtal when xtal is dead
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_AUTO_RETURN
      bit_offset: 6
      bit_width: 1
      description: xtal 32k switch back xtal when xtal is restarted
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_XPD_FORCE
      bit_offset: 7
      bit_width: 1
      description: Xtal 32k xpd control by sw or fsm
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENCKINIT_XTAL_32K
      bit_offset: 8
      bit_width: 1
      description: apply an internal clock to help xtal 32k to start
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBUF_XTAL_32K
      bit_offset: 9
      bit_width: 1
      description: '0: single-end buffer 1: differential buffer'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DGM_XTAL_32K
      bit_offset: 10
      bit_width: 3
      description: xtal_32k gm control
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRES_XTAL_32K
      bit_offset: 13
      bit_width: 3
      description: DRES_XTAL_32K
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD_XTAL_32K
      bit_offset: 16
      bit_width: 1
      description: XPD_XTAL_32K
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_XTAL_32K
      bit_offset: 17
      bit_width: 3
      description: DAC_XTAL_32K
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_WDT_STATE
      bit_offset: 20
      bit_width: 3
      description: state of 32k_wdt
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_XTAL32K_GPIO_SEL
      bit_offset: 23
      bit_width: 1
      description: 'XTAL_32K sel. 0: external XTAL_32K, 1: CLK from RTC pad X32P_C'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_EXT_CTR_LV
      bit_offset: 30
      bit_width: 1
      description: '0: power down XTAL at high level, 1: power down XTAL at low level'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_EXT_CTR_EN
      bit_offset: 31
      bit_width: 1
      description: Reserved register
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_EXT_WAKEUP_CONF
    addr: 0x64
    size_bits: 32
    description: ext wakeup configure
    fields:
    - !Field
      name: GPIO_WAKEUP_FILTER
      bit_offset: 29
      bit_width: 1
      description: enable filter for gpio wakeup event
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT_WAKEUP0_LV
      bit_offset: 30
      bit_width: 1
      description: '0: external wakeup at low level, 1: external wakeup at high level'
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT_WAKEUP1_LV
      bit_offset: 31
      bit_width: 1
      description: '0: external wakeup at low level, 1: external wakeup at high level'
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_SLP_REJECT_CONF
    addr: 0x68
    size_bits: 32
    description: reject sleep register
    fields:
    - !Field
      name: RTC_SLEEP_REJECT_ENA
      bit_offset: 12
      bit_width: 18
      description: sleep reject enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: LIGHT_SLP_REJECT_EN
      bit_offset: 30
      bit_width: 1
      description: enable reject for light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEEP_SLP_REJECT_EN
      bit_offset: 31
      bit_width: 1
      description: enable reject for deep sleep
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_CPU_PERIOD_CONF
    addr: 0x6c
    size_bits: 32
    description: conigure cpu freq
    fields:
    - !Field
      name: RTC_CPUSEL_CONF
      bit_offset: 29
      bit_width: 1
      description: CPU sel option
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CPUPERIOD_SEL
      bit_offset: 30
      bit_width: 2
      description: conigure cpu freq
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_SDIO_ACT_CONF
    addr: 0x70
    size_bits: 32
    description: No public
    fields:
    - !Field
      name: SDIO_ACT_DNUM
      bit_offset: 22
      bit_width: 10
      description: No public
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_CLK_CONF
    addr: 0x74
    size_bits: 32
    description: configure clock register
    reset_value: 0x1158321c
    fields:
    - !Field
      name: EFUSE_CLK_FORCE_GATING
      bit_offset: 1
      bit_width: 1
      description: force efuse clk gating
      read_allowed: true
      write_allowed: true
    - !Field
      name: EFUSE_CLK_FORCE_NOGATING
      bit_offset: 2
      bit_width: 1
      description: force efuse clk nogating
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_DIV_SEL_VLD
      bit_offset: 3
      bit_width: 1
      description: used to sync reg_ck8m_div_sel bus. Clear vld before set reg_ck8m_div_sel,
        then set vld to actually switch the clk
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_DIV
      bit_offset: 4
      bit_width: 2
      description: 'CK8M_D256_OUT divider. 00: div128, 01: div256, 10: div512, 11:
        div1024.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENB_CK8M
      bit_offset: 6
      bit_width: 1
      description: disable CK8M and CK8M_D256_OUT
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENB_CK8M_DIV
      bit_offset: 7
      bit_width: 1
      description: '1: CK8M_D256_OUT is actually CK8M, 0: CK8M_D256_OUT is CK8M divided
        by 256'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIG_XTAL32K_EN
      bit_offset: 8
      bit_width: 1
      description: enable CK_XTAL_32K for digital core (no relationship with RTC core)
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIG_CLK8M_D256_EN
      bit_offset: 9
      bit_width: 1
      description: enable CK8M_D256_OUT for digital core (no relationship with RTC
        core)
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIG_CLK8M_EN
      bit_offset: 10
      bit_width: 1
      description: enable CK8M for digital core (no relationship with RTC core)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_DIV_SEL
      bit_offset: 12
      bit_width: 3
      description: divider = reg_ck8m_div_sel + 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_FORCE_NOGATING
      bit_offset: 15
      bit_width: 1
      description: XTAL force no gating during sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_FORCE_NOGATING
      bit_offset: 16
      bit_width: 1
      description: CK8M force no gating during sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_DFREQ
      bit_offset: 17
      bit_width: 8
      description: CK8M_DFREQ
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_FORCE_PD
      bit_offset: 25
      bit_width: 1
      description: CK8M force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_FORCE_PU
      bit_offset: 26
      bit_width: 1
      description: CK8M force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_GLOBAL_FORCE_GATING
      bit_offset: 27
      bit_width: 1
      description: force global xtal  gating
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_GLOBAL_FORCE_NOGATING
      bit_offset: 28
      bit_width: 1
      description: force global xtal no gating
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAST_CLK_RTC_SEL
      bit_offset: 29
      bit_width: 1
      description: 'fast_clk_rtc sel. 0: XTAL div 4, 1: CK8M'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANA_CLK_RTC_SEL
      bit_offset: 30
      bit_width: 2
      description: select slow clock
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_SLOW_CLK_CONF
    addr: 0x78
    size_bits: 32
    description: configure slow clk
    reset_value: 0x400000
    fields:
    - !Field
      name: RTC_ANA_CLK_DIV_VLD
      bit_offset: 22
      bit_width: 1
      description: used to sync div bus. clear vld before set reg_rtc_ana_clk_div,
        then set vld to actually switch the clk
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_ANA_CLK_DIV
      bit_offset: 23
      bit_width: 8
      description: rtc clk div
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_SLOW_CLK_NEXT_EDGE
      bit_offset: 31
      bit_width: 1
      description: No public
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_SDIO_CONF
    addr: 0x7c
    size_bits: 32
    description: configure flash power
    reset_value: 0xab0be0a
    fields:
    - !Field
      name: SDIO_TIMER_TARGET
      bit_offset: 0
      bit_width: 8
      description: timer count to apply reg_sdio_dcap after sdio power on
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_DTHDRV
      bit_offset: 9
      bit_width: 2
      description: Tieh = 1 mode drive ability. Initially set to 0 to limit charge
        current, set to 3 after several us.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_DCAP
      bit_offset: 11
      bit_width: 2
      description: ability to prevent LDO from overshoot
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_INITI
      bit_offset: 13
      bit_width: 2
      description: 'add resistor from ldo output to ground. 0: no res, 1: 6k,2:4k,3:2k'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_EN_INITI
      bit_offset: 15
      bit_width: 1
      description: 0 to set init[1:0]=0
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_DCURLIM
      bit_offset: 16
      bit_width: 3
      description: tune current limit threshold when tieh = 0. About 800mA/(8+d)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_MODECURLIM
      bit_offset: 19
      bit_width: 1
      description: select current limit mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_ENCURLIM
      bit_offset: 20
      bit_width: 1
      description: enable current limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_REG_PD_EN
      bit_offset: 21
      bit_width: 1
      description: power down SDIO_REG in sleep. Only active when reg_sdio_force =
        0
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_FORCE
      bit_offset: 22
      bit_width: 1
      description: '1: use SW option to control SDIO_REG, 0: use state machine'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_TIEH
      bit_offset: 23
      bit_width: 1
      description: SW option for SDIO_TIEH. Only active when reg_sdio_force = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG1P8_READY
      bit_offset: 24
      bit_width: 1
      description: read only register for REG1P8_READY
      read_allowed: true
      write_allowed: false
    - !Field
      name: DREFL_SDIO
      bit_offset: 25
      bit_width: 2
      description: SW option for DREFL_SDIO. Only active when reg_sdio_force = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DREFM_SDIO
      bit_offset: 27
      bit_width: 2
      description: SW option for DREFM_SDIO. Only active when reg_sdio_force = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DREFH_SDIO
      bit_offset: 29
      bit_width: 2
      description: SW option for DREFH_SDIO. Only active when reg_sdio_force = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD_SDIO
      bit_offset: 31
      bit_width: 1
      description: power on flash regulator
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_BIAS_CONF
    addr: 0x80
    size_bits: 32
    description: No public
    reset_value: 0x10800
    fields:
    - !Field
      name: BIAS_BUF_IDLE
      bit_offset: 10
      bit_width: 1
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_BUF_WAKE
      bit_offset: 11
      bit_width: 1
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_BUF_DEEP_SLP
      bit_offset: 12
      bit_width: 1
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_BUF_MONITOR
      bit_offset: 13
      bit_width: 1
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: PD_CUR_DEEP_SLP
      bit_offset: 14
      bit_width: 1
      description: xpd cur when rtc in sleep_state
      read_allowed: true
      write_allowed: true
    - !Field
      name: PD_CUR_MONITOR
      bit_offset: 15
      bit_width: 1
      description: xpd cur when rtc in monitor state
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_SLEEP_DEEP_SLP
      bit_offset: 16
      bit_width: 1
      description: bias_sleep when rtc in sleep_state
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_SLEEP_MONITOR
      bit_offset: 17
      bit_width: 1
      description: bias_sleep when rtc in monitor state
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBG_ATTEN_DEEP_SLP
      bit_offset: 18
      bit_width: 4
      description: DBG_ATTEN when rtc in sleep state
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBG_ATTEN_MONITOR
      bit_offset: 22
      bit_width: 4
      description: DBG_ATTEN when rtc in monitor state
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBG_ATTEN_WAKEUP
      bit_offset: 26
      bit_width: 4
      description: No public
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC
    addr: 0x84
    size_bits: 32
    description: configure rtc regulator
    reset_value: 0xa0000000
    fields:
    - !Field
      name: DIG_REG_CAL_EN
      bit_offset: 7
      bit_width: 1
      description: enable dig regulator cali
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCK_DCAP
      bit_offset: 14
      bit_width: 8
      description: SCK_DCAP
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBOOST_FORCE_PD
      bit_offset: 28
      bit_width: 1
      description: RTC_DBOOST force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBOOST_FORCE_PU
      bit_offset: 29
      bit_width: 1
      description: RTC_DBOOST force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: REGULATOR_FORCE_PD
      bit_offset: 30
      bit_width: 1
      description: RTC_REG force power down (for RTC_REG power down means decrease
        the voltage to 0.8v or lower )
      read_allowed: true
      write_allowed: true
    - !Field
      name: REGULATOR_FORCE_PU
      bit_offset: 31
      bit_width: 1
      description: RTC_REG force power on (for RTC_REG power down means decrease the
        voltage to 0.8v or lower )
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_PWC
    addr: 0x88
    size_bits: 32
    description: configure rtc power
    reset_value: 0x925
    fields:
    - !Field
      name: RTC_FASTMEM_FORCE_NOISO
      bit_offset: 0
      bit_width: 1
      description: Fast RTC memory force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_FASTMEM_FORCE_ISO
      bit_offset: 1
      bit_width: 1
      description: Fast RTC memory force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_SLOWMEM_FORCE_NOISO
      bit_offset: 2
      bit_width: 1
      description: RTC memory force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_SLOWMEM_FORCE_ISO
      bit_offset: 3
      bit_width: 1
      description: RTC memory force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_FORCE_ISO
      bit_offset: 4
      bit_width: 1
      description: rtc_peri force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_FORCE_NOISO
      bit_offset: 5
      bit_width: 1
      description: rtc_peri force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_FASTMEM_FOLW_CPU
      bit_offset: 6
      bit_width: 1
      description: '1: Fast RTC memory PD following CPU, 0: fast RTC memory PD following
        RTC state machine'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_FASTMEM_FORCE_LPD
      bit_offset: 7
      bit_width: 1
      description: Fast RTC memory force PD
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_FASTMEM_FORCE_LPU
      bit_offset: 8
      bit_width: 1
      description: Fast RTC memory force no PD
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_SLOWMEM_FOLW_CPU
      bit_offset: 9
      bit_width: 1
      description: '1: RTC memory  PD following CPU, 0: RTC memory PD following RTC
        state machine'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_SLOWMEM_FORCE_LPD
      bit_offset: 10
      bit_width: 1
      description: RTC memory force PD
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_SLOWMEM_FORCE_LPU
      bit_offset: 11
      bit_width: 1
      description: RTC memory force no PD
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_FORCE_PD
      bit_offset: 18
      bit_width: 1
      description: rtc_peri force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_FORCE_PU
      bit_offset: 19
      bit_width: 1
      description: rtc_peri force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_PD_EN
      bit_offset: 20
      bit_width: 1
      description: enable power down rtc_peri in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_PAD_FORCE_HOLD
      bit_offset: 21
      bit_width: 1
      description: rtc pad force hold
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_REGULATOR_DRV_CTRL
    addr: 0x8c
    size_bits: 32
    description: No public
    fields:
    - !Field
      name: RTC_REGULATOR_DRV_B_MONITOR
      bit_offset: 0
      bit_width: 6
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_REGULATOR_DRV_B_SLP
      bit_offset: 6
      bit_width: 6
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_VDD_DRV_B_SLP
      bit_offset: 12
      bit_width: 8
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_VDD_DRV_B_MONITOR
      bit_offset: 20
      bit_width: 8
      description: No public
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIG_PWC
    addr: 0x90
    size_bits: 32
    description: configure digital power
    reset_value: 0x545010
    fields:
    - !Field
      name: LSLP_MEM_FORCE_PD
      bit_offset: 3
      bit_width: 1
      description: memories in digital core force PD in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSLP_MEM_FORCE_PU
      bit_offset: 4
      bit_width: 1
      description: memories in digital core force no PD in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: BT_FORCE_PD
      bit_offset: 11
      bit_width: 1
      description: internal SRAM 2 force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: BT_FORCE_PU
      bit_offset: 12
      bit_width: 1
      description: internal SRAM 2 force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PERI_FORCE_PD
      bit_offset: 13
      bit_width: 1
      description: internal SRAM 3 force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PERI_FORCE_PU
      bit_offset: 14
      bit_width: 1
      description: internal SRAM 3 force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_FORCE_PD
      bit_offset: 17
      bit_width: 1
      description: wifi force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_FORCE_PU
      bit_offset: 18
      bit_width: 1
      description: wifi force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_PD
      bit_offset: 19
      bit_width: 1
      description: digital core force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_PU
      bit_offset: 20
      bit_width: 1
      description: digital core force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_TOP_FORCE_PD
      bit_offset: 21
      bit_width: 1
      description: digital dcdc force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_TOP_FORCE_PU
      bit_offset: 22
      bit_width: 1
      description: digital dcdc force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: BT_PD_EN
      bit_offset: 27
      bit_width: 1
      description: enable power down internal SRAM 2 in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PERI_PD_EN
      bit_offset: 28
      bit_width: 1
      description: enable power down internal SRAM 3 in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_TOP_PD_EN
      bit_offset: 29
      bit_width: 1
      description: enable power down internal SRAM 4 in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_PD_EN
      bit_offset: 30
      bit_width: 1
      description: enable power down wifi in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_PD_EN
      bit_offset: 31
      bit_width: 1
      description: enable power down all digital logic
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIG_ISO
    addr: 0x94
    size_bits: 32
    description: congigure digital power isolation
    reset_value: 0xaa805080
    fields:
    - !Field
      name: FORCE_OFF
      bit_offset: 7
      bit_width: 1
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_ON
      bit_offset: 8
      bit_width: 1
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PAD_AUTOHOLD
      bit_offset: 9
      bit_width: 1
      description: read only register to indicate digital pad auto-hold status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CLR_DG_PAD_AUTOHOLD
      bit_offset: 10
      bit_width: 1
      description: wtite only register to clear digital pad auto-hold
      read_allowed: false
      write_allowed: true
    - !Field
      name: DG_PAD_AUTOHOLD_EN
      bit_offset: 11
      bit_width: 1
      description: digital pad enable auto-hold
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PAD_FORCE_NOISO
      bit_offset: 12
      bit_width: 1
      description: digital pad force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PAD_FORCE_ISO
      bit_offset: 13
      bit_width: 1
      description: digital pad force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PAD_FORCE_UNHOLD
      bit_offset: 14
      bit_width: 1
      description: digital pad force un-hold
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PAD_FORCE_HOLD
      bit_offset: 15
      bit_width: 1
      description: digital pad force hold
      read_allowed: true
      write_allowed: true
    - !Field
      name: BT_FORCE_ISO
      bit_offset: 22
      bit_width: 1
      description: internal SRAM 2 force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: BT_FORCE_NOISO
      bit_offset: 23
      bit_width: 1
      description: internal SRAM 2 force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PERI_FORCE_ISO
      bit_offset: 24
      bit_width: 1
      description: internal SRAM 3 force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PERI_FORCE_NOISO
      bit_offset: 25
      bit_width: 1
      description: internal SRAM 3 force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_TOP_FORCE_ISO
      bit_offset: 26
      bit_width: 1
      description: internal SRAM 4 force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_TOP_FORCE_NOISO
      bit_offset: 27
      bit_width: 1
      description: internal SRAM 4 force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_FORCE_ISO
      bit_offset: 28
      bit_width: 1
      description: wifi force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_FORCE_NOISO
      bit_offset: 29
      bit_width: 1
      description: wifi force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_ISO
      bit_offset: 30
      bit_width: 1
      description: digital core force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_NOISO
      bit_offset: 31
      bit_width: 1
      description: digita core force no ISO
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_WDTCONFIG0
    addr: 0x98
    size_bits: 32
    description: configure rtc watch dog
    reset_value: 0x13214
    fields:
    - !Field
      name: WDT_CHIP_RESET_WIDTH
      bit_offset: 0
      bit_width: 8
      description: chip reset siginal pulse width
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_CHIP_RESET_EN
      bit_offset: 8
      bit_width: 1
      description: wdt reset whole chip enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_PAUSE_IN_SLP
      bit_offset: 9
      bit_width: 1
      description: pause WDT in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_APPCPU_RESET_EN
      bit_offset: 10
      bit_width: 1
      description: enable WDT reset APP CPU
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_PROCPU_RESET_EN
      bit_offset: 11
      bit_width: 1
      description: enable WDT reset PRO CPU
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_FLASHBOOT_MOD_EN
      bit_offset: 12
      bit_width: 1
      description: enable WDT in flash boot
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_SYS_RESET_LENGTH
      bit_offset: 13
      bit_width: 3
      description: system reset counter length
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_CPU_RESET_LENGTH
      bit_offset: 16
      bit_width: 3
      description: CPU reset counter length
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG3
      bit_offset: 19
      bit_width: 3
      description: '1: interrupt stage en 2: CPU reset stage en 3: system reset stage
        en 4: RTC reset stage en'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG2
      bit_offset: 22
      bit_width: 3
      description: '1: interrupt stage en 2: CPU reset stage en 3: system reset stage
        en 4: RTC reset stage en'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG1
      bit_offset: 25
      bit_width: 3
      description: '1: interrupt stage en 2: CPU reset stage en 3: system reset stage
        en 4: RTC reset stage en'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG0
      bit_offset: 28
      bit_width: 3
      description: '1: interrupt stage en 2: CPU reset stage en 3: system reset stage
        en 4: RTC reset stage en'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_EN
      bit_offset: 31
      bit_width: 1
      description: enable rtc watch dog
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_WDTCONFIG1
    addr: 0x9c
    size_bits: 32
    description: stage0 hold time
    reset_value: 0x30d40
    fields:
    - !Field
      name: WDT_STG0_HOLD
      bit_offset: 0
      bit_width: 32
      description: stage0 hold time
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_WDTCONFIG2
    addr: 0xa0
    size_bits: 32
    description: stage1 hold time
    reset_value: 0x13880
    fields:
    - !Field
      name: WDT_STG1_HOLD
      bit_offset: 0
      bit_width: 32
      description: stage1 hold time
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_WDTCONFIG3
    addr: 0xa4
    size_bits: 32
    description: stage2 hold time
    reset_value: 0xfff
    fields:
    - !Field
      name: WDT_STG2_HOLD
      bit_offset: 0
      bit_width: 32
      description: stage2 hold time
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_WDTCONFIG4
    addr: 0xa8
    size_bits: 32
    description: stage3 hold time
    reset_value: 0xfff
    fields:
    - !Field
      name: WDT_STG3_HOLD
      bit_offset: 0
      bit_width: 32
      description: stage3 hold time
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_WDTFEED
    addr: 0xac
    size_bits: 32
    description: rtc wdt feed
    fields:
    - !Field
      name: RTC_WDT_FEED
      bit_offset: 31
      bit_width: 1
      description: rtc wdt feed
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_WDTWPROTECT
    addr: 0xb0
    size_bits: 32
    description: configure rtc watch dog
    reset_value: 0x50d83aa1
    fields:
    - !Field
      name: WDT_WKEY
      bit_offset: 0
      bit_width: 32
      description: rtc watch dog key
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_SWD_CONF
    addr: 0xb4
    size_bits: 32
    description: congfigure super watch dog
    reset_value: 0x4b00000
    fields:
    - !Field
      name: SWD_RESET_FLAG
      bit_offset: 0
      bit_width: 1
      description: swd reset flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: SWD_FEED_INT
      bit_offset: 1
      bit_width: 1
      description: swd interrupt for feeding
      read_allowed: true
      write_allowed: false
    - !Field
      name: SWD_BYPASS_RST
      bit_offset: 17
      bit_width: 1
      description: bypass super watch dog reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWD_SIGNAL_WIDTH
      bit_offset: 18
      bit_width: 10
      description: adjust signal width send to swd
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWD_RST_FLAG_CLR
      bit_offset: 28
      bit_width: 1
      description: reset swd reset flag
      read_allowed: false
      write_allowed: true
    - !Field
      name: SWD_FEED
      bit_offset: 29
      bit_width: 1
      description: Sw feed swd
      read_allowed: false
      write_allowed: true
    - !Field
      name: SWD_DISABLE
      bit_offset: 30
      bit_width: 1
      description: disabel SWD
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWD_AUTO_FEED_EN
      bit_offset: 31
      bit_width: 1
      description: automatically feed swd when int comes
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_SWD_WPROTECT
    addr: 0xb8
    size_bits: 32
    description: super watch dog key
    reset_value: 0x8f1d312a
    fields:
    - !Field
      name: SWD_WKEY
      bit_offset: 0
      bit_width: 32
      description: super watch dog key
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_SW_CPU_STALL
    addr: 0xbc
    size_bits: 32
    description: configure cpu stall by sw
    fields:
    - !Field
      name: SW_STALL_APPCPU_C1
      bit_offset: 20
      bit_width: 6
      description: '{reg_sw_stall_appcpu_c1[5:0],  reg_sw_stall_appcpu_c0[1:0]} ==
        0x86 will stall APP CPU'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_STALL_PROCPU_C1
      bit_offset: 26
      bit_width: 6
      description: '{reg_sw_stall_appcpu_c1[5:0],  reg_sw_stall_appcpu_c0[1:0]} ==
        0x86 will stall APP CPU'
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_STORE4
    addr: 0xc0
    size_bits: 32
    description: reserved register
    fields:
    - !Field
      name: RTC_SCRATCH4
      bit_offset: 0
      bit_width: 32
      description: reserved register
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_STORE5
    addr: 0xc4
    size_bits: 32
    description: reserved register
    fields:
    - !Field
      name: RTC_SCRATCH5
      bit_offset: 0
      bit_width: 32
      description: reserved register
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_STORE6
    addr: 0xc8
    size_bits: 32
    description: reserved register
    fields:
    - !Field
      name: RTC_SCRATCH6
      bit_offset: 0
      bit_width: 32
      description: reserved register
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_STORE7
    addr: 0xcc
    size_bits: 32
    description: reserved register
    fields:
    - !Field
      name: RTC_SCRATCH7
      bit_offset: 0
      bit_width: 32
      description: reserved register
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_LOW_POWER_ST
    addr: 0xd0
    size_bits: 32
    description: reserved register
    fields:
    - !Field
      name: XPD_ROM0
      bit_offset: 0
      bit_width: 1
      description: rom0 power down
      read_allowed: true
      write_allowed: false
    - !Field
      name: XPD_DIG_DCDC
      bit_offset: 2
      bit_width: 1
      description: External DCDC power down
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_PERI_ISO
      bit_offset: 3
      bit_width: 1
      description: rtc peripheral iso
      read_allowed: true
      write_allowed: false
    - !Field
      name: XPD_RTC_PERI
      bit_offset: 4
      bit_width: 1
      description: rtc peripheral power down
      read_allowed: true
      write_allowed: false
    - !Field
      name: WIFI_ISO
      bit_offset: 5
      bit_width: 1
      description: wifi iso
      read_allowed: true
      write_allowed: false
    - !Field
      name: XPD_WIFI
      bit_offset: 6
      bit_width: 1
      description: wifi wrap power down
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIG_ISO
      bit_offset: 7
      bit_width: 1
      description: digital wrap iso
      read_allowed: true
      write_allowed: false
    - !Field
      name: XPD_DIG
      bit_offset: 8
      bit_width: 1
      description: digital wrap power down
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_TOUCH_STATE_START
      bit_offset: 9
      bit_width: 1
      description: touch should start to work
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_TOUCH_STATE_SWITCH
      bit_offset: 10
      bit_width: 1
      description: touch is about to working. Switch rtc main state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_TOUCH_STATE_SLP
      bit_offset: 11
      bit_width: 1
      description: touch is in sleep state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_TOUCH_STATE_DONE
      bit_offset: 12
      bit_width: 1
      description: touch is done
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_COCPU_STATE_START
      bit_offset: 13
      bit_width: 1
      description: ulp/cocpu should start to work
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_COCPU_STATE_SWITCH
      bit_offset: 14
      bit_width: 1
      description: ulp/cocpu is about to working. Switch rtc main state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_COCPU_STATE_SLP
      bit_offset: 15
      bit_width: 1
      description: ulp/cocpu is in sleep state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_COCPU_STATE_DONE
      bit_offset: 16
      bit_width: 1
      description: ulp/cocpu is done
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MAIN_STATE_XTAL_ISO
      bit_offset: 17
      bit_width: 1
      description: no use any more
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MAIN_STATE_PLL_ON
      bit_offset: 18
      bit_width: 1
      description: rtc main state machine is in states that pll should be running
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_RDY_FOR_WAKEUP
      bit_offset: 19
      bit_width: 1
      description: rtc is ready to receive wake up trigger from wake up source
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MAIN_STATE_WAIT_END
      bit_offset: 20
      bit_width: 1
      description: rtc main state machine has been waited for some cycles
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_IN_WAKEUP_STATE
      bit_offset: 21
      bit_width: 1
      description: rtc main state machine is in the states of wakeup process
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_IN_LOW_POWER_STATE
      bit_offset: 22
      bit_width: 1
      description: rtc main state machine is in the states of low power
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MAIN_STATE_IN_WAIT_8M
      bit_offset: 23
      bit_width: 1
      description: rtc main state machine is in wait 8m state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MAIN_STATE_IN_WAIT_PLL
      bit_offset: 24
      bit_width: 1
      description: rtc main state machine is in wait pll state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MAIN_STATE_IN_WAIT_XTL
      bit_offset: 25
      bit_width: 1
      description: rtc main state machine is in wait xtal state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MAIN_STATE_IN_SLP
      bit_offset: 26
      bit_width: 1
      description: rtc main state machine is in sleep state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MAIN_STATE_IN_IDLE
      bit_offset: 27
      bit_width: 1
      description: rtc main state machine is in idle state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MAIN_STATE
      bit_offset: 28
      bit_width: 4
      description: rtc main state machine status
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_DIAG0
    addr: 0xd4
    size_bits: 32
    description: No public
    fields:
    - !Field
      name: RTC_LOW_POWER_DIAG1
      bit_offset: 0
      bit_width: 32
      description: No public
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_PAD_HOLD
    addr: 0xd8
    size_bits: 32
    description: rtc pad hold configure
    fields:
    - !Field
      name: TOUCH_PAD0_HOLD
      bit_offset: 0
      bit_width: 1
      description: hold rtc pad0
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD1_HOLD
      bit_offset: 1
      bit_width: 1
      description: hold rtc pad-1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD2_HOLD
      bit_offset: 2
      bit_width: 1
      description: hold rtc pad-2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD3_HOLD
      bit_offset: 3
      bit_width: 1
      description: hold rtc pad-3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD4_HOLD
      bit_offset: 4
      bit_width: 1
      description: hold rtc pad-4
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD5_HOLD
      bit_offset: 5
      bit_width: 1
      description: hold rtc pad-5
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD6_HOLD
      bit_offset: 6
      bit_width: 1
      description: hold rtc pad-6
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD7_HOLD
      bit_offset: 7
      bit_width: 1
      description: hold rtc pad-7
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD8_HOLD
      bit_offset: 8
      bit_width: 1
      description: hold rtc pad-8
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD9_HOLD
      bit_offset: 9
      bit_width: 1
      description: hold rtc pad-9
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD10_HOLD
      bit_offset: 10
      bit_width: 1
      description: hold rtc pad-10
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD11_HOLD
      bit_offset: 11
      bit_width: 1
      description: hold rtc pad-11
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD12_HOLD
      bit_offset: 12
      bit_width: 1
      description: hold rtc pad-12
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD13_HOLD
      bit_offset: 13
      bit_width: 1
      description: hold rtc pad-13
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD14_HOLD
      bit_offset: 14
      bit_width: 1
      description: hold rtc pad-14
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_HOLD
      bit_offset: 15
      bit_width: 1
      description: hold rtc pad-15
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_HOLD
      bit_offset: 16
      bit_width: 1
      description: hold rtc pad-16
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_HOLD
      bit_offset: 17
      bit_width: 1
      description: hold rtc pad-17
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_HOLD
      bit_offset: 18
      bit_width: 1
      description: hold rtc pad-18
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_PAD19_HOLD
      bit_offset: 19
      bit_width: 1
      description: hold rtc pad-19
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_PAD20_HOLD
      bit_offset: 20
      bit_width: 1
      description: hold rtc pad-20
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_PAD21_HOLD
      bit_offset: 21
      bit_width: 1
      description: hold rtc pad-21
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIG_PAD_HOLD
    addr: 0xdc
    size_bits: 32
    description: configure digtal pad hold
    fields:
    - !Field
      name: DIG_PAD_HOLD
      bit_offset: 0
      bit_width: 32
      description: configure digtal pad hold
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_EXT_WAKEUP1
    addr: 0xe0
    size_bits: 32
    description: configure ext1 wakeup
    fields:
    - !Field
      name: EXT_WAKEUP1_SEL
      bit_offset: 0
      bit_width: 22
      description: Bitmap to select RTC pads for ext wakeup1
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT_WAKEUP1_STATUS_CLR
      bit_offset: 22
      bit_width: 1
      description: clear ext wakeup1 status
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_EXT_WAKEUP1_STATUS
    addr: 0xe4
    size_bits: 32
    description: check ext wakeup1 status
    fields:
    - !Field
      name: EXT_WAKEUP1_STATUS
      bit_offset: 0
      bit_width: 22
      description: ext wakeup1 status
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_BROWN_OUT
    addr: 0xe8
    size_bits: 32
    description: congfigure brownout
    reset_value: 0x43ff0010
    fields:
    - !Field
      name: BROWN_OUT_INT_WAIT
      bit_offset: 4
      bit_width: 10
      description: brown out interrupt wait cycles
      read_allowed: true
      write_allowed: true
    - !Field
      name: BROWN_OUT_CLOSE_FLASH_ENA
      bit_offset: 14
      bit_width: 1
      description: enable close flash when brown out happens
      read_allowed: true
      write_allowed: true
    - !Field
      name: BROWN_OUT_PD_RF_ENA
      bit_offset: 15
      bit_width: 1
      description: enable power down RF when brown out happens
      read_allowed: true
      write_allowed: true
    - !Field
      name: BROWN_OUT_RST_WAIT
      bit_offset: 16
      bit_width: 10
      description: brown out reset wait cycles
      read_allowed: true
      write_allowed: true
    - !Field
      name: BROWN_OUT_RST_ENA
      bit_offset: 26
      bit_width: 1
      description: enable brown out reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: BROWN_OUT_RST_SEL
      bit_offset: 27
      bit_width: 1
      description: '1:  4-pos reset,    0:  sys_reset'
      read_allowed: true
      write_allowed: true
    - !Field
      name: BROWN_OUT_ANA_RST_EN
      bit_offset: 28
      bit_width: 1
      description: enable brown out reset en
      read_allowed: true
      write_allowed: true
    - !Field
      name: BROWN_OUT_CNT_CLR
      bit_offset: 29
      bit_width: 1
      description: clear brown out counter
      read_allowed: false
      write_allowed: true
    - !Field
      name: BROWN_OUT_ENA
      bit_offset: 30
      bit_width: 1
      description: enable brown out
      read_allowed: true
      write_allowed: true
    - !Field
      name: DET
      bit_offset: 31
      bit_width: 1
      description: get brown out detect
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_TIME_LOW1
    addr: 0xec
    size_bits: 32
    description: RTC timer low 32 bits
    fields:
    - !Field
      name: RTC_TIMER_VALUE1_LOW
      bit_offset: 0
      bit_width: 32
      description: RTC timer low 32 bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_TIME_HIGH1
    addr: 0xf0
    size_bits: 32
    description: RTC timer high 16 bits
    fields:
    - !Field
      name: RTC_TIMER_VALUE1_HIGH
      bit_offset: 0
      bit_width: 16
      description: RTC timer high 16 bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_XTAL32K_CLK_FACTOR
    addr: 0xf4
    size_bits: 32
    description: xtal 32k watch dog backup clock factor
    fields:
    - !Field
      name: XTAL32K_CLK_FACTOR
      bit_offset: 0
      bit_width: 32
      description: xtal 32k watch dog backup clock factor
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_XTAL32K_CONF
    addr: 0xf8
    size_bits: 32
    description: configure xtal32k
    reset_value: 0xff00000
    fields:
    - !Field
      name: XTAL32K_RETURN_WAIT
      bit_offset: 0
      bit_width: 4
      description: cycles to wait to return noral xtal 32k
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_RESTART_WAIT
      bit_offset: 4
      bit_width: 16
      description: cycles to wait to repower on xtal 32k
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_WDT_TIMEOUT
      bit_offset: 20
      bit_width: 8
      description: If no clock detected for this amount of time 32k is regarded as
        dead
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_STABLE_THRES
      bit_offset: 28
      bit_width: 4
      description: if restarted xtal32k period is smaller than this, it is regarded
        as stable
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_ULP_CP_TIMER
    addr: 0xfc
    size_bits: 32
    description: configure ulp
    fields:
    - !Field
      name: ULP_CP_PC_INIT
      bit_offset: 0
      bit_width: 11
      description: ULP-coprocessor PC initial address
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULP_CP_GPIO_WAKEUP_ENA
      bit_offset: 29
      bit_width: 1
      description: ULP-coprocessor wakeup by GPIO enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULP_CP_GPIO_WAKEUP_CLR
      bit_offset: 30
      bit_width: 1
      description: ULP-coprocessor wakeup by GPIO state clear
      read_allowed: false
      write_allowed: true
    - !Field
      name: ULP_CP_SLP_TIMER_EN
      bit_offset: 31
      bit_width: 1
      description: ULP-coprocessor timer enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_ULP_CP_CTRL
    addr: 0x100
    size_bits: 32
    description: configure ulp
    reset_value: 0x100200
    fields:
    - !Field
      name: ULP_CP_MEM_ADDR_INIT
      bit_offset: 0
      bit_width: 11
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULP_CP_MEM_ADDR_SIZE
      bit_offset: 11
      bit_width: 11
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULP_CP_MEM_OFFST_CLR
      bit_offset: 22
      bit_width: 1
      description: No public
      read_allowed: false
      write_allowed: true
    - !Field
      name: ULP_CP_CLK_FO
      bit_offset: 28
      bit_width: 1
      description: ulp coprocessor clk force on
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULP_CP_RESET
      bit_offset: 29
      bit_width: 1
      description: ulp coprocessor clk software reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULP_CP_FORCE_START_TOP
      bit_offset: 30
      bit_width: 1
      description: '1: ULP-coprocessor is started by SW'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULP_CP_START_TOP
      bit_offset: 31
      bit_width: 1
      description: Write 1 to start ULP-coprocessor
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_COCPU_CTRL
    addr: 0x104
    size_bits: 32
    description: configure ulp-riscv
    reset_value: 0x8a0810
    fields:
    - !Field
      name: COCPU_CLK_FO
      bit_offset: 0
      bit_width: 1
      description: cocpu clk force on
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_START_2_RESET_DIS
      bit_offset: 1
      bit_width: 6
      description: time from start cocpu to pull down reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_START_2_INTR_EN
      bit_offset: 7
      bit_width: 6
      description: time from start cocpu to give start interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_SHUT
      bit_offset: 13
      bit_width: 1
      description: to shut cocpu
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_SHUT_2_CLK_DIS
      bit_offset: 14
      bit_width: 8
      description: time from shut cocpu to disable clk
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_SHUT_RESET_EN
      bit_offset: 22
      bit_width: 1
      description: to reset cocpu
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_SEL
      bit_offset: 23
      bit_width: 1
      description: '1: old ULP 0: new riscV'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_DONE_FORCE
      bit_offset: 24
      bit_width: 1
      description: '1: select riscv done 0: select ulp done'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_DONE
      bit_offset: 25
      bit_width: 1
      description: done signal used by riscv to control timer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_SW_INT_TRIGGER
      bit_offset: 26
      bit_width: 1
      description: trigger cocpu register interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: COCPU_CLKGATE_EN
      bit_offset: 27
      bit_width: 1
      description: open ulp-riscv clk gate
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_TOUCH_CTRL1
    addr: 0x108
    size_bits: 32
    description: configure touch controller
    reset_value: 0x10000100
    fields:
    - !Field
      name: TOUCH_SLEEP_CYCLES
      bit_offset: 0
      bit_width: 16
      description: sleep cycles for timer
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_MEAS_NUM
      bit_offset: 16
      bit_width: 16
      description: the meas length (in 8MHz)
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_TOUCH_CTRL2
    addr: 0x10c
    size_bits: 32
    description: configure touch controller
    reset_value: 0x840cc
    fields:
    - !Field
      name: TOUCH_DRANGE
      bit_offset: 2
      bit_width: 2
      description: TOUCH_DRANGE
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_DREFL
      bit_offset: 4
      bit_width: 2
      description: TOUCH_DREFL
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_DREFH
      bit_offset: 6
      bit_width: 2
      description: TOUCH_DREFH
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_XPD_BIAS
      bit_offset: 8
      bit_width: 1
      description: TOUCH_XPD_BIAS
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_REFC
      bit_offset: 9
      bit_width: 3
      description: TOUCH pad0 reference cap
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_DBIAS
      bit_offset: 12
      bit_width: 1
      description: 1:use self bias 0:use bandgap bias
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_SLP_TIMER_EN
      bit_offset: 13
      bit_width: 1
      description: touch timer enable bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_START_FSM_EN
      bit_offset: 14
      bit_width: 1
      description: '1: TOUCH_START & TOUCH_XPD is controlled by touch fsm'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_START_EN
      bit_offset: 15
      bit_width: 1
      description: '1: start touch fsm'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_START_FORCE
      bit_offset: 16
      bit_width: 1
      description: '1: to start touch fsm by SW'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_XPD_WAIT
      bit_offset: 17
      bit_width: 8
      description: the waiting cycles (in 8MHz) between TOUCH_START and TOUCH_XPD
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_SLP_CYC_DIV
      bit_offset: 25
      bit_width: 2
      description: when a touch pad is active sleep cycle could be divided by this
        number
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_TIMER_FORCE_DONE
      bit_offset: 27
      bit_width: 2
      description: force touch timer done
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_RESET
      bit_offset: 29
      bit_width: 1
      description: reset upgrade touch
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_CLK_FO
      bit_offset: 30
      bit_width: 1
      description: touch clock force on
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_CLKGATE_EN
      bit_offset: 31
      bit_width: 1
      description: touch clock enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_TOUCH_SCAN_CTRL
    addr: 0x110
    size_bits: 32
    description: configure touch controller
    reset_value: 0xf0000102
    fields:
    - !Field
      name: TOUCH_DENOISE_RES
      bit_offset: 0
      bit_width: 2
      description: 'De-noise resolution: 12/10/8/4 bit'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_DENOISE_EN
      bit_offset: 2
      bit_width: 1
      description: touch pad0 will be used to de-noise
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_INACTIVE_CONNECTION
      bit_offset: 8
      bit_width: 1
      description: 'inactive touch pads connect to 1: gnd 0: HighZ'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_SHIELD_PAD_EN
      bit_offset: 9
      bit_width: 1
      description: touch pad14 will be used as shield
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_SCAN_PAD_MAP
      bit_offset: 10
      bit_width: 15
      description: touch scan mode pad enable map
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_BUFDRV
      bit_offset: 25
      bit_width: 3
      description: touch7 buffer driver strength
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_OUT_RING
      bit_offset: 28
      bit_width: 4
      description: select out ring pad
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_TOUCH_SLP_THRES
    addr: 0x114
    size_bits: 32
    description: configure touch controller
    reset_value: 0x78000000
    fields:
    - !Field
      name: TOUCH_SLP_TH
      bit_offset: 0
      bit_width: 22
      description: the threshold for sleep touch pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_SLP_APPROACH_EN
      bit_offset: 26
      bit_width: 1
      description: sleep pad approach function enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_SLP_PAD
      bit_offset: 27
      bit_width: 5
      description: configure which pad as slp pad
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_TOUCH_APPROACH
    addr: 0x118
    size_bits: 32
    description: configure touch controller
    reset_value: 0x50000000
    fields:
    - !Field
      name: TOUCH_SLP_CHANNEL_CLR
      bit_offset: 23
      bit_width: 1
      description: clear touch slp channel
      read_allowed: false
      write_allowed: true
    - !Field
      name: TOUCH_APPROACH_MEAS_TIME
      bit_offset: 24
      bit_width: 8
      description: approach pads total meas times
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_TOUCH_FILTER_CTRL
    addr: 0x11c
    size_bits: 32
    description: configure touch controller
    reset_value: 0x96aa8800
    fields:
    - !Field
      name: TOUCH_BYPASS_NEG_NOISE_THRES
      bit_offset: 7
      bit_width: 1
      description: bypass neg noise thres
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_BYPASS_NOISE_THRES
      bit_offset: 8
      bit_width: 1
      description: bypaas noise thres
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_SMOOTH_LVL
      bit_offset: 9
      bit_width: 2
      description: smooth filter factor
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_JITTER_STEP
      bit_offset: 11
      bit_width: 4
      description: touch jitter step
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_NEG_NOISE_LIMIT
      bit_offset: 15
      bit_width: 4
      description: negative threshold counter limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_NEG_NOISE_THRES
      bit_offset: 19
      bit_width: 2
      description: neg noise thres
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_NOISE_THRES
      bit_offset: 21
      bit_width: 2
      description: noise thres
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_HYSTERESIS
      bit_offset: 23
      bit_width: 2
      description: hysteresis
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_DEBOUNCE
      bit_offset: 25
      bit_width: 3
      description: debounce counter
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_FILTER_MODE
      bit_offset: 28
      bit_width: 3
      description: '0: IIR ? 1: IIR ? 2: IIR 1/8 3: Jitter'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_FILTER_EN
      bit_offset: 31
      bit_width: 1
      description: touch filter enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_USB_CONF
    addr: 0x120
    size_bits: 32
    description: usb configure
    fields:
    - !Field
      name: USB_VREFH
      bit_offset: 0
      bit_width: 2
      description: reg_usb_vrefh
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_VREFL
      bit_offset: 2
      bit_width: 2
      description: reg_usb_vrefl
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_VREF_OVERRIDE
      bit_offset: 4
      bit_width: 1
      description: reg_usb_vref_override
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_PAD_PULL_OVERRIDE
      bit_offset: 5
      bit_width: 1
      description: reg_usb_pad_pull_override
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_DP_PULLUP
      bit_offset: 6
      bit_width: 1
      description: reg_usb_dp_pullup
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_DP_PULLDOWN
      bit_offset: 7
      bit_width: 1
      description: reg_usb_dp_pulldown
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_DM_PULLUP
      bit_offset: 8
      bit_width: 1
      description: reg_usb_dm_pullup
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_DM_PULLDOWN
      bit_offset: 9
      bit_width: 1
      description: reg_usb_dm_pulldown
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_PULLUP_VALUE
      bit_offset: 10
      bit_width: 1
      description: reg_usb_pullup_value
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_PAD_ENABLE_OVERRIDE
      bit_offset: 11
      bit_width: 1
      description: reg_usb_pad_enable_override
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_PAD_ENABLE
      bit_offset: 12
      bit_width: 1
      description: reg_usb_pad_enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_TXM
      bit_offset: 13
      bit_width: 1
      description: reg_usb_txm
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_TXP
      bit_offset: 14
      bit_width: 1
      description: reg_usb_txp
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_TX_EN
      bit_offset: 15
      bit_width: 1
      description: reg_usb_tx_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_TX_EN_OVERRIDE
      bit_offset: 16
      bit_width: 1
      description: reg_usb_tx_en_override
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_RESET_DISABLE
      bit_offset: 17
      bit_width: 1
      description: reg_usb_reset_disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: IO_MUX_RESET_DISABLE
      bit_offset: 18
      bit_width: 1
      description: reg_io_mux_reset_disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_USB_PHY_SEL
      bit_offset: 19
      bit_width: 1
      description: reg_sw_usb_phy_sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_HW_USB_PHY_SEL
      bit_offset: 20
      bit_width: 1
      description: reg_sw_hw_usb_phy_sel
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_TOUCH_TIMEOUT_CTRL
    addr: 0x124
    size_bits: 32
    description: configure touch controller
    reset_value: 0x7fffff
    fields:
    - !Field
      name: TOUCH_TIMEOUT_NUM
      bit_offset: 0
      bit_width: 22
      description: configure touch timerout time
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_TIMEOUT_EN
      bit_offset: 22
      bit_width: 1
      description: enable touch timerout
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_SLP_REJECT_CAUSE
    addr: 0x128
    size_bits: 32
    description: get reject casue
    fields:
    - !Field
      name: REJECT_CAUSE
      bit_offset: 0
      bit_width: 18
      description: sleep reject cause
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_OPTION1
    addr: 0x12c
    size_bits: 32
    description: rtc common configure
    fields:
    - !Field
      name: FORCE_DOWNLOAD_BOOT
      bit_offset: 0
      bit_width: 1
      description: force chip entry download boot by sw
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_SLP_WAKEUP_CAUSE
    addr: 0x130
    size_bits: 32
    description: get wakeup cause
    fields:
    - !Field
      name: WAKEUP_CAUSE
      bit_offset: 0
      bit_width: 17
      description: sleep wakeup cause
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_ULP_CP_TIMER_1
    addr: 0x134
    size_bits: 32
    description: configure ulp sleep time
    reset_value: 0xc800
    fields:
    - !Field
      name: ULP_CP_TIMER_SLP_CYCLE
      bit_offset: 8
      bit_width: 24
      description: sleep cycles for ULP-coprocessor timer
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ENA_RTC_W1TS
    addr: 0x138
    size_bits: 32
    description: oneset rtc interrupt
    fields:
    - !Field
      name: SLP_WAKEUP_INT_ENA_W1TS
      bit_offset: 0
      bit_width: 1
      description: enable sleep wakeup interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLP_REJECT_INT_ENA_W1TS
      bit_offset: 1
      bit_width: 1
      description: enable sleep reject interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: SDIO_IDLE_INT_ENA_W1TS
      bit_offset: 2
      bit_width: 1
      description: enable SDIO idle interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_WDT_INT_ENA_W1TS
      bit_offset: 3
      bit_width: 1
      description: enable RTC WDT interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_TOUCH_SCAN_DONE_INT_ENA_W1TS
      bit_offset: 4
      bit_width: 1
      description: enable touch scan done interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_ULP_CP_INT_ENA_W1TS
      bit_offset: 5
      bit_width: 1
      description: enable ULP-coprocessor interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_TOUCH_DONE_INT_ENA_W1TS
      bit_offset: 6
      bit_width: 1
      description: enable touch done interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_TOUCH_ACTIVE_INT_ENA_W1TS
      bit_offset: 7
      bit_width: 1
      description: enable touch active interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_TOUCH_INACTIVE_INT_ENA_W1TS
      bit_offset: 8
      bit_width: 1
      description: enable touch inactive interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_BROWN_OUT_INT_ENA_W1TS
      bit_offset: 9
      bit_width: 1
      description: enable brown out interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_MAIN_TIMER_INT_ENA_W1TS
      bit_offset: 10
      bit_width: 1
      description: enable RTC main timer interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_SARADC1_INT_ENA_W1TS
      bit_offset: 11
      bit_width: 1
      description: enable saradc1 interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_TSENS_INT_ENA_W1TS
      bit_offset: 12
      bit_width: 1
      description: enable tsens interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_COCPU_INT_ENA_W1TS
      bit_offset: 13
      bit_width: 1
      description: enable riscV cocpu interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_SARADC2_INT_ENA_W1TS
      bit_offset: 14
      bit_width: 1
      description: enable saradc2 interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_SWD_INT_ENA_W1TS
      bit_offset: 15
      bit_width: 1
      description: enable super watch dog interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_XTAL32K_DEAD_INT_ENA_W1TS
      bit_offset: 16
      bit_width: 1
      description: enable xtal32k_dead  interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_COCPU_TRAP_INT_ENA_W1TS
      bit_offset: 17
      bit_width: 1
      description: enable cocpu trap interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_TOUCH_TIMEOUT_INT_ENA_W1TS
      bit_offset: 18
      bit_width: 1
      description: enable touch timeout interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_GLITCH_DET_INT_ENA_W1TS
      bit_offset: 19
      bit_width: 1
      description: enbale gitch det interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_TOUCH_APPROACH_LOOP_DONE_INT_ENA_W1TS
      bit_offset: 20
      bit_width: 1
      description: enbale touch approach_loop done interrupt
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_ENA_RTC_W1TC
    addr: 0x13c
    size_bits: 32
    description: oneset clr rtc interrupt enable
    fields:
    - !Field
      name: SLP_WAKEUP_INT_ENA_W1TC
      bit_offset: 0
      bit_width: 1
      description: enable sleep wakeup interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLP_REJECT_INT_ENA_W1TC
      bit_offset: 1
      bit_width: 1
      description: enable sleep reject interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: SDIO_IDLE_INT_ENA_W1TC
      bit_offset: 2
      bit_width: 1
      description: enable SDIO idle interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_WDT_INT_ENA_W1TC
      bit_offset: 3
      bit_width: 1
      description: enable RTC WDT interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_TOUCH_SCAN_DONE_INT_ENA_W1TC
      bit_offset: 4
      bit_width: 1
      description: enable touch scan done interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_ULP_CP_INT_ENA_W1TC
      bit_offset: 5
      bit_width: 1
      description: enable ULP-coprocessor interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_TOUCH_DONE_INT_ENA_W1TC
      bit_offset: 6
      bit_width: 1
      description: enable touch done interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_TOUCH_ACTIVE_INT_ENA_W1TC
      bit_offset: 7
      bit_width: 1
      description: enable touch active interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_TOUCH_INACTIVE_INT_ENA_W1TC
      bit_offset: 8
      bit_width: 1
      description: enable touch inactive interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_BROWN_OUT_INT_ENA_W1TC
      bit_offset: 9
      bit_width: 1
      description: enable brown out interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_MAIN_TIMER_INT_ENA_W1TC
      bit_offset: 10
      bit_width: 1
      description: enable RTC main timer interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_SARADC1_INT_ENA_W1TC
      bit_offset: 11
      bit_width: 1
      description: enable saradc1 interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_TSENS_INT_ENA_W1TC
      bit_offset: 12
      bit_width: 1
      description: enable tsens interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_COCPU_INT_ENA_W1TC
      bit_offset: 13
      bit_width: 1
      description: enable riscV cocpu interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_SARADC2_INT_ENA_W1TC
      bit_offset: 14
      bit_width: 1
      description: enable saradc2 interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_SWD_INT_ENA_W1TC
      bit_offset: 15
      bit_width: 1
      description: enable super watch dog interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_XTAL32K_DEAD_INT_ENA_W1TC
      bit_offset: 16
      bit_width: 1
      description: enable xtal32k_dead  interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_COCPU_TRAP_INT_ENA_W1TC
      bit_offset: 17
      bit_width: 1
      description: enable cocpu trap interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_TOUCH_TIMEOUT_INT_ENA_W1TC
      bit_offset: 18
      bit_width: 1
      description: enable touch timeout interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_GLITCH_DET_INT_ENA_W1TC
      bit_offset: 19
      bit_width: 1
      description: enbale gitch det interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_TOUCH_APPROACH_LOOP_DONE_INT_ENA_W1TC
      bit_offset: 20
      bit_width: 1
      description: enbale touch approach_loop done interrupt
      read_allowed: false
      write_allowed: true
  - !Register
    name: RETENTION_CTRL
    addr: 0x140
    size_bits: 32
    description: configure retention
    reset_value: 0x28340000
    fields:
    - !Field
      name: RETENTION_TAG_MODE
      bit_offset: 10
      bit_width: 4
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETENTION_TARGET
      bit_offset: 14
      bit_width: 2
      description: congfigure retention target cpu and/or tag
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETENTION_CLK_SEL
      bit_offset: 16
      bit_width: 1
      description: No public
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETENTION_DONE_WAIT
      bit_offset: 17
      bit_width: 3
      description: wait retention done cycle
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETENTION_CLKOFF_WAIT
      bit_offset: 20
      bit_width: 4
      description: wait clk off cycle
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETENTION_EN
      bit_offset: 24
      bit_width: 1
      description: enable retention
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETENTION_WAIT
      bit_offset: 25
      bit_width: 7
      description: wait cycles for rention operation
      read_allowed: true
      write_allowed: true
  - !Register
    name: PG_CTRL
    addr: 0x144
    size_bits: 32
    description: configure power glitch
    fields:
    - !Field
      name: POWER_GLITCH_DSENSE
      bit_offset: 26
      bit_width: 2
      description: GLITCH_DSENSE
      read_allowed: true
      write_allowed: true
    - !Field
      name: POWER_GLITCH_FORCE_PD
      bit_offset: 28
      bit_width: 1
      description: force power glitch disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: POWER_GLITCH_FORCE_PU
      bit_offset: 29
      bit_width: 1
      description: force power glitch enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: POWER_GLITCH_EFUSE_SEL
      bit_offset: 30
      bit_width: 1
      description: select use analog fib signal
      read_allowed: true
      write_allowed: true
    - !Field
      name: POWER_GLITCH_EN
      bit_offset: 31
      bit_width: 1
      description: enable power glitch
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_FIB_SEL
    addr: 0x148
    size_bits: 32
    description: No public
    reset_value: 0x7
    fields:
    - !Field
      name: RTC_FIB_SEL
      bit_offset: 0
      bit_width: 3
      description: No public
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_DAC
    addr: 0x14c
    size_bits: 32
    description: configure touch dac
    fields:
    - !Field
      name: TOUCH_PAD9_DAC
      bit_offset: 2
      bit_width: 3
      description: configure touch pad dac9
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD8_DAC
      bit_offset: 5
      bit_width: 3
      description: configure touch pad dac8
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD7_DAC
      bit_offset: 8
      bit_width: 3
      description: configure touch pad dac7
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD6_DAC
      bit_offset: 11
      bit_width: 3
      description: configure touch pad dac6
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD5_DAC
      bit_offset: 14
      bit_width: 3
      description: configure touch pad dac5
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD4_DAC
      bit_offset: 17
      bit_width: 3
      description: configure touch pad dac4
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD3_DAC
      bit_offset: 20
      bit_width: 3
      description: configure touch pad dac3
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD2_DAC
      bit_offset: 23
      bit_width: 3
      description: configure touch pad dac2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD1_DAC
      bit_offset: 26
      bit_width: 3
      description: configure touch pad dac1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DAC
      bit_offset: 29
      bit_width: 3
      description: configure touch pad dac0
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_DAC1
    addr: 0x150
    size_bits: 32
    description: configure touch dac
    fields:
    - !Field
      name: TOUCH_PAD14_DAC
      bit_offset: 17
      bit_width: 3
      description: configure touch pad dac14
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD13_DAC
      bit_offset: 20
      bit_width: 3
      description: configure touch pad dac13
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD12_DAC
      bit_offset: 23
      bit_width: 3
      description: configure touch pad dac12
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD11_DAC
      bit_offset: 26
      bit_width: 3
      description: configure touch pad dac11
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD10_DAC
      bit_offset: 29
      bit_width: 3
      description: configure touch pad dac10
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_COCPU_DISABLE
    addr: 0x154
    size_bits: 32
    description: configure ulp diable
    fields:
    - !Field
      name: DISABLE_RTC_CPU
      bit_offset: 31
      bit_width: 1
      description: configure ulp diable
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x1fc
    size_bits: 32
    description: version register
    reset_value: 0x2101271
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: version register
      read_allowed: true
      write_allowed: true
- !Module
  name: RTC_I2C
  description: Peripheral RTC_I2C
  base_addr: 0x60008c00
  size: 0x7c
  registers:
  - !Register
    name: SCL_LOW
    addr: 0x0
    size_bits: 32
    description: configure low scl period
    reset_value: 0x100
    fields:
    - !Field
      name: PERIOD
      bit_offset: 0
      bit_width: 20
      description: time period that scl =0
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0x4
    size_bits: 32
    description: configure i2c ctrl
    fields:
    - !Field
      name: SDA_FORCE_OUT
      bit_offset: 0
      bit_width: 1
      description: 1=push pull,0=open drain
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_FORCE_OUT
      bit_offset: 1
      bit_width: 1
      description: 1=push pull,0=open drain
      read_allowed: true
      write_allowed: true
    - !Field
      name: MS_MODE
      bit_offset: 2
      bit_width: 1
      description: 1=master,0=slave
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_START
      bit_offset: 3
      bit_width: 1
      description: force start
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_LSB_FIRST
      bit_offset: 4
      bit_width: 1
      description: transit lsb first
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_LSB_FIRST
      bit_offset: 5
      bit_width: 1
      description: receive lsb first
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2C_CTRL_CLK_GATE_EN
      bit_offset: 29
      bit_width: 1
      description: configure i2c ctrl clk enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2C_RESET
      bit_offset: 30
      bit_width: 1
      description: rtc i2c sw reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2CCLK_EN
      bit_offset: 31
      bit_width: 1
      description: rtc i2c reg clk gating
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x8
    size_bits: 32
    description: get i2c status
    fields:
    - !Field
      name: ACK_REC
      bit_offset: 0
      bit_width: 1
      description: ack response
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_RW
      bit_offset: 1
      bit_width: 1
      description: slave read or write
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARB_LOST
      bit_offset: 2
      bit_width: 1
      description: arbitration is lost
      read_allowed: true
      write_allowed: false
    - !Field
      name: BUS_BUSY
      bit_offset: 3
      bit_width: 1
      description: bus is busy
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_ADDRESSED
      bit_offset: 4
      bit_width: 1
      description: slave reg sub address
      read_allowed: true
      write_allowed: false
    - !Field
      name: BYTE_TRANS
      bit_offset: 5
      bit_width: 1
      description: One byte transit done
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP_CNT
      bit_offset: 6
      bit_width: 2
      description: which operation is working
      read_allowed: true
      write_allowed: false
    - !Field
      name: SHIFT
      bit_offset: 16
      bit_width: 8
      description: shifter content
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_MAIN_STATE_LAST
      bit_offset: 24
      bit_width: 3
      description: i2c last main status
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_STATE_LAST
      bit_offset: 28
      bit_width: 3
      description: scl last status
      read_allowed: true
      write_allowed: false
  - !Register
    name: TO
    addr: 0xc
    size_bits: 32
    description: configure time out
    reset_value: 0x10000
    fields:
    - !Field
      name: TIME_OUT
      bit_offset: 0
      bit_width: 20
      description: time out threshold
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE_ADDR
    addr: 0x10
    size_bits: 32
    description: configure slave id
    fields:
    - !Field
      name: SLAVE_ADDR
      bit_offset: 0
      bit_width: 15
      description: slave address
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADDR_10BIT_EN
      bit_offset: 31
      bit_width: 1
      description: i2c 10bit mode enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_HIGH
    addr: 0x14
    size_bits: 32
    description: configure high scl period
    reset_value: 0x100
    fields:
    - !Field
      name: PERIOD
      bit_offset: 0
      bit_width: 20
      description: time period that scl = 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDA_DUTY
    addr: 0x18
    size_bits: 32
    description: configure sda duty
    reset_value: 0x10
    fields:
    - !Field
      name: NUM
      bit_offset: 0
      bit_width: 20
      description: time period for SDA to toggle after SCL goes low
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_START_PERIOD
    addr: 0x1c
    size_bits: 32
    description: configure scl start period
    reset_value: 0x8
    fields:
    - !Field
      name: SCL_START_PERIOD
      bit_offset: 0
      bit_width: 20
      description: time period for SCL to toggle after I2C start is triggered
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_STOP_PERIOD
    addr: 0x20
    size_bits: 32
    description: configure scl stop period
    reset_value: 0x8
    fields:
    - !Field
      name: SCL_STOP_PERIOD
      bit_offset: 0
      bit_width: 20
      description: time period for SCL to stop after I2C end is triggered
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x24
    size_bits: 32
    description: interrupt clear register
    fields:
    - !Field
      name: SLAVE_TRAN_COMP_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: clear slave transit complete interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: ARBITRATION_LOST_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: clear arbitration lost interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: MASTER_TRAN_COMP_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: clear master transit complete interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRANS_COMPLETE_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: clear transit complete interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIME_OUT_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: clear time out interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: ACK_ERR_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: clear ack error interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_DATA_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: clear receive data interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_DATA_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: clear transit load data complete interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: DETECT_START_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: clear detect start interrupt
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x28
    size_bits: 32
    description: interrupt raw register
    fields:
    - !Field
      name: SLAVE_TRAN_COMP_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: slave transit complete interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARBITRATION_LOST_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: arbitration lost interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: MASTER_TRAN_COMP_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: master transit complete interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_COMPLETE_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: transit complete interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_OUT_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: time out interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: ACK_ERR_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: ack error interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_DATA_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: receive data interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DATA_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: transit data interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: DETECT_START_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: detect start interrupt raw
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x2c
    size_bits: 32
    description: interrupt state register
    fields:
    - !Field
      name: SLAVE_TRAN_COMP_INT_ST
      bit_offset: 0
      bit_width: 1
      description: slave transit complete interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARBITRATION_LOST_INT_ST
      bit_offset: 1
      bit_width: 1
      description: arbitration lost interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: MASTER_TRAN_COMP_INT_ST
      bit_offset: 2
      bit_width: 1
      description: master transit complete interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_COMPLETE_INT_ST
      bit_offset: 3
      bit_width: 1
      description: transit complete interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_OUT_INT_ST
      bit_offset: 4
      bit_width: 1
      description: time out interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: ACK_ERR_INT_ST
      bit_offset: 5
      bit_width: 1
      description: ack error interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_DATA_INT_ST
      bit_offset: 6
      bit_width: 1
      description: receive data interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DATA_INT_ST
      bit_offset: 7
      bit_width: 1
      description: transit data interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: DETECT_START_INT_ST
      bit_offset: 8
      bit_width: 1
      description: detect start interrupt state
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x30
    size_bits: 32
    description: interrupt enable register
    fields:
    - !Field
      name: SLAVE_TRAN_COMP_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: enable slave transit complete interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARBITRATION_LOST_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: enable arbitration lost interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASTER_TRAN_COMP_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: enable master transit complete interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_COMPLETE_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: enable transit complete interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIME_OUT_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: enable time out interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: ACK_ERR_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: enable eack error interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_DATA_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: enable receive data interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DATA_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: enable transit data interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: DETECT_START_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: enable detect start interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0x34
    size_bits: 32
    description: get i2c data status
    fields:
    - !Field
      name: I2C_RDATA
      bit_offset: 0
      bit_width: 8
      description: data received
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_TX_DATA
      bit_offset: 8
      bit_width: 8
      description: data sent by slave
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2C_DONE
      bit_offset: 31
      bit_width: 1
      description: i2c done
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD0
    addr: 0x38
    size_bits: 32
    description: i2c commond0 register
    reset_value: 0x903
    fields:
    - !Field
      name: COMMAND0
      bit_offset: 0
      bit_width: 14
      description: command0
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND0_DONE
      bit_offset: 31
      bit_width: 1
      description: command0_done
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD1
    addr: 0x3c
    size_bits: 32
    description: i2c commond1 register
    reset_value: 0x1901
    fields:
    - !Field
      name: COMMAND1
      bit_offset: 0
      bit_width: 14
      description: command1
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND1_DONE
      bit_offset: 31
      bit_width: 1
      description: command1_done
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD2
    addr: 0x40
    size_bits: 32
    description: i2c commond2 register
    reset_value: 0x902
    fields:
    - !Field
      name: COMMAND2
      bit_offset: 0
      bit_width: 14
      description: command2
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND2_DONE
      bit_offset: 31
      bit_width: 1
      description: command2_done
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD3
    addr: 0x44
    size_bits: 32
    description: i2c commond3 register
    reset_value: 0x101
    fields:
    - !Field
      name: COMMAND3
      bit_offset: 0
      bit_width: 14
      description: command3
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND3_DONE
      bit_offset: 31
      bit_width: 1
      description: command3_done
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD4
    addr: 0x48
    size_bits: 32
    description: i2c commond4 register
    reset_value: 0x901
    fields:
    - !Field
      name: COMMAND4
      bit_offset: 0
      bit_width: 14
      description: command4
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND4_DONE
      bit_offset: 31
      bit_width: 1
      description: command4_done
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD5
    addr: 0x4c
    size_bits: 32
    description: i2c commond5_register
    reset_value: 0x1701
    fields:
    - !Field
      name: COMMAND5
      bit_offset: 0
      bit_width: 14
      description: command5
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND5_DONE
      bit_offset: 31
      bit_width: 1
      description: command5_done
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD6
    addr: 0x50
    size_bits: 32
    description: i2c commond6 register
    reset_value: 0x1901
    fields:
    - !Field
      name: COMMAND6
      bit_offset: 0
      bit_width: 14
      description: command6
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND6_DONE
      bit_offset: 31
      bit_width: 1
      description: command6_done
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD7
    addr: 0x54
    size_bits: 32
    description: i2c commond7 register
    reset_value: 0x904
    fields:
    - !Field
      name: COMMAND7
      bit_offset: 0
      bit_width: 14
      description: command7
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND7_DONE
      bit_offset: 31
      bit_width: 1
      description: command7_done
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD8
    addr: 0x58
    size_bits: 32
    description: i2c commond8 register
    reset_value: 0x1901
    fields:
    - !Field
      name: COMMAND8
      bit_offset: 0
      bit_width: 14
      description: command8
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND8_DONE
      bit_offset: 31
      bit_width: 1
      description: command8_done
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD9
    addr: 0x5c
    size_bits: 32
    description: i2c commond9 register
    reset_value: 0x903
    fields:
    - !Field
      name: COMMAND9
      bit_offset: 0
      bit_width: 14
      description: command9
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND9_DONE
      bit_offset: 31
      bit_width: 1
      description: command9_done
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD10
    addr: 0x60
    size_bits: 32
    description: i2c commond10 register
    reset_value: 0x101
    fields:
    - !Field
      name: COMMAND10
      bit_offset: 0
      bit_width: 14
      description: command10
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND10_DONE
      bit_offset: 31
      bit_width: 1
      description: command10_done
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD11
    addr: 0x64
    size_bits: 32
    description: i2c commond11 register
    reset_value: 0x901
    fields:
    - !Field
      name: COMMAND11
      bit_offset: 0
      bit_width: 14
      description: command11
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND11_DONE
      bit_offset: 31
      bit_width: 1
      description: command11_done
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD12
    addr: 0x68
    size_bits: 32
    description: i2c commond12 register
    reset_value: 0x1701
    fields:
    - !Field
      name: COMMAND12
      bit_offset: 0
      bit_width: 14
      description: command12
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND12_DONE
      bit_offset: 31
      bit_width: 1
      description: command12_done
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD13
    addr: 0x6c
    size_bits: 32
    description: i2c commond13 register
    reset_value: 0x1901
    fields:
    - !Field
      name: COMMAND13
      bit_offset: 0
      bit_width: 14
      description: command13
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND13_DONE
      bit_offset: 31
      bit_width: 1
      description: command13_done
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD14
    addr: 0x70
    size_bits: 32
    description: i2c commond14 register
    fields:
    - !Field
      name: COMMAND14
      bit_offset: 0
      bit_width: 14
      description: command14
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND14_DONE
      bit_offset: 31
      bit_width: 1
      description: command14_done
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD15
    addr: 0x74
    size_bits: 32
    description: i2c commond15 register
    fields:
    - !Field
      name: COMMAND15
      bit_offset: 0
      bit_width: 14
      description: command15
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND15_DONE
      bit_offset: 31
      bit_width: 1
      description: command15_done
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0xfc
    size_bits: 32
    description: version register
    reset_value: 0x1905310
    fields:
    - !Field
      name: I2C_DATE
      bit_offset: 0
      bit_width: 28
      description: version
      read_allowed: true
      write_allowed: true
- !Module
  name: RTC_IO
  description: Peripheral RTC_IO
  base_addr: 0x60008400
  size: 0xf0
  registers:
  - !Register
    name: RTC_GPIO_OUT
    addr: 0x0
    size_bits: 32
    description: RTC GPIO 0 ~ 21 output data register
    fields:
    - !Field
      name: DATA
      bit_offset: 10
      bit_width: 22
      description: RTC GPIO 0 ~ 21 output data
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_OUT_W1TS
    addr: 0x4
    size_bits: 32
    description: one set RTC GPIO output data
    fields:
    - !Field
      name: RTC_GPIO_OUT_DATA_W1TS
      bit_offset: 10
      bit_width: 22
      description: RTC GPIO 0 ~ 21 output data write 1 to set
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_GPIO_OUT_W1TC
    addr: 0x8
    size_bits: 32
    description: one clear RTC GPIO output data
    fields:
    - !Field
      name: RTC_GPIO_OUT_DATA_W1TC
      bit_offset: 10
      bit_width: 22
      description: RTC GPIO 0 ~ 21 output data write 1 to clear
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_GPIO_ENABLE
    addr: 0xc
    size_bits: 32
    description: Configure RTC GPIO output enable
    fields:
    - !Field
      name: RTC_GPIO_ENABLE
      bit_offset: 10
      bit_width: 22
      description: RTC GPIO 0 ~ 21 enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_ENABLE_W1TS
    addr: 0x10
    size_bits: 32
    description: one set RTC GPIO output enable
    fields:
    - !Field
      name: RTC_GPIO_ENABLE_W1TS
      bit_offset: 10
      bit_width: 22
      description: RTC GPIO 0 ~ 21 enable write 1 to set
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_GPIO_ENABLE_W1TC
    addr: 0x14
    size_bits: 32
    description: one clear RTC GPIO output enable
    fields:
    - !Field
      name: RTC_GPIO_ENABLE_W1TC
      bit_offset: 10
      bit_width: 22
      description: RTC GPIO 0 ~ 21 enable write 1 to clear
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_GPIO_STATUS
    addr: 0x18
    size_bits: 32
    description: RTC GPIO 0 ~ 21 interrupt status
    fields:
    - !Field
      name: INT
      bit_offset: 10
      bit_width: 22
      description: RTC GPIO 0 ~ 21 interrupt status
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_STATUS_W1TS
    addr: 0x1c
    size_bits: 32
    description: One set RTC GPIO 0 ~ 21 interrupt status
    fields:
    - !Field
      name: RTC_GPIO_STATUS_INT_W1TS
      bit_offset: 10
      bit_width: 22
      description: RTC GPIO 0 ~ 21 interrupt status write 1 to set
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_GPIO_STATUS_W1TC
    addr: 0x20
    size_bits: 32
    description: One clear RTC GPIO 0 ~ 21 interrupt status
    fields:
    - !Field
      name: RTC_GPIO_STATUS_INT_W1TC
      bit_offset: 10
      bit_width: 22
      description: RTC GPIO 0 ~ 21 interrupt status write 1 to clear
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_GPIO_IN
    addr: 0x24
    size_bits: 32
    description: RTC GPIO input data
    fields:
    - !Field
      name: NEXT
      bit_offset: 10
      bit_width: 22
      description: RTC GPIO input data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_GPIO_PIN0
    addr: 0x28
    size_bits: 32
    description: configure RTC GPIO0
    fields:
    - !Field
      name: PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to 0: normal output, if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to 0: GPIO interrupt disable,  if set to 1: rising edge
        trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger,
        if set to 4: low level trigger,  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: RTC GPIO wakeup enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN1
    addr: 0x2c
    size_bits: 32
    description: configure RTC GPIO1
    fields:
    - !Field
      name: PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to 0: normal output, if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to 0: GPIO interrupt disable,  if set to 1: rising edge
        trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger,
        if set to 4: low level trigger,  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: RTC GPIO wakeup enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN2
    addr: 0x30
    size_bits: 32
    description: configure RTC GPIO2
    fields:
    - !Field
      name: PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to 0: normal output, if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to 0: GPIO interrupt disable,  if set to 1: rising edge
        trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger,
        if set to 4: low level trigger,  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: RTC GPIO wakeup enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN3
    addr: 0x34
    size_bits: 32
    description: configure RTC GPIO3
    fields:
    - !Field
      name: PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to 0: normal output, if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to 0: GPIO interrupt disable,  if set to 1: rising edge
        trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger,
        if set to 4: low level trigger,  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: RTC GPIO wakeup enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN4
    addr: 0x38
    size_bits: 32
    description: configure RTC GPIO4
    fields:
    - !Field
      name: PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to 0: normal output, if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to 0: GPIO interrupt disable,  if set to 1: rising edge
        trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger,
        if set to 4: low level trigger,  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: RTC GPIO wakeup enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN5
    addr: 0x3c
    size_bits: 32
    description: configure RTC GPIO5
    fields:
    - !Field
      name: PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to 0: normal output, if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to 0: GPIO interrupt disable,  if set to 1: rising edge
        trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger,
        if set to 4: low level trigger,  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: RTC GPIO wakeup enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN6
    addr: 0x40
    size_bits: 32
    description: configure RTC GPIO6
    fields:
    - !Field
      name: PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to 0: normal output, if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to 0: GPIO interrupt disable,  if set to 1: rising edge
        trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger,
        if set to 4: low level trigger,  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: RTC GPIO wakeup enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN7
    addr: 0x44
    size_bits: 32
    description: configure RTC GPIO7
    fields:
    - !Field
      name: PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to 0: normal output, if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to 0: GPIO interrupt disable,  if set to 1: rising edge
        trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger,
        if set to 4: low level trigger,  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: RTC GPIO wakeup enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN8
    addr: 0x48
    size_bits: 32
    description: configure RTC GPIO8
    fields:
    - !Field
      name: PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to 0: normal output, if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to 0: GPIO interrupt disable,  if set to 1: rising edge
        trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger,
        if set to 4: low level trigger,  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: RTC GPIO wakeup enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN9
    addr: 0x4c
    size_bits: 32
    description: configure RTC GPIO9
    fields:
    - !Field
      name: PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to 0: normal output, if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to 0: GPIO interrupt disable,  if set to 1: rising edge
        trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger,
        if set to 4: low level trigger,  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: RTC GPIO wakeup enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN10
    addr: 0x50
    size_bits: 32
    description: configure RTC GPIO10
    fields:
    - !Field
      name: PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to 0: normal output, if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to 0: GPIO interrupt disable,  if set to 1: rising edge
        trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger,
        if set to 4: low level trigger,  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: RTC GPIO wakeup enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN11
    addr: 0x54
    size_bits: 32
    description: configure RTC GPIO11
    fields:
    - !Field
      name: PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to 0: normal output, if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to 0: GPIO interrupt disable,  if set to 1: rising edge
        trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger,
        if set to 4: low level trigger,  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: RTC GPIO wakeup enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN12
    addr: 0x58
    size_bits: 32
    description: configure RTC GPIO12
    fields:
    - !Field
      name: PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to 0: normal output, if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to 0: GPIO interrupt disable,  if set to 1: rising edge
        trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger,
        if set to 4: low level trigger,  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: RTC GPIO wakeup enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN13
    addr: 0x5c
    size_bits: 32
    description: configure RTC GPIO13
    fields:
    - !Field
      name: PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to 0: normal output, if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to 0: GPIO interrupt disable,  if set to 1: rising edge
        trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger,
        if set to 4: low level trigger,  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: RTC GPIO wakeup enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN14
    addr: 0x60
    size_bits: 32
    description: configure RTC GPIO14
    fields:
    - !Field
      name: PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to 0: normal output, if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to 0: GPIO interrupt disable,  if set to 1: rising edge
        trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger,
        if set to 4: low level trigger,  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: RTC GPIO wakeup enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN15
    addr: 0x64
    size_bits: 32
    description: configure RTC GPIO15
    fields:
    - !Field
      name: PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to 0: normal output, if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to 0: GPIO interrupt disable,  if set to 1: rising edge
        trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger,
        if set to 4: low level trigger,  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: RTC GPIO wakeup enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN16
    addr: 0x68
    size_bits: 32
    description: configure RTC GPIO16
    fields:
    - !Field
      name: PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to 0: normal output, if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to 0: GPIO interrupt disable,  if set to 1: rising edge
        trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger,
        if set to 4: low level trigger,  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: RTC GPIO wakeup enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN17
    addr: 0x6c
    size_bits: 32
    description: configure RTC GPIO17
    fields:
    - !Field
      name: PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to 0: normal output, if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to 0: GPIO interrupt disable,  if set to 1: rising edge
        trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger,
        if set to 4: low level trigger,  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: RTC GPIO wakeup enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN18
    addr: 0x70
    size_bits: 32
    description: configure RTC GPIO18
    fields:
    - !Field
      name: PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to 0: normal output, if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to 0: GPIO interrupt disable,  if set to 1: rising edge
        trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger,
        if set to 4: low level trigger,  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: RTC GPIO wakeup enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN19
    addr: 0x74
    size_bits: 32
    description: configure RTC GPIO19
    fields:
    - !Field
      name: PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to 0: normal output, if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to 0: GPIO interrupt disable,  if set to 1: rising edge
        trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger,
        if set to 4: low level trigger,  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: RTC GPIO wakeup enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN20
    addr: 0x78
    size_bits: 32
    description: configure RTC GPIO20
    fields:
    - !Field
      name: PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to 0: normal output, if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to 0: GPIO interrupt disable,  if set to 1: rising edge
        trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger,
        if set to 4: low level trigger,  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: RTC GPIO wakeup enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN21
    addr: 0x7c
    size_bits: 32
    description: configure RTC GPIO21
    fields:
    - !Field
      name: PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'if set to 0: normal output, if set to 1: open drain'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'if set to 0: GPIO interrupt disable,  if set to 1: rising edge
        trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger,
        if set to 4: low level trigger,  if set to 5: high level trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: RTC GPIO wakeup enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_DEBUG_SEL
    addr: 0x80
    size_bits: 32
    description: configure rtc debug
    fields:
    - !Field
      name: RTC_DEBUG_SEL0
      bit_offset: 0
      bit_width: 5
      description: configure rtc debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_DEBUG_SEL1
      bit_offset: 5
      bit_width: 5
      description: configure rtc debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_DEBUG_SEL2
      bit_offset: 10
      bit_width: 5
      description: configure rtc debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_DEBUG_SEL3
      bit_offset: 15
      bit_width: 5
      description: configure rtc debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_DEBUG_SEL4
      bit_offset: 20
      bit_width: 5
      description: configure rtc debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_DEBUG_12M_NO_GATING
      bit_offset: 25
      bit_width: 1
      description: configure rtc debug
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD0
    addr: 0x84
    size_bits: 32
    description: configure RTC  PAD0
    reset_value: 0x50000000
    fields:
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: input enable in work mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode during sleep,0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: function sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: TOUCH_XPD
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: TOUCH_TIE_OPT
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: TOUCH_START
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: RUE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: RDE
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: DRV
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD1
    addr: 0x88
    size_bits: 32
    description: configure RTC  PAD1
    reset_value: 0x48000000
    fields:
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: input enable in work mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode during sleep,0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: function sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: TOUCH_XPD
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: TOUCH_TIE_OPT
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: TOUCH_START
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: RUE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: RDE
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: DRV
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD2
    addr: 0x8c
    size_bits: 32
    description: configure RTC  PAD2
    reset_value: 0x50000000
    fields:
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: input enable in work mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode during sleep,0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: function sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: TOUCH_XPD
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: TOUCH_TIE_OPT
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: TOUCH_START
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: RUE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: RDE
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: DRV
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD3
    addr: 0x90
    size_bits: 32
    description: configure RTC  PAD3
    reset_value: 0x48000000
    fields:
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: input enable in work mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode during sleep,0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: function sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: TOUCH_XPD
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: TOUCH_TIE_OPT
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: TOUCH_START
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: RUE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: RDE
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: DRV
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD4
    addr: 0x94
    size_bits: 32
    description: configure RTC  PAD4
    reset_value: 0x50000000
    fields:
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: input enable in work mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode during sleep,0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: function sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: TOUCH_XPD
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: TOUCH_TIE_OPT
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: TOUCH_START
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: RUE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: RDE
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: DRV
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD5
    addr: 0x98
    size_bits: 32
    description: configure RTC  PAD5
    reset_value: 0x50000000
    fields:
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: input enable in work mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode during sleep,0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: function sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: TOUCH_XPD
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: TOUCH_TIE_OPT
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: TOUCH_START
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: RUE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: RDE
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: DRV
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD6
    addr: 0x9c
    size_bits: 32
    description: configure RTC  PAD6
    reset_value: 0x48000000
    fields:
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: input enable in work mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode during sleep,0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: function sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: TOUCH_XPD
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: TOUCH_TIE_OPT
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: TOUCH_START
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: RUE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: RDE
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: DRV
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD7
    addr: 0xa0
    size_bits: 32
    description: configure RTC  PAD7
    reset_value: 0x40000000
    fields:
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: input enable in work mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode during sleep,0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: function sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: TOUCH_XPD
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: TOUCH_TIE_OPT
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: TOUCH_START
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: RUE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: RDE
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: DRV
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD8
    addr: 0xa4
    size_bits: 32
    description: configure RTC  PAD8
    reset_value: 0x40000000
    fields:
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: input enable in work mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode during sleep,0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: function sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: TOUCH_XPD
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: TOUCH_TIE_OPT
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: TOUCH_START
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: RUE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: RDE
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: DRV
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD9
    addr: 0xa8
    size_bits: 32
    description: configure RTC  PAD9
    reset_value: 0x40000000
    fields:
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: input enable in work mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode during sleep,0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: function sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: TOUCH_XPD
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: TOUCH_TIE_OPT
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: TOUCH_START
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: RUE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: RDE
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: DRV
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD10
    addr: 0xac
    size_bits: 32
    description: configure RTC  PAD10
    reset_value: 0x40000000
    fields:
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: input enable in work mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode during sleep,0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: function sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: TOUCH_XPD
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: TOUCH_TIE_OPT
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: TOUCH_START
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: RUE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: RDE
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: DRV
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD11
    addr: 0xb0
    size_bits: 32
    description: configure RTC  PAD11
    reset_value: 0x40000000
    fields:
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: input enable in work mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode during sleep,0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: function sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: TOUCH_XPD
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: TOUCH_TIE_OPT
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: TOUCH_START
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: RUE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: RDE
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: DRV
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD12
    addr: 0xb4
    size_bits: 32
    description: configure RTC  PAD12
    reset_value: 0x40000000
    fields:
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: input enable in work mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode during sleep,0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: function sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: TOUCH_XPD
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: TOUCH_TIE_OPT
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: TOUCH_START
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: RUE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: RDE
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: DRV
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD13
    addr: 0xb8
    size_bits: 32
    description: configure RTC  PAD13
    reset_value: 0x40000000
    fields:
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: input enable in work mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode during sleep,0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: function sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: TOUCH_XPD
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: TOUCH_TIE_OPT
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: TOUCH_START
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: RUE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: RDE
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: DRV
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD14
    addr: 0xbc
    size_bits: 32
    description: configure RTC  PAD14
    reset_value: 0x40000000
    fields:
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: input enable in work mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode during sleep,0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: function sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD
      bit_offset: 20
      bit_width: 1
      description: TOUCH_XPD
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: TOUCH_TIE_OPT
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 22
      bit_width: 1
      description: TOUCH_START
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: RUE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: RDE
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: DRV
      read_allowed: true
      write_allowed: true
  - !Register
    name: XTAL_32P_PAD
    addr: 0xc0
    size_bits: 32
    description: configure RTC  PAD15
    reset_value: 0x40000000
    fields:
    - !Field
      name: X32P_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: input enable in work mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode during sleep,0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: function sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_RUE
      bit_offset: 27
      bit_width: 1
      description: RUE
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_RDE
      bit_offset: 28
      bit_width: 1
      description: RDE
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_DRV
      bit_offset: 29
      bit_width: 2
      description: DRV
      read_allowed: true
      write_allowed: true
  - !Register
    name: XTAL_32N_PAD
    addr: 0xc4
    size_bits: 32
    description: configure RTC  PAD16
    reset_value: 0x40000000
    fields:
    - !Field
      name: X32N_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: input enable in work mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode during sleep,0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: function sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_RUE
      bit_offset: 27
      bit_width: 1
      description: RUE
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_RDE
      bit_offset: 28
      bit_width: 1
      description: RDE
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_DRV
      bit_offset: 29
      bit_width: 2
      description: DRV
      read_allowed: true
      write_allowed: true
  - !Register
    name: PAD_DAC1
    addr: 0xc8
    size_bits: 32
    description: configure RTC  PAD17
    reset_value: 0x40000000
    fields:
    - !Field
      name: PDAC1_DAC
      bit_offset: 3
      bit_width: 8
      description: PDAC1_DAC
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_XPD_DAC
      bit_offset: 11
      bit_width: 1
      description: PDAC1_XPD_DAC
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_DAC_XPD_FORCE
      bit_offset: 12
      bit_width: 1
      description: '1: use reg_pdac1_xpd_dac to control PDAC1_XPD_DAC,0: use SAR ADC
        FSM to control PDAC1_XPD_DAC'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: input enable in work mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode during sleep,0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: PDAC1 function sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_RUE
      bit_offset: 27
      bit_width: 1
      description: PDAC1_RUE
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_RDE
      bit_offset: 28
      bit_width: 1
      description: PDAC1_RDE
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_DRV
      bit_offset: 29
      bit_width: 2
      description: PDAC1_DRV
      read_allowed: true
      write_allowed: true
  - !Register
    name: PAD_DAC2
    addr: 0xcc
    size_bits: 32
    description: configure RTC  PAD18
    reset_value: 0x40000000
    fields:
    - !Field
      name: PDAC2_DAC
      bit_offset: 3
      bit_width: 8
      description: PDAC2_DAC
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_XPD_DAC
      bit_offset: 11
      bit_width: 1
      description: PDAC2_XPD_DAC
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_DAC_XPD_FORCE
      bit_offset: 12
      bit_width: 1
      description: '1: use reg_pdac2_xpd_dac to control PDAC2_XPD_DAC,0: use SAR ADC
        FSM to control PDAC2_XPD_DAC'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: input enable in work mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode during sleep,0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: PDAC1 function sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_RUE
      bit_offset: 27
      bit_width: 1
      description: PDAC2_RUE
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_RDE
      bit_offset: 28
      bit_width: 1
      description: PDAC2_RDE
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_DRV
      bit_offset: 29
      bit_width: 2
      description: PDAC2_DRV
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_PAD19
    addr: 0xd0
    size_bits: 32
    description: configure RTC  PAD19
    reset_value: 0x50000000
    fields:
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: input enable in work mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode during sleep,0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: function sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: RUE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: RDE
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: DRV
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_PAD20
    addr: 0xd4
    size_bits: 32
    description: configure RTC  PAD20
    reset_value: 0x50000000
    fields:
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: input enable in work mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode during sleep,0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: function sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: RUE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: RDE
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: DRV
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_PAD21
    addr: 0xd8
    size_bits: 32
    description: configure RTC  PAD21
    reset_value: 0x50000000
    fields:
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: input enable in work mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode during sleep,0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: function sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: RUE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: RDE
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: DRV
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT_WAKEUP0
    addr: 0xdc
    size_bits: 32
    description: configure EXT0 wakeup
    fields:
    - !Field
      name: SEL
      bit_offset: 27
      bit_width: 5
      description: '******* Description configure***'
      read_allowed: true
      write_allowed: true
  - !Register
    name: XTL_EXT_CTR
    addr: 0xe0
    size_bits: 32
    description: configure gpio pd XTAL
    fields:
    - !Field
      name: SEL
      bit_offset: 27
      bit_width: 5
      description: select RTC GPIO 0 ~ 17 to control XTAL
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_I2C_IO
    addr: 0xe4
    size_bits: 32
    description: configure rtc i2c mux
    fields:
    - !Field
      name: SAR_DEBUG_BIT_SEL
      bit_offset: 23
      bit_width: 5
      description: '******* Description configure***'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_I2C_SCL_SEL
      bit_offset: 28
      bit_width: 2
      description: '******* Description configure***'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_I2C_SDA_SEL
      bit_offset: 30
      bit_width: 2
      description: '******* Description configure***'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_CTRL
    addr: 0xe8
    size_bits: 32
    description: configure touch pad bufmode
    fields:
    - !Field
      name: IO_TOUCH_BUFSEL
      bit_offset: 0
      bit_width: 4
      description: BUF_SEL when touch work without fsm
      read_allowed: true
      write_allowed: true
    - !Field
      name: IO_TOUCH_BUFMODE
      bit_offset: 4
      bit_width: 1
      description: BUF_MODE when touch work without fsm
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x1fc
    size_bits: 32
    description: version
    reset_value: 0x2101180
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: version
      read_allowed: true
      write_allowed: true
- !Module
  name: SENSITIVE
  description: Peripheral SENSITIVE
  base_addr: 0x600c1000
  size: 0x314
  registers:
  - !Register
    name: CACHE_DATAARRAY_CONNECT_0
    addr: 0x0
    size_bits: 32
    description: Cache data array configuration register 0.
    fields:
    - !Field
      name: CACHE_DATAARRAY_CONNECT_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock cache data array registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_DATAARRAY_CONNECT_1
    addr: 0x4
    size_bits: 32
    description: Cache data array configuration register 1.
    reset_value: 0xff
    fields:
    - !Field
      name: CACHE_DATAARRAY_CONNECT_FLATTEN
      bit_offset: 0
      bit_width: 8
      description: Cache data array connection configuration.
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_PERIPHERAL_ACCESS_0
    addr: 0x8
    size_bits: 32
    description: APB peripheral configuration register 0.
    fields:
    - !Field
      name: APB_PERIPHERAL_ACCESS_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock APB peripheral Configuration Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_PERIPHERAL_ACCESS_1
    addr: 0xc
    size_bits: 32
    description: APB peripheral configuration register 1.
    reset_value: 0x1
    fields:
    - !Field
      name: APB_PERIPHERAL_ACCESS_SPLIT_BURST
      bit_offset: 0
      bit_width: 1
      description: Set 1 to support split function for AHB access to APB peripherals.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INTERNAL_SRAM_USAGE_0
    addr: 0x10
    size_bits: 32
    description: Internal SRAM configuration register 0.
    fields:
    - !Field
      name: INTERNAL_SRAM_USAGE_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock internal SRAM Configuration Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INTERNAL_SRAM_USAGE_1
    addr: 0x14
    size_bits: 32
    description: Internal SRAM configuration register 1.
    reset_value: 0x7ff
    fields:
    - !Field
      name: INTERNAL_SRAM_ICACHE_USAGE
      bit_offset: 0
      bit_width: 2
      description: Set 1 to someone bit means corresponding internal SRAM level can
        be accessed by icache.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTERNAL_SRAM_DCACHE_USAGE
      bit_offset: 2
      bit_width: 2
      description: Set 1 to someone bit means corresponding internal SRAM level can
        be accessed by dcache.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTERNAL_SRAM_CPU_USAGE
      bit_offset: 4
      bit_width: 7
      description: Set 1 to someone bit means corresponding internal SRAM level can
        be accessed by cpu.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INTERNAL_SRAM_USAGE_2
    addr: 0x18
    size_bits: 32
    description: Internal SRAM configuration register 2.
    fields:
    - !Field
      name: INTERNAL_SRAM_CORE0_TRACE_USAGE
      bit_offset: 0
      bit_width: 7
      description: Set 1 to someone bit means corresponding internal SRAM level can
        be accessed by core0 trace bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTERNAL_SRAM_CORE1_TRACE_USAGE
      bit_offset: 7
      bit_width: 7
      description: Set 1 to someone bit means corresponding internal SRAM level can
        be accessed by core1 trace bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTERNAL_SRAM_CORE0_TRACE_ALLOC
      bit_offset: 14
      bit_width: 2
      description: Which internal SRAM bank (16KB) of 64KB can be accessed by core0
        trace bus.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTERNAL_SRAM_CORE1_TRACE_ALLOC
      bit_offset: 16
      bit_width: 2
      description: Which internal SRAM bank (16KB) of 64KB can be accessed by core1
        trace bus.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INTERNAL_SRAM_USAGE_3
    addr: 0x1c
    size_bits: 32
    description: Internal SRAM configuration register 3.
    fields:
    - !Field
      name: INTERNAL_SRAM_MAC_DUMP_USAGE
      bit_offset: 0
      bit_width: 4
      description: Set 1 to someone bit means corresponding internal SRAM level can
        be accessed by mac dump.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INTERNAL_SRAM_USAGE_4
    addr: 0x20
    size_bits: 32
    description: Internal SRAM configuration register 4.
    fields:
    - !Field
      name: INTERNAL_SRAM_LOG_USAGE
      bit_offset: 0
      bit_width: 7
      description: Set 1 to someone bit means corresponding internal SRAM level can
        be accessed by log bus.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RETENTION_DISABLE
    addr: 0x24
    size_bits: 32
    description: Retention configuration register.
    fields:
    - !Field
      name: RETENTION_DISABLE
      bit_offset: 0
      bit_width: 1
      description: Set 1 to disable retention function and lock disable state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_TAG_ACCESS_0
    addr: 0x28
    size_bits: 32
    description: Cache tag configuration register 0.
    fields:
    - !Field
      name: CACHE_TAG_ACCESS_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock cache tag Configuration Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_TAG_ACCESS_1
    addr: 0x2c
    size_bits: 32
    description: Cache tag configuration register 1.
    reset_value: 0xf
    fields:
    - !Field
      name: PRO_I_TAG_RD_ACS
      bit_offset: 0
      bit_width: 1
      description: Set 1 to enable Icache read access tag memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_I_TAG_WR_ACS
      bit_offset: 1
      bit_width: 1
      description: Set 1 to enable Icache wrtie access tag memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_D_TAG_RD_ACS
      bit_offset: 2
      bit_width: 1
      description: Set 1 to enable Dcache read access tag memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_D_TAG_WR_ACS
      bit_offset: 3
      bit_width: 1
      description: Set 1 to enable Dcache wrtie access tag memory.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_MMU_ACCESS_0
    addr: 0x30
    size_bits: 32
    description: Cache MMU configuration register 0.
    fields:
    - !Field
      name: CACHE_MMU_ACCESS_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock cache MMU registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_MMU_ACCESS_1
    addr: 0x34
    size_bits: 32
    description: Cache MMU configuration register 1.
    reset_value: 0x3
    fields:
    - !Field
      name: PRO_MMU_RD_ACS
      bit_offset: 0
      bit_width: 1
      description: Set 1 to enable read access MMU memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_MMU_WR_ACS
      bit_offset: 1
      bit_width: 1
      description: Set 1 to enable write access MMU memory.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_0
    addr: 0x38
    size_bits: 32
    description: spi2 dma permission configuration register 0.
    fields:
    - !Field
      name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock spi2 dma permission Configuration Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_1
    addr: 0x3c
    size_bits: 32
    description: spi2 dma permission configuration register 1.
    reset_value: 0xfff
    fields:
    - !Field
      name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_0
      bit_offset: 0
      bit_width: 2
      description: spi2's permission(store,load) in data region0 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_1
      bit_offset: 2
      bit_width: 2
      description: spi2's permission(store,load) in data region1 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_2
      bit_offset: 4
      bit_width: 2
      description: spi2's permission(store,load) in data region2 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_3
      bit_offset: 6
      bit_width: 2
      description: spi2's permission(store,load) in data region3 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
      bit_offset: 8
      bit_width: 2
      description: spi2's permission(store,load) in dcache data sram block0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
      bit_offset: 10
      bit_width: 2
      description: spi2's permission(store,load) in dcache data sram block1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_SPI3_PMS_CONSTRAIN_0
    addr: 0x40
    size_bits: 32
    description: spi3 dma permission configuration register 0.
    fields:
    - !Field
      name: DMA_APBPERI_SPI3_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock spi3 dma permission Configuration Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_SPI3_PMS_CONSTRAIN_1
    addr: 0x44
    size_bits: 32
    description: spi3 dma permission configuration register 1.
    reset_value: 0xfff
    fields:
    - !Field
      name: DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_0
      bit_offset: 0
      bit_width: 2
      description: spi3's permission(store,load) in data region0 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_1
      bit_offset: 2
      bit_width: 2
      description: spi3's permission(store,load) in data region1 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_2
      bit_offset: 4
      bit_width: 2
      description: spi3's permission(store,load) in data region2 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_3
      bit_offset: 6
      bit_width: 2
      description: spi3's permission(store,load) in data region3 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
      bit_offset: 8
      bit_width: 2
      description: spi3's permission(store,load) in dcache data sram block0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
      bit_offset: 10
      bit_width: 2
      description: spi3's permission(store,load) in dcache data sram block1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_UHCI0_PMS_CONSTRAIN_0
    addr: 0x48
    size_bits: 32
    description: uhci0 dma permission configuration register 0.
    fields:
    - !Field
      name: DMA_APBPERI_UHCI0_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock uhci0 dma permission Configuration Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_UHCI0_PMS_CONSTRAIN_1
    addr: 0x4c
    size_bits: 32
    description: uhci0 dma permission configuration register 1.
    reset_value: 0xfff
    fields:
    - !Field
      name: DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_0
      bit_offset: 0
      bit_width: 2
      description: uhci0's permission(store,load) in data region0 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_1
      bit_offset: 2
      bit_width: 2
      description: uhci0's permission(store,load) in data region1 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_2
      bit_offset: 4
      bit_width: 2
      description: uhci0's permission(store,load) in data region2 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_3
      bit_offset: 6
      bit_width: 2
      description: uhci0's permission(store,load) in data region3 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
      bit_offset: 8
      bit_width: 2
      description: uhci0's permission(store,load) in dcache data sram block0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
      bit_offset: 10
      bit_width: 2
      description: uhci0's permission(store,load) in dcache data sram block1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_0
    addr: 0x50
    size_bits: 32
    description: i2s0 dma permission configuration register 0.
    fields:
    - !Field
      name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock i2s0 dma permission Configuration Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_1
    addr: 0x54
    size_bits: 32
    description: i2s0 dma permission configuration register 1.
    reset_value: 0xfff
    fields:
    - !Field
      name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_0
      bit_offset: 0
      bit_width: 2
      description: i2s0's permission(store,load) in data region0 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_1
      bit_offset: 2
      bit_width: 2
      description: i2s0's permission(store,load) in data region1 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_2
      bit_offset: 4
      bit_width: 2
      description: i2s0's permission(store,load) in data region2 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_3
      bit_offset: 6
      bit_width: 2
      description: i2s0's permission(store,load) in data region3 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
      bit_offset: 8
      bit_width: 2
      description: i2s0's permission(store,load) in dcache data sram block0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
      bit_offset: 10
      bit_width: 2
      description: i2s0's permission(store,load) in dcache data sram block1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_I2S1_PMS_CONSTRAIN_0
    addr: 0x58
    size_bits: 32
    description: i2s1 dma permission configuration register 0.
    fields:
    - !Field
      name: DMA_APBPERI_I2S1_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock i2s1 dma permission Configuration Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_I2S1_PMS_CONSTRAIN_1
    addr: 0x5c
    size_bits: 32
    description: i2s1 dma permission configuration register 1.
    reset_value: 0xfff
    fields:
    - !Field
      name: DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_0
      bit_offset: 0
      bit_width: 2
      description: i2s1's permission(store,load) in data region0 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_1
      bit_offset: 2
      bit_width: 2
      description: i2s1's permission(store,load) in data region1 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_2
      bit_offset: 4
      bit_width: 2
      description: i2s1's permission(store,load) in data region2 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_3
      bit_offset: 6
      bit_width: 2
      description: i2s1's permission(store,load) in data region3 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
      bit_offset: 8
      bit_width: 2
      description: i2s1's permission(store,load) in dcache data sram block0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
      bit_offset: 10
      bit_width: 2
      description: i2s1's permission(store,load) in dcache data sram block1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_MAC_PMS_CONSTRAIN_0
    addr: 0x60
    size_bits: 32
    description: mac dma permission configuration register 0.
    fields:
    - !Field
      name: DMA_APBPERI_MAC_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock mac dma permission Configuration Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_MAC_PMS_CONSTRAIN_1
    addr: 0x64
    size_bits: 32
    description: mac dma permission configuration register 1.
    reset_value: 0xfff
    fields:
    - !Field
      name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_0
      bit_offset: 0
      bit_width: 2
      description: mac's permission(store,load) in data region0 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_1
      bit_offset: 2
      bit_width: 2
      description: mac's permission(store,load) in data region1 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_2
      bit_offset: 4
      bit_width: 2
      description: mac's permission(store,load) in data region2 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_3
      bit_offset: 6
      bit_width: 2
      description: mac's permission(store,load) in data region3 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
      bit_offset: 8
      bit_width: 2
      description: mac's permission(store,load) in dcache data sram block0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
      bit_offset: 10
      bit_width: 2
      description: mac's permission(store,load) in dcache data sram block1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0
    addr: 0x68
    size_bits: 32
    description: backup dma permission configuration register 0.
    fields:
    - !Field
      name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock backup dma permission Configuration Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1
    addr: 0x6c
    size_bits: 32
    description: backup dma permission configuration register 1.
    reset_value: 0xfff
    fields:
    - !Field
      name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_0
      bit_offset: 0
      bit_width: 2
      description: backup's permission(store,load) in data region0 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_1
      bit_offset: 2
      bit_width: 2
      description: backup's permission(store,load) in data region1 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_2
      bit_offset: 4
      bit_width: 2
      description: backup's permission(store,load) in data region2 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_3
      bit_offset: 6
      bit_width: 2
      description: backup's permission(store,load) in data region3 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
      bit_offset: 8
      bit_width: 2
      description: backup's permission(store,load) in dcache data sram block0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
      bit_offset: 10
      bit_width: 2
      description: backup's permission(store,load) in dcache data sram block1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_AES_PMS_CONSTRAIN_0
    addr: 0x70
    size_bits: 32
    description: aes dma permission configuration register 0.
    fields:
    - !Field
      name: DMA_APBPERI_AES_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock aes dma permission Configuration Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_AES_PMS_CONSTRAIN_1
    addr: 0x74
    size_bits: 32
    description: aes dma permission configuration register 1.
    reset_value: 0xfff
    fields:
    - !Field
      name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_0
      bit_offset: 0
      bit_width: 2
      description: aes's permission(store,load) in data region0 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_1
      bit_offset: 2
      bit_width: 2
      description: aes's permission(store,load) in data region1 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_2
      bit_offset: 4
      bit_width: 2
      description: aes's permission(store,load) in data region2 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_3
      bit_offset: 6
      bit_width: 2
      description: aes's permission(store,load) in data region3 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
      bit_offset: 8
      bit_width: 2
      description: aes's permission(store,load) in dcache data sram block0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
      bit_offset: 10
      bit_width: 2
      description: aes's permission(store,load) in dcache data sram block1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_SHA_PMS_CONSTRAIN_0
    addr: 0x78
    size_bits: 32
    description: sha dma permission configuration register 0.
    fields:
    - !Field
      name: DMA_APBPERI_SHA_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock sha dma permission Configuration Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_SHA_PMS_CONSTRAIN_1
    addr: 0x7c
    size_bits: 32
    description: sha dma permission configuration register 1.
    reset_value: 0xfff
    fields:
    - !Field
      name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_0
      bit_offset: 0
      bit_width: 2
      description: sha's permission(store,load) in data region0 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_1
      bit_offset: 2
      bit_width: 2
      description: sha's permission(store,load) in data region1 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_2
      bit_offset: 4
      bit_width: 2
      description: sha's permission(store,load) in data region2 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_3
      bit_offset: 6
      bit_width: 2
      description: sha's permission(store,load) in data region3 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
      bit_offset: 8
      bit_width: 2
      description: sha's permission(store,load) in dcache data sram block0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
      bit_offset: 10
      bit_width: 2
      description: sha's permission(store,load) in dcache data sram block1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0
    addr: 0x80
    size_bits: 32
    description: adc_dac dma permission configuration register 0.
    fields:
    - !Field
      name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock adc_dac dma permission Configuration Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1
    addr: 0x84
    size_bits: 32
    description: adc_dac dma permission configuration register 1.
    reset_value: 0xfff
    fields:
    - !Field
      name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_0
      bit_offset: 0
      bit_width: 2
      description: adc_dac's permission(store,load) in data region0 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_1
      bit_offset: 2
      bit_width: 2
      description: adc_dac's permission(store,load) in data region1 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_2
      bit_offset: 4
      bit_width: 2
      description: adc_dac's permission(store,load) in data region2 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_3
      bit_offset: 6
      bit_width: 2
      description: adc_dac's permission(store,load) in data region3 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
      bit_offset: 8
      bit_width: 2
      description: adc_dac's permission(store,load) in dcache data sram block0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
      bit_offset: 10
      bit_width: 2
      description: adc_dac's permission(store,load) in dcache data sram block1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_RMT_PMS_CONSTRAIN_0
    addr: 0x88
    size_bits: 32
    description: rmt dma permission configuration register 0.
    fields:
    - !Field
      name: DMA_APBPERI_RMT_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock rmt dma permission Configuration Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_RMT_PMS_CONSTRAIN_1
    addr: 0x8c
    size_bits: 32
    description: rmt dma permission configuration register 1.
    reset_value: 0xfff
    fields:
    - !Field
      name: DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_0
      bit_offset: 0
      bit_width: 2
      description: rmt's permission(store,load) in data region0 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_1
      bit_offset: 2
      bit_width: 2
      description: rmt's permission(store,load) in data region1 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_2
      bit_offset: 4
      bit_width: 2
      description: rmt's permission(store,load) in data region2 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_3
      bit_offset: 6
      bit_width: 2
      description: rmt's permission(store,load) in data region3 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
      bit_offset: 8
      bit_width: 2
      description: rmt's permission(store,load) in dcache data sram block0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
      bit_offset: 10
      bit_width: 2
      description: rmt's permission(store,load) in dcache data sram block1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_0
    addr: 0x90
    size_bits: 32
    description: lcd_cam dma permission configuration register 0.
    fields:
    - !Field
      name: DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock lcd_cam dma permission Configuration Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_1
    addr: 0x94
    size_bits: 32
    description: lcd_cam dma permission configuration register 1.
    reset_value: 0xfff
    fields:
    - !Field
      name: DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_0
      bit_offset: 0
      bit_width: 2
      description: lcd_cam's permission(store,load) in data region0 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_1
      bit_offset: 2
      bit_width: 2
      description: lcd_cam's permission(store,load) in data region1 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_2
      bit_offset: 4
      bit_width: 2
      description: lcd_cam's permission(store,load) in data region2 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_3
      bit_offset: 6
      bit_width: 2
      description: lcd_cam's permission(store,load) in data region3 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
      bit_offset: 8
      bit_width: 2
      description: lcd_cam's permission(store,load) in dcache data sram block0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
      bit_offset: 10
      bit_width: 2
      description: lcd_cam's permission(store,load) in dcache data sram block1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_USB_PMS_CONSTRAIN_0
    addr: 0x98
    size_bits: 32
    description: usb dma permission configuration register 0.
    fields:
    - !Field
      name: DMA_APBPERI_USB_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock usb dma permission Configuration Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_USB_PMS_CONSTRAIN_1
    addr: 0x9c
    size_bits: 32
    description: usb dma permission configuration register 1.
    reset_value: 0xfff
    fields:
    - !Field
      name: DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_0
      bit_offset: 0
      bit_width: 2
      description: usb's permission(store,load) in data region0 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_1
      bit_offset: 2
      bit_width: 2
      description: usb's permission(store,load) in data region1 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_2
      bit_offset: 4
      bit_width: 2
      description: usb's permission(store,load) in data region2 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_3
      bit_offset: 6
      bit_width: 2
      description: usb's permission(store,load) in data region3 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
      bit_offset: 8
      bit_width: 2
      description: usb's permission(store,load) in dcache data sram block0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
      bit_offset: 10
      bit_width: 2
      description: usb's permission(store,load) in dcache data sram block1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_LC_PMS_CONSTRAIN_0
    addr: 0xa0
    size_bits: 32
    description: lc dma permission configuration register 0.
    fields:
    - !Field
      name: DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock lc dma permission Configuration Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_LC_PMS_CONSTRAIN_1
    addr: 0xa4
    size_bits: 32
    description: lc dma permission configuration register 1.
    reset_value: 0xfff
    fields:
    - !Field
      name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_0
      bit_offset: 0
      bit_width: 2
      description: lc's permission(store,load) in data region0 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_1
      bit_offset: 2
      bit_width: 2
      description: lc's permission(store,load) in data region1 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_2
      bit_offset: 4
      bit_width: 2
      description: lc's permission(store,load) in data region2 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_3
      bit_offset: 6
      bit_width: 2
      description: lc's permission(store,load) in data region3 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
      bit_offset: 8
      bit_width: 2
      description: lc's permission(store,load) in dcache data sram block0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
      bit_offset: 10
      bit_width: 2
      description: lc's permission(store,load) in dcache data sram block1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_SDIO_PMS_CONSTRAIN_0
    addr: 0xa8
    size_bits: 32
    description: sdio dma permission configuration register 0.
    fields:
    - !Field
      name: DMA_APBPERI_SDIO_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock sdio dma permission Configuration Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_SDIO_PMS_CONSTRAIN_1
    addr: 0xac
    size_bits: 32
    description: sdio dma permission configuration register 1.
    reset_value: 0xfff
    fields:
    - !Field
      name: DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_0
      bit_offset: 0
      bit_width: 2
      description: sdio's permission(store,load) in data region0 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_1
      bit_offset: 2
      bit_width: 2
      description: sdio's permission(store,load) in data region1 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_2
      bit_offset: 4
      bit_width: 2
      description: sdio's permission(store,load) in data region2 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_3
      bit_offset: 6
      bit_width: 2
      description: sdio's permission(store,load) in data region3 of SRAM
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0
      bit_offset: 8
      bit_width: 2
      description: sdio's permission(store,load) in dcache data sram block0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1
      bit_offset: 10
      bit_width: 2
      description: sdio's permission(store,load) in dcache data sram block1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_PMS_MONITOR_0
    addr: 0xb0
    size_bits: 32
    description: dma permission monitor configuration register 0.
    fields:
    - !Field
      name: DMA_APBPERI_PMS_MONITOR_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock  dma permission monitor Configuration Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_PMS_MONITOR_1
    addr: 0xb4
    size_bits: 32
    description: dma permission monitor configuration register 1.
    reset_value: 0x3
    fields:
    - !Field
      name: DMA_APBPERI_PMS_MONITOR_VIOLATE_CLR
      bit_offset: 0
      bit_width: 1
      description: Set 1 to clear dma_pms_monitor_violate interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_PMS_MONITOR_VIOLATE_EN
      bit_offset: 1
      bit_width: 1
      description: Set 1 to enable dma pms monitor, if dma access violated permission,
        will trigger interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_PMS_MONITOR_2
    addr: 0xb8
    size_bits: 32
    description: dma permission monitor configuration register 2.
    fields:
    - !Field
      name: DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR
      bit_offset: 0
      bit_width: 1
      description: recorded dma's interrupt status when dma access violated permission
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WORLD
      bit_offset: 1
      bit_width: 2
      description: recorded dma's world status when dma access violated permission
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_ADDR
      bit_offset: 3
      bit_width: 22
      description: recorded dma's address bit[25:4] status when dma access violated
        permission, real address is 0x3c00_0000+addr*16
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_APBPERI_PMS_MONITOR_3
    addr: 0xbc
    size_bits: 32
    description: dma permission monitor configuration register 3.
    fields:
    - !Field
      name: DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WR
      bit_offset: 0
      bit_width: 1
      description: recorded dma's write status when dma access violated permission,
        1(write), 0(read)
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_BYTEEN
      bit_offset: 1
      bit_width: 16
      description: recorded dma's byte enable status when dma access violated permission
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0
    addr: 0xc0
    size_bits: 32
    description: sram split line configuration register 0
    fields:
    - !Field
      name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock sram split configuration register
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1
    addr: 0xc4
    size_bits: 32
    description: sram split line configuration register 1
    fields:
    - !Field
      name: CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_0
      bit_offset: 0
      bit_width: 2
      description: category0 of core_x_iram0_dram_dma_line, if the splitaddress in
        block0 of SRAM, configured as 0x10, else if the splitaddress below block0
        of SRAM, configured as 0x11, else if splitaddress higher than block0 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_1
      bit_offset: 2
      bit_width: 2
      description: category1 of core_x_iram0_dram_dma_line, if the splitaddress in
        block1 of SRAM, configured as 0x10, else if the splitaddress below block1
        of SRAM, configured as 0x11, else if splitaddress higher than block1 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_2
      bit_offset: 4
      bit_width: 2
      description: category2 of core_x_iram0_dram_dma_line, if the splitaddress in
        block2 of SRAM, configured as 0x10, else if the splitaddress below block2
        of SRAM, configured as 0x11, else if splitaddress higher than block2 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_3
      bit_offset: 6
      bit_width: 2
      description: category3 of core_x_iram0_dram_dma_line, if the splitaddress in
        block3 of SRAM, configured as 0x10, else if the splitaddress below block3
        of SRAM, configured as 0x11, else if splitaddress higher than block3 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_4
      bit_offset: 8
      bit_width: 2
      description: category4 of core_x_iram0_dram_dma_line, if the splitaddress in
        block4 of SRAM, configured as 0x10, else if the splitaddress below block4
        of SRAM, configured as 0x11, else if splitaddress higher than block4 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_5
      bit_offset: 10
      bit_width: 2
      description: category5 of core_x_iram0_dram_dma_line, if the splitaddress in
        block5 of SRAM, configured as 0x10, else if the splitaddress below block5
        of SRAM, configured as 0x11, else if splitaddress higher than block5 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_6
      bit_offset: 12
      bit_width: 2
      description: category6 of core_x_iram0_dram_dma_line, if the splitaddress in
        block6 of SRAM, configured as 0x10, else if the splitaddress below block6
        of SRAM, configured as 0x11, else if splitaddress higher than block6 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_DRAM0_DMA_SRAM_SPLITADDR
      bit_offset: 14
      bit_width: 8
      description: splitaddr of core_x_iram0_dram_dma_line, configured as [15:8]bit
        of actual address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2
    addr: 0xc8
    size_bits: 32
    description: sram split line configuration register 1
    fields:
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_0
      bit_offset: 0
      bit_width: 2
      description: category0 of core_x_iram0_dram_dma_line, if the splitaddress in
        block0 of SRAM, configured as 0x10, else if the splitaddress below block0
        of SRAM, configured as 0x11, else if splitaddress higher than block0 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_1
      bit_offset: 2
      bit_width: 2
      description: category1 of core_x_iram0_dram_dma_line, if the splitaddress in
        block1 of SRAM, configured as 0x10, else if the splitaddress below block1
        of SRAM, configured as 0x11, else if splitaddress higher than block1 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_2
      bit_offset: 4
      bit_width: 2
      description: category2 of core_x_iram0_dram_dma_line, if the splitaddress in
        block2 of SRAM, configured as 0x10, else if the splitaddress below block2
        of SRAM, configured as 0x11, else if splitaddress higher than block2 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_3
      bit_offset: 6
      bit_width: 2
      description: category3 of core_x_iram0_dram_dma_line, if the splitaddress in
        block3 of SRAM, configured as 0x10, else if the splitaddress below block3
        of SRAM, configured as 0x11, else if splitaddress higher than block3 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_4
      bit_offset: 8
      bit_width: 2
      description: category4 of core_x_iram0_dram_dma_line, if the splitaddress in
        block4 of SRAM, configured as 0x10, else if the splitaddress below block4
        of SRAM, configured as 0x11, else if splitaddress higher than block4 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_5
      bit_offset: 10
      bit_width: 2
      description: category5 of core_x_iram0_dram_dma_line, if the splitaddress in
        block5 of SRAM, configured as 0x10, else if the splitaddress below block5
        of SRAM, configured as 0x11, else if splitaddress higher than block5 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_6
      bit_offset: 12
      bit_width: 2
      description: category6 of core_x_iram0_dram_dma_line, if the splitaddress in
        block6 of SRAM, configured as 0x10, else if the splitaddress below block6
        of SRAM, configured as 0x11, else if splitaddress higher than block6 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_0_SPLITADDR
      bit_offset: 14
      bit_width: 8
      description: splitaddr of core_x_iram0_dram_dma_line, configured as [15:8]bit
        of actual address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3
    addr: 0xcc
    size_bits: 32
    description: sram split line configuration register 1
    fields:
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0
      bit_offset: 0
      bit_width: 2
      description: category0 of core_x_iram0_dram_dma_line, if the splitaddress in
        block0 of SRAM, configured as 0x10, else if the splitaddress below block0
        of SRAM, configured as 0x11, else if splitaddress higher than block0 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1
      bit_offset: 2
      bit_width: 2
      description: category1 of core_x_iram0_dram_dma_line, if the splitaddress in
        block1 of SRAM, configured as 0x10, else if the splitaddress below block1
        of SRAM, configured as 0x11, else if splitaddress higher than block1 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2
      bit_offset: 4
      bit_width: 2
      description: category2 of core_x_iram0_dram_dma_line, if the splitaddress in
        block2 of SRAM, configured as 0x10, else if the splitaddress below block2
        of SRAM, configured as 0x11, else if splitaddress higher than block2 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_3
      bit_offset: 6
      bit_width: 2
      description: category3 of core_x_iram0_dram_dma_line, if the splitaddress in
        block3 of SRAM, configured as 0x10, else if the splitaddress below block3
        of SRAM, configured as 0x11, else if splitaddress higher than block3 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_4
      bit_offset: 8
      bit_width: 2
      description: category4 of core_x_iram0_dram_dma_line, if the splitaddress in
        block4 of SRAM, configured as 0x10, else if the splitaddress below block4
        of SRAM, configured as 0x11, else if splitaddress higher than block4 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_5
      bit_offset: 10
      bit_width: 2
      description: category5 of core_x_iram0_dram_dma_line, if the splitaddress in
        block5 of SRAM, configured as 0x10, else if the splitaddress below block5
        of SRAM, configured as 0x11, else if splitaddress higher than block5 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_6
      bit_offset: 12
      bit_width: 2
      description: category6 of core_x_iram0_dram_dma_line, if the splitaddress in
        block6 of SRAM, configured as 0x10, else if the splitaddress below block6
        of SRAM, configured as 0x11, else if splitaddress higher than block6 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR
      bit_offset: 14
      bit_width: 8
      description: splitaddr of core_x_iram0_dram_dma_line, configured as [15:8]bit
        of actual address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4
    addr: 0xd0
    size_bits: 32
    description: sram split line configuration register 1
    fields:
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_0
      bit_offset: 0
      bit_width: 2
      description: category0 of core_x_iram0_dram_dma_line, if the splitaddress in
        block0 of SRAM, configured as 0x10, else if the splitaddress below block0
        of SRAM, configured as 0x11, else if splitaddress higher than block0 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_1
      bit_offset: 2
      bit_width: 2
      description: category1 of core_x_iram0_dram_dma_line, if the splitaddress in
        block1 of SRAM, configured as 0x10, else if the splitaddress below block1
        of SRAM, configured as 0x11, else if splitaddress higher than block1 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_2
      bit_offset: 4
      bit_width: 2
      description: category2 of core_x_iram0_dram_dma_line, if the splitaddress in
        block2 of SRAM, configured as 0x10, else if the splitaddress below block2
        of SRAM, configured as 0x11, else if splitaddress higher than block2 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_3
      bit_offset: 6
      bit_width: 2
      description: category3 of core_x_iram0_dram_dma_line, if the splitaddress in
        block3 of SRAM, configured as 0x10, else if the splitaddress below block3
        of SRAM, configured as 0x11, else if splitaddress higher than block3 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_4
      bit_offset: 8
      bit_width: 2
      description: category4 of core_x_iram0_dram_dma_line, if the splitaddress in
        block4 of SRAM, configured as 0x10, else if the splitaddress below block4
        of SRAM, configured as 0x11, else if splitaddress higher than block4 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_5
      bit_offset: 10
      bit_width: 2
      description: category5 of core_x_iram0_dram_dma_line, if the splitaddress in
        block5 of SRAM, configured as 0x10, else if the splitaddress below block5
        of SRAM, configured as 0x11, else if splitaddress higher than block5 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_6
      bit_offset: 12
      bit_width: 2
      description: category6 of core_x_iram0_dram_dma_line, if the splitaddress in
        block6 of SRAM, configured as 0x10, else if the splitaddress below block6
        of SRAM, configured as 0x11, else if splitaddress higher than block6 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_0_SPLITADDR
      bit_offset: 14
      bit_width: 8
      description: splitaddr of core_x_iram0_dram_dma_line, configured as [15:8]bit
        of actual address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5
    addr: 0xd4
    size_bits: 32
    description: sram split line configuration register 1
    fields:
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_0
      bit_offset: 0
      bit_width: 2
      description: category0 of core_x_iram0_dram_dma_line, if the splitaddress in
        block0 of SRAM, configured as 0x10, else if the splitaddress below block0
        of SRAM, configured as 0x11, else if splitaddress higher than block0 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_1
      bit_offset: 2
      bit_width: 2
      description: category1 of core_x_iram0_dram_dma_line, if the splitaddress in
        block1 of SRAM, configured as 0x10, else if the splitaddress below block1
        of SRAM, configured as 0x11, else if splitaddress higher than block1 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_2
      bit_offset: 4
      bit_width: 2
      description: category2 of core_x_iram0_dram_dma_line, if the splitaddress in
        block2 of SRAM, configured as 0x10, else if the splitaddress below block2
        of SRAM, configured as 0x11, else if splitaddress higher than block2 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_3
      bit_offset: 6
      bit_width: 2
      description: category3 of core_x_iram0_dram_dma_line, if the splitaddress in
        block3 of SRAM, configured as 0x10, else if the splitaddress below block3
        of SRAM, configured as 0x11, else if splitaddress higher than block3 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_4
      bit_offset: 8
      bit_width: 2
      description: category4 of core_x_iram0_dram_dma_line, if the splitaddress in
        block4 of SRAM, configured as 0x10, else if the splitaddress below block4
        of SRAM, configured as 0x11, else if splitaddress higher than block4 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_5
      bit_offset: 10
      bit_width: 2
      description: category5 of core_x_iram0_dram_dma_line, if the splitaddress in
        block5 of SRAM, configured as 0x10, else if the splitaddress below block5
        of SRAM, configured as 0x11, else if splitaddress higher than block5 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_6
      bit_offset: 12
      bit_width: 2
      description: category6 of core_x_iram0_dram_dma_line, if the splitaddress in
        block6 of SRAM, configured as 0x10, else if the splitaddress below block6
        of SRAM, configured as 0x11, else if splitaddress higher than block6 of SRAM,
        configured as 0x00
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_1_SPLITADDR
      bit_offset: 14
      bit_width: 8
      description: splitaddr of core_x_iram0_dram_dma_line, configured as [15:8]bit
        of actual address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_X_IRAM0_PMS_CONSTRAIN_0
    addr: 0xd8
    size_bits: 32
    description: corex iram0 permission configuration register 0
    fields:
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock corex iram0 permission configuration register
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_X_IRAM0_PMS_CONSTRAIN_1
    addr: 0xdc
    size_bits: 32
    description: corex iram0 permission configuration register 0
    reset_value: 0x1fffff
    fields:
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
      bit_offset: 0
      bit_width: 3
      description: core0/core1's permission of instruction region0 of SRAM in world1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
      bit_offset: 3
      bit_width: 3
      description: core0/core1's permission of instruction region1 of SRAM in world1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
      bit_offset: 6
      bit_width: 3
      description: core0/core1's permission of instruction region2 of SRAM in world1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
      bit_offset: 9
      bit_width: 3
      description: core0/core1's permission of instruction region3 of SRAM in world1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0
      bit_offset: 12
      bit_width: 3
      description: core0/core1's permission of icache data sram block0 in world1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_1
      bit_offset: 15
      bit_width: 3
      description: core0/core1's permission of icache data sram block1 in world1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS
      bit_offset: 18
      bit_width: 3
      description: core0/core1's permission of rom in world1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_X_IRAM0_PMS_CONSTRAIN_2
    addr: 0xe0
    size_bits: 32
    description: corex iram0 permission configuration register 1
    reset_value: 0x1fffff
    fields:
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
      bit_offset: 0
      bit_width: 3
      description: core0/core1's permission of instruction region0 of SRAM in world1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
      bit_offset: 3
      bit_width: 3
      description: core0/core1's permission of instruction region1 of SRAM in world1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
      bit_offset: 6
      bit_width: 3
      description: core0/core1's permission of instruction region2 of SRAM in world1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
      bit_offset: 9
      bit_width: 3
      description: core0/core1's permission of instruction region3 of SRAM in world1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0
      bit_offset: 12
      bit_width: 3
      description: core0/core1's permission of icache data sram block0 in world1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_1
      bit_offset: 15
      bit_width: 3
      description: core0/core1's permission of icache data sram block1 in world1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS
      bit_offset: 18
      bit_width: 3
      description: core0/core1's permission of rom in world1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_IRAM0_PMS_MONITOR_0
    addr: 0xe4
    size_bits: 32
    description: core0 iram0 permission monitor configuration register 0
    fields:
    - !Field
      name: CORE_0_IRAM0_PMS_MONITOR_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock core0 iram0 permission monitor register
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_IRAM0_PMS_MONITOR_1
    addr: 0xe8
    size_bits: 32
    description: core0 iram0 permission monitor configuration register 1
    reset_value: 0x3
    fields:
    - !Field
      name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_CLR
      bit_offset: 0
      bit_width: 1
      description: Set 1 to clear core0 iram0 permission violated interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_EN
      bit_offset: 1
      bit_width: 1
      description: Set 1 to enable core0 iram0 permission monitor, when core0_iram
        violated permission, will trigger interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_IRAM0_PMS_MONITOR_2
    addr: 0xec
    size_bits: 32
    description: core0 iram0 permission monitor configuration register 2
    fields:
    - !Field
      name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR
      bit_offset: 0
      bit_width: 1
      description: recorded core0 iram0 pms monitor interrupt status.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WR
      bit_offset: 1
      bit_width: 1
      description: recorded core0 iram0 wr status, only if loadstore is 1 have meaning,
        1(store), 0(load).
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_LOADSTORE
      bit_offset: 2
      bit_width: 1
      description: recorded core0 iram0 loadstore status, indicated the type of operation,
        0(fetch), 1(load/store).
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD
      bit_offset: 3
      bit_width: 2
      description: recorded core0 iram0 world status, 0x01 means world0, 0x10 means
        world1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR
      bit_offset: 5
      bit_width: 24
      description: recorded core0 iram0 address [25:2] status when core0 iram0 violated
        permission, the real address is 0x40000000+addr*4
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_IRAM0_PMS_MONITOR_0
    addr: 0xf0
    size_bits: 32
    description: core1 iram0 permission monitor configuration register 0
    fields:
    - !Field
      name: CORE_1_IRAM0_PMS_MONITOR_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock core1 iram0 permission monitor register
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_IRAM0_PMS_MONITOR_1
    addr: 0xf4
    size_bits: 32
    description: core1 iram0 permission monitor configuration register 1
    reset_value: 0x3
    fields:
    - !Field
      name: CORE_1_IRAM0_PMS_MONITOR_VIOLATE_CLR
      bit_offset: 0
      bit_width: 1
      description: Set 1 to clear core1 iram0 permission violated interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_IRAM0_PMS_MONITOR_VIOLATE_EN
      bit_offset: 1
      bit_width: 1
      description: Set 1 to enable core1 iram0 permission monitor, when core1_iram
        violated permission, will trigger interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_IRAM0_PMS_MONITOR_2
    addr: 0xf8
    size_bits: 32
    description: core1 iram0 permission monitor configuration register 2
    fields:
    - !Field
      name: CORE_1_IRAM0_PMS_MONITOR_VIOLATE_INTR
      bit_offset: 0
      bit_width: 1
      description: recorded core1 iram0 pms monitor interrupt status.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WR
      bit_offset: 1
      bit_width: 1
      description: recorded core1 iram0 wr status, only if loadstore is 1 have meaning,
        1(store), 0(load).
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_IRAM0_PMS_MONITOR_VIOLATE_STATUS_LOADSTORE
      bit_offset: 2
      bit_width: 1
      description: recorded core1 iram0 loadstore status, indicated the type of operation,
        0(fetch), 1(load/store).
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD
      bit_offset: 3
      bit_width: 2
      description: recorded core1 iram0 world status, 0x01 means world0, 0x10 means
        world1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR
      bit_offset: 5
      bit_width: 24
      description: recorded core1 iram0 address [25:2] status when core1 iram0 violated
        permission, the real address is 0x40000000+addr*4
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_X_DRAM0_PMS_CONSTRAIN_0
    addr: 0xfc
    size_bits: 32
    description: corex dram0 permission configuration register 0
    fields:
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock corex dram0 permission configuration register
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_X_DRAM0_PMS_CONSTRAIN_1
    addr: 0x100
    size_bits: 32
    description: corex dram0 permission configuration register 1
    reset_value: 0xfffffff
    fields:
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
      bit_offset: 0
      bit_width: 2
      description: core0/core1's permission of data region0 of SRAM in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
      bit_offset: 2
      bit_width: 2
      description: core0/core1's permission of data region1 of SRAM in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
      bit_offset: 4
      bit_width: 2
      description: core0/core1's permission of data region2 of SRAM in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
      bit_offset: 6
      bit_width: 2
      description: core0/core1's permission of data region3 of SRAM in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0
      bit_offset: 8
      bit_width: 2
      description: core0/core1's permission of dcache data sram block0 in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_1
      bit_offset: 10
      bit_width: 2
      description: core0/core1's permission of dcache data sram block1 in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
      bit_offset: 12
      bit_width: 2
      description: core0/core1's permission of data region0 of SRAM in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
      bit_offset: 14
      bit_width: 2
      description: core0/core1's permission of data region1 of SRAM in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
      bit_offset: 16
      bit_width: 2
      description: core0/core1's permission of data region2 of SRAM in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
      bit_offset: 18
      bit_width: 2
      description: core0/core1's permission of data region3 of SRAM in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0
      bit_offset: 20
      bit_width: 2
      description: core0/core1's permission of dcache data sram block0 in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_1
      bit_offset: 22
      bit_width: 2
      description: core0/core1's permission of dcache data sram block1 in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS
      bit_offset: 24
      bit_width: 2
      description: core0/core1's permission(sotre,load) of rom in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS
      bit_offset: 26
      bit_width: 2
      description: core0/core1's permission(sotre,load) of rom in world1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_DRAM0_PMS_MONITOR_0
    addr: 0x104
    size_bits: 32
    description: core0 dram0 permission monitor configuration register 0
    fields:
    - !Field
      name: CORE_0_DRAM0_PMS_MONITOR_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock core0 dram0 permission monitor configuration register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_DRAM0_PMS_MONITOR_1
    addr: 0x108
    size_bits: 32
    description: core0 dram0 permission monitor configuration register 1
    reset_value: 0x3
    fields:
    - !Field
      name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_CLR
      bit_offset: 0
      bit_width: 1
      description: Set 1 to clear core0 dram0 permission monior interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_EN
      bit_offset: 1
      bit_width: 1
      description: Set 1 to enable core0 dram0 permission monitor interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_DRAM0_PMS_MONITOR_2
    addr: 0x10c
    size_bits: 32
    description: core0 dram0 permission monitor configuration register 2.
    fields:
    - !Field
      name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR
      bit_offset: 0
      bit_width: 1
      description: recorded core0 dram0 permission monitor interrupt status.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_LOCK
      bit_offset: 1
      bit_width: 1
      description: recorded core0 dram0 lock status, 1 means s32c1i access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD
      bit_offset: 2
      bit_width: 2
      description: recorded core0 dram0 world status, 0x1 means world0, 0x2 means
        world1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR
      bit_offset: 4
      bit_width: 22
      description: recorded core0 dram0 address[25:4] status when core0 dram0 violated
        permission,the real address is 0x3c000000+addr*16
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_DRAM0_PMS_MONITOR_3
    addr: 0x110
    size_bits: 32
    description: core0 dram0 permission monitor configuration register 3.
    fields:
    - !Field
      name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WR
      bit_offset: 0
      bit_width: 1
      description: recorded core0 dram0 wr status, 1 means store, 0 means load.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN
      bit_offset: 1
      bit_width: 16
      description: recorded core0 dram0 byteen status.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_DRAM0_PMS_MONITOR_0
    addr: 0x114
    size_bits: 32
    description: core1 dram0 permission monitor configuration register 0
    fields:
    - !Field
      name: CORE_1_DRAM0_PMS_MONITOR_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock core1 dram0 permission monitor configuration register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_DRAM0_PMS_MONITOR_1
    addr: 0x118
    size_bits: 32
    description: core1 dram0 permission monitor configuration register 1
    reset_value: 0x3
    fields:
    - !Field
      name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_CLR
      bit_offset: 0
      bit_width: 1
      description: Set 1 to clear core1 dram0 permission monior interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_EN
      bit_offset: 1
      bit_width: 1
      description: Set 1 to enable core1 dram0 permission monitor interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_DRAM0_PMS_MONITOR_2
    addr: 0x11c
    size_bits: 32
    description: core1 dram0 permission monitor configuration register 2.
    fields:
    - !Field
      name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_INTR
      bit_offset: 0
      bit_width: 1
      description: recorded core1 dram0 permission monitor interrupt status.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_LOCK
      bit_offset: 1
      bit_width: 1
      description: recorded core1 dram0 lock status, 1 means s32c1i access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD
      bit_offset: 2
      bit_width: 2
      description: recorded core1 dram0 world status, 0x1 means world0, 0x2 means
        world1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR
      bit_offset: 4
      bit_width: 22
      description: recorded core1 dram0 address[25:4] status when core1 dram0 violated
        permission,the real address is 0x3c000000+addr*16
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_DRAM0_PMS_MONITOR_3
    addr: 0x120
    size_bits: 32
    description: core1 dram0 permission monitor configuration register 3.
    fields:
    - !Field
      name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WR
      bit_offset: 0
      bit_width: 1
      description: recorded core1 dram0 wr status, 1 means store, 0 means load.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN
      bit_offset: 1
      bit_width: 16
      description: recorded core1 dram0 byteen status.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_0
    addr: 0x124
    size_bits: 32
    description: Core0 access peripherals permission configuration register 0.
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock core0 access peripherals permission Configuration
        Register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_1
    addr: 0x128
    size_bits: 32
    description: Core0 access peripherals permission configuration register 1.
    reset_value: 0xff33cfff
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART
      bit_offset: 0
      bit_width: 2
      description: Core0 access uart permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1
      bit_offset: 2
      bit_width: 2
      description: Core0 access g0spi_1 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0
      bit_offset: 4
      bit_width: 2
      description: Core0 access g0spi_0 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_GPIO
      bit_offset: 6
      bit_width: 2
      description: Core0 access gpio permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE2
      bit_offset: 8
      bit_width: 2
      description: Core0 access fe2 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE
      bit_offset: 10
      bit_width: 2
      description: Core0 access fe permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RTC
      bit_offset: 14
      bit_width: 2
      description: Core0 access rtc permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX
      bit_offset: 16
      bit_width: 2
      description: Core0 access io_mux permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_HINF
      bit_offset: 20
      bit_width: 2
      description: Core0 access hinf permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_MISC
      bit_offset: 24
      bit_width: 2
      description: Core0 access misc permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C
      bit_offset: 26
      bit_width: 2
      description: Core0 access i2c permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S0
      bit_offset: 28
      bit_width: 2
      description: Core0 access i2s0 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART1
      bit_offset: 30
      bit_width: 2
      description: Core0 access uart1 permission in world0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_2
    addr: 0x12c
    size_bits: 32
    description: Core0 access peripherals permission configuration register 2.
    reset_value: 0xffcffff3
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT
      bit_offset: 0
      bit_width: 2
      description: Core0 access bt permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0
      bit_offset: 4
      bit_width: 2
      description: Core0 access i2c_ext0 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0
      bit_offset: 6
      bit_width: 2
      description: Core0 access uhci0 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLCHOST
      bit_offset: 8
      bit_width: 2
      description: Core0 access slchost permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT
      bit_offset: 10
      bit_width: 2
      description: Core0 access rmt permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PCNT
      bit_offset: 12
      bit_width: 2
      description: Core0 access pcnt permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLC
      bit_offset: 14
      bit_width: 2
      description: Core0 access slc permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC
      bit_offset: 16
      bit_width: 2
      description: Core0 access ledc permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BACKUP
      bit_offset: 18
      bit_width: 2
      description: Core0 access backup permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB
      bit_offset: 22
      bit_width: 2
      description: Core0 access bb permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWM0
      bit_offset: 24
      bit_width: 2
      description: Core0 access pwm0 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP
      bit_offset: 26
      bit_width: 2
      description: Core0 access timergroup permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1
      bit_offset: 28
      bit_width: 2
      description: Core0 access timergroup1 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER
      bit_offset: 30
      bit_width: 2
      description: Core0 access systimer permission in world0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_3
    addr: 0x130
    size_bits: 32
    description: Core0 access peripherals permission configuration register 3.
    reset_value: 0x3cc3ffff
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2
      bit_offset: 0
      bit_width: 2
      description: Core0 access spi_2 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_3
      bit_offset: 2
      bit_width: 2
      description: Core0 access spi_3 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL
      bit_offset: 4
      bit_width: 2
      description: Core0 access apb_ctrl permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT1
      bit_offset: 6
      bit_width: 2
      description: Core0 access i2c_ext1 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SDIO_HOST
      bit_offset: 8
      bit_width: 2
      description: Core0 access sdio_host permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN
      bit_offset: 10
      bit_width: 2
      description: Core0 access can permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWM1
      bit_offset: 12
      bit_width: 2
      description: Core0 access pwm1 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S1
      bit_offset: 14
      bit_width: 2
      description: Core0 access i2s1 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART2
      bit_offset: 16
      bit_width: 2
      description: Core0 access uart2 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT
      bit_offset: 22
      bit_width: 2
      description: Core0 access rwbt permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC
      bit_offset: 26
      bit_width: 2
      description: Core0 access wifimac permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR
      bit_offset: 28
      bit_width: 2
      description: Core0 access pwr permission in world0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_4
    addr: 0x134
    size_bits: 32
    description: Core0 access peripherals permission configuration register 4.
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE
      bit_offset: 0
      bit_width: 2
      description: Core0 access usb_device permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP
      bit_offset: 2
      bit_width: 2
      description: Core0 access usb_wrap permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI
      bit_offset: 4
      bit_width: 2
      description: Core0 access crypto_peri permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA
      bit_offset: 6
      bit_width: 2
      description: Core0 access crypto_dma permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC
      bit_offset: 8
      bit_width: 2
      description: Core0 access apb_adc permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LCD_CAM
      bit_offset: 10
      bit_width: 2
      description: Core0 access lcd_cam permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR
      bit_offset: 12
      bit_width: 2
      description: Core0 access bt_pwr permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB
      bit_offset: 14
      bit_width: 2
      description: Core0 access usb permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM
      bit_offset: 16
      bit_width: 2
      description: Core0 access system permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE
      bit_offset: 18
      bit_width: 2
      description: Core0 access sensitive permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT
      bit_offset: 20
      bit_width: 2
      description: Core0 access interrupt permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY
      bit_offset: 22
      bit_width: 2
      description: Core0 access dma_copy permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG
      bit_offset: 24
      bit_width: 2
      description: Core0 access cache_config permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_AD
      bit_offset: 26
      bit_width: 2
      description: Core0 access ad permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DIO
      bit_offset: 28
      bit_width: 2
      description: Core0 access dio permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER
      bit_offset: 30
      bit_width: 2
      description: Core0 access world_controller permission in world0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_5
    addr: 0x138
    size_bits: 32
    description: Core0 access peripherals permission configuration register 5.
    reset_value: 0xff33cfff
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART
      bit_offset: 0
      bit_width: 2
      description: Core0 access uart permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1
      bit_offset: 2
      bit_width: 2
      description: Core0 access g0spi_1 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0
      bit_offset: 4
      bit_width: 2
      description: Core0 access g0spi_0 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO
      bit_offset: 6
      bit_width: 2
      description: Core0 access gpio permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2
      bit_offset: 8
      bit_width: 2
      description: Core0 access fe2 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE
      bit_offset: 10
      bit_width: 2
      description: Core0 access fe permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC
      bit_offset: 14
      bit_width: 2
      description: Core0 access rtc permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX
      bit_offset: 16
      bit_width: 2
      description: Core0 access io_mux permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_HINF
      bit_offset: 20
      bit_width: 2
      description: Core0 access hinf permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC
      bit_offset: 24
      bit_width: 2
      description: Core0 access misc permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C
      bit_offset: 26
      bit_width: 2
      description: Core0 access i2c permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S0
      bit_offset: 28
      bit_width: 2
      description: Core0 access i2s0 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1
      bit_offset: 30
      bit_width: 2
      description: Core0 access uart1 permission in world1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_6
    addr: 0x13c
    size_bits: 32
    description: Core0 access peripherals permission configuration register 6.
    reset_value: 0xffcffff3
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT
      bit_offset: 0
      bit_width: 2
      description: Core0 access bt permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0
      bit_offset: 4
      bit_width: 2
      description: Core0 access i2c_ext0 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0
      bit_offset: 6
      bit_width: 2
      description: Core0 access uhci0 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SLCHOST
      bit_offset: 8
      bit_width: 2
      description: Core0 access slchost permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RMT
      bit_offset: 10
      bit_width: 2
      description: Core0 access rmt permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PCNT
      bit_offset: 12
      bit_width: 2
      description: Core0 access pcnt permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SLC
      bit_offset: 14
      bit_width: 2
      description: Core0 access slc permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LEDC
      bit_offset: 16
      bit_width: 2
      description: Core0 access ledc permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BACKUP
      bit_offset: 18
      bit_width: 2
      description: Core0 access backup permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BB
      bit_offset: 22
      bit_width: 2
      description: Core0 access bb permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWM0
      bit_offset: 24
      bit_width: 2
      description: Core0 access pwm0 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP
      bit_offset: 26
      bit_width: 2
      description: Core0 access timergroup permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1
      bit_offset: 28
      bit_width: 2
      description: Core0 access timergroup1 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER
      bit_offset: 30
      bit_width: 2
      description: Core0 access systimer permission in world1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_7
    addr: 0x140
    size_bits: 32
    description: Core0 access peripherals permission configuration register 7.
    reset_value: 0x3cc3ffff
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2
      bit_offset: 0
      bit_width: 2
      description: Core0 access spi_2 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_3
      bit_offset: 2
      bit_width: 2
      description: Core0 access spi_3 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL
      bit_offset: 4
      bit_width: 2
      description: Core0 access apb_ctrl permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT1
      bit_offset: 6
      bit_width: 2
      description: Core0 access i2c_ext1 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SDIO_HOST
      bit_offset: 8
      bit_width: 2
      description: Core0 access sdio_host permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CAN
      bit_offset: 10
      bit_width: 2
      description: Core0 access can permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWM1
      bit_offset: 12
      bit_width: 2
      description: Core0 access pwm1 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S1
      bit_offset: 14
      bit_width: 2
      description: Core0 access i2s1 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART2
      bit_offset: 16
      bit_width: 2
      description: Core0 access uart2 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RWBT
      bit_offset: 22
      bit_width: 2
      description: Core0 access rwbt permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC
      bit_offset: 26
      bit_width: 2
      description: Core0 access wifimac permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWR
      bit_offset: 28
      bit_width: 2
      description: Core0 access pwr permission in world1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_8
    addr: 0x144
    size_bits: 32
    description: Core0 access peripherals permission configuration register 8.
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE
      bit_offset: 0
      bit_width: 2
      description: Core0 access usb_device permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP
      bit_offset: 2
      bit_width: 2
      description: Core0 access usb_wrap permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI
      bit_offset: 4
      bit_width: 2
      description: Core0 access crypto_peri permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA
      bit_offset: 6
      bit_width: 2
      description: Core0 access crypto_dma permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC
      bit_offset: 8
      bit_width: 2
      description: Core0 access apb_adc permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LCD_CAM
      bit_offset: 10
      bit_width: 2
      description: Core0 access lcd_cam permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR
      bit_offset: 12
      bit_width: 2
      description: Core0 access bt_pwr permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB
      bit_offset: 14
      bit_width: 2
      description: Core0 access usb permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM
      bit_offset: 16
      bit_width: 2
      description: Core0 access system permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE
      bit_offset: 18
      bit_width: 2
      description: Core0 access sensitive permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT
      bit_offset: 20
      bit_width: 2
      description: Core0 access interrupt permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY
      bit_offset: 22
      bit_width: 2
      description: Core0 access dma_copy permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG
      bit_offset: 24
      bit_width: 2
      description: Core0 access cache_config permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_AD
      bit_offset: 26
      bit_width: 2
      description: Core0 access ad permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DIO
      bit_offset: 28
      bit_width: 2
      description: Core0 access dio permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER
      bit_offset: 30
      bit_width: 2
      description: Core0 access world_controller permission in world1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_9
    addr: 0x148
    size_bits: 32
    description: Core0 access peripherals permission configuration register 9.
    reset_value: 0x3fffff
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0
      bit_offset: 0
      bit_width: 11
      description: RTCFast memory split address in world 0 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1
      bit_offset: 11
      bit_width: 11
      description: RTCFast memory split address in world 1 for core0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_10
    addr: 0x14c
    size_bits: 32
    description: Core0 access peripherals permission configuration register 10.
    reset_value: 0xfff
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L
      bit_offset: 0
      bit_width: 3
      description: RTCFast memory low region permission in world 0 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H
      bit_offset: 3
      bit_width: 3
      description: RTCFast memory high region permission in world 0 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L
      bit_offset: 6
      bit_width: 3
      description: RTCFast memory low region permission in world 1 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H
      bit_offset: 9
      bit_width: 3
      description: RTCFast memory high region permission in world 1 for core0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_11
    addr: 0x150
    size_bits: 32
    description: Core0 access peripherals permission configuration register 11.
    reset_value: 0x3fffff
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_0
      bit_offset: 0
      bit_width: 11
      description: RTCSlow_0 memory split address in world 0 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_1
      bit_offset: 11
      bit_width: 11
      description: RTCSlow_0 memory split address in world 1 for core0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_12
    addr: 0x154
    size_bits: 32
    description: Core0 access peripherals permission configuration register 12.
    reset_value: 0xfff
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_L
      bit_offset: 0
      bit_width: 3
      description: RTCSlow_0 memory low region permission in world 0 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_H
      bit_offset: 3
      bit_width: 3
      description: RTCSlow_0 memory high region permission in world 0 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_L
      bit_offset: 6
      bit_width: 3
      description: RTCSlow_0 memory low region permission in world 1 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_H
      bit_offset: 9
      bit_width: 3
      description: RTCSlow_0 memory high region permission in world 1 for core0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_13
    addr: 0x158
    size_bits: 32
    description: Core0 access peripherals permission configuration register 13.
    reset_value: 0x3fffff
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_0
      bit_offset: 0
      bit_width: 11
      description: RTCSlow_1 memory split address in world 0 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_1
      bit_offset: 11
      bit_width: 11
      description: RTCSlow_1 memory split address in world 1 for core0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_14
    addr: 0x15c
    size_bits: 32
    description: Core0 access peripherals permission configuration register 14.
    reset_value: 0xfff
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_L
      bit_offset: 0
      bit_width: 3
      description: RTCSlow_1 memory low region permission in world 0 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_H
      bit_offset: 3
      bit_width: 3
      description: RTCSlow_1 memory high region permission in world 0 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_L
      bit_offset: 6
      bit_width: 3
      description: RTCSlow_1 memory low region permission in world 1 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_H
      bit_offset: 9
      bit_width: 3
      description: RTCSlow_1 memory high region permission in world 1 for core0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_REGION_PMS_CONSTRAIN_0
    addr: 0x160
    size_bits: 32
    description: Core0 region permission register 0.
    fields:
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock core0 region permission registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_REGION_PMS_CONSTRAIN_1
    addr: 0x164
    size_bits: 32
    description: Core0 region permission register 1.
    reset_value: 0x3fffff
    fields:
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_0
      bit_offset: 0
      bit_width: 2
      description: Region 0 permission in world 0 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_1
      bit_offset: 2
      bit_width: 2
      description: Region 1 permission in world 0 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_2
      bit_offset: 4
      bit_width: 2
      description: Region 2 permission in world 0 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_3
      bit_offset: 6
      bit_width: 2
      description: Region 3 permission in world 0 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_4
      bit_offset: 8
      bit_width: 2
      description: Region 4 permission in world 0 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_5
      bit_offset: 10
      bit_width: 2
      description: Region 5 permission in world 0 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_6
      bit_offset: 12
      bit_width: 2
      description: Region 6 permission in world 0 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_7
      bit_offset: 14
      bit_width: 2
      description: Region 7 permission in world 0 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_8
      bit_offset: 16
      bit_width: 2
      description: Region 8 permission in world 0 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_9
      bit_offset: 18
      bit_width: 2
      description: Region 9 permission in world 0 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_10
      bit_offset: 20
      bit_width: 2
      description: Region 10 permission in world 0 for core0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_REGION_PMS_CONSTRAIN_2
    addr: 0x168
    size_bits: 32
    description: Core0 region permission register 2.
    reset_value: 0x3fffff
    fields:
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_0
      bit_offset: 0
      bit_width: 2
      description: Region 0 permission in world 1 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_1
      bit_offset: 2
      bit_width: 2
      description: Region 1 permission in world 1 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_2
      bit_offset: 4
      bit_width: 2
      description: Region 2 permission in world 1 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_3
      bit_offset: 6
      bit_width: 2
      description: Region 3 permission in world 1 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_4
      bit_offset: 8
      bit_width: 2
      description: Region 4 permission in world 1 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_5
      bit_offset: 10
      bit_width: 2
      description: Region 5 permission in world 1 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_6
      bit_offset: 12
      bit_width: 2
      description: Region 6 permission in world 1 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_7
      bit_offset: 14
      bit_width: 2
      description: Region 7 permission in world 1 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_8
      bit_offset: 16
      bit_width: 2
      description: Region 8 permission in world 1 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_9
      bit_offset: 18
      bit_width: 2
      description: Region 9 permission in world 1 for core0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_10
      bit_offset: 20
      bit_width: 2
      description: Region 10 permission in world 1 for core0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_REGION_PMS_CONSTRAIN_3
    addr: 0x16c
    size_bits: 32
    description: Core0 region permission register 3.
    fields:
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_0
      bit_offset: 0
      bit_width: 30
      description: Region 0 start address for core0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_REGION_PMS_CONSTRAIN_4
    addr: 0x170
    size_bits: 32
    description: Core0 region permission register 4.
    fields:
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_1
      bit_offset: 0
      bit_width: 30
      description: Region 0 end address and Region 1 start address for core0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_REGION_PMS_CONSTRAIN_5
    addr: 0x174
    size_bits: 32
    description: Core0 region permission register 5.
    fields:
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_2
      bit_offset: 0
      bit_width: 30
      description: Region 1 end address and Region 2 start address for core0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_REGION_PMS_CONSTRAIN_6
    addr: 0x178
    size_bits: 32
    description: Core0 region permission register 6.
    fields:
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_3
      bit_offset: 0
      bit_width: 30
      description: Region 2 end address and Region 3 start address for core0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_REGION_PMS_CONSTRAIN_7
    addr: 0x17c
    size_bits: 32
    description: Core0 region permission register 7.
    fields:
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_4
      bit_offset: 0
      bit_width: 30
      description: Region 3 end address and Region 4 start address for core0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_REGION_PMS_CONSTRAIN_8
    addr: 0x180
    size_bits: 32
    description: Core0 region permission register 8.
    fields:
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_5
      bit_offset: 0
      bit_width: 30
      description: Region 4 end address and Region 5 start address for core0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_REGION_PMS_CONSTRAIN_9
    addr: 0x184
    size_bits: 32
    description: Core0 region permission register 9.
    fields:
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_6
      bit_offset: 0
      bit_width: 30
      description: Region 5 end address and Region 6 start address for core0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_REGION_PMS_CONSTRAIN_10
    addr: 0x188
    size_bits: 32
    description: Core0 region permission register 10.
    fields:
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_7
      bit_offset: 0
      bit_width: 30
      description: Region 6 end address and Region 7 start address for core0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_REGION_PMS_CONSTRAIN_11
    addr: 0x18c
    size_bits: 32
    description: Core0 region permission register 11.
    fields:
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_8
      bit_offset: 0
      bit_width: 30
      description: Region 7 end address and Region 8 start address for core0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_REGION_PMS_CONSTRAIN_12
    addr: 0x190
    size_bits: 32
    description: Core0 region permission register 12.
    fields:
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_9
      bit_offset: 0
      bit_width: 30
      description: Region 8 end address and Region 9 start address for core0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_REGION_PMS_CONSTRAIN_13
    addr: 0x194
    size_bits: 32
    description: Core0 region permission register 13.
    fields:
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_10
      bit_offset: 0
      bit_width: 30
      description: Region 9 end address and Region 10 start address for core0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_REGION_PMS_CONSTRAIN_14
    addr: 0x198
    size_bits: 32
    description: Core0 region permission register 14.
    fields:
    - !Field
      name: CORE_0_REGION_PMS_CONSTRAIN_ADDR_11
      bit_offset: 0
      bit_width: 30
      description: Region 10 end address for core0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_MONITOR_0
    addr: 0x19c
    size_bits: 32
    description: Core0 permission report register 0.
    fields:
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock core0 permission report registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_MONITOR_1
    addr: 0x1a0
    size_bits: 32
    description: Core0 permission report register 1.
    reset_value: 0x3
    fields:
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_VIOLATE_CLR
      bit_offset: 0
      bit_width: 1
      description: Set 1 to clear interrupt that core0 initiate illegal PIF bus access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_VIOLATE_EN
      bit_offset: 1
      bit_width: 1
      description: Set 1 to enable interrupt that core0 initiate illegal PIF bus access.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_MONITOR_2
    addr: 0x1a4
    size_bits: 32
    description: Core0 permission report register 2.
    fields:
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR
      bit_offset: 0
      bit_width: 1
      description: Record core0 illegal access interrupt state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HPORT_0
      bit_offset: 1
      bit_width: 1
      description: Record hport information when core0 initiate illegal access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE
      bit_offset: 2
      bit_width: 3
      description: Record access type when core0 initate illegal access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWRITE
      bit_offset: 5
      bit_width: 1
      description: Record access direction when core0 initiate illegal access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD
      bit_offset: 6
      bit_width: 2
      description: Record world information when core0 initiate illegal access.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_PIF_PMS_MONITOR_3
    addr: 0x1a8
    size_bits: 32
    description: Core0 permission report register 3.
    fields:
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR
      bit_offset: 0
      bit_width: 32
      description: Record address information when core0 initiate illegal access.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_PIF_PMS_MONITOR_4
    addr: 0x1ac
    size_bits: 32
    description: Core0 permission report register 4.
    reset_value: 0x3
    fields:
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR
      bit_offset: 0
      bit_width: 1
      description: Set 1 to clear interrupt that core0 initiate unsupported access
        type.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN
      bit_offset: 1
      bit_width: 1
      description: Set 1 to enable interrupt that core0 initiate unsupported access
        type.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_MONITOR_5
    addr: 0x1b0
    size_bits: 32
    description: Core0 permission report register 5.
    fields:
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_INTR
      bit_offset: 0
      bit_width: 1
      description: Record core0 unsupported access type interrupt state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE
      bit_offset: 1
      bit_width: 2
      description: Record access type when core0 initiate unsupported access type.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD
      bit_offset: 3
      bit_width: 2
      description: Record world information when core0 initiate unsupported access
        type.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_PIF_PMS_MONITOR_6
    addr: 0x1b4
    size_bits: 32
    description: Core0 permission report register 6.
    fields:
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR
      bit_offset: 0
      bit_width: 32
      description: Record address information when core0 initiate unsupported access
        type.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_VECBASE_OVERRIDE_LOCK
    addr: 0x1b8
    size_bits: 32
    description: core0 vecbase override configuration register 0
    fields:
    - !Field
      name: CORE_0_VECBASE_OVERRIDE_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock core0 vecbase configuration register
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_VECBASE_OVERRIDE_0
    addr: 0x1bc
    size_bits: 32
    description: core0 vecbase override configuration register 0
    reset_value: 0x1
    fields:
    - !Field
      name: CORE_0_VECBASE_WORLD_MASK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to mask world, then only world0_value will work.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_VECBASE_OVERRIDE_1
    addr: 0x1c0
    size_bits: 32
    description: core0 vecbase override configuration register 1
    fields:
    - !Field
      name: CORE_0_VECBASE_OVERRIDE_WORLD0_VALUE
      bit_offset: 0
      bit_width: 22
      description: world0 vecbase_override register, when core0 in world0 use this
        register to override vecbase register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_VECBASE_OVERRIDE_SEL
      bit_offset: 22
      bit_width: 2
      description: Set 0x3 to sel vecbase_override to override vecbase register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_VECBASE_OVERRIDE_2
    addr: 0x1c4
    size_bits: 32
    description: core0 vecbase override configuration register 1
    fields:
    - !Field
      name: CORE_0_VECBASE_OVERRIDE_WORLD1_VALUE
      bit_offset: 0
      bit_width: 22
      description: world1 vecbase_override register, when core0 in world1 use this
        register to override vecbase register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_TOOMANYEXCEPTIONS_M_OVERRIDE_0
    addr: 0x1c8
    size_bits: 32
    description: core0 toomanyexception override configuration register 0.
    fields:
    - !Field
      name: CORE_0_TOOMANYEXCEPTIONS_M_OVERRIDE_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock core0 toomanyexception override configuration register
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_TOOMANYEXCEPTIONS_M_OVERRIDE_1
    addr: 0x1cc
    size_bits: 32
    description: core0 toomanyexception override configuration register 1.
    reset_value: 0x1
    fields:
    - !Field
      name: CORE_0_TOOMANYEXCEPTIONS_M_OVERRIDE
      bit_offset: 0
      bit_width: 1
      description: Set 1 to mask toomanyexception.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_CONSTRAIN_0
    addr: 0x1d0
    size_bits: 32
    description: Core1 access peripherals permission configuration register 0.
    fields:
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock core1 pif permission configuration register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_CONSTRAIN_1
    addr: 0x1d4
    size_bits: 32
    description: Core1 access peripherals permission configuration register 1.
    reset_value: 0xff33cfff
    fields:
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UART
      bit_offset: 0
      bit_width: 2
      description: Core1 access uart permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1
      bit_offset: 2
      bit_width: 2
      description: Core1 access g0spi_1 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0
      bit_offset: 4
      bit_width: 2
      description: Core1 access g0spi_0 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_GPIO
      bit_offset: 6
      bit_width: 2
      description: Core1 access gpio permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_FE2
      bit_offset: 8
      bit_width: 2
      description: Core1 access fe2 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_FE
      bit_offset: 10
      bit_width: 2
      description: Core1 access fe permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_RTC
      bit_offset: 14
      bit_width: 2
      description: Core1 access rtc permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX
      bit_offset: 16
      bit_width: 2
      description: Core1 access io_mux permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_HINF
      bit_offset: 20
      bit_width: 2
      description: Core1 access hinf permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_MISC
      bit_offset: 24
      bit_width: 2
      description: Core1 access misc permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2C
      bit_offset: 26
      bit_width: 2
      description: Core1 access i2c permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2S0
      bit_offset: 28
      bit_width: 2
      description: Core1 access i2s0 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UART1
      bit_offset: 30
      bit_width: 2
      description: Core1 access uart1 permission in world0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_CONSTRAIN_2
    addr: 0x1d8
    size_bits: 32
    description: Core1 access peripherals permission configuration register 2.
    reset_value: 0xffcffff3
    fields:
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BT
      bit_offset: 0
      bit_width: 2
      description: Core1 access bt permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0
      bit_offset: 4
      bit_width: 2
      description: Core1 access i2c_ext0 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0
      bit_offset: 6
      bit_width: 2
      description: Core1 access uhci0 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SLCHOST
      bit_offset: 8
      bit_width: 2
      description: Core1 access slchost permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_RMT
      bit_offset: 10
      bit_width: 2
      description: Core1 access rmt permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PCNT
      bit_offset: 12
      bit_width: 2
      description: Core1 access pcnt permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SLC
      bit_offset: 14
      bit_width: 2
      description: Core1 access slc permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_LEDC
      bit_offset: 16
      bit_width: 2
      description: Core1 access ledc permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BACKUP
      bit_offset: 18
      bit_width: 2
      description: Core1 access backup permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BB
      bit_offset: 22
      bit_width: 2
      description: Core1 access bb permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PWM0
      bit_offset: 24
      bit_width: 2
      description: Core1 access pwm0 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP
      bit_offset: 26
      bit_width: 2
      description: Core1 access timergroup permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1
      bit_offset: 28
      bit_width: 2
      description: Core1 access timergroup1 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER
      bit_offset: 30
      bit_width: 2
      description: Core1 access systimer permission in world0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_CONSTRAIN_3
    addr: 0x1dc
    size_bits: 32
    description: Core1 access peripherals permission configuration register 3.
    reset_value: 0x3cc3ffff
    fields:
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2
      bit_offset: 0
      bit_width: 2
      description: Core1 access spi_2 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SPI_3
      bit_offset: 2
      bit_width: 2
      description: Core1 access spi_3 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL
      bit_offset: 4
      bit_width: 2
      description: Core1 access apb_ctrl permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT1
      bit_offset: 6
      bit_width: 2
      description: Core1 access i2c_ext1 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SDIO_HOST
      bit_offset: 8
      bit_width: 2
      description: Core1 access sdio_host permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CAN
      bit_offset: 10
      bit_width: 2
      description: Core1 access can permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PWM1
      bit_offset: 12
      bit_width: 2
      description: Core1 access pwm1 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2S1
      bit_offset: 14
      bit_width: 2
      description: Core1 access i2s1 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UART2
      bit_offset: 16
      bit_width: 2
      description: Core1 access uart2 permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_RWBT
      bit_offset: 22
      bit_width: 2
      description: Core1 access rwbt permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC
      bit_offset: 26
      bit_width: 2
      description: Core1 access wifimac permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PWR
      bit_offset: 28
      bit_width: 2
      description: Core1 access pwr permission in world0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_CONSTRAIN_4
    addr: 0x1e0
    size_bits: 32
    description: Core1 access peripherals permission configuration register 4.
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE
      bit_offset: 0
      bit_width: 2
      description: Core1 access usb_device permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP
      bit_offset: 2
      bit_width: 2
      description: Core1 access usb_wrap permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI
      bit_offset: 4
      bit_width: 2
      description: Core1 access crypto_peri permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA
      bit_offset: 6
      bit_width: 2
      description: Core1 access crypto_dma permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC
      bit_offset: 8
      bit_width: 2
      description: Core1 access apb_adc permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_LCD_CAM
      bit_offset: 10
      bit_width: 2
      description: Core1 access lcd_cam permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR
      bit_offset: 12
      bit_width: 2
      description: Core1 access bt_pwr permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_USB
      bit_offset: 14
      bit_width: 2
      description: Core1 access usb permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM
      bit_offset: 16
      bit_width: 2
      description: Core1 access system permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE
      bit_offset: 18
      bit_width: 2
      description: Core1 access sensitive permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT
      bit_offset: 20
      bit_width: 2
      description: Core1 access interrupt permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY
      bit_offset: 22
      bit_width: 2
      description: Core1 access dma_copy permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG
      bit_offset: 24
      bit_width: 2
      description: Core1 access cache_config permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_AD
      bit_offset: 26
      bit_width: 2
      description: Core1 access ad permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_DIO
      bit_offset: 28
      bit_width: 2
      description: Core1 access dio permission in world0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER
      bit_offset: 30
      bit_width: 2
      description: Core1 access world_controller permission in world0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_CONSTRAIN_5
    addr: 0x1e4
    size_bits: 32
    description: Core1 access peripherals permission configuration register 5.
    reset_value: 0xff33cfff
    fields:
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UART
      bit_offset: 0
      bit_width: 2
      description: Core1 access uart permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1
      bit_offset: 2
      bit_width: 2
      description: Core1 access g0spi_1 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0
      bit_offset: 4
      bit_width: 2
      description: Core1 access g0spi_0 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_GPIO
      bit_offset: 6
      bit_width: 2
      description: Core1 access gpio permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_FE2
      bit_offset: 8
      bit_width: 2
      description: Core1 access fe2 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_FE
      bit_offset: 10
      bit_width: 2
      description: Core1 access fe permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_RTC
      bit_offset: 14
      bit_width: 2
      description: Core1 access rtc permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX
      bit_offset: 16
      bit_width: 2
      description: Core1 access io_mux permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_HINF
      bit_offset: 20
      bit_width: 2
      description: Core1 access hinf permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_MISC
      bit_offset: 24
      bit_width: 2
      description: Core1 access misc permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2C
      bit_offset: 26
      bit_width: 2
      description: Core1 access i2c permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2S0
      bit_offset: 28
      bit_width: 2
      description: Core1 access i2s0 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UART1
      bit_offset: 30
      bit_width: 2
      description: Core1 access uart1 permission in world1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_CONSTRAIN_6
    addr: 0x1e8
    size_bits: 32
    description: Core1 access peripherals permission configuration register 6.
    reset_value: 0xffcffff3
    fields:
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BT
      bit_offset: 0
      bit_width: 2
      description: Core1 access bt permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0
      bit_offset: 4
      bit_width: 2
      description: Core1 access i2c_ext0 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0
      bit_offset: 6
      bit_width: 2
      description: Core1 access uhci0 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SLCHOST
      bit_offset: 8
      bit_width: 2
      description: Core1 access slchost permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_RMT
      bit_offset: 10
      bit_width: 2
      description: Core1 access rmt permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PCNT
      bit_offset: 12
      bit_width: 2
      description: Core1 access pcnt permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SLC
      bit_offset: 14
      bit_width: 2
      description: Core1 access slc permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_LEDC
      bit_offset: 16
      bit_width: 2
      description: Core1 access ledc permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BACKUP
      bit_offset: 18
      bit_width: 2
      description: Core1 access backup permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BB
      bit_offset: 22
      bit_width: 2
      description: Core1 access bb permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PWM0
      bit_offset: 24
      bit_width: 2
      description: Core1 access pwm0 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP
      bit_offset: 26
      bit_width: 2
      description: Core1 access timergroup permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1
      bit_offset: 28
      bit_width: 2
      description: Core1 access timergroup1 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER
      bit_offset: 30
      bit_width: 2
      description: Core1 access systimer permission in world1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_CONSTRAIN_7
    addr: 0x1ec
    size_bits: 32
    description: Core1 access peripherals permission configuration register 7.
    reset_value: 0x3cc3ffff
    fields:
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2
      bit_offset: 0
      bit_width: 2
      description: Core1 access spi_2 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SPI_3
      bit_offset: 2
      bit_width: 2
      description: Core1 access spi_3 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL
      bit_offset: 4
      bit_width: 2
      description: Core1 access apb_ctrl permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT1
      bit_offset: 6
      bit_width: 2
      description: Core1 access i2c_ext1 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SDIO_HOST
      bit_offset: 8
      bit_width: 2
      description: Core1 access sdio_host permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CAN
      bit_offset: 10
      bit_width: 2
      description: Core1 access can permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PWM1
      bit_offset: 12
      bit_width: 2
      description: Core1 access pwm1 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2S1
      bit_offset: 14
      bit_width: 2
      description: Core1 access i2s1 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UART2
      bit_offset: 16
      bit_width: 2
      description: Core1 access uart2 permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_RWBT
      bit_offset: 22
      bit_width: 2
      description: Core1 access rwbt permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC
      bit_offset: 26
      bit_width: 2
      description: Core1 access wifimac permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PWR
      bit_offset: 28
      bit_width: 2
      description: Core1 access pwr permission in world1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_CONSTRAIN_8
    addr: 0x1f0
    size_bits: 32
    description: Core1 access peripherals permission configuration register 8.
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE
      bit_offset: 0
      bit_width: 2
      description: Core1 access usb_device permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP
      bit_offset: 2
      bit_width: 2
      description: Core1 access usb_wrap permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI
      bit_offset: 4
      bit_width: 2
      description: Core1 access crypto_peri permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA
      bit_offset: 6
      bit_width: 2
      description: Core1 access crypto_dma permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC
      bit_offset: 8
      bit_width: 2
      description: Core1 access apb_adc permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_LCD_CAM
      bit_offset: 10
      bit_width: 2
      description: Core1 access lcd_cam permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR
      bit_offset: 12
      bit_width: 2
      description: Core1 access bt_pwr permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB
      bit_offset: 14
      bit_width: 2
      description: Core1 access usb permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM
      bit_offset: 16
      bit_width: 2
      description: Core1 access system permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE
      bit_offset: 18
      bit_width: 2
      description: Core1 access sensitive permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT
      bit_offset: 20
      bit_width: 2
      description: Core1 access interrupt permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY
      bit_offset: 22
      bit_width: 2
      description: Core1 access dma_copy permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG
      bit_offset: 24
      bit_width: 2
      description: Core1 access cache_config permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_AD
      bit_offset: 26
      bit_width: 2
      description: Core1 access ad permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DIO
      bit_offset: 28
      bit_width: 2
      description: Core1 access dio permission in world1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER
      bit_offset: 30
      bit_width: 2
      description: Core1 access world_controller permission in world1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_CONSTRAIN_9
    addr: 0x1f4
    size_bits: 32
    description: Core1 access peripherals permission configuration register 9.
    reset_value: 0x3fffff
    fields:
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0
      bit_offset: 0
      bit_width: 11
      description: RTCFast memory split address in world 0 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1
      bit_offset: 11
      bit_width: 11
      description: RTCFast memory split address in world 1 for core1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_CONSTRAIN_10
    addr: 0x1f8
    size_bits: 32
    description: core1 access peripherals permission configuration register 10.
    reset_value: 0xfff
    fields:
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L
      bit_offset: 0
      bit_width: 3
      description: RTCFast memory low region permission in world 0 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H
      bit_offset: 3
      bit_width: 3
      description: RTCFast memory high region permission in world 0 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L
      bit_offset: 6
      bit_width: 3
      description: RTCFast memory low region permission in world 1 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H
      bit_offset: 9
      bit_width: 3
      description: RTCFast memory high region permission in world 1 for core1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_CONSTRAIN_11
    addr: 0x1fc
    size_bits: 32
    description: core1 access peripherals permission configuration register 11.
    reset_value: 0x3fffff
    fields:
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_0
      bit_offset: 0
      bit_width: 11
      description: RTCSlow_0 memory split address in world 0 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_1
      bit_offset: 11
      bit_width: 11
      description: RTCSlow_0 memory split address in world 1 for core1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_CONSTRAIN_12
    addr: 0x200
    size_bits: 32
    description: core1 access peripherals permission configuration register 12.
    reset_value: 0xfff
    fields:
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_L
      bit_offset: 0
      bit_width: 3
      description: RTCSlow_0 memory low region permission in world 0 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_H
      bit_offset: 3
      bit_width: 3
      description: RTCSlow_0 memory high region permission in world 0 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_L
      bit_offset: 6
      bit_width: 3
      description: RTCSlow_0 memory low region permission in world 1 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_H
      bit_offset: 9
      bit_width: 3
      description: RTCSlow_0 memory high region permission in world 1 for core1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_CONSTRAIN_13
    addr: 0x204
    size_bits: 32
    description: core1 access peripherals permission configuration register 13.
    reset_value: 0x3fffff
    fields:
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_0
      bit_offset: 0
      bit_width: 11
      description: RTCSlow_1 memory split address in world 0 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_1
      bit_offset: 11
      bit_width: 11
      description: RTCSlow_1 memory split address in world 1 for core1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_CONSTRAIN_14
    addr: 0x208
    size_bits: 32
    description: core1 access peripherals permission configuration register 14.
    reset_value: 0xfff
    fields:
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_L
      bit_offset: 0
      bit_width: 3
      description: RTCSlow_1 memory low region permission in world 0 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_H
      bit_offset: 3
      bit_width: 3
      description: RTCSlow_1 memory high region permission in world 0 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_L
      bit_offset: 6
      bit_width: 3
      description: RTCSlow_1 memory low region permission in world 1 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_H
      bit_offset: 9
      bit_width: 3
      description: RTCSlow_1 memory high region permission in world 1 for core1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_REGION_PMS_CONSTRAIN_0
    addr: 0x20c
    size_bits: 32
    description: core1 region permission register 0.
    fields:
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock core1 region permission registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_REGION_PMS_CONSTRAIN_1
    addr: 0x210
    size_bits: 32
    description: core1 region permission register 1.
    reset_value: 0x3fffff
    fields:
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_0
      bit_offset: 0
      bit_width: 2
      description: Region 0 permission in world 0 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_1
      bit_offset: 2
      bit_width: 2
      description: Region 1 permission in world 0 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_2
      bit_offset: 4
      bit_width: 2
      description: Region 2 permission in world 0 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_3
      bit_offset: 6
      bit_width: 2
      description: Region 3 permission in world 0 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_4
      bit_offset: 8
      bit_width: 2
      description: Region 4 permission in world 0 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_5
      bit_offset: 10
      bit_width: 2
      description: Region 5 permission in world 0 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_6
      bit_offset: 12
      bit_width: 2
      description: Region 6 permission in world 0 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_7
      bit_offset: 14
      bit_width: 2
      description: Region 7 permission in world 0 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_8
      bit_offset: 16
      bit_width: 2
      description: Region 8 permission in world 0 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_9
      bit_offset: 18
      bit_width: 2
      description: Region 9 permission in world 0 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_10
      bit_offset: 20
      bit_width: 2
      description: Region 10 permission in world 0 for core1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_REGION_PMS_CONSTRAIN_2
    addr: 0x214
    size_bits: 32
    description: core1 region permission register 2.
    reset_value: 0x3fffff
    fields:
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_0
      bit_offset: 0
      bit_width: 2
      description: Region 0 permission in world 1 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_1
      bit_offset: 2
      bit_width: 2
      description: Region 1 permission in world 1 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_2
      bit_offset: 4
      bit_width: 2
      description: Region 2 permission in world 1 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_3
      bit_offset: 6
      bit_width: 2
      description: Region 3 permission in world 1 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_4
      bit_offset: 8
      bit_width: 2
      description: Region 4 permission in world 1 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_5
      bit_offset: 10
      bit_width: 2
      description: Region 5 permission in world 1 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_6
      bit_offset: 12
      bit_width: 2
      description: Region 6 permission in world 1 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_7
      bit_offset: 14
      bit_width: 2
      description: Region 7 permission in world 1 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_8
      bit_offset: 16
      bit_width: 2
      description: Region 8 permission in world 1 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_9
      bit_offset: 18
      bit_width: 2
      description: Region 9 permission in world 1 for core1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_10
      bit_offset: 20
      bit_width: 2
      description: Region 10 permission in world 1 for core1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_REGION_PMS_CONSTRAIN_3
    addr: 0x218
    size_bits: 32
    description: core1 region permission register 3.
    fields:
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_0
      bit_offset: 0
      bit_width: 30
      description: Region 0 start address for core1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_REGION_PMS_CONSTRAIN_4
    addr: 0x21c
    size_bits: 32
    description: core1 region permission register 4.
    fields:
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_1
      bit_offset: 0
      bit_width: 30
      description: Region 0 end address and Region 1 start address for core1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_REGION_PMS_CONSTRAIN_5
    addr: 0x220
    size_bits: 32
    description: core1 region permission register 5.
    fields:
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_2
      bit_offset: 0
      bit_width: 30
      description: Region 1 end address and Region 2 start address for core1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_REGION_PMS_CONSTRAIN_6
    addr: 0x224
    size_bits: 32
    description: core1 region permission register 6.
    fields:
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_3
      bit_offset: 0
      bit_width: 30
      description: Region 2 end address and Region 3 start address for core1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_REGION_PMS_CONSTRAIN_7
    addr: 0x228
    size_bits: 32
    description: core1 region permission register 7.
    fields:
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_4
      bit_offset: 0
      bit_width: 30
      description: Region 3 end address and Region 4 start address for core1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_REGION_PMS_CONSTRAIN_8
    addr: 0x22c
    size_bits: 32
    description: core1 region permission register 8.
    fields:
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_5
      bit_offset: 0
      bit_width: 30
      description: Region 4 end address and Region 5 start address for core1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_REGION_PMS_CONSTRAIN_9
    addr: 0x230
    size_bits: 32
    description: core1 region permission register 9.
    fields:
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_6
      bit_offset: 0
      bit_width: 30
      description: Region 5 end address and Region 6 start address for core1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_REGION_PMS_CONSTRAIN_10
    addr: 0x234
    size_bits: 32
    description: core1 region permission register 10.
    fields:
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_7
      bit_offset: 0
      bit_width: 30
      description: Region 6 end address and Region 7 start address for core1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_REGION_PMS_CONSTRAIN_11
    addr: 0x238
    size_bits: 32
    description: core1 region permission register 11.
    fields:
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_8
      bit_offset: 0
      bit_width: 30
      description: Region 7 end address and Region 8 start address for core1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_REGION_PMS_CONSTRAIN_12
    addr: 0x23c
    size_bits: 32
    description: core1 region permission register 12.
    fields:
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_9
      bit_offset: 0
      bit_width: 30
      description: Region 8 end address and Region 9 start address for core1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_REGION_PMS_CONSTRAIN_13
    addr: 0x240
    size_bits: 32
    description: core1 region permission register 13.
    fields:
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_10
      bit_offset: 0
      bit_width: 30
      description: Region 9 end address and Region 10 start address for core1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_REGION_PMS_CONSTRAIN_14
    addr: 0x244
    size_bits: 32
    description: core1 region permission register 14.
    fields:
    - !Field
      name: CORE_1_REGION_PMS_CONSTRAIN_ADDR_11
      bit_offset: 0
      bit_width: 30
      description: Region 10 end address for core1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_MONITOR_0
    addr: 0x248
    size_bits: 32
    description: core1 permission report register 0.
    fields:
    - !Field
      name: CORE_1_PIF_PMS_MONITOR_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock core1 permission report registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_MONITOR_1
    addr: 0x24c
    size_bits: 32
    description: core1 permission report register 1.
    reset_value: 0x3
    fields:
    - !Field
      name: CORE_1_PIF_PMS_MONITOR_VIOLATE_CLR
      bit_offset: 0
      bit_width: 1
      description: Set 1 to clear interrupt that core1 initiate illegal PIF bus access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_MONITOR_VIOLATE_EN
      bit_offset: 1
      bit_width: 1
      description: Set 1 to enable interrupt that core1 initiate illegal PIF bus access.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_MONITOR_2
    addr: 0x250
    size_bits: 32
    description: core1 permission report register 2.
    fields:
    - !Field
      name: CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR
      bit_offset: 0
      bit_width: 1
      description: Record core1 illegal access interrupt state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HPORT_0
      bit_offset: 1
      bit_width: 1
      description: Record hport information when core1 initiate illegal access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE
      bit_offset: 2
      bit_width: 3
      description: Record access type when core1 initate illegal access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HWRITE
      bit_offset: 5
      bit_width: 1
      description: Record access direction when core1 initiate illegal access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD
      bit_offset: 6
      bit_width: 2
      description: Record world information when core1 initiate illegal access.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_PIF_PMS_MONITOR_3
    addr: 0x254
    size_bits: 32
    description: core1 permission report register 3.
    fields:
    - !Field
      name: CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR
      bit_offset: 0
      bit_width: 32
      description: Record address information when core1 initiate illegal access.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_PIF_PMS_MONITOR_4
    addr: 0x258
    size_bits: 32
    description: core1 permission report register 4.
    reset_value: 0x3
    fields:
    - !Field
      name: CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR
      bit_offset: 0
      bit_width: 1
      description: Set 1 to clear interrupt that core1 initiate unsupported access
        type.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN
      bit_offset: 1
      bit_width: 1
      description: Set 1 to enable interrupt that core1 initiate unsupported access
        type.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_PIF_PMS_MONITOR_5
    addr: 0x25c
    size_bits: 32
    description: core1 permission report register 5.
    fields:
    - !Field
      name: CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_INTR
      bit_offset: 0
      bit_width: 1
      description: Record core1 unsupported access type interrupt state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE
      bit_offset: 1
      bit_width: 2
      description: Record access type when core1 initiate unsupported access type.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD
      bit_offset: 3
      bit_width: 2
      description: Record world information when core1 initiate unsupported access
        type.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_PIF_PMS_MONITOR_6
    addr: 0x260
    size_bits: 32
    description: core1 permission report register 6.
    fields:
    - !Field
      name: CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR
      bit_offset: 0
      bit_width: 32
      description: Record address information when core1 initiate unsupported access
        type.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_1_VECBASE_OVERRIDE_LOCK
    addr: 0x264
    size_bits: 32
    description: core1 vecbase override configuration register 0
    fields:
    - !Field
      name: CORE_1_VECBASE_OVERRIDE_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock core1 vecbase configuration register
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_VECBASE_OVERRIDE_0
    addr: 0x268
    size_bits: 32
    description: core1 vecbase override configuration register 0
    reset_value: 0x1
    fields:
    - !Field
      name: CORE_1_VECBASE_WORLD_MASK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to mask world, then only world0_value will work.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_VECBASE_OVERRIDE_1
    addr: 0x26c
    size_bits: 32
    description: core1 vecbase override configuration register 1
    fields:
    - !Field
      name: CORE_1_VECBASE_OVERRIDE_WORLD0_VALUE
      bit_offset: 0
      bit_width: 22
      description: world0 vecbase_override register, when core1 in world0 use this
        register to override vecbase register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_VECBASE_OVERRIDE_SEL
      bit_offset: 22
      bit_width: 2
      description: Set 0x3 to sel vecbase_override to override vecbase register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_VECBASE_OVERRIDE_2
    addr: 0x270
    size_bits: 32
    description: core1 vecbase override configuration register 1
    fields:
    - !Field
      name: CORE_1_VECBASE_OVERRIDE_WORLD1_VALUE
      bit_offset: 0
      bit_width: 22
      description: world1 vecbase_override register, when core1 in world1 use this
        register to override vecbase register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_TOOMANYEXCEPTIONS_M_OVERRIDE_0
    addr: 0x274
    size_bits: 32
    description: core1 toomanyexception override configuration register 0.
    fields:
    - !Field
      name: CORE_1_TOOMANYEXCEPTIONS_M_OVERRIDE_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock core1 toomanyexception override configuration register
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_TOOMANYEXCEPTIONS_M_OVERRIDE_1
    addr: 0x278
    size_bits: 32
    description: core1 toomanyexception override configuration register 1.
    reset_value: 0x1
    fields:
    - !Field
      name: CORE_1_TOOMANYEXCEPTIONS_M_OVERRIDE
      bit_offset: 0
      bit_width: 1
      description: Set 1 to mask toomanyexception.
      read_allowed: true
      write_allowed: true
  - !Register
    name: BACKUP_BUS_PMS_CONSTRAIN_0
    addr: 0x27c
    size_bits: 32
    description: BackUp access peripherals permission configuration register 0.
    fields:
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock BackUp permission configuration registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: BACKUP_BUS_PMS_CONSTRAIN_1
    addr: 0x280
    size_bits: 32
    description: BackUp access peripherals permission configuration register 1.
    reset_value: 0xff33cfff
    fields:
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_UART
      bit_offset: 0
      bit_width: 2
      description: BackUp access uart permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1
      bit_offset: 2
      bit_width: 2
      description: BackUp access g0spi_1 permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0
      bit_offset: 4
      bit_width: 2
      description: BackUp access g0spi_0 permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_GPIO
      bit_offset: 6
      bit_width: 2
      description: BackUp access gpio permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_FE2
      bit_offset: 8
      bit_width: 2
      description: BackUp access fe2 permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_FE
      bit_offset: 10
      bit_width: 2
      description: BackUp access fe permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_RTC
      bit_offset: 14
      bit_width: 2
      description: BackUp access rtc permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_IO_MUX
      bit_offset: 16
      bit_width: 2
      description: BackUp access io_mux permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_HINF
      bit_offset: 20
      bit_width: 2
      description: BackUp access hinf permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_MISC
      bit_offset: 24
      bit_width: 2
      description: BackUp access misc permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_I2C
      bit_offset: 26
      bit_width: 2
      description: BackUp access i2c permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_I2S0
      bit_offset: 28
      bit_width: 2
      description: BackUp access i2s0 permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_UART1
      bit_offset: 30
      bit_width: 2
      description: BackUp access uart1 permission.
      read_allowed: true
      write_allowed: true
  - !Register
    name: BACKUP_BUS_PMS_CONSTRAIN_2
    addr: 0x284
    size_bits: 32
    description: BackUp access peripherals permission configuration register 2.
    reset_value: 0xffcffff3
    fields:
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_BT
      bit_offset: 0
      bit_width: 2
      description: BackUp access bt permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT0
      bit_offset: 4
      bit_width: 2
      description: BackUp access i2c_ext0 permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_UHCI0
      bit_offset: 6
      bit_width: 2
      description: BackUp access uhci0 permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_SLCHOST
      bit_offset: 8
      bit_width: 2
      description: BackUp access slchost permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_RMT
      bit_offset: 10
      bit_width: 2
      description: BackUp access rmt permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_PCNT
      bit_offset: 12
      bit_width: 2
      description: BackUp access pcnt permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_SLC
      bit_offset: 14
      bit_width: 2
      description: BackUp access slc permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_LEDC
      bit_offset: 16
      bit_width: 2
      description: BackUp access ledc permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_BACKUP
      bit_offset: 18
      bit_width: 2
      description: BackUp access backup permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_BB
      bit_offset: 22
      bit_width: 2
      description: BackUp access bb permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_PWM0
      bit_offset: 24
      bit_width: 2
      description: BackUp access pwm0 permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP
      bit_offset: 26
      bit_width: 2
      description: BackUp access timergroup permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP1
      bit_offset: 28
      bit_width: 2
      description: BackUp access timergroup1 permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_SYSTIMER
      bit_offset: 30
      bit_width: 2
      description: BackUp access systimer permission.
      read_allowed: true
      write_allowed: true
  - !Register
    name: BACKUP_BUS_PMS_CONSTRAIN_3
    addr: 0x288
    size_bits: 32
    description: BackUp access peripherals permission configuration register 3.
    reset_value: 0x3cc3ffff
    fields:
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_SPI_2
      bit_offset: 0
      bit_width: 2
      description: BackUp access spi_2 permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_SPI_3
      bit_offset: 2
      bit_width: 2
      description: BackUp access spi_3 permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_APB_CTRL
      bit_offset: 4
      bit_width: 2
      description: BackUp access apb_ctrl permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT1
      bit_offset: 6
      bit_width: 2
      description: BackUp access i2c_ext1 permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_SDIO_HOST
      bit_offset: 8
      bit_width: 2
      description: BackUp access sdio_host permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_CAN
      bit_offset: 10
      bit_width: 2
      description: BackUp access can permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_PWM1
      bit_offset: 12
      bit_width: 2
      description: BackUp access pwm1 permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_I2S1
      bit_offset: 14
      bit_width: 2
      description: BackUp access i2s1 permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_UART2
      bit_offset: 16
      bit_width: 2
      description: BackUp access uart2 permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_RWBT
      bit_offset: 22
      bit_width: 2
      description: BackUp access rwbt permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_WIFIMAC
      bit_offset: 26
      bit_width: 2
      description: BackUp access wifimac permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_PWR
      bit_offset: 28
      bit_width: 2
      description: BackUp access pwr permission.
      read_allowed: true
      write_allowed: true
  - !Register
    name: BACKUP_BUS_PMS_CONSTRAIN_4
    addr: 0x28c
    size_bits: 32
    description: BackUp access peripherals permission configuration register 4.
    reset_value: 0xffffffff
    fields:
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_USB_DEVICE
      bit_offset: 0
      bit_width: 2
      description: BackUp access usb_device permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_USB_WRAP
      bit_offset: 2
      bit_width: 2
      description: BackUp access usb_wrap permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_PERI
      bit_offset: 4
      bit_width: 2
      description: BackUp access crypto_peri permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_DMA
      bit_offset: 6
      bit_width: 2
      description: BackUp access crypto_dma permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_APB_ADC
      bit_offset: 8
      bit_width: 2
      description: BackUp access apb_adc permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_LCD_CAM
      bit_offset: 10
      bit_width: 2
      description: BackUp access lcd_cam permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_BT_PWR
      bit_offset: 12
      bit_width: 2
      description: BackUp access bt_pwr permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_USB
      bit_offset: 14
      bit_width: 2
      description: BackUp access usb permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_SYSTEM
      bit_offset: 16
      bit_width: 2
      description: BackUp access system permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_SENSITIVE
      bit_offset: 18
      bit_width: 2
      description: BackUp access sensitive permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_INTERRUPT
      bit_offset: 20
      bit_width: 2
      description: BackUp access interrupt permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_DMA_COPY
      bit_offset: 22
      bit_width: 2
      description: BackUp access dma_copy permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_CACHE_CONFIG
      bit_offset: 24
      bit_width: 2
      description: BackUp access cache_config permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_AD
      bit_offset: 26
      bit_width: 2
      description: BackUp access ad permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_DIO
      bit_offset: 28
      bit_width: 2
      description: BackUp access dio permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_WORLD_CONTROLLER
      bit_offset: 30
      bit_width: 2
      description: BackUp access world_controller permission.
      read_allowed: true
      write_allowed: true
  - !Register
    name: BACKUP_BUS_PMS_CONSTRAIN_5
    addr: 0x290
    size_bits: 32
    description: BackUp access peripherals permission configuration register 5.
    reset_value: 0x7ff
    fields:
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_RTCFAST_SPLTADDR
      bit_offset: 0
      bit_width: 11
      description: BackUp access rtcfast_spltaddr permission.
      read_allowed: true
      write_allowed: true
  - !Register
    name: BACKUP_BUS_PMS_CONSTRAIN_6
    addr: 0x294
    size_bits: 32
    description: BackUp access peripherals permission configuration register 6.
    reset_value: 0x3f
    fields:
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_RTCFAST_L
      bit_offset: 0
      bit_width: 3
      description: BackUp access rtcfast_l permission.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_RTCFAST_H
      bit_offset: 3
      bit_width: 3
      description: BackUp access rtcfast_h permission.
      read_allowed: true
      write_allowed: true
  - !Register
    name: BACKUP_BUS_PMS_MONITOR_0
    addr: 0x298
    size_bits: 32
    description: BackUp permission report register 0.
    fields:
    - !Field
      name: BACKUP_BUS_PMS_MONITOR_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock BackUp permission report registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: BACKUP_BUS_PMS_MONITOR_1
    addr: 0x29c
    size_bits: 32
    description: BackUp permission report register 1.
    reset_value: 0x3
    fields:
    - !Field
      name: BACKUP_BUS_PMS_MONITOR_VIOLATE_CLR
      bit_offset: 0
      bit_width: 1
      description: Set 1 to clear interrupt that BackUp initiate illegal access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_MONITOR_VIOLATE_EN
      bit_offset: 1
      bit_width: 1
      description: Set 1 to enable interrupt that BackUp initiate illegal access.
      read_allowed: true
      write_allowed: true
  - !Register
    name: BACKUP_BUS_PMS_MONITOR_2
    addr: 0x2a0
    size_bits: 32
    description: BackUp permission report register 2.
    fields:
    - !Field
      name: BACKUP_BUS_PMS_MONITOR_VIOLATE_INTR
      bit_offset: 0
      bit_width: 1
      description: Record BackUp illegal access interrupt state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HTRANS
      bit_offset: 1
      bit_width: 2
      description: Record htrans when BackUp initate illegal access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HSIZE
      bit_offset: 3
      bit_width: 3
      description: Record access type when BackUp initate illegal access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HWRITE
      bit_offset: 6
      bit_width: 1
      description: Record access direction when BackUp initiate illegal access.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKUP_BUS_PMS_MONITOR_3
    addr: 0x2a4
    size_bits: 32
    description: BackUp permission report register 3.
    fields:
    - !Field
      name: BACKUP_BUS_PMS_MONITOR_VIOLATE_HADDR
      bit_offset: 0
      bit_width: 32
      description: Record address information when BackUp initiate illegal access.
      read_allowed: true
      write_allowed: false
  - !Register
    name: EDMA_BOUNDARY_LOCK
    addr: 0x2a8
    size_bits: 32
    description: EDMA boundary lock register.
    fields:
    - !Field
      name: EDMA_BOUNDARY_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock EDMA boundary registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_BOUNDARY_0
    addr: 0x2ac
    size_bits: 32
    description: EDMA boundary 0 configuration
    fields:
    - !Field
      name: EDMA_BOUNDARY_0
      bit_offset: 0
      bit_width: 14
      description: This field is used to configure the boundary 0 of external RAM.
        The unit is 4K. For example, set this field to 0x80, then the address boundary
        0 would be 0x3C080000 (0x3C000000 + 0x80 * 4K).
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_BOUNDARY_1
    addr: 0x2b0
    size_bits: 32
    description: EDMA boundary 1 configuration
    reset_value: 0x2000
    fields:
    - !Field
      name: EDMA_BOUNDARY_1
      bit_offset: 0
      bit_width: 14
      description: This field is used to configure the boundary 1 of external RAM.
        The unit is 4K. For example, set this field to 0x80, then the address boundary
        0 would be 0x3C080000 (0x3C000000 + 0x80 * 4K).
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_BOUNDARY_2
    addr: 0x2b4
    size_bits: 32
    description: EDMA boundary 2 configuration
    reset_value: 0x2000
    fields:
    - !Field
      name: EDMA_BOUNDARY_2
      bit_offset: 0
      bit_width: 14
      description: This field is used to configure the boundary 2 of external RAM.
        The unit is 4K. For example, set this field to 0x80, then the address boundary
        0 would be 0x3C080000 (0x3C000000 + 0x80 * 4K).
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_PMS_SPI2_LOCK
    addr: 0x2b8
    size_bits: 32
    description: EDMA-SPI2 permission lock register.
    fields:
    - !Field
      name: EDMA_PMS_SPI2_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock EDMA-SPI2 permission control registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_PMS_SPI2
    addr: 0x2bc
    size_bits: 32
    description: EDMA-SPI2 permission control register.
    reset_value: 0xf
    fields:
    - !Field
      name: ATTR1
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to configure the permission of SPI2 accessing
        address, which is larger than boundary 0 and less than boundary 1, through
        EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to
        enable write permission.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ATTR2
      bit_offset: 2
      bit_width: 2
      description: 'This field is used to configure the permission of SPI2 accessing
        address, which is larger than boundary 1 and less than boundary 2, through
        EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to
        enable write permission.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_PMS_SPI3_LOCK
    addr: 0x2c0
    size_bits: 32
    description: EDMA-SPI3 permission lock register.
    fields:
    - !Field
      name: EDMA_PMS_SPI3_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock EDMA-SPI3 permission control registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_PMS_SPI3
    addr: 0x2c4
    size_bits: 32
    description: EDMA-SPI3 permission control register.
    reset_value: 0xf
    fields:
    - !Field
      name: ATTR1
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to configure the permission of SPI3 accessing
        address, which is larger than boundary 0 and less than boundary 1, through
        EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to
        enable write permission.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ATTR2
      bit_offset: 2
      bit_width: 2
      description: 'This field is used to configure the permission of SPI3 accessing
        address, which is larger than boundary 1 and less than boundary 2, through
        EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to
        enable write permission.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_PMS_UHCI0_LOCK
    addr: 0x2c8
    size_bits: 32
    description: EDMA-UHCI0 permission lock register.
    fields:
    - !Field
      name: EDMA_PMS_UHCI0_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock EDMA-UHCI0 permission control registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_PMS_UHCI0
    addr: 0x2cc
    size_bits: 32
    description: EDMA-UHCI0 permission control register.
    reset_value: 0xf
    fields:
    - !Field
      name: ATTR1
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to configure the permission of UHCI0 accessing
        address, which is larger than boundary 0 and less than boundary 1, through
        EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to
        enable write permission.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ATTR2
      bit_offset: 2
      bit_width: 2
      description: 'This field is used to configure the permission of UHCI0 accessing
        address, which is larger than boundary 1 and less than boundary 2, through
        EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to
        enable write permission.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_PMS_I2S0_LOCK
    addr: 0x2d0
    size_bits: 32
    description: EDMA-I2S0 permission lock register.
    fields:
    - !Field
      name: EDMA_PMS_I2S0_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock EDMA-I2S0 permission control registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_PMS_I2S0
    addr: 0x2d4
    size_bits: 32
    description: EDMA-I2S0 permission control register.
    reset_value: 0xf
    fields:
    - !Field
      name: ATTR1
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to configure the permission of I2S0 accessing
        address, which is larger than boundary 0 and less than boundary 1, through
        EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to
        enable write permission.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ATTR2
      bit_offset: 2
      bit_width: 2
      description: 'This field is used to configure the permission of I2S0 accessing
        address, which is larger than boundary 1 and less than boundary 2, through
        EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to
        enable write permission.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_PMS_I2S1_LOCK
    addr: 0x2d8
    size_bits: 32
    description: EDMA-I2S1 permission lock register.
    fields:
    - !Field
      name: EDMA_PMS_I2S1_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock EDMA-I2S1 permission control registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_PMS_I2S1
    addr: 0x2dc
    size_bits: 32
    description: EDMA-I2S1 permission control register.
    reset_value: 0xf
    fields:
    - !Field
      name: ATTR1
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to configure the permission of I2S1 accessing
        address, which is larger than boundary 0 and less than boundary 1, through
        EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to
        enable write permission.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ATTR2
      bit_offset: 2
      bit_width: 2
      description: 'This field is used to configure the permission of I2S1 accessing
        address, which is larger than boundary 1 and less than boundary 2, through
        EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to
        enable write permission.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_PMS_LCD_CAM_LOCK
    addr: 0x2e0
    size_bits: 32
    description: EDMA-LCD/CAM permission lock register.
    fields:
    - !Field
      name: EDMA_PMS_LCD_CAM_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock EDMA-LCD/CAM permission control registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_PMS_LCD_CAM
    addr: 0x2e4
    size_bits: 32
    description: EDMA-LCD/CAM permission control register.
    reset_value: 0xf
    fields:
    - !Field
      name: ATTR1
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to configure the permission of LCD/CAM accessing
        address, which is larger than boundary 0 and less than boundary 1, through
        EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to
        enable write permission.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ATTR2
      bit_offset: 2
      bit_width: 2
      description: 'This field is used to configure the permission of LCD/CAM accessing
        address, which is larger than boundary 1 and less than boundary 2, through
        EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to
        enable write permission.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_PMS_AES_LOCK
    addr: 0x2e8
    size_bits: 32
    description: EDMA-AES permission lock register.
    fields:
    - !Field
      name: EDMA_PMS_AES_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock EDMA-AES permission control registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_PMS_AES
    addr: 0x2ec
    size_bits: 32
    description: EDMA-AES permission control register.
    reset_value: 0xf
    fields:
    - !Field
      name: ATTR1
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to configure the permission of AES accessing
        address, which is larger than boundary 0 and less than boundary 1, through
        EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to
        enable write permission.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ATTR2
      bit_offset: 2
      bit_width: 2
      description: 'This field is used to configure the permission of AES accessing
        address, which is larger than boundary 1 and less than boundary 2, through
        EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to
        enable write permission.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_PMS_SHA_LOCK
    addr: 0x2f0
    size_bits: 32
    description: EDMA-SHA permission lock register.
    fields:
    - !Field
      name: EDMA_PMS_SHA_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock EDMA-SHA permission control registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_PMS_SHA
    addr: 0x2f4
    size_bits: 32
    description: EDMA-SHA permission control register.
    reset_value: 0xf
    fields:
    - !Field
      name: ATTR1
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to configure the permission of SHA accessing
        address, which is larger than boundary 0 and less than boundary 1, through
        EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to
        enable write permission.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ATTR2
      bit_offset: 2
      bit_width: 2
      description: 'This field is used to configure the permission of SHA accessing
        address, which is larger than boundary 1 and less than boundary 2, through
        EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to
        enable write permission.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_PMS_ADC_DAC_LOCK
    addr: 0x2f8
    size_bits: 32
    description: EDMA-ADC/DAC permission lock register.
    fields:
    - !Field
      name: EDMA_PMS_ADC_DAC_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock EDMA-ADC/DAC permission control registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_PMS_ADC_DAC
    addr: 0x2fc
    size_bits: 32
    description: EDMA-ADC/DAC permission control register.
    reset_value: 0xf
    fields:
    - !Field
      name: ATTR1
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to configure the permission of ADC/DAC accessing
        address, which is larger than boundary 0 and less than boundary 1, through
        EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to
        enable write permission.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ATTR2
      bit_offset: 2
      bit_width: 2
      description: 'This field is used to configure the permission of ADC/DAC accessing
        address, which is larger than boundary 1 and less than boundary 2, through
        EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to
        enable write permission.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_PMS_RMT_LOCK
    addr: 0x300
    size_bits: 32
    description: EDMA-RMT permission lock register.
    fields:
    - !Field
      name: EDMA_PMS_RMT_LOCK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to lock EDMA-RMT permission control registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_PMS_RMT
    addr: 0x304
    size_bits: 32
    description: EDMA-RMT permission control register.
    reset_value: 0xf
    fields:
    - !Field
      name: ATTR1
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to configure the permission of RMT accessing
        address, which is larger than boundary 0 and less than boundary 1, through
        EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to
        enable write permission.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ATTR2
      bit_offset: 2
      bit_width: 2
      description: 'This field is used to configure the permission of RMT accessing
        address, which is larger than boundary 1 and less than boundary 2, through
        EDMA. Bit 0: set this bit to enable read permission. Bit 1: set this bit to
        enable write permission.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLOCK_GATE_REG
    addr: 0x308
    size_bits: 32
    description: Sensitive module clock gate configuration register.
    reset_value: 0x1
    fields:
    - !Field
      name: REG_CLK_EN
      bit_offset: 0
      bit_width: 1
      description: Set 1 to enable clock gate function.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_PMS
    addr: 0x30c
    size_bits: 32
    description: RTC coprocessor permission register.
    fields:
    - !Field
      name: DIS_RTC_CPU
      bit_offset: 0
      bit_width: 1
      description: Set 1 to disable rtc coprocessor.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xffc
    size_bits: 32
    description: Sensitive version register.
    reset_value: 0x2101280
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: Sensitive Date register.
      read_allowed: true
      write_allowed: true
- !Module
  name: SHA
  description: SHA (Secure Hash Algorithm) Accelerator
  base_addr: 0x6003b000
  size: 0xb0
  registers:
  - !Register
    name: MODE
    addr: 0x0
    size_bits: 32
    description: Initial configuration register.
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 3
      description: sha mode
      read_allowed: true
      write_allowed: true
  - !Register
    name: T_STRING
    addr: 0x4
    size_bits: 32
    description: SHA 512/t configuration register 0.
    fields:
    - !Field
      name: T_STRING
      bit_offset: 0
      bit_width: 32
      description: sha t_string(used if and only if mode == sha_256/t)
      read_allowed: true
      write_allowed: true
  - !Register
    name: T_LENGTH
    addr: 0x8
    size_bits: 32
    description: SHA 512/t configuration register 1.
    fields:
    - !Field
      name: T_LENGTH
      bit_offset: 0
      bit_width: 6
      description: sha t_length(used if and only if mode == sha_256/t)
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_BLOCK_NUM
    addr: 0xc
    size_bits: 32
    description: DMA configuration register 0.
    fields:
    - !Field
      name: DMA_BLOCK_NUM
      bit_offset: 0
      bit_width: 6
      description: dma-sha block number
      read_allowed: true
      write_allowed: true
  - !Register
    name: START
    addr: 0x10
    size_bits: 32
    description: Typical SHA configuration register 0.
    fields:
    - !Field
      name: START
      bit_offset: 1
      bit_width: 31
      description: reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CONTINUE
    addr: 0x14
    size_bits: 32
    description: Typical SHA configuration register 1.
    fields:
    - !Field
      name: CONTINUE
      bit_offset: 1
      bit_width: 31
      description: reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BUSY
    addr: 0x18
    size_bits: 32
    description: Busy register.
    fields:
    - !Field
      name: STATE
      bit_offset: 0
      bit_width: 1
      description: 'sha busy state. 1''b0: idle 1''b1: busy'
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_START
    addr: 0x1c
    size_bits: 32
    description: DMA configuration register 1.
    fields:
    - !Field
      name: DMA_START
      bit_offset: 0
      bit_width: 1
      description: start dma-sha
      read_allowed: false
      write_allowed: true
  - !Register
    name: DMA_CONTINUE
    addr: 0x20
    size_bits: 32
    description: DMA configuration register 2.
    fields:
    - !Field
      name: DMA_CONTINUE
      bit_offset: 0
      bit_width: 1
      description: continue dma-sha
      read_allowed: false
      write_allowed: true
  - !Register
    name: CLEAR_IRQ
    addr: 0x24
    size_bits: 32
    description: Interrupt clear register.
    fields:
    - !Field
      name: CLEAR_INTERRUPT
      bit_offset: 0
      bit_width: 1
      description: clear sha interrupt
      read_allowed: false
      write_allowed: true
  - !Register
    name: IRQ_ENA
    addr: 0x28
    size_bits: 32
    description: Interrupt enable register.
    fields:
    - !Field
      name: INTERRUPT_ENA
      bit_offset: 0
      bit_width: 1
      description: 'sha interrupt enable register. 1''b0: disable(default) 1''b1:
        enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x2c
    size_bits: 32
    description: Date register.
    reset_value: 0x20190402
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 30
      description: sha date information/ sha version information
      read_allowed: true
      write_allowed: true
  - !Register
    name: H_MEM[0]
    addr: 0x40
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[1]
    addr: 0x41
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[2]
    addr: 0x42
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[3]
    addr: 0x43
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[4]
    addr: 0x44
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[5]
    addr: 0x45
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[6]
    addr: 0x46
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[7]
    addr: 0x47
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[8]
    addr: 0x48
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[9]
    addr: 0x49
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[10]
    addr: 0x4a
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[11]
    addr: 0x4b
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[12]
    addr: 0x4c
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[13]
    addr: 0x4d
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[14]
    addr: 0x4e
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[15]
    addr: 0x4f
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[16]
    addr: 0x50
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[17]
    addr: 0x51
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[18]
    addr: 0x52
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[19]
    addr: 0x53
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[20]
    addr: 0x54
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[21]
    addr: 0x55
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[22]
    addr: 0x56
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[23]
    addr: 0x57
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[24]
    addr: 0x58
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[25]
    addr: 0x59
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[26]
    addr: 0x5a
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[27]
    addr: 0x5b
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[28]
    addr: 0x5c
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[29]
    addr: 0x5d
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[30]
    addr: 0x5e
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[31]
    addr: 0x5f
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[32]
    addr: 0x60
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[33]
    addr: 0x61
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[34]
    addr: 0x62
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[35]
    addr: 0x63
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[36]
    addr: 0x64
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[37]
    addr: 0x65
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[38]
    addr: 0x66
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[39]
    addr: 0x67
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[40]
    addr: 0x68
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[41]
    addr: 0x69
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[42]
    addr: 0x6a
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[43]
    addr: 0x6b
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[44]
    addr: 0x6c
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[45]
    addr: 0x6d
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[46]
    addr: 0x6e
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[47]
    addr: 0x6f
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[48]
    addr: 0x70
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[49]
    addr: 0x71
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[50]
    addr: 0x72
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[51]
    addr: 0x73
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[52]
    addr: 0x74
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[53]
    addr: 0x75
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[54]
    addr: 0x76
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[55]
    addr: 0x77
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[56]
    addr: 0x78
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[57]
    addr: 0x79
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[58]
    addr: 0x7a
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[59]
    addr: 0x7b
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[60]
    addr: 0x7c
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[61]
    addr: 0x7d
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[62]
    addr: 0x7e
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[63]
    addr: 0x7f
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: M_MEM[0]
    addr: 0x80
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[1]
    addr: 0x81
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[2]
    addr: 0x82
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[3]
    addr: 0x83
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[4]
    addr: 0x84
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[5]
    addr: 0x85
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[6]
    addr: 0x86
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[7]
    addr: 0x87
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[8]
    addr: 0x88
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[9]
    addr: 0x89
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[10]
    addr: 0x8a
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[11]
    addr: 0x8b
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[12]
    addr: 0x8c
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[13]
    addr: 0x8d
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[14]
    addr: 0x8e
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[15]
    addr: 0x8f
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[16]
    addr: 0x90
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[17]
    addr: 0x91
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[18]
    addr: 0x92
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[19]
    addr: 0x93
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[20]
    addr: 0x94
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[21]
    addr: 0x95
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[22]
    addr: 0x96
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[23]
    addr: 0x97
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[24]
    addr: 0x98
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[25]
    addr: 0x99
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[26]
    addr: 0x9a
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[27]
    addr: 0x9b
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[28]
    addr: 0x9c
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[29]
    addr: 0x9d
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[30]
    addr: 0x9e
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[31]
    addr: 0x9f
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[32]
    addr: 0xa0
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[33]
    addr: 0xa1
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[34]
    addr: 0xa2
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[35]
    addr: 0xa3
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[36]
    addr: 0xa4
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[37]
    addr: 0xa5
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[38]
    addr: 0xa6
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[39]
    addr: 0xa7
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[40]
    addr: 0xa8
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[41]
    addr: 0xa9
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[42]
    addr: 0xaa
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[43]
    addr: 0xab
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[44]
    addr: 0xac
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[45]
    addr: 0xad
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[46]
    addr: 0xae
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[47]
    addr: 0xaf
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[48]
    addr: 0xb0
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[49]
    addr: 0xb1
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[50]
    addr: 0xb2
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[51]
    addr: 0xb3
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[52]
    addr: 0xb4
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[53]
    addr: 0xb5
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[54]
    addr: 0xb6
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[55]
    addr: 0xb7
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[56]
    addr: 0xb8
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[57]
    addr: 0xb9
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[58]
    addr: 0xba
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[59]
    addr: 0xbb
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[60]
    addr: 0xbc
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[61]
    addr: 0xbd
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[62]
    addr: 0xbe
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[63]
    addr: 0xbf
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
- !Module
  name: SPI0
  description: SPI (Serial Peripheral Interface) Controller
  base_addr: 0x60003000
  size: 0xb4
  registers:
  - !Register
    name: CMD
    addr: 0x0
    size_bits: 32
    description: SPI1 memory command register
    fields:
    - !Field
      name: FLASH_PE
      bit_offset: 17
      bit_width: 1
      description: 'In user mode, it is set to indicate that program/erase operation
        will be triggered. The bit is combined with SPI_MEM_USR bit. The bit will
        be cleared once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR
      bit_offset: 18
      bit_width: 1
      description: 'User define command enable.  An operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_HPM
      bit_offset: 19
      bit_width: 1
      description: 'Drive Flash into high performance mode.  The bit will be cleared
        once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RES
      bit_offset: 20
      bit_width: 1
      description: 'This bit combined with SPI_MEM_RESANDRES bit releases Flash from
        the power-down state or high performance mode and obtains the devices ID.
        The bit will be cleared once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_DP
      bit_offset: 21
      bit_width: 1
      description: 'Drive Flash into power down.  An operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_CE
      bit_offset: 22
      bit_width: 1
      description: 'Chip erase enable. Chip erase operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_BE
      bit_offset: 23
      bit_width: 1
      description: 'Block erase enable(32KB) .  Block erase operation will be triggered
        when the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_SE
      bit_offset: 24
      bit_width: 1
      description: 'Sector erase enable(4KB). Sector erase operation will be triggered
        when the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PP
      bit_offset: 25
      bit_width: 1
      description: 'Page program enable(1 byte ~64 bytes data to be programmed). Page
        program operation  will be triggered when the bit is set. The bit will be
        cleared once the operation done .1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_WRSR
      bit_offset: 26
      bit_width: 1
      description: 'Write status register enable.   Write status operation  will be
        triggered when the bit is set. The bit will be cleared once the operation
        done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RDSR
      bit_offset: 27
      bit_width: 1
      description: 'Read status register-1.  Read status operation will be triggered
        when the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RDID
      bit_offset: 28
      bit_width: 1
      description: 'Read JEDEC ID . Read ID command will be sent when the bit is set.
        The bit will be cleared once the operation done. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_WRDI
      bit_offset: 29
      bit_width: 1
      description: 'Write flash disable. Write disable command will be sent when the
        bit is set. The bit will be cleared once the operation done. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_WREN
      bit_offset: 30
      bit_width: 1
      description: 'Write flash enable.  Write enable command will be sent when the
        bit is set. The bit will be cleared once the operation done. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_READ
      bit_offset: 31
      bit_width: 1
      description: 'Read flash enable. Read flash operation will be triggered when
        the bit is set. The bit will be cleared once the operation done. 1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ADDR
    addr: 0x4
    size_bits: 32
    description: SPI1 address register
    fields:
    - !Field
      name: USR_ADDR_VALUE
      bit_offset: 0
      bit_width: 32
      description: In user mode, it is the memory address. other then the bit0-bit23
        is the memory address, the bit24-bit31 are the byte length of a transfer.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0x8
    size_bits: 32
    description: SPI1 control register
    reset_value: 0x2ca000
    fields:
    - !Field
      name: FDUMMY_OUT
      bit_offset: 3
      bit_width: 1
      description: In the DUMMY phase the signal level of SPI bus is output by the
        SPI0 controller.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDOUT_OCT
      bit_offset: 4
      bit_width: 1
      description: Set this bit to enable 8-bit-mode(8-bm) in DOUT phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDIN_OCT
      bit_offset: 5
      bit_width: 1
      description: Set this bit to enable 8-bit-mode(8-bm) in DIN phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_OCT
      bit_offset: 6
      bit_width: 1
      description: Set this bit to enable 8-bit-mode(8-bm) in ADDR phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_DUAL
      bit_offset: 7
      bit_width: 1
      description: Set this bit to enable 2-bit-mode(2-bm) in CMD phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_QUAD
      bit_offset: 8
      bit_width: 1
      description: Set this bit to enable 4-bit-mode(4-bm) in CMD phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_OCT
      bit_offset: 9
      bit_width: 1
      description: Set this bit to enable 8-bit-mode(8-bm) in CMD phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCS_CRC_EN
      bit_offset: 10
      bit_width: 1
      description: For SPI1,  initialize crc32 module before writing encrypted data
        to flash. Active low.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CRC_EN
      bit_offset: 11
      bit_width: 1
      description: 'For SPI1,  enable crc32 when writing encrypted data to flash.
        1: enable 0:disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTRD_MODE
      bit_offset: 13
      bit_width: 1
      description: This bit should be set when SPI_MEM_FREAD_QIO, SPI_MEM_FREAD_DIO,
        SPI_MEM_FREAD_QUAD or SPI_MEM_FREAD_DUAL is set.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_DUAL
      bit_offset: 14
      bit_width: 1
      description: 'In hardware 0x3B read operation, DIN phase apply 2 signals. 1:
        enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESANDRES
      bit_offset: 15
      bit_width: 1
      description: 'The Device ID is read out to SPI_MEM_RD_STATUS register,  this
        bit combine with spi_mem_flash_res bit. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: Q_POL
      bit_offset: 18
      bit_width: 1
      description: 'The bit is used to set MISO line polarity, 1: high 0, low'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_POL
      bit_offset: 19
      bit_width: 1
      description: 'The bit is used to set MOSI line polarity, 1: high 0, low'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_QUAD
      bit_offset: 20
      bit_width: 1
      description: 'In hardware 0x6B read operation, DIN phase apply 4 signals(4-bit-mode).
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WP
      bit_offset: 21
      bit_width: 1
      description: 'Write protect signal output when SPI is idle.  1: output high,
        0: output low.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WRSR_2B
      bit_offset: 22
      bit_width: 1
      description: 'Two bytes data will be written to status register when it is set.
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_DIO
      bit_offset: 23
      bit_width: 1
      description: 'In hardware 0xBB read operation, ADDR phase and DIN phase apply
        2 signals(2-bit-mode). 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_QIO
      bit_offset: 24
      bit_width: 1
      description: 'In hardware 0xEB read operation, ADDR phase and DIN phase apply
        4 signals(4-bit-mode). 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL1
    addr: 0xc
    size_bits: 32
    description: SPI1 control1 register
    reset_value: 0xffc
    fields:
    - !Field
      name: CLK_MODE
      bit_offset: 0
      bit_width: 2
      description: 'SPI Bus clock (SPI_CLK) mode bits. 0: SPI Bus clock (SPI_CLK)
        is off when CS inactive 1: SPI_CLK is delayed one cycle after SPI_CS inactive
        2: SPI_CLK is delayed two cycles after SPI_CS inactive 3: SPI_CLK is always
        on.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD_DLY_RES
      bit_offset: 2
      bit_width: 10
      description: After RES/DP/HPM/PES/PER command is sent, SPI1 may waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0]
        * 4 or * 256) SPI_CLK cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL2
    addr: 0x10
    size_bits: 32
    description: SPI1 control2 register
    fields:
    - !Field
      name: SYNC_RESET
      bit_offset: 31
      bit_width: 1
      description: The FSM will be reset.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLOCK
    addr: 0x14
    size_bits: 32
    description: SPI_CLK clock division register when SPI1 accesses to flash or Ext_RAM.
    reset_value: 0x30103
    fields:
    - !Field
      name: CLKCNT_L
      bit_offset: 0
      bit_width: 8
      description: It must equal to the value of SPI_MEM_CLKCNT_N.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_H
      bit_offset: 8
      bit_width: 8
      description: It must be a floor value of ((SPI_MEM_CLKCNT_N+1)/2-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_N
      bit_offset: 16
      bit_width: 8
      description: When SPI1 accesses to flash or Ext_RAM, f_SPI_CLK = f_MSPI_CORE_CLK/(SPI_MEM_CLKCNT_N+1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EQU_SYSCLK
      bit_offset: 31
      bit_width: 1
      description: When SPI1 access to flash or Ext_RAM, set this bit in 1-division
        mode, f_SPI_CLK = f_MSPI_CORE_CLK.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER
    addr: 0x18
    size_bits: 32
    description: SPI1 user register.
    reset_value: 0x80000000
    fields:
    - !Field
      name: CK_OUT_EDGE
      bit_offset: 9
      bit_width: 1
      description: This bit, combined with SPI_MEM_CK_IDLE_EDGE bit, is used to change
        the clock mode 0~3 of SPI_CLK.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_DUAL
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable 2-bm in DOUT phase in SPI1 write operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_QUAD
      bit_offset: 13
      bit_width: 1
      description: Set this bit to enable 4-bm in DOUT phase in SPI1 write operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_DIO
      bit_offset: 14
      bit_width: 1
      description: Set this bit to enable 2-bm in ADDR and DOUT phase in SPI1 write
        operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_QIO
      bit_offset: 15
      bit_width: 1
      description: Set this bit to enable 4-bit-mode(4-bm) in ADDR and DOUT phase
        in SPI1 write operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO_HIGHPART
      bit_offset: 24
      bit_width: 1
      description: 'DIN phase only access to high-part of the buffer SPI_MEM_W8_REG~SPI_MEM_W15_REG.
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI_HIGHPART
      bit_offset: 25
      bit_width: 1
      description: 'DOUT phase only access to high-part of the buffer SPI_MEM_W8_REG~SPI_MEM_W15_REG.
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_IDLE
      bit_offset: 26
      bit_width: 1
      description: SPI_CLK is disabled(No clock edges) in DUMMY phase when the bit
        is enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI
      bit_offset: 27
      bit_width: 1
      description: Set this bit to enable the DOUT phase of an write-data operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO
      bit_offset: 28
      bit_width: 1
      description: Set this bit to enable enable the DIN phase of a read-data operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY
      bit_offset: 29
      bit_width: 1
      description: Set this bit to enable enable the DUMMY phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR
      bit_offset: 30
      bit_width: 1
      description: Set this bit to enable enable the ADDR phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND
      bit_offset: 31
      bit_width: 1
      description: Set this bit to enable enable the CMD phase of an operation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER1
    addr: 0x1c
    size_bits: 32
    description: SPI1 user1 register.
    reset_value: 0x5c000007
    fields:
    - !Field
      name: USR_DUMMY_CYCLELEN
      bit_offset: 0
      bit_width: 6
      description: The SPI_CLK cycle length minus 1 of DUMMY phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_BITLEN
      bit_offset: 26
      bit_width: 6
      description: The length in bits of ADDR phase. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER2
    addr: 0x20
    size_bits: 32
    description: SPI1 user2 register.
    reset_value: 0x70000000
    fields:
    - !Field
      name: USR_COMMAND_VALUE
      bit_offset: 0
      bit_width: 16
      description: The value of user defined(USR) command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND_BITLEN
      bit_offset: 28
      bit_width: 4
      description: The length in bits of CMD phase. The register value shall be (bit_num-1)
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOSI_DLEN
    addr: 0x24
    size_bits: 32
    description: SPI1 write-data bit length register.
    fields:
    - !Field
      name: USR_MOSI_DBITLEN
      bit_offset: 0
      bit_width: 10
      description: The length in bits of DOUT phase. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISO_DLEN
    addr: 0x28
    size_bits: 32
    description: SPI1 read-data bit length register.
    fields:
    - !Field
      name: USR_MISO_DBITLEN
      bit_offset: 0
      bit_width: 10
      description: The length in bits of DIN phase. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: RD_STATUS
    addr: 0x2c
    size_bits: 32
    description: SPI1 read control register.
    fields:
    - !Field
      name: STATUS
      bit_offset: 0
      bit_width: 16
      description: The value is stored when set SPI_MEM_FLASH_RDSR bit and SPI_MEM_FLASH_RES
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WB_MODE
      bit_offset: 16
      bit_width: 8
      description: Mode bits in the flash fast read mode  it is combined with SPI_MEM_FASTRD_MODE
        bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT_ADDR
    addr: 0x30
    size_bits: 32
    description: SPI1 extended address register.
    fields:
    - !Field
      name: EXT_ADDR
      bit_offset: 0
      bit_width: 32
      description: The register are the higher 32bits in the 64 bits address mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC
    addr: 0x34
    size_bits: 32
    description: SPI1 misc register.
    reset_value: 0x2
    fields:
    - !Field
      name: CS0_DIS
      bit_offset: 0
      bit_width: 1
      description: Set this bit to raise high SPI_CS pin, which means that the SPI
        device(flash) connected to SPI_CS is in low level when SPI1 transfer starts.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS1_DIS
      bit_offset: 1
      bit_width: 1
      description: Set this bit to raise high SPI_CS1 pin, which means that the SPI
        device(Ext_RAM) connected to SPI_CS1 is in low level when SPI1 transfer starts.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_IDLE_EDGE
      bit_offset: 9
      bit_width: 1
      description: '1: SPI_CLK line is high when MSPI is idle. 0: SPI_CLK line is
        low when MSPI is idle.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_KEEP_ACTIVE
      bit_offset: 10
      bit_width: 1
      description: SPI_CS line keep low when the bit is set.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AUTO_PER
      bit_offset: 11
      bit_width: 1
      description: Set this bit to enable auto PER function. Hardware will sent out
        PER command if PES command is sent.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_CRC
    addr: 0x38
    size_bits: 32
    description: SPI1 CRC data register.
    reset_value: 0xffffffff
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: For SPI1, the value of crc32.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CACHE_FCTRL
    addr: 0x3c
    size_bits: 32
    description: SPI1 bit mode control register.
    fields:
    - !Field
      name: CACHE_USR_CMD_4BYTE
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable SPI1 transfer with 32 bits address. The
        value of SPI_MEM_USR_ADDR_BITLEN should be 31.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDIN_DUAL
      bit_offset: 3
      bit_width: 1
      description: When SPI1 accesses to flash or Ext_RAM, set this bit to enable
        2-bm in DIN phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDOUT_DUAL
      bit_offset: 4
      bit_width: 1
      description: When SPI1 accesses to flash or Ext_RAM, set this bit to enable
        2-bm in DOUT phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_DUAL
      bit_offset: 5
      bit_width: 1
      description: When SPI1 accesses to flash or Ext_RAM, set this bit to enable
        2-bm in ADDR phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDIN_QUAD
      bit_offset: 6
      bit_width: 1
      description: When SPI1 accesses to flash or Ext_RAM, set this bit to enable
        4-bm in DIN phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDOUT_QUAD
      bit_offset: 7
      bit_width: 1
      description: When SPI1 accesses to flash or Ext_RAM, set this bit to enable
        4-bm in DOUT phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_QUAD
      bit_offset: 8
      bit_width: 1
      description: When SPI1 accesses to flash or Ext_RAM, set this bit to enable
        4-bm in ADDR phase.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FSM
    addr: 0x54
    size_bits: 32
    description: SPI1 state machine(FSM) status register.
    fields:
    - !Field
      name: ST
      bit_offset: 0
      bit_width: 3
      description: 'The status of SPI1 state machine. 0: idle state(IDLE), 1: preparation
        state(PREP), 2: send command state(CMD), 3: send address state(ADDR), 4: red
        data state(DIN), 5:write data state(DOUT), 6: wait state(DUMMY), 7: done state(DONE).'
      read_allowed: true
      write_allowed: false
  - !Register
    name: W0
    addr: 0x58
    size_bits: 32
    description: SPI1 memory data buffer0
    fields:
    - !Field
      name: BUF0
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W1
    addr: 0x5c
    size_bits: 32
    description: SPI1 memory data buffer1
    fields:
    - !Field
      name: BUF1
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W2
    addr: 0x60
    size_bits: 32
    description: SPI1 memory data buffer2
    fields:
    - !Field
      name: BUF2
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W3
    addr: 0x64
    size_bits: 32
    description: SPI1 memory data buffer3
    fields:
    - !Field
      name: BUF3
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W4
    addr: 0x68
    size_bits: 32
    description: SPI1 memory data buffer4
    fields:
    - !Field
      name: BUF4
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W5
    addr: 0x6c
    size_bits: 32
    description: SPI1 memory data buffer5
    fields:
    - !Field
      name: BUF5
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W6
    addr: 0x70
    size_bits: 32
    description: SPI1 memory data buffer6
    fields:
    - !Field
      name: BUF6
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W7
    addr: 0x74
    size_bits: 32
    description: SPI1 memory data buffer7
    fields:
    - !Field
      name: BUF7
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W8
    addr: 0x78
    size_bits: 32
    description: SPI1 memory data buffer8
    fields:
    - !Field
      name: BUF8
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W9
    addr: 0x7c
    size_bits: 32
    description: SPI1 memory data buffer9
    fields:
    - !Field
      name: BUF9
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W10
    addr: 0x80
    size_bits: 32
    description: SPI1 memory data buffer10
    fields:
    - !Field
      name: BUF10
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W11
    addr: 0x84
    size_bits: 32
    description: SPI1 memory data buffer11
    fields:
    - !Field
      name: BUF11
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W12
    addr: 0x88
    size_bits: 32
    description: SPI1 memory data buffer12
    fields:
    - !Field
      name: BUF12
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W13
    addr: 0x8c
    size_bits: 32
    description: SPI1 memory data buffer13
    fields:
    - !Field
      name: BUF13
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W14
    addr: 0x90
    size_bits: 32
    description: SPI1 memory data buffer14
    fields:
    - !Field
      name: BUF14
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W15
    addr: 0x94
    size_bits: 32
    description: SPI1 memory data buffer15
    fields:
    - !Field
      name: BUF15
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_WAITI_CTRL
    addr: 0x98
    size_bits: 32
    description: SPI1 wait idle control register
    reset_value: 0x14
    fields:
    - !Field
      name: WAITI_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable auto-waiting flash idle operation when PP/SE/BE/CE/WRSR/PES
        command is sent.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAITI_DUMMY
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable DUMMY phase in auto wait flash idle transfer(RDSR).
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAITI_CMD
      bit_offset: 2
      bit_width: 8
      description: The command value of auto wait flash idle transfer(RDSR).
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAITI_DUMMY_CYCLELEN
      bit_offset: 10
      bit_width: 6
      description: The dummy cycle length when wait flash idle(RDSR).
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_SUS_CMD
    addr: 0x9c
    size_bits: 32
    description: SPI1 flash suspend control register
    fields:
    - !Field
      name: FLASH_PER
      bit_offset: 0
      bit_width: 1
      description: 'program erase resume bit, program erase suspend operation will
        be triggered when the bit is set. The bit will be cleared once the operation
        done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PES
      bit_offset: 1
      bit_width: 1
      description: 'program erase suspend bit, program erase suspend operation will
        be triggered when the bit is set. The bit will be cleared once the operation
        done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PER_WAIT_EN
      bit_offset: 2
      bit_width: 1
      description: Set this bit to add delay time after program erase resume(PER)
        is sent.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PES_WAIT_EN
      bit_offset: 3
      bit_width: 1
      description: Set this bit to add delay time after program erase suspend(PES)
        command is sent.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PES_PER_EN
      bit_offset: 4
      bit_width: 1
      description: Set this bit to enable PES transfer trigger PES transfer option.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PESR_IDLE_EN
      bit_offset: 5
      bit_width: 1
      description: '1: Separate PER flash wait idle and PES flash wait idle. 0: Not
        separate.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_SUS_CTRL
    addr: 0xa0
    size_bits: 32
    description: SPI1 flash suspend command register
    reset_value: 0xeaf4
    fields:
    - !Field
      name: FLASH_PES_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable auto-suspend function.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PER_COMMAND
      bit_offset: 1
      bit_width: 8
      description: Program/Erase resume command value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PES_COMMAND
      bit_offset: 9
      bit_width: 8
      description: Program/Erase suspend command value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SUS_STATUS
    addr: 0xa4
    size_bits: 32
    description: SPI1 flash suspend status register
    fields:
    - !Field
      name: FLASH_SUS
      bit_offset: 0
      bit_width: 1
      description: The status of flash suspend. This bit is set when PES command is
        sent, and cleared when PER is sent. Only used in SPI1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_HPM_DLY_256
      bit_offset: 2
      bit_width: 1
      description: '1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 256) SPI_CLK cycles
        after HPM command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] *
        4) SPI_CLK cycles after HPM command is sent.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RES_DLY_256
      bit_offset: 3
      bit_width: 1
      description: '1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 256) SPI_CLK cycles
        after RES command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] *
        4) SPI_CLK cycles after RES command is sent.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_DP_DLY_256
      bit_offset: 4
      bit_width: 1
      description: '1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 256) SPI_CLK cycles
        after DP command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] *
        4) SPI_CLK cycles after DP command is sent.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PER_DLY_256
      bit_offset: 5
      bit_width: 1
      description: 'Valid when SPI_MEM_FLASH_PER_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0]
        * 256) SPI_CLK cycles after PER command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0]
        * 4) SPI_CLK cycles after PER command is sent.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PES_DLY_256
      bit_offset: 6
      bit_width: 1
      description: 'Valid when SPI_MEM_FLASH_PES_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0]
        * 256) SPI_CLK cycles after PES command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0]
        * 4) SPI_CLK cycles after PES command is sent.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING_CALI
    addr: 0xa8
    size_bits: 32
    description: SPI1 timing compensation register when accesses to flash or Ext_RAM.
    fields:
    - !Field
      name: TIMING_CALI
      bit_offset: 1
      bit_width: 1
      description: Set this bit to add extra SPI_CLK cycles in DUMMY phase for all
        reading operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXTRA_DUMMY_CYCLELEN
      bit_offset: 2
      bit_width: 3
      description: Extra SPI_CLK cycles added in DUMMY phase for timing compensation.
        Active when SPI_MEM_TIMING_CALI bit is set.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DDR
    addr: 0xe0
    size_bits: 32
    description: SPI1 DDR control register
    reset_value: 0x20
    fields:
    - !Field
      name: SPI_FMEM_DDR_EN
      bit_offset: 0
      bit_width: 1
      description: '1: in DDR mode,  0: in SDR mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_VAR_DUMMY
      bit_offset: 1
      bit_width: 1
      description: Set the bit to enable variable dummy cycle in DDRmode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_DDR_RDAT_SWP
      bit_offset: 2
      bit_width: 1
      description: Set the bit to reorder RX data of the word in DDR mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_DDR_WDAT_SWP
      bit_offset: 3
      bit_width: 1
      description: Set the bit to reorder TX data of the word in DDR mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_DDR_CMD_DIS
      bit_offset: 4
      bit_width: 1
      description: the bit is used to disable dual edge in command phase when DDR
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_OUTMINBYTELEN
      bit_offset: 5
      bit_width: 7
      description: It is the minimum output data length in the panda device.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_USR_DDR_DQS_THD
      bit_offset: 14
      bit_width: 7
      description: The delay number of data strobe which from memory based on SPI_CLK.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_DDR_DQS_LOOP
      bit_offset: 21
      bit_width: 1
      description: '1: Use internal signal  as data strobe, the strobe can not be
        delayed by input timing module. 0: Use input SPI_DQS signal from PAD as data
        strobe, the strobe can be delayed by input timing module'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_DDR_DQS_LOOP_MODE
      bit_offset: 22
      bit_width: 1
      description: 'When SPI_FMEM_DDR_DQS_LOOP and SPI_FMEM_DDR_EN are set, 1: Use
        internal SPI_CLK  as data strobe. 0: Use internal ~SPI_CLK  as data strobe.
        Otherwise this bit is not active.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_CLK_DIFF_EN
      bit_offset: 24
      bit_width: 1
      description: Set this bit to enable the differential SPI_CLK#.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_HYPERBUS_MODE
      bit_offset: 25
      bit_width: 1
      description: Set this bit to enable the SPI HyperBus mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_DQS_CA_IN
      bit_offset: 26
      bit_width: 1
      description: Set this bit to enable the input of SPI_DQS signal in SPI phases
        of CMD and ADDR.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_HYPERBUS_DUMMY_2X
      bit_offset: 27
      bit_width: 1
      description: Set this bit to enable the vary dummy function in SPI HyperBus
        mode, when SPI0 accesses flash or SPI1 accesses flash or sram.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_CLK_DIFF_INV
      bit_offset: 28
      bit_width: 1
      description: Set this bit to invert SPI_DIFF when accesses to flash. .
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_OCTA_RAM_ADDR
      bit_offset: 29
      bit_width: 1
      description: Set this bit to enable octa_ram address out when accesses to flash,
        which means ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6'd0, spi_usr_addr_value[3:1],
        1'b0}.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_HYPERBUS_CA
      bit_offset: 30
      bit_width: 1
      description: Set this bit to enable HyperRAM address out when accesses to flash,
        which means ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13'd0, spi_usr_addr_value[3:1]}.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLOCK_GATE
    addr: 0xe8
    size_bits: 32
    description: SPI1 clk_gate register
    reset_value: 0x1
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: 'Register clock gate enable signal. 1: Enable. 0: Disable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0xf0
    size_bits: 32
    description: SPI1 interrupt enable register
    fields:
    - !Field
      name: PER_END_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The enable bit for SPI_MEM_PER_END_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PES_END_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The enable bit for SPI_MEM_PES_END_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOTAL_TRANS_END_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The enable bit for SPI_MEM_TOTAL_TRANS_END_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BROWN_OUT_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The enable bit for SPI_MEM_BROWN_OUT_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0xf4
    size_bits: 32
    description: SPI1 interrupt clear register
    fields:
    - !Field
      name: PER_END_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear bit for SPI_MEM_PER_END_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: PES_END_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The clear bit for SPI_MEM_PES_END_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TOTAL_TRANS_END_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The clear bit for SPI_MEM_TOTAL_TRANS_END_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: BROWN_OUT_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: The status bit for SPI_MEM_BROWN_OUT_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0xf8
    size_bits: 32
    description: SPI1 interrupt raw register
    fields:
    - !Field
      name: PER_END_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: 'The raw bit for SPI_MEM_PER_END_INT interrupt. 1: Triggered when
        Auto Resume command (0x7A) is sent and flash is resumed successfully. 0: Others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: PES_END_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: 'The raw bit for SPI_MEM_PES_END_INT interrupt.1: Triggered when
        Auto Suspend command (0x75) is sent and flash is suspended successfully. 0:
        Others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOTAL_TRANS_END_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: 'The raw bit for SPI_MEM_TOTAL_TRANS_END_INT interrupt. 1: Triggered
        when SPI1 transfer is done and flash is already idle. When WRSR/PP/SE/BE/CE
        is sent and PES/PER command is sent, this bit is set when WRSR/PP/SE/BE/CE
        is success.  0: Others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: BROWN_OUT_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: 'The raw bit for SPI_MEM_BROWN_OUT_INT interrupt. 1: Triggered
        condition is that chip is loosing power and RTC module sends out brown out
        close flash request to SPI1. After SPI1 sends out suspend command to flash,
        this interrupt is triggered and MSPI returns to idle state. 0: Others.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0xfc
    size_bits: 32
    description: SPI1 interrupt status register
    fields:
    - !Field
      name: PER_END_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The status bit for SPI_MEM_PER_END_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PES_END_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The status bit for SPI_MEM_PES_END_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOTAL_TRANS_END_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The status bit for SPI_MEM_TOTAL_TRANS_END_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BROWN_OUT_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The status bit for SPI_MEM_BROWN_OUT_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0x3fc
    size_bits: 32
    description: SPI0 version control register
    reset_value: 0x2101040
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: SPI register version.
      read_allowed: true
      write_allowed: true
- !Module
  name: SPI1
  description: SPI (Serial Peripheral Interface) Controller
  base_addr: 0x60002000
  size: 0xb4
  registers:
  - !Register
    name: CMD
    addr: 0x0
    size_bits: 32
    description: SPI1 memory command register
    fields:
    - !Field
      name: FLASH_PE
      bit_offset: 17
      bit_width: 1
      description: 'In user mode, it is set to indicate that program/erase operation
        will be triggered. The bit is combined with SPI_MEM_USR bit. The bit will
        be cleared once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR
      bit_offset: 18
      bit_width: 1
      description: 'User define command enable.  An operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_HPM
      bit_offset: 19
      bit_width: 1
      description: 'Drive Flash into high performance mode.  The bit will be cleared
        once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RES
      bit_offset: 20
      bit_width: 1
      description: 'This bit combined with SPI_MEM_RESANDRES bit releases Flash from
        the power-down state or high performance mode and obtains the devices ID.
        The bit will be cleared once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_DP
      bit_offset: 21
      bit_width: 1
      description: 'Drive Flash into power down.  An operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_CE
      bit_offset: 22
      bit_width: 1
      description: 'Chip erase enable. Chip erase operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_BE
      bit_offset: 23
      bit_width: 1
      description: 'Block erase enable(32KB) .  Block erase operation will be triggered
        when the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_SE
      bit_offset: 24
      bit_width: 1
      description: 'Sector erase enable(4KB). Sector erase operation will be triggered
        when the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PP
      bit_offset: 25
      bit_width: 1
      description: 'Page program enable(1 byte ~64 bytes data to be programmed). Page
        program operation  will be triggered when the bit is set. The bit will be
        cleared once the operation done .1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_WRSR
      bit_offset: 26
      bit_width: 1
      description: 'Write status register enable.   Write status operation  will be
        triggered when the bit is set. The bit will be cleared once the operation
        done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RDSR
      bit_offset: 27
      bit_width: 1
      description: 'Read status register-1.  Read status operation will be triggered
        when the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RDID
      bit_offset: 28
      bit_width: 1
      description: 'Read JEDEC ID . Read ID command will be sent when the bit is set.
        The bit will be cleared once the operation done. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_WRDI
      bit_offset: 29
      bit_width: 1
      description: 'Write flash disable. Write disable command will be sent when the
        bit is set. The bit will be cleared once the operation done. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_WREN
      bit_offset: 30
      bit_width: 1
      description: 'Write flash enable.  Write enable command will be sent when the
        bit is set. The bit will be cleared once the operation done. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_READ
      bit_offset: 31
      bit_width: 1
      description: 'Read flash enable. Read flash operation will be triggered when
        the bit is set. The bit will be cleared once the operation done. 1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ADDR
    addr: 0x4
    size_bits: 32
    description: SPI1 address register
    fields:
    - !Field
      name: USR_ADDR_VALUE
      bit_offset: 0
      bit_width: 32
      description: In user mode, it is the memory address. other then the bit0-bit23
        is the memory address, the bit24-bit31 are the byte length of a transfer.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0x8
    size_bits: 32
    description: SPI1 control register
    reset_value: 0x2ca000
    fields:
    - !Field
      name: FDUMMY_OUT
      bit_offset: 3
      bit_width: 1
      description: In the DUMMY phase the signal level of SPI bus is output by the
        SPI0 controller.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDOUT_OCT
      bit_offset: 4
      bit_width: 1
      description: Set this bit to enable 8-bit-mode(8-bm) in DOUT phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDIN_OCT
      bit_offset: 5
      bit_width: 1
      description: Set this bit to enable 8-bit-mode(8-bm) in DIN phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_OCT
      bit_offset: 6
      bit_width: 1
      description: Set this bit to enable 8-bit-mode(8-bm) in ADDR phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_DUAL
      bit_offset: 7
      bit_width: 1
      description: Set this bit to enable 2-bit-mode(2-bm) in CMD phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_QUAD
      bit_offset: 8
      bit_width: 1
      description: Set this bit to enable 4-bit-mode(4-bm) in CMD phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_OCT
      bit_offset: 9
      bit_width: 1
      description: Set this bit to enable 8-bit-mode(8-bm) in CMD phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCS_CRC_EN
      bit_offset: 10
      bit_width: 1
      description: For SPI1,  initialize crc32 module before writing encrypted data
        to flash. Active low.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CRC_EN
      bit_offset: 11
      bit_width: 1
      description: 'For SPI1,  enable crc32 when writing encrypted data to flash.
        1: enable 0:disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTRD_MODE
      bit_offset: 13
      bit_width: 1
      description: This bit should be set when SPI_MEM_FREAD_QIO, SPI_MEM_FREAD_DIO,
        SPI_MEM_FREAD_QUAD or SPI_MEM_FREAD_DUAL is set.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_DUAL
      bit_offset: 14
      bit_width: 1
      description: 'In hardware 0x3B read operation, DIN phase apply 2 signals. 1:
        enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESANDRES
      bit_offset: 15
      bit_width: 1
      description: 'The Device ID is read out to SPI_MEM_RD_STATUS register,  this
        bit combine with spi_mem_flash_res bit. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: Q_POL
      bit_offset: 18
      bit_width: 1
      description: 'The bit is used to set MISO line polarity, 1: high 0, low'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_POL
      bit_offset: 19
      bit_width: 1
      description: 'The bit is used to set MOSI line polarity, 1: high 0, low'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_QUAD
      bit_offset: 20
      bit_width: 1
      description: 'In hardware 0x6B read operation, DIN phase apply 4 signals(4-bit-mode).
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WP
      bit_offset: 21
      bit_width: 1
      description: 'Write protect signal output when SPI is idle.  1: output high,
        0: output low.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WRSR_2B
      bit_offset: 22
      bit_width: 1
      description: 'Two bytes data will be written to status register when it is set.
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_DIO
      bit_offset: 23
      bit_width: 1
      description: 'In hardware 0xBB read operation, ADDR phase and DIN phase apply
        2 signals(2-bit-mode). 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_QIO
      bit_offset: 24
      bit_width: 1
      description: 'In hardware 0xEB read operation, ADDR phase and DIN phase apply
        4 signals(4-bit-mode). 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL1
    addr: 0xc
    size_bits: 32
    description: SPI1 control1 register
    reset_value: 0xffc
    fields:
    - !Field
      name: CLK_MODE
      bit_offset: 0
      bit_width: 2
      description: 'SPI Bus clock (SPI_CLK) mode bits. 0: SPI Bus clock (SPI_CLK)
        is off when CS inactive 1: SPI_CLK is delayed one cycle after SPI_CS inactive
        2: SPI_CLK is delayed two cycles after SPI_CS inactive 3: SPI_CLK is always
        on.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD_DLY_RES
      bit_offset: 2
      bit_width: 10
      description: After RES/DP/HPM/PES/PER command is sent, SPI1 may waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0]
        * 4 or * 256) SPI_CLK cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL2
    addr: 0x10
    size_bits: 32
    description: SPI1 control2 register
    fields:
    - !Field
      name: SYNC_RESET
      bit_offset: 31
      bit_width: 1
      description: The FSM will be reset.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLOCK
    addr: 0x14
    size_bits: 32
    description: SPI_CLK clock division register when SPI1 accesses to flash or Ext_RAM.
    reset_value: 0x30103
    fields:
    - !Field
      name: CLKCNT_L
      bit_offset: 0
      bit_width: 8
      description: It must equal to the value of SPI_MEM_CLKCNT_N.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_H
      bit_offset: 8
      bit_width: 8
      description: It must be a floor value of ((SPI_MEM_CLKCNT_N+1)/2-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_N
      bit_offset: 16
      bit_width: 8
      description: When SPI1 accesses to flash or Ext_RAM, f_SPI_CLK = f_MSPI_CORE_CLK/(SPI_MEM_CLKCNT_N+1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EQU_SYSCLK
      bit_offset: 31
      bit_width: 1
      description: When SPI1 access to flash or Ext_RAM, set this bit in 1-division
        mode, f_SPI_CLK = f_MSPI_CORE_CLK.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER
    addr: 0x18
    size_bits: 32
    description: SPI1 user register.
    reset_value: 0x80000000
    fields:
    - !Field
      name: CK_OUT_EDGE
      bit_offset: 9
      bit_width: 1
      description: This bit, combined with SPI_MEM_CK_IDLE_EDGE bit, is used to change
        the clock mode 0~3 of SPI_CLK.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_DUAL
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable 2-bm in DOUT phase in SPI1 write operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_QUAD
      bit_offset: 13
      bit_width: 1
      description: Set this bit to enable 4-bm in DOUT phase in SPI1 write operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_DIO
      bit_offset: 14
      bit_width: 1
      description: Set this bit to enable 2-bm in ADDR and DOUT phase in SPI1 write
        operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_QIO
      bit_offset: 15
      bit_width: 1
      description: Set this bit to enable 4-bit-mode(4-bm) in ADDR and DOUT phase
        in SPI1 write operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO_HIGHPART
      bit_offset: 24
      bit_width: 1
      description: 'DIN phase only access to high-part of the buffer SPI_MEM_W8_REG~SPI_MEM_W15_REG.
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI_HIGHPART
      bit_offset: 25
      bit_width: 1
      description: 'DOUT phase only access to high-part of the buffer SPI_MEM_W8_REG~SPI_MEM_W15_REG.
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_IDLE
      bit_offset: 26
      bit_width: 1
      description: SPI_CLK is disabled(No clock edges) in DUMMY phase when the bit
        is enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI
      bit_offset: 27
      bit_width: 1
      description: Set this bit to enable the DOUT phase of an write-data operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO
      bit_offset: 28
      bit_width: 1
      description: Set this bit to enable enable the DIN phase of a read-data operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY
      bit_offset: 29
      bit_width: 1
      description: Set this bit to enable enable the DUMMY phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR
      bit_offset: 30
      bit_width: 1
      description: Set this bit to enable enable the ADDR phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND
      bit_offset: 31
      bit_width: 1
      description: Set this bit to enable enable the CMD phase of an operation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER1
    addr: 0x1c
    size_bits: 32
    description: SPI1 user1 register.
    reset_value: 0x5c000007
    fields:
    - !Field
      name: USR_DUMMY_CYCLELEN
      bit_offset: 0
      bit_width: 6
      description: The SPI_CLK cycle length minus 1 of DUMMY phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_BITLEN
      bit_offset: 26
      bit_width: 6
      description: The length in bits of ADDR phase. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER2
    addr: 0x20
    size_bits: 32
    description: SPI1 user2 register.
    reset_value: 0x70000000
    fields:
    - !Field
      name: USR_COMMAND_VALUE
      bit_offset: 0
      bit_width: 16
      description: The value of user defined(USR) command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND_BITLEN
      bit_offset: 28
      bit_width: 4
      description: The length in bits of CMD phase. The register value shall be (bit_num-1)
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOSI_DLEN
    addr: 0x24
    size_bits: 32
    description: SPI1 write-data bit length register.
    fields:
    - !Field
      name: USR_MOSI_DBITLEN
      bit_offset: 0
      bit_width: 10
      description: The length in bits of DOUT phase. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISO_DLEN
    addr: 0x28
    size_bits: 32
    description: SPI1 read-data bit length register.
    fields:
    - !Field
      name: USR_MISO_DBITLEN
      bit_offset: 0
      bit_width: 10
      description: The length in bits of DIN phase. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: RD_STATUS
    addr: 0x2c
    size_bits: 32
    description: SPI1 read control register.
    fields:
    - !Field
      name: STATUS
      bit_offset: 0
      bit_width: 16
      description: The value is stored when set SPI_MEM_FLASH_RDSR bit and SPI_MEM_FLASH_RES
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WB_MODE
      bit_offset: 16
      bit_width: 8
      description: Mode bits in the flash fast read mode  it is combined with SPI_MEM_FASTRD_MODE
        bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT_ADDR
    addr: 0x30
    size_bits: 32
    description: SPI1 extended address register.
    fields:
    - !Field
      name: EXT_ADDR
      bit_offset: 0
      bit_width: 32
      description: The register are the higher 32bits in the 64 bits address mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC
    addr: 0x34
    size_bits: 32
    description: SPI1 misc register.
    reset_value: 0x2
    fields:
    - !Field
      name: CS0_DIS
      bit_offset: 0
      bit_width: 1
      description: Set this bit to raise high SPI_CS pin, which means that the SPI
        device(flash) connected to SPI_CS is in low level when SPI1 transfer starts.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS1_DIS
      bit_offset: 1
      bit_width: 1
      description: Set this bit to raise high SPI_CS1 pin, which means that the SPI
        device(Ext_RAM) connected to SPI_CS1 is in low level when SPI1 transfer starts.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_IDLE_EDGE
      bit_offset: 9
      bit_width: 1
      description: '1: SPI_CLK line is high when MSPI is idle. 0: SPI_CLK line is
        low when MSPI is idle.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_KEEP_ACTIVE
      bit_offset: 10
      bit_width: 1
      description: SPI_CS line keep low when the bit is set.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AUTO_PER
      bit_offset: 11
      bit_width: 1
      description: Set this bit to enable auto PER function. Hardware will sent out
        PER command if PES command is sent.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_CRC
    addr: 0x38
    size_bits: 32
    description: SPI1 CRC data register.
    reset_value: 0xffffffff
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: For SPI1, the value of crc32.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CACHE_FCTRL
    addr: 0x3c
    size_bits: 32
    description: SPI1 bit mode control register.
    fields:
    - !Field
      name: CACHE_USR_CMD_4BYTE
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable SPI1 transfer with 32 bits address. The
        value of SPI_MEM_USR_ADDR_BITLEN should be 31.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDIN_DUAL
      bit_offset: 3
      bit_width: 1
      description: When SPI1 accesses to flash or Ext_RAM, set this bit to enable
        2-bm in DIN phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDOUT_DUAL
      bit_offset: 4
      bit_width: 1
      description: When SPI1 accesses to flash or Ext_RAM, set this bit to enable
        2-bm in DOUT phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_DUAL
      bit_offset: 5
      bit_width: 1
      description: When SPI1 accesses to flash or Ext_RAM, set this bit to enable
        2-bm in ADDR phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDIN_QUAD
      bit_offset: 6
      bit_width: 1
      description: When SPI1 accesses to flash or Ext_RAM, set this bit to enable
        4-bm in DIN phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDOUT_QUAD
      bit_offset: 7
      bit_width: 1
      description: When SPI1 accesses to flash or Ext_RAM, set this bit to enable
        4-bm in DOUT phase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_QUAD
      bit_offset: 8
      bit_width: 1
      description: When SPI1 accesses to flash or Ext_RAM, set this bit to enable
        4-bm in ADDR phase.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FSM
    addr: 0x54
    size_bits: 32
    description: SPI1 state machine(FSM) status register.
    fields:
    - !Field
      name: ST
      bit_offset: 0
      bit_width: 3
      description: 'The status of SPI1 state machine. 0: idle state(IDLE), 1: preparation
        state(PREP), 2: send command state(CMD), 3: send address state(ADDR), 4: red
        data state(DIN), 5:write data state(DOUT), 6: wait state(DUMMY), 7: done state(DONE).'
      read_allowed: true
      write_allowed: false
  - !Register
    name: W0
    addr: 0x58
    size_bits: 32
    description: SPI1 memory data buffer0
    fields:
    - !Field
      name: BUF0
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W1
    addr: 0x5c
    size_bits: 32
    description: SPI1 memory data buffer1
    fields:
    - !Field
      name: BUF1
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W2
    addr: 0x60
    size_bits: 32
    description: SPI1 memory data buffer2
    fields:
    - !Field
      name: BUF2
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W3
    addr: 0x64
    size_bits: 32
    description: SPI1 memory data buffer3
    fields:
    - !Field
      name: BUF3
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W4
    addr: 0x68
    size_bits: 32
    description: SPI1 memory data buffer4
    fields:
    - !Field
      name: BUF4
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W5
    addr: 0x6c
    size_bits: 32
    description: SPI1 memory data buffer5
    fields:
    - !Field
      name: BUF5
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W6
    addr: 0x70
    size_bits: 32
    description: SPI1 memory data buffer6
    fields:
    - !Field
      name: BUF6
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W7
    addr: 0x74
    size_bits: 32
    description: SPI1 memory data buffer7
    fields:
    - !Field
      name: BUF7
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W8
    addr: 0x78
    size_bits: 32
    description: SPI1 memory data buffer8
    fields:
    - !Field
      name: BUF8
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W9
    addr: 0x7c
    size_bits: 32
    description: SPI1 memory data buffer9
    fields:
    - !Field
      name: BUF9
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W10
    addr: 0x80
    size_bits: 32
    description: SPI1 memory data buffer10
    fields:
    - !Field
      name: BUF10
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W11
    addr: 0x84
    size_bits: 32
    description: SPI1 memory data buffer11
    fields:
    - !Field
      name: BUF11
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W12
    addr: 0x88
    size_bits: 32
    description: SPI1 memory data buffer12
    fields:
    - !Field
      name: BUF12
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W13
    addr: 0x8c
    size_bits: 32
    description: SPI1 memory data buffer13
    fields:
    - !Field
      name: BUF13
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W14
    addr: 0x90
    size_bits: 32
    description: SPI1 memory data buffer14
    fields:
    - !Field
      name: BUF14
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W15
    addr: 0x94
    size_bits: 32
    description: SPI1 memory data buffer15
    fields:
    - !Field
      name: BUF15
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_WAITI_CTRL
    addr: 0x98
    size_bits: 32
    description: SPI1 wait idle control register
    reset_value: 0x14
    fields:
    - !Field
      name: WAITI_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable auto-waiting flash idle operation when PP/SE/BE/CE/WRSR/PES
        command is sent.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAITI_DUMMY
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable DUMMY phase in auto wait flash idle transfer(RDSR).
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAITI_CMD
      bit_offset: 2
      bit_width: 8
      description: The command value of auto wait flash idle transfer(RDSR).
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAITI_DUMMY_CYCLELEN
      bit_offset: 10
      bit_width: 6
      description: The dummy cycle length when wait flash idle(RDSR).
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_SUS_CMD
    addr: 0x9c
    size_bits: 32
    description: SPI1 flash suspend control register
    fields:
    - !Field
      name: FLASH_PER
      bit_offset: 0
      bit_width: 1
      description: 'program erase resume bit, program erase suspend operation will
        be triggered when the bit is set. The bit will be cleared once the operation
        done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PES
      bit_offset: 1
      bit_width: 1
      description: 'program erase suspend bit, program erase suspend operation will
        be triggered when the bit is set. The bit will be cleared once the operation
        done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PER_WAIT_EN
      bit_offset: 2
      bit_width: 1
      description: Set this bit to add delay time after program erase resume(PER)
        is sent.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PES_WAIT_EN
      bit_offset: 3
      bit_width: 1
      description: Set this bit to add delay time after program erase suspend(PES)
        command is sent.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PES_PER_EN
      bit_offset: 4
      bit_width: 1
      description: Set this bit to enable PES transfer trigger PES transfer option.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PESR_IDLE_EN
      bit_offset: 5
      bit_width: 1
      description: '1: Separate PER flash wait idle and PES flash wait idle. 0: Not
        separate.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_SUS_CTRL
    addr: 0xa0
    size_bits: 32
    description: SPI1 flash suspend command register
    reset_value: 0xeaf4
    fields:
    - !Field
      name: FLASH_PES_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable auto-suspend function.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PER_COMMAND
      bit_offset: 1
      bit_width: 8
      description: Program/Erase resume command value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PES_COMMAND
      bit_offset: 9
      bit_width: 8
      description: Program/Erase suspend command value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SUS_STATUS
    addr: 0xa4
    size_bits: 32
    description: SPI1 flash suspend status register
    fields:
    - !Field
      name: FLASH_SUS
      bit_offset: 0
      bit_width: 1
      description: The status of flash suspend. This bit is set when PES command is
        sent, and cleared when PER is sent. Only used in SPI1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_HPM_DLY_256
      bit_offset: 2
      bit_width: 1
      description: '1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 256) SPI_CLK cycles
        after HPM command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] *
        4) SPI_CLK cycles after HPM command is sent.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RES_DLY_256
      bit_offset: 3
      bit_width: 1
      description: '1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 256) SPI_CLK cycles
        after RES command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] *
        4) SPI_CLK cycles after RES command is sent.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_DP_DLY_256
      bit_offset: 4
      bit_width: 1
      description: '1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 256) SPI_CLK cycles
        after DP command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] *
        4) SPI_CLK cycles after DP command is sent.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PER_DLY_256
      bit_offset: 5
      bit_width: 1
      description: 'Valid when SPI_MEM_FLASH_PER_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0]
        * 256) SPI_CLK cycles after PER command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0]
        * 4) SPI_CLK cycles after PER command is sent.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PES_DLY_256
      bit_offset: 6
      bit_width: 1
      description: 'Valid when SPI_MEM_FLASH_PES_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0]
        * 256) SPI_CLK cycles after PES command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0]
        * 4) SPI_CLK cycles after PES command is sent.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING_CALI
    addr: 0xa8
    size_bits: 32
    description: SPI1 timing compensation register when accesses to flash or Ext_RAM.
    fields:
    - !Field
      name: TIMING_CALI
      bit_offset: 1
      bit_width: 1
      description: Set this bit to add extra SPI_CLK cycles in DUMMY phase for all
        reading operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXTRA_DUMMY_CYCLELEN
      bit_offset: 2
      bit_width: 3
      description: Extra SPI_CLK cycles added in DUMMY phase for timing compensation.
        Active when SPI_MEM_TIMING_CALI bit is set.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DDR
    addr: 0xe0
    size_bits: 32
    description: SPI1 DDR control register
    reset_value: 0x20
    fields:
    - !Field
      name: SPI_FMEM_DDR_EN
      bit_offset: 0
      bit_width: 1
      description: '1: in DDR mode,  0: in SDR mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_VAR_DUMMY
      bit_offset: 1
      bit_width: 1
      description: Set the bit to enable variable dummy cycle in DDRmode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_DDR_RDAT_SWP
      bit_offset: 2
      bit_width: 1
      description: Set the bit to reorder RX data of the word in DDR mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_DDR_WDAT_SWP
      bit_offset: 3
      bit_width: 1
      description: Set the bit to reorder TX data of the word in DDR mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_DDR_CMD_DIS
      bit_offset: 4
      bit_width: 1
      description: the bit is used to disable dual edge in command phase when DDR
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_OUTMINBYTELEN
      bit_offset: 5
      bit_width: 7
      description: It is the minimum output data length in the panda device.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_USR_DDR_DQS_THD
      bit_offset: 14
      bit_width: 7
      description: The delay number of data strobe which from memory based on SPI_CLK.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_DDR_DQS_LOOP
      bit_offset: 21
      bit_width: 1
      description: '1: Use internal signal  as data strobe, the strobe can not be
        delayed by input timing module. 0: Use input SPI_DQS signal from PAD as data
        strobe, the strobe can be delayed by input timing module'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_DDR_DQS_LOOP_MODE
      bit_offset: 22
      bit_width: 1
      description: 'When SPI_FMEM_DDR_DQS_LOOP and SPI_FMEM_DDR_EN are set, 1: Use
        internal SPI_CLK  as data strobe. 0: Use internal ~SPI_CLK  as data strobe.
        Otherwise this bit is not active.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_CLK_DIFF_EN
      bit_offset: 24
      bit_width: 1
      description: Set this bit to enable the differential SPI_CLK#.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_HYPERBUS_MODE
      bit_offset: 25
      bit_width: 1
      description: Set this bit to enable the SPI HyperBus mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_DQS_CA_IN
      bit_offset: 26
      bit_width: 1
      description: Set this bit to enable the input of SPI_DQS signal in SPI phases
        of CMD and ADDR.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_HYPERBUS_DUMMY_2X
      bit_offset: 27
      bit_width: 1
      description: Set this bit to enable the vary dummy function in SPI HyperBus
        mode, when SPI0 accesses flash or SPI1 accesses flash or sram.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_CLK_DIFF_INV
      bit_offset: 28
      bit_width: 1
      description: Set this bit to invert SPI_DIFF when accesses to flash. .
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_OCTA_RAM_ADDR
      bit_offset: 29
      bit_width: 1
      description: Set this bit to enable octa_ram address out when accesses to flash,
        which means ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6'd0, spi_usr_addr_value[3:1],
        1'b0}.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_FMEM_HYPERBUS_CA
      bit_offset: 30
      bit_width: 1
      description: Set this bit to enable HyperRAM address out when accesses to flash,
        which means ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13'd0, spi_usr_addr_value[3:1]}.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLOCK_GATE
    addr: 0xe8
    size_bits: 32
    description: SPI1 clk_gate register
    reset_value: 0x1
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: 'Register clock gate enable signal. 1: Enable. 0: Disable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0xf0
    size_bits: 32
    description: SPI1 interrupt enable register
    fields:
    - !Field
      name: PER_END_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The enable bit for SPI_MEM_PER_END_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PES_END_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The enable bit for SPI_MEM_PES_END_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOTAL_TRANS_END_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The enable bit for SPI_MEM_TOTAL_TRANS_END_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BROWN_OUT_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The enable bit for SPI_MEM_BROWN_OUT_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0xf4
    size_bits: 32
    description: SPI1 interrupt clear register
    fields:
    - !Field
      name: PER_END_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear bit for SPI_MEM_PER_END_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: PES_END_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The clear bit for SPI_MEM_PES_END_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TOTAL_TRANS_END_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The clear bit for SPI_MEM_TOTAL_TRANS_END_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: BROWN_OUT_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: The status bit for SPI_MEM_BROWN_OUT_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0xf8
    size_bits: 32
    description: SPI1 interrupt raw register
    fields:
    - !Field
      name: PER_END_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: 'The raw bit for SPI_MEM_PER_END_INT interrupt. 1: Triggered when
        Auto Resume command (0x7A) is sent and flash is resumed successfully. 0: Others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: PES_END_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: 'The raw bit for SPI_MEM_PES_END_INT interrupt.1: Triggered when
        Auto Suspend command (0x75) is sent and flash is suspended successfully. 0:
        Others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOTAL_TRANS_END_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: 'The raw bit for SPI_MEM_TOTAL_TRANS_END_INT interrupt. 1: Triggered
        when SPI1 transfer is done and flash is already idle. When WRSR/PP/SE/BE/CE
        is sent and PES/PER command is sent, this bit is set when WRSR/PP/SE/BE/CE
        is success.  0: Others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: BROWN_OUT_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: 'The raw bit for SPI_MEM_BROWN_OUT_INT interrupt. 1: Triggered
        condition is that chip is loosing power and RTC module sends out brown out
        close flash request to SPI1. After SPI1 sends out suspend command to flash,
        this interrupt is triggered and MSPI returns to idle state. 0: Others.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0xfc
    size_bits: 32
    description: SPI1 interrupt status register
    fields:
    - !Field
      name: PER_END_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The status bit for SPI_MEM_PER_END_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PES_END_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The status bit for SPI_MEM_PES_END_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOTAL_TRANS_END_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The status bit for SPI_MEM_TOTAL_TRANS_END_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BROWN_OUT_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The status bit for SPI_MEM_BROWN_OUT_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0x3fc
    size_bits: 32
    description: SPI0 version control register
    reset_value: 0x2101040
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: SPI register version.
      read_allowed: true
      write_allowed: true
- !Module
  name: SYSTEM
  description: System
  base_addr: 0x600c0000
  size: 0xa8
  registers:
  - !Register
    name: CORE_1_CONTROL_0
    addr: 0x0
    size_bits: 32
    description: Core0 control regiter 0
    reset_value: 0x4
    fields:
    - !Field
      name: CONTROL_CORE_1_RUNSTALL
      bit_offset: 0
      bit_width: 1
      description: Set 1 to stall core1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CONTROL_CORE_1_CLKGATE_EN
      bit_offset: 1
      bit_width: 1
      description: Set 1 to open core1 clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: CONTROL_CORE_1_RESETING
      bit_offset: 2
      bit_width: 1
      description: Set 1 to let core1 reset
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_1_CONTROL_1
    addr: 0x4
    size_bits: 32
    description: Core0 control regiter 1
    fields:
    - !Field
      name: CONTROL_CORE_1_MESSAGE
      bit_offset: 0
      bit_width: 32
      description: it's only a R/W register, no function, software can write any value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_PERI_CLK_EN
    addr: 0x8
    size_bits: 32
    description: cpu_peripheral clock configuration register
    fields:
    - !Field
      name: CLK_EN_ASSIST_DEBUG
      bit_offset: 6
      bit_width: 1
      description: Set 1 to open assist_debug module clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN_DEDICATED_GPIO
      bit_offset: 7
      bit_width: 1
      description: Set 1 to open dedicated_gpio module clk
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_PERI_RST_EN
    addr: 0xc
    size_bits: 32
    description: cpu_peripheral reset configuration regsiter
    reset_value: 0xc0
    fields:
    - !Field
      name: RST_EN_ASSIST_DEBUG
      bit_offset: 6
      bit_width: 1
      description: Set 1 to let assist_debug module reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST_EN_DEDICATED_GPIO
      bit_offset: 7
      bit_width: 1
      description: Set 1 to let dedicated_gpio module reset
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_PER_CONF
    addr: 0x10
    size_bits: 32
    description: cpu peripheral clock configuration register
    reset_value: 0xc
    fields:
    - !Field
      name: CPUPERIOD_SEL
      bit_offset: 0
      bit_width: 2
      description: This field used to sel cpu clock frequent.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_FREQ_SEL
      bit_offset: 2
      bit_width: 1
      description: This field used to sel pll frequent.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_WAIT_MODE_FORCE_ON
      bit_offset: 3
      bit_width: 1
      description: Set 1 to force cpu_waiti_clk enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_WAITI_DELAY_NUM
      bit_offset: 4
      bit_width: 4
      description: This field used to set delay cycle when cpu enter waiti mode, after
        delay waiti_clk will close
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_PD_MASK
    addr: 0x14
    size_bits: 32
    description: memory power down mask configuration register
    reset_value: 0x1
    fields:
    - !Field
      name: LSLP_MEM_PD_MASK
      bit_offset: 0
      bit_width: 1
      description: Set 1 to mask memory power down.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERIP_CLK_EN0
    addr: 0x18
    size_bits: 32
    description: peripheral clock configuration regsiter 0
    reset_value: 0xf9c1e06f
    fields:
    - !Field
      name: TIMERS_CLK_EN
      bit_offset: 0
      bit_width: 1
      description: Set 1 to enable TIMERS clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI01_CLK_EN
      bit_offset: 1
      bit_width: 1
      description: Set 1 to enable SPI01 clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_CLK_EN
      bit_offset: 2
      bit_width: 1
      description: Set 1 to enable UART clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDG_CLK_EN
      bit_offset: 3
      bit_width: 1
      description: Set 1 to enable WDG clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S0_CLK_EN
      bit_offset: 4
      bit_width: 1
      description: Set 1 to enable I2S0 clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART1_CLK_EN
      bit_offset: 5
      bit_width: 1
      description: Set 1 to enable UART1 clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI2_CLK_EN
      bit_offset: 6
      bit_width: 1
      description: Set 1 to enable SPI2 clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2C_EXT0_CLK_EN
      bit_offset: 7
      bit_width: 1
      description: Set 1 to enable I2C_EXT0 clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: UHCI0_CLK_EN
      bit_offset: 8
      bit_width: 1
      description: Set 1 to enable UHCI0 clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMT_CLK_EN
      bit_offset: 9
      bit_width: 1
      description: Set 1 to enable RMT clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCNT_CLK_EN
      bit_offset: 10
      bit_width: 1
      description: Set 1 to enable PCNT clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: LEDC_CLK_EN
      bit_offset: 11
      bit_width: 1
      description: Set 1 to enable LEDC clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: UHCI1_CLK_EN
      bit_offset: 12
      bit_width: 1
      description: Set 1 to enable UHCI1 clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMERGROUP_CLK_EN
      bit_offset: 13
      bit_width: 1
      description: Set 1 to enable TIMERGROUP clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: EFUSE_CLK_EN
      bit_offset: 14
      bit_width: 1
      description: Set 1 to enable EFUSE clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMERGROUP1_CLK_EN
      bit_offset: 15
      bit_width: 1
      description: Set 1 to enable TIMERGROUP1 clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI3_CLK_EN
      bit_offset: 16
      bit_width: 1
      description: Set 1 to enable SPI3 clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM0_CLK_EN
      bit_offset: 17
      bit_width: 1
      description: Set 1 to enable PWM0 clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2C_EXT1_CLK_EN
      bit_offset: 18
      bit_width: 1
      description: Set 1 to enable I2C_EXT1 clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAN_CLK_EN
      bit_offset: 19
      bit_width: 1
      description: Set 1 to enable CAN clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM1_CLK_EN
      bit_offset: 20
      bit_width: 1
      description: Set 1 to enable PWM1 clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S1_CLK_EN
      bit_offset: 21
      bit_width: 1
      description: Set 1 to enable I2S1 clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI2_DMA_CLK_EN
      bit_offset: 22
      bit_width: 1
      description: Set 1 to enable SPI2_DMA clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_CLK_EN
      bit_offset: 23
      bit_width: 1
      description: Set 1 to enable USB clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_MEM_CLK_EN
      bit_offset: 24
      bit_width: 1
      description: Set 1 to enable UART_MEM clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM2_CLK_EN
      bit_offset: 25
      bit_width: 1
      description: Set 1 to enable PWM2 clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM3_CLK_EN
      bit_offset: 26
      bit_width: 1
      description: Set 1 to enable PWM3 clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI3_DMA_CLK_EN
      bit_offset: 27
      bit_width: 1
      description: Set 1 to enable SPI4 clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_SARADC_CLK_EN
      bit_offset: 28
      bit_width: 1
      description: Set 1 to enable APB_SARADC clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: SYSTIMER_CLK_EN
      bit_offset: 29
      bit_width: 1
      description: Set 1 to enable SYSTEMTIMER clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC2_ARB_CLK_EN
      bit_offset: 30
      bit_width: 1
      description: Set 1 to enable ADC2_ARB clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI4_CLK_EN
      bit_offset: 31
      bit_width: 1
      description: Set 1 to enable SPI4 clock
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERIP_CLK_EN1
    addr: 0x1c
    size_bits: 32
    description: peripheral clock configuration regsiter 1
    reset_value: 0x600
    fields:
    - !Field
      name: PERI_BACKUP_CLK_EN
      bit_offset: 0
      bit_width: 1
      description: Set 1 to enable BACKUP clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_AES_CLK_EN
      bit_offset: 1
      bit_width: 1
      description: Set 1 to enable AES clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_SHA_CLK_EN
      bit_offset: 2
      bit_width: 1
      description: Set 1 to enable SHA clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_RSA_CLK_EN
      bit_offset: 3
      bit_width: 1
      description: Set 1 to enable RSA clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_DS_CLK_EN
      bit_offset: 4
      bit_width: 1
      description: Set 1 to enable DS clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_HMAC_CLK_EN
      bit_offset: 5
      bit_width: 1
      description: Set 1 to enable HMAC clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_CLK_EN
      bit_offset: 6
      bit_width: 1
      description: Set 1 to enable DMA clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_HOST_CLK_EN
      bit_offset: 7
      bit_width: 1
      description: Set 1 to enable SDIO_HOST clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CAM_CLK_EN
      bit_offset: 8
      bit_width: 1
      description: Set 1 to enable LCD_CAM clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART2_CLK_EN
      bit_offset: 9
      bit_width: 1
      description: Set 1 to enable UART2 clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_DEVICE_CLK_EN
      bit_offset: 10
      bit_width: 1
      description: Set 1 to enable USB_DEVICE clock
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERIP_RST_EN0
    addr: 0x20
    size_bits: 32
    description: peripheral reset configuration register0
    fields:
    - !Field
      name: TIMERS_RST
      bit_offset: 0
      bit_width: 1
      description: Set 1 to let TIMERS reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI01_RST
      bit_offset: 1
      bit_width: 1
      description: Set 1 to let SPI01 reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_RST
      bit_offset: 2
      bit_width: 1
      description: Set 1 to let UART reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDG_RST
      bit_offset: 3
      bit_width: 1
      description: Set 1 to let WDG reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S0_RST
      bit_offset: 4
      bit_width: 1
      description: Set 1 to let I2S0 reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART1_RST
      bit_offset: 5
      bit_width: 1
      description: Set 1 to let UART1 reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI2_RST
      bit_offset: 6
      bit_width: 1
      description: Set 1 to let SPI2 reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2C_EXT0_RST
      bit_offset: 7
      bit_width: 1
      description: Set 1 to let I2C_EXT0 reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: UHCI0_RST
      bit_offset: 8
      bit_width: 1
      description: Set 1 to let UHCI0 reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMT_RST
      bit_offset: 9
      bit_width: 1
      description: Set 1 to let RMT reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCNT_RST
      bit_offset: 10
      bit_width: 1
      description: Set 1 to let PCNT reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: LEDC_RST
      bit_offset: 11
      bit_width: 1
      description: Set 1 to let LEDC reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: UHCI1_RST
      bit_offset: 12
      bit_width: 1
      description: Set 1 to let UHCI1 reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMERGROUP_RST
      bit_offset: 13
      bit_width: 1
      description: Set 1 to let TIMERGROUP reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: EFUSE_RST
      bit_offset: 14
      bit_width: 1
      description: Set 1 to let EFUSE reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMERGROUP1_RST
      bit_offset: 15
      bit_width: 1
      description: Set 1 to let TIMERGROUP1 reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI3_RST
      bit_offset: 16
      bit_width: 1
      description: Set 1 to let SPI3 reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM0_RST
      bit_offset: 17
      bit_width: 1
      description: Set 1 to let PWM0 reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2C_EXT1_RST
      bit_offset: 18
      bit_width: 1
      description: Set 1 to let I2C_EXT1 reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAN_RST
      bit_offset: 19
      bit_width: 1
      description: Set 1 to let CAN reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM1_RST
      bit_offset: 20
      bit_width: 1
      description: Set 1 to let PWM1 reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S1_RST
      bit_offset: 21
      bit_width: 1
      description: Set 1 to let I2S1 reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI2_DMA_RST
      bit_offset: 22
      bit_width: 1
      description: Set 1 to let SPI2 reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_RST
      bit_offset: 23
      bit_width: 1
      description: Set 1 to let USB reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_MEM_RST
      bit_offset: 24
      bit_width: 1
      description: Set 1 to let UART_MEM reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM2_RST
      bit_offset: 25
      bit_width: 1
      description: Set 1 to let PWM2 reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM3_RST
      bit_offset: 26
      bit_width: 1
      description: Set 1 to let PWM3 reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI3_DMA_RST
      bit_offset: 27
      bit_width: 1
      description: Set 1 to let SPI3 reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_SARADC_RST
      bit_offset: 28
      bit_width: 1
      description: Set 1 to let APB_SARADC reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: SYSTIMER_RST
      bit_offset: 29
      bit_width: 1
      description: Set 1 to let SYSTIMER reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC2_ARB_RST
      bit_offset: 30
      bit_width: 1
      description: Set 1 to let ADC2_ARB reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI4_RST
      bit_offset: 31
      bit_width: 1
      description: Set 1 to let SPI4 reset
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERIP_RST_EN1
    addr: 0x24
    size_bits: 32
    description: peripheral reset configuration regsiter 1
    reset_value: 0x1fe
    fields:
    - !Field
      name: PERI_BACKUP_RST
      bit_offset: 0
      bit_width: 1
      description: Set 1 to let BACKUP reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_AES_RST
      bit_offset: 1
      bit_width: 1
      description: Set 1 to let CRYPTO_AES reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_SHA_RST
      bit_offset: 2
      bit_width: 1
      description: Set 1 to let CRYPTO_SHA reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_RSA_RST
      bit_offset: 3
      bit_width: 1
      description: Set 1 to let CRYPTO_RSA reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_DS_RST
      bit_offset: 4
      bit_width: 1
      description: Set 1 to let CRYPTO_DS reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_HMAC_RST
      bit_offset: 5
      bit_width: 1
      description: Set 1 to let CRYPTO_HMAC reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RST
      bit_offset: 6
      bit_width: 1
      description: Set 1 to let DMA reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_HOST_RST
      bit_offset: 7
      bit_width: 1
      description: Set 1 to let SDIO_HOST reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CAM_RST
      bit_offset: 8
      bit_width: 1
      description: Set 1 to let LCD_CAM reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART2_RST
      bit_offset: 9
      bit_width: 1
      description: Set 1 to let UART2 reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_DEVICE_RST
      bit_offset: 10
      bit_width: 1
      description: Set 1 to let USB_DEVICE reset
      read_allowed: true
      write_allowed: true
  - !Register
    name: BT_LPCK_DIV_INT
    addr: 0x28
    size_bits: 32
    description: low power clock frequent division factor configuration regsiter
    reset_value: 0xff
    fields:
    - !Field
      name: BT_LPCK_DIV_NUM
      bit_offset: 0
      bit_width: 12
      description: This field is lower power clock frequent division factor
      read_allowed: true
      write_allowed: true
  - !Register
    name: BT_LPCK_DIV_FRAC
    addr: 0x2c
    size_bits: 32
    description: low power clock configuration register
    reset_value: 0x2001001
    fields:
    - !Field
      name: BT_LPCK_DIV_B
      bit_offset: 0
      bit_width: 12
      description: This field is lower power clock frequent division factor b
      read_allowed: true
      write_allowed: true
    - !Field
      name: BT_LPCK_DIV_A
      bit_offset: 12
      bit_width: 12
      description: This field is lower power clock frequent division factor a
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPCLK_SEL_RTC_SLOW
      bit_offset: 24
      bit_width: 1
      description: Set 1 to select rtc-slow clock as rtc low power clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPCLK_SEL_8M
      bit_offset: 25
      bit_width: 1
      description: Set 1 to select 8m clock as rtc low power clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPCLK_SEL_XTAL
      bit_offset: 26
      bit_width: 1
      description: Set 1 to select xtal clock as rtc low power clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPCLK_SEL_XTAL32K
      bit_offset: 27
      bit_width: 1
      description: Set 1 to select xtal32k clock as low power clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPCLK_RTC_EN
      bit_offset: 28
      bit_width: 1
      description: Set 1 to enable RTC low power clock
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_0
    addr: 0x30
    size_bits: 32
    description: interrupt source register 0
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_0
      bit_offset: 0
      bit_width: 1
      description: Set 1 to generate cpu interrupt 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_1
    addr: 0x34
    size_bits: 32
    description: interrupt source register 1
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_1
      bit_offset: 0
      bit_width: 1
      description: Set 1 to generate cpu interrupt 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_2
    addr: 0x38
    size_bits: 32
    description: interrupt source register 2
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_2
      bit_offset: 0
      bit_width: 1
      description: Set 1 to generate cpu interrupt 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_3
    addr: 0x3c
    size_bits: 32
    description: interrupt source register 3
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_3
      bit_offset: 0
      bit_width: 1
      description: Set 1 to generate cpu interrupt 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: RSA_PD_CTRL
    addr: 0x40
    size_bits: 32
    description: rsa memory power control register
    reset_value: 0x1
    fields:
    - !Field
      name: RSA_MEM_PD
      bit_offset: 0
      bit_width: 1
      description: Set 1 to power down RSA memory. This bit has the lowest priority.When
        Digital Signature occupies the RSA, this bit is invalid.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSA_MEM_FORCE_PU
      bit_offset: 1
      bit_width: 1
      description: Set 1 to force power up RSA memory, this bit has the second highest
        priority.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSA_MEM_FORCE_PD
      bit_offset: 2
      bit_width: 1
      description: Set 1 to force power down RSA memory,this bit has the highest priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_CTRL
    addr: 0x44
    size_bits: 32
    description: EDMA control register
    reset_value: 0x1
    fields:
    - !Field
      name: EDMA_CLK_ON
      bit_offset: 0
      bit_width: 1
      description: Set 1 to enable EDMA clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDMA_RESET
      bit_offset: 1
      bit_width: 1
      description: Set 1 to let EDMA reset
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_CONTROL
    addr: 0x48
    size_bits: 32
    description: Cache control register
    reset_value: 0x5
    fields:
    - !Field
      name: ICACHE_CLK_ON
      bit_offset: 0
      bit_width: 1
      description: Set 1 to enable icache clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_RESET
      bit_offset: 1
      bit_width: 1
      description: Set 1 to let icache reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_CLK_ON
      bit_offset: 2
      bit_width: 1
      description: Set 1 to enable dcache clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_RESET
      bit_offset: 3
      bit_width: 1
      description: Set 1 to let dcache reset
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL
    addr: 0x4c
    size_bits: 32
    description: External memory encrypt and decrypt control register
    fields:
    - !Field
      name: ENABLE_SPI_MANUAL_ENCRYPT
      bit_offset: 0
      bit_width: 1
      description: Set 1 to enable the SPI manual encrypt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_DOWNLOAD_DB_ENCRYPT
      bit_offset: 1
      bit_width: 1
      description: Set 1 to enable download DB encrypt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_DOWNLOAD_G0CB_DECRYPT
      bit_offset: 2
      bit_width: 1
      description: Set 1 to enable download G0CB decrypt
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_DOWNLOAD_MANUAL_ENCRYPT
      bit_offset: 3
      bit_width: 1
      description: Set 1 to enable download manual encrypt
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_FASTMEM_CONFIG
    addr: 0x50
    size_bits: 32
    description: RTC fast memory configuration register
    reset_value: 0x7ff00000
    fields:
    - !Field
      name: RTC_MEM_CRC_START
      bit_offset: 8
      bit_width: 1
      description: Set 1 to start the CRC of RTC memory
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_MEM_CRC_ADDR
      bit_offset: 9
      bit_width: 11
      description: This field is used to set address of RTC memory for CRC.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_MEM_CRC_LEN
      bit_offset: 20
      bit_width: 11
      description: This field is used to set length of RTC memory for CRC based on
        start address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_MEM_CRC_FINISH
      bit_offset: 31
      bit_width: 1
      description: This bit stores the status of RTC memory CRC.1 means finished.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_FASTMEM_CRC
    addr: 0x54
    size_bits: 32
    description: RTC fast memory CRC control register
    fields:
    - !Field
      name: RTC_MEM_CRC_RES
      bit_offset: 0
      bit_width: 32
      description: This field stores the CRC result of RTC memory.
      read_allowed: true
      write_allowed: false
  - !Register
    name: REDUNDANT_ECO_CTRL
    addr: 0x58
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: REDUNDANT_ECO_DRIVE
      bit_offset: 0
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: REDUNDANT_ECO_RESULT
      bit_offset: 1
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLOCK_GATE
    addr: 0x5c
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x1
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SYSCLK_CONF
    addr: 0x60
    size_bits: 32
    description: System clock configuration register.
    reset_value: 0x1
    fields:
    - !Field
      name: PRE_DIV_CNT
      bit_offset: 0
      bit_width: 10
      description: This field is used to set the count of prescaler of XTAL_CLK.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SOC_CLK_SEL
      bit_offset: 10
      bit_width: 2
      description: This field is used to select soc clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_XTAL_FREQ
      bit_offset: 12
      bit_width: 7
      description: This field is used to read xtal frequency in MHz.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CLK_DIV_EN
      bit_offset: 19
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: MEM_PVT
    addr: 0x64
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x3
    fields:
    - !Field
      name: MEM_PATH_LEN
      bit_offset: 0
      bit_width: 4
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_ERR_CNT_CLR
      bit_offset: 4
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: false
      write_allowed: true
    - !Field
      name: MONITOR_EN
      bit_offset: 5
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TIMING_ERR_CNT
      bit_offset: 6
      bit_width: 16
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_VT_SEL
      bit_offset: 22
      bit_width: 2
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMB_PVT_LVT_CONF
    addr: 0x68
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x3
    fields:
    - !Field
      name: COMB_PATH_LEN_LVT
      bit_offset: 0
      bit_width: 5
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMB_ERR_CNT_CLR_LVT
      bit_offset: 5
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: false
      write_allowed: true
    - !Field
      name: COMB_PVT_MONITOR_EN_LVT
      bit_offset: 6
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMB_PVT_NVT_CONF
    addr: 0x6c
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x3
    fields:
    - !Field
      name: COMB_PATH_LEN_NVT
      bit_offset: 0
      bit_width: 5
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMB_ERR_CNT_CLR_NVT
      bit_offset: 5
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: false
      write_allowed: true
    - !Field
      name: COMB_PVT_MONITOR_EN_NVT
      bit_offset: 6
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMB_PVT_HVT_CONF
    addr: 0x70
    size_bits: 32
    description: '******* Description ***********'
    reset_value: 0x3
    fields:
    - !Field
      name: COMB_PATH_LEN_HVT
      bit_offset: 0
      bit_width: 5
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMB_ERR_CNT_CLR_HVT
      bit_offset: 5
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: false
      write_allowed: true
    - !Field
      name: COMB_PVT_MONITOR_EN_HVT
      bit_offset: 6
      bit_width: 1
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMB_PVT_ERR_LVT_SITE0
    addr: 0x74
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_LVT_SITE0
      bit_offset: 0
      bit_width: 16
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMB_PVT_ERR_NVT_SITE0
    addr: 0x78
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_NVT_SITE0
      bit_offset: 0
      bit_width: 16
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMB_PVT_ERR_HVT_SITE0
    addr: 0x7c
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_HVT_SITE0
      bit_offset: 0
      bit_width: 16
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMB_PVT_ERR_LVT_SITE1
    addr: 0x80
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_LVT_SITE1
      bit_offset: 0
      bit_width: 16
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMB_PVT_ERR_NVT_SITE1
    addr: 0x84
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_NVT_SITE1
      bit_offset: 0
      bit_width: 16
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMB_PVT_ERR_HVT_SITE1
    addr: 0x88
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_HVT_SITE1
      bit_offset: 0
      bit_width: 16
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMB_PVT_ERR_LVT_SITE2
    addr: 0x8c
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_LVT_SITE2
      bit_offset: 0
      bit_width: 16
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMB_PVT_ERR_NVT_SITE2
    addr: 0x90
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_NVT_SITE2
      bit_offset: 0
      bit_width: 16
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMB_PVT_ERR_HVT_SITE2
    addr: 0x94
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_HVT_SITE2
      bit_offset: 0
      bit_width: 16
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMB_PVT_ERR_LVT_SITE3
    addr: 0x98
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_LVT_SITE3
      bit_offset: 0
      bit_width: 16
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMB_PVT_ERR_NVT_SITE3
    addr: 0x9c
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_NVT_SITE3
      bit_offset: 0
      bit_width: 16
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMB_PVT_ERR_HVT_SITE3
    addr: 0xa0
    size_bits: 32
    description: '******* Description ***********'
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_HVT_SITE3
      bit_offset: 0
      bit_width: 16
      description: '******* Description ***********'
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0xffc
    size_bits: 32
    description: version register
    reset_value: 0x2101220
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: version register
      read_allowed: true
      write_allowed: true
- !Module
  name: TIMG0
  description: Timer Group
  base_addr: 0x6001f000
  size: 0x8c
  registers:
  - !Register
    name: WDTCONFIG0
    addr: 0x48
    size_bits: 32
    description: Watchdog timer configuration register
    reset_value: 0x4c000
    fields:
    - !Field
      name: WDT_APPCPU_RESET_EN
      bit_offset: 12
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_PROCPU_RESET_EN
      bit_offset: 13
      bit_width: 1
      description: WDT reset CPU enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_FLASHBOOT_MOD_EN
      bit_offset: 14
      bit_width: 1
      description: When set, Flash boot protection is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_SYS_RESET_LENGTH
      bit_offset: 15
      bit_width: 3
      description: 'System reset signal length selection. 0: 100 ns, 1: 200 ns,

        2: 300 ns, 3: 400 ns, 4: 500 ns, 5: 800 ns, 6: 1.6 us, 7: 3.2 us.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_CPU_RESET_LENGTH
      bit_offset: 18
      bit_width: 3
      description: 'CPU reset signal length selection. 0: 100 ns, 1: 200 ns,

        2: 300 ns, 3: 400 ns, 4: 500 ns, 5: 800 ns, 6: 1.6 us, 7: 3.2 us.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG3
      bit_offset: 23
      bit_width: 2
      description: 'Stage 3 configuration. 0: off, 1: interrupt, 2: reset CPU, 3:
        reset system.

        '
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG2
      bit_offset: 25
      bit_width: 2
      description: 'Stage 2 configuration. 0: off, 1: interrupt, 2: reset CPU, 3:
        reset system.

        '
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG1
      bit_offset: 27
      bit_width: 2
      description: 'Stage 1 configuration. 0: off, 1: interrupt, 2: reset CPU, 3:
        reset system.

        '
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG0
      bit_offset: 29
      bit_width: 2
      description: 'Stage 0 configuration. 0: off, 1: interrupt, 2: reset CPU, 3:
        reset system.

        '
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_EN
      bit_offset: 31
      bit_width: 1
      description: When set, MWDT is enabled.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG1
    addr: 0x4c
    size_bits: 32
    description: Watchdog timer prescaler register
    reset_value: 0x10000
    fields:
    - !Field
      name: WDT_CLK_PRESCALE
      bit_offset: 16
      bit_width: 16
      description: 'MWDT clock prescaler value. MWDT clock period = 12.5 ns *

        TIMG_WDT_CLK_PRESCALE.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG2
    addr: 0x50
    size_bits: 32
    description: Watchdog timer stage 0 timeout value
    reset_value: 0x18cba80
    fields:
    - !Field
      name: WDT_STG0_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 0 timeout value, in MWDT clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG3
    addr: 0x54
    size_bits: 32
    description: Watchdog timer stage 1 timeout value
    reset_value: 0x7ffffff
    fields:
    - !Field
      name: WDT_STG1_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 1 timeout value, in MWDT clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG4
    addr: 0x58
    size_bits: 32
    description: Watchdog timer stage 2 timeout value
    reset_value: 0xfffff
    fields:
    - !Field
      name: WDT_STG2_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 2 timeout value, in MWDT clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG5
    addr: 0x5c
    size_bits: 32
    description: Watchdog timer stage 3 timeout value
    reset_value: 0xfffff
    fields:
    - !Field
      name: WDT_STG3_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 3 timeout value, in MWDT clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTFEED
    addr: 0x60
    size_bits: 32
    description: Write to feed the watchdog timer
    fields:
    - !Field
      name: WDT_FEED
      bit_offset: 0
      bit_width: 32
      description: Write any value to feed the MWDT. (WO)
      read_allowed: false
      write_allowed: true
  - !Register
    name: WDTWPROTECT
    addr: 0x64
    size_bits: 32
    description: Watchdog write protect register
    reset_value: 0x50d83aa1
    fields:
    - !Field
      name: WDT_WKEY
      bit_offset: 0
      bit_width: 32
      description: 'If the register contains a different value than its reset value,
        write

        protection is enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTCCALICFG
    addr: 0x68
    size_bits: 32
    description: RTC calibration configure register
    reset_value: 0x13000
    fields:
    - !Field
      name: RTC_CALI_START_CYCLING
      bit_offset: 12
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_CLK_SEL
      bit_offset: 13
      bit_width: 2
      description: 0:rtc slow clock. 1:clk_80m.  2:xtal_32k.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_RDY
      bit_offset: 15
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_CALI_MAX
      bit_offset: 16
      bit_width: 15
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_START
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTCCALICFG1
    addr: 0x6c
    size_bits: 32
    description: RTC calibration configure1 register
    fields:
    - !Field
      name: RTC_CALI_CYCLING_DATA_VLD
      bit_offset: 0
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_CALI_VALUE
      bit_offset: 7
      bit_width: 25
      description: Reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA_TIMERS
    addr: 0x70
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: T0_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the TIMG_T0_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T1_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the TIMG_T1_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the TIMG_WDT_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW_TIMERS
    addr: 0x74
    size_bits: 32
    description: Raw interrupt status
    fields:
    - !Field
      name: T0_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for the TIMG_T0_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: T1_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for the TIMG_T1_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for the TIMG_WDT_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST_TIMERS
    addr: 0x78
    size_bits: 32
    description: Masked interrupt status
    fields:
    - !Field
      name: T0_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The masked interrupt status bit for the TIMG_T0_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: T1_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The masked interrupt status bit for the TIMG_T1_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The masked interrupt status bit for the TIMG_WDT_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR_TIMERS
    addr: 0x7c
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: T0_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the TIMG_T0_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: T1_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the TIMG_T1_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: WDT_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the TIMG_WDT_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTCCALICFG2
    addr: 0x80
    size_bits: 32
    description: Timer group calibration register
    reset_value: 0xffffff98
    fields:
    - !Field
      name: RTC_CALI_TIMEOUT
      bit_offset: 0
      bit_width: 1
      description: RTC calibration timeout indicator
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_CALI_TIMEOUT_RST_CNT
      bit_offset: 3
      bit_width: 4
      description: Cycles that release calibration timeout reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_TIMEOUT_THRES
      bit_offset: 7
      bit_width: 25
      description: Threshold value for the RTC calibration timer. If the calibration
        timer's value exceeds this threshold, a timeout is triggered.
      read_allowed: true
      write_allowed: true
  - !Register
    name: NTIMERS_DATE
    addr: 0xf8
    size_bits: 32
    description: Timer version control register
    reset_value: 0x2003071
    fields:
    - !Field
      name: NTIMERS_DATE
      bit_offset: 0
      bit_width: 28
      description: Timer version control register
      read_allowed: true
      write_allowed: true
  - !Register
    name: REGCLK
    addr: 0xfc
    size_bits: 32
    description: Timer group clock gate register
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: 'Register clock gate signal. 1: The clock for software to read
        and write registers is always on. 0: The clock for software to read and write
        registers only exits when the operation happens.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0CONFIG
    addr: 0x0
    size_bits: 32
    description: Timer %s configuration register
    reset_value: 0x60002000
    fields:
    - !Field
      name: T0_USE_XTAL
      bit_offset: 9
      bit_width: 1
      description: '1: Use XTAL_CLK as the source clock of timer group. 0: Use APB_CLK
        as the source clock of timer group.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_ALARM_EN
      bit_offset: 10
      bit_width: 1
      description: 'When set, the alarm is enabled. This bit is automatically cleared
        once an

        alarm occurs.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_DIVIDER
      bit_offset: 13
      bit_width: 16
      description: Timer %s clock (T%s_clk) prescaler value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_AUTORELOAD
      bit_offset: 29
      bit_width: 1
      description: When set, timer %s auto-reload at alarm is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_INCREASE
      bit_offset: 30
      bit_width: 1
      description: 'When set, the timer %s time-base counter will increment every
        clock tick. When

        cleared, the timer %s time-base counter will decrement.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_EN
      bit_offset: 31
      bit_width: 1
      description: When set, the timer %s time-base counter is enabled.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1CONFIG
    addr: 0x24
    size_bits: 32
    description: Timer %s configuration register
    reset_value: 0x60002000
    fields:
    - !Field
      name: T0_USE_XTAL
      bit_offset: 9
      bit_width: 1
      description: '1: Use XTAL_CLK as the source clock of timer group. 0: Use APB_CLK
        as the source clock of timer group.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_ALARM_EN
      bit_offset: 10
      bit_width: 1
      description: 'When set, the alarm is enabled. This bit is automatically cleared
        once an

        alarm occurs.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_DIVIDER
      bit_offset: 13
      bit_width: 16
      description: Timer %s clock (T%s_clk) prescaler value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_AUTORELOAD
      bit_offset: 29
      bit_width: 1
      description: When set, timer %s auto-reload at alarm is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_INCREASE
      bit_offset: 30
      bit_width: 1
      description: 'When set, the timer %s time-base counter will increment every
        clock tick. When

        cleared, the timer %s time-base counter will decrement.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_EN
      bit_offset: 31
      bit_width: 1
      description: When set, the timer %s time-base counter is enabled.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LO
    addr: 0x4
    size_bits: 32
    description: Timer %s current value, low 32 bits
    fields:
    - !Field
      name: T0_LO
      bit_offset: 0
      bit_width: 32
      description: 'After writing to TIMG_T%sUPDATE_REG, the low 32 bits of the time-base
        counter

        of timer %s can be read here.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: T1LO
    addr: 0x28
    size_bits: 32
    description: Timer %s current value, low 32 bits
    fields:
    - !Field
      name: T0_LO
      bit_offset: 0
      bit_width: 32
      description: 'After writing to TIMG_T%sUPDATE_REG, the low 32 bits of the time-base
        counter

        of timer %s can be read here.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: T0HI
    addr: 0x8
    size_bits: 32
    description: Timer %s current value, high 22 bits
    fields:
    - !Field
      name: T0_HI
      bit_offset: 0
      bit_width: 22
      description: 'After writing to TIMG_T%sUPDATE_REG, the high 22 bits of the time-base
        counter

        of timer %s can be read here.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: T1HI
    addr: 0x2c
    size_bits: 32
    description: Timer %s current value, high 22 bits
    fields:
    - !Field
      name: T0_HI
      bit_offset: 0
      bit_width: 22
      description: 'After writing to TIMG_T%sUPDATE_REG, the high 22 bits of the time-base
        counter

        of timer %s can be read here.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: T0UPDATE
    addr: 0xc
    size_bits: 32
    description: Write to copy current timer value to TIMGn_T%s_(LO/HI)_REG
    fields:
    - !Field
      name: T0_UPDATE
      bit_offset: 31
      bit_width: 1
      description: After writing 0 or 1 to TIMG_T%sUPDATE_REG, the counter value is
        latched.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1UPDATE
    addr: 0x30
    size_bits: 32
    description: Write to copy current timer value to TIMGn_T%s_(LO/HI)_REG
    fields:
    - !Field
      name: T0_UPDATE
      bit_offset: 31
      bit_width: 1
      description: After writing 0 or 1 to TIMG_T%sUPDATE_REG, the counter value is
        latched.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0ALARMLO
    addr: 0x10
    size_bits: 32
    description: Timer %s alarm value, low 32 bits
    fields:
    - !Field
      name: T0_ALARM_LO
      bit_offset: 0
      bit_width: 32
      description: Timer %s alarm trigger time-base counter value, low 32 bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1ALARMLO
    addr: 0x34
    size_bits: 32
    description: Timer %s alarm value, low 32 bits
    fields:
    - !Field
      name: T0_ALARM_LO
      bit_offset: 0
      bit_width: 32
      description: Timer %s alarm trigger time-base counter value, low 32 bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0ALARMHI
    addr: 0x14
    size_bits: 32
    description: Timer %s alarm value, high bits
    fields:
    - !Field
      name: T0_ALARM_HI
      bit_offset: 0
      bit_width: 22
      description: Timer %s alarm trigger time-base counter value, high 22 bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1ALARMHI
    addr: 0x38
    size_bits: 32
    description: Timer %s alarm value, high bits
    fields:
    - !Field
      name: T0_ALARM_HI
      bit_offset: 0
      bit_width: 22
      description: Timer %s alarm trigger time-base counter value, high 22 bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOADLO
    addr: 0x18
    size_bits: 32
    description: Timer %s reload value, low 32 bits
    fields:
    - !Field
      name: T0_LOAD_LO
      bit_offset: 0
      bit_width: 32
      description: 'Low 32 bits of the value that a reload will load onto timer %s
        time-base

        Counter.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1LOADLO
    addr: 0x3c
    size_bits: 32
    description: Timer %s reload value, low 32 bits
    fields:
    - !Field
      name: T0_LOAD_LO
      bit_offset: 0
      bit_width: 32
      description: 'Low 32 bits of the value that a reload will load onto timer %s
        time-base

        Counter.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOADHI
    addr: 0x1c
    size_bits: 32
    description: Timer %s reload value, high 22 bits
    fields:
    - !Field
      name: T0_LOAD_HI
      bit_offset: 0
      bit_width: 22
      description: 'High 22 bits of the value that a reload will load onto timer %s
        time-base

        counter.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1LOADHI
    addr: 0x40
    size_bits: 32
    description: Timer %s reload value, high 22 bits
    fields:
    - !Field
      name: T0_LOAD_HI
      bit_offset: 0
      bit_width: 22
      description: 'High 22 bits of the value that a reload will load onto timer %s
        time-base

        counter.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOAD
    addr: 0x20
    size_bits: 32
    description: Write to reload timer from TIMG_T%s_(LOADLOLOADHI)_REG
    fields:
    - !Field
      name: T0_LOAD
      bit_offset: 0
      bit_width: 32
      description: '

        Write any value to trigger a timer %s time-base counter reload.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: T1LOAD
    addr: 0x44
    size_bits: 32
    description: Write to reload timer from TIMG_T%s_(LOADLOLOADHI)_REG
    fields:
    - !Field
      name: T0_LOAD
      bit_offset: 0
      bit_width: 32
      description: '

        Write any value to trigger a timer %s time-base counter reload.'
      read_allowed: false
      write_allowed: true
- !Module
  name: TIMG1
  description: Timer Group
  base_addr: 0x60020000
  size: 0x8c
  registers:
  - !Register
    name: WDTCONFIG0
    addr: 0x48
    size_bits: 32
    description: Watchdog timer configuration register
    reset_value: 0x4c000
    fields:
    - !Field
      name: WDT_APPCPU_RESET_EN
      bit_offset: 12
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_PROCPU_RESET_EN
      bit_offset: 13
      bit_width: 1
      description: WDT reset CPU enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_FLASHBOOT_MOD_EN
      bit_offset: 14
      bit_width: 1
      description: When set, Flash boot protection is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_SYS_RESET_LENGTH
      bit_offset: 15
      bit_width: 3
      description: 'System reset signal length selection. 0: 100 ns, 1: 200 ns,

        2: 300 ns, 3: 400 ns, 4: 500 ns, 5: 800 ns, 6: 1.6 us, 7: 3.2 us.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_CPU_RESET_LENGTH
      bit_offset: 18
      bit_width: 3
      description: 'CPU reset signal length selection. 0: 100 ns, 1: 200 ns,

        2: 300 ns, 3: 400 ns, 4: 500 ns, 5: 800 ns, 6: 1.6 us, 7: 3.2 us.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG3
      bit_offset: 23
      bit_width: 2
      description: 'Stage 3 configuration. 0: off, 1: interrupt, 2: reset CPU, 3:
        reset system.

        '
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG2
      bit_offset: 25
      bit_width: 2
      description: 'Stage 2 configuration. 0: off, 1: interrupt, 2: reset CPU, 3:
        reset system.

        '
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG1
      bit_offset: 27
      bit_width: 2
      description: 'Stage 1 configuration. 0: off, 1: interrupt, 2: reset CPU, 3:
        reset system.

        '
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG0
      bit_offset: 29
      bit_width: 2
      description: 'Stage 0 configuration. 0: off, 1: interrupt, 2: reset CPU, 3:
        reset system.

        '
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_EN
      bit_offset: 31
      bit_width: 1
      description: When set, MWDT is enabled.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG1
    addr: 0x4c
    size_bits: 32
    description: Watchdog timer prescaler register
    reset_value: 0x10000
    fields:
    - !Field
      name: WDT_CLK_PRESCALE
      bit_offset: 16
      bit_width: 16
      description: 'MWDT clock prescaler value. MWDT clock period = 12.5 ns *

        TIMG_WDT_CLK_PRESCALE.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG2
    addr: 0x50
    size_bits: 32
    description: Watchdog timer stage 0 timeout value
    reset_value: 0x18cba80
    fields:
    - !Field
      name: WDT_STG0_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 0 timeout value, in MWDT clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG3
    addr: 0x54
    size_bits: 32
    description: Watchdog timer stage 1 timeout value
    reset_value: 0x7ffffff
    fields:
    - !Field
      name: WDT_STG1_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 1 timeout value, in MWDT clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG4
    addr: 0x58
    size_bits: 32
    description: Watchdog timer stage 2 timeout value
    reset_value: 0xfffff
    fields:
    - !Field
      name: WDT_STG2_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 2 timeout value, in MWDT clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG5
    addr: 0x5c
    size_bits: 32
    description: Watchdog timer stage 3 timeout value
    reset_value: 0xfffff
    fields:
    - !Field
      name: WDT_STG3_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 3 timeout value, in MWDT clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTFEED
    addr: 0x60
    size_bits: 32
    description: Write to feed the watchdog timer
    fields:
    - !Field
      name: WDT_FEED
      bit_offset: 0
      bit_width: 32
      description: Write any value to feed the MWDT. (WO)
      read_allowed: false
      write_allowed: true
  - !Register
    name: WDTWPROTECT
    addr: 0x64
    size_bits: 32
    description: Watchdog write protect register
    reset_value: 0x50d83aa1
    fields:
    - !Field
      name: WDT_WKEY
      bit_offset: 0
      bit_width: 32
      description: 'If the register contains a different value than its reset value,
        write

        protection is enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTCCALICFG
    addr: 0x68
    size_bits: 32
    description: RTC calibration configure register
    reset_value: 0x13000
    fields:
    - !Field
      name: RTC_CALI_START_CYCLING
      bit_offset: 12
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_CLK_SEL
      bit_offset: 13
      bit_width: 2
      description: 0:rtc slow clock. 1:clk_80m.  2:xtal_32k.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_RDY
      bit_offset: 15
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_CALI_MAX
      bit_offset: 16
      bit_width: 15
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_START
      bit_offset: 31
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTCCALICFG1
    addr: 0x6c
    size_bits: 32
    description: RTC calibration configure1 register
    fields:
    - !Field
      name: RTC_CALI_CYCLING_DATA_VLD
      bit_offset: 0
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_CALI_VALUE
      bit_offset: 7
      bit_width: 25
      description: Reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA_TIMERS
    addr: 0x70
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: T0_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the TIMG_T0_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T1_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the TIMG_T1_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the TIMG_WDT_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW_TIMERS
    addr: 0x74
    size_bits: 32
    description: Raw interrupt status
    fields:
    - !Field
      name: T0_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for the TIMG_T0_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: T1_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for the TIMG_T1_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for the TIMG_WDT_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST_TIMERS
    addr: 0x78
    size_bits: 32
    description: Masked interrupt status
    fields:
    - !Field
      name: T0_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The masked interrupt status bit for the TIMG_T0_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: T1_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The masked interrupt status bit for the TIMG_T1_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The masked interrupt status bit for the TIMG_WDT_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR_TIMERS
    addr: 0x7c
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: T0_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the TIMG_T0_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: T1_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the TIMG_T1_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: WDT_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the TIMG_WDT_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTCCALICFG2
    addr: 0x80
    size_bits: 32
    description: Timer group calibration register
    reset_value: 0xffffff98
    fields:
    - !Field
      name: RTC_CALI_TIMEOUT
      bit_offset: 0
      bit_width: 1
      description: RTC calibration timeout indicator
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_CALI_TIMEOUT_RST_CNT
      bit_offset: 3
      bit_width: 4
      description: Cycles that release calibration timeout reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_TIMEOUT_THRES
      bit_offset: 7
      bit_width: 25
      description: Threshold value for the RTC calibration timer. If the calibration
        timer's value exceeds this threshold, a timeout is triggered.
      read_allowed: true
      write_allowed: true
  - !Register
    name: NTIMERS_DATE
    addr: 0xf8
    size_bits: 32
    description: Timer version control register
    reset_value: 0x2003071
    fields:
    - !Field
      name: NTIMERS_DATE
      bit_offset: 0
      bit_width: 28
      description: Timer version control register
      read_allowed: true
      write_allowed: true
  - !Register
    name: REGCLK
    addr: 0xfc
    size_bits: 32
    description: Timer group clock gate register
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: 'Register clock gate signal. 1: The clock for software to read
        and write registers is always on. 0: The clock for software to read and write
        registers only exits when the operation happens.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0CONFIG
    addr: 0x0
    size_bits: 32
    description: Timer %s configuration register
    reset_value: 0x60002000
    fields:
    - !Field
      name: T0_USE_XTAL
      bit_offset: 9
      bit_width: 1
      description: '1: Use XTAL_CLK as the source clock of timer group. 0: Use APB_CLK
        as the source clock of timer group.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_ALARM_EN
      bit_offset: 10
      bit_width: 1
      description: 'When set, the alarm is enabled. This bit is automatically cleared
        once an

        alarm occurs.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_DIVIDER
      bit_offset: 13
      bit_width: 16
      description: Timer %s clock (T%s_clk) prescaler value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_AUTORELOAD
      bit_offset: 29
      bit_width: 1
      description: When set, timer %s auto-reload at alarm is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_INCREASE
      bit_offset: 30
      bit_width: 1
      description: 'When set, the timer %s time-base counter will increment every
        clock tick. When

        cleared, the timer %s time-base counter will decrement.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_EN
      bit_offset: 31
      bit_width: 1
      description: When set, the timer %s time-base counter is enabled.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1CONFIG
    addr: 0x24
    size_bits: 32
    description: Timer %s configuration register
    reset_value: 0x60002000
    fields:
    - !Field
      name: T0_USE_XTAL
      bit_offset: 9
      bit_width: 1
      description: '1: Use XTAL_CLK as the source clock of timer group. 0: Use APB_CLK
        as the source clock of timer group.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_ALARM_EN
      bit_offset: 10
      bit_width: 1
      description: 'When set, the alarm is enabled. This bit is automatically cleared
        once an

        alarm occurs.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_DIVIDER
      bit_offset: 13
      bit_width: 16
      description: Timer %s clock (T%s_clk) prescaler value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_AUTORELOAD
      bit_offset: 29
      bit_width: 1
      description: When set, timer %s auto-reload at alarm is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_INCREASE
      bit_offset: 30
      bit_width: 1
      description: 'When set, the timer %s time-base counter will increment every
        clock tick. When

        cleared, the timer %s time-base counter will decrement.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_EN
      bit_offset: 31
      bit_width: 1
      description: When set, the timer %s time-base counter is enabled.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LO
    addr: 0x4
    size_bits: 32
    description: Timer %s current value, low 32 bits
    fields:
    - !Field
      name: T0_LO
      bit_offset: 0
      bit_width: 32
      description: 'After writing to TIMG_T%sUPDATE_REG, the low 32 bits of the time-base
        counter

        of timer %s can be read here.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: T1LO
    addr: 0x28
    size_bits: 32
    description: Timer %s current value, low 32 bits
    fields:
    - !Field
      name: T0_LO
      bit_offset: 0
      bit_width: 32
      description: 'After writing to TIMG_T%sUPDATE_REG, the low 32 bits of the time-base
        counter

        of timer %s can be read here.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: T0HI
    addr: 0x8
    size_bits: 32
    description: Timer %s current value, high 22 bits
    fields:
    - !Field
      name: T0_HI
      bit_offset: 0
      bit_width: 22
      description: 'After writing to TIMG_T%sUPDATE_REG, the high 22 bits of the time-base
        counter

        of timer %s can be read here.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: T1HI
    addr: 0x2c
    size_bits: 32
    description: Timer %s current value, high 22 bits
    fields:
    - !Field
      name: T0_HI
      bit_offset: 0
      bit_width: 22
      description: 'After writing to TIMG_T%sUPDATE_REG, the high 22 bits of the time-base
        counter

        of timer %s can be read here.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: T0UPDATE
    addr: 0xc
    size_bits: 32
    description: Write to copy current timer value to TIMGn_T%s_(LO/HI)_REG
    fields:
    - !Field
      name: T0_UPDATE
      bit_offset: 31
      bit_width: 1
      description: After writing 0 or 1 to TIMG_T%sUPDATE_REG, the counter value is
        latched.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1UPDATE
    addr: 0x30
    size_bits: 32
    description: Write to copy current timer value to TIMGn_T%s_(LO/HI)_REG
    fields:
    - !Field
      name: T0_UPDATE
      bit_offset: 31
      bit_width: 1
      description: After writing 0 or 1 to TIMG_T%sUPDATE_REG, the counter value is
        latched.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0ALARMLO
    addr: 0x10
    size_bits: 32
    description: Timer %s alarm value, low 32 bits
    fields:
    - !Field
      name: T0_ALARM_LO
      bit_offset: 0
      bit_width: 32
      description: Timer %s alarm trigger time-base counter value, low 32 bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1ALARMLO
    addr: 0x34
    size_bits: 32
    description: Timer %s alarm value, low 32 bits
    fields:
    - !Field
      name: T0_ALARM_LO
      bit_offset: 0
      bit_width: 32
      description: Timer %s alarm trigger time-base counter value, low 32 bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0ALARMHI
    addr: 0x14
    size_bits: 32
    description: Timer %s alarm value, high bits
    fields:
    - !Field
      name: T0_ALARM_HI
      bit_offset: 0
      bit_width: 22
      description: Timer %s alarm trigger time-base counter value, high 22 bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1ALARMHI
    addr: 0x38
    size_bits: 32
    description: Timer %s alarm value, high bits
    fields:
    - !Field
      name: T0_ALARM_HI
      bit_offset: 0
      bit_width: 22
      description: Timer %s alarm trigger time-base counter value, high 22 bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOADLO
    addr: 0x18
    size_bits: 32
    description: Timer %s reload value, low 32 bits
    fields:
    - !Field
      name: T0_LOAD_LO
      bit_offset: 0
      bit_width: 32
      description: 'Low 32 bits of the value that a reload will load onto timer %s
        time-base

        Counter.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1LOADLO
    addr: 0x3c
    size_bits: 32
    description: Timer %s reload value, low 32 bits
    fields:
    - !Field
      name: T0_LOAD_LO
      bit_offset: 0
      bit_width: 32
      description: 'Low 32 bits of the value that a reload will load onto timer %s
        time-base

        Counter.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOADHI
    addr: 0x1c
    size_bits: 32
    description: Timer %s reload value, high 22 bits
    fields:
    - !Field
      name: T0_LOAD_HI
      bit_offset: 0
      bit_width: 22
      description: 'High 22 bits of the value that a reload will load onto timer %s
        time-base

        counter.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1LOADHI
    addr: 0x40
    size_bits: 32
    description: Timer %s reload value, high 22 bits
    fields:
    - !Field
      name: T0_LOAD_HI
      bit_offset: 0
      bit_width: 22
      description: 'High 22 bits of the value that a reload will load onto timer %s
        time-base

        counter.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOAD
    addr: 0x20
    size_bits: 32
    description: Write to reload timer from TIMG_T%s_(LOADLOLOADHI)_REG
    fields:
    - !Field
      name: T0_LOAD
      bit_offset: 0
      bit_width: 32
      description: '

        Write any value to trigger a timer %s time-base counter reload.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: T1LOAD
    addr: 0x44
    size_bits: 32
    description: Write to reload timer from TIMG_T%s_(LOADLOLOADHI)_REG
    fields:
    - !Field
      name: T0_LOAD
      bit_offset: 0
      bit_width: 32
      description: '

        Write any value to trigger a timer %s time-base counter reload.'
      read_allowed: false
      write_allowed: true
- !Module
  name: UART0
  description: UART (Universal Asynchronous Receiver-Transmitter) Controller
  base_addr: 0x60000000
  size: 0x84
  registers:
  - !Register
    name: FIFO
    addr: 0x0
    size_bits: 32
    description: FIFO data register
    fields:
    - !Field
      name: RXFIFO_RD_BYTE
      bit_offset: 0
      bit_width: 8
      description: UART 0 accesses FIFO via this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x4
    size_bits: 32
    description: Raw interrupt status
    reset_value: 0x2
    fields:
    - !Field
      name: RXFIFO_FULL_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        more data than what rxfifo_full_thrhd specifies.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: This interrupt raw bit turns to high level when the amount of data
        in Tx-FIFO is less than what txfifo_empty_thrhd specifies .
      read_allowed: true
      write_allowed: false
    - !Field
      name: PARITY_ERR_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a parity error in the data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRM_ERR_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a data frame error .
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        more data than the FIFO can store.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSR_CHG_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the edge change of DSRn signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTS_CHG_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the edge change of CTSn signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BRK_DET_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a 0 after the stop bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_TOUT_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver takes
        more time than rx_tout_thrhd to receive a byte.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XON_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver recevies
        Xon char when uart_sw_flow_con_en is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XOFF_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        Xoff char when uart_sw_flow_con_en is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLITCH_DET_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a glitch in the middle of a start bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_DONE_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter completes  sending  NULL
        characters, after all data in Tx-FIFO are sent.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_IDLE_DONE_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter has
        kept the shortest duration after sending the  last data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter has
        send out all data in FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_PARITY_ERR_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a parity error from the echo of transmitter in rs485 mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_FRM_ERR_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a data frame error from the echo of transmitter in rs485 mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_CLASH_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: This interrupt raw bit turns to high level when detects a clash
        between transmitter and receiver in rs485 mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: AT_CMD_CHAR_DET_INT_RAW
      bit_offset: 18
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the configured at_cmd char.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WAKEUP_INT_RAW
      bit_offset: 19
      bit_width: 1
      description: This interrupt raw bit turns to high level when input rxd edge
        changes more times than what reg_active_threshold specifies in light sleeping
        mode.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x8
    size_bits: 32
    description: Masked interrupt status
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ST
      bit_offset: 0
      bit_width: 1
      description: This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_ST
      bit_offset: 1
      bit_width: 1
      description: This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PARITY_ERR_INT_ST
      bit_offset: 2
      bit_width: 1
      description: This is the status bit for parity_err_int_raw when parity_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRM_ERR_INT_ST
      bit_offset: 3
      bit_width: 1
      description: This is the status bit for frm_err_int_raw when frm_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_ST
      bit_offset: 4
      bit_width: 1
      description: This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSR_CHG_INT_ST
      bit_offset: 5
      bit_width: 1
      description: This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTS_CHG_INT_ST
      bit_offset: 6
      bit_width: 1
      description: This is the status bit for cts_chg_int_raw when cts_chg_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BRK_DET_INT_ST
      bit_offset: 7
      bit_width: 1
      description: This is the status bit for brk_det_int_raw when brk_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_TOUT_INT_ST
      bit_offset: 8
      bit_width: 1
      description: This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XON_INT_ST
      bit_offset: 9
      bit_width: 1
      description: This is the status bit for sw_xon_int_raw when sw_xon_int_ena is
        set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XOFF_INT_ST
      bit_offset: 10
      bit_width: 1
      description: This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLITCH_DET_INT_ST
      bit_offset: 11
      bit_width: 1
      description: This is the status bit for glitch_det_int_raw when glitch_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_DONE_INT_ST
      bit_offset: 12
      bit_width: 1
      description: This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_IDLE_DONE_INT_ST
      bit_offset: 13
      bit_width: 1
      description: This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_ST
      bit_offset: 14
      bit_width: 1
      description: This is the status bit for tx_done_int_raw when tx_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_PARITY_ERR_INT_ST
      bit_offset: 15
      bit_width: 1
      description: This is the status bit for rs485_parity_err_int_raw when rs485_parity_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_FRM_ERR_INT_ST
      bit_offset: 16
      bit_width: 1
      description: This is the status bit for rs485_frm_err_int_raw when rs485_fm_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_CLASH_INT_ST
      bit_offset: 17
      bit_width: 1
      description: This is the status bit for rs485_clash_int_raw when rs485_clash_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: AT_CMD_CHAR_DET_INT_ST
      bit_offset: 18
      bit_width: 1
      description: This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WAKEUP_INT_ST
      bit_offset: 19
      bit_width: 1
      description: This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0xc
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: This is the enable bit for rxfifo_full_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: This is the enable bit for txfifo_empty_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARITY_ERR_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: This is the enable bit for parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRM_ERR_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: This is the enable bit for frm_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: This is the enable bit for rxfifo_ovf_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSR_CHG_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: This is the enable bit for dsr_chg_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTS_CHG_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: This is the enable bit for cts_chg_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRK_DET_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: This is the enable bit for brk_det_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TOUT_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: This is the enable bit for rxfifo_tout_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_XON_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: This is the enable bit for sw_xon_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_XOFF_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for sw_xoff_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_DET_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for glitch_det_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_DONE_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for tx_brk_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_IDLE_DONE_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for tx_brk_idle_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DONE_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for tx_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_PARITY_ERR_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for rs485_parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_FRM_ERR_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: This is the enable bit for rs485_parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_CLASH_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: This is the enable bit for rs485_clash_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AT_CMD_CHAR_DET_INT_ENA
      bit_offset: 18
      bit_width: 1
      description: This is the enable bit for at_cmd_char_det_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_INT_ENA
      bit_offset: 19
      bit_width: 1
      description: This is the enable bit for uart_wakeup_int_st register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x10
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: RXFIFO_FULL_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the rxfifo_full_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear txfifo_empty_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: PARITY_ERR_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear parity_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRM_ERR_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear frm_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear rxfifo_ovf_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DSR_CHG_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the dsr_chg_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CTS_CHG_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the cts_chg_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: BRK_DET_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the brk_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_TOUT_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the rxfifo_tout_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_XON_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the sw_xon_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_XOFF_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear the sw_xoff_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: GLITCH_DET_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the glitch_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_BRK_DONE_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear the tx_brk_done_int_raw interrupt..
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_BRK_IDLE_DONE_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this bit to clear the tx_brk_idle_done_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_DONE_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear the tx_done_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_PARITY_ERR_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this bit to clear the rs485_parity_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_FRM_ERR_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this bit to clear the rs485_frm_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_CLASH_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: Set this bit to clear the rs485_clash_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: AT_CMD_CHAR_DET_INT_CLR
      bit_offset: 18
      bit_width: 1
      description: Set this bit to clear the at_cmd_char_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: WAKEUP_INT_CLR
      bit_offset: 19
      bit_width: 1
      description: Set this bit to clear the uart_wakeup_int_raw interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CLKDIV
    addr: 0x14
    size_bits: 32
    description: Clock divider configuration
    reset_value: 0x2b6
    fields:
    - !Field
      name: CLKDIV
      bit_offset: 0
      bit_width: 12
      description: The integral part of the frequency divider factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRAG
      bit_offset: 20
      bit_width: 4
      description: The decimal part of the frequency divider factor.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_FILT
    addr: 0x18
    size_bits: 32
    description: Rx Filter configuration
    reset_value: 0x8
    fields:
    - !Field
      name: GLITCH_FILT
      bit_offset: 0
      bit_width: 8
      description: when input pulse width is lower than this value, the pulse is ignored.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_FILT_EN
      bit_offset: 8
      bit_width: 1
      description: Set this bit to enable Rx signal filter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x1c
    size_bits: 32
    description: UART status register
    reset_value: 0xe000c000
    fields:
    - !Field
      name: RXFIFO_CNT
      bit_offset: 0
      bit_width: 10
      description: Stores the byte number of valid data in Rx-FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSRN
      bit_offset: 13
      bit_width: 1
      description: The register represent the level value of the internal uart dsr
        signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTSN
      bit_offset: 14
      bit_width: 1
      description: This register represent the level value of the internal uart cts
        signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXD
      bit_offset: 15
      bit_width: 1
      description: This register represent the  level value of the internal uart rxd
        signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_CNT
      bit_offset: 16
      bit_width: 10
      description: Stores the byte number of data in Tx-FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DTRN
      bit_offset: 29
      bit_width: 1
      description: This bit represents the level of the internal uart dtr signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTSN
      bit_offset: 30
      bit_width: 1
      description: This bit represents the level of the internal uart rts signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXD
      bit_offset: 31
      bit_width: 1
      description: This bit represents the  level of the internal uart txd signal.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CONF0
    addr: 0x20
    size_bits: 32
    description: a
    reset_value: 0x1000001c
    fields:
    - !Field
      name: PARITY
      bit_offset: 0
      bit_width: 1
      description: This register is used to configure the parity check mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARITY_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable uart parity check.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIT_NUM
      bit_offset: 2
      bit_width: 2
      description: This register is used to set the length of data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_BIT_NUM
      bit_offset: 4
      bit_width: 2
      description: This register is used to set the length of  stop bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_RTS
      bit_offset: 6
      bit_width: 1
      description: This register is used to configure the software rts signal which
        is used in software flow control.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_DTR
      bit_offset: 7
      bit_width: 1
      description: This register is used to configure the software dtr signal which
        is used in software flow control.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD_BRK
      bit_offset: 8
      bit_width: 1
      description: Set this bit to enbale transmitter to  send NULL when the process
        of sending data is done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_DPLX
      bit_offset: 9
      bit_width: 1
      description: Set this bit to enable IrDA loopback mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_TX_EN
      bit_offset: 10
      bit_width: 1
      description: This is the start enable bit for IrDA transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_WCTL
      bit_offset: 11
      bit_width: 1
      description: '1''h1: The IrDA transmitter''s 11th bit is the same as 10th bit.
        1''h0: Set IrDA transmitter''s 11th bit to 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_TX_INV
      bit_offset: 12
      bit_width: 1
      description: Set this bit to invert the level of  IrDA transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_RX_INV
      bit_offset: 13
      bit_width: 1
      description: Set this bit to invert the level of IrDA receiver.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOPBACK
      bit_offset: 14
      bit_width: 1
      description: Set this bit to enable uart loopback test mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FLOW_EN
      bit_offset: 15
      bit_width: 1
      description: Set this bit to enable flow control function for transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_EN
      bit_offset: 16
      bit_width: 1
      description: Set this bit to enable IrDA protocol.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_RST
      bit_offset: 17
      bit_width: 1
      description: Set this bit to reset the uart receive-FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_RST
      bit_offset: 18
      bit_width: 1
      description: Set this bit to reset the uart transmit-FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXD_INV
      bit_offset: 19
      bit_width: 1
      description: Set this bit to inverse the level value of uart rxd signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTS_INV
      bit_offset: 20
      bit_width: 1
      description: Set this bit to inverse the level value of uart cts signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSR_INV
      bit_offset: 21
      bit_width: 1
      description: Set this bit to inverse the level value of uart dsr signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD_INV
      bit_offset: 22
      bit_width: 1
      description: Set this bit to inverse the level value of uart txd signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTS_INV
      bit_offset: 23
      bit_width: 1
      description: Set this bit to inverse the level value of uart rts signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTR_INV
      bit_offset: 24
      bit_width: 1
      description: Set this bit to inverse the level value of uart dtr signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 25
      bit_width: 1
      description: '1''h1: Force clock on for register. 1''h0: Support clock only
        when application writes registers.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERR_WR_MASK
      bit_offset: 26
      bit_width: 1
      description: '1''h1: Receiver stops storing data into FIFO when data is wrong.
        1''h0: Receiver stores the data even if the  received data is wrong.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: AUTOBAUD_EN
      bit_offset: 27
      bit_width: 1
      description: This is the enable bit for detecting baudrate.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_CLK_EN
      bit_offset: 28
      bit_width: 1
      description: UART memory clock gate enable signal.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF1
    addr: 0x24
    size_bits: 32
    description: Configuration register 1
    reset_value: 0x18060
    fields:
    - !Field
      name: RXFIFO_FULL_THRHD
      bit_offset: 0
      bit_width: 10
      description: It will produce rxfifo_full_int interrupt when receiver receives
        more data than this register value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_THRHD
      bit_offset: 10
      bit_width: 10
      description: It will produce txfifo_empty_int interrupt when the data amount
        in Tx-FIFO is less than this register value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS_RX_DAT_OVF
      bit_offset: 20
      bit_width: 1
      description: Disable UART Rx data overflow detect.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_FLOW_DIS
      bit_offset: 21
      bit_width: 1
      description: Set this bit to stop accumulating idle_cnt when hardware flow control
        works.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_EN
      bit_offset: 22
      bit_width: 1
      description: This is the flow enable bit for UART receiver.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_EN
      bit_offset: 23
      bit_width: 1
      description: This is the enble bit for uart receiver's timeout function.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOWPULSE
    addr: 0x28
    size_bits: 32
    description: Autobaud minimum low pulse duration register
    reset_value: 0xfff
    fields:
    - !Field
      name: MIN_CNT
      bit_offset: 0
      bit_width: 12
      description: This register stores the value of the minimum duration time of
        the low level pulse. It is used in baud rate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HIGHPULSE
    addr: 0x2c
    size_bits: 32
    description: Autobaud minimum high pulse duration register
    reset_value: 0xfff
    fields:
    - !Field
      name: MIN_CNT
      bit_offset: 0
      bit_width: 12
      description: This register stores  the value of the maxinum duration time for
        the high level pulse. It is used in baud rate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXD_CNT
    addr: 0x30
    size_bits: 32
    description: Autobaud edge change count register
    fields:
    - !Field
      name: RXD_EDGE_CNT
      bit_offset: 0
      bit_width: 10
      description: This register stores the count of rxd edge change. It is used in
        baud rate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FLOW_CONF
    addr: 0x34
    size_bits: 32
    description: Software flow-control configuration
    fields:
    - !Field
      name: SW_FLOW_CON_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable software flow control. It is used with register
        sw_xon or sw_xoff.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XONOFF_DEL
      bit_offset: 1
      bit_width: 1
      description: Set this bit to remove flow control char from the received data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XON
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable the transmitter to go on sending data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XOFF
      bit_offset: 3
      bit_width: 1
      description: Set this bit to stop the  transmitter from sending data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_XON
      bit_offset: 4
      bit_width: 1
      description: Set this bit to send Xon char. It is cleared by hardware automatically.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_XOFF
      bit_offset: 5
      bit_width: 1
      description: Set this bit to send Xoff char. It is cleared by hardware automatically.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLEEP_CONF
    addr: 0x38
    size_bits: 32
    description: Sleep-mode configuration
    reset_value: 0xf0
    fields:
    - !Field
      name: ACTIVE_THRESHOLD
      bit_offset: 0
      bit_width: 10
      description: The uart is activated from light sleeping mode when the input rxd
        edge changes more times than this register value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SWFC_CONF0
    addr: 0x3c
    size_bits: 32
    description: Software flow-control character configuration
    reset_value: 0x4ce0
    fields:
    - !Field
      name: XOFF_THRESHOLD
      bit_offset: 0
      bit_width: 10
      description: When the data amount in Rx-FIFO is more than this register value
        with uart_sw_flow_con_en set to 1, it will send a Xoff char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XOFF_CHAR
      bit_offset: 10
      bit_width: 8
      description: This register stores the Xoff flow control char.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SWFC_CONF1
    addr: 0x40
    size_bits: 32
    description: Software flow-control character configuration
    reset_value: 0x4400
    fields:
    - !Field
      name: XON_THRESHOLD
      bit_offset: 0
      bit_width: 10
      description: When the data amount in Rx-FIFO is less than this register value
        with uart_sw_flow_con_en set to 1, it will send a Xon char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XON_CHAR
      bit_offset: 10
      bit_width: 8
      description: This register stores the Xon flow control char.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TXBRK_CONF
    addr: 0x44
    size_bits: 32
    description: Tx Break character configuration
    reset_value: 0xa
    fields:
    - !Field
      name: TX_BRK_NUM
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the number of 0 to be sent after
        the process of sending data is done. It is active when txd_brk is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IDLE_CONF
    addr: 0x48
    size_bits: 32
    description: Frame-end idle configuration
    reset_value: 0x40100
    fields:
    - !Field
      name: RX_IDLE_THRHD
      bit_offset: 0
      bit_width: 10
      description: It will produce frame end signal when receiver takes more time
        to receive one byte data than this register value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_IDLE_NUM
      bit_offset: 10
      bit_width: 10
      description: This register is used to configure the duration time between transfers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RS485_CONF
    addr: 0x4c
    size_bits: 32
    description: RS485 mode configuration
    fields:
    - !Field
      name: RS485_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to choose the rs485 mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DL0_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to delay the stop bit by 1 bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DL1_EN
      bit_offset: 2
      bit_width: 1
      description: Set this bit to delay the stop bit by 1 bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485TX_RX_EN
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable receiver could receive data when the transmitter
        is transmitting data in rs485 mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485RXBY_TX_EN
      bit_offset: 4
      bit_width: 1
      description: '1''h1: enable rs485 transmitter to send data when rs485 receiver
        line is busy.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_RX_DLY_NUM
      bit_offset: 5
      bit_width: 1
      description: This register is used to delay the receiver's internal data signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_TX_DLY_NUM
      bit_offset: 6
      bit_width: 4
      description: This register is used to delay the transmitter's internal data
        signal.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_PRECNT
    addr: 0x50
    size_bits: 32
    description: Pre-sequence timing configuration
    reset_value: 0x901
    fields:
    - !Field
      name: PRE_IDLE_NUM
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the idle duration time before
        the first at_cmd is received by receiver.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_POSTCNT
    addr: 0x54
    size_bits: 32
    description: Post-sequence timing configuration
    reset_value: 0x901
    fields:
    - !Field
      name: POST_IDLE_NUM
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the duration time between the
        last at_cmd and the next data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_GAPTOUT
    addr: 0x58
    size_bits: 32
    description: Timeout configuration
    reset_value: 0xb
    fields:
    - !Field
      name: RX_GAP_TOUT
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the duration time between the
        at_cmd chars.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_CHAR
    addr: 0x5c
    size_bits: 32
    description: AT escape sequence detection configuration
    reset_value: 0x32b
    fields:
    - !Field
      name: AT_CMD_CHAR
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the content of at_cmd char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHAR_NUM
      bit_offset: 8
      bit_width: 8
      description: This register is used to configure the num of continuous at_cmd
        chars received by receiver.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_CONF
    addr: 0x60
    size_bits: 32
    description: UART threshold and allocation configuration
    reset_value: 0x140012
    fields:
    - !Field
      name: RX_SIZE
      bit_offset: 1
      bit_width: 3
      description: This register is used to configure the amount of mem allocated
        for receive-FIFO. The default number is 128 bytes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SIZE
      bit_offset: 4
      bit_width: 3
      description: This register is used to configure the amount of mem allocated
        for transmit-FIFO. The default number is 128 bytes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_THRHD
      bit_offset: 7
      bit_width: 10
      description: This register is used to configure the maximum amount of data that
        can be received  when hardware flow control works.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_THRHD
      bit_offset: 17
      bit_width: 10
      description: This register is used to configure the threshold time that receiver
        takes to receive one byte. The rxfifo_tout_int interrupt will be trigger when
        the receiver takes more time to receive one byte with rx_tout_en set to 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_FORCE_PD
      bit_offset: 27
      bit_width: 1
      description: Set this bit to force power down UART memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_FORCE_PU
      bit_offset: 28
      bit_width: 1
      description: Set this bit to force power up UART memory.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_TX_STATUS
    addr: 0x64
    size_bits: 32
    description: Tx-FIFO write and read offset address.
    fields:
    - !Field
      name: APB_TX_WADDR
      bit_offset: 0
      bit_width: 10
      description: This register stores the offset address in Tx-FIFO when software
        writes Tx-FIFO via APB.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_RADDR
      bit_offset: 11
      bit_width: 10
      description: This register stores the offset address in Tx-FIFO when Tx-FSM
        reads data via Tx-FIFO_Ctrl.
      read_allowed: true
      write_allowed: false
  - !Register
    name: MEM_RX_STATUS
    addr: 0x68
    size_bits: 32
    description: Rx-FIFO write and read offset address.
    reset_value: 0x100200
    fields:
    - !Field
      name: APB_RX_RADDR
      bit_offset: 0
      bit_width: 10
      description: This register stores the offset address in RX-FIFO when software
        reads data from Rx-FIFO via APB. UART0 is 10'h200. UART1 is 10'h280. UART2
        is 10'h300.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_WADDR
      bit_offset: 11
      bit_width: 10
      description: This register stores the offset address in Rx-FIFO when Rx-FIFO_Ctrl
        writes Rx-FIFO. UART0 is 10'h200. UART1 is 10'h280. UART2 is 10'h300.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FSM_STATUS
    addr: 0x6c
    size_bits: 32
    description: UART transmit and receive status.
    fields:
    - !Field
      name: ST_URX_OUT
      bit_offset: 0
      bit_width: 4
      description: This is the status register of receiver.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ST_UTX_OUT
      bit_offset: 4
      bit_width: 4
      description: This is the status register of transmitter.
      read_allowed: true
      write_allowed: false
  - !Register
    name: POSPULSE
    addr: 0x70
    size_bits: 32
    description: Autobaud high pulse register
    reset_value: 0xfff
    fields:
    - !Field
      name: POSEDGE_MIN_CNT
      bit_offset: 0
      bit_width: 12
      description: This register stores the minimal input clock count between two
        positive edges. It is used in boudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: NEGPULSE
    addr: 0x74
    size_bits: 32
    description: Autobaud low pulse register
    reset_value: 0xfff
    fields:
    - !Field
      name: NEGEDGE_MIN_CNT
      bit_offset: 0
      bit_width: 12
      description: This register stores the minimal input clock count between two
        negative edges. It is used in boudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLK_CONF
    addr: 0x78
    size_bits: 32
    description: UART core clock configuration
    reset_value: 0x3701000
    fields:
    - !Field
      name: SCLK_DIV_B
      bit_offset: 0
      bit_width: 6
      description: The  denominator of the frequency divider factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_DIV_A
      bit_offset: 6
      bit_width: 6
      description: The numerator of the frequency divider factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_DIV_NUM
      bit_offset: 12
      bit_width: 8
      description: The integral part of the frequency divider factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_SEL
      bit_offset: 20
      bit_width: 2
      description: 'UART clock source select. 1: 80Mhz, 2: 8Mhz, 3: XTAL.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_EN
      bit_offset: 22
      bit_width: 1
      description: Set this bit to enable UART Tx/Rx clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST_CORE
      bit_offset: 23
      bit_width: 1
      description: Write 1 then write 0 to this bit, reset UART Tx/Rx.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SCLK_EN
      bit_offset: 24
      bit_width: 1
      description: Set this bit to enable UART Tx clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_SCLK_EN
      bit_offset: 25
      bit_width: 1
      description: Set this bit to enable UART Rx clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_RST_CORE
      bit_offset: 26
      bit_width: 1
      description: Write 1 then write 0 to this bit, reset UART Tx.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_RST_CORE
      bit_offset: 27
      bit_width: 1
      description: Write 1 then write 0 to this bit, reset UART Rx.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x7c
    size_bits: 32
    description: UART Version register
    reset_value: 0x2008270
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: This is the version register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID
    addr: 0x80
    size_bits: 32
    description: UART ID register
    reset_value: 0x40000500
    fields:
    - !Field
      name: ID
      bit_offset: 0
      bit_width: 30
      description: This register is used to configure the uart_id.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HIGH_SPEED
      bit_offset: 30
      bit_width: 1
      description: 'This bit used to select synchronize mode. 1: Registers are auto
        synchronized into UART Core clock and UART core should be keep the same with
        APB clock. 0: After configure registers, software needs to write 1 to UART_REG_UPDATE
        to synchronize registers.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG_UPDATE
      bit_offset: 31
      bit_width: 1
      description: Software write 1 would synchronize registers into UART Core clock
        domain and would be cleared by hardware after synchronization is done.
      read_allowed: true
      write_allowed: true
- !Module
  name: UART1
  description: UART (Universal Asynchronous Receiver-Transmitter) Controller
  base_addr: 0x60010000
  size: 0x84
  registers:
  - !Register
    name: FIFO
    addr: 0x0
    size_bits: 32
    description: FIFO data register
    fields:
    - !Field
      name: RXFIFO_RD_BYTE
      bit_offset: 0
      bit_width: 8
      description: UART 0 accesses FIFO via this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x4
    size_bits: 32
    description: Raw interrupt status
    reset_value: 0x2
    fields:
    - !Field
      name: RXFIFO_FULL_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        more data than what rxfifo_full_thrhd specifies.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: This interrupt raw bit turns to high level when the amount of data
        in Tx-FIFO is less than what txfifo_empty_thrhd specifies .
      read_allowed: true
      write_allowed: false
    - !Field
      name: PARITY_ERR_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a parity error in the data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRM_ERR_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a data frame error .
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        more data than the FIFO can store.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSR_CHG_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the edge change of DSRn signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTS_CHG_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the edge change of CTSn signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BRK_DET_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a 0 after the stop bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_TOUT_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver takes
        more time than rx_tout_thrhd to receive a byte.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XON_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver recevies
        Xon char when uart_sw_flow_con_en is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XOFF_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        Xoff char when uart_sw_flow_con_en is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLITCH_DET_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a glitch in the middle of a start bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_DONE_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter completes  sending  NULL
        characters, after all data in Tx-FIFO are sent.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_IDLE_DONE_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter has
        kept the shortest duration after sending the  last data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter has
        send out all data in FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_PARITY_ERR_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a parity error from the echo of transmitter in rs485 mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_FRM_ERR_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a data frame error from the echo of transmitter in rs485 mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_CLASH_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: This interrupt raw bit turns to high level when detects a clash
        between transmitter and receiver in rs485 mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: AT_CMD_CHAR_DET_INT_RAW
      bit_offset: 18
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the configured at_cmd char.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WAKEUP_INT_RAW
      bit_offset: 19
      bit_width: 1
      description: This interrupt raw bit turns to high level when input rxd edge
        changes more times than what reg_active_threshold specifies in light sleeping
        mode.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x8
    size_bits: 32
    description: Masked interrupt status
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ST
      bit_offset: 0
      bit_width: 1
      description: This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_ST
      bit_offset: 1
      bit_width: 1
      description: This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PARITY_ERR_INT_ST
      bit_offset: 2
      bit_width: 1
      description: This is the status bit for parity_err_int_raw when parity_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRM_ERR_INT_ST
      bit_offset: 3
      bit_width: 1
      description: This is the status bit for frm_err_int_raw when frm_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_ST
      bit_offset: 4
      bit_width: 1
      description: This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSR_CHG_INT_ST
      bit_offset: 5
      bit_width: 1
      description: This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTS_CHG_INT_ST
      bit_offset: 6
      bit_width: 1
      description: This is the status bit for cts_chg_int_raw when cts_chg_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BRK_DET_INT_ST
      bit_offset: 7
      bit_width: 1
      description: This is the status bit for brk_det_int_raw when brk_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_TOUT_INT_ST
      bit_offset: 8
      bit_width: 1
      description: This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XON_INT_ST
      bit_offset: 9
      bit_width: 1
      description: This is the status bit for sw_xon_int_raw when sw_xon_int_ena is
        set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XOFF_INT_ST
      bit_offset: 10
      bit_width: 1
      description: This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLITCH_DET_INT_ST
      bit_offset: 11
      bit_width: 1
      description: This is the status bit for glitch_det_int_raw when glitch_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_DONE_INT_ST
      bit_offset: 12
      bit_width: 1
      description: This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_IDLE_DONE_INT_ST
      bit_offset: 13
      bit_width: 1
      description: This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_ST
      bit_offset: 14
      bit_width: 1
      description: This is the status bit for tx_done_int_raw when tx_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_PARITY_ERR_INT_ST
      bit_offset: 15
      bit_width: 1
      description: This is the status bit for rs485_parity_err_int_raw when rs485_parity_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_FRM_ERR_INT_ST
      bit_offset: 16
      bit_width: 1
      description: This is the status bit for rs485_frm_err_int_raw when rs485_fm_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_CLASH_INT_ST
      bit_offset: 17
      bit_width: 1
      description: This is the status bit for rs485_clash_int_raw when rs485_clash_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: AT_CMD_CHAR_DET_INT_ST
      bit_offset: 18
      bit_width: 1
      description: This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WAKEUP_INT_ST
      bit_offset: 19
      bit_width: 1
      description: This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0xc
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: This is the enable bit for rxfifo_full_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: This is the enable bit for txfifo_empty_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARITY_ERR_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: This is the enable bit for parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRM_ERR_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: This is the enable bit for frm_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: This is the enable bit for rxfifo_ovf_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSR_CHG_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: This is the enable bit for dsr_chg_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTS_CHG_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: This is the enable bit for cts_chg_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRK_DET_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: This is the enable bit for brk_det_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TOUT_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: This is the enable bit for rxfifo_tout_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_XON_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: This is the enable bit for sw_xon_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_XOFF_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for sw_xoff_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_DET_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for glitch_det_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_DONE_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for tx_brk_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_IDLE_DONE_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for tx_brk_idle_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DONE_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for tx_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_PARITY_ERR_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for rs485_parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_FRM_ERR_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: This is the enable bit for rs485_parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_CLASH_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: This is the enable bit for rs485_clash_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AT_CMD_CHAR_DET_INT_ENA
      bit_offset: 18
      bit_width: 1
      description: This is the enable bit for at_cmd_char_det_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_INT_ENA
      bit_offset: 19
      bit_width: 1
      description: This is the enable bit for uart_wakeup_int_st register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x10
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: RXFIFO_FULL_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the rxfifo_full_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear txfifo_empty_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: PARITY_ERR_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear parity_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRM_ERR_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear frm_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear rxfifo_ovf_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DSR_CHG_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the dsr_chg_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CTS_CHG_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the cts_chg_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: BRK_DET_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the brk_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_TOUT_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the rxfifo_tout_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_XON_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the sw_xon_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_XOFF_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear the sw_xoff_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: GLITCH_DET_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the glitch_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_BRK_DONE_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear the tx_brk_done_int_raw interrupt..
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_BRK_IDLE_DONE_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this bit to clear the tx_brk_idle_done_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_DONE_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear the tx_done_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_PARITY_ERR_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this bit to clear the rs485_parity_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_FRM_ERR_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this bit to clear the rs485_frm_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_CLASH_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: Set this bit to clear the rs485_clash_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: AT_CMD_CHAR_DET_INT_CLR
      bit_offset: 18
      bit_width: 1
      description: Set this bit to clear the at_cmd_char_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: WAKEUP_INT_CLR
      bit_offset: 19
      bit_width: 1
      description: Set this bit to clear the uart_wakeup_int_raw interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CLKDIV
    addr: 0x14
    size_bits: 32
    description: Clock divider configuration
    reset_value: 0x2b6
    fields:
    - !Field
      name: CLKDIV
      bit_offset: 0
      bit_width: 12
      description: The integral part of the frequency divider factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRAG
      bit_offset: 20
      bit_width: 4
      description: The decimal part of the frequency divider factor.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_FILT
    addr: 0x18
    size_bits: 32
    description: Rx Filter configuration
    reset_value: 0x8
    fields:
    - !Field
      name: GLITCH_FILT
      bit_offset: 0
      bit_width: 8
      description: when input pulse width is lower than this value, the pulse is ignored.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_FILT_EN
      bit_offset: 8
      bit_width: 1
      description: Set this bit to enable Rx signal filter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x1c
    size_bits: 32
    description: UART status register
    reset_value: 0xe000c000
    fields:
    - !Field
      name: RXFIFO_CNT
      bit_offset: 0
      bit_width: 10
      description: Stores the byte number of valid data in Rx-FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSRN
      bit_offset: 13
      bit_width: 1
      description: The register represent the level value of the internal uart dsr
        signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTSN
      bit_offset: 14
      bit_width: 1
      description: This register represent the level value of the internal uart cts
        signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXD
      bit_offset: 15
      bit_width: 1
      description: This register represent the  level value of the internal uart rxd
        signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_CNT
      bit_offset: 16
      bit_width: 10
      description: Stores the byte number of data in Tx-FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DTRN
      bit_offset: 29
      bit_width: 1
      description: This bit represents the level of the internal uart dtr signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTSN
      bit_offset: 30
      bit_width: 1
      description: This bit represents the level of the internal uart rts signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXD
      bit_offset: 31
      bit_width: 1
      description: This bit represents the  level of the internal uart txd signal.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CONF0
    addr: 0x20
    size_bits: 32
    description: a
    reset_value: 0x1000001c
    fields:
    - !Field
      name: PARITY
      bit_offset: 0
      bit_width: 1
      description: This register is used to configure the parity check mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARITY_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable uart parity check.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIT_NUM
      bit_offset: 2
      bit_width: 2
      description: This register is used to set the length of data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_BIT_NUM
      bit_offset: 4
      bit_width: 2
      description: This register is used to set the length of  stop bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_RTS
      bit_offset: 6
      bit_width: 1
      description: This register is used to configure the software rts signal which
        is used in software flow control.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_DTR
      bit_offset: 7
      bit_width: 1
      description: This register is used to configure the software dtr signal which
        is used in software flow control.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD_BRK
      bit_offset: 8
      bit_width: 1
      description: Set this bit to enbale transmitter to  send NULL when the process
        of sending data is done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_DPLX
      bit_offset: 9
      bit_width: 1
      description: Set this bit to enable IrDA loopback mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_TX_EN
      bit_offset: 10
      bit_width: 1
      description: This is the start enable bit for IrDA transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_WCTL
      bit_offset: 11
      bit_width: 1
      description: '1''h1: The IrDA transmitter''s 11th bit is the same as 10th bit.
        1''h0: Set IrDA transmitter''s 11th bit to 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_TX_INV
      bit_offset: 12
      bit_width: 1
      description: Set this bit to invert the level of  IrDA transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_RX_INV
      bit_offset: 13
      bit_width: 1
      description: Set this bit to invert the level of IrDA receiver.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOPBACK
      bit_offset: 14
      bit_width: 1
      description: Set this bit to enable uart loopback test mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FLOW_EN
      bit_offset: 15
      bit_width: 1
      description: Set this bit to enable flow control function for transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_EN
      bit_offset: 16
      bit_width: 1
      description: Set this bit to enable IrDA protocol.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_RST
      bit_offset: 17
      bit_width: 1
      description: Set this bit to reset the uart receive-FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_RST
      bit_offset: 18
      bit_width: 1
      description: Set this bit to reset the uart transmit-FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXD_INV
      bit_offset: 19
      bit_width: 1
      description: Set this bit to inverse the level value of uart rxd signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTS_INV
      bit_offset: 20
      bit_width: 1
      description: Set this bit to inverse the level value of uart cts signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSR_INV
      bit_offset: 21
      bit_width: 1
      description: Set this bit to inverse the level value of uart dsr signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD_INV
      bit_offset: 22
      bit_width: 1
      description: Set this bit to inverse the level value of uart txd signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTS_INV
      bit_offset: 23
      bit_width: 1
      description: Set this bit to inverse the level value of uart rts signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTR_INV
      bit_offset: 24
      bit_width: 1
      description: Set this bit to inverse the level value of uart dtr signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 25
      bit_width: 1
      description: '1''h1: Force clock on for register. 1''h0: Support clock only
        when application writes registers.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERR_WR_MASK
      bit_offset: 26
      bit_width: 1
      description: '1''h1: Receiver stops storing data into FIFO when data is wrong.
        1''h0: Receiver stores the data even if the  received data is wrong.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: AUTOBAUD_EN
      bit_offset: 27
      bit_width: 1
      description: This is the enable bit for detecting baudrate.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_CLK_EN
      bit_offset: 28
      bit_width: 1
      description: UART memory clock gate enable signal.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF1
    addr: 0x24
    size_bits: 32
    description: Configuration register 1
    reset_value: 0x18060
    fields:
    - !Field
      name: RXFIFO_FULL_THRHD
      bit_offset: 0
      bit_width: 10
      description: It will produce rxfifo_full_int interrupt when receiver receives
        more data than this register value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_THRHD
      bit_offset: 10
      bit_width: 10
      description: It will produce txfifo_empty_int interrupt when the data amount
        in Tx-FIFO is less than this register value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS_RX_DAT_OVF
      bit_offset: 20
      bit_width: 1
      description: Disable UART Rx data overflow detect.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_FLOW_DIS
      bit_offset: 21
      bit_width: 1
      description: Set this bit to stop accumulating idle_cnt when hardware flow control
        works.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_EN
      bit_offset: 22
      bit_width: 1
      description: This is the flow enable bit for UART receiver.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_EN
      bit_offset: 23
      bit_width: 1
      description: This is the enble bit for uart receiver's timeout function.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOWPULSE
    addr: 0x28
    size_bits: 32
    description: Autobaud minimum low pulse duration register
    reset_value: 0xfff
    fields:
    - !Field
      name: MIN_CNT
      bit_offset: 0
      bit_width: 12
      description: This register stores the value of the minimum duration time of
        the low level pulse. It is used in baud rate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HIGHPULSE
    addr: 0x2c
    size_bits: 32
    description: Autobaud minimum high pulse duration register
    reset_value: 0xfff
    fields:
    - !Field
      name: MIN_CNT
      bit_offset: 0
      bit_width: 12
      description: This register stores  the value of the maxinum duration time for
        the high level pulse. It is used in baud rate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXD_CNT
    addr: 0x30
    size_bits: 32
    description: Autobaud edge change count register
    fields:
    - !Field
      name: RXD_EDGE_CNT
      bit_offset: 0
      bit_width: 10
      description: This register stores the count of rxd edge change. It is used in
        baud rate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FLOW_CONF
    addr: 0x34
    size_bits: 32
    description: Software flow-control configuration
    fields:
    - !Field
      name: SW_FLOW_CON_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable software flow control. It is used with register
        sw_xon or sw_xoff.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XONOFF_DEL
      bit_offset: 1
      bit_width: 1
      description: Set this bit to remove flow control char from the received data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XON
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable the transmitter to go on sending data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XOFF
      bit_offset: 3
      bit_width: 1
      description: Set this bit to stop the  transmitter from sending data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_XON
      bit_offset: 4
      bit_width: 1
      description: Set this bit to send Xon char. It is cleared by hardware automatically.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_XOFF
      bit_offset: 5
      bit_width: 1
      description: Set this bit to send Xoff char. It is cleared by hardware automatically.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLEEP_CONF
    addr: 0x38
    size_bits: 32
    description: Sleep-mode configuration
    reset_value: 0xf0
    fields:
    - !Field
      name: ACTIVE_THRESHOLD
      bit_offset: 0
      bit_width: 10
      description: The uart is activated from light sleeping mode when the input rxd
        edge changes more times than this register value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SWFC_CONF0
    addr: 0x3c
    size_bits: 32
    description: Software flow-control character configuration
    reset_value: 0x4ce0
    fields:
    - !Field
      name: XOFF_THRESHOLD
      bit_offset: 0
      bit_width: 10
      description: When the data amount in Rx-FIFO is more than this register value
        with uart_sw_flow_con_en set to 1, it will send a Xoff char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XOFF_CHAR
      bit_offset: 10
      bit_width: 8
      description: This register stores the Xoff flow control char.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SWFC_CONF1
    addr: 0x40
    size_bits: 32
    description: Software flow-control character configuration
    reset_value: 0x4400
    fields:
    - !Field
      name: XON_THRESHOLD
      bit_offset: 0
      bit_width: 10
      description: When the data amount in Rx-FIFO is less than this register value
        with uart_sw_flow_con_en set to 1, it will send a Xon char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XON_CHAR
      bit_offset: 10
      bit_width: 8
      description: This register stores the Xon flow control char.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TXBRK_CONF
    addr: 0x44
    size_bits: 32
    description: Tx Break character configuration
    reset_value: 0xa
    fields:
    - !Field
      name: TX_BRK_NUM
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the number of 0 to be sent after
        the process of sending data is done. It is active when txd_brk is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IDLE_CONF
    addr: 0x48
    size_bits: 32
    description: Frame-end idle configuration
    reset_value: 0x40100
    fields:
    - !Field
      name: RX_IDLE_THRHD
      bit_offset: 0
      bit_width: 10
      description: It will produce frame end signal when receiver takes more time
        to receive one byte data than this register value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_IDLE_NUM
      bit_offset: 10
      bit_width: 10
      description: This register is used to configure the duration time between transfers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RS485_CONF
    addr: 0x4c
    size_bits: 32
    description: RS485 mode configuration
    fields:
    - !Field
      name: RS485_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to choose the rs485 mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DL0_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to delay the stop bit by 1 bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DL1_EN
      bit_offset: 2
      bit_width: 1
      description: Set this bit to delay the stop bit by 1 bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485TX_RX_EN
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable receiver could receive data when the transmitter
        is transmitting data in rs485 mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485RXBY_TX_EN
      bit_offset: 4
      bit_width: 1
      description: '1''h1: enable rs485 transmitter to send data when rs485 receiver
        line is busy.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_RX_DLY_NUM
      bit_offset: 5
      bit_width: 1
      description: This register is used to delay the receiver's internal data signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_TX_DLY_NUM
      bit_offset: 6
      bit_width: 4
      description: This register is used to delay the transmitter's internal data
        signal.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_PRECNT
    addr: 0x50
    size_bits: 32
    description: Pre-sequence timing configuration
    reset_value: 0x901
    fields:
    - !Field
      name: PRE_IDLE_NUM
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the idle duration time before
        the first at_cmd is received by receiver.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_POSTCNT
    addr: 0x54
    size_bits: 32
    description: Post-sequence timing configuration
    reset_value: 0x901
    fields:
    - !Field
      name: POST_IDLE_NUM
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the duration time between the
        last at_cmd and the next data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_GAPTOUT
    addr: 0x58
    size_bits: 32
    description: Timeout configuration
    reset_value: 0xb
    fields:
    - !Field
      name: RX_GAP_TOUT
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the duration time between the
        at_cmd chars.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_CHAR
    addr: 0x5c
    size_bits: 32
    description: AT escape sequence detection configuration
    reset_value: 0x32b
    fields:
    - !Field
      name: AT_CMD_CHAR
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the content of at_cmd char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHAR_NUM
      bit_offset: 8
      bit_width: 8
      description: This register is used to configure the num of continuous at_cmd
        chars received by receiver.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_CONF
    addr: 0x60
    size_bits: 32
    description: UART threshold and allocation configuration
    reset_value: 0x140012
    fields:
    - !Field
      name: RX_SIZE
      bit_offset: 1
      bit_width: 3
      description: This register is used to configure the amount of mem allocated
        for receive-FIFO. The default number is 128 bytes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SIZE
      bit_offset: 4
      bit_width: 3
      description: This register is used to configure the amount of mem allocated
        for transmit-FIFO. The default number is 128 bytes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_THRHD
      bit_offset: 7
      bit_width: 10
      description: This register is used to configure the maximum amount of data that
        can be received  when hardware flow control works.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_THRHD
      bit_offset: 17
      bit_width: 10
      description: This register is used to configure the threshold time that receiver
        takes to receive one byte. The rxfifo_tout_int interrupt will be trigger when
        the receiver takes more time to receive one byte with rx_tout_en set to 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_FORCE_PD
      bit_offset: 27
      bit_width: 1
      description: Set this bit to force power down UART memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_FORCE_PU
      bit_offset: 28
      bit_width: 1
      description: Set this bit to force power up UART memory.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_TX_STATUS
    addr: 0x64
    size_bits: 32
    description: Tx-FIFO write and read offset address.
    fields:
    - !Field
      name: APB_TX_WADDR
      bit_offset: 0
      bit_width: 10
      description: This register stores the offset address in Tx-FIFO when software
        writes Tx-FIFO via APB.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_RADDR
      bit_offset: 11
      bit_width: 10
      description: This register stores the offset address in Tx-FIFO when Tx-FSM
        reads data via Tx-FIFO_Ctrl.
      read_allowed: true
      write_allowed: false
  - !Register
    name: MEM_RX_STATUS
    addr: 0x68
    size_bits: 32
    description: Rx-FIFO write and read offset address.
    reset_value: 0x100200
    fields:
    - !Field
      name: APB_RX_RADDR
      bit_offset: 0
      bit_width: 10
      description: This register stores the offset address in RX-FIFO when software
        reads data from Rx-FIFO via APB. UART0 is 10'h200. UART1 is 10'h280. UART2
        is 10'h300.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_WADDR
      bit_offset: 11
      bit_width: 10
      description: This register stores the offset address in Rx-FIFO when Rx-FIFO_Ctrl
        writes Rx-FIFO. UART0 is 10'h200. UART1 is 10'h280. UART2 is 10'h300.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FSM_STATUS
    addr: 0x6c
    size_bits: 32
    description: UART transmit and receive status.
    fields:
    - !Field
      name: ST_URX_OUT
      bit_offset: 0
      bit_width: 4
      description: This is the status register of receiver.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ST_UTX_OUT
      bit_offset: 4
      bit_width: 4
      description: This is the status register of transmitter.
      read_allowed: true
      write_allowed: false
  - !Register
    name: POSPULSE
    addr: 0x70
    size_bits: 32
    description: Autobaud high pulse register
    reset_value: 0xfff
    fields:
    - !Field
      name: POSEDGE_MIN_CNT
      bit_offset: 0
      bit_width: 12
      description: This register stores the minimal input clock count between two
        positive edges. It is used in boudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: NEGPULSE
    addr: 0x74
    size_bits: 32
    description: Autobaud low pulse register
    reset_value: 0xfff
    fields:
    - !Field
      name: NEGEDGE_MIN_CNT
      bit_offset: 0
      bit_width: 12
      description: This register stores the minimal input clock count between two
        negative edges. It is used in boudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLK_CONF
    addr: 0x78
    size_bits: 32
    description: UART core clock configuration
    reset_value: 0x3701000
    fields:
    - !Field
      name: SCLK_DIV_B
      bit_offset: 0
      bit_width: 6
      description: The  denominator of the frequency divider factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_DIV_A
      bit_offset: 6
      bit_width: 6
      description: The numerator of the frequency divider factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_DIV_NUM
      bit_offset: 12
      bit_width: 8
      description: The integral part of the frequency divider factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_SEL
      bit_offset: 20
      bit_width: 2
      description: 'UART clock source select. 1: 80Mhz, 2: 8Mhz, 3: XTAL.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_EN
      bit_offset: 22
      bit_width: 1
      description: Set this bit to enable UART Tx/Rx clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST_CORE
      bit_offset: 23
      bit_width: 1
      description: Write 1 then write 0 to this bit, reset UART Tx/Rx.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SCLK_EN
      bit_offset: 24
      bit_width: 1
      description: Set this bit to enable UART Tx clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_SCLK_EN
      bit_offset: 25
      bit_width: 1
      description: Set this bit to enable UART Rx clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_RST_CORE
      bit_offset: 26
      bit_width: 1
      description: Write 1 then write 0 to this bit, reset UART Tx.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_RST_CORE
      bit_offset: 27
      bit_width: 1
      description: Write 1 then write 0 to this bit, reset UART Rx.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x7c
    size_bits: 32
    description: UART Version register
    reset_value: 0x2008270
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: This is the version register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID
    addr: 0x80
    size_bits: 32
    description: UART ID register
    reset_value: 0x40000500
    fields:
    - !Field
      name: ID
      bit_offset: 0
      bit_width: 30
      description: This register is used to configure the uart_id.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HIGH_SPEED
      bit_offset: 30
      bit_width: 1
      description: 'This bit used to select synchronize mode. 1: Registers are auto
        synchronized into UART Core clock and UART core should be keep the same with
        APB clock. 0: After configure registers, software needs to write 1 to UART_REG_UPDATE
        to synchronize registers.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG_UPDATE
      bit_offset: 31
      bit_width: 1
      description: Software write 1 would synchronize registers into UART Core clock
        domain and would be cleared by hardware after synchronization is done.
      read_allowed: true
      write_allowed: true
- !Module
  name: UART2
  description: UART (Universal Asynchronous Receiver-Transmitter) Controller
  base_addr: 0x6002e000
  size: 0x84
  registers:
  - !Register
    name: FIFO
    addr: 0x0
    size_bits: 32
    description: FIFO data register
    fields:
    - !Field
      name: RXFIFO_RD_BYTE
      bit_offset: 0
      bit_width: 8
      description: UART 0 accesses FIFO via this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x4
    size_bits: 32
    description: Raw interrupt status
    reset_value: 0x2
    fields:
    - !Field
      name: RXFIFO_FULL_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        more data than what rxfifo_full_thrhd specifies.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: This interrupt raw bit turns to high level when the amount of data
        in Tx-FIFO is less than what txfifo_empty_thrhd specifies .
      read_allowed: true
      write_allowed: false
    - !Field
      name: PARITY_ERR_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a parity error in the data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRM_ERR_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a data frame error .
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        more data than the FIFO can store.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSR_CHG_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the edge change of DSRn signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTS_CHG_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the edge change of CTSn signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BRK_DET_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a 0 after the stop bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_TOUT_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver takes
        more time than rx_tout_thrhd to receive a byte.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XON_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver recevies
        Xon char when uart_sw_flow_con_en is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XOFF_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        Xoff char when uart_sw_flow_con_en is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLITCH_DET_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a glitch in the middle of a start bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_DONE_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter completes  sending  NULL
        characters, after all data in Tx-FIFO are sent.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_IDLE_DONE_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter has
        kept the shortest duration after sending the  last data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter has
        send out all data in FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_PARITY_ERR_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a parity error from the echo of transmitter in rs485 mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_FRM_ERR_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a data frame error from the echo of transmitter in rs485 mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_CLASH_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: This interrupt raw bit turns to high level when detects a clash
        between transmitter and receiver in rs485 mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: AT_CMD_CHAR_DET_INT_RAW
      bit_offset: 18
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the configured at_cmd char.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WAKEUP_INT_RAW
      bit_offset: 19
      bit_width: 1
      description: This interrupt raw bit turns to high level when input rxd edge
        changes more times than what reg_active_threshold specifies in light sleeping
        mode.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x8
    size_bits: 32
    description: Masked interrupt status
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ST
      bit_offset: 0
      bit_width: 1
      description: This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_ST
      bit_offset: 1
      bit_width: 1
      description: This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PARITY_ERR_INT_ST
      bit_offset: 2
      bit_width: 1
      description: This is the status bit for parity_err_int_raw when parity_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRM_ERR_INT_ST
      bit_offset: 3
      bit_width: 1
      description: This is the status bit for frm_err_int_raw when frm_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_ST
      bit_offset: 4
      bit_width: 1
      description: This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSR_CHG_INT_ST
      bit_offset: 5
      bit_width: 1
      description: This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTS_CHG_INT_ST
      bit_offset: 6
      bit_width: 1
      description: This is the status bit for cts_chg_int_raw when cts_chg_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BRK_DET_INT_ST
      bit_offset: 7
      bit_width: 1
      description: This is the status bit for brk_det_int_raw when brk_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_TOUT_INT_ST
      bit_offset: 8
      bit_width: 1
      description: This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XON_INT_ST
      bit_offset: 9
      bit_width: 1
      description: This is the status bit for sw_xon_int_raw when sw_xon_int_ena is
        set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XOFF_INT_ST
      bit_offset: 10
      bit_width: 1
      description: This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLITCH_DET_INT_ST
      bit_offset: 11
      bit_width: 1
      description: This is the status bit for glitch_det_int_raw when glitch_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_DONE_INT_ST
      bit_offset: 12
      bit_width: 1
      description: This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_IDLE_DONE_INT_ST
      bit_offset: 13
      bit_width: 1
      description: This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_ST
      bit_offset: 14
      bit_width: 1
      description: This is the status bit for tx_done_int_raw when tx_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_PARITY_ERR_INT_ST
      bit_offset: 15
      bit_width: 1
      description: This is the status bit for rs485_parity_err_int_raw when rs485_parity_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_FRM_ERR_INT_ST
      bit_offset: 16
      bit_width: 1
      description: This is the status bit for rs485_frm_err_int_raw when rs485_fm_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_CLASH_INT_ST
      bit_offset: 17
      bit_width: 1
      description: This is the status bit for rs485_clash_int_raw when rs485_clash_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: AT_CMD_CHAR_DET_INT_ST
      bit_offset: 18
      bit_width: 1
      description: This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WAKEUP_INT_ST
      bit_offset: 19
      bit_width: 1
      description: This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0xc
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: This is the enable bit for rxfifo_full_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: This is the enable bit for txfifo_empty_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARITY_ERR_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: This is the enable bit for parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRM_ERR_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: This is the enable bit for frm_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: This is the enable bit for rxfifo_ovf_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSR_CHG_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: This is the enable bit for dsr_chg_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTS_CHG_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: This is the enable bit for cts_chg_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRK_DET_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: This is the enable bit for brk_det_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TOUT_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: This is the enable bit for rxfifo_tout_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_XON_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: This is the enable bit for sw_xon_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_XOFF_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for sw_xoff_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_DET_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for glitch_det_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_DONE_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for tx_brk_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_IDLE_DONE_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for tx_brk_idle_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DONE_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for tx_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_PARITY_ERR_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for rs485_parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_FRM_ERR_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: This is the enable bit for rs485_parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_CLASH_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: This is the enable bit for rs485_clash_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AT_CMD_CHAR_DET_INT_ENA
      bit_offset: 18
      bit_width: 1
      description: This is the enable bit for at_cmd_char_det_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_INT_ENA
      bit_offset: 19
      bit_width: 1
      description: This is the enable bit for uart_wakeup_int_st register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x10
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: RXFIFO_FULL_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the rxfifo_full_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear txfifo_empty_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: PARITY_ERR_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear parity_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRM_ERR_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear frm_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear rxfifo_ovf_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DSR_CHG_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the dsr_chg_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CTS_CHG_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the cts_chg_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: BRK_DET_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the brk_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_TOUT_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the rxfifo_tout_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_XON_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the sw_xon_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_XOFF_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear the sw_xoff_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: GLITCH_DET_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the glitch_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_BRK_DONE_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear the tx_brk_done_int_raw interrupt..
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_BRK_IDLE_DONE_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this bit to clear the tx_brk_idle_done_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_DONE_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear the tx_done_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_PARITY_ERR_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this bit to clear the rs485_parity_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_FRM_ERR_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this bit to clear the rs485_frm_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_CLASH_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: Set this bit to clear the rs485_clash_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: AT_CMD_CHAR_DET_INT_CLR
      bit_offset: 18
      bit_width: 1
      description: Set this bit to clear the at_cmd_char_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: WAKEUP_INT_CLR
      bit_offset: 19
      bit_width: 1
      description: Set this bit to clear the uart_wakeup_int_raw interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CLKDIV
    addr: 0x14
    size_bits: 32
    description: Clock divider configuration
    reset_value: 0x2b6
    fields:
    - !Field
      name: CLKDIV
      bit_offset: 0
      bit_width: 12
      description: The integral part of the frequency divider factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRAG
      bit_offset: 20
      bit_width: 4
      description: The decimal part of the frequency divider factor.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_FILT
    addr: 0x18
    size_bits: 32
    description: Rx Filter configuration
    reset_value: 0x8
    fields:
    - !Field
      name: GLITCH_FILT
      bit_offset: 0
      bit_width: 8
      description: when input pulse width is lower than this value, the pulse is ignored.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_FILT_EN
      bit_offset: 8
      bit_width: 1
      description: Set this bit to enable Rx signal filter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x1c
    size_bits: 32
    description: UART status register
    reset_value: 0xe000c000
    fields:
    - !Field
      name: RXFIFO_CNT
      bit_offset: 0
      bit_width: 10
      description: Stores the byte number of valid data in Rx-FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSRN
      bit_offset: 13
      bit_width: 1
      description: The register represent the level value of the internal uart dsr
        signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTSN
      bit_offset: 14
      bit_width: 1
      description: This register represent the level value of the internal uart cts
        signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXD
      bit_offset: 15
      bit_width: 1
      description: This register represent the  level value of the internal uart rxd
        signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_CNT
      bit_offset: 16
      bit_width: 10
      description: Stores the byte number of data in Tx-FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DTRN
      bit_offset: 29
      bit_width: 1
      description: This bit represents the level of the internal uart dtr signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTSN
      bit_offset: 30
      bit_width: 1
      description: This bit represents the level of the internal uart rts signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXD
      bit_offset: 31
      bit_width: 1
      description: This bit represents the  level of the internal uart txd signal.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CONF0
    addr: 0x20
    size_bits: 32
    description: a
    reset_value: 0x1000001c
    fields:
    - !Field
      name: PARITY
      bit_offset: 0
      bit_width: 1
      description: This register is used to configure the parity check mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARITY_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable uart parity check.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIT_NUM
      bit_offset: 2
      bit_width: 2
      description: This register is used to set the length of data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_BIT_NUM
      bit_offset: 4
      bit_width: 2
      description: This register is used to set the length of  stop bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_RTS
      bit_offset: 6
      bit_width: 1
      description: This register is used to configure the software rts signal which
        is used in software flow control.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_DTR
      bit_offset: 7
      bit_width: 1
      description: This register is used to configure the software dtr signal which
        is used in software flow control.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD_BRK
      bit_offset: 8
      bit_width: 1
      description: Set this bit to enbale transmitter to  send NULL when the process
        of sending data is done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_DPLX
      bit_offset: 9
      bit_width: 1
      description: Set this bit to enable IrDA loopback mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_TX_EN
      bit_offset: 10
      bit_width: 1
      description: This is the start enable bit for IrDA transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_WCTL
      bit_offset: 11
      bit_width: 1
      description: '1''h1: The IrDA transmitter''s 11th bit is the same as 10th bit.
        1''h0: Set IrDA transmitter''s 11th bit to 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_TX_INV
      bit_offset: 12
      bit_width: 1
      description: Set this bit to invert the level of  IrDA transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_RX_INV
      bit_offset: 13
      bit_width: 1
      description: Set this bit to invert the level of IrDA receiver.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOPBACK
      bit_offset: 14
      bit_width: 1
      description: Set this bit to enable uart loopback test mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FLOW_EN
      bit_offset: 15
      bit_width: 1
      description: Set this bit to enable flow control function for transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_EN
      bit_offset: 16
      bit_width: 1
      description: Set this bit to enable IrDA protocol.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_RST
      bit_offset: 17
      bit_width: 1
      description: Set this bit to reset the uart receive-FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_RST
      bit_offset: 18
      bit_width: 1
      description: Set this bit to reset the uart transmit-FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXD_INV
      bit_offset: 19
      bit_width: 1
      description: Set this bit to inverse the level value of uart rxd signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTS_INV
      bit_offset: 20
      bit_width: 1
      description: Set this bit to inverse the level value of uart cts signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSR_INV
      bit_offset: 21
      bit_width: 1
      description: Set this bit to inverse the level value of uart dsr signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD_INV
      bit_offset: 22
      bit_width: 1
      description: Set this bit to inverse the level value of uart txd signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTS_INV
      bit_offset: 23
      bit_width: 1
      description: Set this bit to inverse the level value of uart rts signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTR_INV
      bit_offset: 24
      bit_width: 1
      description: Set this bit to inverse the level value of uart dtr signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 25
      bit_width: 1
      description: '1''h1: Force clock on for register. 1''h0: Support clock only
        when application writes registers.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERR_WR_MASK
      bit_offset: 26
      bit_width: 1
      description: '1''h1: Receiver stops storing data into FIFO when data is wrong.
        1''h0: Receiver stores the data even if the  received data is wrong.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: AUTOBAUD_EN
      bit_offset: 27
      bit_width: 1
      description: This is the enable bit for detecting baudrate.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_CLK_EN
      bit_offset: 28
      bit_width: 1
      description: UART memory clock gate enable signal.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF1
    addr: 0x24
    size_bits: 32
    description: Configuration register 1
    reset_value: 0x18060
    fields:
    - !Field
      name: RXFIFO_FULL_THRHD
      bit_offset: 0
      bit_width: 10
      description: It will produce rxfifo_full_int interrupt when receiver receives
        more data than this register value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_THRHD
      bit_offset: 10
      bit_width: 10
      description: It will produce txfifo_empty_int interrupt when the data amount
        in Tx-FIFO is less than this register value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS_RX_DAT_OVF
      bit_offset: 20
      bit_width: 1
      description: Disable UART Rx data overflow detect.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_FLOW_DIS
      bit_offset: 21
      bit_width: 1
      description: Set this bit to stop accumulating idle_cnt when hardware flow control
        works.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_EN
      bit_offset: 22
      bit_width: 1
      description: This is the flow enable bit for UART receiver.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_EN
      bit_offset: 23
      bit_width: 1
      description: This is the enble bit for uart receiver's timeout function.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOWPULSE
    addr: 0x28
    size_bits: 32
    description: Autobaud minimum low pulse duration register
    reset_value: 0xfff
    fields:
    - !Field
      name: MIN_CNT
      bit_offset: 0
      bit_width: 12
      description: This register stores the value of the minimum duration time of
        the low level pulse. It is used in baud rate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HIGHPULSE
    addr: 0x2c
    size_bits: 32
    description: Autobaud minimum high pulse duration register
    reset_value: 0xfff
    fields:
    - !Field
      name: MIN_CNT
      bit_offset: 0
      bit_width: 12
      description: This register stores  the value of the maxinum duration time for
        the high level pulse. It is used in baud rate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXD_CNT
    addr: 0x30
    size_bits: 32
    description: Autobaud edge change count register
    fields:
    - !Field
      name: RXD_EDGE_CNT
      bit_offset: 0
      bit_width: 10
      description: This register stores the count of rxd edge change. It is used in
        baud rate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FLOW_CONF
    addr: 0x34
    size_bits: 32
    description: Software flow-control configuration
    fields:
    - !Field
      name: SW_FLOW_CON_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable software flow control. It is used with register
        sw_xon or sw_xoff.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XONOFF_DEL
      bit_offset: 1
      bit_width: 1
      description: Set this bit to remove flow control char from the received data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XON
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable the transmitter to go on sending data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XOFF
      bit_offset: 3
      bit_width: 1
      description: Set this bit to stop the  transmitter from sending data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_XON
      bit_offset: 4
      bit_width: 1
      description: Set this bit to send Xon char. It is cleared by hardware automatically.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_XOFF
      bit_offset: 5
      bit_width: 1
      description: Set this bit to send Xoff char. It is cleared by hardware automatically.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLEEP_CONF
    addr: 0x38
    size_bits: 32
    description: Sleep-mode configuration
    reset_value: 0xf0
    fields:
    - !Field
      name: ACTIVE_THRESHOLD
      bit_offset: 0
      bit_width: 10
      description: The uart is activated from light sleeping mode when the input rxd
        edge changes more times than this register value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SWFC_CONF0
    addr: 0x3c
    size_bits: 32
    description: Software flow-control character configuration
    reset_value: 0x4ce0
    fields:
    - !Field
      name: XOFF_THRESHOLD
      bit_offset: 0
      bit_width: 10
      description: When the data amount in Rx-FIFO is more than this register value
        with uart_sw_flow_con_en set to 1, it will send a Xoff char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XOFF_CHAR
      bit_offset: 10
      bit_width: 8
      description: This register stores the Xoff flow control char.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SWFC_CONF1
    addr: 0x40
    size_bits: 32
    description: Software flow-control character configuration
    reset_value: 0x4400
    fields:
    - !Field
      name: XON_THRESHOLD
      bit_offset: 0
      bit_width: 10
      description: When the data amount in Rx-FIFO is less than this register value
        with uart_sw_flow_con_en set to 1, it will send a Xon char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XON_CHAR
      bit_offset: 10
      bit_width: 8
      description: This register stores the Xon flow control char.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TXBRK_CONF
    addr: 0x44
    size_bits: 32
    description: Tx Break character configuration
    reset_value: 0xa
    fields:
    - !Field
      name: TX_BRK_NUM
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the number of 0 to be sent after
        the process of sending data is done. It is active when txd_brk is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IDLE_CONF
    addr: 0x48
    size_bits: 32
    description: Frame-end idle configuration
    reset_value: 0x40100
    fields:
    - !Field
      name: RX_IDLE_THRHD
      bit_offset: 0
      bit_width: 10
      description: It will produce frame end signal when receiver takes more time
        to receive one byte data than this register value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_IDLE_NUM
      bit_offset: 10
      bit_width: 10
      description: This register is used to configure the duration time between transfers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RS485_CONF
    addr: 0x4c
    size_bits: 32
    description: RS485 mode configuration
    fields:
    - !Field
      name: RS485_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to choose the rs485 mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DL0_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to delay the stop bit by 1 bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DL1_EN
      bit_offset: 2
      bit_width: 1
      description: Set this bit to delay the stop bit by 1 bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485TX_RX_EN
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable receiver could receive data when the transmitter
        is transmitting data in rs485 mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485RXBY_TX_EN
      bit_offset: 4
      bit_width: 1
      description: '1''h1: enable rs485 transmitter to send data when rs485 receiver
        line is busy.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_RX_DLY_NUM
      bit_offset: 5
      bit_width: 1
      description: This register is used to delay the receiver's internal data signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_TX_DLY_NUM
      bit_offset: 6
      bit_width: 4
      description: This register is used to delay the transmitter's internal data
        signal.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_PRECNT
    addr: 0x50
    size_bits: 32
    description: Pre-sequence timing configuration
    reset_value: 0x901
    fields:
    - !Field
      name: PRE_IDLE_NUM
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the idle duration time before
        the first at_cmd is received by receiver.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_POSTCNT
    addr: 0x54
    size_bits: 32
    description: Post-sequence timing configuration
    reset_value: 0x901
    fields:
    - !Field
      name: POST_IDLE_NUM
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the duration time between the
        last at_cmd and the next data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_GAPTOUT
    addr: 0x58
    size_bits: 32
    description: Timeout configuration
    reset_value: 0xb
    fields:
    - !Field
      name: RX_GAP_TOUT
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the duration time between the
        at_cmd chars.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_CHAR
    addr: 0x5c
    size_bits: 32
    description: AT escape sequence detection configuration
    reset_value: 0x32b
    fields:
    - !Field
      name: AT_CMD_CHAR
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the content of at_cmd char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHAR_NUM
      bit_offset: 8
      bit_width: 8
      description: This register is used to configure the num of continuous at_cmd
        chars received by receiver.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_CONF
    addr: 0x60
    size_bits: 32
    description: UART threshold and allocation configuration
    reset_value: 0x140012
    fields:
    - !Field
      name: RX_SIZE
      bit_offset: 1
      bit_width: 3
      description: This register is used to configure the amount of mem allocated
        for receive-FIFO. The default number is 128 bytes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SIZE
      bit_offset: 4
      bit_width: 3
      description: This register is used to configure the amount of mem allocated
        for transmit-FIFO. The default number is 128 bytes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_THRHD
      bit_offset: 7
      bit_width: 10
      description: This register is used to configure the maximum amount of data that
        can be received  when hardware flow control works.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_THRHD
      bit_offset: 17
      bit_width: 10
      description: This register is used to configure the threshold time that receiver
        takes to receive one byte. The rxfifo_tout_int interrupt will be trigger when
        the receiver takes more time to receive one byte with rx_tout_en set to 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_FORCE_PD
      bit_offset: 27
      bit_width: 1
      description: Set this bit to force power down UART memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_FORCE_PU
      bit_offset: 28
      bit_width: 1
      description: Set this bit to force power up UART memory.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_TX_STATUS
    addr: 0x64
    size_bits: 32
    description: Tx-FIFO write and read offset address.
    fields:
    - !Field
      name: APB_TX_WADDR
      bit_offset: 0
      bit_width: 10
      description: This register stores the offset address in Tx-FIFO when software
        writes Tx-FIFO via APB.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_RADDR
      bit_offset: 11
      bit_width: 10
      description: This register stores the offset address in Tx-FIFO when Tx-FSM
        reads data via Tx-FIFO_Ctrl.
      read_allowed: true
      write_allowed: false
  - !Register
    name: MEM_RX_STATUS
    addr: 0x68
    size_bits: 32
    description: Rx-FIFO write and read offset address.
    reset_value: 0x100200
    fields:
    - !Field
      name: APB_RX_RADDR
      bit_offset: 0
      bit_width: 10
      description: This register stores the offset address in RX-FIFO when software
        reads data from Rx-FIFO via APB. UART0 is 10'h200. UART1 is 10'h280. UART2
        is 10'h300.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_WADDR
      bit_offset: 11
      bit_width: 10
      description: This register stores the offset address in Rx-FIFO when Rx-FIFO_Ctrl
        writes Rx-FIFO. UART0 is 10'h200. UART1 is 10'h280. UART2 is 10'h300.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FSM_STATUS
    addr: 0x6c
    size_bits: 32
    description: UART transmit and receive status.
    fields:
    - !Field
      name: ST_URX_OUT
      bit_offset: 0
      bit_width: 4
      description: This is the status register of receiver.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ST_UTX_OUT
      bit_offset: 4
      bit_width: 4
      description: This is the status register of transmitter.
      read_allowed: true
      write_allowed: false
  - !Register
    name: POSPULSE
    addr: 0x70
    size_bits: 32
    description: Autobaud high pulse register
    reset_value: 0xfff
    fields:
    - !Field
      name: POSEDGE_MIN_CNT
      bit_offset: 0
      bit_width: 12
      description: This register stores the minimal input clock count between two
        positive edges. It is used in boudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: NEGPULSE
    addr: 0x74
    size_bits: 32
    description: Autobaud low pulse register
    reset_value: 0xfff
    fields:
    - !Field
      name: NEGEDGE_MIN_CNT
      bit_offset: 0
      bit_width: 12
      description: This register stores the minimal input clock count between two
        negative edges. It is used in boudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLK_CONF
    addr: 0x78
    size_bits: 32
    description: UART core clock configuration
    reset_value: 0x3701000
    fields:
    - !Field
      name: SCLK_DIV_B
      bit_offset: 0
      bit_width: 6
      description: The  denominator of the frequency divider factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_DIV_A
      bit_offset: 6
      bit_width: 6
      description: The numerator of the frequency divider factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_DIV_NUM
      bit_offset: 12
      bit_width: 8
      description: The integral part of the frequency divider factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_SEL
      bit_offset: 20
      bit_width: 2
      description: 'UART clock source select. 1: 80Mhz, 2: 8Mhz, 3: XTAL.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_EN
      bit_offset: 22
      bit_width: 1
      description: Set this bit to enable UART Tx/Rx clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST_CORE
      bit_offset: 23
      bit_width: 1
      description: Write 1 then write 0 to this bit, reset UART Tx/Rx.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SCLK_EN
      bit_offset: 24
      bit_width: 1
      description: Set this bit to enable UART Tx clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_SCLK_EN
      bit_offset: 25
      bit_width: 1
      description: Set this bit to enable UART Rx clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_RST_CORE
      bit_offset: 26
      bit_width: 1
      description: Write 1 then write 0 to this bit, reset UART Tx.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_RST_CORE
      bit_offset: 27
      bit_width: 1
      description: Write 1 then write 0 to this bit, reset UART Rx.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x7c
    size_bits: 32
    description: UART Version register
    reset_value: 0x2008270
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: This is the version register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID
    addr: 0x80
    size_bits: 32
    description: UART ID register
    reset_value: 0x40000500
    fields:
    - !Field
      name: ID
      bit_offset: 0
      bit_width: 30
      description: This register is used to configure the uart_id.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HIGH_SPEED
      bit_offset: 30
      bit_width: 1
      description: 'This bit used to select synchronize mode. 1: Registers are auto
        synchronized into UART Core clock and UART core should be keep the same with
        APB clock. 0: After configure registers, software needs to write 1 to UART_REG_UPDATE
        to synchronize registers.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG_UPDATE
      bit_offset: 31
      bit_width: 1
      description: Software write 1 would synchronize registers into UART Core clock
        domain and would be cleared by hardware after synchronization is done.
      read_allowed: true
      write_allowed: true
- !Module
  name: UHCI0
  description: Universal Host Controller Interface
  base_addr: 0x60014000
  size: 0x88
  registers:
  - !Register
    name: CONF0
    addr: 0x0
    size_bits: 32
    description: UHCI configuration register
    reset_value: 0x6e0
    fields:
    - !Field
      name: TX_RST
      bit_offset: 0
      bit_width: 1
      description: Write 1, then write 0 to this bit to reset decode state machine.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_RST
      bit_offset: 1
      bit_width: 1
      description: Write 1, then write 0 to this bit to reset encode state machine.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART0_CE
      bit_offset: 2
      bit_width: 1
      description: Set this bit to link up HCI and UART0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART1_CE
      bit_offset: 3
      bit_width: 1
      description: Set this bit to link up HCI and UART1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART2_CE
      bit_offset: 4
      bit_width: 1
      description: Set this bit to link up HCI and UART2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEPER_EN
      bit_offset: 5
      bit_width: 1
      description: Set this bit to separate the data frame using a special char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HEAD_EN
      bit_offset: 6
      bit_width: 1
      description: Set this bit to encode the data packet with a formatting header.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC_REC_EN
      bit_offset: 7
      bit_width: 1
      description: Set this bit to enable UHCI to receive the 16 bit CRC.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_IDLE_EOF_EN
      bit_offset: 8
      bit_width: 1
      description: If this bit is set to 1, UHCI will end the payload receiving process
        when UART has been in idle state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LEN_EOF_EN
      bit_offset: 9
      bit_width: 1
      description: If this bit is set to 1, UHCI decoder receiving payload data is
        end when the receiving byte count has reached the specified value. The value
        is payload length indicated by UHCI packet header when UHCI_HEAD_EN is 1 or
        the value is configuration value when UHCI_HEAD_EN is 0. If this bit is set
        to 0, UHCI decoder receiving payload data is end when 0xc0 is received.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENCODE_CRC_EN
      bit_offset: 10
      bit_width: 1
      description: Set this bit to enable data integrity checking by appending a 16
        bit CCITT-CRC to end of the payload.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 11
      bit_width: 1
      description: '1''b1: Force clock on for register. 1''b0: Support clock only
        when application writes registers.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_RX_BRK_EOF_EN
      bit_offset: 12
      bit_width: 1
      description: If this bit is set to 1, UHCI will end payload receive process
        when NULL frame is received by UART.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x4
    size_bits: 32
    description: Raw interrupt status
    fields:
    - !Field
      name: RX_START_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: This is the interrupt raw bit. Triggered when a separator char
        has been sent.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_START_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: This is the interrupt raw bit. Triggered when UHCI detects a separator
        char.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_HUNG_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: This is the interrupt raw bit. Triggered when UHCI takes more time
        to receive data than configure value.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_HUNG_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: This is the interrupt raw bit. Triggered when UHCI takes more time
        to read data from RAM than the configured value.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_S_REG_Q_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: This is the interrupt raw bit. Triggered when UHCI has sent out
        a short packet using single_send registers.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_A_REG_Q_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: This is the interrupt raw bit. Triggered when UHCI has sent out
        a short packet using always_send registers.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This is the interrupt raw bit. Triggered when there are some errors
        in EOF in the transmit data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_CTRL0_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This is the interrupt raw bit. Triggered when set UHCI_APP_CTRL0_IN_SET.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CTRL1_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: This is the interrupt raw bit. Triggered when set UHCI_APP_CTRL1_IN_SET.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ST
    addr: 0x8
    size_bits: 32
    description: Masked interrupt status
    fields:
    - !Field
      name: RX_START_INT_ST
      bit_offset: 0
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_RX_START_INT interrupt
        when UHCI_RX_START_INT_ENA  is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_START_INT_ST
      bit_offset: 1
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_TX_START_INT interrupt
        when UHCI_TX_START_INT_ENA  is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_HUNG_INT_ST
      bit_offset: 2
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_RX_HUNG_INT interrupt
        when UHCI_RX_HUNG_INT_ENA  is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_HUNG_INT_ST
      bit_offset: 3
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_TX_HUNG_INT interrupt
        when UHCI_TX_HUNG_INT_ENA  is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_S_REG_Q_INT_ST
      bit_offset: 4
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_SEND_S_REQ_Q_INT interrupt
        when UHCI_SEND_S_REQ_Q_INT_ENA  is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_A_REG_Q_INT_ST
      bit_offset: 5
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_SEND_A_REQ_Q_INT interrupt
        when UHCI_SEND_A_REQ_Q_INT_ENA  is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_EOF_ERR_INT_ST
      bit_offset: 6
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_OUTLINK_EOF_ERR_INT interrupt
        when UHCI_OUTLINK_EOF_ERR_INT_ENA  is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_CTRL0_INT_ST
      bit_offset: 7
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_APP_CTRL0_INT interrupt
        when UHCI_APP_CTRL0_INT_ENA  is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_CTRL1_INT_ST
      bit_offset: 8
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_APP_CTRL1_INT interrupt
        when UHCI_APP_CTRL1_INT_ENA  is set to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0xc
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: RX_START_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_RX_START_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_START_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_TX_START_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_HUNG_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_RX_HUNG_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_HUNG_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_TX_HUNG_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_S_REG_Q_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_SEND_S_REQ_Q_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_A_REG_Q_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_SEND_A_REQ_Q_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_EOF_ERR_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_OUTLINK_EOF_ERR_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CTRL0_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_APP_CTRL0_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CTRL1_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_APP_CTRL1_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x10
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: RX_START_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear UHCI_RX_START_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_START_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear UHCI_TX_START_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_HUNG_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear UHCI_RX_HUNG_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_HUNG_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear UHCI_TX_HUNG_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SEND_S_REG_Q_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear UHCI_SEND_S_REQ_Q_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SEND_A_REG_Q_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear UHCI_SEND_A_REQ_Q_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTLINK_EOF_ERR_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear UHCI_OUTLINK_EOF_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: APP_CTRL0_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear UHCI_APP_CTRL0_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: APP_CTRL1_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear UHCI_APP_CTRL1_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: APP_INT_SET
    addr: 0x14
    size_bits: 32
    description: Software interrupt trigger source
    fields:
    - !Field
      name: APP_CTRL0_INT_SET
      bit_offset: 0
      bit_width: 1
      description: This bit is software interrupt trigger source of UHCI_APP_CTRL0_INT.
      read_allowed: false
      write_allowed: true
    - !Field
      name: APP_CTRL1_INT_SET
      bit_offset: 1
      bit_width: 1
      description: This bit is software interrupt trigger source of UHCI_APP_CTRL1_INT.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CONF1
    addr: 0x18
    size_bits: 32
    description: UHCI configuration register
    reset_value: 0x33
    fields:
    - !Field
      name: CHECK_SUM_EN
      bit_offset: 0
      bit_width: 1
      description: This is the enable bit to check header checksum when UHCI receives
        a data packet.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHECK_SEQ_EN
      bit_offset: 1
      bit_width: 1
      description: This is the enable bit to check sequence number when UHCI receives
        a data packet.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC_DISABLE
      bit_offset: 2
      bit_width: 1
      description: Set this bit to support CRC calculation. Data Integrity Check Present
        bit in UHCI packet frame should be 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAVE_HEAD
      bit_offset: 3
      bit_width: 1
      description: Set this bit to save the packet header when HCI receives a data
        packet.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CHECK_SUM_RE
      bit_offset: 4
      bit_width: 1
      description: Set this bit to encode the data packet with a checksum.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_ACK_NUM_RE
      bit_offset: 5
      bit_width: 1
      description: Set this bit to encode the data packet with an acknowledgment when
        a reliable packet is to be transmit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAIT_SW_START
      bit_offset: 7
      bit_width: 1
      description: The uhci-encoder will jump to ST_SW_WAIT status if this register
        is set to 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_START
      bit_offset: 8
      bit_width: 1
      description: If current UHCI_ENCODE_STATE is ST_SW_WAIT, the UHCI will start
        to send data packet out when this bit is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATE0
    addr: 0x1c
    size_bits: 32
    description: UHCI receive status
    fields:
    - !Field
      name: RX_ERR_CAUSE
      bit_offset: 0
      bit_width: 3
      description: 'This register indicates the error type when DMA has received a
        packet with error. 3''b001: Checksum error in HCI packet. 3''b010: Sequence
        number error in HCI packet. 3''b011: CRC bit error in HCI packet. 3''b100:
        0xc0 is found but received HCI packet is not end. 3''b101: 0xc0 is not found
        when receiving HCI packet is end. 3''b110: CRC check error.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: DECODE_STATE
      bit_offset: 3
      bit_width: 3
      description: UHCI decoder status.
      read_allowed: true
      write_allowed: false
  - !Register
    name: STATE1
    addr: 0x20
    size_bits: 32
    description: UHCI transmit status
    fields:
    - !Field
      name: ENCODE_STATE
      bit_offset: 0
      bit_width: 3
      description: UHCI encoder status.
      read_allowed: true
      write_allowed: false
  - !Register
    name: ESCAPE_CONF
    addr: 0x24
    size_bits: 32
    description: Escape character configuration
    reset_value: 0x33
    fields:
    - !Field
      name: TX_C0_ESC_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable decoding char 0xc0 when DMA receives data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DB_ESC_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable decoding char 0xdb when DMA receives data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_11_ESC_EN
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable decoding flow control char 0x11 when DMA
        receives data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_13_ESC_EN
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable decoding flow control char 0x13 when DMA
        receives data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_C0_ESC_EN
      bit_offset: 4
      bit_width: 1
      description: Set this bit to enable replacing 0xc0 by special char when DMA
        sends data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_DB_ESC_EN
      bit_offset: 5
      bit_width: 1
      description: Set this bit to enable replacing 0xdb by special char when DMA
        sends data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_11_ESC_EN
      bit_offset: 6
      bit_width: 1
      description: Set this bit to enable replacing flow control char 0x11 by special
        char when DMA sends data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_13_ESC_EN
      bit_offset: 7
      bit_width: 1
      description: Set this bit to enable replacing flow control char 0x13 by special
        char when DMA sends data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: HUNG_CONF
    addr: 0x28
    size_bits: 32
    description: Timeout configuration
    reset_value: 0x810810
    fields:
    - !Field
      name: TXFIFO_TIMEOUT
      bit_offset: 0
      bit_width: 8
      description: This register stores the timeout value. It will produce the UHCI_TX_HUNG_INT
        interrupt when DMA takes more time to receive data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_TIMEOUT_SHIFT
      bit_offset: 8
      bit_width: 3
      description: This register is used to configure the tick count maximum value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_TIMEOUT_ENA
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for Tx-FIFO receive-data timeout.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TIMEOUT
      bit_offset: 12
      bit_width: 8
      description: This register stores the timeout value. It will produce the UHCI_RX_HUNG_INT
        interrupt when DMA takes more time to read data from RAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TIMEOUT_SHIFT
      bit_offset: 20
      bit_width: 3
      description: This register is used to configure the tick count maximum value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TIMEOUT_ENA
      bit_offset: 23
      bit_width: 1
      description: This is the enable bit for DMA send-data timeout.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ACK_NUM
    addr: 0x2c
    size_bits: 32
    description: UHCI ACK number configuration
    reset_value: 0x8
    fields:
    - !Field
      name: ACK_NUM
      bit_offset: 0
      bit_width: 3
      description: This ACK number used in software flow control.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOAD
      bit_offset: 3
      bit_width: 1
      description: Set this bit to 1, the value configured by UHCI_ACK_NUM would be
        loaded.
      read_allowed: false
      write_allowed: true
  - !Register
    name: RX_HEAD
    addr: 0x30
    size_bits: 32
    description: UHCI packet header register
    fields:
    - !Field
      name: RX_HEAD
      bit_offset: 0
      bit_width: 32
      description: This register stores the header of the current received packet.
      read_allowed: true
      write_allowed: false
  - !Register
    name: QUICK_SENT
    addr: 0x34
    size_bits: 32
    description: UHCI quick send configuration register
    fields:
    - !Field
      name: SINGLE_SEND_NUM
      bit_offset: 0
      bit_width: 3
      description: This register is used to specify the single_send register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SINGLE_SEND_EN
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable single_send mode to send short packet.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALWAYS_SEND_NUM
      bit_offset: 4
      bit_width: 3
      description: This register is used to specify the always_send register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALWAYS_SEND_EN
      bit_offset: 7
      bit_width: 1
      description: Set this bit to enable always_send mode to send short packet.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q0_WORD0
    addr: 0x38
    size_bits: 32
    description: Q0_WORD0 quick_sent register
    fields:
    - !Field
      name: SEND_Q0_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q0_WORD1
    addr: 0x3c
    size_bits: 32
    description: Q0_WORD1 quick_sent register
    fields:
    - !Field
      name: SEND_Q0_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q1_WORD0
    addr: 0x40
    size_bits: 32
    description: Q1_WORD0 quick_sent register
    fields:
    - !Field
      name: SEND_Q1_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q1_WORD1
    addr: 0x44
    size_bits: 32
    description: Q1_WORD1 quick_sent register
    fields:
    - !Field
      name: SEND_Q1_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q2_WORD0
    addr: 0x48
    size_bits: 32
    description: Q2_WORD0 quick_sent register
    fields:
    - !Field
      name: SEND_Q2_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q2_WORD1
    addr: 0x4c
    size_bits: 32
    description: Q2_WORD1 quick_sent register
    fields:
    - !Field
      name: SEND_Q2_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q3_WORD0
    addr: 0x50
    size_bits: 32
    description: Q3_WORD0 quick_sent register
    fields:
    - !Field
      name: SEND_Q3_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q3_WORD1
    addr: 0x54
    size_bits: 32
    description: Q3_WORD1 quick_sent register
    fields:
    - !Field
      name: SEND_Q3_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q4_WORD0
    addr: 0x58
    size_bits: 32
    description: Q4_WORD0 quick_sent register
    fields:
    - !Field
      name: SEND_Q4_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q4_WORD1
    addr: 0x5c
    size_bits: 32
    description: Q4_WORD1 quick_sent register
    fields:
    - !Field
      name: SEND_Q4_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q5_WORD0
    addr: 0x60
    size_bits: 32
    description: Q5_WORD0 quick_sent register
    fields:
    - !Field
      name: SEND_Q5_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q5_WORD1
    addr: 0x64
    size_bits: 32
    description: Q5_WORD1 quick_sent register
    fields:
    - !Field
      name: SEND_Q5_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q6_WORD0
    addr: 0x68
    size_bits: 32
    description: Q6_WORD0 quick_sent register
    fields:
    - !Field
      name: SEND_Q6_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q6_WORD1
    addr: 0x6c
    size_bits: 32
    description: Q6_WORD1 quick_sent register
    fields:
    - !Field
      name: SEND_Q6_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF0
    addr: 0x70
    size_bits: 32
    description: Escape sequence configuration register 0
    reset_value: 0xdcdbc0
    fields:
    - !Field
      name: SEPER_CHAR
      bit_offset: 0
      bit_width: 8
      description: This register is used to define the separate char that need to
        be encoded, default is 0xc0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEPER_ESC_CHAR0
      bit_offset: 8
      bit_width: 8
      description: This register is used to define the first char of slip escape sequence
        when encoding the separate char, default is 0xdb.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEPER_ESC_CHAR1
      bit_offset: 16
      bit_width: 8
      description: This register is used to define the second char of slip escape
        sequence when encoding the separate char, default is 0xdc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF1
    addr: 0x74
    size_bits: 32
    description: Escape sequence configuration register 1
    reset_value: 0xdddbdb
    fields:
    - !Field
      name: ESC_SEQ0
      bit_offset: 0
      bit_width: 8
      description: This register is used to define a char that need to be encoded,
        default is 0xdb that used as the first char of slip escape sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ0_CHAR0
      bit_offset: 8
      bit_width: 8
      description: This register is used to define the first char of slip escape sequence
        when encoding the UHCI_ESC_SEQ0, default is 0xdb.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ0_CHAR1
      bit_offset: 16
      bit_width: 8
      description: This register is used to define the second char of slip escape
        sequence when encoding the UHCI_ESC_SEQ0, default is 0xdd.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF2
    addr: 0x78
    size_bits: 32
    description: Escape sequence configuration register 2
    reset_value: 0xdedb11
    fields:
    - !Field
      name: ESC_SEQ1
      bit_offset: 0
      bit_width: 8
      description: This register is used to define a char that need to be encoded,
        default is 0x11 that used as flow control char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ1_CHAR0
      bit_offset: 8
      bit_width: 8
      description: This register is used to define the first char of slip escape sequence
        when encoding the UHCI_ESC_SEQ1, default is 0xdb.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ1_CHAR1
      bit_offset: 16
      bit_width: 8
      description: This register is used to define the second char of slip escape
        sequence when encoding the UHCI_ESC_SEQ1, default is 0xde.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF3
    addr: 0x7c
    size_bits: 32
    description: Escape sequence configuration register 3
    reset_value: 0xdfdb13
    fields:
    - !Field
      name: ESC_SEQ2
      bit_offset: 0
      bit_width: 8
      description: This register is used to define a char that need to be decoded,
        default is 0x13 that used as flow control char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ2_CHAR0
      bit_offset: 8
      bit_width: 8
      description: This register is used to define the first char of slip escape sequence
        when encoding the UHCI_ESC_SEQ2, default is 0xdb.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ2_CHAR1
      bit_offset: 16
      bit_width: 8
      description: This register is used to define the second char of slip escape
        sequence when encoding the UHCI_ESC_SEQ2, default is 0xdf.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_THRES
    addr: 0x80
    size_bits: 32
    description: Configure register for packet length
    reset_value: 0x80
    fields:
    - !Field
      name: PKT_THRS
      bit_offset: 0
      bit_width: 13
      description: This register is used to configure the maximum value of the packet
        length when UHCI_HEAD_EN is 0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x84
    size_bits: 32
    description: UHCI version  control register
    reset_value: 0x2010090
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: This is the version control register.
      read_allowed: true
      write_allowed: true
- !Module
  name: UHCI1
  description: Universal Host Controller Interface
  base_addr: 0x6000c000
  size: 0x88
  registers:
  - !Register
    name: CONF0
    addr: 0x0
    size_bits: 32
    description: UHCI configuration register
    reset_value: 0x6e0
    fields:
    - !Field
      name: TX_RST
      bit_offset: 0
      bit_width: 1
      description: Write 1, then write 0 to this bit to reset decode state machine.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_RST
      bit_offset: 1
      bit_width: 1
      description: Write 1, then write 0 to this bit to reset encode state machine.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART0_CE
      bit_offset: 2
      bit_width: 1
      description: Set this bit to link up HCI and UART0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART1_CE
      bit_offset: 3
      bit_width: 1
      description: Set this bit to link up HCI and UART1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART2_CE
      bit_offset: 4
      bit_width: 1
      description: Set this bit to link up HCI and UART2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEPER_EN
      bit_offset: 5
      bit_width: 1
      description: Set this bit to separate the data frame using a special char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HEAD_EN
      bit_offset: 6
      bit_width: 1
      description: Set this bit to encode the data packet with a formatting header.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC_REC_EN
      bit_offset: 7
      bit_width: 1
      description: Set this bit to enable UHCI to receive the 16 bit CRC.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_IDLE_EOF_EN
      bit_offset: 8
      bit_width: 1
      description: If this bit is set to 1, UHCI will end the payload receiving process
        when UART has been in idle state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LEN_EOF_EN
      bit_offset: 9
      bit_width: 1
      description: If this bit is set to 1, UHCI decoder receiving payload data is
        end when the receiving byte count has reached the specified value. The value
        is payload length indicated by UHCI packet header when UHCI_HEAD_EN is 1 or
        the value is configuration value when UHCI_HEAD_EN is 0. If this bit is set
        to 0, UHCI decoder receiving payload data is end when 0xc0 is received.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENCODE_CRC_EN
      bit_offset: 10
      bit_width: 1
      description: Set this bit to enable data integrity checking by appending a 16
        bit CCITT-CRC to end of the payload.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 11
      bit_width: 1
      description: '1''b1: Force clock on for register. 1''b0: Support clock only
        when application writes registers.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_RX_BRK_EOF_EN
      bit_offset: 12
      bit_width: 1
      description: If this bit is set to 1, UHCI will end payload receive process
        when NULL frame is received by UART.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x4
    size_bits: 32
    description: Raw interrupt status
    fields:
    - !Field
      name: RX_START_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: This is the interrupt raw bit. Triggered when a separator char
        has been sent.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_START_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: This is the interrupt raw bit. Triggered when UHCI detects a separator
        char.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_HUNG_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: This is the interrupt raw bit. Triggered when UHCI takes more time
        to receive data than configure value.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_HUNG_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: This is the interrupt raw bit. Triggered when UHCI takes more time
        to read data from RAM than the configured value.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_S_REG_Q_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: This is the interrupt raw bit. Triggered when UHCI has sent out
        a short packet using single_send registers.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_A_REG_Q_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: This is the interrupt raw bit. Triggered when UHCI has sent out
        a short packet using always_send registers.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This is the interrupt raw bit. Triggered when there are some errors
        in EOF in the transmit data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_CTRL0_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This is the interrupt raw bit. Triggered when set UHCI_APP_CTRL0_IN_SET.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CTRL1_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: This is the interrupt raw bit. Triggered when set UHCI_APP_CTRL1_IN_SET.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ST
    addr: 0x8
    size_bits: 32
    description: Masked interrupt status
    fields:
    - !Field
      name: RX_START_INT_ST
      bit_offset: 0
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_RX_START_INT interrupt
        when UHCI_RX_START_INT_ENA  is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_START_INT_ST
      bit_offset: 1
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_TX_START_INT interrupt
        when UHCI_TX_START_INT_ENA  is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_HUNG_INT_ST
      bit_offset: 2
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_RX_HUNG_INT interrupt
        when UHCI_RX_HUNG_INT_ENA  is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_HUNG_INT_ST
      bit_offset: 3
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_TX_HUNG_INT interrupt
        when UHCI_TX_HUNG_INT_ENA  is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_S_REG_Q_INT_ST
      bit_offset: 4
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_SEND_S_REQ_Q_INT interrupt
        when UHCI_SEND_S_REQ_Q_INT_ENA  is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_A_REG_Q_INT_ST
      bit_offset: 5
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_SEND_A_REQ_Q_INT interrupt
        when UHCI_SEND_A_REQ_Q_INT_ENA  is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_EOF_ERR_INT_ST
      bit_offset: 6
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_OUTLINK_EOF_ERR_INT interrupt
        when UHCI_OUTLINK_EOF_ERR_INT_ENA  is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_CTRL0_INT_ST
      bit_offset: 7
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_APP_CTRL0_INT interrupt
        when UHCI_APP_CTRL0_INT_ENA  is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_CTRL1_INT_ST
      bit_offset: 8
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_APP_CTRL1_INT interrupt
        when UHCI_APP_CTRL1_INT_ENA  is set to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0xc
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: RX_START_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_RX_START_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_START_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_TX_START_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_HUNG_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_RX_HUNG_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_HUNG_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_TX_HUNG_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_S_REG_Q_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_SEND_S_REQ_Q_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_A_REG_Q_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_SEND_A_REQ_Q_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_EOF_ERR_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_OUTLINK_EOF_ERR_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CTRL0_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_APP_CTRL0_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CTRL1_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_APP_CTRL1_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x10
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: RX_START_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear UHCI_RX_START_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_START_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear UHCI_TX_START_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_HUNG_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear UHCI_RX_HUNG_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_HUNG_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear UHCI_TX_HUNG_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SEND_S_REG_Q_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear UHCI_SEND_S_REQ_Q_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SEND_A_REG_Q_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear UHCI_SEND_A_REQ_Q_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTLINK_EOF_ERR_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear UHCI_OUTLINK_EOF_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: APP_CTRL0_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear UHCI_APP_CTRL0_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: APP_CTRL1_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear UHCI_APP_CTRL1_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: APP_INT_SET
    addr: 0x14
    size_bits: 32
    description: Software interrupt trigger source
    fields:
    - !Field
      name: APP_CTRL0_INT_SET
      bit_offset: 0
      bit_width: 1
      description: This bit is software interrupt trigger source of UHCI_APP_CTRL0_INT.
      read_allowed: false
      write_allowed: true
    - !Field
      name: APP_CTRL1_INT_SET
      bit_offset: 1
      bit_width: 1
      description: This bit is software interrupt trigger source of UHCI_APP_CTRL1_INT.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CONF1
    addr: 0x18
    size_bits: 32
    description: UHCI configuration register
    reset_value: 0x33
    fields:
    - !Field
      name: CHECK_SUM_EN
      bit_offset: 0
      bit_width: 1
      description: This is the enable bit to check header checksum when UHCI receives
        a data packet.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHECK_SEQ_EN
      bit_offset: 1
      bit_width: 1
      description: This is the enable bit to check sequence number when UHCI receives
        a data packet.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC_DISABLE
      bit_offset: 2
      bit_width: 1
      description: Set this bit to support CRC calculation. Data Integrity Check Present
        bit in UHCI packet frame should be 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAVE_HEAD
      bit_offset: 3
      bit_width: 1
      description: Set this bit to save the packet header when HCI receives a data
        packet.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CHECK_SUM_RE
      bit_offset: 4
      bit_width: 1
      description: Set this bit to encode the data packet with a checksum.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_ACK_NUM_RE
      bit_offset: 5
      bit_width: 1
      description: Set this bit to encode the data packet with an acknowledgment when
        a reliable packet is to be transmit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAIT_SW_START
      bit_offset: 7
      bit_width: 1
      description: The uhci-encoder will jump to ST_SW_WAIT status if this register
        is set to 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_START
      bit_offset: 8
      bit_width: 1
      description: If current UHCI_ENCODE_STATE is ST_SW_WAIT, the UHCI will start
        to send data packet out when this bit is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATE0
    addr: 0x1c
    size_bits: 32
    description: UHCI receive status
    fields:
    - !Field
      name: RX_ERR_CAUSE
      bit_offset: 0
      bit_width: 3
      description: 'This register indicates the error type when DMA has received a
        packet with error. 3''b001: Checksum error in HCI packet. 3''b010: Sequence
        number error in HCI packet. 3''b011: CRC bit error in HCI packet. 3''b100:
        0xc0 is found but received HCI packet is not end. 3''b101: 0xc0 is not found
        when receiving HCI packet is end. 3''b110: CRC check error.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: DECODE_STATE
      bit_offset: 3
      bit_width: 3
      description: UHCI decoder status.
      read_allowed: true
      write_allowed: false
  - !Register
    name: STATE1
    addr: 0x20
    size_bits: 32
    description: UHCI transmit status
    fields:
    - !Field
      name: ENCODE_STATE
      bit_offset: 0
      bit_width: 3
      description: UHCI encoder status.
      read_allowed: true
      write_allowed: false
  - !Register
    name: ESCAPE_CONF
    addr: 0x24
    size_bits: 32
    description: Escape character configuration
    reset_value: 0x33
    fields:
    - !Field
      name: TX_C0_ESC_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable decoding char 0xc0 when DMA receives data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DB_ESC_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable decoding char 0xdb when DMA receives data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_11_ESC_EN
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable decoding flow control char 0x11 when DMA
        receives data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_13_ESC_EN
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable decoding flow control char 0x13 when DMA
        receives data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_C0_ESC_EN
      bit_offset: 4
      bit_width: 1
      description: Set this bit to enable replacing 0xc0 by special char when DMA
        sends data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_DB_ESC_EN
      bit_offset: 5
      bit_width: 1
      description: Set this bit to enable replacing 0xdb by special char when DMA
        sends data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_11_ESC_EN
      bit_offset: 6
      bit_width: 1
      description: Set this bit to enable replacing flow control char 0x11 by special
        char when DMA sends data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_13_ESC_EN
      bit_offset: 7
      bit_width: 1
      description: Set this bit to enable replacing flow control char 0x13 by special
        char when DMA sends data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: HUNG_CONF
    addr: 0x28
    size_bits: 32
    description: Timeout configuration
    reset_value: 0x810810
    fields:
    - !Field
      name: TXFIFO_TIMEOUT
      bit_offset: 0
      bit_width: 8
      description: This register stores the timeout value. It will produce the UHCI_TX_HUNG_INT
        interrupt when DMA takes more time to receive data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_TIMEOUT_SHIFT
      bit_offset: 8
      bit_width: 3
      description: This register is used to configure the tick count maximum value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_TIMEOUT_ENA
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for Tx-FIFO receive-data timeout.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TIMEOUT
      bit_offset: 12
      bit_width: 8
      description: This register stores the timeout value. It will produce the UHCI_RX_HUNG_INT
        interrupt when DMA takes more time to read data from RAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TIMEOUT_SHIFT
      bit_offset: 20
      bit_width: 3
      description: This register is used to configure the tick count maximum value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TIMEOUT_ENA
      bit_offset: 23
      bit_width: 1
      description: This is the enable bit for DMA send-data timeout.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ACK_NUM
    addr: 0x2c
    size_bits: 32
    description: UHCI ACK number configuration
    reset_value: 0x8
    fields:
    - !Field
      name: ACK_NUM
      bit_offset: 0
      bit_width: 3
      description: This ACK number used in software flow control.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOAD
      bit_offset: 3
      bit_width: 1
      description: Set this bit to 1, the value configured by UHCI_ACK_NUM would be
        loaded.
      read_allowed: false
      write_allowed: true
  - !Register
    name: RX_HEAD
    addr: 0x30
    size_bits: 32
    description: UHCI packet header register
    fields:
    - !Field
      name: RX_HEAD
      bit_offset: 0
      bit_width: 32
      description: This register stores the header of the current received packet.
      read_allowed: true
      write_allowed: false
  - !Register
    name: QUICK_SENT
    addr: 0x34
    size_bits: 32
    description: UHCI quick send configuration register
    fields:
    - !Field
      name: SINGLE_SEND_NUM
      bit_offset: 0
      bit_width: 3
      description: This register is used to specify the single_send register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SINGLE_SEND_EN
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable single_send mode to send short packet.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALWAYS_SEND_NUM
      bit_offset: 4
      bit_width: 3
      description: This register is used to specify the always_send register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALWAYS_SEND_EN
      bit_offset: 7
      bit_width: 1
      description: Set this bit to enable always_send mode to send short packet.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q0_WORD0
    addr: 0x38
    size_bits: 32
    description: Q0_WORD0 quick_sent register
    fields:
    - !Field
      name: SEND_Q0_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q0_WORD1
    addr: 0x3c
    size_bits: 32
    description: Q0_WORD1 quick_sent register
    fields:
    - !Field
      name: SEND_Q0_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q1_WORD0
    addr: 0x40
    size_bits: 32
    description: Q1_WORD0 quick_sent register
    fields:
    - !Field
      name: SEND_Q1_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q1_WORD1
    addr: 0x44
    size_bits: 32
    description: Q1_WORD1 quick_sent register
    fields:
    - !Field
      name: SEND_Q1_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q2_WORD0
    addr: 0x48
    size_bits: 32
    description: Q2_WORD0 quick_sent register
    fields:
    - !Field
      name: SEND_Q2_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q2_WORD1
    addr: 0x4c
    size_bits: 32
    description: Q2_WORD1 quick_sent register
    fields:
    - !Field
      name: SEND_Q2_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q3_WORD0
    addr: 0x50
    size_bits: 32
    description: Q3_WORD0 quick_sent register
    fields:
    - !Field
      name: SEND_Q3_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q3_WORD1
    addr: 0x54
    size_bits: 32
    description: Q3_WORD1 quick_sent register
    fields:
    - !Field
      name: SEND_Q3_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q4_WORD0
    addr: 0x58
    size_bits: 32
    description: Q4_WORD0 quick_sent register
    fields:
    - !Field
      name: SEND_Q4_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q4_WORD1
    addr: 0x5c
    size_bits: 32
    description: Q4_WORD1 quick_sent register
    fields:
    - !Field
      name: SEND_Q4_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q5_WORD0
    addr: 0x60
    size_bits: 32
    description: Q5_WORD0 quick_sent register
    fields:
    - !Field
      name: SEND_Q5_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q5_WORD1
    addr: 0x64
    size_bits: 32
    description: Q5_WORD1 quick_sent register
    fields:
    - !Field
      name: SEND_Q5_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q6_WORD0
    addr: 0x68
    size_bits: 32
    description: Q6_WORD0 quick_sent register
    fields:
    - !Field
      name: SEND_Q6_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q6_WORD1
    addr: 0x6c
    size_bits: 32
    description: Q6_WORD1 quick_sent register
    fields:
    - !Field
      name: SEND_Q6_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when specified by
        UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF0
    addr: 0x70
    size_bits: 32
    description: Escape sequence configuration register 0
    reset_value: 0xdcdbc0
    fields:
    - !Field
      name: SEPER_CHAR
      bit_offset: 0
      bit_width: 8
      description: This register is used to define the separate char that need to
        be encoded, default is 0xc0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEPER_ESC_CHAR0
      bit_offset: 8
      bit_width: 8
      description: This register is used to define the first char of slip escape sequence
        when encoding the separate char, default is 0xdb.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEPER_ESC_CHAR1
      bit_offset: 16
      bit_width: 8
      description: This register is used to define the second char of slip escape
        sequence when encoding the separate char, default is 0xdc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF1
    addr: 0x74
    size_bits: 32
    description: Escape sequence configuration register 1
    reset_value: 0xdddbdb
    fields:
    - !Field
      name: ESC_SEQ0
      bit_offset: 0
      bit_width: 8
      description: This register is used to define a char that need to be encoded,
        default is 0xdb that used as the first char of slip escape sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ0_CHAR0
      bit_offset: 8
      bit_width: 8
      description: This register is used to define the first char of slip escape sequence
        when encoding the UHCI_ESC_SEQ0, default is 0xdb.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ0_CHAR1
      bit_offset: 16
      bit_width: 8
      description: This register is used to define the second char of slip escape
        sequence when encoding the UHCI_ESC_SEQ0, default is 0xdd.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF2
    addr: 0x78
    size_bits: 32
    description: Escape sequence configuration register 2
    reset_value: 0xdedb11
    fields:
    - !Field
      name: ESC_SEQ1
      bit_offset: 0
      bit_width: 8
      description: This register is used to define a char that need to be encoded,
        default is 0x11 that used as flow control char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ1_CHAR0
      bit_offset: 8
      bit_width: 8
      description: This register is used to define the first char of slip escape sequence
        when encoding the UHCI_ESC_SEQ1, default is 0xdb.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ1_CHAR1
      bit_offset: 16
      bit_width: 8
      description: This register is used to define the second char of slip escape
        sequence when encoding the UHCI_ESC_SEQ1, default is 0xde.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF3
    addr: 0x7c
    size_bits: 32
    description: Escape sequence configuration register 3
    reset_value: 0xdfdb13
    fields:
    - !Field
      name: ESC_SEQ2
      bit_offset: 0
      bit_width: 8
      description: This register is used to define a char that need to be decoded,
        default is 0x13 that used as flow control char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ2_CHAR0
      bit_offset: 8
      bit_width: 8
      description: This register is used to define the first char of slip escape sequence
        when encoding the UHCI_ESC_SEQ2, default is 0xdb.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ2_CHAR1
      bit_offset: 16
      bit_width: 8
      description: This register is used to define the second char of slip escape
        sequence when encoding the UHCI_ESC_SEQ2, default is 0xdf.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_THRES
    addr: 0x80
    size_bits: 32
    description: Configure register for packet length
    reset_value: 0x80
    fields:
    - !Field
      name: PKT_THRS
      bit_offset: 0
      bit_width: 13
      description: This register is used to configure the maximum value of the packet
        length when UHCI_HEAD_EN is 0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x84
    size_bits: 32
    description: UHCI version  control register
    reset_value: 0x2010090
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: This is the version control register.
      read_allowed: true
      write_allowed: true
- !Module
  name: USB_DEVICE
  description: Peripheral USB_DEVICE
  base_addr: 0x60038000
  size: 0x50
  registers:
  - !Register
    name: EP1
    addr: 0x0
    size_bits: 32
    description: Endpoint 1 FIFO register
    fields:
    - !Field
      name: RDWR_BYTE
      bit_offset: 0
      bit_width: 8
      description: Write and read byte data to/from UART Tx/Rx FIFO through this field.
        When USB_DEVICE_SERIAL_IN_EMPTY_INT is set, then user can write data (up to
        64 bytes) into UART Tx FIFO. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is set,
        user can check USB_DEVICE_OUT_EP1_WR_ADDR USB_DEVICE_OUT_EP0_RD_ADDR to know
        how many data is received, then read data from UART Rx FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EP1_CONF
    addr: 0x4
    size_bits: 32
    description: Endpoint 1 configure and status register
    reset_value: 0x2
    fields:
    - !Field
      name: WR_DONE
      bit_offset: 0
      bit_width: 1
      description: Set this bit to indicate writing byte data to UART Tx FIFO is done.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SERIAL_IN_EP_DATA_FREE
      bit_offset: 1
      bit_width: 1
      description: '1''b1: Indicate UART Tx FIFO is not full and can write data into
        in. After writing USB_DEVICE_WR_DONE, this bit would be 0 until data in UART
        Tx FIFO is read by USB Host.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SERIAL_OUT_EP_DATA_AVAIL
      bit_offset: 2
      bit_width: 1
      description: '1''b1: Indicate there is data in UART Rx FIFO.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_RAW
    addr: 0x8
    size_bits: 32
    description: Raw status interrupt
    reset_value: 0x8
    fields:
    - !Field
      name: JTAG_IN_FLUSH_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt bit turns to high level when flush cmd is received
        for IN endpoint 2 of JTAG.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SOF_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt bit turns to high level when SOF frame is received.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SERIAL_OUT_RECV_PKT_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt bit turns to high level when Serial Port OUT
        Endpoint received one packet.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SERIAL_IN_EMPTY_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt bit turns to high level when Serial Port IN Endpoint
        is empty.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PID_ERR_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt bit turns to high level when pid error is detected.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CRC5_ERR_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt bit turns to high level when CRC5 error is detected.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CRC16_ERR_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt bit turns to high level when CRC16 error is detected.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STUFF_ERR_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt bit turns to high level when stuff error is detected.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_TOKEN_REC_IN_EP1_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt bit turns to high level when IN token for IN
        endpoint 1 is received.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_BUS_RESET_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: The raw interrupt bit turns to high level when usb bus reset is
        detected.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EP1_ZERO_PAYLOAD_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: The raw interrupt bit turns to high level when OUT endpoint 1 received
        packet with zero palyload.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EP2_ZERO_PAYLOAD_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: The raw interrupt bit turns to high level when OUT endpoint 2 received
        packet with zero palyload.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0xc
    size_bits: 32
    description: Masked interrupt
    fields:
    - !Field
      name: JTAG_IN_FLUSH_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_JTAG_IN_FLUSH_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SOF_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_SOF_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SERIAL_OUT_RECV_PKT_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SERIAL_IN_EMPTY_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_SERIAL_IN_EMPTY_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PID_ERR_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_PID_ERR_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CRC5_ERR_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_CRC5_ERR_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CRC16_ERR_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_CRC16_ERR_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STUFF_ERR_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_STUFF_ERR_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_TOKEN_REC_IN_EP1_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_IN_TOKEN_REC_IN_EP1_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_BUS_RESET_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_USB_BUS_RESET_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EP1_ZERO_PAYLOAD_INT_ST
      bit_offset: 10
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EP2_ZERO_PAYLOAD_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT
        interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x10
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: JTAG_IN_FLUSH_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SOF_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_SOF_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SERIAL_OUT_RECV_PKT_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SERIAL_IN_EMPTY_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_SERIAL_IN_EMPTY_INT
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID_ERR_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_PID_ERR_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC5_ERR_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_CRC5_ERR_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC16_ERR_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_CRC16_ERR_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STUFF_ERR_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_STUFF_ERR_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_TOKEN_REC_IN_EP1_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_IN_TOKEN_REC_IN_EP1_INT
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_BUS_RESET_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_USB_BUS_RESET_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EP1_ZERO_PAYLOAD_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EP2_ZERO_PAYLOAD_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT
        interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x14
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: JTAG_IN_FLUSH_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SOF_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_JTAG_SOF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SERIAL_OUT_RECV_PKT_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SERIAL_IN_EMPTY_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: PID_ERR_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_PID_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CRC5_ERR_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_CRC5_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CRC16_ERR_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_CRC16_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: STUFF_ERR_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_STUFF_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_TOKEN_REC_IN_EP1_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_IN_TOKEN_IN_EP1_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: USB_BUS_RESET_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_USB_BUS_RESET_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_EP1_ZERO_PAYLOAD_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_EP2_ZERO_PAYLOAD_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CONF0
    addr: 0x18
    size_bits: 32
    description: Configure 0 register
    reset_value: 0x4200
    fields:
    - !Field
      name: PHY_SEL
      bit_offset: 0
      bit_width: 1
      description: Select internal/external PHY
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXCHG_PINS_OVERRIDE
      bit_offset: 1
      bit_width: 1
      description: Enable software control USB D+ D- exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXCHG_PINS
      bit_offset: 2
      bit_width: 1
      description: USB D+ D- exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: VREFH
      bit_offset: 3
      bit_width: 2
      description: Control single-end input high threshold,1.76V to 2V, step 80mV
      read_allowed: true
      write_allowed: true
    - !Field
      name: VREFL
      bit_offset: 5
      bit_width: 2
      description: Control single-end input low threshold,0.8V to 1.04V, step 80mV
      read_allowed: true
      write_allowed: true
    - !Field
      name: VREF_OVERRIDE
      bit_offset: 7
      bit_width: 1
      description: Enable software control input  threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD_PULL_OVERRIDE
      bit_offset: 8
      bit_width: 1
      description: Enable software control USB D+ D- pullup pulldown
      read_allowed: true
      write_allowed: true
    - !Field
      name: DP_PULLUP
      bit_offset: 9
      bit_width: 1
      description: Control USB D+ pull up.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DP_PULLDOWN
      bit_offset: 10
      bit_width: 1
      description: Control USB D+ pull down.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DM_PULLUP
      bit_offset: 11
      bit_width: 1
      description: Control USB D- pull up.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DM_PULLDOWN
      bit_offset: 12
      bit_width: 1
      description: Control USB D- pull down.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PULLUP_VALUE
      bit_offset: 13
      bit_width: 1
      description: Control pull up value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_PAD_ENABLE
      bit_offset: 14
      bit_width: 1
      description: Enable USB pad function.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PHY_TX_EDGE_SEL
      bit_offset: 15
      bit_width: 1
      description: '0: TX output at clock negedge. 1: Tx output at clock posedge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_JTAG_BRIDGE_EN
      bit_offset: 16
      bit_width: 1
      description: Set this bit usb_jtag, the connection between usb_jtag and internal
        JTAG is disconnected, and MTMS, MTDI, MTCK are output through GPIO Matrix,
        MTDO is input through GPIO Matrix.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEST
    addr: 0x1c
    size_bits: 32
    description: USB Internal PHY test register
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: Enable test of the USB pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_OE
      bit_offset: 1
      bit_width: 1
      description: USB pad oen in test
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DP
      bit_offset: 2
      bit_width: 1
      description: USB D+ tx value in test
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DM
      bit_offset: 3
      bit_width: 1
      description: USB D- tx value in test
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_RCV
      bit_offset: 4
      bit_width: 1
      description: USB differential rx value in test
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_DP
      bit_offset: 5
      bit_width: 1
      description: USB D+ rx value in test
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_DM
      bit_offset: 6
      bit_width: 1
      description: USB D- rx value in test
      read_allowed: true
      write_allowed: false
  - !Register
    name: JFIFO_ST
    addr: 0x20
    size_bits: 32
    description: USB-JTAG FIFO status
    reset_value: 0x44
    fields:
    - !Field
      name: IN_FIFO_CNT
      bit_offset: 0
      bit_width: 2
      description: JTAT in fifo counter.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_FIFO_EMPTY
      bit_offset: 2
      bit_width: 1
      description: '1: JTAG in fifo is empty.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_FIFO_FULL
      bit_offset: 3
      bit_width: 1
      description: '1: JTAG in fifo is full.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_FIFO_CNT
      bit_offset: 4
      bit_width: 2
      description: JTAT out fifo counter.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_FIFO_EMPTY
      bit_offset: 6
      bit_width: 1
      description: '1: JTAG out fifo is empty.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_FIFO_FULL
      bit_offset: 7
      bit_width: 1
      description: '1: JTAG out fifo is full.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_FIFO_RESET
      bit_offset: 8
      bit_width: 1
      description: Write 1 to reset JTAG in fifo.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_FIFO_RESET
      bit_offset: 9
      bit_width: 1
      description: Write 1 to reset JTAG out fifo.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FRAM_NUM
    addr: 0x24
    size_bits: 32
    description: SOF frame number
    fields:
    - !Field
      name: SOF_FRAME_INDEX
      bit_offset: 0
      bit_width: 11
      description: Frame index of received SOF frame.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_EP0_ST
    addr: 0x28
    size_bits: 32
    description: IN Endpoint 0 status
    reset_value: 0x1
    fields:
    - !Field
      name: IN_EP0_STATE
      bit_offset: 0
      bit_width: 2
      description: State of IN Endpoint 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_EP0_WR_ADDR
      bit_offset: 2
      bit_width: 7
      description: Write data address of IN endpoint 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_EP0_RD_ADDR
      bit_offset: 9
      bit_width: 7
      description: Read data address of IN endpoint 0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_EP1_ST
    addr: 0x2c
    size_bits: 32
    description: IN Endpoint 1 status
    reset_value: 0x1
    fields:
    - !Field
      name: IN_EP1_STATE
      bit_offset: 0
      bit_width: 2
      description: State of IN Endpoint 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_EP1_WR_ADDR
      bit_offset: 2
      bit_width: 7
      description: Write data address of IN endpoint 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_EP1_RD_ADDR
      bit_offset: 9
      bit_width: 7
      description: Read data address of IN endpoint 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_EP2_ST
    addr: 0x30
    size_bits: 32
    description: IN Endpoint 2 status
    reset_value: 0x1
    fields:
    - !Field
      name: IN_EP2_STATE
      bit_offset: 0
      bit_width: 2
      description: State of IN Endpoint 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_EP2_WR_ADDR
      bit_offset: 2
      bit_width: 7
      description: Write data address of IN endpoint 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_EP2_RD_ADDR
      bit_offset: 9
      bit_width: 7
      description: Read data address of IN endpoint 2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_EP3_ST
    addr: 0x34
    size_bits: 32
    description: IN Endpoint 3 status
    reset_value: 0x1
    fields:
    - !Field
      name: IN_EP3_STATE
      bit_offset: 0
      bit_width: 2
      description: State of IN Endpoint 3.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_EP3_WR_ADDR
      bit_offset: 2
      bit_width: 7
      description: Write data address of IN endpoint 3.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_EP3_RD_ADDR
      bit_offset: 9
      bit_width: 7
      description: Read data address of IN endpoint 3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EP0_ST
    addr: 0x38
    size_bits: 32
    description: OUT Endpoint 0 status
    fields:
    - !Field
      name: OUT_EP0_STATE
      bit_offset: 0
      bit_width: 2
      description: State of OUT Endpoint 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EP0_WR_ADDR
      bit_offset: 2
      bit_width: 7
      description: Write data address of OUT endpoint 0. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT
        is detected, there are USB_DEVICE_OUT_EP0_WR_ADDR-2 bytes data in OUT EP0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EP0_RD_ADDR
      bit_offset: 9
      bit_width: 7
      description: Read data address of OUT endpoint 0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EP1_ST
    addr: 0x3c
    size_bits: 32
    description: OUT Endpoint 1 status
    fields:
    - !Field
      name: OUT_EP1_STATE
      bit_offset: 0
      bit_width: 2
      description: State of OUT Endpoint 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EP1_WR_ADDR
      bit_offset: 2
      bit_width: 7
      description: Write data address of OUT endpoint 1. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT
        is detected, there are USB_DEVICE_OUT_EP1_WR_ADDR-2 bytes data in OUT EP1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EP1_RD_ADDR
      bit_offset: 9
      bit_width: 7
      description: Read data address of OUT endpoint 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EP1_REC_DATA_CNT
      bit_offset: 16
      bit_width: 7
      description: Data count in OUT endpoint 1 when one packet is received.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EP2_ST
    addr: 0x40
    size_bits: 32
    description: OUT Endpoint 2 status
    fields:
    - !Field
      name: OUT_EP2_STATE
      bit_offset: 0
      bit_width: 2
      description: State of OUT Endpoint 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EP2_WR_ADDR
      bit_offset: 2
      bit_width: 7
      description: Write data address of OUT endpoint 2. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT
        is detected, there are USB_DEVICE_OUT_EP2_WR_ADDR-2 bytes data in OUT EP2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EP2_RD_ADDR
      bit_offset: 9
      bit_width: 7
      description: Read data address of OUT endpoint 2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: MISC_CONF
    addr: 0x44
    size_bits: 32
    description: MISC register
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: '1''h1: Force clock on for register. 1''h0: Support clock only
        when application writes registers.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_CONF
    addr: 0x48
    size_bits: 32
    description: Power control
    reset_value: 0x2
    fields:
    - !Field
      name: USB_MEM_PD
      bit_offset: 0
      bit_width: 1
      description: '1: power down usb memory.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_MEM_CLK_EN
      bit_offset: 1
      bit_width: 1
      description: '1: Force clock on for usb memory.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x80
    size_bits: 32
    description: Version control register
    reset_value: 0x2101200
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: register version.
      read_allowed: true
      write_allowed: true
- !Module
  name: USB_WRAP
  description: Peripheral USB_WRAP
  base_addr: 0x60039000
  size: 0xc
  registers:
  - !Register
    name: OTG_CONF
    addr: 0x0
    size_bits: 32
    description: USB OTG Wrapper Configure Register
    reset_value: 0x1c0000
    fields:
    - !Field
      name: SRP_SESSEND_OVERRIDE
      bit_offset: 0
      bit_width: 1
      description: 'This bit is used to enable the software over-ride of srp session
        end signal. 1''b0: the signal is controlled by the chip input. 1''b1: the
        signal is controlled by the software.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRP_SESSEND_VALUE
      bit_offset: 1
      bit_width: 1
      description: Software over-ride value of srp session end signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PHY_SEL
      bit_offset: 2
      bit_width: 1
      description: 'Select internal external PHY. 1''b0: Select internal PHY. 1''b1:
        Select external PHY.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DFIFO_FORCE_PD
      bit_offset: 3
      bit_width: 1
      description: Force the dfifo to go into low power mode. The data in dfifo will
        not lost.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBNCE_FLTR_BYPASS
      bit_offset: 4
      bit_width: 1
      description: Bypass Debounce filters for avalid,bvalid,vbusvalid,session end,
        id signals
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXCHG_PINS_OVERRIDE
      bit_offset: 5
      bit_width: 1
      description: Enable software controlle USB D+ D- exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXCHG_PINS
      bit_offset: 6
      bit_width: 1
      description: 'USB D+ D- exchange. 1''b0: don''t change. 1''b1: exchange D+ D-'
      read_allowed: true
      write_allowed: true
    - !Field
      name: VREFH
      bit_offset: 7
      bit_width: 2
      description: Control single-end input high threshold,1.76V to 2V, step 80mV
      read_allowed: true
      write_allowed: true
    - !Field
      name: VREFL
      bit_offset: 9
      bit_width: 2
      description: Control single-end input low threshold,0.8V to 1.04V, step 80mV
      read_allowed: true
      write_allowed: true
    - !Field
      name: VREF_OVERRIDE
      bit_offset: 11
      bit_width: 1
      description: Enable software controlle input  threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD_PULL_OVERRIDE
      bit_offset: 12
      bit_width: 1
      description: Enable software controlle USB D+ D- pullup pulldown
      read_allowed: true
      write_allowed: true
    - !Field
      name: DP_PULLUP
      bit_offset: 13
      bit_width: 1
      description: Controlle USB D+ pullup
      read_allowed: true
      write_allowed: true
    - !Field
      name: DP_PULLDOWN
      bit_offset: 14
      bit_width: 1
      description: Controlle USB D+ pulldown
      read_allowed: true
      write_allowed: true
    - !Field
      name: DM_PULLUP
      bit_offset: 15
      bit_width: 1
      description: Controlle USB D+ pullup
      read_allowed: true
      write_allowed: true
    - !Field
      name: DM_PULLDOWN
      bit_offset: 16
      bit_width: 1
      description: Controlle USB D+ pulldown
      read_allowed: true
      write_allowed: true
    - !Field
      name: PULLUP_VALUE
      bit_offset: 17
      bit_width: 1
      description: 'Controlle pullup value. 1''b0: typical value is 2.4K. 1''b1: typical
        value is 1.2K.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_PAD_ENABLE
      bit_offset: 18
      bit_width: 1
      description: Enable USB pad function
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHB_CLK_FORCE_ON
      bit_offset: 19
      bit_width: 1
      description: Force ahb clock always on
      read_allowed: true
      write_allowed: true
    - !Field
      name: PHY_CLK_FORCE_ON
      bit_offset: 20
      bit_width: 1
      description: Force phy clock always on
      read_allowed: true
      write_allowed: true
    - !Field
      name: PHY_TX_EDGE_SEL
      bit_offset: 21
      bit_width: 1
      description: 'Select phy tx signal output clock edge. 1''b0: negedge. 1''b1:
        posedge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DFIFO_FORCE_PU
      bit_offset: 22
      bit_width: 1
      description: Disable the dfifo to go into low power mode. The data in dfifo
        will not lost.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: Disable auto clock gating of CSR registers
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEST_CONF
    addr: 0x4
    size_bits: 32
    description: USB Internal PHY Testing Register
    fields:
    - !Field
      name: TEST_ENABLE
      bit_offset: 0
      bit_width: 1
      description: Enable test of the USB pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: TEST_USB_OE
      bit_offset: 1
      bit_width: 1
      description: USB pad oen in test
      read_allowed: true
      write_allowed: true
    - !Field
      name: TEST_TX_DP
      bit_offset: 2
      bit_width: 1
      description: USB D+ tx value in test
      read_allowed: true
      write_allowed: true
    - !Field
      name: TEST_TX_DM
      bit_offset: 3
      bit_width: 1
      description: USB D- tx value in test
      read_allowed: true
      write_allowed: true
    - !Field
      name: TEST_RX_RCV
      bit_offset: 4
      bit_width: 1
      description: USB differential rx value in test
      read_allowed: true
      write_allowed: false
    - !Field
      name: TEST_RX_DP
      bit_offset: 5
      bit_width: 1
      description: USB D+ rx value in test
      read_allowed: true
      write_allowed: false
    - !Field
      name: TEST_RX_DM
      bit_offset: 6
      bit_width: 1
      description: USB D- rx value in test
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0x3fc
    size_bits: 32
    description: Version Control Register
    reset_value: 0x2102010
    fields:
    - !Field
      name: USB_WRAP_DATE
      bit_offset: 0
      bit_width: 32
      description: Date register
      read_allowed: true
      write_allowed: true
- !Module
  name: WCL
  description: Peripheral WCL
  base_addr: 0x600d0000
  size: 0x160
  registers:
  - !Register
    name: Core_0_ENTRY_1_ADDR
    addr: 0x0
    size_bits: 32
    description: Core_0 Entry 1 address configuration Register
    fields:
    - !Field
      name: CORE_0_ENTRY_1_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_0 Entry 1 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_ENTRY_2_ADDR
    addr: 0x4
    size_bits: 32
    description: Core_0 Entry 2 address configuration Register
    fields:
    - !Field
      name: CORE_0_ENTRY_2_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_0 Entry 2 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_ENTRY_3_ADDR
    addr: 0x8
    size_bits: 32
    description: Core_0 Entry 3 address configuration Register
    fields:
    - !Field
      name: CORE_0_ENTRY_3_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_0 Entry 3 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_ENTRY_4_ADDR
    addr: 0xc
    size_bits: 32
    description: Core_0 Entry 4 address configuration Register
    fields:
    - !Field
      name: CORE_0_ENTRY_4_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_0 Entry 4 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_ENTRY_5_ADDR
    addr: 0x10
    size_bits: 32
    description: Core_0 Entry 5 address configuration Register
    fields:
    - !Field
      name: CORE_0_ENTRY_5_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_0 Entry 5 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_ENTRY_6_ADDR
    addr: 0x14
    size_bits: 32
    description: Core_0 Entry 6 address configuration Register
    fields:
    - !Field
      name: CORE_0_ENTRY_6_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_0 Entry 6 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_ENTRY_7_ADDR
    addr: 0x18
    size_bits: 32
    description: Core_0 Entry 7 address configuration Register
    fields:
    - !Field
      name: CORE_0_ENTRY_7_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_0 Entry 7 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_ENTRY_8_ADDR
    addr: 0x1c
    size_bits: 32
    description: Core_0 Entry 8 address configuration Register
    fields:
    - !Field
      name: CORE_0_ENTRY_8_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_0 Entry 8 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_ENTRY_9_ADDR
    addr: 0x20
    size_bits: 32
    description: Core_0 Entry 9 address configuration Register
    fields:
    - !Field
      name: CORE_0_ENTRY_9_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_0 Entry 9 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_ENTRY_10_ADDR
    addr: 0x24
    size_bits: 32
    description: Core_0 Entry 10 address configuration Register
    fields:
    - !Field
      name: CORE_0_ENTRY_10_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_0 Entry 10 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_ENTRY_11_ADDR
    addr: 0x28
    size_bits: 32
    description: Core_0 Entry 11 address configuration Register
    fields:
    - !Field
      name: CORE_0_ENTRY_11_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_0 Entry 11 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_ENTRY_12_ADDR
    addr: 0x2c
    size_bits: 32
    description: Core_0 Entry 12 address configuration Register
    fields:
    - !Field
      name: CORE_0_ENTRY_12_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_0 Entry 12 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_ENTRY_13_ADDR
    addr: 0x30
    size_bits: 32
    description: Core_0 Entry 13 address configuration Register
    fields:
    - !Field
      name: CORE_0_ENTRY_13_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_0 Entry 13 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_ENTRY_CHECK
    addr: 0x7c
    size_bits: 32
    description: Core_0 Entry check configuration Register
    reset_value: 0x2
    fields:
    - !Field
      name: CORE_0_ENTRY_CHECK
      bit_offset: 1
      bit_width: 13
      description: This filed is used to enable entry address check
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_STATUSTABLE1
    addr: 0x80
    size_bits: 32
    description: Status register of world switch of entry 1
    fields:
    - !Field
      name: CORE_0_FROM_WORLD_1
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_FROM_ENTRY_1
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_CURRENT_1
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        1
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_STATUSTABLE2
    addr: 0x84
    size_bits: 32
    description: Status register of world switch of entry 2
    fields:
    - !Field
      name: CORE_0_FROM_WORLD_2
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_FROM_ENTRY_2
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_CURRENT_2
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        2
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_STATUSTABLE3
    addr: 0x88
    size_bits: 32
    description: Status register of world switch of entry 3
    fields:
    - !Field
      name: CORE_0_FROM_WORLD_3
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_FROM_ENTRY_3
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_CURRENT_3
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        3
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_STATUSTABLE4
    addr: 0x8c
    size_bits: 32
    description: Status register of world switch of entry 4
    fields:
    - !Field
      name: CORE_0_FROM_WORLD_4
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_FROM_ENTRY_4
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_CURRENT_4
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        4
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_STATUSTABLE5
    addr: 0x90
    size_bits: 32
    description: Status register of world switch of entry 5
    fields:
    - !Field
      name: CORE_0_FROM_WORLD_5
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_FROM_ENTRY_5
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        5
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_CURRENT_5
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        5
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_STATUSTABLE6
    addr: 0x94
    size_bits: 32
    description: Status register of world switch of entry 6
    fields:
    - !Field
      name: CORE_0_FROM_WORLD_6
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_FROM_ENTRY_6
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        6
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_CURRENT_6
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        6
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_STATUSTABLE7
    addr: 0x98
    size_bits: 32
    description: Status register of world switch of entry 7
    fields:
    - !Field
      name: CORE_0_FROM_WORLD_7
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 7
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_FROM_ENTRY_7
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        7
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_CURRENT_7
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        7
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_STATUSTABLE8
    addr: 0x9c
    size_bits: 32
    description: Status register of world switch of entry 8
    fields:
    - !Field
      name: CORE_0_FROM_WORLD_8
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_FROM_ENTRY_8
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_CURRENT_8
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        8
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_STATUSTABLE9
    addr: 0xa0
    size_bits: 32
    description: Status register of world switch of entry 9
    fields:
    - !Field
      name: CORE_0_FROM_WORLD_9
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_FROM_ENTRY_9
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        9
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_CURRENT_9
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        9
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_STATUSTABLE10
    addr: 0xa4
    size_bits: 32
    description: Status register of world switch of entry 10
    fields:
    - !Field
      name: CORE_0_FROM_WORLD_10
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 10
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_FROM_ENTRY_10
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        10
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_CURRENT_10
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        10
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_STATUSTABLE11
    addr: 0xa8
    size_bits: 32
    description: Status register of world switch of entry 11
    fields:
    - !Field
      name: CORE_0_FROM_WORLD_11
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 11
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_FROM_ENTRY_11
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        11
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_CURRENT_11
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        11
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_STATUSTABLE12
    addr: 0xac
    size_bits: 32
    description: Status register of world switch of entry 12
    fields:
    - !Field
      name: CORE_0_FROM_WORLD_12
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 12
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_FROM_ENTRY_12
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        12
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_CURRENT_12
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        12
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_STATUSTABLE13
    addr: 0xb0
    size_bits: 32
    description: Status register of world switch of entry 13
    fields:
    - !Field
      name: CORE_0_FROM_WORLD_13
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 13
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_FROM_ENTRY_13
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        13
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_CURRENT_13
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        13
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_STATUSTABLE_CURRENT
    addr: 0xfc
    size_bits: 32
    description: Status register of statustable current
    fields:
    - !Field
      name: CORE_0_STATUSTABLE_CURRENT
      bit_offset: 1
      bit_width: 13
      description: This field is used to quickly read and rewrite the current field
        of all STATUSTABLE registers,for example,bit 1 represents the current field
        of STATUSTABLE1,bit2 represents the current field of STATUSTABLE2
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_MESSAGE_ADDR
    addr: 0x100
    size_bits: 32
    description: Clear writer_buffer write address configuration register
    fields:
    - !Field
      name: CORE_0_MESSAGE_ADDR
      bit_offset: 0
      bit_width: 32
      description: This field is used to set address that need to write when enter
        WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_MESSAGE_MAX
    addr: 0x104
    size_bits: 32
    description: Clear writer_buffer write number configuration register
    fields:
    - !Field
      name: CORE_0_MESSAGE_MAX
      bit_offset: 0
      bit_width: 4
      description: This filed is used to set the max value of clear write_buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_MESSAGE_PHASE
    addr: 0x108
    size_bits: 32
    description: Clear writer_buffer status register
    fields:
    - !Field
      name: CORE_0_MESSAGE_MATCH
      bit_offset: 0
      bit_width: 1
      description: This bit indicates whether the check is successful
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_MESSAGE_EXPECT
      bit_offset: 1
      bit_width: 4
      description: This field indicates the data to be written next time
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_MESSAGE_DATAPHASE
      bit_offset: 5
      bit_width: 1
      description: If this bit is 1, it means that is checking clear write_buffer
        operation,and is checking data
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_MESSAGE_ADDRESSPHASE
      bit_offset: 6
      bit_width: 1
      description: If this bit is 1, it means that is checking clear write_buffer
        operation,and is checking address.
      read_allowed: true
      write_allowed: false
  - !Register
    name: Core_0_World_TRIGGER_ADDR
    addr: 0x140
    size_bits: 32
    description: Core_0 trigger address configuration Register
    fields:
    - !Field
      name: CORE_0_WORLD_TRIGGER_ADDR
      bit_offset: 0
      bit_width: 32
      description: This field is used to configure the entry address from WORLD0 to
        WORLD1,when the CPU executes to this address,switch to WORLD1
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_World_PREPARE
    addr: 0x144
    size_bits: 32
    description: Core_0 prepare world configuration Register
    fields:
    - !Field
      name: CORE_0_WORLD_PREPARE
      bit_offset: 0
      bit_width: 2
      description: This field to used to set world to enter,  2'b01 means WORLD0,
        2'b10 means WORLD1
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_World_UPDATE
    addr: 0x148
    size_bits: 32
    description: Core_0 configuration update register
    fields:
    - !Field
      name: CORE_0_UPDATE
      bit_offset: 0
      bit_width: 32
      description: This field is used to update configuration completed, can write
        any value,the hardware only checks the write operation of this register and
        does not case about its value
      read_allowed: false
      write_allowed: true
  - !Register
    name: Core_0_World_Cancel
    addr: 0x14c
    size_bits: 32
    description: Core_0 configuration cancel register
    fields:
    - !Field
      name: CORE_0_WORLD_CANCEL
      bit_offset: 0
      bit_width: 32
      description: This field is used to cancel switch world configuration,if the
        trigger address and update configuration complete,use this register to cancel
        world switch, jujst need write any value,the hardware only checks the write
        operation of this register and does not case about its value
      read_allowed: false
      write_allowed: true
  - !Register
    name: Core_0_World_IRam0
    addr: 0x150
    size_bits: 32
    description: Core_0 Iram0 world register
    fields:
    - !Field
      name: CORE_0_WORLD_IRAM0
      bit_offset: 0
      bit_width: 2
      description: this field is used to read current world of Iram0 bus
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_World_DRam0_PIF
    addr: 0x154
    size_bits: 32
    description: Core_0 dram0 and PIF world register
    fields:
    - !Field
      name: CORE_0_WORLD_DRAM0_PIF
      bit_offset: 0
      bit_width: 2
      description: this field is used to read current world of Dram0 bus and PIF bus
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_World_Phase
    addr: 0x158
    size_bits: 32
    description: Core_0 world status register
    fields:
    - !Field
      name: CORE_0_WORLD_PHASE
      bit_offset: 0
      bit_width: 1
      description: This bit indicates whether is preparing to switch to WORLD1, 1
        means value.
      read_allowed: true
      write_allowed: false
  - !Register
    name: Core_0_NMI_MASK_ENABLE
    addr: 0x180
    size_bits: 32
    description: Core_0 NMI mask enable register
    fields:
    - !Field
      name: CORE_0_NMI_MASK_ENABLE
      bit_offset: 0
      bit_width: 32
      description: this field is used to set NMI mask,it can write any value,when
        write this register,the hardware start masking NMI interrupt
      read_allowed: false
      write_allowed: true
  - !Register
    name: Core_0_NMI_MASK_TRIGGER_ADDR
    addr: 0x184
    size_bits: 32
    description: Core_0 NMI mask trigger address register
    fields:
    - !Field
      name: CORE_0_NMI_MASK_TRIGGER_ADDR
      bit_offset: 0
      bit_width: 32
      description: this field to used to set trigger address, when CPU executes to
        this address,NMI mask automatically fails
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_NMI_MASK_DISABLE
    addr: 0x188
    size_bits: 32
    description: Core_0 NMI mask disable register
    fields:
    - !Field
      name: CORE_0_NMI_MASK_DISABLE
      bit_offset: 0
      bit_width: 32
      description: this field is used to disable NMI mask,it will not take effect
        immediately,only when the CPU executes to the trigger address will it start
        to cancel NMI mask
      read_allowed: false
      write_allowed: true
  - !Register
    name: Core_0_NMI_MASK_CANCLE
    addr: 0x18c
    size_bits: 32
    description: Core_0 NMI mask disable register
    fields:
    - !Field
      name: CORE_0_NMI_MASK_CANCEL
      bit_offset: 0
      bit_width: 32
      description: this field is used to cancel NMI mask disable function.
      read_allowed: false
      write_allowed: true
  - !Register
    name: Core_0_NMI_MASK
    addr: 0x190
    size_bits: 32
    description: Core_0 NMI mask register
    fields:
    - !Field
      name: CORE_0_NMI_MASK
      bit_offset: 0
      bit_width: 1
      description: this bit is used to mask NMI interrupt,it can directly mask NMI
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_0_NMI_MASK_PHASE
    addr: 0x194
    size_bits: 32
    description: Core_0 NMI mask phase register
    fields:
    - !Field
      name: CORE_0_NMI_MASK_PHASE
      bit_offset: 0
      bit_width: 1
      description: this bit is used to indicates whether the NMI interrupt is being
        masked, 1 means NMI interrupt is being masked
      read_allowed: true
      write_allowed: false
  - !Register
    name: Core_1_ENTRY_1_ADDR
    addr: 0x400
    size_bits: 32
    description: Core_1 Entry 1 address configuration Register
    fields:
    - !Field
      name: CORE_1_ENTRY_1_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_1 Entry 1 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_ENTRY_2_ADDR
    addr: 0x404
    size_bits: 32
    description: Core_1 Entry 2 address configuration Register
    fields:
    - !Field
      name: CORE_1_ENTRY_2_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_1 Entry 2 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_ENTRY_3_ADDR
    addr: 0x408
    size_bits: 32
    description: Core_1 Entry 3 address configuration Register
    fields:
    - !Field
      name: CORE_1_ENTRY_3_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_1 Entry 3 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_ENTRY_4_ADDR
    addr: 0x40c
    size_bits: 32
    description: Core_1 Entry 4 address configuration Register
    fields:
    - !Field
      name: CORE_1_ENTRY_4_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_1 Entry 4 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_ENTRY_5_ADDR
    addr: 0x410
    size_bits: 32
    description: Core_1 Entry 5 address configuration Register
    fields:
    - !Field
      name: CORE_1_ENTRY_5_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_1 Entry 5 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_ENTRY_6_ADDR
    addr: 0x414
    size_bits: 32
    description: Core_1 Entry 6 address configuration Register
    fields:
    - !Field
      name: CORE_1_ENTRY_6_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_1 Entry 6 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_ENTRY_7_ADDR
    addr: 0x418
    size_bits: 32
    description: Core_1 Entry 7 address configuration Register
    fields:
    - !Field
      name: CORE_1_ENTRY_7_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_1 Entry 7 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_ENTRY_8_ADDR
    addr: 0x41c
    size_bits: 32
    description: Core_1 Entry 8 address configuration Register
    fields:
    - !Field
      name: CORE_1_ENTRY_8_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_1 Entry 8 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_ENTRY_9_ADDR
    addr: 0x420
    size_bits: 32
    description: Core_1 Entry 9 address configuration Register
    fields:
    - !Field
      name: CORE_1_ENTRY_9_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_1 Entry 9 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_ENTRY_10_ADDR
    addr: 0x424
    size_bits: 32
    description: Core_1 Entry 10 address configuration Register
    fields:
    - !Field
      name: CORE_1_ENTRY_10_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_1 Entry 10 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_ENTRY_11_ADDR
    addr: 0x428
    size_bits: 32
    description: Core_1 Entry 11 address configuration Register
    fields:
    - !Field
      name: CORE_1_ENTRY_11_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_1 Entry 11 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_ENTRY_12_ADDR
    addr: 0x42c
    size_bits: 32
    description: Core_1 Entry 12 address configuration Register
    fields:
    - !Field
      name: CORE_1_ENTRY_12_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_1 Entry 12 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_ENTRY_13_ADDR
    addr: 0x430
    size_bits: 32
    description: Core_1 Entry 13 address configuration Register
    fields:
    - !Field
      name: CORE_1_ENTRY_13_ADDR
      bit_offset: 0
      bit_width: 32
      description: Core_1 Entry 13 address from WORLD1 to WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_ENTRY_CHECK
    addr: 0x47c
    size_bits: 32
    description: Core_1 Entry check configuration Register
    reset_value: 0x2
    fields:
    - !Field
      name: CORE_1_ENTRY_CHECK
      bit_offset: 1
      bit_width: 13
      description: This filed is used to enable entry address check
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_STATUSTABLE1
    addr: 0x480
    size_bits: 32
    description: Status register of world switch of entry 1
    fields:
    - !Field
      name: CORE_1_FROM_WORLD_1
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_FROM_ENTRY_1
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_CURRENT_1
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        1
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_STATUSTABLE2
    addr: 0x484
    size_bits: 32
    description: Status register of world switch of entry 2
    fields:
    - !Field
      name: CORE_1_FROM_WORLD_2
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_FROM_ENTRY_2
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_CURRENT_2
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        2
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_STATUSTABLE3
    addr: 0x488
    size_bits: 32
    description: Status register of world switch of entry 3
    fields:
    - !Field
      name: CORE_1_FROM_WORLD_3
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_FROM_ENTRY_3
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_CURRENT_3
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        3
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_STATUSTABLE4
    addr: 0x48c
    size_bits: 32
    description: Status register of world switch of entry 4
    fields:
    - !Field
      name: CORE_1_FROM_WORLD_4
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_FROM_ENTRY_4
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        4
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_CURRENT_4
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        4
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_STATUSTABLE5
    addr: 0x490
    size_bits: 32
    description: Status register of world switch of entry 5
    fields:
    - !Field
      name: CORE_1_FROM_WORLD_5
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_FROM_ENTRY_5
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        5
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_CURRENT_5
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        5
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_STATUSTABLE6
    addr: 0x494
    size_bits: 32
    description: Status register of world switch of entry 6
    fields:
    - !Field
      name: CORE_1_FROM_WORLD_6
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_FROM_ENTRY_6
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        6
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_CURRENT_6
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        6
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_STATUSTABLE7
    addr: 0x498
    size_bits: 32
    description: Status register of world switch of entry 7
    fields:
    - !Field
      name: CORE_1_FROM_WORLD_7
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 7
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_FROM_ENTRY_7
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        7
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_CURRENT_7
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        7
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_STATUSTABLE8
    addr: 0x49c
    size_bits: 32
    description: Status register of world switch of entry 8
    fields:
    - !Field
      name: CORE_1_FROM_WORLD_8
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_FROM_ENTRY_8
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        8
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_CURRENT_8
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        8
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_STATUSTABLE9
    addr: 0x4a0
    size_bits: 32
    description: Status register of world switch of entry 9
    fields:
    - !Field
      name: CORE_1_FROM_WORLD_9
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_FROM_ENTRY_9
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        9
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_CURRENT_9
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        9
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_STATUSTABLE10
    addr: 0x4a4
    size_bits: 32
    description: Status register of world switch of entry 10
    fields:
    - !Field
      name: CORE_1_FROM_WORLD_10
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 10
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_FROM_ENTRY_10
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        10
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_CURRENT_10
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        10
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_STATUSTABLE11
    addr: 0x4a8
    size_bits: 32
    description: Status register of world switch of entry 11
    fields:
    - !Field
      name: CORE_1_FROM_WORLD_11
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 11
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_FROM_ENTRY_11
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        11
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_CURRENT_11
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        11
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_STATUSTABLE12
    addr: 0x4ac
    size_bits: 32
    description: Status register of world switch of entry 12
    fields:
    - !Field
      name: CORE_1_FROM_WORLD_12
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 12
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_FROM_ENTRY_12
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        12
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_CURRENT_12
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        12
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_STATUSTABLE13
    addr: 0x4b0
    size_bits: 32
    description: Status register of world switch of entry 13
    fields:
    - !Field
      name: CORE_1_FROM_WORLD_13
      bit_offset: 0
      bit_width: 1
      description: This bit is used to confirm world before enter entry 13
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_FROM_ENTRY_13
      bit_offset: 1
      bit_width: 4
      description: This filed is used to confirm in which entry before enter entry
        13
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_1_CURRENT_13
      bit_offset: 5
      bit_width: 1
      description: This bit is used to confirm whether the current state is in entry
        13
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_STATUSTABLE_CURRENT
    addr: 0x4fc
    size_bits: 32
    description: Status register of statustable current
    fields:
    - !Field
      name: CORE_1_STATUSTABLE_CURRENT
      bit_offset: 1
      bit_width: 13
      description: This field is used to quickly read and rewrite the current field
        of all STATUSTABLE registers,for example,bit 1 represents the current field
        of STATUSTABLE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_MESSAGE_ADDR
    addr: 0x500
    size_bits: 32
    description: Clear writer_buffer write address configuration register
    fields:
    - !Field
      name: CORE_1_MESSAGE_ADDR
      bit_offset: 0
      bit_width: 32
      description: This field is used to set address that need to write when enter
        WORLD0
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_MESSAGE_MAX
    addr: 0x504
    size_bits: 32
    description: Clear writer_buffer write number configuration register
    fields:
    - !Field
      name: CORE_1_MESSAGE_MAX
      bit_offset: 0
      bit_width: 4
      description: This filed is used to set the max value of clear write_buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_MESSAGE_PHASE
    addr: 0x508
    size_bits: 32
    description: Clear writer_buffer status register
    fields:
    - !Field
      name: CORE_1_MESSAGE_MATCH
      bit_offset: 0
      bit_width: 1
      description: This bit indicates whether the check is successful
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_MESSAGE_EXPECT
      bit_offset: 1
      bit_width: 4
      description: This field indicates the data to be written next time
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_MESSAGE_DATAPHASE
      bit_offset: 5
      bit_width: 1
      description: If this bit is 1, it means that is checking clear write_buffer
        operation, and is checking data
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_1_MESSAGE_ADDRESSPHASE
      bit_offset: 6
      bit_width: 1
      description: If this bit is 1, it means that is checking clear write_buffer
        operation, and is checking address.
      read_allowed: true
      write_allowed: false
  - !Register
    name: Core_1_World_TRIGGER_ADDR
    addr: 0x540
    size_bits: 32
    description: Core_1 trigger address configuration Register
    fields:
    - !Field
      name: CORE_1_WORLD_TRIGGER_ADDR
      bit_offset: 0
      bit_width: 32
      description: This field is used to configure the entry address from WORLD0 to
        WORLD1,when the CPU executes to this address,switch to WORLD1
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_World_PREPARE
    addr: 0x544
    size_bits: 32
    description: Core_1 prepare world configuration Register
    fields:
    - !Field
      name: CORE_1_WORLD_PREPARE
      bit_offset: 0
      bit_width: 2
      description: This field to used to set world to enter,2'b01 means WORLD0, 2'b10
        means WORLD1
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_World_UPDATE
    addr: 0x548
    size_bits: 32
    description: Core_1 configuration update register
    fields:
    - !Field
      name: CORE_1_UPDATE
      bit_offset: 0
      bit_width: 32
      description: This field is used to update configuration completed, can write
        any value,the hardware only checks the write operation of this register and
        does not case about its value
      read_allowed: false
      write_allowed: true
  - !Register
    name: Core_1_World_Cancel
    addr: 0x54c
    size_bits: 32
    description: Core_1 configuration cancel register
    fields:
    - !Field
      name: CORE_1_WORLD_CANCEL
      bit_offset: 0
      bit_width: 32
      description: This field is used to cancel switch world configuration,if the
        trigger address and update configuration complete,can use this register to
        cancel world switch. can write any value, the hardware only checks the write
        operation of this register and does not case about its value
      read_allowed: false
      write_allowed: true
  - !Register
    name: Core_1_World_IRam0
    addr: 0x550
    size_bits: 32
    description: Core_1 Iram0 world register
    fields:
    - !Field
      name: CORE_1_WORLD_IRAM0
      bit_offset: 0
      bit_width: 2
      description: this field is used to read current world of Iram0 bus
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_World_DRam0_PIF
    addr: 0x554
    size_bits: 32
    description: Core_1 dram0 and PIF world register
    fields:
    - !Field
      name: CORE_1_WORLD_DRAM0_PIF
      bit_offset: 0
      bit_width: 2
      description: this field is used to read current world of Dram0 bus and PIF bus
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_World_Phase
    addr: 0x558
    size_bits: 32
    description: Core_0 world status register
    fields:
    - !Field
      name: CORE_1_WORLD_PHASE
      bit_offset: 0
      bit_width: 1
      description: This bit indicates whether is preparing to switch to WORLD1,1 means
        value.
      read_allowed: true
      write_allowed: false
  - !Register
    name: Core_1_NMI_MASK_ENABLE
    addr: 0x580
    size_bits: 32
    description: Core_1 NMI mask enable register
    fields:
    - !Field
      name: CORE_1_NMI_MASK_ENABLE
      bit_offset: 0
      bit_width: 32
      description: this field is used to set NMI mask, it can write any value, when
        write this register,the hardware start masking NMI interrupt
      read_allowed: false
      write_allowed: true
  - !Register
    name: Core_1_NMI_MASK_TRIGGER_ADDR
    addr: 0x584
    size_bits: 32
    description: Core_1 NMI mask trigger addr register
    fields:
    - !Field
      name: CORE_1_NMI_MASK_TRIGGER_ADDR
      bit_offset: 0
      bit_width: 32
      description: this field to used to set trigger address
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_NMI_MASK_DISABLE
    addr: 0x588
    size_bits: 32
    description: Core_1 NMI mask disable register
    fields:
    - !Field
      name: CORE_1_NMI_MASK_DISABLE
      bit_offset: 0
      bit_width: 32
      description: this field is used to disable NMI mask, it will not take effect
        immediately,only when the CPU executes to the trigger address will it start
        to cancel NMI mask
      read_allowed: false
      write_allowed: true
  - !Register
    name: Core_1_NMI_MASK_CANCLE
    addr: 0x58c
    size_bits: 32
    description: Core_1 NMI mask disable register
    fields:
    - !Field
      name: CORE_1_NMI_MASK_CANCEL
      bit_offset: 0
      bit_width: 32
      description: this field is used to cancel NMI mask disable function.
      read_allowed: false
      write_allowed: true
  - !Register
    name: Core_1_NMI_MASK
    addr: 0x590
    size_bits: 32
    description: Core_1 NMI mask register
    fields:
    - !Field
      name: CORE_1_NMI_MASK
      bit_offset: 0
      bit_width: 1
      description: this bit is used to mask NMI interrupt,it can directly mask NMI
        interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: Core_1_NMI_MASK_PHASE
    addr: 0x594
    size_bits: 32
    description: Core_1 NMI mask phase register
    fields:
    - !Field
      name: CORE_1_NMI_MASK_PHASE
      bit_offset: 0
      bit_width: 1
      description: this bit is used to indicates whether the NMI interrupt is being
        masked, 1 means NMI interrupt is being masked
      read_allowed: true
      write_allowed: false
- !Module
  name: XTS_AES
  description: XTS-AES-128 Flash Encryption
  base_addr: 0x600cc000
  size: 0x60
  registers:
  - !Register
    name: LINESIZE
    addr: 0x40
    size_bits: 32
    description: XTS-AES line-size register
    fields:
    - !Field
      name: LINESIZE
      bit_offset: 0
      bit_width: 1
      description: Configures the data size of one encryption.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DESTINATION
    addr: 0x44
    size_bits: 32
    description: XTS-AES destination register
    fields:
    - !Field
      name: DESTINATION
      bit_offset: 0
      bit_width: 1
      description: 'Configures the type of the external memory. Currently, it must
        be set to 0, as the Manual Encryption block only supports flash encryption.
        Errors may occurs if users write 1. 0:flash. 1: external RAM.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PHYSICAL_ADDRESS
    addr: 0x48
    size_bits: 32
    description: physical address
    fields:
    - !Field
      name: PHYSICAL_ADDRESS
      bit_offset: 0
      bit_width: 30
      description: Those bits stores the physical address. If linesize is 16-byte,
        the physical address should be aligned of 16 bytes. If linesize is 32-byte,
        the physical address should be aligned of 32 bytes. If linesize is 64-byte,
        the physical address should be aligned of 64 bytes.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIGGER
    addr: 0x4c
    size_bits: 32
    description: XTS-AES trigger register
    fields:
    - !Field
      name: TRIGGER
      bit_offset: 0
      bit_width: 1
      description: Write 1 to activate manual encryption.
      read_allowed: false
      write_allowed: true
  - !Register
    name: RELEASE
    addr: 0x50
    size_bits: 32
    description: XTS-AES release control register
    fields:
    - !Field
      name: RELEASE
      bit_offset: 0
      bit_width: 1
      description: Write 1 to grant SPI1 access to encrypted result.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DESTROY
    addr: 0x54
    size_bits: 32
    description: XTS-AES destroy control register
    fields:
    - !Field
      name: DESTROY
      bit_offset: 0
      bit_width: 1
      description: Write 1 to destroy encrypted result.
      read_allowed: false
      write_allowed: true
  - !Register
    name: STATE
    addr: 0x58
    size_bits: 32
    description: XTS-AES status register
    fields:
    - !Field
      name: STATE
      bit_offset: 0
      bit_width: 2
      description: 'Those bits indicates the status of the Manual Encryption block.
        0X0 (XTS_AES_IDLE): idle. 0X1 (XTS_AES_BUSY): busy with encryption. 0X2 (XTS_AES_DONE):
        encryption is completed, but the encrypted result is not accessible to SPI.
        0X3 (XTS_AES_AVAILABLE) encrypted result is accessible and available to SPI.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0x5c
    size_bits: 32
    description: XTS-AES version control register
    reset_value: 0x20200111
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 30
      description: Manual Encryption block version information.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_0
    addr: 0x0
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the nth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_1
    addr: 0x4
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the nth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_2
    addr: 0x8
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the nth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_3
    addr: 0xc
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the nth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_4
    addr: 0x10
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the nth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_5
    addr: 0x14
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the nth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_6
    addr: 0x18
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the nth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_7
    addr: 0x1c
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the nth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_8
    addr: 0x20
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the nth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_9
    addr: 0x24
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the nth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_10
    addr: 0x28
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the nth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_11
    addr: 0x2c
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the nth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_12
    addr: 0x30
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the nth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_13
    addr: 0x34
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the nth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_14
    addr: 0x38
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the nth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_15
    addr: 0x3c
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the nth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
