library verilog;
use verilog.vl_types.all;
entity best_d is
    port(
        clk             : in     vl_logic;
        n               : in     vl_logic_vector(12 downto 0);
        t               : in     vl_logic_vector(4 downto 0);
        d               : out    vl_logic_vector(12 downto 0);
        u               : out    vl_logic_vector(3 downto 0)
    );
end best_d;
