#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov 28 05:17:14 2024
# Process ID: 8572
# Current directory: C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.runs/synth_1/top.vds
# Journal file: C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7676 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 436.055 ; gain = 97.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:45]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:75]
INFO: [Synth 8-638] synthesizing module 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FA_1bit' (1#1) [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:42]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:75]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:75]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:75]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:75]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:75]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:75]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:75]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:75]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:75]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:75]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:75]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:75]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:75]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA1' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:85]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA1' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:85]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA1' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:85]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA1' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:85]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA1' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:85]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA1' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:85]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA1' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:85]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA1' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:85]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA1' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:85]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA1' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:85]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA1' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:85]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA1' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:85]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA1' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:85]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA1' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:85]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA1' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:85]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA2' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA2' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA2' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA2' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA2' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA2' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA2' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA2' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA2' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA2' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA2' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA2' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA2' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA2' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA2' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA2' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA3' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA3' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA3' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA3' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA3' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA3' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA3' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA3' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA3' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA3' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA3' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA3' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA3' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA3' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA3' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA3' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-3491] module 'FA_1bit' declared at 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/FA_1bit.vhd:34' bound to instance 'FA3' of component 'FA_1bit' [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.srcs/sources_1/new/top.vhd:45]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 491.484 ; gain = 153.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 491.484 ; gain = 153.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 491.484 ; gain = 153.160
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 491.484 ; gain = 153.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 124   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FA_1bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 663.207 ; gain = 324.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 663.207 ; gain = 324.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 663.207 ; gain = 324.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 663.207 ; gain = 324.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 663.207 ; gain = 324.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 663.207 ; gain = 324.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 663.207 ; gain = 324.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 663.207 ; gain = 324.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 663.207 ; gain = 324.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     4|
|2     |LUT3 |    15|
|3     |LUT4 |     8|
|4     |LUT5 |    15|
|5     |LUT6 |    47|
|6     |IBUF |    63|
|7     |OBUF |    18|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   170|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 663.207 ; gain = 324.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 663.207 ; gain = 324.883
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 663.207 ; gain = 324.883
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 729.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 729.613 ; gain = 404.574
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 729.613 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Apple/Desktop/FPGA_AP/full_adder_with_five_inputs/full_adder_with_five_inputs.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 28 05:17:34 2024...
