

================================================================
== Vitis HLS Report for 'kernel_mhsa_Pipeline_RESIDUAL'
================================================================
* Date:           Sat Sep 27 23:15:17 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.158 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      773|      773|  3.092 us|  3.092 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RESIDUAL  |      771|      771|         5|          1|          1|   768|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_MHSA.cpp:225]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.39ns)   --->   "%store_ln225 = store i10 0, i10 %i" [kernel_MHSA.cpp:225]   --->   Operation 9 'store' 'store_ln225' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc254"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_8 = load i10 %i" [kernel_MHSA.cpp:225]   --->   Operation 11 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.71ns)   --->   "%add_ln225 = add i10 %i_8, i10 1" [kernel_MHSA.cpp:225]   --->   Operation 12 'add' 'add_ln225' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "%icmp_ln225 = icmp_eq  i10 %i_8, i10 768" [kernel_MHSA.cpp:225]   --->   Operation 13 'icmp' 'icmp_ln225' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln225 = br i1 %icmp_ln225, void %for.inc254.split, void %for.inc257.exitStub" [kernel_MHSA.cpp:225]   --->   Operation 14 'br' 'br_ln225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i10 %i_8" [kernel_MHSA.cpp:225]   --->   Operation 15 'trunc' 'trunc_ln225' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_8, i32 3, i32 9" [kernel_MHSA.cpp:225]   --->   Operation 16 'partselect' 'lshr_ln9' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i7 %lshr_ln9" [kernel_MHSA.cpp:225]   --->   Operation 17 'zext' 'zext_ln225' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%current_input_addr = getelementptr i32 %current_input, i64 0, i64 %zext_ln225" [kernel_MHSA.cpp:227]   --->   Operation 18 'getelementptr' 'current_input_addr' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%current_input_8_addr = getelementptr i32 %current_input_8, i64 0, i64 %zext_ln225" [kernel_MHSA.cpp:227]   --->   Operation 19 'getelementptr' 'current_input_8_addr' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%current_input_9_addr = getelementptr i32 %current_input_9, i64 0, i64 %zext_ln225" [kernel_MHSA.cpp:227]   --->   Operation 20 'getelementptr' 'current_input_9_addr' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%current_input_10_addr = getelementptr i32 %current_input_10, i64 0, i64 %zext_ln225" [kernel_MHSA.cpp:227]   --->   Operation 21 'getelementptr' 'current_input_10_addr' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%current_input_11_addr = getelementptr i32 %current_input_11, i64 0, i64 %zext_ln225" [kernel_MHSA.cpp:227]   --->   Operation 22 'getelementptr' 'current_input_11_addr' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%current_input_12_addr = getelementptr i32 %current_input_12, i64 0, i64 %zext_ln225" [kernel_MHSA.cpp:227]   --->   Operation 23 'getelementptr' 'current_input_12_addr' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%current_input_13_addr = getelementptr i32 %current_input_13, i64 0, i64 %zext_ln225" [kernel_MHSA.cpp:227]   --->   Operation 24 'getelementptr' 'current_input_13_addr' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%current_input_14_addr = getelementptr i32 %current_input_14, i64 0, i64 %zext_ln225" [kernel_MHSA.cpp:227]   --->   Operation 25 'getelementptr' 'current_input_14_addr' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_load = muxlogic i7 %current_input_addr"   --->   Operation 26 'muxlogic' 'muxLogicRAMAddr_to_current_input_load' <Predicate = (!icmp_ln225)> <Delay = 0.43>
ST_1 : Operation 27 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_load = load i7 %current_input_addr" [kernel_MHSA.cpp:227]   --->   Operation 27 'load' 'current_input_load' <Predicate = (!icmp_ln225)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 28 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_8_load = muxlogic i7 %current_input_8_addr"   --->   Operation 28 'muxlogic' 'muxLogicRAMAddr_to_current_input_8_load' <Predicate = (!icmp_ln225)> <Delay = 0.43>
ST_1 : Operation 29 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_8_load = load i7 %current_input_8_addr" [kernel_MHSA.cpp:227]   --->   Operation 29 'load' 'current_input_8_load' <Predicate = (!icmp_ln225)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 30 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_9_load = muxlogic i7 %current_input_9_addr"   --->   Operation 30 'muxlogic' 'muxLogicRAMAddr_to_current_input_9_load' <Predicate = (!icmp_ln225)> <Delay = 0.43>
ST_1 : Operation 31 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_9_load = load i7 %current_input_9_addr" [kernel_MHSA.cpp:227]   --->   Operation 31 'load' 'current_input_9_load' <Predicate = (!icmp_ln225)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 32 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_10_load = muxlogic i7 %current_input_10_addr"   --->   Operation 32 'muxlogic' 'muxLogicRAMAddr_to_current_input_10_load' <Predicate = (!icmp_ln225)> <Delay = 0.43>
ST_1 : Operation 33 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_10_load = load i7 %current_input_10_addr" [kernel_MHSA.cpp:227]   --->   Operation 33 'load' 'current_input_10_load' <Predicate = (!icmp_ln225)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 34 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_11_load = muxlogic i7 %current_input_11_addr"   --->   Operation 34 'muxlogic' 'muxLogicRAMAddr_to_current_input_11_load' <Predicate = (!icmp_ln225)> <Delay = 0.43>
ST_1 : Operation 35 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_11_load = load i7 %current_input_11_addr" [kernel_MHSA.cpp:227]   --->   Operation 35 'load' 'current_input_11_load' <Predicate = (!icmp_ln225)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 36 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_12_load = muxlogic i7 %current_input_12_addr"   --->   Operation 36 'muxlogic' 'muxLogicRAMAddr_to_current_input_12_load' <Predicate = (!icmp_ln225)> <Delay = 0.43>
ST_1 : Operation 37 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_12_load = load i7 %current_input_12_addr" [kernel_MHSA.cpp:227]   --->   Operation 37 'load' 'current_input_12_load' <Predicate = (!icmp_ln225)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 38 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_13_load = muxlogic i7 %current_input_13_addr"   --->   Operation 38 'muxlogic' 'muxLogicRAMAddr_to_current_input_13_load' <Predicate = (!icmp_ln225)> <Delay = 0.43>
ST_1 : Operation 39 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_13_load = load i7 %current_input_13_addr" [kernel_MHSA.cpp:227]   --->   Operation 39 'load' 'current_input_13_load' <Predicate = (!icmp_ln225)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 40 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_14_load = muxlogic i7 %current_input_14_addr"   --->   Operation 40 'muxlogic' 'muxLogicRAMAddr_to_current_input_14_load' <Predicate = (!icmp_ln225)> <Delay = 0.43>
ST_1 : Operation 41 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_14_load = load i7 %current_input_14_addr" [kernel_MHSA.cpp:227]   --->   Operation 41 'load' 'current_input_14_load' <Predicate = (!icmp_ln225)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%xb2_addr = getelementptr i32 %xb2, i64 0, i64 %zext_ln225" [kernel_MHSA.cpp:227]   --->   Operation 42 'getelementptr' 'xb2_addr' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%xb2_1_addr = getelementptr i32 %xb2_1, i64 0, i64 %zext_ln225" [kernel_MHSA.cpp:227]   --->   Operation 43 'getelementptr' 'xb2_1_addr' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%xb2_2_addr = getelementptr i32 %xb2_2, i64 0, i64 %zext_ln225" [kernel_MHSA.cpp:227]   --->   Operation 44 'getelementptr' 'xb2_2_addr' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%xb2_3_addr = getelementptr i32 %xb2_3, i64 0, i64 %zext_ln225" [kernel_MHSA.cpp:227]   --->   Operation 45 'getelementptr' 'xb2_3_addr' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%xb2_4_addr = getelementptr i32 %xb2_4, i64 0, i64 %zext_ln225" [kernel_MHSA.cpp:227]   --->   Operation 46 'getelementptr' 'xb2_4_addr' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%xb2_5_addr = getelementptr i32 %xb2_5, i64 0, i64 %zext_ln225" [kernel_MHSA.cpp:227]   --->   Operation 47 'getelementptr' 'xb2_5_addr' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%xb2_6_addr = getelementptr i32 %xb2_6, i64 0, i64 %zext_ln225" [kernel_MHSA.cpp:227]   --->   Operation 48 'getelementptr' 'xb2_6_addr' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%xb2_7_addr = getelementptr i32 %xb2_7, i64 0, i64 %zext_ln225" [kernel_MHSA.cpp:227]   --->   Operation 49 'getelementptr' 'xb2_7_addr' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_load = muxlogic i7 %xb2_addr"   --->   Operation 50 'muxlogic' 'muxLogicRAMAddr_to_xb2_load' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.72ns) (share mux size 2)   --->   "%xb2_load = load i7 %xb2_addr" [kernel_MHSA.cpp:227]   --->   Operation 51 'load' 'xb2_load' <Predicate = (!icmp_ln225)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_1_load = muxlogic i7 %xb2_1_addr"   --->   Operation 52 'muxlogic' 'muxLogicRAMAddr_to_xb2_1_load' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (0.72ns) (share mux size 2)   --->   "%xb2_1_load = load i7 %xb2_1_addr" [kernel_MHSA.cpp:227]   --->   Operation 53 'load' 'xb2_1_load' <Predicate = (!icmp_ln225)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_2_load = muxlogic i7 %xb2_2_addr"   --->   Operation 54 'muxlogic' 'muxLogicRAMAddr_to_xb2_2_load' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (0.72ns) (share mux size 2)   --->   "%xb2_2_load = load i7 %xb2_2_addr" [kernel_MHSA.cpp:227]   --->   Operation 55 'load' 'xb2_2_load' <Predicate = (!icmp_ln225)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_3_load = muxlogic i7 %xb2_3_addr"   --->   Operation 56 'muxlogic' 'muxLogicRAMAddr_to_xb2_3_load' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (0.72ns) (share mux size 2)   --->   "%xb2_3_load = load i7 %xb2_3_addr" [kernel_MHSA.cpp:227]   --->   Operation 57 'load' 'xb2_3_load' <Predicate = (!icmp_ln225)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_4_load = muxlogic i7 %xb2_4_addr"   --->   Operation 58 'muxlogic' 'muxLogicRAMAddr_to_xb2_4_load' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (0.72ns) (share mux size 2)   --->   "%xb2_4_load = load i7 %xb2_4_addr" [kernel_MHSA.cpp:227]   --->   Operation 59 'load' 'xb2_4_load' <Predicate = (!icmp_ln225)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_5_load = muxlogic i7 %xb2_5_addr"   --->   Operation 60 'muxlogic' 'muxLogicRAMAddr_to_xb2_5_load' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (0.72ns) (share mux size 2)   --->   "%xb2_5_load = load i7 %xb2_5_addr" [kernel_MHSA.cpp:227]   --->   Operation 61 'load' 'xb2_5_load' <Predicate = (!icmp_ln225)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_6_load = muxlogic i7 %xb2_6_addr"   --->   Operation 62 'muxlogic' 'muxLogicRAMAddr_to_xb2_6_load' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (0.72ns) (share mux size 2)   --->   "%xb2_6_load = load i7 %xb2_6_addr" [kernel_MHSA.cpp:227]   --->   Operation 63 'load' 'xb2_6_load' <Predicate = (!icmp_ln225)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_7_load = muxlogic i7 %xb2_7_addr"   --->   Operation 64 'muxlogic' 'muxLogicRAMAddr_to_xb2_7_load' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (0.72ns) (share mux size 2)   --->   "%xb2_7_load = load i7 %xb2_7_addr" [kernel_MHSA.cpp:227]   --->   Operation 65 'load' 'xb2_7_load' <Predicate = (!icmp_ln225)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 66 [1/1] (0.36ns)   --->   "%switch_ln227 = switch i3 %trunc_ln225, void %arrayidx248.case.7, i3 0, void %arrayidx248.case.0, i3 1, void %arrayidx248.case.1, i3 2, void %arrayidx248.case.2, i3 3, void %arrayidx248.case.3, i3 4, void %arrayidx248.case.4, i3 5, void %arrayidx248.case.5, i3 6, void %arrayidx248.case.6" [kernel_MHSA.cpp:227]   --->   Operation 66 'switch' 'switch_ln227' <Predicate = (!icmp_ln225)> <Delay = 0.36>
ST_1 : Operation 67 [1/1] (0.39ns)   --->   "%store_ln225 = store i10 %add_ln225, i10 %i" [kernel_MHSA.cpp:225]   --->   Operation 67 'store' 'store_ln225' <Predicate = (!icmp_ln225)> <Delay = 0.39>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln225 = br void %for.inc254" [kernel_MHSA.cpp:225]   --->   Operation 68 'br' 'br_ln225' <Predicate = (!icmp_ln225)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.57>
ST_2 : Operation 69 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_load = load i7 %current_input_addr" [kernel_MHSA.cpp:227]   --->   Operation 69 'load' 'current_input_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 70 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_8_load = load i7 %current_input_8_addr" [kernel_MHSA.cpp:227]   --->   Operation 70 'load' 'current_input_8_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 71 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_9_load = load i7 %current_input_9_addr" [kernel_MHSA.cpp:227]   --->   Operation 71 'load' 'current_input_9_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 72 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_10_load = load i7 %current_input_10_addr" [kernel_MHSA.cpp:227]   --->   Operation 72 'load' 'current_input_10_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 73 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_11_load = load i7 %current_input_11_addr" [kernel_MHSA.cpp:227]   --->   Operation 73 'load' 'current_input_11_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 74 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_12_load = load i7 %current_input_12_addr" [kernel_MHSA.cpp:227]   --->   Operation 74 'load' 'current_input_12_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 75 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_13_load = load i7 %current_input_13_addr" [kernel_MHSA.cpp:227]   --->   Operation 75 'load' 'current_input_13_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 76 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_14_load = load i7 %current_input_14_addr" [kernel_MHSA.cpp:227]   --->   Operation 76 'load' 'current_input_14_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 77 [1/1] (0.70ns)   --->   "%tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %current_input_load, i3 1, i32 %current_input_8_load, i3 2, i32 %current_input_9_load, i3 3, i32 %current_input_10_load, i3 4, i32 %current_input_11_load, i3 5, i32 %current_input_12_load, i3 6, i32 %current_input_13_load, i3 7, i32 %current_input_14_load, i32 <undef>, i3 %trunc_ln225" [kernel_MHSA.cpp:227]   --->   Operation 77 'sparsemux' 'tmp_5' <Predicate = true> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 78 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%xb2_load = load i7 %xb2_addr" [kernel_MHSA.cpp:227]   --->   Operation 78 'load' 'xb2_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 79 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%xb2_1_load = load i7 %xb2_1_addr" [kernel_MHSA.cpp:227]   --->   Operation 79 'load' 'xb2_1_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 80 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%xb2_2_load = load i7 %xb2_2_addr" [kernel_MHSA.cpp:227]   --->   Operation 80 'load' 'xb2_2_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 81 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%xb2_3_load = load i7 %xb2_3_addr" [kernel_MHSA.cpp:227]   --->   Operation 81 'load' 'xb2_3_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 82 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%xb2_4_load = load i7 %xb2_4_addr" [kernel_MHSA.cpp:227]   --->   Operation 82 'load' 'xb2_4_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 83 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%xb2_5_load = load i7 %xb2_5_addr" [kernel_MHSA.cpp:227]   --->   Operation 83 'load' 'xb2_5_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 84 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%xb2_6_load = load i7 %xb2_6_addr" [kernel_MHSA.cpp:227]   --->   Operation 84 'load' 'xb2_6_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 85 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%xb2_7_load = load i7 %xb2_7_addr" [kernel_MHSA.cpp:227]   --->   Operation 85 'load' 'xb2_7_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 86 [1/1] (0.70ns)   --->   "%tmp_6 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %xb2_load, i3 1, i32 %xb2_1_load, i3 2, i32 %xb2_2_load, i3 3, i32 %xb2_3_load, i3 4, i32 %xb2_4_load, i3 5, i32 %xb2_5_load, i3 6, i32 %xb2_6_load, i3 7, i32 %xb2_7_load, i32 <undef>, i3 %trunc_ln225" [kernel_MHSA.cpp:227]   --->   Operation 86 'sparsemux' 'tmp_6' <Predicate = true> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 87 [1/1] (1.35ns) (share mux size 69)   --->   "%muxLogicI0_to_add = muxlogic i32 %tmp_5"   --->   Operation 87 'muxlogic' 'muxLogicI0_to_add' <Predicate = true> <Delay = 1.35>
ST_3 : Operation 88 [1/1] (1.35ns) (share mux size 69)   --->   "%muxLogicI1_to_add = muxlogic i32 %tmp_6"   --->   Operation 88 'muxlogic' 'muxLogicI1_to_add' <Predicate = true> <Delay = 1.35>

State 4 <SV = 3> <Delay = 1.92>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln226 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_113" [kernel_MHSA.cpp:226]   --->   Operation 89 'specpipeline' 'specpipeline_ln226' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%speclooptripcount_ln225 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_MHSA.cpp:225]   --->   Operation 90 'speclooptripcount' 'speclooptripcount_ln225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln225 = specloopname void @_ssdm_op_SpecLoopName, void @empty_81" [kernel_MHSA.cpp:225]   --->   Operation 91 'specloopname' 'specloopname_ln225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.92ns) (share mux size 69)   --->   "%add = fadd i32 %tmp_5, i32 %tmp_6" [kernel_MHSA.cpp:227]   --->   Operation 92 'fadd' 'add' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 125 'ret' 'ret_ln0' <Predicate = (icmp_ln225)> <Delay = 0.28>

State 5 <SV = 4> <Delay = 1.15>
ST_5 : Operation 93 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln227 = muxlogic i32 %add"   --->   Operation 93 'muxlogic' 'muxLogicRAMData_to_store_ln227' <Predicate = (trunc_ln225 == 6)> <Delay = 0.43>
ST_5 : Operation 94 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln227 = muxlogic i7 %current_input_13_addr"   --->   Operation 94 'muxlogic' 'muxLogicRAMAddr_to_store_ln227' <Predicate = (trunc_ln225 == 6)> <Delay = 0.43>
ST_5 : Operation 95 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln227 = store i32 %add, i7 %current_input_13_addr" [kernel_MHSA.cpp:227]   --->   Operation 95 'store' 'store_ln227' <Predicate = (trunc_ln225 == 6)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln227 = br void %arrayidx248.exit" [kernel_MHSA.cpp:227]   --->   Operation 96 'br' 'br_ln227' <Predicate = (trunc_ln225 == 6)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln227 = muxlogic i32 %add"   --->   Operation 97 'muxlogic' 'muxLogicRAMData_to_store_ln227' <Predicate = (trunc_ln225 == 5)> <Delay = 0.43>
ST_5 : Operation 98 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln227 = muxlogic i7 %current_input_12_addr"   --->   Operation 98 'muxlogic' 'muxLogicRAMAddr_to_store_ln227' <Predicate = (trunc_ln225 == 5)> <Delay = 0.43>
ST_5 : Operation 99 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln227 = store i32 %add, i7 %current_input_12_addr" [kernel_MHSA.cpp:227]   --->   Operation 99 'store' 'store_ln227' <Predicate = (trunc_ln225 == 5)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln227 = br void %arrayidx248.exit" [kernel_MHSA.cpp:227]   --->   Operation 100 'br' 'br_ln227' <Predicate = (trunc_ln225 == 5)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln227 = muxlogic i32 %add"   --->   Operation 101 'muxlogic' 'muxLogicRAMData_to_store_ln227' <Predicate = (trunc_ln225 == 4)> <Delay = 0.43>
ST_5 : Operation 102 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln227 = muxlogic i7 %current_input_11_addr"   --->   Operation 102 'muxlogic' 'muxLogicRAMAddr_to_store_ln227' <Predicate = (trunc_ln225 == 4)> <Delay = 0.43>
ST_5 : Operation 103 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln227 = store i32 %add, i7 %current_input_11_addr" [kernel_MHSA.cpp:227]   --->   Operation 103 'store' 'store_ln227' <Predicate = (trunc_ln225 == 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln227 = br void %arrayidx248.exit" [kernel_MHSA.cpp:227]   --->   Operation 104 'br' 'br_ln227' <Predicate = (trunc_ln225 == 4)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln227 = muxlogic i32 %add"   --->   Operation 105 'muxlogic' 'muxLogicRAMData_to_store_ln227' <Predicate = (trunc_ln225 == 3)> <Delay = 0.43>
ST_5 : Operation 106 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln227 = muxlogic i7 %current_input_10_addr"   --->   Operation 106 'muxlogic' 'muxLogicRAMAddr_to_store_ln227' <Predicate = (trunc_ln225 == 3)> <Delay = 0.43>
ST_5 : Operation 107 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln227 = store i32 %add, i7 %current_input_10_addr" [kernel_MHSA.cpp:227]   --->   Operation 107 'store' 'store_ln227' <Predicate = (trunc_ln225 == 3)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln227 = br void %arrayidx248.exit" [kernel_MHSA.cpp:227]   --->   Operation 108 'br' 'br_ln227' <Predicate = (trunc_ln225 == 3)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln227 = muxlogic i32 %add"   --->   Operation 109 'muxlogic' 'muxLogicRAMData_to_store_ln227' <Predicate = (trunc_ln225 == 2)> <Delay = 0.43>
ST_5 : Operation 110 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln227 = muxlogic i7 %current_input_9_addr"   --->   Operation 110 'muxlogic' 'muxLogicRAMAddr_to_store_ln227' <Predicate = (trunc_ln225 == 2)> <Delay = 0.43>
ST_5 : Operation 111 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln227 = store i32 %add, i7 %current_input_9_addr" [kernel_MHSA.cpp:227]   --->   Operation 111 'store' 'store_ln227' <Predicate = (trunc_ln225 == 2)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln227 = br void %arrayidx248.exit" [kernel_MHSA.cpp:227]   --->   Operation 112 'br' 'br_ln227' <Predicate = (trunc_ln225 == 2)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln227 = muxlogic i32 %add"   --->   Operation 113 'muxlogic' 'muxLogicRAMData_to_store_ln227' <Predicate = (trunc_ln225 == 1)> <Delay = 0.43>
ST_5 : Operation 114 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln227 = muxlogic i7 %current_input_8_addr"   --->   Operation 114 'muxlogic' 'muxLogicRAMAddr_to_store_ln227' <Predicate = (trunc_ln225 == 1)> <Delay = 0.43>
ST_5 : Operation 115 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln227 = store i32 %add, i7 %current_input_8_addr" [kernel_MHSA.cpp:227]   --->   Operation 115 'store' 'store_ln227' <Predicate = (trunc_ln225 == 1)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln227 = br void %arrayidx248.exit" [kernel_MHSA.cpp:227]   --->   Operation 116 'br' 'br_ln227' <Predicate = (trunc_ln225 == 1)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln227 = muxlogic i32 %add"   --->   Operation 117 'muxlogic' 'muxLogicRAMData_to_store_ln227' <Predicate = (trunc_ln225 == 0)> <Delay = 0.43>
ST_5 : Operation 118 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln227 = muxlogic i7 %current_input_addr"   --->   Operation 118 'muxlogic' 'muxLogicRAMAddr_to_store_ln227' <Predicate = (trunc_ln225 == 0)> <Delay = 0.43>
ST_5 : Operation 119 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln227 = store i32 %add, i7 %current_input_addr" [kernel_MHSA.cpp:227]   --->   Operation 119 'store' 'store_ln227' <Predicate = (trunc_ln225 == 0)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln227 = br void %arrayidx248.exit" [kernel_MHSA.cpp:227]   --->   Operation 120 'br' 'br_ln227' <Predicate = (trunc_ln225 == 0)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln227 = muxlogic i32 %add"   --->   Operation 121 'muxlogic' 'muxLogicRAMData_to_store_ln227' <Predicate = (trunc_ln225 == 7)> <Delay = 0.43>
ST_5 : Operation 122 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln227 = muxlogic i7 %current_input_14_addr"   --->   Operation 122 'muxlogic' 'muxLogicRAMAddr_to_store_ln227' <Predicate = (trunc_ln225 == 7)> <Delay = 0.43>
ST_5 : Operation 123 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln227 = store i32 %add, i7 %current_input_14_addr" [kernel_MHSA.cpp:227]   --->   Operation 123 'store' 'store_ln227' <Predicate = (trunc_ln225 == 7)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln227 = br void %arrayidx248.exit" [kernel_MHSA.cpp:227]   --->   Operation 124 'br' 'br_ln227' <Predicate = (trunc_ln225 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.158ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln225', kernel_MHSA.cpp:225) of constant 0 on local variable 'i', kernel_MHSA.cpp:225 [18]  (0.393 ns)
	'load' operation 10 bit ('i', kernel_MHSA.cpp:225) on local variable 'i', kernel_MHSA.cpp:225 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln225', kernel_MHSA.cpp:225) [23]  (0.607 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_current_input_load') [40]  (0.437 ns)
	'load' operation 32 bit ('current_input_load', kernel_MHSA.cpp:227) on array 'current_input' [41]  (0.721 ns)

 <State 2>: 1.575ns
The critical path consists of the following:
	'load' operation 32 bit ('current_input_load', kernel_MHSA.cpp:227) on array 'current_input' [41]  (0.870 ns)
	'sparsemux' operation 32 bit ('tmp_5', kernel_MHSA.cpp:227) [56]  (0.705 ns)

 <State 3>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_add') [82]  (1.350 ns)

 <State 4>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', kernel_MHSA.cpp:227) [84]  (1.925 ns)

 <State 5>: 1.158ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicRAMData_to_store_ln227') [87]  (0.437 ns)
	'store' operation 0 bit ('store_ln227', kernel_MHSA.cpp:227) of variable 'add', kernel_MHSA.cpp:227 on array 'current_input_13' [89]  (0.721 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
