<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v</a>
time_elapsed: 0.011s
ram usage: 10216 KB
</pre>
<pre class="log">


-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v</a>&#39; to AST representation.
Generating RTLIL representation for module `\driver&#39;.
<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-5" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:5</a>: Warning: Identifier `$array:0:4:\out&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-5" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:5</a>: Warning: Identifier `$array:1:4:\out&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-5" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:5</a>: Warning: Identifier `$array:2:4:\out&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-5" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:5</a>: Warning: Identifier `$array:3:4:\out&#39; is implicitly declared.
Generating RTLIL representation for module `\busdriver_equiv&#39;.
Successfully finished Verilog frontend.

</pre>
</body>