Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: top_sdram.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_sdram.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_sdram"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : top_sdram
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\14.7\ISE_DS\5-Example\vga\ipcore_dir\pll.v" into library work
Parsing module <pll>.
Analyzing Verilog file "D:\14.7\ISE_DS\5-Example\vga\spartan6\VGA_SYNC.v" into library work
Parsing module <VGA_SYNC>.
Analyzing Verilog file "D:\14.7\ISE_DS\5-Example\vga\spartan6\uart_rx.v" into library work
Parsing module <uart_rx>.
INFO:HDLCompiler:693 - "D:\14.7\ISE_DS\5-Example\vga\spartan6\uart_rx.v" Line 23. parameter declaration becomes local in uart_rx with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\14.7\ISE_DS\5-Example\vga\spartan6\uart_rx.v" Line 24. parameter declaration becomes local in uart_rx with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\14.7\ISE_DS\5-Example\vga\spartan6\uart_rx.v" Line 25. parameter declaration becomes local in uart_rx with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\14.7\ISE_DS\5-Example\vga\spartan6\uart_rx.v" Line 26. parameter declaration becomes local in uart_rx with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\14.7\ISE_DS\5-Example\vga\spartan6\uart_rx.v" Line 27. parameter declaration becomes local in uart_rx with formal parameter declaration list
Analyzing Verilog file "D:\14.7\ISE_DS\5-Example\vga\ipcore_dir\ram.v" into library work
Parsing module <ram>.
Analyzing Verilog file "D:\14.7\ISE_DS\5-Example\vga\spartan6\top_sdram.v" into library work
Parsing module <top_sdram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_sdram>.

Elaborating module <pll>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=2,CLKFBOUT_MULT=43,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=41,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.833,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "D:\14.7\ISE_DS\5-Example\vga\ipcore_dir\pll.v" Line 114: Assignment to clkout1_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\14.7\ISE_DS\5-Example\vga\ipcore_dir\pll.v" Line 115: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\14.7\ISE_DS\5-Example\vga\ipcore_dir\pll.v" Line 116: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\14.7\ISE_DS\5-Example\vga\ipcore_dir\pll.v" Line 117: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\14.7\ISE_DS\5-Example\vga\ipcore_dir\pll.v" Line 118: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\14.7\ISE_DS\5-Example\vga\ipcore_dir\pll.v" Line 119: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:413 - "D:\14.7\ISE_DS\5-Example\vga\spartan6\top_sdram.v" Line 19: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "D:\14.7\ISE_DS\5-Example\vga\spartan6\top_sdram.v" Line 25: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "D:\14.7\ISE_DS\5-Example\vga\spartan6\top_sdram.v" Line 33: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <uart_rx(CLKS_PER_BIT=218)>.
WARNING:HDLCompiler:413 - "D:\14.7\ISE_DS\5-Example\vga\spartan6\uart_rx.v" Line 80: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\14.7\ISE_DS\5-Example\vga\spartan6\uart_rx.v" Line 91: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\14.7\ISE_DS\5-Example\vga\spartan6\uart_rx.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\14.7\ISE_DS\5-Example\vga\spartan6\uart_rx.v" Line 120: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <ram>.
WARNING:HDLCompiler:1499 - "D:\14.7\ISE_DS\5-Example\vga\ipcore_dir\ram.v" Line 39: Empty module <ram> remains a black box.
WARNING:HDLCompiler:413 - "D:\14.7\ISE_DS\5-Example\vga\spartan6\top_sdram.v" Line 75: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <VGA_SYNC>.
WARNING:HDLCompiler:413 - "D:\14.7\ISE_DS\5-Example\vga\spartan6\VGA_SYNC.v" Line 26: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "D:\14.7\ISE_DS\5-Example\vga\spartan6\VGA_SYNC.v" Line 27: Result of 32-bit expression is truncated to fit in 11-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_sdram>.
    Related source file is "D:\14.7\ISE_DS\5-Example\vga\spartan6\top_sdram.v".
        end_of_all = 38462
    Found 3-bit register for signal <bit>.
    Found 16-bit register for signal <cnt_w>.
    Found 16-bit register for signal <cnt_r>.
    Found 1-bit register for signal <V_SYNC_pre>.
    Found 1-bit register for signal <H_SYNC_p>.
    Found 16-bit adder for signal <cnt_w[15]_GND_1_o_add_3_OUT> created at line 19.
    Found 16-bit subtractor for signal <GND_1_o_GND_1_o_sub_11_OUT<15:0>> created at line 25.
    Found 3-bit subtractor for signal <GND_1_o_GND_1_o_sub_18_OUT<2:0>> created at line 33.
    Found 1x16-bit multiplier for signal <bit[2]_PWR_1_o_MuLt_32_OUT> created at line 75.
    Found 1-bit 8-to-1 multiplexer for signal <bit[2]_q[7]_Mux_31_o> created at line 75.
    Found 16-bit comparator lessequal for signal <n0019> created at line 57
    Found 11-bit comparator greater for signal <GND_1_o_oCurrent_Y[10]_LessThan_27_o> created at line 67
    Found 11-bit comparator greater for signal <GND_1_o_oCurrent_X[10]_LessThan_28_o> created at line 67
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <top_sdram> synthesized.

Synthesizing Unit <pll>.
    Related source file is "D:\14.7\ISE_DS\5-Example\vga\ipcore_dir\pll.v".
    Summary:
	no macro.
Unit <pll> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "D:\14.7\ISE_DS\5-Example\vga\spartan6\uart_rx.v".
        CLKS_PER_BIT = 218
    Found 1-bit register for signal <r_Rx_Data>.
    Found 3-bit register for signal <r_SM_Main>.
    Found 1-bit register for signal <r_Rx_DV>.
    Found 8-bit register for signal <r_Clock_Count>.
    Found 1-bit register for signal <r_Rx_Byte<7>>.
    Found 1-bit register for signal <r_Rx_Byte<6>>.
    Found 1-bit register for signal <r_Rx_Byte<5>>.
    Found 1-bit register for signal <r_Rx_Byte<4>>.
    Found 1-bit register for signal <r_Rx_Byte<3>>.
    Found 1-bit register for signal <r_Rx_Byte<2>>.
    Found 1-bit register for signal <r_Rx_Byte<1>>.
    Found 1-bit register for signal <r_Rx_Byte<0>>.
    Found 3-bit register for signal <r_Bit_Index>.
    Found 1-bit register for signal <r_Rx_Data_R>.
    Found finite state machine <FSM_0> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | i_Clock (rising_edge)                          |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <r_Bit_Index[2]_GND_6_o_add_15_OUT> created at line 102.
    Found 8-bit adder for signal <r_Clock_Count[7]_GND_6_o_add_23_OUT> created at line 120.
    Found 3-bit comparator greater for signal <r_Bit_Index[2]_PWR_8_o_LessThan_15_o> created at line 100
    Found 8-bit comparator greater for signal <r_Clock_Count[7]_PWR_8_o_LessThan_23_o> created at line 118
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <VGA_SYNC>.
    Related source file is "D:\14.7\ISE_DS\5-Example\vga\spartan6\VGA_SYNC.v".
        A_TIME_H = 24
        B_TIME_H = 95
        C_TIME_H = 48
        D_TIME_H = 640
        TOTAL_TIME_H = 807
        BLANK_H = 167
        A_TIME_V = 10
        B_TIME_V = 2
        C_TIME_V = 33
        D_TIME_V = 480
        TOTAL_TIME_V = 525
        BLANK_V = 45
    Found 1-bit register for signal <V_SYNC_CLK>.
    Found 1-bit register for signal <H_SYNC_CLK>.
    Found 11-bit register for signal <V_Counter>.
    Found 11-bit register for signal <H_Counter>.
    Found 1-bit register for signal <oSYNC_COLOR>.
    Found 12-bit subtractor for signal <GND_9_o_GND_9_o_sub_2_OUT> created at line 26.
    Found 12-bit subtractor for signal <GND_9_o_GND_9_o_sub_5_OUT> created at line 27.
    Found 11-bit adder for signal <H_Counter[10]_GND_9_o_add_7_OUT> created at line 39.
    Found 11-bit adder for signal <V_Counter[10]_GND_9_o_add_14_OUT> created at line 64.
    Found 11-bit comparator lessequal for signal <n0000> created at line 26
    Found 11-bit comparator lessequal for signal <n0004> created at line 27
    Found 11-bit comparator greater for signal <H_Counter[10]_GND_9_o_LessThan_7_o> created at line 38
    Found 11-bit comparator greater for signal <V_Counter[10]_GND_9_o_LessThan_14_o> created at line 63
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <VGA_SYNC> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x1-bit multiplier                                   : 1
# Adders/Subtractors                                   : 9
 11-bit adder                                          : 2
 12-bit subtractor                                     : 2
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 8-bit adder                                           : 1
# Registers                                            : 23
 1-bit register                                        : 16
 11-bit register                                       : 2
 16-bit register                                       : 2
 3-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 9
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 1
 3-bit comparator greater                              : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 14
 1-bit 8-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ram.ngc>.
Loading core <ram> for timing and area information for instance <ram8>.

Synthesizing (advanced) Unit <VGA_SYNC>.
The following registers are absorbed into counter <H_Counter>: 1 register on signal <H_Counter>.
The following registers are absorbed into counter <V_Counter>: 1 register on signal <V_Counter>.
Unit <VGA_SYNC> synthesized (advanced).

Synthesizing (advanced) Unit <top_sdram>.
The following registers are absorbed into counter <bit>: 1 register on signal <bit>.
The following registers are absorbed into counter <cnt_w>: 1 register on signal <cnt_w>.
The following registers are absorbed into counter <cnt_r>: 1 register on signal <cnt_r>.
Unit <top_sdram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x1-bit multiplier                                   : 1
# Adders/Subtractors                                   : 4
 12-bit subtractor                                     : 2
 3-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 5
 11-bit up counter                                     : 2
 16-bit down counter                                   : 1
 16-bit up counter                                     : 1
 3-bit down counter                                    : 1
# Registers                                            : 27
 Flip-Flops                                            : 27
# Comparators                                          : 9
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 1
 3-bit comparator greater                              : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 10
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart/FSM_0> on signal <r_SM_Main[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
INFO:Xst:1901 - Instance pll25_175/pll_base_inst in unit pll25_175/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <top_sdram> ...

Optimizing unit <uart_rx> ...

Optimizing unit <VGA_SYNC> ...
INFO:Xst:2261 - The FF/Latch <uart/r_SM_Main_FSM_FFd1> in Unit <top_sdram> is equivalent to the following FF/Latch, which will be removed : <uart/r_Rx_DV> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_sdram, actual ratio is 3.

Final Macro Processing ...

Processing Unit <top_sdram> :
	Found 2-bit shift register for signal <uart/r_Rx_Data>.
Unit <top_sdram> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 84
 Flip-Flops                                            : 84
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_sdram.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 306
#      GND                         : 2
#      INV                         : 17
#      LUT1                        : 16
#      LUT2                        : 24
#      LUT3                        : 17
#      LUT4                        : 20
#      LUT5                        : 25
#      LUT6                        : 78
#      MUXCY                       : 50
#      MUXF7                       : 1
#      VCC                         : 2
#      XORCY                       : 54
# FlipFlops/Latches                : 90
#      FD                          : 5
#      FDC                         : 29
#      FDCE                        : 16
#      FDE                         : 25
#      FDP                         : 12
#      FDPE                        : 2
#      FDR                         : 1
# RAMS                             : 19
#      RAMB16BWER                  : 19
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 21
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 18
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              90  out of  11440     0%  
 Number of Slice LUTs:                  198  out of   5720     3%  
    Number used as Logic:               197  out of   5720     3%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    211
   Number with an unused Flip Flop:     121  out of    211    57%  
   Number with an unused LUT:            13  out of    211     6%  
   Number of fully used LUT-FF pairs:    77  out of    211    36%  
   Number of unique control sets:        20

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    102    20%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               19  out of     32    59%  
    Number using Block RAM only:         19
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pll25_175/pll_base_inst/CLKOUT0    | BUFG                   | 98    |
vga/H_SYNC_CLK                     | NONE(vga/V_Counter_10) | 12    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.889ns (Maximum Frequency: 169.808MHz)
   Minimum input arrival time before clock: 3.771ns
   Maximum output required time after clock: 11.081ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pll25_175/pll_base_inst/CLKOUT0'
  Clock period: 5.889ns (frequency: 169.808MHz)
  Total number of paths / destination ports: 4395 / 790
-------------------------------------------------------------------------
Delay:               5.889ns (Levels of Logic = 5)
  Source:            vga/H_Counter_3 (FF)
  Destination:       cnt_r_0 (FF)
  Source Clock:      pll25_175/pll_base_inst/CLKOUT0 rising
  Destination Clock: pll25_175/pll_base_inst/CLKOUT0 rising

  Data Path: vga/H_Counter_3 to cnt_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   1.089  vga/H_Counter_3 (vga/H_Counter_3)
     LUT5:I0->O            4   0.203   0.684  vga/Msub_GND_9_o_GND_9_o_sub_2_OUT_cy<4>11 (vga/Msub_GND_9_o_GND_9_o_sub_2_OUT_cy<4>)
     LUT5:I4->O            1   0.205   0.827  re5_SW0 (N16)
     LUT6:I2->O            5   0.203   0.715  re8 (re8)
     LUT6:I5->O           16   0.205   1.005  _n0099_inv1 (_n0099_inv)
     LUT6:I5->O            1   0.205   0.000  cnt_r_0_rstpot (cnt_r_0_rstpot)
     FDC:D                     0.102          cnt_r_0
    ----------------------------------------
    Total                      5.889ns (1.570ns logic, 4.319ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga/H_SYNC_CLK'
  Clock period: 4.687ns (frequency: 213.367MHz)
  Total number of paths / destination ports: 763 / 13
-------------------------------------------------------------------------
Delay:               4.687ns (Levels of Logic = 14)
  Source:            vga/V_Counter_6 (FF)
  Destination:       vga/V_Counter_10 (FF)
  Source Clock:      vga/H_SYNC_CLK rising
  Destination Clock: vga/H_SYNC_CLK rising

  Data Path: vga/V_Counter_6 to vga/V_Counter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.050  vga/V_Counter_6 (vga/V_Counter_6)
     LUT4:I0->O            3   0.203   0.995  vga/V_Counter[10]_GND_9_o_LessThan_14_o_inv_inv1_SW0 (N8)
     LUT6:I1->O           10   0.203   0.961  vga/V_Counter[10]_GND_9_o_LessThan_14_o_inv_inv1 (vga/V_Counter[10]_GND_9_o_LessThan_14_o_inv_inv)
     LUT2:I0->O            1   0.203   0.000  vga/Mcount_V_Counter_lut<0> (vga/Mcount_V_Counter_lut<0>)
     MUXCY:S->O            1   0.172   0.000  vga/Mcount_V_Counter_cy<0> (vga/Mcount_V_Counter_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  vga/Mcount_V_Counter_cy<1> (vga/Mcount_V_Counter_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  vga/Mcount_V_Counter_cy<2> (vga/Mcount_V_Counter_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  vga/Mcount_V_Counter_cy<3> (vga/Mcount_V_Counter_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  vga/Mcount_V_Counter_cy<4> (vga/Mcount_V_Counter_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  vga/Mcount_V_Counter_cy<5> (vga/Mcount_V_Counter_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  vga/Mcount_V_Counter_cy<6> (vga/Mcount_V_Counter_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  vga/Mcount_V_Counter_cy<7> (vga/Mcount_V_Counter_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  vga/Mcount_V_Counter_cy<8> (vga/Mcount_V_Counter_cy<8>)
     MUXCY:CI->O           0   0.019   0.000  vga/Mcount_V_Counter_cy<9> (vga/Mcount_V_Counter_cy<9>)
     XORCY:CI->O           1   0.180   0.000  vga/Mcount_V_Counter_xor<10> (vga/Mcount_V_Counter10)
     FDC:D                     0.102          vga/V_Counter_10
    ----------------------------------------
    Total                      4.687ns (1.681ns logic, 3.006ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pll25_175/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              3.771ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       cnt_w_0 (FF)
  Destination Clock: pll25_175/pll_base_inst/CLKOUT0 rising

  Data Path: rst_n to cnt_w_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             35   0.206   1.334  rst_n_inv1_INV_0 (rst_n_inv)
     FDCE:CLR                  0.430          cnt_w_0
    ----------------------------------------
    Total                      3.771ns (1.858ns logic, 1.913ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pll25_175/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 2433 / 17
-------------------------------------------------------------------------
Offset:              9.405ns (Levels of Logic = 7)
  Source:            ram8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:       RGB<15> (PAD)
  Source Clock:      pll25_175/pll_base_inst/CLKOUT0 rising

  Data Path: ram8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to RGB<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB2    1   1.850   0.808  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<2>)
     LUT4:I1->O            1   0.205   0.808  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux7)
     LUT6:I3->O            1   0.205   0.827  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux72 (doutb<6>)
     end scope: 'ram8:doutb<6>'
     LUT6:I2->O            1   0.203   0.000  Mmux_bit[2]_q[7]_Mux_31_o_3 (Mmux_bit[2]_q[7]_Mux_31_o_3)
     MUXF7:I1->O           1   0.140   0.580  Mmux_bit[2]_q[7]_Mux_31_o_2_f7 (bit[2]_q[7]_Mux_31_o)
     LUT2:I1->O           16   0.205   1.004  RGB<3>1 (RGB_3_OBUF)
     OBUF:I->O                 2.571          RGB_15_OBUF (RGB<15>)
    ----------------------------------------
    Total                      9.405ns (5.379ns logic, 4.026ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vga/H_SYNC_CLK'
  Total number of paths / destination ports: 2753 / 17
-------------------------------------------------------------------------
Offset:              11.081ns (Levels of Logic = 7)
  Source:            vga/V_Counter_2 (FF)
  Destination:       RGB<15> (PAD)
  Source Clock:      vga/H_SYNC_CLK rising

  Data Path: vga/V_Counter_2 to RGB<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  vga/V_Counter_2 (vga/V_Counter_2)
     LUT5:I0->O            5   0.203   0.962  vga/Mmux_n0033721 (vga/Mmux_n003372)
     LUT6:I2->O           10   0.203   1.221  vga/GND_9_o_V_Counter[10]_LessThan_4_o1 (vga/GND_9_o_V_Counter[10]_LessThan_4_o)
     LUT6:I0->O            2   0.203   0.981  vga/Mmux_n00337 (oCurrent_Y<5>)
     LUT6:I0->O            5   0.203   0.819  re2 (re2)
     LUT6:I4->O            1   0.203   0.684  re11 (re)
     LUT2:I0->O           16   0.203   1.004  RGB<3>1 (RGB_3_OBUF)
     OBUF:I->O                 2.571          RGB_15_OBUF (RGB<15>)
    ----------------------------------------
    Total                     11.081ns (4.236ns logic, 6.845ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock pll25_175/pll_base_inst/CLKOUT0
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
pll25_175/pll_base_inst/CLKOUT0|    5.889|         |         |         |
vga/H_SYNC_CLK                 |   10.256|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock vga/H_SYNC_CLK
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
pll25_175/pll_base_inst/CLKOUT0|    5.376|         |         |         |
vga/H_SYNC_CLK                 |    4.687|         |         |         |
-------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.99 secs
 
--> 

Total memory usage is 260652 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    3 (   0 filtered)

