//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31833905
// Cuda compilation tools, release 11.8, V11.8.89
// Based on NVVM 7.0.1
//

.version 7.8
.target sm_52
.address_size 64

	// .globl	_Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1_
// _ZZ3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1_E6sample has been demoted

.visible .entry _Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1_(
	.param .u64 _Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_0,
	.param .u64 _Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_1,
	.param .u64 _Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_2,
	.param .u64 _Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_3,
	.param .u64 _Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_4,
	.param .u64 _Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_5,
	.param .u64 _Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_6,
	.param .u32 _Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_7,
	.param .u32 _Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_8,
	.param .u32 _Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_9,
	.param .u32 _Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_10,
	.param .f32 _Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_11,
	.param .f32 _Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_12,
	.param .u64 _Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_13
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<30>;
	.reg .b64 	%rd<31>;
	// demoted variable
	.shared .align 4 .b8 _ZZ3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1_E6sample[2048];

	ld.param.u64 	%rd1, [_Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_0];
	ld.param.u64 	%rd2, [_Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_1];
	ld.param.u64 	%rd3, [_Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_2];
	ld.param.u64 	%rd4, [_Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_3];
	ld.param.u64 	%rd5, [_Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_4];
	ld.param.u64 	%rd6, [_Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_5];
	ld.param.u64 	%rd7, [_Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_6];
	ld.param.u32 	%r7, [_Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_7];
	ld.param.u32 	%r8, [_Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_8];
	ld.param.u32 	%r9, [_Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_10];
	ld.param.f32 	%f1, [_Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_11];
	ld.param.f32 	%f2, [_Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_12];
	ld.param.u64 	%rd8, [_Z3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1__param_13];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s32 	%r10, %r7, -1;
	mov.u32 	%r11, %ctaid.x;
	and.b32  	%r12, %r10, %r11;
	shr.u32 	%r13, %r11, %r8;
	mov.u32 	%r29, %ntid.x;
	mov.u32 	%r2, %tid.x;
	mad.lo.s32 	%r14, %r13, %r29, %r2;
	mov.u32 	%r15, %nctaid.y;
	mov.u32 	%r16, %ctaid.z;
	mov.u32 	%r17, %ctaid.y;
	mad.lo.s32 	%r18, %r15, %r16, %r17;
	mad.lo.s32 	%r3, %r18, %r7, %r12;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r12, 4;
	add.s64 	%rd12, %rd10, %rd11;
	cvta.to.global.u64 	%rd13, %rd3;
	mul.wide.u32 	%rd14, %r17, 4;
	add.s64 	%rd15, %rd13, %rd14;
	cvta.to.global.u64 	%rd16, %rd4;
	mul.wide.u32 	%rd17, %r16, 4;
	add.s64 	%rd18, %rd16, %rd17;
	cvta.to.global.u64 	%rd19, %rd5;
	mul.wide.s32 	%rd20, %r14, 4;
	add.s64 	%rd21, %rd19, %rd20;
	cvta.to.global.u64 	%rd22, %rd6;
	add.s64 	%rd23, %rd22, %rd20;
	cvta.to.global.u64 	%rd24, %rd7;
	add.s64 	%rd25, %rd24, %rd20;
	ld.global.f32 	%f3, [%rd21];
	ld.global.f32 	%f4, [%rd12];
	sub.f32 	%f5, %f4, %f3;
	ld.global.f32 	%f6, [%rd23];
	ld.global.f32 	%f7, [%rd15];
	sub.f32 	%f8, %f7, %f6;
	mul.f32 	%f9, %f8, %f8;
	fma.rn.f32 	%f10, %f5, %f5, %f9;
	ld.global.f32 	%f11, [%rd25];
	ld.global.f32 	%f12, [%rd18];
	sub.f32 	%f13, %f12, %f11;
	fma.rn.f32 	%f14, %f13, %f13, %f10;
	sqrt.rn.f32 	%f15, %f14;
	mul.f32 	%f16, %f15, %f2;
	cvt.rni.f32.f32 	%f17, %f16;
	sub.f32 	%f18, %f17, %f1;
	cvt.rmi.s32.f32 	%r19, %f18;
	max.s32 	%r20, %r19, 0;
	add.s32 	%r21, %r9, -1;
	min.u32 	%r22, %r20, %r21;
	mad.lo.s32 	%r23, %r13, %r9, %r22;
	mad.lo.s32 	%r24, %r23, %r29, %r2;
	mul.wide.s32 	%rd26, %r24, 4;
	add.s64 	%rd27, %rd9, %rd26;
	ld.global.f32 	%f19, [%rd27];
	shl.b32 	%r25, %r2, 2;
	mov.u32 	%r26, _ZZ3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1_E6sample;
	add.s32 	%r4, %r26, %r25;
	st.shared.f32 	[%r4], %f19;
	bar.sync 	0;
	setp.lt.s32 	%p1, %r29, 2;
	@%p1 bra 	$L__BB0_5;

$L__BB0_2:
	shr.s32 	%r6, %r29, 1;
	setp.ge.u32 	%p2, %r2, %r6;
	@%p2 bra 	$L__BB0_4;

	shl.b32 	%r27, %r6, 2;
	add.s32 	%r28, %r4, %r27;
	ld.shared.f32 	%f20, [%r4];
	ld.shared.f32 	%f21, [%r28];
	add.f32 	%f22, %f21, %f20;
	st.shared.f32 	[%r4], %f22;

$L__BB0_4:
	bar.sync 	0;
	setp.gt.s32 	%p3, %r29, 3;
	mov.u32 	%r29, %r6;
	@%p3 bra 	$L__BB0_2;

$L__BB0_5:
	setp.ne.s32 	%p4, %r2, 0;
	@%p4 bra 	$L__BB0_7;

	cvta.to.global.u64 	%rd28, %rd1;
	mul.wide.s32 	%rd29, %r3, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.shared.f32 	%f23, [_ZZ3ubpPfPKfS1_S1_S1_S1_S1_jjjjffS1_E6sample];
	atom.global.add.f32 	%f24, [%rd30], %f23;

$L__BB0_7:
	ret;

}

