INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denny/.Xilinx/Projects/comparator/comparator.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module fulladd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denny/.Xilinx/Projects/comparator/comparator.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denny/.Xilinx/Projects/comparator/comparator.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
