$comment
	File created using the following command:
		vcd file LogicalStep_Lab3.msim.vcd -direction
$end
$date
	Wed Mar 10 00:35:20 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module logicalstep_lab3_top_vhd_vec_tst $end
$var wire 1 ! clk_in $end
$var wire 1 " leds [11] $end
$var wire 1 # leds [10] $end
$var wire 1 $ leds [9] $end
$var wire 1 % leds [8] $end
$var wire 1 & leds [7] $end
$var wire 1 ' leds [6] $end
$var wire 1 ( leds [5] $end
$var wire 1 ) leds [4] $end
$var wire 1 * leds [3] $end
$var wire 1 + leds [2] $end
$var wire 1 , leds [1] $end
$var wire 1 - leds [0] $end
$var wire 1 . pb [3] $end
$var wire 1 / pb [2] $end
$var wire 1 0 pb [1] $end
$var wire 1 1 pb [0] $end
$var wire 1 2 sw [7] $end
$var wire 1 3 sw [6] $end
$var wire 1 4 sw [5] $end
$var wire 1 5 sw [4] $end
$var wire 1 6 sw [3] $end
$var wire 1 7 sw [2] $end
$var wire 1 8 sw [1] $end
$var wire 1 9 sw [0] $end

$scope module i1 $end
$var wire 1 : gnd $end
$var wire 1 ; vcc $end
$var wire 1 < unknown $end
$var wire 1 = devoe $end
$var wire 1 > devclrn $end
$var wire 1 ? devpor $end
$var wire 1 @ ww_devoe $end
$var wire 1 A ww_devclrn $end
$var wire 1 B ww_devpor $end
$var wire 1 C ww_clk_in $end
$var wire 1 D ww_pb [3] $end
$var wire 1 E ww_pb [2] $end
$var wire 1 F ww_pb [1] $end
$var wire 1 G ww_pb [0] $end
$var wire 1 H ww_sw [7] $end
$var wire 1 I ww_sw [6] $end
$var wire 1 J ww_sw [5] $end
$var wire 1 K ww_sw [4] $end
$var wire 1 L ww_sw [3] $end
$var wire 1 M ww_sw [2] $end
$var wire 1 N ww_sw [1] $end
$var wire 1 O ww_sw [0] $end
$var wire 1 P ww_leds [11] $end
$var wire 1 Q ww_leds [10] $end
$var wire 1 R ww_leds [9] $end
$var wire 1 S ww_leds [8] $end
$var wire 1 T ww_leds [7] $end
$var wire 1 U ww_leds [6] $end
$var wire 1 V ww_leds [5] $end
$var wire 1 W ww_leds [4] $end
$var wire 1 X ww_leds [3] $end
$var wire 1 Y ww_leds [2] $end
$var wire 1 Z ww_leds [1] $end
$var wire 1 [ ww_leds [0] $end
$var wire 1 \ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 ] \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 ^ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 _ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 ` \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 a \clk_in~input_o\ $end
$var wire 1 b \pb[0]~input_o\ $end
$var wire 1 c \pb[1]~input_o\ $end
$var wire 1 d \pb[2]~input_o\ $end
$var wire 1 e \pb[3]~input_o\ $end
$var wire 1 f \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 g \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 h \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 i \leds[0]~output_o\ $end
$var wire 1 j \leds[1]~output_o\ $end
$var wire 1 k \leds[2]~output_o\ $end
$var wire 1 l \leds[3]~output_o\ $end
$var wire 1 m \leds[4]~output_o\ $end
$var wire 1 n \leds[5]~output_o\ $end
$var wire 1 o \leds[6]~output_o\ $end
$var wire 1 p \leds[7]~output_o\ $end
$var wire 1 q \leds[8]~output_o\ $end
$var wire 1 r \leds[9]~output_o\ $end
$var wire 1 s \leds[10]~output_o\ $end
$var wire 1 t \leds[11]~output_o\ $end
$var wire 1 u \sw[7]~input_o\ $end
$var wire 1 v \sw[3]~input_o\ $end
$var wire 1 w \sw[2]~input_o\ $end
$var wire 1 x \sw[6]~input_o\ $end
$var wire 1 y \comparator|ALTB~2_combout\ $end
$var wire 1 z \sw[4]~input_o\ $end
$var wire 1 { \sw[0]~input_o\ $end
$var wire 1 | \sw[1]~input_o\ $end
$var wire 1 } \sw[5]~input_o\ $end
$var wire 1 ~ \comparator|ALTB~1_combout\ $end
$var wire 1 !! \comparator|ALTB~0_combout\ $end
$var wire 1 "! \comparator|ALTB~3_combout\ $end
$var wire 1 #! \comparator|AEQB~0_combout\ $end
$var wire 1 $! \comparator|AEQB~combout\ $end
$var wire 1 %! \comparator|AGTB~1_combout\ $end
$var wire 1 &! \comparator|AGTB~0_combout\ $end
$var wire 1 '! \comparator|AGTB~2_combout\ $end
$var wire 1 (! \comparator|ALT_INV_AEQB~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0:
1;
x<
1=
1>
1?
1@
1A
1B
xC
xa
xb
xc
xd
xe
0f
zg
zh
0i
0j
1k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
1w
0x
0y
0z
0{
1|
0}
0~
0!!
0"!
1#!
1$!
1%!
1&!
1'!
0(!
02
03
04
05
06
17
18
09
xD
xE
xF
xG
0H
0I
0J
0K
0L
1M
1N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
1Y
0Z
0[
0\
0]
0^
0_
0`
0"
0#
0$
0%
0&
0'
0(
0)
0*
1+
0,
0-
x.
x/
x0
x1
$end
#62500
15
1K
1z
#125000
05
14
0K
1J
1}
0z
0#!
0%!
#187500
15
1K
1z
1~
1#!
#250000
05
04
13
0K
0J
1I
1x
0}
0z
0~
1%!
1y
0&!
#312500
15
1K
1z
#375000
05
14
0K
1J
1}
0z
0#!
0%!
0'!
0$!
1(!
0k
1j
0Y
1Z
0+
1,
#437500
15
1K
1z
1~
1#!
1$!
1"!
0(!
1i
0j
1[
0Z
1-
0,
#500000
05
04
03
12
0K
0J
0I
1H
1u
0x
0}
0z
0~
1%!
0y
1!!
#562500
15
1K
1z
#625000
05
14
0K
1J
1}
0z
0#!
0%!
#687500
15
1K
1z
1~
1#!
#750000
05
04
13
0K
0J
1I
1x
0}
0z
0~
1%!
#812500
15
1K
1z
#875000
05
14
0K
1J
1}
0z
0#!
0%!
#937500
15
1K
1z
1~
1#!
#1000000
