<?xml version="1.0"?>
<!--
Copyright (c) 2017 Microchip Technology Inc.

SPDX-License-Identifier: Apache-2.0

Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
-->
<avr-tools-device-file xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schema-version="4.4" xsi:noNamespaceSchemaLocation="../../schema/avr_tools_device_file.xsd">
  <file timestamp="2020-03-18T12:52:51Z"/>
  <variants xmlns:mhc="http://www.atmel.com/schemas/avr-tools-device-file/mhc">
    <variant ordercode="ATSAMA5D26C-CU" package="LFBGA289" pinout="LFBGA289" speedmax="+0" tempmax="+85" tempmin="-40" vccmax="+0" vccmin="+0" mhc:ordercode="ATSAMA5D26C-CU"/>
    <variant ordercode="ATSAMA5D26C-CUR" package="LFBGA289" pinout="LFBGA289" speedmax="+0" tempmax="+85" tempmin="-40" vccmax="+0" vccmin="+0" mhc:ordercode="ATSAMA5D26C-CUR"/>
    <variant ordercode="ATSAMA5D26C-CN" package="LFBGA289" pinout="LFBGA289" speedmax="+0" tempmax="+105" tempmin="-40" vccmax="+0" vccmin="+0" mhc:ordercode="ATSAMA5D26C-CN"/>
    <variant ordercode="ATSAMA5D26C-CNR" package="LFBGA289" pinout="LFBGA289" speedmax="+0" tempmax="+105" tempmin="-40" vccmax="+0" vccmin="+0" mhc:ordercode="ATSAMA5D26C-CNR"/>
  </variants>
  <devices>
    <device architecture="CORTEX-A5" family="SAMA5" name="ATSAMA5D26" series="SAMA5D2">
      <address-spaces>
        <address-space id="base" name="base" endianness="little" size="0x100000000" start="0">
          <memory-segment name="EBI_CS0" start="0x10000000" size="0x10000000" type="other" exec="true"/>
          <memory-segment name="DDR_CS" start="0x20000000" size="0x20000000" type="other" exec="true"/>
          <memory-segment name="DDR_AES_CS" start="0x40000000" size="0x20000000" type="other"/>
          <memory-segment name="EBI_CS1" start="0x60000000" size="0x10000000" type="other" exec="true"/>
          <memory-segment name="EBI_CS2" start="0x70000000" size="0x10000000" type="other" exec="true"/>
          <memory-segment name="EBI_CS3" start="0x80000000" size="0x08000000" type="other" exec="true"/>
          <memory-segment name="QSPI_AES0" start="0x90000000" size="0x08000000" type="other"/>
          <memory-segment name="QSPI_AES1" start="0x98000000" size="0x08000000" type="other"/>
          <memory-segment name="SDMMC0" start="0xA0000000" size="0x00001000" type="other" exec="true"/>
          <memory-segment name="SDMMC1" start="0xB0000000" size="0x00001000" type="other" exec="true"/>
          <memory-segment name="NFC" start="0xC0000000" size="0x10000000" type="other"/>
          <memory-segment name="QSPI0MEM" start="0xD0000000" size="0x08000000" type="other" exec="true"/>
          <memory-segment name="QSPI1MEM" start="0xD8000000" size="0x08000000" type="other" exec="true"/>
          <memory-segment name="PERIPHERALS" start="0xF0000000" size="0x10000000" type="io" rw="RW"/>
          <memory-segment name="IROM" start="0x00000000" size="0x00010000" type="rom"/>
          <memory-segment name="ECC_ROM" start="0x00040000" size="0x00018000" type="other"/>
          <memory-segment name="NFC_RAM" start="0x00100000" size="0x00002400" type="other"/>
          <memory-segment name="SRAM0" start="0x00200000" size="0x00020000" type="other" exec="true"/>
          <memory-segment name="SRAM1" start="0x00220000" size="0x00020000" type="other" exec="true"/>
          <memory-segment name="UDPHS_RAM" start="0x00300000" size="0x00100000" type="other"/>
          <memory-segment name="UHPHS_OHCI" start="0x00400000" size="0x00100000" type="other"/>
          <memory-segment name="UHPHS_EHCI" start="0x00500000" size="0x00100000" type="other"/>
          <memory-segment name="AXIMX" start="0x00600000" size="0x00100000" type="other"/>
          <memory-segment name="DAP" start="0x00700000" size="0x00100000" type="other"/>
          <memory-segment name="PTCMEM" start="0x00800000" size="0x00100000" type="other"/>
          <memory-segment name="SECURAM" start="0xF8044000" size="0x00004000" type="other"/>
        </address-space>
      </address-spaces>
      <parameters>
        <param name="__CA_REV" value="0x0001" caption="CA5 Core Revision"/>
        <param name="__FPU_PRESENT" value="1" caption="FPU is present on core"/>
        <param name="__GIC_PRESENT" value="0" caption="GIC is present on core"/>
        <param name="__TIM_PRESENT" value="0" caption="Private Timer is present on core"/>
        <param name="__L2CC_PRESENT" value="1" caption="L2C-310 cache controller is present"/>
      </parameters>
      <peripherals>
        <module name="ACC" id="6490" version="M">
          <instance name="ACC">
            <register-group address-space="base" name="ACC" name-in-module="ACC" offset="0xF804A000"/>
            <parameters>
              <param name="INSTANCE_ID" value="75"/>
              <param name="HAS_INVERTED_COMPARATOR" value="1"/>
            </parameters>
          </instance>
        </module>
        <module name="ADC" id="44073" version="G">
          <instance name="ADC">
            <register-group address-space="base" name="ADC" name-in-module="ADC" offset="0xFC030000"/>
            <parameters>
              <param name="INSTANCE_ID" value="40"/>
              <param name="CLOCK_ID" value="40"/>
              <param name="DMAC_ID_RX" value="25"/>
            </parameters>
            <signals>
              <signal pad="PD31" function="A" group="ADTRG"/>
              <signal pad="PD19" function="X1" group="AD" index="0"/>
              <signal pad="PD20" function="X1" group="AD" index="1"/>
              <signal pad="PD21" function="X1" group="AD" index="2"/>
              <signal pad="PD22" function="X1" group="AD" index="3"/>
              <signal pad="PD23" function="X1" group="AD" index="4"/>
              <signal pad="PD24" function="X1" group="AD" index="5"/>
              <signal pad="PD25" function="X1" group="AD" index="6"/>
              <signal pad="PD26" function="X1" group="AD" index="7"/>
              <signal pad="PD27" function="X1" group="AD" index="8"/>
              <signal pad="PD28" function="X1" group="AD" index="9"/>
              <signal pad="PD29" function="X1" group="AD" index="10"/>
              <signal pad="PD30" function="X1" group="AD" index="11"/>
            </signals>
          </instance>
        </module>
        <module name="AES" id="6149" version="ZB">
          <instance name="AES">
            <register-group address-space="base" name="AES" name-in-module="AES" offset="0xF002C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="9"/>
              <param name="CLOCK_ID" value="9"/>
              <param name="DMAC_ID_TX" value="26"/>
              <param name="DMAC_ID_RX" value="27"/>
            </parameters>
          </instance>
        </module>
        <module name="AESB" id="11145" version="E">
          <instance name="AESB">
            <register-group address-space="base" name="AESB" name-in-module="AESB" offset="0xF001C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="10"/>
              <param name="CLOCK_ID" value="10"/>
            </parameters>
          </instance>
        </module>
        <module name="AIC" id="11051" version="K">
          <instance name="AIC">
            <register-group address-space="base" name="AIC" name-in-module="AIC" offset="0xFC020000"/>
            <parameters>
              <param name="INSTANCE_ID" value="62"/>
              <param name="ID_AIC_IRQ" value="49"/>
            </parameters>
            <signals>
              <signal pad="PA12" function="B" group="IRQ"/>
              <signal pad="PA21" function="A" group="IRQ"/>
              <signal pad="PB3" function="C" group="IRQ"/>
              <signal pad="PD31" function="C" group="IRQ"/>
            </signals>
          </instance>
          <instance name="SAIC">
            <register-group address-space="base" name="SAIC" name-in-module="AIC" offset="0xF803C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="61"/>
              <param name="ID_SAIC_FIQ" value="0"/>
            </parameters>
            <signals>
              <signal pad="PB4" function="C" group="FIQ"/>
              <signal pad="PC8" function="C" group="FIQ"/>
              <signal pad="PC9" function="A" group="FIQ"/>
              <signal pad="PD3" function="B" group="FIQ"/>
            </signals>
          </instance>
        </module>
        <module name="AXIMX" id="11103" version="E">
          <instance name="AXIMX">
            <register-group address-space="base" name="AXIMX" name-in-module="AXIMX" offset="0x00600000"/>
          </instance>
        </module>
        <module name="CHIPID" id="6417" version="ZQ">
          <instance name="CHIPID">
            <register-group address-space="base" name="CHIPID" name-in-module="CHIPID" offset="0xFC069000"/>
            <parameters>
              <param name="INSTANCE_ID" value="78"/>
            </parameters>
          </instance>
        </module>
        <module name="CLASSD" id="11283" version="G">
          <instance name="CLASSD">
            <register-group address-space="base" name="CLASSD" name-in-module="CLASSD" offset="0xFC048000"/>
            <parameters>
              <param name="INSTANCE_ID" value="59"/>
              <param name="CLOCK_ID" value="59"/>
              <param name="DMAC_ID_TX" value="47"/>
            </parameters>
            <signals>
              <signal pad="PA28" function="F" group="CLASSD_L" index="0"/>
              <signal pad="PA29" function="F" group="CLASSD_L" index="1"/>
              <signal pad="PA30" function="F" group="CLASSD_L" index="2"/>
              <signal pad="PA31" function="F" group="CLASSD_L" index="3"/>
              <signal pad="PB1" function="F" group="CLASSD_R" index="0"/>
              <signal pad="PB2" function="F" group="CLASSD_R" index="1"/>
              <signal pad="PB3" function="F" group="CLASSD_R" index="2"/>
              <signal pad="PB4" function="F" group="CLASSD_R" index="3"/>
            </signals>
          </instance>
        </module>
        <module name="FLEXCOM" id="11268" version="P">
          <instance name="FLEXCOM0">
            <register-group address-space="base" name="FLEXCOM0" name-in-module="FLEXCOM" offset="0xF8034000"/>
            <parameters>
              <param name="INSTANCE_ID" value="19"/>
              <param name="CLOCK_ID" value="19"/>
              <param name="DMAC_ID_TX" value="11"/>
              <param name="DMAC_ID_RX" value="12"/>
            </parameters>
            <signals>
              <signal pad="PB28" function="C" group="FLEXCOM0_IO" index="0"/>
              <signal pad="PB29" function="C" group="FLEXCOM0_IO" index="1"/>
              <signal pad="PB30" function="C" group="FLEXCOM0_IO" index="2"/>
              <signal pad="PB31" function="C" group="FLEXCOM0_IO" index="3"/>
              <signal pad="PC0" function="C" group="FLEXCOM0_IO" index="4"/>
            </signals>
          </instance>
          <instance name="FLEXCOM1">
            <register-group address-space="base" name="FLEXCOM1" name-in-module="FLEXCOM" offset="0xF8038000"/>
            <parameters>
              <param name="INSTANCE_ID" value="20"/>
              <param name="CLOCK_ID" value="20"/>
              <param name="DMAC_ID_TX" value="13"/>
              <param name="DMAC_ID_RX" value="14"/>
            </parameters>
            <signals>
              <signal pad="PA24" function="A" group="FLEXCOM1_IO" index="0"/>
              <signal pad="PA23" function="A" group="FLEXCOM1_IO" index="1"/>
              <signal pad="PA22" function="A" group="FLEXCOM1_IO" index="2"/>
              <signal pad="PA25" function="A" group="FLEXCOM1_IO" index="3"/>
              <signal pad="PA26" function="A" group="FLEXCOM1_IO" index="4"/>
            </signals>
          </instance>
          <instance name="FLEXCOM2">
            <register-group address-space="base" name="FLEXCOM2" name-in-module="FLEXCOM" offset="0xFC010000"/>
            <parameters>
              <param name="INSTANCE_ID" value="21"/>
              <param name="CLOCK_ID" value="21"/>
              <param name="DMAC_ID_TX" value="15"/>
              <param name="DMAC_ID_RX" value="16"/>
            </parameters>
            <signals>
              <signal pad="PA6" function="E" group="FLEXCOM2_IO" index="0"/>
              <signal pad="PD26" function="C" group="FLEXCOM2_IO" index="0"/>
              <signal pad="PA7" function="E" group="FLEXCOM2_IO" index="1"/>
              <signal pad="PD27" function="C" group="FLEXCOM2_IO" index="1"/>
              <signal pad="PA8" function="E" group="FLEXCOM2_IO" index="2"/>
              <signal pad="PD28" function="C" group="FLEXCOM2_IO" index="2"/>
              <signal pad="PA9" function="E" group="FLEXCOM2_IO" index="3"/>
              <signal pad="PD29" function="C" group="FLEXCOM2_IO" index="3"/>
              <signal pad="PA10" function="E" group="FLEXCOM2_IO" index="4"/>
              <signal pad="PD30" function="C" group="FLEXCOM2_IO" index="4"/>
            </signals>
          </instance>
          <instance name="FLEXCOM3">
            <register-group address-space="base" name="FLEXCOM3" name-in-module="FLEXCOM" offset="0xFC014000"/>
            <parameters>
              <param name="INSTANCE_ID" value="22"/>
              <param name="CLOCK_ID" value="22"/>
              <param name="DMAC_ID_TX" value="17"/>
              <param name="DMAC_ID_RX" value="18"/>
            </parameters>
            <signals>
              <signal pad="PA15" function="E" group="FLEXCOM3_IO" index="0"/>
              <signal pad="PB23" function="E" group="FLEXCOM3_IO" index="0"/>
              <signal pad="PC20" function="E" group="FLEXCOM3_IO" index="0"/>
              <signal pad="PA13" function="E" group="FLEXCOM3_IO" index="1"/>
              <signal pad="PB22" function="E" group="FLEXCOM3_IO" index="1"/>
              <signal pad="PC19" function="E" group="FLEXCOM3_IO" index="1"/>
              <signal pad="PA14" function="E" group="FLEXCOM3_IO" index="2"/>
              <signal pad="PB21" function="E" group="FLEXCOM3_IO" index="2"/>
              <signal pad="PC18" function="E" group="FLEXCOM3_IO" index="2"/>
              <signal pad="PA16" function="E" group="FLEXCOM3_IO" index="3"/>
              <signal pad="PB24" function="E" group="FLEXCOM3_IO" index="3"/>
              <signal pad="PC21" function="E" group="FLEXCOM3_IO" index="3"/>
              <signal pad="PA17" function="E" group="FLEXCOM3_IO" index="4"/>
              <signal pad="PB25" function="E" group="FLEXCOM3_IO" index="4"/>
              <signal pad="PC22" function="E" group="FLEXCOM3_IO" index="4"/>
            </signals>
          </instance>
          <instance name="FLEXCOM4">
            <register-group address-space="base" name="FLEXCOM4" name-in-module="FLEXCOM" offset="0xFC018000"/>
            <parameters>
              <param name="INSTANCE_ID" value="23"/>
              <param name="CLOCK_ID" value="23"/>
              <param name="DMAC_ID_TX" value="19"/>
              <param name="DMAC_ID_RX" value="20"/>
            </parameters>
            <signals>
              <signal pad="PC28" function="B" group="FLEXCOM4_IO" index="0"/>
              <signal pad="PD12" function="B" group="FLEXCOM4_IO" index="0"/>
              <signal pad="PD21" function="C" group="FLEXCOM4_IO" index="0"/>
              <signal pad="PC29" function="B" group="FLEXCOM4_IO" index="1"/>
              <signal pad="PD13" function="B" group="FLEXCOM4_IO" index="1"/>
              <signal pad="PD22" function="C" group="FLEXCOM4_IO" index="1"/>
              <signal pad="PC30" function="B" group="FLEXCOM4_IO" index="2"/>
              <signal pad="PD14" function="B" group="FLEXCOM4_IO" index="2"/>
              <signal pad="PD23" function="C" group="FLEXCOM4_IO" index="2"/>
              <signal pad="PC31" function="B" group="FLEXCOM4_IO" index="3"/>
              <signal pad="PD15" function="B" group="FLEXCOM4_IO" index="3"/>
              <signal pad="PD24" function="C" group="FLEXCOM4_IO" index="3"/>
              <signal pad="PD0" function="B" group="FLEXCOM4_IO" index="4"/>
              <signal pad="PD16" function="B" group="FLEXCOM4_IO" index="4"/>
              <signal pad="PD25" function="C" group="FLEXCOM4_IO" index="4"/>
            </signals>
          </instance>
        </module>
        <module name="GMAC" id="44152" version="A">
          <instance name="GMAC">
            <register-group address-space="base" name="GMAC" name-in-module="GMAC" offset="0xF8008000"/>
            <parameters>
              <param name="INSTANCE_ID" value="5"/>
              <param name="CLOCK_ID" value="5"/>
            </parameters>
            <signals>
              <signal pad="PB9" function="F" group="GCOL"/>
              <signal pad="PC23" function="B" group="GCOL"/>
              <signal pad="PD4" function="D" group="GCOL"/>
              <signal pad="PB8" function="F" group="GCRS"/>
              <signal pad="PC22" function="B" group="GCRS"/>
              <signal pad="PD3" function="D" group="GCRS"/>
              <signal pad="PB22" function="F" group="GMDC"/>
              <signal pad="PC18" function="B" group="GMDC"/>
              <signal pad="PD17" function="D" group="GMDC"/>
              <signal pad="PB23" function="F" group="GMDIO"/>
              <signal pad="PC19" function="B" group="GMDIO"/>
              <signal pad="PD18" function="D" group="GMDIO"/>
              <signal pad="PB7" function="F" group="GRXCK"/>
              <signal pad="PC20" function="B" group="GRXCK"/>
              <signal pad="PD1" function="D" group="GRXCK"/>
              <signal pad="PB16" function="F" group="GRXDV"/>
              <signal pad="PC12" function="B" group="GRXDV"/>
              <signal pad="PD11" function="D" group="GRXDV"/>
              <signal pad="PB17" function="F" group="GRXER"/>
              <signal pad="PC13" function="B" group="GRXER"/>
              <signal pad="PD12" function="D" group="GRXER"/>
              <signal pad="PB18" function="F" group="GRX" index="0"/>
              <signal pad="PC14" function="B" group="GRX" index="0"/>
              <signal pad="PD13" function="D" group="GRX" index="0"/>
              <signal pad="PB19" function="F" group="GRX" index="1"/>
              <signal pad="PC15" function="B" group="GRX" index="1"/>
              <signal pad="PD14" function="D" group="GRX" index="1"/>
              <signal pad="PB10" function="F" group="GRX" index="2"/>
              <signal pad="PC24" function="B" group="GRX" index="2"/>
              <signal pad="PD5" function="D" group="GRX" index="2"/>
              <signal pad="PB11" function="F" group="GRX" index="3"/>
              <signal pad="PC25" function="B" group="GRX" index="3"/>
              <signal pad="PD6" function="D" group="GRX" index="3"/>
              <signal pad="PB5" function="F" group="GTSUCOMP"/>
              <signal pad="PC9" function="B" group="GTSUCOMP"/>
              <signal pad="PD0" function="D" group="GTSUCOMP"/>
              <signal pad="PB14" function="F" group="GTXCK"/>
              <signal pad="PC10" function="B" group="GTXCK"/>
              <signal pad="PD9" function="D" group="GTXCK"/>
              <signal pad="PB15" function="F" group="GTXEN"/>
              <signal pad="PC11" function="B" group="GTXEN"/>
              <signal pad="PD10" function="D" group="GTXEN"/>
              <signal pad="PB6" function="F" group="GTXER"/>
              <signal pad="PC21" function="B" group="GTXER"/>
              <signal pad="PD2" function="D" group="GTXER"/>
              <signal pad="PB20" function="F" group="GTX" index="0"/>
              <signal pad="PC16" function="B" group="GTX" index="0"/>
              <signal pad="PD15" function="D" group="GTX" index="0"/>
              <signal pad="PB21" function="F" group="GTX" index="1"/>
              <signal pad="PC17" function="B" group="GTX" index="1"/>
              <signal pad="PD16" function="D" group="GTX" index="1"/>
              <signal pad="PB12" function="F" group="GTX" index="2"/>
              <signal pad="PC26" function="B" group="GTX" index="2"/>
              <signal pad="PD7" function="D" group="GTX" index="2"/>
              <signal pad="PB13" function="F" group="GTX" index="3"/>
              <signal pad="PC27" function="B" group="GTX" index="3"/>
              <signal pad="PD8" function="D" group="GTX" index="3"/>
            </signals>
          </instance>
        </module>
        <module name="I2SC" id="11241" version="N">
          <instance name="I2SC0">
            <register-group address-space="base" name="I2SC0" name-in-module="I2SC" offset="0xF8050000"/>
            <parameters>
              <param name="INSTANCE_ID" value="54"/>
              <param name="CLOCK_ID" value="54"/>
              <param name="DMAC_ID_TX" value="31"/>
              <param name="DMAC_ID_RX" value="32"/>
            </parameters>
            <signals>
              <signal pad="PC1" function="E" group="I2SC0_CK"/>
              <signal pad="PD19" function="E" group="I2SC0_CK"/>
              <signal pad="PC4" function="E" group="I2SC0_DI" index="0"/>
              <signal pad="PD22" function="E" group="I2SC0_DI" index="0"/>
              <signal pad="PC5" function="E" group="I2SC0_DO" index="0"/>
              <signal pad="PD23" function="E" group="I2SC0_DO" index="0"/>
              <signal pad="PC2" function="E" group="I2SC0_MCK"/>
              <signal pad="PD20" function="E" group="I2SC0_MCK"/>
              <signal pad="PC3" function="E" group="I2SC0_WS"/>
              <signal pad="PD21" function="E" group="I2SC0_WS"/>
            </signals>
          </instance>
          <instance name="I2SC1">
            <register-group address-space="base" name="I2SC1" name-in-module="I2SC" offset="0xFC04C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="55"/>
              <param name="CLOCK_ID" value="55"/>
              <param name="DMAC_ID_TX" value="33"/>
              <param name="DMAC_ID_RX" value="34"/>
            </parameters>
            <signals>
              <signal pad="PA15" function="D" group="I2SC1_CK"/>
              <signal pad="PB15" function="D" group="I2SC1_CK"/>
              <signal pad="PA17" function="D" group="I2SC1_DI" index="0"/>
              <signal pad="PB17" function="D" group="I2SC1_DI" index="0"/>
              <signal pad="PA18" function="D" group="I2SC1_DO" index="0"/>
              <signal pad="PB18" function="D" group="I2SC1_DO" index="0"/>
              <signal pad="PA14" function="D" group="I2SC1_MCK"/>
              <signal pad="PB14" function="D" group="I2SC1_MCK"/>
              <signal pad="PA16" function="D" group="I2SC1_WS"/>
              <signal pad="PB16" function="D" group="I2SC1_WS"/>
            </signals>
          </instance>
        </module>
        <module name="ICE">
          <instance name="ICE">
            <signals>
              <signal pad="PA23" function="C" group="TDI"/>
              <signal pad="PD7" function="A" group="TDI"/>
              <signal pad="PD15" function="A" group="TDI"/>
              <signal pad="PD28" function="B" group="TDI"/>
              <signal pad="PA24" function="C" group="TDO"/>
              <signal pad="PD8" function="A" group="TDO"/>
              <signal pad="PD16" function="A" group="TDO"/>
              <signal pad="PD29" function="B" group="TDO"/>
              <signal pad="PA25" function="C" group="TMS"/>
              <signal pad="PD9" function="A" group="TMS"/>
              <signal pad="PD17" function="A" group="TMS"/>
              <signal pad="PD30" function="B" group="TMS"/>
              <signal pad="PA22" function="C" group="TCK"/>
              <signal pad="PD6" function="A" group="TCK"/>
              <signal pad="PD14" function="A" group="TCK"/>
              <signal pad="PD27" function="B" group="TCK"/>
              <signal pad="PA26" function="C" group="NTRST"/>
              <signal pad="PD10" function="A" group="NTRST"/>
              <signal pad="PD18" function="A" group="NTRST"/>
              <signal pad="PD31" function="B" group="NTRST"/>
            </signals>
          </instance>
        </module>
        <module name="ICM" id="11105" version="I">
          <instance name="ICM">
            <register-group address-space="base" name="ICM" name-in-module="ICM" offset="0xF8040000"/>
            <parameters>
              <param name="INSTANCE_ID" value="8"/>
              <param name="CLOCK_ID" value="8"/>
            </parameters>
          </instance>
        </module>
        <module name="ISC" id="11290" version="G">
          <instance name="ISC">
            <register-group address-space="base" name="ISC" name-in-module="ISC" offset="0xF0008000"/>
            <parameters>
              <param name="INSTANCE_ID" value="46"/>
              <param name="CLOCK_ID" value="46"/>
            </parameters>
            <signals>
              <signal pad="PB26" function="F" group="ISC_D" index="0"/>
              <signal pad="PC9" function="C" group="ISC_D" index="0"/>
              <signal pad="PD7" function="E" group="ISC_D" index="0"/>
              <signal pad="PB27" function="F" group="ISC_D" index="1"/>
              <signal pad="PC10" function="C" group="ISC_D" index="1"/>
              <signal pad="PD8" function="E" group="ISC_D" index="1"/>
              <signal pad="PB28" function="F" group="ISC_D" index="2"/>
              <signal pad="PC11" function="C" group="ISC_D" index="2"/>
              <signal pad="PD9" function="E" group="ISC_D" index="2"/>
              <signal pad="PB29" function="F" group="ISC_D" index="3"/>
              <signal pad="PC12" function="C" group="ISC_D" index="3"/>
              <signal pad="PD10" function="E" group="ISC_D" index="3"/>
              <signal pad="PB30" function="F" group="ISC_D" index="4"/>
              <signal pad="PC13" function="C" group="ISC_D" index="4"/>
              <signal pad="PD11" function="E" group="ISC_D" index="4"/>
              <signal pad="PD12" function="F" group="ISC_D" index="4"/>
              <signal pad="PB31" function="F" group="ISC_D" index="5"/>
              <signal pad="PC14" function="C" group="ISC_D" index="5"/>
              <signal pad="PD12" function="E" group="ISC_D" index="5"/>
              <signal pad="PD13" function="F" group="ISC_D" index="5"/>
              <signal pad="PC0" function="F" group="ISC_D" index="6"/>
              <signal pad="PC15" function="C" group="ISC_D" index="6"/>
              <signal pad="PD13" function="E" group="ISC_D" index="6"/>
              <signal pad="PD14" function="F" group="ISC_D" index="6"/>
              <signal pad="PC1" function="F" group="ISC_D" index="7"/>
              <signal pad="PC16" function="C" group="ISC_D" index="7"/>
              <signal pad="PD14" function="E" group="ISC_D" index="7"/>
              <signal pad="PD15" function="F" group="ISC_D" index="7"/>
              <signal pad="PC2" function="F" group="ISC_D" index="8"/>
              <signal pad="PC17" function="C" group="ISC_D" index="8"/>
              <signal pad="PD6" function="E" group="ISC_D" index="8"/>
              <signal pad="PD16" function="F" group="ISC_D" index="8"/>
              <signal pad="PC3" function="F" group="ISC_D" index="9"/>
              <signal pad="PC18" function="C" group="ISC_D" index="9"/>
              <signal pad="PD5" function="E" group="ISC_D" index="9"/>
              <signal pad="PD17" function="F" group="ISC_D" index="9"/>
              <signal pad="PB24" function="F" group="ISC_D" index="10"/>
              <signal pad="PC19" function="C" group="ISC_D" index="10"/>
              <signal pad="PD4" function="E" group="ISC_D" index="10"/>
              <signal pad="PD18" function="F" group="ISC_D" index="10"/>
              <signal pad="PB25" function="F" group="ISC_D" index="11"/>
              <signal pad="PC20" function="C" group="ISC_D" index="11"/>
              <signal pad="PD3" function="E" group="ISC_D" index="11"/>
              <signal pad="PD19" function="F" group="ISC_D" index="11"/>
              <signal pad="PC8" function="F" group="ISC_FIELD"/>
              <signal pad="PC25" function="C" group="ISC_FIELD"/>
              <signal pad="PD18" function="E" group="ISC_FIELD"/>
              <signal pad="PD23" function="F" group="ISC_FIELD"/>
              <signal pad="PC6" function="F" group="ISC_HSYNC"/>
              <signal pad="PC23" function="C" group="ISC_HSYNC"/>
              <signal pad="PD17" function="E" group="ISC_HSYNC"/>
              <signal pad="PD22" function="F" group="ISC_HSYNC"/>
              <signal pad="PC7" function="F" group="ISC_MCK"/>
              <signal pad="PC24" function="C" group="ISC_MCK"/>
              <signal pad="PD2" function="E" group="ISC_MCK"/>
              <signal pad="PD11" function="F" group="ISC_MCK"/>
              <signal pad="PC4" function="F" group="ISC_PCK"/>
              <signal pad="PC21" function="C" group="ISC_PCK"/>
              <signal pad="PD15" function="E" group="ISC_PCK"/>
              <signal pad="PD20" function="F" group="ISC_PCK"/>
              <signal pad="PC5" function="F" group="ISC_VSYNC"/>
              <signal pad="PC22" function="C" group="ISC_VSYNC"/>
              <signal pad="PD16" function="E" group="ISC_VSYNC"/>
              <signal pad="PD21" function="F" group="ISC_VSYNC"/>
            </signals>
          </instance>
        </module>
        <module name="L2CC" id="11160" version="D">
          <instance name="L2CC">
            <register-group address-space="base" name="L2CC" name-in-module="L2CC" offset="0x00A00000"/>
            <parameters>
              <param name="INSTANCE_ID" value="63"/>
            </parameters>
          </instance>
        </module>
        <module name="LCDC" id="11062" version="P">
          <instance name="LCDC">
            <register-group address-space="base" name="LCDC" name-in-module="LCDC" offset="0xF0000000"/>
            <parameters>
              <param name="INSTANCE_ID" value="45"/>
              <param name="CLOCK_ID" value="45"/>
            </parameters>
            <signals>
              <signal pad="PB11" function="A" group="LCDDAT" index="0"/>
              <signal pad="PB12" function="A" group="LCDDAT" index="1"/>
              <signal pad="PB13" function="A" group="LCDDAT" index="2"/>
              <signal pad="PC10" function="A" group="LCDDAT" index="2"/>
              <signal pad="PB14" function="A" group="LCDDAT" index="3"/>
              <signal pad="PC11" function="A" group="LCDDAT" index="3"/>
              <signal pad="PB15" function="A" group="LCDDAT" index="4"/>
              <signal pad="PC12" function="A" group="LCDDAT" index="4"/>
              <signal pad="PB16" function="A" group="LCDDAT" index="5"/>
              <signal pad="PC13" function="A" group="LCDDAT" index="5"/>
              <signal pad="PB17" function="A" group="LCDDAT" index="6"/>
              <signal pad="PC14" function="A" group="LCDDAT" index="6"/>
              <signal pad="PB18" function="A" group="LCDDAT" index="7"/>
              <signal pad="PC15" function="A" group="LCDDAT" index="7"/>
              <signal pad="PB19" function="A" group="LCDDAT" index="8"/>
              <signal pad="PB20" function="A" group="LCDDAT" index="9"/>
              <signal pad="PB21" function="A" group="LCDDAT" index="10"/>
              <signal pad="PC16" function="A" group="LCDDAT" index="10"/>
              <signal pad="PB22" function="A" group="LCDDAT" index="11"/>
              <signal pad="PC17" function="A" group="LCDDAT" index="11"/>
              <signal pad="PB23" function="A" group="LCDDAT" index="12"/>
              <signal pad="PC18" function="A" group="LCDDAT" index="12"/>
              <signal pad="PB24" function="A" group="LCDDAT" index="13"/>
              <signal pad="PC19" function="A" group="LCDDAT" index="13"/>
              <signal pad="PB25" function="A" group="LCDDAT" index="14"/>
              <signal pad="PC20" function="A" group="LCDDAT" index="14"/>
              <signal pad="PB26" function="A" group="LCDDAT" index="15"/>
              <signal pad="PC21" function="A" group="LCDDAT" index="15"/>
              <signal pad="PB27" function="A" group="LCDDAT" index="16"/>
              <signal pad="PB28" function="A" group="LCDDAT" index="17"/>
              <signal pad="PB29" function="A" group="LCDDAT" index="18"/>
              <signal pad="PC22" function="A" group="LCDDAT" index="18"/>
              <signal pad="PB30" function="A" group="LCDDAT" index="19"/>
              <signal pad="PC23" function="A" group="LCDDAT" index="19"/>
              <signal pad="PB31" function="A" group="LCDDAT" index="20"/>
              <signal pad="PC24" function="A" group="LCDDAT" index="20"/>
              <signal pad="PC0" function="A" group="LCDDAT" index="21"/>
              <signal pad="PC25" function="A" group="LCDDAT" index="21"/>
              <signal pad="PC1" function="A" group="LCDDAT" index="22"/>
              <signal pad="PC26" function="A" group="LCDDAT" index="22"/>
              <signal pad="PC2" function="A" group="LCDDAT" index="23"/>
              <signal pad="PC27" function="A" group="LCDDAT" index="23"/>
              <signal pad="PC8" function="A" group="LCDDEN"/>
              <signal pad="PD1" function="A" group="LCDDEN"/>
              <signal pad="PC4" function="A" group="LCDDISP"/>
              <signal pad="PC29" function="A" group="LCDDISP"/>
              <signal pad="PC6" function="A" group="LCDHSYNC"/>
              <signal pad="PC31" function="A" group="LCDHSYNC"/>
              <signal pad="PC7" function="A" group="LCDPCK"/>
              <signal pad="PD0" function="A" group="LCDPCK"/>
              <signal pad="PC3" function="A" group="LCDPWM"/>
              <signal pad="PC28" function="A" group="LCDPWM"/>
              <signal pad="PC5" function="A" group="LCDVSYNC"/>
              <signal pad="PC30" function="A" group="LCDVSYNC"/>
            </signals>
          </instance>
        </module>
        <module name="MATRIX" id="44025" version="I">
          <instance name="MATRIX0">
            <register-group address-space="base" name="MATRIX0" name-in-module="MATRIX" offset="0xF0018000"/>
            <parameters>
              <param name="INSTANCE_ID" value="15"/>
              <param name="CLOCK_ID" value="15"/>
            </parameters>
          </instance>
          <instance name="MATRIX1">
            <register-group address-space="base" name="MATRIX1" name-in-module="MATRIX" offset="0xFC03C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="14"/>
              <param name="CLOCK_ID" value="14"/>
            </parameters>
          </instance>
        </module>
        <module name="MCAN" id="11273" version="P">
          <instance name="MCAN0">
            <register-group address-space="base" name="MCAN0" name-in-module="MCAN" offset="0xF8054000"/>
            <parameters>
              <param name="INSTANCE_ID" value="56"/>
              <param name="CLOCK_ID" value="56"/>
              <param name="ID_MCAN0_INT0" value="56"/>
              <param name="ID_MCAN0_INT1" value="64"/>
            </parameters>
            <signals>
              <signal pad="PC2" function="C" group="CANRX" index="0"/>
              <signal pad="PC11" function="E" group="CANRX" index="0"/>
              <signal pad="PC1" function="C" group="CANTX" index="0"/>
              <signal pad="PC10" function="E" group="CANTX" index="0"/>
            </signals>
          </instance>
          <instance name="MCAN1">
            <register-group address-space="base" name="MCAN1" name-in-module="MCAN" offset="0xFC050000"/>
            <parameters>
              <param name="INSTANCE_ID" value="57"/>
              <param name="CLOCK_ID" value="57"/>
              <param name="ID_MCAN1_INT0" value="57"/>
              <param name="ID_MCAN1_INT1" value="65"/>
            </parameters>
            <signals>
              <signal pad="PC27" function="D" group="CANRX" index="1"/>
              <signal pad="PC26" function="D" group="CANTX" index="1"/>
            </signals>
          </instance>
        </module>
        <module name="MPDDRC" id="11043" version="ZA">
          <instance name="MPDDRC">
            <register-group address-space="base" name="MPDDRC" name-in-module="MPDDRC" offset="0xF000C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="13"/>
              <param name="CLOCK_ID" value="13"/>
            </parameters>
          </instance>
        </module>
        <module name="PDMIC" id="11237" version="J">
          <instance name="PDMIC">
            <register-group address-space="base" name="PDMIC" name-in-module="PDMIC" offset="0xF8018000"/>
            <parameters>
              <param name="INSTANCE_ID" value="48"/>
              <param name="CLOCK_ID" value="48"/>
              <param name="DMAC_ID_RX" value="50"/>
            </parameters>
            <signals>
              <signal pad="PB12" function="D" group="PDMIC_CLK"/>
              <signal pad="PB27" function="D" group="PDMIC_CLK"/>
              <signal pad="PB11" function="D" group="PDMIC_DAT"/>
              <signal pad="PB26" function="D" group="PDMIC_DAT"/>
            </signals>
          </instance>
        </module>
        <module name="PIO" id="11264" version="K">
          <instance name="PIO">
            <register-group address-space="base" name="PIO" name-in-module="PIO" offset="0xFC038000"/>
            <parameters>
              <param name="CLOCK_ID" value="18"/>
            </parameters>
            <signals>
              <signal group="P" index="0" function="default" pad="PA0"/>
              <signal group="P" index="1" function="default" pad="PA1"/>
              <signal group="P" index="2" function="default" pad="PA2"/>
              <signal group="P" index="3" function="default" pad="PA3"/>
              <signal group="P" index="4" function="default" pad="PA4"/>
              <signal group="P" index="5" function="default" pad="PA5"/>
              <signal group="P" index="6" function="default" pad="PA6"/>
              <signal group="P" index="7" function="default" pad="PA7"/>
              <signal group="P" index="8" function="default" pad="PA8"/>
              <signal group="P" index="9" function="default" pad="PA9"/>
              <signal group="P" index="10" function="default" pad="PA10"/>
              <signal group="P" index="11" function="default" pad="PA11"/>
              <signal group="P" index="12" function="default" pad="PA12"/>
              <signal group="P" index="13" function="default" pad="PA13"/>
              <signal group="P" index="14" function="default" pad="PA14"/>
              <signal group="P" index="15" function="default" pad="PA15"/>
              <signal group="P" index="16" function="default" pad="PA16"/>
              <signal group="P" index="17" function="default" pad="PA17"/>
              <signal group="P" index="18" function="default" pad="PA18"/>
              <signal group="P" index="19" function="default" pad="PA19"/>
              <signal group="P" index="20" function="default" pad="PA20"/>
              <signal group="P" index="21" function="default" pad="PA21"/>
              <signal group="P" index="22" function="default" pad="PA22"/>
              <signal group="P" index="23" function="default" pad="PA23"/>
              <signal group="P" index="24" function="default" pad="PA24"/>
              <signal group="P" index="25" function="default" pad="PA25"/>
              <signal group="P" index="26" function="default" pad="PA26"/>
              <signal group="P" index="27" function="default" pad="PA27"/>
              <signal group="P" index="28" function="default" pad="PA28"/>
              <signal group="P" index="29" function="default" pad="PA29"/>
              <signal group="P" index="30" function="default" pad="PA30"/>
              <signal group="P" index="31" function="default" pad="PA31"/>
              <signal group="P" index="32" function="default" pad="PB0"/>
              <signal group="P" index="33" function="default" pad="PB1"/>
              <signal group="P" index="34" function="default" pad="PB2"/>
              <signal group="P" index="35" function="default" pad="PB3"/>
              <signal group="P" index="36" function="default" pad="PB4"/>
              <signal group="P" index="37" function="default" pad="PB5"/>
              <signal group="P" index="38" function="default" pad="PB6"/>
              <signal group="P" index="39" function="default" pad="PB7"/>
              <signal group="P" index="40" function="default" pad="PB8"/>
              <signal group="P" index="41" function="default" pad="PB9"/>
              <signal group="P" index="42" function="default" pad="PB10"/>
              <signal group="P" index="43" function="default" pad="PB11"/>
              <signal group="P" index="44" function="default" pad="PB12"/>
              <signal group="P" index="45" function="default" pad="PB13"/>
              <signal group="P" index="46" function="default" pad="PB14"/>
              <signal group="P" index="47" function="default" pad="PB15"/>
              <signal group="P" index="48" function="default" pad="PB16"/>
              <signal group="P" index="49" function="default" pad="PB17"/>
              <signal group="P" index="50" function="default" pad="PB18"/>
              <signal group="P" index="51" function="default" pad="PB19"/>
              <signal group="P" index="52" function="default" pad="PB20"/>
              <signal group="P" index="53" function="default" pad="PB21"/>
              <signal group="P" index="54" function="default" pad="PB22"/>
              <signal group="P" index="55" function="default" pad="PB23"/>
              <signal group="P" index="56" function="default" pad="PB24"/>
              <signal group="P" index="57" function="default" pad="PB25"/>
              <signal group="P" index="58" function="default" pad="PB26"/>
              <signal group="P" index="59" function="default" pad="PB27"/>
              <signal group="P" index="60" function="default" pad="PB28"/>
              <signal group="P" index="61" function="default" pad="PB29"/>
              <signal group="P" index="62" function="default" pad="PB30"/>
              <signal group="P" index="63" function="default" pad="PB31"/>
              <signal group="P" index="64" function="default" pad="PC0"/>
              <signal group="P" index="65" function="default" pad="PC1"/>
              <signal group="P" index="66" function="default" pad="PC2"/>
              <signal group="P" index="67" function="default" pad="PC3"/>
              <signal group="P" index="68" function="default" pad="PC4"/>
              <signal group="P" index="69" function="default" pad="PC5"/>
              <signal group="P" index="70" function="default" pad="PC6"/>
              <signal group="P" index="71" function="default" pad="PC7"/>
              <signal group="P" index="72" function="default" pad="PC8"/>
              <signal group="P" index="73" function="default" pad="PC9"/>
              <signal group="P" index="74" function="default" pad="PC10"/>
              <signal group="P" index="75" function="default" pad="PC11"/>
              <signal group="P" index="76" function="default" pad="PC12"/>
              <signal group="P" index="77" function="default" pad="PC13"/>
              <signal group="P" index="78" function="default" pad="PC14"/>
              <signal group="P" index="79" function="default" pad="PC15"/>
              <signal group="P" index="80" function="default" pad="PC16"/>
              <signal group="P" index="81" function="default" pad="PC17"/>
              <signal group="P" index="82" function="default" pad="PC18"/>
              <signal group="P" index="83" function="default" pad="PC19"/>
              <signal group="P" index="84" function="default" pad="PC20"/>
              <signal group="P" index="85" function="default" pad="PC21"/>
              <signal group="P" index="86" function="default" pad="PC22"/>
              <signal group="P" index="87" function="default" pad="PC23"/>
              <signal group="P" index="88" function="default" pad="PC24"/>
              <signal group="P" index="89" function="default" pad="PC25"/>
              <signal group="P" index="90" function="default" pad="PC26"/>
              <signal group="P" index="91" function="default" pad="PC27"/>
              <signal group="P" index="92" function="default" pad="PC28"/>
              <signal group="P" index="93" function="default" pad="PC29"/>
              <signal group="P" index="94" function="default" pad="PC30"/>
              <signal group="P" index="95" function="default" pad="PC31"/>
              <signal group="P" index="96" function="default" pad="PD0"/>
              <signal group="P" index="97" function="default" pad="PD1"/>
              <signal group="P" index="98" function="default" pad="PD2"/>
              <signal group="P" index="99" function="default" pad="PD3"/>
              <signal group="P" index="100" function="default" pad="PD4"/>
              <signal group="P" index="101" function="default" pad="PD5"/>
              <signal group="P" index="102" function="default" pad="PD6"/>
              <signal group="P" index="103" function="default" pad="PD7"/>
              <signal group="P" index="104" function="default" pad="PD8"/>
              <signal group="P" index="105" function="default" pad="PD9"/>
              <signal group="P" index="106" function="default" pad="PD10"/>
              <signal group="P" index="107" function="default" pad="PD11"/>
              <signal group="P" index="108" function="default" pad="PD12"/>
              <signal group="P" index="109" function="default" pad="PD13"/>
              <signal group="P" index="110" function="default" pad="PD14"/>
              <signal group="P" index="111" function="default" pad="PD15"/>
              <signal group="P" index="112" function="default" pad="PD16"/>
              <signal group="P" index="113" function="default" pad="PD17"/>
              <signal group="P" index="114" function="default" pad="PD18"/>
              <signal group="P" index="115" function="default" pad="PD19"/>
              <signal group="P" index="116" function="default" pad="PD20"/>
              <signal group="P" index="117" function="default" pad="PD21"/>
              <signal group="P" index="118" function="default" pad="PD22"/>
              <signal group="P" index="119" function="default" pad="PD23"/>
              <signal group="P" index="120" function="default" pad="PD24"/>
              <signal group="P" index="121" function="default" pad="PD25"/>
              <signal group="P" index="122" function="default" pad="PD26"/>
              <signal group="P" index="123" function="default" pad="PD27"/>
              <signal group="P" index="124" function="default" pad="PD28"/>
              <signal group="P" index="125" function="default" pad="PD29"/>
              <signal group="P" index="126" function="default" pad="PD30"/>
              <signal group="P" index="127" function="default" pad="PD31"/>
            </signals>
          </instance>
          <instance name="PIOA">
            <parameters>
              <param name="INSTANCE_ID" value="18"/>
            </parameters>
          </instance>
          <instance name="PIOB">
            <parameters>
              <param name="INSTANCE_ID" value="68"/>
            </parameters>
          </instance>
          <instance name="PIOC">
            <parameters>
              <param name="INSTANCE_ID" value="69"/>
            </parameters>
          </instance>
          <instance name="PIOD">
            <parameters>
              <param name="INSTANCE_ID" value="70"/>
            </parameters>
          </instance>
        </module>
        <module name="PIT" id="6079" version="C">
          <instance name="PIT">
            <register-group address-space="base" name="PIT" name-in-module="PIT" offset="0xF8048030"/>
            <parameters>
              <param name="INSTANCE_ID" value="3"/>
            </parameters>
          </instance>
        </module>
        <module name="PMC" id="11041" version="ZD">
          <instance name="PMC">
            <register-group address-space="base" name="PMC" name-in-module="PMC" offset="0xF0014000"/>
            <signals>
              <signal pad="PC8" function="D" group="PCK" index="0"/>
              <signal pad="PD19" function="A" group="PCK" index="0"/>
              <signal pad="PD31" function="E" group="PCK" index="0"/>
              <signal pad="PB13" function="C" group="PCK" index="1"/>
              <signal pad="PB20" function="E" group="PCK" index="1"/>
              <signal pad="PC27" function="C" group="PCK" index="1"/>
              <signal pad="PD6" function="B" group="PCK" index="1"/>
              <signal pad="PA21" function="B" group="PCK" index="2"/>
              <signal pad="PC28" function="C" group="PCK" index="2"/>
              <signal pad="PD11" function="B" group="PCK" index="2"/>
            </signals>
          </instance>
        </module>
        <module name="PTC" id="44038" version="G">
          <instance name="PTC">
            <register-group address-space="base" name="PTC" name-in-module="PTC" offset="0xFC060000"/>
            <parameters>
              <param name="INSTANCE_ID" value="58"/>
              <param name="CLOCK_ID" value="58"/>
            </parameters>
            <signals>
              <signal pad="PD3" function="X1" group="PTC_X" index="0"/>
              <signal pad="PD4" function="X1" group="PTC_X" index="1"/>
              <signal pad="PD5" function="X1" group="PTC_X" index="2"/>
              <signal pad="PD6" function="X1" group="PTC_X" index="3"/>
              <signal pad="PD7" function="X1" group="PTC_X" index="4"/>
              <signal pad="PD8" function="X1" group="PTC_X" index="5"/>
              <signal pad="PD9" function="X1" group="PTC_X" index="6"/>
              <signal pad="PD10" function="X1" group="PTC_X" index="7"/>
              <signal pad="PD11" function="X1" group="PTC_Y" index="0"/>
              <signal pad="PD12" function="X1" group="PTC_Y" index="1"/>
              <signal pad="PD13" function="X1" group="PTC_Y" index="2"/>
              <signal pad="PD14" function="X1" group="PTC_Y" index="3"/>
              <signal pad="PD15" function="X1" group="PTC_Y" index="4"/>
              <signal pad="PD16" function="X1" group="PTC_Y" index="5"/>
              <signal pad="PD17" function="X1" group="PTC_Y" index="6"/>
              <signal pad="PD18" function="X1" group="PTC_Y" index="7"/>
            </signals>
          </instance>
        </module>
        <module name="PWM" id="6343" version="ZC">
          <instance name="PWM">
            <register-group address-space="base" name="PWM" name-in-module="PWM" offset="0xF802C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="38"/>
              <param name="CLOCK_ID" value="38"/>
              <param name="DMAC_ID_TX" value="10"/>
              <param name="FAULT_PWM_ID0" value="0x0" caption="Fault 0 - PWM0_PWMFI0 Input pin"/>
              <param name="FAULT_PWM_ID1" value="0x1" caption="Fault 1 - PWM0_PWMFI1 Input pin"/>
              <param name="FAULT_PWM_ID2" value="0x2" caption="Fault 2 - MAIN_OSC_PMC"/>
              <param name="FAULT_PWM_ID3" value="0x3" caption="Fault 3 - ADC"/>
              <param name="FAULT_PWM_ID4" value="0x4" caption="Fault 4 - TIMER0"/>
              <param name="FAULT_PWM_ID5" value="0x5" caption="Fault 5 - TIMER1"/>
            </parameters>
            <signals>
              <signal pad="PB3" function="D" group="PWMEXTRG" index="1"/>
              <signal pad="PB10" function="C" group="PWMEXTRG" index="2"/>
              <signal pad="PB2" function="D" group="PWMFI" index="0"/>
              <signal pad="PB9" function="C" group="PWMFI" index="1"/>
              <signal pad="PA30" function="D" group="PWMH" index="0"/>
              <signal pad="PB0" function="D" group="PWMH" index="1"/>
              <signal pad="PB5" function="C" group="PWMH" index="2"/>
              <signal pad="PB7" function="C" group="PWMH" index="3"/>
              <signal pad="PA31" function="D" group="PWML" index="0"/>
              <signal pad="PB1" function="D" group="PWML" index="1"/>
              <signal pad="PB6" function="C" group="PWML" index="2"/>
              <signal pad="PB8" function="C" group="PWML" index="3"/>
            </signals>
          </instance>
        </module>
        <module name="QSPI" id="11171" version="N">
          <instance name="QSPI0">
            <register-group address-space="base" name="QSPI0" name-in-module="QSPI" offset="0xF0020000"/>
            <parameters>
              <param name="INSTANCE_ID" value="52"/>
              <param name="CLOCK_ID" value="52"/>
              <param name="DMAC_ID_TX" value="4"/>
              <param name="DMAC_ID_RX" value="5"/>
            </parameters>
            <signals>
              <signal pad="PA1" function="B" group="QSPI0_CS"/>
              <signal pad="PA15" function="C" group="QSPI0_CS"/>
              <signal pad="PA23" function="F" group="QSPI0_CS"/>
              <signal pad="PA2" function="B" group="QSPI0_IO" index="0"/>
              <signal pad="PA16" function="C" group="QSPI0_IO" index="0"/>
              <signal pad="PA24" function="F" group="QSPI0_IO" index="0"/>
              <signal pad="PA3" function="B" group="QSPI0_IO" index="1"/>
              <signal pad="PA17" function="C" group="QSPI0_IO" index="1"/>
              <signal pad="PA25" function="F" group="QSPI0_IO" index="1"/>
              <signal pad="PA4" function="B" group="QSPI0_IO" index="2"/>
              <signal pad="PA18" function="C" group="QSPI0_IO" index="2"/>
              <signal pad="PA26" function="F" group="QSPI0_IO" index="2"/>
              <signal pad="PA5" function="B" group="QSPI0_IO" index="3"/>
              <signal pad="PA19" function="C" group="QSPI0_IO" index="3"/>
              <signal pad="PA27" function="F" group="QSPI0_IO" index="3"/>
              <signal pad="PA0" function="B" group="QSPI0_SCK"/>
              <signal pad="PA14" function="C" group="QSPI0_SCK"/>
              <signal pad="PA22" function="F" group="QSPI0_SCK"/>
            </signals>
          </instance>
          <instance name="QSPI1">
            <register-group address-space="base" name="QSPI1" name-in-module="QSPI" offset="0xF0024000"/>
            <parameters>
              <param name="INSTANCE_ID" value="53"/>
              <param name="CLOCK_ID" value="53"/>
              <param name="DMAC_ID_TX" value="48"/>
              <param name="DMAC_ID_RX" value="49"/>
            </parameters>
            <signals>
              <signal pad="PA11" function="B" group="QSPI1_CS"/>
              <signal pad="PB6" function="D" group="QSPI1_CS"/>
              <signal pad="PB15" function="E" group="QSPI1_CS"/>
              <signal pad="PA7" function="B" group="QSPI1_IO" index="0"/>
              <signal pad="PB7" function="D" group="QSPI1_IO" index="0"/>
              <signal pad="PB16" function="E" group="QSPI1_IO" index="0"/>
              <signal pad="PA8" function="B" group="QSPI1_IO" index="1"/>
              <signal pad="PB8" function="D" group="QSPI1_IO" index="1"/>
              <signal pad="PB17" function="E" group="QSPI1_IO" index="1"/>
              <signal pad="PA9" function="B" group="QSPI1_IO" index="2"/>
              <signal pad="PB9" function="D" group="QSPI1_IO" index="2"/>
              <signal pad="PB18" function="E" group="QSPI1_IO" index="2"/>
              <signal pad="PA10" function="B" group="QSPI1_IO" index="3"/>
              <signal pad="PB10" function="D" group="QSPI1_IO" index="3"/>
              <signal pad="PB19" function="E" group="QSPI1_IO" index="3"/>
              <signal pad="PA6" function="B" group="QSPI1_SCK"/>
              <signal pad="PB5" function="D" group="QSPI1_SCK"/>
              <signal pad="PB14" function="E" group="QSPI1_SCK"/>
            </signals>
          </instance>
        </module>
        <module name="RSTC" id="11265" version="C">
          <instance name="RSTC">
            <register-group address-space="base" name="RSTC" name-in-module="RSTC" offset="0xF8048000"/>
          </instance>
        </module>
        <module name="RTC" id="6056" version="ZE">
          <instance name="RTC">
            <register-group address-space="base" name="RTC" name-in-module="RTC" offset="0xF80480B0"/>
          </instance>
        </module>
        <module name="RXLP" id="11285" version="D">
          <instance name="RXLP">
            <register-group address-space="base" name="RXLP" name-in-module="RXLP" offset="0xF8049000"/>
            <parameters>
              <param name="INSTANCE_ID" value="76"/>
            </parameters>
          </instance>
        </module>
        <module name="SCKC" id="11073" version="G">
          <instance name="SCKC">
            <register-group address-space="base" name="SCKC" name-in-module="SCKC" offset="0xF8048050"/>
          </instance>
        </module>
        <module name="SDMMC" id="44002" version="H">
          <instance name="SDMMC0">
            <register-group address-space="base" name="SDMMC0" name-in-module="SDMMC" offset="0xA0000000"/>
            <parameters>
              <param name="INSTANCE_ID" value="31"/>
              <param name="CLOCK_ID" value="31"/>
            </parameters>
            <signals>
              <signal pad="PA13" function="A" group="SDMMC0_CD"/>
              <signal pad="PA0" function="A" group="SDMMC0_CK"/>
              <signal pad="PA1" function="A" group="SDMMC0_CMD"/>
              <signal pad="PA2" function="A" group="SDMMC0_DAT" index="0"/>
              <signal pad="PA3" function="A" group="SDMMC0_DAT" index="1"/>
              <signal pad="PA4" function="A" group="SDMMC0_DAT" index="2"/>
              <signal pad="PA5" function="A" group="SDMMC0_DAT" index="3"/>
              <signal pad="PA6" function="A" group="SDMMC0_DAT" index="4"/>
              <signal pad="PA7" function="A" group="SDMMC0_DAT" index="5"/>
              <signal pad="PA8" function="A" group="SDMMC0_DAT" index="6"/>
              <signal pad="PA9" function="A" group="SDMMC0_DAT" index="7"/>
              <signal pad="PA10" function="A" group="SDMMC0_RSTN"/>
              <signal pad="PA12" function="A" group="SDMMC0_WP"/>
              <signal pad="PA11" function="A" group="SDMMC0_1V8SEL"/>
            </signals>
          </instance>
          <instance name="SDMMC1">
            <register-group address-space="base" name="SDMMC1" name-in-module="SDMMC" offset="0xB0000000"/>
            <parameters>
              <param name="INSTANCE_ID" value="32"/>
              <param name="CLOCK_ID" value="32"/>
            </parameters>
            <signals>
              <signal pad="PA30" function="E" group="SDMMC1_CD"/>
              <signal pad="PA22" function="E" group="SDMMC1_CK"/>
              <signal pad="PA28" function="E" group="SDMMC1_CMD"/>
              <signal pad="PA18" function="E" group="SDMMC1_DAT" index="0"/>
              <signal pad="PA19" function="E" group="SDMMC1_DAT" index="1"/>
              <signal pad="PA20" function="E" group="SDMMC1_DAT" index="2"/>
              <signal pad="PA21" function="E" group="SDMMC1_DAT" index="3"/>
              <signal pad="PA27" function="E" group="SDMMC1_RSTN"/>
              <signal pad="PA29" function="E" group="SDMMC1_WP"/>
            </signals>
          </instance>
        </module>
        <module name="SECUMOD" id="44107" version="B">
          <instance name="SECUMOD">
            <register-group address-space="base" name="SECUMOD" name-in-module="SECUMOD" offset="0xFC040000"/>
            <parameters>
              <param name="INSTANCE_ID" value="16"/>
              <param name="CLOCK_ID" value="16"/>
            </parameters>
          </instance>
        </module>
        <module name="SFC" id="11170" version="I">
          <instance name="SFC">
            <register-group address-space="base" name="SFC" name-in-module="SFC" offset="0xF804C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="50"/>
              <param name="CLOCK_ID" value="50"/>
            </parameters>
          </instance>
        </module>
        <module name="SFR" id="11066" version="S">
          <instance name="SFR">
            <register-group address-space="base" name="SFR" name-in-module="SFR" offset="0xF8030000"/>
            <parameters>
              <param name="INSTANCE_ID" value="60"/>
            </parameters>
          </instance>
        </module>
        <module name="SFRBU" id="44053" version="B">
          <instance name="SFRBU">
            <register-group address-space="base" name="SFRBU" name-in-module="SFRBU" offset="0xFC05C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="77"/>
            </parameters>
          </instance>
        </module>
        <module name="SHA" id="6156" version="O">
          <instance name="SHA">
            <register-group address-space="base" name="SHA" name-in-module="SHA" offset="0xF0028000"/>
            <parameters>
              <param name="INSTANCE_ID" value="12"/>
              <param name="CLOCK_ID" value="12"/>
              <param name="DMAC_ID_TX" value="30"/>
            </parameters>
          </instance>
        </module>
        <module name="SHDWC" id="6122" version="S">
          <instance name="SHDWC">
            <register-group address-space="base" name="SHDWC" name-in-module="SHDWC" offset="0xF8048010"/>
          </instance>
        </module>
        <module name="SMC" id="11036" version="T">
          <instance name="SMC">
            <register-group address-space="base" name="HSMC" name-in-module="SMC" offset="0xF8014000"/>
            <parameters>
              <param name="INSTANCE_ID" value="17"/>
              <param name="CLOCK_ID" value="17"/>
            </parameters>
            <signals>
              <signal pad="PC5" function="B" group="NCS" index="0"/>
              <signal pad="PD4" function="F" group="NCS" index="0"/>
              <signal pad="PD5" function="F" group="NCS" index="1"/>
              <signal pad="PC7" function="B" group="NCS" index="2"/>
              <signal pad="PD6" function="F" group="NCS" index="2"/>
              <signal pad="PA9" function="F" group="NCS" index="3"/>
              <signal pad="PA31" function="B" group="NCS" index="3"/>
              <signal pad="PA12" function="F" group="NANDOE"/>
              <signal pad="PB2" function="B" group="NANDOE"/>
              <signal pad="PA8" function="F" group="NANDNWE"/>
              <signal pad="PA30" function="B" group="NANDNWE"/>
              <signal pad="PB11" function="B" group="A0"/>
              <signal pad="PC11" function="F" group="A0"/>
              <signal pad="PC4" function="B" group="NWR1"/>
              <signal pad="PD7" function="F" group="NWR1"/>
              <signal pad="PB12" function="B" group="A" index="1"/>
              <signal pad="PB13" function="B" group="A" index="2"/>
              <signal pad="PB14" function="B" group="A" index="3"/>
              <signal pad="PB15" function="B" group="A" index="4"/>
              <signal pad="PB16" function="B" group="A" index="5"/>
              <signal pad="PB17" function="B" group="A" index="6"/>
              <signal pad="PB18" function="B" group="A" index="7"/>
              <signal pad="PB19" function="B" group="A" index="8"/>
              <signal pad="PB20" function="B" group="A" index="9"/>
              <signal pad="PB21" function="B" group="A" index="10"/>
              <signal pad="PB22" function="B" group="A" index="11"/>
              <signal pad="PB23" function="B" group="A" index="12"/>
              <signal pad="PB24" function="B" group="A" index="13"/>
              <signal pad="PB25" function="B" group="A" index="14"/>
              <signal pad="PB26" function="B" group="A" index="15"/>
              <signal pad="PB27" function="B" group="A" index="16"/>
              <signal pad="PB28" function="B" group="A" index="17"/>
              <signal pad="PB29" function="B" group="A" index="18"/>
              <signal pad="PB30" function="B" group="A" index="19"/>
              <signal pad="PB31" function="B" group="A" index="20"/>
              <signal pad="PC0" function="B" group="A" index="23"/>
              <signal pad="PC1" function="B" group="A" index="24"/>
              <signal pad="PC2" function="B" group="A" index="25"/>
              <signal pad="PC12" function="C" group="A" index="1"/>
              <signal pad="PC13" function="C" group="A" index="2"/>
              <signal pad="PC14" function="C" group="A" index="3"/>
              <signal pad="PC15" function="C" group="A" index="4"/>
              <signal pad="PC16" function="C" group="A" index="5"/>
              <signal pad="PC17" function="C" group="A" index="6"/>
              <signal pad="PC18" function="C" group="A" index="7"/>
              <signal pad="PC19" function="C" group="A" index="8"/>
              <signal pad="PC20" function="C" group="A" index="9"/>
              <signal pad="PC21" function="C" group="A" index="10"/>
              <signal pad="PC22" function="C" group="A" index="11"/>
              <signal pad="PC23" function="C" group="A" index="12"/>
              <signal pad="PC24" function="C" group="A" index="13"/>
              <signal pad="PC25" function="C" group="A" index="14"/>
              <signal pad="PC26" function="C" group="A" index="15"/>
              <signal pad="PC27" function="C" group="A" index="16"/>
              <signal pad="PC28" function="C" group="A" index="17"/>
              <signal pad="PC29" function="C" group="A" index="18"/>
              <signal pad="PC30" function="C" group="A" index="19"/>
              <signal pad="PC31" function="C" group="A" index="20"/>
              <signal pad="PD0" function="C" group="A" index="23"/>
              <signal pad="PD1" function="C" group="A" index="24"/>
              <signal pad="PD2" function="C" group="A" index="25"/>
              <signal pad="PA0" function="F" group="D" index="0"/>
              <signal pad="PA1" function="F" group="D" index="1"/>
              <signal pad="PA2" function="F" group="D" index="2"/>
              <signal pad="PA3" function="F" group="D" index="3"/>
              <signal pad="PA4" function="F" group="D" index="4"/>
              <signal pad="PA5" function="F" group="D" index="5"/>
              <signal pad="PA6" function="F" group="D" index="6"/>
              <signal pad="PA7" function="F" group="D" index="7"/>
              <signal pad="PA13" function="F" group="D" index="8"/>
              <signal pad="PA14" function="F" group="D" index="9"/>
              <signal pad="PA15" function="F" group="D" index="10"/>
              <signal pad="PA16" function="F" group="D" index="11"/>
              <signal pad="PA17" function="F" group="D" index="12"/>
              <signal pad="PA18" function="F" group="D" index="13"/>
              <signal pad="PA19" function="F" group="D" index="14"/>
              <signal pad="PA20" function="F" group="D" index="15"/>
              <signal pad="PA22" function="B" group="D" index="0"/>
              <signal pad="PA23" function="B" group="D" index="1"/>
              <signal pad="PA24" function="B" group="D" index="2"/>
              <signal pad="PA25" function="B" group="D" index="3"/>
              <signal pad="PA26" function="B" group="D" index="4"/>
              <signal pad="PA27" function="B" group="D" index="5"/>
              <signal pad="PA28" function="B" group="D" index="6"/>
              <signal pad="PA29" function="B" group="D" index="7"/>
              <signal pad="PB3" function="B" group="D" index="8"/>
              <signal pad="PB4" function="B" group="D" index="9"/>
              <signal pad="PB5" function="B" group="D" index="10"/>
              <signal pad="PB6" function="B" group="D" index="11"/>
              <signal pad="PB7" function="B" group="D" index="12"/>
              <signal pad="PB8" function="B" group="D" index="13"/>
              <signal pad="PB9" function="B" group="D" index="14"/>
              <signal pad="PB10" function="B" group="D" index="15"/>
              <signal pad="PC3" function="B" group="NWAIT"/>
              <signal pad="PD3" function="F" group="NWAIT"/>
              <signal pad="PA21" function="F" group="NANDRDY"/>
              <signal pad="PC8" function="B" group="NANDRDY"/>
              <signal pad="PD8" function="F" group="NANDRDY"/>
              <signal pad="PA10" function="F" group="A21"/>
              <signal pad="PB0" function="B" group="A21"/>
              <signal pad="PA11" function="F" group="A22"/>
              <signal pad="PB1" function="B" group="A22"/>
            </signals>
          </instance>
        </module>
        <module name="SPI" id="6088" version="ZR">
          <instance name="SPI0">
            <register-group address-space="base" name="SPI0" name-in-module="SPI" offset="0xF8000000"/>
            <parameters>
              <param name="INSTANCE_ID" value="33"/>
              <param name="CLOCK_ID" value="33"/>
              <param name="DMAC_ID_TX" value="6"/>
              <param name="DMAC_ID_RX" value="7"/>
            </parameters>
            <signals>
              <signal pad="PA16" function="A" group="SPI0_MISO"/>
              <signal pad="PA31" function="C" group="SPI0_MISO"/>
              <signal pad="PA15" function="A" group="SPI0_MOSI"/>
              <signal pad="PB0" function="C" group="SPI0_MOSI"/>
              <signal pad="PA17" function="A" group="SPI0_NPCS" index="0"/>
              <signal pad="PA30" function="C" group="SPI0_NPCS" index="0"/>
              <signal pad="PA18" function="A" group="SPI0_NPCS" index="1"/>
              <signal pad="PA29" function="C" group="SPI0_NPCS" index="1"/>
              <signal pad="PA19" function="A" group="SPI0_NPCS" index="2"/>
              <signal pad="PA27" function="C" group="SPI0_NPCS" index="2"/>
              <signal pad="PA20" function="A" group="SPI0_NPCS" index="3"/>
              <signal pad="PA28" function="C" group="SPI0_NPCS" index="3"/>
              <signal pad="PA14" function="A" group="SPI0_SPCK"/>
              <signal pad="PB1" function="C" group="SPI0_SPCK"/>
            </signals>
          </instance>
          <instance name="SPI1">
            <register-group address-space="base" name="SPI1" name-in-module="SPI" offset="0xFC000000"/>
            <parameters>
              <param name="INSTANCE_ID" value="34"/>
              <param name="CLOCK_ID" value="34"/>
              <param name="DMAC_ID_TX" value="8"/>
              <param name="DMAC_ID_RX" value="9"/>
            </parameters>
            <signals>
              <signal pad="PA24" function="D" group="SPI1_MISO"/>
              <signal pad="PC3" function="D" group="SPI1_MISO"/>
              <signal pad="PD27" function="A" group="SPI1_MISO"/>
              <signal pad="PA23" function="D" group="SPI1_MOSI"/>
              <signal pad="PC2" function="D" group="SPI1_MOSI"/>
              <signal pad="PD26" function="A" group="SPI1_MOSI"/>
              <signal pad="PA25" function="D" group="SPI1_NPCS" index="0"/>
              <signal pad="PC4" function="D" group="SPI1_NPCS" index="0"/>
              <signal pad="PD28" function="A" group="SPI1_NPCS" index="0"/>
              <signal pad="PA26" function="D" group="SPI1_NPCS" index="1"/>
              <signal pad="PC5" function="D" group="SPI1_NPCS" index="1"/>
              <signal pad="PD29" function="A" group="SPI1_NPCS" index="1"/>
              <signal pad="PA27" function="D" group="SPI1_NPCS" index="2"/>
              <signal pad="PC6" function="D" group="SPI1_NPCS" index="2"/>
              <signal pad="PD30" function="A" group="SPI1_NPCS" index="2"/>
              <signal pad="PA28" function="D" group="SPI1_NPCS" index="3"/>
              <signal pad="PC7" function="D" group="SPI1_NPCS" index="3"/>
              <signal pad="PA22" function="D" group="SPI1_SPCK"/>
              <signal pad="PC1" function="D" group="SPI1_SPCK"/>
              <signal pad="PD25" function="A" group="SPI1_SPCK"/>
            </signals>
          </instance>
        </module>
        <module name="SSC" id="6078" version="R">
          <instance name="SSC0">
            <register-group address-space="base" name="SSC0" name-in-module="SSC" offset="0xF8004000"/>
            <parameters>
              <param name="INSTANCE_ID" value="43"/>
              <param name="CLOCK_ID" value="43"/>
              <param name="DMAC_ID_TX" value="21"/>
              <param name="DMAC_ID_RX" value="22"/>
            </parameters>
            <signals>
              <signal pad="PB23" function="C" group="RD" index="0"/>
              <signal pad="PC15" function="E" group="RD" index="0"/>
              <signal pad="PB25" function="C" group="RF" index="0"/>
              <signal pad="PC17" function="E" group="RF" index="0"/>
              <signal pad="PB24" function="C" group="RK" index="0"/>
              <signal pad="PC16" function="E" group="RK" index="0"/>
              <signal pad="PB22" function="C" group="TD" index="0"/>
              <signal pad="PC14" function="E" group="TD" index="0"/>
              <signal pad="PB21" function="C" group="TF" index="0"/>
              <signal pad="PC13" function="E" group="TF" index="0"/>
              <signal pad="PB20" function="C" group="TK" index="0"/>
              <signal pad="PC12" function="E" group="TK" index="0"/>
            </signals>
          </instance>
          <instance name="SSC1">
            <register-group address-space="base" name="SSC1" name-in-module="SSC" offset="0xFC004000"/>
            <parameters>
              <param name="INSTANCE_ID" value="44"/>
              <param name="CLOCK_ID" value="44"/>
              <param name="DMAC_ID_TX" value="23"/>
              <param name="DMAC_ID_RX" value="24"/>
            </parameters>
            <signals>
              <signal pad="PA17" function="B" group="RD" index="1"/>
              <signal pad="PB17" function="C" group="RD" index="1"/>
              <signal pad="PA19" function="B" group="RF" index="1"/>
              <signal pad="PB19" function="C" group="RF" index="1"/>
              <signal pad="PA18" function="B" group="RK" index="1"/>
              <signal pad="PB18" function="C" group="RK" index="1"/>
              <signal pad="PA16" function="B" group="TD" index="1"/>
              <signal pad="PB16" function="C" group="TD" index="1"/>
              <signal pad="PA15" function="B" group="TF" index="1"/>
              <signal pad="PB15" function="C" group="TF" index="1"/>
              <signal pad="PA14" function="B" group="TK" index="1"/>
              <signal pad="PB14" function="C" group="TK" index="1"/>
            </signals>
          </instance>
        </module>
        <module name="TC" id="6082" version="ZO">
          <instance name="TC0">
            <register-group address-space="base" name="TC0" name-in-module="TC" offset="0xF800C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="35"/>
              <param name="CLOCK_ID" value="35"/>
              <param name="DMAC_ID_RX" value="45"/>
              <param name="TCCLKS_" value="0" caption="MCK"/>
              <param name="TCCLKS_TIMER_CLOCK1" value="1" caption="GCLK"/>
              <param name="TCCLKS_TIMER_CLOCK2" value="2" caption="MCK/8"/>
              <param name="TCCLKS_TIMER_CLOCK3" value="3" caption="MCK/32"/>
              <param name="TCCLKS_TIMER_CLOCK4" value="4" caption="MCK/128"/>
              <param name="TCCLKS_TIMER_CLOCK5" value="5" caption="SLCK"/>
              <param name="TCCLKS_XC0" value="6" caption="XC0"/>
              <param name="TCCLKS_XC1" value="7" caption="XC1"/>
              <param name="TCCLKS_XC2" value="8" caption="XC2"/>
              <param name="NUM_INTERRUPT_LINES" value="1"/>
              <param name="TIMER_WIDTH" value="32"/>
            </parameters>
            <signals>
              <signal pad="PA21" function="D" group="TCLK" index="0"/>
              <signal pad="PA29" function="A" group="TCLK" index="1"/>
              <signal pad="PC5" function="C" group="TCLK" index="1"/>
              <signal pad="PD13" function="A" group="TCLK" index="1"/>
              <signal pad="PB5" function="A" group="TCLK" index="2"/>
              <signal pad="PB24" function="D" group="TCLK" index="2"/>
              <signal pad="PD22" function="A" group="TCLK" index="2"/>
              <signal pad="PA19" function="D" group="TIOA" index="0"/>
              <signal pad="PA27" function="A" group="TIOA" index="1"/>
              <signal pad="PC3" function="C" group="TIOA" index="1"/>
              <signal pad="PD11" function="A" group="TIOA" index="1"/>
              <signal pad="PB6" function="A" group="TIOA" index="2"/>
              <signal pad="PB22" function="D" group="TIOA" index="2"/>
              <signal pad="PD20" function="A" group="TIOA" index="2"/>
              <signal pad="PA20" function="D" group="TIOB" index="0"/>
              <signal pad="PA28" function="A" group="TIOB" index="1"/>
              <signal pad="PC4" function="C" group="TIOB" index="1"/>
              <signal pad="PD12" function="A" group="TIOB" index="1"/>
              <signal pad="PB7" function="A" group="TIOB" index="2"/>
              <signal pad="PB23" function="D" group="TIOB" index="2"/>
              <signal pad="PD21" function="A" group="TIOB" index="2"/>
            </signals>
          </instance>
          <instance name="TC1">
            <register-group address-space="base" name="TC1" name-in-module="TC" offset="0xF8010000"/>
            <parameters>
              <param name="INSTANCE_ID" value="36"/>
              <param name="CLOCK_ID" value="36"/>
              <param name="DMAC_ID_RX" value="46"/>
              <param name="TCCLKS_" value="0" caption="MCK"/>
              <param name="TCCLKS_TIMER_CLOCK1" value="1" caption="GCLK"/>
              <param name="TCCLKS_TIMER_CLOCK2" value="2" caption="MCK/8"/>
              <param name="TCCLKS_TIMER_CLOCK3" value="3" caption="MCK/32"/>
              <param name="TCCLKS_TIMER_CLOCK4" value="4" caption="MCK/128"/>
              <param name="TCCLKS_TIMER_CLOCK5" value="5" caption="SLCK"/>
              <param name="TCCLKS_XC0" value="6" caption="XC0"/>
              <param name="TCCLKS_XC1" value="7" caption="XC1"/>
              <param name="TCCLKS_XC2" value="8" caption="XC2"/>
              <param name="NUM_INTERRUPT_LINES" value="1"/>
              <param name="TIMER_WIDTH" value="32"/>
            </parameters>
            <signals>
              <signal pad="PB8" function="A" group="TCLK" index="3"/>
              <signal pad="PB21" function="D" group="TCLK" index="3"/>
              <signal pad="PD31" function="D" group="TCLK" index="3"/>
              <signal pad="PA11" function="D" group="TCLK" index="4"/>
              <signal pad="PC11" function="D" group="TCLK" index="4"/>
              <signal pad="PA8" function="D" group="TCLK" index="5"/>
              <signal pad="PB30" function="D" group="TCLK" index="5"/>
              <signal pad="PB9" function="A" group="TIOA" index="3"/>
              <signal pad="PB19" function="D" group="TIOA" index="3"/>
              <signal pad="PD29" function="D" group="TIOA" index="3"/>
              <signal pad="PA9" function="D" group="TIOA" index="4"/>
              <signal pad="PC9" function="D" group="TIOA" index="4"/>
              <signal pad="PA6" function="D" group="TIOA" index="5"/>
              <signal pad="PB28" function="D" group="TIOA" index="5"/>
              <signal pad="PB10" function="A" group="TIOB" index="3"/>
              <signal pad="PB20" function="D" group="TIOB" index="3"/>
              <signal pad="PD30" function="D" group="TIOB" index="3"/>
              <signal pad="PA10" function="D" group="TIOB" index="4"/>
              <signal pad="PC10" function="D" group="TIOB" index="4"/>
              <signal pad="PA7" function="D" group="TIOB" index="5"/>
              <signal pad="PB29" function="D" group="TIOB" index="5"/>
            </signals>
          </instance>
        </module>
        <module name="TDES" id="6150" version="N">
          <instance name="TDES">
            <register-group address-space="base" name="TDES" name-in-module="TDES" offset="0xFC044000"/>
            <parameters>
              <param name="INSTANCE_ID" value="11"/>
              <param name="CLOCK_ID" value="11"/>
              <param name="DMAC_ID_TX" value="28"/>
              <param name="DMAC_ID_RX" value="29"/>
            </parameters>
          </instance>
        </module>
        <module name="TRNG" id="6334" version="K">
          <instance name="TRNG">
            <register-group address-space="base" name="TRNG" name-in-module="TRNG" offset="0xFC01C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="47"/>
              <param name="CLOCK_ID" value="47"/>
            </parameters>
          </instance>
        </module>
        <module name="TWIHS" id="11210" version="ZB">
          <instance name="TWIHS0">
            <register-group address-space="base" name="TWIHS0" name-in-module="TWIHS" offset="0xF8028000"/>
            <parameters>
              <param name="INSTANCE_ID" value="29"/>
              <param name="CLOCK_ID" value="29"/>
              <param name="DMAC_ID_TX" value="0"/>
              <param name="DMAC_ID_RX" value="1"/>
            </parameters>
            <signals>
              <signal pad="PC0" function="D" group="TWCK" index="0"/>
              <signal pad="PC28" function="E" group="TWCK" index="0"/>
              <signal pad="PD22" function="B" group="TWCK" index="0"/>
              <signal pad="PD30" function="E" group="TWCK" index="0"/>
              <signal pad="PB31" function="D" group="TWD" index="0"/>
              <signal pad="PC27" function="E" group="TWD" index="0"/>
              <signal pad="PD21" function="B" group="TWD" index="0"/>
              <signal pad="PD29" function="E" group="TWD" index="0"/>
            </signals>
          </instance>
          <instance name="TWIHS1">
            <register-group address-space="base" name="TWIHS1" name-in-module="TWIHS" offset="0xFC028000"/>
            <parameters>
              <param name="INSTANCE_ID" value="30"/>
              <param name="CLOCK_ID" value="30"/>
              <param name="DMAC_ID_TX" value="2"/>
              <param name="DMAC_ID_RX" value="3"/>
            </parameters>
            <signals>
              <signal pad="PC7" function="C" group="TWCK" index="1"/>
              <signal pad="PD5" function="A" group="TWCK" index="1"/>
              <signal pad="PD20" function="B" group="TWCK" index="1"/>
              <signal pad="PC6" function="C" group="TWD" index="1"/>
              <signal pad="PD4" function="A" group="TWD" index="1"/>
              <signal pad="PD19" function="B" group="TWD" index="1"/>
            </signals>
          </instance>
        </module>
        <module name="UART" id="6418" version="R">
          <instance name="UART0">
            <register-group address-space="base" name="UART0" name-in-module="UART" offset="0xF801C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="24"/>
              <param name="CLOCK_ID" value="24"/>
              <param name="DMAC_ID_TX" value="35"/>
              <param name="DMAC_ID_RX" value="36"/>
              <param name="BRSRCCK_PERIPH_CLK" value="0" caption="MCK"/>
              <param name="BRSRCCK_GCLK" value="0" caption="GCLK"/>
            </parameters>
            <signals>
              <signal pad="PB26" function="C" group="URXD" index="0"/>
              <signal pad="PB27" function="C" group="UTXD" index="0"/>
            </signals>
          </instance>
          <instance name="UART1">
            <register-group address-space="base" name="UART1" name-in-module="UART" offset="0xF8020000"/>
            <parameters>
              <param name="INSTANCE_ID" value="25"/>
              <param name="CLOCK_ID" value="25"/>
              <param name="DMAC_ID_TX" value="37"/>
              <param name="DMAC_ID_RX" value="38"/>
              <param name="BRSRCCK_PERIPH_CLK" value="0" caption="MCK"/>
              <param name="BRSRCCK_GCLK" value="0" caption="GCLK"/>
            </parameters>
            <signals>
              <signal pad="PC7" function="E" group="URXD" index="1"/>
              <signal pad="PD2" function="A" group="URXD" index="1"/>
              <signal pad="PC8" function="E" group="UTXD" index="1"/>
              <signal pad="PD3" function="A" group="UTXD" index="1"/>
            </signals>
          </instance>
          <instance name="UART2">
            <register-group address-space="base" name="UART2" name-in-module="UART" offset="0xF8024000"/>
            <parameters>
              <param name="INSTANCE_ID" value="26"/>
              <param name="CLOCK_ID" value="26"/>
              <param name="DMAC_ID_TX" value="39"/>
              <param name="DMAC_ID_RX" value="40"/>
              <param name="BRSRCCK_PERIPH_CLK" value="0" caption="MCK"/>
              <param name="BRSRCCK_GCLK" value="0" caption="GCLK"/>
            </parameters>
            <signals>
              <signal pad="PD4" function="B" group="URXD" index="2"/>
              <signal pad="PD19" function="C" group="URXD" index="2"/>
              <signal pad="PD23" function="A" group="URXD" index="2"/>
              <signal pad="PD5" function="B" group="UTXD" index="2"/>
              <signal pad="PD20" function="C" group="UTXD" index="2"/>
              <signal pad="PD24" function="A" group="UTXD" index="2"/>
            </signals>
          </instance>
          <instance name="UART3">
            <register-group address-space="base" name="UART3" name-in-module="UART" offset="0xFC008000"/>
            <parameters>
              <param name="INSTANCE_ID" value="27"/>
              <param name="CLOCK_ID" value="27"/>
              <param name="DMAC_ID_TX" value="41"/>
              <param name="DMAC_ID_RX" value="42"/>
              <param name="BRSRCCK_PERIPH_CLK" value="0" caption="MCK"/>
              <param name="BRSRCCK_GCLK" value="0" caption="GCLK"/>
            </parameters>
            <signals>
              <signal pad="PB11" function="C" group="URXD" index="3"/>
              <signal pad="PC12" function="D" group="URXD" index="3"/>
              <signal pad="PC31" function="C" group="URXD" index="3"/>
              <signal pad="PB12" function="C" group="UTXD" index="3"/>
              <signal pad="PC13" function="D" group="UTXD" index="3"/>
              <signal pad="PD0" function="C" group="UTXD" index="3"/>
            </signals>
          </instance>
          <instance name="UART4">
            <register-group address-space="base" name="UART4" name-in-module="UART" offset="0xFC00C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="28"/>
              <param name="CLOCK_ID" value="28"/>
              <param name="DMAC_ID_TX" value="43"/>
              <param name="DMAC_ID_RX" value="44"/>
              <param name="BRSRCCK_PERIPH_CLK" value="0" caption="MCK"/>
              <param name="BRSRCCK_GCLK" value="0" caption="GCLK"/>
            </parameters>
            <signals>
              <signal pad="PB3" function="A" group="URXD" index="4"/>
              <signal pad="PB4" function="A" group="UTXD" index="4"/>
            </signals>
          </instance>
        </module>
        <module name="UDPHS" id="6227" version="V">
          <instance name="UDPHS">
            <register-group address-space="base" name="UDPHS" name-in-module="UDPHS" offset="0xFC02C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="42"/>
              <param name="CLOCK_ID" value="42"/>
            </parameters>
          </instance>
        </module>
        <module name="WDT" id="6080" version="N">
          <instance name="WDT">
            <register-group address-space="base" name="WDT" name-in-module="WDT" offset="0xF8048040"/>
            <parameters>
              <param name="INSTANCE_ID" value="4"/>
            </parameters>
          </instance>
        </module>
        <module name="XDMAC" id="11161" version="M">
          <instance name="XDMAC0">
            <register-group address-space="base" name="XDMAC0" name-in-module="XDMAC" offset="0xF0010000"/>
            <parameters>
              <param name="INSTANCE_ID" value="6"/>
              <param name="CLOCK_ID" value="6"/>
            </parameters>
          </instance>
          <instance name="XDMAC1">
            <register-group address-space="base" name="XDMAC1" name-in-module="XDMAC" offset="0xF0004000"/>
            <parameters>
              <param name="INSTANCE_ID" value="7"/>
              <param name="CLOCK_ID" value="7"/>
            </parameters>
          </instance>
        </module>
      </peripherals>
      <interrupts xmlns:header="http://www.atmel.com/schemas/avr-tools-device-file/header">
        <interrupt index="0" module-instance="SAIC" name="SAIC" caption="FIQ Internal Interrupt Request"/>
        <interrupt index="2" module-instance="PMU" name="PMU" caption="Internal Performance Monitor Unit"/>
        <interrupt index="3" module-instance="PIT" name="PIT" caption="Periodic Interval Timer Interrupt"/>
        <interrupt index="4" module-instance="WDT" name="WDT" caption="Watchdog Timer Interrupt"/>
        <interrupt index="5" module-instance="GMAC" name="GMAC" caption="Ethernet MAC"/>
        <interrupt index="6" module-instance="XDMAC0" name="XDMAC0" caption="DMA Controller 0"/>
        <interrupt index="7" module-instance="XDMAC1" name="XDMAC1" caption="DMA Controller 1"/>
        <interrupt index="8" module-instance="ICM" name="ICM" caption="Integritry Check Monitor"/>
        <interrupt index="9" module-instance="AES" name="AES" caption="Advanced Enion Standard"/>
        <interrupt index="10" module-instance="AESB" name="AESB" caption="AES Bridge"/>
        <interrupt index="11" module-instance="TDES" name="TDES" caption="Triple Data Enion Standard"/>
        <interrupt index="12" module-instance="SHA" name="SHA" caption="SHA Signature"/>
        <interrupt index="13" module-instance="MPDDRC" name="MPDDRC" caption="MPDDR Controller"/>
        <interrupt index="14" module-instance="MATRIX1" name="MATRIX1" caption="H32MX, 32-bit AHB Matrix"/>
        <interrupt index="15" module-instance="MATRIX0" name="MATRIX0" caption="H64MX, 64-bit AHB Matrix"/>
        <interrupt index="16" module-instance="SECUMOD" name="SECUMOD" caption="Secure Module"/>
        <interrupt index="17" module-instance="HSMC" name="HSMC" caption="Multibit ECC Interrupt"/>
        <interrupt index="18" module-instance="PIOA" name="PIOA" caption="Parallel I/O Controller"/>
        <interrupt index="19" module-instance="FLEXCOM0" name="FLEXCOM0" caption="FLEXCOM 0"/>
        <interrupt index="20" module-instance="FLEXCOM1" name="FLEXCOM1" caption="FLEXCOM 1"/>
        <interrupt index="21" module-instance="FLEXCOM2" name="FLEXCOM2" caption="FLEXCOM 2"/>
        <interrupt index="22" module-instance="FLEXCOM3" name="FLEXCOM3" caption="FLEXCOM 3"/>
        <interrupt index="23" module-instance="FLEXCOM4" name="FLEXCOM4" caption="FLEXCOM 4"/>
        <interrupt index="24" module-instance="UART0" name="UART0" caption="UART 0"/>
        <interrupt index="25" module-instance="UART1" name="UART1" caption="UART 1"/>
        <interrupt index="26" module-instance="UART2" name="UART2" caption="UART 2"/>
        <interrupt index="27" module-instance="UART3" name="UART3" caption="UART 3"/>
        <interrupt index="28" module-instance="UART4" name="UART4" caption="UART 4"/>
        <interrupt index="29" module-instance="TWIHS0" name="TWIHS0" caption="Two-Wire Interface 0"/>
        <interrupt index="30" module-instance="TWIHS1" name="TWIHS1" caption="Two-Wire Interface 1"/>
        <interrupt index="31" module-instance="SDMMC0" name="SDMMC0" caption="Secure Data Memory Card Controller 0"/>
        <interrupt index="32" module-instance="SDMMC1" name="SDMMC1" caption="Secure Data Memory Card Controller 1"/>
        <interrupt index="33" module-instance="SPI0" name="SPI0" caption="Serial Peripheral Interface 0"/>
        <interrupt index="34" module-instance="SPI1" name="SPI1" caption="Serial Peripheral Interface 1"/>
        <interrupt index="35" module-instance="TC0" name="TC0" caption="Timer Counter 0 (ch. 0, 1, 2)"/>
        <interrupt index="36" module-instance="TC1" name="TC1" caption="Timer Counter 1 (ch. 3, 4, 5)"/>
        <interrupt index="38" module-instance="PWM" name="PWM" caption="Pulse Width Modulation Controller0 (ch. 0, 1, 2, 3)"/>
        <interrupt index="40" module-instance="ADC" name="ADC" caption="Touch Screen ADC Controller"/>
        <interrupt index="41" module-instance="UHPHS" name="UHPHS" caption="USB Host High Speed"/>
        <interrupt index="42" module-instance="UDPHS" name="UDPHS" caption="USB Device High Speed"/>
        <interrupt index="43" module-instance="SSC0" name="SSC0" caption="Synchronous Serial Controller 0"/>
        <interrupt index="44" module-instance="SSC1" name="SSC1" caption="Synchronous Serial Controller 1"/>
        <interrupt index="45" module-instance="LCDC" name="LCDC" caption="LCD Controller"/>
        <interrupt index="46" module-instance="ISC" name="ISC" caption="Camera Interface"/>
        <interrupt index="47" module-instance="TRNG" name="TRNG" caption="True Random Number Generator"/>
        <interrupt index="48" module-instance="PDMIC" name="PDMIC" caption="Pulse Density Modulation Interface Controller"/>
        <interrupt index="49" module-instance="AIC" name="AIC" caption="IRQ Internal Interrupt Request"/>
        <interrupt index="50" module-instance="SFC" name="SFC" caption="Fuse Controller"/>
        <interrupt index="51" module-instance="SECURAM" name="SECURAM" caption="Secured RAM"/>
        <interrupt index="52" module-instance="QSPI0" name="QSPI0" caption="QSPI 0"/>
        <interrupt index="53" module-instance="QSPI1" name="QSPI1" caption="QSPI 1"/>
        <interrupt index="54" module-instance="I2SC0" name="I2SC0" caption="Inter-IC Sound Controller 0"/>
        <interrupt index="55" module-instance="I2SC1" name="I2SC1" caption="Inter-IC Sound Controller 1"/>
        <interrupt index="56" module-instance="MCAN0" name="MCAN0_INT0" caption="Internal MCAN 0 Interrupt 0"/>
        <interrupt index="57" module-instance="MCAN1" name="MCAN1_INT0" caption="Internal MCAN 1 Interrupt 0"/>
        <interrupt index="58" module-instance="PTC" name="PTC" caption="Peripheral Touch Controller"/>
        <interrupt index="59" module-instance="CLASSD" name="CLASSD" caption="Audio Class D amplifier"/>
        <interrupt index="63" module-instance="L2CC" name="L2CC" caption="L2 Cache Controller"/>
        <interrupt index="64" module-instance="MCAN0" name="MCAN0_INT1" caption="Internal MCAN 0 Interrupt 1"/>
        <interrupt index="65" module-instance="MCAN1" name="MCAN1_INT1" caption="Internal MCAN 1 Interrupt 1"/>
        <interrupt index="66" module-instance="GMAC" name="GMAC_Q1" caption="GMAC Queue 1 Interrupt"/>
        <interrupt index="67" module-instance="GMAC" name="GMAC_Q2" caption="GMAC Queue 2 Interrupt"/>
        <interrupt index="68" module-instance="PIOB" name="PIOB" caption="Parallel I/O Controller"/>
        <interrupt index="69" module-instance="PIOC" name="PIOC" caption="Parallel I/O Controller"/>
        <interrupt index="70" module-instance="PIOD" name="PIOD" caption="Parallel I/O Controller"/>
        <interrupt index="71" module-instance="SDMMC0" name="SDMMC0_TIMER" caption="Secure Digital MultiMedia Card 0 Timer"/>
        <interrupt index="72" module-instance="SDMMC1" name="SDMMC1_TIMER" caption="Secure Digital MultiMedia Card 1 Timer"/>
        <interrupt index="74" module-instance="PMC RSTC RTC" name="SYSC" caption="System Controller Interrupt"/>
        <interrupt index="75" module-instance="ACC" name="ACC" caption="Analog Comparator"/>
        <interrupt index="76" module-instance="RXLP" name="RXLP" caption="Uart Low Power"/>
      </interrupts>
      <interfaces>
        <interface type="samjtag" name="JTAG"/>
        <interface type="swd" name="SWD"/>
      </interfaces>
      <property-groups>
        <property-group name="SIGNATURES">
          <property name="JTAGID" value="0x05B3F03F"/>
          <property name="CHIPID_CIDR" value="0x8A5C08C0"/>
          <property name="CHIPID_EXID" value="0x00000002"/>
        </property-group>
      </property-groups>
    </device>
  </devices>
  <modules>
    <module caption="Analog Comparator Controller" id="6490" name="ACC" version="M">
      <register-group name="ACC">
        <register caption="Control Register" name="ACC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Software Reset" mask="0x00000001" name="SWRST"/>
        </register>
        <register caption="Mode Register" name="ACC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Analog Comparator Enable" mask="0x00000100" name="ACEN" values="ACC_MR__ACEN"/>
          <bitfield caption="Invert Comparator Output" mask="0x00001000" name="INV" values="ACC_MR__INV"/>
        </register>
        <register caption="Write Protection Mode Register" name="ACC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="ACC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="ACC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
        </register>
      </register-group>
      <value-group caption="Analog Comparator Enable" name="ACC_MR__ACEN">
        <value caption="Analog comparator disabled." name="DIS" value="0"/>
        <value caption="Analog comparator enabled." name="EN" value="1"/>
      </value-group>
      <value-group caption="Invert Comparator Output" name="ACC_MR__INV">
        <value caption="Analog comparator output is directly processed." name="DIS" value="0"/>
        <value caption="Analog comparator output is inverted prior to being processed." name="EN" value="1"/>
      </value-group>
      <value-group caption="Write Protection Key" name="ACC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x414343"/>
      </value-group>
    </module>
    <module caption="Analog-to-Digital Converter" id="44073" name="ADC" version="G">
      <register-group name="ADC">
        <register caption="Control Register" name="ADC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Software Reset" mask="0x00000001" name="SWRST"/>
          <bitfield caption="Start Conversion" mask="0x00000002" name="START"/>
          <bitfield caption="Touchscreen Calibration" mask="0x00000004" name="TSCALIB"/>
          <bitfield caption="Comparison Restart" mask="0x00000010" name="CMPRST"/>
        </register>
        <register caption="Mode Register" name="ADC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Trigger Selection" mask="0x0000000E" name="TRGSEL" values="ADC_MR__TRGSEL"/>
          <bitfield caption="Sleep Mode" mask="0x00000020" name="SLEEP" values="ADC_MR__SLEEP"/>
          <bitfield caption="Fast Wakeup" mask="0x00000040" name="FWUP" values="ADC_MR__FWUP"/>
          <bitfield caption="Prescaler Rate Selection" mask="0x0000FF00" name="PRESCAL"/>
          <bitfield caption="Startup Time" mask="0x000F0000" name="STARTUP" values="ADC_MR__STARTUP"/>
          <bitfield caption="Analog Change" mask="0x00800000" name="ANACH" values="ADC_MR__ANACH"/>
          <bitfield caption="Tracking Time" mask="0x0F000000" name="TRACKTIM"/>
          <bitfield caption="Transfer Time" mask="0x30000000" name="TRANSFER"/>
          <bitfield caption="Maximum Sampling Rate Enable in Freerun Mode" mask="0x40000000" name="MAXSPEED"/>
          <bitfield caption="Use Sequence Enable" mask="0x80000000" name="USEQ" values="ADC_MR__USEQ"/>
        </register>
        <register caption="Channel Sequence Register 1" name="ADC_SEQR1" offset="0x08" rw="RW" size="4">
          <bitfield caption="User Sequence Number 1" mask="0x0000000F" name="USCH1"/>
          <bitfield caption="User Sequence Number 2" mask="0x000000F0" name="USCH2"/>
          <bitfield caption="User Sequence Number 3" mask="0x00000F00" name="USCH3"/>
          <bitfield caption="User Sequence Number 4" mask="0x0000F000" name="USCH4"/>
          <bitfield caption="User Sequence Number 5" mask="0x000F0000" name="USCH5"/>
          <bitfield caption="User Sequence Number 6" mask="0x00F00000" name="USCH6"/>
          <bitfield caption="User Sequence Number 7" mask="0x0F000000" name="USCH7"/>
          <bitfield caption="User Sequence Number 8" mask="0xF0000000" name="USCH8"/>
        </register>
        <register caption="Channel Sequence Register 2" name="ADC_SEQR2" offset="0x0C" rw="RW" size="4">
          <bitfield caption="User Sequence Number 9" mask="0x0000000F" name="USCH9"/>
          <bitfield caption="User Sequence Number 10" mask="0x000000F0" name="USCH10"/>
          <bitfield caption="User Sequence Number 11" mask="0x00000F00" name="USCH11"/>
        </register>
        <register caption="Channel Enable Register" name="ADC_CHER" offset="0x10" rw="W" size="4" atomic-op="set:ADC_CHSR">
          <bitfield caption="Channel 0 Enable" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Enable" mask="0x00000002" name="CH1"/>
          <bitfield caption="Channel 2 Enable" mask="0x00000004" name="CH2"/>
          <bitfield caption="Channel 3 Enable" mask="0x00000008" name="CH3"/>
          <bitfield caption="Channel 4 Enable" mask="0x00000010" name="CH4"/>
          <bitfield caption="Channel 5 Enable" mask="0x00000020" name="CH5"/>
          <bitfield caption="Channel 6 Enable" mask="0x00000040" name="CH6"/>
          <bitfield caption="Channel 7 Enable" mask="0x00000080" name="CH7"/>
          <bitfield caption="Channel 8 Enable" mask="0x00000100" name="CH8"/>
          <bitfield caption="Channel 9 Enable" mask="0x00000200" name="CH9"/>
          <bitfield caption="Channel 10 Enable" mask="0x00000400" name="CH10"/>
          <bitfield caption="Channel 11 Enable" mask="0x00000800" name="CH11"/>
        </register>
        <register caption="Channel Disable Register" name="ADC_CHDR" offset="0x14" rw="W" size="4" atomic-op="clear:ADC_CHSR">
          <bitfield caption="Channel 0 Disable" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Disable" mask="0x00000002" name="CH1"/>
          <bitfield caption="Channel 2 Disable" mask="0x00000004" name="CH2"/>
          <bitfield caption="Channel 3 Disable" mask="0x00000008" name="CH3"/>
          <bitfield caption="Channel 4 Disable" mask="0x00000010" name="CH4"/>
          <bitfield caption="Channel 5 Disable" mask="0x00000020" name="CH5"/>
          <bitfield caption="Channel 6 Disable" mask="0x00000040" name="CH6"/>
          <bitfield caption="Channel 7 Disable" mask="0x00000080" name="CH7"/>
          <bitfield caption="Channel 8 Disable" mask="0x00000100" name="CH8"/>
          <bitfield caption="Channel 9 Disable" mask="0x00000200" name="CH9"/>
          <bitfield caption="Channel 10 Disable" mask="0x00000400" name="CH10"/>
          <bitfield caption="Channel 11 Disable" mask="0x00000800" name="CH11"/>
        </register>
        <register caption="Channel Status Register" name="ADC_CHSR" offset="0x18" rw="R" size="4" atomic-op="clear:ADC_CHSR">
          <bitfield caption="Channel 0 Status" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Status" mask="0x00000002" name="CH1"/>
          <bitfield caption="Channel 2 Status" mask="0x00000004" name="CH2"/>
          <bitfield caption="Channel 3 Status" mask="0x00000008" name="CH3"/>
          <bitfield caption="Channel 4 Status" mask="0x00000010" name="CH4"/>
          <bitfield caption="Channel 5 Status" mask="0x00000020" name="CH5"/>
          <bitfield caption="Channel 6 Status" mask="0x00000040" name="CH6"/>
          <bitfield caption="Channel 7 Status" mask="0x00000080" name="CH7"/>
          <bitfield caption="Channel 8 Status" mask="0x00000100" name="CH8"/>
          <bitfield caption="Channel 9 Status" mask="0x00000200" name="CH9"/>
          <bitfield caption="Channel 10 Status" mask="0x00000400" name="CH10"/>
          <bitfield caption="Channel 11 Status" mask="0x00000800" name="CH11"/>
        </register>
        <register caption="Last Converted Data Register" name="ADC_LCDR" offset="0x20" rw="R" size="4">
          <bitfield caption="Last Data Converted" mask="0x0000FFFF" name="LDATA"/>
          <bitfield caption="Channel Number in Oversampling Mode" mask="0x1F000000" name="CHNBOSR"/>
        </register>
        <register caption="Interrupt Enable Register" name="ADC_IER" offset="0x24" rw="W" size="4" atomic-op="set:ADC_IMR">
          <bitfield caption="End of Conversion Interrupt Enable 0" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Enable 1" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion Interrupt Enable 2" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion Interrupt Enable 3" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion Interrupt Enable 4" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion Interrupt Enable 5" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion Interrupt Enable 6" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion Interrupt Enable 7" mask="0x00000080" name="EOC7"/>
          <bitfield caption="End of Conversion Interrupt Enable 8" mask="0x00000100" name="EOC8"/>
          <bitfield caption="End of Conversion Interrupt Enable 9" mask="0x00000200" name="EOC9"/>
          <bitfield caption="End of Conversion Interrupt Enable 10" mask="0x00000400" name="EOC10"/>
          <bitfield caption="End of Conversion Interrupt Enable 11" mask="0x00000800" name="EOC11"/>
          <bitfield caption="Last Channel Change Interrupt Enable" mask="0x00080000" name="LCCHG"/>
          <bitfield caption="Touchscreen Measure XPOS Ready Interrupt Enable" mask="0x00100000" name="XRDY"/>
          <bitfield caption="Touchscreen Measure YPOS Ready Interrupt Enable" mask="0x00200000" name="YRDY"/>
          <bitfield caption="Touchscreen Measure Pressure Ready Interrupt Enable" mask="0x00400000" name="PRDY"/>
          <bitfield caption="Data Ready Interrupt Enable" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Enable" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event Interrupt Enable" mask="0x04000000" name="COMPE"/>
          <bitfield caption="Pen Contact Interrupt Enable" mask="0x20000000" name="PEN"/>
          <bitfield caption="No Pen Contact Interrupt Enable" mask="0x40000000" name="NOPEN"/>
        </register>
        <register caption="Interrupt Disable Register" name="ADC_IDR" offset="0x28" rw="W" size="4" atomic-op="clear:ADC_IMR">
          <bitfield caption="End of Conversion Interrupt Disable 0" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Disable 1" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion Interrupt Disable 2" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion Interrupt Disable 3" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion Interrupt Disable 4" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion Interrupt Disable 5" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion Interrupt Disable 6" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion Interrupt Disable 7" mask="0x00000080" name="EOC7"/>
          <bitfield caption="End of Conversion Interrupt Disable 8" mask="0x00000100" name="EOC8"/>
          <bitfield caption="End of Conversion Interrupt Disable 9" mask="0x00000200" name="EOC9"/>
          <bitfield caption="End of Conversion Interrupt Disable 10" mask="0x00000400" name="EOC10"/>
          <bitfield caption="End of Conversion Interrupt Disable 11" mask="0x00000800" name="EOC11"/>
          <bitfield caption="Last Channel Change Interrupt Disable" mask="0x00080000" name="LCCHG"/>
          <bitfield caption="Touchscreen Measure XPOS Ready Interrupt Disable" mask="0x00100000" name="XRDY"/>
          <bitfield caption="Touchscreen Measure YPOS Ready Interrupt Disable" mask="0x00200000" name="YRDY"/>
          <bitfield caption="Touchscreen Measure Pressure Ready Interrupt Disable" mask="0x00400000" name="PRDY"/>
          <bitfield caption="Data Ready Interrupt Disable" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Disable" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event Interrupt Disable" mask="0x04000000" name="COMPE"/>
          <bitfield caption="Pen Contact Interrupt Disable" mask="0x20000000" name="PEN"/>
          <bitfield caption="No Pen Contact Interrupt Disable" mask="0x40000000" name="NOPEN"/>
        </register>
        <register caption="Interrupt Mask Register" name="ADC_IMR" offset="0x2C" rw="R" size="4" atomic-op="read:ADC_IMR">
          <bitfield caption="End of Conversion Interrupt Mask 0" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Mask 1" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion Interrupt Mask 2" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion Interrupt Mask 3" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion Interrupt Mask 4" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion Interrupt Mask 5" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion Interrupt Mask 6" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion Interrupt Mask 7" mask="0x00000080" name="EOC7"/>
          <bitfield caption="End of Conversion Interrupt Mask 8" mask="0x00000100" name="EOC8"/>
          <bitfield caption="End of Conversion Interrupt Mask 9" mask="0x00000200" name="EOC9"/>
          <bitfield caption="End of Conversion Interrupt Mask 10" mask="0x00000400" name="EOC10"/>
          <bitfield caption="End of Conversion Interrupt Mask 11" mask="0x00000800" name="EOC11"/>
          <bitfield caption="Last Channel Change Interrupt Disable" mask="0x00080000" name="LCCHG"/>
          <bitfield caption="Touchscreen Measure XPOS Ready Interrupt Mask" mask="0x00100000" name="XRDY"/>
          <bitfield caption="Touchscreen Measure YPOS Ready Interrupt Mask" mask="0x00200000" name="YRDY"/>
          <bitfield caption="Touchscreen Measure Pressure Ready Interrupt Mask" mask="0x00400000" name="PRDY"/>
          <bitfield caption="Data Ready Interrupt Mask" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Mask" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event Interrupt Mask" mask="0x04000000" name="COMPE"/>
          <bitfield caption="Pen Contact Interrupt Mask" mask="0x20000000" name="PEN"/>
          <bitfield caption="No Pen Contact Interrupt Mask" mask="0x40000000" name="NOPEN"/>
        </register>
        <register caption="Interrupt Status Register" name="ADC_ISR" offset="0x30" rw="R" size="4" atomic-op="clear:ADC_ISR">
          <bitfield caption="End of Conversion 0 (automatically set / cleared)" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion 1 (automatically set / cleared)" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion 2 (automatically set / cleared)" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion 3 (automatically set / cleared)" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion 4 (automatically set / cleared)" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion 5 (automatically set / cleared)" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion 6 (automatically set / cleared)" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion 7 (automatically set / cleared)" mask="0x00000080" name="EOC7"/>
          <bitfield caption="End of Conversion 8 (automatically set / cleared)" mask="0x00000100" name="EOC8"/>
          <bitfield caption="End of Conversion 9 (automatically set / cleared)" mask="0x00000200" name="EOC9"/>
          <bitfield caption="End of Conversion 10 (automatically set / cleared)" mask="0x00000400" name="EOC10"/>
          <bitfield caption="End of Conversion 11 (automatically set / cleared)" mask="0x00000800" name="EOC11"/>
          <bitfield caption="Last Channel Change (cleared on read)" mask="0x00080000" name="LCCHG"/>
          <bitfield caption="Touchscreen XPOS Measure Ready (cleared on read)" mask="0x00100000" name="XRDY"/>
          <bitfield caption="Touchscreen YPOS Measure Ready (cleared on read)" mask="0x00200000" name="YRDY"/>
          <bitfield caption="Touchscreen Pressure Measure Ready (cleared on read)" mask="0x00400000" name="PRDY"/>
          <bitfield caption="Data Ready (automatically set / cleared)" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error (cleared on read)" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event (cleared on read)" mask="0x04000000" name="COMPE"/>
          <bitfield caption="Pen contact (cleared on read)" mask="0x20000000" name="PEN"/>
          <bitfield caption="No Pen Contact (cleared on read)" mask="0x40000000" name="NOPEN"/>
          <bitfield caption="Pen Detect Status" mask="0x80000000" name="PENS"/>
        </register>
        <register caption="Last Channel Trigger Mode Register" name="ADC_LCTMR" offset="0x34" rw="RW" size="4">
          <bitfield caption="Dual Trigger ON" mask="0x00000001" name="DUALTRIG"/>
          <bitfield caption="Last Channel Comparison Mode" mask="0x00000030" name="CMPMOD" values="ADC_LCTMR__CMPMOD"/>
        </register>
        <register caption="Last Channel Compare Window Register" name="ADC_LCCWR" offset="0x38" rw="RW" size="4">
          <bitfield caption="Low Threshold" mask="0x00000FFF" name="LOWTHRES"/>
          <bitfield caption="High Threshold" mask="0x0FFF0000" name="HIGHTHRES"/>
        </register>
        <register caption="Overrun Status Register" name="ADC_OVER" offset="0x3C" rw="R" size="4">
          <bitfield caption="Overrun Error 0" mask="0x00000001" name="OVRE0"/>
          <bitfield caption="Overrun Error 1" mask="0x00000002" name="OVRE1"/>
          <bitfield caption="Overrun Error 2" mask="0x00000004" name="OVRE2"/>
          <bitfield caption="Overrun Error 3" mask="0x00000008" name="OVRE3"/>
          <bitfield caption="Overrun Error 4" mask="0x00000010" name="OVRE4"/>
          <bitfield caption="Overrun Error 5" mask="0x00000020" name="OVRE5"/>
          <bitfield caption="Overrun Error 6" mask="0x00000040" name="OVRE6"/>
          <bitfield caption="Overrun Error 7" mask="0x00000080" name="OVRE7"/>
          <bitfield caption="Overrun Error 8" mask="0x00000100" name="OVRE8"/>
          <bitfield caption="Overrun Error 9" mask="0x00000200" name="OVRE9"/>
          <bitfield caption="Overrun Error 10" mask="0x00000400" name="OVRE10"/>
          <bitfield caption="Overrun Error 11" mask="0x00000800" name="OVRE11"/>
        </register>
        <register caption="Extended Mode Register" name="ADC_EMR" offset="0x40" rw="RW" size="4">
          <bitfield caption="Comparison Mode" mask="0x00000003" name="CMPMODE" values="ADC_EMR__CMPMODE"/>
          <bitfield caption="Comparison Type" mask="0x00000004" name="CMPTYPE" values="ADC_EMR__CMPTYPE"/>
          <bitfield caption="Comparison Selected Channel" mask="0x000000F0" name="CMPSEL"/>
          <bitfield caption="Compare All Channels" mask="0x00000200" name="CMPALL"/>
          <bitfield caption="Compare Event Filtering" mask="0x00003000" name="CMPFILTER"/>
          <bitfield caption="Over Sampling Rate" mask="0x00030000" name="OSR" values="ADC_EMR__OSR"/>
          <bitfield caption="Averaging on Single Trigger Event" mask="0x00100000" name="ASTE" values="ADC_EMR__ASTE"/>
          <bitfield caption="External Clock Selection" mask="0x00200000" name="SRCCLK" values="ADC_EMR__SRCCLK"/>
          <bitfield caption="Tag of ADC_LCDR" mask="0x01000000" name="TAG"/>
          <bitfield caption="Sign Mode" mask="0x06000000" name="SIGNMODE" values="ADC_EMR__SIGNMODE"/>
          <bitfield caption="ADC Running Mode" mask="0x30000000" name="ADCMODE" values="ADC_EMR__ADCMODE"/>
        </register>
        <register caption="Compare Window Register" name="ADC_CWR" offset="0x44" rw="RW" size="4">
          <bitfield caption="Low Threshold" mask="0x00003FFF" name="LOWTHRES"/>
          <bitfield caption="High Threshold" mask="0x3FFF0000" name="HIGHTHRES"/>
        </register>
        <register caption="Channel Offset Register" name="ADC_COR" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Differential Inputs for Channel 0" mask="0x00010000" name="DIFF0"/>
          <bitfield caption="Differential Inputs for Channel 1" mask="0x00020000" name="DIFF1"/>
          <bitfield caption="Differential Inputs for Channel 2" mask="0x00040000" name="DIFF2"/>
          <bitfield caption="Differential Inputs for Channel 3" mask="0x00080000" name="DIFF3"/>
          <bitfield caption="Differential Inputs for Channel 4" mask="0x00100000" name="DIFF4"/>
          <bitfield caption="Differential Inputs for Channel 5" mask="0x00200000" name="DIFF5"/>
          <bitfield caption="Differential Inputs for Channel 6" mask="0x00400000" name="DIFF6"/>
          <bitfield caption="Differential Inputs for Channel 7" mask="0x00800000" name="DIFF7"/>
          <bitfield caption="Differential Inputs for Channel 8" mask="0x01000000" name="DIFF8"/>
          <bitfield caption="Differential Inputs for Channel 9" mask="0x02000000" name="DIFF9"/>
          <bitfield caption="Differential Inputs for Channel 10" mask="0x04000000" name="DIFF10"/>
          <bitfield caption="Differential Inputs for Channel 11" mask="0x08000000" name="DIFF11"/>
        </register>
        <register caption="Channel Data Register" count="12" name="ADC_CDR" offset="0x50" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00003FFF" name="DATA"/>
        </register>
        <register caption="Analog Control Register" name="ADC_ACR" offset="0x94" rw="RW" size="4">
          <bitfield caption="Pen Detection Sensitivity" mask="0x00000003" name="PENDETSENS"/>
          <bitfield caption="ADC Bias Current Control" mask="0x00000300" name="IBCTL"/>
        </register>
        <register caption="Touchscreen Mode Register" name="ADC_TSMR" offset="0xB0" rw="RW" size="4">
          <bitfield caption="Touchscreen Mode" mask="0x00000003" name="TSMODE" values="ADC_TSMR__TSMODE"/>
          <bitfield caption="Touchscreen Average" mask="0x00000030" name="TSAV" values="ADC_TSMR__TSAV"/>
          <bitfield caption="Touchscreen Frequency" mask="0x00000F00" name="TSFREQ"/>
          <bitfield caption="Touchscreen Switches Closure Time" mask="0x000F0000" name="TSSCTIM"/>
          <bitfield caption="No TouchScreen DMA" mask="0x00400000" name="NOTSDMA"/>
          <bitfield caption="Pen Contact Detection Enable" mask="0x01000000" name="PENDET"/>
          <bitfield caption="Pen Detect Debouncing Period" mask="0xF0000000" name="PENDBC"/>
        </register>
        <register caption="Touchscreen X Position Register" name="ADC_XPOSR" offset="0xB4" rw="R" size="4">
          <bitfield caption="X Position" mask="0x00000FFF" name="XPOS"/>
          <bitfield caption="Scale of XPOS" mask="0x0FFF0000" name="XSCALE"/>
        </register>
        <register caption="Touchscreen Y Position Register" name="ADC_YPOSR" offset="0xB8" rw="R" size="4">
          <bitfield caption="Y Position" mask="0x00000FFF" name="YPOS"/>
          <bitfield caption="Scale of YPOS" mask="0x0FFF0000" name="YSCALE"/>
        </register>
        <register caption="Touchscreen Pressure Register" name="ADC_PRESSR" offset="0xBC" rw="R" size="4">
          <bitfield caption="Data of Z1 Measurement" mask="0x00000FFF" name="Z1"/>
          <bitfield caption="Data of Z2 Measurement" mask="0x0FFF0000" name="Z2"/>
        </register>
        <register caption="Trigger Register" name="ADC_TRGR" offset="0xC0" rw="RW" size="4">
          <bitfield caption="Trigger Mode" mask="0x00000007" name="TRGMOD" values="ADC_TRGR__TRGMOD"/>
          <bitfield caption="Trigger Period" mask="0xFFFF0000" name="TRGPER"/>
        </register>
        <register caption="Correction Values Register" name="ADC_CVR" offset="0xD4" rw="RW" size="4">
          <bitfield caption="Offset Correction" mask="0x0000FFFF" name="OFFSETCORR"/>
          <bitfield caption="Gain Correction" mask="0xFFFF0000" name="GAINCORR"/>
        </register>
        <register caption="Channel Error Correction Register" name="ADC_CECR" offset="0xD8" rw="RW" size="4">
          <bitfield caption="Error Correction Enable for channel 0" mask="0x00000001" name="ECORR0"/>
          <bitfield caption="Error Correction Enable for channel 1" mask="0x00000002" name="ECORR1"/>
          <bitfield caption="Error Correction Enable for channel 2" mask="0x00000004" name="ECORR2"/>
          <bitfield caption="Error Correction Enable for channel 3" mask="0x00000008" name="ECORR3"/>
          <bitfield caption="Error Correction Enable for channel 4" mask="0x00000010" name="ECORR4"/>
          <bitfield caption="Error Correction Enable for channel 5" mask="0x00000020" name="ECORR5"/>
          <bitfield caption="Error Correction Enable for channel 6" mask="0x00000040" name="ECORR6"/>
          <bitfield caption="Error Correction Enable for channel 7" mask="0x00000080" name="ECORR7"/>
          <bitfield caption="Error Correction Enable for channel 8" mask="0x00000100" name="ECORR8"/>
          <bitfield caption="Error Correction Enable for channel 9" mask="0x00000200" name="ECORR9"/>
          <bitfield caption="Error Correction Enable for channel 10" mask="0x00000400" name="ECORR10"/>
          <bitfield caption="Error Correction Enable for channel 11" mask="0x00000800" name="ECORR11"/>
        </register>
        <register caption="Touchscreen Correction Values Register" name="ADC_TSCVR" offset="0xDC" rw="RW" size="4">
          <bitfield caption="Touchscreen Offset Correction" mask="0x0000FFFF" name="TSOFFSETCORR"/>
          <bitfield caption="Touchscreen Gain Correction" mask="0xFFFF0000" name="TSGAINCORR"/>
        </register>
        <register caption="Write Protection Mode Register" name="ADC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="ADC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="ADC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="Trigger Selection" name="ADC_MR__TRGSEL">
        <value caption="ADTRG" name="ADC_TRIG0" value="0x0"/>
        <value caption="TIOA0" name="ADC_TRIG1" value="0x1"/>
        <value caption="TIOA1" name="ADC_TRIG2" value="0x2"/>
        <value caption="TIOA2" name="ADC_TRIG3" value="0x3"/>
        <value caption="PWM event line 0" name="ADC_TRIG4" value="0x4"/>
        <value caption="PWM event line 1" name="ADC_TRIG5" value="0x5"/>
        <value caption="TIOA3" name="ADC_TRIG6" value="0x6"/>
        <value caption="RTCOUT0" name="ADC_TRIG7" value="0x7"/>
      </value-group>
      <value-group caption="Sleep Mode" name="ADC_MR__SLEEP">
        <value caption="Normal Mode: The ADC core and reference voltage circuitry are kept ON between conversions." name="NORMAL" value="0"/>
        <value caption="Sleep Mode: The wakeup time can be modified by programming the FWUP bit." name="SLEEP" value="1"/>
      </value-group>
      <value-group caption="Fast Wakeup" name="ADC_MR__FWUP">
        <value caption="If SLEEP is 1, then both ADC core and reference voltage circuitry are OFF between conversions" name="OFF" value="0"/>
        <value caption="If SLEEP is 1, then Fast Wakeup Sleep mode: The voltage reference is ON between conversions and ADC core is OFF" name="ON" value="1"/>
      </value-group>
      <value-group caption="Startup Time" name="ADC_MR__STARTUP">
        <value caption="0 periods of ADCCLK" name="SUT0" value="0x0"/>
        <value caption="8 periods of ADCCLK" name="SUT8" value="0x1"/>
        <value caption="16 periods of ADCCLK" name="SUT16" value="0x2"/>
        <value caption="24 periods of ADCCLK" name="SUT24" value="0x3"/>
        <value caption="64 periods of ADCCLK" name="SUT64" value="0x4"/>
        <value caption="80 periods of ADCCLK" name="SUT80" value="0x5"/>
        <value caption="96 periods of ADCCLK" name="SUT96" value="0x6"/>
        <value caption="112 periods of ADCCLK" name="SUT112" value="0x7"/>
        <value caption="512 periods of ADCCLK" name="SUT512" value="0x8"/>
        <value caption="576 periods of ADCCLK" name="SUT576" value="0x9"/>
        <value caption="640 periods of ADCCLK" name="SUT640" value="0xA"/>
        <value caption="704 periods of ADCCLK" name="SUT704" value="0xB"/>
        <value caption="768 periods of ADCCLK" name="SUT768" value="0xC"/>
        <value caption="832 periods of ADCCLK" name="SUT832" value="0xD"/>
        <value caption="896 periods of ADCCLK" name="SUT896" value="0xE"/>
        <value caption="960 periods of ADCCLK" name="SUT960" value="0xF"/>
      </value-group>
      <value-group caption="Analog Change" name="ADC_MR__ANACH">
        <value caption="No analog change on channel switching: DIFF0 is used for all channels." name="NONE" value="0"/>
        <value caption="Allows different analog settings for each channel. See ADC Channel Offset RegisterChannel Configuration Register." name="ALLOWED" value="1"/>
      </value-group>
      <value-group caption="Use Sequence Enable" name="ADC_MR__USEQ">
        <value caption="Normal mode: The controller converts channels in a simple numeric order depending only on the channel index." name="NUM_ORDER" value="0"/>
        <value caption="User Sequence mode: The sequence respects what is defined in ADC_SEQR1 and ADC_SEQR2 registers and can be used to convert the same channel several times." name="REG_ORDER" value="1"/>
      </value-group>
      <value-group caption="Last Channel Comparison Mode" name="ADC_LCTMR__CMPMOD">
        <value caption="Generates the LCCHG flag in ADC_ISR when the converted data is lower than the low threshold of the window." name="LOW" value="0x0"/>
        <value caption="Generates the LCCHG flag in ADC_ISR when the converted data is higher than the high threshold of the window." name="HIGH" value="0x1"/>
        <value caption="Generates the LCCHG flag in ADC_ISR when the converted data is in the comparison window." name="IN" value="0x2"/>
        <value caption="Generates the LCCHG flag in ADC_ISR when the converted data is out of the comparison window." name="OUT" value="0x3"/>
      </value-group>
      <value-group caption="Comparison Mode" name="ADC_EMR__CMPMODE">
        <value caption="When the converted data is lower than the low threshold of the window, generates the COMPE flag in ADC_ISR or, in Partial Wakeup mode, defines the conditions to exit system from Wait mode." name="LOW" value="0x0"/>
        <value caption="When the converted data is higher than the high threshold of the window, generates the COMPE flag in ADC_ISR or, in Partial Wakeup mode, defines the conditions to exit system from Wait mode." name="HIGH" value="0x1"/>
        <value caption="When the converted data is in the comparison window, generates the COMPE flag in ADC_ISR or, in Partial Wakeup mode, defines the conditions to exit system from Wait mode." name="IN" value="0x2"/>
        <value caption="When the converted data is out of the comparison window, generates the COMPE flag in ADC_ISR or, in Partial Wakeup mode, defines the conditions to exit system from Wait mode." name="OUT" value="0x3"/>
      </value-group>
      <value-group caption="Comparison Type" name="ADC_EMR__CMPTYPE">
        <value caption="Any conversion is performed and comparison function drives the COMPE flag." name="FLAG_ONLY" value="0"/>
        <value caption="Comparison conditions must be met to start the storage of all conversions until the CMPRST bit is set." name="START_CONDITION" value="1"/>
      </value-group>
      <value-group caption="Over Sampling Rate" name="ADC_EMR__OSR">
        <value caption="No averaging. ADC sample rate is maximum." name="NO_AVERAGE" value="0x0"/>
        <value caption="1-bit enhanced resolution by averaging. ADC sample rate divided by 4." name="OSR4" value="0x1"/>
        <value caption="2-bit enhanced resolution by averaging. ADC sample rate divided by 16." name="OSR16" value="0x2"/>
      </value-group>
      <value-group caption="Averaging on Single Trigger Event" name="ADC_EMR__ASTE">
        <value caption="The average requests several trigger events." name="MULTI_TRIG_AVERAGE" value="0"/>
        <value caption="The average requests only one trigger event." name="SINGLE_TRIG_AVERAGE" value="1"/>
      </value-group>
      <value-group caption="External Clock Selection" name="ADC_EMR__SRCCLK">
        <value caption="The peripheral clock is the source for the ADC prescaler." name="PERIPH_CLK" value="0"/>
        <value caption="GCLK is the source clock for the ADC prescaler, thus the ADC clock can be independent of the core/peripheral clock." name="GCLK" value="1"/>
      </value-group>
      <value-group caption="Sign Mode" name="ADC_EMR__SIGNMODE">
        <value caption="Single-Ended channels: Unsigned conversions.Differential channels: Signed conversions." name="SE_UNSG_DF_SIGN" value="0x0"/>
        <value caption="Single-Ended channels: Signed conversions.Differential channels: Unsigned conversions." name="SE_SIGN_DF_UNSG" value="0x1"/>
        <value caption="All channels: Unsigned conversions." name="ALL_UNSIGNED" value="0x2"/>
        <value caption="All channels: Signed conversions." name="ALL_SIGNED" value="0x3"/>
      </value-group>
      <value-group caption="ADC Running Mode" name="ADC_EMR__ADCMODE">
        <value caption="Normal mode of operation." name="NORMAL" value="0x0"/>
        <value caption="Offset Error mode to measure the offset error. See Table 7-6." name="OFFSET_ERROR" value="0x1"/>
        <value caption="Gain Error mode to measure the gain error. See Table 7-6." name="GAIN_ERROR_HIGH" value="0x2"/>
        <value caption="Gain Error mode to measure the gain error. See Table 7-6." name="GAIN_ERROR_LOW" value="0x3"/>
      </value-group>
      <value-group caption="Touchscreen Mode" name="ADC_TSMR__TSMODE">
        <value caption="No Touchscreen" name="NONE" value="0x0"/>
        <value caption="4-wire Touchscreen without pressure measurement" name="_4_WIRE_NO_PM" value="0x1"/>
        <value caption="4-wire Touchscreen with pressure measurement" name="_4_WIRE" value="0x2"/>
        <value caption="5-wire Touchscreen" name="_5_WIRE" value="0x3"/>
      </value-group>
      <value-group caption="Touchscreen Average" name="ADC_TSMR__TSAV">
        <value caption="No Filtering. Only one ADC conversion per measure" name="NO_FILTER" value="0x0"/>
        <value caption="Averages 2 ADC conversions" name="AVG2CONV" value="0x1"/>
        <value caption="Averages 4 ADC conversions" name="AVG4CONV" value="0x2"/>
        <value caption="Averages 8 ADC conversions" name="AVG8CONV" value="0x3"/>
      </value-group>
      <value-group caption="Trigger Mode" name="ADC_TRGR__TRGMOD">
        <value caption="No trigger, only software trigger can start conversions" name="NO_TRIGGER" value="0x0"/>
        <value caption="External trigger rising edge" name="EXT_TRIG_RISE" value="0x1"/>
        <value caption="External trigger falling edge" name="EXT_TRIG_FALL" value="0x2"/>
        <value caption="External trigger any edge" name="EXT_TRIG_ANY" value="0x3"/>
        <value caption="Pen Detect Trigger (shall be selected only if PENDET is set and TSAMOD = Touchscreen only mode)" name="PEN_TRIG" value="0x4"/>
        <value caption="ADC internal periodic trigger (see field TRGPER)" name="PERIOD_TRIG" value="0x5"/>
        <value caption="Continuous mode" name="CONTINUOUS" value="0x6"/>
      </value-group>
      <value-group caption="Write Protection Key" name="ADC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0" name="PASSWD" value="0x414443"/>
      </value-group>
    </module>
    <module caption="Advanced Encryption Standard" id="6149" name="AES" version="ZB">
      <register-group name="AES">
        <register caption="Control Register" name="AES_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Start Processing" mask="0x00000001" name="START"/>
          <bitfield caption="Software Reset" mask="0x00000100" name="SWRST"/>
        </register>
        <register caption="Mode Register" name="AES_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Processing Mode" mask="0x00000001" name="CIPHER"/>
          <bitfield caption="GCM Automatic Tag Generation Enable" mask="0x00000002" name="GTAGEN"/>
          <bitfield caption="Dual Input Buffer" mask="0x00000008" name="DUALBUFF" values="AES_MR__DUALBUFF"/>
          <bitfield caption="Processing Delay" mask="0x000000F0" name="PROCDLY"/>
          <bitfield caption="Start Mode" mask="0x00000300" name="SMOD" values="AES_MR__SMOD"/>
          <bitfield caption="Key Size" mask="0x00000C00" name="KEYSIZE" values="AES_MR__KEYSIZE"/>
          <bitfield caption="Operating Mode" mask="0x00007000" name="OPMOD" values="AES_MR__OPMOD"/>
          <bitfield caption="Last Output Data Mode" mask="0x00008000" name="LOD"/>
          <bitfield caption="Cipher Feedback Data Size" mask="0x00070000" name="CFBS" values="AES_MR__CFBS"/>
          <bitfield caption="Key" mask="0x00F00000" name="CKEY" values="AES_MR__CKEY"/>
        </register>
        <register caption="Interrupt Enable Register" name="AES_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Enable" mask="0x00000100" name="URAD"/>
          <bitfield caption="GCM Tag Ready Interrupt Enable" mask="0x00010000" name="TAGRDY"/>
          <bitfield caption="End of Padding Interrupt Enable" mask="0x00020000" name="EOPAD"/>
          <bitfield caption="Padding Length Error Interrupt Enable" mask="0x00040000" name="PLENERR"/>
        </register>
        <register caption="Interrupt Disable Register" name="AES_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Disable" mask="0x00000100" name="URAD"/>
          <bitfield caption="GCM Tag Ready Interrupt Disable" mask="0x00010000" name="TAGRDY"/>
          <bitfield caption="End of Padding Interrupt Disable" mask="0x00020000" name="EOPAD"/>
          <bitfield caption="Padding Length Error Interrupt Disable" mask="0x00040000" name="PLENERR"/>
        </register>
        <register caption="Interrupt Mask Register" name="AES_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Mask" mask="0x00000100" name="URAD"/>
          <bitfield caption="GCM Tag Ready Interrupt Mask" mask="0x00010000" name="TAGRDY"/>
          <bitfield caption="End of Padding Interrupt Mask" mask="0x00020000" name="EOPAD"/>
          <bitfield caption="Padding Length Error Interrupt Mask" mask="0x00040000" name="PLENERR"/>
        </register>
        <register caption="Interrupt Status Register" name="AES_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Data Ready (cleared by setting bit START or bit SWRST in AES_CR or by reading AES_ODATARx)" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Status (cleared by writing SWRST in AES_CR)" mask="0x00000100" name="URAD"/>
          <bitfield caption="Unspecified Register Access (cleared by writing SWRST in AES_CR)" mask="0x0000F000" name="URAT" values="AES_ISR__URAT"/>
          <bitfield caption="GCM Tag Ready" mask="0x00010000" name="TAGRDY"/>
          <bitfield caption="End of Padding" mask="0x00020000" name="EOPAD"/>
          <bitfield caption="Padding Length Error" mask="0x00040000" name="PLENERR"/>
        </register>
        <register caption="Key Word Register" count="8" name="AES_KEYWR" offset="0x20" rw="W" size="4">
          <bitfield caption="Key Word" mask="0xFFFFFFFF" name="KEYW"/>
        </register>
        <register caption="Input Data Register" count="4" name="AES_IDATAR" offset="0x40" rw="W" size="4">
          <bitfield caption="Input Data Word" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Output Data Register" count="4" name="AES_ODATAR" offset="0x50" rw="R" size="4">
          <bitfield caption="Output Data" mask="0xFFFFFFFF" name="ODATA"/>
        </register>
        <register caption="Initialization Vector Register" count="4" name="AES_IVR" offset="0x60" rw="W" size="4">
          <bitfield caption="Initialization Vector" mask="0xFFFFFFFF" name="IV"/>
        </register>
        <register caption="Additional Authenticated Data Length Register" name="AES_AADLENR" offset="0x70" rw="RW" size="4">
          <bitfield caption="Additional Authenticated Data Length" mask="0xFFFFFFFF" name="AADLEN"/>
        </register>
        <register caption="Plaintext/Ciphertext Length Register" name="AES_CLENR" offset="0x74" rw="RW" size="4">
          <bitfield caption="Plaintext/Ciphertext Length" mask="0xFFFFFFFF" name="CLEN"/>
        </register>
        <register caption="GCM Intermediate Hash Word Register" count="4" name="AES_GHASHR" offset="0x78" rw="RW" size="4">
          <bitfield caption="Intermediate GCM Hash Word x" mask="0xFFFFFFFF" name="GHASH"/>
        </register>
        <register caption="GCM Authentication Tag Word Register" count="4" name="AES_TAGR" offset="0x88" rw="R" size="4">
          <bitfield caption="GCM Authentication Tag x" mask="0xFFFFFFFF" name="TAG"/>
        </register>
        <register caption="GCM Encryption Counter Value Register" name="AES_CTRR" offset="0x98" rw="R" size="4">
          <bitfield caption="GCM Encryption Counter" mask="0xFFFFFFFF" name="CTR"/>
        </register>
        <register caption="GCM H Word Register" count="4" name="AES_GCMHR" offset="0x9C" rw="RW" size="4">
          <bitfield caption="GCM H Word x" mask="0xFFFFFFFF" name="H"/>
        </register>
        <register caption="Extended Mode Register" name="AES_EMR" offset="0xB0" rw="RW" size="4">
          <bitfield caption="Auto Padding Enable" mask="0x00000001" name="APEN"/>
          <bitfield caption="Auto Padding Mode" mask="0x00000002" name="APM"/>
          <bitfield caption="Protocol Layer Improved Performance Enable" mask="0x00000010" name="PLIPEN"/>
          <bitfield caption="Protocol Layer Improved Performance Decipher" mask="0x00000020" name="PLIPD"/>
          <bitfield caption="Auto Padding Length" mask="0x0000FF00" name="PADLEN"/>
          <bitfield caption="IPSEC Next Header" mask="0x00FF0000" name="NHEAD"/>
        </register>
        <register caption="Byte Counter Register" name="AES_BCNT" offset="0xB4" rw="RW" size="4">
          <bitfield caption="Auto Padding Byte Counter" mask="0xFFFFFFFF" name="BCNT"/>
        </register>
        <register caption="Tweak Word Register" count="4" name="AES_TWR" offset="0xC0" rw="RW" size="4">
          <bitfield caption="Tweak Word x" mask="0xFFFFFFFF" name="TWEAK"/>
        </register>
        <register caption="Alpha Word Register" count="4" name="AES_ALPHAR" offset="0xD0" rw="W" size="4">
          <bitfield caption="Alpha Word x" mask="0xFFFFFFFF" name="ALPHA"/>
        </register>
      </register-group>
      <value-group caption="Dual Input Buffer" name="AES_MR__DUALBUFF">
        <value caption="AES_IDATARx cannot be written during processing of previous block." name="INACTIVE" value="0"/>
        <value caption="AES_IDATARx can be written during processing of previous block when SMOD = 2. It speeds up the overall runtime of large files." name="ACTIVE" value="1"/>
      </value-group>
      <value-group caption="Start Mode" name="AES_MR__SMOD">
        <value caption="Manual Mode" name="MANUAL_START" value="0x0"/>
        <value caption="Auto Mode" name="AUTO_START" value="0x1"/>
        <value caption="AES_IDATAR0 access only Auto Mode (DMA)" name="IDATAR0_START" value="0x2"/>
      </value-group>
      <value-group caption="Key Size" name="AES_MR__KEYSIZE">
        <value caption="AES Key Size is 128 bits" name="AES128" value="0x0"/>
        <value caption="AES Key Size is 192 bits" name="AES192" value="0x1"/>
        <value caption="AES Key Size is 256 bits" name="AES256" value="0x2"/>
      </value-group>
      <value-group caption="Operating Mode" name="AES_MR__OPMOD">
        <value caption="ECB: Electronic Codebook mode" name="ECB" value="0x0"/>
        <value caption="CBC: Cipher Block Chaining mode" name="CBC" value="0x1"/>
        <value caption="OFB: Output Feedback mode" name="OFB" value="0x2"/>
        <value caption="CFB: Cipher Feedback mode" name="CFB" value="0x3"/>
        <value caption="CTR: Counter mode (16-bit internal counter)" name="CTR" value="0x4"/>
        <value caption="GCM: Galois/Counter mode" name="GCM" value="0x5"/>
        <value caption="XTS: XEX-based tweaked-codebook mode" name="XTS" value="0x6"/>
      </value-group>
      <value-group caption="Cipher Feedback Data Size" name="AES_MR__CFBS">
        <value caption="128-bit" name="SIZE_128BIT" value="0x0"/>
        <value caption="64-bit" name="SIZE_64BIT" value="0x1"/>
        <value caption="32-bit" name="SIZE_32BIT" value="0x2"/>
        <value caption="16-bit" name="SIZE_16BIT" value="0x3"/>
        <value caption="8-bit" name="SIZE_8BIT" value="0x4"/>
      </value-group>
      <value-group caption="Key" name="AES_MR__CKEY">
        <value caption="This field must be written with 0xE the first time AES_MR is programmed. For subsequent programming of AES_MR, any value can be written, including that of 0xE.Always reads as 0." name="PASSWD" value="0xE"/>
      </value-group>
      <value-group caption="Unspecified Register Access (cleared by writing SWRST in AES_CR)" name="AES_ISR__URAT">
        <value caption="Input Data register written during the data processing when SMOD = 2 mode." name="IDR_WR_PROCESSING" value="0x0"/>
        <value caption="Output Data register read during the data processing." name="ODR_RD_PROCESSING" value="0x1"/>
        <value caption="Mode register written during the data processing." name="MR_WR_PROCESSING" value="0x2"/>
        <value caption="Output Data register read during the sub-keys generation." name="ODR_RD_SUBKGEN" value="0x3"/>
        <value caption="Mode register written during the sub-keys generation." name="MR_WR_SUBKGEN" value="0x4"/>
        <value caption="Write-only register read access." name="WOR_RD_ACCESS" value="0x5"/>
      </value-group>
    </module>
    <module caption="Advanced Encryption Standard Bridge" id="11145" name="AESB" version="E">
      <register-group name="AESB">
        <register caption="Control Register" name="AESB_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Start Processing" mask="0x00000001" name="START"/>
          <bitfield caption="Software Reset" mask="0x00000100" name="SWRST"/>
        </register>
        <register caption="Mode Register" name="AESB_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Processing Mode" mask="0x00000001" name="CIPHER"/>
          <bitfield caption="Automatic Bridge Mode" mask="0x00000004" name="AAHB"/>
          <bitfield caption="Dual Input Buffer" mask="0x00000008" name="DUALBUFF" values="AESB_MR__DUALBUFF"/>
          <bitfield caption="Processing Delay" mask="0x000000F0" name="PROCDLY"/>
          <bitfield caption="Start Mode" mask="0x00000300" name="SMOD" values="AESB_MR__SMOD"/>
          <bitfield caption="Operating Mode" mask="0x00007000" name="OPMOD" values="AESB_MR__OPMOD"/>
          <bitfield caption="Last Output Data Mode" mask="0x00008000" name="LOD"/>
          <bitfield caption="Key" mask="0x00F00000" name="CKEY" values="AESB_MR__CKEY"/>
        </register>
        <register caption="Interrupt Enable Register" name="AESB_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Enable" mask="0x00000100" name="URAD"/>
        </register>
        <register caption="Interrupt Disable Register" name="AESB_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Disable" mask="0x00000100" name="URAD"/>
        </register>
        <register caption="Interrupt Mask Register" name="AESB_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Mask" mask="0x00000100" name="URAD"/>
        </register>
        <register caption="Interrupt Status Register" name="AESB_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Data Ready" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Status" mask="0x00000100" name="URAD"/>
          <bitfield caption="Unspecified Register Access" mask="0x0000F000" name="URAT" values="AESB_ISR__URAT"/>
        </register>
        <register caption="Key Word Register" count="4" name="AESB_KEYWR" offset="0x20" rw="W" size="4">
          <bitfield caption="Key Word" mask="0xFFFFFFFF" name="KEYW"/>
        </register>
        <register caption="Input Data Register" count="4" name="AESB_IDATAR" offset="0x40" rw="W" size="4">
          <bitfield caption="Input Data Word" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Output Data Register" count="4" name="AESB_ODATAR" offset="0x50" rw="R" size="4">
          <bitfield caption="Output Data" mask="0xFFFFFFFF" name="ODATA"/>
        </register>
        <register caption="Initialization Vector Register" count="4" name="AESB_IVR" offset="0x60" rw="W" size="4">
          <bitfield caption="Initialization Vector" mask="0xFFFFFFFF" name="IV"/>
        </register>
      </register-group>
      <value-group caption="Dual Input Buffer" name="AESB_MR__DUALBUFF">
        <value caption="AESB_IDATARx cannot be written during processing of previous block." name="INACTIVE" value="0x0"/>
        <value caption="AESB_IDATARx can be written during processing of previous block when SMOD = 0x2. It speeds up the overall runtime of large files." name="ACTIVE" value="0x1"/>
      </value-group>
      <value-group caption="Start Mode" name="AESB_MR__SMOD">
        <value caption="Manual mode" name="MANUAL_START" value="0x0"/>
        <value caption="Auto mode" name="AUTO_START" value="0x1"/>
        <value caption="AESB_IDATAR0 access only Auto mode" name="IDATAR0_START" value="0x2"/>
      </value-group>
      <value-group caption="Operating Mode" name="AESB_MR__OPMOD">
        <value caption="Electronic Code Book mode" name="ECB" value="0x0"/>
        <value caption="Cipher Block Chaining mode" name="CBC" value="0x1"/>
        <value caption="Counter mode (16-bit internal counter)" name="CTR" value="0x4"/>
      </value-group>
      <value-group caption="Key" name="AESB_MR__CKEY">
        <value caption="This field must be written with 0xE the first time that AESB_MR is programmed. For subsequent programming of the AESB_MR register, any value can be written, including that of 0xE.Always reads as 0." name="PASSWD" value="0xE"/>
      </value-group>
      <value-group caption="Unspecified Register Access" name="AESB_ISR__URAT">
        <value caption="Input Data Register written during the data processing when SMOD = 0x2 mode" name="IDR_WR_PROCESSING" value="0x0"/>
        <value caption="Output Data Register read during the data processing" name="ODR_RD_PROCESSING" value="0x1"/>
        <value caption="Mode Register written during the data processing" name="MR_WR_PROCESSING" value="0x2"/>
        <value caption="Output Data Register read during the sub-keys generation" name="ODR_RD_SUBKGEN" value="0x3"/>
        <value caption="Mode Register written during the sub-keys generation" name="MR_WR_SUBKGEN" value="0x4"/>
        <value caption="Write-only register read access" name="WOR_RD_ACCESS" value="0x5"/>
      </value-group>
    </module>
    <module caption="Advanced Interrupt Controller" id="11051" name="AIC" version="K">
      <register-group name="AIC">
        <register caption="Source Select Register" name="AIC_SSR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Interrupt Line Selection" mask="0x0000007F" name="INTSEL"/>
        </register>
        <register caption="Source Mode Register" name="AIC_SMR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Priority Level" mask="0x00000007" name="PRIORITY" values="AIC_SMR__PRIORITY"/>
          <bitfield caption="Interrupt Source Type" mask="0x00000060" name="SRCTYPE" values="AIC_SMR__SRCTYPE"/>
        </register>
        <register caption="Source Vector Register" name="AIC_SVR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Source Vector" mask="0xFFFFFFFF" name="VECTOR"/>
        </register>
        <register caption="Interrupt Vector Register" name="AIC_IVR" offset="0x10" rw="R" size="4">
          <bitfield caption="Interrupt Vector Register" mask="0xFFFFFFFF" name="IRQV"/>
        </register>
        <register caption="FIQ Vector Register" name="AIC_FVR" offset="0x14" rw="R" size="4">
          <bitfield caption="FIQ Vector Register" mask="0xFFFFFFFF" name="FIQV"/>
        </register>
        <register caption="Interrupt Status Register" name="AIC_ISR" offset="0x18" rw="R" size="4">
          <bitfield caption="Current Interrupt Identifier" mask="0x0000007F" name="IRQID"/>
        </register>
        <register caption="Interrupt Pending Register 0" name="AIC_IPR0" offset="0x20" rw="R" size="4">
          <bitfield caption="Interrupt Pending" mask="0x00000001" name="FIQ"/>
          <bitfield caption="Interrupt Pending" mask="0x00000002" name="PID1"/>
          <bitfield caption="Interrupt Pending" mask="0x00000004" name="PID2"/>
          <bitfield caption="Interrupt Pending" mask="0x00000008" name="PID3"/>
          <bitfield caption="Interrupt Pending" mask="0x00000010" name="PID4"/>
          <bitfield caption="Interrupt Pending" mask="0x00000020" name="PID5"/>
          <bitfield caption="Interrupt Pending" mask="0x00000040" name="PID6"/>
          <bitfield caption="Interrupt Pending" mask="0x00000080" name="PID7"/>
          <bitfield caption="Interrupt Pending" mask="0x00000100" name="PID8"/>
          <bitfield caption="Interrupt Pending" mask="0x00000200" name="PID9"/>
          <bitfield caption="Interrupt Pending" mask="0x00000400" name="PID10"/>
          <bitfield caption="Interrupt Pending" mask="0x00000800" name="PID11"/>
          <bitfield caption="Interrupt Pending" mask="0x00001000" name="PID12"/>
          <bitfield caption="Interrupt Pending" mask="0x00002000" name="PID13"/>
          <bitfield caption="Interrupt Pending" mask="0x00004000" name="PID14"/>
          <bitfield caption="Interrupt Pending" mask="0x00008000" name="PID15"/>
          <bitfield caption="Interrupt Pending" mask="0x00010000" name="PID16"/>
          <bitfield caption="Interrupt Pending" mask="0x00020000" name="PID17"/>
          <bitfield caption="Interrupt Pending" mask="0x00040000" name="PID18"/>
          <bitfield caption="Interrupt Pending" mask="0x00080000" name="PID19"/>
          <bitfield caption="Interrupt Pending" mask="0x00100000" name="PID20"/>
          <bitfield caption="Interrupt Pending" mask="0x00200000" name="PID21"/>
          <bitfield caption="Interrupt Pending" mask="0x00400000" name="PID22"/>
          <bitfield caption="Interrupt Pending" mask="0x00800000" name="PID23"/>
          <bitfield caption="Interrupt Pending" mask="0x01000000" name="PID24"/>
          <bitfield caption="Interrupt Pending" mask="0x02000000" name="PID25"/>
          <bitfield caption="Interrupt Pending" mask="0x04000000" name="PID26"/>
          <bitfield caption="Interrupt Pending" mask="0x08000000" name="PID27"/>
          <bitfield caption="Interrupt Pending" mask="0x10000000" name="PID28"/>
          <bitfield caption="Interrupt Pending" mask="0x20000000" name="PID29"/>
          <bitfield caption="Interrupt Pending" mask="0x40000000" name="PID30"/>
          <bitfield caption="Interrupt Pending" mask="0x80000000" name="PID31"/>
        </register>
        <register caption="Interrupt Pending Register 1" name="AIC_IPR1" offset="0x24" rw="R" size="4">
          <bitfield caption="Interrupt Pending" mask="0x00000001" name="PID32"/>
          <bitfield caption="Interrupt Pending" mask="0x00000002" name="PID33"/>
          <bitfield caption="Interrupt Pending" mask="0x00000004" name="PID34"/>
          <bitfield caption="Interrupt Pending" mask="0x00000008" name="PID35"/>
          <bitfield caption="Interrupt Pending" mask="0x00000010" name="PID36"/>
          <bitfield caption="Interrupt Pending" mask="0x00000020" name="PID37"/>
          <bitfield caption="Interrupt Pending" mask="0x00000040" name="PID38"/>
          <bitfield caption="Interrupt Pending" mask="0x00000080" name="PID39"/>
          <bitfield caption="Interrupt Pending" mask="0x00000100" name="PID40"/>
          <bitfield caption="Interrupt Pending" mask="0x00000200" name="PID41"/>
          <bitfield caption="Interrupt Pending" mask="0x00000400" name="PID42"/>
          <bitfield caption="Interrupt Pending" mask="0x00000800" name="PID43"/>
          <bitfield caption="Interrupt Pending" mask="0x00001000" name="PID44"/>
          <bitfield caption="Interrupt Pending" mask="0x00002000" name="PID45"/>
          <bitfield caption="Interrupt Pending" mask="0x00004000" name="PID46"/>
          <bitfield caption="Interrupt Pending" mask="0x00008000" name="PID47"/>
          <bitfield caption="Interrupt Pending" mask="0x00010000" name="PID48"/>
          <bitfield caption="Interrupt Pending" mask="0x00020000" name="PID49"/>
          <bitfield caption="Interrupt Pending" mask="0x00040000" name="PID50"/>
          <bitfield caption="Interrupt Pending" mask="0x00080000" name="PID51"/>
          <bitfield caption="Interrupt Pending" mask="0x00100000" name="PID52"/>
          <bitfield caption="Interrupt Pending" mask="0x00200000" name="PID53"/>
          <bitfield caption="Interrupt Pending" mask="0x00400000" name="PID54"/>
          <bitfield caption="Interrupt Pending" mask="0x00800000" name="PID55"/>
          <bitfield caption="Interrupt Pending" mask="0x01000000" name="PID56"/>
          <bitfield caption="Interrupt Pending" mask="0x02000000" name="PID57"/>
          <bitfield caption="Interrupt Pending" mask="0x04000000" name="PID58"/>
          <bitfield caption="Interrupt Pending" mask="0x08000000" name="PID59"/>
          <bitfield caption="Interrupt Pending" mask="0x10000000" name="PID60"/>
          <bitfield caption="Interrupt Pending" mask="0x20000000" name="PID61"/>
          <bitfield caption="Interrupt Pending" mask="0x40000000" name="PID62"/>
          <bitfield caption="Interrupt Pending" mask="0x80000000" name="PID63"/>
        </register>
        <register caption="Interrupt Pending Register 2" name="AIC_IPR2" offset="0x28" rw="R" size="4">
          <bitfield caption="Interrupt Pending" mask="0x00000001" name="PID64"/>
          <bitfield caption="Interrupt Pending" mask="0x00000002" name="PID65"/>
          <bitfield caption="Interrupt Pending" mask="0x00000004" name="PID66"/>
          <bitfield caption="Interrupt Pending" mask="0x00000008" name="PID67"/>
          <bitfield caption="Interrupt Pending" mask="0x00000010" name="PID68"/>
          <bitfield caption="Interrupt Pending" mask="0x00000020" name="PID69"/>
          <bitfield caption="Interrupt Pending" mask="0x00000040" name="PID70"/>
          <bitfield caption="Interrupt Pending" mask="0x00000080" name="PID71"/>
          <bitfield caption="Interrupt Pending" mask="0x00000100" name="PID72"/>
          <bitfield caption="Interrupt Pending" mask="0x00000200" name="PID73"/>
          <bitfield caption="Interrupt Pending" mask="0x00000400" name="SYS"/>
          <bitfield caption="Interrupt Pending" mask="0x00000800" name="PID75"/>
          <bitfield caption="Interrupt Pending" mask="0x00001000" name="PID76"/>
          <bitfield caption="Interrupt Pending" mask="0x00002000" name="PID77"/>
          <bitfield caption="Interrupt Pending" mask="0x00004000" name="PID78"/>
          <bitfield caption="Interrupt Pending" mask="0x00008000" name="PID79"/>
          <bitfield caption="Interrupt Pending" mask="0x00010000" name="PID80"/>
          <bitfield caption="Interrupt Pending" mask="0x00020000" name="PID81"/>
          <bitfield caption="Interrupt Pending" mask="0x00040000" name="PID82"/>
          <bitfield caption="Interrupt Pending" mask="0x00080000" name="PID83"/>
          <bitfield caption="Interrupt Pending" mask="0x00100000" name="PID84"/>
          <bitfield caption="Interrupt Pending" mask="0x00200000" name="PID85"/>
          <bitfield caption="Interrupt Pending" mask="0x00400000" name="PID86"/>
          <bitfield caption="Interrupt Pending" mask="0x00800000" name="PID87"/>
          <bitfield caption="Interrupt Pending" mask="0x01000000" name="PID88"/>
          <bitfield caption="Interrupt Pending" mask="0x02000000" name="PID89"/>
          <bitfield caption="Interrupt Pending" mask="0x04000000" name="PID90"/>
          <bitfield caption="Interrupt Pending" mask="0x08000000" name="PID91"/>
          <bitfield caption="Interrupt Pending" mask="0x10000000" name="PID92"/>
          <bitfield caption="Interrupt Pending" mask="0x20000000" name="PID93"/>
          <bitfield caption="Interrupt Pending" mask="0x40000000" name="PID94"/>
          <bitfield caption="Interrupt Pending" mask="0x80000000" name="PID95"/>
        </register>
        <register caption="Interrupt Pending Register 3" name="AIC_IPR3" offset="0x2C" rw="R" size="4">
          <bitfield caption="Interrupt Pending" mask="0x00000001" name="PID96"/>
          <bitfield caption="Interrupt Pending" mask="0x00000002" name="PID97"/>
          <bitfield caption="Interrupt Pending" mask="0x00000004" name="PID98"/>
          <bitfield caption="Interrupt Pending" mask="0x00000008" name="PID99"/>
          <bitfield caption="Interrupt Pending" mask="0x00000010" name="PID100"/>
          <bitfield caption="Interrupt Pending" mask="0x00000020" name="PID101"/>
          <bitfield caption="Interrupt Pending" mask="0x00000040" name="PID102"/>
          <bitfield caption="Interrupt Pending" mask="0x00000080" name="PID103"/>
          <bitfield caption="Interrupt Pending" mask="0x00000100" name="PID104"/>
          <bitfield caption="Interrupt Pending" mask="0x00000200" name="PID105"/>
          <bitfield caption="Interrupt Pending" mask="0x00000400" name="PID106"/>
          <bitfield caption="Interrupt Pending" mask="0x00000800" name="PID107"/>
          <bitfield caption="Interrupt Pending" mask="0x00001000" name="PID108"/>
          <bitfield caption="Interrupt Pending" mask="0x00002000" name="PID109"/>
          <bitfield caption="Interrupt Pending" mask="0x00004000" name="PID110"/>
          <bitfield caption="Interrupt Pending" mask="0x00008000" name="PID111"/>
          <bitfield caption="Interrupt Pending" mask="0x00010000" name="PID112"/>
          <bitfield caption="Interrupt Pending" mask="0x00020000" name="PID113"/>
          <bitfield caption="Interrupt Pending" mask="0x00040000" name="PID114"/>
          <bitfield caption="Interrupt Pending" mask="0x00080000" name="PID115"/>
          <bitfield caption="Interrupt Pending" mask="0x00100000" name="PID116"/>
          <bitfield caption="Interrupt Pending" mask="0x00200000" name="PID117"/>
          <bitfield caption="Interrupt Pending" mask="0x00400000" name="PID118"/>
          <bitfield caption="Interrupt Pending" mask="0x00800000" name="PID119"/>
          <bitfield caption="Interrupt Pending" mask="0x01000000" name="PID120"/>
          <bitfield caption="Interrupt Pending" mask="0x02000000" name="PID121"/>
          <bitfield caption="Interrupt Pending" mask="0x04000000" name="PID122"/>
          <bitfield caption="Interrupt Pending" mask="0x08000000" name="PID123"/>
          <bitfield caption="Interrupt Pending" mask="0x10000000" name="PID124"/>
          <bitfield caption="Interrupt Pending" mask="0x20000000" name="PID125"/>
          <bitfield caption="Interrupt Pending" mask="0x40000000" name="PID126"/>
          <bitfield caption="Interrupt Pending" mask="0x80000000" name="PID127"/>
        </register>
        <register caption="Interrupt Mask Register" name="AIC_IMR" offset="0x30" rw="R" size="4">
          <bitfield caption="Interrupt Mask" mask="0x00000001" name="INTM"/>
        </register>
        <register caption="Core Interrupt Status Register" name="AIC_CISR" offset="0x34" rw="R" size="4">
          <bitfield caption="NFIQ Status" mask="0x00000001" name="NFIQ"/>
          <bitfield caption="NIRQ Status" mask="0x00000002" name="NIRQ"/>
        </register>
        <register caption="End of Interrupt Command Register" name="AIC_EOICR" offset="0x38" rw="W" size="4">
          <bitfield caption="Interrupt Processing Complete Command" mask="0x00000001" name="ENDIT"/>
        </register>
        <register caption="Spurious Interrupt Vector Register" name="AIC_SPU" offset="0x3C" rw="RW" size="4">
          <bitfield caption="Spurious Interrupt Vector Register" mask="0xFFFFFFFF" name="SIVR"/>
        </register>
        <register caption="Interrupt Enable Command Register" name="AIC_IECR" offset="0x40" rw="W" size="4">
          <bitfield caption="Interrupt Enable" mask="0x00000001" name="INTEN"/>
        </register>
        <register caption="Interrupt Disable Command Register" name="AIC_IDCR" offset="0x44" rw="W" size="4">
          <bitfield caption="Interrupt Disable" mask="0x00000001" name="INTD"/>
        </register>
        <register caption="Interrupt Clear Command Register" name="AIC_ICCR" offset="0x48" rw="W" size="4">
          <bitfield caption="Interrupt Clear" mask="0x00000001" name="INTCLR"/>
        </register>
        <register caption="Interrupt Set Command Register" name="AIC_ISCR" offset="0x4C" rw="W" size="4">
          <bitfield caption="Interrupt Set" mask="0x00000001" name="INTSET"/>
        </register>
        <register caption="Debug Control Register" name="AIC_DCR" offset="0x6C" rw="RW" size="4">
          <bitfield caption="Protection Mode" mask="0x00000001" name="PROT"/>
          <bitfield caption="General Interrupt Mask" mask="0x00000002" name="GMSK"/>
        </register>
        <register caption="Write Protection Mode Register" name="AIC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="AIC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="AIC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="Interrupt Priority Level" name="AIC_SMR__PRIORITY">
        <value caption="Minimum priority" name="MINIMUM" value="0x0"/>
        <value caption="Very low priority" name="VERY_LOW" value="0x1"/>
        <value caption="Low priority" name="LOW" value="0x2"/>
        <value caption="Medium priority" name="MEDIUM_LOW" value="0x3"/>
        <value caption="Medium-high priority" name="MEDIUM_HIGH" value="0x4"/>
        <value caption="High priority" name="HIGH" value="0x5"/>
        <value caption="Very high priority" name="VERY_HIGH" value="0x6"/>
        <value caption="Maximum priority" name="MAXIMUM" value="0x7"/>
      </value-group>
      <value-group caption="Interrupt Source Type" name="AIC_SMR__SRCTYPE">
        <value caption="High-level sensitive for internal source. Low-level sensitive for external source" name="INT_LEVEL_SENSITIVE" value="0x0"/>
        <value caption="Negative-edge triggered for external source" name="EXT_NEGATIVE_EDGE" value="0x1"/>
        <value caption="High-level sensitive for internal source. High-level sensitive for external source" name="EXT_HIGH_LEVEL" value="0x2"/>
        <value caption="Positive-edge triggered for external source" name="EXT_POSITIVE_EDGE" value="0x3"/>
      </value-group>
      <value-group caption="Write Protection Key" name="AIC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x414943"/>
      </value-group>
    </module>
    <module caption="AXI Matrix" id="11103" name="AXIMX" version="E">
      <register-group name="AXIMX">
        <register caption="AXI Matrix Remap Register" name="AXIMX_REMAP" offset="0x00" rw="W" size="4">
          <bitfield caption="Remap State 0" mask="0x00000001" name="REMAP0"/>
        </register>
      </register-group>
    </module>
    <module caption="Chip Identifier" id="6417" name="CHIPID" version="ZQ">
      <register-group name="CHIPID">
        <register caption="Chip ID Register" name="CHIPID_CIDR" offset="0x0" rw="R" size="4">
          <bitfield caption="Version of the Device" mask="0x0000001F" name="VERSION"/>
          <bitfield caption="Embedded Processor" mask="0x000000E0" name="EPROC" values="CHIPID_CIDR__EPROC"/>
          <bitfield caption="Nonvolatile Program Memory Size" mask="0x00000F00" name="NVPSIZ" values="CHIPID_CIDR__NVPSIZ"/>
          <bitfield caption="Second Nonvolatile Program Memory Size" mask="0x0000F000" name="NVPSIZ2" values="CHIPID_CIDR__NVPSIZ2"/>
          <bitfield caption="Internal SRAM Size" mask="0x000F0000" name="SRAMSIZ" values="CHIPID_CIDR__SRAMSIZ"/>
          <bitfield caption="Architecture Identifier" mask="0x0FF00000" name="ARCH" values="CHIPID_CIDR__ARCH"/>
          <bitfield caption="Nonvolatile Program Memory Type" mask="0x70000000" name="NVPTYP" values="CHIPID_CIDR__NVPTYP"/>
          <bitfield caption="Extension Flag" mask="0x80000000" name="EXT"/>
        </register>
        <register caption="Chip ID Extension Register" name="CHIPID_EXID" offset="0x4" rw="R" size="4">
          <bitfield caption="Chip ID Extension" mask="0xFFFFFFFF" name="EXID"/>
        </register>
      </register-group>
      <value-group caption="Embedded Processor" name="CHIPID_CIDR__EPROC">
        <value caption="Cortex-M7" name="SAMx7" value="0x0"/>
        <value caption="ARM946ES" name="ARM946ES" value="0x1"/>
        <value caption="ARM7TDMI" name="ARM7TDMI" value="0x2"/>
        <value caption="Cortex-M3" name="CM3" value="0x3"/>
        <value caption="ARM920T" name="ARM920T" value="0x4"/>
        <value caption="ARM926EJS" name="ARM926EJS" value="0x5"/>
        <value caption="Cortex-A5" name="CA5" value="0x6"/>
        <value caption="Cortex-M4" name="CM4" value="0x7"/>
      </value-group>
      <value-group caption="Nonvolatile Program Memory Size" name="CHIPID_CIDR__NVPSIZ">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="8 Kbytes" name="_8K" value="0x1"/>
        <value caption="16 Kbytes" name="_16K" value="0x2"/>
        <value caption="32 Kbytes" name="_32K" value="0x3"/>
        <value caption="64 Kbytes" name="_64K" value="0x5"/>
        <value caption="128 Kbytes" name="_128K" value="0x7"/>
        <value caption="160 Kbytes" name="_160K" value="0x8"/>
        <value caption="256 Kbytes" name="_256K" value="0x9"/>
        <value caption="512 Kbytes" name="_512K" value="0xA"/>
        <value caption="1024 Kbytes" name="_1024K" value="0xC"/>
        <value caption="2048 Kbytes" name="_2048K" value="0xE"/>
      </value-group>
      <value-group caption="Second Nonvolatile Program Memory Size" name="CHIPID_CIDR__NVPSIZ2">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="8 Kbytes" name="_8K" value="0x1"/>
        <value caption="16 Kbytes" name="_16K" value="0x2"/>
        <value caption="32 Kbytes" name="_32K" value="0x3"/>
        <value caption="64 Kbytes" name="_64K" value="0x5"/>
        <value caption="128 Kbytes" name="_128K" value="0x7"/>
        <value caption="256 Kbytes" name="_256K" value="0x9"/>
        <value caption="512 Kbytes" name="_512K" value="0xA"/>
        <value caption="1024 Kbytes" name="_1024K" value="0xC"/>
        <value caption="2048 Kbytes" name="_2048K" value="0xE"/>
      </value-group>
      <value-group caption="Internal SRAM Size" name="CHIPID_CIDR__SRAMSIZ">
        <value caption="48 Kbytes" name="_48K" value="0x0"/>
        <value caption="192 Kbytes" name="_192K" value="0x1"/>
        <value caption="384 Kbytes" name="_384K" value="0x2"/>
        <value caption="6 Kbytes" name="_6K" value="0x3"/>
        <value caption="24 Kbytes" name="_24K" value="0x4"/>
        <value caption="4 Kbytes" name="_4K" value="0x5"/>
        <value caption="80 Kbytes" name="_80K" value="0x6"/>
        <value caption="160 Kbytes" name="_160K" value="0x7"/>
        <value caption="8 Kbytes" name="_8K" value="0x8"/>
        <value caption="16 Kbytes" name="_16K" value="0x9"/>
        <value caption="32 Kbytes" name="_32K" value="0xA"/>
        <value caption="64 Kbytes" name="_64K" value="0xB"/>
        <value caption="128 Kbytes" name="_128K" value="0xC"/>
        <value caption="256 Kbytes" name="_256K" value="0xD"/>
        <value caption="96 Kbytes" name="_96K" value="0xE"/>
        <value caption="512 Kbytes" name="_512K" value="0xF"/>
      </value-group>
      <value-group caption="Architecture Identifier" name="CHIPID_CIDR__ARCH">
        <value caption="SAMA5" name="SAMA5" value="0xA5"/>
      </value-group>
      <value-group caption="Nonvolatile Program Memory Type" name="CHIPID_CIDR__NVPTYP">
        <value caption="ROM" name="ROM" value="0x0"/>
        <value caption="ROMless or on-chip Flash" name="ROMLESS" value="0x1"/>
        <value caption="Embedded Flash Memory" name="FLASH" value="0x2"/>
        <value caption="ROM and Embedded Flash Memory- NVPSIZ is ROM size- NVPSIZ2 is Flash size" name="ROM_FLASH" value="0x3"/>
        <value caption="SRAM emulating ROM" name="SRAM" value="0x4"/>
      </value-group>
    </module>
    <module caption="Audio Class D Amplifier (CLASSD)" id="11283" name="CLASSD" version="G">
      <register-group name="CLASSD">
        <register caption="Control Register" name="CLASSD_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Software Reset" mask="0x00000001" name="SWRST"/>
        </register>
        <register caption="Mode Register" name="CLASSD_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Left Channel Enable" mask="0x00000001" name="LEN"/>
          <bitfield caption="Left Channel Mute" mask="0x00000002" name="LMUTE"/>
          <bitfield caption="Right Channel Enable" mask="0x00000010" name="REN"/>
          <bitfield caption="Right Channel Mute" mask="0x00000020" name="RMUTE"/>
          <bitfield caption="PWM Modulation Type" mask="0x00000100" name="PWMTYP"/>
          <bitfield caption="Non-Overlapping Enable" mask="0x00010000" name="NON_OVERLAP"/>
          <bitfield caption="Non-Overlapping Value" mask="0x00300000" name="NOVRVAL" values="CLASSD_MR__NOVRVAL"/>
        </register>
        <register caption="Interpolator Mode Register" name="CLASSD_INTPMR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Left Channel Attenuation" mask="0x0000007F" name="ATTL"/>
          <bitfield caption="Right Channel Attenuation" mask="0x00007F00" name="ATTR"/>
          <bitfield caption="DSP Clock Frequency" mask="0x00010000" name="DSPCLKFREQ" values="CLASSD_INTPMR__DSPCLKFREQ"/>
          <bitfield caption="Enable De-emphasis Filter" mask="0x00040000" name="DEEMP" values="CLASSD_INTPMR__DEEMP"/>
          <bitfield caption="Swap Left and Right Channels" mask="0x00080000" name="SWAP" values="CLASSD_INTPMR__SWAP"/>
          <bitfield caption="CLASSD Incoming Data Sampling Frequency" mask="0x00700000" name="FRAME" values="CLASSD_INTPMR__FRAME"/>
          <bitfield caption="Equalization Selection" mask="0x0F000000" name="EQCFG" values="CLASSD_INTPMR__EQCFG"/>
          <bitfield caption="Mono Signal" mask="0x10000000" name="MONO" values="CLASSD_INTPMR__MONO"/>
          <bitfield caption="Mono Mode Selection" mask="0x60000000" name="MONOMODE" values="CLASSD_INTPMR__MONOMODE"/>
        </register>
        <register caption="Interpolator Status Register" name="CLASSD_INTSR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Configuration Error" mask="0x00000001" name="CFGERR"/>
        </register>
        <register caption="Transmit Holding Register" name="CLASSD_THR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Left Channel Data" mask="0x0000FFFF" name="LDATA"/>
          <bitfield caption="Right Channel Data" mask="0xFFFF0000" name="RDATA"/>
        </register>
        <register caption="Interrupt Enable Register" name="CLASSD_IER" offset="0x14" rw="W" size="4">
          <bitfield caption="Data Ready" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Disable Register" name="CLASSD_IDR" offset="0x18" rw="W" size="4">
          <bitfield caption="Data Ready" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Mask Register" name="CLASSD_IMR" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Data Ready" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Status Register" name="CLASSD_ISR" offset="0x20" rw="R" size="4">
          <bitfield caption="Data Ready" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Write Protection Mode Register" name="CLASSD_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="CLASSD_WPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="Non-Overlapping Value" name="CLASSD_MR__NOVRVAL">
        <value caption="Non-overlapping time is 5 ns" name="_5NS" value="0x0"/>
        <value caption="Non-overlapping time is 10 ns" name="_10NS" value="0x1"/>
        <value caption="Non-overlapping time is 15 ns" name="_15NS" value="0x2"/>
        <value caption="Non-overlapping time is 20 ns" name="_20NS" value="0x3"/>
      </value-group>
      <value-group caption="DSP Clock Frequency" name="CLASSD_INTPMR__DSPCLKFREQ">
        <value caption="DSP Clock (DSPCLK) is 12.288 MHz." name="_12M288" value="0"/>
        <value caption="DSP Clock (DSPCLK) is 11.2896 MHz." name="_11M2896" value="1"/>
      </value-group>
      <value-group caption="Enable De-emphasis Filter" name="CLASSD_INTPMR__DEEMP">
        <value caption="De-emphasis filter is disabled." name="DISABLED" value="0"/>
        <value caption="De-emphasis filter is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Swap Left and Right Channels" name="CLASSD_INTPMR__SWAP">
        <value caption="Left channel is on CLASSD_THR[15:0], right channel is on CLASSD_THR[31:16]." name="LEFT_ON_LSB" value="0"/>
        <value caption="Right channel is on CLASSD_THR[15:0], left channel is on CLASSD_THR[31:16]." name="RIGHT_ON_LSB" value="1"/>
      </value-group>
      <value-group caption="CLASSD Incoming Data Sampling Frequency" name="CLASSD_INTPMR__FRAME">
        <value caption="8 kHz" name="FRAME_8K" value="0x0"/>
        <value caption="16 kHz" name="FRAME_16K" value="0x1"/>
        <value caption="32 kHz" name="FRAME_32K" value="0x2"/>
        <value caption="48 kHz" name="FRAME_48K" value="0x3"/>
        <value caption="96 kHz" name="FRAME_96K" value="0x4"/>
        <value caption="22.05 kHz" name="FRAME_22K" value="0x5"/>
        <value caption="44.1 kHz" name="FRAME_44K" value="0x6"/>
        <value caption="88.2 kHz" name="FRAME_88K" value="0x7"/>
      </value-group>
      <value-group caption="Equalization Selection" name="CLASSD_INTPMR__EQCFG">
        <value caption="Flat Response" name="FLAT" value="0x0"/>
        <value caption="Bass boost +12 dB" name="BBOOST12" value="0x1"/>
        <value caption="Bass boost +6 dB" name="BBOOST6" value="0x2"/>
        <value caption="Bass cut -12 dB" name="BCUT12" value="0x3"/>
        <value caption="Bass cut -6 dB" name="BCUT6" value="0x4"/>
        <value caption="Medium boost +3 dB" name="MBOOST3" value="0x5"/>
        <value caption="Medium boost +8 dB" name="MBOOST8" value="0x6"/>
        <value caption="Medium cut -3 dB" name="MCUT3" value="0x7"/>
        <value caption="Medium cut -8 dB" name="MCUT8" value="0x8"/>
        <value caption="Treble boost +12 dB" name="TBOOST12" value="0x9"/>
        <value caption="Treble boost +6 dB" name="TBOOST6" value="0xA"/>
        <value caption="Treble cut -12 dB" name="TCUT12" value="0xB"/>
        <value caption="Treble cut -6 dB" name="TCUT6" value="0xC"/>
      </value-group>
      <value-group caption="Mono Signal" name="CLASSD_INTPMR__MONO">
        <value caption="The signal is sent stereo to the left and right channels." name="DISABLED" value="0"/>
        <value caption="The same signal is sent on both left and right channels. The sent signal is defined by the MONOMODE field value." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Mono Mode Selection" name="CLASSD_INTPMR__MONOMODE">
        <value caption="(left + right) / 2 is sent on both channels" name="MONOMIX" value="0x0"/>
        <value caption="(left + right) is sent to both channels. If the sum is too high, the result is saturated." name="MONOSAT" value="0x1"/>
        <value caption="THR[15:0] is sent on both left and right channels" name="MONOLEFT" value="0x2"/>
        <value caption="THR[31:16] is sent on both left and right channels" name="MONORIGHT" value="0x3"/>
      </value-group>
      <value-group caption="Write Protection Key" name="CLASSD_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x434C44"/>
      </value-group>
    </module>
    <module caption="Flexible Serial Communication" id="11268" name="FLEXCOM" version="P">
      <register-group name="FLEXCOM">
        <register caption="FLEXCOM Mode Register" name="FLEX_MR" offset="0x000" rw="RW" size="4">
          <bitfield caption="FLEXCOM Operating Mode" mask="0x00000003" name="OPMODE" values="FLEX_MR__OPMODE"/>
        </register>
        <register caption="FLEXCOM Receive Holding Register" name="FLEX_RHR" offset="0x010" rw="R" size="4">
          <bitfield caption="Receive Data" mask="0x0000FFFF" name="RXDATA"/>
        </register>
        <register caption="FLEXCOM Transmit Holding Register" name="FLEX_THR" offset="0x020" rw="RW" size="4">
          <bitfield caption="Transmit Data" mask="0x0000FFFF" name="TXDATA"/>
        </register>
        <register caption="USART Control Register" name="FLEX_US_CR" offset="0x200" rw="W" size="4">
          <mode name="DEFAULT" qualifier="FLEX_US_MR.USART_MODE" value="0x0 0x1 0x2 0x4 0x6 0x8 0xA 0xB"/>
          <mode name="SPI_MODE" qualifier="FLEX_US_MR.USART_MODE" mask="0xE" value="0xE"/>
          <bitfield caption="Reset Receiver" mask="0x00000004" modes="DEFAULT" name="RSTRX"/>
          <bitfield caption="Reset Transmitter" mask="0x00000008" modes="DEFAULT" name="RSTTX"/>
          <bitfield caption="Receiver Enable" mask="0x00000010" modes="DEFAULT" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000020" modes="DEFAULT" name="RXDIS"/>
          <bitfield caption="Transmitter Enable" mask="0x00000040" modes="DEFAULT" name="TXEN"/>
          <bitfield caption="Transmitter Disable" mask="0x00000080" modes="DEFAULT" name="TXDIS"/>
          <bitfield caption="Reset Status Bits" mask="0x00000100" modes="DEFAULT" name="RSTSTA"/>
          <bitfield caption="Start Break" mask="0x00000200" modes="DEFAULT" name="STTBRK"/>
          <bitfield caption="Stop Break" mask="0x00000400" modes="DEFAULT" name="STPBRK"/>
          <bitfield caption="Clear TIMEOUT Flag and Start Timeout After Next Character Received" mask="0x00000800" modes="DEFAULT" name="STTTO"/>
          <bitfield caption="Send Address" mask="0x00001000" modes="DEFAULT" name="SENDA"/>
          <bitfield caption="Reset Iterations" mask="0x00002000" modes="DEFAULT" name="RSTIT"/>
          <bitfield caption="Reset Non Acknowledge" mask="0x00004000" modes="DEFAULT" name="RSTNACK"/>
          <bitfield caption="Start Timeout Immediately" mask="0x00008000" modes="DEFAULT" name="RETTO"/>
          <bitfield caption="Request to Send Enable" mask="0x00040000" modes="DEFAULT" name="RTSEN"/>
          <bitfield caption="Request to Send Disable" mask="0x00080000" modes="DEFAULT" name="RTSDIS"/>
          <bitfield caption="Abort LIN Transmission" mask="0x00100000" modes="DEFAULT" name="LINABT"/>
          <bitfield caption="Send LIN Wakeup Signal" mask="0x00200000" modes="DEFAULT" name="LINWKUP"/>
          <bitfield caption="Transmit FIFO Clear" mask="0x01000000" modes="DEFAULT" name="TXFCLR"/>
          <bitfield caption="Receive FIFO Clear" mask="0x02000000" modes="DEFAULT" name="RXFCLR"/>
          <bitfield caption="Transmit FIFO Lock CLEAR" mask="0x04000000" modes="DEFAULT" name="TXFLCLR"/>
          <bitfield caption="Request to Clear the Comparison Trigger" mask="0x10000000" modes="DEFAULT" name="REQCLR"/>
          <bitfield caption="FIFO Enable" mask="0x40000000" modes="DEFAULT" name="FIFOEN"/>
          <bitfield caption="FIFO Disable" mask="0x80000000" modes="DEFAULT" name="FIFODIS"/>
          <bitfield caption="Reset Receiver" mask="0x00000004" modes="SPI_MODE" name="RSTRX"/>
          <bitfield caption="Reset Transmitter" mask="0x00000008" modes="SPI_MODE" name="RSTTX"/>
          <bitfield caption="Receiver Enable" mask="0x00000010" modes="SPI_MODE" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000020" modes="SPI_MODE" name="RXDIS"/>
          <bitfield caption="Transmitter Enable" mask="0x00000040" modes="SPI_MODE" name="TXEN"/>
          <bitfield caption="Transmitter Disable" mask="0x00000080" modes="SPI_MODE" name="TXDIS"/>
          <bitfield caption="Reset Status Bits" mask="0x00000100" modes="SPI_MODE" name="RSTSTA"/>
          <bitfield caption="Force SPI Chip Select" mask="0x00040000" modes="SPI_MODE" name="FCS"/>
          <bitfield caption="Release SPI Chip Select" mask="0x00080000" modes="SPI_MODE" name="RCS"/>
        </register>
        <register caption="USART Mode Register" name="FLEX_US_MR" offset="0x204" rw="RW" size="4">
          <mode name="DEFAULT" qualifier="FLEX_US_MR.USART_MODE" value="0x0 0x1 0x2 0x4 0x6 0x8 0xA 0xB"/>
          <mode name="SPI_MODE" qualifier="FLEX_US_MR.USART_MODE" mask="0xE" value="0xE"/>
          <bitfield caption="USART Mode of Operation" mask="0x0000000F" modes="DEFAULT" name="USART_MODE" values="FLEX_US_MR__USART_MODE"/>
          <bitfield caption="Clock Selection" mask="0x00000030" modes="DEFAULT" name="USCLKS" values="FLEX_US_MR__USCLKS"/>
          <bitfield caption="Character Length" mask="0x000000C0" modes="DEFAULT" name="CHRL" values="FLEX_US_MR__CHRL"/>
          <bitfield caption="Synchronous Mode Select" mask="0x00000100" modes="DEFAULT" name="SYNC"/>
          <bitfield caption="Parity Type" mask="0x00000E00" modes="DEFAULT" name="PAR" values="FLEX_US_MR__PAR"/>
          <bitfield caption="Number of Stop Bits" mask="0x00003000" modes="DEFAULT" name="NBSTOP" values="FLEX_US_MR__NBSTOP"/>
          <bitfield caption="Channel Mode" mask="0x0000C000" modes="DEFAULT" name="CHMODE" values="FLEX_US_MR__CHMODE"/>
          <bitfield caption="Bit Order" mask="0x00010000" modes="DEFAULT" name="MSBF"/>
          <bitfield caption="9-bit Character Length" mask="0x00020000" modes="DEFAULT" name="MODE9"/>
          <bitfield caption="Clock Output Select" mask="0x00040000" modes="DEFAULT" name="CLKO"/>
          <bitfield caption="Oversampling Mode" mask="0x00080000" modes="DEFAULT" name="OVER"/>
          <bitfield caption="Inhibit Non Acknowledge" mask="0x00100000" modes="DEFAULT" name="INACK"/>
          <bitfield caption="Disable Successive NACK" mask="0x00200000" modes="DEFAULT" name="DSNACK"/>
          <bitfield caption="Variable Synchronization of Command/Data Sync Start Frame Delimiter" mask="0x00400000" modes="DEFAULT" name="VAR_SYNC"/>
          <bitfield caption="Inverted Data" mask="0x00800000" modes="DEFAULT" name="INVDATA"/>
          <bitfield caption="Maximum Number of Automatic Iteration" mask="0x07000000" modes="DEFAULT" name="MAX_ITERATION"/>
          <bitfield caption="Receive Line Filter" mask="0x10000000" modes="DEFAULT" name="FILTER"/>
          <bitfield caption="Manchester Encoder/Decoder Enable" mask="0x20000000" modes="DEFAULT" name="MAN"/>
          <bitfield caption="Manchester Synchronization Mode" mask="0x40000000" modes="DEFAULT" name="MODSYNC"/>
          <bitfield caption="Start Frame Delimiter Selector" mask="0x80000000" modes="DEFAULT" name="ONEBIT"/>
          <bitfield caption="USART Mode of Operation" mask="0x0000000F" modes="SPI_MODE" name="USART_MODE" values="FLEX_US_MR_SPI_MODE__USART_MODE"/>
          <bitfield caption="Clock Selection" mask="0x00000030" modes="SPI_MODE" name="USCLKS" values="FLEX_US_MR_SPI_MODE__USCLKS"/>
          <bitfield caption="Character Length" mask="0x000000C0" modes="SPI_MODE" name="CHRL" values="FLEX_US_MR_SPI_MODE__CHRL"/>
          <bitfield caption="SPI Clock Phase" mask="0x00000100" modes="SPI_MODE" name="CPHA"/>
          <bitfield caption="SPI Clock Polarity" mask="0x00010000" modes="SPI_MODE" name="CPOL"/>
          <bitfield caption="Wait Read Data Before Transfer" mask="0x00100000" modes="SPI_MODE" name="WRDBT"/>
        </register>
        <register caption="USART Interrupt Enable Register" name="FLEX_US_IER" offset="0x208" rw="W" size="4">
          <mode name="DEFAULT" qualifier="FLEX_US_MR.USART_MODE" value="0x0 0x1 0x2 0x4 0x6 0x8"/>
          <mode name="SPI_MODE" qualifier="FLEX_US_MR.USART_MODE" mask="0xE" value="0xE"/>
          <mode name="LIN_MODE" qualifier="FLEX_US_MR.USART_MODE" mask="0xF" value="0xA 0xB"/>
          <bitfield caption="RXRDY Interrupt Enable" mask="0x00000001" modes="DEFAULT" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Enable" mask="0x00000002" modes="DEFAULT" name="TXRDY"/>
          <bitfield caption="Receiver Break Interrupt Enable" mask="0x00000004" modes="DEFAULT" name="RXBRK"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000020" modes="DEFAULT" name="OVRE"/>
          <bitfield caption="Framing Error Interrupt Enable" mask="0x00000040" modes="DEFAULT" name="FRAME"/>
          <bitfield caption="Parity Error Interrupt Enable" mask="0x00000080" modes="DEFAULT" name="PARE"/>
          <bitfield caption="Timeout Interrupt Enable" mask="0x00000100" modes="DEFAULT" name="TIMEOUT"/>
          <bitfield caption="TXEMPTY Interrupt Enable" mask="0x00000200" modes="DEFAULT" name="TXEMPTY"/>
          <bitfield caption="Max number of Repetitions Reached Interrupt Enable" mask="0x00000400" modes="DEFAULT" name="ITER"/>
          <bitfield caption="Non Acknowledge Interrupt Enable" mask="0x00002000" modes="DEFAULT" name="NACK"/>
          <bitfield caption="Clear to Send Input Change Interrupt Enable" mask="0x00080000" modes="DEFAULT" name="CTSIC"/>
          <bitfield caption="Comparison Interrupt Enable" mask="0x00400000" modes="DEFAULT" name="CMP"/>
          <bitfield caption="Manchester Error Interrupt Enable" mask="0x01000000" modes="DEFAULT" name="MANE"/>
          <bitfield caption="RXRDY Interrupt Enable" mask="0x00000001" modes="SPI_MODE" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Enable" mask="0x00000002" modes="SPI_MODE" name="TXRDY"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000020" modes="SPI_MODE" name="OVRE"/>
          <bitfield caption="TXEMPTY Interrupt Enable" mask="0x00000200" modes="SPI_MODE" name="TXEMPTY"/>
          <bitfield caption="SPI Underrun Error Interrupt Enable" mask="0x00000400" modes="SPI_MODE" name="UNRE"/>
          <bitfield caption="NSS Line (Driving CTS Pin) Rising or Falling Edge Event" mask="0x00080000" modes="SPI_MODE" name="NSSE"/>
          <bitfield caption="Comparison Interrupt Enable" mask="0x00400000" modes="SPI_MODE" name="CMP"/>
          <bitfield caption="RXRDY Interrupt Enable" mask="0x00000001" modes="LIN_MODE" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Enable" mask="0x00000002" modes="LIN_MODE" name="TXRDY"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000020" modes="LIN_MODE" name="OVRE"/>
          <bitfield caption="Framing Error Interrupt Enable" mask="0x00000040" modes="LIN_MODE" name="FRAME"/>
          <bitfield caption="Parity Error Interrupt Enable" mask="0x00000080" modes="LIN_MODE" name="PARE"/>
          <bitfield caption="Timeout Interrupt Enable" mask="0x00000100" modes="LIN_MODE" name="TIMEOUT"/>
          <bitfield caption="TXEMPTY Interrupt Enable" mask="0x00000200" modes="LIN_MODE" name="TXEMPTY"/>
          <bitfield caption="LIN Break Sent or LIN Break Received Interrupt Enable" mask="0x00002000" modes="LIN_MODE" name="LINBK"/>
          <bitfield caption="LIN Identifier Sent or LIN Identifier Received Interrupt Enable" mask="0x00004000" modes="LIN_MODE" name="LINID"/>
          <bitfield caption="LIN Transfer Completed Interrupt Enable" mask="0x00008000" modes="LIN_MODE" name="LINTC"/>
          <bitfield caption="LIN Bus Error Interrupt Enable" mask="0x02000000" modes="LIN_MODE" name="LINBE"/>
          <bitfield caption="LIN Inconsistent Synch Field Error Interrupt Enable" mask="0x04000000" modes="LIN_MODE" name="LINISFE"/>
          <bitfield caption="LIN Identifier Parity Interrupt Enable" mask="0x08000000" modes="LIN_MODE" name="LINIPE"/>
          <bitfield caption="LIN Checksum Error Interrupt Enable" mask="0x10000000" modes="LIN_MODE" name="LINCE"/>
          <bitfield caption="LIN Slave Not Responding Error Interrupt Enable" mask="0x20000000" modes="LIN_MODE" name="LINSNRE"/>
          <bitfield caption="LIN Synch Tolerance Error Interrupt Enable" mask="0x40000000" modes="LIN_MODE" name="LINSTE"/>
          <bitfield caption="LIN Header Timeout Error Interrupt Enable" mask="0x80000000" modes="LIN_MODE" name="LINHTE"/>
        </register>
        <register caption="USART Interrupt Disable Register" name="FLEX_US_IDR" offset="0x20C" rw="W" size="4">
          <mode name="DEFAULT" qualifier="FLEX_US_MR.USART_MODE" value="0x0 0x1 0x2 0x4 0x6 0x8"/>
          <mode name="SPI_MODE" qualifier="FLEX_US_MR.USART_MODE" mask="0xE" value="0xE"/>
          <mode name="LIN_MODE" qualifier="FLEX_US_MR.USART_MODE" mask="0xF" value="0xA 0xB"/>
          <bitfield caption="RXRDY Interrupt Disable" mask="0x00000001" modes="DEFAULT" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Disable" mask="0x00000002" modes="DEFAULT" name="TXRDY"/>
          <bitfield caption="Receiver Break Interrupt Disable" mask="0x00000004" modes="DEFAULT" name="RXBRK"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000020" modes="DEFAULT" name="OVRE"/>
          <bitfield caption="Framing Error Interrupt Disable" mask="0x00000040" modes="DEFAULT" name="FRAME"/>
          <bitfield caption="Parity Error Interrupt Disable" mask="0x00000080" modes="DEFAULT" name="PARE"/>
          <bitfield caption="Timeout Interrupt Disable" mask="0x00000100" modes="DEFAULT" name="TIMEOUT"/>
          <bitfield caption="TXEMPTY Interrupt Disable" mask="0x00000200" modes="DEFAULT" name="TXEMPTY"/>
          <bitfield caption="Max Number of Repetitions Reached Interrupt Disable" mask="0x00000400" modes="DEFAULT" name="ITER"/>
          <bitfield caption="Non Acknowledge Interrupt Disable" mask="0x00002000" modes="DEFAULT" name="NACK"/>
          <bitfield caption="Clear to Send Input Change Interrupt Disable" mask="0x00080000" modes="DEFAULT" name="CTSIC"/>
          <bitfield caption="Comparison Interrupt Disable" mask="0x00400000" modes="DEFAULT" name="CMP"/>
          <bitfield caption="Manchester Error Interrupt Disable" mask="0x01000000" modes="DEFAULT" name="MANE"/>
          <bitfield caption="RXRDY Interrupt Disable" mask="0x00000001" modes="SPI_MODE" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Disable" mask="0x00000002" modes="SPI_MODE" name="TXRDY"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000020" modes="SPI_MODE" name="OVRE"/>
          <bitfield caption="TXEMPTY Interrupt Disable" mask="0x00000200" modes="SPI_MODE" name="TXEMPTY"/>
          <bitfield caption="SPI Underrun Error Interrupt Disable" mask="0x00000400" modes="SPI_MODE" name="UNRE"/>
          <bitfield caption="NSS Line (Driving CTS Pin) Rising or Falling Edge Event" mask="0x00080000" modes="SPI_MODE" name="NSSE"/>
          <bitfield caption="Comparison Interrupt Disable" mask="0x00400000" modes="SPI_MODE" name="CMP"/>
          <bitfield caption="RXRDY Interrupt Disable" mask="0x00000001" modes="LIN_MODE" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Disable" mask="0x00000002" modes="LIN_MODE" name="TXRDY"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000020" modes="LIN_MODE" name="OVRE"/>
          <bitfield caption="Framing Error Interrupt Disable" mask="0x00000040" modes="LIN_MODE" name="FRAME"/>
          <bitfield caption="Parity Error Interrupt Disable" mask="0x00000080" modes="LIN_MODE" name="PARE"/>
          <bitfield caption="Timeout Interrupt Disable" mask="0x00000100" modes="LIN_MODE" name="TIMEOUT"/>
          <bitfield caption="TXEMPTY Interrupt Disable" mask="0x00000200" modes="LIN_MODE" name="TXEMPTY"/>
          <bitfield caption="LIN Break Sent or LIN Break Received Interrupt Disable" mask="0x00002000" modes="LIN_MODE" name="LINBK"/>
          <bitfield caption="LIN Identifier Sent or LIN Identifier Received Interrupt Disable" mask="0x00004000" modes="LIN_MODE" name="LINID"/>
          <bitfield caption="LIN Transfer Completed Interrupt Disable" mask="0x00008000" modes="LIN_MODE" name="LINTC"/>
          <bitfield caption="LIN Bus Error Interrupt Disable" mask="0x02000000" modes="LIN_MODE" name="LINBE"/>
          <bitfield caption="LIN Inconsistent Synch Field Error Interrupt Disable" mask="0x04000000" modes="LIN_MODE" name="LINISFE"/>
          <bitfield caption="LIN Identifier Parity Interrupt Disable" mask="0x08000000" modes="LIN_MODE" name="LINIPE"/>
          <bitfield caption="LIN Checksum Error Interrupt Disable" mask="0x10000000" modes="LIN_MODE" name="LINCE"/>
          <bitfield caption="LIN Slave Not Responding Error Interrupt Disable" mask="0x20000000" modes="LIN_MODE" name="LINSNRE"/>
          <bitfield caption="LIN Synch Tolerance Error Interrupt Disable" mask="0x40000000" modes="LIN_MODE" name="LINSTE"/>
          <bitfield caption="LIN Header Timeout Error Interrupt Disable" mask="0x80000000" modes="LIN_MODE" name="LINHTE"/>
        </register>
        <register caption="USART Interrupt Mask Register" name="FLEX_US_IMR" offset="0x210" rw="R" size="4">
          <mode name="DEFAULT" qualifier="FLEX_US_MR.USART_MODE" value="0x0 0x1 0x2 0x4 0x6 0x8"/>
          <mode name="SPI_MODE" qualifier="FLEX_US_MR.USART_MODE" mask="0xE" value="0xE"/>
          <mode name="LIN_MODE" qualifier="FLEX_US_MR.USART_MODE" mask="0xF" value="0xA 0xB"/>
          <bitfield caption="RXRDY Interrupt Mask" mask="0x00000001" modes="DEFAULT" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Mask" mask="0x00000002" modes="DEFAULT" name="TXRDY"/>
          <bitfield caption="Receiver Break Interrupt Mask" mask="0x00000004" modes="DEFAULT" name="RXBRK"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000020" modes="DEFAULT" name="OVRE"/>
          <bitfield caption="Framing Error Interrupt Mask" mask="0x00000040" modes="DEFAULT" name="FRAME"/>
          <bitfield caption="Parity Error Interrupt Mask" mask="0x00000080" modes="DEFAULT" name="PARE"/>
          <bitfield caption="Timeout Interrupt Mask" mask="0x00000100" modes="DEFAULT" name="TIMEOUT"/>
          <bitfield caption="TXEMPTY Interrupt Mask" mask="0x00000200" modes="DEFAULT" name="TXEMPTY"/>
          <bitfield caption="Max Number of Repetitions Reached Interrupt Mask" mask="0x00000400" modes="DEFAULT" name="ITER"/>
          <bitfield caption="Non Acknowledge Interrupt Mask" mask="0x00002000" modes="DEFAULT" name="NACK"/>
          <bitfield caption="Clear to Send Input Change Interrupt Mask" mask="0x00080000" modes="DEFAULT" name="CTSIC"/>
          <bitfield caption="Comparison Interrupt Mask" mask="0x00400000" modes="DEFAULT" name="CMP"/>
          <bitfield caption="Manchester Error Interrupt Mask" mask="0x01000000" modes="DEFAULT" name="MANE"/>
          <bitfield caption="RXRDY Interrupt Mask" mask="0x00000001" modes="SPI_MODE" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Mask" mask="0x00000002" modes="SPI_MODE" name="TXRDY"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000020" modes="SPI_MODE" name="OVRE"/>
          <bitfield caption="TXEMPTY Interrupt Mask" mask="0x00000200" modes="SPI_MODE" name="TXEMPTY"/>
          <bitfield caption="SPI Underrun Error Interrupt Mask" mask="0x00000400" modes="SPI_MODE" name="UNRE"/>
          <bitfield caption="NSS Line (Driving CTS Pin) Rising or Falling Edge Event" mask="0x00080000" modes="SPI_MODE" name="NSSE"/>
          <bitfield caption="Comparison Interrupt Mask" mask="0x00400000" modes="SPI_MODE" name="CMP"/>
          <bitfield caption="RXRDY Interrupt Mask" mask="0x00000001" modes="LIN_MODE" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Mask" mask="0x00000002" modes="LIN_MODE" name="TXRDY"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000020" modes="LIN_MODE" name="OVRE"/>
          <bitfield caption="Framing Error Interrupt Mask" mask="0x00000040" modes="LIN_MODE" name="FRAME"/>
          <bitfield caption="Parity Error Interrupt Mask" mask="0x00000080" modes="LIN_MODE" name="PARE"/>
          <bitfield caption="Timeout Interrupt Mask" mask="0x00000100" modes="LIN_MODE" name="TIMEOUT"/>
          <bitfield caption="TXEMPTY Interrupt Mask" mask="0x00000200" modes="LIN_MODE" name="TXEMPTY"/>
          <bitfield caption="LIN Break Sent or LIN Break Received Interrupt Mask" mask="0x00002000" modes="LIN_MODE" name="LINBK"/>
          <bitfield caption="LIN Identifier Sent or LIN Identifier Received Interrupt Mask" mask="0x00004000" modes="LIN_MODE" name="LINID"/>
          <bitfield caption="LIN Transfer Completed Interrupt Mask" mask="0x00008000" modes="LIN_MODE" name="LINTC"/>
          <bitfield caption="LIN Bus Error Interrupt Mask" mask="0x02000000" modes="LIN_MODE" name="LINBE"/>
          <bitfield caption="LIN Inconsistent Synch Field Error Interrupt Mask" mask="0x04000000" modes="LIN_MODE" name="LINISFE"/>
          <bitfield caption="LIN Identifier Parity Interrupt Mask" mask="0x08000000" modes="LIN_MODE" name="LINIPE"/>
          <bitfield caption="LIN Checksum Error Interrupt Mask" mask="0x10000000" modes="LIN_MODE" name="LINCE"/>
          <bitfield caption="LIN Slave Not Responding Error Interrupt Mask" mask="0x20000000" modes="LIN_MODE" name="LINSNRE"/>
          <bitfield caption="LIN Synch Tolerance Error Interrupt Mask" mask="0x40000000" modes="LIN_MODE" name="LINSTE"/>
          <bitfield caption="LIN Header Timeout Error Interrupt Mask" mask="0x80000000" modes="LIN_MODE" name="LINHTE"/>
        </register>
        <register caption="USART Channel Status Register" name="FLEX_US_CSR" offset="0x214" rw="R" size="4">
          <mode name="DEFAULT" qualifier="FLEX_US_MR.USART_MODE" value="0x0 0x1 0x2 0x4 0x6 0x8"/>
          <mode name="SPI_MODE" qualifier="FLEX_US_MR.USART_MODE" mask="0xE" value="0xE"/>
          <mode name="LIN_MODE" qualifier="FLEX_US_MR.USART_MODE" mask="0xF" value="0xA 0xB"/>
          <bitfield caption="Receiver Ready (cleared by reading FLEX_US_RHR)" mask="0x00000001" modes="DEFAULT" name="RXRDY"/>
          <bitfield caption="Transmitter Ready (cleared by writing FLEX_US_THR)" mask="0x00000002" modes="DEFAULT" name="TXRDY"/>
          <bitfield caption="Break Received/End of Break" mask="0x00000004" modes="DEFAULT" name="RXBRK"/>
          <bitfield caption="Overrun Error" mask="0x00000020" modes="DEFAULT" name="OVRE"/>
          <bitfield caption="Framing Error" mask="0x00000040" modes="DEFAULT" name="FRAME"/>
          <bitfield caption="Parity Error" mask="0x00000080" modes="DEFAULT" name="PARE"/>
          <bitfield caption="Receiver Timeout" mask="0x00000100" modes="DEFAULT" name="TIMEOUT"/>
          <bitfield caption="Transmitter Empty (cleared by writing FLEX_US_THR)" mask="0x00000200" modes="DEFAULT" name="TXEMPTY"/>
          <bitfield caption="Max Number of Repetitions Reached" mask="0x00000400" modes="DEFAULT" name="ITER"/>
          <bitfield caption="Non Acknowledge Interrupt" mask="0x00002000" modes="DEFAULT" name="NACK"/>
          <bitfield caption="Clear to Send Input Change Flag" mask="0x00080000" modes="DEFAULT" name="CTSIC"/>
          <bitfield caption="Comparison Status" mask="0x00400000" modes="DEFAULT" name="CMP"/>
          <bitfield caption="Image of CTS Input" mask="0x00800000" modes="DEFAULT" name="CTS"/>
          <bitfield caption="Manchester Error" mask="0x01000000" modes="DEFAULT" name="MANE"/>
          <bitfield caption="Receiver Ready (cleared by reading FLEX_US_RHR)" mask="0x00000001" modes="SPI_MODE" name="RXRDY"/>
          <bitfield caption="Transmitter Ready (cleared by writing FLEX_US_THR)" mask="0x00000002" modes="SPI_MODE" name="TXRDY"/>
          <bitfield caption="Overrun Error" mask="0x00000020" modes="SPI_MODE" name="OVRE"/>
          <bitfield caption="Transmitter Empty (cleared by writing FLEX_US_THR)" mask="0x00000200" modes="SPI_MODE" name="TXEMPTY"/>
          <bitfield caption="Underrun Error" mask="0x00000400" modes="SPI_MODE" name="UNRE"/>
          <bitfield caption="NSS Line (Driving CTS Pin) Rising or Falling Edge Event (cleared on read)" mask="0x00080000" modes="SPI_MODE" name="NSSE"/>
          <bitfield caption="Comparison Match" mask="0x00400000" modes="SPI_MODE" name="CMP"/>
          <bitfield caption="NSS Line (Driving CTS Pin) Rising or Falling Edge Event (cleared on read)" mask="0x00800000" modes="SPI_MODE" name="NSS"/>
          <bitfield caption="Receiver Ready (cleared by reading FLEX_US_RHR)" mask="0x00000001" modes="LIN_MODE" name="RXRDY"/>
          <bitfield caption="Transmitter Ready (cleared by writing FLEX_US_THR)" mask="0x00000002" modes="LIN_MODE" name="TXRDY"/>
          <bitfield caption="Overrun Error" mask="0x00000020" modes="LIN_MODE" name="OVRE"/>
          <bitfield caption="Framing Error" mask="0x00000040" modes="LIN_MODE" name="FRAME"/>
          <bitfield caption="Parity Error" mask="0x00000080" modes="LIN_MODE" name="PARE"/>
          <bitfield caption="Receiver Timeout" mask="0x00000100" modes="LIN_MODE" name="TIMEOUT"/>
          <bitfield caption="Transmitter Empty (cleared by writing FLEX_US_THR)" mask="0x00000200" modes="LIN_MODE" name="TXEMPTY"/>
          <bitfield caption="LIN Break Sent or LIN Break Received" mask="0x00002000" modes="LIN_MODE" name="LINBK"/>
          <bitfield caption="LIN Identifier Sent or LIN Identifier Received" mask="0x00004000" modes="LIN_MODE" name="LINID"/>
          <bitfield caption="LIN Transfer Completed" mask="0x00008000" modes="LIN_MODE" name="LINTC"/>
          <bitfield caption="LIN Bus Line Status" mask="0x00800000" modes="LIN_MODE" name="LINBLS"/>
          <bitfield caption="LIN Bit Error" mask="0x02000000" modes="LIN_MODE" name="LINBE"/>
          <bitfield caption="LIN Inconsistent Synch Field Error" mask="0x04000000" modes="LIN_MODE" name="LINISFE"/>
          <bitfield caption="LIN Identifier Parity Error" mask="0x08000000" modes="LIN_MODE" name="LINIPE"/>
          <bitfield caption="LIN Checksum Error" mask="0x10000000" modes="LIN_MODE" name="LINCE"/>
          <bitfield caption="LIN Slave Not Responding Error" mask="0x20000000" modes="LIN_MODE" name="LINSNRE"/>
          <bitfield caption="LIN Synch Tolerance Error" mask="0x40000000" modes="LIN_MODE" name="LINSTE"/>
          <bitfield caption="LIN Header Timeout Error" mask="0x80000000" modes="LIN_MODE" name="LINHTE"/>
        </register>
        <register caption="USART Receive Holding Register" name="FLEX_US_RHR" offset="0x218" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA"/>
          <bitfield caption="Received Character" mask="0x000001FF" modes="DEFAULT" name="RXCHR"/>
          <bitfield caption="Received Sync" mask="0x00008000" modes="DEFAULT" name="RXSYNH"/>
          <bitfield caption="Received Character" mask="0x000000FF" modes="FIFO_MULTI_DATA" name="RXCHR0"/>
          <bitfield caption="Received Character" mask="0x0000FF00" modes="FIFO_MULTI_DATA" name="RXCHR1"/>
          <bitfield caption="Received Character" mask="0x00FF0000" modes="FIFO_MULTI_DATA" name="RXCHR2"/>
          <bitfield caption="Received Character" mask="0xFF000000" modes="FIFO_MULTI_DATA" name="RXCHR3"/>
        </register>
        <register caption="USART Transmit Holding Register" name="FLEX_US_THR" offset="0x21C" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA"/>
          <bitfield caption="Character to be Transmitted" mask="0x000001FF" modes="DEFAULT" name="TXCHR"/>
          <bitfield caption="Sync Field to be Transmitted" mask="0x00008000" modes="DEFAULT" name="TXSYNH"/>
          <bitfield caption="Character to be Transmitted" mask="0x000000FF" modes="FIFO_MULTI_DATA" name="TXCHR0"/>
          <bitfield caption="Character to be Transmitted" mask="0x0000FF00" modes="FIFO_MULTI_DATA" name="TXCHR1"/>
          <bitfield caption="Character to be Transmitted" mask="0x00FF0000" modes="FIFO_MULTI_DATA" name="TXCHR2"/>
          <bitfield caption="Character to be Transmitted" mask="0xFF000000" modes="FIFO_MULTI_DATA" name="TXCHR3"/>
        </register>
        <register caption="USART Baud Rate Generator Register" name="FLEX_US_BRGR" offset="0x220" rw="RW" size="4">
          <bitfield caption="Clock Divider" mask="0x0000FFFF" name="CD"/>
          <bitfield caption="Fractional Part" mask="0x00070000" name="FP"/>
        </register>
        <register caption="USART Receiver Timeout Register" name="FLEX_US_RTOR" offset="0x224" rw="RW" size="4">
          <bitfield caption="Timeout Value" mask="0x0001FFFF" name="TO"/>
        </register>
        <register caption="USART Transmitter Timeguard Register" name="FLEX_US_TTGR" offset="0x228" rw="RW" size="4">
          <bitfield caption="Timeguard Value" mask="0x000000FF" name="TG"/>
        </register>
        <register caption="USART FI DI Ratio Register" name="FLEX_US_FIDI" offset="0x240" rw="RW" size="4">
          <bitfield caption="FI Over DI Ratio Value" mask="0x0000FFFF" name="FI_DI_RATIO"/>
        </register>
        <register caption="USART Number of Errors Register" name="FLEX_US_NER" offset="0x244" rw="R" size="4">
          <bitfield caption="Number of Errors" mask="0x000000FF" name="NB_ERRORS"/>
        </register>
        <register caption="USART IrDA Filter Register" name="FLEX_US_IF" offset="0x24C" rw="RW" size="4">
          <bitfield caption="IrDA Filter" mask="0x000000FF" name="IRDA_FILTER"/>
        </register>
        <register caption="USART Manchester Configuration Register" name="FLEX_US_MAN" offset="0x250" rw="RW" size="4">
          <bitfield caption="Transmitter Preamble Length" mask="0x0000000F" name="TX_PL"/>
          <bitfield caption="Transmitter Preamble Pattern" mask="0x00000300" name="TX_PP" values="FLEX_US_MAN__TX_PP"/>
          <bitfield caption="Transmitter Manchester Polarity" mask="0x00001000" name="TX_MPOL"/>
          <bitfield caption="Receiver Preamble Length" mask="0x000F0000" name="RX_PL"/>
          <bitfield caption="Receiver Preamble Pattern detected" mask="0x03000000" name="RX_PP" values="FLEX_US_MAN__RX_PP"/>
          <bitfield caption="Receiver Manchester Polarity" mask="0x10000000" name="RX_MPOL"/>
          <bitfield caption="Must Be Set to 1" mask="0x20000000" name="ONE"/>
          <bitfield caption="Drift Compensation" mask="0x40000000" name="DRIFT"/>
          <bitfield caption="Receiver Idle Value" mask="0x80000000" name="RXIDLEV"/>
        </register>
        <register caption="USART LIN Mode Register" name="FLEX_US_LINMR" offset="0x254" rw="RW" size="4">
          <bitfield caption="LIN Node Action" mask="0x00000003" name="NACT" values="FLEX_US_LINMR__NACT"/>
          <bitfield caption="Parity Disable" mask="0x00000004" name="PARDIS"/>
          <bitfield caption="Checksum Disable" mask="0x00000008" name="CHKDIS"/>
          <bitfield caption="Checksum Type" mask="0x00000010" name="CHKTYP"/>
          <bitfield caption="Data Length Mode" mask="0x00000020" name="DLM"/>
          <bitfield caption="Frame Slot Mode Disable" mask="0x00000040" name="FSDIS"/>
          <bitfield caption="Wakeup Signal Type" mask="0x00000080" name="WKUPTYP"/>
          <bitfield caption="Data Length Control" mask="0x0000FF00" name="DLC"/>
          <bitfield caption="DMAC Mode" mask="0x00010000" name="PDCM"/>
          <bitfield caption="Synchronization Disable" mask="0x00020000" name="SYNCDIS"/>
        </register>
        <register caption="USART LIN Identifier Register" name="FLEX_US_LINIR" offset="0x258" rw="RW" size="4">
          <bitfield caption="Identifier Character" mask="0x000000FF" name="IDCHR"/>
        </register>
        <register caption="USART LIN Baud Rate Register" name="FLEX_US_LINBRR" offset="0x25C" rw="R" size="4">
          <bitfield caption="Clock Divider after Synchronization" mask="0x0000FFFF" name="LINCD"/>
          <bitfield caption="Fractional Part after Synchronization" mask="0x00070000" name="LINFP"/>
        </register>
        <register caption="USART Comparison Register" name="FLEX_US_CMPR" offset="0x290" rw="RW" size="4">
          <bitfield caption="First Comparison Value for Received Character" mask="0x000001FF" name="VAL1"/>
          <bitfield caption="Comparison Mode" mask="0x00001000" name="CMPMODE" values="FLEX_US_CMPR__CMPMODE"/>
          <bitfield caption="Compare Parity" mask="0x00004000" name="CMPPAR"/>
          <bitfield caption="Second Comparison Value for Received Character" mask="0x01FF0000" name="VAL2"/>
        </register>
        <register caption="USART FIFO Mode Register" name="FLEX_US_FMR" offset="0x2A0" rw="RW" size="4">
          <bitfield caption="Transmitter Ready Mode" mask="0x00000003" name="TXRDYM" values="FLEX_US_FMR__TXRDYM"/>
          <bitfield caption="Receiver Ready Mode" mask="0x00000030" name="RXRDYM" values="FLEX_US_FMR__RXRDYM"/>
          <bitfield caption="FIFO RTS Pin Control enable (Hardware Handshaking mode only)" mask="0x00000080" name="FRTSC"/>
          <bitfield caption="Transmit FIFO Threshold" mask="0x00003F00" name="TXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold" mask="0x003F0000" name="RXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold 2" mask="0x3F000000" name="RXFTHRES2"/>
        </register>
        <register caption="USART FIFO Level Register" name="FLEX_US_FLR" offset="0x2A4" rw="R" size="4">
          <bitfield caption="Transmit FIFO Level" mask="0x0000003F" name="TXFL"/>
          <bitfield caption="Receive FIFO Level" mask="0x003F0000" name="RXFL"/>
        </register>
        <register caption="USART FIFO Interrupt Enable Register" name="FLEX_US_FIER" offset="0x2A8" rw="W" size="4">
          <bitfield caption="TXFEF Interrupt Enable" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Enable" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Enable" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Enable" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Enable" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Enable" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Enable" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Enable" mask="0x00000080" name="RXFPTEF"/>
          <bitfield caption="RXFTHF2 Interrupt Enable" mask="0x00000200" name="RXFTHF2"/>
        </register>
        <register caption="USART FIFO Interrupt Disable Register" name="FLEX_US_FIDR" offset="0x2AC" rw="W" size="4">
          <bitfield caption="TXFEF Interrupt Disable" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Disable" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Disable" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Disable" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Disable" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Disable" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Disable" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Disable" mask="0x00000080" name="RXFPTEF"/>
          <bitfield caption="RXFTHF2 Interrupt Disable" mask="0x00000200" name="RXFTHF2"/>
        </register>
        <register caption="USART FIFO Interrupt Mask Register" name="FLEX_US_FIMR" offset="0x2B0" rw="R" size="4">
          <bitfield caption="TXFEF Interrupt Mask" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Mask" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Mask" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Mask" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Mask" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Mask" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Mask" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Mask" mask="0x00000080" name="RXFPTEF"/>
          <bitfield caption="RXFTHF2 Interrupt Mask" mask="0x00000200" name="RXFTHF2"/>
        </register>
        <register caption="USART FIFO Event Status Register" name="FLEX_US_FESR" offset="0x2B4" rw="R" size="4">
          <bitfield caption="Transmit FIFO Empty Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="Transmit FIFO Full Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="Transmit FIFO Threshold Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="Receive FIFO Empty Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="Receive FIFO Full Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="Receive FIFO Threshold Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="Transmit FIFO Pointer Error Flag" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="Receive FIFO Pointer Error Flag" mask="0x00000080" name="RXFPTEF"/>
          <bitfield caption="Transmit FIFO Lock" mask="0x00000100" name="TXFLOCK"/>
          <bitfield caption="Receive FIFO Threshold Flag 2 (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000200" name="RXFTHF2"/>
        </register>
        <register caption="USART Write Protection Mode Register" name="FLEX_US_WPMR" offset="0x2E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="FLEX_US_WPMR__WPKEY"/>
        </register>
        <register caption="USART Write Protection Status Register" name="FLEX_US_WPSR" offset="0x2E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="SPI Control Register" name="FLEX_SPI_CR" offset="0x400" rw="W" size="4">
          <bitfield caption="SPI Enable" mask="0x00000001" name="SPIEN"/>
          <bitfield caption="SPI Disable" mask="0x00000002" name="SPIDIS"/>
          <bitfield caption="SPI Software Reset" mask="0x00000080" name="SWRST"/>
          <bitfield caption="Request to Clear the Comparison Trigger" mask="0x00001000" name="REQCLR"/>
          <bitfield caption="Transmit FIFO Clear" mask="0x00010000" name="TXFCLR"/>
          <bitfield caption="Receive FIFO Clear" mask="0x00020000" name="RXFCLR"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER"/>
          <bitfield caption="FIFO Enable" mask="0x40000000" name="FIFOEN"/>
          <bitfield caption="FIFO Disable" mask="0x80000000" name="FIFODIS"/>
        </register>
        <register caption="SPI Mode Register" name="FLEX_SPI_MR" offset="0x404" rw="RW" size="4">
          <bitfield caption="Master/Slave Mode" mask="0x00000001" name="MSTR"/>
          <bitfield caption="Peripheral Select" mask="0x00000002" name="PS"/>
          <bitfield caption="Chip Select Decode" mask="0x00000004" name="PCSDEC"/>
          <bitfield caption="Bit Rate Source Clock" mask="0x00000008" name="BRSRCCLK" values="FLEX_SPI_MR__BRSRCCLK"/>
          <bitfield caption="Mode Fault Detection" mask="0x00000010" name="MODFDIS"/>
          <bitfield caption="Wait Data Read Before Transfer" mask="0x00000020" name="WDRBT"/>
          <bitfield caption="Local Loopback Enable" mask="0x00000080" name="LLB"/>
          <bitfield caption="Last Bit Half Period Compatibility" mask="0x00000100" name="LBHPC"/>
          <bitfield caption="Comparison Mode" mask="0x00001000" name="CMPMODE" values="FLEX_SPI_MR__CMPMODE"/>
          <bitfield caption="Peripheral Chip Select" mask="0x00030000" name="PCS"/>
          <bitfield caption="Delay Between Chip Selects" mask="0xFF000000" name="DLYBCS"/>
        </register>
        <register caption="SPI Receive Data Register" name="FLEX_SPI_RDR" offset="0x408" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA_8"/>
          <mode name="FIFO_MULTI_DATA_16"/>
          <bitfield caption="Receive Data" mask="0x0000FFFF" modes="DEFAULT" name="RD"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" modes="DEFAULT" name="PCS"/>
          <bitfield caption="Receive Data" mask="0x000000FF" modes="FIFO_MULTI_DATA_8" name="RD8_0"/>
          <bitfield caption="Receive Data" mask="0x0000FF00" modes="FIFO_MULTI_DATA_8" name="RD8_1"/>
          <bitfield caption="Receive Data" mask="0x00FF0000" modes="FIFO_MULTI_DATA_8" name="RD8_2"/>
          <bitfield caption="Receive Data" mask="0xFF000000" modes="FIFO_MULTI_DATA_8" name="RD8_3"/>
          <bitfield caption="Receive Data" mask="0x0000FFFF" modes="FIFO_MULTI_DATA_16" name="RD16_0"/>
          <bitfield caption="Receive Data" mask="0xFFFF0000" modes="FIFO_MULTI_DATA_16" name="RD16_1"/>
        </register>
        <register caption="SPI Transmit Data Register" name="FLEX_SPI_TDR" offset="0x40C" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA"/>
          <bitfield caption="Transmit Data" mask="0x0000FFFF" modes="DEFAULT" name="TD"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" modes="DEFAULT" name="PCS"/>
          <bitfield caption="Last Transfer" mask="0x01000000" modes="DEFAULT" name="LASTXFER"/>
          <bitfield caption="Transmit Data" mask="0x0000FFFF" modes="FIFO_MULTI_DATA" name="TD0"/>
          <bitfield caption="Transmit Data" mask="0xFFFF0000" modes="FIFO_MULTI_DATA" name="TD1"/>
        </register>
        <register caption="SPI Status Register" name="FLEX_SPI_SR" offset="0x410" rw="R" size="4">
          <bitfield caption="Receive Data Register Full (cleared by reading FLEX_SPI_RDR)" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty (cleared by writing FLEX_SPI_TDR)" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error (cleared on read)" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Status (cleared on read)" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising (cleared on read)" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty (cleared by writing FLEX_SPI_TDR)" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Status (Slave mode only) (cleared on read)" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Status (cleared on read)" mask="0x00000800" name="CMP"/>
          <bitfield caption="SPI Enable Status" mask="0x00010000" name="SPIENS"/>
          <bitfield caption="Transmit FIFO Empty Flag (cleared on read)" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="Transmit FIFO Full Flag (cleared on read)" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="Transmit FIFO Threshold Flag (cleared on read)" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="Receive FIFO Empty Flag" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="Receive FIFO Full Flag" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="Receive FIFO Threshold Flag" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="Transmit FIFO Pointer Error Flag" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="Receive FIFO Pointer Error Flag" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="SPI Interrupt Enable Register" name="FLEX_SPI_IER" offset="0x414" rw="W" size="4" atomic-op="set:SPI_IMR">
          <bitfield caption="Receive Data Register Full Interrupt Enable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Enable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Enable" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising Interrupt Enable" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Enable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Enable" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Interrupt Enable" mask="0x00000800" name="CMP"/>
          <bitfield caption="TXFEF Interrupt Enable" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Enable" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Enable" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Enable" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Enable" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Enable" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Enable" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Enable" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="SPI Interrupt Disable Register" name="FLEX_SPI_IDR" offset="0x418" rw="W" size="4" atomic-op="clear:SPI_IMR">
          <bitfield caption="Receive Data Register Full Interrupt Disable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Disable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Disable" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising Interrupt Disable" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Disable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Disable" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Interrupt Disable" mask="0x00000800" name="CMP"/>
          <bitfield caption="TXFEF Interrupt Disable" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Disable" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Disable" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Disable" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Disable" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Disable" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Disable" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Disable" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="SPI Interrupt Mask Register" name="FLEX_SPI_IMR" offset="0x41C" rw="R" size="4" atomic-op="read:SPI_IMR">
          <bitfield caption="Receive Data Register Full Interrupt Mask" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Mask" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Mask" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising Interrupt Mask" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Mask" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Mask" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Interrupt Mask" mask="0x00000800" name="CMP"/>
          <bitfield caption="TXFEF Interrupt Mask" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Mask" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Mask" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Mask" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Mask" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Mask" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Mask" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Mask" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="SPI Chip Select Register" count="2" name="FLEX_SPI_CSR" offset="0x430" rw="RW" size="4">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="NCPHA"/>
          <bitfield caption="Chip Select Not Active After Transfer (Ignored if CSAAT = 1)" mask="0x00000004" name="CSNAAT"/>
          <bitfield caption="Chip Select Active After Transfer" mask="0x00000008" name="CSAAT"/>
          <bitfield caption="Bits Per Transfer" mask="0x000000F0" name="BITS" values="FLEX_SPI_CSR__BITS"/>
          <bitfield caption="Serial Clock Bit Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before SPCK" mask="0x00FF0000" name="DLYBS"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0xFF000000" name="DLYBCT"/>
        </register>
        <register caption="SPI FIFO Mode Register" name="FLEX_SPI_FMR" offset="0x440" rw="RW" size="4">
          <bitfield caption="Transmit Data Register Empty Mode" mask="0x00000003" name="TXRDYM" values="FLEX_SPI_FMR__TXRDYM"/>
          <bitfield caption="Receive Data Register Full Mode" mask="0x00000030" name="RXRDYM" values="FLEX_SPI_FMR__RXRDYM"/>
          <bitfield caption="Transmit FIFO Threshold" mask="0x003F0000" name="TXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold" mask="0x3F000000" name="RXFTHRES"/>
        </register>
        <register caption="SPI FIFO Level Register" name="FLEX_SPI_FLR" offset="0x444" rw="R" size="4">
          <bitfield caption="Transmit FIFO Level" mask="0x0000003F" name="TXFL"/>
          <bitfield caption="Receive FIFO Level" mask="0x003F0000" name="RXFL"/>
        </register>
        <register caption="SPI Comparison Register" name="FLEX_SPI_CMPR" offset="0x448" rw="RW" size="4">
          <bitfield caption="First Comparison Value for Received Character" mask="0x0000FFFF" name="VAL1"/>
          <bitfield caption="Second Comparison Value for Received Character" mask="0xFFFF0000" name="VAL2"/>
        </register>
        <register caption="SPI Write Protection Mode Register" name="FLEX_SPI_WPMR" offset="0x4E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="FLEX_SPI_WPMR__WPKEY"/>
        </register>
        <register caption="SPI Write Protection Status Register" name="FLEX_SPI_WPSR" offset="0x4E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
        <register caption="TWI Control Register" name="FLEX_TWI_CR" offset="0x600" rw="W" size="4">
          <mode name="DEFAULT" qualifier="FLEX_TWI_CR.FIFO_ENABLED" value="0"/>
          <mode name="FIFO_ENABLED" qualifier="FLEX_TWI_CR.FIFO_ENABLED" value="1"/>
          <bitfield caption="Send a START Condition" mask="0x00000001" modes="DEFAULT" name="START"/>
          <bitfield caption="Send a STOP Condition" mask="0x00000002" modes="DEFAULT" name="STOP"/>
          <bitfield caption="TWI Master Mode Enabled" mask="0x00000004" modes="DEFAULT" name="MSEN"/>
          <bitfield caption="TWI Master Mode Disabled" mask="0x00000008" modes="DEFAULT" name="MSDIS"/>
          <bitfield caption="TWI Slave Mode Enabled" mask="0x00000010" modes="DEFAULT" name="SVEN"/>
          <bitfield caption="TWI Slave Mode Disabled" mask="0x00000020" modes="DEFAULT" name="SVDIS"/>
          <bitfield caption="SMBus Quick Command" mask="0x00000040" modes="DEFAULT" name="QUICK"/>
          <bitfield caption="Software Reset" mask="0x00000080" modes="DEFAULT" name="SWRST"/>
          <bitfield caption="TWI High-Speed Mode Enabled" mask="0x00000100" modes="DEFAULT" name="HSEN"/>
          <bitfield caption="TWI High-Speed Mode Disabled" mask="0x00000200" modes="DEFAULT" name="HSDIS"/>
          <bitfield caption="SMBus Mode Enabled" mask="0x00000400" modes="DEFAULT" name="SMBEN"/>
          <bitfield caption="SMBus Mode Disabled" mask="0x00000800" modes="DEFAULT" name="SMBDIS"/>
          <bitfield caption="Packet Error Checking Enable" mask="0x00001000" modes="DEFAULT" name="PECEN"/>
          <bitfield caption="Packet Error Checking Disable" mask="0x00002000" modes="DEFAULT" name="PECDIS"/>
          <bitfield caption="PEC Request" mask="0x00004000" modes="DEFAULT" name="PECRQ"/>
          <bitfield caption="Bus CLEAR Command" mask="0x00008000" modes="DEFAULT" name="CLEAR"/>
          <bitfield caption="Alternative Command Mode Enable" mask="0x00010000" modes="DEFAULT" name="ACMEN"/>
          <bitfield caption="Alternative Command Mode Disable" mask="0x00020000" modes="DEFAULT" name="ACMDIS"/>
          <bitfield caption="Transmit Holding Register Clear" mask="0x01000000" modes="DEFAULT" name="THRCLR"/>
          <bitfield caption="Lock Clear" mask="0x04000000" modes="DEFAULT" name="LOCKCLR"/>
          <bitfield caption="FIFO Enable" mask="0x10000000" modes="DEFAULT" name="FIFOEN"/>
          <bitfield caption="FIFO Disable" mask="0x20000000" modes="DEFAULT" name="FIFODIS"/>
          <bitfield caption="Send a START Condition" mask="0x00000001" modes="FIFO_ENABLED" name="START"/>
          <bitfield caption="Send a STOP Condition" mask="0x00000002" modes="FIFO_ENABLED" name="STOP"/>
          <bitfield caption="TWI Master Mode Enabled" mask="0x00000004" modes="FIFO_ENABLED" name="MSEN"/>
          <bitfield caption="TWI Master Mode Disabled" mask="0x00000008" modes="FIFO_ENABLED" name="MSDIS"/>
          <bitfield caption="TWI Slave Mode Enabled" mask="0x00000010" modes="FIFO_ENABLED" name="SVEN"/>
          <bitfield caption="TWI Slave Mode Disabled" mask="0x00000020" modes="FIFO_ENABLED" name="SVDIS"/>
          <bitfield caption="SMBus Quick Command" mask="0x00000040" modes="FIFO_ENABLED" name="QUICK"/>
          <bitfield caption="Software Reset" mask="0x00000080" modes="FIFO_ENABLED" name="SWRST"/>
          <bitfield caption="TWI High-Speed Mode Enabled" mask="0x00000100" modes="FIFO_ENABLED" name="HSEN"/>
          <bitfield caption="TWI High-Speed Mode Disabled" mask="0x00000200" modes="FIFO_ENABLED" name="HSDIS"/>
          <bitfield caption="SMBus Mode Enabled" mask="0x00000400" modes="FIFO_ENABLED" name="SMBEN"/>
          <bitfield caption="SMBus Mode Disabled" mask="0x00000800" modes="FIFO_ENABLED" name="SMBDIS"/>
          <bitfield caption="Packet Error Checking Enable" mask="0x00001000" modes="FIFO_ENABLED" name="PECEN"/>
          <bitfield caption="Packet Error Checking Disable" mask="0x00002000" modes="FIFO_ENABLED" name="PECDIS"/>
          <bitfield caption="PEC Request" mask="0x00004000" modes="FIFO_ENABLED" name="PECRQ"/>
          <bitfield caption="Bus CLEAR Command" mask="0x00008000" modes="FIFO_ENABLED" name="CLEAR"/>
          <bitfield caption="Alternative Command Mode Enable" mask="0x00010000" modes="FIFO_ENABLED" name="ACMEN"/>
          <bitfield caption="Alternative Command Mode Disable" mask="0x00020000" modes="FIFO_ENABLED" name="ACMDIS"/>
          <bitfield caption="Transmit FIFO Clear" mask="0x01000000" modes="FIFO_ENABLED" name="TXFCLR"/>
          <bitfield caption="Receive FIFO Clear" mask="0x02000000" modes="FIFO_ENABLED" name="RXFCLR"/>
          <bitfield caption="Transmit FIFO Lock CLEAR" mask="0x04000000" modes="FIFO_ENABLED" name="TXFLCLR"/>
          <bitfield caption="FIFO Enable" mask="0x10000000" modes="FIFO_ENABLED" name="FIFOEN"/>
          <bitfield caption="FIFO Disable" mask="0x20000000" modes="FIFO_ENABLED" name="FIFODIS"/>
        </register>
        <register caption="TWI Master Mode Register" name="FLEX_TWI_MMR" offset="0x604" rw="RW" size="4">
          <bitfield caption="Internal Device Address Size" mask="0x00000300" name="IADRSZ" values="FLEX_TWI_MMR__IADRSZ"/>
          <bitfield caption="Master Read Direction" mask="0x00001000" name="MREAD"/>
          <bitfield caption="Device Address" mask="0x007F0000" name="DADR"/>
        </register>
        <register caption="TWI Slave Mode Register" name="FLEX_TWI_SMR" offset="0x608" rw="RW" size="4">
          <bitfield caption="Slave Receiver Data Phase NACK Enable" mask="0x00000001" name="NACKEN"/>
          <bitfield caption="SMBus Default Address" mask="0x00000004" name="SMDA"/>
          <bitfield caption="SMBus Host Header" mask="0x00000008" name="SMHH"/>
          <bitfield caption="Clock Wait State Disable" mask="0x00000040" name="SCLWSDIS"/>
          <bitfield caption="Slave Address Mask" mask="0x00007F00" name="MASK"/>
          <bitfield caption="Slave Address" mask="0x007F0000" name="SADR"/>
          <bitfield caption="Slave Address 1 Enable" mask="0x10000000" name="SADR1EN"/>
          <bitfield caption="Slave Address 2 Enable" mask="0x20000000" name="SADR2EN"/>
          <bitfield caption="Slave Address 3 Enable" mask="0x40000000" name="SADR3EN"/>
          <bitfield caption="Data Matching Enable" mask="0x80000000" name="DATAMEN"/>
        </register>
        <register caption="TWI Internal Address Register" name="FLEX_TWI_IADR" offset="0x60C" rw="RW" size="4">
          <bitfield caption="Internal Address" mask="0x00FFFFFF" name="IADR"/>
        </register>
        <register caption="TWI Clock Waveform Generator Register" name="FLEX_TWI_CWGR" offset="0x610" rw="RW" size="4">
          <bitfield caption="Clock Low Divider" mask="0x000000FF" name="CLDIV"/>
          <bitfield caption="Clock High Divider" mask="0x0000FF00" name="CHDIV"/>
          <bitfield caption="Clock Divider" mask="0x00070000" name="CKDIV"/>
          <bitfield caption="Bit Rate Source Clock" mask="0x00100000" name="BRSRCCLK" values="FLEX_TWI_CWGR__BRSRCCLK"/>
          <bitfield caption="TWD Hold Time Versus TWCK Falling" mask="0x1F000000" name="HOLD"/>
        </register>
        <register caption="TWI Status Register" name="FLEX_TWI_SR" offset="0x620" rw="R" size="4">
          <mode name="DEFAULT" qualifier="FLEX_TWI_CR.FIFO_ENABLED" value="0"/>
          <mode name="FIFO_ENABLED" qualifier="FLEX_TWI_CR.FIFO_ENABLED" value="1"/>
          <bitfield caption="Transmission Completed (cleared by writing FLEX_TWI_THR)" mask="0x00000001" modes="DEFAULT" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready (cleared when reading FLEX_TWI_RHR)" mask="0x00000002" modes="DEFAULT" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready (cleared by writing FLEX_TWI_THR)" mask="0x00000004" modes="DEFAULT" name="TXRDY"/>
          <bitfield caption="Slave Read" mask="0x00000008" modes="DEFAULT" name="SVREAD"/>
          <bitfield caption="Slave Access" mask="0x00000010" modes="DEFAULT" name="SVACC"/>
          <bitfield caption="General Call Access (cleared on read)" mask="0x00000020" modes="DEFAULT" name="GACC"/>
          <bitfield caption="Overrun Error (cleared on read)" mask="0x00000040" modes="DEFAULT" name="OVRE"/>
          <bitfield caption="Underrun Error (cleared on read)" mask="0x00000080" modes="DEFAULT" name="UNRE"/>
          <bitfield caption="Not Acknowledged (cleared on read)" mask="0x00000100" modes="DEFAULT" name="NACK"/>
          <bitfield caption="Arbitration Lost (cleared on read)" mask="0x00000200" modes="DEFAULT" name="ARBLST"/>
          <bitfield caption="Clock Wait State" mask="0x00000400" modes="DEFAULT" name="SCLWS"/>
          <bitfield caption="End Of Slave Access (cleared on read)" mask="0x00000800" modes="DEFAULT" name="EOSACC"/>
          <bitfield caption="Master Code Acknowledge (cleared on read)" mask="0x00010000" modes="DEFAULT" name="MCACK"/>
          <bitfield caption="Timeout Error (cleared on read)" mask="0x00040000" modes="DEFAULT" name="TOUT"/>
          <bitfield caption="PEC Error (cleared on read)" mask="0x00080000" modes="DEFAULT" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match (cleared on read)" mask="0x00100000" modes="DEFAULT" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match (cleared on read)" mask="0x00200000" modes="DEFAULT" name="SMBHHM"/>
          <bitfield caption="TWI Lock Due to Frame Errors" mask="0x00800000" modes="DEFAULT" name="LOCK"/>
          <bitfield caption="SCL Line Value" mask="0x01000000" modes="DEFAULT" name="SCL"/>
          <bitfield caption="SDA Line Value" mask="0x02000000" modes="DEFAULT" name="SDA"/>
          <bitfield caption="Transmission Completed (cleared by writing FLEX_TWI_THR)" mask="0x00000001" modes="FIFO_ENABLED" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready (cleared when reading FLEX_TWI_RHR)" mask="0x00000002" modes="FIFO_ENABLED" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready (cleared by writing FLEX_TWI_THR)" mask="0x00000004" modes="FIFO_ENABLED" name="TXRDY"/>
          <bitfield caption="Slave Read" mask="0x00000008" modes="FIFO_ENABLED" name="SVREAD"/>
          <bitfield caption="Slave Access" mask="0x00000010" modes="FIFO_ENABLED" name="SVACC"/>
          <bitfield caption="General Call Access (cleared on read)" mask="0x00000020" modes="FIFO_ENABLED" name="GACC"/>
          <bitfield caption="Overrun Error (cleared on read)" mask="0x00000040" modes="FIFO_ENABLED" name="OVRE"/>
          <bitfield caption="Underrun Error (cleared on read)" mask="0x00000080" modes="FIFO_ENABLED" name="UNRE"/>
          <bitfield caption="Not Acknowledged (cleared on read)" mask="0x00000100" modes="FIFO_ENABLED" name="NACK"/>
          <bitfield caption="Arbitration Lost (cleared on read)" mask="0x00000200" modes="FIFO_ENABLED" name="ARBLST"/>
          <bitfield caption="Clock Wait State" mask="0x00000400" modes="FIFO_ENABLED" name="SCLWS"/>
          <bitfield caption="End Of Slave Access (cleared on read)" mask="0x00000800" modes="FIFO_ENABLED" name="EOSACC"/>
          <bitfield caption="Master Code Acknowledge (cleared on read)" mask="0x00010000" modes="FIFO_ENABLED" name="MCACK"/>
          <bitfield caption="Timeout Error (cleared on read)" mask="0x00040000" modes="FIFO_ENABLED" name="TOUT"/>
          <bitfield caption="PEC Error (cleared on read)" mask="0x00080000" modes="FIFO_ENABLED" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match (cleared on read)" mask="0x00100000" modes="FIFO_ENABLED" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match (cleared on read)" mask="0x00200000" modes="FIFO_ENABLED" name="SMBHHM"/>
          <bitfield caption="Transmit FIFO Lock" mask="0x00800000" modes="FIFO_ENABLED" name="TXFLOCK"/>
          <bitfield caption="SCL Line Value" mask="0x01000000" modes="FIFO_ENABLED" name="SCL"/>
          <bitfield caption="SDA Line Value" mask="0x02000000" modes="FIFO_ENABLED" name="SDA"/>
        </register>
        <register caption="TWI Interrupt Enable Register" name="FLEX_TWI_IER" offset="0x624" rw="W" size="4">
          <bitfield caption="Transmission Completed Interrupt Enable" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Enable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Enable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Enable" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Enable" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Enable" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Enable" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Enable" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Enable" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Enable" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of Receive Buffer Interrupt Enable" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Enable" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Enable" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Enable" mask="0x00008000" name="TXBUFE"/>
          <bitfield caption="Master Code Acknowledge Interrupt Enable" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Enable" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Enable" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Enable" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Enable" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="TWI Interrupt Disable Register" name="FLEX_TWI_IDR" offset="0x628" rw="W" size="4">
          <bitfield caption="Transmission Completed Interrupt Disable" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Disable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Disable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Disable" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Disable" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Disable" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Disable" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Disable" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Disable" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Disable" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of Receive Buffer Interrupt Disable" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Disable" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Disable" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Disable" mask="0x00008000" name="TXBUFE"/>
          <bitfield caption="Master Code Acknowledge Interrupt Disable" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Disable" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Disable" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Disable" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Disable" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="TWI Interrupt Mask Register" name="FLEX_TWI_IMR" offset="0x62C" rw="R" size="4">
          <bitfield caption="Transmission Completed Interrupt Mask" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Mask" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Mask" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Mask" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Mask" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Mask" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Mask" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Mask" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Mask" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Mask" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of Receive Buffer Interrupt Mask" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Mask" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Mask" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Mask" mask="0x00008000" name="TXBUFE"/>
          <bitfield caption="Master Code Acknowledge Interrupt Mask" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Mask" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Mask" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Mask" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Mask" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="TWI Receive Holding Register" name="FLEX_TWI_RHR" offset="0x630" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_ENABLED"/>
          <bitfield caption="Master or Slave Receive Holding Data" mask="0x000000FF" modes="DEFAULT" name="RXDATA"/>
          <bitfield caption="Master or Slave Receive Holding Data 0" mask="0x000000FF" modes="FIFO_ENABLED" name="RXDATA0"/>
          <bitfield caption="Master or Slave Receive Holding Data 1" mask="0x0000FF00" modes="FIFO_ENABLED" name="RXDATA1"/>
          <bitfield caption="Master or Slave Receive Holding Data 2" mask="0x00FF0000" modes="FIFO_ENABLED" name="RXDATA2"/>
          <bitfield caption="Master or Slave Receive Holding Data 3" mask="0xFF000000" modes="FIFO_ENABLED" name="RXDATA3"/>
        </register>
        <register caption="TWI Transmit Holding Register" name="FLEX_TWI_THR" offset="0x634" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_ENABLED"/>
          <bitfield caption="Master or Slave Transmit Holding Data" mask="0x000000FF" modes="DEFAULT" name="TXDATA"/>
          <bitfield caption="Master or Slave Transmit Holding Data 0" mask="0x000000FF" modes="FIFO_ENABLED" name="TXDATA0"/>
          <bitfield caption="Master or Slave Transmit Holding Data 1" mask="0x0000FF00" modes="FIFO_ENABLED" name="TXDATA1"/>
          <bitfield caption="Master or Slave Transmit Holding Data 2" mask="0x00FF0000" modes="FIFO_ENABLED" name="TXDATA2"/>
          <bitfield caption="Master or Slave Transmit Holding Data 3" mask="0xFF000000" modes="FIFO_ENABLED" name="TXDATA3"/>
        </register>
        <register caption="TWI SMBus Timing Register" name="FLEX_TWI_SMBTR" offset="0x638" rw="RW" size="4">
          <bitfield caption="SMBus Clock Prescaler" mask="0x0000000F" name="PRESC"/>
          <bitfield caption="Slave Clock Stretch Maximum Cycles" mask="0x0000FF00" name="TLOWS"/>
          <bitfield caption="Master Clock Stretch Maximum Cycles" mask="0x00FF0000" name="TLOWM"/>
          <bitfield caption="Clock High Maximum Cycles" mask="0xFF000000" name="THMAX"/>
        </register>
        <register caption="TWI Alternative Command Register" name="FLEX_TWI_ACR" offset="0x640" rw="RW" size="4">
          <bitfield caption="Data Length" mask="0x000000FF" name="DATAL"/>
          <bitfield caption="Transfer Direction" mask="0x00000100" name="DIR"/>
          <bitfield caption="PEC Request (SMBus Mode only)" mask="0x00000200" name="PEC"/>
          <bitfield caption="Next Data Length" mask="0x00FF0000" name="NDATAL"/>
          <bitfield caption="Next Transfer Direction" mask="0x01000000" name="NDIR"/>
          <bitfield caption="Next PEC Request (SMBus Mode only)" mask="0x02000000" name="NPEC"/>
        </register>
        <register caption="TWI Filter Register" name="FLEX_TWI_FILTR" offset="0x644" rw="RW" size="4">
          <bitfield caption="RX Digital Filter" mask="0x00000001" name="FILT"/>
          <bitfield caption="PAD Filter Enable" mask="0x00000002" name="PADFEN"/>
          <bitfield caption="PAD Filter Config" mask="0x00000004" name="PADFCFG"/>
          <bitfield caption="Digital Filter Threshold" mask="0x00000700" name="THRES"/>
        </register>
        <register caption="TWI SleepWalking Matching Register" name="FLEX_TWI_SWMR" offset="0x64C" rw="RW" size="4">
          <bitfield caption="Slave Address 1" mask="0x0000007F" name="SADR1"/>
          <bitfield caption="Slave Address 2" mask="0x00007F00" name="SADR2"/>
          <bitfield caption="Slave Address 3" mask="0x007F0000" name="SADR3"/>
          <bitfield caption="Data Match" mask="0xFF000000" name="DATAM"/>
        </register>
        <register caption="TWI FIFO Mode Register" name="FLEX_TWI_FMR" offset="0x650" rw="RW" size="4">
          <bitfield caption="Transmitter Ready Mode" mask="0x00000003" name="TXRDYM" values="FLEX_TWI_FMR__TXRDYM"/>
          <bitfield caption="Receiver Ready Mode" mask="0x00000030" name="RXRDYM" values="FLEX_TWI_FMR__RXRDYM"/>
          <bitfield caption="Transmit FIFO Threshold" mask="0x003F0000" name="TXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold" mask="0x3F000000" name="RXFTHRES"/>
        </register>
        <register caption="TWI FIFO Level Register" name="FLEX_TWI_FLR" offset="0x654" rw="R" size="4">
          <bitfield caption="Transmit FIFO Level" mask="0x0000003F" name="TXFL"/>
          <bitfield caption="Receive FIFO Level" mask="0x003F0000" name="RXFL"/>
        </register>
        <register caption="TWI FIFO Status Register" name="FLEX_TWI_FSR" offset="0x660" rw="R" size="4">
          <bitfield caption="Transmit FIFO Empty Flag (cleared on read)" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="Transmit FIFO Full Flag (cleared on read)" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="Transmit FIFO Threshold Flag (cleared on read)" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="Receive FIFO Empty Flag" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="Receive FIFO Full Flag" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="Receive FIFO Threshold Flag" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="Transmit FIFO Pointer Error Flag" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="Receive FIFO Pointer Error Flag" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="TWI FIFO Interrupt Enable Register" name="FLEX_TWI_FIER" offset="0x664" rw="W" size="4">
          <bitfield caption="TXFEF Interrupt Enable" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Enable" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Enable" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Enable" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Enable" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Enable" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Enable" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Enable" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="TWI FIFO Interrupt Disable Register" name="FLEX_TWI_FIDR" offset="0x668" rw="W" size="4">
          <bitfield caption="TXFEF Interrupt Disable" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Disable" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Disable" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Disable" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Disable" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Disable" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Disable" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Disable" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="TWI FIFO Interrupt Mask Register" name="FLEX_TWI_FIMR" offset="0x66C" rw="R" size="4">
          <bitfield caption="TXFEF Interrupt Mask" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Mask" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Mask" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Mask" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Mask" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Mask" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Mask" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Mask" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="TWI Debug Register" name="FLEX_TWI_DR" offset="0x6D0" rw="R" size="4">
          <bitfield caption="SleepWalking Enable" mask="0x00000001" name="SWEN"/>
          <bitfield caption="Clock Request" mask="0x00000002" name="CLKRQ"/>
          <bitfield caption="SleepWalking Match" mask="0x00000004" name="SWMATCH"/>
          <bitfield caption="Transfer Pending" mask="0x00000008" name="TRP"/>
        </register>
        <register caption="TWI Write Protection Mode Register" name="FLEX_TWI_WPMR" offset="0x6E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="FLEX_TWI_WPMR__WPKEY"/>
        </register>
        <register caption="TWI Write Protection Status Register" name="FLEX_TWI_WPSR" offset="0x6E8" rw="R" size="4">
          <bitfield caption="Write Protect Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0xFFFFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="FLEXCOM Operating Mode" name="FLEX_MR__OPMODE">
        <value caption="No communication" name="NO_COM" value="0x0"/>
        <value caption="All UART related protocols are selected (RS232, RS485, IrDA, ISO7816, LIN,)SPI/TWI related registers are not accessible and have no impact on IOs." name="USART" value="0x1"/>
        <value caption="SPI operating mode is selected.USART/TWI related registers are not accessible and have no impact on IOs." name="SPI" value="0x2"/>
        <value caption="All TWI related protocols are selected (TWI, SMBus).USART/SPI related registers are not accessible and have no impact on IOs." name="TWI" value="0x3"/>
      </value-group>
      <value-group caption="USART Mode of Operation" name="FLEX_US_MR__USART_MODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
        <value caption="RS485" name="RS485" value="0x1"/>
        <value caption="Hardware handshaking" name="HW_HANDSHAKING" value="0x2"/>
        <value caption="IS07816 Protocol: T = 0" name="IS07816_T_0" value="0x4"/>
        <value caption="IS07816 Protocol: T = 1" name="IS07816_T_1" value="0x6"/>
        <value caption="IrDA" name="IRDA" value="0x8"/>
        <value caption="LIN Master mode" name="LIN_MASTER" value="0xA"/>
        <value caption="LIN Slave mode" name="LIN_SLAVE" value="0xB"/>
        <value caption="SPI Master mode (CLKO must be written to 1 and USCLKS = 0, 1 or 2)" name="SPI_MASTER" value="0xE"/>
        <value caption="SPI Slave mode" name="SPI_SLAVE" value="0xF"/>
      </value-group>
      <value-group caption="Clock Selection" name="FLEX_US_MR__USCLKS">
        <value caption="Peripheral clock is selected" name="MCK" value="0x0"/>
        <value caption="Peripheral clock divided (DIV = 8) is selected" name="DIV" value="0x1"/>
        <value caption="PMC generic clock is selected. If the SCK pin is driven (CLKO = 1), the CD field must be greater than 1." name="GCLK" value="0x2"/>
        <value caption="External pin SCK is selected" name="SCK" value="0x3"/>
      </value-group>
      <value-group caption="Character Length" name="FLEX_US_MR__CHRL">
        <value caption="Character length is 5 bits" name="_5_BIT" value="0x0"/>
        <value caption="Character length is 6 bits" name="_6_BIT" value="0x1"/>
        <value caption="Character length is 7 bits" name="_7_BIT" value="0x2"/>
        <value caption="Character length is 8 bits" name="_8_BIT" value="0x3"/>
      </value-group>
      <value-group caption="Parity Type" name="FLEX_US_MR__PAR">
        <value caption="Even parity" name="EVEN" value="0x0"/>
        <value caption="Odd parity" name="ODD" value="0x1"/>
        <value caption="Parity forced to 0 (Space)" name="SPACE" value="0x2"/>
        <value caption="Parity forced to 1 (Mark)" name="MARK" value="0x3"/>
        <value caption="No parity" name="NO" value="0x4"/>
        <value caption="Multidrop mode" name="MULTIDROP" value="0x6"/>
      </value-group>
      <value-group caption="Number of Stop Bits" name="FLEX_US_MR__NBSTOP">
        <value caption="1 stop bit" name="_1_BIT" value="0x0"/>
        <value caption="1.5 stop bit (SYNC = 0) or reserved (SYNC = 1)" name="_1_5_BIT" value="0x1"/>
        <value caption="2 stop bits" name="_2_BIT" value="0x2"/>
      </value-group>
      <value-group caption="Channel Mode" name="FLEX_US_MR__CHMODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
        <value caption="Automatic Echo. Receiver input is connected to the TXD pin." name="AUTOMATIC" value="0x1"/>
        <value caption="Local Loopback. Transmitter output is connected to the Receiver Input." name="LOCAL_LOOPBACK" value="0x2"/>
        <value caption="Remote Loopback. RXD pin is internally connected to the TXD pin." name="REMOTE_LOOPBACK" value="0x3"/>
      </value-group>
      <value-group caption="USART Mode of Operation" name="FLEX_US_MR_SPI_MODE__USART_MODE">
        <value caption="SPI master" name="SPI_MASTER" value="0xE"/>
        <value caption="SPI slave" name="SPI_SLAVE" value="0xF"/>
      </value-group>
      <value-group caption="Clock Selection" name="FLEX_US_MR_SPI_MODE__USCLKS">
        <value caption="Peripheral clock is selected" name="MCK" value="0x0"/>
        <value caption="Peripheral clock Divided (DIV= 8) is selected" name="DIV" value="0x1"/>
        <value caption="A PMC generic clock is selected" name="GCLK" value="0x2"/>
        <value caption="External pin SCK is selected" name="SCK" value="0x3"/>
      </value-group>
      <value-group caption="Character Length" name="FLEX_US_MR_SPI_MODE__CHRL">
        <value caption="Character length is 8 bits" name="_8_BIT" value="0x3"/>
      </value-group>
      <value-group caption="Transmitter Preamble Pattern" name="FLEX_US_MAN__TX_PP">
        <value caption="The preamble is composed of '1's" name="ALL_ONE" value="0x0"/>
        <value caption="The preamble is composed of '0's" name="ALL_ZERO" value="0x1"/>
        <value caption="The preamble is composed of '01's" name="ZERO_ONE" value="0x2"/>
        <value caption="The preamble is composed of '10's" name="ONE_ZERO" value="0x3"/>
      </value-group>
      <value-group caption="Receiver Preamble Pattern detected" name="FLEX_US_MAN__RX_PP">
        <value caption="The preamble is composed of '1's" name="ALL_ONE" value="0x0"/>
        <value caption="The preamble is composed of '0's" name="ALL_ZERO" value="0x1"/>
        <value caption="The preamble is composed of '01's" name="ZERO_ONE" value="0x2"/>
        <value caption="The preamble is composed of '10's" name="ONE_ZERO" value="0x3"/>
      </value-group>
      <value-group caption="LIN Node Action" name="FLEX_US_LINMR__NACT">
        <value caption="The USART transmits the response." name="PUBLISH" value="0x0"/>
        <value caption="The USART receives the response." name="SUBSCRIBE" value="0x1"/>
        <value caption="The USART does not transmit and does not receive the response." name="IGNORE" value="0x2"/>
      </value-group>
      <value-group caption="Comparison Mode" name="FLEX_US_CMPR__CMPMODE">
        <value caption="Any character is received and comparison function drives CMP flag." name="FLAG_ONLY" value="0"/>
        <value caption="Comparison condition must be met to start reception." name="START_CONDITION" value="1"/>
      </value-group>
      <value-group caption="Transmitter Ready Mode" name="FLEX_US_FMR__TXRDYM">
        <value caption="TXRDY will be at level '1' when at least one data can be written in the Transmit FIFO" name="ONE_DATA" value="0x0"/>
        <value caption="TXRDY will be at level '1' when at least two data can be written in the Transmit FIFO" name="TWO_DATA" value="0x1"/>
        <value caption="TXRDY will be at level '1' when at least four data can be written in the Transmit FIFO" name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Receiver Ready Mode" name="FLEX_US_FMR__RXRDYM">
        <value caption="RXRDY will be at level '1' when at least one unread data is in the Receive FIFO" name="ONE_DATA" value="0x0"/>
        <value caption="RXRDY will be at level '1' when at least two unread data are in the Receive FIFO" name="TWO_DATA" value="0x1"/>
        <value caption="RXRDY will be at level '1' when at least four unread data are in the Receive FIFO" name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="FLEX_US_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of bit WPEN. Always reads as 0." name="PASSWD" value="0x555341"/>
      </value-group>
      <value-group caption="Bit Rate Source Clock" name="FLEX_SPI_MR__BRSRCCLK">
        <value caption="The peripheral clock is the source clock for the bit rate generation." name="PERIPH_CLK" value="0"/>
        <value caption="GCLK is the source clock for the bit rate generation, thus the bit rate can be independent of the core/peripheral clock." name="GCLK" value="1"/>
      </value-group>
      <value-group caption="Comparison Mode" name="FLEX_SPI_MR__CMPMODE">
        <value caption="Any character is received and comparison function drives CMP flag." name="FLAG_ONLY" value="0"/>
        <value caption="Comparison condition must be met to start reception of all incoming characters until REQCLR is set." name="START_CONDITION" value="1"/>
      </value-group>
      <value-group caption="Bits Per Transfer" name="FLEX_SPI_CSR__BITS">
        <value caption="8 bits for transfer" name="_8_BIT" value="0x0"/>
        <value caption="9 bits for transfer" name="_9_BIT" value="0x1"/>
        <value caption="10 bits for transfer" name="_10_BIT" value="0x2"/>
        <value caption="11 bits for transfer" name="_11_BIT" value="0x3"/>
        <value caption="12 bits for transfer" name="_12_BIT" value="0x4"/>
        <value caption="13 bits for transfer" name="_13_BIT" value="0x5"/>
        <value caption="14 bits for transfer" name="_14_BIT" value="0x6"/>
        <value caption="15 bits for transfer" name="_15_BIT" value="0x7"/>
        <value caption="16 bits for transfer" name="_16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="Transmit Data Register Empty Mode" name="FLEX_SPI_FMR__TXRDYM">
        <value caption="TDRE will be at level '1' when at least one data can be written in the Transmit FIFO." name="ONE_DATA" value="0"/>
        <value caption="TDRE will be at level '1' when at least two data can be written in the Transmit FIFO.Cannot be used if FLEX_SPI_MR.PS =1." name="TWO_DATA" value="1"/>
      </value-group>
      <value-group caption="Receive Data Register Full Mode" name="FLEX_SPI_FMR__RXRDYM">
        <value caption="RDRF will be at level '1' when at least one unread data is in the Receive FIFO." name="ONE_DATA" value="0x0"/>
        <value caption="RDRF will be at level '1' when at least two unread data are in the Receive FIFO.Cannot be used if FLEX_SPI_MR.PS =1." name="TWO_DATA" value="0x1"/>
        <value caption="RDRF will be at level '1' when at least four unread data are in the Receive FIFO.Cannot be used when FLEX_SPI_CSRx.BITS is greater than 0, or if FLEX_SPI_MR.MSTR =1, or if FLEX_SPI_MR.PS =1." name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="FLEX_SPI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of bit WPEN.Always reads as 0" name="PASSWD" value="0x535049"/>
      </value-group>
      <value-group caption="Internal Device Address Size" name="FLEX_TWI_MMR__IADRSZ">
        <value caption="No internal device address" name="NONE" value="0x0"/>
        <value caption="One-byte internal device address" name="_1_BYTE" value="0x1"/>
        <value caption="Two-byte internal device address" name="_2_BYTE" value="0x2"/>
        <value caption="Three-byte internal device address" name="_3_BYTE" value="0x3"/>
      </value-group>
      <value-group caption="Bit Rate Source Clock" name="FLEX_TWI_CWGR__BRSRCCLK">
        <value caption="The peripheral clock is the source clock for the bit rate generation." name="PERIPH_CLK" value="0"/>
        <value caption="GCLK is the source clock for the bit rate generation, thus the bit rate can be independent of the core/peripheral clock." name="GCLK" value="1"/>
      </value-group>
      <value-group caption="Transmitter Ready Mode" name="FLEX_TWI_FMR__TXRDYM">
        <value caption="TXRDY will be at level '1' when at least one data can be written in the Transmit FIFO" name="ONE_DATA" value="0x0"/>
        <value caption="TXRDY will be at level '1' when at least two data can be written in the Transmit FIFO" name="TWO_DATA" value="0x1"/>
        <value caption="TXRDY will be at level '1' when at least four data can be written in the Transmit FIFO" name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Receiver Ready Mode" name="FLEX_TWI_FMR__RXRDYM">
        <value caption="RXRDY will be at level '1' when at least one unread data is in the Receive FIFO" name="ONE_DATA" value="0x0"/>
        <value caption="RXRDY will be at level '1' when at least two unread data are in the Receive FIFO" name="TWO_DATA" value="0x1"/>
        <value caption="RXRDY will be at level '1' when at least four unread data are in the Receive FIFO" name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="FLEX_TWI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of bit WPEN.Always reads as 0" name="PASSWD" value="0x545749"/>
      </value-group>
    </module>
    <module caption="Gigabit Ethernet MAC" name="GMAC" id="44152" version="A">
      <register-group name="GMAC_SA" size="8">
        <register caption="Specific Address 1 Bottom Register" name="GMAC_SAB" offset="0x00" rw="RW" size="4">
          <bitfield caption="Specific Address 1" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 1 Top Register" name="GMAC_SAT" offset="0x04" rw="RW" size="4">
          <bitfield caption="Specific Address 1" mask="0x0000FFFF" name="ADDR"/>
        </register>
      </register-group>
      <register-group name="GMAC_ST2CW" size="8">
        <register caption="Screening Type 2 Compare Word 0 Register" name="GMAC_ST2CW0" offset="0x00" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register" name="GMAC_ST2CW1" offset="0x04" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW1__OFFSSTRT"/>
        </register>
      </register-group>
      <register-group name="GMAC">
        <register caption="Network Control Register" name="GMAC_NCR" offset="0x000" rw="RW" size="4">
          <bitfield caption="Loop Back Local" mask="0x00000002" name="LBL"/>
          <bitfield caption="Receive Enable" mask="0x00000004" name="RXEN"/>
          <bitfield caption="Transmit Enable" mask="0x00000008" name="TXEN"/>
          <bitfield caption="Management Port Enable" mask="0x00000010" name="MPE"/>
          <bitfield caption="Clear Statistics Registers" mask="0x00000020" name="CLRSTAT"/>
          <bitfield caption="Increment Statistics Registers" mask="0x00000040" name="INCSTAT"/>
          <bitfield caption="Write Enable for Statistics Registers" mask="0x00000080" name="WESTAT"/>
          <bitfield caption="Back pressure" mask="0x00000100" name="BP"/>
          <bitfield caption="Start Transmission" mask="0x00000200" name="TSTART"/>
          <bitfield caption="Transmit Halt" mask="0x00000400" name="THALT"/>
          <bitfield caption="Transmit Pause Frame" mask="0x00000800" name="TXPF"/>
          <bitfield caption="Transmit Zero Quantum Pause Frame" mask="0x00001000" name="TXZQPF"/>
          <bitfield caption="Store Receive Timestamp to Memory" mask="0x00008000" name="SRTSM"/>
          <bitfield caption="Enable PFC Priority-based Pause Reception" mask="0x00010000" name="ENPBPR"/>
          <bitfield caption="Transmit PFC Priority-based Pause Frame" mask="0x00020000" name="TXPBPF"/>
          <bitfield caption="Flush Next Packet" mask="0x00040000" name="FNP"/>
          <bitfield caption="Enable LPI Transmission" mask="0x00080000" name="TXLPIEN"/>
        </register>
        <register caption="Network Configuration Register" name="GMAC_NCFGR" offset="0x004" rw="RW" size="4">
          <bitfield caption="Speed" mask="0x00000001" name="SPD"/>
          <bitfield caption="Full Duplex" mask="0x00000002" name="FD"/>
          <bitfield caption="Discard Non-VLAN FRAMES" mask="0x00000004" name="DNVLAN"/>
          <bitfield caption="Jumbo Frame Size" mask="0x00000008" name="JFRAME"/>
          <bitfield caption="Copy All Frames" mask="0x00000010" name="CAF"/>
          <bitfield caption="No Broadcast" mask="0x00000020" name="NBC"/>
          <bitfield caption="Multicast Hash Enable" mask="0x00000040" name="MTIHEN"/>
          <bitfield caption="Unicast Hash Enable" mask="0x00000080" name="UNIHEN"/>
          <bitfield caption="1536 Maximum Frame Size" mask="0x00000100" name="MAXFS"/>
          <bitfield caption="Retry Test" mask="0x00001000" name="RTY"/>
          <bitfield caption="Pause Enable" mask="0x00002000" name="PEN"/>
          <bitfield caption="Receive Buffer Offset" mask="0x0000C000" name="RXBUFO"/>
          <bitfield caption="Length Field Error Frame Discard" mask="0x00010000" name="LFERD"/>
          <bitfield caption="Remove FCS" mask="0x00020000" name="RFCS"/>
          <bitfield caption="MDC CLock Division" mask="0x001C0000" name="CLK" values="GMAC_NCFGR__CLK"/>
          <bitfield caption="Data Bus Width" mask="0x00600000" name="DBW"/>
          <bitfield caption="Disable Copy of Pause Frames" mask="0x00800000" name="DCPF"/>
          <bitfield caption="Receive Checksum Offload Enable" mask="0x01000000" name="RXCOEN"/>
          <bitfield caption="Enable Frames Received in Half Duplex" mask="0x02000000" name="EFRHD"/>
          <bitfield caption="Ignore RX FCS" mask="0x04000000" name="IRXFCS"/>
          <bitfield caption="IP Stretch Enable" mask="0x10000000" name="IPGSEN"/>
          <bitfield caption="Receive Bad Preamble" mask="0x20000000" name="RXBP"/>
          <bitfield caption="Ignore IPG GRXER" mask="0x40000000" name="IRXER"/>
        </register>
        <register caption="Network Status Register" name="GMAC_NSR" offset="0x008" rw="R" size="4">
          <bitfield caption="MDIO Input Status" mask="0x00000002" name="MDIO"/>
          <bitfield caption="PHY Management Logic Idle" mask="0x00000004" name="IDLE"/>
          <bitfield caption="LPI Indication" mask="0x00000080" name="RXLPIS"/>
        </register>
        <register caption="User Register" name="GMAC_UR" offset="0x00C" rw="RW" size="4">
          <bitfield caption="Reduced MII Mode" mask="0x00000001" name="RMII"/>
        </register>
        <register caption="DMA Configuration Register" name="GMAC_DCFGR" offset="0x010" rw="RW" size="4">
          <bitfield caption="Fixed Burst Length for DMA Data Operations:" mask="0x0000001F" name="FBLDO" values="GMAC_DCFGR__FBLDO"/>
          <bitfield caption="Endian Swap Mode Enable for Management Descriptor Accesses" mask="0x00000040" name="ESMA"/>
          <bitfield caption="Endian Swap Mode Enable for Packet Data Accesses" mask="0x00000080" name="ESPA"/>
          <bitfield caption="Receiver Packet Buffer Memory Size Select" mask="0x00000300" name="RXBMS" values="GMAC_DCFGR__RXBMS"/>
          <bitfield caption="Transmitter Packet Buffer Memory Size Select" mask="0x00000400" name="TXPBMS"/>
          <bitfield caption="Transmitter Checksum Generation Offload Enable" mask="0x00000800" name="TXCOEN"/>
          <bitfield caption="DMA Receive Buffer Size" mask="0x00FF0000" name="DRBS"/>
          <bitfield caption="DMA Discard Receive Packets" mask="0x01000000" name="DDRP"/>
        </register>
        <register caption="Transmit Status Register" name="GMAC_TSR" offset="0x014" rw="RW" size="4">
          <bitfield caption="Used Bit Read" mask="0x00000001" name="UBR"/>
          <bitfield caption="Collision Occurred" mask="0x00000002" name="COL"/>
          <bitfield caption="Retry Limit Exceeded" mask="0x00000004" name="RLE"/>
          <bitfield caption="Transmit Go" mask="0x00000008" name="TXGO"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000010" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000020" name="TXCOMP"/>
          <bitfield caption="HRESP Not OK" mask="0x00000100" name="HRESP"/>
        </register>
        <register caption="Receive Buffer Queue Base Address Register" name="GMAC_RBQB" offset="0x018" rw="RW" size="4">
          <bitfield caption="Receive Buffer Queue Base Address" mask="0xFFFFFFFC" name="ADDR"/>
        </register>
        <register caption="Transmit Buffer Queue Base Address Register" name="GMAC_TBQB" offset="0x01C" rw="RW" size="4">
          <bitfield caption="Transmit Buffer Queue Base Address" mask="0xFFFFFFFC" name="ADDR"/>
        </register>
        <register caption="Receive Status Register" name="GMAC_RSR" offset="0x020" rw="RW" size="4">
          <bitfield caption="Buffer Not Available" mask="0x00000001" name="BNA"/>
          <bitfield caption="Frame Received" mask="0x00000002" name="REC"/>
          <bitfield caption="Receive Overrun" mask="0x00000004" name="RXOVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000008" name="HNO"/>
        </register>
        <register caption="Interrupt Status Register" name="GMAC_ISR" offset="0x024" rw="R" size="4" atomic-op="clear:GMAC_ISR">
          <bitfield caption="Management Frame Sent" mask="0x00000001" name="MFS"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="TX Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Transmit Underrun" mask="0x00000010" name="TUR"/>
          <bitfield caption="Retry Limit Exceeded" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x00001000" name="PFNZ"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Pause Frame Transmitted" mask="0x00004000" name="PFTR"/>
          <bitfield caption="PTP Delay Request Frame Received" mask="0x00040000" name="DRQFR"/>
          <bitfield caption="PTP Sync Frame Received" mask="0x00080000" name="SFR"/>
          <bitfield caption="PTP Delay Request Frame Transmitted" mask="0x00100000" name="DRQFT"/>
          <bitfield caption="PTP Sync Frame Transmitted" mask="0x00200000" name="SFT"/>
          <bitfield caption="PDelay Request Frame Received" mask="0x00400000" name="PDRQFR"/>
          <bitfield caption="PDelay Response Frame Received" mask="0x00800000" name="PDRSFR"/>
          <bitfield caption="PDelay Request Frame Transmitted" mask="0x01000000" name="PDRQFT"/>
          <bitfield caption="PDelay Response Frame Transmitted" mask="0x02000000" name="PDRSFT"/>
          <bitfield caption="TSU Seconds Register Increment" mask="0x04000000" name="SRI"/>
          <bitfield caption="Receive LPI indication Status Bit Change" mask="0x08000000" name="RXLPISBC"/>
          <bitfield caption="Wake On LAN" mask="0x10000000" name="WOL"/>
          <bitfield caption="TSU Timer Comparison" mask="0x20000000" name="TSUTIMCOMP"/>
        </register>
        <register caption="Interrupt Enable Register" name="GMAC_IER" offset="0x028" rw="W" size="4" atomic-op="set:GMAC_IMR">
          <bitfield caption="Management Frame Sent" mask="0x00000001" name="MFS"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="TX Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Transmit Underrun" mask="0x00000010" name="TUR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x00001000" name="PFNZ"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Pause Frame Transmitted" mask="0x00004000" name="PFTR"/>
          <bitfield caption="External Interrupt" mask="0x00008000" name="EXINT"/>
          <bitfield caption="PTP Delay Request Frame Received" mask="0x00040000" name="DRQFR"/>
          <bitfield caption="PTP Sync Frame Received" mask="0x00080000" name="SFR"/>
          <bitfield caption="PTP Delay Request Frame Transmitted" mask="0x00100000" name="DRQFT"/>
          <bitfield caption="PTP Sync Frame Transmitted" mask="0x00200000" name="SFT"/>
          <bitfield caption="PDelay Request Frame Received" mask="0x00400000" name="PDRQFR"/>
          <bitfield caption="PDelay Response Frame Received" mask="0x00800000" name="PDRSFR"/>
          <bitfield caption="PDelay Request Frame Transmitted" mask="0x01000000" name="PDRQFT"/>
          <bitfield caption="PDelay Response Frame Transmitted" mask="0x02000000" name="PDRSFT"/>
          <bitfield caption="TSU Seconds Register Increment" mask="0x04000000" name="SRI"/>
          <bitfield caption="Enable RX LPI Indication" mask="0x08000000" name="RXLPISBC"/>
          <bitfield caption="Wake On LAN" mask="0x10000000" name="WOL"/>
          <bitfield caption="TSU Timer Comparison" mask="0x20000000" name="TSUTIMCOMP"/>
        </register>
        <register caption="Interrupt Disable Register" name="GMAC_IDR" offset="0x02C" rw="W" size="4" atomic-op="clear:GMAC_IMR">
          <bitfield caption="Management Frame Sent" mask="0x00000001" name="MFS"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="TX Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Transmit Underrun" mask="0x00000010" name="TUR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x00001000" name="PFNZ"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Pause Frame Transmitted" mask="0x00004000" name="PFTR"/>
          <bitfield caption="External Interrupt" mask="0x00008000" name="EXINT"/>
          <bitfield caption="PTP Delay Request Frame Received" mask="0x00040000" name="DRQFR"/>
          <bitfield caption="PTP Sync Frame Received" mask="0x00080000" name="SFR"/>
          <bitfield caption="PTP Delay Request Frame Transmitted" mask="0x00100000" name="DRQFT"/>
          <bitfield caption="PTP Sync Frame Transmitted" mask="0x00200000" name="SFT"/>
          <bitfield caption="PDelay Request Frame Received" mask="0x00400000" name="PDRQFR"/>
          <bitfield caption="PDelay Response Frame Received" mask="0x00800000" name="PDRSFR"/>
          <bitfield caption="PDelay Request Frame Transmitted" mask="0x01000000" name="PDRQFT"/>
          <bitfield caption="PDelay Response Frame Transmitted" mask="0x02000000" name="PDRSFT"/>
          <bitfield caption="TSU Seconds Register Increment" mask="0x04000000" name="SRI"/>
          <bitfield caption="Enable RX LPI Indication" mask="0x08000000" name="RXLPISBC"/>
          <bitfield caption="Wake On LAN" mask="0x10000000" name="WOL"/>
          <bitfield caption="TSU Timer Comparison" mask="0x20000000" name="TSUTIMCOMP"/>
        </register>
        <register caption="Interrupt Mask Register" name="GMAC_IMR" offset="0x030" rw="RW" size="4" atomic-op="read:GMAC_IMR">
          <bitfield caption="Management Frame Sent" mask="0x00000001" name="MFS"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="TX Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Transmit Underrun" mask="0x00000010" name="TUR"/>
          <bitfield caption="Retry Limit Exceeded" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x00001000" name="PFNZ"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Pause Frame Transmitted" mask="0x00004000" name="PFTR"/>
          <bitfield caption="External Interrupt" mask="0x00008000" name="EXINT"/>
          <bitfield caption="PTP Delay Request Frame Received" mask="0x00040000" name="DRQFR"/>
          <bitfield caption="PTP Sync Frame Received" mask="0x00080000" name="SFR"/>
          <bitfield caption="PTP Delay Request Frame Transmitted" mask="0x00100000" name="DRQFT"/>
          <bitfield caption="PTP Sync Frame Transmitted" mask="0x00200000" name="SFT"/>
          <bitfield caption="PDelay Request Frame Received" mask="0x00400000" name="PDRQFR"/>
          <bitfield caption="PDelay Response Frame Received" mask="0x00800000" name="PDRSFR"/>
          <bitfield caption="PDelay Request Frame Transmitted" mask="0x01000000" name="PDRQFT"/>
          <bitfield caption="PDelay Response Frame Transmitted" mask="0x02000000" name="PDRSFT"/>
          <bitfield caption="TSU Seconds Register Increment" mask="0x04000000" name="SRI"/>
          <bitfield caption="Enable RX LPI Indication" mask="0x08000000" name="RXLPISBC"/>
          <bitfield caption="Wake On LAN" mask="0x10000000" name="WOL"/>
          <bitfield caption="TSU Timer Comparison" mask="0x20000000" name="TSUTIMCOMP"/>
        </register>
        <register caption="PHY Maintenance Register" name="GMAC_MAN" offset="0x034" rw="RW" size="4">
          <bitfield caption="PHY Data" mask="0x0000FFFF" name="DATA"/>
          <bitfield caption="Write Ten" mask="0x00030000" name="WTN"/>
          <bitfield caption="Register Address" mask="0x007C0000" name="REGA"/>
          <bitfield caption="PHY Address" mask="0x0F800000" name="PHYA"/>
          <bitfield caption="Operation" mask="0x30000000" name="OP"/>
          <bitfield caption="Clause 22 Operation" mask="0x40000000" name="CLTTO"/>
          <bitfield caption="Write ZERO" mask="0x80000000" name="WZO"/>
        </register>
        <register caption="Received Pause Quantum Register" name="GMAC_RPQ" offset="0x038" rw="R" size="4">
          <bitfield caption="Received Pause Quantum" mask="0x0000FFFF" name="RPQ"/>
        </register>
        <register caption="Transmit Pause Quantum Register" name="GMAC_TPQ" offset="0x03C" rw="RW" size="4">
          <bitfield caption="Transmit Pause Quantum" mask="0x0000FFFF" name="TPQ"/>
        </register>
        <register caption="TX Partial Store and Forward Register" name="GMAC_TPSF" offset="0x040" rw="RW" size="4">
          <bitfield caption="Transmit Partial Store and Forward Address" mask="0x00000FFF" name="TPB1ADR"/>
          <bitfield caption="Enable TX Partial Store and Forward Operation" mask="0x80000000" name="ENTXP"/>
        </register>
        <register caption="RX Partial Store and Forward Register" name="GMAC_RPSF" offset="0x044" rw="RW" size="4">
          <bitfield caption="Receive Partial Store and Forward Address" mask="0x00000FFF" name="RPB1ADR"/>
          <bitfield caption="Enable RX Partial Store and Forward Operation" mask="0x80000000" name="ENRXP"/>
        </register>
        <register caption="RX Jumbo Frame Max Length Register" name="GMAC_RJFML" offset="0x048" rw="RW" size="4">
          <bitfield caption="Frame Max Length" mask="0x00003FFF" name="FML"/>
        </register>
        <register caption="Hash Register Bottom" name="GMAC_HRB" offset="0x080" rw="RW" size="4">
          <bitfield caption="Hash Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Hash Register Top" name="GMAC_HRT" offset="0x084" rw="RW" size="4">
          <bitfield caption="Hash Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register-group caption="Specific Address 1 Bottom Register" offset="0x088" name="GMAC_SA" size="8" count="4" start-index="1" name-in-module="GMAC_SA"/>
        <register caption="Type ID Match 1 Register" name="GMAC_TIDM1" offset="0x0A8" rw="RW" size="4">
          <bitfield caption="Type ID Match 1" mask="0x0000FFFF" name="TID"/>
          <bitfield caption="Enable Copying of TID Matched Frames" mask="0x80000000" name="ENID1"/>
        </register>
        <register caption="Type ID Match 2 Register" name="GMAC_TIDM2" offset="0x0AC" rw="RW" size="4">
          <bitfield caption="Type ID Match 2" mask="0x0000FFFF" name="TID"/>
          <bitfield caption="Enable Copying of TID Matched Frames" mask="0x80000000" name="ENID2"/>
        </register>
        <register caption="Type ID Match 3 Register" name="GMAC_TIDM3" offset="0x0B0" rw="RW" size="4">
          <bitfield caption="Type ID Match 3" mask="0x0000FFFF" name="TID"/>
          <bitfield caption="Enable Copying of TID Matched Frames" mask="0x80000000" name="ENID3"/>
        </register>
        <register caption="Type ID Match 4 Register" name="GMAC_TIDM4" offset="0x0B4" rw="RW" size="4">
          <bitfield caption="Type ID Match 4" mask="0x0000FFFF" name="TID"/>
          <bitfield caption="Enable Copying of TID Matched Frames" mask="0x80000000" name="ENID4"/>
        </register>
        <register caption="Wake on LAN Register" name="GMAC_WOL" offset="0x0B8" rw="RW" size="4">
          <bitfield caption="ARP Request IP Address" mask="0x0000FFFF" name="IP"/>
          <bitfield caption="Magic Packet Event Enable" mask="0x00010000" name="MAG"/>
          <bitfield caption="ARP Request IP Address" mask="0x00020000" name="ARP"/>
          <bitfield caption="Specific Address Register 1 Event Enable" mask="0x00040000" name="SA1"/>
          <bitfield caption="Multicast Hash Event Enable" mask="0x00080000" name="MTI"/>
        </register>
        <register caption="IPG Stretch Register" name="GMAC_IPGS" offset="0x0BC" rw="RW" size="4">
          <bitfield caption="Frame Length" mask="0x0000FFFF" name="FL"/>
        </register>
        <register caption="Stacked VLAN Register" name="GMAC_SVLAN" offset="0x0C0" rw="RW" size="4">
          <bitfield caption="User Defined VLAN_TYPE Field" mask="0x0000FFFF" name="VLAN_TYPE"/>
          <bitfield caption="Enable Stacked VLAN Processing Mode" mask="0x80000000" name="ESVLAN"/>
        </register>
        <register caption="Transmit PFC Pause Register" name="GMAC_TPFCP" offset="0x0C4" rw="RW" size="4">
          <bitfield caption="Priority Enable Vector" mask="0x000000FF" name="PEV"/>
          <bitfield caption="Pause Quantum" mask="0x0000FF00" name="PQ"/>
        </register>
        <register caption="Specific Address 1 Mask Bottom Register" name="GMAC_SAMB1" offset="0x0C8" rw="RW" size="4">
          <bitfield caption="Specific Address 1 Mask" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 1 Mask Top Register" name="GMAC_SAMT1" offset="0x0CC" rw="RW" size="4">
          <bitfield caption="Specific Address 1 Mask" mask="0x0000FFFF" name="ADDR"/>
        </register>
        <register caption="1588 Timer Nanosecond Comparison Register" name="GMAC_NSC" offset="0x0DC" rw="RW" size="4">
          <bitfield caption="1588 Timer Nanosecond Comparison Value" mask="0x003FFFFF" name="NANOSEC"/>
        </register>
        <register caption="1588 Timer Second Comparison Low Register" name="GMAC_SCL" offset="0x0E0" rw="RW" size="4">
          <bitfield caption="1588 Timer Second Comparison Value" mask="0xFFFFFFFF" name="SEC"/>
        </register>
        <register caption="1588 Timer Second Comparison High Register" name="GMAC_SCH" offset="0x0E4" rw="RW" size="4">
          <bitfield caption="1588 Timer Second Comparison Value" mask="0x0000FFFF" name="SEC"/>
        </register>
        <register caption="PTP Event Frame Transmitted Seconds High Register" name="GMAC_EFTSH" offset="0x0E8" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x0000FFFF" name="RUD"/>
        </register>
        <register caption="PTP Event Frame Received Seconds High Register" name="GMAC_EFRSH" offset="0x0EC" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x0000FFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Transmitted Seconds High Register" name="GMAC_PEFTSH" offset="0x0F0" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x0000FFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Received Seconds High Register" name="GMAC_PEFRSH" offset="0x0F4" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x0000FFFF" name="RUD"/>
        </register>
        <register caption="Octets Transmitted Low Register" name="GMAC_OTLO" offset="0x100" rw="R" size="4">
          <bitfield caption="Transmitted Octets" mask="0xFFFFFFFF" name="TXO"/>
        </register>
        <register caption="Octets Transmitted High Register" name="GMAC_OTHI" offset="0x104" rw="R" size="4">
          <bitfield caption="Transmitted Octets" mask="0x0000FFFF" name="TXO"/>
        </register>
        <register caption="Frames Transmitted Register" name="GMAC_FT" offset="0x108" rw="R" size="4">
          <bitfield caption="Frames Transmitted without Error" mask="0xFFFFFFFF" name="FTX"/>
        </register>
        <register caption="Broadcast Frames Transmitted Register" name="GMAC_BCFT" offset="0x10C" rw="R" size="4">
          <bitfield caption="Broadcast Frames Transmitted without Error" mask="0xFFFFFFFF" name="BFTX"/>
        </register>
        <register caption="Multicast Frames Transmitted Register" name="GMAC_MFT" offset="0x110" rw="R" size="4">
          <bitfield caption="Multicast Frames Transmitted without Error" mask="0xFFFFFFFF" name="MFTX"/>
        </register>
        <register caption="Pause Frames Transmitted Register" name="GMAC_PFT" offset="0x114" rw="R" size="4">
          <bitfield caption="Pause Frames Transmitted Register" mask="0x0000FFFF" name="PFTX"/>
        </register>
        <register caption="64 Byte Frames Transmitted Register" name="GMAC_BFT64" offset="0x118" rw="R" size="4">
          <bitfield caption="64 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="65 to 127 Byte Frames Transmitted Register" name="GMAC_TBFT127" offset="0x11C" rw="R" size="4">
          <bitfield caption="65 to 127 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="128 to 255 Byte Frames Transmitted Register" name="GMAC_TBFT255" offset="0x120" rw="R" size="4">
          <bitfield caption="128 to 255 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="256 to 511 Byte Frames Transmitted Register" name="GMAC_TBFT511" offset="0x124" rw="R" size="4">
          <bitfield caption="256 to 511 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="512 to 1023 Byte Frames Transmitted Register" name="GMAC_TBFT1023" offset="0x128" rw="R" size="4">
          <bitfield caption="512 to 1023 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="1024 to 1518 Byte Frames Transmitted Register" name="GMAC_TBFT1518" offset="0x12C" rw="R" size="4">
          <bitfield caption="1024 to 1518 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="Greater Than 1518 Byte Frames Transmitted Register" name="GMAC_GTBFT1518" offset="0x130" rw="R" size="4">
          <bitfield caption="Greater than 1518 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="Transmit Underruns Register" name="GMAC_TUR" offset="0x134" rw="R" size="4">
          <bitfield caption="Transmit Underruns" mask="0x000003FF" name="TXUNR"/>
        </register>
        <register caption="Single Collision Frames Register" name="GMAC_SCF" offset="0x138" rw="R" size="4">
          <bitfield caption="Single Collision" mask="0x0003FFFF" name="SCOL"/>
        </register>
        <register caption="Multiple Collision Frames Register" name="GMAC_MCF" offset="0x13C" rw="R" size="4">
          <bitfield caption="Multiple Collision" mask="0x0003FFFF" name="MCOL"/>
        </register>
        <register caption="Excessive Collisions Register" name="GMAC_EC" offset="0x140" rw="R" size="4">
          <bitfield caption="Excessive Collisions" mask="0x000003FF" name="XCOL"/>
        </register>
        <register caption="Late Collisions Register" name="GMAC_LC" offset="0x144" rw="R" size="4">
          <bitfield caption="Late Collisions" mask="0x000003FF" name="LCOL"/>
        </register>
        <register caption="Deferred Transmission Frames Register" name="GMAC_DTF" offset="0x148" rw="R" size="4">
          <bitfield caption="Deferred Transmission" mask="0x0003FFFF" name="DEFT"/>
        </register>
        <register caption="Carrier Sense Errors Register" name="GMAC_CSE" offset="0x14C" rw="R" size="4">
          <bitfield caption="Carrier Sense Error" mask="0x000003FF" name="CSR"/>
        </register>
        <register caption="Octets Received Low Received Register" name="GMAC_ORLO" offset="0x150" rw="R" size="4">
          <bitfield caption="Received Octets" mask="0xFFFFFFFF" name="RXO"/>
        </register>
        <register caption="Octets Received High Received Register" name="GMAC_ORHI" offset="0x154" rw="R" size="4">
          <bitfield caption="Received Octets" mask="0x0000FFFF" name="RXO"/>
        </register>
        <register caption="Frames Received Register" name="GMAC_FR" offset="0x158" rw="R" size="4">
          <bitfield caption="Frames Received without Error" mask="0xFFFFFFFF" name="FRX"/>
        </register>
        <register caption="Broadcast Frames Received Register" name="GMAC_BCFR" offset="0x15C" rw="R" size="4">
          <bitfield caption="Broadcast Frames Received without Error" mask="0xFFFFFFFF" name="BFRX"/>
        </register>
        <register caption="Multicast Frames Received Register" name="GMAC_MFR" offset="0x160" rw="R" size="4">
          <bitfield caption="Multicast Frames Received without Error" mask="0xFFFFFFFF" name="MFRX"/>
        </register>
        <register caption="Pause Frames Received Register" name="GMAC_PFR" offset="0x164" rw="R" size="4">
          <bitfield caption="Pause Frames Received Register" mask="0x0000FFFF" name="PFRX"/>
        </register>
        <register caption="64 Byte Frames Received Register" name="GMAC_BFR64" offset="0x168" rw="R" size="4">
          <bitfield caption="64 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="65 to 127 Byte Frames Received Register" name="GMAC_TBFR127" offset="0x16C" rw="R" size="4">
          <bitfield caption="65 to 127 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="128 to 255 Byte Frames Received Register" name="GMAC_TBFR255" offset="0x170" rw="R" size="4">
          <bitfield caption="128 to 255 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="256 to 511 Byte Frames Received Register" name="GMAC_TBFR511" offset="0x174" rw="R" size="4">
          <bitfield caption="256 to 511 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="512 to 1023 Byte Frames Received Register" name="GMAC_TBFR1023" offset="0x178" rw="R" size="4">
          <bitfield caption="512 to 1023 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="1024 to 1518 Byte Frames Received Register" name="GMAC_TBFR1518" offset="0x17C" rw="R" size="4">
          <bitfield caption="1024 to 1518 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="1519 to Maximum Byte Frames Received Register" name="GMAC_TMXBFR" offset="0x180" rw="R" size="4">
          <bitfield caption="1519 to Maximum Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="Undersize Frames Received Register" name="GMAC_UFR" offset="0x184" rw="R" size="4">
          <bitfield caption="Undersize Frames Received" mask="0x000003FF" name="UFRX"/>
        </register>
        <register caption="Oversize Frames Received Register" name="GMAC_OFR" offset="0x188" rw="R" size="4">
          <bitfield caption="Oversized Frames Received" mask="0x000003FF" name="OFRX"/>
        </register>
        <register caption="Jabbers Received Register" name="GMAC_JR" offset="0x18C" rw="R" size="4">
          <bitfield caption="Jabbers Received" mask="0x000003FF" name="JRX"/>
        </register>
        <register caption="Frame Check Sequence Errors Register" name="GMAC_FCSE" offset="0x190" rw="R" size="4">
          <bitfield caption="Frame Check Sequence Errors" mask="0x000003FF" name="FCKR"/>
        </register>
        <register caption="Length Field Frame Errors Register" name="GMAC_LFFE" offset="0x194" rw="R" size="4">
          <bitfield caption="Length Field Frame Errors" mask="0x000003FF" name="LFER"/>
        </register>
        <register caption="Receive Symbol Errors Register" name="GMAC_RSE" offset="0x198" rw="R" size="4">
          <bitfield caption="Receive Symbol Errors" mask="0x000003FF" name="RXSE"/>
        </register>
        <register caption="Alignment Errors Register" name="GMAC_AE" offset="0x19C" rw="R" size="4">
          <bitfield caption="Alignment Errors" mask="0x000003FF" name="AER"/>
        </register>
        <register caption="Receive Resource Errors Register" name="GMAC_RRE" offset="0x1A0" rw="R" size="4">
          <bitfield caption="Receive Resource Errors" mask="0x0003FFFF" name="RXRER"/>
        </register>
        <register caption="Receive Overrun Register" name="GMAC_ROE" offset="0x1A4" rw="R" size="4">
          <bitfield caption="Receive Overruns" mask="0x000003FF" name="RXOVR"/>
        </register>
        <register caption="IP Header Checksum Errors Register" name="GMAC_IHCE" offset="0x1A8" rw="R" size="4">
          <bitfield caption="IP Header Checksum Errors" mask="0x000000FF" name="HCKER"/>
        </register>
        <register caption="TCP Checksum Errors Register" name="GMAC_TCE" offset="0x1AC" rw="R" size="4">
          <bitfield caption="TCP Checksum Errors" mask="0x000000FF" name="TCKER"/>
        </register>
        <register caption="UDP Checksum Errors Register" name="GMAC_UCE" offset="0x1B0" rw="R" size="4">
          <bitfield caption="UDP Checksum Errors" mask="0x000000FF" name="UCKER"/>
        </register>
        <register caption="1588 Timer Increment Sub-nanoseconds Register" name="GMAC_TISUBN" offset="0x1BC" rw="RW" size="4">
          <bitfield caption="Lower Significant Bits of Timer Increment Register" mask="0x0000FFFF" name="LSBTIR"/>
        </register>
        <register caption="1588 Timer Seconds High Register" name="GMAC_TSH" offset="0x1C0" rw="RW" size="4">
          <bitfield caption="Timer Count in Seconds" mask="0x0000FFFF" name="TCS"/>
        </register>
        <register caption="1588 Timer Seconds Low Register" name="GMAC_TSL" offset="0x1D0" rw="RW" size="4">
          <bitfield caption="Timer Count in Seconds" mask="0xFFFFFFFF" name="TCS"/>
        </register>
        <register caption="1588 Timer Nanoseconds Register" name="GMAC_TN" offset="0x1D4" rw="RW" size="4">
          <bitfield caption="Timer Count in Nanoseconds" mask="0x3FFFFFFF" name="TNS"/>
        </register>
        <register caption="1588 Timer Adjust Register" name="GMAC_TA" offset="0x1D8" rw="W" size="4">
          <bitfield caption="Increment/Decrement" mask="0x3FFFFFFF" name="ITDT"/>
          <bitfield caption="Adjust 1588 Timer" mask="0x80000000" name="ADJ"/>
        </register>
        <register caption="1588 Timer Increment Register" name="GMAC_TI" offset="0x1DC" rw="RW" size="4">
          <bitfield caption="Count Nanoseconds" mask="0x000000FF" name="CNS"/>
          <bitfield caption="Alternative Count Nanoseconds" mask="0x0000FF00" name="ACNS"/>
          <bitfield caption="Number of Increments" mask="0x00FF0000" name="NIT"/>
        </register>
        <register caption="PTP Event Frame Transmitted Seconds Low Register" name="GMAC_EFTSL" offset="0x1E0" rw="R" size="4">
          <bitfield caption="Register Update" mask="0xFFFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Event Frame Transmitted Nanoseconds Register" name="GMAC_EFTN" offset="0x1E4" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x3FFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Event Frame Received Seconds Low Register" name="GMAC_EFRSL" offset="0x1E8" rw="R" size="4">
          <bitfield caption="Register Update" mask="0xFFFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Event Frame Received Nanoseconds Register" name="GMAC_EFRN" offset="0x1EC" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x3FFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Transmitted Seconds Low Register" name="GMAC_PEFTSL" offset="0x1F0" rw="R" size="4">
          <bitfield caption="Register Update" mask="0xFFFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Transmitted Nanoseconds Register" name="GMAC_PEFTN" offset="0x1F4" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x3FFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Received Seconds Low Register" name="GMAC_PEFRSL" offset="0x1F8" rw="R" size="4">
          <bitfield caption="Register Update" mask="0xFFFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Received Nanoseconds Register" name="GMAC_PEFRN" offset="0x1FC" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x3FFFFFFF" name="RUD"/>
        </register>
        <register caption="Received LPI Transitions" name="GMAC_RXLPI" offset="0x270" rw="R" size="4">
          <bitfield caption="Count of RX LPI transitions (cleared on read)" mask="0x0000FFFF" name="COUNT"/>
        </register>
        <register caption="Received LPI Time" name="GMAC_RXLPITIME" offset="0x274" rw="R" size="4">
          <bitfield caption="Time in LPI (cleared on read)" mask="0x00FFFFFF" name="LPITIME"/>
        </register>
        <register caption="Transmit LPI Transitions" name="GMAC_TXLPI" offset="0x278" rw="R" size="4">
          <bitfield caption="Count of LPI transitions (cleared on read)" mask="0x0000FFFF" name="COUNT"/>
        </register>
        <register caption="Transmit LPI Time" name="GMAC_TXLPITIME" offset="0x27C" rw="R" size="4">
          <bitfield caption="Time in LPI (cleared on read)" mask="0x00FFFFFF" name="LPITIME"/>
        </register>
        <register caption="Interrupt Status Register Priority Queue (1..2)" name="GMAC_ISRPQ" offset="0x400" rw="R" size="4" count="2" atomic-op="clear:GMAC_ISRPQ">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Transmit Buffer Queue Base Address Register Priority Queue (1..2)" name="GMAC_TBQBAPQ" offset="0x440" rw="RW" size="4" count="2">
          <bitfield caption="Transmit Buffer Queue Base Address" mask="0xFFFFFFFC" name="TXBQBA"/>
        </register>
        <register caption="Receive Buffer Queue Base Address Register Priority Queue (1..2)" name="GMAC_RBQBAPQ" offset="0x480" rw="RW" size="4" count="2">
          <bitfield caption="Receive Buffer Queue Base Address" mask="0xFFFFFFFC" name="RXBQBA"/>
        </register>
        <register caption="Receive Buffer Size Register Priority Queue (1..2)" name="GMAC_RBSRPQ" offset="0x4A0" rw="RW" size="4" count="2">
          <bitfield caption="Receive Buffer Size" mask="0x0000FFFF" name="RBS"/>
        </register>
        <register caption="Credit-Based Shaping Control Register" name="GMAC_CBSCR" offset="0x4BC" rw="RW" size="4">
          <bitfield caption="Queue B CBS Enable" mask="0x00000001" name="QBE"/>
          <bitfield caption="Queue A CBS Enable" mask="0x00000002" name="QAE"/>
        </register>
        <register caption="Credit-Based Shaping IdleSlope Register for Queue A" name="GMAC_CBSISQA" offset="0x4C0" rw="RW" size="4">
          <bitfield caption="IdleSlope" mask="0xFFFFFFFF" name="IS"/>
        </register>
        <register caption="Credit-Based Shaping IdleSlope Register for Queue B" name="GMAC_CBSISQB" offset="0x4C4" rw="RW" size="4">
          <bitfield caption="IdleSlope" mask="0xFFFFFFFF" name="IS"/>
        </register>
        <register caption="Screening Type 1 Register Priority Queue" name="GMAC_ST1RPQ" offset="0x500" rw="RW" size="4" count="4">
          <bitfield caption="Queue Number (0-2)" mask="0x00000007" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type 2 Register Priority Queue" name="GMAC_ST2RPQ" offset="0x540" rw="RW" size="4" count="8">
          <bitfield caption="Queue Number (0-2)" mask="0x00000007" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x00000070" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
          <bitfield caption="Index of Screening Type 2 EtherType register x" mask="0x00000E00" name="I2ETH"/>
          <bitfield caption="EtherType Enable" mask="0x00001000" name="ETHE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x0003E000" name="COMPA"/>
          <bitfield caption="Compare A Enable" mask="0x00040000" name="COMPAE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x00F80000" name="COMPB"/>
          <bitfield caption="Compare B Enable" mask="0x01000000" name="COMPBE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x3E000000" name="COMPC"/>
          <bitfield caption="Compare C Enable" mask="0x40000000" name="COMPCE"/>
        </register>
        <register caption="Interrupt Enable Register Priority Queue (1..2)" name="GMAC_IERPQ" offset="0x600" rw="W" size="4" count="2" atomic-op="set:GMAC_IMRPQ">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Disable Register Priority Queue (1..2)" name="GMAC_IDRPQ" offset="0x620" rw="W" size="4" count="2" atomic-op="clear:GMAC_IMRPQ">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Mask Register Priority Queue (1..2)" name="GMAC_IMRPQ" offset="0x640" rw="RW" size="4" count="2" atomic-op="read:GMAC_IMRPQ">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="AHB Error" mask="0x00000040" name="AHB"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Screening Type 2 Ethertype Register" name="GMAC_ST2ER" offset="0x6E0" rw="RW" size="4" count="4">
          <bitfield caption="Ethertype Compare Value" mask="0x0000FFFF" name="COMPVAL"/>
        </register>
        <register-group caption="Screening Type 2 Compare Word 0 Register" offset="0x700" name="GMAC_ST2CW" size="8" count="24" name-in-module="GMAC_ST2CW"/>
      </register-group>
      <value-group caption="MDC CLock Division" name="GMAC_NCFGR__CLK">
        <value caption="MCK divided by 8 (MCK up to 20 MHz)" name="MCK_8" value="0x0"/>
        <value caption="MCK divided by 16 (MCK up to 40 MHz)" name="MCK_16" value="0x1"/>
        <value caption="MCK divided by 32 (MCK up to 80 MHz)" name="MCK_32" value="0x2"/>
        <value caption="MCK divided by 48 (MCK up to 120 MHz)" name="MCK_48" value="0x3"/>
        <value caption="MCK divided by 64 (MCK up to 160 MHz)" name="MCK_64" value="0x4"/>
        <value caption="MCK divided by 96 (MCK up to 240 MHz)" name="MCK_96" value="0x5"/>
      </value-group>
      <value-group caption="Fixed Burst Length for DMA Data Operations:" name="GMAC_DCFGR__FBLDO">
        <value caption="00001: Always use SINGLE AHB bursts" name="SINGLE" value="0x1"/>
        <value caption="001xx: Attempt to use INCR4 AHB bursts (Default)" name="INCR4" value="0x4"/>
        <value caption="01xxx: Attempt to use INCR8 AHB bursts" name="INCR8" value="0x8"/>
        <value caption="1xxxx: Attempt to use INCR16 AHB bursts" name="INCR16" value="0x10"/>
      </value-group>
      <value-group caption="Receiver Packet Buffer Memory Size Select" name="GMAC_DCFGR__RXBMS">
        <value caption="4/8 Kbyte Memory Size" name="EIGHTH" value="0x0"/>
        <value caption="4/4 Kbytes Memory Size" name="QUARTER" value="0x1"/>
        <value caption="4/2 Kbytes Memory Size" name="HALF" value="0x2"/>
        <value caption="4 Kbytes Memory Size" name="FULL" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW1__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
    </module>
    <module caption="Inter-IC Sound Controller" id="11241" name="I2SC" version="N">
      <register-group name="I2SC">
        <register caption="Control Register" name="I2SC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Receiver Enable" mask="0x00000001" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000002" name="RXDIS"/>
          <bitfield caption="Clocks Enable" mask="0x00000004" name="CKEN"/>
          <bitfield caption="Clocks Disable" mask="0x00000008" name="CKDIS"/>
          <bitfield caption="Transmitter Enable" mask="0x00000010" name="TXEN"/>
          <bitfield caption="Transmitter Disable" mask="0x00000020" name="TXDIS"/>
          <bitfield caption="Software Reset" mask="0x00000080" name="SWRST"/>
        </register>
        <register caption="Mode Register" name="I2SC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Inter-IC Sound Controller Mode" mask="0x00000001" name="MODE" values="I2SC_MR__MODE"/>
          <bitfield caption="Data Word Length" mask="0x0000001C" name="DATALENGTH" values="I2SC_MR__DATALENGTH"/>
          <bitfield caption="Data Format" mask="0x000000C0" name="FORMAT" values="I2SC_MR__FORMAT"/>
          <bitfield caption="Receive Mono" mask="0x00000100" name="RXMONO"/>
          <bitfield caption="Loopback Test Mode" mask="0x00000400" name="RXLOOP"/>
          <bitfield caption="Transmit Mono" mask="0x00001000" name="TXMONO"/>
          <bitfield caption="Transmit Data when Underrun" mask="0x00004000" name="TXSAME"/>
          <bitfield caption="Selected Clock to I2SC Master Clock Ratio" mask="0x003F0000" name="IMCKDIV"/>
          <bitfield caption="Master Clock to fs Ratio" mask="0x3F000000" name="IMCKFS" values="I2SC_MR__IMCKFS"/>
          <bitfield caption="Master Clock Mode" mask="0x40000000" name="IMCKMODE"/>
          <bitfield caption="I2SC_WS Slot Width" mask="0x80000000" name="IWS"/>
        </register>
        <register caption="Status Register" name="I2SC_SR" offset="0x08" rw="R" size="4">
          <bitfield caption="Receiver Enabled" mask="0x00000001" name="RXEN"/>
          <bitfield caption="Receive Ready" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Receive Overrun" mask="0x00000004" name="RXOR"/>
          <bitfield caption="Transmitter Enabled" mask="0x00000010" name="TXEN"/>
          <bitfield caption="Transmit Ready" mask="0x00000020" name="TXRDY"/>
          <bitfield caption="Transmit Underrun" mask="0x00000040" name="TXUR"/>
          <bitfield caption="Receive Overrun Channel" mask="0x00000300" name="RXORCH"/>
          <bitfield caption="Transmit Underrun Channel" mask="0x00300000" name="TXURCH"/>
        </register>
        <register caption="Status Clear Register" name="I2SC_SCR" offset="0x0C" rw="W" size="4">
          <bitfield caption="Receive Overrun Status Clear" mask="0x00000004" name="RXOR"/>
          <bitfield caption="Transmit Underrun Status Clear" mask="0x00000040" name="TXUR"/>
          <bitfield caption="Receive Overrun Per Channel Status Clear" mask="0x00000300" name="RXORCH"/>
          <bitfield caption="Transmit Underrun Per Channel Status Clear" mask="0x00300000" name="TXURCH"/>
        </register>
        <register caption="Status Set Register" name="I2SC_SSR" offset="0x10" rw="W" size="4">
          <bitfield caption="Receive Overrun Status Set" mask="0x00000004" name="RXOR"/>
          <bitfield caption="Transmit Underrun Status Set" mask="0x00000040" name="TXUR"/>
          <bitfield caption="Receive Overrun Per Channel Status Set" mask="0x00000300" name="RXORCH"/>
          <bitfield caption="Transmit Underrun Per Channel Status Set" mask="0x00300000" name="TXURCH"/>
        </register>
        <register caption="Interrupt Enable Register" name="I2SC_IER" offset="0x14" rw="W" size="4">
          <bitfield caption="Receiver Ready Interrupt Enable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Receiver Overrun Interrupt Enable" mask="0x00000004" name="RXOR"/>
          <bitfield caption="Transmit Ready Interrupt Enable" mask="0x00000020" name="TXRDY"/>
          <bitfield caption="Transmit Underflow Interrupt Enable" mask="0x00000040" name="TXUR"/>
        </register>
        <register caption="Interrupt Disable Register" name="I2SC_IDR" offset="0x18" rw="W" size="4">
          <bitfield caption="Receiver Ready Interrupt Disable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Receiver Overrun Interrupt Disable" mask="0x00000004" name="RXOR"/>
          <bitfield caption="Transmit Ready Interrupt Disable" mask="0x00000020" name="TXRDY"/>
          <bitfield caption="Transmit Underflow Interrupt Disable" mask="0x00000040" name="TXUR"/>
        </register>
        <register caption="Interrupt Mask Register" name="I2SC_IMR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Receiver Ready Interrupt Disable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Receiver Overrun Interrupt Disable" mask="0x00000004" name="RXOR"/>
          <bitfield caption="Transmit Ready Interrupt Disable" mask="0x00000020" name="TXRDY"/>
          <bitfield caption="Transmit Underflow Interrupt Disable" mask="0x00000040" name="TXUR"/>
        </register>
        <register caption="Receiver Holding Register" name="I2SC_RHR" offset="0x20" rw="R" size="4">
          <bitfield caption="Receiver Holding Register" mask="0xFFFFFFFF" name="RHR"/>
        </register>
        <register caption="Transmitter Holding Register" name="I2SC_THR" offset="0x24" rw="W" size="4">
          <bitfield caption="Transmitter Holding Register" mask="0xFFFFFFFF" name="THR"/>
        </register>
      </register-group>
      <value-group caption="Inter-IC Sound Controller Mode" name="I2SC_MR__MODE">
        <value caption="I2SC_CK and I2SC_WS pin inputs used as bit clock and word select/frame synchronization." name="SLAVE" value="0"/>
        <value caption="Bit clock and word select/frame synchronization generated by I2SC from MCK and output to I2SC_CK and I2SC_WS pins. Peripheral clock or GCLK is output as master clock on I2SC_MCK if I2SC_MR.IMCKMODE is set." name="MASTER" value="1"/>
      </value-group>
      <value-group caption="Data Word Length" name="I2SC_MR__DATALENGTH">
        <value caption="Data length is set to 32 bits" name="_32_BITS" value="0x0"/>
        <value caption="Data length is set to 24 bits" name="_24_BITS" value="0x1"/>
        <value caption="Data length is set to 20 bits" name="_20_BITS" value="0x2"/>
        <value caption="Data length is set to 18 bits" name="_18_BITS" value="0x3"/>
        <value caption="Data length is set to 16 bits" name="_16_BITS" value="0x4"/>
        <value caption="Data length is set to 16-bit compact stereo. Left sample in bits 15:0 and right sample in bits 31:16 of same word." name="_16_BITS_COMPACT" value="0x5"/>
        <value caption="Data length is set to 8 bits" name="_8_BITS" value="0x6"/>
        <value caption="Data length is set to 8-bit compact stereo. Left sample in bits 7:0 and right sample in bits 15:8 of the same word." name="_8_BITS_COMPACT" value="0x7"/>
      </value-group>
      <value-group caption="Data Format" name="I2SC_MR__FORMAT">
        <value caption="I2S format, stereo with I2SC_WS low for left channel, and MSB of sample starting one I2SC_CK period after I2SC_WS edge" name="I2S" value="0"/>
        <value caption="Left-justified format, stereo with I2SC_WS high for left channel, and MSB of sample starting on I2SC_WS edge" name="LJ" value="1"/>
      </value-group>
      <value-group caption="Master Clock to fs Ratio" name="I2SC_MR__IMCKFS">
        <value caption="Sample frequency ratio set to 32" name="M2SF32" value="0x0"/>
        <value caption="Sample frequency ratio set to 64" name="M2SF64" value="0x1"/>
        <value caption="Sample frequency ratio set to 96" name="M2SF96" value="0x2"/>
        <value caption="Sample frequency ratio set to 128" name="M2SF128" value="0x3"/>
        <value caption="Sample frequency ratio set to 192" name="M2SF192" value="0x5"/>
        <value caption="Sample frequency ratio set to 256" name="M2SF256" value="0x7"/>
        <value caption="Sample frequency ratio set to 384" name="M2SF384" value="0xB"/>
        <value caption="Sample frequency ratio set to 512" name="M2SF512" value="0xF"/>
        <value caption="Sample frequency ratio set to 768" name="M2SF768" value="0x17"/>
        <value caption="Sample frequency ratio set to 1024" name="M2SF1024" value="0x1F"/>
        <value caption="Sample frequency ratio set to 1536" name="M2SF1536" value="0x2F"/>
        <value caption="Sample frequency ratio set to 2048" name="M2SF2048" value="0x3F"/>
      </value-group>
    </module>
    <module caption="Integrity Check Monitor" id="11105" name="ICM" version="I">
      <register-group name="ICM">
        <register caption="Configuration Register" name="ICM_CFG" offset="0x00" rw="RW" size="4">
          <bitfield caption="Write Back Disable" mask="0x00000001" name="WBDIS"/>
          <bitfield caption="End of Monitoring Disable" mask="0x00000002" name="EOMDIS"/>
          <bitfield caption="Secondary List Branching Disable" mask="0x00000004" name="SLBDIS"/>
          <bitfield caption="Bus Burden Control" mask="0x000000F0" name="BBC"/>
          <bitfield caption="Automatic Switch To Compare Digest" mask="0x00000100" name="ASCD"/>
          <bitfield caption="Dual Input Buffer" mask="0x00000200" name="DUALBUFF"/>
          <bitfield caption="User Initial Hash Value" mask="0x00001000" name="UIHASH"/>
          <bitfield caption="User SHA Algorithm" mask="0x0000E000" name="UALGO" values="ICM_CFG__UALGO"/>
          <bitfield caption="Region Hash Area Protection" mask="0x003F0000" name="HAPROT"/>
          <bitfield caption="Region Descriptor Area Protection" mask="0x3F000000" name="DAPROT"/>
        </register>
        <register caption="Control Register" name="ICM_CTRL" offset="0x04" rw="W" size="4">
          <bitfield caption="ICM Enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="ICM Disable Register" mask="0x00000002" name="DISABLE"/>
          <bitfield caption="Software Reset" mask="0x00000004" name="SWRST"/>
          <bitfield caption="Recompute Internal Hash" mask="0x000000F0" name="REHASH"/>
          <bitfield caption="Region Monitoring Disable" mask="0x00000F00" name="RMDIS"/>
          <bitfield caption="Region Monitoring Enable" mask="0x0000F000" name="RMEN"/>
        </register>
        <register caption="Status Register" name="ICM_SR" offset="0x08" rw="R" size="4">
          <bitfield caption="ICM Enable Register" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="Region Monitoring Disabled Raw Status" mask="0x00000F00" name="RAWRMDIS"/>
          <bitfield caption="Region Monitoring Disabled Status" mask="0x0000F000" name="RMDIS"/>
        </register>
        <register caption="Interrupt Enable Register" name="ICM_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Region Hash Completed Interrupt Enable" mask="0x0000000F" name="RHC"/>
          <bitfield caption="Region Digest Mismatch Interrupt Enable" mask="0x000000F0" name="RDM"/>
          <bitfield caption="Region Bus Error Interrupt Enable" mask="0x00000F00" name="RBE"/>
          <bitfield caption="Region Wrap Condition detected Interrupt Enable" mask="0x0000F000" name="RWC"/>
          <bitfield caption="Region End bit Condition Detected Interrupt Enable" mask="0x000F0000" name="REC"/>
          <bitfield caption="Region Status Updated Interrupt Disable" mask="0x00F00000" name="RSU"/>
          <bitfield caption="Undefined Register Access Detection Interrupt Enable" mask="0x01000000" name="URAD"/>
        </register>
        <register caption="Interrupt Disable Register" name="ICM_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Region Hash Completed Interrupt Disable" mask="0x0000000F" name="RHC"/>
          <bitfield caption="Region Digest Mismatch Interrupt Disable" mask="0x000000F0" name="RDM"/>
          <bitfield caption="Region Bus Error Interrupt Disable" mask="0x00000F00" name="RBE"/>
          <bitfield caption="Region Wrap Condition Detected Interrupt Disable" mask="0x0000F000" name="RWC"/>
          <bitfield caption="Region End bit Condition detected Interrupt Disable" mask="0x000F0000" name="REC"/>
          <bitfield caption="Region Status Updated Interrupt Disable" mask="0x00F00000" name="RSU"/>
          <bitfield caption="Undefined Register Access Detection Interrupt Disable" mask="0x01000000" name="URAD"/>
        </register>
        <register caption="Interrupt Mask Register" name="ICM_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Region Hash Completed Interrupt Mask" mask="0x0000000F" name="RHC"/>
          <bitfield caption="Region Digest Mismatch Interrupt Mask" mask="0x000000F0" name="RDM"/>
          <bitfield caption="Region Bus Error Interrupt Mask" mask="0x00000F00" name="RBE"/>
          <bitfield caption="Region Wrap Condition Detected Interrupt Mask" mask="0x0000F000" name="RWC"/>
          <bitfield caption="Region End bit Condition Detected Interrupt Mask" mask="0x000F0000" name="REC"/>
          <bitfield caption="Region Status Updated Interrupt Mask" mask="0x00F00000" name="RSU"/>
          <bitfield caption="Undefined Register Access Detection Interrupt Mask" mask="0x01000000" name="URAD"/>
        </register>
        <register caption="Interrupt Status Register" name="ICM_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Region Hash Completed" mask="0x0000000F" name="RHC"/>
          <bitfield caption="Region Digest Mismatch" mask="0x000000F0" name="RDM"/>
          <bitfield caption="Region Bus Error" mask="0x00000F00" name="RBE"/>
          <bitfield caption="Region Wrap Condition Detected" mask="0x0000F000" name="RWC"/>
          <bitfield caption="Region End Bit Condition Detected" mask="0x000F0000" name="REC"/>
          <bitfield caption="Region Status Updated Detected" mask="0x00F00000" name="RSU"/>
          <bitfield caption="Undefined Register Access Detection Status" mask="0x01000000" name="URAD"/>
        </register>
        <register caption="Undefined Access Status Register" name="ICM_UASR" offset="0x20" rw="R" size="4">
          <bitfield caption="Undefined Register Access Trace" mask="0x00000007" name="URAT" values="ICM_UASR__URAT"/>
        </register>
        <register caption="Region Descriptor Area Start Address Register" name="ICM_DSCR" offset="0x30" rw="RW" size="4">
          <bitfield caption="Descriptor Area Start Address" mask="0xFFFFFFC0" name="DASA"/>
        </register>
        <register caption="Region Hash Area Start Address Register" name="ICM_HASH" offset="0x34" rw="RW" size="4">
          <bitfield caption="Hash Area Start Address" mask="0xFFFFFF80" name="HASA"/>
        </register>
        <register caption="User Initial Hash Value 0 Register" count="8" name="ICM_UIHVAL" offset="0x38" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
      </register-group>
      <value-group caption="User SHA Algorithm" name="ICM_CFG__UALGO">
        <value caption="SHA1 algorithm processed" name="SHA1" value="0x0"/>
        <value caption="SHA256 algorithm processed" name="SHA256" value="0x1"/>
        <value caption="SHA224 algorithm processed" name="SHA224" value="0x4"/>
      </value-group>
      <value-group caption="Undefined Register Access Trace" name="ICM_UASR__URAT">
        <value caption="Unspecified structure member set to one detected when the descriptor is loaded." name="UNSPEC_STRUCT_MEMBER" value="0x0"/>
        <value caption="ICM_CFG modified during active monitoring." name="ICM_CFG_MODIFIED" value="0x1"/>
        <value caption="ICM_DSCR modified during active monitoring." name="ICM_DSCR_MODIFIED" value="0x2"/>
        <value caption="ICM_HASH modified during active monitoring" name="ICM_HASH_MODIFIED" value="0x3"/>
        <value caption="Write-only register read access" name="READ_ACCESS" value="0x4"/>
      </value-group>
    </module>
    <module caption="Image Sensor Controller" id="11290" name="ISC" version="G">
      <register-group name="ISC_SUB0" size="8">
        <register caption="DMA Address 0 Register" name="ISC_DAD" offset="0x0" rw="RW" size="4">
          <bitfield caption="Channel 0 Address" mask="0xFFFFFFFF" name="AD0"/>
        </register>
        <register caption="DMA Stride 0 Register" name="ISC_DST" offset="0x4" rw="RW" size="4">
          <bitfield caption="Channel 0 Stride" mask="0xFFFFFFFF" name="ST0"/>
        </register>
      </register-group>
      <register-group name="ISC">
        <register caption="Control Enable Register" name="ISC_CTRLEN" offset="0x00" rw="W" size="4">
          <bitfield caption="Capture Input Stream Command" mask="0x00000001" name="CAPTURE"/>
          <bitfield caption="Update Profile" mask="0x00000002" name="UPPRO"/>
          <bitfield caption="Histogram Request" mask="0x00000004" name="HISREQ"/>
          <bitfield caption="Histogram Clear" mask="0x00000008" name="HISCLR"/>
        </register>
        <register caption="Control Disable Register" name="ISC_CTRLDIS" offset="0x04" rw="W" size="4">
          <bitfield caption="Capture Disable" mask="0x00000001" name="DISABLE"/>
          <bitfield caption="Software Reset" mask="0x00000100" name="SWRST"/>
        </register>
        <register caption="Control Status Register" name="ISC_CTRLSR" offset="0x08" rw="R" size="4">
          <bitfield caption="Capture pending" mask="0x00000001" name="CAPTURE"/>
          <bitfield caption="Profile Update Pending" mask="0x00000002" name="UPPRO"/>
          <bitfield caption="Histogram Request Pending" mask="0x00000004" name="HISREQ"/>
          <bitfield caption="Field Status (only relevant when the video stream is interlaced)" mask="0x00000010" name="FIELD"/>
          <bitfield caption="Synchronization In Progress" mask="0x80000000" name="SIP"/>
        </register>
        <register caption="Parallel Front End Configuration 0 Register" name="ISC_PFE_CFG0" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Horizontal Synchronization Polarity" mask="0x00000001" name="HPOL"/>
          <bitfield caption="Vertical Synchronization Polarity" mask="0x00000002" name="VPOL"/>
          <bitfield caption="Pixel Clock Polarity" mask="0x00000004" name="PPOL"/>
          <bitfield caption="Field Polarity" mask="0x00000008" name="FPOL"/>
          <bitfield caption="Parallel Front End Mode" mask="0x00000070" name="MODE" values="ISC_PFE_CFG0__MODE"/>
          <bitfield caption="Continuous Acquisition" mask="0x00000080" name="CONT"/>
          <bitfield caption="Gated input clock" mask="0x00000100" name="GATED"/>
          <bitfield caption="CCIR656 input mode" mask="0x00000200" name="CCIR656"/>
          <bitfield caption="CCIR656 CRC Decoder" mask="0x00000400" name="CCIR_CRC"/>
          <bitfield caption="CCIR 10 bits or 8 bits" mask="0x00000800" name="CCIR10_8N"/>
          <bitfield caption="Column Cropping Enable" mask="0x00001000" name="COLEN"/>
          <bitfield caption="Row Cropping Enable" mask="0x00002000" name="ROWEN"/>
          <bitfield caption="Frame Skipping Counter" mask="0x00FF0000" name="SKIPCNT"/>
          <bitfield caption="CCIR Replication" mask="0x08000000" name="CCIR_REP"/>
          <bitfield caption="Bits Per Sample" mask="0x70000000" name="BPS" values="ISC_PFE_CFG0__BPS"/>
          <bitfield caption="Up Multiply with Replication" mask="0x80000000" name="REP"/>
        </register>
        <register caption="Parallel Front End Configuration 1 Register" name="ISC_PFE_CFG1" offset="0x10" rw="RW" size="4">
          <bitfield caption="Column Minimum Limit" mask="0x0000FFFF" name="COLMIN"/>
          <bitfield caption="Column Maximum Limit" mask="0xFFFF0000" name="COLMAX"/>
        </register>
        <register caption="Parallel Front End Configuration 2 Register" name="ISC_PFE_CFG2" offset="0x14" rw="RW" size="4">
          <bitfield caption="Row Minimum Limit" mask="0x0000FFFF" name="ROWMIN"/>
          <bitfield caption="Row Maximum Limit" mask="0xFFFF0000" name="ROWMAX"/>
        </register>
        <register caption="Clock Enable Register" name="ISC_CLKEN" offset="0x18" rw="W" size="4">
          <bitfield caption="ISP Clock Enable" mask="0x00000001" name="ICEN"/>
          <bitfield caption="Master Clock Enable" mask="0x00000002" name="MCEN"/>
        </register>
        <register caption="Clock Disable Register" name="ISC_CLKDIS" offset="0x1C" rw="W" size="4">
          <bitfield caption="ISP Clock Disable" mask="0x00000001" name="ICDIS"/>
          <bitfield caption="Master Clock Disable" mask="0x00000002" name="MCDIS"/>
          <bitfield caption="ISP Clock Software Reset" mask="0x00000100" name="ICSWRST"/>
          <bitfield caption="Master Clock Software Reset" mask="0x00000200" name="MCSWRST"/>
        </register>
        <register caption="Clock Status Register" name="ISC_CLKSR" offset="0x20" rw="R" size="4">
          <bitfield caption="ISP Clock Status Register" mask="0x00000001" name="ICSR"/>
          <bitfield caption="Master Clock Status Register" mask="0x00000002" name="MCSR"/>
          <bitfield caption="Synchronization In Progress" mask="0x80000000" name="SIP"/>
        </register>
        <register caption="Clock Configuration Register" name="ISC_CLKCFG" offset="0x24" rw="RW" size="4">
          <bitfield caption="ISP Clock Divider" mask="0x000000FF" name="ICDIV"/>
          <bitfield caption="ISP Clock Selection" mask="0x00000100" name="ICSEL"/>
          <bitfield caption="Master Clock Divider" mask="0x00FF0000" name="MCDIV"/>
          <bitfield caption="Master Clock Reference Clock Selection" mask="0x03000000" name="MCSEL"/>
        </register>
        <register caption="Interrupt Enable Register" name="ISC_INTEN" offset="0x28" rw="W" size="4">
          <bitfield caption="Vertical Synchronization Detection Interrupt Enable" mask="0x00000001" name="VD"/>
          <bitfield caption="Horizontal Synchronization Detection Interrupt Enable" mask="0x00000002" name="HD"/>
          <bitfield caption="Software Reset Completed Interrupt Enable" mask="0x00000010" name="SWRST"/>
          <bitfield caption="Disable Completed Interrupt Enable" mask="0x00000020" name="DIS"/>
          <bitfield caption="DMA Done Interrupt Enable" mask="0x00000100" name="DDONE"/>
          <bitfield caption="DMA List Done Interrupt Enable" mask="0x00000200" name="LDONE"/>
          <bitfield caption="Histogram Completed Interrupt Enable" mask="0x00001000" name="HISDONE"/>
          <bitfield caption="Histogram Clear Interrupt Enable" mask="0x00002000" name="HISCLR"/>
          <bitfield caption="Write Channel Error Interrupt Enable" mask="0x00010000" name="WERR"/>
          <bitfield caption="Read Channel Error Interrupt Enable" mask="0x00100000" name="RERR"/>
          <bitfield caption="Vertical Front Porch Overflow Interrupt Enable" mask="0x01000000" name="VFPOV"/>
          <bitfield caption="Data Overflow Interrupt Enable" mask="0x02000000" name="DAOV"/>
          <bitfield caption="Vertical Synchronization Timeout Interrupt Enable" mask="0x04000000" name="VDTO"/>
          <bitfield caption="Horizontal Synchronization Timeout Interrupt Enable" mask="0x08000000" name="HDTO"/>
          <bitfield caption="CCIR Decoder Error Interrupt Enable" mask="0x10000000" name="CCIRERR"/>
        </register>
        <register caption="Interrupt Disable Register" name="ISC_INTDIS" offset="0x2C" rw="W" size="4">
          <bitfield caption="Vertical Synchronization Detection Interrupt Disable" mask="0x00000001" name="VD"/>
          <bitfield caption="Horizontal Synchronization Detection Interrupt Disable" mask="0x00000002" name="HD"/>
          <bitfield caption="Software Reset Completed Interrupt Disable" mask="0x00000010" name="SWRST"/>
          <bitfield caption="Disable Completed Interrupt Disable" mask="0x00000020" name="DIS"/>
          <bitfield caption="DMA Done Interrupt Disable" mask="0x00000100" name="DDONE"/>
          <bitfield caption="DMA List Done Interrupt Disable" mask="0x00000200" name="LDONE"/>
          <bitfield caption="Histogram Completed Interrupt Disable" mask="0x00001000" name="HISDONE"/>
          <bitfield caption="Histogram Clear Interrupt Disable" mask="0x00002000" name="HISCLR"/>
          <bitfield caption="Write Channel Error Interrupt Disable" mask="0x00010000" name="WERR"/>
          <bitfield caption="Read Channel Error Interrupt Disable" mask="0x00100000" name="RERR"/>
          <bitfield caption="Vertical Front Porch Overflow Interrupt Disable" mask="0x01000000" name="VFPOV"/>
          <bitfield caption="Data Overflow Interrupt Disable" mask="0x02000000" name="DAOV"/>
          <bitfield caption="Vertical Synchronization Timeout Interrupt Disable" mask="0x04000000" name="VDTO"/>
          <bitfield caption="Horizontal Synchronization Timeout Interrupt Disable" mask="0x08000000" name="HDTO"/>
          <bitfield caption="CCIR Decoder Error Interrupt Disable" mask="0x10000000" name="CCIRERR"/>
        </register>
        <register caption="Interrupt Mask Register" name="ISC_INTMASK" offset="0x30" rw="R" size="4">
          <bitfield caption="Vertical Synchronization Detection Interrupt Mask" mask="0x00000001" name="VD"/>
          <bitfield caption="Horizontal Synchronization Detection Interrupt Mask" mask="0x00000002" name="HD"/>
          <bitfield caption="Software Reset Completed Interrupt Mask" mask="0x00000010" name="SWRST"/>
          <bitfield caption="Disable Completed Interrupt Mask" mask="0x00000020" name="DIS"/>
          <bitfield caption="DMA Done Interrupt Mask" mask="0x00000100" name="DDONE"/>
          <bitfield caption="DMA List Done Interrupt Mask" mask="0x00000200" name="LDONE"/>
          <bitfield caption="Histogram Completed Interrupt Mask" mask="0x00001000" name="HISDONE"/>
          <bitfield caption="Histogram Clear Interrupt Mask" mask="0x00002000" name="HISCLR"/>
          <bitfield caption="Write Channel Error Interrupt Mask" mask="0x00010000" name="WERR"/>
          <bitfield caption="Read Channel Error Interrupt Mask" mask="0x00100000" name="RERR"/>
          <bitfield caption="Vertical Front Porch Overflow Interrupt Mask" mask="0x01000000" name="VFPOV"/>
          <bitfield caption="Data Overflow Interrupt Mask" mask="0x02000000" name="DAOV"/>
          <bitfield caption="Vertical Synchronization Timeout Interrupt Mask" mask="0x04000000" name="VDTO"/>
          <bitfield caption="Horizontal Synchronization Timeout Interrupt Mask" mask="0x08000000" name="HDTO"/>
          <bitfield caption="CCIR Decoder Error Interrupt Mask" mask="0x10000000" name="CCIRERR"/>
        </register>
        <register caption="Interrupt Status Register" name="ISC_INTSR" offset="0x34" rw="R" size="4">
          <bitfield caption="Vertical Synchronization Detected Interrupt" mask="0x00000001" name="VD"/>
          <bitfield caption="Horizontal Synchronization Detected Interrupt" mask="0x00000002" name="HD"/>
          <bitfield caption="Software Reset Completed Interrupt" mask="0x00000010" name="SWRST"/>
          <bitfield caption="Disable Completed Interrupt" mask="0x00000020" name="DIS"/>
          <bitfield caption="DMA Done Interrupt" mask="0x00000100" name="DDONE"/>
          <bitfield caption="DMA List Done Interrupt" mask="0x00000200" name="LDONE"/>
          <bitfield caption="Histogram Completed Interrupt" mask="0x00001000" name="HISDONE"/>
          <bitfield caption="Histogram Clear Interrupt" mask="0x00002000" name="HISCLR"/>
          <bitfield caption="Write Channel Error Interrupt" mask="0x00010000" name="WERR"/>
          <bitfield caption="Write Channel Error Identifier" mask="0x00060000" name="WERRID" values="ISC_INTSR__WERRID"/>
          <bitfield caption="Read Channel Error Interrupt" mask="0x00100000" name="RERR"/>
          <bitfield caption="Vertical Front Porch Overflow Interrupt" mask="0x01000000" name="VFPOV"/>
          <bitfield caption="Data Overflow Interrupt" mask="0x02000000" name="DAOV"/>
          <bitfield caption="Vertical Synchronization Timeout Interrupt" mask="0x04000000" name="VDTO"/>
          <bitfield caption="Horizontal Synchronization Timeout Interrupt" mask="0x08000000" name="HDTO"/>
          <bitfield caption="CCIR Decoder Error Interrupt" mask="0x10000000" name="CCIRERR"/>
        </register>
        <register caption="White Balance Control Register" name="ISC_WB_CTRL" offset="0x58" rw="RW" size="4">
          <bitfield caption="White Balance Enable" mask="0x00000001" name="ENABLE"/>
        </register>
        <register caption="White Balance Configuration Register" name="ISC_WB_CFG" offset="0x5C" rw="RW" size="4">
          <bitfield caption="White Balance Bayer Configuration (Pixel Color Pattern)" mask="0x00000003" name="BAYCFG" values="ISC_WB_CFG__BAYCFG"/>
        </register>
        <register caption="White Balance Offset for R, GR Register" name="ISC_WB_O_RGR" offset="0x60" rw="RW" size="4">
          <bitfield caption="Offset Red Component (signed 13 bits 1:12:0)" mask="0x00001FFF" name="ROFST"/>
          <bitfield caption="Offset Green Component for Red Row (signed 13 bits 1:12:0)" mask="0x1FFF0000" name="GROFST"/>
        </register>
        <register caption="White Balance Offset for B, GB Register" name="ISC_WB_O_BGB" offset="0x64" rw="RW" size="4">
          <bitfield caption="Offset Blue Component (signed 13 bits, 1:12:0)" mask="0x00001FFF" name="BOFST"/>
          <bitfield caption="Offset Green Component for Blue Row (signed 13 bits, 1:12:0)" mask="0x1FFF0000" name="GBOFST"/>
        </register>
        <register caption="White Balance Gain for R, GR Register" name="ISC_WB_G_RGR" offset="0x68" rw="RW" size="4">
          <bitfield caption="Red Component Gain (unsigned 13 bits, 0:4:9)" mask="0x00001FFF" name="RGAIN"/>
          <bitfield caption="Green Component (Red row) Gain (unsigned 13 bits, 0:4:9)" mask="0x1FFF0000" name="GRGAIN"/>
        </register>
        <register caption="White Balance Gain for B, GB Register" name="ISC_WB_G_BGB" offset="0x6C" rw="RW" size="4">
          <bitfield caption="Blue Component Gain (unsigned 13 bits, 0:4:9)" mask="0x00001FFF" name="BGAIN"/>
          <bitfield caption="Green Component (Blue row) Gain (unsigned 13 bits, 0:4:9)" mask="0x1FFF0000" name="GBGAIN"/>
        </register>
        <register caption="Color Filter Array Control Register" name="ISC_CFA_CTRL" offset="0x70" rw="RW" size="4">
          <bitfield caption="Color Filter Array Interpolation Enable" mask="0x00000001" name="ENABLE"/>
        </register>
        <register caption="Color Filter Array Configuration Register" name="ISC_CFA_CFG" offset="0x74" rw="RW" size="4">
          <bitfield caption="Color Filter Array Pattern" mask="0x00000003" name="BAYCFG" values="ISC_CFA_CFG__BAYCFG"/>
          <bitfield caption="Edge Interpolation" mask="0x00000010" name="EITPOL"/>
        </register>
        <register caption="Color Correction Control Register" name="ISC_CC_CTRL" offset="0x78" rw="RW" size="4">
          <bitfield caption="Color Correction Enable" mask="0x00000001" name="ENABLE"/>
        </register>
        <register caption="Color Correction RR RG Register" name="ISC_CC_RR_RG" offset="0x7C" rw="RW" size="4">
          <bitfield caption="Red Gain for Red Component (signed 12 bits, 1:3:8)" mask="0x00000FFF" name="RRGAIN"/>
          <bitfield caption="Green Gain for Red Component (signed 12 bits, 1:3:8)" mask="0x0FFF0000" name="RGGAIN"/>
        </register>
        <register caption="Color Correction RB OR Register" name="ISC_CC_RB_OR" offset="0x80" rw="RW" size="4">
          <bitfield caption="Blue Gain for Red Component (signed 12 bits, 1:3:8)" mask="0x00000FFF" name="RBGAIN"/>
          <bitfield caption="Red Component Offset (signed 13 bits, 1:12:0)" mask="0x1FFF0000" name="ROFST"/>
        </register>
        <register caption="Color Correction GR GG Register" name="ISC_CC_GR_GG" offset="0x84" rw="RW" size="4">
          <bitfield caption="Red Gain for Green Component (signed 12 bits, 1:3:8)" mask="0x00000FFF" name="GRGAIN"/>
          <bitfield caption="Green Gain for Green Component (signed 12 bits, 1:3:8)" mask="0x0FFF0000" name="GGGAIN"/>
        </register>
        <register caption="Color Correction GB OG Register" name="ISC_CC_GB_OG" offset="0x88" rw="RW" size="4">
          <bitfield caption="Blue Gain for Green Component (signed 12 bits, 1:3:8)" mask="0x00000FFF" name="GBGAIN"/>
          <bitfield caption="Green Component Offset (signed 13 bits, 1:12:0)" mask="0x1FFF0000" name="ROFST"/>
        </register>
        <register caption="Color Correction BR BG Register" name="ISC_CC_BR_BG" offset="0x8C" rw="RW" size="4">
          <bitfield caption="Red Gain for Blue Component (signed 12 bits, 1:3:8)" mask="0x00000FFF" name="BRGAIN"/>
          <bitfield caption="Green Gain for Blue Component (signed 12 bits, 1:3:8)" mask="0x0FFF0000" name="BGGAIN"/>
        </register>
        <register caption="Color Correction BB OB Register" name="ISC_CC_BB_OB" offset="0x90" rw="RW" size="4">
          <bitfield caption="Blue Gain for Blue Component (signed 12 bits, 1:3:8)" mask="0x00000FFF" name="BBGAIN"/>
          <bitfield caption="Blue Component Offset (signed 13 bits, 1:12:0)" mask="0x1FFF0000" name="BOFST"/>
        </register>
        <register caption="Gamma Correction Control Register" name="ISC_GAM_CTRL" offset="0x94" rw="RW" size="4">
          <bitfield caption="Gamma Correction Enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="Gamma Correction Enable for B Channel" mask="0x00000002" name="BENABLE"/>
          <bitfield caption="Gamma Correction Enable for G Channel" mask="0x00000004" name="GENABLE"/>
          <bitfield caption="Gamma Correction Enable for R Channel" mask="0x00000008" name="RENABLE"/>
        </register>
        <register caption="Gamma Correction Blue Entry" count="64" name="ISC_GAM_BENTRY" offset="0x98" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry" count="64" name="ISC_GAM_GENTRY" offset="0x198" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry" count="64" name="ISC_GAM_RENTRY" offset="0x298" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Color Space Conversion Control Register" name="ISC_CSC_CTRL" offset="0x398" rw="RW" size="4">
          <bitfield caption="RGB to YCbCr Color Space Conversion Enable" mask="0x00000001" name="ENABLE"/>
        </register>
        <register caption="Color Space Conversion YR, YG Register" name="ISC_CSC_YR_YG" offset="0x39C" rw="RW" size="4">
          <bitfield caption="Reg Gain for Luminance (signed 12 bits 1:3:8)" mask="0x00000FFF" name="YRGAIN"/>
          <bitfield caption="Green Gain for Luminance (signed 12 bits 1:3:8)" mask="0x0FFF0000" name="YGGAIN"/>
        </register>
        <register caption="Color Space Conversion YB, OY Register" name="ISC_CSC_YB_OY" offset="0x3A0" rw="RW" size="4">
          <bitfield caption="Blue Gain for Luminance Component (12 bits signed 1:3:8)" mask="0x00000FFF" name="YBGAIN"/>
          <bitfield caption="Luminance Offset (11 bits signed 1:10:0)" mask="0x07FF0000" name="YOFST"/>
        </register>
        <register caption="Color Space Conversion CBR CBG Register" name="ISC_CSC_CBR_CBG" offset="0x3A4" rw="RW" size="4">
          <bitfield caption="Red Gain for Blue Chrominance (signed 12 bits, 1:3:8)" mask="0x00000FFF" name="CBRGAIN"/>
          <bitfield caption="Green Gain for Blue Chrominance (signed 12 bits 1:3:8)" mask="0x0FFF0000" name="CBGGAIN"/>
        </register>
        <register caption="Color Space Conversion CBB OCB Register" name="ISC_CSC_CBB_OCB" offset="0x3A8" rw="RW" size="4">
          <bitfield caption="Blue Gain for Blue Chrominance (signed 12 bits 1:3:8)" mask="0x00000FFF" name="CBBGAIN"/>
          <bitfield caption="Blue Chrominance Offset (signed 11 bits 1:10:0)" mask="0x07FF0000" name="CBOFST"/>
        </register>
        <register caption="Color Space Conversion CRR CRG Register" name="ISC_CSC_CRR_CRG" offset="0x3AC" rw="RW" size="4">
          <bitfield caption="Red Gain for Red Chrominance (signed 12 bits 1:3:8)" mask="0x00000FFF" name="CRRGAIN"/>
          <bitfield caption="Green Gain for Red Chrominance (signed 12 bits 1:3:8)" mask="0x0FFF0000" name="CRGGAIN"/>
        </register>
        <register caption="Color Space Conversion CRB OCR Register" name="ISC_CSC_CRB_OCR" offset="0x3B0" rw="RW" size="4">
          <bitfield caption="Blue Gain for Red Chrominance (signed 12 bits 1:3:8)" mask="0x00000FFF" name="CRBGAIN"/>
          <bitfield caption="Red Chrominance Offset (signed 11 bits 1:10:0)" mask="0x07FF0000" name="CROFST"/>
        </register>
        <register caption="Contrast and Brightness Control Register" name="ISC_CBC_CTRL" offset="0x3B4" rw="RW" size="4">
          <bitfield caption="Contrast and Brightness Control Enable" mask="0x00000001" name="ENABLE"/>
        </register>
        <register caption="Contrast and Brightness Configuration Register" name="ISC_CBC_CFG" offset="0x3B8" rw="RW" size="4">
          <bitfield caption="CCIR656 Stream Enable" mask="0x00000001" name="CCIR"/>
          <bitfield caption="CCIR656 Byte Ordering" mask="0x00000006" name="CCIRMODE" values="ISC_CBC_CFG__CCIRMODE"/>
        </register>
        <register caption="Contrast and Brightness, Brightness Register" name="ISC_CBC_BRIGHT" offset="0x3BC" rw="RW" size="4">
          <bitfield caption="Brightness Control (signed 11 bits 1:10:0)" mask="0x000007FF" name="BRIGHT"/>
        </register>
        <register caption="Contrast and Brightness, Contrast Register" name="ISC_CBC_CONTRAST" offset="0x3C0" rw="RW" size="4">
          <bitfield caption="Contrast (unsigned 12 bits 0:4:8)" mask="0x00000FFF" name="CONTRAST"/>
        </register>
        <register caption="Subsampling 4:4:4 to 4:2:2 Control Register" name="ISC_SUB422_CTRL" offset="0x3C4" rw="RW" size="4">
          <bitfield caption="4:4:4 to 4:2:2 Chrominance Horizontal Subsampling Filter Enable" mask="0x00000001" name="ENABLE"/>
        </register>
        <register caption="Subsampling 4:4:4 to 4:2:2 Configuration Register" name="ISC_SUB422_CFG" offset="0x3C8" rw="RW" size="4">
          <bitfield caption="CCIR656 Input Stream" mask="0x00000001" name="CCIR"/>
          <bitfield caption="CCIR656 Byte Ordering" mask="0x00000006" name="CCIRMODE" values="ISC_SUB422_CFG__CCIRMODE"/>
          <bitfield caption="Low Pass Filter Selection" mask="0x00000030" name="FILTER" values="ISC_SUB422_CFG__FILTER"/>
        </register>
        <register caption="Subsampling 4:2:2 to 4:2:0 Control Register" name="ISC_SUB420_CTRL" offset="0x3CC" rw="RW" size="4">
          <bitfield caption="4:2:2 to 4:2:0 Vertical Subsampling Filter Enable (Center Aligned)" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="Interlaced or Progressive Chrominance Filter" mask="0x00000010" name="FILTER"/>
        </register>
        <register caption="Rounding, Limiting and Packing Configuration Register" name="ISC_RLP_CFG" offset="0x3D0" rw="RW" size="4">
          <bitfield caption="Rounding, Limiting and Packing Mode" mask="0x0000000F" name="MODE" values="ISC_RLP_CFG__MODE"/>
          <bitfield caption="Alpha Value for Alpha-enabled RGB Mode" mask="0x0000FF00" name="ALPHA"/>
        </register>
        <register caption="Histogram Control Register" name="ISC_HIS_CTRL" offset="0x3D4" rw="RW" size="4">
          <bitfield caption="Histogram Sub Module Enable" mask="0x00000001" name="ENABLE"/>
        </register>
        <register caption="Histogram Configuration Register" name="ISC_HIS_CFG" offset="0x3D8" rw="RW" size="4">
          <bitfield caption="Histogram Operating Mode" mask="0x00000007" name="MODE" values="ISC_HIS_CFG__MODE"/>
          <bitfield caption="Bayer Color Component Selection" mask="0x00000030" name="BAYSEL" values="ISC_HIS_CFG__BAYSEL"/>
          <bitfield caption="Histogram Reset After Read" mask="0x00000100" name="RAR"/>
        </register>
        <register caption="DMA Configuration Register" name="ISC_DCFG" offset="0x3E0" rw="RW" size="4">
          <bitfield caption="DMA Input Mode Selection" mask="0x00000007" name="IMODE" values="ISC_DCFG__IMODE"/>
          <bitfield caption="DMA Memory Burst Size Y channel" mask="0x00000030" name="YMBSIZE" values="ISC_DCFG__YMBSIZE"/>
          <bitfield caption="DMA Memory Burst Size C channel" mask="0x00000300" name="CMBSIZE" values="ISC_DCFG__CMBSIZE"/>
        </register>
        <register caption="DMA Control Register" name="ISC_DCTRL" offset="0x3E4" rw="RW" size="4">
          <bitfield caption="Descriptor Enable" mask="0x00000001" name="DE"/>
          <bitfield caption="Descriptor View" mask="0x00000006" name="DVIEW" values="ISC_DCTRL__DVIEW"/>
          <bitfield caption="Interrupt Enable" mask="0x00000010" name="IE"/>
          <bitfield caption="Write Back Operation Enable" mask="0x00000020" name="WB"/>
          <bitfield caption="Value of Captured Frame Field Signal(1)(2)" mask="0x00000040" name="FIELD"/>
          <bitfield caption="Descriptor Processing Status(2)" mask="0x00000080" name="DONE"/>
        </register>
        <register caption="DMA Descriptor Address Register" name="ISC_DNDA" offset="0x3E8" rw="RW" size="4">
          <bitfield caption="Next Descriptor Address Register" mask="0xFFFFFFFC" name="NDA"/>
        </register>
        <register-group count="3" name="ISC_SUB0" name-in-module="ISC_SUB0" offset="0x3EC" size="8"/>
        <register caption="Histogram Entry" count="512" name="ISC_HIS_ENTRY" offset="0x410" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
      </register-group>
      <value-group caption="Parallel Front End Mode" name="ISC_PFE_CFG0__MODE">
        <value caption="Video source is progressive." name="PROGRESSIVE" value="0x0"/>
        <value caption="Video source is interlaced, two fields are captured starting with top field." name="DF_TOP" value="0x1"/>
        <value caption="Video source is interlaced, two fields are captured starting with bottom field." name="DF_BOTTOM" value="0x2"/>
        <value caption="Video source is interlaced, two fields are captured immediately." name="DF_IMMEDIATE" value="0x3"/>
        <value caption="Video source is interlaced, one field is captured starting with the top field." name="SF_TOP" value="0x4"/>
        <value caption="Video source is interlaced, one field is captured starting with the bottom field." name="SF_BOTTOM" value="0x5"/>
        <value caption="Video source is interlaced, one field is captured starting immediately." name="SF_IMMEDIATE" value="0x6"/>
      </value-group>
      <value-group caption="Bits Per Sample" name="ISC_PFE_CFG0__BPS">
        <value caption="12-bit input" name="TWELVE" value="0x0"/>
        <value caption="11-bit input" name="ELEVEN" value="0x1"/>
        <value caption="10-bit input" name="TEN" value="0x2"/>
        <value caption="9-bit input" name="NINE" value="0x3"/>
        <value caption="8-bit input" name="EIGHT" value="0x4"/>
      </value-group>
      <value-group caption="Write Channel Error Identifier" name="ISC_INTSR__WERRID">
        <value caption="An error occurred for Channel 0 (RAW/RGB/Y)" name="CH0" value="0x0"/>
        <value caption="An error occurred for Channel 1 (CbCr/Cb)" name="CH1" value="0x1"/>
        <value caption="An error occurred for Channel 2 (Cr)" name="CH2" value="0x2"/>
        <value caption="Write back channel error" name="WB" value="0x3"/>
      </value-group>
      <value-group caption="White Balance Bayer Configuration (Pixel Color Pattern)" name="ISC_WB_CFG__BAYCFG">
        <value caption="Starting Row configuration is G R G R (Red Row)" name="GRGR" value="0x0"/>
        <value caption="Starting Row configuration is R G R G (Red Row)" name="RGRG" value="0x1"/>
        <value caption="Starting Row configuration is G B G B (Blue Row)" name="GBGB" value="0x2"/>
        <value caption="Starting Row configuration is B G B G (Blue Row)" name="BGBG" value="0x3"/>
      </value-group>
      <value-group caption="Color Filter Array Pattern" name="ISC_CFA_CFG__BAYCFG">
        <value caption="Starting row configuration is G R G R (red row)" name="GRGR" value="0x0"/>
        <value caption="Starting row configuration is R G R G (red row" name="RGRG" value="0x1"/>
        <value caption="Starting row configuration is G B G B (blue row)" name="GBGB" value="0x2"/>
        <value caption="Starting row configuration is B G B G (blue row)" name="BGBG" value="0x3"/>
      </value-group>
      <value-group caption="CCIR656 Byte Ordering" name="ISC_CBC_CFG__CCIRMODE">
        <value caption="Byte ordering Cb0, Y0, Cr0, Y1" name="CBY" value="0x0"/>
        <value caption="Byte ordering Cr0, Y0, Cb0, Y1" name="CRY" value="0x1"/>
        <value caption="Byte ordering Y0, Cb0, Y1, Cr0" name="YCB" value="0x2"/>
        <value caption="Byte ordering Y0, Cr0, Y1, Cb0" name="YCR" value="0x3"/>
      </value-group>
      <value-group caption="CCIR656 Byte Ordering" name="ISC_SUB422_CFG__CCIRMODE">
        <value caption="Byte ordering Cb0, Y0, Cr0, Y1" name="CBY" value="0x0"/>
        <value caption="Byte ordering Cr0, Y0, Cb0, Y1" name="CRY" value="0x1"/>
        <value caption="Byte ordering Y0, Cb0, Y1, Cr0" name="YCB" value="0x2"/>
        <value caption="Byte ordering Y0, Cr0, Y1, Cb0" name="YCR" value="0x3"/>
      </value-group>
      <value-group caption="Low Pass Filter Selection" name="ISC_SUB422_CFG__FILTER">
        <value caption="Cosited, {1}" name="FILT0CO" value="0x0"/>
        <value caption="Centered {1, 1}" name="FILT1CE" value="0x1"/>
        <value caption="Cosited {1,2,1}" name="FILT2CO" value="0x2"/>
        <value caption="Centered {1, 3, 3, 1}" name="FILT3CE" value="0x3"/>
      </value-group>
      <value-group caption="Rounding, Limiting and Packing Mode" name="ISC_RLP_CFG__MODE">
        <value caption="8-bit data" name="DAT8" value="0x0"/>
        <value caption="9-bit data" name="DAT9" value="0x1"/>
        <value caption="10-bit data" name="DAT10" value="0x2"/>
        <value caption="11-bit data" name="DAT11" value="0x3"/>
        <value caption="12-bit data" name="DAT12" value="0x4"/>
        <value caption="8-bit luminance only" name="DATY8" value="0x5"/>
        <value caption="10-bit luminance only" name="DATY10" value="0x6"/>
        <value caption="12-bit RGB+4-bit Alpha (MSB)" name="ARGB444" value="0x7"/>
        <value caption="15-bit RGB+1-bit Alpha (MSB)" name="ARGB555" value="0x8"/>
        <value caption="16-bit RGB" name="RGB565" value="0x9"/>
        <value caption="24-bits RGB mode+8-bit Alpha" name="ARGB32" value="0xA"/>
        <value caption="YCbCr mode (full range, [0-255])" name="YYCC" value="0xB"/>
        <value caption="YCbCr mode (limited range)" name="YYCC_LIMITED" value="0xC"/>
      </value-group>
      <value-group caption="Histogram Operating Mode" name="ISC_HIS_CFG__MODE">
        <value caption="Gr sampling" name="Gr" value="0x0"/>
        <value caption="R sampling" name="R" value="0x1"/>
        <value caption="Gb sampling" name="Gb" value="0x2"/>
        <value caption="B sampling" name="B" value="0x3"/>
        <value caption="Luminance-only mode" name="Y" value="0x4"/>
        <value caption="Raw sampling" name="RAW" value="0x5"/>
        <value caption="Luminance only with CCIR656 10-bit or 8-bit mode" name="YCCIR656" value="0x6"/>
      </value-group>
      <value-group caption="Bayer Color Component Selection" name="ISC_HIS_CFG__BAYSEL">
        <value caption="Starting row configuration is G R G R (red row)" name="GRGR" value="0x0"/>
        <value caption="Starting row configuration is R G R G (red row)" name="RGRG" value="0x1"/>
        <value caption="Starting row configuration is G B G B (blue row" name="GBGB" value="0x2"/>
        <value caption="Starting row configuration is B G B G (blue row)" name="BGBG" value="0x3"/>
      </value-group>
      <value-group caption="DMA Input Mode Selection" name="ISC_DCFG__IMODE">
        <value caption="8 bits, single channel packed" name="PACKED8" value="0x0"/>
        <value caption="16 bits, single channel packed" name="PACKED16" value="0x1"/>
        <value caption="32 bits, single channel packed" name="PACKED32" value="0x2"/>
        <value caption="32 bits, dual channel" name="YC422SP" value="0x3"/>
        <value caption="32 bits, triple channel" name="YC422P" value="0x4"/>
        <value caption="32 bits, dual channel" name="YC420SP" value="0x5"/>
        <value caption="32 bits, triple channel" name="YC420P" value="0x6"/>
      </value-group>
      <value-group caption="DMA Memory Burst Size Y channel" name="ISC_DCFG__YMBSIZE">
        <value caption="DMA single access" name="SINGLE" value="0x0"/>
        <value caption="4-beat burst access" name="BEATS4" value="0x1"/>
        <value caption="8-beat burst access" name="BEATS8" value="0x2"/>
        <value caption="16-beat burst access" name="BEATS16" value="0x3"/>
      </value-group>
      <value-group caption="DMA Memory Burst Size C channel" name="ISC_DCFG__CMBSIZE">
        <value caption="DMA single access" name="SINGLE" value="0x0"/>
        <value caption="4-beat burst access" name="BEATS4" value="0x1"/>
        <value caption="8-beat burst access" name="BEATS8" value="0x2"/>
        <value caption="16-beat burst access" name="BEATS16" value="0x3"/>
      </value-group>
      <value-group caption="Descriptor View" name="ISC_DCTRL__DVIEW">
        <value caption="Address {0} Stride {0} are updated" name="PACKED" value="0x0"/>
        <value caption="Address {0,1} Stride {0,1} are updated" name="SEMIPLANAR" value="0x1"/>
        <value caption="Address {0,1,2} Stride {0,1,2} are updated" name="PLANAR" value="0x2"/>
      </value-group>
    </module>
    <module caption="L2 Cache Controller" id="11160" name="L2CC" version="D">
      <register-group name="L2CC">
        <register caption="Cache ID Register" name="L2CC_IDR" offset="0x000" rw="R" size="4">
          <bitfield caption="Cache Controller ID" mask="0xFFFFFFFF" name="ID"/>
        </register>
        <register caption="Cache Type Register" name="L2CC_TYPR" offset="0x004" rw="R" size="4">
          <bitfield caption="Instruction L2 Cache Associativity" mask="0x00000040" name="IL2ASS"/>
          <bitfield caption="Instruction L2 Cache Way Size" mask="0x00000700" name="IL2WSIZE"/>
          <bitfield caption="Data L2 Cache Associativity" mask="0x00040000" name="DL2ASS"/>
          <bitfield caption="Data L2 Cache Way Size" mask="0x00700000" name="DL2WSIZE"/>
        </register>
        <register caption="Control Register" name="L2CC_CR" offset="0x100" rw="RW" size="4">
          <bitfield caption="L2 Cache Enable" mask="0x00000001" name="L2CEN"/>
        </register>
        <register caption="Auxiliary Control Register" name="L2CC_ACR" offset="0x104" rw="RW" size="4">
          <bitfield caption="High Priority for SO and Dev Reads Enable" mask="0x00000400" name="HPSO"/>
          <bitfield caption="Store Buffer Device Limitation Enable" mask="0x00000800" name="SBDLE"/>
          <bitfield caption="Exclusive Cache Configuration" mask="0x00001000" name="EXCC"/>
          <bitfield caption="Shared Attribute Invalidate Enable" mask="0x00002000" name="SAIE"/>
          <bitfield caption="Associativity" mask="0x00010000" name="ASS"/>
          <bitfield caption="Way Size" mask="0x000E0000" name="WAYSIZE" values="L2CC_ACR__WAYSIZE"/>
          <bitfield caption="Event Monitor Bus Enable" mask="0x00100000" name="EMBEN"/>
          <bitfield caption="Parity Enable" mask="0x00200000" name="PEN"/>
          <bitfield caption="Shared Attribute Override Enable" mask="0x00400000" name="SAOEN"/>
          <bitfield caption="Force Write Allocate" mask="0x01800000" name="FWA"/>
          <bitfield caption="Cache Replacement Policy" mask="0x02000000" name="CRPOL"/>
          <bitfield caption="Non-Secure Lockdown Enable" mask="0x04000000" name="NSLEN"/>
          <bitfield caption="Non-Secure Interrupt Access Control" mask="0x08000000" name="NSIAC"/>
          <bitfield caption="Data Prefetch Enable" mask="0x10000000" name="DPEN"/>
          <bitfield caption="Instruction Prefetch Enable" mask="0x20000000" name="IPEN"/>
        </register>
        <register caption="Tag RAM Control Register" name="L2CC_TRCR" offset="0x108" rw="RW" size="4">
          <bitfield caption="Setup Latency" mask="0x00000007" name="TSETLAT"/>
          <bitfield caption="Read Access Latency" mask="0x00000070" name="TRDLAT"/>
          <bitfield caption="Write Access Latency" mask="0x00000700" name="TWRLAT"/>
        </register>
        <register caption="Data RAM Control Register" name="L2CC_DRCR" offset="0x10C" rw="RW" size="4">
          <bitfield caption="Setup Latency" mask="0x00000007" name="DSETLAT"/>
          <bitfield caption="Read Access Latency" mask="0x00000070" name="DRDLAT"/>
          <bitfield caption="Write Access Latency" mask="0x00000700" name="DWRLAT"/>
        </register>
        <register caption="Event Counter Control Register" name="L2CC_ECR" offset="0x200" rw="RW" size="4">
          <bitfield caption="Event Counter Enable" mask="0x00000001" name="EVCEN"/>
          <bitfield caption="Event Counter 0 Reset" mask="0x00000002" name="EVC0RST"/>
          <bitfield caption="Event Counter 1 Reset" mask="0x00000004" name="EVC1RST"/>
        </register>
        <register caption="Event Counter 1 Configuration Register" name="L2CC_ECFGR1" offset="0x204" rw="RW" size="4">
          <bitfield caption="Event Counter Interrupt Generation" mask="0x00000003" name="EIGEN" values="L2CC_ECFGR1__EIGEN"/>
          <bitfield caption="Event Counter Source" mask="0x0000003C" name="ESRC" values="L2CC_ECFGR1__ESRC"/>
        </register>
        <register caption="Event Counter 0 Configuration Register" name="L2CC_ECFGR0" offset="0x208" rw="RW" size="4">
          <bitfield caption="Event Counter Interrupt Generation" mask="0x00000003" name="EIGEN" values="L2CC_ECFGR0__EIGEN"/>
          <bitfield caption="Event Counter Source" mask="0x0000003C" name="ESRC" values="L2CC_ECFGR0__ESRC"/>
        </register>
        <register caption="Event Counter 1 Value Register" name="L2CC_EVR1" offset="0x20C" rw="RW" size="4">
          <bitfield caption="Event Counter Value" mask="0xFFFFFFFF" name="VALUE"/>
        </register>
        <register caption="Event Counter 0 Value Register" name="L2CC_EVR0" offset="0x210" rw="RW" size="4">
          <bitfield caption="Event Counter Value" mask="0xFFFFFFFF" name="VALUE"/>
        </register>
        <register caption="Interrupt Mask Register" name="L2CC_IMR" offset="0x214" rw="RW" size="4">
          <bitfield caption="Event Counter 1/0 Overflow Increment" mask="0x00000001" name="ECNTR"/>
          <bitfield caption="Parity Error on L2 Tag RAM, Read" mask="0x00000002" name="PARRT"/>
          <bitfield caption="Parity Error on L2 Data RAM, Read" mask="0x00000004" name="PARRD"/>
          <bitfield caption="Error on L2 Tag RAM, Write" mask="0x00000008" name="ERRWT"/>
          <bitfield caption="Error on L2 Data RAM, Write" mask="0x00000010" name="ERRWD"/>
          <bitfield caption="Error on L2 Tag RAM, Read" mask="0x00000020" name="ERRRT"/>
          <bitfield caption="Error on L2 Data RAM, Read" mask="0x00000040" name="ERRRD"/>
          <bitfield caption="SLVERR from L3 Memory" mask="0x00000080" name="SLVERR"/>
          <bitfield caption="DECERR from L3 Memory" mask="0x00000100" name="DECERR"/>
        </register>
        <register caption="Masked Interrupt Status Register" name="L2CC_MISR" offset="0x218" rw="R" size="4">
          <bitfield caption="Event Counter 1/0 Overflow Increment" mask="0x00000001" name="ECNTR"/>
          <bitfield caption="Parity Error on L2 Tag RAM, Read" mask="0x00000002" name="PARRT"/>
          <bitfield caption="Parity Error on L2 Data RAM, Read" mask="0x00000004" name="PARRD"/>
          <bitfield caption="Error on L2 Tag RAM, Write" mask="0x00000008" name="ERRWT"/>
          <bitfield caption="Error on L2 Data RAM, Write" mask="0x00000010" name="ERRWD"/>
          <bitfield caption="Error on L2 Tag RAM, Read" mask="0x00000020" name="ERRRT"/>
          <bitfield caption="Error on L2 Data RAM, Read" mask="0x00000040" name="ERRRD"/>
          <bitfield caption="SLVERR from L3 memory" mask="0x00000080" name="SLVERR"/>
          <bitfield caption="DECERR from L3 memory" mask="0x00000100" name="DECERR"/>
        </register>
        <register caption="Raw Interrupt Status Register" name="L2CC_RISR" offset="0x21C" rw="R" size="4">
          <bitfield caption="Event Counter 1/0 Overflow Increment" mask="0x00000001" name="ECNTR"/>
          <bitfield caption="Parity Error on L2 Tag RAM, Read" mask="0x00000002" name="PARRT"/>
          <bitfield caption="Parity Error on L2 Data RAM, Read" mask="0x00000004" name="PARRD"/>
          <bitfield caption="Error on L2 Tag RAM, Write" mask="0x00000008" name="ERRWT"/>
          <bitfield caption="Error on L2 Data RAM, Write" mask="0x00000010" name="ERRWD"/>
          <bitfield caption="Error on L2 Tag RAM, Read" mask="0x00000020" name="ERRRT"/>
          <bitfield caption="Error on L2 Data RAM, Read" mask="0x00000040" name="ERRRD"/>
          <bitfield caption="SLVERR from L3 memory" mask="0x00000080" name="SLVERR"/>
          <bitfield caption="DECERR from L3 memory" mask="0x00000100" name="DECERR"/>
        </register>
        <register caption="Interrupt Clear Register" name="L2CC_ICR" offset="0x220" rw="RW" size="4">
          <bitfield caption="Event Counter 1/0 Overflow Increment" mask="0x00000001" name="ECNTR"/>
          <bitfield caption="Parity Error on L2 Tag RAM, Read" mask="0x00000002" name="PARRT"/>
          <bitfield caption="Parity Error on L2 Data RAM, Read" mask="0x00000004" name="PARRD"/>
          <bitfield caption="Error on L2 Tag RAM, Write" mask="0x00000008" name="ERRWT"/>
          <bitfield caption="Error on L2 Data RAM, Write" mask="0x00000010" name="ERRWD"/>
          <bitfield caption="Error on L2 Tag RAM, Read" mask="0x00000020" name="ERRRT"/>
          <bitfield caption="Error on L2 Data RAM, Read" mask="0x00000040" name="ERRRD"/>
          <bitfield caption="SLVERR from L3 memory" mask="0x00000080" name="SLVERR"/>
          <bitfield caption="DECERR from L3 memory" mask="0x00000100" name="DECERR"/>
        </register>
        <register caption="Cache Synchronization Register" name="L2CC_CSR" offset="0x730" rw="RW" size="4">
          <bitfield caption="Cache Synchronization Status" mask="0x00000001" name="C"/>
        </register>
        <register caption="Invalidate Physical Address Line Register" name="L2CC_IPALR" offset="0x770" rw="RW" size="4">
          <bitfield caption="Cache Synchronization Status" mask="0x00000001" name="C"/>
          <bitfield caption="Index Number" mask="0x00003FE0" name="IDX"/>
          <bitfield caption="Tag Number" mask="0xFFFFC000" name="TAG"/>
        </register>
        <register caption="Invalidate Way Register" name="L2CC_IWR" offset="0x77C" rw="RW" size="4">
          <bitfield caption="Invalidate Way Number 0" mask="0x00000001" name="WAY0"/>
          <bitfield caption="Invalidate Way Number 1" mask="0x00000002" name="WAY1"/>
          <bitfield caption="Invalidate Way Number 2" mask="0x00000004" name="WAY2"/>
          <bitfield caption="Invalidate Way Number 3" mask="0x00000008" name="WAY3"/>
          <bitfield caption="Invalidate Way Number 4" mask="0x00000010" name="WAY4"/>
          <bitfield caption="Invalidate Way Number 5" mask="0x00000020" name="WAY5"/>
          <bitfield caption="Invalidate Way Number 6" mask="0x00000040" name="WAY6"/>
          <bitfield caption="Invalidate Way Number 7" mask="0x00000080" name="WAY7"/>
        </register>
        <register caption="Clean Physical Address Line Register" name="L2CC_CPALR" offset="0x7B0" rw="RW" size="4">
          <bitfield caption="Cache Synchronization Status" mask="0x00000001" name="C"/>
          <bitfield caption="Index number" mask="0x00003FE0" name="IDX"/>
          <bitfield caption="Tag number" mask="0xFFFFC000" name="TAG"/>
        </register>
        <register caption="Clean Index Register" name="L2CC_CIR" offset="0x7B8" rw="RW" size="4">
          <bitfield caption="Cache Synchronization Status" mask="0x00000001" name="C"/>
          <bitfield caption="Index number" mask="0x00003FE0" name="IDX"/>
          <bitfield caption="Way number" mask="0x70000000" name="WAY"/>
        </register>
        <register caption="Clean Way Register" name="L2CC_CWR" offset="0x7BC" rw="RW" size="4">
          <bitfield caption="Clean Way Number 0" mask="0x00000001" name="WAY0"/>
          <bitfield caption="Clean Way Number 1" mask="0x00000002" name="WAY1"/>
          <bitfield caption="Clean Way Number 2" mask="0x00000004" name="WAY2"/>
          <bitfield caption="Clean Way Number 3" mask="0x00000008" name="WAY3"/>
          <bitfield caption="Clean Way Number 4" mask="0x00000010" name="WAY4"/>
          <bitfield caption="Clean Way Number 5" mask="0x00000020" name="WAY5"/>
          <bitfield caption="Clean Way Number 6" mask="0x00000040" name="WAY6"/>
          <bitfield caption="Clean Way Number 7" mask="0x00000080" name="WAY7"/>
        </register>
        <register caption="Clean Invalidate Physical Address Line Register" name="L2CC_CIPALR" offset="0x7F0" rw="RW" size="4">
          <bitfield caption="Cache Synchronization Status" mask="0x00000001" name="C"/>
          <bitfield caption="Index Number" mask="0x00003FE0" name="IDX"/>
          <bitfield caption="Tag Number" mask="0xFFFFC000" name="TAG"/>
        </register>
        <register caption="Clean Invalidate Index Register" name="L2CC_CIIR" offset="0x7F8" rw="RW" size="4">
          <bitfield caption="Cache Synchronization Status" mask="0x00000001" name="C"/>
          <bitfield caption="Index Number" mask="0x00003FE0" name="IDX"/>
          <bitfield caption="Way Number" mask="0x70000000" name="WAY"/>
        </register>
        <register caption="Clean Invalidate Way Register" name="L2CC_CIWR" offset="0x7FC" rw="RW" size="4">
          <bitfield caption="Clean Invalidate Way Number 0" mask="0x00000001" name="WAY0"/>
          <bitfield caption="Clean Invalidate Way Number 1" mask="0x00000002" name="WAY1"/>
          <bitfield caption="Clean Invalidate Way Number 2" mask="0x00000004" name="WAY2"/>
          <bitfield caption="Clean Invalidate Way Number 3" mask="0x00000008" name="WAY3"/>
          <bitfield caption="Clean Invalidate Way Number 4" mask="0x00000010" name="WAY4"/>
          <bitfield caption="Clean Invalidate Way Number 5" mask="0x00000020" name="WAY5"/>
          <bitfield caption="Clean Invalidate Way Number 6" mask="0x00000040" name="WAY6"/>
          <bitfield caption="Clean Invalidate Way Number 7" mask="0x00000080" name="WAY7"/>
        </register>
        <register caption="Data Lockdown Register" name="L2CC_DLKR" offset="0x900" rw="RW" size="4">
          <bitfield caption="Data Lockdown in Way Number 0" mask="0x00000001" name="DLK0"/>
          <bitfield caption="Data Lockdown in Way Number 1" mask="0x00000002" name="DLK1"/>
          <bitfield caption="Data Lockdown in Way Number 2" mask="0x00000004" name="DLK2"/>
          <bitfield caption="Data Lockdown in Way Number 3" mask="0x00000008" name="DLK3"/>
          <bitfield caption="Data Lockdown in Way Number 4" mask="0x00000010" name="DLK4"/>
          <bitfield caption="Data Lockdown in Way Number 5" mask="0x00000020" name="DLK5"/>
          <bitfield caption="Data Lockdown in Way Number 6" mask="0x00000040" name="DLK6"/>
          <bitfield caption="Data Lockdown in Way Number 7" mask="0x00000080" name="DLK7"/>
        </register>
        <register caption="Instruction Lockdown Register" name="L2CC_ILKR" offset="0x904" rw="RW" size="4">
          <bitfield caption="Instruction Lockdown in Way Number 0" mask="0x00000001" name="ILK0"/>
          <bitfield caption="Instruction Lockdown in Way Number 1" mask="0x00000002" name="ILK1"/>
          <bitfield caption="Instruction Lockdown in Way Number 2" mask="0x00000004" name="ILK2"/>
          <bitfield caption="Instruction Lockdown in Way Number 3" mask="0x00000008" name="ILK3"/>
          <bitfield caption="Instruction Lockdown in Way Number 4" mask="0x00000010" name="ILK4"/>
          <bitfield caption="Instruction Lockdown in Way Number 5" mask="0x00000020" name="ILK5"/>
          <bitfield caption="Instruction Lockdown in Way Number 6" mask="0x00000040" name="ILK6"/>
          <bitfield caption="Instruction Lockdown in Way Number 7" mask="0x00000080" name="ILK7"/>
        </register>
        <register caption="Debug Control Register" name="L2CC_DCR" offset="0xF40" rw="RW" size="4">
          <bitfield caption="Disable Cache Linefill" mask="0x00000001" name="DCL"/>
          <bitfield caption="Disable Write-back, Force Write-through" mask="0x00000002" name="DWB"/>
          <bitfield caption="SPNIDEN Value" mask="0x00000004" name="SPNIDEN"/>
        </register>
        <register caption="Prefetch Control Register" name="L2CC_PCR" offset="0xF60" rw="RW" size="4">
          <bitfield caption="Prefetch Offset" mask="0x0000001F" name="OFFSET"/>
          <bitfield caption="Not Same ID on Exclusive Sequence Enable" mask="0x00200000" name="NSIDEN"/>
          <bitfield caption="INCR Double Linefill Enable" mask="0x00800000" name="IDLEN"/>
          <bitfield caption="Prefetch Drop Enable" mask="0x01000000" name="PDEN"/>
          <bitfield caption="Double Linefill on WRAP Read Disable" mask="0x08000000" name="DLFWRDIS"/>
          <bitfield caption="Data Prefetch Enable" mask="0x10000000" name="DATPEN"/>
          <bitfield caption="Instruction Prefetch Enable" mask="0x20000000" name="INSPEN"/>
          <bitfield caption="Double Linefill Enable" mask="0x40000000" name="DLEN"/>
        </register>
        <register caption="Power Control Register" name="L2CC_POWCR" offset="0xF80" rw="RW" size="4">
          <bitfield caption="Standby Mode Enable" mask="0x00000001" name="STBYEN"/>
          <bitfield caption="Dynamic Clock Gating Enable" mask="0x00000002" name="DCKGATEN"/>
        </register>
      </register-group>
      <value-group caption="Way Size" name="L2CC_ACR__WAYSIZE">
        <value caption="16-Kbyte way set associative" name="_16KB_WAY" value="0x1"/>
      </value-group>
      <value-group caption="Event Counter Interrupt Generation" name="L2CC_ECFGR1__EIGEN">
        <value caption="Disables (default)" name="INT_DIS" value="0x0"/>
        <value caption="Enables with Increment condition" name="INT_EN_INCR" value="0x1"/>
        <value caption="Enables with Overflow condition" name="INT_EN_OVER" value="0x2"/>
        <value caption="Disables Interrupt generation" name="INT_GEN_DIS" value="0x3"/>
      </value-group>
      <value-group caption="Event Counter Source" name="L2CC_ECFGR1__ESRC">
        <value caption="Counter Disabled" name="CNT_DIS" value="0x0"/>
        <value caption="Source is CO" name="SRC_CO" value="0x1"/>
        <value caption="Source is DRHIT" name="SRC_DRHIT" value="0x2"/>
        <value caption="Source is DRREQ" name="SRC_DRREQ" value="0x3"/>
        <value caption="Source is DWHIT" name="SRC_DWHIT" value="0x4"/>
        <value caption="Source is DWREQ" name="SRC_DWREQ" value="0x5"/>
        <value caption="Source is DWTREQ" name="SRC_DWTREQ" value="0x6"/>
        <value caption="Source is IRHIT" name="SRC_IRHIT" value="0x7"/>
        <value caption="Source is IRREQ" name="SRC_IRREQ" value="0x8"/>
        <value caption="Source is WA" name="SRC_WA" value="0x9"/>
        <value caption="Source is IPFALLOC" name="SRC_IPFALLOC" value="0xa"/>
        <value caption="Source is EPFHIT" name="SRC_EPFHIT" value="0xb"/>
        <value caption="Source is EPFALLOC" name="SRC_EPFALLOC" value="0xc"/>
        <value caption="Source is SRRCVD" name="SRC_SRRCVD" value="0xd"/>
        <value caption="Source is SRCONF" name="SRC_SRCONF" value="0xe"/>
        <value caption="Source is EPFRCVD" name="SRC_EPFRCVD" value="0xf"/>
      </value-group>
      <value-group caption="Event Counter Interrupt Generation" name="L2CC_ECFGR0__EIGEN">
        <value caption="Disables (default)" name="INT_DIS" value="0x0"/>
        <value caption="Enables with Increment condition" name="INT_EN_INCR" value="0x1"/>
        <value caption="Enables with Overflow condition" name="INT_EN_OVER" value="0x2"/>
        <value caption="Disables Interrupt generation" name="INT_GEN_DIS" value="0x3"/>
      </value-group>
      <value-group caption="Event Counter Source" name="L2CC_ECFGR0__ESRC">
        <value caption="Counter Disabled" name="CNT_DIS" value="0x0"/>
        <value caption="Source is CO" name="SRC_CO" value="0x1"/>
        <value caption="Source is DRHIT" name="SRC_DRHIT" value="0x2"/>
        <value caption="Source is DRREQ" name="SRC_DRREQ" value="0x3"/>
        <value caption="Source is DWHIT" name="SRC_DWHIT" value="0x4"/>
        <value caption="Source is DWREQ" name="SRC_DWREQ" value="0x5"/>
        <value caption="Source is DWTREQ" name="SRC_DWTREQ" value="0x6"/>
        <value caption="Source is IRHIT" name="SRC_IRHIT" value="0x7"/>
        <value caption="Source is IRREQ" name="SRC_IRREQ" value="0x8"/>
        <value caption="Source is WA" name="SRC_WA" value="0x9"/>
        <value caption="Source is IPFALLOC" name="SRC_IPFALLOC" value="0xa"/>
        <value caption="Source is EPFHIT" name="SRC_EPFHIT" value="0xb"/>
        <value caption="Source is EPFALLOC" name="SRC_EPFALLOC" value="0xc"/>
        <value caption="Source is SRRCVD" name="SRC_SRRCVD" value="0xd"/>
        <value caption="Source is SRCONF" name="SRC_SRCONF" value="0xe"/>
        <value caption="Source is EPFRCVD" name="SRC_EPFRCVD" value="0xf"/>
      </value-group>
    </module>
    <module caption="LCD Controller" id="11062" name="LCDC" version="P">
      <register-group name="LCDC">
        <register caption="LCD Controller Configuration Register 0" name="LCDC_LCDCFG0" offset="0x00000000" rw="RW" size="4">
          <bitfield caption="LCD Controller Clock Polarity" mask="0x00000001" name="CLKPOL"/>
          <bitfield caption="LCD Controller Clock Source Selection" mask="0x00000004" name="CLKSEL"/>
          <bitfield caption="LCD Controller PWM Clock Source Selection" mask="0x00000008" name="CLKPWMSEL"/>
          <bitfield caption="Clock Gating Disable Control for the Base Layer" mask="0x00000100" name="CGDISBASE"/>
          <bitfield caption="Clock Gating Disable Control for the Overlay 1 Layer" mask="0x00000200" name="CGDISOVR1"/>
          <bitfield caption="Clock Gating Disable Control for the Overlay 2 Layer" mask="0x00000400" name="CGDISOVR2"/>
          <bitfield caption="Clock Gating Disable Control for the High-End Overlay" mask="0x00000800" name="CGDISHEO"/>
          <bitfield caption="Clock Gating Disable Control for the Post Processing Layer" mask="0x00002000" name="CGDISPP"/>
          <bitfield caption="LCD Controller Clock Divider" mask="0x00FF0000" name="CLKDIV"/>
        </register>
        <register caption="LCD Controller Configuration Register 1" name="LCDC_LCDCFG1" offset="0x00000004" rw="RW" size="4">
          <bitfield caption="Horizontal Synchronization Pulse Width" mask="0x000003FF" name="HSPW"/>
          <bitfield caption="Vertical Synchronization Pulse Width" mask="0x03FF0000" name="VSPW"/>
        </register>
        <register caption="LCD Controller Configuration Register 2" name="LCDC_LCDCFG2" offset="0x00000008" rw="RW" size="4">
          <bitfield caption="Vertical Front Porch Width" mask="0x000003FF" name="VFPW"/>
          <bitfield caption="Vertical Back Porch Width" mask="0x03FF0000" name="VBPW"/>
        </register>
        <register caption="LCD Controller Configuration Register 3" name="LCDC_LCDCFG3" offset="0x0000000C" rw="RW" size="4">
          <bitfield caption="Horizontal Front Porch Width" mask="0x000003FF" name="HFPW"/>
          <bitfield caption="Horizontal Back Porch Width" mask="0x03FF0000" name="HBPW"/>
        </register>
        <register caption="LCD Controller Configuration Register 4" name="LCDC_LCDCFG4" offset="0x00000010" rw="RW" size="4">
          <bitfield caption="Number of Pixels Per Line" mask="0x000007FF" name="PPL"/>
          <bitfield caption="Number of Active Row Per Frame" mask="0x07FF0000" name="RPF"/>
        </register>
        <register caption="LCD Controller Configuration Register 5" name="LCDC_LCDCFG5" offset="0x00000014" rw="RW" size="4">
          <bitfield caption="Horizontal Synchronization Pulse Polarity" mask="0x00000001" name="HSPOL"/>
          <bitfield caption="Vertical Synchronization Pulse Polarity" mask="0x00000002" name="VSPOL"/>
          <bitfield caption="Vertical Synchronization Pulse Start" mask="0x00000004" name="VSPDLYS"/>
          <bitfield caption="Vertical Synchronization Pulse End" mask="0x00000008" name="VSPDLYE"/>
          <bitfield caption="Display Signal Polarity" mask="0x00000010" name="DISPPOL"/>
          <bitfield caption="LCD Controller Dithering" mask="0x00000040" name="DITHER"/>
          <bitfield caption="LCD Controller Display Power Signal Synchronization" mask="0x00000080" name="DISPDLY"/>
          <bitfield caption="LCD Controller Output Mode" mask="0x00000300" name="MODE" values="LCDC_LCDCFG5__MODE"/>
          <bitfield caption="Post Processing Enable" mask="0x00000400" name="PP"/>
          <bitfield caption="LCD Controller Vertical synchronization Pulse Setup Configuration" mask="0x00001000" name="VSPSU"/>
          <bitfield caption="LCD Controller Vertical synchronization Pulse Hold Configuration" mask="0x00002000" name="VSPHO"/>
          <bitfield caption="LCD DISPLAY Guard Time" mask="0x00FF0000" name="GUARDTIME"/>
        </register>
        <register caption="LCD Controller Configuration Register 6" name="LCDC_LCDCFG6" offset="0x00000018" rw="RW" size="4">
          <bitfield caption="PWM Clock Prescaler" mask="0x00000007" name="PWMPS" values="LCDC_LCDCFG6__PWMPS"/>
          <bitfield caption="LCD Controller PWM Signal Polarity" mask="0x00000010" name="PWMPOL"/>
          <bitfield caption="LCD Controller PWM Compare Value" mask="0x0000FF00" name="PWMCVAL"/>
        </register>
        <register caption="LCD Controller Enable Register" name="LCDC_LCDEN" offset="0x00000020" rw="W" size="4">
          <bitfield caption="LCD Controller Pixel Clock Enable" mask="0x00000001" name="CLKEN"/>
          <bitfield caption="LCD Controller Horizontal and Vertical Synchronization Enable" mask="0x00000002" name="SYNCEN"/>
          <bitfield caption="LCD Controller DISP Signal Enable" mask="0x00000004" name="DISPEN"/>
          <bitfield caption="LCD Controller Pulse Width Modulation Enable" mask="0x00000008" name="PWMEN"/>
        </register>
        <register caption="LCD Controller Disable Register" name="LCDC_LCDDIS" offset="0x00000024" rw="W" size="4">
          <bitfield caption="LCD Controller Pixel Clock Disable" mask="0x00000001" name="CLKDIS"/>
          <bitfield caption="LCD Controller Horizontal and Vertical Synchronization Disable" mask="0x00000002" name="SYNCDIS"/>
          <bitfield caption="LCD Controller DISP Signal Disable" mask="0x00000004" name="DISPDIS"/>
          <bitfield caption="LCD Controller Pulse Width Modulation Disable" mask="0x00000008" name="PWMDIS"/>
          <bitfield caption="LCD Controller Clock Reset" mask="0x00000100" name="CLKRST"/>
          <bitfield caption="LCD Controller Horizontal and Vertical Synchronization Reset" mask="0x00000200" name="SYNCRST"/>
          <bitfield caption="LCD Controller DISP Signal Reset" mask="0x00000400" name="DISPRST"/>
          <bitfield caption="LCD Controller PWM Reset" mask="0x00000800" name="PWMRST"/>
        </register>
        <register caption="LCD Controller Status Register" name="LCDC_LCDSR" offset="0x00000028" rw="R" size="4">
          <bitfield caption="Clock Status" mask="0x00000001" name="CLKSTS"/>
          <bitfield caption="LCD Controller Synchronization status" mask="0x00000002" name="LCDSTS"/>
          <bitfield caption="LCD Controller DISP Signal Status" mask="0x00000004" name="DISPSTS"/>
          <bitfield caption="LCD Controller PWM Signal Status" mask="0x00000008" name="PWMSTS"/>
          <bitfield caption="Synchronization In Progress" mask="0x00000010" name="SIPSTS"/>
        </register>
        <register caption="LCD Controller Interrupt Enable Register" name="LCDC_LCDIER" offset="0x0000002C" rw="W" size="4">
          <bitfield caption="Start of Frame Interrupt Enable" mask="0x00000001" name="SOFIE"/>
          <bitfield caption="LCD Disable Interrupt Enable" mask="0x00000002" name="DISIE"/>
          <bitfield caption="Powerup/Powerdown Sequence Terminated Interrupt Enable" mask="0x00000004" name="DISPIE"/>
          <bitfield caption="Output FIFO Error Interrupt Enable" mask="0x00000010" name="FIFOERRIE"/>
          <bitfield caption="Base Layer Interrupt Enable" mask="0x00000100" name="BASEIE"/>
          <bitfield caption="Overlay 1 Interrupt Enable" mask="0x00000200" name="OVR1IE"/>
          <bitfield caption="Overlay 2 Interrupt Enable" mask="0x00000400" name="OVR2IE"/>
          <bitfield caption="High-End Overlay Interrupt Enable" mask="0x00000800" name="HEOIE"/>
          <bitfield caption="Post Processing Interrupt Enable" mask="0x00002000" name="PPIE"/>
        </register>
        <register caption="LCD Controller Interrupt Disable Register" name="LCDC_LCDIDR" offset="0x00000030" rw="W" size="4">
          <bitfield caption="Start of Frame Interrupt Disable" mask="0x00000001" name="SOFID"/>
          <bitfield caption="LCD Disable Interrupt Disable" mask="0x00000002" name="DISID"/>
          <bitfield caption="Powerup/Powerdown Sequence Terminated Interrupt Disable" mask="0x00000004" name="DISPID"/>
          <bitfield caption="Output FIFO Error Interrupt Disable" mask="0x00000010" name="FIFOERRID"/>
          <bitfield caption="Base Layer Interrupt Disable" mask="0x00000100" name="BASEID"/>
          <bitfield caption="Overlay 1 Interrupt Disable" mask="0x00000200" name="OVR1ID"/>
          <bitfield caption="Overlay 2 Interrupt Disable" mask="0x00000400" name="OVR2ID"/>
          <bitfield caption="High-End Overlay Interrupt Disable" mask="0x00000800" name="HEOID"/>
          <bitfield caption="Post Processing Interrupt Disable" mask="0x00002000" name="PPID"/>
        </register>
        <register caption="LCD Controller Interrupt Mask Register" name="LCDC_LCDIMR" offset="0x00000034" rw="R" size="4">
          <bitfield caption="Start of Frame Interrupt Mask" mask="0x00000001" name="SOFIM"/>
          <bitfield caption="LCD Disable Interrupt Mask" mask="0x00000002" name="DISIM"/>
          <bitfield caption="Powerup/Powerdown Sequence Terminated Interrupt Mask" mask="0x00000004" name="DISPIM"/>
          <bitfield caption="Output FIFO Error Interrupt Mask" mask="0x00000010" name="FIFOERRIM"/>
          <bitfield caption="Base Layer Interrupt Mask" mask="0x00000100" name="BASEIM"/>
          <bitfield caption="Overlay 1 Interrupt Mask" mask="0x00000200" name="OVR1IM"/>
          <bitfield caption="Overlay 2 Interrupt Mask" mask="0x00000400" name="OVR2IM"/>
          <bitfield caption="High-End Overlay Interrupt Mask" mask="0x00000800" name="HEOIM"/>
          <bitfield caption="Post Processing Interrupt Mask" mask="0x00002000" name="PPIM"/>
        </register>
        <register caption="LCD Controller Interrupt Status Register" name="LCDC_LCDISR" offset="0x00000038" rw="R" size="4">
          <bitfield caption="Start of Frame Interrupt Status" mask="0x00000001" name="SOF"/>
          <bitfield caption="LCD Disable Interrupt Status" mask="0x00000002" name="DIS"/>
          <bitfield caption="Powerup/Powerdown Sequence Terminated Interrupt Status" mask="0x00000004" name="DISP"/>
          <bitfield caption="Output FIFO Error" mask="0x00000010" name="FIFOERR"/>
          <bitfield caption="Base Layer Raw Interrupt Status" mask="0x00000100" name="BASE"/>
          <bitfield caption="Overlay 1 Raw Interrupt Status" mask="0x00000200" name="OVR1"/>
          <bitfield caption="Overlay 2 Raw Interrupt Status" mask="0x00000400" name="OVR2"/>
          <bitfield caption="High-End Overlay Raw Interrupt Status" mask="0x00000800" name="HEO"/>
          <bitfield caption="Post Processing Raw Interrupt Status" mask="0x00002000" name="PP"/>
        </register>
        <register caption="LCD Controller Attribute Register" name="LCDC_ATTR" offset="0x0000003C" rw="W" size="4">
          <bitfield caption="Base Layer Update Attribute" mask="0x00000001" name="BASE"/>
          <bitfield caption="Overlay 1 Update Attribute" mask="0x00000002" name="OVR1"/>
          <bitfield caption="Overlay 2 Update Attribute" mask="0x00000004" name="OVR2"/>
          <bitfield caption="High-End Overlay Update Attribute" mask="0x00000008" name="HEO"/>
          <bitfield caption="Post-Processing Update Attribute" mask="0x00000020" name="PP"/>
          <bitfield caption="Base Layer Update Add To Queue" mask="0x00000100" name="BASEA2Q"/>
          <bitfield caption="Overlay 1 Update Add To Queue" mask="0x00000200" name="OVR1A2Q"/>
          <bitfield caption="Overlay 2 Update Add to Queue" mask="0x00000400" name="OVR2A2Q"/>
          <bitfield caption="High-End Overlay Update Add To Queue" mask="0x00000800" name="HEOA2Q"/>
          <bitfield caption="Post-Processing Update Add To Queue" mask="0x00002000" name="PPA2Q"/>
        </register>
        <register caption="Base Layer Channel Enable Register" name="LCDC_BASECHER" offset="0x00000040" rw="W" size="4">
          <bitfield caption="Channel Enable" mask="0x00000001" name="CHEN"/>
          <bitfield caption="Update Overlay Attributes Enable" mask="0x00000002" name="UPDATEEN"/>
          <bitfield caption="Add To Queue Enable" mask="0x00000004" name="A2QEN"/>
        </register>
        <register caption="Base Layer Channel Disable Register" name="LCDC_BASECHDR" offset="0x00000044" rw="W" size="4">
          <bitfield caption="Channel Disable" mask="0x00000001" name="CHDIS"/>
          <bitfield caption="Channel Reset" mask="0x00000100" name="CHRST"/>
        </register>
        <register caption="Base Layer Channel Status Register" name="LCDC_BASECHSR" offset="0x00000048" rw="R" size="4">
          <bitfield caption="Channel Status" mask="0x00000001" name="CHSR"/>
          <bitfield caption="Update Overlay Attributes In Progress Status" mask="0x00000002" name="UPDATESR"/>
          <bitfield caption="Add To Queue Status" mask="0x00000004" name="A2QSR"/>
        </register>
        <register caption="Base Layer Interrupt Enable Register" name="LCDC_BASEIER" offset="0x0000004C" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Enable" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Enable" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Base Layer Interrupt Disabled Register" name="LCDC_BASEIDR" offset="0x00000050" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Disable" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Disable" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Disable" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Disable" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Disable" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Base Layer Interrupt Mask Register" name="LCDC_BASEIMR" offset="0x00000054" rw="R" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Mask" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Mask" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Mask" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Mask" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Mask" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Base Layer Interrupt Status Register" name="LCDC_BASEISR" offset="0x00000058" rw="R" size="4">
          <bitfield caption="End of DMA Transfer" mask="0x00000004" name="DMA"/>
          <bitfield caption="DMA Descriptor Loaded" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Detected" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Detected" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Base DMA Head Register" name="LCDC_BASEHEAD" offset="0x0000005C" rw="RW" size="4">
          <bitfield caption="DMA Head Pointer" mask="0xFFFFFFFC" name="HEAD"/>
        </register>
        <register caption="Base DMA Address Register" name="LCDC_BASEADDR" offset="0x00000060" rw="RW" size="4">
          <bitfield caption="DMA Transfer Start Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Base DMA Control Register" name="LCDC_BASECTRL" offset="0x00000064" rw="RW" size="4">
          <bitfield caption="Transfer Descriptor Fetch Enable" mask="0x00000001" name="DFETCH"/>
          <bitfield caption="Lookup Table Fetch Enable" mask="0x00000002" name="LFETCH"/>
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMAIEN"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCRIEN"/>
          <bitfield caption="Add Head Descriptor to Queue Interrupt Enable" mask="0x00000010" name="ADDIEN"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONEIEN"/>
        </register>
        <register caption="Base DMA Next Register" name="LCDC_BASENEXT" offset="0x00000068" rw="RW" size="4">
          <bitfield caption="DMA Descriptor Next Address" mask="0xFFFFFFFF" name="NEXT"/>
        </register>
        <register caption="Base Layer Configuration Register 0" name="LCDC_BASECFG0" offset="0x0000006C" rw="RW" size="4">
          <bitfield caption="Source Interface" mask="0x00000001" name="SIF"/>
          <bitfield caption="AHB Burst Length" mask="0x00000030" name="BLEN" values="LCDC_BASECFG0__BLEN"/>
          <bitfield caption="Defined Length Burst Only For Channel Bus Transaction" mask="0x00000100" name="DLBO"/>
        </register>
        <register caption="Base Layer Configuration Register 1" name="LCDC_BASECFG1" offset="0x00000070" rw="RW" size="4">
          <bitfield caption="Color Lookup Table Mode Enable" mask="0x00000001" name="CLUTEN"/>
          <bitfield caption="RGB Mode Input Selection" mask="0x000000F0" name="RGBMODE" values="LCDC_BASECFG1__RGBMODE"/>
          <bitfield caption="Color Lookup Table Mode Input Selection" mask="0x00000300" name="CLUTMODE" values="LCDC_BASECFG1__CLUTMODE"/>
        </register>
        <register caption="Base Layer Configuration Register 2" name="LCDC_BASECFG2" offset="0x00000074" rw="RW" size="4">
          <bitfield caption="Horizontal Stride" mask="0xFFFFFFFF" name="XSTRIDE"/>
        </register>
        <register caption="Base Layer Configuration Register 3" name="LCDC_BASECFG3" offset="0x00000078" rw="RW" size="4">
          <bitfield caption="Blue Default" mask="0x000000FF" name="BDEF"/>
          <bitfield caption="Green Default" mask="0x0000FF00" name="GDEF"/>
          <bitfield caption="Red Default" mask="0x00FF0000" name="RDEF"/>
        </register>
        <register caption="Base Layer Configuration Register 4" name="LCDC_BASECFG4" offset="0x0000007C" rw="RW" size="4">
          <bitfield caption="Use DMA Data Path" mask="0x00000100" name="DMA"/>
          <bitfield caption="Use Replication logic to expand RGB color to 24 bits" mask="0x00000200" name="REP"/>
          <bitfield caption="Discard Area Enable" mask="0x00000800" name="DISCEN"/>
        </register>
        <register caption="Base Layer Configuration Register 5" name="LCDC_BASECFG5" offset="0x00000080" rw="RW" size="4">
          <bitfield caption="Discard Area Horizontal Coordinate" mask="0x000007FF" name="DISCXPOS"/>
          <bitfield caption="Discard Area Vertical Coordinate" mask="0x07FF0000" name="DISCYPOS"/>
        </register>
        <register caption="Base Layer Configuration Register 6" name="LCDC_BASECFG6" offset="0x00000084" rw="RW" size="4">
          <bitfield caption="Discard Area Horizontal Size" mask="0x000007FF" name="DISCXSIZE"/>
          <bitfield caption="Discard Area Vertical Size" mask="0x07FF0000" name="DISCYSIZE"/>
        </register>
        <register caption="Overlay 1 Channel Enable Register" name="LCDC_OVR1CHER" offset="0x00000140" rw="W" size="4">
          <bitfield caption="Channel Enable" mask="0x00000001" name="CHEN"/>
          <bitfield caption="Update Overlay Attributes Enable" mask="0x00000002" name="UPDATEEN"/>
          <bitfield caption="Add To Queue Enable" mask="0x00000004" name="A2QEN"/>
        </register>
        <register caption="Overlay 1 Channel Disable Register" name="LCDC_OVR1CHDR" offset="0x00000144" rw="W" size="4">
          <bitfield caption="Channel Disable" mask="0x00000001" name="CHDIS"/>
          <bitfield caption="Channel Reset" mask="0x00000100" name="CHRST"/>
        </register>
        <register caption="Overlay 1 Channel Status Register" name="LCDC_OVR1CHSR" offset="0x00000148" rw="R" size="4">
          <bitfield caption="Channel Status" mask="0x00000001" name="CHSR"/>
          <bitfield caption="Update Overlay Attributes In Progress Status" mask="0x00000002" name="UPDATESR"/>
          <bitfield caption="Add To Queue Status" mask="0x00000004" name="A2QSR"/>
        </register>
        <register caption="Overlay 1 Interrupt Enable Register" name="LCDC_OVR1IER" offset="0x0000014C" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Enable" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Enable" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 1 Interrupt Disable Register" name="LCDC_OVR1IDR" offset="0x00000150" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Disable" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Disable" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Disable" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Disable" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Disable" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 1 Interrupt Mask Register" name="LCDC_OVR1IMR" offset="0x00000154" rw="R" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Mask" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Mask" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Mask" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Mask" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Mask" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 1 Interrupt Status Register" name="LCDC_OVR1ISR" offset="0x00000158" rw="R" size="4">
          <bitfield caption="End of DMA Transfer" mask="0x00000004" name="DMA"/>
          <bitfield caption="DMA Descriptor Loaded" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Detected" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Detected" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 1 DMA Head Register" name="LCDC_OVR1HEAD" offset="0x0000015C" rw="RW" size="4">
          <bitfield caption="DMA Head Pointer" mask="0xFFFFFFFC" name="HEAD"/>
        </register>
        <register caption="Overlay 1 DMA Address Register" name="LCDC_OVR1ADDR" offset="0x00000160" rw="RW" size="4">
          <bitfield caption="DMA Transfer Overlay 1 Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Overlay 1 DMA Control Register" name="LCDC_OVR1CTRL" offset="0x00000164" rw="RW" size="4">
          <bitfield caption="Transfer Descriptor Fetch Enable" mask="0x00000001" name="DFETCH"/>
          <bitfield caption="Lookup Table Fetch Enable" mask="0x00000002" name="LFETCH"/>
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMAIEN"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCRIEN"/>
          <bitfield caption="Add Head Descriptor to Queue Interrupt Enable" mask="0x00000010" name="ADDIEN"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONEIEN"/>
        </register>
        <register caption="Overlay 1 DMA Next Register" name="LCDC_OVR1NEXT" offset="0x00000168" rw="RW" size="4">
          <bitfield caption="DMA Descriptor Next Address" mask="0xFFFFFFFF" name="NEXT"/>
        </register>
        <register caption="Overlay 1 Configuration Register 0" name="LCDC_OVR1CFG0" offset="0x0000016C" rw="RW" size="4">
          <bitfield caption="Source Interface" mask="0x00000001" name="SIF"/>
          <bitfield caption="AHB Burst Length" mask="0x00000030" name="BLEN" values="LCDC_OVR1CFG0__BLEN"/>
          <bitfield caption="Defined Length Burst Only for Channel Bus Transaction" mask="0x00000100" name="DLBO"/>
          <bitfield caption="Hardware Rotation Optimization Disable" mask="0x00001000" name="ROTDIS"/>
          <bitfield caption="Hardware Rotation Lock Disable" mask="0x00002000" name="LOCKDIS"/>
        </register>
        <register caption="Overlay 1 Configuration Register 1" name="LCDC_OVR1CFG1" offset="0x00000170" rw="RW" size="4">
          <bitfield caption="Color Lookup Table Mode Enable" mask="0x00000001" name="CLUTEN"/>
          <bitfield caption="RGB Mode Input Selection" mask="0x000000F0" name="RGBMODE" values="LCDC_OVR1CFG1__RGBMODE"/>
          <bitfield caption="Color Lookup Table Mode Input Selection" mask="0x00000300" name="CLUTMODE" values="LCDC_OVR1CFG1__CLUTMODE"/>
        </register>
        <register caption="Overlay 1 Configuration Register 2" name="LCDC_OVR1CFG2" offset="0x00000174" rw="RW" size="4">
          <bitfield caption="Horizontal Window Position" mask="0x000007FF" name="XPOS"/>
          <bitfield caption="Vertical Window Position" mask="0x07FF0000" name="YPOS"/>
        </register>
        <register caption="Overlay 1 Configuration Register 3" name="LCDC_OVR1CFG3" offset="0x00000178" rw="RW" size="4">
          <bitfield caption="Horizontal Window Size" mask="0x000007FF" name="XSIZE"/>
          <bitfield caption="Vertical Window Size" mask="0x07FF0000" name="YSIZE"/>
        </register>
        <register caption="Overlay 1 Configuration Register 4" name="LCDC_OVR1CFG4" offset="0x0000017C" rw="RW" size="4">
          <bitfield caption="Horizontal Stride" mask="0xFFFFFFFF" name="XSTRIDE"/>
        </register>
        <register caption="Overlay 1 Configuration Register 5" name="LCDC_OVR1CFG5" offset="0x00000180" rw="RW" size="4">
          <bitfield caption="Pixel Stride" mask="0xFFFFFFFF" name="PSTRIDE"/>
        </register>
        <register caption="Overlay 1 Configuration Register 6" name="LCDC_OVR1CFG6" offset="0x00000184" rw="RW" size="4">
          <bitfield caption="Blue Default" mask="0x000000FF" name="BDEF"/>
          <bitfield caption="Green Default" mask="0x0000FF00" name="GDEF"/>
          <bitfield caption="Red Default" mask="0x00FF0000" name="RDEF"/>
        </register>
        <register caption="Overlay 1 Configuration Register 7" name="LCDC_OVR1CFG7" offset="0x00000188" rw="RW" size="4">
          <bitfield caption="Blue Color Component Chroma Key" mask="0x000000FF" name="BKEY"/>
          <bitfield caption="Green Color Component Chroma Key" mask="0x0000FF00" name="GKEY"/>
          <bitfield caption="Red Color Component Chroma Key" mask="0x00FF0000" name="RKEY"/>
        </register>
        <register caption="Overlay 1 Configuration Register 8" name="LCDC_OVR1CFG8" offset="0x0000018C" rw="RW" size="4">
          <bitfield caption="Blue Color Component Chroma Key Mask" mask="0x000000FF" name="BMASK"/>
          <bitfield caption="Green Color Component Chroma Key Mask" mask="0x0000FF00" name="GMASK"/>
          <bitfield caption="Red Color Component Chroma Key Mask" mask="0x00FF0000" name="RMASK"/>
        </register>
        <register caption="Overlay 1 Configuration Register 9" name="LCDC_OVR1CFG9" offset="0x00000190" rw="RW" size="4">
          <bitfield caption="Blender Chroma Key Enable" mask="0x00000001" name="CRKEY"/>
          <bitfield caption="Blender Inverted Blender Output Enable" mask="0x00000002" name="INV"/>
          <bitfield caption="Blender Iterated Color Enable" mask="0x00000004" name="ITER2BL"/>
          <bitfield caption="Blender Use Iterated Color" mask="0x00000008" name="ITER"/>
          <bitfield caption="Blender Reverse Alpha" mask="0x00000010" name="REVALPHA"/>
          <bitfield caption="Blender Global Alpha Enable" mask="0x00000020" name="GAEN"/>
          <bitfield caption="Blender Local Alpha Enable" mask="0x00000040" name="LAEN"/>
          <bitfield caption="Blender Overlay Layer Enable" mask="0x00000080" name="OVR"/>
          <bitfield caption="Blender DMA Layer Enable" mask="0x00000100" name="DMA"/>
          <bitfield caption="Use Replication logic to expand RGB color to 24 bits" mask="0x00000200" name="REP"/>
          <bitfield caption="Destination Chroma Keying" mask="0x00000400" name="DSTKEY"/>
          <bitfield caption="Blender Global Alpha" mask="0x00FF0000" name="GA"/>
        </register>
        <register caption="Overlay 2 Channel Enable Register" name="LCDC_OVR2CHER" offset="0x00000240" rw="W" size="4">
          <bitfield caption="Channel Enable" mask="0x00000001" name="CHEN"/>
          <bitfield caption="Update Overlay Attributes Enable" mask="0x00000002" name="UPDATEEN"/>
          <bitfield caption="Add To Queue Enable" mask="0x00000004" name="A2QEN"/>
        </register>
        <register caption="Overlay 2 Channel Disable Register" name="LCDC_OVR2CHDR" offset="0x00000244" rw="W" size="4">
          <bitfield caption="Channel Disable" mask="0x00000001" name="CHDIS"/>
          <bitfield caption="Channel Reset" mask="0x00000100" name="CHRST"/>
        </register>
        <register caption="Overlay 2 Channel Status Register" name="LCDC_OVR2CHSR" offset="0x00000248" rw="R" size="4">
          <bitfield caption="Channel Status" mask="0x00000001" name="CHSR"/>
          <bitfield caption="Update Overlay Attributes In Progress Status" mask="0x00000002" name="UPDATESR"/>
          <bitfield caption="Add To Queue Status" mask="0x00000004" name="A2QSR"/>
        </register>
        <register caption="Overlay 2 Interrupt Enable Register" name="LCDC_OVR2IER" offset="0x0000024C" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Enable" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Enable" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 2 Interrupt Disable Register" name="LCDC_OVR2IDR" offset="0x00000250" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Disable" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Disable" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Disable" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Disable" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Disable" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 2 Interrupt Mask Register" name="LCDC_OVR2IMR" offset="0x00000254" rw="R" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Mask" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Mask" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Mask" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Mask" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Mask" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 2 Interrupt Status Register" name="LCDC_OVR2ISR" offset="0x00000258" rw="R" size="4">
          <bitfield caption="End of DMA Transfer" mask="0x00000004" name="DMA"/>
          <bitfield caption="DMA Descriptor Loaded" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Detected" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Detected" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 2 DMA Head Register" name="LCDC_OVR2HEAD" offset="0x0000025C" rw="RW" size="4">
          <bitfield caption="DMA Head Pointer" mask="0xFFFFFFFC" name="HEAD"/>
        </register>
        <register caption="Overlay 2 DMA Address Register" name="LCDC_OVR2ADDR" offset="0x00000260" rw="RW" size="4">
          <bitfield caption="DMA Transfer Overlay 2 Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Overlay 2 DMA Control Register" name="LCDC_OVR2CTRL" offset="0x00000264" rw="RW" size="4">
          <bitfield caption="Transfer Descriptor Fetch Enable" mask="0x00000001" name="DFETCH"/>
          <bitfield caption="Lookup Table Fetch Enable" mask="0x00000002" name="LFETCH"/>
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMAIEN"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCRIEN"/>
          <bitfield caption="Add Head Descriptor to Queue Interrupt Enable" mask="0x00000010" name="ADDIEN"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONEIEN"/>
        </register>
        <register caption="Overlay 2 DMA Next Register" name="LCDC_OVR2NEXT" offset="0x00000268" rw="RW" size="4">
          <bitfield caption="DMA Descriptor Next Address" mask="0xFFFFFFFF" name="NEXT"/>
        </register>
        <register caption="Overlay 2 Configuration Register 0" name="LCDC_OVR2CFG0" offset="0x0000026C" rw="RW" size="4">
          <bitfield caption="AHB Burst Length" mask="0x00000030" name="BLEN" values="LCDC_OVR2CFG0__BLEN"/>
          <bitfield caption="Defined Length Burst Only For Channel Bus Transaction" mask="0x00000100" name="DLBO"/>
          <bitfield caption="Hardware Rotation Optimization Disable" mask="0x00001000" name="ROTDIS"/>
          <bitfield caption="Hardware Rotation Lock Disable" mask="0x00002000" name="LOCKDIS"/>
        </register>
        <register caption="Overlay 2 Configuration Register 1" name="LCDC_OVR2CFG1" offset="0x00000270" rw="RW" size="4">
          <bitfield caption="Color Lookup Table Mode Enable" mask="0x00000001" name="CLUTEN"/>
          <bitfield caption="RGB Mode Input Selection" mask="0x000000F0" name="RGBMODE" values="LCDC_OVR2CFG1__RGBMODE"/>
          <bitfield caption="Color Lookup Table Mode Input Selection" mask="0x00000300" name="CLUTMODE" values="LCDC_OVR2CFG1__CLUTMODE"/>
        </register>
        <register caption="Overlay 2 Configuration Register 2" name="LCDC_OVR2CFG2" offset="0x00000274" rw="RW" size="4">
          <bitfield caption="Horizontal Window Position" mask="0x000007FF" name="XPOS"/>
          <bitfield caption="Vertical Window Position" mask="0x07FF0000" name="YPOS"/>
        </register>
        <register caption="Overlay 2 Configuration Register 3" name="LCDC_OVR2CFG3" offset="0x00000278" rw="RW" size="4">
          <bitfield caption="Horizontal Window Size" mask="0x000007FF" name="XSIZE"/>
          <bitfield caption="Vertical Window Size" mask="0x07FF0000" name="YSIZE"/>
        </register>
        <register caption="Overlay 2 Configuration Register 4" name="LCDC_OVR2CFG4" offset="0x0000027C" rw="RW" size="4">
          <bitfield caption="Horizontal Stride" mask="0xFFFFFFFF" name="XSTRIDE"/>
        </register>
        <register caption="Overlay 2 Configuration Register 5" name="LCDC_OVR2CFG5" offset="0x00000280" rw="RW" size="4">
          <bitfield caption="Pixel Stride" mask="0xFFFFFFFF" name="PSTRIDE"/>
        </register>
        <register caption="Overlay 2 Configuration Register 6" name="LCDC_OVR2CFG6" offset="0x00000284" rw="RW" size="4">
          <bitfield caption="Blue Default" mask="0x000000FF" name="BDEF"/>
          <bitfield caption="Green Default" mask="0x0000FF00" name="GDEF"/>
          <bitfield caption="Red Default" mask="0x00FF0000" name="RDEF"/>
        </register>
        <register caption="Overlay 2 Configuration Register 7" name="LCDC_OVR2CFG7" offset="0x00000288" rw="RW" size="4">
          <bitfield caption="Blue Color Component Chroma Key" mask="0x000000FF" name="BKEY"/>
          <bitfield caption="Green Color Component Chroma Key" mask="0x0000FF00" name="GKEY"/>
          <bitfield caption="Red Color Component Chroma Key" mask="0x00FF0000" name="RKEY"/>
        </register>
        <register caption="Overlay 2 Configuration Register 8" name="LCDC_OVR2CFG8" offset="0x0000028C" rw="RW" size="4">
          <bitfield caption="Blue Color Component Chroma Key Mask" mask="0x000000FF" name="BMASK"/>
          <bitfield caption="Green Color Component Chroma Key Mask" mask="0x0000FF00" name="GMASK"/>
          <bitfield caption="Red Color Component Chroma Key Mask" mask="0x00FF0000" name="RMASK"/>
        </register>
        <register caption="Overlay 2 Configuration Register 9" name="LCDC_OVR2CFG9" offset="0x00000290" rw="RW" size="4">
          <bitfield caption="Blender Chroma Key Enable" mask="0x00000001" name="CRKEY"/>
          <bitfield caption="Blender Inverted Blender Output Enable" mask="0x00000002" name="INV"/>
          <bitfield caption="Blender Iterated Color Enable" mask="0x00000004" name="ITER2BL"/>
          <bitfield caption="Blender Use Iterated Color" mask="0x00000008" name="ITER"/>
          <bitfield caption="Blender Reverse Alpha" mask="0x00000010" name="REVALPHA"/>
          <bitfield caption="Blender Global Alpha Enable" mask="0x00000020" name="GAEN"/>
          <bitfield caption="Blender Local Alpha Enable" mask="0x00000040" name="LAEN"/>
          <bitfield caption="Blender Overlay Layer Enable" mask="0x00000080" name="OVR"/>
          <bitfield caption="Blender DMA Layer Enable" mask="0x00000100" name="DMA"/>
          <bitfield caption="Use Replication logic to expand RGB color to 24 bits" mask="0x00000200" name="REP"/>
          <bitfield caption="Destination Chroma Keying" mask="0x00000400" name="DSTKEY"/>
          <bitfield caption="Blender Global Alpha" mask="0x00FF0000" name="GA"/>
        </register>
        <register caption="High-End Overlay Channel Enable Register" name="LCDC_HEOCHER" offset="0x00000340" rw="W" size="4">
          <bitfield caption="Channel Enable" mask="0x00000001" name="CHEN"/>
          <bitfield caption="Update Overlay Attributes Enable" mask="0x00000002" name="UPDATEEN"/>
          <bitfield caption="Add To Queue Enable" mask="0x00000004" name="A2QEN"/>
        </register>
        <register caption="High-End Overlay Channel Disable Register" name="LCDC_HEOCHDR" offset="0x00000344" rw="W" size="4">
          <bitfield caption="Channel Disable" mask="0x00000001" name="CHDIS"/>
          <bitfield caption="Channel Reset" mask="0x00000100" name="CHRST"/>
        </register>
        <register caption="High-End Overlay Channel Status Register" name="LCDC_HEOCHSR" offset="0x00000348" rw="R" size="4">
          <bitfield caption="Channel Status" mask="0x00000001" name="CHSR"/>
          <bitfield caption="Update Overlay Attributes In Progress Status" mask="0x00000002" name="UPDATESR"/>
          <bitfield caption="Add To Queue Status" mask="0x00000004" name="A2QSR"/>
        </register>
        <register caption="High-End Overlay Interrupt Enable Register" name="LCDC_HEOIER" offset="0x0000034C" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Enable" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Enable" mask="0x00000040" name="OVR"/>
          <bitfield caption="End of DMA Transfer for U or UV Chrominance Interrupt Enable" mask="0x00000400" name="UDMA"/>
          <bitfield caption="Descriptor Loaded for U or UV Chrominance Interrupt Enable" mask="0x00000800" name="UDSCR"/>
          <bitfield caption="Head Descriptor Loaded for U or UV Chrominance Interrupt Enable" mask="0x00001000" name="UADD"/>
          <bitfield caption="End of List for U or UV Chrominance Interrupt Enable" mask="0x00002000" name="UDONE"/>
          <bitfield caption="Overflow for U or UV Chrominance Interrupt Enable" mask="0x00004000" name="UOVR"/>
          <bitfield caption="End of DMA for V Chrominance Transfer Interrupt Enable" mask="0x00040000" name="VDMA"/>
          <bitfield caption="Descriptor Loaded for V Chrominance Interrupt Enable" mask="0x00080000" name="VDSCR"/>
          <bitfield caption="Head Descriptor Loaded for V Chrominance Interrupt Enable" mask="0x00100000" name="VADD"/>
          <bitfield caption="End of List for V Chrominance Interrupt Enable" mask="0x00200000" name="VDONE"/>
          <bitfield caption="Overflow for V Chrominance Interrupt Enable" mask="0x00400000" name="VOVR"/>
        </register>
        <register caption="High-End Overlay Interrupt Disable Register" name="LCDC_HEOIDR" offset="0x00000350" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Disable" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Disable" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Disable" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Disable" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Disable" mask="0x00000040" name="OVR"/>
          <bitfield caption="End of DMA Transfer for U or UV Chrominance Component Interrupt Disable" mask="0x00000400" name="UDMA"/>
          <bitfield caption="Descriptor Loaded for U or UV Chrominance Component Interrupt Disable" mask="0x00000800" name="UDSCR"/>
          <bitfield caption="Head Descriptor Loaded for U or UV Chrominance Component Interrupt Disable" mask="0x00001000" name="UADD"/>
          <bitfield caption="End of List Interrupt for U or UV Chrominance Component Disable" mask="0x00002000" name="UDONE"/>
          <bitfield caption="Overflow Interrupt for U or UV Chrominance Component Disable" mask="0x00004000" name="UOVR"/>
          <bitfield caption="End of DMA Transfer for V Chrominance Component Interrupt Disable" mask="0x00040000" name="VDMA"/>
          <bitfield caption="Descriptor Loaded for V Chrominance Component Interrupt Disable" mask="0x00080000" name="VDSCR"/>
          <bitfield caption="Head Descriptor Loaded for V Chrominance Component Interrupt Disable" mask="0x00100000" name="VADD"/>
          <bitfield caption="End of List for V Chrominance Component Interrupt Disable" mask="0x00200000" name="VDONE"/>
          <bitfield caption="Overflow for V Chrominance Component Interrupt Disable" mask="0x00400000" name="VOVR"/>
        </register>
        <register caption="High-End Overlay Interrupt Mask Register" name="LCDC_HEOIMR" offset="0x00000354" rw="R" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Mask" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Mask" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Mask" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Mask" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Mask" mask="0x00000040" name="OVR"/>
          <bitfield caption="End of DMA Transfer for U or UV Chrominance Component Interrupt Mask" mask="0x00000400" name="UDMA"/>
          <bitfield caption="Descriptor Loaded for U or UV Chrominance Component Interrupt Mask" mask="0x00000800" name="UDSCR"/>
          <bitfield caption="Head Descriptor Loaded for U or UV Chrominance Component Mask" mask="0x00001000" name="UADD"/>
          <bitfield caption="End of List for U or UV Chrominance Component Mask" mask="0x00002000" name="UDONE"/>
          <bitfield caption="Overflow for U Chrominance Interrupt Mask" mask="0x00004000" name="UOVR"/>
          <bitfield caption="End of DMA Transfer for V Chrominance Component Interrupt Mask" mask="0x00040000" name="VDMA"/>
          <bitfield caption="Descriptor Loaded for V Chrominance Component Interrupt Mask" mask="0x00080000" name="VDSCR"/>
          <bitfield caption="Head Descriptor Loaded for V Chrominance Component Mask" mask="0x00100000" name="VADD"/>
          <bitfield caption="End of List for V Chrominance Component Mask" mask="0x00200000" name="VDONE"/>
          <bitfield caption="Overflow for V Chrominance Interrupt Mask" mask="0x00400000" name="VOVR"/>
        </register>
        <register caption="High-End Overlay Interrupt Status Register" name="LCDC_HEOISR" offset="0x00000358" rw="R" size="4">
          <bitfield caption="End of DMA Transfer" mask="0x00000004" name="DMA"/>
          <bitfield caption="DMA Descriptor Loaded" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Detected" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Detected" mask="0x00000040" name="OVR"/>
          <bitfield caption="End of DMA Transfer for U Component" mask="0x00000400" name="UDMA"/>
          <bitfield caption="DMA Descriptor Loaded for U Component" mask="0x00000800" name="UDSCR"/>
          <bitfield caption="Head Descriptor Loaded for U Component" mask="0x00001000" name="UADD"/>
          <bitfield caption="End of List Detected for U Component" mask="0x00002000" name="UDONE"/>
          <bitfield caption="Overflow Detected for U Component" mask="0x00004000" name="UOVR"/>
          <bitfield caption="End of DMA Transfer for V Component" mask="0x00040000" name="VDMA"/>
          <bitfield caption="DMA Descriptor Loaded for V Component" mask="0x00080000" name="VDSCR"/>
          <bitfield caption="Head Descriptor Loaded for V Component" mask="0x00100000" name="VADD"/>
          <bitfield caption="End of List Detected for V Component" mask="0x00200000" name="VDONE"/>
          <bitfield caption="Overflow Detected for V Component" mask="0x00400000" name="VOVR"/>
        </register>
        <register caption="High-End Overlay DMA Head Register" name="LCDC_HEOHEAD" offset="0x0000035C" rw="RW" size="4">
          <bitfield caption="DMA Head Pointer" mask="0xFFFFFFFC" name="HEAD"/>
        </register>
        <register caption="High-End Overlay DMA Address Register" name="LCDC_HEOADDR" offset="0x00000360" rw="RW" size="4">
          <bitfield caption="DMA Transfer Start Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="High-End Overlay DMA Control Register" name="LCDC_HEOCTRL" offset="0x00000364" rw="RW" size="4">
          <bitfield caption="Transfer Descriptor Fetch Enable" mask="0x00000001" name="DFETCH"/>
          <bitfield caption="Lookup Table Fetch Enable" mask="0x00000002" name="LFETCH"/>
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMAIEN"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCRIEN"/>
          <bitfield caption="Add Head Descriptor to Queue Interrupt Enable" mask="0x00000010" name="ADDIEN"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONEIEN"/>
        </register>
        <register caption="High-End Overlay DMA Next Register" name="LCDC_HEONEXT" offset="0x00000368" rw="RW" size="4">
          <bitfield caption="DMA Descriptor Next Address" mask="0xFFFFFFFF" name="NEXT"/>
        </register>
        <register caption="High-End Overlay U-UV DMA Head Register" name="LCDC_HEOUHEAD" offset="0x0000036C" rw="RW" size="4">
          <bitfield caption="DMA Head Pointer" mask="0xFFFFFFFF" name="UHEAD"/>
        </register>
        <register caption="High-End Overlay U-UV DMA Address Register" name="LCDC_HEOUADDR" offset="0x00000370" rw="RW" size="4">
          <bitfield caption="DMA Transfer Start Address for U or UV Chrominance" mask="0xFFFFFFFF" name="UADDR"/>
        </register>
        <register caption="High-End Overlay U-UV DMA Control Register" name="LCDC_HEOUCTRL" offset="0x00000374" rw="RW" size="4">
          <bitfield caption="Transfer Descriptor Fetch Enable" mask="0x00000001" name="UDFETCH"/>
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="UDMAIEN"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="UDSCRIEN"/>
          <bitfield caption="Add Head Descriptor to Queue Interrupt Enable" mask="0x00000010" name="UADDIEN"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="UDONEIEN"/>
        </register>
        <register caption="High-End Overlay U-UV DMA Next Register" name="LCDC_HEOUNEXT" offset="0x00000378" rw="RW" size="4">
          <bitfield caption="DMA Descriptor Next Address" mask="0xFFFFFFFF" name="UNEXT"/>
        </register>
        <register caption="High-End Overlay V DMA Head Register" name="LCDC_HEOVHEAD" offset="0x0000037C" rw="RW" size="4">
          <bitfield caption="DMA Head Pointer" mask="0xFFFFFFFF" name="VHEAD"/>
        </register>
        <register caption="High-End Overlay V DMA Address Register" name="LCDC_HEOVADDR" offset="0x00000380" rw="RW" size="4">
          <bitfield caption="DMA Transfer Start Address for V Chrominance" mask="0xFFFFFFFF" name="VADDR"/>
        </register>
        <register caption="High-End Overlay V DMA Control Register" name="LCDC_HEOVCTRL" offset="0x00000384" rw="RW" size="4">
          <bitfield caption="Transfer Descriptor Fetch Enable" mask="0x00000001" name="VDFETCH"/>
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="VDMAIEN"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="VDSCRIEN"/>
          <bitfield caption="Add Head Descriptor to Queue Interrupt Enable" mask="0x00000010" name="VADDIEN"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="VDONEIEN"/>
        </register>
        <register caption="High-End Overlay V DMA Next Register" name="LCDC_HEOVNEXT" offset="0x00000388" rw="RW" size="4">
          <bitfield caption="DMA Descriptor Next Address" mask="0xFFFFFFFF" name="VNEXT"/>
        </register>
        <register caption="High-End Overlay Configuration Register 0" name="LCDC_HEOCFG0" offset="0x0000038C" rw="RW" size="4">
          <bitfield caption="Source Interface" mask="0x00000001" name="SIF"/>
          <bitfield caption="AHB Burst Length" mask="0x00000030" name="BLEN" values="LCDC_HEOCFG0__BLEN"/>
          <bitfield caption="AHB Burst Length for U-V Channel" mask="0x000000C0" name="BLENUV" values="LCDC_HEOCFG0__BLENUV"/>
          <bitfield caption="Defined Length Burst Only For Channel Bus Transaction" mask="0x00000100" name="DLBO"/>
          <bitfield caption="Hardware Rotation Optimization Disable" mask="0x00001000" name="ROTDIS"/>
          <bitfield caption="Hardware Rotation Lock Disable" mask="0x00002000" name="LOCKDIS"/>
        </register>
        <register caption="High-End Overlay Configuration Register 1" name="LCDC_HEOCFG1" offset="0x00000390" rw="RW" size="4">
          <bitfield caption="Color Lookup Table Mode Enable" mask="0x00000001" name="CLUTEN"/>
          <bitfield caption="YUV Color Space Enable" mask="0x00000002" name="YUVEN"/>
          <bitfield caption="RGB Mode Input Selection" mask="0x000000F0" name="RGBMODE" values="LCDC_HEOCFG1__RGBMODE"/>
          <bitfield caption="Color Lookup Table Mode Input Selection" mask="0x00000300" name="CLUTMODE" values="LCDC_HEOCFG1__CLUTMODE"/>
          <bitfield caption="YUV Mode Input Selection" mask="0x0000F000" name="YUVMODE"/>
          <bitfield caption="YUV 4:2:2 Rotation" mask="0x00010000" name="YUV422ROT"/>
          <bitfield caption="YUV 4:2:2 Swap" mask="0x00020000" name="YUV422SWP"/>
          <bitfield caption="Down Scaling Bandwidth Optimization" mask="0x00100000" name="DSCALEOPT"/>
        </register>
        <register caption="High-End Overlay Configuration Register 2" name="LCDC_HEOCFG2" offset="0x00000394" rw="RW" size="4">
          <bitfield caption="Horizontal Window Position" mask="0x000007FF" name="XPOS"/>
          <bitfield caption="Vertical Window Position" mask="0x07FF0000" name="YPOS"/>
        </register>
        <register caption="High-End Overlay Configuration Register 3" name="LCDC_HEOCFG3" offset="0x00000398" rw="RW" size="4">
          <bitfield caption="Horizontal Window Size" mask="0x000007FF" name="XSIZE"/>
          <bitfield caption="Vertical Window Size" mask="0x07FF0000" name="YSIZE"/>
        </register>
        <register caption="High-End Overlay Configuration Register 4" name="LCDC_HEOCFG4" offset="0x0000039C" rw="RW" size="4">
          <bitfield caption="Horizontal image Size in Memory" mask="0x000007FF" name="XMEMSIZE"/>
          <bitfield caption="Vertical image Size in Memory" mask="0x07FF0000" name="YMEMSIZE"/>
        </register>
        <register caption="High-End Overlay Configuration Register 5" name="LCDC_HEOCFG5" offset="0x000003A0" rw="RW" size="4">
          <bitfield caption="Horizontal Stride" mask="0xFFFFFFFF" name="XSTRIDE"/>
        </register>
        <register caption="High-End Overlay Configuration Register 6" name="LCDC_HEOCFG6" offset="0x000003A4" rw="RW" size="4">
          <bitfield caption="Pixel Stride" mask="0xFFFFFFFF" name="PSTRIDE"/>
        </register>
        <register caption="High-End Overlay Configuration Register 7" name="LCDC_HEOCFG7" offset="0x000003A8" rw="RW" size="4">
          <bitfield caption="UV Horizontal Stride" mask="0xFFFFFFFF" name="UVXSTRIDE"/>
        </register>
        <register caption="High-End Overlay Configuration Register 8" name="LCDC_HEOCFG8" offset="0x000003AC" rw="RW" size="4">
          <bitfield caption="UV Pixel Stride" mask="0xFFFFFFFF" name="UVPSTRIDE"/>
        </register>
        <register caption="High-End Overlay Configuration Register 9" name="LCDC_HEOCFG9" offset="0x000003B0" rw="RW" size="4">
          <bitfield caption="Blue Default" mask="0x000000FF" name="BDEF"/>
          <bitfield caption="Green Default" mask="0x0000FF00" name="GDEF"/>
          <bitfield caption="Red Default" mask="0x00FF0000" name="RDEF"/>
        </register>
        <register caption="High-End Overlay Configuration Register 10" name="LCDC_HEOCFG10" offset="0x000003B4" rw="RW" size="4">
          <bitfield caption="Blue Color Component Chroma Key" mask="0x000000FF" name="BKEY"/>
          <bitfield caption="Green Color Component Chroma Key" mask="0x0000FF00" name="GKEY"/>
          <bitfield caption="Red Color Component Chroma Key" mask="0x00FF0000" name="RKEY"/>
        </register>
        <register caption="High-End Overlay Configuration Register 11" name="LCDC_HEOCFG11" offset="0x000003B8" rw="RW" size="4">
          <bitfield caption="Blue Color Component Chroma Key Mask" mask="0x000000FF" name="BMASK"/>
          <bitfield caption="Green Color Component Chroma Key Mask" mask="0x0000FF00" name="GMASK"/>
          <bitfield caption="Red Color Component Chroma Key Mask" mask="0x00FF0000" name="RMASK"/>
        </register>
        <register caption="High-End Overlay Configuration Register 12" name="LCDC_HEOCFG12" offset="0x000003BC" rw="RW" size="4">
          <bitfield caption="Blender Chroma Key Enable" mask="0x00000001" name="CRKEY"/>
          <bitfield caption="Blender Inverted Blender Output Enable" mask="0x00000002" name="INV"/>
          <bitfield caption="Blender Iterated Color Enable" mask="0x00000004" name="ITER2BL"/>
          <bitfield caption="Blender Use Iterated Color" mask="0x00000008" name="ITER"/>
          <bitfield caption="Blender Reverse Alpha" mask="0x00000010" name="REVALPHA"/>
          <bitfield caption="Blender Global Alpha Enable" mask="0x00000020" name="GAEN"/>
          <bitfield caption="Blender Local Alpha Enable" mask="0x00000040" name="LAEN"/>
          <bitfield caption="Blender Overlay Layer Enable" mask="0x00000080" name="OVR"/>
          <bitfield caption="Blender DMA Layer Enable" mask="0x00000100" name="DMA"/>
          <bitfield caption="Use Replication logic to expand RGB color to 24 bits" mask="0x00000200" name="REP"/>
          <bitfield caption="Destination Chroma Keying" mask="0x00000400" name="DSTKEY"/>
          <bitfield caption="Video Priority" mask="0x00001000" name="VIDPRI"/>
          <bitfield caption="Blender Global Alpha" mask="0x00FF0000" name="GA"/>
        </register>
        <register caption="High-End Overlay Configuration Register 13" name="LCDC_HEOCFG13" offset="0x000003C0" rw="RW" size="4">
          <bitfield caption="Horizontal Scaling Factor" mask="0x00003FFF" name="XFACTOR"/>
          <bitfield caption="Vertical Scaling Factor" mask="0x3FFF0000" name="YFACTOR"/>
          <bitfield caption="Hardware Scaler Enable" mask="0x80000000" name="SCALEN"/>
        </register>
        <register caption="High-End Overlay Configuration Register 14" name="LCDC_HEOCFG14" offset="0x000003C4" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Y coefficient for Red Component 1:2:7 format" mask="0x000003FF" name="CSCRY"/>
          <bitfield caption="Color Space Conversion U coefficient for Red Component 1:2:7 format" mask="0x000FFC00" name="CSCRU"/>
          <bitfield caption="Color Space Conversion V coefficient for Red Component 1:2:7 format" mask="0x3FF00000" name="CSCRV"/>
          <bitfield caption="Color Space Conversion Offset" mask="0x40000000" name="CSCYOFF"/>
        </register>
        <register caption="High-End Overlay Configuration Register 15" name="LCDC_HEOCFG15" offset="0x000003C8" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Y coefficient for Green Component 1:2:7 format" mask="0x000003FF" name="CSCGY"/>
          <bitfield caption="Color Space Conversion U coefficient for Green Component 1:2:7 format" mask="0x000FFC00" name="CSCGU"/>
          <bitfield caption="Color Space Conversion V coefficient for Green Component 1:2:7 format" mask="0x3FF00000" name="CSCGV"/>
          <bitfield caption="Color Space Conversion Offset" mask="0x40000000" name="CSCUOFF"/>
        </register>
        <register caption="High-End Overlay Configuration Register 16" name="LCDC_HEOCFG16" offset="0x000003CC" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Y coefficient for Blue Component 1:2:7 format" mask="0x000003FF" name="CSCBY"/>
          <bitfield caption="Color Space Conversion U coefficient for Blue Component 1:2:7 format" mask="0x000FFC00" name="CSCBU"/>
          <bitfield caption="Color Space Conversion V coefficient for Blue Component 1:2:7 format" mask="0x3FF00000" name="CSCBV"/>
          <bitfield caption="Color Space Conversion Offset" mask="0x40000000" name="CSCVOFF"/>
        </register>
        <register caption="High-End Overlay Configuration Register 17" name="LCDC_HEOCFG17" offset="0x000003D0" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 0 tap 0" mask="0x000000FF" name="XPHI0COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 0 tap 1" mask="0x0000FF00" name="XPHI0COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 0 tap 2" mask="0x00FF0000" name="XPHI0COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 0 tap 3" mask="0xFF000000" name="XPHI0COEFF3"/>
        </register>
        <register caption="High-End Overlay Configuration Register 18" name="LCDC_HEOCFG18" offset="0x000003D4" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 0 tap 4" mask="0x000000FF" name="XPHI0COEFF4"/>
        </register>
        <register caption="High-End Overlay Configuration Register 19" name="LCDC_HEOCFG19" offset="0x000003D8" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 1 tap 0" mask="0x000000FF" name="XPHI1COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 1 tap 1" mask="0x0000FF00" name="XPHI1COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 1 tap 2" mask="0x00FF0000" name="XPHI1COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 1 tap 3" mask="0xFF000000" name="XPHI1COEFF3"/>
        </register>
        <register caption="High-End Overlay Configuration Register 20" name="LCDC_HEOCFG20" offset="0x000003DC" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 1 tap 4" mask="0x000000FF" name="XPHI1COEFF4"/>
        </register>
        <register caption="High-End Overlay Configuration Register 21" name="LCDC_HEOCFG21" offset="0x000003E0" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 2 tap 0" mask="0x000000FF" name="XPHI2COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 2 tap 1" mask="0x0000FF00" name="XPHI2COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 2 tap 2" mask="0x00FF0000" name="XPHI2COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 2 tap 3" mask="0xFF000000" name="XPHI2COEFF3"/>
        </register>
        <register caption="High-End Overlay Configuration Register 22" name="LCDC_HEOCFG22" offset="0x000003E4" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 2 tap 4" mask="0x000000FF" name="XPHI2COEFF4"/>
        </register>
        <register caption="High-End Overlay Configuration Register 23" name="LCDC_HEOCFG23" offset="0x000003E8" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 3 tap 0" mask="0x000000FF" name="XPHI3COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 3 tap 1" mask="0x0000FF00" name="XPHI3COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 3 tap 2" mask="0x00FF0000" name="XPHI3COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 3 tap 3" mask="0xFF000000" name="XPHI3COEFF3"/>
        </register>
        <register caption="High-End Overlay Configuration Register 24" name="LCDC_HEOCFG24" offset="0x000003EC" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 3 tap 4" mask="0x000000FF" name="XPHI3COEFF4"/>
        </register>
        <register caption="High-End Overlay Configuration Register 25" name="LCDC_HEOCFG25" offset="0x000003F0" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 4 tap 0" mask="0x000000FF" name="XPHI4COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 4 tap 1" mask="0x0000FF00" name="XPHI4COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 4 tap 2" mask="0x00FF0000" name="XPHI4COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 4 tap 3" mask="0xFF000000" name="XPHI4COEFF3"/>
        </register>
        <register caption="High-End Overlay Configuration Register 26" name="LCDC_HEOCFG26" offset="0x000003F4" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 4 tap 4" mask="0x000000FF" name="XPHI4COEFF4"/>
        </register>
        <register caption="High-End Overlay Configuration Register 27" name="LCDC_HEOCFG27" offset="0x000003F8" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 5 tap 0" mask="0x000000FF" name="XPHI5COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 5 tap 1" mask="0x0000FF00" name="XPHI5COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 5 tap 2" mask="0x00FF0000" name="XPHI5COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 5 tap 3" mask="0xFF000000" name="XPHI5COEFF3"/>
        </register>
        <register caption="High-End Overlay Configuration Register 28" name="LCDC_HEOCFG28" offset="0x000003FC" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 5 tap 4" mask="0x000000FF" name="XPHI5COEFF4"/>
        </register>
        <register caption="High-End Overlay Configuration Register 29" name="LCDC_HEOCFG29" offset="0x00000400" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 6 tap 0" mask="0x000000FF" name="XPHI6COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 6 tap 1" mask="0x0000FF00" name="XPHI6COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 6 tap 2" mask="0x00FF0000" name="XPHI6COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 6 tap 3" mask="0xFF000000" name="XPHI6COEFF3"/>
        </register>
        <register caption="High-End Overlay Configuration Register 30" name="LCDC_HEOCFG30" offset="0x00000404" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 6 tap 4" mask="0x000000FF" name="XPHI6COEFF4"/>
        </register>
        <register caption="High-End Overlay Configuration Register 31" name="LCDC_HEOCFG31" offset="0x00000408" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 7 tap 0" mask="0x000000FF" name="XPHI7COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 7 tap 1" mask="0x0000FF00" name="XPHI7COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 7 tap 2" mask="0x00FF0000" name="XPHI7COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 7 tap 3" mask="0xFF000000" name="XPHI7COEFF3"/>
        </register>
        <register caption="High-End Overlay Configuration Register 32" name="LCDC_HEOCFG32" offset="0x0000040C" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 7 tap 4" mask="0x000000FF" name="XPHI7COEFF4"/>
        </register>
        <register caption="High-End Overlay Configuration Register 33" name="LCDC_HEOCFG33" offset="0x00000410" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 0 tap 0" mask="0x000000FF" name="YPHI0COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 0 tap 1" mask="0x0000FF00" name="YPHI0COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 0 tap 2" mask="0x00FF0000" name="YPHI0COEFF2"/>
        </register>
        <register caption="High-End Overlay Configuration Register 34" name="LCDC_HEOCFG34" offset="0x00000414" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 1 tap 0" mask="0x000000FF" name="YPHI1COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 1 tap 1" mask="0x0000FF00" name="YPHI1COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 1 tap 2" mask="0x00FF0000" name="YPHI1COEFF2"/>
        </register>
        <register caption="High-End Overlay Configuration Register 35" name="LCDC_HEOCFG35" offset="0x00000418" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 2 tap 0" mask="0x000000FF" name="YPHI2COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 2 tap 1" mask="0x0000FF00" name="YPHI2COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 2 tap 2" mask="0x00FF0000" name="YPHI2COEFF2"/>
        </register>
        <register caption="High-End Overlay Configuration Register 36" name="LCDC_HEOCFG36" offset="0x0000041C" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 3 tap 0" mask="0x000000FF" name="YPHI3COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 3 tap 1" mask="0x0000FF00" name="YPHI3COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 3 tap 2" mask="0x00FF0000" name="YPHI3COEFF2"/>
        </register>
        <register caption="High-End Overlay Configuration Register 37" name="LCDC_HEOCFG37" offset="0x00000420" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 4 tap 0" mask="0x000000FF" name="YPHI4COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 4 tap 1" mask="0x0000FF00" name="YPHI4COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 4 tap 2" mask="0x00FF0000" name="YPHI4COEFF2"/>
        </register>
        <register caption="High-End Overlay Configuration Register 38" name="LCDC_HEOCFG38" offset="0x00000424" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 5 tap 0" mask="0x000000FF" name="YPHI5COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 5 tap 1" mask="0x0000FF00" name="YPHI5COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 5 tap 2" mask="0x00FF0000" name="YPHI5COEFF2"/>
        </register>
        <register caption="High-End Overlay Configuration Register 39" name="LCDC_HEOCFG39" offset="0x00000428" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 6 tap 0" mask="0x000000FF" name="YPHI6COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 6 tap 1" mask="0x0000FF00" name="YPHI6COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 6 tap 2" mask="0x00FF0000" name="YPHI6COEFF2"/>
        </register>
        <register caption="High-End Overlay Configuration Register 40" name="LCDC_HEOCFG40" offset="0x0000042C" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 7 tap 0" mask="0x000000FF" name="YPHI7COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 7 tap 1" mask="0x0000FF00" name="YPHI7COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 7 tap 2" mask="0x00FF0000" name="YPHI7COEFF2"/>
        </register>
        <register caption="High-End Overlay Configuration Register 41" name="LCDC_HEOCFG41" offset="0x00000430" rw="RW" size="4">
          <bitfield caption="Horizontal Filter Phase Offset" mask="0x00000007" name="XPHIDEF"/>
          <bitfield caption="Vertical Filter Phase Offset" mask="0x00070000" name="YPHIDEF"/>
        </register>
        <register caption="Post Processing Channel Enable Register" name="LCDC_PPCHER" offset="0x00000540" rw="W" size="4">
          <bitfield caption="Channel Enable" mask="0x00000001" name="CHEN"/>
          <bitfield caption="Update Overlay Attributes Enable" mask="0x00000002" name="UPDATEEN"/>
          <bitfield caption="Add To Queue Enable" mask="0x00000004" name="A2QEN"/>
        </register>
        <register caption="Post Processing Channel Disable Register" name="LCDC_PPCHDR" offset="0x00000544" rw="W" size="4">
          <bitfield caption="Channel Disable" mask="0x00000001" name="CHDIS"/>
          <bitfield caption="Channel Reset" mask="0x00000100" name="CHRST"/>
        </register>
        <register caption="Post Processing Channel Status Register" name="LCDC_PPCHSR" offset="0x00000548" rw="R" size="4">
          <bitfield caption="Channel Status" mask="0x00000001" name="CHSR"/>
          <bitfield caption="Update Overlay Attributes In Progress Status" mask="0x00000002" name="UPDATESR"/>
          <bitfield caption="Add To Queue Status" mask="0x00000004" name="A2QSR"/>
        </register>
        <register caption="Post Processing Interrupt Enable Register" name="LCDC_PPIER" offset="0x0000054C" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Enable" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONE"/>
        </register>
        <register caption="Post Processing Interrupt Disable Register" name="LCDC_PPIDR" offset="0x00000550" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Disable" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Disable" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Disable" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Disable" mask="0x00000020" name="DONE"/>
        </register>
        <register caption="Post Processing Interrupt Mask Register" name="LCDC_PPIMR" offset="0x00000554" rw="R" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Mask" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Mask" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Mask" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Mask" mask="0x00000020" name="DONE"/>
        </register>
        <register caption="Post Processing Interrupt Status Register" name="LCDC_PPISR" offset="0x00000558" rw="R" size="4">
          <bitfield caption="End of DMA Transfer" mask="0x00000004" name="DMA"/>
          <bitfield caption="DMA Descriptor Loaded" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Detected" mask="0x00000020" name="DONE"/>
        </register>
        <register caption="Post Processing Head Register" name="LCDC_PPHEAD" offset="0x0000055C" rw="RW" size="4">
          <bitfield caption="DMA Head Pointer" mask="0xFFFFFFFC" name="HEAD"/>
        </register>
        <register caption="Post Processing Address Register" name="LCDC_PPADDR" offset="0x00000560" rw="RW" size="4">
          <bitfield caption="DMA Transfer Start Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Post Processing Control Register" name="LCDC_PPCTRL" offset="0x00000564" rw="RW" size="4">
          <bitfield caption="Transfer Descriptor Fetch Enable" mask="0x00000001" name="DFETCH"/>
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMAIEN"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCRIEN"/>
          <bitfield caption="Add Head Descriptor to Queue Interrupt Enable" mask="0x00000010" name="ADDIEN"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONEIEN"/>
        </register>
        <register caption="Post Processing Next Register" name="LCDC_PPNEXT" offset="0x00000568" rw="RW" size="4">
          <bitfield caption="DMA Descriptor Next Address" mask="0xFFFFFFFF" name="NEXT"/>
        </register>
        <register caption="Post Processing Configuration Register 0" name="LCDC_PPCFG0" offset="0x0000056C" rw="RW" size="4">
          <bitfield caption="Source Interface" mask="0x00000001" name="SIF"/>
          <bitfield caption="AHB Burst Length" mask="0x00000030" name="BLEN"/>
          <bitfield caption="Defined Length Burst Only For Channel Bus Transaction" mask="0x00000100" name="DLBO"/>
        </register>
        <register caption="Post Processing Configuration Register 1" name="LCDC_PPCFG1" offset="0x00000570" rw="RW" size="4">
          <bitfield caption="Post Processing Output Format Selection" mask="0x00000007" name="PPMODE" values="LCDC_PPCFG1__PPMODE"/>
          <bitfield caption="Color Space Conversion Luminance" mask="0x00000010" name="ITUBT601"/>
        </register>
        <register caption="Post Processing Configuration Register 2" name="LCDC_PPCFG2" offset="0x00000574" rw="RW" size="4">
          <bitfield caption="Horizontal Stride" mask="0xFFFFFFFF" name="XSTRIDE"/>
        </register>
        <register caption="Post Processing Configuration Register 3" name="LCDC_PPCFG3" offset="0x00000578" rw="RW" size="4">
          <bitfield caption="Color Space Conversion R coefficient for Luminance component, signed format, step set to 1/1024" mask="0x000003FF" name="CSCYR"/>
          <bitfield caption="Color Space Conversion G coefficient for Luminance component, signed format, step set to 1/512" mask="0x000FFC00" name="CSCYG"/>
          <bitfield caption="Color Space Conversion B coefficient for Luminance component, signed format, step set to 1/1024" mask="0x3FF00000" name="CSCYB"/>
          <bitfield caption="Color Space Conversion Luminance Offset" mask="0x40000000" name="CSCYOFF"/>
        </register>
        <register caption="Post Processing Configuration Register 4" name="LCDC_PPCFG4" offset="0x0000057C" rw="RW" size="4">
          <bitfield caption="Color Space Conversion R coefficient for Chrominance B component, signed format. (step 1/1024)" mask="0x000003FF" name="CSCUR"/>
          <bitfield caption="Color Space Conversion G coefficient for Chrominance B component, signed format. (step 1/512)" mask="0x000FFC00" name="CSCUG"/>
          <bitfield caption="Color Space Conversion B coefficient for Chrominance B component, signed format. (step 1/512)" mask="0x3FF00000" name="CSCUB"/>
          <bitfield caption="Color Space Conversion Chrominance B Offset" mask="0x40000000" name="CSCUOFF"/>
        </register>
        <register caption="Post Processing Configuration Register 5" name="LCDC_PPCFG5" offset="0x00000580" rw="RW" size="4">
          <bitfield caption="Color Space Conversion R coefficient for Chrominance R component, signed format. (step 1/1024)" mask="0x000003FF" name="CSCVR"/>
          <bitfield caption="Color Space Conversion G coefficient for Chrominance R component, signed format. (step 1/512)" mask="0x000FFC00" name="CSCVG"/>
          <bitfield caption="Color Space Conversion B coefficient for Chrominance R component, signed format. (step 1/1024)" mask="0x3FF00000" name="CSCVB"/>
          <bitfield caption="Color Space Conversion Chrominance R Offset" mask="0x40000000" name="CSCVOFF"/>
        </register>
        <register caption="Base CLUT Register" count="256" name="LCDC_BASECLUT" offset="0x00000600" rw="RW" size="4">
          <bitfield caption="Blue Color Entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color Entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color Entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register" count="256" name="LCDC_OVR1CLUT" offset="0x00000A00" rw="RW" size="4">
          <bitfield caption="Blue Color Entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color Entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color Entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color Entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register" count="256" name="LCDC_OVR2CLUT" offset="0x00000E00" rw="RW" size="4">
          <bitfield caption="Blue Color Entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color Entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color Entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color Entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High-End Overlay CLUT Register" count="256" name="LCDC_HEOCLUT" offset="0x00001200" rw="RW" size="4">
          <bitfield caption="Blue Color Entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color Entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color Entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color Entry" mask="0xFF000000" name="ACLUT"/>
        </register>
      </register-group>
      <value-group caption="LCD Controller Output Mode" name="LCDC_LCDCFG5__MODE">
        <value caption="LCD Output mode is set to 12 bits per pixel" name="OUTPUT_12BPP" value="0x0"/>
        <value caption="LCD Output mode is set to 16 bits per pixel" name="OUTPUT_16BPP" value="0x1"/>
        <value caption="LCD Output mode is set to 18 bits per pixel" name="OUTPUT_18BPP" value="0x2"/>
        <value caption="LCD Output mode is set to 24 bits per pixel" name="OUTPUT_24BPP" value="0x3"/>
      </value-group>
      <value-group caption="PWM Clock Prescaler" name="LCDC_LCDCFG6__PWMPS">
        <value caption="The counter advances at a rate of fCOUNTER = fPWM_SELECTED_CLOCK" name="DIV_1" value="0x0"/>
        <value caption="The counter advances at a rate of fCOUNTER = fPWM_SELECTED_CLOCK/2" name="DIV_2" value="0x1"/>
        <value caption="The counter advances at a rate of fCOUNTER = fPWM_SELECTED_CLOCK/4" name="DIV_4" value="0x2"/>
        <value caption="The counter advances at a rate of fCOUNTER = fPWM_SELECTED_CLOCK/8" name="DIV_8" value="0x3"/>
        <value caption="The counter advances at a rate of fCOUNTER = fPWM_SELECTED_CLOCK/16" name="DIV_16" value="0x4"/>
        <value caption="The counter advances at a of rate fCOUNTER = fPWM_SELECTED_CLOCK/32" name="DIV_32" value="0x5"/>
        <value caption="The counter advances at a of rate fCOUNTER = fPWM_SELECTED_CLOCK/64" name="DIV_64" value="0x6"/>
      </value-group>
      <value-group caption="AHB Burst Length" name="LCDC_BASECFG0__BLEN">
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store one data. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_SINGLE" value="0x0"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 4 data. An AHB INCR4 Burst is used. SINGLE, INCR and INCR4 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR4" value="0x1"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 8 data. An AHB INCR8 Burst is used. SINGLE, INCR, INCR4 and INCR8 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR8" value="0x2"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 16 data. An AHB INCR16 Burst is used. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR16" value="0x3"/>
      </value-group>
      <value-group caption="RGB Mode Input Selection" name="LCDC_BASECFG1__RGBMODE">
        <value caption="12 bpp RGB 444" name="_12BPP_RGB_444" value="0x0"/>
        <value caption="16 bpp ARGB 4444" name="_16BPP_ARGB_4444" value="0x1"/>
        <value caption="16 bpp RGBA 4444" name="_16BPP_RGBA_4444" value="0x2"/>
        <value caption="16 bpp RGB 565" name="_16BPP_RGB_565" value="0x3"/>
        <value caption="16 bpp TRGB 1555" name="_16BPP_TRGB_1555" value="0x4"/>
        <value caption="18 bpp RGB 666" name="_18BPP_RGB_666" value="0x5"/>
        <value caption="18 bpp RGB 666 PACKED" name="_18BPP_RGB_666PACKED" value="0x6"/>
        <value caption="19 bpp TRGB 1666" name="_19BPP_TRGB_1666" value="0x7"/>
        <value caption="19 bpp TRGB 1666 PACKED" name="_19BPP_TRGB_PACKED" value="0x8"/>
        <value caption="24 bpp RGB 888" name="_24BPP_RGB_888" value="0x9"/>
        <value caption="24 bpp RGB 888 PACKED" name="_24BPP_RGB_888_PACKED" value="0xA"/>
        <value caption="25 bpp TRGB 1888" name="_25BPP_TRGB_1888" value="0xB"/>
        <value caption="32 bpp ARGB 8888" name="_32BPP_ARGB_8888" value="0xC"/>
        <value caption="32 bpp RGBA 8888" name="_32BPP_RGBA_8888" value="0xD"/>
      </value-group>
      <value-group caption="Color Lookup Table Mode Input Selection" name="LCDC_BASECFG1__CLUTMODE">
        <value caption="Color Lookup Table mode set to 1 bit per pixel" name="CLUT_1BPP" value="0x0"/>
        <value caption="Color Lookup Table mode set to 2 bits per pixel" name="CLUT_2BPP" value="0x1"/>
        <value caption="Color Lookup Table mode set to 4 bits per pixel" name="CLUT_4BPP" value="0x2"/>
        <value caption="Color Lookup Table mode set to 8 bits per pixel" name="CLUT_8BPP" value="0x3"/>
      </value-group>
      <value-group caption="AHB Burst Length" name="LCDC_OVR1CFG0__BLEN">
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store one data. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_SINGLE" value="0x0"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 4 data. An AHB INCR4 Burst is used. SINGLE, INCR and INCR4 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_INCR4" value="0x1"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 8 data. An AHB INCR8 Burst is used. SINGLE, INCR, INCR4 and INCR8 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_INCR8" value="0x2"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 16 data. An AHB INCR16 Burst is used. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_INCR16" value="0x3"/>
      </value-group>
      <value-group caption="RGB Mode Input Selection" name="LCDC_OVR1CFG1__RGBMODE">
        <value caption="12 bpp RGB 444" name="_12BPP_RGB_444" value="0x0"/>
        <value caption="16 bpp ARGB 4444" name="_16BPP_ARGB_4444" value="0x1"/>
        <value caption="16 bpp RGBA 4444" name="_16BPP_RGBA_4444" value="0x2"/>
        <value caption="16 bpp RGB 565" name="_16BPP_RGB_565" value="0x3"/>
        <value caption="16 bpp TRGB 1555" name="_16BPP_TRGB_1555" value="0x4"/>
        <value caption="18 bpp RGB 666" name="_18BPP_RGB_666" value="0x5"/>
        <value caption="18 bpp RGB 666 PACKED" name="_18BPP_RGB_666PACKED" value="0x6"/>
        <value caption="19 bpp TRGB 1666" name="_19BPP_TRGB_1666" value="0x7"/>
        <value caption="19 bpp TRGB 1666 PACKED" name="_19BPP_TRGB_PACKED" value="0x8"/>
        <value caption="24 bpp RGB 888" name="_24BPP_RGB_888" value="0x9"/>
        <value caption="24 bpp RGB 888 PACKED" name="_24BPP_RGB_888_PACKED" value="0xA"/>
        <value caption="25 bpp TRGB 1888" name="_25BPP_TRGB_1888" value="0xB"/>
        <value caption="32 bpp ARGB 8888" name="_32BPP_ARGB_8888" value="0xC"/>
        <value caption="32 bpp RGBA 8888" name="_32BPP_RGBA_8888" value="0xD"/>
      </value-group>
      <value-group caption="Color Lookup Table Mode Input Selection" name="LCDC_OVR1CFG1__CLUTMODE">
        <value caption="Color Lookup Table mode set to 1 bit per pixel" name="CLUT_1BPP" value="0x0"/>
        <value caption="Color Lookup Table mode set to 2 bits per pixel" name="CLUT_2BPP" value="0x1"/>
        <value caption="Color Lookup Table mode set to 4 bits per pixel" name="CLUT_4BPP" value="0x2"/>
        <value caption="Color Lookup Table mode set to 8 bits per pixel" name="CLUT_8BPP" value="0x3"/>
      </value-group>
      <value-group caption="AHB Burst Length" name="LCDC_OVR2CFG0__BLEN">
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store one data. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_SINGLE" value="0x0"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 4 data. An AHB INCR4 Burst is used. SINGLE, INCR and INCR4 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR4" value="0x1"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 8 data. An AHB INCR8 Burst is used. SINGLE, INCR, INCR4 and INCR8 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR8" value="0x2"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 16 data. An AHB INCR16 Burst is used. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR16" value="0x3"/>
      </value-group>
      <value-group caption="RGB Mode Input Selection" name="LCDC_OVR2CFG1__RGBMODE">
        <value caption="12 bpp RGB 444" name="_12BPP_RGB_444" value="0x0"/>
        <value caption="16 bpp ARGB 4444" name="_16BPP_ARGB_4444" value="0x1"/>
        <value caption="16 bpp RGBA 4444" name="_16BPP_RGBA_4444" value="0x2"/>
        <value caption="16 bpp RGB 565" name="_16BPP_RGB_565" value="0x3"/>
        <value caption="16 bpp TRGB 1555" name="_16BPP_TRGB_1555" value="0x4"/>
        <value caption="18 bpp RGB 666" name="_18BPP_RGB_666" value="0x5"/>
        <value caption="18 bpp RGB 666 PACKED" name="_18BPP_RGB_666PACKED" value="0x6"/>
        <value caption="19 bpp TRGB 1666" name="_19BPP_TRGB_1666" value="0x7"/>
        <value caption="19 bpp TRGB 1666 PACKED" name="_19BPP_TRGB_PACKED" value="0x8"/>
        <value caption="24 bpp RGB 888" name="_24BPP_RGB_888" value="0x9"/>
        <value caption="24 bpp RGB 888 PACKED" name="_24BPP_RGB_888_PACKED" value="0xA"/>
        <value caption="25 bpp TRGB 1888" name="_25BPP_TRGB_1888" value="0xB"/>
        <value caption="32 bpp ARGB 8888" name="_32BPP_ARGB_8888" value="0xC"/>
        <value caption="32 bpp RGBA 8888" name="_32BPP_RGBA_8888" value="0xD"/>
      </value-group>
      <value-group caption="Color Lookup Table Mode Input Selection" name="LCDC_OVR2CFG1__CLUTMODE">
        <value caption="Color Lookup Table mode set to 1 bit per pixel" name="CLUT_1BPP" value="0x0"/>
        <value caption="Color Lookup Table mode set to 2 bits per pixel" name="CLUT_2BPP" value="0x1"/>
        <value caption="Color Lookup Table mode set to 4 bits per pixel" name="CLUT_4BPP" value="0x2"/>
        <value caption="Color Lookup Table mode set to 8 bits per pixel" name="CLUT_8BPP" value="0x3"/>
      </value-group>
      <value-group caption="AHB Burst Length" name="LCDC_HEOCFG0__BLEN">
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store one data. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_SINGLE" value="0x0"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 4 data. An AHB INCR4 Burst is used. SINGLE, INCR and INCR4 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_INCR4" value="0x1"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 8 data. An AHB INCR8 Burst is used. SINGLE, INCR, INCR4 and INCR8 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_INCR8" value="0x2"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 16 data. An AHB INCR16 Burst is used. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_INCR16" value="0x3"/>
      </value-group>
      <value-group caption="AHB Burst Length for U-V Channel" name="LCDC_HEOCFG0__BLENUV">
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store one data. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_SINGLE" value="0x0"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 4 data. An AHB INCR4 Burst is used. SINGLE, INCR and INCR4 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR4" value="0x1"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 8 data. An AHB INCR8 Burst is used. SINGLE, INCR, INCR4 and INCR8 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR8" value="0x2"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 16 data. An AHB INCR16 Burst is used. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR16" value="0x3"/>
      </value-group>
      <value-group caption="RGB Mode Input Selection" name="LCDC_HEOCFG1__RGBMODE">
        <value caption="12 bpp RGB 444" name="_12BPP_RGB_444" value="0x0"/>
        <value caption="16 bpp ARGB 4444" name="_16BPP_ARGB_4444" value="0x1"/>
        <value caption="16 bpp RGBA 4444" name="_16BPP_RGBA_4444" value="0x2"/>
        <value caption="16 bpp RGB 565" name="_16BPP_RGB_565" value="0x3"/>
        <value caption="16 bpp TRGB 1555" name="_16BPP_TRGB_1555" value="0x4"/>
        <value caption="18 bpp RGB 666" name="_18BPP_RGB_666" value="0x5"/>
        <value caption="18 bpp RGB 666 PACKED" name="_18BPP_RGB_666PACKED" value="0x6"/>
        <value caption="19 bpp TRGB 1666" name="_19BPP_TRGB_1666" value="0x7"/>
        <value caption="19 bpp TRGB 1666 PACKED" name="_19BPP_TRGB_PACKED" value="0x8"/>
        <value caption="24 bpp RGB 888" name="_24BPP_RGB_888" value="0x9"/>
        <value caption="24 bpp RGB 888 PACKED" name="_24BPP_RGB_888_PACKED" value="0xA"/>
        <value caption="25 bpp TRGB 1888" name="_25BPP_TRGB_1888" value="0xB"/>
        <value caption="32 bpp ARGB 8888" name="_32BPP_ARGB_8888" value="0xC"/>
        <value caption="32 bpp RGBA 8888" name="_32BPP_RGBA_8888" value="0xD"/>
      </value-group>
      <value-group caption="Color Lookup Table Mode Input Selection" name="LCDC_HEOCFG1__CLUTMODE">
        <value caption="Color Lookup Table mode set to 1 bit per pixel" name="CLUT_1BPP" value="0x0"/>
        <value caption="Color Lookup Table mode set to 2 bits per pixel" name="CLUT_2BPP" value="0x1"/>
        <value caption="Color Lookup Table mode set to 4 bits per pixel" name="CLUT_4BPP" value="0x2"/>
        <value caption="Color Lookup Table mode set to 8 bits per pixel" name="CLUT_8BPP" value="0x3"/>
      </value-group>
      <value-group caption="Post Processing Output Format Selection" name="LCDC_PPCFG1__PPMODE">
        <value caption="RGB 16 bpp" name="PPMODE_RGB_16BPP" value="0x0"/>
        <value caption="RGB 24 bpp PACKED" name="PPMODE_RGB_24BPP_PACKED" value="0x1"/>
        <value caption="RGB 24 bpp UNPACKED" name="PPMODE_RGB_24BPP_UNPACKED" value="0x2"/>
        <value caption="YCbCr 422 16 bpp (Mode 0)" name="PPMODE_YCBCR_422_MODE0" value="0x3"/>
        <value caption="YCbCr 422 16 bpp (Mode 1)" name="PPMODE_YCBCR_422_MODE1" value="0x4"/>
        <value caption="YCbCr 422 16 bpp (Mode 2)" name="PPMODE_YCBCR_422_MODE2" value="0x5"/>
        <value caption="YCbCr 422 16 bpp (Mode 3)" name="PPMODE_YCBCR_422_MODE3" value="0x6"/>
      </value-group>
    </module>
    <module caption="AHB Bus Matrix" id="44025" name="MATRIX" version="I">
      <register-group name="MATRIX_PR" size="8">
        <register caption="Priority Register A for Slave 0" name="MATRIX_PRAS" offset="0x0" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 0" name="MATRIX_PRBS" offset="0x4" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
        </register>
      </register-group>
      <register-group name="MATRIX">
        <register caption="Master Configuration Register" count="12" name="MATRIX_MCFG" offset="0x0000" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT" values="MATRIX_MCFG__ULBT"/>
        </register>
        <register caption="Slave Configuration Register" count="15" name="MATRIX_SCFG" offset="0x0040" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE" values="MATRIX_SCFG__DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register-group count="15" name="MATRIX_PR" name-in-module="MATRIX_PR" offset="0x0080" size="8"/>
        <register caption="Master Error Interrupt Enable Register" name="MATRIX_MEIER" offset="0x0150" rw="W" size="4">
          <bitfield caption="Master 0 Access Error" mask="0x00000001" name="MERR0"/>
          <bitfield caption="Master 1 Access Error" mask="0x00000002" name="MERR1"/>
          <bitfield caption="Master 2 Access Error" mask="0x00000004" name="MERR2"/>
          <bitfield caption="Master 3 Access Error" mask="0x00000008" name="MERR3"/>
          <bitfield caption="Master 4 Access Error" mask="0x00000010" name="MERR4"/>
          <bitfield caption="Master 5 Access Error" mask="0x00000020" name="MERR5"/>
          <bitfield caption="Master 6 Access Error" mask="0x00000040" name="MERR6"/>
          <bitfield caption="Master 7 Access Error" mask="0x00000080" name="MERR7"/>
          <bitfield caption="Master 8 Access Error" mask="0x00000100" name="MERR8"/>
          <bitfield caption="Master 9 Access Error" mask="0x00000200" name="MERR9"/>
          <bitfield caption="Master 10 Access Error" mask="0x00000400" name="MERR10"/>
          <bitfield caption="Master 11 Access Error" mask="0x00000800" name="MERR11"/>
        </register>
        <register caption="Master Error Interrupt Disable Register" name="MATRIX_MEIDR" offset="0x0154" rw="W" size="4">
          <bitfield caption="Master 0 Access Error" mask="0x00000001" name="MERR0"/>
          <bitfield caption="Master 1 Access Error" mask="0x00000002" name="MERR1"/>
          <bitfield caption="Master 2 Access Error" mask="0x00000004" name="MERR2"/>
          <bitfield caption="Master 3 Access Error" mask="0x00000008" name="MERR3"/>
          <bitfield caption="Master 4 Access Error" mask="0x00000010" name="MERR4"/>
          <bitfield caption="Master 5 Access Error" mask="0x00000020" name="MERR5"/>
          <bitfield caption="Master 6 Access Error" mask="0x00000040" name="MERR6"/>
          <bitfield caption="Master 7 Access Error" mask="0x00000080" name="MERR7"/>
          <bitfield caption="Master 8 Access Error" mask="0x00000100" name="MERR8"/>
          <bitfield caption="Master 9 Access Error" mask="0x00000200" name="MERR9"/>
          <bitfield caption="Master 10 Access Error" mask="0x00000400" name="MERR10"/>
          <bitfield caption="Master 11 Access Error" mask="0x00000800" name="MERR11"/>
        </register>
        <register caption="Master Error Interrupt Mask Register" name="MATRIX_MEIMR" offset="0x0158" rw="R" size="4">
          <bitfield caption="Master 0 Access Error" mask="0x00000001" name="MERR0"/>
          <bitfield caption="Master 1 Access Error" mask="0x00000002" name="MERR1"/>
          <bitfield caption="Master 2 Access Error" mask="0x00000004" name="MERR2"/>
          <bitfield caption="Master 3 Access Error" mask="0x00000008" name="MERR3"/>
          <bitfield caption="Master 4 Access Error" mask="0x00000010" name="MERR4"/>
          <bitfield caption="Master 5 Access Error" mask="0x00000020" name="MERR5"/>
          <bitfield caption="Master 6 Access Error" mask="0x00000040" name="MERR6"/>
          <bitfield caption="Master 7 Access Error" mask="0x00000080" name="MERR7"/>
          <bitfield caption="Master 8 Access Error" mask="0x00000100" name="MERR8"/>
          <bitfield caption="Master 9 Access Error" mask="0x00000200" name="MERR9"/>
          <bitfield caption="Master 10 Access Error" mask="0x00000400" name="MERR10"/>
          <bitfield caption="Master 11 Access Error" mask="0x00000800" name="MERR11"/>
        </register>
        <register caption="Master Error Status Register" name="MATRIX_MESR" offset="0x015C" rw="R" size="4">
          <bitfield caption="Master 0 Access Error" mask="0x00000001" name="MERR0"/>
          <bitfield caption="Master 1 Access Error" mask="0x00000002" name="MERR1"/>
          <bitfield caption="Master 2 Access Error" mask="0x00000004" name="MERR2"/>
          <bitfield caption="Master 3 Access Error" mask="0x00000008" name="MERR3"/>
          <bitfield caption="Master 4 Access Error" mask="0x00000010" name="MERR4"/>
          <bitfield caption="Master 5 Access Error" mask="0x00000020" name="MERR5"/>
          <bitfield caption="Master 6 Access Error" mask="0x00000040" name="MERR6"/>
          <bitfield caption="Master 7 Access Error" mask="0x00000080" name="MERR7"/>
          <bitfield caption="Master 8 Access Error" mask="0x00000100" name="MERR8"/>
          <bitfield caption="Master 9 Access Error" mask="0x00000200" name="MERR9"/>
          <bitfield caption="Master 10 Access Error" mask="0x00000400" name="MERR10"/>
          <bitfield caption="Master 11 Access Error" mask="0x00000800" name="MERR11"/>
        </register>
        <register caption="Master 0 Error Address Register" count="12" name="MATRIX_MEAR" offset="0x0160" rw="R" size="4">
          <bitfield caption="Master Error Address" mask="0xFFFFFFFF" name="ERRADD"/>
        </register>
        <register caption="Write Protection Mode Register" name="MATRIX_WPMR" offset="0x01E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key (Write-only)" mask="0xFFFFFF00" name="WPKEY" values="MATRIX_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="MATRIX_WPSR" offset="0x01E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Security Slave 0 Register" count="15" name="MATRIX_SSR" offset="0x0200" rw="RW" size="4">
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000001" name="LANSECH0"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000002" name="LANSECH1"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000004" name="LANSECH2"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000008" name="LANSECH3"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000010" name="LANSECH4"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000020" name="LANSECH5"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000040" name="LANSECH6"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000080" name="LANSECH7"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000100" name="RDNSECH0"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000200" name="RDNSECH1"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000400" name="RDNSECH2"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000800" name="RDNSECH3"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00001000" name="RDNSECH4"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00002000" name="RDNSECH5"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00004000" name="RDNSECH6"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00008000" name="RDNSECH7"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00010000" name="WRNSECH0"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00020000" name="WRNSECH1"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00040000" name="WRNSECH2"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00080000" name="WRNSECH3"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00100000" name="WRNSECH4"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00200000" name="WRNSECH5"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00400000" name="WRNSECH6"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00800000" name="WRNSECH7"/>
        </register>
        <register caption="Security Areas Split Slave 0 Register" count="15" name="MATRIX_SASSR" offset="0x0240" rw="RW" size="4">
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000000F" name="SASPLIT0"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000000F0" name="SASPLIT1"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00000F00" name="SASPLIT2"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000F000" name="SASPLIT3"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000F0000" name="SASPLIT4"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00F00000" name="SASPLIT5"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0F000000" name="SASPLIT6"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0xF0000000" name="SASPLIT7"/>
        </register>
        <register caption="Security Region Top Slave 1 Register" count="14" name="MATRIX_SRTSR" offset="0x0284" rw="RW" size="4">
          <bitfield caption="HSELx Security Region Top" mask="0x0000000F" name="SRTOP0"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000000F0" name="SRTOP1"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00000F00" name="SRTOP2"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0000F000" name="SRTOP3"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000F0000" name="SRTOP4"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00F00000" name="SRTOP5"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0F000000" name="SRTOP6"/>
          <bitfield caption="HSELx Security Region Top" mask="0xF0000000" name="SRTOP7"/>
        </register>
        <register caption="Security Peripheral Select 1 Register" count="3" name="MATRIX_SPSELR" offset="0x02C0" rw="RW" size="4">
          <bitfield caption="Non-secured Peripheral" mask="0x00000001" name="NSECP0"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000002" name="NSECP1"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000004" name="NSECP2"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000008" name="NSECP3"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000010" name="NSECP4"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000020" name="NSECP5"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000040" name="NSECP6"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000080" name="NSECP7"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000100" name="NSECP8"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000200" name="NSECP9"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000400" name="NSECP10"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000800" name="NSECP11"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00001000" name="NSECP12"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00002000" name="NSECP13"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00004000" name="NSECP14"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00008000" name="NSECP15"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00010000" name="NSECP16"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00020000" name="NSECP17"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00040000" name="NSECP18"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00080000" name="NSECP19"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00100000" name="NSECP20"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00200000" name="NSECP21"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00400000" name="NSECP22"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00800000" name="NSECP23"/>
          <bitfield caption="Non-secured Peripheral" mask="0x01000000" name="NSECP24"/>
          <bitfield caption="Non-secured Peripheral" mask="0x02000000" name="NSECP25"/>
          <bitfield caption="Non-secured Peripheral" mask="0x04000000" name="NSECP26"/>
          <bitfield caption="Non-secured Peripheral" mask="0x08000000" name="NSECP27"/>
          <bitfield caption="Non-secured Peripheral" mask="0x10000000" name="NSECP28"/>
          <bitfield caption="Non-secured Peripheral" mask="0x20000000" name="NSECP29"/>
          <bitfield caption="Non-secured Peripheral" mask="0x40000000" name="NSECP30"/>
          <bitfield caption="Non-secured Peripheral" mask="0x80000000" name="NSECP31"/>
        </register>
      </register-group>
      <value-group caption="Undefined Length Burst Type" name="MATRIX_MCFG__ULBT">
        <value caption="Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1 Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave." name="UNLIMITED" value="0x0"/>
        <value caption="Single Access-The undefined length burst is treated as a succession of single accesses, allowing rearbitration at each beat of the INCR burst or bursts sequence." name="SINGLE" value="0x1"/>
        <value caption="4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing rearbitration every 4 beats." name="_4_BEAT" value="0x2"/>
        <value caption="8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing rearbitration every 8 beats." name="_8_BEAT" value="0x3"/>
        <value caption="16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing rearbitration every 16 beats." name="_16_BEAT" value="0x4"/>
        <value caption="32-beat Burst-The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing rearbitration every 32 beats." name="_32_BEAT" value="0x5"/>
        <value caption="64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing rearbitration every 64 beats." name="_64_BEAT" value="0x6"/>
        <value caption="128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing rearbitration every 128 beats.Unless duly needed, the ULBT should be left at its default 0 value for power saving." name="_128_BEAT" value="0x7"/>
      </value-group>
      <value-group caption="Default Master Type" name="MATRIX_SCFG__DEFMSTR_TYPE">
        <value caption="No Default Master-At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters.This results in a one clock cycle latency for the first access of a burst transfer or for a single access." name="NONE" value="0x0"/>
        <value caption="Last Default Master-At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.This results in not having one clock cycle latency when the last master tries to access the slave again." name="LAST" value="0x1"/>
        <value caption="Fixed Default Master-At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.This results in not having one clock cycle latency when the fixed master tries to access the slave again." name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key (Write-only)" name="MATRIX_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x4D4154"/>
      </value-group>
    </module>
    <module caption="Controller Area Network" id="11273" name="MCAN" version="P">
      <register-group name="MCAN">
        <register caption="Core Release Register" name="MCAN_CREL" offset="0x00" rw="R" size="4">
          <bitfield caption="Timestamp Day" mask="0x000000FF" name="DAY"/>
          <bitfield caption="Timestamp Month" mask="0x0000FF00" name="MON"/>
          <bitfield caption="Timestamp Year" mask="0x000F0000" name="YEAR"/>
          <bitfield caption="Sub-step of Core Release" mask="0x00F00000" name="SUBSTEP"/>
          <bitfield caption="Step of Core Release" mask="0x0F000000" name="STEP"/>
          <bitfield caption="Core Release" mask="0xF0000000" name="REL"/>
        </register>
        <register caption="Endian Register" name="MCAN_ENDN" offset="0x04" rw="R" size="4">
          <bitfield caption="Endianness Test Value" mask="0xFFFFFFFF" name="ETV"/>
        </register>
        <register caption="Customer Register" name="MCAN_CUST" offset="0x08" rw="RW" size="4">
          <bitfield caption="Customer-specific Value" mask="0xFFFFFFFF" name="CSV"/>
        </register>
        <register caption="Data Bit Timing and Prescaler Register" name="MCAN_DBTP" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Data (Re) Synchronization Jump Width" mask="0x00000007" name="DSJW"/>
          <bitfield caption="Data Time Segment After Sample Point" mask="0x000000F0" name="DTSEG2"/>
          <bitfield caption="Data Time Segment Before Sample Point" mask="0x00001F00" name="DTSEG1"/>
          <bitfield caption="Data Bit Rate Prescaler" mask="0x001F0000" name="DBRP"/>
          <bitfield caption="Transmitter Delay Compensation" mask="0x00800000" name="TDC" values="MCAN_DBTP__TDC"/>
        </register>
        <register caption="Test Register" name="MCAN_TEST" offset="0x10" rw="RW" size="4">
          <bitfield caption="Loop Back Mode (read/write)" mask="0x00000010" name="LBCK" values="MCAN_TEST__LBCK"/>
          <bitfield caption="Control of Transmit Pin (read/write)" mask="0x00000060" name="TX" values="MCAN_TEST__TX"/>
          <bitfield caption="Receive Pin (read-only)" mask="0x00000080" name="RX"/>
        </register>
        <register caption="RAM Watchdog Register" name="MCAN_RWD" offset="0x14" rw="RW" size="4">
          <bitfield caption="Watchdog Configuration (read/write)" mask="0x000000FF" name="WDC"/>
          <bitfield caption="Watchdog Value (read-only)" mask="0x0000FF00" name="WDV"/>
        </register>
        <register caption="CC Control Register" name="MCAN_CCCR" offset="0x18" rw="RW" size="4">
          <bitfield caption="Initialization (read/write)" mask="0x00000001" name="INIT" values="MCAN_CCCR__INIT"/>
          <bitfield caption="Configuration Change Enable (read/write, write protection)" mask="0x00000002" name="CCE" values="MCAN_CCCR__CCE"/>
          <bitfield caption="Restricted Operation Mode (read/write, write protection against '1')" mask="0x00000004" name="ASM" values="MCAN_CCCR__ASM"/>
          <bitfield caption="Clock Stop Acknowledge (read-only)" mask="0x00000008" name="CSA"/>
          <bitfield caption="Clock Stop Request (read/write)" mask="0x00000010" name="CSR" values="MCAN_CCCR__CSR"/>
          <bitfield caption="Bus Monitoring Mode (read/write, write protection against '1')" mask="0x00000020" name="MON" values="MCAN_CCCR__MON"/>
          <bitfield caption="Disable Automatic Retransmission (read/write, write protection)" mask="0x00000040" name="DAR" values="MCAN_CCCR__DAR"/>
          <bitfield caption="Test Mode Enable (read/write, write protection against '1')" mask="0x00000080" name="TEST" values="MCAN_CCCR__TEST"/>
          <bitfield caption="CAN FD Operation Enable (read/write, write protection)" mask="0x00000100" name="FDOE" values="MCAN_CCCR__FDOE"/>
          <bitfield caption="Bit Rate Switching Enable (read/write, write protection)" mask="0x00000200" name="BRSE" values="MCAN_CCCR__BRSE"/>
          <bitfield caption="Protocol Exception Event Handling (read/write, write protection)" mask="0x00001000" name="PXHD"/>
          <bitfield caption="Edge Filtering during Bus Integration (read/write, write protection)" mask="0x00002000" name="EFBI"/>
          <bitfield caption="Transmit Pause (read/write, write protection)" mask="0x00004000" name="TXP"/>
        </register>
        <register caption="Nominal Bit Timing and Prescaler Register" name="MCAN_NBTP" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Nominal Time Segment After Sample Point" mask="0x0000007F" name="NTSEG2"/>
          <bitfield caption="Nominal Time Segment Before Sample Point" mask="0x0000FF00" name="NTSEG1"/>
          <bitfield caption="Nominal Bit Rate Prescaler" mask="0x01FF0000" name="NBRP"/>
          <bitfield caption="Nominal (Re) Synchronization Jump Width" mask="0xFE000000" name="NSJW"/>
        </register>
        <register caption="Timestamp Counter Configuration Register" name="MCAN_TSCC" offset="0x20" rw="RW" size="4">
          <bitfield caption="Timestamp Select" mask="0x00000003" name="TSS" values="MCAN_TSCC__TSS"/>
          <bitfield caption="Timestamp Counter Prescaler" mask="0x000F0000" name="TCP"/>
        </register>
        <register caption="Timestamp Counter Value Register" name="MCAN_TSCV" offset="0x24" rw="RW" size="4">
          <bitfield caption="Timestamp Counter (cleared on write)" mask="0x0000FFFF" name="TSC"/>
        </register>
        <register caption="Timeout Counter Configuration Register" name="MCAN_TOCC" offset="0x28" rw="RW" size="4">
          <bitfield caption="Enable Timeout Counter" mask="0x00000001" name="ETOC" values="MCAN_TOCC__ETOC"/>
          <bitfield caption="Timeout Select" mask="0x00000006" name="TOS" values="MCAN_TOCC__TOS"/>
          <bitfield caption="Timeout Period" mask="0xFFFF0000" name="TOP"/>
        </register>
        <register caption="Timeout Counter Value Register" name="MCAN_TOCV" offset="0x2C" rw="RW" size="4">
          <bitfield caption="Timeout Counter (cleared on write)" mask="0x0000FFFF" name="TOC"/>
        </register>
        <register caption="Error Counter Register" name="MCAN_ECR" offset="0x40" rw="R" size="4">
          <bitfield caption="Transmit Error Counter" mask="0x000000FF" name="TEC"/>
          <bitfield caption="Receive Error Counter" mask="0x00007F00" name="REC"/>
          <bitfield caption="Receive Error Passive" mask="0x00008000" name="RP"/>
          <bitfield caption="CAN Error Logging (cleared on read)" mask="0x00FF0000" name="CEL"/>
        </register>
        <register caption="Protocol Status Register" name="MCAN_PSR" offset="0x44" rw="R" size="4">
          <bitfield caption="Last Error Code (set to 111 on read)" mask="0x00000007" name="LEC" values="MCAN_PSR__LEC"/>
          <bitfield caption="Activity" mask="0x00000018" name="ACT" values="MCAN_PSR__ACT"/>
          <bitfield caption="Error Passive" mask="0x00000020" name="EP"/>
          <bitfield caption="Warning Status" mask="0x00000040" name="EW"/>
          <bitfield caption="Bus_Off Status" mask="0x00000080" name="BO"/>
          <bitfield caption="Data Phase Last Error Code (set to 111 on read)" mask="0x00000700" name="DLEC"/>
          <bitfield caption="ESI Flag of Last Received CAN FD Message (cleared on read)" mask="0x00000800" name="RESI"/>
          <bitfield caption="BRS Flag of Last Received CAN FD Message (cleared on read)" mask="0x00001000" name="RBRS"/>
          <bitfield caption="Received a CAN FD Message (cleared on read)" mask="0x00002000" name="RFDF"/>
          <bitfield caption="Protocol Exception Event (cleared on read)" mask="0x00004000" name="PXE"/>
          <bitfield caption="Transmitter Delay Compensation Value" mask="0x007F0000" name="TDCV"/>
        </register>
        <register caption="Transmit Delay Compensation Register" name="MCAN_TDCR" offset="0x48" rw="RW" size="4">
          <bitfield caption="Transmitter Delay Compensation Filter" mask="0x0000007F" name="TDCF"/>
          <bitfield caption="Transmitter Delay Compensation Offset" mask="0x00007F00" name="TDCO"/>
        </register>
        <register caption="Interrupt Register" name="MCAN_IR" offset="0x50" rw="RW" size="4">
          <bitfield caption="Receive FIFO 0 New Message" mask="0x00000001" name="RF0N"/>
          <bitfield caption="Receive FIFO 0 Watermark Reached" mask="0x00000002" name="RF0W"/>
          <bitfield caption="Receive FIFO 0 Full" mask="0x00000004" name="RF0F"/>
          <bitfield caption="Receive FIFO 0 Message Lost" mask="0x00000008" name="RF0L"/>
          <bitfield caption="Receive FIFO 1 New Message" mask="0x00000010" name="RF1N"/>
          <bitfield caption="Receive FIFO 1 Watermark Reached" mask="0x00000020" name="RF1W"/>
          <bitfield caption="Receive FIFO 1 Full" mask="0x00000040" name="RF1F"/>
          <bitfield caption="Receive FIFO 1 Message Lost" mask="0x00000080" name="RF1L"/>
          <bitfield caption="High Priority Message" mask="0x00000100" name="HPM"/>
          <bitfield caption="Transmission Completed" mask="0x00000200" name="TC"/>
          <bitfield caption="Transmission Cancellation Finished" mask="0x00000400" name="TCF"/>
          <bitfield caption="Tx FIFO Empty" mask="0x00000800" name="TFE"/>
          <bitfield caption="Tx Event FIFO New Entry" mask="0x00001000" name="TEFN"/>
          <bitfield caption="Tx Event FIFO Watermark Reached" mask="0x00002000" name="TEFW"/>
          <bitfield caption="Tx Event FIFO Full" mask="0x00004000" name="TEFF"/>
          <bitfield caption="Tx Event FIFO Element Lost" mask="0x00008000" name="TEFL"/>
          <bitfield caption="Timestamp Wraparound" mask="0x00010000" name="TSW"/>
          <bitfield caption="Message RAM Access Failure" mask="0x00020000" name="MRAF"/>
          <bitfield caption="Timeout Occurred" mask="0x00040000" name="TOO"/>
          <bitfield caption="Message stored to Dedicated Receive Buffer" mask="0x00080000" name="DRX"/>
          <bitfield caption="Bit Error Corrected" mask="0x00100000" name="BEC"/>
          <bitfield caption="Bit Error Uncorrected" mask="0x00200000" name="BEU"/>
          <bitfield caption="Error Logging Overflow" mask="0x00400000" name="ELO"/>
          <bitfield caption="Error Passive" mask="0x00800000" name="EP"/>
          <bitfield caption="Warning Status" mask="0x01000000" name="EW"/>
          <bitfield caption="Bus_Off Status" mask="0x02000000" name="BO"/>
          <bitfield caption="Watchdog Interrupt" mask="0x04000000" name="WDI"/>
          <bitfield caption="Protocol Error in Arbitration Phase" mask="0x08000000" name="PEA"/>
          <bitfield caption="Protocol Error in Data Phase" mask="0x10000000" name="PED"/>
          <bitfield caption="Access to Reserved Address" mask="0x20000000" name="ARA"/>
        </register>
        <register caption="Interrupt Enable Register" name="MCAN_IE" offset="0x54" rw="RW" size="4">
          <bitfield caption="Receive FIFO 0 New Message Interrupt Enable" mask="0x00000001" name="RF0NE"/>
          <bitfield caption="Receive FIFO 0 Watermark Reached Interrupt Enable" mask="0x00000002" name="RF0WE"/>
          <bitfield caption="Receive FIFO 0 Full Interrupt Enable" mask="0x00000004" name="RF0FE"/>
          <bitfield caption="Receive FIFO 0 Message Lost Interrupt Enable" mask="0x00000008" name="RF0LE"/>
          <bitfield caption="Receive FIFO 1 New Message Interrupt Enable" mask="0x00000010" name="RF1NE"/>
          <bitfield caption="Receive FIFO 1 Watermark Reached Interrupt Enable" mask="0x00000020" name="RF1WE"/>
          <bitfield caption="Receive FIFO 1 Full Interrupt Enable" mask="0x00000040" name="RF1FE"/>
          <bitfield caption="Receive FIFO 1 Message Lost Interrupt Enable" mask="0x00000080" name="RF1LE"/>
          <bitfield caption="High Priority Message Interrupt Enable" mask="0x00000100" name="HPME"/>
          <bitfield caption="Transmission Completed Interrupt Enable" mask="0x00000200" name="TCE"/>
          <bitfield caption="Transmission Cancellation Finished Interrupt Enable" mask="0x00000400" name="TCFE"/>
          <bitfield caption="Tx FIFO Empty Interrupt Enable" mask="0x00000800" name="TFEE"/>
          <bitfield caption="Tx Event FIFO New Entry Interrupt Enable" mask="0x00001000" name="TEFNE"/>
          <bitfield caption="Tx Event FIFO Watermark Reached Interrupt Enable" mask="0x00002000" name="TEFWE"/>
          <bitfield caption="Tx Event FIFO Full Interrupt Enable" mask="0x00004000" name="TEFFE"/>
          <bitfield caption="Tx Event FIFO Event Lost Interrupt Enable" mask="0x00008000" name="TEFLE"/>
          <bitfield caption="Timestamp Wraparound Interrupt Enable" mask="0x00010000" name="TSWE"/>
          <bitfield caption="Message RAM Access Failure Interrupt Enable" mask="0x00020000" name="MRAFE"/>
          <bitfield caption="Timeout Occurred Interrupt Enable" mask="0x00040000" name="TOOE"/>
          <bitfield caption="Message stored to Dedicated Receive Buffer Interrupt Enable" mask="0x00080000" name="DRXE"/>
          <bitfield caption="Bit Error Corrected Interrupt Enable" mask="0x00100000" name="BECE"/>
          <bitfield caption="Bit Error Uncorrected Interrupt Enable" mask="0x00200000" name="BEUE"/>
          <bitfield caption="Error Logging Overflow Interrupt Enable" mask="0x00400000" name="ELOE"/>
          <bitfield caption="Error Passive Interrupt Enable" mask="0x00800000" name="EPE"/>
          <bitfield caption="Warning Status Interrupt Enable" mask="0x01000000" name="EWE"/>
          <bitfield caption="Bus_Off Status Interrupt Enable" mask="0x02000000" name="BOE"/>
          <bitfield caption="Watchdog Interrupt Enable" mask="0x04000000" name="WDIE"/>
          <bitfield caption="Protocol Error in Arbitration Phase Enable" mask="0x08000000" name="PEAE"/>
          <bitfield caption="Protocol Error in Data Phase Enable" mask="0x10000000" name="PEDE"/>
          <bitfield caption="Access to Reserved Address Enable" mask="0x20000000" name="ARAE"/>
        </register>
        <register caption="Interrupt Line Select Register" name="MCAN_ILS" offset="0x58" rw="RW" size="4">
          <bitfield caption="Receive FIFO 0 New Message Interrupt Line" mask="0x00000001" name="RF0NL"/>
          <bitfield caption="Receive FIFO 0 Watermark Reached Interrupt Line" mask="0x00000002" name="RF0WL"/>
          <bitfield caption="Receive FIFO 0 Full Interrupt Line" mask="0x00000004" name="RF0FL"/>
          <bitfield caption="Receive FIFO 0 Message Lost Interrupt Line" mask="0x00000008" name="RF0LL"/>
          <bitfield caption="Receive FIFO 1 New Message Interrupt Line" mask="0x00000010" name="RF1NL"/>
          <bitfield caption="Receive FIFO 1 Watermark Reached Interrupt Line" mask="0x00000020" name="RF1WL"/>
          <bitfield caption="Receive FIFO 1 Full Interrupt Line" mask="0x00000040" name="RF1FL"/>
          <bitfield caption="Receive FIFO 1 Message Lost Interrupt Line" mask="0x00000080" name="RF1LL"/>
          <bitfield caption="High Priority Message Interrupt Line" mask="0x00000100" name="HPML"/>
          <bitfield caption="Transmission Completed Interrupt Line" mask="0x00000200" name="TCL"/>
          <bitfield caption="Transmission Cancellation Finished Interrupt Line" mask="0x00000400" name="TCFL"/>
          <bitfield caption="Tx FIFO Empty Interrupt Line" mask="0x00000800" name="TFEL"/>
          <bitfield caption="Tx Event FIFO New Entry Interrupt Line" mask="0x00001000" name="TEFNL"/>
          <bitfield caption="Tx Event FIFO Watermark Reached Interrupt Line" mask="0x00002000" name="TEFWL"/>
          <bitfield caption="Tx Event FIFO Full Interrupt Line" mask="0x00004000" name="TEFFL"/>
          <bitfield caption="Tx Event FIFO Event Lost Interrupt Line" mask="0x00008000" name="TEFLL"/>
          <bitfield caption="Timestamp Wraparound Interrupt Line" mask="0x00010000" name="TSWL"/>
          <bitfield caption="Message RAM Access Failure Interrupt Line" mask="0x00020000" name="MRAFL"/>
          <bitfield caption="Timeout Occurred Interrupt Line" mask="0x00040000" name="TOOL"/>
          <bitfield caption="Message stored to Dedicated Receive Buffer Interrupt Line" mask="0x00080000" name="DRXL"/>
          <bitfield caption="Bit Error Corrected Interrupt Line" mask="0x00100000" name="BECL"/>
          <bitfield caption="Bit Error Uncorrected Interrupt Line" mask="0x00200000" name="BEUL"/>
          <bitfield caption="Error Logging Overflow Interrupt Line" mask="0x00400000" name="ELOL"/>
          <bitfield caption="Error Passive Interrupt Line" mask="0x00800000" name="EPL"/>
          <bitfield caption="Warning Status Interrupt Line" mask="0x01000000" name="EWL"/>
          <bitfield caption="Bus_Off Status Interrupt Line" mask="0x02000000" name="BOL"/>
          <bitfield caption="Watchdog Interrupt Line" mask="0x04000000" name="WDIL"/>
          <bitfield caption="Protocol Error in Arbitration Phase Line" mask="0x08000000" name="PEAL"/>
          <bitfield caption="Protocol Error in Data Phase Line" mask="0x10000000" name="PEDL"/>
          <bitfield caption="Access to Reserved Address Line" mask="0x20000000" name="ARAL"/>
        </register>
        <register caption="Interrupt Line Enable Register" name="MCAN_ILE" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Enable Interrupt Line 0" mask="0x00000001" name="EINT0"/>
          <bitfield caption="Enable Interrupt Line 1" mask="0x00000002" name="EINT1"/>
        </register>
        <register caption="Global Filter Configuration Register" name="MCAN_GFC" offset="0x80" rw="RW" size="4">
          <bitfield caption="Reject Remote Frames Extended" mask="0x00000001" name="RRFE" values="MCAN_GFC__RRFE"/>
          <bitfield caption="Reject Remote Frames Standard" mask="0x00000002" name="RRFS" values="MCAN_GFC__RRFS"/>
          <bitfield caption="Accept Non-matching Frames Extended" mask="0x0000000C" name="ANFE" values="MCAN_GFC__ANFE"/>
          <bitfield caption="Accept Non-matching Frames Standard" mask="0x00000030" name="ANFS" values="MCAN_GFC__ANFS"/>
        </register>
        <register caption="Standard ID Filter Configuration Register" name="MCAN_SIDFC" offset="0x84" rw="RW" size="4">
          <bitfield caption="Filter List Standard Start Address" mask="0x0000FFFC" name="FLSSA"/>
          <bitfield caption="List Size Standard" mask="0x00FF0000" name="LSS"/>
        </register>
        <register caption="Extended ID Filter Configuration Register" name="MCAN_XIDFC" offset="0x88" rw="RW" size="4">
          <bitfield caption="Filter List Extended Start Address" mask="0x0000FFFC" name="FLESA"/>
          <bitfield caption="List Size Extended" mask="0x007F0000" name="LSE"/>
        </register>
        <register caption="Extended ID AND Mask Register" name="MCAN_XIDAM" offset="0x90" rw="RW" size="4">
          <bitfield caption="Extended ID Mask" mask="0x1FFFFFFF" name="EIDM"/>
        </register>
        <register caption="High Priority Message Status Register" name="MCAN_HPMS" offset="0x94" rw="R" size="4">
          <bitfield caption="Buffer Index" mask="0x0000003F" name="BIDX"/>
          <bitfield caption="Message Storage Indicator" mask="0x000000C0" name="MSI" values="MCAN_HPMS__MSI"/>
          <bitfield caption="Filter Index" mask="0x00007F00" name="FIDX"/>
          <bitfield caption="Filter List" mask="0x00008000" name="FLST"/>
        </register>
        <register caption="New Data 1 Register" name="MCAN_NDAT1" offset="0x98" rw="RW" size="4">
          <bitfield caption="New Data" mask="0x00000001" name="ND0"/>
          <bitfield caption="New Data" mask="0x00000002" name="ND1"/>
          <bitfield caption="New Data" mask="0x00000004" name="ND2"/>
          <bitfield caption="New Data" mask="0x00000008" name="ND3"/>
          <bitfield caption="New Data" mask="0x00000010" name="ND4"/>
          <bitfield caption="New Data" mask="0x00000020" name="ND5"/>
          <bitfield caption="New Data" mask="0x00000040" name="ND6"/>
          <bitfield caption="New Data" mask="0x00000080" name="ND7"/>
          <bitfield caption="New Data" mask="0x00000100" name="ND8"/>
          <bitfield caption="New Data" mask="0x00000200" name="ND9"/>
          <bitfield caption="New Data" mask="0x00000400" name="ND10"/>
          <bitfield caption="New Data" mask="0x00000800" name="ND11"/>
          <bitfield caption="New Data" mask="0x00001000" name="ND12"/>
          <bitfield caption="New Data" mask="0x00002000" name="ND13"/>
          <bitfield caption="New Data" mask="0x00004000" name="ND14"/>
          <bitfield caption="New Data" mask="0x00008000" name="ND15"/>
          <bitfield caption="New Data" mask="0x00010000" name="ND16"/>
          <bitfield caption="New Data" mask="0x00020000" name="ND17"/>
          <bitfield caption="New Data" mask="0x00040000" name="ND18"/>
          <bitfield caption="New Data" mask="0x00080000" name="ND19"/>
          <bitfield caption="New Data" mask="0x00100000" name="ND20"/>
          <bitfield caption="New Data" mask="0x00200000" name="ND21"/>
          <bitfield caption="New Data" mask="0x00400000" name="ND22"/>
          <bitfield caption="New Data" mask="0x00800000" name="ND23"/>
          <bitfield caption="New Data" mask="0x01000000" name="ND24"/>
          <bitfield caption="New Data" mask="0x02000000" name="ND25"/>
          <bitfield caption="New Data" mask="0x04000000" name="ND26"/>
          <bitfield caption="New Data" mask="0x08000000" name="ND27"/>
          <bitfield caption="New Data" mask="0x10000000" name="ND28"/>
          <bitfield caption="New Data" mask="0x20000000" name="ND29"/>
          <bitfield caption="New Data" mask="0x40000000" name="ND30"/>
          <bitfield caption="New Data" mask="0x80000000" name="ND31"/>
        </register>
        <register caption="New Data 2 Register" name="MCAN_NDAT2" offset="0x9C" rw="RW" size="4">
          <bitfield caption="New Data" mask="0x00000001" name="ND32"/>
          <bitfield caption="New Data" mask="0x00000002" name="ND33"/>
          <bitfield caption="New Data" mask="0x00000004" name="ND34"/>
          <bitfield caption="New Data" mask="0x00000008" name="ND35"/>
          <bitfield caption="New Data" mask="0x00000010" name="ND36"/>
          <bitfield caption="New Data" mask="0x00000020" name="ND37"/>
          <bitfield caption="New Data" mask="0x00000040" name="ND38"/>
          <bitfield caption="New Data" mask="0x00000080" name="ND39"/>
          <bitfield caption="New Data" mask="0x00000100" name="ND40"/>
          <bitfield caption="New Data" mask="0x00000200" name="ND41"/>
          <bitfield caption="New Data" mask="0x00000400" name="ND42"/>
          <bitfield caption="New Data" mask="0x00000800" name="ND43"/>
          <bitfield caption="New Data" mask="0x00001000" name="ND44"/>
          <bitfield caption="New Data" mask="0x00002000" name="ND45"/>
          <bitfield caption="New Data" mask="0x00004000" name="ND46"/>
          <bitfield caption="New Data" mask="0x00008000" name="ND47"/>
          <bitfield caption="New Data" mask="0x00010000" name="ND48"/>
          <bitfield caption="New Data" mask="0x00020000" name="ND49"/>
          <bitfield caption="New Data" mask="0x00040000" name="ND50"/>
          <bitfield caption="New Data" mask="0x00080000" name="ND51"/>
          <bitfield caption="New Data" mask="0x00100000" name="ND52"/>
          <bitfield caption="New Data" mask="0x00200000" name="ND53"/>
          <bitfield caption="New Data" mask="0x00400000" name="ND54"/>
          <bitfield caption="New Data" mask="0x00800000" name="ND55"/>
          <bitfield caption="New Data" mask="0x01000000" name="ND56"/>
          <bitfield caption="New Data" mask="0x02000000" name="ND57"/>
          <bitfield caption="New Data" mask="0x04000000" name="ND58"/>
          <bitfield caption="New Data" mask="0x08000000" name="ND59"/>
          <bitfield caption="New Data" mask="0x10000000" name="ND60"/>
          <bitfield caption="New Data" mask="0x20000000" name="ND61"/>
          <bitfield caption="New Data" mask="0x40000000" name="ND62"/>
          <bitfield caption="New Data" mask="0x80000000" name="ND63"/>
        </register>
        <register caption="Receive FIFO 0 Configuration Register" name="MCAN_RXF0C" offset="0xA0" rw="RW" size="4">
          <bitfield caption="Receive FIFO 0 Start Address" mask="0x0000FFFC" name="F0SA"/>
          <bitfield caption="Receive FIFO 0 Start Address" mask="0x007F0000" name="F0S"/>
          <bitfield caption="Receive FIFO 0 Watermark" mask="0x7F000000" name="F0WM"/>
          <bitfield caption="FIFO 0 Operation Mode" mask="0x80000000" name="F0OM"/>
        </register>
        <register caption="Receive FIFO 0 Status Register" name="MCAN_RXF0S" offset="0xA4" rw="R" size="4">
          <bitfield caption="Receive FIFO 0 Fill Level" mask="0x0000007F" name="F0FL"/>
          <bitfield caption="Receive FIFO 0 Get Index" mask="0x00003F00" name="F0GI"/>
          <bitfield caption="Receive FIFO 0 Put Index" mask="0x003F0000" name="F0PI"/>
          <bitfield caption="Receive FIFO 0 Fill Level" mask="0x01000000" name="F0F"/>
          <bitfield caption="Receive FIFO 0 Message Lost" mask="0x02000000" name="RF0L"/>
        </register>
        <register caption="Receive FIFO 0 Acknowledge Register" name="MCAN_RXF0A" offset="0xA8" rw="RW" size="4">
          <bitfield caption="Receive FIFO 0 Acknowledge Index" mask="0x0000003F" name="F0AI"/>
        </register>
        <register caption="Receive Rx Buffer Configuration Register" name="MCAN_RXBC" offset="0xAC" rw="RW" size="4">
          <bitfield caption="Receive Buffer Start Address" mask="0x0000FFFC" name="RBSA"/>
        </register>
        <register caption="Receive FIFO 1 Configuration Register" name="MCAN_RXF1C" offset="0xB0" rw="RW" size="4">
          <bitfield caption="Receive FIFO 1 Start Address" mask="0x0000FFFC" name="F1SA"/>
          <bitfield caption="Receive FIFO 1 Start Address" mask="0x007F0000" name="F1S"/>
          <bitfield caption="Receive FIFO 1 Watermark" mask="0x7F000000" name="F1WM"/>
          <bitfield caption="FIFO 1 Operation Mode" mask="0x80000000" name="F1OM"/>
        </register>
        <register caption="Receive FIFO 1 Status Register" name="MCAN_RXF1S" offset="0xB4" rw="R" size="4">
          <bitfield caption="Receive FIFO 1 Fill Level" mask="0x0000007F" name="F1FL"/>
          <bitfield caption="Receive FIFO 1 Get Index" mask="0x00003F00" name="F1GI"/>
          <bitfield caption="Receive FIFO 1 Put Index" mask="0x003F0000" name="F1PI"/>
          <bitfield caption="Receive FIFO 1 Fill Level" mask="0x01000000" name="F1F"/>
          <bitfield caption="Receive FIFO 1 Message Lost" mask="0x02000000" name="RF1L"/>
          <bitfield caption="Debug Message Status" mask="0xC0000000" name="DMS" values="MCAN_RXF1S__DMS"/>
        </register>
        <register caption="Receive FIFO 1 Acknowledge Register" name="MCAN_RXF1A" offset="0xB8" rw="RW" size="4">
          <bitfield caption="Receive FIFO 1 Acknowledge Index" mask="0x0000003F" name="F1AI"/>
        </register>
        <register caption="Receive Buffer / FIFO Element Size Configuration Register" name="MCAN_RXESC" offset="0xBC" rw="RW" size="4">
          <bitfield caption="Receive FIFO 0 Data Field Size" mask="0x00000007" name="F0DS" values="MCAN_RXESC__F0DS"/>
          <bitfield caption="Receive FIFO 1 Data Field Size" mask="0x00000070" name="F1DS" values="MCAN_RXESC__F1DS"/>
          <bitfield caption="Receive Buffer Data Field Size" mask="0x00000700" name="RBDS" values="MCAN_RXESC__RBDS"/>
        </register>
        <register caption="Transmit Buffer Configuration Register" name="MCAN_TXBC" offset="0xC0" rw="RW" size="4">
          <bitfield caption="Tx Buffers Start Address" mask="0x0000FFFC" name="TBSA"/>
          <bitfield caption="Number of Dedicated Transmit Buffers" mask="0x003F0000" name="NDTB"/>
          <bitfield caption="Transmit FIFO/Queue Size" mask="0x3F000000" name="TFQS"/>
          <bitfield caption="Tx FIFO/Queue Mode" mask="0x40000000" name="TFQM"/>
        </register>
        <register caption="Transmit FIFO/Queue Status Register" name="MCAN_TXFQS" offset="0xC4" rw="R" size="4">
          <bitfield caption="Tx FIFO Free Level" mask="0x0000003F" name="TFFL"/>
          <bitfield caption="Tx FIFO Get Index" mask="0x00001F00" name="TFGI"/>
          <bitfield caption="Tx FIFO/Queue Put Index" mask="0x001F0000" name="TFQPI"/>
          <bitfield caption="Tx FIFO/Queue Full" mask="0x00200000" name="TFQF"/>
        </register>
        <register caption="Transmit Buffer Element Size Configuration Register" name="MCAN_TXESC" offset="0xC8" rw="RW" size="4">
          <bitfield caption="Tx Buffer Data Field Size" mask="0x00000007" name="TBDS" values="MCAN_TXESC__TBDS"/>
        </register>
        <register caption="Transmit Buffer Request Pending Register" name="MCAN_TXBRP" offset="0xCC" rw="R" size="4">
          <bitfield caption="Transmission Request Pending for Buffer 0" mask="0x00000001" name="TRP0"/>
          <bitfield caption="Transmission Request Pending for Buffer 1" mask="0x00000002" name="TRP1"/>
          <bitfield caption="Transmission Request Pending for Buffer 2" mask="0x00000004" name="TRP2"/>
          <bitfield caption="Transmission Request Pending for Buffer 3" mask="0x00000008" name="TRP3"/>
          <bitfield caption="Transmission Request Pending for Buffer 4" mask="0x00000010" name="TRP4"/>
          <bitfield caption="Transmission Request Pending for Buffer 5" mask="0x00000020" name="TRP5"/>
          <bitfield caption="Transmission Request Pending for Buffer 6" mask="0x00000040" name="TRP6"/>
          <bitfield caption="Transmission Request Pending for Buffer 7" mask="0x00000080" name="TRP7"/>
          <bitfield caption="Transmission Request Pending for Buffer 8" mask="0x00000100" name="TRP8"/>
          <bitfield caption="Transmission Request Pending for Buffer 9" mask="0x00000200" name="TRP9"/>
          <bitfield caption="Transmission Request Pending for Buffer 10" mask="0x00000400" name="TRP10"/>
          <bitfield caption="Transmission Request Pending for Buffer 11" mask="0x00000800" name="TRP11"/>
          <bitfield caption="Transmission Request Pending for Buffer 12" mask="0x00001000" name="TRP12"/>
          <bitfield caption="Transmission Request Pending for Buffer 13" mask="0x00002000" name="TRP13"/>
          <bitfield caption="Transmission Request Pending for Buffer 14" mask="0x00004000" name="TRP14"/>
          <bitfield caption="Transmission Request Pending for Buffer 15" mask="0x00008000" name="TRP15"/>
          <bitfield caption="Transmission Request Pending for Buffer 16" mask="0x00010000" name="TRP16"/>
          <bitfield caption="Transmission Request Pending for Buffer 17" mask="0x00020000" name="TRP17"/>
          <bitfield caption="Transmission Request Pending for Buffer 18" mask="0x00040000" name="TRP18"/>
          <bitfield caption="Transmission Request Pending for Buffer 19" mask="0x00080000" name="TRP19"/>
          <bitfield caption="Transmission Request Pending for Buffer 20" mask="0x00100000" name="TRP20"/>
          <bitfield caption="Transmission Request Pending for Buffer 21" mask="0x00200000" name="TRP21"/>
          <bitfield caption="Transmission Request Pending for Buffer 22" mask="0x00400000" name="TRP22"/>
          <bitfield caption="Transmission Request Pending for Buffer 23" mask="0x00800000" name="TRP23"/>
          <bitfield caption="Transmission Request Pending for Buffer 24" mask="0x01000000" name="TRP24"/>
          <bitfield caption="Transmission Request Pending for Buffer 25" mask="0x02000000" name="TRP25"/>
          <bitfield caption="Transmission Request Pending for Buffer 26" mask="0x04000000" name="TRP26"/>
          <bitfield caption="Transmission Request Pending for Buffer 27" mask="0x08000000" name="TRP27"/>
          <bitfield caption="Transmission Request Pending for Buffer 28" mask="0x10000000" name="TRP28"/>
          <bitfield caption="Transmission Request Pending for Buffer 29" mask="0x20000000" name="TRP29"/>
          <bitfield caption="Transmission Request Pending for Buffer 30" mask="0x40000000" name="TRP30"/>
          <bitfield caption="Transmission Request Pending for Buffer 31" mask="0x80000000" name="TRP31"/>
        </register>
        <register caption="Transmit Buffer Add Request Register" name="MCAN_TXBAR" offset="0xD0" rw="RW" size="4">
          <bitfield caption="Add Request for Transmit Buffer 0" mask="0x00000001" name="AR0"/>
          <bitfield caption="Add Request for Transmit Buffer 1" mask="0x00000002" name="AR1"/>
          <bitfield caption="Add Request for Transmit Buffer 2" mask="0x00000004" name="AR2"/>
          <bitfield caption="Add Request for Transmit Buffer 3" mask="0x00000008" name="AR3"/>
          <bitfield caption="Add Request for Transmit Buffer 4" mask="0x00000010" name="AR4"/>
          <bitfield caption="Add Request for Transmit Buffer 5" mask="0x00000020" name="AR5"/>
          <bitfield caption="Add Request for Transmit Buffer 6" mask="0x00000040" name="AR6"/>
          <bitfield caption="Add Request for Transmit Buffer 7" mask="0x00000080" name="AR7"/>
          <bitfield caption="Add Request for Transmit Buffer 8" mask="0x00000100" name="AR8"/>
          <bitfield caption="Add Request for Transmit Buffer 9" mask="0x00000200" name="AR9"/>
          <bitfield caption="Add Request for Transmit Buffer 10" mask="0x00000400" name="AR10"/>
          <bitfield caption="Add Request for Transmit Buffer 11" mask="0x00000800" name="AR11"/>
          <bitfield caption="Add Request for Transmit Buffer 12" mask="0x00001000" name="AR12"/>
          <bitfield caption="Add Request for Transmit Buffer 13" mask="0x00002000" name="AR13"/>
          <bitfield caption="Add Request for Transmit Buffer 14" mask="0x00004000" name="AR14"/>
          <bitfield caption="Add Request for Transmit Buffer 15" mask="0x00008000" name="AR15"/>
          <bitfield caption="Add Request for Transmit Buffer 16" mask="0x00010000" name="AR16"/>
          <bitfield caption="Add Request for Transmit Buffer 17" mask="0x00020000" name="AR17"/>
          <bitfield caption="Add Request for Transmit Buffer 18" mask="0x00040000" name="AR18"/>
          <bitfield caption="Add Request for Transmit Buffer 19" mask="0x00080000" name="AR19"/>
          <bitfield caption="Add Request for Transmit Buffer 20" mask="0x00100000" name="AR20"/>
          <bitfield caption="Add Request for Transmit Buffer 21" mask="0x00200000" name="AR21"/>
          <bitfield caption="Add Request for Transmit Buffer 22" mask="0x00400000" name="AR22"/>
          <bitfield caption="Add Request for Transmit Buffer 23" mask="0x00800000" name="AR23"/>
          <bitfield caption="Add Request for Transmit Buffer 24" mask="0x01000000" name="AR24"/>
          <bitfield caption="Add Request for Transmit Buffer 25" mask="0x02000000" name="AR25"/>
          <bitfield caption="Add Request for Transmit Buffer 26" mask="0x04000000" name="AR26"/>
          <bitfield caption="Add Request for Transmit Buffer 27" mask="0x08000000" name="AR27"/>
          <bitfield caption="Add Request for Transmit Buffer 28" mask="0x10000000" name="AR28"/>
          <bitfield caption="Add Request for Transmit Buffer 29" mask="0x20000000" name="AR29"/>
          <bitfield caption="Add Request for Transmit Buffer 30" mask="0x40000000" name="AR30"/>
          <bitfield caption="Add Request for Transmit Buffer 31" mask="0x80000000" name="AR31"/>
        </register>
        <register caption="Transmit Buffer Cancellation Request Register" name="MCAN_TXBCR" offset="0xD4" rw="RW" size="4">
          <bitfield caption="Cancellation Request for Transmit Buffer 0" mask="0x00000001" name="CR0"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 1" mask="0x00000002" name="CR1"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 2" mask="0x00000004" name="CR2"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 3" mask="0x00000008" name="CR3"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 4" mask="0x00000010" name="CR4"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 5" mask="0x00000020" name="CR5"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 6" mask="0x00000040" name="CR6"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 7" mask="0x00000080" name="CR7"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 8" mask="0x00000100" name="CR8"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 9" mask="0x00000200" name="CR9"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 10" mask="0x00000400" name="CR10"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 11" mask="0x00000800" name="CR11"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 12" mask="0x00001000" name="CR12"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 13" mask="0x00002000" name="CR13"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 14" mask="0x00004000" name="CR14"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 15" mask="0x00008000" name="CR15"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 16" mask="0x00010000" name="CR16"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 17" mask="0x00020000" name="CR17"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 18" mask="0x00040000" name="CR18"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 19" mask="0x00080000" name="CR19"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 20" mask="0x00100000" name="CR20"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 21" mask="0x00200000" name="CR21"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 22" mask="0x00400000" name="CR22"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 23" mask="0x00800000" name="CR23"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 24" mask="0x01000000" name="CR24"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 25" mask="0x02000000" name="CR25"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 26" mask="0x04000000" name="CR26"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 27" mask="0x08000000" name="CR27"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 28" mask="0x10000000" name="CR28"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 29" mask="0x20000000" name="CR29"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 30" mask="0x40000000" name="CR30"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 31" mask="0x80000000" name="CR31"/>
        </register>
        <register caption="Transmit Buffer Transmission Occurred Register" name="MCAN_TXBTO" offset="0xD8" rw="R" size="4">
          <bitfield caption="Transmission Occurred for Buffer 0" mask="0x00000001" name="TO0"/>
          <bitfield caption="Transmission Occurred for Buffer 1" mask="0x00000002" name="TO1"/>
          <bitfield caption="Transmission Occurred for Buffer 2" mask="0x00000004" name="TO2"/>
          <bitfield caption="Transmission Occurred for Buffer 3" mask="0x00000008" name="TO3"/>
          <bitfield caption="Transmission Occurred for Buffer 4" mask="0x00000010" name="TO4"/>
          <bitfield caption="Transmission Occurred for Buffer 5" mask="0x00000020" name="TO5"/>
          <bitfield caption="Transmission Occurred for Buffer 6" mask="0x00000040" name="TO6"/>
          <bitfield caption="Transmission Occurred for Buffer 7" mask="0x00000080" name="TO7"/>
          <bitfield caption="Transmission Occurred for Buffer 8" mask="0x00000100" name="TO8"/>
          <bitfield caption="Transmission Occurred for Buffer 9" mask="0x00000200" name="TO9"/>
          <bitfield caption="Transmission Occurred for Buffer 10" mask="0x00000400" name="TO10"/>
          <bitfield caption="Transmission Occurred for Buffer 11" mask="0x00000800" name="TO11"/>
          <bitfield caption="Transmission Occurred for Buffer 12" mask="0x00001000" name="TO12"/>
          <bitfield caption="Transmission Occurred for Buffer 13" mask="0x00002000" name="TO13"/>
          <bitfield caption="Transmission Occurred for Buffer 14" mask="0x00004000" name="TO14"/>
          <bitfield caption="Transmission Occurred for Buffer 15" mask="0x00008000" name="TO15"/>
          <bitfield caption="Transmission Occurred for Buffer 16" mask="0x00010000" name="TO16"/>
          <bitfield caption="Transmission Occurred for Buffer 17" mask="0x00020000" name="TO17"/>
          <bitfield caption="Transmission Occurred for Buffer 18" mask="0x00040000" name="TO18"/>
          <bitfield caption="Transmission Occurred for Buffer 19" mask="0x00080000" name="TO19"/>
          <bitfield caption="Transmission Occurred for Buffer 20" mask="0x00100000" name="TO20"/>
          <bitfield caption="Transmission Occurred for Buffer 21" mask="0x00200000" name="TO21"/>
          <bitfield caption="Transmission Occurred for Buffer 22" mask="0x00400000" name="TO22"/>
          <bitfield caption="Transmission Occurred for Buffer 23" mask="0x00800000" name="TO23"/>
          <bitfield caption="Transmission Occurred for Buffer 24" mask="0x01000000" name="TO24"/>
          <bitfield caption="Transmission Occurred for Buffer 25" mask="0x02000000" name="TO25"/>
          <bitfield caption="Transmission Occurred for Buffer 26" mask="0x04000000" name="TO26"/>
          <bitfield caption="Transmission Occurred for Buffer 27" mask="0x08000000" name="TO27"/>
          <bitfield caption="Transmission Occurred for Buffer 28" mask="0x10000000" name="TO28"/>
          <bitfield caption="Transmission Occurred for Buffer 29" mask="0x20000000" name="TO29"/>
          <bitfield caption="Transmission Occurred for Buffer 30" mask="0x40000000" name="TO30"/>
          <bitfield caption="Transmission Occurred for Buffer 31" mask="0x80000000" name="TO31"/>
        </register>
        <register caption="Transmit Buffer Cancellation Finished Register" name="MCAN_TXBCF" offset="0xDC" rw="R" size="4">
          <bitfield caption="Cancellation Finished for Transmit Buffer 0" mask="0x00000001" name="CF0"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 1" mask="0x00000002" name="CF1"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 2" mask="0x00000004" name="CF2"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 3" mask="0x00000008" name="CF3"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 4" mask="0x00000010" name="CF4"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 5" mask="0x00000020" name="CF5"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 6" mask="0x00000040" name="CF6"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 7" mask="0x00000080" name="CF7"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 8" mask="0x00000100" name="CF8"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 9" mask="0x00000200" name="CF9"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 10" mask="0x00000400" name="CF10"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 11" mask="0x00000800" name="CF11"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 12" mask="0x00001000" name="CF12"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 13" mask="0x00002000" name="CF13"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 14" mask="0x00004000" name="CF14"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 15" mask="0x00008000" name="CF15"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 16" mask="0x00010000" name="CF16"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 17" mask="0x00020000" name="CF17"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 18" mask="0x00040000" name="CF18"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 19" mask="0x00080000" name="CF19"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 20" mask="0x00100000" name="CF20"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 21" mask="0x00200000" name="CF21"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 22" mask="0x00400000" name="CF22"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 23" mask="0x00800000" name="CF23"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 24" mask="0x01000000" name="CF24"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 25" mask="0x02000000" name="CF25"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 26" mask="0x04000000" name="CF26"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 27" mask="0x08000000" name="CF27"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 28" mask="0x10000000" name="CF28"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 29" mask="0x20000000" name="CF29"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 30" mask="0x40000000" name="CF30"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 31" mask="0x80000000" name="CF31"/>
        </register>
        <register caption="Transmit Buffer Transmission Interrupt Enable Register" name="MCAN_TXBTIE" offset="0xE0" rw="RW" size="4">
          <bitfield caption="Transmission Interrupt Enable for Buffer 0" mask="0x00000001" name="TIE0"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 1" mask="0x00000002" name="TIE1"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 2" mask="0x00000004" name="TIE2"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 3" mask="0x00000008" name="TIE3"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 4" mask="0x00000010" name="TIE4"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 5" mask="0x00000020" name="TIE5"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 6" mask="0x00000040" name="TIE6"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 7" mask="0x00000080" name="TIE7"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 8" mask="0x00000100" name="TIE8"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 9" mask="0x00000200" name="TIE9"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 10" mask="0x00000400" name="TIE10"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 11" mask="0x00000800" name="TIE11"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 12" mask="0x00001000" name="TIE12"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 13" mask="0x00002000" name="TIE13"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 14" mask="0x00004000" name="TIE14"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 15" mask="0x00008000" name="TIE15"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 16" mask="0x00010000" name="TIE16"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 17" mask="0x00020000" name="TIE17"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 18" mask="0x00040000" name="TIE18"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 19" mask="0x00080000" name="TIE19"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 20" mask="0x00100000" name="TIE20"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 21" mask="0x00200000" name="TIE21"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 22" mask="0x00400000" name="TIE22"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 23" mask="0x00800000" name="TIE23"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 24" mask="0x01000000" name="TIE24"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 25" mask="0x02000000" name="TIE25"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 26" mask="0x04000000" name="TIE26"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 27" mask="0x08000000" name="TIE27"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 28" mask="0x10000000" name="TIE28"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 29" mask="0x20000000" name="TIE29"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 30" mask="0x40000000" name="TIE30"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 31" mask="0x80000000" name="TIE31"/>
        </register>
        <register caption="Transmit Buffer Cancellation Finished Interrupt Enable Register" name="MCAN_TXBCIE" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 0" mask="0x00000001" name="CFIE0"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 1" mask="0x00000002" name="CFIE1"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 2" mask="0x00000004" name="CFIE2"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 3" mask="0x00000008" name="CFIE3"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 4" mask="0x00000010" name="CFIE4"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 5" mask="0x00000020" name="CFIE5"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 6" mask="0x00000040" name="CFIE6"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 7" mask="0x00000080" name="CFIE7"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 8" mask="0x00000100" name="CFIE8"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 9" mask="0x00000200" name="CFIE9"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 10" mask="0x00000400" name="CFIE10"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 11" mask="0x00000800" name="CFIE11"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 12" mask="0x00001000" name="CFIE12"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 13" mask="0x00002000" name="CFIE13"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 14" mask="0x00004000" name="CFIE14"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 15" mask="0x00008000" name="CFIE15"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 16" mask="0x00010000" name="CFIE16"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 17" mask="0x00020000" name="CFIE17"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 18" mask="0x00040000" name="CFIE18"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 19" mask="0x00080000" name="CFIE19"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 20" mask="0x00100000" name="CFIE20"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 21" mask="0x00200000" name="CFIE21"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 22" mask="0x00400000" name="CFIE22"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 23" mask="0x00800000" name="CFIE23"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 24" mask="0x01000000" name="CFIE24"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 25" mask="0x02000000" name="CFIE25"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 26" mask="0x04000000" name="CFIE26"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 27" mask="0x08000000" name="CFIE27"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 28" mask="0x10000000" name="CFIE28"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 29" mask="0x20000000" name="CFIE29"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 30" mask="0x40000000" name="CFIE30"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 31" mask="0x80000000" name="CFIE31"/>
        </register>
        <register caption="Transmit Event FIFO Configuration Register" name="MCAN_TXEFC" offset="0xF0" rw="RW" size="4">
          <bitfield caption="Event FIFO Start Address" mask="0x0000FFFC" name="EFSA"/>
          <bitfield caption="Event FIFO Size" mask="0x003F0000" name="EFS"/>
          <bitfield caption="Event FIFO Watermark" mask="0x3F000000" name="EFWM"/>
        </register>
        <register caption="Transmit Event FIFO Status Register" name="MCAN_TXEFS" offset="0xF4" rw="R" size="4">
          <bitfield caption="Event FIFO Fill Level" mask="0x0000003F" name="EFFL"/>
          <bitfield caption="Event FIFO Get Index" mask="0x00001F00" name="EFGI"/>
          <bitfield caption="Event FIFO Put Index" mask="0x001F0000" name="EFPI"/>
          <bitfield caption="Event FIFO Full" mask="0x01000000" name="EFF"/>
          <bitfield caption="Tx Event FIFO Element Lost" mask="0x02000000" name="TEFL"/>
        </register>
        <register caption="Transmit Event FIFO Acknowledge Register" name="MCAN_TXEFA" offset="0xF8" rw="RW" size="4">
          <bitfield caption="Event FIFO Acknowledge Index" mask="0x0000001F" name="EFAI"/>
        </register>
      </register-group>
      <register-group caption="Rx Buffer Element" name="MCAN_RXBE" aligned="4">
        <register caption="Rx Buffer Element 0" name="MCAN_RXBE_0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Identifier" mask="0x1FFFFFFF" name="ID"/>
          <bitfield caption="Remote Transmission Request" mask="0x20000000" name="RTR"/>
          <bitfield caption="Extended Identifier" mask="0x40000000" name="XTD"/>
          <bitfield caption="Error State Indicator" mask="0x80000000" name="ESI"/>
        </register>
        <register caption="Rx Buffer Element 1" name="MCAN_RXBE_1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Rx Timestamp" mask="0x0000FFFF" name="RXTS"/>
          <bitfield caption="Data Length Code" mask="0x000F0000" name="DLC"/>
          <bitfield caption="Bit Rate Switch" mask="0x00100000" name="BRS"/>
          <bitfield caption="FD Format" mask="0x00200000" name="FDF"/>
          <bitfield caption="Filter Index" mask="0x7F000000" name="FIDX"/>
          <bitfield caption="Accepted Non-matching Frame" mask="0x80000000" name="ANMF"/>
        </register>
        <register caption="Rx Buffer Element Data" name="MCAN_RXBE_DATA" offset="0x8" rw="RW" size="4">
          <bitfield caption="Data Byte 0" mask="0x000000FF" name="DB0"/>
          <bitfield caption="Data Byte 1" mask="0x0000FF00" name="DB1"/>
          <bitfield caption="Data Byte 2" mask="0x00FF0000" name="DB2"/>
          <bitfield caption="Data Byte 3" mask="0xFF000000" name="DB3"/>
        </register>
      </register-group>
      <register-group caption="Rx FIFO 0 Element" name="MCAN_RXF0E" aligned="4">
        <register caption="Rx FIFO 0 Element 0" name="MCAN_RXF0E_0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Identifier" mask="0x1FFFFFFF" name="ID"/>
          <bitfield caption="Remote Transmission Request" mask="0x20000000" name="RTR"/>
          <bitfield caption="Extended Identifier" mask="0x40000000" name="XTD"/>
          <bitfield caption="Error State Indicator" mask="0x80000000" name="ESI"/>
        </register>
        <register caption="Rx FIFO 0 Element 1" name="MCAN_RXF0E_1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Rx Timestamp" mask="0x0000FFFF" name="RXTS"/>
          <bitfield caption="Data Length Code" mask="0x000F0000" name="DLC"/>
          <bitfield caption="Bit Rate Switch" mask="0x00100000" name="BRS"/>
          <bitfield caption="FD Format" mask="0x00200000" name="FDF"/>
          <bitfield caption="Filter Index" mask="0x7F000000" name="FIDX"/>
          <bitfield caption="Accepted Non-matching Frame" mask="0x80000000" name="ANMF"/>
        </register>
        <register caption="Rx FIFO 0 Element Data" name="MCAN_RXF0E_DATA" offset="0x8" rw="RW" size="4">
          <bitfield caption="Data Byte 0" mask="0x000000FF" name="DB0"/>
          <bitfield caption="Data Byte 1" mask="0x0000FF00" name="DB1"/>
          <bitfield caption="Data Byte 2" mask="0x00FF0000" name="DB2"/>
          <bitfield caption="Data Byte 3" mask="0xFF000000" name="DB3"/>
        </register>
      </register-group>
      <register-group caption="Rx FIFO 1 Element" name="MCAN_RXF1E" aligned="4">
        <register caption="Rx FIFO 1 Element 0" name="MCAN_RXF1E_0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Identifier" mask="0x1FFFFFFF" name="ID"/>
          <bitfield caption="Remote Transmission Request" mask="0x20000000" name="RTR"/>
          <bitfield caption="Extended Identifier" mask="0x40000000" name="XTD"/>
          <bitfield caption="Error State Indicator" mask="0x80000000" name="ESI"/>
        </register>
        <register caption="Rx FIFO 1 Element 1" name="MCAN_RXF1E_1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Rx Timestamp" mask="0x0000FFFF" name="RXTS"/>
          <bitfield caption="Data Length Code" mask="0x000F0000" name="DLC"/>
          <bitfield caption="Bit Rate Switch" mask="0x00100000" name="BRS"/>
          <bitfield caption="FD Format" mask="0x00200000" name="FDF"/>
          <bitfield caption="Filter Index" mask="0x7F000000" name="FIDX"/>
          <bitfield caption="Accepted Non-matching Frame" mask="0x80000000" name="ANMF"/>
        </register>
        <register caption="Rx FIFO 1 Element Data" name="MCAN_RXF1E_DATA" offset="0x8" rw="RW" size="4">
          <bitfield caption="Data Byte 0" mask="0x000000FF" name="DB0"/>
          <bitfield caption="Data Byte 1" mask="0x0000FF00" name="DB1"/>
          <bitfield caption="Data Byte 2" mask="0x00FF0000" name="DB2"/>
          <bitfield caption="Data Byte 3" mask="0xFF000000" name="DB3"/>
        </register>
      </register-group>
      <register-group caption="Tx Buffer Element" name="MCAN_TXBE" aligned="4">
        <register caption="Tx Buffer Element 0" name="MCAN_TXBE_0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Identifier" mask="0x1FFFFFFF" name="ID"/>
          <bitfield caption="Remote Transmission Request" mask="0x20000000" name="RTR"/>
          <bitfield caption="Extended Identifier" mask="0x40000000" name="XTD"/>
          <bitfield caption="Error State Indicator" mask="0x80000000" name="ESI"/>
        </register>
        <register caption="Tx Buffer Element 1" name="MCAN_TXBE_1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Data Length Code" mask="0x000F0000" name="DLC"/>
          <bitfield caption="Bit Rate Switch" mask="0x00100000" name="BRS"/>
          <bitfield caption="FD Format" mask="0x00200000" name="FDF"/>
          <bitfield caption="Event FIFO Control" mask="0x00800000" name="EFC"/>
          <bitfield caption="Message Marker" mask="0xFF000000" name="MM"/>
        </register>
        <register caption="Tx Buffer Element Data" name="MCAN_TXBE_DATA" offset="0x8" rw="RW" size="4">
          <bitfield caption="Data Byte 0" mask="0x000000FF" name="DB0"/>
          <bitfield caption="Data Byte 1" mask="0x0000FF00" name="DB1"/>
          <bitfield caption="Data Byte 2" mask="0x00FF0000" name="DB2"/>
          <bitfield caption="Data Byte 3" mask="0xFF000000" name="DB3"/>
        </register>
      </register-group>
      <register-group caption="Tx Event FIFO Element" name="MCAN_TXEFE" aligned="4">
        <register caption="Tx Event FIFO Element 0" name="MCAN_TXEFE_0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Identifier" mask="0x1FFFFFFF" name="ID"/>
          <bitfield caption="Remote Transmission Request" mask="0x20000000" name="RTR"/>
          <bitfield caption="Extended Identifier" mask="0x40000000" name="XTD"/>
          <bitfield caption="Error State Indicator" mask="0x80000000" name="ESI"/>
        </register>
        <register caption="Tx Event FIFO Element 1" name="MCAN_TXEFE_1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Tx Timestamp" mask="0x0000FFFF" name="TXTS"/>
          <bitfield caption="Data Length Code" mask="0x000F0000" name="DLC"/>
          <bitfield caption="Bit Rate Switch" mask="0x00100000" name="BRS"/>
          <bitfield caption="FD Format" mask="0x00200000" name="FDF"/>
          <bitfield caption="Event Type" mask="0x00C00000" name="ET" values="MCAN_TXEFE_1__ET"/>
          <bitfield caption="Message Marker" mask="0xFF000000" name="MM"/>
        </register>
      </register-group>
      <register-group caption="Standard Message ID Filter Element" name="MCAN_SIDFE" aligned="4">
        <register caption="Standard Message ID Filter Element 0" name="MCAN_SIDFE_0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Standard Filter ID 2" mask="0x000007FF" name="SFID2"/>
          <bitfield caption="Standard Filter ID 1" mask="0x07FF0000" name="SFID1"/>
          <bitfield caption="Standard Filter Element Configuration" mask="0x38000000" name="SFEC" values="MCAN_SIDFE_0__SFEC"/>
          <bitfield caption="Standard Filter Type" mask="0xC0000000" name="SFT" values="MCAN_SIDFE_0__SFT"/>
        </register>
      </register-group>
      <register-group caption="Extended Message ID Filter Element" name="MCAN_XIDFE" aligned="4">
        <register caption="Extended Message ID Filter Element 0" name="MCAN_XIDFE_0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Extended Filter ID 1" mask="0x1FFFFFFF" name="EFID1"/>
          <bitfield caption="Extended Filter Element Configuration" mask="0xE0000000" name="EFEC" values="MCAN_XIDFE_0__EFEC"/>
        </register>
        <register caption="Extended Message ID Filter Element 1" name="MCAN_XIDFE_1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Extended Filter ID 2" mask="0x1FFFFFFF" name="EFID2"/>
          <bitfield caption="Extended Filter Type" mask="0xC0000000" name="EFT" values="MCAN_XIDFE_1__EFT"/>
        </register>
      </register-group>
      <value-group caption="Transmitter Delay Compensation" name="MCAN_DBTP__TDC">
        <value caption="Transmitter Delay Compensation disabled." name="DISABLED" value="0"/>
        <value caption="Transmitter Delay Compensation enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Loop Back Mode (read/write)" name="MCAN_TEST__LBCK">
        <value caption="Reset value. Loop Back mode is disabled." name="DISABLED" value="0"/>
        <value caption="Loop Back mode is enabled (see Section 6.1.9)." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Control of Transmit Pin (read/write)" name="MCAN_TEST__TX">
        <value caption="Reset value, CANTX controlled by the CAN Core, updated at the end of the CAN bit time." name="RESET" value="0x0"/>
        <value caption="Sample Point can be monitored at pin CANTX." name="SAMPLE_POINT_MONITORING" value="0x1"/>
        <value caption="Dominant ('0') level at pin CANTX." name="DOMINANT" value="0x2"/>
        <value caption="Recessive ('1') at pin CANTX." name="RECESSIVE" value="0x3"/>
      </value-group>
      <value-group caption="Initialization (read/write)" name="MCAN_CCCR__INIT">
        <value caption="Normal operation." name="DISABLED" value="0"/>
        <value caption="Initialization is started." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Configuration Change Enable (read/write, write protection)" name="MCAN_CCCR__CCE">
        <value caption="The processor has no write access to the protected configuration registers." name="PROTECTED" value="0"/>
        <value caption="The processor has write access to the protected configuration registers (while MCAN_CCCR.INIT = '1')." name="CONFIGURABLE" value="1"/>
      </value-group>
      <value-group caption="Restricted Operation Mode (read/write, write protection against '1')" name="MCAN_CCCR__ASM">
        <value caption="Normal CAN operation." name="NORMAL" value="0"/>
        <value caption="Restricted Operation mode active." name="RESTRICTED" value="1"/>
      </value-group>
      <value-group caption="Clock Stop Request (read/write)" name="MCAN_CCCR__CSR">
        <value caption="No clock stop is requested." name="NO_CLOCK_STOP" value="0"/>
        <value caption="Clock stop requested. When clock stop is requested, first INIT and then CSA will be set after all pend-ing transfer requests have been completed and the CAN bus reached idle." name="CLOCK_STOP" value="1"/>
      </value-group>
      <value-group caption="Bus Monitoring Mode (read/write, write protection against '1')" name="MCAN_CCCR__MON">
        <value caption="Bus Monitoring mode is disabled." name="DISABLED" value="0"/>
        <value caption="Bus Monitoring mode is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Disable Automatic Retransmission (read/write, write protection)" name="MCAN_CCCR__DAR">
        <value caption="Automatic retransmission of messages not transmitted successfully enabled." name="AUTO_RETX" value="0"/>
        <value caption="Automatic retransmission disabled." name="NO_AUTO_RETX" value="1"/>
      </value-group>
      <value-group caption="Test Mode Enable (read/write, write protection against '1')" name="MCAN_CCCR__TEST">
        <value caption="Normal operation, MCAN_TEST register holds reset values." name="DISABLED" value="0"/>
        <value caption="Test mode, write access to MCAN_TEST register enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="CAN FD Operation Enable (read/write, write protection)" name="MCAN_CCCR__FDOE">
        <value caption="FD operation disabled." name="DISABLED" value="0"/>
        <value caption="FD operation enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Bit Rate Switching Enable (read/write, write protection)" name="MCAN_CCCR__BRSE">
        <value caption="Bit rate switching for transmissions disabled." name="DISABLED" value="0"/>
        <value caption="Bit rate switching for transmissions enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Timestamp Select" name="MCAN_TSCC__TSS">
        <value caption="Timestamp counter value always 0x0000" name="ALWAYS_0" value="0x0"/>
        <value caption="Timestamp counter value incremented according to TCP" name="TCP_INC" value="0x1"/>
        <value caption="External timestamp counter value used" name="EXT_TIMESTAMP" value="0x2"/>
      </value-group>
      <value-group caption="Enable Timeout Counter" name="MCAN_TOCC__ETOC">
        <value caption="Timeout Counter disabled." name="NO_TIMEOUT" value="0"/>
        <value caption="Timeout Counter enabled." name="TOS_CONTROLLED" value="1"/>
      </value-group>
      <value-group caption="Timeout Select" name="MCAN_TOCC__TOS">
        <value caption="Continuous operation" name="CONTINUOUS" value="0x0"/>
        <value caption="Timeout controlled by Tx Event FIFO" name="TX_EV_TIMEOUT" value="0x1"/>
        <value caption="Timeout controlled by Receive FIFO 0" name="RX0_EV_TIMEOUT" value="0x2"/>
        <value caption="Timeout controlled by Receive FIFO 1" name="RX1_EV_TIMEOUT" value="0x3"/>
      </value-group>
      <value-group caption="Last Error Code (set to 111 on read)" name="MCAN_PSR__LEC">
        <value caption="No error occurred since LEC has been reset by successful reception or transmission." name="NO_ERROR" value="0x0"/>
        <value caption="More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed." name="STUFF_ERROR" value="0x1"/>
        <value caption="A fixed format part of a received frame has the wrong format." name="FORM_ERROR" value="0x2"/>
        <value caption="The message transmitted by the MCAN was not acknowledged by another node." name="ACK_ERROR" value="0x3"/>
        <value caption="During transmission of a message (with the exception of the arbitration field), the device tried to send a recessive level (bit of logical value '1'), but the monitored bus value was dominant." name="BIT1_ERROR" value="0x4"/>
        <value caption="During transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device tried to send a dominant level (data or identifier bit logical value '0'), but the monitored bus value was recessive. During Bus_Off recovery, this status is set each time a sequence of 11 recessive bits has been monitored. This enables the processor to monitor the proceeding of the Bus_Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed)." name="BIT0_ERROR" value="0x5"/>
        <value caption="The CRC check sum of a received message was incorrect. The CRC of an incoming message does not match the CRC calculated from the received data." name="CRC_ERROR" value="0x6"/>
        <value caption="Any read access to the Protocol Status Register re-initializes the LEC to '7'. When the LEC shows value '7', no CAN bus event was detected since the last processor read access to the Protocol Status Register." name="NO_CHANGE" value="0x7"/>
      </value-group>
      <value-group caption="Activity" name="MCAN_PSR__ACT">
        <value caption="Node is synchronizing on CAN communication" name="SYNCHRONIZING" value="0x0"/>
        <value caption="Node is neither receiver nor transmitter" name="IDLE" value="0x1"/>
        <value caption="Node is operating as receiver" name="RECEIVER" value="0x2"/>
        <value caption="Node is operating as transmitter" name="TRANSMITTER" value="0x3"/>
      </value-group>
      <value-group caption="Reject Remote Frames Extended" name="MCAN_GFC__RRFE">
        <value caption="Filter remote frames with 29-bit extended IDs." name="FILTER" value="0"/>
        <value caption="Reject all remote frames with 29-bit extended IDs." name="REJECT" value="1"/>
      </value-group>
      <value-group caption="Reject Remote Frames Standard" name="MCAN_GFC__RRFS">
        <value caption="Filter remote frames with 11-bit standard IDs." name="FILTER" value="0"/>
        <value caption="Reject all remote frames with 11-bit standard IDs." name="REJECT" value="1"/>
      </value-group>
      <value-group caption="Accept Non-matching Frames Extended" name="MCAN_GFC__ANFE">
        <value caption="Accept in Rx FIFO 0" name="RX_FIFO_0" value="0"/>
        <value caption="Accept in Rx FIFO 1" name="RX_FIFO_1" value="1"/>
      </value-group>
      <value-group caption="Accept Non-matching Frames Standard" name="MCAN_GFC__ANFS">
        <value caption="Accept in Rx FIFO 0" name="RX_FIFO_0" value="0"/>
        <value caption="Accept in Rx FIFO 1" name="RX_FIFO_1" value="1"/>
      </value-group>
      <value-group caption="Message Storage Indicator" name="MCAN_HPMS__MSI">
        <value caption="No FIFO selected." name="NO_FIFO_SEL" value="0x0"/>
        <value caption="FIFO message lost." name="LOST" value="0x1"/>
        <value caption="Message stored in FIFO 0." name="FIFO_0" value="0x2"/>
        <value caption="Message stored in FIFO 1." name="FIFO_1" value="0x3"/>
      </value-group>
      <value-group caption="Debug Message Status" name="MCAN_RXF1S__DMS">
        <value caption="Idle state, wait for reception of debug messages, DMA request is cleared." name="IDLE" value="0x0"/>
        <value caption="Debug message A received." name="MSG_A" value="0x1"/>
        <value caption="Debug messages A, B received." name="MSG_AB" value="0x2"/>
        <value caption="Debug messages A, B, C received, DMA request is set." name="MSG_ABC" value="0x3"/>
      </value-group>
      <value-group caption="Receive FIFO 0 Data Field Size" name="MCAN_RXESC__F0DS">
        <value caption="8-byte data field" name="_8_BYTE" value="0x0"/>
        <value caption="12-byte data field" name="_12_BYTE" value="0x1"/>
        <value caption="16-byte data field" name="_16_BYTE" value="0x2"/>
        <value caption="20-byte data field" name="_20_BYTE" value="0x3"/>
        <value caption="24-byte data field" name="_24_BYTE" value="0x4"/>
        <value caption="32-byte data field" name="_32_BYTE" value="0x5"/>
        <value caption="48-byte data field" name="_48_BYTE" value="0x6"/>
        <value caption="64-byte data field" name="_64_BYTE" value="0x7"/>
      </value-group>
      <value-group caption="Receive FIFO 1 Data Field Size" name="MCAN_RXESC__F1DS">
        <value caption="8-byte data field" name="_8_BYTE" value="0x0"/>
        <value caption="12-byte data field" name="_12_BYTE" value="0x1"/>
        <value caption="16-byte data field" name="_16_BYTE" value="0x2"/>
        <value caption="20-byte data field" name="_20_BYTE" value="0x3"/>
        <value caption="24-byte data field" name="_24_BYTE" value="0x4"/>
        <value caption="32-byte data field" name="_32_BYTE" value="0x5"/>
        <value caption="48-byte data field" name="_48_BYTE" value="0x6"/>
        <value caption="64-byte data field" name="_64_BYTE" value="0x7"/>
      </value-group>
      <value-group caption="Receive Buffer Data Field Size" name="MCAN_RXESC__RBDS">
        <value caption="8-byte data field" name="_8_BYTE" value="0x0"/>
        <value caption="12-byte data field" name="_12_BYTE" value="0x1"/>
        <value caption="16-byte data field" name="_16_BYTE" value="0x2"/>
        <value caption="20-byte data field" name="_20_BYTE" value="0x3"/>
        <value caption="24-byte data field" name="_24_BYTE" value="0x4"/>
        <value caption="32-byte data field" name="_32_BYTE" value="0x5"/>
        <value caption="48-byte data field" name="_48_BYTE" value="0x6"/>
        <value caption="64-byte data field" name="_64_BYTE" value="0x7"/>
      </value-group>
      <value-group caption="Tx Buffer Data Field Size" name="MCAN_TXESC__TBDS">
        <value caption="8-byte data field" name="_8_BYTE" value="0x0"/>
        <value caption="12-byte data field" name="_12_BYTE" value="0x1"/>
        <value caption="16-byte data field" name="_16_BYTE" value="0x2"/>
        <value caption="20-byte data field" name="_20_BYTE" value="0x3"/>
        <value caption="24-byte data field" name="_24_BYTE" value="0x4"/>
        <value caption="32-byte data field" name="_32_BYTE" value="0x5"/>
        <value caption="48- byte data field" name="_48_BYTE" value="0x6"/>
        <value caption="64-byte data field" name="_64_BYTE" value="0x7"/>
      </value-group>
      <value-group caption="Event Type" name="MCAN_TXEFE_1__ET">
        <value caption="Tx event" name="TXE" value="1"/>
        <value caption="Transmission in spite of cancellation" name="TXC" value="2"/>
      </value-group>
      <value-group caption="Standard Filter Element Configuration" name="MCAN_SIDFE_0__SFEC">
        <value caption="Disable filter element" name="DISABLE" value="0"/>
        <value caption="Store in Rx FIFO 0 if filter matches" name="STF0M" value="1"/>
        <value caption="Store in Rx FIFO 1 if filter matches" name="STF1M" value="2"/>
        <value caption="Reject ID if filter matches" name="REJECT" value="3"/>
        <value caption="Set priority if filter matches" name="PRIORITY" value="4"/>
        <value caption="Set priority and store in FIFO 0 if filter matches" name="PRIF0M" value="5"/>
        <value caption="Set priority and store in FIFO 1 if filter matches" name="PRIF1M" value="6"/>
        <value caption="Store into Rx Buffer" name="STRXBUF" value="7"/>
      </value-group>
      <value-group caption="Standard Filter Type" name="MCAN_SIDFE_0__SFT">
        <value caption="Range filter from SFID1 to SFID2" name="RANGE" value="0"/>
        <value caption="Dual ID filter for SF1ID or SF2ID" name="DUAL" value="1"/>
        <value caption="Classic filter" name="CLASSIC" value="2"/>
      </value-group>
      <value-group caption="Extended Filter Element Configuration" name="MCAN_XIDFE_0__EFEC">
        <value caption="Disable filter element" name="DISABLE" value="0"/>
        <value caption="Store in Rx FIFO 0 if filter matches" name="STF0M" value="1"/>
        <value caption="Store in Rx FIFO 1 if filter matches" name="STF1M" value="2"/>
        <value caption="Reject ID if filter matches" name="REJECT" value="3"/>
        <value caption="Set priority if filter matches" name="PRIORITY" value="4"/>
        <value caption="Set priority and store in FIFO 0 if filter matches" name="PRIF0M" value="5"/>
        <value caption="Set priority and store in FIFO 1 if filter matches" name="PRIF1M" value="6"/>
        <value caption="Store into Rx Buffer" name="STRXBUF" value="7"/>
      </value-group>
      <value-group caption="Extended Filter Type" name="MCAN_XIDFE_1__EFT">
        <value caption="Range filter from EFID1 to EFID2" name="RANGE" value="0"/>
        <value caption="Dual ID filter for EFID1 or EFID2" name="DUAL" value="1"/>
        <value caption="Classic filter" name="CLASSIC" value="2"/>
        <value caption="Range filter from EFID1 to EFID2 with no XIDAM mask" name="RANGE_NO_XIDAM" value="3"/>
      </value-group>
    </module>
    <module caption="AHB Multiport DDR-SDRAM Controller" id="11043" name="MPDDRC" version="ZA">
      <register-group name="MPDDRC">
        <register caption="Mode Register" name="MPDDRC_MR" offset="0x00" rw="RW" size="4">
          <bitfield caption="MPDDRC Command Mode" mask="0x00000007" name="MODE" values="MPDDRC_MR__MODE"/>
          <bitfield caption="Device Autoinitialization Status (read-only)" mask="0x00000010" name="DAI" values="MPDDRC_MR__DAI"/>
          <bitfield caption="Mode Register Select LPDDR2/LPDDR3" mask="0x0000FF00" name="MRS"/>
        </register>
        <register caption="Refresh Timer Register" name="MPDDRC_RTR" offset="0x04" rw="RW" size="4">
          <bitfield caption="MPDDRC Refresh Timer Count" mask="0x00000FFF" name="COUNT"/>
          <bitfield caption="Adjust Refresh Rate" mask="0x00010000" name="ADJ_REF"/>
          <bitfield caption="Refresh Per Bank" mask="0x00020000" name="REF_PB"/>
          <bitfield caption="Content of MR4 Register (read-only)" mask="0x00700000" name="MR4_VALUE"/>
        </register>
        <register caption="Configuration Register" name="MPDDRC_CR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Number of Column Bits" mask="0x00000003" name="NC" values="MPDDRC_CR__NC"/>
          <bitfield caption="Number of Row Bits" mask="0x0000000C" name="NR" values="MPDDRC_CR__NR"/>
          <bitfield caption="CAS Latency" mask="0x00000070" name="CAS" values="MPDDRC_CR__CAS"/>
          <bitfield caption="Reset DLL" mask="0x00000080" name="DLL" values="MPDDRC_CR__DLL"/>
          <bitfield caption="Output Driver Impedance Control (Drive Strength)" mask="0x00000100" name="DIC_DS" values="MPDDRC_CR__DIC_DS"/>
          <bitfield caption="DISABLE DLL" mask="0x00000200" name="DIS_DLL"/>
          <bitfield caption="ZQ Calibration" mask="0x00000C00" name="ZQ" values="MPDDRC_CR__ZQ"/>
          <bitfield caption="Off-chip Driver" mask="0x00007000" name="OCD" values="MPDDRC_CR__OCD"/>
          <bitfield caption="Mask Data is Shared" mask="0x00010000" name="DQMS" values="MPDDRC_CR__DQMS"/>
          <bitfield caption="Enable Read Measure" mask="0x00020000" name="ENRDM" values="MPDDRC_CR__ENRDM"/>
          <bitfield caption="Low-cost Low-power DDR1" mask="0x00080000" name="LC_LPDDR1" values="MPDDRC_CR__LC_LPDDR1"/>
          <bitfield caption="Number of Banks" mask="0x00100000" name="NB" values="MPDDRC_CR__NB"/>
          <bitfield caption="Not DQS" mask="0x00200000" name="NDQS" values="MPDDRC_CR__NDQS"/>
          <bitfield caption="Type of Decoding" mask="0x00400000" name="DECOD" values="MPDDRC_CR__DECOD"/>
          <bitfield caption="Support Unaligned Access" mask="0x00800000" name="UNAL" values="MPDDRC_CR__UNAL"/>
        </register>
        <register caption="Timing Parameter 0 Register" name="MPDDRC_TPR0" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Active to Precharge Delay" mask="0x0000000F" name="TRAS"/>
          <bitfield caption="Row to Column Delay" mask="0x000000F0" name="TRCD"/>
          <bitfield caption="Write Recovery Delay" mask="0x00000F00" name="TWR"/>
          <bitfield caption="Row Cycle Delay" mask="0x0000F000" name="TRC"/>
          <bitfield caption="Row Precharge Delay" mask="0x000F0000" name="TRP"/>
          <bitfield caption="Active BankA to Active BankB" mask="0x00F00000" name="TRRD"/>
          <bitfield caption="Internal Write to Read Delay" mask="0x0F000000" name="TWTR"/>
          <bitfield caption="Load Mode Register Command to Activate or Refresh Command" mask="0xF0000000" name="TMRD"/>
        </register>
        <register caption="Timing Parameter 1 Register" name="MPDDRC_TPR1" offset="0x10" rw="RW" size="4">
          <bitfield caption="Row Cycle Delay" mask="0x0000007F" name="TRFC"/>
          <bitfield caption="Exit Self-refresh Delay to Non-Read Command" mask="0x0000FF00" name="TXSNR"/>
          <bitfield caption="Exit Self-refresh Delay to Read Command" mask="0x00FF0000" name="TXSRD"/>
          <bitfield caption="Exit Powerdown Delay to First Command" mask="0x0F000000" name="TXP"/>
        </register>
        <register caption="Timing Parameter 2 Register" name="MPDDRC_TPR2" offset="0x14" rw="RW" size="4">
          <bitfield caption="Exit Active Power Down Delay to Read Command in Mode &quot;Fast Exit&quot;" mask="0x0000000F" name="TXARD"/>
          <bitfield caption="Exit Active Power Down Delay to Read Command in Mode &quot;Slow Exit&quot;" mask="0x000000F0" name="TXARDS"/>
          <bitfield caption="Row Precharge All Delay" mask="0x00000F00" name="TRPA"/>
          <bitfield caption="Read to Precharge" mask="0x00007000" name="TRTP"/>
          <bitfield caption="Four Active Windows" mask="0x000F0000" name="TFAW"/>
        </register>
        <register caption="Low-Power Register" name="MPDDRC_LPR" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Low-power Command Bit" mask="0x00000003" name="LPCB" values="MPDDRC_LPR__LPCB"/>
          <bitfield caption="Clock Frozen Command Bit" mask="0x00000004" name="CLK_FR" values="MPDDRC_LPR__CLK_FR"/>
          <bitfield caption="LPDDR2 - LPDDR3 Power Off Bit" mask="0x00000008" name="LPDDR2_LPDDR3_PWOFF" values="MPDDRC_LPR__LPDDR2_LPDDR3_PWOFF"/>
          <bitfield caption="Partial Array Self-refresh" mask="0x00000070" name="PASR"/>
          <bitfield caption="Drive Strength" mask="0x00000700" name="DS" values="MPDDRC_LPR__DS"/>
          <bitfield caption="Time Between Last Transfer and Low-Power Mode" mask="0x00003000" name="TIMEOUT" values="MPDDRC_LPR__TIMEOUT"/>
          <bitfield caption="Active Power Down Exit Time" mask="0x00010000" name="APDE" values="MPDDRC_LPR__APDE"/>
          <bitfield caption="Update Load Mode Register and Extended Mode Register" mask="0x00300000" name="UPD_MR" values="MPDDRC_LPR__UPD_MR"/>
          <bitfield caption="Change Clock Frequency During Self-refresh Mode" mask="0x01000000" name="CHG_FRQ"/>
          <bitfield caption="Self-refresh is done (read-only)" mask="0x02000000" name="SELF_DONE"/>
        </register>
        <register caption="Memory Device Register" name="MPDDRC_MD" offset="0x20" rw="RW" size="4">
          <bitfield caption="Memory Device" mask="0x00000007" name="MD" values="MPDDRC_MD__MD"/>
          <bitfield caption="Data Bus Width" mask="0x00000010" name="DBW" values="MPDDRC_MD__DBW"/>
          <bitfield caption="Write Latency (read-only)" mask="0x00000040" name="WL" values="MPDDRC_MD__WL"/>
          <bitfield caption="Read Latency 3 Option Support (read-only)" mask="0x00000080" name="RL3" values="MPDDRC_MD__RL3"/>
          <bitfield caption="Manufacturer Identification (read-only)" mask="0x0000FF00" name="MANU_ID"/>
          <bitfield caption="Revision Identification (read-only)" mask="0x00FF0000" name="REV_ID"/>
          <bitfield caption="DRAM Architecture (read-only)" mask="0x03000000" name="TYPE" values="MPDDRC_MD__TYPE"/>
          <bitfield caption="Density of Memory (read-only)" mask="0x3C000000" name="DENSITY" values="MPDDRC_MD__DENSITY"/>
          <bitfield caption="Width of Memory (read-only)" mask="0xC0000000" name="IO_WIDTH" values="MPDDRC_MD__IO_WIDTH"/>
        </register>
        <register caption="Low-power DDR2 Low-power DDR3 Low-power Register" name="MPDDRC_LPDDR23_LPR" offset="0x28" rw="RW" size="4">
          <bitfield caption="Bank Mask Bit/PASR" mask="0x000000FF" name="BK_MASK_PASR"/>
          <bitfield caption="Segment Mask Bit" mask="0x00FFFF00" name="SEG_MASK"/>
          <bitfield caption="Drive Strength" mask="0x0F000000" name="DS" values="MPDDRC_LPDDR23_LPR__DS"/>
        </register>
        <register caption="Low-power DDR2 Low-power DDR3 and DDR3 Calibration and MR4 Register" name="MPDDRC_LPDDR2_LPDDR3_DDR3_CAL_MR4" offset="0x2C" rw="RW" size="4">
          <bitfield caption="LPDDR2 LPDDR3 and DDR3 Calibration Timer Count" mask="0x0000FFFF" name="COUNT_CAL"/>
          <bitfield caption="Mode Register 4 Read Interval" mask="0xFFFF0000" name="MR4_READ"/>
        </register>
        <register caption="Low-power DDR2 Low-power DDR3 and DDR3 Timing Calibration Register" name="MPDDRC_LPDDR2_LPDDR3_DDR3_TIM_CAL" offset="0x30" rw="RW" size="4">
          <bitfield caption="ZQ Calibration Short" mask="0x000000FF" name="ZQCS"/>
          <bitfield caption="Built-in Self-Test for RZQ Information (read-only)" mask="0x00030000" name="RZQI" values="MPDDRC_LPDDR2_LPDDR3_DDR3_TIM_CAL__RZQI"/>
        </register>
        <register caption="I/O Calibration Register" name="MPDDRC_IO_CALIBR" offset="0x34" rw="RW" size="4">
          <bitfield caption="Resistor Divider, Output Driver Impedance" mask="0x00000007" name="RDIV" values="MPDDRC_IO_CALIBR__RDIV"/>
          <bitfield caption="Enable Calibration" mask="0x00000010" name="EN_CALIB" values="MPDDRC_IO_CALIBR__EN_CALIB"/>
          <bitfield caption="IO Calibration" mask="0x00007F00" name="TZQIO"/>
          <bitfield caption="Number of Transistor P (read-only)" mask="0x000F0000" name="CALCODEP"/>
          <bitfield caption="Number of Transistor N (read-only)" mask="0x00F00000" name="CALCODEN"/>
        </register>
        <register caption="OCMS Register" name="MPDDRC_OCMS" offset="0x38" rw="RW" size="4">
          <bitfield caption="Scrambling Enable" mask="0x00000001" name="SCR_EN"/>
        </register>
        <register caption="OCMS KEY1 Register" name="MPDDRC_OCMS_KEY1" offset="0x3C" rw="W" size="4">
          <bitfield caption="Off-chip Memory Scrambling (OCMS) Key Part 1" mask="0xFFFFFFFF" name="KEY1"/>
        </register>
        <register caption="OCMS KEY2 Register" name="MPDDRC_OCMS_KEY2" offset="0x40" rw="W" size="4">
          <bitfield caption="Off-chip Memory Scrambling (OCMS) Key Part 2" mask="0xFFFFFFFF" name="KEY2"/>
        </register>
        <register caption="Configuration Arbiter Register" name="MPDDRC_CONF_ARBITER" offset="0x44" rw="RW" size="4">
          <bitfield caption="Type of Arbitration" mask="0x00000003" name="ARB" values="MPDDRC_CONF_ARBITER__ARB"/>
          <bitfield caption="Bandwidth Max or Current" mask="0x00000008" name="BDW_MAX_CUR"/>
          <bitfield caption="Request or Word from Port X" mask="0x00000100" name="RQ_WD_P0"/>
          <bitfield caption="Request or Word from Port X" mask="0x00000200" name="RQ_WD_P1"/>
          <bitfield caption="Request or Word from Port X" mask="0x00000400" name="RQ_WD_P2"/>
          <bitfield caption="Request or Word from Port X" mask="0x00000800" name="RQ_WD_P3"/>
          <bitfield caption="Request or Word from Port X" mask="0x00001000" name="RQ_WD_P4"/>
          <bitfield caption="Request or Word from Port X" mask="0x00002000" name="RQ_WD_P5"/>
          <bitfield caption="Request or Word from Port X" mask="0x00004000" name="RQ_WD_P6"/>
          <bitfield caption="Request or Word from Port X" mask="0x00008000" name="RQ_WD_P7"/>
          <bitfield caption="Master or Software Provide Information" mask="0x00010000" name="MA_PR_P0"/>
          <bitfield caption="Master or Software Provide Information" mask="0x00020000" name="MA_PR_P1"/>
          <bitfield caption="Master or Software Provide Information" mask="0x00040000" name="MA_PR_P2"/>
          <bitfield caption="Master or Software Provide Information" mask="0x00080000" name="MA_PR_P3"/>
          <bitfield caption="Master or Software Provide Information" mask="0x00100000" name="MA_PR_P4"/>
          <bitfield caption="Master or Software Provide Information" mask="0x00200000" name="MA_PR_P5"/>
          <bitfield caption="Master or Software Provide Information" mask="0x00400000" name="MA_PR_P6"/>
          <bitfield caption="Master or Software Provide Information" mask="0x00800000" name="MA_PR_P7"/>
          <bitfield caption="Bandwidth is Reached or Bandwidth and Current Burst Access is Ended on port X" mask="0x01000000" name="BDW_BURST_P0"/>
          <bitfield caption="Bandwidth is Reached or Bandwidth and Current Burst Access is Ended on port X" mask="0x02000000" name="BDW_BURST_P1"/>
          <bitfield caption="Bandwidth is Reached or Bandwidth and Current Burst Access is Ended on port X" mask="0x04000000" name="BDW_BURST_P2"/>
          <bitfield caption="Bandwidth is Reached or Bandwidth and Current Burst Access is Ended on port X" mask="0x08000000" name="BDW_BURST_P3"/>
          <bitfield caption="Bandwidth is Reached or Bandwidth and Current Burst Access is Ended on port X" mask="0x10000000" name="BDW_BURST_P4"/>
          <bitfield caption="Bandwidth is Reached or Bandwidth and Current Burst Access is Ended on port X" mask="0x20000000" name="BDW_BURST_P5"/>
          <bitfield caption="Bandwidth is Reached or Bandwidth and Current Burst Access is Ended on port X" mask="0x40000000" name="BDW_BURST_P6"/>
          <bitfield caption="Bandwidth is Reached or Bandwidth and Current Burst Access is Ended on port X" mask="0x80000000" name="BDW_BURST_P7"/>
        </register>
        <register caption="Timeout Register" name="MPDDRC_TIMEOUT" offset="0x48" rw="RW" size="4">
          <bitfield caption="Timeout for Ports 0, 1, 2, 3, 4, 5, 6 and 7" mask="0x0000000F" name="TIMEOUT_P0"/>
          <bitfield caption="Timeout for Ports 0, 1, 2, 3, 4, 5, 6 and 7" mask="0x000000F0" name="TIMEOUT_P1"/>
          <bitfield caption="Timeout for Ports 0, 1, 2, 3, 4, 5, 6 and 7" mask="0x00000F00" name="TIMEOUT_P2"/>
          <bitfield caption="Timeout for Ports 0, 1, 2, 3, 4, 5, 6 and 7" mask="0x0000F000" name="TIMEOUT_P3"/>
          <bitfield caption="Timeout for Ports 0, 1, 2, 3, 4, 5, 6 and 7" mask="0x000F0000" name="TIMEOUT_P4"/>
          <bitfield caption="Timeout for Ports 0, 1, 2, 3, 4, 5, 6 and 7" mask="0x00F00000" name="TIMEOUT_P5"/>
          <bitfield caption="Timeout for Ports 0, 1, 2, 3, 4, 5, 6 and 7" mask="0x0F000000" name="TIMEOUT_P6"/>
          <bitfield caption="Timeout for Ports 0, 1, 2, 3, 4, 5, 6 and 7" mask="0xF0000000" name="TIMEOUT_P7"/>
        </register>
        <register caption="Request Port 0-1-2-3 Register" name="MPDDRC_REQ_PORT_0123" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Number of Requests, Number of Words or Bandwidth Allocation from Port 0-1-2-3" mask="0x000000FF" name="NRQ_NWD_BDW_P0"/>
          <bitfield caption="Number of Requests, Number of Words or Bandwidth Allocation from Port 0-1-2-3" mask="0x0000FF00" name="NRQ_NWD_BDW_P1"/>
          <bitfield caption="Number of Requests, Number of Words or Bandwidth Allocation from Port 0-1-2-3" mask="0x00FF0000" name="NRQ_NWD_BDW_P2"/>
          <bitfield caption="Number of Requests, Number of Words or Bandwidth Allocation from Port 0-1-2-3" mask="0xFF000000" name="NRQ_NWD_BDW_P3"/>
        </register>
        <register caption="Request Port 4-5-6-7 Register" name="MPDDRC_REQ_PORT_4567" offset="0x50" rw="RW" size="4">
          <bitfield caption="Number of Requests, Number of Words or Bandwidth allocation from port 4-5-6-7" mask="0x000000FF" name="NRQ_NWD_BDW_P4"/>
          <bitfield caption="Number of Requests, Number of Words or Bandwidth allocation from port 4-5-6-7" mask="0x0000FF00" name="NRQ_NWD_BDW_P5"/>
          <bitfield caption="Number of Requests, Number of Words or Bandwidth allocation from port 4-5-6-7" mask="0x00FF0000" name="NRQ_NWD_BDW_P6"/>
          <bitfield caption="Number of Requests, Number of Words or Bandwidth allocation from port 4-5-6-7" mask="0xFF000000" name="NRQ_NWD_BDW_P7"/>
        </register>
        <register caption="Current/Maximum Bandwidth Port 0-1-2-3 Register" name="MPDDRC_BDW_PORT_0123" offset="0x54" rw="R" size="4">
          <bitfield caption="Current/Maximum Bandwidth from Port 0-1-2-3" mask="0x0000007F" name="BDW_P0"/>
          <bitfield caption="Current/Maximum Bandwidth from Port 0-1-2-3" mask="0x00007F00" name="BDW_P1"/>
          <bitfield caption="Current/Maximum Bandwidth from Port 0-1-2-3" mask="0x007F0000" name="BDW_P2"/>
          <bitfield caption="Current/Maximum Bandwidth from Port 0-1-2-3" mask="0x7F000000" name="BDW_P3"/>
        </register>
        <register caption="Current/Maximum Bandwidth Port 4-5-6-7 Register" name="MPDDRC_BDW_PORT_4567" offset="0x58" rw="R" size="4">
          <bitfield caption="Current/Maximum Bandwidth from Port 4-5-6-7" mask="0x0000007F" name="BDW_P4"/>
          <bitfield caption="Current/Maximum Bandwidth from Port 4-5-6-7" mask="0x00007F00" name="BDW_P5"/>
          <bitfield caption="Current/Maximum Bandwidth from Port 4-5-6-7" mask="0x007F0000" name="BDW_P6"/>
          <bitfield caption="Current/Maximum Bandwidth from Port 4-5-6-7" mask="0x7F000000" name="BDW_P7"/>
        </register>
        <register caption="Read Data Path Register" name="MPDDRC_RD_DATA_PATH" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Shift Sampling Point of Data" mask="0x00000003" name="SHIFT_SAMPLING" values="MPDDRC_RD_DATA_PATH__SHIFT_SAMPLING"/>
        </register>
        <register caption="Monitor Configuration Register" name="MPDDRC_MCFGR" offset="0x60" rw="RW" size="4">
          <bitfield caption="Enable Monitor" mask="0x00000001" name="EN_MONI"/>
          <bitfield caption="Soft Reset" mask="0x00000002" name="SOFT_RESET"/>
          <bitfield caption="Control Monitor" mask="0x00000010" name="RUN"/>
          <bitfield caption="Read/Write Access" mask="0x00000300" name="READ_WRITE" values="MPDDRC_MCFGR__READ_WRITE"/>
          <bitfield caption="Refresh Calibration" mask="0x00000400" name="REFR_CALIB"/>
          <bitfield caption="Information Type" mask="0x00001800" name="INFO" values="MPDDRC_MCFGR__INFO"/>
        </register>
        <register caption="Monitor Address High/Low Port 0 Register" name="MPDDRC_MADDR0" offset="0x64" rw="RW" size="4">
          <bitfield caption="Address Low on Port x [x = 0..7]" mask="0x0000FFFF" name="ADDR_LOW_PORT0"/>
          <bitfield caption="Address High on Port x [x = 0..7]" mask="0xFFFF0000" name="ADDR_HIGH_PORT0"/>
        </register>
        <register caption="Monitor Address High/Low Port 1 Register" name="MPDDRC_MADDR1" offset="0x68" rw="RW" size="4">
          <bitfield caption="Address Low on Port x [x = 0..7]" mask="0x0000FFFF" name="ADDR_LOW_PORT1"/>
          <bitfield caption="Address High on Port x [x = 0..7]" mask="0xFFFF0000" name="ADDR_HIGH_PORT1"/>
        </register>
        <register caption="Monitor Address High/Low Port 2 Register" name="MPDDRC_MADDR2" offset="0x6C" rw="RW" size="4">
          <bitfield caption="Address Low on Port x [x = 0..7]" mask="0x0000FFFF" name="ADDR_LOW_PORT2"/>
          <bitfield caption="Address High on Port x [x = 0..7]" mask="0xFFFF0000" name="ADDR_HIGH_PORT2"/>
        </register>
        <register caption="Monitor Address High/Low Port 3 Register" name="MPDDRC_MADDR3" offset="0x70" rw="RW" size="4">
          <bitfield caption="Address Low on Port x [x = 0..7]" mask="0x0000FFFF" name="ADDR_LOW_PORT3"/>
          <bitfield caption="Address High on Port x [x = 0..7]" mask="0xFFFF0000" name="ADDR_HIGH_PORT3"/>
        </register>
        <register caption="Monitor Address High/Low Port 4 Register" name="MPDDRC_MADDR4" offset="0x74" rw="RW" size="4">
          <bitfield caption="Address Low on Port x [x = 0..7]" mask="0x0000FFFF" name="ADDR_LOW_PORT4"/>
          <bitfield caption="Address High on Port x [x = 0..7]" mask="0xFFFF0000" name="ADDR_HIGH_PORT4"/>
        </register>
        <register caption="Monitor Address High/Low Port 5 Register" name="MPDDRC_MADDR5" offset="0x78" rw="RW" size="4">
          <bitfield caption="Address Low on Port x [x = 0..7]" mask="0x0000FFFF" name="ADDR_LOW_PORT5"/>
          <bitfield caption="Address High on Port x [x = 0..7]" mask="0xFFFF0000" name="ADDR_HIGH_PORT5"/>
        </register>
        <register caption="Monitor Address High/Low Port 6 Register" name="MPDDRC_MADDR6" offset="0x7C" rw="RW" size="4">
          <bitfield caption="Address Low on Port x [x = 0..7]" mask="0x0000FFFF" name="ADDR_LOW_PORT6"/>
          <bitfield caption="Address High on Port x [x = 0..7]" mask="0xFFFF0000" name="ADDR_HIGH_PORT6"/>
        </register>
        <register caption="Monitor Address High/Low Port 7 Register" name="MPDDRC_MADDR7" offset="0x80" rw="RW" size="4">
          <bitfield caption="Address Low on Port x [x = 0..7]" mask="0x0000FFFF" name="ADDR_LOW_PORT7"/>
          <bitfield caption="Address High on Port x [x = 0..7]" mask="0xFFFF0000" name="ADDR_HIGH_PORT7"/>
        </register>
        <register caption="Monitor Information Port 0 Register" name="MPDDRC_MINFO0" offset="0x84" rw="R" size="4">
          <mode name="MAX_WAIT" qualifier="MPDDRC_MCFGR.INFO" value="0"/>
          <mode name="NB_TRANSFERS" qualifier="MPDDRC_MCFGR.INFO" value="1"/>
          <mode name="TOTAL_LATENCY" qualifier="MPDDRC_MCFGR.INFO" value="2"/>
          <bitfield caption="Address High on Port x [x = 0..7]" mask="0x0000FFFF" modes="MAX_WAIT" name="MAX_PORT0_WAITING"/>
          <bitfield caption="Type of Burst on Port x [x = 0..7]" mask="0x00070000" modes="MAX_WAIT" name="BURST" values="MPDDRC_MINFO0__BURST"/>
          <bitfield caption="Transfer Size on Port x [x = 0..7]" mask="0x00700000" modes="MAX_WAIT" name="SIZE" values="MPDDRC_MINFO0__SIZE"/>
          <bitfield caption="Read or Write Access on Port x [x = 0..7]" mask="0x01000000" modes="MAX_WAIT" name="READ_WRITE"/>
          <bitfield caption="Number of Transfers on Port x [x = 0..7]" mask="0xFFFFFFFF" modes="NB_TRANSFERS" name="P0_NB_TRANSFERS"/>
          <bitfield caption="Total Latency on Port x [x = 0..7]" mask="0xFFFFFFFF" modes="TOTAL_LATENCY" name="P0_TOTAL_LATENCY"/>
        </register>
        <register caption="Monitor Information Port 1 Register" name="MPDDRC_MINFO1" offset="0x88" rw="R" size="4">
          <mode name="MAX_WAIT" qualifier="MPDDRC_MCFGR.INFO" value="0"/>
          <mode name="NB_TRANSFERS" qualifier="MPDDRC_MCFGR.INFO" value="1"/>
          <mode name="TOTAL_LATENCY" qualifier="MPDDRC_MCFGR.INFO" value="2"/>
          <bitfield caption="Address High on Port x [x = 0..7]" mask="0x0000FFFF" modes="MAX_WAIT" name="MAX_PORT1_WAITING"/>
          <bitfield caption="Type of Burst on Port x [x = 0..7]" mask="0x00070000" modes="MAX_WAIT" name="BURST" values="MPDDRC_MINFO1__BURST"/>
          <bitfield caption="Transfer Size on Port x [x = 0..7]" mask="0x00700000" modes="MAX_WAIT" name="SIZE" values="MPDDRC_MINFO1__SIZE"/>
          <bitfield caption="Read or Write Access on Port x [x = 0..7]" mask="0x01000000" modes="MAX_WAIT" name="READ_WRITE"/>
          <bitfield caption="Number of Transfers on Port x [x = 0..7]" mask="0xFFFFFFFF" modes="NB_TRANSFERS" name="P1_NB_TRANSFERS"/>
          <bitfield caption="Total Latency on Port x [x = 0..7]" mask="0xFFFFFFFF" modes="TOTAL_LATENCY" name="P1_TOTAL_LATENCY"/>
        </register>
        <register caption="Monitor Information Port 2 Register" name="MPDDRC_MINFO2" offset="0x8C" rw="R" size="4">
          <mode name="MAX_WAIT" qualifier="MPDDRC_MCFGR.INFO" value="0"/>
          <mode name="NB_TRANSFERS" qualifier="MPDDRC_MCFGR.INFO" value="1"/>
          <mode name="TOTAL_LATENCY" qualifier="MPDDRC_MCFGR.INFO" value="2"/>
          <bitfield caption="Address High on Port x [x = 0..7]" mask="0x0000FFFF" modes="MAX_WAIT" name="MAX_PORT2_WAITING"/>
          <bitfield caption="Type of Burst on Port x [x = 0..7]" mask="0x00070000" modes="MAX_WAIT" name="BURST" values="MPDDRC_MINFO2__BURST"/>
          <bitfield caption="Transfer Size on Port x [x = 0..7]" mask="0x00700000" modes="MAX_WAIT" name="SIZE" values="MPDDRC_MINFO2__SIZE"/>
          <bitfield caption="Read or Write Access on Port x [x = 0..7]" mask="0x01000000" modes="MAX_WAIT" name="READ_WRITE"/>
          <bitfield caption="Number of Transfers on Port x [x = 0..7]" mask="0xFFFFFFFF" modes="NB_TRANSFERS" name="P2_NB_TRANSFERS"/>
          <bitfield caption="Total Latency on Port x [x = 0..7]" mask="0xFFFFFFFF" modes="TOTAL_LATENCY" name="P2_TOTAL_LATENCY"/>
        </register>
        <register caption="Monitor Information Port 3 Register" name="MPDDRC_MINFO3" offset="0x90" rw="R" size="4">
          <mode name="MAX_WAIT" qualifier="MPDDRC_MCFGR.INFO" value="0"/>
          <mode name="NB_TRANSFERS" qualifier="MPDDRC_MCFGR.INFO" value="1"/>
          <mode name="TOTAL_LATENCY" qualifier="MPDDRC_MCFGR.INFO" value="2"/>
          <bitfield caption="Address High on Port x [x = 0..7]" mask="0x0000FFFF" modes="MAX_WAIT" name="MAX_PORT3_WAITING"/>
          <bitfield caption="Type of Burst on Port x [x = 0..7]" mask="0x00070000" modes="MAX_WAIT" name="BURST" values="MPDDRC_MINFO3__BURST"/>
          <bitfield caption="Transfer Size on Port x [x = 0..7]" mask="0x00700000" modes="MAX_WAIT" name="SIZE" values="MPDDRC_MINFO3__SIZE"/>
          <bitfield caption="Read or Write Access on Port x [x = 0..7]" mask="0x01000000" modes="MAX_WAIT" name="READ_WRITE"/>
          <bitfield caption="Number of Transfers on Port x [x = 0..7]" mask="0xFFFFFFFF" modes="NB_TRANSFERS" name="P3_NB_TRANSFERS"/>
          <bitfield caption="Total Latency on Port x [x = 0..7]" mask="0xFFFFFFFF" modes="TOTAL_LATENCY" name="P3_TOTAL_LATENCY"/>
        </register>
        <register caption="Monitor Information Port 4 Register" name="MPDDRC_MINFO4" offset="0x94" rw="R" size="4">
          <mode name="MAX_WAIT" qualifier="MPDDRC_MCFGR.INFO" value="0"/>
          <mode name="NB_TRANSFERS" qualifier="MPDDRC_MCFGR.INFO" value="1"/>
          <mode name="TOTAL_LATENCY" qualifier="MPDDRC_MCFGR.INFO" value="2"/>
          <bitfield caption="Address High on Port x [x = 0..7]" mask="0x0000FFFF" modes="MAX_WAIT" name="MAX_PORT4_WAITING"/>
          <bitfield caption="Type of Burst on Port x [x = 0..7]" mask="0x00070000" modes="MAX_WAIT" name="BURST" values="MPDDRC_MINFO4__BURST"/>
          <bitfield caption="Transfer Size on Port x [x = 0..7]" mask="0x00700000" modes="MAX_WAIT" name="SIZE" values="MPDDRC_MINFO4__SIZE"/>
          <bitfield caption="Read or Write Access on Port x [x = 0..7]" mask="0x01000000" modes="MAX_WAIT" name="READ_WRITE"/>
          <bitfield caption="Number of Transfers on Port x [x = 0..7]" mask="0xFFFFFFFF" modes="NB_TRANSFERS" name="P4_NB_TRANSFERS"/>
          <bitfield caption="Total Latency on Port x [x = 0..7]" mask="0xFFFFFFFF" modes="TOTAL_LATENCY" name="P4_TOTAL_LATENCY"/>
        </register>
        <register caption="Monitor Information Port 5 Register" name="MPDDRC_MINFO5" offset="0x98" rw="R" size="4">
          <mode name="MAX_WAIT" qualifier="MPDDRC_MCFGR.INFO" value="0"/>
          <mode name="NB_TRANSFERS" qualifier="MPDDRC_MCFGR.INFO" value="1"/>
          <mode name="TOTAL_LATENCY" qualifier="MPDDRC_MCFGR.INFO" value="2"/>
          <bitfield caption="Address High on Port x [x = 0..7]" mask="0x0000FFFF" modes="MAX_WAIT" name="MAX_PORT5_WAITING"/>
          <bitfield caption="Type of Burst on Port x [x = 0..7]" mask="0x00070000" modes="MAX_WAIT" name="BURST" values="MPDDRC_MINFO5__BURST"/>
          <bitfield caption="Transfer Size on Port x [x = 0..7]" mask="0x00700000" modes="MAX_WAIT" name="SIZE" values="MPDDRC_MINFO5__SIZE"/>
          <bitfield caption="Read or Write Access on Port x [x = 0..7]" mask="0x01000000" modes="MAX_WAIT" name="READ_WRITE"/>
          <bitfield caption="Number of Transfers on Port x [x = 0..7]" mask="0xFFFFFFFF" modes="NB_TRANSFERS" name="P5_NB_TRANSFERS"/>
          <bitfield caption="Total Latency on Port x [x = 0..7]" mask="0xFFFFFFFF" modes="TOTAL_LATENCY" name="P5_TOTAL_LATENCY"/>
        </register>
        <register caption="Monitor Information Port 6 Register" name="MPDDRC_MINFO6" offset="0x9C" rw="R" size="4">
          <mode name="MAX_WAIT" qualifier="MPDDRC_MCFGR.INFO" value="0"/>
          <mode name="NB_TRANSFERS" qualifier="MPDDRC_MCFGR.INFO" value="1"/>
          <mode name="TOTAL_LATENCY" qualifier="MPDDRC_MCFGR.INFO" value="2"/>
          <bitfield caption="Address High on Port x [x = 0..7]" mask="0x0000FFFF" modes="MAX_WAIT" name="MAX_PORT6_WAITING"/>
          <bitfield caption="Type of Burst on Port x [x = 0..7]" mask="0x00070000" modes="MAX_WAIT" name="BURST" values="MPDDRC_MINFO6__BURST"/>
          <bitfield caption="Transfer Size on Port x [x = 0..7]" mask="0x00700000" modes="MAX_WAIT" name="SIZE" values="MPDDRC_MINFO6__SIZE"/>
          <bitfield caption="Read or Write Access on Port x [x = 0..7]" mask="0x01000000" modes="MAX_WAIT" name="READ_WRITE"/>
          <bitfield caption="Number of Transfers on Port x [x = 0..7]" mask="0xFFFFFFFF" modes="NB_TRANSFERS" name="P6_NB_TRANSFERS"/>
          <bitfield caption="Total Latency on Port x [x = 0..7]" mask="0xFFFFFFFF" modes="TOTAL_LATENCY" name="P6_TOTAL_LATENCY"/>
        </register>
        <register caption="Monitor Information Port 7 Register" name="MPDDRC_MINFO7" offset="0xA0" rw="R" size="4">
          <mode name="MAX_WAIT" qualifier="MPDDRC_MCFGR.INFO" value="0"/>
          <mode name="NB_TRANSFERS" qualifier="MPDDRC_MCFGR.INFO" value="1"/>
          <mode name="TOTAL_LATENCY" qualifier="MPDDRC_MCFGR.INFO" value="2"/>
          <bitfield caption="Address High on Port x [x = 0..7]" mask="0x0000FFFF" modes="MAX_WAIT" name="MAX_PORT7_WAITING"/>
          <bitfield caption="Type of Burst on Port x [x = 0..7]" mask="0x00070000" modes="MAX_WAIT" name="BURST" values="MPDDRC_MINFO7__BURST"/>
          <bitfield caption="Transfer Size on Port x [x = 0..7]" mask="0x00700000" modes="MAX_WAIT" name="SIZE" values="MPDDRC_MINFO7__SIZE"/>
          <bitfield caption="Read or Write Access on Port x [x = 0..7]" mask="0x01000000" modes="MAX_WAIT" name="READ_WRITE"/>
          <bitfield caption="Number of Transfers on Port x [x = 0..7]" mask="0xFFFFFFFF" modes="NB_TRANSFERS" name="P7_NB_TRANSFERS"/>
          <bitfield caption="Total Latency on Port x [x = 0..7]" mask="0xFFFFFFFF" modes="TOTAL_LATENCY" name="P7_TOTAL_LATENCY"/>
        </register>
        <register caption="Write Protection Mode Register" name="MPDDRC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="MPDDRC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="MPDDRC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="MPDDRC Command Mode" name="MPDDRC_MR__MODE">
        <value caption="Normal Mode. Any access to the MPDDRC is decoded normally. To activate this mode, the command must be followed by a write to the DDR-SDRAM." name="NORMAL_CMD" value="0x0"/>
        <value caption="The MPDDRC issues a NOP command when the DDR-SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the DDR-SDRAM." name="NOP_CMD" value="0x1"/>
        <value caption="The MPDDRC issues the All Banks Precharge command when the DDR-SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the SDRAM." name="PRCGALL_CMD" value="0x2"/>
        <value caption="The MPDDRC issues a Load Mode Register command when the DDR-SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the DDR-SDRAM." name="LMR_CMD" value="0x3"/>
        <value caption="The MPDDRC issues an Autorefresh command when the DDR-SDRAM device is accessed regardless of the cycle. Previously, an All Banks Precharge command must be issued. To activate this mode, the command must be followed by a write to the DDR-SDRAM." name="RFSH_CMD" value="0x4"/>
        <value caption="The MPDDRC issues an Extended Load Mode Register command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the DDR-SDRAM. The write in the DDR-SDRAM must be done in the appropriate bank." name="EXT_LMR_CMD" value="0x5"/>
        <value caption="Deep Power mode: Access to Deep Powerdown modeCalibration command: to calibrate RTT and RON values for the Process Voltage Temperature (PVT) (DDR3-SDRAM device)" name="DEEP_CALIB_MD" value="0x6"/>
        <value caption="The MPDDRC issues an LPDDR2/LPDDR3 Mode Register command when the device is accessed regardless of the cycle. To activate this mode, the Mode Register command must be followed by a write to the low-power DDR2-SDRAM or to the low-power DDR3-SDRAM." name="LPDDR2_LPDDR3_CMD" value="0x7"/>
      </value-group>
      <value-group caption="Device Autoinitialization Status (read-only)" name="MPDDRC_MR__DAI">
        <value caption="DAI complete" name="DAI_COMPLETE" value="0"/>
        <value caption="DAI still in progress" name="DAI_IN_PROGESSS" value="1"/>
      </value-group>
      <value-group caption="Number of Column Bits" name="MPDDRC_CR__NC">
        <value caption="9 bits to define the column number, up to 512 columns, for DDR2-SDRAM/DDR3-SDRAM/LPDDR2-SDRAM/LPDDR3-SDRAM 8 bits to define the column number, up to 256 columns, for LPDDR1-SDRAM" name="DDR9_MDDR8_COL_BITS" value="0x0"/>
        <value caption="10 bits to define the column number, up to 1024 columns, for DDR2-SDRAM/DDR3-SDRAM/LPDDR2-SDRAM/LPDDR3-SDRAM 9 bits to define the column number, up to 512 columns, for LPDDR1-SDRAM" name="DDR10_MDDR9_COL_BITS" value="0x1"/>
        <value caption="11 bits to define the column number, up to 2048 columns, for DDR2-SDRAM/DDR3-SDRAM/LPDDR2-SDRAM/LPDDR3-SDRAM 10 bits to define the column number, up to 1024 columns, for LPDDR1-SDRAM" name="DDR11_MDDR10_COL_BITS" value="0x2"/>
        <value caption="12 bits to define the column number, up to 4096 columns, for DDR2-SDRAM/DDR3-SDRAM/LPDDR2-SDRAM/LPDDR3-SDRAM 11 bits to define the column number, up to 2048 columns, for LPDDR1-SDRAM" name="DDR12_MDDR11_COL_BITS" value="0x3"/>
      </value-group>
      <value-group caption="Number of Row Bits" name="MPDDRC_CR__NR">
        <value caption="11 bits to define the row number, up to 2048 rows" name="_11_ROW_BITS" value="0x0"/>
        <value caption="12 bits to define the row number, up to 4096 rows" name="_12_ROW_BITS" value="0x1"/>
        <value caption="13 bits to define the row number, up to 8192 rows" name="_13_ROW_BITS" value="0x2"/>
        <value caption="14 bits to define the row number, up to 16384 rows" name="_14_ROW_BITS" value="0x3"/>
      </value-group>
      <value-group caption="CAS Latency" name="MPDDRC_CR__CAS">
        <value caption="LPDDR1 CAS Latency 2" name="DDR_CAS2" value="0x2"/>
        <value caption="LPDDR3/DDR2/LPDDR2/LPDDR1 CAS Latency 3" name="DDR_CAS3" value="0x3"/>
        <value caption="DDR3 CAS Latency 5" name="DDR_CAS5" value="0x5"/>
        <value caption="DDR3LPDDR3 CAS Latency 6" name="DDR_CAS6" value="0x6"/>
      </value-group>
      <value-group caption="Reset DLL" name="MPDDRC_CR__DLL">
        <value caption="Disable DLL reset" name="RESET_DISABLED" value="0"/>
        <value caption="Enable DLL reset" name="RESET_ENABLED" value="1"/>
      </value-group>
      <value-group caption="Output Driver Impedance Control (Drive Strength)" name="MPDDRC_CR__DIC_DS">
        <value caption="Normal drive strength (DDR2) - RZQ/6 (40 [NOM], DDR3)" name="DDR2_NORMALSTRENGTH_DDR3_RZQ6" value="0"/>
        <value caption="Weak drive strength (DDR2) - RZQ/7 (34 [NOM], DDR3)" name="DDR2_WEAKSTRENGTH_DDR3_RZQ7" value="1"/>
      </value-group>
      <value-group caption="ZQ Calibration" name="MPDDRC_CR__ZQ">
        <value caption="Calibration command after initialization" name="INIT" value="0x0"/>
        <value caption="Long calibration" name="LONG" value="0x1"/>
        <value caption="Short calibration" name="SHORT" value="0x2"/>
        <value caption="ZQ Reset" name="RESET" value="0x3"/>
      </value-group>
      <value-group caption="Off-chip Driver" name="MPDDRC_CR__OCD">
        <value caption="Exit from OCD Calibration mode and maintain settings" name="DDR2_EXITCALIB" value="0x0"/>
        <value caption="OCD calibration default" name="DDR2_DEFAULT_CALIB" value="0x7"/>
      </value-group>
      <value-group caption="Mask Data is Shared" name="MPDDRC_CR__DQMS">
        <value caption="DQM is not shared with another controller" name="NOT_SHARED" value="0"/>
        <value caption="DQM is shared with another controller" name="SHARED" value="1"/>
      </value-group>
      <value-group caption="Enable Read Measure" name="MPDDRC_CR__ENRDM">
        <value caption="DQS/DDR_DATA phase error correction is disabled" name="OFF" value="0"/>
        <value caption="DQS/DDR_DATA phase error correction is enabled" name="ON" value="1"/>
      </value-group>
      <value-group caption="Low-cost Low-power DDR1" name="MPDDRC_CR__LC_LPDDR1">
        <value caption="Any type of memory devices except of low cost, low density Low Power DDR1." name="NOT_2_BANKS" value="0"/>
        <value caption="Low-cost and low-density low-power DDR1. These devices have a density of 32 Mbits and are organized as two internal banks. To use this feature, the user has to define the type of memory and the data bus width (see Section 8.8 &quot;MPDDRC Memory Device Register&quot;).The 16-bit memory device is organized as 2 banks, 9 columns and 11 rows.The 32-bit memory device is organized as 2 banks, 8 columns and 11 rows.It is impossible to use two 16-bit memory devices (2 x 32 Mbits) for creating one 32-bit memory device (64 Mbits). In this case, it is recommended to use one 32-bit memory device which embeds four internal banks." name="_2_BANKS_LPDDR1" value="1"/>
      </value-group>
      <value-group caption="Number of Banks" name="MPDDRC_CR__NB">
        <value caption="4-bank memory devices" name="_4_BANKS" value="0"/>
        <value caption="8 banks. Only possible when using the DDR2-SDRAM and low-power DDR2-SDRAM and DDR3-SDRAM and low-power DDR3-SDRAM devices." name="_8_BANKS" value="1"/>
      </value-group>
      <value-group caption="Not DQS" name="MPDDRC_CR__NDQS">
        <value caption="Not DQS is enabled" name="ENABLED" value="0"/>
        <value caption="Not DQS is disabled" name="DISABLED" value="1"/>
      </value-group>
      <value-group caption="Type of Decoding" name="MPDDRC_CR__DECOD">
        <value caption="Method for address mapping where banks alternate at each last DDR-SDRAM page of the current bank." name="SEQUENTIAL" value="0"/>
        <value caption="Method for address mapping where banks alternate at each DDR-SDRAM end of page of the current bank." name="INTERLEAVED" value="1"/>
      </value-group>
      <value-group caption="Support Unaligned Access" name="MPDDRC_CR__UNAL">
        <value caption="Unaligned access is not supported." name="UNSUPPORTED" value="0"/>
        <value caption="Unaligned access is supported." name="SUPPORTED" value="1"/>
      </value-group>
      <value-group caption="Low-power Command Bit" name="MPDDRC_LPR__LPCB">
        <value caption="Low-power feature is inhibited. No Powerdown, Self-refresh and Deep power modes are issued to the DDR-SDRAM device." name="NOLOWPOWER" value="0x0"/>
        <value caption="The MPDDRC issues a self-refresh command to the DDR-SDRAM device, the clock(s) is/are deactivated and the CKE signal is set low. The DDR-SDRAM device leaves the Self-refresh mode when accessed and reenters it after the access." name="SELFREFRESH" value="0x1"/>
        <value caption="The MPDDRC issues a Powerdown command to the DDR-SDRAM device after each access, the CKE signal is set low. The DDR-SDRAM device leaves the Powerdown mode when accessed and reenters it after the access." name="POWERDOWN" value="0x2"/>
        <value caption="The MPDDRC issues a Deep Powerdown command to the low-power DDR-SDRAM device." name="DEEPPOWERDOWN" value="0x3"/>
      </value-group>
      <value-group caption="Clock Frozen Command Bit" name="MPDDRC_LPR__CLK_FR">
        <value caption="Clock(s) is/are not frozen." name="DISABLED" value="0"/>
        <value caption="Clock(s) is/are frozen." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="LPDDR2 - LPDDR3 Power Off Bit" name="MPDDRC_LPR__LPDDR2_LPDDR3_PWOFF">
        <value caption="No power-off sequence applied to LPDDR2/LPDDR3." name="DISABLED" value="0"/>
        <value caption="A power-off sequence is applied to the LPDDR2/LPDDR3 device. CKE is forced low." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Drive Strength" name="MPDDRC_LPR__DS">
        <value caption="Full drive strength" name="DS_FULL" value="0x0"/>
        <value caption="Half drive strength" name="DS_HALF" value="0x1"/>
        <value caption="Quarter drive strength" name="DS_QUARTER" value="0x2"/>
        <value caption="Octant drive strength" name="DS_OCTANT" value="0x3"/>
      </value-group>
      <value-group caption="Time Between Last Transfer and Low-Power Mode" name="MPDDRC_LPR__TIMEOUT">
        <value caption="SDRAM Low-power mode is activated immediately after the end of the last transfer." name="NONE" value="0x0"/>
        <value caption="SDRAM Low-power mode is activated 64 clock cycles after the end of the last transfer." name="DELAY_64_CLK" value="0x1"/>
        <value caption="SDRAM Low-power mode is activated 128 clock cycles after the end of the last transfer." name="DELAY_128_CLK" value="0x2"/>
      </value-group>
      <value-group caption="Active Power Down Exit Time" name="MPDDRC_LPR__APDE">
        <value caption="Fast Exit from Power Down. DDR2-SDRAM and DDR3-SDRAM devices only." name="DDR2_FAST_EXIT" value="0"/>
        <value caption="Slow Exit from Power Down. DDR2-SDRAM and DDR3-SDRAM devices only." name="DDR2_SLOW_EXIT" value="1"/>
      </value-group>
      <value-group caption="Update Load Mode Register and Extended Mode Register" name="MPDDRC_LPR__UPD_MR">
        <value caption="Update of Load Mode and Extended Mode registers is disabled." name="NO_UPDATE" value="0x0"/>
        <value caption="MPDDRC shares an external bus. Automatic update is done during a refresh command and a pending read or write access in the SDRAM device." name="UPDATE_SHAREDBUS" value="0x1"/>
        <value caption="MPDDRC does not share an external bus. Automatic update is done before entering Self-refresh mode." name="UPDATE_NOSHAREDBUS" value="0x2"/>
      </value-group>
      <value-group caption="Memory Device" name="MPDDRC_MD__MD">
        <value caption="Low-power DDR1-SDRAM" name="LPDDR_SDRAM" value="0x3"/>
        <value caption="DDR3-SDRAM" name="DDR3_SDRAM" value="0x4"/>
        <value caption="Low-power DDR3-SDRAM" name="LPDDR3_SDRAM" value="0x5"/>
        <value caption="DDR2-SDRAM" name="DDR2_SDRAM" value="0x6"/>
        <value caption="Low-power DDR2-SDRAM" name="LPDDR2_SDRAM" value="0x7"/>
      </value-group>
      <value-group caption="Data Bus Width" name="MPDDRC_MD__DBW">
        <value caption="Data bus width is 32 bits" name="DBW_32_BITS" value="0"/>
        <value caption="Data bus width is 16 bits." name="DBW_16_BITS" value="1"/>
      </value-group>
      <value-group caption="Write Latency (read-only)" name="MPDDRC_MD__WL">
        <value caption="Write Latency Set A" name="WL_SETA" value="0"/>
        <value caption="Write Latency Set B" name="WL_SETB" value="1"/>
      </value-group>
      <value-group caption="Read Latency 3 Option Support (read-only)" name="MPDDRC_MD__RL3">
        <value caption="Read latency of 3 is supported" name="RL3_SUPPORT" value="0"/>
        <value caption="Read latency 0f 3 is not supported" name="RL3_NOT_SUPPORTED" value="1"/>
      </value-group>
      <value-group caption="DRAM Architecture (read-only)" name="MPDDRC_MD__TYPE">
        <value caption="4n prefetch architecture" name="S4_SDRAM" value="0x0"/>
        <value caption="2n prefetch architecture" name="S2_SDRAM" value="0x1"/>
        <value caption="Non-volatile device" name="NVM" value="0x2"/>
        <value caption="8n prefetch architecture" name="S8_SDRAM" value="0x3"/>
      </value-group>
      <value-group caption="Density of Memory (read-only)" name="MPDDRC_MD__DENSITY">
        <value caption="The device density is 64 Mbits." name="DENSITY_64MBITS" value="0x0"/>
        <value caption="The device density is 128 Mbits." name="DENSITY_128MBITS" value="0x1"/>
        <value caption="The device density is 256 Mbits." name="DENSITY_256MBITS" value="0x2"/>
        <value caption="The device density is 512 Mbits." name="DENSITY_512MBITS" value="0x3"/>
        <value caption="The device density is 1 Gbit." name="DENSITY_1GBITS" value="0x4"/>
        <value caption="The device density is 2 Gbits." name="DENSITY_2GBITS" value="0x5"/>
        <value caption="The device density is 4 Gbits." name="DENSITY_4GBITS" value="0x6"/>
        <value caption="The device density is 8 Gbits." name="DENSITY_8GBITS" value="0x7"/>
        <value caption="The device density is 16 Gbits." name="DENSITY_16GBITS" value="0x8"/>
        <value caption="The device density is 32 Gbits." name="DENSITY_32GBITS" value="0x9"/>
      </value-group>
      <value-group caption="Width of Memory (read-only)" name="MPDDRC_MD__IO_WIDTH">
        <value caption="The data bus width is 32 bits." name="WIDTH_32" value="0x0"/>
        <value caption="The data bus width is 16 bits." name="WIDTH_16" value="0x1"/>
        <value caption="The data bus width is 8 bits." name="WIDTH_8" value="0x2"/>
        <value caption="-" name="NOT_USED" value="0x3"/>
      </value-group>
      <value-group caption="Drive Strength" name="MPDDRC_LPDDR23_LPR__DS">
        <value caption="34.3 ohm typical" name="DS_34_3" value="0x1"/>
        <value caption="40 ohm typical (default)" name="DS_40" value="0x2"/>
        <value caption="48 ohm typical" name="DS_48" value="0x3"/>
        <value caption="60 ohm typical" name="DS_60" value="0x4"/>
        <value caption="80 ohm typical" name="DS_80" value="0x6"/>
        <value caption="120 ohm typical" name="DS_120" value="0x7"/>
      </value-group>
      <value-group caption="Built-in Self-Test for RZQ Information (read-only)" name="MPDDRC_LPDDR2_LPDDR3_DDR3_TIM_CAL__RZQI">
        <value caption="RZQ self test not supported" name="RZQ_NOT_SUPPORTED" value="0x0"/>
        <value caption="The ZQ pin can be connected to VDDCA or left floating." name="ZQ_VDDCA_FLOAT" value="0x1"/>
        <value caption="The ZQ pin can be shorted to ground." name="ZQ_SHORTED_GROUND" value="0x2"/>
        <value caption="ZQ pin self test complete; no error condition detected" name="ZQ_SELF_TEST_OK" value="0x3"/>
      </value-group>
      <value-group caption="Resistor Divider, Output Driver Impedance" name="MPDDRC_IO_CALIBR__RDIV">
        <value caption="LPDDR2 serial impedance line = 34.3 ohms,DDR2/LPDDR1 serial impedance line: Not applicable" name="RZQ_34" value="0x1"/>
        <value caption="LPDDR2 serial impedance line = 40 ohms,LPDDR3 serial impedance line = 38 ohms,DDR3 serial impedance line = 37 ohms,DDR2/LPDDR1 serial impedance line = 35 ohms" name="RZQ_40_RZQ_38_RZQ_37_RZQ_35" value="0x2"/>
        <value caption="LPDDR2 serial impedance line = 48 ohms,LPDDR3 serial impedance line = 46 ohms,DDR3 serial impedance line = 44 ohms,DDR2/LPDDR1 serial impedance line = 43 ohms" name="RZQ_48_RZQ_46_RZQ_44_RZQ_43" value="0x3"/>
        <value caption="LPDDR2 serial impedance line = 60 ohms,LPDDR3 serial impedance line = 57 ohms,DDR3 serial impedance line = 55 ohms,DDR2/LPDDR1 serial impedance line = 52 ohms" name="RZQ_60_RZQ_57_RZQ_55_RZQ_52" value="0x4"/>
        <value caption="LPDDR2 serial impedance line = 80 ohms,LPDDR3 serial impedance line = 77 ohms,DDR3 serial impedance line = 73 ohms,DDR2/LPDDR1 serial impedance line = 70 ohms" name="RZQ_80_RZQ_77_RZQ_73_RZQ_70" value="0x6"/>
        <value caption="LPDDR2 serial impedance line = 120 ohms,LPDDR3 serial impedance line = 115 ohms,DDR3 serial impedance line = 110 ohms,DDR2/LPDDR1 serial impedance line = 105 ohms" name="RZQ_120_RZQ_115_RZQ_110_RZQ_105" value="0x7"/>
      </value-group>
      <value-group caption="Enable Calibration" name="MPDDRC_IO_CALIBR__EN_CALIB">
        <value caption="Calibration is disabled." name="DISABLE_CALIBRATION" value="0"/>
        <value caption="Calibration is enabled." name="ENABLE_CALIBRATION" value="1"/>
      </value-group>
      <value-group caption="Type of Arbitration" name="MPDDRC_CONF_ARBITER__ARB">
        <value caption="Round Robin" name="ROUND" value="0x0"/>
        <value caption="Request Policy" name="NB_REQUEST" value="0x1"/>
        <value caption="Bandwidth Policy" name="BANDWIDTH" value="0x2"/>
      </value-group>
      <value-group caption="Shift Sampling Point of Data" name="MPDDRC_RD_DATA_PATH__SHIFT_SAMPLING">
        <value caption="Initial sampling point." name="NO_SHIFT" value="0x0"/>
        <value caption="Sampling point is shifted by one cycle." name="SHIFT_ONE_CYCLE" value="0x1"/>
        <value caption="Sampling point is shifted by two cycles." name="SHIFT_TWO_CYCLES" value="0x2"/>
        <value caption="Sampling point is shifted by three cycles, unique for LPDDR2 and DDR3 and LPDDR3.Not applicable for DDR2 and LPDDR1 devices." name="SHIFT_THREE_CYCLES" value="0x3"/>
      </value-group>
      <value-group caption="Read/Write Access" name="MPDDRC_MCFGR__READ_WRITE">
        <value caption="Read and Write accesses are triggered." name="TRIG_RD_WR" value="0x0"/>
        <value caption="Only Write accesses are triggered." name="TRIG_WR" value="0x1"/>
        <value caption="Only Read accesses are triggered." name="TRIG_RD" value="0x2"/>
      </value-group>
      <value-group caption="Information Type" name="MPDDRC_MCFGR__INFO">
        <value caption="Information concerning the transfer with the longest waiting time" name="MAX_WAIT" value="0x0"/>
        <value caption="Number of transfers on the port" name="NB_TRANSFERS" value="0x1"/>
        <value caption="Total latency on the port" name="TOTAL_LATENCY" value="0x2"/>
      </value-group>
      <value-group caption="Type of Burst on Port x [x = 0..7]" name="MPDDRC_MINFO0__BURST">
        <value caption="Single transfer" name="SINGLE" value="0x0"/>
        <value caption="Incrementing burst of unspecified length" name="INCR" value="0x1"/>
        <value caption="4-beat wrapping burst" name="WRAP4" value="0x2"/>
        <value caption="4-beat incrementing burst" name="INCR4" value="0x3"/>
        <value caption="8-beat wrapping burst" name="WRAP8" value="0x4"/>
        <value caption="8-beat incrementing burst" name="INCR8" value="0x5"/>
        <value caption="16-beat wrapping burst" name="WRAP16" value="0x6"/>
        <value caption="16-beat incrementing burst" name="INCR16" value="0x7"/>
      </value-group>
      <value-group caption="Transfer Size on Port x [x = 0..7]" name="MPDDRC_MINFO0__SIZE">
        <value caption="Byte transfer" name="_8BITS" value="0x0"/>
        <value caption="Halfword transfer" name="_16BITS" value="0x1"/>
        <value caption="Word transfer" name="_32BITS" value="0x2"/>
        <value caption="Dword transfer" name="_64BITS" value="0x3"/>
      </value-group>
      <value-group caption="Type of Burst on Port x [x = 0..7]" name="MPDDRC_MINFO1__BURST">
        <value caption="Single transfer" name="SINGLE" value="0x0"/>
        <value caption="Incrementing burst of unspecified length" name="INCR" value="0x1"/>
        <value caption="4-beat wrapping burst" name="WRAP4" value="0x2"/>
        <value caption="4-beat incrementing burst" name="INCR4" value="0x3"/>
        <value caption="8-beat wrapping burst" name="WRAP8" value="0x4"/>
        <value caption="8-beat incrementing burst" name="INCR8" value="0x5"/>
        <value caption="16-beat wrapping burst" name="WRAP16" value="0x6"/>
        <value caption="16-beat incrementing burst" name="INCR16" value="0x7"/>
      </value-group>
      <value-group caption="Transfer Size on Port x [x = 0..7]" name="MPDDRC_MINFO1__SIZE">
        <value caption="Byte transfer" name="_8BITS" value="0x0"/>
        <value caption="Halfword transfer" name="_16BITS" value="0x1"/>
        <value caption="Word transfer" name="_32BITS" value="0x2"/>
        <value caption="Dword transfer" name="_64BITS" value="0x3"/>
      </value-group>
      <value-group caption="Type of Burst on Port x [x = 0..7]" name="MPDDRC_MINFO2__BURST">
        <value caption="Single transfer" name="SINGLE" value="0x0"/>
        <value caption="Incrementing burst of unspecified length" name="INCR" value="0x1"/>
        <value caption="4-beat wrapping burst" name="WRAP4" value="0x2"/>
        <value caption="4-beat incrementing burst" name="INCR4" value="0x3"/>
        <value caption="8-beat wrapping burst" name="WRAP8" value="0x4"/>
        <value caption="8-beat incrementing burst" name="INCR8" value="0x5"/>
        <value caption="16-beat wrapping burst" name="WRAP16" value="0x6"/>
        <value caption="16-beat incrementing burst" name="INCR16" value="0x7"/>
      </value-group>
      <value-group caption="Transfer Size on Port x [x = 0..7]" name="MPDDRC_MINFO2__SIZE">
        <value caption="Byte transfer" name="_8BITS" value="0x0"/>
        <value caption="Halfword transfer" name="_16BITS" value="0x1"/>
        <value caption="Word transfer" name="_32BITS" value="0x2"/>
        <value caption="Dword transfer" name="_64BITS" value="0x3"/>
      </value-group>
      <value-group caption="Type of Burst on Port x [x = 0..7]" name="MPDDRC_MINFO3__BURST">
        <value caption="Single transfer" name="SINGLE" value="0x0"/>
        <value caption="Incrementing burst of unspecified length" name="INCR" value="0x1"/>
        <value caption="4-beat wrapping burst" name="WRAP4" value="0x2"/>
        <value caption="4-beat incrementing burst" name="INCR4" value="0x3"/>
        <value caption="8-beat wrapping burst" name="WRAP8" value="0x4"/>
        <value caption="8-beat incrementing burst" name="INCR8" value="0x5"/>
        <value caption="16-beat wrapping burst" name="WRAP16" value="0x6"/>
        <value caption="16-beat incrementing burst" name="INCR16" value="0x7"/>
      </value-group>
      <value-group caption="Transfer Size on Port x [x = 0..7]" name="MPDDRC_MINFO3__SIZE">
        <value caption="Byte transfer" name="_8BITS" value="0x0"/>
        <value caption="Halfword transfer" name="_16BITS" value="0x1"/>
        <value caption="Word transfer" name="_32BITS" value="0x2"/>
        <value caption="Dword transfer" name="_64BITS" value="0x3"/>
      </value-group>
      <value-group caption="Type of Burst on Port x [x = 0..7]" name="MPDDRC_MINFO4__BURST">
        <value caption="Single transfer" name="SINGLE" value="0x0"/>
        <value caption="Incrementing burst of unspecified length" name="INCR" value="0x1"/>
        <value caption="4-beat wrapping burst" name="WRAP4" value="0x2"/>
        <value caption="4-beat incrementing burst" name="INCR4" value="0x3"/>
        <value caption="8-beat wrapping burst" name="WRAP8" value="0x4"/>
        <value caption="8-beat incrementing burst" name="INCR8" value="0x5"/>
        <value caption="16-beat wrapping burst" name="WRAP16" value="0x6"/>
        <value caption="16-beat incrementing burst" name="INCR16" value="0x7"/>
      </value-group>
      <value-group caption="Transfer Size on Port x [x = 0..7]" name="MPDDRC_MINFO4__SIZE">
        <value caption="Byte transfer" name="_8BITS" value="0x0"/>
        <value caption="Halfword transfer" name="_16BITS" value="0x1"/>
        <value caption="Word transfer" name="_32BITS" value="0x2"/>
        <value caption="Dword transfer" name="_64BITS" value="0x3"/>
      </value-group>
      <value-group caption="Type of Burst on Port x [x = 0..7]" name="MPDDRC_MINFO5__BURST">
        <value caption="Single transfer" name="SINGLE" value="0x0"/>
        <value caption="Incrementing burst of unspecified length" name="INCR" value="0x1"/>
        <value caption="4-beat wrapping burst" name="WRAP4" value="0x2"/>
        <value caption="4-beat incrementing burst" name="INCR4" value="0x3"/>
        <value caption="8-beat wrapping burst" name="WRAP8" value="0x4"/>
        <value caption="8-beat incrementing burst" name="INCR8" value="0x5"/>
        <value caption="16-beat wrapping burst" name="WRAP16" value="0x6"/>
        <value caption="16-beat incrementing burst" name="INCR16" value="0x7"/>
      </value-group>
      <value-group caption="Transfer Size on Port x [x = 0..7]" name="MPDDRC_MINFO5__SIZE">
        <value caption="Byte transfer" name="_8BITS" value="0x0"/>
        <value caption="Halfword transfer" name="_16BITS" value="0x1"/>
        <value caption="Word transfer" name="_32BITS" value="0x2"/>
        <value caption="Dword transfer" name="_64BITS" value="0x3"/>
      </value-group>
      <value-group caption="Type of Burst on Port x [x = 0..7]" name="MPDDRC_MINFO6__BURST">
        <value caption="Single transfer" name="SINGLE" value="0x0"/>
        <value caption="Incrementing burst of unspecified length" name="INCR" value="0x1"/>
        <value caption="4-beat wrapping burst" name="WRAP4" value="0x2"/>
        <value caption="4-beat incrementing burst" name="INCR4" value="0x3"/>
        <value caption="8-beat wrapping burst" name="WRAP8" value="0x4"/>
        <value caption="8-beat incrementing burst" name="INCR8" value="0x5"/>
        <value caption="16-beat wrapping burst" name="WRAP16" value="0x6"/>
        <value caption="16-beat incrementing burst" name="INCR16" value="0x7"/>
      </value-group>
      <value-group caption="Transfer Size on Port x [x = 0..7]" name="MPDDRC_MINFO6__SIZE">
        <value caption="Byte transfer" name="_8BITS" value="0x0"/>
        <value caption="Halfword transfer" name="_16BITS" value="0x1"/>
        <value caption="Word transfer" name="_32BITS" value="0x2"/>
        <value caption="Dword transfer" name="_64BITS" value="0x3"/>
      </value-group>
      <value-group caption="Type of Burst on Port x [x = 0..7]" name="MPDDRC_MINFO7__BURST">
        <value caption="Single transfer" name="SINGLE" value="0x0"/>
        <value caption="Incrementing burst of unspecified length" name="INCR" value="0x1"/>
        <value caption="4-beat wrapping burst" name="WRAP4" value="0x2"/>
        <value caption="4-beat incrementing burst" name="INCR4" value="0x3"/>
        <value caption="8-beat wrapping burst" name="WRAP8" value="0x4"/>
        <value caption="8-beat incrementing burst" name="INCR8" value="0x5"/>
        <value caption="16-beat wrapping burst" name="WRAP16" value="0x6"/>
        <value caption="16-beat incrementing burst" name="INCR16" value="0x7"/>
      </value-group>
      <value-group caption="Transfer Size on Port x [x = 0..7]" name="MPDDRC_MINFO7__SIZE">
        <value caption="Byte transfer" name="_8BITS" value="0x0"/>
        <value caption="Halfword transfer" name="_16BITS" value="0x1"/>
        <value caption="Word transfer" name="_32BITS" value="0x2"/>
        <value caption="Dword transfer" name="_64BITS" value="0x3"/>
      </value-group>
      <value-group caption="Write Protection Key" name="MPDDRC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x444452"/>
      </value-group>
    </module>
    <module caption="Pulse Density Modulation Interface Controller" id="11237" name="PDMIC" version="J">
      <register-group name="PDMIC">
        <register caption="Control Register" name="PDMIC_CR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Software Reset" mask="0x00000001" name="SWRST"/>
          <bitfield caption="Enable PDM" mask="0x00000010" name="ENPDM"/>
        </register>
        <register caption="Mode Register" name="PDMIC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Clock Source Selection" mask="0x00000010" name="CLKS"/>
          <bitfield caption="Prescaler Rate Selection" mask="0x00007F00" name="PRESCAL"/>
        </register>
        <register caption="Converted Data Register" name="PDMIC_CDR" offset="0x14" rw="R" size="4">
          <bitfield caption="Data Converted" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="Interrupt Enable Register" name="PDMIC_IER" offset="0x18" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x01000000" name="DRDY"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x02000000" name="OVRE"/>
        </register>
        <register caption="Interrupt Disable Register" name="PDMIC_IDR" offset="0x1C" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Disable" mask="0x02000000" name="OVRE"/>
        </register>
        <register caption="Interrupt Mask Register" name="PDMIC_IMR" offset="0x20" rw="R" size="4">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Mask" mask="0x02000000" name="OVRE"/>
        </register>
        <register caption="Interrupt Status Register" name="PDMIC_ISR" offset="0x24" rw="R" size="4">
          <bitfield caption="FIFO Count" mask="0x00FF0000" name="FIFOCNT"/>
          <bitfield caption="Data Ready (cleared by reading PDMIC_CDR)" mask="0x01000000" name="DRDY"/>
          <bitfield caption="Overrun Error (cleared on read)" mask="0x02000000" name="OVRE"/>
        </register>
        <register caption="DSP Configuration Register 0" name="PDMIC_DSPR0" offset="0x58" rw="RW" size="4">
          <bitfield caption="High-Pass Filter Bypass" mask="0x00000002" name="HPFBYP"/>
          <bitfield caption="SINCC Filter Bypass" mask="0x00000004" name="SINBYP"/>
          <bitfield caption="Data Size" mask="0x00000008" name="SIZE"/>
          <bitfield caption="Global Oversampling Ratio" mask="0x00000070" name="OSR" values="PDMIC_DSPR0__OSR"/>
          <bitfield caption="Data Scale" mask="0x00000F00" name="SCALE"/>
          <bitfield caption="Data Shift" mask="0x0000F000" name="SHIFT"/>
        </register>
        <register caption="DSP Configuration Register 1" name="PDMIC_DSPR1" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Gain Correction" mask="0x00007FFF" name="DGAIN"/>
          <bitfield caption="Offset Correction" mask="0xFFFF0000" name="OFFSET"/>
        </register>
        <register caption="Write Protection Mode Register" name="PDMIC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PDMIC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="PDMIC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="Global Oversampling Ratio" name="PDMIC_DSPR0__OSR">
        <value caption="Global Oversampling ratio is 128 (SINC filter oversampling ratio is 64)" name="_128" value="0"/>
        <value caption="Global Oversampling ratio is 64 (SINC filter oversampling ratio is 32)" name="_64" value="1"/>
      </value-group>
      <value-group caption="Write Protection Key" name="PDMIC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x414443"/>
      </value-group>
    </module>
    <module name="PIO" caption="Parallel Input/Output Controller" id="11264" version="K">
      <register-group name="PIO_GROUP" size="64">
        <register caption="PIO Mask Register" name="PIO_MSKR" offset="0x00" rw="RW" size="4">
          <bitfield caption="PIO Line 0 Mask" mask="0x00000001" name="MSK0" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 1 Mask" mask="0x00000002" name="MSK1" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 2 Mask" mask="0x00000004" name="MSK2" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 3 Mask" mask="0x00000008" name="MSK3" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 4 Mask" mask="0x00000010" name="MSK4" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 5 Mask" mask="0x00000020" name="MSK5" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 6 Mask" mask="0x00000040" name="MSK6" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 7 Mask" mask="0x00000080" name="MSK7" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 8 Mask" mask="0x00000100" name="MSK8" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 9 Mask" mask="0x00000200" name="MSK9" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 10 Mask" mask="0x00000400" name="MSK10" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 11 Mask" mask="0x00000800" name="MSK11" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 12 Mask" mask="0x00001000" name="MSK12" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 13 Mask" mask="0x00002000" name="MSK13" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 14 Mask" mask="0x00004000" name="MSK14" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 15 Mask" mask="0x00008000" name="MSK15" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 16 Mask" mask="0x00010000" name="MSK16" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 17 Mask" mask="0x00020000" name="MSK17" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 18 Mask" mask="0x00040000" name="MSK18" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 19 Mask" mask="0x00080000" name="MSK19" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 20 Mask" mask="0x00100000" name="MSK20" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 21 Mask" mask="0x00200000" name="MSK21" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 22 Mask" mask="0x00400000" name="MSK22" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 23 Mask" mask="0x00800000" name="MSK23" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 24 Mask" mask="0x01000000" name="MSK24" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 25 Mask" mask="0x02000000" name="MSK25" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 26 Mask" mask="0x04000000" name="MSK26" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 27 Mask" mask="0x08000000" name="MSK27" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 28 Mask" mask="0x10000000" name="MSK28" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 29 Mask" mask="0x20000000" name="MSK29" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 30 Mask" mask="0x40000000" name="MSK30" values="PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 31 Mask" mask="0x80000000" name="MSK31" values="PIO_MSKR0__MSKX"/>
        </register>
        <register caption="PIO Configuration Register" name="PIO_CFGR" offset="0x04" rw="RW" size="4">
          <bitfield caption="I/O Line Function" mask="0x00000007" name="FUNC" values="PIO_CFGR0__FUNC"/>
          <bitfield caption="Direction" mask="0x00000100" name="DIR" values="PIO_CFGR0__DIR"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000200" name="PUEN" values="PIO_CFGR0__PUEN"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000400" name="PDEN" values="PIO_CFGR0__PDEN"/>
          <bitfield caption="Input Filter Enable" mask="0x00001000" name="IFEN" values="PIO_CFGR0__IFEN"/>
          <bitfield caption="Input Filter Slow Clock Enable" mask="0x00002000" name="IFSCEN" values="PIO_CFGR0__IFSCEN"/>
          <bitfield caption="Open-Drain" mask="0x00004000" name="OPD" values="PIO_CFGR0__OPD"/>
          <bitfield caption="Schmitt Trigger" mask="0x00008000" name="SCHMITT" values="PIO_CFGR0__SCHMITT"/>
          <bitfield caption="Drive Strength" mask="0x00030000" name="DRVSTR" values="PIO_CFGR0__DRVSTR"/>
          <bitfield caption="Event Selection" mask="0x07000000" name="EVTSEL" values="PIO_CFGR0__EVTSEL"/>
          <bitfield caption="Physical Configuration Freeze Status (read-only)" mask="0x20000000" name="PCFS" values="PIO_CFGR0__PCFS"/>
          <bitfield caption="Interrupt Configuration Freeze Status (read-only)" mask="0x40000000" name="ICFS" values="PIO_CFGR0__ICFS"/>
        </register>
        <register caption="PIO Pin Data Status Register" name="PIO_PDSR" offset="0x08" rw="R" size="4">
          <bitfield caption="Input Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Lock Status Register" name="PIO_LOCKSR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Lock Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Lock Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Lock Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Lock Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Lock Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Lock Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Lock Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Lock Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Lock Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Lock Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Lock Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Lock Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Lock Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Lock Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Lock Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Lock Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Lock Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Lock Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Lock Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Lock Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Lock Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Lock Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Lock Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Lock Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Lock Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Lock Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Lock Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Lock Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Lock Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Lock Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Lock Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Lock Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Set Output Data Register" name="PIO_SODR" offset="0x10" rw="W" size="4">
          <bitfield caption="Set Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Set Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Set Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Set Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Set Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Set Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Set Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Set Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Set Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Set Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Set Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Set Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Set Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Set Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Set Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Set Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Set Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Set Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Set Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Set Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Set Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Set Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Set Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Set Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Set Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Set Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Set Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Set Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Set Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Set Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Set Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Set Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Clear Output Data Register" name="PIO_CODR" offset="0x14" rw="W" size="4">
          <bitfield caption="Clear Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Clear Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Clear Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Clear Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Clear Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Clear Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Clear Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Clear Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Clear Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Clear Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Clear Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Clear Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Clear Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Clear Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Clear Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Clear Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Clear Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Clear Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Clear Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Clear Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Clear Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Clear Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Clear Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Clear Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Clear Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Clear Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Clear Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Clear Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Clear Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Clear Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Clear Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Clear Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Output Data Status Register" name="PIO_ODSR" offset="0x18" rw="RW" size="4">
          <bitfield caption="Output Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Enable Register" name="PIO_IER" offset="0x20" rw="W" size="4" atomic-op="set:PIO_IMR">
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Disable Register" name="PIO_IDR" offset="0x24" rw="W" size="4" atomic-op="clear:PIO_IMR">
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Mask Register" name="PIO_IMR" offset="0x28" rw="R" size="4" atomic-op="read:PIO_IMR">
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Status Register" name="PIO_ISR" offset="0x2C" rw="R" size="4" atomic-op="clear:PIO_ISR">
          <bitfield caption="Input Change Interrupt Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO I/O Freeze Configuration Register" name="PIO_IOFR" offset="0x3C" rw="W" size="4">
          <bitfield caption="Freeze Physical Configuration" mask="0x00000001" name="FPHY"/>
          <bitfield caption="Freeze Interrupt Configuration" mask="0x00000002" name="FINT"/>
          <bitfield caption="Freeze Key" mask="0xFFFFFF00" name="FRZKEY" values="PIO_IOFR0__FRZKEY"/>
        </register>
      </register-group>
      <register-group name="PIO_SGROUP" size="64">
        <register caption="Secure PIO Mask Register" name="S_PIO_MSKR" offset="0x0" rw="RW" size="4">
          <bitfield caption="PIO Line 0 Mask" mask="0x00000001" name="MSK0" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 1 Mask" mask="0x00000002" name="MSK1" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 2 Mask" mask="0x00000004" name="MSK2" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 3 Mask" mask="0x00000008" name="MSK3" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 4 Mask" mask="0x00000010" name="MSK4" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 5 Mask" mask="0x00000020" name="MSK5" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 6 Mask" mask="0x00000040" name="MSK6" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 7 Mask" mask="0x00000080" name="MSK7" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 8 Mask" mask="0x00000100" name="MSK8" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 9 Mask" mask="0x00000200" name="MSK9" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 10 Mask" mask="0x00000400" name="MSK10" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 11 Mask" mask="0x00000800" name="MSK11" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 12 Mask" mask="0x00001000" name="MSK12" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 13 Mask" mask="0x00002000" name="MSK13" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 14 Mask" mask="0x00004000" name="MSK14" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 15 Mask" mask="0x00008000" name="MSK15" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 16 Mask" mask="0x00010000" name="MSK16" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 17 Mask" mask="0x00020000" name="MSK17" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 18 Mask" mask="0x00040000" name="MSK18" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 19 Mask" mask="0x00080000" name="MSK19" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 20 Mask" mask="0x00100000" name="MSK20" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 21 Mask" mask="0x00200000" name="MSK21" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 22 Mask" mask="0x00400000" name="MSK22" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 23 Mask" mask="0x00800000" name="MSK23" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 24 Mask" mask="0x01000000" name="MSK24" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 25 Mask" mask="0x02000000" name="MSK25" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 26 Mask" mask="0x04000000" name="MSK26" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 27 Mask" mask="0x08000000" name="MSK27" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 28 Mask" mask="0x10000000" name="MSK28" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 29 Mask" mask="0x20000000" name="MSK29" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 30 Mask" mask="0x40000000" name="MSK30" values="S_PIO_MSKR0__MSKX"/>
          <bitfield caption="PIO Line 31 Mask" mask="0x80000000" name="MSK31" values="S_PIO_MSKR0__MSKX"/>
        </register>
        <register caption="Secure PIO Configuration Register" name="S_PIO_CFGR" offset="0x4" rw="RW" size="4">
          <bitfield caption="I/O Line Function" mask="0x00000007" name="FUNC" values="S_PIO_CFGR0__FUNC"/>
          <bitfield caption="Direction" mask="0x00000100" name="DIR" values="S_PIO_CFGR0__DIR"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000200" name="PUEN" values="S_PIO_CFGR0__PUEN"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000400" name="PDEN" values="S_PIO_CFGR0__PDEN"/>
          <bitfield caption="Input Filter Enable" mask="0x00001000" name="IFEN" values="S_PIO_CFGR0__IFEN"/>
          <bitfield caption="Input Filter Slow Clock Enable" mask="0x00002000" name="IFSCEN"/>
          <bitfield caption="Open-Drain" mask="0x00004000" name="OPD" values="S_PIO_CFGR0__OPD"/>
          <bitfield caption="Schmitt Trigger" mask="0x00008000" name="SCHMITT" values="S_PIO_CFGR0__SCHMITT"/>
          <bitfield caption="Drive Strength" mask="0x00030000" name="DRVSTR" values="S_PIO_CFGR0__DRVSTR"/>
          <bitfield caption="Event Selection" mask="0x07000000" name="EVTSEL" values="S_PIO_CFGR0__EVTSEL"/>
          <bitfield caption="Physical Configuration Freeze Status (read-only)" mask="0x20000000" name="PCFS" values="S_PIO_CFGR0__PCFS"/>
          <bitfield caption="Interrupt Configuration Freeze Status (read-only)" mask="0x40000000" name="ICFS" values="S_PIO_CFGR0__ICFS"/>
        </register>
        <register caption="Secure PIO Pin Data Status Register" name="S_PIO_PDSR" offset="0x8" rw="R" size="4">
          <bitfield caption="Input Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Lock Status Register" name="S_PIO_LOCKSR" offset="0xC" rw="R" size="4">
          <bitfield caption="Lock Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Lock Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Lock Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Lock Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Lock Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Lock Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Lock Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Lock Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Lock Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Lock Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Lock Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Lock Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Lock Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Lock Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Lock Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Lock Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Lock Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Lock Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Lock Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Lock Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Lock Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Lock Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Lock Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Lock Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Lock Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Lock Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Lock Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Lock Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Lock Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Lock Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Lock Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Lock Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Set Output Data Register" name="S_PIO_SODR" offset="0x10" rw="W" size="4">
          <bitfield caption="Set Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Set Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Set Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Set Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Set Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Set Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Set Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Set Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Set Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Set Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Set Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Set Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Set Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Set Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Set Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Set Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Set Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Set Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Set Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Set Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Set Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Set Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Set Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Set Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Set Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Set Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Set Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Set Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Set Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Set Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Set Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Set Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Clear Output Data Register" name="S_PIO_CODR" offset="0x14" rw="W" size="4">
          <bitfield caption="Clear Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Clear Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Clear Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Clear Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Clear Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Clear Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Clear Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Clear Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Clear Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Clear Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Clear Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Clear Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Clear Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Clear Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Clear Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Clear Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Clear Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Clear Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Clear Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Clear Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Clear Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Clear Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Clear Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Clear Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Clear Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Clear Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Clear Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Clear Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Clear Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Clear Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Clear Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Clear Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Output Data Status Register" name="S_PIO_ODSR" offset="0x18" rw="RW" size="4">
          <bitfield caption="Output Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Interrupt Enable Register" name="S_PIO_IER" offset="0x20" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Interrupt Disable Register" name="S_PIO_IDR" offset="0x24" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Interrupt Mask Register" name="S_PIO_IMR" offset="0x28" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Interrupt Status Register" name="S_PIO_ISR" offset="0x2C" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Set I/O Non-Secure Register" name="S_PIO_SIONR" offset="0x30" rw="W" size="4">
          <bitfield caption="Set I/O Non-Secure" mask="0x00000001" name="P0"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000002" name="P1"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000004" name="P2"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000008" name="P3"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000010" name="P4"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000020" name="P5"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000040" name="P6"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000080" name="P7"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000100" name="P8"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000200" name="P9"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000400" name="P10"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000800" name="P11"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00001000" name="P12"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00002000" name="P13"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00004000" name="P14"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00008000" name="P15"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00010000" name="P16"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00020000" name="P17"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00040000" name="P18"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00080000" name="P19"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00100000" name="P20"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00200000" name="P21"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00400000" name="P22"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00800000" name="P23"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x01000000" name="P24"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x02000000" name="P25"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x04000000" name="P26"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x08000000" name="P27"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x10000000" name="P28"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x20000000" name="P29"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x40000000" name="P30"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Set I/O Secure Register" name="S_PIO_SIOSR" offset="0x34" rw="W" size="4">
          <bitfield caption="Set I/O Secure" mask="0x00000001" name="P0"/>
          <bitfield caption="Set I/O Secure" mask="0x00000002" name="P1"/>
          <bitfield caption="Set I/O Secure" mask="0x00000004" name="P2"/>
          <bitfield caption="Set I/O Secure" mask="0x00000008" name="P3"/>
          <bitfield caption="Set I/O Secure" mask="0x00000010" name="P4"/>
          <bitfield caption="Set I/O Secure" mask="0x00000020" name="P5"/>
          <bitfield caption="Set I/O Secure" mask="0x00000040" name="P6"/>
          <bitfield caption="Set I/O Secure" mask="0x00000080" name="P7"/>
          <bitfield caption="Set I/O Secure" mask="0x00000100" name="P8"/>
          <bitfield caption="Set I/O Secure" mask="0x00000200" name="P9"/>
          <bitfield caption="Set I/O Secure" mask="0x00000400" name="P10"/>
          <bitfield caption="Set I/O Secure" mask="0x00000800" name="P11"/>
          <bitfield caption="Set I/O Secure" mask="0x00001000" name="P12"/>
          <bitfield caption="Set I/O Secure" mask="0x00002000" name="P13"/>
          <bitfield caption="Set I/O Secure" mask="0x00004000" name="P14"/>
          <bitfield caption="Set I/O Secure" mask="0x00008000" name="P15"/>
          <bitfield caption="Set I/O Secure" mask="0x00010000" name="P16"/>
          <bitfield caption="Set I/O Secure" mask="0x00020000" name="P17"/>
          <bitfield caption="Set I/O Secure" mask="0x00040000" name="P18"/>
          <bitfield caption="Set I/O Secure" mask="0x00080000" name="P19"/>
          <bitfield caption="Set I/O Secure" mask="0x00100000" name="P20"/>
          <bitfield caption="Set I/O Secure" mask="0x00200000" name="P21"/>
          <bitfield caption="Set I/O Secure" mask="0x00400000" name="P22"/>
          <bitfield caption="Set I/O Secure" mask="0x00800000" name="P23"/>
          <bitfield caption="Set I/O Secure" mask="0x01000000" name="P24"/>
          <bitfield caption="Set I/O Secure" mask="0x02000000" name="P25"/>
          <bitfield caption="Set I/O Secure" mask="0x04000000" name="P26"/>
          <bitfield caption="Set I/O Secure" mask="0x08000000" name="P27"/>
          <bitfield caption="Set I/O Secure" mask="0x10000000" name="P28"/>
          <bitfield caption="Set I/O Secure" mask="0x20000000" name="P29"/>
          <bitfield caption="Set I/O Secure" mask="0x40000000" name="P30"/>
          <bitfield caption="Set I/O Secure" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO I/O Security Status Register" name="S_PIO_IOSSR" offset="0x38" rw="R" size="4">
          <bitfield caption="I/O Security Status" mask="0x00000001" name="P0" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00000002" name="P1" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00000004" name="P2" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00000008" name="P3" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00000010" name="P4" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00000020" name="P5" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00000040" name="P6" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00000080" name="P7" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00000100" name="P8" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00000200" name="P9" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00000400" name="P10" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00000800" name="P11" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00001000" name="P12" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00002000" name="P13" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00004000" name="P14" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00008000" name="P15" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00010000" name="P16" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00020000" name="P17" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00040000" name="P18" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00080000" name="P19" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00100000" name="P20" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00200000" name="P21" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00400000" name="P22" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x00800000" name="P23" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x01000000" name="P24" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x02000000" name="P25" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x04000000" name="P26" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x08000000" name="P27" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x10000000" name="P28" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x20000000" name="P29" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x40000000" name="P30" values="S_PIO_IOSSR0__PX"/>
          <bitfield caption="I/O Security Status" mask="0x80000000" name="P31" values="S_PIO_IOSSR0__PX"/>
        </register>
        <register caption="Secure PIO I/O Freeze Configuration Register" name="S_PIO_IOFR" offset="0x3C" rw="W" size="4">
          <bitfield caption="Freeze Physical Configuration" mask="0x00000001" name="FPHY"/>
          <bitfield caption="Freeze Interrupt Configuration" mask="0x00000002" name="FINT"/>
          <bitfield caption="Freeze Key" mask="0xFFFFFF00" name="FRZKEY" values="S_PIO_IOFR0__FRZKEY"/>
        </register>
      </register-group>
      <register-group name="PIO">
        <register-group name="PIO_GROUP" size="64" name-in-module="PIO_GROUP" offset="0x0" count="4"/>
        <register caption="PIO Write Protection Mode Register" name="PIO_WPMR" offset="0x5E0" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PIO_WPMR__WPKEY"/>
        </register>
        <register caption="PIO Write Protection Status Register" name="PIO_WPSR" offset="0x5E4" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="PIO Version Register" name="PIO_VERSION" offset="0x5FC" rw="R" size="4">
          <bitfield caption="Hardware Module Version" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
        <register-group name="PIO_SGROUP" size="64" name-in-module="PIO_SGROUP" offset="0x1000" count="4"/>
        <register caption="Secure PIO Slow Clock Divider Debouncing Register" name="S_PIO_SCDR" offset="0x1500" rw="RW" size="4">
          <bitfield caption="Slow Clock Divider Selection for Debouncing" mask="0x00003FFF" name="DIV"/>
        </register>
        <register caption="Secure PIO Write Protection Mode Register" name="S_PIO_WPMR" offset="0x15E0" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="S_PIO_WPMR__WPKEY"/>
        </register>
        <register caption="Secure PIO Write Protection Status Register" name="S_PIO_WPSR" offset="0x15E4" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="PIO Line Mask" name="PIO_MSKR0__MSKX">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="I/O Line Function" name="PIO_CFGR0__FUNC">
        <value caption="Select the PIO mode for the selected I/O lines." name="GPIO" value="0x0"/>
        <value caption="Select the peripheral A for the selected I/O lines." name="PERIPH_A" value="0x1"/>
        <value caption="Select the peripheral B for the selected I/O lines." name="PERIPH_B" value="0x2"/>
        <value caption="Select the peripheral C for the selected I/O lines." name="PERIPH_C" value="0x3"/>
        <value caption="Select the peripheral D for the selected I/O lines." name="PERIPH_D" value="0x4"/>
        <value caption="Select the peripheral E for the selected I/O lines." name="PERIPH_E" value="0x5"/>
        <value caption="Select the peripheral F for the selected I/O lines." name="PERIPH_F" value="0x6"/>
        <value caption="Select the peripheral G for the selected I/O lines." name="PERIPH_G" value="0x7"/>
      </value-group>
      <value-group caption="Direction" name="PIO_CFGR0__DIR">
        <value caption="The selected I/O lines are pure inputs." name="INPUT" value="0"/>
        <value caption="The selected I/O lines are enabled in output." name="OUTPUT" value="1"/>
      </value-group>
      <value-group caption="Pull-Up Enable" name="PIO_CFGR0__PUEN">
        <value caption="Pull-Up is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Up is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Pull-Down Enable" name="PIO_CFGR0__PDEN">
        <value caption="Pull-Down is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Down is enabled for the selected I/O lines only if PUEN is 0." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Input Filter Enable" name="PIO_CFGR0__IFEN">
        <value caption="The input filter is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="The input filter is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Input Filter Slow Clock Enable" name="PIO_CFGR0__IFSCEN">
        <value caption="The glitch filter is able to filter glitches with a duration &lt; tmck/2 for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="The debouncing filter is able to filter pulses with a duration &lt; tdiv_slck/2 for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Open-Drain" name="PIO_CFGR0__OPD">
        <value caption="The open-drain is disabled for the selected I/O lines. I/O lines are driven at high- and low-level." name="DISABLED" value="0"/>
        <value caption="The open-drain is enabled for the selected I/O lines. I/O lines are driven at low-level only." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Schmitt Trigger" name="PIO_CFGR0__SCHMITT">
        <value caption="Schmitt trigger is enabled for the selected I/O lines." name="ENABLED" value="0"/>
        <value caption="Schmitt trigger is disabled for the selected I/O lines." name="DISABLED" value="1"/>
      </value-group>
      <value-group caption="Drive Strength" name="PIO_CFGR0__DRVSTR">
        <value caption="Low drive" name="LO" value="0x0"/>
        <value caption="Low drive" name="LO2" value="0x1"/>
        <value caption="Medium drive" name="ME" value="0x2"/>
        <value caption="High drive" name="HI" value="0x3"/>
      </value-group>
      <value-group caption="Event Selection" name="PIO_CFGR0__EVTSEL">
        <value caption="Event detection on input falling edge" name="FALLING" value="0x0"/>
        <value caption="Event detection on input rising edge" name="RISING" value="0x1"/>
        <value caption="Event detection on input both edge" name="BOTH" value="0x2"/>
        <value caption="Event detection on low level input" name="LOW" value="0x3"/>
        <value caption="Event detection on high level input" name="HIGH" value="0x4"/>
      </value-group>
      <value-group caption="Physical Configuration Freeze Status (read-only)" name="PIO_CFGR0__PCFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and cannot be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="Interrupt Configuration Freeze Status (read-only)" name="PIO_CFGR0__ICFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and cannot be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="Freeze Key" name="PIO_IOFR0__FRZKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit." name="PASSWD" value="0x494F46"/>
      </value-group>
      <value-group caption="PIO Line 0 Mask" name="S_PIO_MSKR0__MSKX">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="I/O Line Function" name="S_PIO_CFGR0__FUNC">
        <value caption="Select the PIO mode for the selected I/O lines." name="GPIO" value="0x0"/>
        <value caption="Select the peripheral A for the selected I/O lines." name="PERIPH_A" value="0x1"/>
        <value caption="Select the peripheral B for the selected I/O lines." name="PERIPH_B" value="0x2"/>
        <value caption="Select the peripheral C for the selected I/O lines." name="PERIPH_C" value="0x3"/>
        <value caption="Select the peripheral D for the selected I/O lines." name="PERIPH_D" value="0x4"/>
        <value caption="Select the peripheral E for the selected I/O lines." name="PERIPH_E" value="0x5"/>
        <value caption="Select the peripheral F for the selected I/O lines." name="PERIPH_F" value="0x6"/>
        <value caption="Select the peripheral G for the selected I/O lines." name="PERIPH_G" value="0x7"/>
      </value-group>
      <value-group caption="Direction" name="S_PIO_CFGR0__DIR">
        <value caption="The selected I/O lines are pure inputs." name="INPUT" value="0"/>
        <value caption="The selected I/O lines are enabled in output." name="OUTPUT" value="1"/>
      </value-group>
      <value-group caption="Pull-Up Enable" name="S_PIO_CFGR0__PUEN">
        <value caption="Pull-Up is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Up is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Pull-Down Enable" name="S_PIO_CFGR0__PDEN">
        <value caption="Pull-Down is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Down is enabled for the selected I/O lines only if PUEN is 0." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Input Filter Enable" name="S_PIO_CFGR0__IFEN">
        <value caption="The input filter is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="The input filter is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Open-Drain" name="S_PIO_CFGR0__OPD">
        <value caption="The open-drain is disabled for the selected I/O lines. I/O lines are driven at high- and low-level." name="DISABLED" value="0"/>
        <value caption="The open-drain is enabled for the selected I/O lines. I/O lines are driven at low-level only." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Schmitt Trigger" name="S_PIO_CFGR0__SCHMITT">
        <value caption="Schmitt trigger is enabled for the selected I/O lines." name="ENABLED" value="0"/>
        <value caption="Schmitt trigger is disabled for the selected I/O lines." name="DISABLED" value="1"/>
      </value-group>
      <value-group caption="Drive Strength" name="S_PIO_CFGR0__DRVSTR">
        <value caption="Low drive" name="LO" value="0x0"/>
        <value caption="Medium drive" name="ME" value="0x2"/>
        <value caption="High drive" name="HI" value="0x3"/>
      </value-group>
      <value-group caption="Event Selection" name="S_PIO_CFGR0__EVTSEL">
        <value caption="Event detection on input falling edge" name="FALLING" value="0x0"/>
        <value caption="Event detection on input rising edge" name="RISING" value="0x1"/>
        <value caption="Event detection on input both edge" name="BOTH" value="0x2"/>
        <value caption="Event detection on low level input" name="LOW" value="0x3"/>
        <value caption="Event detection on high level input" name="HIGH" value="0x4"/>
      </value-group>
      <value-group caption="Physical Configuration Freeze Status (read-only)" name="S_PIO_CFGR0__PCFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and cannot be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="Interrupt Configuration Freeze Status (read-only)" name="S_PIO_CFGR0__ICFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and cannot be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="S_PIO_IOSSR0__PX">
        <value caption="The I/O line of the I/O group 0 is in Secure mode." name="SECURE" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="Freeze Key" name="S_PIO_IOFR0__FRZKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit." name="PASSWD" value="0x494F46"/>
      </value-group>
      <value-group caption="Write Protection Key" name="PIO_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x50494F"/>
      </value-group>
      <value-group caption="Write Protection Key" name="S_PIO_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x50494F"/>
      </value-group>
    </module>
    <module caption="Periodic Interval Timer" id="6079" name="PIT" version="C">
      <register-group name="PIT">
        <register caption="Mode Register" name="PIT_MR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Periodic Interval Value" mask="0x000FFFFF" name="PIV"/>
          <bitfield caption="Period Interval Timer Enabled" mask="0x01000000" name="PITEN"/>
          <bitfield caption="Periodic Interval Timer Interrupt Enable" mask="0x02000000" name="PITIEN"/>
        </register>
        <register caption="Status Register" name="PIT_SR" offset="0x04" rw="R" size="4">
          <bitfield caption="Periodic Interval Timer Status" mask="0x00000001" name="PITS"/>
        </register>
        <register caption="Periodic Interval Value Register" name="PIT_PIVR" offset="0x08" rw="R" size="4">
          <bitfield caption="Current Periodic Interval Value" mask="0x000FFFFF" name="CPIV"/>
          <bitfield caption="Periodic Interval Counter" mask="0xFFF00000" name="PICNT"/>
        </register>
        <register caption="Periodic Interval Image Register" name="PIT_PIIR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Current Periodic Interval Value" mask="0x000FFFFF" name="CPIV"/>
          <bitfield caption="Periodic Interval Counter" mask="0xFFF00000" name="PICNT"/>
        </register>
      </register-group>
    </module>
    <module caption="Power Management Controller" id="11041" name="PMC" version="ZD">
      <register-group name="PMC">
        <register caption="System Clock Enable Register" name="PMC_SCER" offset="0x0000" rw="W" size="4">
          <bitfield caption="DDR Clock Enable" mask="0x00000004" name="DDRCK"/>
          <bitfield caption="MCK2x Clock Enable" mask="0x00000008" name="LCDCK"/>
          <bitfield caption="USB Host OHCI Clocks Enable" mask="0x00000040" name="UHP"/>
          <bitfield caption="USB Device Clock Enable" mask="0x00000080" name="UDP"/>
          <bitfield caption="Programmable Clock 0 Output Enable" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Enable" mask="0x00000200" name="PCK1"/>
          <bitfield caption="Programmable Clock 2 Output Enable" mask="0x00000400" name="PCK2"/>
          <bitfield caption="ISC Clock Enable" mask="0x00040000" name="ISCCK"/>
        </register>
        <register caption="System Clock Disable Register" name="PMC_SCDR" offset="0x0004" rw="W" size="4">
          <bitfield caption="Processor Clock Disable" mask="0x00000001" name="PCK"/>
          <bitfield caption="DDR Clock Disable" mask="0x00000004" name="DDRCK"/>
          <bitfield caption="MCK2x Clock Disable" mask="0x00000008" name="LCDCK"/>
          <bitfield caption="USB Host OHCI Clock Disable" mask="0x00000040" name="UHP"/>
          <bitfield caption="USB Device Clock Enable" mask="0x00000080" name="UDP"/>
          <bitfield caption="Programmable Clock 0 Output Disable" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Disable" mask="0x00000200" name="PCK1"/>
          <bitfield caption="Programmable Clock 2 Output Disable" mask="0x00000400" name="PCK2"/>
          <bitfield caption="ISC Clock Disable" mask="0x00040000" name="ISCCK"/>
        </register>
        <register caption="System Clock Status Register" name="PMC_SCSR" offset="0x0008" rw="R" size="4">
          <bitfield caption="Processor Clock Status" mask="0x00000001" name="PCK"/>
          <bitfield caption="DDR Clock Status" mask="0x00000004" name="DDRCK"/>
          <bitfield caption="MCK2x Clock Status" mask="0x00000008" name="LCDCK"/>
          <bitfield caption="USB Host Port Clock Status" mask="0x00000040" name="UHP"/>
          <bitfield caption="USB Device Port Clock Status" mask="0x00000080" name="UDP"/>
          <bitfield caption="Programmable Clock 0 Output Status" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Status" mask="0x00000200" name="PCK1"/>
          <bitfield caption="Programmable Clock 2 Output Status" mask="0x00000400" name="PCK2"/>
          <bitfield caption="ISC Clock Status" mask="0x00040000" name="ISCCK"/>
        </register>
        <register caption="Peripheral Clock Enable Register 0" name="PMC_PCER0" offset="0x0010" rw="W" size="4">
          <bitfield caption="Peripheral Clock 2 Enable" mask="0x00000004" name="PID2"/>
          <bitfield caption="Peripheral Clock 3 Enable" mask="0x00000008" name="PID3"/>
          <bitfield caption="Peripheral Clock 4 Enable" mask="0x00000010" name="PID4"/>
          <bitfield caption="Peripheral Clock 5 Enable" mask="0x00000020" name="PID5"/>
          <bitfield caption="Peripheral Clock 6 Enable" mask="0x00000040" name="PID6"/>
          <bitfield caption="Peripheral Clock 7 Enable" mask="0x00000080" name="PID7"/>
          <bitfield caption="Peripheral Clock 8 Enable" mask="0x00000100" name="PID8"/>
          <bitfield caption="Peripheral Clock 9 Enable" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral Clock 10 Enable" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral Clock 11 Enable" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral Clock 12 Enable" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral Clock 13 Enable" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral Clock 14 Enable" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral Clock 15 Enable" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral Clock 16 Enable" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral Clock 17 Enable" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral Clock 18 Enable" mask="0x00040000" name="PID18"/>
          <bitfield caption="Peripheral Clock 19 Enable" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral Clock 20 Enable" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral Clock 21 Enable" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral Clock 22 Enable" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral Clock 23 Enable" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral Clock 24 Enable" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral Clock 25 Enable" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral Clock 26 Enable" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral Clock 27 Enable" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral Clock 28 Enable" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral Clock 29 Enable" mask="0x20000000" name="PID29"/>
          <bitfield caption="Peripheral Clock 30 Enable" mask="0x40000000" name="PID30"/>
          <bitfield caption="Peripheral Clock 31 Enable" mask="0x80000000" name="PID31"/>
        </register>
        <register caption="Peripheral Clock Disable Register 0" name="PMC_PCDR0" offset="0x0014" rw="W" size="4">
          <bitfield caption="Peripheral Clock 2 Disable" mask="0x00000004" name="PID2"/>
          <bitfield caption="Peripheral Clock 3 Disable" mask="0x00000008" name="PID3"/>
          <bitfield caption="Peripheral Clock 4 Disable" mask="0x00000010" name="PID4"/>
          <bitfield caption="Peripheral Clock 5 Disable" mask="0x00000020" name="PID5"/>
          <bitfield caption="Peripheral Clock 6 Disable" mask="0x00000040" name="PID6"/>
          <bitfield caption="Peripheral Clock 7 Disable" mask="0x00000080" name="PID7"/>
          <bitfield caption="Peripheral Clock 8 Disable" mask="0x00000100" name="PID8"/>
          <bitfield caption="Peripheral Clock 9 Disable" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral Clock 10 Disable" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral Clock 11 Disable" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral Clock 12 Disable" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral Clock 13 Disable" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral Clock 14 Disable" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral Clock 15 Disable" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral Clock 16 Disable" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral Clock 17 Disable" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral Clock 18 Disable" mask="0x00040000" name="PID18"/>
          <bitfield caption="Peripheral Clock 19 Disable" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral Clock 20 Disable" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral Clock 21 Disable" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral Clock 22 Disable" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral Clock 23 Disable" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral Clock 24 Disable" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral Clock 25 Disable" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral Clock 26 Disable" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral Clock 27 Disable" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral Clock 28 Disable" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral Clock 29 Disable" mask="0x20000000" name="PID29"/>
          <bitfield caption="Peripheral Clock 30 Disable" mask="0x40000000" name="PID30"/>
          <bitfield caption="Peripheral Clock 31 Disable" mask="0x80000000" name="PID31"/>
        </register>
        <register caption="Peripheral Clock Status Register 0" name="PMC_PCSR0" offset="0x0018" rw="R" size="4">
          <bitfield caption="Peripheral Clock 2 Status" mask="0x00000004" name="PID2"/>
          <bitfield caption="Peripheral Clock 3 Status" mask="0x00000008" name="PID3"/>
          <bitfield caption="Peripheral Clock 4 Status" mask="0x00000010" name="PID4"/>
          <bitfield caption="Peripheral Clock 5 Status" mask="0x00000020" name="PID5"/>
          <bitfield caption="Peripheral Clock 6 Status" mask="0x00000040" name="PID6"/>
          <bitfield caption="Peripheral Clock 7 Status" mask="0x00000080" name="PID7"/>
          <bitfield caption="Peripheral Clock 8 Status" mask="0x00000100" name="PID8"/>
          <bitfield caption="Peripheral Clock 9 Status" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral Clock 10 Status" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral Clock 11 Status" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral Clock 12 Status" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral Clock 13 Status" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral Clock 14 Status" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral Clock 15 Status" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral Clock 16 Status" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral Clock 17 Status" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral Clock 18 Status" mask="0x00040000" name="PID18"/>
          <bitfield caption="Peripheral Clock 19 Status" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral Clock 20 Status" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral Clock 21 Status" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral Clock 22 Status" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral Clock 23 Status" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral Clock 24 Status" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral Clock 25 Status" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral Clock 26 Status" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral Clock 27 Status" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral Clock 28 Status" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral Clock 29 Status" mask="0x20000000" name="PID29"/>
          <bitfield caption="Peripheral Clock 30 Status" mask="0x40000000" name="PID30"/>
          <bitfield caption="Peripheral Clock 31 Status" mask="0x80000000" name="PID31"/>
        </register>
        <register caption="UTMI Clock Register" name="CKGR_UCKR" offset="0x001C" rw="RW" size="4">
          <bitfield caption="UTMI PLL Enable" mask="0x00010000" name="UPLLEN"/>
          <bitfield caption="UTMI PLL Startup Time" mask="0x00F00000" name="UPLLCOUNT"/>
          <bitfield caption="UTMI BIAS Enable" mask="0x01000000" name="BIASEN"/>
          <bitfield caption="UTMI BIAS Startup Time" mask="0xF0000000" name="BIASCOUNT"/>
        </register>
        <register caption="Main Oscillator Register" name="CKGR_MOR" offset="0x0020" rw="RW" size="4">
          <bitfield caption="8 to 24 MHz Crystal Oscillator Enable" mask="0x00000001" name="MOSCXTEN"/>
          <bitfield caption="8 to 24 MHz Crystal Oscillator Bypass" mask="0x00000002" name="MOSCXTBY"/>
          <bitfield caption="Wait Mode Command (Write-only)" mask="0x00000004" name="WAITMODE"/>
          <bitfield caption="12 MHz RC Oscillator Enable" mask="0x00000008" name="MOSCRCEN"/>
          <bitfield caption="Must Be Set to 1" mask="0x00000020" name="ONE"/>
          <bitfield caption="8 to 24 MHz Crystal Oscillator Startup Time" mask="0x0000FF00" name="MOSCXTST"/>
          <bitfield caption="Password" mask="0x00FF0000" name="KEY" values="CKGR_MOR__KEY"/>
          <bitfield caption="Main Clock Oscillator Selection" mask="0x01000000" name="MOSCSEL"/>
          <bitfield caption="Clock Failure Detector Enable" mask="0x02000000" name="CFDEN"/>
        </register>
        <register caption="Main Clock Frequency Register" name="CKGR_MCFR" offset="0x0024" rw="RW" size="4">
          <bitfield caption="Main Clock Frequency" mask="0x0000FFFF" name="MAINF"/>
          <bitfield caption="Main Clock Frequency Measure Ready" mask="0x00010000" name="MAINFRDY"/>
          <bitfield caption="RC Oscillator Frequency Measure (write-only)" mask="0x00100000" name="RCMEAS"/>
          <bitfield caption="Counter Clock Source Selection" mask="0x01000000" name="CCSS"/>
        </register>
        <register caption="PLLA Register" name="CKGR_PLLAR" offset="0x0028" rw="RW" size="4">
          <bitfield caption="Divider A" mask="0x00000001" name="DIVA"/>
          <bitfield caption="PLLA Counter" mask="0x00003F00" name="PLLACOUNT"/>
          <bitfield caption="PLLA Clock Frequency Range" mask="0x0003C000" name="OUTA"/>
          <bitfield caption="PLLA Multiplier" mask="0x01FC0000" name="MULA"/>
          <bitfield caption="Must Be Set to 1" mask="0x20000000" name="ONE"/>
        </register>
        <register caption="Master Clock Register" name="PMC_MCKR" offset="0x0030" rw="RW" size="4">
          <bitfield caption="Master/Processor Clock Source Selection" mask="0x00000003" name="CSS" values="PMC_MCKR__CSS"/>
          <bitfield caption="Master/Processor Clock Prescaler" mask="0x00000070" name="PRES" values="PMC_MCKR__PRES"/>
          <bitfield caption="Master Clock Division" mask="0x00000300" name="MDIV" values="PMC_MCKR__MDIV"/>
          <bitfield caption="PLLA Divisor by 2" mask="0x00001000" name="PLLADIV2"/>
          <bitfield caption="AHB 32-bit Matrix Divisor" mask="0x01000000" name="H32MXDIV" values="PMC_MCKR__H32MXDIV"/>
        </register>
        <register caption="USB Clock Register" name="PMC_USB" offset="0x0038" rw="RW" size="4">
          <bitfield caption="USB OHCI Input Clock Selection" mask="0x00000001" name="USBS"/>
          <bitfield caption="Divider for USB OHCI Clock" mask="0x00000F00" name="USBDIV"/>
        </register>
        <register caption="Programmable Clock 0 Register" count="3" name="PMC_PCK" offset="0x0040" rw="RW" size="4">
          <bitfield caption="Master Clock Source Selection" mask="0x00000007" name="CSS" values="PMC_PCK__CSS"/>
          <bitfield caption="Programmable Clock Prescaler" mask="0x00000FF0" name="PRES"/>
        </register>
        <register caption="Interrupt Enable Register" name="PMC_IER" offset="0x0060" rw="W" size="4">
          <bitfield caption="8 to 24 MHz Crystal Oscillator Status Interrupt Enable" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Interrupt Enable" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="Master Clock Ready Interrupt Enable" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="UTMI PLL Lock Interrupt Enable" mask="0x00000040" name="LOCKU"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Enable" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Enable" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready 2 Interrupt Enable" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Main Clock Source Oscillator Selection Status Interrupt Enable" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="12 MHz RC Oscillator Status Interrupt Enable" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Enable" mask="0x00040000" name="CFDEV"/>
        </register>
        <register caption="Interrupt Disable Register" name="PMC_IDR" offset="0x0064" rw="W" size="4">
          <bitfield caption="8 to 24 MHz Crystal Oscillator Status Interrupt Disable" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Interrupt Disable" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="Master Clock Ready Interrupt Disable" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="UTMI PLL Lock Interrupt Enable" mask="0x00000040" name="LOCKU"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Disable" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Disable" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready 2 Interrupt Disable" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Main Oscillator Clock Source Selection Status Interrupt Disable" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="12 MHz RC Oscillator Status Interrupt Disable" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Disable" mask="0x00040000" name="CFDEV"/>
        </register>
        <register caption="Status Register" name="PMC_SR" offset="0x0068" rw="R" size="4">
          <bitfield caption="8 to 24 MHz Crystal Oscillator Status" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Status" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="Master Clock Status" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="UPLL Clock Status" mask="0x00000040" name="LOCKU"/>
          <bitfield caption="Slow Clock Oscillator Selection" mask="0x00000080" name="OSCSELS"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Main Oscillator Selection Status" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="12 MHz RC Oscillator Status" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event" mask="0x00040000" name="CFDEV"/>
          <bitfield caption="Clock Failure Detector Status" mask="0x00080000" name="CFDS"/>
          <bitfield caption="Clock Failure Detector Fault Output Status" mask="0x00100000" name="FOS"/>
          <bitfield caption="Audio PLL Lock Status" mask="0x00400000" name="APLLCKRDY"/>
          <bitfield caption="Generic Clock Status" mask="0x01000000" name="GCKRDY"/>
        </register>
        <register caption="Interrupt Mask Register" name="PMC_IMR" offset="0x006C" rw="R" size="4">
          <bitfield caption="8 to 24 MHz Crystal Oscillator Status Interrupt Mask" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Interrupt Mask" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="Master Clock Ready Interrupt Mask" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Mask" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Mask" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready 2 Interrupt Mask" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Main Oscillator Clock Source Selection Status Interrupt Mask" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="12 MHz RC Oscillator Status Interrupt Mask" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Mask" mask="0x00040000" name="CFDEV"/>
        </register>
        <register caption="Fast Startup Mode Register" name="PMC_FSMR" offset="0x0070" rw="RW" size="4">
          <bitfield caption="Fast Startup from WKUP Pin Enable" mask="0x00000001" name="FSTT0"/>
          <bitfield caption="Fast Startup from Security Module Enable" mask="0x00000002" name="FSTT1"/>
          <bitfield caption="Fast Startup from PIOBU0-7 Input Enable" mask="0x00000004" name="FSTT2"/>
          <bitfield caption="Fast Startup from PIOBU0-7 Input Enable" mask="0x00000008" name="FSTT3"/>
          <bitfield caption="Fast Startup from PIOBU0-7 Input Enable" mask="0x00000010" name="FSTT4"/>
          <bitfield caption="Fast Startup from PIOBU0-7 Input Enable" mask="0x00000020" name="FSTT5"/>
          <bitfield caption="Fast Startup from PIOBU0-7 Input Enable" mask="0x00000040" name="FSTT6"/>
          <bitfield caption="Fast Startup from PIOBU0-7 Input Enable" mask="0x00000080" name="FSTT7"/>
          <bitfield caption="Fast Startup from PIOBU0-7 Input Enable" mask="0x00000100" name="FSTT8"/>
          <bitfield caption="Fast Startup from PIOBU0-7 Input Enable" mask="0x00000200" name="FSTT9"/>
          <bitfield caption="Fast Startup from PIOBU0-7 Input Enable" mask="0x00000400" name="FSTT10"/>
          <bitfield caption="Fast Startup from RTC Alarm Enable" mask="0x00020000" name="RTCAL"/>
          <bitfield caption="Fast Startup from USB Resume Enable" mask="0x00040000" name="USBAL"/>
          <bitfield caption="Fast Startup from SDMMC Card Detect Enable" mask="0x00080000" name="SDMMC_CD"/>
          <bitfield caption="Low-power Mode" mask="0x00100000" name="LPM"/>
          <bitfield caption="Fast Startup from Backup UART Receive Match Condition Enable" mask="0x01000000" name="RXLP_MCE"/>
          <bitfield caption="Fast Startup from Analog Comparator Controller Comparison Enable" mask="0x02000000" name="ACC_CE"/>
        </register>
        <register caption="Fast Startup Polarity Register" name="PMC_FSPR" offset="0x0074" rw="RW" size="4">
          <bitfield caption="WKUP Pin Polarity for Fast Startup" mask="0x00000001" name="FSTP0"/>
          <bitfield caption="Security Module Polarity for Fast Startup" mask="0x00000002" name="FSTP1"/>
          <bitfield caption="PIOBU0-7 Pin Polarity for Fast Startup" mask="0x00000004" name="FSTP2"/>
          <bitfield caption="PIOBU0-7 Pin Polarity for Fast Startup" mask="0x00000008" name="FSTP3"/>
          <bitfield caption="PIOBU0-7 Pin Polarity for Fast Startup" mask="0x00000010" name="FSTP4"/>
          <bitfield caption="PIOBU0-7 Pin Polarity for Fast Startup" mask="0x00000020" name="FSTP5"/>
          <bitfield caption="PIOBU0-7 Pin Polarity for Fast Startup" mask="0x00000040" name="FSTP6"/>
          <bitfield caption="PIOBU0-7 Pin Polarity for Fast Startup" mask="0x00000080" name="FSTP7"/>
          <bitfield caption="PIOBU0-7 Pin Polarity for Fast Startup" mask="0x00000100" name="FSTP8"/>
          <bitfield caption="PIOBU0-7 Pin Polarity for Fast Startup" mask="0x00000200" name="FSTP9"/>
          <bitfield caption="PIOBU0-7 Pin Polarity for Fast Startup" mask="0x00000400" name="FSTP10"/>
        </register>
        <register caption="Fault Output Clear Register" name="PMC_FOCR" offset="0x0078" rw="W" size="4">
          <bitfield caption="Fault Output Clear" mask="0x00000001" name="FOCLR"/>
        </register>
        <register caption="PLL Charge Pump Current Register" name="PMC_PLLICPR" offset="0x0080" rw="RW" size="4">
          <bitfield caption="Charge Pump Current" mask="0x00000003" name="ICP_PLLA"/>
          <bitfield caption="Charge Pump Current PLL UTMI" mask="0x00030000" name="ICP_PLLU"/>
          <bitfield caption="Voltage Control Output Current PLL UTMI" mask="0x03000000" name="IVCO_PLLU"/>
        </register>
        <register caption="Write ProtectIon Mode Register" name="PMC_WPMR" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PMC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="PMC_WPSR" offset="0x00E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Peripheral Clock Enable Register 1" name="PMC_PCER1" offset="0x0100" rw="W" size="4">
          <bitfield caption="Peripheral Clock 32 Enable" mask="0x00000001" name="PID32"/>
          <bitfield caption="Peripheral Clock 33 Enable" mask="0x00000002" name="PID33"/>
          <bitfield caption="Peripheral Clock 34 Enable" mask="0x00000004" name="PID34"/>
          <bitfield caption="Peripheral Clock 35 Enable" mask="0x00000008" name="PID35"/>
          <bitfield caption="Peripheral Clock 36 Enable" mask="0x00000010" name="PID36"/>
          <bitfield caption="Peripheral Clock 37 Enable" mask="0x00000020" name="PID37"/>
          <bitfield caption="Peripheral Clock 38 Enable" mask="0x00000040" name="PID38"/>
          <bitfield caption="Peripheral Clock 39 Enable" mask="0x00000080" name="PID39"/>
          <bitfield caption="Peripheral Clock 40 Enable" mask="0x00000100" name="PID40"/>
          <bitfield caption="Peripheral Clock 41 Enable" mask="0x00000200" name="PID41"/>
          <bitfield caption="Peripheral Clock 42 Enable" mask="0x00000400" name="PID42"/>
          <bitfield caption="Peripheral Clock 43 Enable" mask="0x00000800" name="PID43"/>
          <bitfield caption="Peripheral Clock 44 Enable" mask="0x00001000" name="PID44"/>
          <bitfield caption="Peripheral Clock 45 Enable" mask="0x00002000" name="PID45"/>
          <bitfield caption="Peripheral Clock 46 Enable" mask="0x00004000" name="PID46"/>
          <bitfield caption="Peripheral Clock 47 Enable" mask="0x00008000" name="PID47"/>
          <bitfield caption="Peripheral Clock 48 Enable" mask="0x00010000" name="PID48"/>
          <bitfield caption="Peripheral Clock 49 Enable" mask="0x00020000" name="PID49"/>
          <bitfield caption="Peripheral Clock 50 Enable" mask="0x00040000" name="PID50"/>
          <bitfield caption="Peripheral Clock 51 Enable" mask="0x00080000" name="PID51"/>
          <bitfield caption="Peripheral Clock 52 Enable" mask="0x00100000" name="PID52"/>
          <bitfield caption="Peripheral Clock 53 Enable" mask="0x00200000" name="PID53"/>
          <bitfield caption="Peripheral Clock 54 Enable" mask="0x00400000" name="PID54"/>
          <bitfield caption="Peripheral Clock 55 Enable" mask="0x00800000" name="PID55"/>
          <bitfield caption="Peripheral Clock 56 Enable" mask="0x01000000" name="PID56"/>
          <bitfield caption="Peripheral Clock 57 Enable" mask="0x02000000" name="PID57"/>
          <bitfield caption="Peripheral Clock 58 Enable" mask="0x04000000" name="PID58"/>
          <bitfield caption="Peripheral Clock 59 Enable" mask="0x08000000" name="PID59"/>
          <bitfield caption="Peripheral Clock 60 Enable" mask="0x10000000" name="PID60"/>
          <bitfield caption="Peripheral Clock 61 Enable" mask="0x20000000" name="PID61"/>
          <bitfield caption="Peripheral Clock 62 Enable" mask="0x40000000" name="PID62"/>
          <bitfield caption="Peripheral Clock 63 Enable" mask="0x80000000" name="PID63"/>
        </register>
        <register caption="Peripheral Clock Disable Register 1" name="PMC_PCDR1" offset="0x0104" rw="W" size="4">
          <bitfield caption="Peripheral Clock 32 Disable" mask="0x00000001" name="PID32"/>
          <bitfield caption="Peripheral Clock 33 Disable" mask="0x00000002" name="PID33"/>
          <bitfield caption="Peripheral Clock 34 Disable" mask="0x00000004" name="PID34"/>
          <bitfield caption="Peripheral Clock 35 Disable" mask="0x00000008" name="PID35"/>
          <bitfield caption="Peripheral Clock 36 Disable" mask="0x00000010" name="PID36"/>
          <bitfield caption="Peripheral Clock 37 Disable" mask="0x00000020" name="PID37"/>
          <bitfield caption="Peripheral Clock 38 Disable" mask="0x00000040" name="PID38"/>
          <bitfield caption="Peripheral Clock 39 Disable" mask="0x00000080" name="PID39"/>
          <bitfield caption="Peripheral Clock 40 Disable" mask="0x00000100" name="PID40"/>
          <bitfield caption="Peripheral Clock 41 Disable" mask="0x00000200" name="PID41"/>
          <bitfield caption="Peripheral Clock 42 Disable" mask="0x00000400" name="PID42"/>
          <bitfield caption="Peripheral Clock 43 Disable" mask="0x00000800" name="PID43"/>
          <bitfield caption="Peripheral Clock 44 Disable" mask="0x00001000" name="PID44"/>
          <bitfield caption="Peripheral Clock 45 Disable" mask="0x00002000" name="PID45"/>
          <bitfield caption="Peripheral Clock 46 Disable" mask="0x00004000" name="PID46"/>
          <bitfield caption="Peripheral Clock 47 Disable" mask="0x00008000" name="PID47"/>
          <bitfield caption="Peripheral Clock 48 Disable" mask="0x00010000" name="PID48"/>
          <bitfield caption="Peripheral Clock 49 Disable" mask="0x00020000" name="PID49"/>
          <bitfield caption="Peripheral Clock 50 Disable" mask="0x00040000" name="PID50"/>
          <bitfield caption="Peripheral Clock 51 Disable" mask="0x00080000" name="PID51"/>
          <bitfield caption="Peripheral Clock 52 Disable" mask="0x00100000" name="PID52"/>
          <bitfield caption="Peripheral Clock 53 Disable" mask="0x00200000" name="PID53"/>
          <bitfield caption="Peripheral Clock 54 Disable" mask="0x00400000" name="PID54"/>
          <bitfield caption="Peripheral Clock 55 Disable" mask="0x00800000" name="PID55"/>
          <bitfield caption="Peripheral Clock 56 Disable" mask="0x01000000" name="PID56"/>
          <bitfield caption="Peripheral Clock 57 Disable" mask="0x02000000" name="PID57"/>
          <bitfield caption="Peripheral Clock 58 Disable" mask="0x04000000" name="PID58"/>
          <bitfield caption="Peripheral Clock 59 Disable" mask="0x08000000" name="PID59"/>
          <bitfield caption="Peripheral Clock 60 Disable" mask="0x10000000" name="PID60"/>
          <bitfield caption="Peripheral Clock 61 Disable" mask="0x20000000" name="PID61"/>
          <bitfield caption="Peripheral Clock 62 Disable" mask="0x40000000" name="PID62"/>
          <bitfield caption="Peripheral Clock 63 Disable" mask="0x80000000" name="PID63"/>
        </register>
        <register caption="Peripheral Clock Status Register 1" name="PMC_PCSR1" offset="0x0108" rw="R" size="4">
          <bitfield caption="Peripheral Clock 32 Status" mask="0x00000001" name="PID32"/>
          <bitfield caption="Peripheral Clock 33 Status" mask="0x00000002" name="PID33"/>
          <bitfield caption="Peripheral Clock 34 Status" mask="0x00000004" name="PID34"/>
          <bitfield caption="Peripheral Clock 35 Status" mask="0x00000008" name="PID35"/>
          <bitfield caption="Peripheral Clock 36 Status" mask="0x00000010" name="PID36"/>
          <bitfield caption="Peripheral Clock 37 Status" mask="0x00000020" name="PID37"/>
          <bitfield caption="Peripheral Clock 38 Status" mask="0x00000040" name="PID38"/>
          <bitfield caption="Peripheral Clock 39 Status" mask="0x00000080" name="PID39"/>
          <bitfield caption="Peripheral Clock 40 Status" mask="0x00000100" name="PID40"/>
          <bitfield caption="Peripheral Clock 41 Status" mask="0x00000200" name="PID41"/>
          <bitfield caption="Peripheral Clock 42 Status" mask="0x00000400" name="PID42"/>
          <bitfield caption="Peripheral Clock 43 Status" mask="0x00000800" name="PID43"/>
          <bitfield caption="Peripheral Clock 44 Status" mask="0x00001000" name="PID44"/>
          <bitfield caption="Peripheral Clock 45 Status" mask="0x00002000" name="PID45"/>
          <bitfield caption="Peripheral Clock 46 Status" mask="0x00004000" name="PID46"/>
          <bitfield caption="Peripheral Clock 47 Status" mask="0x00008000" name="PID47"/>
          <bitfield caption="Peripheral Clock 48 Status" mask="0x00010000" name="PID48"/>
          <bitfield caption="Peripheral Clock 49 Status" mask="0x00020000" name="PID49"/>
          <bitfield caption="Peripheral Clock 50 Status" mask="0x00040000" name="PID50"/>
          <bitfield caption="Peripheral Clock 51 Status" mask="0x00080000" name="PID51"/>
          <bitfield caption="Peripheral Clock 52 Status" mask="0x00100000" name="PID52"/>
          <bitfield caption="Peripheral Clock 53 Status" mask="0x00200000" name="PID53"/>
          <bitfield caption="Peripheral Clock 54 Status" mask="0x00400000" name="PID54"/>
          <bitfield caption="Peripheral Clock 55 Status" mask="0x00800000" name="PID55"/>
          <bitfield caption="Peripheral Clock 56 Status" mask="0x01000000" name="PID56"/>
          <bitfield caption="Peripheral Clock 57 Status" mask="0x02000000" name="PID57"/>
          <bitfield caption="Peripheral Clock 58 Status" mask="0x04000000" name="PID58"/>
          <bitfield caption="Peripheral Clock 59 Status" mask="0x08000000" name="PID59"/>
          <bitfield caption="Peripheral Clock 60 Status" mask="0x10000000" name="PID60"/>
          <bitfield caption="Peripheral Clock 61 Status" mask="0x20000000" name="PID61"/>
          <bitfield caption="Peripheral Clock 62 Status" mask="0x40000000" name="PID62"/>
          <bitfield caption="Peripheral Clock 63 Status" mask="0x80000000" name="PID63"/>
        </register>
        <register caption="Peripheral Control Register" name="PMC_PCR" offset="0x010C" rw="RW" size="4">
          <bitfield caption="Peripheral ID" mask="0x0000007F" name="PID"/>
          <bitfield caption="Generic Clock Source Selection" mask="0x00000700" name="GCKCSS" values="PMC_PCR__GCKCSS"/>
          <bitfield caption="Command" mask="0x00001000" name="CMD"/>
          <bitfield caption="Generic Clock Division Ratio" mask="0x0FF00000" name="GCKDIV"/>
          <bitfield caption="Enable" mask="0x10000000" name="EN"/>
          <bitfield caption="Generic Clock Enable" mask="0x20000000" name="GCKEN"/>
        </register>
        <register caption="Oscillator Calibration Register" name="PMC_OCR" offset="0x0110" rw="RW" size="4">
          <bitfield caption="12 MHz RC Oscillator Calibration Bits" mask="0x0000007F" name="CAL"/>
          <bitfield caption="Selection of RC Oscillator Calibration Bits" mask="0x00000080" name="SEL"/>
        </register>
        <register caption="SleepWalking Enable Register 0" name="PMC_SLPWK_ER0" offset="0x0114" rw="W" size="4">
          <bitfield caption="Peripheral 19 SleepWalking Enable" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral 20 SleepWalking Enable" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral 21 SleepWalking Enable" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral 22 SleepWalking Enable" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral 23 SleepWalking Enable" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral 24 SleepWalking Enable" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral 25 SleepWalking Enable" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral 26 SleepWalking Enable" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral 27 SleepWalking Enable" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral 28 SleepWalking Enable" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral 29 SleepWalking Enable" mask="0x20000000" name="PID29"/>
          <bitfield caption="Peripheral 30 SleepWalking Enable" mask="0x40000000" name="PID30"/>
        </register>
        <register caption="SleepWalking Disable Register 0" name="PMC_SLPWK_DR0" offset="0x0118" rw="W" size="4">
          <bitfield caption="Peripheral 19 SleepWalking Disable" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral 20 SleepWalking Disable" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral 21 SleepWalking Disable" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral 22 SleepWalking Disable" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral 23 SleepWalking Disable" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral 24 SleepWalking Disable" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral 25 SleepWalking Disable" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral 26 SleepWalking Disable" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral 27 SleepWalking Disable" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral 28 SleepWalking Disable" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral 29 SleepWalking Disable" mask="0x20000000" name="PID29"/>
          <bitfield caption="Peripheral 30 SleepWalking Disable" mask="0x40000000" name="PID30"/>
        </register>
        <register caption="SleepWalking Status Register 0" name="PMC_SLPWK_SR0" offset="0x011C" rw="R" size="4">
          <bitfield caption="Peripheral 19 SleepWalking Status" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral 20 SleepWalking Status" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral 21 SleepWalking Status" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral 22 SleepWalking Status" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral 23 SleepWalking Status" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral 24 SleepWalking Status" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral 25 SleepWalking Status" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral 26 SleepWalking Status" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral 27 SleepWalking Status" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral 28 SleepWalking Status" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral 29 SleepWalking Status" mask="0x20000000" name="PID29"/>
          <bitfield caption="Peripheral 30 SleepWalking Status" mask="0x40000000" name="PID30"/>
        </register>
        <register caption="SleepWalking Activity Status Register 0" name="PMC_SLPWK_ASR0" offset="0x0120" rw="R" size="4">
          <bitfield caption="Peripheral 19 Activity Status" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral 20 Activity Status" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral 21 Activity Status" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral 22 Activity Status" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral 23 Activity Status" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral 24 Activity Status" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral 25 Activity Status" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral 26 Activity Status" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral 27 Activity Status" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral 28 Activity Status" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral 29 Activity Status" mask="0x20000000" name="PID29"/>
          <bitfield caption="Peripheral 30 Activity Status" mask="0x40000000" name="PID30"/>
        </register>
        <register caption="SleepWalking Enable Register 1" name="PMC_SLPWK_ER1" offset="0x0134" rw="W" size="4">
          <bitfield caption="Peripheral 33 SleepWalking Enable" mask="0x00000002" name="PID33"/>
          <bitfield caption="Peripheral 34 SleepWalking Enable" mask="0x00000004" name="PID34"/>
          <bitfield caption="Peripheral 40 SleepWalking Enable" mask="0x00000100" name="PID40"/>
        </register>
        <register caption="SleepWalking Disable Register 1" name="PMC_SLPWK_DR1" offset="0x0138" rw="W" size="4">
          <bitfield caption="Peripheral 33 SleepWalking Disable" mask="0x00000002" name="PID33"/>
          <bitfield caption="Peripheral 34 SleepWalking Disable" mask="0x00000004" name="PID34"/>
          <bitfield caption="Peripheral 40 SleepWalking Disable" mask="0x00000100" name="PID40"/>
        </register>
        <register caption="SleepWalking Status Register 1" name="PMC_SLPWK_SR1" offset="0x013C" rw="R" size="4">
          <bitfield caption="Peripheral 33 SleepWalking Status" mask="0x00000002" name="PID33"/>
          <bitfield caption="Peripheral 34 SleepWalking Status" mask="0x00000004" name="PID34"/>
          <bitfield caption="Peripheral 40 SleepWalking Status" mask="0x00000100" name="PID40"/>
        </register>
        <register caption="SleepWalking Activity Status Register 1" name="PMC_SLPWK_ASR1" offset="0x0140" rw="R" size="4">
          <bitfield caption="Peripheral 33 Activity Status" mask="0x00000002" name="PID33"/>
          <bitfield caption="Peripheral 34 Activity Status" mask="0x00000004" name="PID34"/>
          <bitfield caption="Peripheral 40 Activity Status" mask="0x00000100" name="PID40"/>
        </register>
        <register caption="SleepWalking Activity In Progress Register" name="PMC_SLPWK_AIPR" offset="0x0144" rw="R" size="4">
          <bitfield caption="Activity In Progress" mask="0x00000001" name="AIP"/>
        </register>
        <register caption="SleepWalking Control Register" name="PMC_SLPWKCR" offset="0x0148" rw="RW" size="4">
          <bitfield caption="Peripheral ID" mask="0x0000007F" name="PID"/>
          <bitfield caption="Command" mask="0x00001000" name="CMD"/>
          <bitfield caption="Activity Status Register" mask="0x00010000" name="ASR"/>
          <bitfield caption="SleepWalking Status Register" mask="0x10000000" name="SLPWKSR"/>
        </register>
        <register caption="Audio PLL Register 0" name="PMC_AUDIO_PLL0" offset="0x014C" rw="RW" size="4">
          <bitfield caption="PLL Enable" mask="0x00000001" name="PLLEN"/>
          <bitfield caption="Pad Clock Enable" mask="0x00000002" name="PADEN"/>
          <bitfield caption="PMC Clock Enable" mask="0x00000004" name="PMCEN"/>
          <bitfield caption="Audio PLL Reset" mask="0x00000008" name="RESETN"/>
          <bitfield caption="PLL Loop Filter Selection" mask="0x000000F0" name="PLLFLT"/>
          <bitfield caption="Loop Divider Ratio" mask="0x00007F00" name="ND"/>
          <bitfield caption="Output Divider Ratio for PMC Clock" mask="0x007F0000" name="QDPMC"/>
          <bitfield caption="Digitally Controlled Oscillator Filter Selection" mask="0x0F000000" name="DCO_FILTER"/>
          <bitfield caption="Digitally Controlled Oscillator Gain Selection" mask="0x30000000" name="DCO_GAIN"/>
        </register>
        <register caption="Audio PLL Register 1" name="PMC_AUDIO_PLL1" offset="0x0150" rw="RW" size="4">
          <bitfield caption="Fractional Loop Divider Setting" mask="0x003FFFFF" name="FRACR"/>
          <bitfield caption="Divider Value" mask="0x03000000" name="DIV" values="PMC_AUDIO_PLL1__DIV"/>
          <bitfield caption="Output Divider Ratio for Pad Clock" mask="0x7C000000" name="QDAUDIO"/>
        </register>
      </register-group>
      <value-group caption="Password" name="CKGR_MOR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0x37"/>
      </value-group>
      <value-group caption="Master/Processor Clock Source Selection" name="PMC_MCKR__CSS">
        <value caption="Slow clock is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="Main clock is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLACK is selected" name="PLLA_CLK" value="0x2"/>
        <value caption="UPLL Clock is selected" name="UPLL_CLK" value="0x3"/>
      </value-group>
      <value-group caption="Master/Processor Clock Prescaler" name="PMC_MCKR__PRES">
        <value caption="Selected clock" name="CLOCK" value="0x0"/>
        <value caption="Selected clock divided by 2" name="CLOCK_DIV2" value="0x1"/>
        <value caption="Selected clock divided by 4" name="CLOCK_DIV4" value="0x2"/>
        <value caption="Selected clock divided by 8" name="CLOCK_DIV8" value="0x3"/>
        <value caption="Selected clock divided by 16" name="CLOCK_DIV16" value="0x4"/>
        <value caption="Selected clock divided by 32" name="CLOCK_DIV32" value="0x5"/>
        <value caption="Selected clock divided by 64" name="CLOCK_DIV64" value="0x6"/>
      </value-group>
      <value-group caption="Master Clock Division" name="PMC_MCKR__MDIV">
        <value caption="Master Clock is Prescaler Output Clock divided by 1.Warning: DDRCK is not available." name="EQ_PCK" value="0x0"/>
        <value caption="Master Clock is Prescaler Output Clock divided by 2. DDRCK is equal to MCK." name="PCK_DIV2" value="0x1"/>
        <value caption="Master Clock is Prescaler Output Clock divided by 4. DDRCK is equal to MCK." name="PCK_DIV4" value="0x2"/>
        <value caption="Master Clock is Prescaler Output Clock divided by 3. DDRCK is equal to MCK." name="PCK_DIV3" value="0x3"/>
      </value-group>
      <value-group caption="AHB 32-bit Matrix Divisor" name="PMC_MCKR__H32MXDIV">
        <value caption="The AHB 32-bit Matrix frequency is equal to the AHB 64-bit Matrix frequency. It is possible only if the AHB 64-bit Matrix frequency does not exceed 83 MHz." name="H32MXDIV1" value="0"/>
        <value caption="The AHB 32-bit Matrix frequency is equal to the AHB 64-bit Matrix frequency divided by 2." name="H32MXDIV2" value="1"/>
      </value-group>
      <value-group caption="Master Clock Source Selection" name="PMC_PCK__CSS">
        <value caption="Slow clock is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="Main clock is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLACK is selected" name="PLLA_CLK" value="0x2"/>
        <value caption="UPLL Clock is selected" name="UPLL_CLK" value="0x3"/>
        <value caption="Master Clock is selected" name="MCK_CLK" value="0x4"/>
        <value caption="Audio PLL clock is selected" name="AUDIO_CLK" value="0x5"/>
      </value-group>
      <value-group caption="Write Protection Key" name="PMC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x504D43"/>
      </value-group>
      <value-group caption="Generic Clock Source Selection" name="PMC_PCR__GCKCSS">
        <value caption="Slow clock is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="Main clock is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLACK is selected" name="PLLA_CLK" value="0x2"/>
        <value caption="UPLL Clock is selected" name="UPLL_CLK" value="0x3"/>
        <value caption="Master Clock is selected" name="MCK_CLK" value="0x4"/>
        <value caption="Audio PLL clock is selected" name="AUDIO_CLK" value="0x5"/>
      </value-group>
      <value-group caption="Divider Value" name="PMC_AUDIO_PLL1__DIV">
        <value caption="Divide by 2" name="DIV2" value="0x2"/>
        <value caption="Divide by 3" name="DIV3" value="0x3"/>
      </value-group>
    </module>
    <module caption="Peripheral Touch Controller" id="44038" name="PTC" version="G">
      <register-group name="PTC">
        <register caption="PTC Command Register" name="PTC_CMD" offset="0x28" rw="W" size="1">
          <bitfield caption="Host Command" mask="0x0000000f" name="CMD" values="PTC_CMD__CMD"/>
        </register>
        <register caption="PTC Interrupt Status Register" name="PTC_ISR" offset="0x30" rw="RW" size="1">
          <bitfield caption="Notification to the Firmware" mask="0x00000001" name="NOTIFY0"/>
          <bitfield caption="IRQ0" mask="0x00000010" name="IRQ0"/>
          <bitfield caption="IRQ1" mask="0x00000020" name="IRQ1"/>
          <bitfield caption="IRQ2" mask="0x00000040" name="IRQ2"/>
          <bitfield caption="IRQ3" mask="0x00000080" name="IRQ3"/>
        </register>
        <register caption="PTC Enable Register" name="PTC_IED" offset="0x35" rw="W" size="1">
          <bitfield caption="IER0" mask="0x00000010" name="IER0"/>
          <bitfield caption="IER1" mask="0x00000020" name="IER1"/>
          <bitfield caption="IER2" mask="0x00000040" name="IER2"/>
          <bitfield caption="IER3" mask="0x00000080" name="IER3"/>
        </register>
      </register-group>
      <value-group caption="Issues commands to the pPP" name="PTC_CMD__CMD">
        <value caption="-" name="NO_ACTION" value="0x0"/>
        <value caption="Waits for ongoing execution to complete, then stops." name="STOP" value="0x1"/>
        <value caption="Stops and resets" name="REST" value="0x2"/>
        <value caption="Stops without waiting for ongoing execution to complete." name="ABORT" value="0x4"/>
        <value caption="Starts execution (from stopped state)" name="RUN" value="0x5"/>
      </value-group>
    </module>
    <module caption="Pulse Width Modulation Controller" id="6343" name="PWM" version="ZC">
      <register-group name="PWM_CH_NUM" size="32">
        <register caption="PWM Channel Mode Register" name="PWM_CMR" offset="0x0" rw="RW" size="4">
          <bitfield caption="Channel Prescaler" mask="0x0000000F" name="CPRE" values="PWM_CMR0__CPRE"/>
          <bitfield caption="Channel Alignment" mask="0x00000100" name="CALG" values="PWM_CMR0__CALG"/>
          <bitfield caption="Channel Polarity" mask="0x00000200" name="CPOL" values="PWM_CMR0__CPOL"/>
          <bitfield caption="Counter Event Selection" mask="0x00000400" name="CES" values="PWM_CMR0__CES"/>
          <bitfield caption="Update Selection" mask="0x00000800" name="UPDS" values="PWM_CMR0__UPDS"/>
          <bitfield caption="Disabled Polarity Inverted" mask="0x00001000" name="DPOLI"/>
          <bitfield caption="Timer Counter Trigger Selection" mask="0x00002000" name="TCTS"/>
          <bitfield caption="Dead-Time Generator Enable" mask="0x00010000" name="DTE"/>
          <bitfield caption="Dead-Time PWMHx Output Inverted" mask="0x00020000" name="DTHI"/>
          <bitfield caption="Dead-Time PWMLx Output Inverted" mask="0x00040000" name="DTLI"/>
          <bitfield caption="Push-Pull Mode" mask="0x00080000" name="PPM"/>
        </register>
        <register caption="PWM Channel Duty Cycle Register" name="PWM_CDTY" offset="0x4" rw="RW" size="4">
          <bitfield caption="Channel Duty-Cycle" mask="0x00FFFFFF" name="CDTY"/>
        </register>
        <register caption="PWM Channel Duty Cycle Update Register" name="PWM_CDTYUPD" offset="0x8" rw="W" size="4">
          <bitfield caption="Channel Duty-Cycle Update" mask="0x00FFFFFF" name="CDTYUPD"/>
        </register>
        <register caption="PWM Channel Period Register" name="PWM_CPRD" offset="0xC" rw="RW" size="4">
          <bitfield caption="Channel Period" mask="0x00FFFFFF" name="CPRD"/>
        </register>
        <register caption="PWM Channel Period Update Register" name="PWM_CPRDUPD" offset="0x10" rw="W" size="4">
          <bitfield caption="Channel Period Update" mask="0x00FFFFFF" name="CPRDUPD"/>
        </register>
        <register caption="PWM Channel Counter Register" name="PWM_CCNT" offset="0x14" rw="R" size="4">
          <bitfield caption="Channel Counter Register" mask="0x00FFFFFF" name="CNT"/>
        </register>
        <register caption="PWM Channel Dead Time Register" name="PWM_DT" offset="0x18" rw="RW" size="4">
          <bitfield caption="Dead-Time Value for PWMHx Output" mask="0x0000FFFF" name="DTH"/>
          <bitfield caption="Dead-Time Value for PWMLx Output" mask="0xFFFF0000" name="DTL"/>
        </register>
        <register caption="PWM Channel Dead Time Update Register" name="PWM_DTUPD" offset="0x1C" rw="W" size="4">
          <bitfield caption="Dead-Time Value Update for PWMHx Output" mask="0x0000FFFF" name="DTHUPD"/>
          <bitfield caption="Dead-Time Value Update for PWMLx Output" mask="0xFFFF0000" name="DTLUPD"/>
        </register>
      </register-group>
      <register-group name="PWM_CMP" size="16">
        <register caption="PWM Comparison 0 Value Register" name="PWM_CMPV" offset="0x0" rw="RW" size="4">
          <bitfield caption="Comparison x Value" mask="0x00FFFFFF" name="CV"/>
          <bitfield caption="Comparison x Value Mode" mask="0x01000000" name="CVM" values="PWM_CMPV0__CVM"/>
        </register>
        <register caption="PWM Comparison 0 Value Update Register" name="PWM_CMPVUPD" offset="0x4" rw="W" size="4">
          <bitfield caption="Comparison x Value Update" mask="0x00FFFFFF" name="CVUPD"/>
          <bitfield caption="Comparison x Value Mode Update" mask="0x01000000" name="CVMUPD"/>
        </register>
        <register caption="PWM Comparison 0 Mode Register" name="PWM_CMPM" offset="0x8" rw="RW" size="4">
          <bitfield caption="Comparison x Enable" mask="0x00000001" name="CEN"/>
          <bitfield caption="Comparison x Trigger" mask="0x000000F0" name="CTR"/>
          <bitfield caption="Comparison x Period" mask="0x00000F00" name="CPR"/>
          <bitfield caption="Comparison x Period Counter" mask="0x0000F000" name="CPRCNT"/>
          <bitfield caption="Comparison x Update Period" mask="0x000F0000" name="CUPR"/>
          <bitfield caption="Comparison x Update Period Counter" mask="0x00F00000" name="CUPRCNT"/>
        </register>
        <register caption="PWM Comparison 0 Mode Update Register" name="PWM_CMPMUPD" offset="0xC" rw="W" size="4">
          <bitfield caption="Comparison x Enable Update" mask="0x00000001" name="CENUPD"/>
          <bitfield caption="Comparison x Trigger Update" mask="0x000000F0" name="CTRUPD"/>
          <bitfield caption="Comparison x Period Update" mask="0x00000F00" name="CPRUPD"/>
          <bitfield caption="Comparison x Update Period Update" mask="0x000F0000" name="CUPRUPD"/>
        </register>
      </register-group>
      <register-group name="PWM">
        <register caption="PWM Clock Register" name="PWM_CLK" offset="0x00" rw="RW" size="4">
          <bitfield caption="CLKA Divide Factor" mask="0x000000FF" name="DIVA" values="PWM_CLK__DIVA"/>
          <bitfield caption="CLKA Source Clock Selection" mask="0x00000F00" name="PREA" values="PWM_CLK__PREA"/>
          <bitfield caption="CLKB Divide Factor" mask="0x00FF0000" name="DIVB" values="PWM_CLK__DIVB"/>
          <bitfield caption="CLKB Source Clock Selection" mask="0x0F000000" name="PREB" values="PWM_CLK__PREB"/>
        </register>
        <register caption="PWM Enable Register" name="PWM_ENA" offset="0x04" rw="W" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Channel ID" mask="0x00000008" name="CHID3"/>
        </register>
        <register caption="PWM Disable Register" name="PWM_DIS" offset="0x08" rw="W" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Channel ID" mask="0x00000008" name="CHID3"/>
        </register>
        <register caption="PWM Status Register" name="PWM_SR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Channel ID" mask="0x00000008" name="CHID3"/>
        </register>
        <register caption="PWM Interrupt Enable Register 1" name="PWM_IER1" offset="0x10" rw="W" size="4" atomic-op="set:PWM_IMR1">
          <bitfield caption="Counter Event on Channel 0 Interrupt Enable" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1 Interrupt Enable" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2 Interrupt Enable" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Counter Event on Channel 3 Interrupt Enable" mask="0x00000008" name="CHID3"/>
          <bitfield caption="Fault Protection Trigger on Channel 0 Interrupt Enable" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1 Interrupt Enable" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2 Interrupt Enable" mask="0x00040000" name="FCHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 3 Interrupt Enable" mask="0x00080000" name="FCHID3"/>
        </register>
        <register caption="PWM Interrupt Disable Register 1" name="PWM_IDR1" offset="0x14" rw="W" size="4" atomic-op="clear:PWM_IMR1">
          <bitfield caption="Counter Event on Channel 0 Interrupt Disable" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1 Interrupt Disable" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2 Interrupt Disable" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Counter Event on Channel 3 Interrupt Disable" mask="0x00000008" name="CHID3"/>
          <bitfield caption="Fault Protection Trigger on Channel 0 Interrupt Disable" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1 Interrupt Disable" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2 Interrupt Disable" mask="0x00040000" name="FCHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 3 Interrupt Disable" mask="0x00080000" name="FCHID3"/>
        </register>
        <register caption="PWM Interrupt Mask Register 1" name="PWM_IMR1" offset="0x18" rw="R" size="4" atomic-op="read:PWM_IMR1">
          <bitfield caption="Counter Event on Channel 0 Interrupt Mask" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1 Interrupt Mask" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2 Interrupt Mask" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Counter Event on Channel 3 Interrupt Mask" mask="0x00000008" name="CHID3"/>
          <bitfield caption="Fault Protection Trigger on Channel 0 Interrupt Mask" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1 Interrupt Mask" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2 Interrupt Mask" mask="0x00040000" name="FCHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 3 Interrupt Mask" mask="0x00080000" name="FCHID3"/>
        </register>
        <register caption="PWM Interrupt Status Register 1" name="PWM_ISR1" offset="0x1C" rw="R" size="4" atomic-op="clear:PWM_ISR1">
          <bitfield caption="Counter Event on Channel 0" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Counter Event on Channel 3" mask="0x00000008" name="CHID3"/>
          <bitfield caption="Fault Protection Trigger on Channel 0" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2" mask="0x00040000" name="FCHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 3" mask="0x00080000" name="FCHID3"/>
        </register>
        <register caption="PWM Sync Channels Mode Register" name="PWM_SCM" offset="0x20" rw="RW" size="4">
          <bitfield caption="Synchronous Channel 0" mask="0x00000001" name="SYNC0"/>
          <bitfield caption="Synchronous Channel 1" mask="0x00000002" name="SYNC1"/>
          <bitfield caption="Synchronous Channel 2" mask="0x00000004" name="SYNC2"/>
          <bitfield caption="Synchronous Channel 3" mask="0x00000008" name="SYNC3"/>
          <bitfield caption="Synchronous Channels Update Mode" mask="0x00030000" name="UPDM" values="PWM_SCM__UPDM"/>
          <bitfield caption="DMA Controller Transfer Request Mode" mask="0x00100000" name="PTRM"/>
          <bitfield caption="DMA Controller Transfer Request Comparison Selection" mask="0x00E00000" name="PTRCS"/>
        </register>
        <register caption="PWM DMA Register" name="PWM_DMAR" offset="0x24" rw="W" size="4">
          <bitfield caption="Duty-Cycle Holding Register for DMA Access" mask="0x00FFFFFF" name="DMADUTY"/>
        </register>
        <register caption="PWM Sync Channels Update Control Register" name="PWM_SCUC" offset="0x28" rw="RW" size="4">
          <bitfield caption="Synchronous Channels Update Unlock" mask="0x00000001" name="UPDULOCK"/>
        </register>
        <register caption="PWM Sync Channels Update Period Register" name="PWM_SCUP" offset="0x2C" rw="RW" size="4">
          <bitfield caption="Update Period" mask="0x0000000F" name="UPR"/>
          <bitfield caption="Update Period Counter" mask="0x000000F0" name="UPRCNT"/>
        </register>
        <register caption="PWM Sync Channels Update Period Update Register" name="PWM_SCUPUPD" offset="0x30" rw="W" size="4">
          <bitfield caption="Update Period Update" mask="0x0000000F" name="UPRUPD"/>
        </register>
        <register caption="PWM Interrupt Enable Register 2" name="PWM_IER2" offset="0x34" rw="W" size="4" atomic-op="set:PWM_IMR2">
          <bitfield caption="Write Ready for Synchronous Channels Update Interrupt Enable" mask="0x00000001" name="WRDY"/>
          <bitfield caption="Synchronous Channels Update Underrun Error Interrupt Enable" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match Interrupt Enable" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match Interrupt Enable" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match Interrupt Enable" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match Interrupt Enable" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match Interrupt Enable" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match Interrupt Enable" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match Interrupt Enable" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match Interrupt Enable" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update Interrupt Enable" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update Interrupt Enable" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update Interrupt Enable" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update Interrupt Enable" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update Interrupt Enable" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update Interrupt Enable" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update Interrupt Enable" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update Interrupt Enable" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWM Interrupt Disable Register 2" name="PWM_IDR2" offset="0x38" rw="W" size="4" atomic-op="clear:PWM_IMR2">
          <bitfield caption="Write Ready for Synchronous Channels Update Interrupt Disable" mask="0x00000001" name="WRDY"/>
          <bitfield caption="Synchronous Channels Update Underrun Error Interrupt Disable" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match Interrupt Disable" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match Interrupt Disable" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match Interrupt Disable" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match Interrupt Disable" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match Interrupt Disable" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match Interrupt Disable" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match Interrupt Disable" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match Interrupt Disable" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update Interrupt Disable" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update Interrupt Disable" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update Interrupt Disable" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update Interrupt Disable" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update Interrupt Disable" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update Interrupt Disable" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update Interrupt Disable" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update Interrupt Disable" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWM Interrupt Mask Register 2" name="PWM_IMR2" offset="0x3C" rw="R" size="4" atomic-op="read:PWM_IMR2">
          <bitfield caption="Write Ready for Synchronous Channels Update Interrupt Mask" mask="0x00000001" name="WRDY"/>
          <bitfield caption="Synchronous Channels Update Underrun Error Interrupt Mask" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match Interrupt Mask" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match Interrupt Mask" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match Interrupt Mask" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match Interrupt Mask" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match Interrupt Mask" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match Interrupt Mask" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match Interrupt Mask" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match Interrupt Mask" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update Interrupt Mask" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update Interrupt Mask" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update Interrupt Mask" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update Interrupt Mask" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update Interrupt Mask" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update Interrupt Mask" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update Interrupt Mask" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update Interrupt Mask" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWM Interrupt Status Register 2" name="PWM_ISR2" offset="0x40" rw="R" size="4" atomic-op="clear:PWM_ISR2">
          <bitfield caption="Write Ready for Synchronous Channels Update" mask="0x00000001" name="WRDY"/>
          <bitfield caption="Synchronous Channels Update Underrun Error" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWM Output Override Value Register" name="PWM_OOV" offset="0x44" rw="RW" size="4">
          <bitfield caption="Output Override Value for PWMH output of the channel 0" mask="0x00000001" name="OOVH0"/>
          <bitfield caption="Output Override Value for PWMH output of the channel 1" mask="0x00000002" name="OOVH1"/>
          <bitfield caption="Output Override Value for PWMH output of the channel 2" mask="0x00000004" name="OOVH2"/>
          <bitfield caption="Output Override Value for PWMH output of the channel 3" mask="0x00000008" name="OOVH3"/>
          <bitfield caption="Output Override Value for PWML output of the channel 0" mask="0x00010000" name="OOVL0"/>
          <bitfield caption="Output Override Value for PWML output of the channel 1" mask="0x00020000" name="OOVL1"/>
          <bitfield caption="Output Override Value for PWML output of the channel 2" mask="0x00040000" name="OOVL2"/>
          <bitfield caption="Output Override Value for PWML output of the channel 3" mask="0x00080000" name="OOVL3"/>
        </register>
        <register caption="PWM Output Selection Register" name="PWM_OS" offset="0x48" rw="RW" size="4">
          <bitfield caption="Output Selection for PWMH output of the channel 0" mask="0x00000001" name="OSH0"/>
          <bitfield caption="Output Selection for PWMH output of the channel 1" mask="0x00000002" name="OSH1"/>
          <bitfield caption="Output Selection for PWMH output of the channel 2" mask="0x00000004" name="OSH2"/>
          <bitfield caption="Output Selection for PWMH output of the channel 3" mask="0x00000008" name="OSH3"/>
          <bitfield caption="Output Selection for PWML output of the channel 0" mask="0x00010000" name="OSL0"/>
          <bitfield caption="Output Selection for PWML output of the channel 1" mask="0x00020000" name="OSL1"/>
          <bitfield caption="Output Selection for PWML output of the channel 2" mask="0x00040000" name="OSL2"/>
          <bitfield caption="Output Selection for PWML output of the channel 3" mask="0x00080000" name="OSL3"/>
        </register>
        <register caption="PWM Output Selection Set Register" name="PWM_OSS" offset="0x4C" rw="W" size="4">
          <bitfield caption="Output Selection Set for PWMH output of the channel 0" mask="0x00000001" name="OSSH0"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 1" mask="0x00000002" name="OSSH1"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 2" mask="0x00000004" name="OSSH2"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 3" mask="0x00000008" name="OSSH3"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 0" mask="0x00010000" name="OSSL0"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 1" mask="0x00020000" name="OSSL1"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 2" mask="0x00040000" name="OSSL2"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 3" mask="0x00080000" name="OSSL3"/>
        </register>
        <register caption="PWM Output Selection Clear Register" name="PWM_OSC" offset="0x50" rw="W" size="4">
          <bitfield caption="Output Selection Clear for PWMH output of the channel 0" mask="0x00000001" name="OSCH0"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 1" mask="0x00000002" name="OSCH1"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 2" mask="0x00000004" name="OSCH2"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 3" mask="0x00000008" name="OSCH3"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 0" mask="0x00010000" name="OSCL0"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 1" mask="0x00020000" name="OSCL1"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 2" mask="0x00040000" name="OSCL2"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 3" mask="0x00080000" name="OSCL3"/>
        </register>
        <register caption="PWM Output Selection Set Update Register" name="PWM_OSSUPD" offset="0x54" rw="W" size="4">
          <bitfield caption="Output Selection Set for PWMH output of the channel 0" mask="0x00000001" name="OSSUPH0"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 1" mask="0x00000002" name="OSSUPH1"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 2" mask="0x00000004" name="OSSUPH2"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 3" mask="0x00000008" name="OSSUPH3"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 0" mask="0x00010000" name="OSSUPL0"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 1" mask="0x00020000" name="OSSUPL1"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 2" mask="0x00040000" name="OSSUPL2"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 3" mask="0x00080000" name="OSSUPL3"/>
        </register>
        <register caption="PWM Output Selection Clear Update Register" name="PWM_OSCUPD" offset="0x58" rw="W" size="4">
          <bitfield caption="Output Selection Clear for PWMH output of the channel 0" mask="0x00000001" name="OSCUPH0"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 1" mask="0x00000002" name="OSCUPH1"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 2" mask="0x00000004" name="OSCUPH2"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 3" mask="0x00000008" name="OSCUPH3"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 0" mask="0x00010000" name="OSCUPL0"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 1" mask="0x00020000" name="OSCUPL1"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 2" mask="0x00040000" name="OSCUPL2"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 3" mask="0x00080000" name="OSCUPL3"/>
        </register>
        <register caption="PWM Fault Mode Register" name="PWM_FMR" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Fault Polarity" mask="0x000000FF" name="FPOL"/>
          <bitfield caption="Fault Activation Mode" mask="0x0000FF00" name="FMOD"/>
          <bitfield caption="Fault Filtering" mask="0x00FF0000" name="FFIL"/>
        </register>
        <register caption="PWM Fault Status Register" name="PWM_FSR" offset="0x60" rw="R" size="4">
          <bitfield caption="Fault Input Value" mask="0x000000FF" name="FIV"/>
          <bitfield caption="Fault Status" mask="0x0000FF00" name="FS"/>
        </register>
        <register caption="PWM Fault Clear Register" name="PWM_FCR" offset="0x64" rw="W" size="4">
          <bitfield caption="Fault Clear" mask="0x000000FF" name="FCLR"/>
        </register>
        <register caption="PWM Fault Protection Value Register 1" name="PWM_FPV1" offset="0x68" rw="RW" size="4">
          <bitfield caption="Fault Protection Value for PWMH output on channel 0" mask="0x00000001" name="FPVH0"/>
          <bitfield caption="Fault Protection Value for PWMH output on channel 1" mask="0x00000002" name="FPVH1"/>
          <bitfield caption="Fault Protection Value for PWMH output on channel 2" mask="0x00000004" name="FPVH2"/>
          <bitfield caption="Fault Protection Value for PWMH output on channel 3" mask="0x00000008" name="FPVH3"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 0" mask="0x00010000" name="FPVL0"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 1" mask="0x00020000" name="FPVL1"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 2" mask="0x00040000" name="FPVL2"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 3" mask="0x00080000" name="FPVL3"/>
        </register>
        <register caption="PWM Fault Protection Enable Register" name="PWM_FPE" offset="0x6C" rw="RW" size="4">
          <bitfield caption="Fault Protection Enable for channel 0" mask="0x000000FF" name="FPE0"/>
          <bitfield caption="Fault Protection Enable for channel 1" mask="0x0000FF00" name="FPE1"/>
          <bitfield caption="Fault Protection Enable for channel 2" mask="0x00FF0000" name="FPE2"/>
          <bitfield caption="Fault Protection Enable for channel 3" mask="0xFF000000" name="FPE3"/>
        </register>
        <register caption="PWM Event Line 0 Mode Register" count="2" name="PWM_ELMR" offset="0x7C" rw="RW" size="4">
          <bitfield caption="Comparison 0 Selection" mask="0x00000001" name="CSEL0"/>
          <bitfield caption="Comparison 1 Selection" mask="0x00000002" name="CSEL1"/>
          <bitfield caption="Comparison 2 Selection" mask="0x00000004" name="CSEL2"/>
          <bitfield caption="Comparison 3 Selection" mask="0x00000008" name="CSEL3"/>
          <bitfield caption="Comparison 4 Selection" mask="0x00000010" name="CSEL4"/>
          <bitfield caption="Comparison 5 Selection" mask="0x00000020" name="CSEL5"/>
          <bitfield caption="Comparison 6 Selection" mask="0x00000040" name="CSEL6"/>
          <bitfield caption="Comparison 7 Selection" mask="0x00000080" name="CSEL7"/>
        </register>
        <register caption="PWM Spread Spectrum Register" name="PWM_SSPR" offset="0xA0" rw="RW" size="4">
          <bitfield caption="Spread Spectrum Limit Value" mask="0x00FFFFFF" name="SPRD"/>
          <bitfield caption="Spread Spectrum Counter Mode" mask="0x01000000" name="SPRDM"/>
        </register>
        <register caption="PWM Spread Spectrum Update Register" name="PWM_SSPUP" offset="0xA4" rw="W" size="4">
          <bitfield caption="Spread Spectrum Limit Value Update" mask="0x00FFFFFF" name="SPRDUP"/>
        </register>
        <register caption="PWM Stepper Motor Mode Register" name="PWM_SMMR" offset="0xB0" rw="RW" size="4">
          <bitfield caption="Gray Count Enable" mask="0x00000001" name="GCEN0"/>
          <bitfield caption="Gray Count Enable" mask="0x00000002" name="GCEN1"/>
          <bitfield caption="Down Count" mask="0x00010000" name="DOWN0"/>
          <bitfield caption="Down Count" mask="0x00020000" name="DOWN1"/>
        </register>
        <register caption="PWM Fault Protection Value 2 Register" name="PWM_FPV2" offset="0xC0" rw="RW" size="4">
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 0" mask="0x00000001" name="FPZH0"/>
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 1" mask="0x00000002" name="FPZH1"/>
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 2" mask="0x00000004" name="FPZH2"/>
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 3" mask="0x00000008" name="FPZH3"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 0" mask="0x00010000" name="FPZL0"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 1" mask="0x00020000" name="FPZL1"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 2" mask="0x00040000" name="FPZL2"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 3" mask="0x00080000" name="FPZL3"/>
        </register>
        <register caption="PWM Write Protection Control Register" name="PWM_WPCR" offset="0xE4" rw="W" size="4">
          <bitfield caption="Write Protection Command" mask="0x00000003" name="WPCMD" values="PWM_WPCR__WPCMD"/>
          <bitfield caption="Write Protection Register Group 0" mask="0x00000004" name="WPRG0"/>
          <bitfield caption="Write Protection Register Group 1" mask="0x00000008" name="WPRG1"/>
          <bitfield caption="Write Protection Register Group 2" mask="0x00000010" name="WPRG2"/>
          <bitfield caption="Write Protection Register Group 3" mask="0x00000020" name="WPRG3"/>
          <bitfield caption="Write Protection Register Group 4" mask="0x00000040" name="WPRG4"/>
          <bitfield caption="Write Protection Register Group 5" mask="0x00000080" name="WPRG5"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PWM_WPCR__WPKEY"/>
        </register>
        <register caption="PWM Write Protection Status Register" name="PWM_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protect SW Status" mask="0x00000001" name="WPSWS0"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000002" name="WPSWS1"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000004" name="WPSWS2"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000008" name="WPSWS3"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000010" name="WPSWS4"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000020" name="WPSWS5"/>
          <bitfield caption="Write Protect Violation Status" mask="0x00000080" name="WPVS"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000100" name="WPHWS0"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000200" name="WPHWS1"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000400" name="WPHWS2"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000800" name="WPHWS3"/>
          <bitfield caption="Write Protect HW Status" mask="0x00001000" name="WPHWS4"/>
          <bitfield caption="Write Protect HW Status" mask="0x00002000" name="WPHWS5"/>
          <bitfield caption="Write Protect Violation Source" mask="0xFFFF0000" name="WPVSRC"/>
        </register>
        <register-group caption="PWM Comparison 0 Value Register" offset="0x130" name="PWM_CMP" size="16" count="8" name-in-module="PWM_CMP"/>
        <register-group caption="PWM Channel Mode Register" offset="0x200" name="PWM_CH_NUM" count="4" size="32" name-in-module="PWM_CH_NUM"/>
        <register caption="PWM Channel Mode Update Register (ch_num = 0)" name="PWM_CMUPD0" offset="0x400" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
        <register caption="PWM Channel Mode Update Register (ch_num = 1)" name="PWM_CMUPD1" offset="0x420" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
        <register caption="PWM External Trigger Register 1" name="PWM_ETRG1" offset="0x42C" rw="RW" size="4">
          <bitfield caption="Maximum Counter value" mask="0x00FFFFFF" name="MAXCNT"/>
          <bitfield caption="External Trigger Mode" mask="0x03000000" name="TRGMODE" values="PWM_ETRG1__TRGMODE"/>
          <bitfield caption="Edge Selection" mask="0x10000000" name="TRGEDGE" values="PWM_ETRG1__TRGEDGE"/>
          <bitfield caption="Filtered input" mask="0x20000000" name="TRGFILT"/>
          <bitfield caption="Trigger Source" mask="0x40000000" name="TRGSRC"/>
          <bitfield caption="Recoverable Fault Enable" mask="0x80000000" name="RFEN"/>
        </register>
        <register caption="PWM Leading-Edge Blanking Register 1" name="PWM_LEBR1" offset="0x430" rw="RW" size="4">
          <bitfield caption="Leading-Edge Blanking Delay for TRGINx" mask="0x0000007F" name="LEBDELAY"/>
          <bitfield caption="PWML Falling Edge Enable" mask="0x00010000" name="PWMLFEN"/>
          <bitfield caption="PWML Rising Edge Enable" mask="0x00020000" name="PWMLREN"/>
          <bitfield caption="PWMH Falling Edge Enable" mask="0x00040000" name="PWMHFEN"/>
          <bitfield caption="PWMH Rising Edge Enable" mask="0x00080000" name="PWMHREN"/>
        </register>
        <register caption="PWM External Trigger Register 2" name="PWM_ETRG2" offset="0x434" rw="RW" size="4">
          <bitfield caption="Maximum Counter value" mask="0x00FFFFFF" name="MAXCNT"/>
          <bitfield caption="External Trigger Mode" mask="0x03000000" name="TRGMODE" values="PWM_ETRG2__TRGMODE"/>
          <bitfield caption="Edge Selection" mask="0x10000000" name="TRGEDGE" values="PWM_ETRG2__TRGEDGE"/>
          <bitfield caption="Filtered input" mask="0x20000000" name="TRGFILT"/>
          <bitfield caption="Trigger Source" mask="0x40000000" name="TRGSRC"/>
          <bitfield caption="Recoverable Fault Enable" mask="0x80000000" name="RFEN"/>
        </register>
        <register caption="PWM Leading-Edge Blanking Register 2" name="PWM_LEBR2" offset="0x438" rw="RW" size="4">
          <bitfield caption="Leading-Edge Blanking Delay for TRGINx" mask="0x0000007F" name="LEBDELAY"/>
          <bitfield caption="PWML Falling Edge Enable" mask="0x00010000" name="PWMLFEN"/>
          <bitfield caption="PWML Rising Edge Enable" mask="0x00020000" name="PWMLREN"/>
          <bitfield caption="PWMH Falling Edge Enable" mask="0x00040000" name="PWMHFEN"/>
          <bitfield caption="PWMH Rising Edge Enable" mask="0x00080000" name="PWMHREN"/>
        </register>
        <register caption="PWM Channel Mode Update Register (ch_num = 2)" name="PWM_CMUPD2" offset="0x440" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
        <register caption="PWM Channel Mode Update Register (ch_num = 3)" name="PWM_CMUPD3" offset="0x460" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
      </register-group>
      <value-group caption="Channel Prescaler" name="PWM_CMR0__CPRE">
        <value caption="Peripheral clock" name="MCK" value="0x0"/>
        <value caption="Peripheral clock/2" name="MCK_DIV_2" value="0x1"/>
        <value caption="Peripheral clock/4" name="MCK_DIV_4" value="0x2"/>
        <value caption="Peripheral clock/8" name="MCK_DIV_8" value="0x3"/>
        <value caption="Peripheral clock/16" name="MCK_DIV_16" value="0x4"/>
        <value caption="Peripheral clock/32" name="MCK_DIV_32" value="0x5"/>
        <value caption="Peripheral clock/64" name="MCK_DIV_64" value="0x6"/>
        <value caption="Peripheral clock/128" name="MCK_DIV_128" value="0x7"/>
        <value caption="Peripheral clock/256" name="MCK_DIV_256" value="0x8"/>
        <value caption="Peripheral clock/512" name="MCK_DIV_512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="MCK_DIV_1024" value="0xA"/>
        <value caption="Clock A" name="CLKA" value="0xB"/>
        <value caption="Clock B" name="CLKB" value="0xC"/>
      </value-group>
      <value-group caption="" name="PWM_CMR0__CALG">
        <value caption="Left aligned" name="LEFT_ALIGNED" value="0x0"/>
        <value caption="Center aligned" name="CENTER_ALIGNED" value="0x1"/>
      </value-group>
      <value-group caption="" name="PWM_CMR0__CPOL">
        <value caption="Waveform starts at low level" name="LOW_POLARITY" value="0x0"/>
        <value caption="Waveform starts at high level" name="HIGH_POLARITY" value="0x1"/>
      </value-group>
      <value-group caption="" name="PWM_CMR0__CES">
        <value caption="At the end of PWM period" name="SINGLE_EVENT" value="0x0"/>
        <value caption="At half of PWM period AND at the end of PWM period" name="DOUBLE_EVENT" value="0x1"/>
      </value-group>
      <value-group caption="" name="PWM_CMR0__UPDS">
        <value caption="At the next end of PWM period" name="UPDATE_AT_PERIOD" value="0x0"/>
        <value caption="At the next end of Half PWM period" name="UPDATE_AT_HALF_PERIOD" value="0x1"/>
      </value-group>
      <value-group caption="CLKA Divide Factor" name="PWM_CLK__DIVA">
        <value caption="CLKA clock is turned off" name="CLKA_POFF" value="0"/>
        <value caption="CLKA clock is clock selected by PREA" name="PREA" value="1"/>
      </value-group>
      <value-group caption="CLKA Source Clock Selection" name="PWM_CLK__PREA">
        <value caption="Peripheral clock" name="CLK" value="0x0"/>
        <value caption="Peripheral clock/2" name="CLK_DIV2" value="0x1"/>
        <value caption="Peripheral clock/4" name="CLK_DIV4" value="0x2"/>
        <value caption="Peripheral clock/8" name="CLK_DIV8" value="0x3"/>
        <value caption="Peripheral clock/16" name="CLK_DIV16" value="0x4"/>
        <value caption="Peripheral clock/32" name="CLK_DIV32" value="0x5"/>
        <value caption="Peripheral clock/64" name="CLK_DIV64" value="0x6"/>
        <value caption="Peripheral clock/128" name="CLK_DIV128" value="0x7"/>
        <value caption="Peripheral clock/256" name="CLK_DIV256" value="0x8"/>
        <value caption="Peripheral clock/512" name="CLK_DIV512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="CLK_DIV1024" value="0xA"/>
      </value-group>
      <value-group caption="CLKB Divide Factor" name="PWM_CLK__DIVB">
        <value caption="CLKB clock is turned off" name="CLKB_POFF" value="0"/>
        <value caption="CLKB clock is clock selected by PREB" name="PREB" value="1"/>
      </value-group>
      <value-group caption="CLKB Source Clock Selection" name="PWM_CLK__PREB">
        <value caption="Peripheral clock" name="CLK" value="0x0"/>
        <value caption="Peripheral clock/2" name="CLK_DIV2" value="0x1"/>
        <value caption="Peripheral clock/4" name="CLK_DIV4" value="0x2"/>
        <value caption="Peripheral clock/8" name="CLK_DIV8" value="0x3"/>
        <value caption="Peripheral clock/16" name="CLK_DIV16" value="0x4"/>
        <value caption="Peripheral clock/32" name="CLK_DIV32" value="0x5"/>
        <value caption="Peripheral clock/64" name="CLK_DIV64" value="0x6"/>
        <value caption="Peripheral clock/128" name="CLK_DIV128" value="0x7"/>
        <value caption="Peripheral clock/256" name="CLK_DIV256" value="0x8"/>
        <value caption="Peripheral clock/512" name="CLK_DIV512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="CLK_DIV1024" value="0xA"/>
      </value-group>
      <value-group caption="Synchronous Channels Update Mode" name="PWM_SCM__UPDM">
        <value caption="Manual write of double buffer registers and manual update of synchronous channels" name="MODE0" value="0x0"/>
        <value caption="Manual write of double buffer registers and automatic update of synchronous channels" name="MODE1" value="0x1"/>
        <value caption="Automatic write of duty-cycle update registers by the DMA Controller and automatic update of synchronous channels" name="MODE2" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Command" name="PWM_WPCR__WPCMD">
        <value caption="Disables the software write protection of the register groups of which the bit WPRGx is at '1'." name="DISABLE_SW_PROT" value="0x0"/>
        <value caption="Enables the software write protection of the register groups of which the bit WPRGx is at '1'." name="ENABLE_SW_PROT" value="0x1"/>
        <value caption="Enables the hardware write protection of the register groups of which the bit WPRGx is at '1'. Only a hardware reset of the PWM controller can disable the hardware write protection. Moreover, to meet security requirements, the PIO lines associated with the PWM can not be configured through the PIO interface." name="ENABLE_HW_PROT" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="PWM_WPCR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPCMD field.Always reads as 0" name="PASSWD" value="0x50574D"/>
      </value-group>
      <value-group caption="External Trigger Mode" name="PWM_ETRG1__TRGMODE">
        <value caption="External trigger is not enabled." name="OFF" value="0x0"/>
        <value caption="External PWM Reset Mode" name="MODE1" value="0x1"/>
        <value caption="External PWM Start Mode" name="MODE2" value="0x2"/>
        <value caption="Cycle-by-cycle Duty Mode" name="MODE3" value="0x3"/>
      </value-group>
      <value-group caption="Edge Selection" name="PWM_ETRG1__TRGEDGE">
        <value caption="TRGMODE = 1: TRGINx event detection on falling edge.TRGMODE = 2, 3: TRGINx active level is 0" name="FALLING_ZERO" value="0"/>
        <value caption="TRGMODE = 1: TRGINx event detection on rising edge.TRGMODE = 2, 3: TRGINx active level is 1" name="RISING_ONE" value="1"/>
      </value-group>
      <value-group caption="External Trigger Mode" name="PWM_ETRG2__TRGMODE">
        <value caption="External trigger is not enabled." name="OFF" value="0x0"/>
        <value caption="External PWM Reset Mode" name="MODE1" value="0x1"/>
        <value caption="External PWM Start Mode" name="MODE2" value="0x2"/>
        <value caption="Cycle-by-cycle Duty Mode" name="MODE3" value="0x3"/>
      </value-group>
      <value-group caption="Edge Selection" name="PWM_ETRG2__TRGEDGE">
        <value caption="TRGMODE = 1: TRGINx event detection on falling edge.TRGMODE = 2, 3: TRGINx active level is 0" name="FALLING_ZERO" value="0"/>
        <value caption="TRGMODE = 1: TRGINx event detection on rising edge.TRGMODE = 2, 3: TRGINx active level is 1" name="RISING_ONE" value="1"/>
      </value-group>
      <value-group caption="" name="PWM_CMPV0__CVM">
        <value caption="Compare when counter is incrementing" name="COMPARE_AT_INCREMENT" value="0x0"/>
        <value caption="Compare when counter is decrementing" name="COMPARE_AT_DECREMENT" value="0x1"/>
      </value-group>
    </module>
    <module caption="Quad Serial Peripheral Interface" id="11171" name="QSPI" version="N">
      <register-group name="QSPI">
        <register caption="Control Register" name="QSPI_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="QSPI Enable" mask="0x00000001" name="QSPIEN"/>
          <bitfield caption="QSPI Disable" mask="0x00000002" name="QSPIDIS"/>
          <bitfield caption="QSPI Software Reset" mask="0x00000080" name="SWRST"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER"/>
        </register>
        <register caption="Mode Register" name="QSPI_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Serial Memory Mode" mask="0x00000001" name="SMM" values="QSPI_MR__SMM"/>
          <bitfield caption="Local Loopback Enable" mask="0x00000002" name="LLB" values="QSPI_MR__LLB"/>
          <bitfield caption="Wait Data Read Before Transfer" mask="0x00000004" name="WDRBT" values="QSPI_MR__WDRBT"/>
          <bitfield caption="Serial Memory Register Mode" mask="0x00000008" name="SMRM"/>
          <bitfield caption="Chip Select Mode" mask="0x00000030" name="CSMODE" values="QSPI_MR__CSMODE"/>
          <bitfield caption="Number Of Bits Per Transfer" mask="0x00000F00" name="NBBITS" values="QSPI_MR__NBBITS"/>
          <bitfield caption="Physical Interface Clock Ratio" mask="0x00004000" name="PHYCR" values="QSPI_MR__PHYCR"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0x00FF0000" name="DLYBCT"/>
          <bitfield caption="Minimum Inactive QCS Delay" mask="0xFF000000" name="DLYCS"/>
        </register>
        <register caption="Receive Data Register" name="QSPI_RDR" offset="0x08" rw="R" size="4">
          <bitfield caption="Receive Data" mask="0x0000FFFF" name="RD"/>
        </register>
        <register caption="Transmit Data Register" name="QSPI_TDR" offset="0x0C" rw="W" size="4">
          <bitfield caption="Transmit Data" mask="0x0000FFFF" name="TD"/>
        </register>
        <register caption="Status Register" name="QSPI_SR" offset="0x10" rw="R" size="4">
          <bitfield caption="Receive Data Register Full (cleared by reading QSPI_RDR)" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty (cleared by writing QSPI_TDR)" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty (cleared by writing QSPI_TDR)" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Status (cleared on read)" mask="0x00000008" name="OVRES"/>
          <bitfield caption="Chip Select Rise (cleared on read)" mask="0x00000100" name="CSR"/>
          <bitfield caption="Chip Select Status" mask="0x00000200" name="CSS"/>
          <bitfield caption="Instruction End Status (cleared on read)" mask="0x00000400" name="INSTRE"/>
          <bitfield caption="QSPI Enable Status" mask="0x01000000" name="QSPIENS"/>
        </register>
        <register caption="Interrupt Enable Register" name="QSPI_IER" offset="0x14" rw="W" size="4" atomic-op="set:QSPI_IMR">
          <bitfield caption="Receive Data Register Full Interrupt Enable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty Interrupt Enable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty Enable" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="Chip Select Rise Interrupt Enable" mask="0x00000100" name="CSR"/>
          <bitfield caption="Chip Select Status Interrupt Enable" mask="0x00000200" name="CSS"/>
          <bitfield caption="Instruction End Interrupt Enable" mask="0x00000400" name="INSTRE"/>
        </register>
        <register caption="Interrupt Disable Register" name="QSPI_IDR" offset="0x18" rw="W" size="4" atomic-op="clear:QSPI_IMR">
          <bitfield caption="Receive Data Register Full Interrupt Disable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty Interrupt Disable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty Disable" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="Chip Select Rise Interrupt Disable" mask="0x00000100" name="CSR"/>
          <bitfield caption="Chip Select Status Interrupt Disable" mask="0x00000200" name="CSS"/>
          <bitfield caption="Instruction End Interrupt Disable" mask="0x00000400" name="INSTRE"/>
        </register>
        <register caption="Interrupt Mask Register" name="QSPI_IMR" offset="0x1C" rw="R" size="4" atomic-op="read:QSPI_IMR">
          <bitfield caption="Receive Data Register Full Interrupt Mask" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty Interrupt Mask" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty Mask" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000008" name="OVRES"/>
          <bitfield caption="Chip Select Rise Interrupt Mask" mask="0x00000100" name="CSR"/>
          <bitfield caption="Chip Select Status Interrupt Mask" mask="0x00000200" name="CSS"/>
          <bitfield caption="Instruction End Interrupt Mask" mask="0x00000400" name="INSTRE"/>
        </register>
        <register caption="Serial Clock Register" name="QSPI_SCR" offset="0x20" rw="RW" size="4">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="CPHA"/>
          <bitfield caption="Serial Clock Baud Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before QSCK" mask="0x00FF0000" name="DLYBS"/>
        </register>
        <register caption="Instruction Address Register" name="QSPI_IAR" offset="0x30" rw="RW" size="4">
          <bitfield caption="Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Instruction Code Register" name="QSPI_ICR" offset="0x34" rw="RW" size="4">
          <bitfield caption="Instruction Code" mask="0x000000FF" name="INST"/>
          <bitfield caption="Option Code" mask="0x00FF0000" name="OPT"/>
        </register>
        <register caption="Instruction Frame Register" name="QSPI_IFR" offset="0x38" rw="RW" size="4">
          <bitfield caption="Width of Instruction Code, Address, Option Code and Data" mask="0x00000007" name="WIDTH" values="QSPI_IFR__WIDTH"/>
          <bitfield caption="Instruction Enable" mask="0x00000010" name="INSTEN"/>
          <bitfield caption="Address Enable" mask="0x00000020" name="ADDREN"/>
          <bitfield caption="Option Enable" mask="0x00000040" name="OPTEN"/>
          <bitfield caption="Data Enable" mask="0x00000080" name="DATAEN"/>
          <bitfield caption="Option Code Length" mask="0x00000300" name="OPTL" values="QSPI_IFR__OPTL"/>
          <bitfield caption="Address Length" mask="0x00000400" name="ADDRL" values="QSPI_IFR__ADDRL"/>
          <bitfield caption="Data Transfer Type" mask="0x00003000" name="TFRTYP" values="QSPI_IFR__TFRTYP"/>
          <bitfield caption="Continuous Read Mode" mask="0x00004000" name="CRM" values="QSPI_IFR__CRM"/>
          <bitfield caption="Number Of Dummy Cycles" mask="0x001F0000" name="NBDUM"/>
        </register>
        <register caption="Scrambling Mode Register" name="QSPI_SMR" offset="0x40" rw="RW" size="4">
          <bitfield caption="Scrambling/Unscrambling Enable" mask="0x00000001" name="SCREN" values="QSPI_SMR__SCREN"/>
          <bitfield caption="Scrambling/Unscrambling Random Value Disable" mask="0x00000002" name="RVDIS"/>
        </register>
        <register caption="Scrambling Key Register" name="QSPI_SKR" offset="0x44" rw="W" size="4">
          <bitfield caption="User Scrambling Key" mask="0xFFFFFFFF" name="USRK"/>
        </register>
        <register caption="Write Protection Mode Register" name="QSPI_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="QSPI_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="QSPI_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="Serial Memory Mode" name="QSPI_MR__SMM">
        <value caption="The QSPI is in SPI mode." name="SPI" value="0"/>
        <value caption="The QSPI is in Serial Memory mode." name="MEMORY" value="1"/>
      </value-group>
      <value-group caption="Local Loopback Enable" name="QSPI_MR__LLB">
        <value caption="Local loopback path disabled." name="DISABLED" value="0"/>
        <value caption="Local loopback path enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Wait Data Read Before Transfer" name="QSPI_MR__WDRBT">
        <value caption="No effect. In SPI mode, a transfer can be initiated whatever the state of the QSPI_RDR is." name="DISABLED" value="0"/>
        <value caption="In SPI mode, a transfer can start only if the QSPI_RDR is empty, i.e., does not contain any unread data. This mode prevents overrun error in reception." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Number Of Bits Per Transfer" name="QSPI_MR__NBBITS">
        <value caption="8 bits for transfer" name="_8_BIT" value="0x0"/>
        <value caption="16 bits for transfer" name="_16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="Physical Interface Clock Ratio" name="QSPI_MR__PHYCR">
        <value caption="The physical interface clock is at the same speed as the QSPI controller clock." name="RATIO_1_1" value="0"/>
        <value caption="The physical interface clock is twice as fast as the QSPI controller clock." name="RATIO_1_2" value="1"/>
      </value-group>
      <value-group caption="Width of Instruction Code, Address, Option Code and Data" name="QSPI_IFR__WIDTH">
        <value caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Single-bit SPI" name="SINGLE_BIT_SPI" value="0x0"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Dual SPI" name="DUAL_OUTPUT" value="0x1"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Quad SPI" name="QUAD_OUTPUT" value="0x2"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Dual SPI / Data: Dual SPI" name="DUAL_IO" value="0x3"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Quad SPI / Data: Quad SPI" name="QUAD_IO" value="0x4"/>
        <value caption="Instruction: Dual SPI / Address-Option: Dual SPI / Data: Dual SPI" name="DUAL_CMD" value="0x5"/>
        <value caption="Instruction: Quad SPI / Address-Option: Quad SPI / Data: Quad SPI" name="QUAD_CMD" value="0x6"/>
      </value-group>
      <value-group caption="Option Code Length" name="QSPI_IFR__OPTL">
        <value caption="The option code is 1 bit long." name="OPTION_1BIT" value="0x0"/>
        <value caption="The option code is 2 bits long." name="OPTION_2BIT" value="0x1"/>
        <value caption="The option code is 4 bits long." name="OPTION_4BIT" value="0x2"/>
        <value caption="The option code is 8 bits long." name="OPTION_8BIT" value="0x3"/>
      </value-group>
      <value-group caption="Address Length" name="QSPI_IFR__ADDRL">
        <value caption="The address is 24 bits long." name="_24_BIT" value="0"/>
        <value caption="The address is 32 bits long." name="_32_BIT" value="1"/>
      </value-group>
      <value-group caption="Data Transfer Type" name="QSPI_IFR__TFRTYP">
        <value caption="Read transfer from the serial memory.Scrambling is not performed.Read at random location (fetch) in the serial Flash memory is not possible." name="TRSFR_READ" value="0x0"/>
        <value caption="Read data transfer from the serial memory.If enabled, scrambling is performed.Read at random location (fetch) in the serial Flash memory is possible." name="TRSFR_READ_MEMORY" value="0x1"/>
        <value caption="Write transfer into the serial memory.Scrambling is not performed." name="TRSFR_WRITE" value="0x2"/>
        <value caption="Write data transfer into the serial memory.If enabled, scrambling is performed." name="TRSFR_WRITE_MEMORY" value="0x3"/>
      </value-group>
      <value-group caption="Continuous Read Mode" name="QSPI_IFR__CRM">
        <value caption="Continuous Read mode is disabled." name="DISABLED" value="0"/>
        <value caption="Continuous Read mode is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Scrambling/Unscrambling Enable" name="QSPI_SMR__SCREN">
        <value caption="The scrambling/unscrambling is disabled." name="DISABLED" value="0"/>
        <value caption="The scrambling/unscrambling is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Write Protection Key" name="QSPI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x515350"/>
      </value-group>
      <value-group caption="" name="QSPI_MR__CSMODE">
        <value caption="The chip select is deasserted if QSPI_TDR.TD has not been reloaded before the end of the current transfer." name="NOT_RELOADED" value="0x0"/>
        <value caption="The chip select is deasserted when the bit LASTXFER is written at 1 and the character written in QSPI_TDR.TD has been transferred." name="LASTXFER" value="0x1"/>
        <value caption="The chip select is deasserted systematically after each transfer." name="SYSTEMATICALLY" value="0x2"/>
      </value-group>
    </module>
    <module caption="Reset Controller" id="11265" name="RSTC" version="C">
      <register-group name="RSTC">
        <register caption="Control Register" name="RSTC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Processor Reset" mask="0x00000001" name="PROCRST"/>
          <bitfield caption="Write Access Password" mask="0xFF000000" name="KEY" values="RSTC_CR__KEY"/>
        </register>
        <register caption="Status Register" name="RSTC_SR" offset="0x04" rw="R" size="4">
          <bitfield caption="User Reset Status" mask="0x00000001" name="URSTS"/>
          <bitfield caption="Reset Type" mask="0x00000700" name="RSTTYP" values="RSTC_SR__RSTTYP"/>
          <bitfield caption="NRST Pin Level" mask="0x00010000" name="NRSTL"/>
          <bitfield caption="Software Reset Command in Progress" mask="0x00020000" name="SRCMP"/>
        </register>
        <register caption="Mode Register" name="RSTC_MR" offset="0x08" rw="RW" size="4">
          <bitfield caption="User Reset Enable" mask="0x00000001" name="URSTEN"/>
          <bitfield caption="User Reset Interrupt Enable" mask="0x00000010" name="URSTIEN"/>
          <bitfield caption="Write Access Password" mask="0xFF000000" name="KEY" values="RSTC_MR__KEY"/>
        </register>
      </register-group>
      <value-group caption="Write Access Password" name="RSTC_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0xA5"/>
      </value-group>
      <value-group caption="Reset Type" name="RSTC_SR__RSTTYP">
        <value caption="Both VDDCORE and VDDBU rising" name="GENERAL_RST" value="0x0"/>
        <value caption="VDDCORE rising" name="WKUP_RST" value="0x1"/>
        <value caption="Watchdog fault occurred" name="WDT_RST" value="0x2"/>
        <value caption="Processor reset required by the software" name="SOFT_RST" value="0x3"/>
        <value caption="NRST pin detected low" name="USER_RST" value="0x4"/>
      </value-group>
      <value-group caption="Write Access Password" name="RSTC_MR__KEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0xA5"/>
      </value-group>
    </module>
    <module caption="Real-time Clock" id="6056" name="RTC" version="ZE">
      <register-group name="RTC_TS" size="12">
        <register caption="TimeStamp Time Register 0" name="RTC_TSTR" offset="0x0" rw="R" size="4">
          <mode name="DEFAULT" qualifier="RTC_MR.UTC" value="0"/>
          <mode name="UTC_MODE" qualifier="RTC_MR.UTC" value="0"/>
          <bitfield caption="Seconds of the Tamper" mask="0x0000007F" modes="DEFAULT" name="SEC"/>
          <bitfield caption="Minutes of the Tamper" mask="0x00007F00" modes="DEFAULT" name="MIN"/>
          <bitfield caption="Hours of the Tamper" mask="0x003F0000" modes="DEFAULT" name="HOUR"/>
          <bitfield caption="AM/PM Indicator of the Tamper" mask="0x00400000" modes="DEFAULT" name="AMPM"/>
          <bitfield caption="Tamper Events Counter" mask="0x0F000000" modes="DEFAULT" name="TEVCNT"/>
          <bitfield caption="System Mode of the Tamper" mask="0x80000000" modes="DEFAULT" name="BACKUP"/>
          <bitfield caption="Tamper Events Counter (cleared by reading RTC_TSSR0)" mask="0x0F000000" modes="UTC_MODE" name="TEVCNT"/>
          <bitfield caption="System Mode of the Tamper (cleared by reading RTC_TSSR0)" mask="0x80000000" modes="UTC_MODE" name="BACKUP"/>
        </register>
        <register caption="TimeStamp Date Register 0" name="RTC_TSDR" offset="0x4" rw="R" size="4">
          <mode name="DEFAULT" qualifier="RTC_MR.UTC" value="0"/>
          <mode name="UTC_MODE" qualifier="RTC_MR.UTC" value="0"/>
          <bitfield caption="Century of the Tamper" mask="0x0000007F" modes="DEFAULT" name="CENT"/>
          <bitfield caption="Year of the Tamper" mask="0x0000FF00" modes="DEFAULT" name="YEAR"/>
          <bitfield caption="Month of the Tamper" mask="0x001F0000" modes="DEFAULT" name="MONTH"/>
          <bitfield caption="Day of the Tamper" mask="0x00E00000" modes="DEFAULT" name="DAY"/>
          <bitfield caption="Date of the Tamper" mask="0x3F000000" modes="DEFAULT" name="DATE"/>
          <bitfield caption="Time of the Tamper (UTC format)" mask="0xFFFFFFFF" modes="UTC_MODE" name="UTC_TIME"/>
        </register>
        <register caption="TimeStamp Source Register 0" name="RTC_TSSR" offset="0x8" rw="R" size="4">
          <bitfield caption="Test Pin Monitor" mask="0x00000004" name="TST"/>
          <bitfield caption="JTAG Pins Monitor" mask="0x00000008" name="JTAG"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00010000" name="DET0"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00020000" name="DET1"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00040000" name="DET2"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00080000" name="DET3"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00100000" name="DET4"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00200000" name="DET5"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00400000" name="DET6"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00800000" name="DET7"/>
        </register>
      </register-group>
      <register-group name="RTC">
        <register caption="Control Register" name="RTC_CR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Update Request Time Register" mask="0x00000001" name="UPDTIM"/>
          <bitfield caption="Update Request Calendar Register" mask="0x00000002" name="UPDCAL"/>
          <bitfield caption="Time Event Selection" mask="0x00000300" name="TIMEVSEL" values="RTC_CR__TIMEVSEL"/>
          <bitfield caption="Calendar Event Selection" mask="0x00030000" name="CALEVSEL" values="RTC_CR__CALEVSEL"/>
        </register>
        <register caption="Mode Register" name="RTC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="12-/24-hour Mode" mask="0x00000001" name="HRMOD"/>
          <bitfield caption="PERSIAN Calendar" mask="0x00000002" name="PERSIAN"/>
          <bitfield caption="UTC Time Format" mask="0x00000004" name="UTC"/>
          <bitfield caption="NEGative PPM Correction" mask="0x00000010" name="NEGPPM"/>
          <bitfield caption="Slow Clock Correction" mask="0x00007F00" name="CORRECTION"/>
          <bitfield caption="HIGH PPM Correction" mask="0x00008000" name="HIGHPPM"/>
          <bitfield caption="All ADC Channel Trigger Event Source Selection" mask="0x00070000" name="OUT0" values="RTC_MR__OUT0"/>
          <bitfield caption="ADC Last Channel Trigger Event Source Selection" mask="0x00700000" name="OUT1" values="RTC_MR__OUT1"/>
          <bitfield caption="High Duration of the Output Pulse" mask="0x07000000" name="THIGH" values="RTC_MR__THIGH"/>
          <bitfield caption="Period of the Output Pulse" mask="0x30000000" name="TPERIOD" values="RTC_MR__TPERIOD"/>
        </register>
        <register caption="Time Register" name="RTC_TIMR" offset="0x08" rw="RW" size="4">
          <mode name="DEFAULT" qualifier="RTC_MR.UTC" value="0"/>
          <mode name="UTC_MODE" qualifier="RTC_MR.UTC" value="0"/>
          <bitfield caption="Current Second" mask="0x0000007F" modes="DEFAULT" name="SEC"/>
          <bitfield caption="Current Minute" mask="0x00007F00" modes="DEFAULT" name="MIN"/>
          <bitfield caption="Current Hour" mask="0x003F0000" modes="DEFAULT" name="HOUR"/>
          <bitfield caption="Ante Meridiem Post Meridiem Indicator" mask="0x00400000" modes="DEFAULT" name="AMPM"/>
          <bitfield caption="Current UTC Time" mask="0xFFFFFFFF" modes="UTC_MODE" name="UTC_TIME"/>
        </register>
        <register caption="Calendar Register" name="RTC_CALR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Current Century" mask="0x0000007F" name="CENT"/>
          <bitfield caption="Current Year" mask="0x0000FF00" name="YEAR"/>
          <bitfield caption="Current Month" mask="0x001F0000" name="MONTH"/>
          <bitfield caption="Current Day in Current Week" mask="0x00E00000" name="DAY"/>
          <bitfield caption="Current Day in Current Month" mask="0x3F000000" name="DATE"/>
        </register>
        <register caption="Time Alarm Register" name="RTC_TIMALR" offset="0x10" rw="RW" size="4">
          <mode name="DEFAULT" qualifier="RTC_MR.UTC" value="0"/>
          <mode name="UTC_MODE" qualifier="RTC_MR.UTC" value="0"/>
          <bitfield caption="Second Alarm" mask="0x0000007F" modes="DEFAULT" name="SEC"/>
          <bitfield caption="Second Alarm Enable" mask="0x00000080" modes="DEFAULT" name="SECEN"/>
          <bitfield caption="Minute Alarm" mask="0x00007F00" modes="DEFAULT" name="MIN"/>
          <bitfield caption="Minute Alarm Enable" mask="0x00008000" modes="DEFAULT" name="MINEN"/>
          <bitfield caption="Hour Alarm" mask="0x003F0000" modes="DEFAULT" name="HOUR"/>
          <bitfield caption="AM/PM Indicator" mask="0x00400000" modes="DEFAULT" name="AMPM"/>
          <bitfield caption="Hour Alarm Enable" mask="0x00800000" modes="DEFAULT" name="HOUREN"/>
          <bitfield caption="UTC_TIME Alarm" mask="0xFFFFFFFF" modes="UTC_MODE" name="UTC_TIME"/>
        </register>
        <register caption="Calendar Alarm Register" name="RTC_CALALR" offset="0x14" rw="RW" size="4">
          <mode name="DEFAULT" qualifier="RTC_MR.UTC" value="0"/>
          <mode name="UTC_MODE" qualifier="RTC_MR.UTC" value="0"/>
          <bitfield caption="Month Alarm" mask="0x001F0000" modes="DEFAULT" name="MONTH"/>
          <bitfield caption="Month Alarm Enable" mask="0x00800000" modes="DEFAULT" name="MTHEN"/>
          <bitfield caption="Date Alarm" mask="0x3F000000" modes="DEFAULT" name="DATE"/>
          <bitfield caption="Date Alarm Enable" mask="0x80000000" modes="DEFAULT" name="DATEEN"/>
          <bitfield caption="UTC Alarm Enable" mask="0x00000001" modes="UTC_MODE" name="UTCEN"/>
        </register>
        <register caption="Status Register" name="RTC_SR" offset="0x18" rw="R" size="4">
          <bitfield caption="Acknowledge for Update" mask="0x00000001" name="ACKUPD" values="RTC_SR__ACKUPD"/>
          <bitfield caption="Alarm Flag" mask="0x00000002" name="ALARM" values="RTC_SR__ALARM"/>
          <bitfield caption="Second Event" mask="0x00000004" name="SEC" values="RTC_SR__SEC"/>
          <bitfield caption="Time Event" mask="0x00000008" name="TIMEV" values="RTC_SR__TIMEV"/>
          <bitfield caption="Calendar Event" mask="0x00000010" name="CALEV" values="RTC_SR__CALEV"/>
          <bitfield caption="Time and/or Date Free Running Error" mask="0x00000020" name="TDERR" values="RTC_SR__TDERR"/>
        </register>
        <register caption="Status Clear Command Register" name="RTC_SCCR" offset="0x1C" rw="W" size="4">
          <bitfield caption="Acknowledge Clear" mask="0x00000001" name="ACKCLR"/>
          <bitfield caption="Alarm Clear" mask="0x00000002" name="ALRCLR"/>
          <bitfield caption="Second Clear" mask="0x00000004" name="SECCLR"/>
          <bitfield caption="Time Clear" mask="0x00000008" name="TIMCLR"/>
          <bitfield caption="Calendar Clear" mask="0x00000010" name="CALCLR"/>
          <bitfield caption="Time and/or Date Free Running Error Clear" mask="0x00000020" name="TDERRCLR"/>
        </register>
        <register caption="Interrupt Enable Register" name="RTC_IER" offset="0x20" rw="W" size="4" atomic-op="set:RTC_IMR">
          <bitfield caption="Acknowledge Update Interrupt Enable" mask="0x00000001" name="ACKEN"/>
          <bitfield caption="Alarm Interrupt Enable" mask="0x00000002" name="ALREN"/>
          <bitfield caption="Second Event Interrupt Enable" mask="0x00000004" name="SECEN"/>
          <bitfield caption="Time Event Interrupt Enable" mask="0x00000008" name="TIMEN"/>
          <bitfield caption="Calendar Event Interrupt Enable" mask="0x00000010" name="CALEN"/>
          <bitfield caption="Time and/or Date Error Interrupt Enable" mask="0x00000020" name="TDERREN"/>
        </register>
        <register caption="Interrupt Disable Register" name="RTC_IDR" offset="0x24" rw="W" size="4" atomic-op="clear:RTC_IMR">
          <bitfield caption="Acknowledge Update Interrupt Disable" mask="0x00000001" name="ACKDIS"/>
          <bitfield caption="Alarm Interrupt Disable" mask="0x00000002" name="ALRDIS"/>
          <bitfield caption="Second Event Interrupt Disable" mask="0x00000004" name="SECDIS"/>
          <bitfield caption="Time Event Interrupt Disable" mask="0x00000008" name="TIMDIS"/>
          <bitfield caption="Calendar Event Interrupt Disable" mask="0x00000010" name="CALDIS"/>
          <bitfield caption="Time and/or Date Error Interrupt Disable" mask="0x00000020" name="TDERRDIS"/>
        </register>
        <register caption="Interrupt Mask Register" name="RTC_IMR" offset="0x28" rw="R" size="4" atomic-op="read:RTC_IMR">
          <bitfield caption="Acknowledge Update Interrupt Mask" mask="0x00000001" name="ACK"/>
          <bitfield caption="Alarm Interrupt Mask" mask="0x00000002" name="ALR"/>
          <bitfield caption="Second Event Interrupt Mask" mask="0x00000004" name="SEC"/>
          <bitfield caption="Time Event Interrupt Mask" mask="0x00000008" name="TIM"/>
          <bitfield caption="Calendar Event Interrupt Mask" mask="0x00000010" name="CAL"/>
          <bitfield caption="Time and/or Date Error Mask" mask="0x00000020" name="TDERR"/>
        </register>
        <register caption="Valid Entry Register" name="RTC_VER" offset="0x2C" rw="R" size="4">
          <bitfield caption="Non-valid Time" mask="0x00000001" name="NVTIM"/>
          <bitfield caption="Non-valid Calendar" mask="0x00000002" name="NVCAL"/>
          <bitfield caption="Non-valid Time Alarm" mask="0x00000004" name="NVTIMALR"/>
          <bitfield caption="Non-valid Calendar Alarm" mask="0x00000008" name="NVCALALR"/>
        </register>
        <register-group count="2" name="RTC_TS" name-in-module="RTC_TS" offset="0xB0" size="12"/>
      </register-group>
      <value-group caption="Time Event Selection" name="RTC_CR__TIMEVSEL">
        <value caption="Minute change" name="MINUTE" value="0x0"/>
        <value caption="Hour change" name="HOUR" value="0x1"/>
        <value caption="Every day at midnight" name="MIDNIGHT" value="0x2"/>
        <value caption="Every day at noon" name="NOON" value="0x3"/>
      </value-group>
      <value-group caption="Calendar Event Selection" name="RTC_CR__CALEVSEL">
        <value caption="Week change (every Monday at time 00:00:00)" name="WEEK" value="0x0"/>
        <value caption="Month change (every 01 of each month at time 00:00:00)" name="MONTH" value="0x1"/>
        <value caption="Year change (every January 1 at time 00:00:00)" name="YEAR" value="0x2"/>
      </value-group>
      <value-group caption="All ADC Channel Trigger Event Source Selection" name="RTC_MR__OUT0">
        <value caption="No waveform, stuck at '0'" name="NO_WAVE" value="0x0"/>
        <value caption="1 Hz square wave" name="FREQ1HZ" value="0x1"/>
        <value caption="32 Hz square wave" name="FREQ32HZ" value="0x2"/>
        <value caption="64 Hz square wave" name="FREQ64HZ" value="0x3"/>
        <value caption="512 Hz square wave" name="FREQ512HZ" value="0x4"/>
        <value caption="Output toggles when alarm flag rises" name="ALARM_TOGGLE" value="0x5"/>
        <value caption="Output is a copy of the alarm flag" name="ALARM_FLAG" value="0x6"/>
        <value caption="Duty cycle programmable pulse" name="PROG_PULSE" value="0x7"/>
      </value-group>
      <value-group caption="ADC Last Channel Trigger Event Source Selection" name="RTC_MR__OUT1">
        <value caption="No waveform, stuck at '0'" name="NO_WAVE" value="0x0"/>
        <value caption="1 Hz square wave" name="FREQ1HZ" value="0x1"/>
        <value caption="32 Hz square wave" name="FREQ32HZ" value="0x2"/>
        <value caption="64 Hz square wave" name="FREQ64HZ" value="0x3"/>
        <value caption="512 Hz square wave" name="FREQ512HZ" value="0x4"/>
        <value caption="Output toggles when alarm flag rises" name="ALARM_TOGGLE" value="0x5"/>
        <value caption="Output is a copy of the alarm flag" name="ALARM_FLAG" value="0x6"/>
        <value caption="Duty cycle programmable pulse" name="PROG_PULSE" value="0x7"/>
      </value-group>
      <value-group caption="High Duration of the Output Pulse" name="RTC_MR__THIGH">
        <value caption="31.2 ms" name="H_31MS" value="0x0"/>
        <value caption="15.6 ms" name="H_16MS" value="0x1"/>
        <value caption="3.91 ms" name="H_4MS" value="0x2"/>
        <value caption="976 us" name="H_976US" value="0x3"/>
        <value caption="488 us" name="H_488US" value="0x4"/>
        <value caption="122 us" name="H_122US" value="0x5"/>
        <value caption="30.5 us" name="H_30US" value="0x6"/>
        <value caption="15.2 us" name="H_15US" value="0x7"/>
      </value-group>
      <value-group caption="Period of the Output Pulse" name="RTC_MR__TPERIOD">
        <value caption="1 second" name="P_1S" value="0x0"/>
        <value caption="500 ms" name="P_500MS" value="0x1"/>
        <value caption="250 ms" name="P_250MS" value="0x2"/>
        <value caption="125 ms" name="P_125MS" value="0x3"/>
      </value-group>
      <value-group caption="Acknowledge for Update" name="RTC_SR__ACKUPD">
        <value caption="Time and calendar registers cannot be updated." name="FREERUN" value="0"/>
        <value caption="Time and calendar registers can be updated." name="UPDATE" value="1"/>
      </value-group>
      <value-group caption="Alarm Flag" name="RTC_SR__ALARM">
        <value caption="No alarm matching condition occurred." name="NO_ALARMEVENT" value="0"/>
        <value caption="An alarm matching condition has occurred." name="ALARMEVENT" value="1"/>
      </value-group>
      <value-group caption="Second Event" name="RTC_SR__SEC">
        <value caption="No second event has occurred since the last clear." name="NO_SECEVENT" value="0"/>
        <value caption="At least one second event has occurred since the last clear." name="SECEVENT" value="1"/>
      </value-group>
      <value-group caption="Time Event" name="RTC_SR__TIMEV">
        <value caption="No time event has occurred since the last clear." name="NO_TIMEVENT" value="0"/>
        <value caption="At least one time event has occurred since the last clear." name="TIMEVENT" value="1"/>
      </value-group>
      <value-group caption="Calendar Event" name="RTC_SR__CALEV">
        <value caption="No calendar event has occurred since the last clear." name="NO_CALEVENT" value="0"/>
        <value caption="At least one calendar event has occurred since the last clear." name="CALEVENT" value="1"/>
      </value-group>
      <value-group caption="Time and/or Date Free Running Error" name="RTC_SR__TDERR">
        <value caption="The internal free running counters are carrying valid values since the last read of the Status Register (RTC_SR)." name="CORRECT" value="0"/>
        <value caption="The internal free running counters have been corrupted (invalid date or time, non-BCD values) since the last read and/or they are still invalid." name="ERR_TIMEDATE" value="1"/>
      </value-group>
    </module>
    <module caption="Low Power Asynchronous Receiver" id="11285" name="RXLP" version="D">
      <register-group name="RXLP">
        <register caption="Control Register" name="RXLP_CR" offset="0x0000" rw="W" size="4">
          <bitfield caption="Reset Receiver" mask="0x00000004" name="RSTRX"/>
          <bitfield caption="Receiver Enable" mask="0x00000010" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000020" name="RXDIS"/>
        </register>
        <register caption="Mode Register" name="RXLP_MR" offset="0x0004" rw="RW" size="4">
          <bitfield caption="Receiver Digital Filter" mask="0x00000010" name="FILTER" values="RXLP_MR__FILTER"/>
          <bitfield caption="Parity Type" mask="0x00000E00" name="PAR" values="RXLP_MR__PAR"/>
        </register>
        <register caption="Receive Holding Register" name="RXLP_RHR" offset="0x0018" rw="R" size="4">
          <bitfield caption="Received Character" mask="0x000000FF" name="RXCHR"/>
        </register>
        <register caption="Baud Rate Generator Register" name="RXLP_BRGR" offset="0x0020" rw="RW" size="4">
          <bitfield caption="Clock Divisor" mask="0x00000003" name="CD"/>
        </register>
        <register caption="Comparison Register" name="RXLP_CMPR" offset="0x0024" rw="RW" size="4">
          <bitfield caption="First Comparison Value for Received Character" mask="0x000000FF" name="VAL1"/>
          <bitfield caption="Second Comparison Value for Received Character" mask="0x00FF0000" name="VAL2"/>
        </register>
        <register caption="Write Protection Mode Register" name="RXLP_WPMR" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="RXLP_WPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="Receiver Digital Filter" name="RXLP_MR__FILTER">
        <value caption="RXLP does not filter the receive line." name="DISABLED" value="0"/>
        <value caption="RXLP filters the receive line using a three-sample filter (16x-bit clock) (2 over 3 majority)." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Parity Type" name="RXLP_MR__PAR">
        <value caption="Even Parity" name="EVEN" value="0x0"/>
        <value caption="Odd Parity" name="ODD" value="0x1"/>
        <value caption="Parity forced to 0" name="SPACE" value="0x2"/>
        <value caption="Parity forced to 1" name="MARK" value="0x3"/>
        <value caption="No parity" name="NO" value="0x4"/>
      </value-group>
      <value-group caption="Write Protection Key" name="RXLP_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0x52584C"/>
      </value-group>
    </module>
    <module caption="Slow Clock Controller" id="11073" name="SCKC" version="G">
      <register-group name="SCKC">
        <register caption="Slow Clock Controller Configuration Register" name="SCKC_CR" offset="0x0" rw="RW" size="4">
          <bitfield caption="Slow Clock Selector" mask="0x00000008" name="OSCSEL" values="SCKC_CR__OSCSEL"/>
        </register>
      </register-group>
      <value-group caption="Slow Clock Selector" name="SCKC_CR__OSCSEL">
        <value caption="Slow clock is the embedded 64 kHz (typical) RC oscillator." name="RC" value="0"/>
        <value caption="Slow clock is the 32.768 kHz crystal oscillator." name="XTAL" value="1"/>
      </value-group>
    </module>
    <module caption="Secure Digital MultiMedia Card Controller" id="44002" name="SDMMC" version="H">
      <register-group name="SDMMC">
        <register caption="SDMA System Address / Argument 2 Register" name="SDMMC_SSAR" offset="0x00" rw="RW" size="4">
          <bitfield caption="SDMA System Address" mask="0xFFFFFFFF" name="ADDR"/>
          <bitfield caption="Argument 2" mask="0xFFFFFFFF" name="ARG2"/>
        </register>
        <register caption="Block Size Register" name="SDMMC_BSR" offset="0x04" rw="RW" size="2">
          <bitfield caption="Transfer Block Size" mask="0x000003FF" name="BLKSIZE"/>
          <bitfield caption="SDMA Buffer Boundary" mask="0x00007000" name="BOUNDARY" values="SDMMC_BSR__BOUNDARY"/>
        </register>
        <register caption="Block Count Register" name="SDMMC_BCR" offset="0x06" rw="RW" size="2">
          <bitfield caption="Block Count for Current Transfer" mask="0x0000FFFF" name="BLKCNT"/>
        </register>
        <register caption="Argument 1 Register" name="SDMMC_ARG1R" offset="0x08" rw="RW" size="4">
          <bitfield caption="Argument 1" mask="0xFFFFFFFF" name="ARG1"/>
        </register>
        <register caption="Transfer Mode Register" name="SDMMC_TMR" offset="0x0C" rw="RW" size="2">
          <bitfield caption="DMA Enable" mask="0x00000001" name="DMAEN" values="SDMMC_TMR__DMAEN"/>
          <bitfield caption="Block Count Enable" mask="0x00000002" name="BCEN" values="SDMMC_TMR__BCEN"/>
          <bitfield caption="Auto Command Enable" mask="0x0000000C" name="ACMDEN" values="SDMMC_TMR__ACMDEN"/>
          <bitfield caption="Data Transfer Direction Selection" mask="0x00000010" name="DTDSEL" values="SDMMC_TMR__DTDSEL"/>
          <bitfield caption="Multi/Single Block Selection" mask="0x00000020" name="MSBSEL"/>
        </register>
        <register caption="Command Register" name="SDMMC_CR" offset="0x0E" rw="RW" size="2">
          <bitfield caption="Response Type" mask="0x00000003" name="RESPTYP" values="SDMMC_CR__RESPTYP"/>
          <bitfield caption="Command CRC Check Enable" mask="0x00000008" name="CMDCCEN" values="SDMMC_CR__CMDCCEN"/>
          <bitfield caption="Command Index Check Enable" mask="0x00000010" name="CMDICEN" values="SDMMC_CR__CMDICEN"/>
          <bitfield caption="Data Present Select" mask="0x00000020" name="DPSEL"/>
          <bitfield caption="Command Type" mask="0x000000C0" name="CMDTYP" values="SDMMC_CR__CMDTYP"/>
          <bitfield caption="Command Index" mask="0x00003F00" name="CMDIDX"/>
        </register>
        <register caption="Response Register" count="4" name="SDMMC_RR" offset="0x10" rw="R" size="4">
          <bitfield caption="Command Response" mask="0xFFFFFFFF" name="CMDRESP"/>
        </register>
        <register caption="Buffer Data Port Register" name="SDMMC_BDPR" offset="0x20" rw="RW" size="4">
          <bitfield caption="Buffer Data" mask="0xFFFFFFFF" name="BUFDATA"/>
        </register>
        <register caption="Present State Register" name="SDMMC_PSR" offset="0x24" rw="R" size="4">
          <bitfield caption="Command Inhibit (CMD)" mask="0x00000001" name="CMDINHC"/>
          <bitfield caption="Command Inhibit (DAT)" mask="0x00000002" name="CMDINHD"/>
          <bitfield caption="DAT Line Active" mask="0x00000004" name="DLACT"/>
          <bitfield caption="Write Transfer Active" mask="0x00000100" name="WTACT"/>
          <bitfield caption="Read Transfer Active" mask="0x00000200" name="RTACT"/>
          <bitfield caption="Buffer Write Enable" mask="0x00000400" name="BUFWREN"/>
          <bitfield caption="Buffer Read Enable" mask="0x00000800" name="BUFRDEN"/>
          <bitfield caption="Card Inserted" mask="0x00010000" name="CARDINS"/>
          <bitfield caption="Card State Stable" mask="0x00020000" name="CARDSS"/>
          <bitfield caption="Card Detect Pin Level" mask="0x00040000" name="CARDDPL"/>
          <bitfield caption="Write Protect Pin Level" mask="0x00080000" name="WRPPL"/>
          <bitfield caption="DAT[3:0] Line Level" mask="0x00F00000" name="DATLL"/>
          <bitfield caption="CMD Line Level" mask="0x01000000" name="CMDLL"/>
        </register>
        <register caption="Host Control 1 Register" name="SDMMC_HC1R" offset="0x28" rw="RW" size="1">
          <mode name="SD_SDIO"/>
          <mode name="E_MMC"/>
          <bitfield caption="LED Control" mask="0x00000001" modes="SD_SDIO" name="LEDCTRL" values="SDMMC_HC1R__LEDCTRL"/>
          <bitfield caption="Data Width" mask="0x00000002" modes="SD_SDIO" name="DW" values="SDMMC_HC1R__DW"/>
          <bitfield caption="High Speed Enable" mask="0x00000004" modes="SD_SDIO" name="HSEN"/>
          <bitfield caption="DMA Select" mask="0x00000018" modes="SD_SDIO" name="DMASEL" values="SDMMC_HC1R__DMASEL"/>
          <bitfield caption="Card Detect Test Level" mask="0x00000040" modes="SD_SDIO" name="CARDDTL"/>
          <bitfield caption="Card Detect Signal Selection" mask="0x00000080" modes="SD_SDIO" name="CARDDSEL"/>
          <bitfield caption="Data Width" mask="0x00000002" modes="E_MMC" name="DW" values="SDMMC_HC1R_E_MMC__DW"/>
          <bitfield caption="High Speed Enable" mask="0x00000004" modes="E_MMC" name="HSEN"/>
          <bitfield caption="DMA Select" mask="0x00000018" modes="E_MMC" name="DMASEL" values="SDMMC_HC1R_E_MMC__DMASEL"/>
          <bitfield caption="Extended Data Width" mask="0x00000020" modes="E_MMC" name="EXTDW"/>
        </register>
        <register caption="Power Control Register" name="SDMMC_PCR" offset="0x29" rw="RW" size="1">
          <bitfield caption="SD Bus Power" mask="0x00000001" name="SDBPWR"/>
        </register>
        <register caption="Block Gap Control Register" name="SDMMC_BGCR" offset="0x2A" rw="RW" size="1">
          <mode name="SD_SDIO"/>
          <mode name="E_MMC"/>
          <bitfield caption="Stop At Block Gap Request" mask="0x00000001" modes="SD_SDIO" name="STPBGR"/>
          <bitfield caption="Continue Request" mask="0x00000002" modes="SD_SDIO" name="CONTR"/>
          <bitfield caption="Read Wait Control" mask="0x00000004" modes="SD_SDIO" name="RWCTRL"/>
          <bitfield caption="Interrupt at Block Gap" mask="0x00000008" modes="SD_SDIO" name="INTBG" values="SDMMC_BGCR__INTBG"/>
          <bitfield caption="Stop At Block Gap Request" mask="0x00000001" modes="E_MMC" name="STPBGR"/>
          <bitfield caption="Continue Request" mask="0x00000002" modes="E_MMC" name="CONTR"/>
        </register>
        <register caption="Wakeup Control Register" name="SDMMC_WCR" offset="0x2B" rw="RW" size="1">
          <bitfield caption="Wakeup Event Enable on Card Interrupt" mask="0x00000001" name="WKENCINT" values="SDMMC_WCR__WKENCINT"/>
          <bitfield caption="Wakeup Event Enable on Card Insertion" mask="0x00000002" name="WKENCINS" values="SDMMC_WCR__WKENCINS"/>
          <bitfield caption="Wakeup Event Enable on Card Removal" mask="0x00000004" name="WKENCREM" values="SDMMC_WCR__WKENCREM"/>
        </register>
        <register caption="Clock Control Register" name="SDMMC_CCR" offset="0x2C" rw="RW" size="2">
          <bitfield caption="Internal Clock Enable" mask="0x00000001" name="INTCLKEN"/>
          <bitfield caption="Internal Clock Stable" mask="0x00000002" name="INTCLKS"/>
          <bitfield caption="SD Clock Enable" mask="0x00000004" name="SDCLKEN"/>
          <bitfield caption="Clock Generator Select" mask="0x00000020" name="CLKGSEL"/>
          <bitfield caption="Upper Bits of SDCLK Frequency Select" mask="0x000000C0" name="USDCLKFSEL"/>
          <bitfield caption="SDCLK Frequency Select" mask="0x0000FF00" name="SDCLKFSEL"/>
        </register>
        <register caption="Timeout Control Register" name="SDMMC_TCR" offset="0x2E" rw="RW" size="1">
          <bitfield caption="Data Timeout Counter Value" mask="0x0000000F" name="DTCVAL"/>
        </register>
        <register caption="Software Reset Register" name="SDMMC_SRR" offset="0x2F" rw="RW" size="1">
          <bitfield caption="Software reset for All" mask="0x00000001" name="SWRSTALL"/>
          <bitfield caption="Software reset for CMD line" mask="0x00000002" name="SWRSTCMD"/>
          <bitfield caption="Software reset for DAT line" mask="0x00000004" name="SWRSTDAT"/>
        </register>
        <register caption="Normal Interrupt Status Register" name="SDMMC_NISTR" offset="0x30" rw="RW" size="2">
          <mode name="SD_SDIO"/>
          <mode name="E_MMC"/>
          <bitfield caption="Command Complete" mask="0x00000001" modes="SD_SDIO" name="CMDC"/>
          <bitfield caption="Transfer Complete" mask="0x00000002" modes="SD_SDIO" name="TRFC"/>
          <bitfield caption="Block Gap Event" mask="0x00000004" modes="SD_SDIO" name="BLKGE"/>
          <bitfield caption="DMA Interrupt" mask="0x00000008" modes="SD_SDIO" name="DMAINT"/>
          <bitfield caption="Buffer Write Ready" mask="0x00000010" modes="SD_SDIO" name="BWRRDY"/>
          <bitfield caption="Buffer Read Ready" mask="0x00000020" modes="SD_SDIO" name="BRDRDY"/>
          <bitfield caption="Card Insertion" mask="0x00000040" modes="SD_SDIO" name="CINS"/>
          <bitfield caption="Card Removal" mask="0x00000080" modes="SD_SDIO" name="CREM"/>
          <bitfield caption="Card Interrupt" mask="0x00000100" modes="SD_SDIO" name="CINT"/>
          <bitfield caption="Error Interrupt" mask="0x00008000" modes="SD_SDIO" name="ERRINT"/>
          <bitfield caption="Command Complete" mask="0x00000001" modes="E_MMC" name="CMDC"/>
          <bitfield caption="Transfer Complete" mask="0x00000002" modes="E_MMC" name="TRFC"/>
          <bitfield caption="Block Gap Event" mask="0x00000004" modes="E_MMC" name="BLKGE"/>
          <bitfield caption="DMA Interrupt" mask="0x00000008" modes="E_MMC" name="DMAINT"/>
          <bitfield caption="Buffer Write Ready" mask="0x00000010" modes="E_MMC" name="BWRRDY"/>
          <bitfield caption="Buffer Read Ready" mask="0x00000020" modes="E_MMC" name="BRDRDY"/>
          <bitfield caption="Boot Acknowledge Received" mask="0x00004000" modes="E_MMC" name="BOOTAR"/>
          <bitfield caption="Error Interrupt" mask="0x00008000" modes="E_MMC" name="ERRINT"/>
        </register>
        <register caption="Error Interrupt Status Register" name="SDMMC_EISTR" offset="0x32" rw="RW" size="2">
          <mode name="SD_SDIO"/>
          <mode name="E_MMC"/>
          <bitfield caption="Command Timeout Error" mask="0x00000001" modes="SD_SDIO" name="CMDTEO"/>
          <bitfield caption="Command CRC Error" mask="0x00000002" modes="SD_SDIO" name="CMDCRC"/>
          <bitfield caption="Command End Bit Error" mask="0x00000004" modes="SD_SDIO" name="CMDEND"/>
          <bitfield caption="Command Index Error" mask="0x00000008" modes="SD_SDIO" name="CMDIDX"/>
          <bitfield caption="Data Timeout Error" mask="0x00000010" modes="SD_SDIO" name="DATTEO"/>
          <bitfield caption="Data CRC error" mask="0x00000020" modes="SD_SDIO" name="DATCRC"/>
          <bitfield caption="Data End Bit Error" mask="0x00000040" modes="SD_SDIO" name="DATEND"/>
          <bitfield caption="Current Limit Error" mask="0x00000080" modes="SD_SDIO" name="CURLIM"/>
          <bitfield caption="Auto CMD Error" mask="0x00000100" modes="SD_SDIO" name="ACMD"/>
          <bitfield caption="ADMA Error" mask="0x00000200" modes="SD_SDIO" name="ADMA"/>
          <bitfield caption="Command Timeout Error" mask="0x00000001" modes="E_MMC" name="CMDTEO"/>
          <bitfield caption="Command CRC Error" mask="0x00000002" modes="E_MMC" name="CMDCRC"/>
          <bitfield caption="Command End Bit Error" mask="0x00000004" modes="E_MMC" name="CMDEND"/>
          <bitfield caption="Command Index Error" mask="0x00000008" modes="E_MMC" name="CMDIDX"/>
          <bitfield caption="Data Timeout error" mask="0x00000010" modes="E_MMC" name="DATTEO"/>
          <bitfield caption="Data CRC Error" mask="0x00000020" modes="E_MMC" name="DATCRC"/>
          <bitfield caption="Data End Bit Error" mask="0x00000040" modes="E_MMC" name="DATEND"/>
          <bitfield caption="Current Limit Error" mask="0x00000080" modes="E_MMC" name="CURLIM"/>
          <bitfield caption="Auto CMD Error" mask="0x00000100" modes="E_MMC" name="ACMD"/>
          <bitfield caption="ADMA Error" mask="0x00000200" modes="E_MMC" name="ADMA"/>
          <bitfield caption="Boot Acknowledge Error" mask="0x00001000" modes="E_MMC" name="BOOTAE"/>
        </register>
        <register caption="Normal Interrupt Status Enable Register" name="SDMMC_NISTER" offset="0x34" rw="RW" size="2">
          <mode name="SD_SDIO"/>
          <mode name="E_MMC"/>
          <bitfield caption="Command Complete Status Enable" mask="0x00000001" modes="SD_SDIO" name="CMDC" values="SDMMC_NISTER__CMDC"/>
          <bitfield caption="Transfer Complete Status Enable" mask="0x00000002" modes="SD_SDIO" name="TRFC" values="SDMMC_NISTER__TRFC"/>
          <bitfield caption="Block Gap Event Status Enable" mask="0x00000004" modes="SD_SDIO" name="BLKGE" values="SDMMC_NISTER__BLKGE"/>
          <bitfield caption="DMA Interrupt Status Enable" mask="0x00000008" modes="SD_SDIO" name="DMAINT" values="SDMMC_NISTER__DMAINT"/>
          <bitfield caption="Buffer Write Ready Status Enable" mask="0x00000010" modes="SD_SDIO" name="BWRRDY" values="SDMMC_NISTER__BWRRDY"/>
          <bitfield caption="Buffer Read Ready Status Enable" mask="0x00000020" modes="SD_SDIO" name="BRDRDY" values="SDMMC_NISTER__BRDRDY"/>
          <bitfield caption="Card Insertion Status Enable" mask="0x00000040" modes="SD_SDIO" name="CINS" values="SDMMC_NISTER__CINS"/>
          <bitfield caption="Card Removal Status Enable" mask="0x00000080" modes="SD_SDIO" name="CREM" values="SDMMC_NISTER__CREM"/>
          <bitfield caption="Card Interrupt Status Enable" mask="0x00000100" modes="SD_SDIO" name="CINT" values="SDMMC_NISTER__CINT"/>
          <bitfield caption="Command Complete Status Enable" mask="0x00000001" modes="E_MMC" name="CMDC" values="SDMMC_NISTER_E_MMC__CMDC"/>
          <bitfield caption="Transfer Complete Status Enable" mask="0x00000002" modes="E_MMC" name="TRFC" values="SDMMC_NISTER_E_MMC__TRFC"/>
          <bitfield caption="Block Gap Event Status Enable" mask="0x00000004" modes="E_MMC" name="BLKGE" values="SDMMC_NISTER_E_MMC__BLKGE"/>
          <bitfield caption="DMA Interrupt Status Enable" mask="0x00000008" modes="E_MMC" name="DMAINT" values="SDMMC_NISTER_E_MMC__DMAINT"/>
          <bitfield caption="Buffer Write Ready Status Enable" mask="0x00000010" modes="E_MMC" name="BWRRDY" values="SDMMC_NISTER_E_MMC__BWRRDY"/>
          <bitfield caption="Buffer Read Ready Status Enable" mask="0x00000020" modes="E_MMC" name="BRDRDY" values="SDMMC_NISTER_E_MMC__BRDRDY"/>
          <bitfield caption="Boot Acknowledge Received Status Enable" mask="0x00004000" modes="E_MMC" name="BOOTAR" values="SDMMC_NISTER_E_MMC__BOOTAR"/>
        </register>
        <register caption="Error Interrupt Status Enable Register" name="SDMMC_EISTER" offset="0x36" rw="RW" size="2">
          <mode name="SD_SDIO"/>
          <mode name="E_MMC"/>
          <bitfield caption="Command Timeout Error Status Enable" mask="0x00000001" modes="SD_SDIO" name="CMDTEO" values="SDMMC_EISTER__CMDTEO"/>
          <bitfield caption="Command CRC Error Status Enable" mask="0x00000002" modes="SD_SDIO" name="CMDCRC" values="SDMMC_EISTER__CMDCRC"/>
          <bitfield caption="Command End Bit Error Status Enable" mask="0x00000004" modes="SD_SDIO" name="CMDEND" values="SDMMC_EISTER__CMDEND"/>
          <bitfield caption="Command Index Error Status Enable" mask="0x00000008" modes="SD_SDIO" name="CMDIDX" values="SDMMC_EISTER__CMDIDX"/>
          <bitfield caption="Data Timeout Error Status Enable" mask="0x00000010" modes="SD_SDIO" name="DATTEO" values="SDMMC_EISTER__DATTEO"/>
          <bitfield caption="Data CRC Error Status Enable" mask="0x00000020" modes="SD_SDIO" name="DATCRC" values="SDMMC_EISTER__DATCRC"/>
          <bitfield caption="Data End Bit Error Status Enable" mask="0x00000040" modes="SD_SDIO" name="DATEND" values="SDMMC_EISTER__DATEND"/>
          <bitfield caption="Current Limit Error Status Enable" mask="0x00000080" modes="SD_SDIO" name="CURLIM" values="SDMMC_EISTER__CURLIM"/>
          <bitfield caption="Auto CMD Error Status Enable" mask="0x00000100" modes="SD_SDIO" name="ACMD" values="SDMMC_EISTER__ACMD"/>
          <bitfield caption="ADMA Error Status Enable" mask="0x00000200" modes="SD_SDIO" name="ADMA" values="SDMMC_EISTER__ADMA"/>
          <bitfield caption="Command Timeout Error Status Enable" mask="0x00000001" modes="E_MMC" name="CMDTEO" values="SDMMC_EISTER_E_MMC__CMDTEO"/>
          <bitfield caption="Command CRC Error Status Enable" mask="0x00000002" modes="E_MMC" name="CMDCRC" values="SDMMC_EISTER_E_MMC__CMDCRC"/>
          <bitfield caption="Command End Bit Error Status Enable" mask="0x00000004" modes="E_MMC" name="CMDEND" values="SDMMC_EISTER_E_MMC__CMDEND"/>
          <bitfield caption="Command Index Error Status Enable" mask="0x00000008" modes="E_MMC" name="CMDIDX" values="SDMMC_EISTER_E_MMC__CMDIDX"/>
          <bitfield caption="Data Timeout Error Status Enable" mask="0x00000010" modes="E_MMC" name="DATTEO" values="SDMMC_EISTER_E_MMC__DATTEO"/>
          <bitfield caption="Data CRC Error Status Enable" mask="0x00000020" modes="E_MMC" name="DATCRC" values="SDMMC_EISTER_E_MMC__DATCRC"/>
          <bitfield caption="Data End Bit Error Status Enable" mask="0x00000040" modes="E_MMC" name="DATEND" values="SDMMC_EISTER_E_MMC__DATEND"/>
          <bitfield caption="Current Limit Error Status Enable" mask="0x00000080" modes="E_MMC" name="CURLIM" values="SDMMC_EISTER_E_MMC__CURLIM"/>
          <bitfield caption="Auto CMD Error Status Enable" mask="0x00000100" modes="E_MMC" name="ACMD" values="SDMMC_EISTER_E_MMC__ACMD"/>
          <bitfield caption="ADMA Error Status Enable" mask="0x00000200" modes="E_MMC" name="ADMA" values="SDMMC_EISTER_E_MMC__ADMA"/>
          <bitfield caption="Boot Acknowledge Error Status Enable" mask="0x00001000" modes="E_MMC" name="BOOTAE" values="SDMMC_EISTER_E_MMC__BOOTAE"/>
        </register>
        <register caption="Normal Interrupt Signal Enable Register" name="SDMMC_NISIER" offset="0x38" rw="RW" size="2">
          <mode name="SD_SDIO"/>
          <mode name="E_MMC"/>
          <bitfield caption="Command Complete Signal Enable" mask="0x00000001" modes="SD_SDIO" name="CMDC" values="SDMMC_NISIER__CMDC"/>
          <bitfield caption="Transfer Complete Signal Enable" mask="0x00000002" modes="SD_SDIO" name="TRFC" values="SDMMC_NISIER__TRFC"/>
          <bitfield caption="Block Gap Event Signal Enable" mask="0x00000004" modes="SD_SDIO" name="BLKGE" values="SDMMC_NISIER__BLKGE"/>
          <bitfield caption="DMA Interrupt Signal Enable" mask="0x00000008" modes="SD_SDIO" name="DMAINT" values="SDMMC_NISIER__DMAINT"/>
          <bitfield caption="Buffer Write Ready Signal Enable" mask="0x00000010" modes="SD_SDIO" name="BWRRDY" values="SDMMC_NISIER__BWRRDY"/>
          <bitfield caption="Buffer Read Ready Signal Enable" mask="0x00000020" modes="SD_SDIO" name="BRDRDY" values="SDMMC_NISIER__BRDRDY"/>
          <bitfield caption="Card Insertion Signal Enable" mask="0x00000040" modes="SD_SDIO" name="CINS" values="SDMMC_NISIER__CINS"/>
          <bitfield caption="Card Removal Signal Enable" mask="0x00000080" modes="SD_SDIO" name="CREM" values="SDMMC_NISIER__CREM"/>
          <bitfield caption="Card Interrupt Signal Enable" mask="0x00000100" modes="SD_SDIO" name="CINT" values="SDMMC_NISIER__CINT"/>
          <bitfield caption="Command Complete Signal Enable" mask="0x00000001" modes="E_MMC" name="CMDC" values="SDMMC_NISIER_E_MMC__CMDC"/>
          <bitfield caption="Transfer Complete Signal Enable" mask="0x00000002" modes="E_MMC" name="TRFC" values="SDMMC_NISIER_E_MMC__TRFC"/>
          <bitfield caption="Block Gap Event Signal Enable" mask="0x00000004" modes="E_MMC" name="BLKGE" values="SDMMC_NISIER_E_MMC__BLKGE"/>
          <bitfield caption="DMA Interrupt Signal Enable" mask="0x00000008" modes="E_MMC" name="DMAINT" values="SDMMC_NISIER_E_MMC__DMAINT"/>
          <bitfield caption="Buffer Write Ready Signal Enable" mask="0x00000010" modes="E_MMC" name="BWRRDY" values="SDMMC_NISIER_E_MMC__BWRRDY"/>
          <bitfield caption="Buffer Read Ready Signal Enable" mask="0x00000020" modes="E_MMC" name="BRDRDY" values="SDMMC_NISIER_E_MMC__BRDRDY"/>
          <bitfield caption="Boot Acknowledge Received Signal Enable" mask="0x00004000" modes="E_MMC" name="BOOTAR" values="SDMMC_NISIER_E_MMC__BOOTAR"/>
        </register>
        <register caption="Error Interrupt Signal Enable Register" name="SDMMC_EISIER" offset="0x3A" rw="RW" size="2">
          <mode name="SD_SDIO"/>
          <mode name="E_MMC"/>
          <bitfield caption="Command Timeout Error Signal Enable" mask="0x00000001" modes="SD_SDIO" name="CMDTEO" values="SDMMC_EISIER__CMDTEO"/>
          <bitfield caption="Command CRC Error Signal Enable" mask="0x00000002" modes="SD_SDIO" name="CMDCRC" values="SDMMC_EISIER__CMDCRC"/>
          <bitfield caption="Command End Bit Error Signal Enable" mask="0x00000004" modes="SD_SDIO" name="CMDEND" values="SDMMC_EISIER__CMDEND"/>
          <bitfield caption="Command Index Error Signal Enable" mask="0x00000008" modes="SD_SDIO" name="CMDIDX" values="SDMMC_EISIER__CMDIDX"/>
          <bitfield caption="Data Timeout Error Signal Enable" mask="0x00000010" modes="SD_SDIO" name="DATTEO" values="SDMMC_EISIER__DATTEO"/>
          <bitfield caption="Data CRC Error Signal Enable" mask="0x00000020" modes="SD_SDIO" name="DATCRC" values="SDMMC_EISIER__DATCRC"/>
          <bitfield caption="Data End Bit Error Signal Enable" mask="0x00000040" modes="SD_SDIO" name="DATEND" values="SDMMC_EISIER__DATEND"/>
          <bitfield caption="Current Limit Error Signal Enable" mask="0x00000080" modes="SD_SDIO" name="CURLIM" values="SDMMC_EISIER__CURLIM"/>
          <bitfield caption="Auto CMD Error Signal Enable" mask="0x00000100" modes="SD_SDIO" name="ACMD" values="SDMMC_EISIER__ACMD"/>
          <bitfield caption="ADMA Error Signal Enable" mask="0x00000200" modes="SD_SDIO" name="ADMA" values="SDMMC_EISIER__ADMA"/>
          <bitfield caption="Command Timeout Error Signal Enable" mask="0x00000001" modes="E_MMC" name="CMDTEO" values="SDMMC_EISIER_E_MMC__CMDTEO"/>
          <bitfield caption="Command CRC Error Signal Enable" mask="0x00000002" modes="E_MMC" name="CMDCRC" values="SDMMC_EISIER_E_MMC__CMDCRC"/>
          <bitfield caption="Command End Bit Error Signal Enable" mask="0x00000004" modes="E_MMC" name="CMDEND" values="SDMMC_EISIER_E_MMC__CMDEND"/>
          <bitfield caption="Command Index Error Signal Enable" mask="0x00000008" modes="E_MMC" name="CMDIDX" values="SDMMC_EISIER_E_MMC__CMDIDX"/>
          <bitfield caption="Data Timeout Error Signal Enable" mask="0x00000010" modes="E_MMC" name="DATTEO" values="SDMMC_EISIER_E_MMC__DATTEO"/>
          <bitfield caption="Data CRC Error Signal Enable" mask="0x00000020" modes="E_MMC" name="DATCRC" values="SDMMC_EISIER_E_MMC__DATCRC"/>
          <bitfield caption="Data End Bit Error Signal Enable" mask="0x00000040" modes="E_MMC" name="DATEND" values="SDMMC_EISIER_E_MMC__DATEND"/>
          <bitfield caption="Current Limit Error Signal Enable" mask="0x00000080" modes="E_MMC" name="CURLIM" values="SDMMC_EISIER_E_MMC__CURLIM"/>
          <bitfield caption="Auto CMD Error Signal Enable" mask="0x00000100" modes="E_MMC" name="ACMD" values="SDMMC_EISIER_E_MMC__ACMD"/>
          <bitfield caption="ADMA Error Signal Enable" mask="0x00000200" modes="E_MMC" name="ADMA" values="SDMMC_EISIER_E_MMC__ADMA"/>
          <bitfield caption="Boot Acknowledge Error Signal Enable" mask="0x00001000" modes="E_MMC" name="BOOTAE" values="SDMMC_EISIER_E_MMC__BOOTAE"/>
        </register>
        <register caption="Auto CMD Error Status Register" name="SDMMC_ACESR" offset="0x3C" rw="R" size="2">
          <bitfield caption="Auto CMD12 Not Executed" mask="0x00000001" name="ACMD12NE"/>
          <bitfield caption="Auto CMD Timeout Error" mask="0x00000002" name="ACMDTEO"/>
          <bitfield caption="Auto CMD CRC Error" mask="0x00000004" name="ACMDCRC"/>
          <bitfield caption="Auto CMD End Bit Error" mask="0x00000008" name="ACMDEND"/>
          <bitfield caption="Auto CMD Index Error" mask="0x00000010" name="ACMDIDX"/>
          <bitfield caption="Command Not Issued by Auto CMD12 Error" mask="0x00000080" name="CMDNI"/>
        </register>
        <register caption="Host Control 2 Register" name="SDMMC_HC2R" offset="0x3E" rw="RW" size="2">
          <mode name="SD_SDIO"/>
          <mode name="E_MMC"/>
          <bitfield caption="UHS Mode Select" mask="0x00000007" modes="SD_SDIO" name="UHSMS" values="SDMMC_HC2R__UHSMS"/>
          <bitfield caption="1.8V Signaling Enable" mask="0x00000008" modes="SD_SDIO" name="VS18EN"/>
          <bitfield caption="Driver Strength Select" mask="0x00000030" modes="SD_SDIO" name="DRVSEL" values="SDMMC_HC2R__DRVSEL"/>
          <bitfield caption="Execute Tuning" mask="0x00000040" modes="SD_SDIO" name="EXTUN"/>
          <bitfield caption="Sampling Clock Select" mask="0x00000080" modes="SD_SDIO" name="SCLKSEL"/>
          <bitfield caption="Asynchronous Interrupt Enable" mask="0x00004000" modes="SD_SDIO" name="ASINTEN"/>
          <bitfield caption="Preset Value Enable" mask="0x00008000" modes="SD_SDIO" name="PVALEN"/>
          <bitfield caption="HS200 Mode Enable" mask="0x0000000F" modes="E_MMC" name="HS200EN"/>
          <bitfield caption="Driver Strength Select" mask="0x00000030" modes="E_MMC" name="DRVSEL" values="SDMMC_HC2R_E_MMC__DRVSEL"/>
          <bitfield caption="Execute Tuning" mask="0x00000040" modes="E_MMC" name="EXTUN"/>
          <bitfield caption="Sampling Clock Select" mask="0x00000080" modes="E_MMC" name="SCLKSEL"/>
          <bitfield caption="Preset Value Enable" mask="0x00008000" modes="E_MMC" name="PVALEN"/>
        </register>
        <register caption="Capabilities 0 Register" name="SDMMC_CA0R" offset="0x40" rw="R" size="4">
          <bitfield caption="Timeout Clock Frequency" mask="0x0000003F" name="TEOCLKF"/>
          <bitfield caption="Timeout Clock Unit" mask="0x00000080" name="TEOCLKU"/>
          <bitfield caption="Base Clock Frequency" mask="0x0000FF00" name="BASECLKF"/>
          <bitfield caption="Max Block Length" mask="0x00030000" name="MAXBLKL" values="SDMMC_CA0R__MAXBLKL"/>
          <bitfield caption="8-Bit Support for Embedded Device" mask="0x00040000" name="ED8SUP"/>
          <bitfield caption="ADMA2 Support" mask="0x00080000" name="ADMA2SUP"/>
          <bitfield caption="High Speed Support" mask="0x00200000" name="HSSUP"/>
          <bitfield caption="SDMA Support" mask="0x00400000" name="SDMASUP"/>
          <bitfield caption="Suspend/Resume Support" mask="0x00800000" name="SRSUP"/>
          <bitfield caption="Voltage Support 3.3V" mask="0x01000000" name="V33VSUP"/>
          <bitfield caption="Voltage Support 3.0V" mask="0x02000000" name="V30VSUP"/>
          <bitfield caption="Voltage Support 1.8V" mask="0x04000000" name="V18VSUP"/>
          <bitfield caption="64-Bit System Bus Support" mask="0x10000000" name="SB64SUP"/>
          <bitfield caption="Asynchronous Interrupt Support" mask="0x20000000" name="ASINTSUP"/>
          <bitfield caption="Slot Type" mask="0xC0000000" name="SLTYPE"/>
        </register>
        <register caption="Capabilities 1 Register" name="SDMMC_CA1R" offset="0x44" rw="RW" size="4">
          <bitfield caption="SDR50 Support" mask="0x00000001" name="SDR50SUP"/>
          <bitfield caption="SDR104 Support" mask="0x00000002" name="SDR104SUP"/>
          <bitfield caption="DDR50 Support" mask="0x00000004" name="DDR50SUP"/>
          <bitfield caption="Driver Type A Support" mask="0x00000010" name="DRVASUP"/>
          <bitfield caption="Driver Type C Support" mask="0x00000020" name="DRVCSUP"/>
          <bitfield caption="Driver Type D Support" mask="0x00000040" name="DRVDSUP"/>
          <bitfield caption="Timer Count For Retuning" mask="0x00000F00" name="TCNTRT"/>
          <bitfield caption="Use Tuning for SDR50" mask="0x00002000" name="TSDR50"/>
          <bitfield caption="Retuning Modes" mask="0x0000C000" name="RTMOD" values="SDMMC_CA1R__RTMOD"/>
          <bitfield caption="Clock Multiplier" mask="0x00FF0000" name="CLKMULT"/>
        </register>
        <register caption="Maximum Current Capabilities Register" name="SDMMC_MCCAR" offset="0x48" rw="RW" size="4">
          <bitfield caption="Maximum Current for 3.3V" mask="0x000000FF" name="MAXCUR33V"/>
          <bitfield caption="Maximum Current for 3.0V" mask="0x0000FF00" name="MAXCUR30V"/>
          <bitfield caption="Maximum Current for 1.8V" mask="0x00FF0000" name="MAXCUR18V"/>
        </register>
        <register caption="Force Event Register for Auto CMD Error Status" name="SDMMC_FERACES" offset="0x50" rw="W" size="2">
          <bitfield caption="Force Event for Auto CMD12 Not Executed" mask="0x00000001" name="ACMD12NE"/>
          <bitfield caption="Force Event for Auto CMD Timeout Error" mask="0x00000002" name="ACMDTEO"/>
          <bitfield caption="Force Event for Auto CMD CRC Error" mask="0x00000004" name="ACMDCRC"/>
          <bitfield caption="Force Event for Auto CMD End Bit Error" mask="0x00000008" name="ACMDEND"/>
          <bitfield caption="Force Event for Auto CMD Index Error" mask="0x00000010" name="ACMDIDX"/>
          <bitfield caption="Force Event for Command Not Issued by Auto CMD12 Error" mask="0x00000080" name="CMDNI"/>
        </register>
        <register caption="Force Event Register for Error Interrupt Status" name="SDMMC_FEREIS" offset="0x52" rw="W" size="2" atomic-op="clear:SDMMC_FEREIS">
          <bitfield caption="Force Event for Command Timeout Error" mask="0x00000001" name="CMDTEO"/>
          <bitfield caption="Force Event for Command CRC Error" mask="0x00000002" name="CMDCRC"/>
          <bitfield caption="Force Event for Command End Bit Error" mask="0x00000004" name="CMDEND"/>
          <bitfield caption="Force Event for Command Index Error" mask="0x00000008" name="CMDIDX"/>
          <bitfield caption="Force Event for Data Timeout error" mask="0x00000010" name="DATTEO"/>
          <bitfield caption="Force Event for Data CRC error" mask="0x00000020" name="DATCRC"/>
          <bitfield caption="Force Event for Data End Bit Error" mask="0x00000040" name="DATEND"/>
          <bitfield caption="Force Event for Current Limit Error" mask="0x00000080" name="CURLIM"/>
          <bitfield caption="Force Event for Auto CMD Error" mask="0x00000100" name="ACMD"/>
          <bitfield caption="Force Event for ADMA Error" mask="0x00000200" name="ADMA"/>
          <bitfield caption="Force Event for Boot Acknowledge Error" mask="0x00001000" name="BOOTAE"/>
        </register>
        <register caption="ADMA Error Status Register" name="SDMMC_AESR" offset="0x54" rw="R" size="1">
          <bitfield caption="ADMA Error State" mask="0x00000003" name="ERRST"/>
          <bitfield caption="ADMA Length Mismatch Error" mask="0x00000004" name="LMIS"/>
        </register>
        <register caption="ADMA System Address Register 0" name="SDMMC_ASAR0" offset="0x58" rw="RW" size="4">
          <bitfield caption="ADMA System Address" mask="0xFFFFFFFF" name="ADMASA"/>
        </register>
        <register caption="Preset Value Register 0 (for initialization)" count="8" name="SDMMC_PVR" offset="0x60" rw="RW" size="2">
          <bitfield caption="SDCLK Frequency Select" mask="0x000003FF" name="SDCLKFSEL"/>
          <bitfield caption="Clock Generator Select" mask="0x00000400" name="CLKGSEL"/>
          <bitfield caption="Driver Strength Select" mask="0x0000C000" name="DRVSEL"/>
        </register>
        <register caption="Slot Interrupt Status Register" name="SDMMC_SISR" offset="0xFC" rw="R" size="2">
          <bitfield caption="Interrupt Signal for Each Slot" mask="0x00000003" name="INTSSL"/>
        </register>
        <register caption="Host Controller Version Register" name="SDMMC_HCVR" offset="0xFE" rw="R" size="2">
          <bitfield caption="Specification Version Number" mask="0x000000FF" name="SVER"/>
          <bitfield caption="Vendor Version Number" mask="0x0000FF00" name="VVER"/>
        </register>
        <register caption="Additional Present State Register" name="SDMMC_APSR" offset="0x200" rw="R" size="4">
          <bitfield caption="DAT[7:4] High Line Level" mask="0x0000000F" name="HDATLL"/>
        </register>
        <register caption="e.MMC Control 1 Register" name="SDMMC_MC1R" offset="0x204" rw="RW" size="1">
          <bitfield caption="e.MMC Command Type" mask="0x00000003" name="CMDTYP" values="SDMMC_MC1R__CMDTYP"/>
          <bitfield caption="e.MMC HSDDR Mode" mask="0x00000008" name="DDR"/>
          <bitfield caption="e.MMC Open Drain Mode" mask="0x00000010" name="OPD"/>
          <bitfield caption="e.MMC Boot Acknowledge Enable" mask="0x00000020" name="BOOTA"/>
          <bitfield caption="e.MMC Reset Signal" mask="0x00000040" name="RSTN"/>
          <bitfield caption="e.MMC Force Card Detect" mask="0x00000080" name="FCD"/>
        </register>
        <register caption="e.MMC Control 2 Register" name="SDMMC_MC2R" offset="0x205" rw="W" size="1">
          <bitfield caption="e.MMC Abort Wait IRQ" mask="0x00000001" name="SRESP"/>
          <bitfield caption="e.MMC Abort Boot" mask="0x00000002" name="ABOOT"/>
        </register>
        <register caption="AHB Control Register" name="SDMMC_ACR" offset="0x208" rw="RW" size="4">
          <bitfield caption="AHB Maximum Burst" mask="0x00000003" name="BMAX" values="SDMMC_ACR__BMAX"/>
        </register>
        <register caption="Clock Control 2 Register" name="SDMMC_CC2R" offset="0x20C" rw="RW" size="4">
          <bitfield caption="Force SDCLK Disabled" mask="0x00000001" name="FSDCLKD"/>
        </register>
        <register caption="Retuning Timer Control 1 Register" name="SDMMC_RTC1R" offset="0x210" rw="RW" size="1">
          <bitfield caption="Retuning Timer Enable" mask="0x00000001" name="TMREN" values="SDMMC_RTC1R__TMREN"/>
        </register>
        <register caption="Retuning Timer Control 2 Register" name="SDMMC_RTC2R" offset="0x211" rw="W" size="1">
          <bitfield caption="Retuning Timer Reload" mask="0x00000001" name="RLD"/>
        </register>
        <register caption="Retuning Timer Counter Value Register" name="SDMMC_RTCVR" offset="0x214" rw="RW" size="4">
          <bitfield caption="Retuning Timer Counter Value" mask="0x0000000F" name="TCVAL"/>
        </register>
        <register caption="Retuning Timer Interrupt Status Enable Register" name="SDMMC_RTISTER" offset="0x218" rw="RW" size="1">
          <bitfield caption="Retuning Timer Event" mask="0x00000001" name="TEVT" values="SDMMC_RTISTER__TEVT"/>
        </register>
        <register caption="Retuning Timer Interrupt Signal Enable Register" name="SDMMC_RTISIER" offset="0x219" rw="RW" size="1">
          <bitfield caption="Retuning Timer Event" mask="0x00000001" name="TEVT" values="SDMMC_RTISIER__TEVT"/>
        </register>
        <register caption="Retuning Timer Interrupt Status Register" name="SDMMC_RTISTR" offset="0x21C" rw="RW" size="1">
          <bitfield caption="Retuning Timer Event" mask="0x00000001" name="TEVT"/>
        </register>
        <register caption="Retuning Timer Status Slots Register" name="SDMMC_RTSSR" offset="0x21D" rw="R" size="1">
          <bitfield caption="Retuning Timer Event Slots" mask="0x00000003" name="TEVTSLOT"/>
        </register>
        <register caption="Tuning Control Register" name="SDMMC_TUNCR" offset="0x220" rw="RW" size="4">
          <bitfield caption="Sampling Point" mask="0x00000001" name="SMPLPT"/>
        </register>
        <register caption="Capabilities Control Register" name="SDMMC_CACR" offset="0x230" rw="RW" size="4">
          <bitfield caption="Capabilities Write Enable" mask="0x00000001" name="CAPWREN"/>
          <bitfield caption="Key" mask="0x0000FF00" name="KEY"/>
        </register>
        <register caption="Calibration Control Register" name="SDMMC_CALCR" offset="0x240" rw="RW" size="4">
          <bitfield caption="PADs Calibration Enable" mask="0x00000001" name="EN"/>
          <bitfield caption="Calibration Analog Always ON" mask="0x00000010" name="ALWYSON"/>
          <bitfield caption="Calibration During Tuning Disabled" mask="0x00000020" name="TUNDIS"/>
          <bitfield caption="Calibration Counter Value" mask="0x0000FF00" name="CNTVAL"/>
          <bitfield caption="Calibration N Status" mask="0x000F0000" name="CALN"/>
          <bitfield caption="Calibration P Status" mask="0x0F000000" name="CALP"/>
        </register>
      </register-group>
      <value-group caption="SDMA Buffer Boundary" name="SDMMC_BSR__BOUNDARY">
        <value caption="4-Kbyte boundary" name="_4K" value="0x0"/>
        <value caption="8-Kbyte boundary" name="_8K" value="0x1"/>
        <value caption="16-Kbyte boundary" name="_16K" value="0x2"/>
        <value caption="32-Kbyte boundary" name="_32K" value="0x3"/>
        <value caption="64-Kbyte boundary" name="_64K" value="0x4"/>
        <value caption="128-Kbyte boundary" name="_128K" value="0x5"/>
        <value caption="256-Kbyte boundary" name="_256k" value="0x6"/>
        <value caption="512-Kbyte boundary" name="_512K" value="0x7"/>
      </value-group>
      <value-group caption="DMA Enable" name="SDMMC_TMR__DMAEN">
        <value caption="DMA functionality is disabled." name="DISABLED" value="0"/>
        <value caption="DMA functionality is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Block Count Enable" name="SDMMC_TMR__BCEN">
        <value caption="Block count is disabled." name="DISABLED" value="0"/>
        <value caption="Block count is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Auto Command Enable" name="SDMMC_TMR__ACMDEN">
        <value caption="Auto Command Disabled" name="DISABLED" value="0x0"/>
        <value caption="Auto CMD12 Enabled" name="CMD12" value="0x1"/>
        <value caption="Auto CMD23 Enabled" name="CMD23" value="0x2"/>
      </value-group>
      <value-group caption="Data Transfer Direction Selection" name="SDMMC_TMR__DTDSEL">
        <value caption="Writes data from the SDMMC to the device." name="WRITE" value="0"/>
        <value caption="Reads data from the device to the SDMMC." name="READ" value="1"/>
      </value-group>
      <value-group caption="Response Type" name="SDMMC_CR__RESPTYP">
        <value caption="No Response" name="NORESP" value="0x0"/>
        <value caption="Response Length 136" name="RL136" value="0x1"/>
        <value caption="Response Length 48" name="RL48" value="0x2"/>
        <value caption="Response Length 48 with Busy" name="RL48BUSY" value="0x3"/>
      </value-group>
      <value-group caption="Command CRC Check Enable" name="SDMMC_CR__CMDCCEN">
        <value caption="The Command CRC Check is disabled." name="DISABLED" value="0"/>
        <value caption="The Command CRC Check is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Index Check Enable" name="SDMMC_CR__CMDICEN">
        <value caption="The Command Index Check is disabled." name="DISABLED" value="0"/>
        <value caption="The Command Index Check is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Type" name="SDMMC_CR__CMDTYP">
        <value caption="Other commands" name="NORMAL" value="0x0"/>
        <value caption="CMD52 to write &quot;Bus Suspend&quot; in the Card Common Control Registers (CCCR) (for SDIO only)" name="SUSPEND" value="0x1"/>
        <value caption="CMD52 to write &quot;Function Select&quot; in the Card Common Control Registers (CCCR) (for SDIO only)" name="RESUME" value="0x2"/>
        <value caption="CMD12, CMD52 to write &quot;I/O Abort&quot; in the Card Common Control Registers (CCCR) (for SDIO only)" name="ABORT" value="0x3"/>
      </value-group>
      <value-group caption="LED Control" name="SDMMC_HC1R__LEDCTRL">
        <value caption="LED off." name="OFF" value="0"/>
        <value caption="LED on." name="ON" value="1"/>
      </value-group>
      <value-group caption="Data Width" name="SDMMC_HC1R__DW">
        <value caption="1-bit mode." name="_1_BIT" value="0"/>
        <value caption="4-bit mode." name="_4_BIT" value="1"/>
      </value-group>
      <value-group caption="DMA Select" name="SDMMC_HC1R__DMASEL">
        <value caption="SDMA is selected" name="SDMA" value="0x0"/>
        <value caption="32-bit Address ADMA2 is selected" name="ADMA32" value="0x2"/>
      </value-group>
      <value-group caption="Data Width" name="SDMMC_HC1R_E_MMC__DW">
        <value caption="1-bit mode." name="_1_BIT" value="0"/>
        <value caption="4-bit mode." name="_4_BIT" value="1"/>
      </value-group>
      <value-group caption="DMA Select" name="SDMMC_HC1R_E_MMC__DMASEL">
        <value caption="SDMA is selected" name="SDMA" value="0x0"/>
        <value caption="32-bit Address ADMA2 is selected" name="ADMA32" value="0x2"/>
      </value-group>
      <value-group caption="Interrupt at Block Gap" name="SDMMC_BGCR__INTBG">
        <value caption="Interrupt detection disabled." name="DISABLED" value="0"/>
        <value caption="Interrupt detection enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Wakeup Event Enable on Card Interrupt" name="SDMMC_WCR__WKENCINT">
        <value caption="Wakeup Event disabled." name="DISABLED" value="0"/>
        <value caption="Wakeup Event enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Wakeup Event Enable on Card Insertion" name="SDMMC_WCR__WKENCINS">
        <value caption="Wakeup Event disabled." name="DISABLED" value="0"/>
        <value caption="Wakeup Event enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Wakeup Event Enable on Card Removal" name="SDMMC_WCR__WKENCREM">
        <value caption="Wakeup Event disabled." name="DISABLED" value="0"/>
        <value caption="Wakeup Event enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Complete Status Enable" name="SDMMC_NISTER__CMDC">
        <value caption="The CMDC status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The CMDC status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Transfer Complete Status Enable" name="SDMMC_NISTER__TRFC">
        <value caption="The TRFC status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The TRFC status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Block Gap Event Status Enable" name="SDMMC_NISTER__BLKGE">
        <value caption="The BLKGE status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The BLKGE status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="DMA Interrupt Status Enable" name="SDMMC_NISTER__DMAINT">
        <value caption="The DMAINT status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The DMAINT status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Buffer Write Ready Status Enable" name="SDMMC_NISTER__BWRRDY">
        <value caption="The BWRRDY status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The BWRRDY status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Buffer Read Ready Status Enable" name="SDMMC_NISTER__BRDRDY">
        <value caption="The BRDRDY status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The BRDRDY status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Card Insertion Status Enable" name="SDMMC_NISTER__CINS">
        <value caption="The CINS status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The CINS status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Card Removal Status Enable" name="SDMMC_NISTER__CREM">
        <value caption="The CREM status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The CREM status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Card Interrupt Status Enable" name="SDMMC_NISTER__CINT">
        <value caption="The CINT status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The CINT status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Complete Status Enable" name="SDMMC_NISTER_E_MMC__CMDC">
        <value caption="The CMDC status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The CMDC status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Transfer Complete Status Enable" name="SDMMC_NISTER_E_MMC__TRFC">
        <value caption="The TRFC status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The TRFC status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Block Gap Event Status Enable" name="SDMMC_NISTER_E_MMC__BLKGE">
        <value caption="The BLKGE status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The BLKGE status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="DMA Interrupt Status Enable" name="SDMMC_NISTER_E_MMC__DMAINT">
        <value caption="The DMAINT status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The DMAINT status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Buffer Write Ready Status Enable" name="SDMMC_NISTER_E_MMC__BWRRDY">
        <value caption="The BWRRDY status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The BWRRDY status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Buffer Read Ready Status Enable" name="SDMMC_NISTER_E_MMC__BRDRDY">
        <value caption="The BRDRDY status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The BRDRDY status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Boot Acknowledge Received Status Enable" name="SDMMC_NISTER_E_MMC__BOOTAR">
        <value caption="The BOOTAR status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The BOOTAR status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Timeout Error Status Enable" name="SDMMC_EISTER__CMDTEO">
        <value caption="The CMDTEO status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The CMDTEO status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command CRC Error Status Enable" name="SDMMC_EISTER__CMDCRC">
        <value caption="The CMDCRC status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The CMDCRC status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command End Bit Error Status Enable" name="SDMMC_EISTER__CMDEND">
        <value caption="The CMDEND status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The CMDEND status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Index Error Status Enable" name="SDMMC_EISTER__CMDIDX">
        <value caption="The CMDIDX status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The CMDIDX status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data Timeout Error Status Enable" name="SDMMC_EISTER__DATTEO">
        <value caption="The DATTEO status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The DATTEO status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data CRC Error Status Enable" name="SDMMC_EISTER__DATCRC">
        <value caption="The DATCRC status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The DATCRC status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data End Bit Error Status Enable" name="SDMMC_EISTER__DATEND">
        <value caption="The DATEND status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The DATEND status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Current Limit Error Status Enable" name="SDMMC_EISTER__CURLIM">
        <value caption="The CURLIM status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The CURLIM status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Auto CMD Error Status Enable" name="SDMMC_EISTER__ACMD">
        <value caption="The ACMD status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The ACMD status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="ADMA Error Status Enable" name="SDMMC_EISTER__ADMA">
        <value caption="The ADMA status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The ADMA status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Timeout Error Status Enable" name="SDMMC_EISTER_E_MMC__CMDTEO">
        <value caption="The CMDTEO status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The CMDTEO status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command CRC Error Status Enable" name="SDMMC_EISTER_E_MMC__CMDCRC">
        <value caption="The CMDCRC status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The CMDCRC status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command End Bit Error Status Enable" name="SDMMC_EISTER_E_MMC__CMDEND">
        <value caption="The CMDEND status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The CMDEND status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Index Error Status Enable" name="SDMMC_EISTER_E_MMC__CMDIDX">
        <value caption="The CMDIDX status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The CMDIDX status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data Timeout Error Status Enable" name="SDMMC_EISTER_E_MMC__DATTEO">
        <value caption="The DATTEO status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The DATTEO status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data CRC Error Status Enable" name="SDMMC_EISTER_E_MMC__DATCRC">
        <value caption="The DATCRC status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The DATCRC status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data End Bit Error Status Enable" name="SDMMC_EISTER_E_MMC__DATEND">
        <value caption="The DATEND status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The DATEND status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Current Limit Error Status Enable" name="SDMMC_EISTER_E_MMC__CURLIM">
        <value caption="The CURLIM status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The CURLIM status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Auto CMD Error Status Enable" name="SDMMC_EISTER_E_MMC__ACMD">
        <value caption="The ACMD status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The ACMD status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="ADMA Error Status Enable" name="SDMMC_EISTER_E_MMC__ADMA">
        <value caption="The ADMA status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The ADMA status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Boot Acknowledge Error Status Enable" name="SDMMC_EISTER_E_MMC__BOOTAE">
        <value caption="The BOOTAE status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The BOOTAE status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Complete Signal Enable" name="SDMMC_NISIER__CMDC">
        <value caption="No interrupt is generated when the CMDC status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CMDC status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Transfer Complete Signal Enable" name="SDMMC_NISIER__TRFC">
        <value caption="No interrupt is generated when the TRFC status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the TRFC status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Block Gap Event Signal Enable" name="SDMMC_NISIER__BLKGE">
        <value caption="No interrupt is generated when the BLKGE status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the BLKGE status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="DMA Interrupt Signal Enable" name="SDMMC_NISIER__DMAINT">
        <value caption="No interrupt is generated when the DMAINT status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the DMAINT status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Buffer Write Ready Signal Enable" name="SDMMC_NISIER__BWRRDY">
        <value caption="No interrupt is generated when the BWRRDY status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the BWRRDY status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Buffer Read Ready Signal Enable" name="SDMMC_NISIER__BRDRDY">
        <value caption="No interrupt is generated when the BRDRDY status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the BRDRDY status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Card Insertion Signal Enable" name="SDMMC_NISIER__CINS">
        <value caption="No interrupt is generated when the CINS status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CINS status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Card Removal Signal Enable" name="SDMMC_NISIER__CREM">
        <value caption="No interrupt is generated when the CREM status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CREM status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Card Interrupt Signal Enable" name="SDMMC_NISIER__CINT">
        <value caption="No interrupt is generated when the CINT status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CINT status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Complete Signal Enable" name="SDMMC_NISIER_E_MMC__CMDC">
        <value caption="No interrupt is generated when the CMDC status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CMDC status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Transfer Complete Signal Enable" name="SDMMC_NISIER_E_MMC__TRFC">
        <value caption="No interrupt is generated when the TRFC status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the TRFC status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Block Gap Event Signal Enable" name="SDMMC_NISIER_E_MMC__BLKGE">
        <value caption="No interrupt is generated when the BLKGE status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the BLKGE status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="DMA Interrupt Signal Enable" name="SDMMC_NISIER_E_MMC__DMAINT">
        <value caption="No interrupt is generated when the DMAINT status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the DMAINT status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Buffer Write Ready Signal Enable" name="SDMMC_NISIER_E_MMC__BWRRDY">
        <value caption="No interrupt is generated when the BWRRDY status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the BWRRDY status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Buffer Read Ready Signal Enable" name="SDMMC_NISIER_E_MMC__BRDRDY">
        <value caption="No interrupt is generated when the BRDRDY status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the BRDRDY status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Boot Acknowledge Received Signal Enable" name="SDMMC_NISIER_E_MMC__BOOTAR">
        <value caption="No interrupt is generated when the BOOTAR status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the BOOTAR status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Timeout Error Signal Enable" name="SDMMC_EISIER__CMDTEO">
        <value caption="No interrupt is generated when the CMDTEO status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CMDTEO status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command CRC Error Signal Enable" name="SDMMC_EISIER__CMDCRC">
        <value caption="No interrupt is generated when the CDMCRC status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CMDCRC status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command End Bit Error Signal Enable" name="SDMMC_EISIER__CMDEND">
        <value caption="No interrupt is generated when the CMDEND status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CMDEND status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Index Error Signal Enable" name="SDMMC_EISIER__CMDIDX">
        <value caption="No interrupt is generated when the CMDIDX status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CMDIDX status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data Timeout Error Signal Enable" name="SDMMC_EISIER__DATTEO">
        <value caption="No interrupt is generated when the DATTEO status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the DATTEO status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data CRC Error Signal Enable" name="SDMMC_EISIER__DATCRC">
        <value caption="No interrupt is generated when the DATCRC status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the DATCRC status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data End Bit Error Signal Enable" name="SDMMC_EISIER__DATEND">
        <value caption="No interrupt is generated when the DATEND status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the DATEND status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Current Limit Error Signal Enable" name="SDMMC_EISIER__CURLIM">
        <value caption="No interrupt is generated when the CURLIM status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CURLIM status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Auto CMD Error Signal Enable" name="SDMMC_EISIER__ACMD">
        <value caption="No interrupt is generated when the ACMD status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the ACMD status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="ADMA Error Signal Enable" name="SDMMC_EISIER__ADMA">
        <value caption="No interrupt is generated when the ADMA status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the ADMA status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Timeout Error Signal Enable" name="SDMMC_EISIER_E_MMC__CMDTEO">
        <value caption="No interrupt is generated when the CMDTEO status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CMDTEO status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command CRC Error Signal Enable" name="SDMMC_EISIER_E_MMC__CMDCRC">
        <value caption="No interrupt is generated when the CDMCRC status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CMDCRC status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command End Bit Error Signal Enable" name="SDMMC_EISIER_E_MMC__CMDEND">
        <value caption="No interrupt is generated when the CMDEND status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CMDEND status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Index Error Signal Enable" name="SDMMC_EISIER_E_MMC__CMDIDX">
        <value caption="No interrupt is generated when the CMDIDX status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CMDIDX status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data Timeout Error Signal Enable" name="SDMMC_EISIER_E_MMC__DATTEO">
        <value caption="No interrupt is generated when the DATTEO status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the DATTEO status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data CRC Error Signal Enable" name="SDMMC_EISIER_E_MMC__DATCRC">
        <value caption="No interrupt is generated when the DATCRC status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the DATCRC status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data End Bit Error Signal Enable" name="SDMMC_EISIER_E_MMC__DATEND">
        <value caption="No interrupt is generated when the DATEND status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the DATEND status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Current Limit Error Signal Enable" name="SDMMC_EISIER_E_MMC__CURLIM">
        <value caption="No interrupt is generated when the CURLIM status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CURLIM status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Auto CMD Error Signal Enable" name="SDMMC_EISIER_E_MMC__ACMD">
        <value caption="No interrupt is generated when the ACMD status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the ACMD status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="ADMA Error Signal Enable" name="SDMMC_EISIER_E_MMC__ADMA">
        <value caption="No interrupt is generated when the ADMA status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the ADMA status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Boot Acknowledge Error Signal Enable" name="SDMMC_EISIER_E_MMC__BOOTAE">
        <value caption="No interrupt is generated when the BOOTAE status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the BOOTAE status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="UHS Mode Select" name="SDMMC_HC2R__UHSMS">
        <value caption="UHS SDR12 Mode" name="SDR12" value="0x0"/>
        <value caption="UHS SDR25 Mode" name="SDR25" value="0x1"/>
        <value caption="UHS SDR50 Mode" name="SDR50" value="0x2"/>
        <value caption="UHS SDR104 Mode" name="SDR104" value="0x3"/>
        <value caption="UHS DDR50 Mode" name="DDR50" value="0x4"/>
      </value-group>
      <value-group caption="Driver Strength Select" name="SDMMC_HC2R__DRVSEL">
        <value caption="Driver Type B is selected (Default)" name="TYPEB" value="0x0"/>
        <value caption="Driver Type A is selected" name="TYPEA" value="0x1"/>
        <value caption="Driver Type C is selected" name="TYPEC" value="0x2"/>
        <value caption="Driver Type D is selected" name="TYPED" value="0x3"/>
      </value-group>
      <value-group caption="Driver Strength Select" name="SDMMC_HC2R_E_MMC__DRVSEL">
        <value caption="Driver Type B is selected (Default)" name="TYPEB" value="0x0"/>
        <value caption="Driver Type A is selected" name="TYPEA" value="0x1"/>
        <value caption="Driver Type C is selected" name="TYPEC" value="0x2"/>
        <value caption="Driver Type D is selected" name="TYPED" value="0x3"/>
      </value-group>
      <value-group caption="Max Block Length" name="SDMMC_CA0R__MAXBLKL">
        <value caption="512 bytes" name="_512" value="0x0"/>
        <value caption="1024 bytes" name="_1024" value="0x1"/>
        <value caption="2048 bytes" name="_2048" value="0x2"/>
      </value-group>
      <value-group caption="Retuning Modes" name="SDMMC_CA1R__RTMOD">
        <value caption="Timer" name="MODE1" value="0x0"/>
        <value caption="Timer and Retuning Request" name="MODE2" value="0x1"/>
        <value caption="Auto Retuning (for transfer) Timer and Retuning Request" name="MODE3" value="0x2"/>
      </value-group>
      <value-group caption="e.MMC Command Type" name="SDMMC_MC1R__CMDTYP">
        <value caption="The command is not an e.MMC specific command." name="NORMAL" value="0x0"/>
        <value caption="This bit must be set to 1 when the e.MMC is in Interrupt mode (CMD40). Refer to &quot;Interrupt Mode&quot; in the &quot;Embedded MultiMedia Card (e.MMC) Electrical Standard 4.51&quot; ." name="WAITIRQ" value="0x1"/>
        <value caption="This bit must be set to 1 in the case of Stream Read(CMD11) or Stream Write (CMD20). Only effective for e.MMC up to revision 4.41." name="STREAM" value="0x2"/>
        <value caption="Starts a Boot Operation mode at the next write to SDMMC_CR. Boot data are read directly from e.MMC device." name="BOOT" value="0x3"/>
      </value-group>
      <value-group caption="AHB Maximum Burst" name="SDMMC_ACR__BMAX">
        <value caption="The maximum burst size is INCR16." name="INCR16" value="0x0"/>
        <value caption="The maximum burst size is INCR8." name="INCR8" value="0x1"/>
        <value caption="The maximum burst size is INCR4." name="INCR4" value="0x2"/>
        <value caption="Only SINGLE transfers are performed." name="SINGLE" value="0x3"/>
      </value-group>
      <value-group caption="Retuning Timer Enable" name="SDMMC_RTC1R__TMREN">
        <value caption="The retuning timer is disabled." name="DISABLED" value="0"/>
        <value caption="The retuning timer is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Retuning Timer Event" name="SDMMC_RTISTER__TEVT">
        <value caption="The TEVT status flag in SDMMC_RTISTR is masked." name="MASKED" value="0"/>
        <value caption="The TEVT status flag in SDMMC_RTISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Retuning Timer Event" name="SDMMC_RTISIER__TEVT">
        <value caption="No interrupt is generated when the TEVT status rises in SDMMC_RTISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the TEVT status rises in SDMMC_RTISTR." name="ENABLED" value="1"/>
      </value-group>
    </module>
    <module caption="Security Module" id="44107" name="SECUMOD" version="B">
      <register-group name="SECUMOD">
        <register caption="Control Register" name="SECUMOD_CR" offset="0x0000" rw="W" size="4">
          <bitfield caption="Backup Mode" mask="0x00000001" name="BACKUP"/>
          <bitfield caption="Normal Mode" mask="0x00000002" name="NORMAL"/>
          <bitfield caption="Software Protection" mask="0x00000004" name="SWPROT"/>
          <bitfield caption="Memory Scrambling Enable" mask="0x00000600" name="SCRAMB"/>
          <bitfield caption="Password" mask="0xFFFF0000" name="KEY"/>
        </register>
        <register caption="System Status Register" name="SECUMOD_SYSR" offset="0x0004" rw="RW" size="4">
          <bitfield caption="Erasable Memories State (RW)" mask="0x00000001" name="ERASE_DONE"/>
          <bitfield caption="Erase Process Ongoing (RO)" mask="0x00000002" name="ERASE_ON"/>
          <bitfield caption="Backup Mode (RO)" mask="0x00000004" name="BACKUP"/>
          <bitfield caption="SWKUP State (RO)" mask="0x00000008" name="SWKUP"/>
          <bitfield caption="Automatic Backup Mode Enabled (RO)" mask="0x00000040" name="AUTOBKP"/>
          <bitfield caption="Scrambling Enabled (RO)" mask="0x00000080" name="SCRAMB"/>
        </register>
        <register caption="Status Register" name="SECUMOD_SR" offset="0x0008" rw="R" size="4">
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00010000" name="DET0"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00020000" name="DET1"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00040000" name="DET2"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00080000" name="DET3"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00100000" name="DET4"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00200000" name="DET5"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00400000" name="DET6"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00800000" name="DET7"/>
        </register>
        <register caption="Status Clear Register" name="SECUMOD_SCR" offset="0x0010" rw="W" size="4">
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00010000" name="DET0"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00020000" name="DET1"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00040000" name="DET2"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00080000" name="DET3"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00100000" name="DET4"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00200000" name="DET5"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00400000" name="DET6"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00800000" name="DET7"/>
        </register>
        <register caption="RAM Access Ready Register" name="SECUMOD_RAMRDY" offset="0x0014" rw="R" size="4">
          <bitfield caption="Ready for system access flag" mask="0x00000001" name="READY"/>
        </register>
        <register caption="PIO Backup Register" count="8" name="SECUMOD_PIOBU" offset="0x0018" rw="RW" size="4">
          <bitfield caption="PIOBU Alarm Filter Value" mask="0x0000000F" name="PIOBU_AFV"/>
          <bitfield caption="PIOBUx Reset Filter Value" mask="0x000000F0" name="PIOBU_RFV"/>
          <bitfield caption="Configure I/O Line in Input/Output" mask="0x00000100" name="OUTPUT"/>
          <bitfield caption="Set/Clear the I/O Line when configured in Output Mode (OUTPUT =1)" mask="0x00000200" name="PIO_SOD"/>
          <bitfield caption="Level on the Pin in Input Mode (OUTPUT = 0) (Read-only)" mask="0x00000400" name="PIO_PDS"/>
          <bitfield caption="Programmable Pull-up State" mask="0x00003000" name="PULLUP"/>
          <bitfield caption="Pull-up/Down Scheduled" mask="0x00004000" name="SCHEDULE"/>
          <bitfield caption="Switch State for Intrusion Detection" mask="0x00008000" name="SWITCH"/>
        </register>
        <register caption="JTAG Protection Control Register" name="SECUMOD_JTAGCR" offset="0x0068" rw="RW" size="4">
          <bitfield caption="Force NTRST" mask="0x00000001" name="FNTRST"/>
          <bitfield caption="Cortex-A5 Invasive/Non-Invasive Secure/Non-Secure Debug Permissions" mask="0x0000000E" name="CA5_DEBUG_MODE"/>
          <bitfield caption="Write ZERO" mask="0x00000010" name="WZO"/>
        </register>
        <register caption="Scrambling Key Register" name="SECUMOD_SCRKEY" offset="0x0070" rw="RW" size="4">
          <bitfield caption="Scrambling Key Value" mask="0xFFFFFFFF" name="SCRKEY"/>
        </register>
        <register caption="RAM Access Rights Register" name="SECUMOD_RAMACC" offset="0x0074" rw="RW" size="4">
          <bitfield caption="Access right for RAM region [0; 1 Kbyte]" mask="0x00000003" name="RW0"/>
          <bitfield caption="Access right for RAM region [1 Kbyte; 2 Kbytes]" mask="0x0000000C" name="RW1"/>
          <bitfield caption="Access right for RAM region [2 Kbytes; 3 Kbytes]" mask="0x00000030" name="RW2"/>
          <bitfield caption="Access right for RAM region [3 Kbytes; 4 Kbytes]" mask="0x000000C0" name="RW3"/>
          <bitfield caption="Access right for RAM region [4 Kbytes; 5 Kbytes]" mask="0x00000300" name="RW4"/>
          <bitfield caption="Access right for RAM region [5 Kbytes; 6 Kbytes] (register bank BUREG256b)" mask="0x00000C00" name="RW5"/>
        </register>
        <register caption="RAM Access Rights Status Register" name="SECUMOD_RAMACCSR" offset="0x0078" rw="RW" size="4">
          <bitfield caption="Access right status for RAM region [0; 1 Kbyte]" mask="0x00000003" name="RW0"/>
          <bitfield caption="Access right status for RAM region [1 Kbytes; 2 Kbytes]" mask="0x0000000C" name="RW1"/>
          <bitfield caption="Access right status for RAM region [2 Kbytes; 3 Kbytes]" mask="0x00000030" name="RW2"/>
          <bitfield caption="Access right status for RAM region [3 Kbytes; 4 Kbytes]" mask="0x000000C0" name="RW3"/>
          <bitfield caption="Access right status for RAM region [4 Kbytes; 5 Kbytes]" mask="0x00000300" name="RW4"/>
          <bitfield caption="Access right status for RAM region [5 Kbytes; 6 Kbytes] (register bank BUREG256b)" mask="0x00000C00" name="RW5"/>
        </register>
        <register caption="Backup Mode Protection Register" name="SECUMOD_BMPR" offset="0x007C" rw="RW" size="4">
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00010000" name="DET0"/>
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00020000" name="DET1"/>
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00040000" name="DET2"/>
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00080000" name="DET3"/>
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00100000" name="DET4"/>
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00200000" name="DET5"/>
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00400000" name="DET6"/>
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00800000" name="DET7"/>
        </register>
        <register caption="Normal Mode Protection Register" name="SECUMOD_NMPR" offset="0x0080" rw="RW" size="4">
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00010000" name="DET0"/>
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00020000" name="DET1"/>
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00040000" name="DET2"/>
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00080000" name="DET3"/>
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00100000" name="DET4"/>
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00200000" name="DET5"/>
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00400000" name="DET6"/>
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00800000" name="DET7"/>
        </register>
        <register caption="Normal Interrupt Enable Protection Register" name="SECUMOD_NIEPR" offset="0x0084" rw="W" size="4">
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Enable" mask="0x00010000" name="DET0"/>
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Enable" mask="0x00020000" name="DET1"/>
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Enable" mask="0x00040000" name="DET2"/>
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Enable" mask="0x00080000" name="DET3"/>
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Enable" mask="0x00100000" name="DET4"/>
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Enable" mask="0x00200000" name="DET5"/>
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Enable" mask="0x00400000" name="DET6"/>
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Enable" mask="0x00800000" name="DET7"/>
        </register>
        <register caption="Normal Interrupt Disable Protection Register" name="SECUMOD_NIDPR" offset="0x0088" rw="W" size="4">
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Disable" mask="0x00010000" name="DET0"/>
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Disable" mask="0x00020000" name="DET1"/>
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Disable" mask="0x00040000" name="DET2"/>
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Disable" mask="0x00080000" name="DET3"/>
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Disable" mask="0x00100000" name="DET4"/>
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Disable" mask="0x00200000" name="DET5"/>
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Disable" mask="0x00400000" name="DET6"/>
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Disable" mask="0x00800000" name="DET7"/>
        </register>
        <register caption="Normal Interrupt Mask Protection Register" name="SECUMOD_NIMPR" offset="0x008C" rw="R" size="4">
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Mask" mask="0x00010000" name="DET0"/>
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Mask" mask="0x00020000" name="DET1"/>
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Mask" mask="0x00040000" name="DET2"/>
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Mask" mask="0x00080000" name="DET3"/>
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Mask" mask="0x00100000" name="DET4"/>
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Mask" mask="0x00200000" name="DET5"/>
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Mask" mask="0x00400000" name="DET6"/>
          <bitfield caption="PIOBU Intrusion Detector Protection Interrupt Mask" mask="0x00800000" name="DET7"/>
        </register>
        <register caption="Wakeup Protection Register" name="SECUMOD_WKPR" offset="0x0090" rw="RW" size="4">
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00010000" name="DET0"/>
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00020000" name="DET1"/>
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00040000" name="DET2"/>
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00080000" name="DET3"/>
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00100000" name="DET4"/>
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00200000" name="DET5"/>
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00400000" name="DET6"/>
          <bitfield caption="PIOBU Intrusion Detector Protection" mask="0x00800000" name="DET7"/>
        </register>
      </register-group>
    </module>
    <module caption="Secure Fuse Controller" id="11170" name="SFC" version="I">
      <register-group name="SFC">
        <register caption="SFC Key Register" name="SFC_KR" offset="0x00" rw="W" size="4">
          <bitfield caption="Key Code" mask="0x000000FF" name="KEY"/>
        </register>
        <register caption="SFC Mode Register" name="SFC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Mask Data Registers" mask="0x00000001" name="MSK"/>
          <bitfield caption="Sense Amplifier Selection" mask="0x00000010" name="SASEL"/>
        </register>
        <register caption="SFC Interrupt Enable Register" name="SFC_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Programming Sequence Completed Interrupt Enable" mask="0x00000001" name="PGMC"/>
          <bitfield caption="Programming Sequence Failed Interrupt Enable" mask="0x00000002" name="PGMF"/>
          <bitfield caption="Live Integrity Check Error Interrupt Enable" mask="0x00000010" name="LCHECK"/>
          <bitfield caption="Area Check Error Interrupt Enable" mask="0x00020000" name="ACE"/>
        </register>
        <register caption="SFC Interrupt Disable Register" name="SFC_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Programming Sequence Completed Interrupt Disable" mask="0x00000001" name="PGMC"/>
          <bitfield caption="Programming Sequence Failed Interrupt Disable" mask="0x00000002" name="PGMF"/>
          <bitfield caption="Live Integrity Check Error Interrupt Disable" mask="0x00000010" name="LCHECK"/>
          <bitfield caption="Area Check Error Interrupt Disable" mask="0x00020000" name="ACE"/>
        </register>
        <register caption="SFC Interrupt Mask Register" name="SFC_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Programming Sequence Completed Interrupt Mask" mask="0x00000001" name="PGMC"/>
          <bitfield caption="Programming Sequence Failed Interrupt Mask" mask="0x00000002" name="PGMF"/>
          <bitfield caption="Live Integrity Checking Error Interrupt Mask" mask="0x00000010" name="LCHECK"/>
          <bitfield caption="Area Check Error Interrupt Mask" mask="0x00020000" name="ACE"/>
        </register>
        <register caption="SFC Status Register" name="SFC_SR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Programming Sequence Completed (cleared on read)" mask="0x00000001" name="PGMC"/>
          <bitfield caption="Programming Sequence Failed (cleared on read)" mask="0x00000002" name="PGMF"/>
          <bitfield caption="Live Integrity Checking Error (cleared on read)" mask="0x00000010" name="LCHECK"/>
          <bitfield caption="Area Programming Lock Error (cleared on read)" mask="0x00010000" name="APLE"/>
          <bitfield caption="Area Check Error (cleared on read)" mask="0x00020000" name="ACE"/>
        </register>
        <register caption="SFC Data Register" count="17" name="SFC_DR" offset="0x20" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
      </register-group>
    </module>
    <module caption="Special Function Registers" id="11066" name="SFR" version="S">
      <register-group name="SFR">
        <register caption="DDR Configuration Register" name="SFR_DDRCFG" offset="0x04" rw="RW" size="4">
          <bitfield caption="Force DDR_DQ Input Buffer Always On" mask="0x00010000" name="FDQIEN"/>
          <bitfield caption="Force DDR_DQS Input Buffer Always On" mask="0x00020000" name="FDQSIEN"/>
        </register>
        <register caption="OHCI Interrupt Configuration Register" name="SFR_OHCIICR" offset="0x10" rw="RW" size="4">
          <bitfield caption="USB PORTx RESET" mask="0x00000001" name="RES0"/>
          <bitfield caption="USB PORTx RESET" mask="0x00000002" name="RES1"/>
          <bitfield caption="USB PORTx RESET" mask="0x00000004" name="RES2"/>
          <bitfield caption="OHCI Asynchronous Resume Interrupt Enable" mask="0x00000010" name="ARIE"/>
          <bitfield caption="Reserved" mask="0x00000020" name="APPSTART"/>
          <bitfield caption="USB PORT A" mask="0x00000100" name="SUSPEND_A"/>
          <bitfield caption="USB PORT B" mask="0x00000200" name="SUSPEND_B"/>
          <bitfield caption="USB PORT C" mask="0x00000400" name="SUSPEND_C"/>
          <bitfield caption="USB DEVICE PULLUP DISABLE" mask="0x00800000" name="UDPPUDIS"/>
          <bitfield caption="Reserved" mask="0x08000000" name="HSIC_SEL"/>
        </register>
        <register caption="OHCI Interrupt Status Register" name="SFR_OHCIISR" offset="0x14" rw="R" size="4">
          <bitfield caption="OHCI Resume Interrupt Status Port 0" mask="0x00000001" name="RIS0"/>
          <bitfield caption="OHCI Resume Interrupt Status Port 1" mask="0x00000002" name="RIS1"/>
          <bitfield caption="OHCI Resume Interrupt Status Port 2" mask="0x00000004" name="RIS2"/>
        </register>
        <register caption="Security Configuration Register" name="SFR_SECURE" offset="0x28" rw="RW" size="4">
          <bitfield caption="Disable Access to ROM Code" mask="0x00000001" name="ROM"/>
          <bitfield caption="Disable Access to Fuse Controller" mask="0x00000100" name="FUSE"/>
        </register>
        <register caption="UTMI Clock Trimming Register" name="SFR_UTMICKTRIM" offset="0x30" rw="RW" size="4">
          <bitfield caption="UTMI Reference Clock Frequency" mask="0x00000003" name="FREQ" values="SFR_UTMICKTRIM__FREQ"/>
          <bitfield caption="UTMI Band Gap Voltage Trimming" mask="0x00030000" name="VBG"/>
        </register>
        <register caption="UTMI High-Speed Trimming Register" name="SFR_UTMIHSTRIM" offset="0x34" rw="RW" size="4">
          <bitfield caption="UTMI HS SQUELCH Voltage Trimming" mask="0x00000007" name="SQUELCH"/>
          <bitfield caption="UTMI Disconnect Voltage Trimming" mask="0x00000070" name="DISC"/>
          <bitfield caption="UTMI HS PORTx Transceiver Slope Trimming" mask="0x00000700" name="SLOPE0"/>
          <bitfield caption="UTMI HS PORTx Transceiver Slope Trimming" mask="0x00007000" name="SLOPE1"/>
          <bitfield caption="UTMI HS PORTx Transceiver Slope Trimming" mask="0x00070000" name="SLOPE2"/>
        </register>
        <register caption="UTMI Full-Speed Trimming Register" name="SFR_UTMIFSTRIM" offset="0x38" rw="RW" size="4">
          <bitfield caption="FS Transceiver Output Rising Slope Trimming" mask="0x00000007" name="RISE"/>
          <bitfield caption="FS Transceiver Output Falling Slope Trimming" mask="0x00000070" name="FALL"/>
          <bitfield caption="FS Transceiver Crossover Voltage Trimming" mask="0x00000300" name="XCVR"/>
          <bitfield caption="FS Transceiver NMOS Impedance Trimming" mask="0x00070000" name="ZN"/>
          <bitfield caption="FS Transceiver PMOS Impedance Trimming" mask="0x00700000" name="ZP"/>
        </register>
        <register caption="UTMI DP/DM Pin Swapping Register" name="SFR_UTMISWAP" offset="0x3C" rw="RW" size="4">
          <bitfield caption="PORT 0 DP/DM Pin Swapping" mask="0x00000001" name="PORT0" values="SFR_UTMISWAP__PORT0"/>
          <bitfield caption="PORT 1 DP/DM Pin Swapping" mask="0x00000002" name="PORT1" values="SFR_UTMISWAP__PORT1"/>
          <bitfield caption="PORT 2 DP/DM Pin Swapping" mask="0x00000004" name="PORT2" values="SFR_UTMISWAP__PORT2"/>
        </register>
        <register caption="CAN Memories Address-based Register" name="SFR_CAN" offset="0x48" rw="RW" size="4">
          <bitfield caption="MSB CAN0 DMA Base Address" mask="0x0000FFFF" name="EXT_MEM_CAN0_ADDR"/>
          <bitfield caption="MSB CAN1 DMA Base Address" mask="0xFFFF0000" name="EXT_MEM_CAN1_ADDR"/>
        </register>
        <register caption="Serial Number 0 Register" name="SFR_SN0" offset="0x4C" rw="R" size="4">
          <bitfield caption="Serial Number 0" mask="0xFFFFFFFF" name="SN0"/>
        </register>
        <register caption="Serial Number 1 Register" name="SFR_SN1" offset="0x50" rw="R" size="4">
          <bitfield caption="Serial Number 1" mask="0xFFFFFFFF" name="SN1"/>
        </register>
        <register caption="AIC Interrupt Redirection Register" name="SFR_AICREDIR" offset="0x54" rw="RW" size="4">
          <bitfield caption="Interrupt Redirection to Non-Secure AIC" mask="0x00000001" name="NSAIC"/>
          <bitfield caption="Unlock Key" mask="0xFFFFFFFE" name="AICREDIRKEY"/>
        </register>
        <register caption="L2CC_HRAMC1" name="SFR_L2CC_HRAMC" offset="0x58" rw="RW" size="4">
          <bitfield caption="SRAM Selector" mask="0x00000001" name="SRAM_SEL"/>
        </register>
        <register caption="I2SC Register" name="SFR_I2SCLKSEL" offset="0x90" rw="RW" size="4">
          <bitfield caption="Clock Selection 0" mask="0x00000001" name="CLKSEL0"/>
          <bitfield caption="Clock Selection 1" mask="0x00000002" name="CLKSEL1"/>
        </register>
        <register caption="QSPI Clock Pad Supply Select Register" name="QSPICLK_REG" offset="0x94" rw="RW" size="4">
          <bitfield caption="Supply Selection" mask="0x00000001" name="SUP_SEL"/>
        </register>
      </register-group>
      <value-group caption="UTMI Reference Clock Frequency" name="SFR_UTMICKTRIM__FREQ">
        <value caption="12 MHz reference clock" name="_12" value="0x0"/>
        <value caption="16 MHz reference clock" name="_16" value="0x1"/>
        <value caption="24 MHz reference clock" name="_24" value="0x2"/>
      </value-group>
      <value-group caption="PORT 0 DP/DM Pin Swapping" name="SFR_UTMISWAP__PORT0">
        <value caption="DP/DM normal pinout." name="NORMAL" value="0"/>
        <value caption="DP/DM swapped pinout." name="SWAPPED" value="1"/>
      </value-group>
      <value-group caption="PORT 1 DP/DM Pin Swapping" name="SFR_UTMISWAP__PORT1">
        <value caption="DP/DM normal pinout." name="NORMAL" value="0"/>
        <value caption="DP/DM swapped pinout." name="SWAPPED" value="1"/>
      </value-group>
      <value-group caption="PORT 2 DP/DM Pin Swapping" name="SFR_UTMISWAP__PORT2">
        <value caption="DP/DM normal pinout." name="NORMAL" value="0"/>
        <value caption="DP/DM swapped pinout." name="SWAPPED" value="1"/>
      </value-group>
    </module>
    <module caption="Special Function Registers Backup" id="44053" name="SFRBU" version="B">
      <register-group name="SFRBU">
        <register caption="Power Switch BU Control Register" name="SFRBU_PSWBUCTRL" offset="0x00" rw="RW" size="4">
          <bitfield caption="Power Switch BU Software Control" mask="0x00000001" name="SCTRL"/>
          <bitfield caption="Power Switch BU Source Selection" mask="0x00000002" name="SSWCTRL"/>
          <bitfield caption="Allow Power Switch BU Control by Security Module Autobackup (Hardware)" mask="0x00000004" name="SMCTRL"/>
          <bitfield caption="Power Switch BU state (Read-only)" mask="0x00000008" name="STATE"/>
          <bitfield mask="0xFFFFFF00" name="KEYPSWMODE"/>
        </register>
        <register caption="TS Range Configuration Register" name="SFRBU_TSRANGECFG" offset="0x04" rw="RW" size="4">
          <bitfield caption="Temperature Sensor Range Selection" mask="0x00000001" name="TSHRSEL"/>
        </register>
        <register caption="DDR BU Mode Control Register" name="SFRBU_DDRBUMCR" offset="0x10" rw="RW" size="4">
          <bitfield caption="DDR BU Mode Enable" mask="0x00000001" name="BUMEN"/>
        </register>
        <register caption="RXLP Pull-Up Control Register" name="SFRBU_RXLPPUCR" offset="0x14" rw="RW" size="4">
          <bitfield caption="RXLP RXD Pull-Up Control" mask="0x00000001" name="RXDPUCTRL"/>
        </register>
      </register-group>
    </module>
    <module caption="Secure Hash Algorithm" id="6156" name="SHA" version="O">
      <register-group name="SHA">
        <register caption="Control Register" name="SHA_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Start Processing" mask="0x00000001" name="START"/>
          <bitfield caption="First Block of a Message" mask="0x00000010" name="FIRST"/>
          <bitfield caption="Software Reset" mask="0x00000100" name="SWRST"/>
          <bitfield caption="Write User Initial Hash Values" mask="0x00001000" name="WUIHV"/>
          <bitfield caption="Write User Initial or Expected Hash Values" mask="0x00002000" name="WUIEHV"/>
        </register>
        <register caption="Mode Register" name="SHA_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Start Mode" mask="0x00000003" name="SMOD" values="SHA_MR__SMOD"/>
          <bitfield caption="Processing Delay" mask="0x00000010" name="PROCDLY" values="SHA_MR__PROCDLY"/>
          <bitfield caption="User Initial Hash Value Registers" mask="0x00000020" name="UIHV"/>
          <bitfield caption="User Initial or Expected Hash Value Registers" mask="0x00000040" name="UIEHV"/>
          <bitfield caption="SHA Algorithm" mask="0x00000F00" name="ALGO" values="SHA_MR__ALGO"/>
          <bitfield caption="Dual Input Buffer" mask="0x00010000" name="DUALBUFF" values="SHA_MR__DUALBUFF"/>
          <bitfield caption="Hash Check" mask="0x03000000" name="CHECK" values="SHA_MR__CHECK"/>
          <bitfield caption="Check Counter" mask="0xF0000000" name="CHKCNT"/>
        </register>
        <register caption="Interrupt Enable Register" name="SHA_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Enable" mask="0x00000100" name="URAD"/>
          <bitfield caption="Check Done Interrupt Enable" mask="0x00010000" name="CHECKF"/>
        </register>
        <register caption="Interrupt Disable Register" name="SHA_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Disable" mask="0x00000100" name="URAD"/>
          <bitfield caption="Check Done Interrupt Disable" mask="0x00010000" name="CHECKF"/>
        </register>
        <register caption="Interrupt Mask Register" name="SHA_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Mask" mask="0x00000100" name="URAD"/>
          <bitfield caption="Check Done Interrupt Mask" mask="0x00010000" name="CHECKF"/>
        </register>
        <register caption="Interrupt Status Register" name="SHA_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Data Ready (cleared by writing a 1 to bit SWRST or START in SHA_CR, or by reading SHA_IODATARx)" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Input Data Register Write Ready" mask="0x00000010" name="WRDY"/>
          <bitfield caption="Unspecified Register Access Detection Status (cleared by writing a 1 to SWRST bit in SHA_CR)" mask="0x00000100" name="URAD"/>
          <bitfield caption="Unspecified Register Access Type (cleared by writing a 1 to SWRST bit in SHA_CR)" mask="0x00007000" name="URAT"/>
          <bitfield caption="Check Done Status (cleared by writing START or SWRST bits in SHA_CR or by reading SHA_IODATARx)" mask="0x00010000" name="CHECKF"/>
          <bitfield caption="Check Status (cleared by writing START or SWRST bits in SHA_CR or by reading SHA_IODATARx)" mask="0x00F00000" name="CHKST"/>
        </register>
        <register caption="Message Size Register" name="SHA_MSR" offset="0x20" rw="RW" size="4">
          <bitfield caption="Message Size" mask="0xFFFFFFFF" name="MSGSIZE"/>
        </register>
        <register caption="Bytes Count Register" name="SHA_BCR" offset="0x30" rw="RW" size="4">
          <bitfield caption="Remaining Byte Count Before Auto Padding" mask="0xFFFFFFFF" name="BYTCNT"/>
        </register>
        <register caption="Input Data 0 Register" count="16" name="SHA_IDATAR" offset="0x40" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input/Output Data 0 Register" count="16" name="SHA_IODATAR" offset="0x80" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
      </register-group>
      <value-group caption="Start Mode" name="SHA_MR__SMOD">
        <value caption="Manual mode" name="MANUAL_START" value="0x0"/>
        <value caption="Auto mode" name="AUTO_START" value="0x1"/>
        <value caption="SHA_IDATAR0 access only mode (mandatory when DMA is used)" name="IDATAR0_START" value="0x2"/>
      </value-group>
      <value-group caption="Processing Delay" name="SHA_MR__PROCDLY">
        <value caption="SHA processing runtime is the shortest one" name="SHORTEST" value="0"/>
        <value caption="SHA processing runtime is the longest one (reduces the SHA bandwidth requirement, reduces the system bus overload)" name="LONGEST" value="1"/>
      </value-group>
      <value-group caption="SHA Algorithm" name="SHA_MR__ALGO">
        <value caption="SHA1 algorithm processed" name="SHA1" value="0x0"/>
        <value caption="SHA256 algorithm processed" name="SHA256" value="0x1"/>
        <value caption="SHA384 algorithm processed" name="SHA384" value="0x2"/>
        <value caption="SHA512 algorithm processed" name="SHA512" value="0x3"/>
        <value caption="SHA224 algorithm processed" name="SHA224" value="0x4"/>
        <value caption="HMAC algorithm with SHA1 Hash processed" name="HMAC_SHA1" value="0x8"/>
        <value caption="HMAC algorithm with SHA256 Hash processed" name="HMAC_SHA256" value="0x9"/>
        <value caption="HMAC algorithm with SHA384 Hash processed" name="HMAC_SHA384" value="0xA"/>
        <value caption="HMAC algorithm with SHA512 Hash processed" name="HMAC_SHA512" value="0xB"/>
        <value caption="HMAC algorithm with SHA224 Hash processed" name="HMAC_SHA224" value="0xC"/>
      </value-group>
      <value-group caption="Dual Input Buffer" name="SHA_MR__DUALBUFF">
        <value caption="SHA_IDATARx and SHA_IODATARx cannot be written during processing of previous block." name="INACTIVE" value="0"/>
        <value caption="SHA_IDATARx and SHA_IODATARx can be written during processing of previous block when SMOD value = 2. It speeds up the overall runtime of large files." name="ACTIVE" value="1"/>
      </value-group>
      <value-group caption="Hash Check" name="SHA_MR__CHECK">
        <value caption="No check is performed" name="NO_CHECK" value="0x0"/>
        <value caption="Check is performed with expected hash stored in internal expected hash value registers." name="CHECK_EHV" value="0x1"/>
        <value caption="Check is performed with expected hash provided after the message." name="CHECK_MESSAGE" value="0x2"/>
      </value-group>
    </module>
    <module caption="Shutdown Controller" id="6122" name="SHDWC" version="S">
      <register-group name="SHDWC">
        <register caption="Shutdown Control Register" name="SHDW_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Shutdown Command" mask="0x00000001" name="SHDW"/>
          <bitfield caption="Password" mask="0xFF000000" name="KEY" values="SHDW_CR__KEY"/>
        </register>
        <register caption="Shutdown Mode Register" name="SHDW_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Real-time Clock Wake-up Enable" mask="0x00020000" name="RTCWKEN"/>
          <bitfield caption="Analog Comparator Controller Wake-up Enable" mask="0x00040000" name="ACCWKEN"/>
          <bitfield caption="Debug Unit Wake-up Enable" mask="0x00080000" name="RXLPWKEN"/>
          <bitfield caption="Wake-up Inputs Debouncer Period" mask="0x07000000" name="WKUPDBC" values="SHDW_MR__WKUPDBC"/>
        </register>
        <register caption="Shutdown Status Register" name="SHDW_SR" offset="0x08" rw="R" size="4">
          <bitfield caption="PIOBU, WKUP Wake-up Status" mask="0x00000001" name="WKUPS" values="SHDW_SR__WKUPS"/>
          <bitfield mask="0x00000020" name="RTCWK"/>
          <bitfield caption="Analog Comparator Controller Wake-up" mask="0x00000040" name="ACCWK"/>
          <bitfield caption="Debug Unit Wake-up" mask="0x00000080" name="RXLPWK"/>
          <bitfield caption="Wake-up 0 Input Status" mask="0x00010000" name="WKUPIS0" values="SHDW_SR__WKUPIS0"/>
          <bitfield caption="Wake-up 1 Input Status" mask="0x00020000" name="WKUPIS1" values="SHDW_SR__WKUPIS1"/>
          <bitfield caption="Wake-up 2 Input Status" mask="0x00040000" name="WKUPIS2" values="SHDW_SR__WKUPIS2"/>
          <bitfield caption="Wake-up 3 Input Status" mask="0x00080000" name="WKUPIS3" values="SHDW_SR__WKUPIS3"/>
          <bitfield caption="Wake-up 4 Input Status" mask="0x00100000" name="WKUPIS4" values="SHDW_SR__WKUPIS4"/>
          <bitfield caption="Wake-up 5 Input Status" mask="0x00200000" name="WKUPIS5" values="SHDW_SR__WKUPIS5"/>
          <bitfield caption="Wake-up 6 Input Status" mask="0x00400000" name="WKUPIS6" values="SHDW_SR__WKUPIS6"/>
          <bitfield caption="Wake-up 7 Input Status" mask="0x00800000" name="WKUPIS7" values="SHDW_SR__WKUPIS7"/>
          <bitfield caption="Wake-up 8 Input Status" mask="0x01000000" name="WKUPIS8" values="SHDW_SR__WKUPIS8"/>
          <bitfield caption="Wake-up 9 Input Status" mask="0x02000000" name="WKUPIS9" values="SHDW_SR__WKUPIS9"/>
        </register>
        <register caption="Shutdown Wake-up Inputs Register" name="SHDW_WUIR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Wake-up 0 Input Enable" mask="0x00000001" name="WKUPEN0" values="SHDW_WUIR__WKUPEN0"/>
          <bitfield caption="Wake-up 1 Input Enable" mask="0x00000002" name="WKUPEN1" values="SHDW_WUIR__WKUPEN1"/>
          <bitfield caption="Wake-up 2 Input Enable" mask="0x00000004" name="WKUPEN2" values="SHDW_WUIR__WKUPEN2"/>
          <bitfield caption="Wake-up 3 Input Enable" mask="0x00000008" name="WKUPEN3" values="SHDW_WUIR__WKUPEN3"/>
          <bitfield caption="Wake-up 4 Input Enable" mask="0x00000010" name="WKUPEN4" values="SHDW_WUIR__WKUPEN4"/>
          <bitfield caption="Wake-up 5 Input Enable" mask="0x00000020" name="WKUPEN5" values="SHDW_WUIR__WKUPEN5"/>
          <bitfield caption="Wake-up 6 Input Enable" mask="0x00000040" name="WKUPEN6" values="SHDW_WUIR__WKUPEN6"/>
          <bitfield caption="Wake-up 7 Input Enable" mask="0x00000080" name="WKUPEN7" values="SHDW_WUIR__WKUPEN7"/>
          <bitfield caption="Wake-up 8 Input Enable" mask="0x00000100" name="WKUPEN8" values="SHDW_WUIR__WKUPEN8"/>
          <bitfield caption="Wake-up 9 Input Enable" mask="0x00000200" name="WKUPEN9" values="SHDW_WUIR__WKUPEN9"/>
          <bitfield caption="Wake-up 0 Input Type" mask="0x00010000" name="WKUPT0" values="SHDW_WUIR__WKUPT0"/>
          <bitfield caption="Wake-up 1 Input Type" mask="0x00020000" name="WKUPT1" values="SHDW_WUIR__WKUPT1"/>
          <bitfield caption="Wake-up 2 Input Type" mask="0x00040000" name="WKUPT2" values="SHDW_WUIR__WKUPT2"/>
          <bitfield caption="Wake-up 3 Input Type" mask="0x00080000" name="WKUPT3" values="SHDW_WUIR__WKUPT3"/>
          <bitfield caption="Wake-up 4 Input Type" mask="0x00100000" name="WKUPT4" values="SHDW_WUIR__WKUPT4"/>
          <bitfield caption="Wake-up 5 Input Type" mask="0x00200000" name="WKUPT5" values="SHDW_WUIR__WKUPT5"/>
          <bitfield caption="Wake-up 6 Input Type" mask="0x00400000" name="WKUPT6" values="SHDW_WUIR__WKUPT6"/>
          <bitfield caption="Wake-up 7 Input Type" mask="0x00800000" name="WKUPT7" values="SHDW_WUIR__WKUPT7"/>
          <bitfield caption="Wake-up 8 Input Type" mask="0x01000000" name="WKUPT8" values="SHDW_WUIR__WKUPT8"/>
          <bitfield caption="Wake-up 9 Input Type" mask="0x02000000" name="WKUPT9" values="SHDW_WUIR__WKUPT9"/>
        </register>
      </register-group>
      <value-group caption="Password" name="SHDW_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
      <value-group caption="Wake-up Inputs Debouncer Period" name="SHDW_MR__WKUPDBC">
        <value caption="Immediate, no debouncing, detected active at least on one Slow Clock edge" name="IMMEDIATE" value="0x0"/>
        <value caption="PIOBUx shall be in its active state for at least 3 SLCK periods" name="_3_SLCK" value="0x1"/>
        <value caption="PIOBUx shall be in its active state for at least 32 SLCK periods" name="_32_SLCK" value="0x2"/>
        <value caption="PIOBUx shall be in its active state for at least 512 SLCK periods" name="_512_SLCK" value="0x3"/>
        <value caption="PIOBUx shall be in its active state for at least 4,096 SLCK periods" name="_4096_SLCK" value="0x4"/>
        <value caption="PIOBUx shall be in its active state for at least 32,768 SLCK periods" name="_32768_SLCK" value="0x5"/>
      </value-group>
      <value-group caption="PIOBU, WKUP Wake-up Status" name="SHDW_SR__WKUPS">
        <value caption="No wake-up due to the assertion of the PIOBU, WKUP pins has occurred since the last read of SHDW_SR." name="NO" value="0"/>
        <value caption="At least one wake-up due to the assertion of the PIOBU, WKUP pins has occurred since the last read of SHDW_SR." name="PRESENT" value="1"/>
      </value-group>
      <value-group caption="Wake-up 0 Input Status" name="SHDW_SR__WKUPIS0">
        <value caption="The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event." name="DISABLE" value="0"/>
        <value caption="The corresponding wake-up input was active at the time the debouncer triggered a wake-up event." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Wake-up 1 Input Status" name="SHDW_SR__WKUPIS1">
        <value caption="The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event." name="DISABLE" value="0"/>
        <value caption="The corresponding wake-up input was active at the time the debouncer triggered a wake-up event." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Wake-up 2 Input Status" name="SHDW_SR__WKUPIS2">
        <value caption="The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event." name="DISABLE" value="0"/>
        <value caption="The corresponding wake-up input was active at the time the debouncer triggered a wake-up event." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Wake-up 3 Input Status" name="SHDW_SR__WKUPIS3">
        <value caption="The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event." name="DISABLE" value="0"/>
        <value caption="The corresponding wake-up input was active at the time the debouncer triggered a wake-up event." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Wake-up 4 Input Status" name="SHDW_SR__WKUPIS4">
        <value caption="The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event." name="DISABLE" value="0"/>
        <value caption="The corresponding wake-up input was active at the time the debouncer triggered a wake-up event." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Wake-up 5 Input Status" name="SHDW_SR__WKUPIS5">
        <value caption="The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event." name="DISABLE" value="0"/>
        <value caption="The corresponding wake-up input was active at the time the debouncer triggered a wake-up event." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Wake-up 6 Input Status" name="SHDW_SR__WKUPIS6">
        <value caption="The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event." name="DISABLE" value="0"/>
        <value caption="The corresponding wake-up input was active at the time the debouncer triggered a wake-up event." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Wake-up 7 Input Status" name="SHDW_SR__WKUPIS7">
        <value caption="The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event." name="DISABLE" value="0"/>
        <value caption="The corresponding wake-up input was active at the time the debouncer triggered a wake-up event." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Wake-up 8 Input Status" name="SHDW_SR__WKUPIS8">
        <value caption="The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event." name="DISABLE" value="0"/>
        <value caption="The corresponding wake-up input was active at the time the debouncer triggered a wake-up event." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Wake-up 9 Input Status" name="SHDW_SR__WKUPIS9">
        <value caption="The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event." name="DISABLE" value="0"/>
        <value caption="The corresponding wake-up input was active at the time the debouncer triggered a wake-up event." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Wake-up 0 Input Enable" name="SHDW_WUIR__WKUPEN0">
        <value caption="The corresponding wake-up input has no wake-up effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wake-up input forces the wake-up of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Wake-up 1 Input Enable" name="SHDW_WUIR__WKUPEN1">
        <value caption="The corresponding wake-up input has no wake-up effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wake-up input forces the wake-up of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Wake-up 2 Input Enable" name="SHDW_WUIR__WKUPEN2">
        <value caption="The corresponding wake-up input has no wake-up effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wake-up input forces the wake-up of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Wake-up 3 Input Enable" name="SHDW_WUIR__WKUPEN3">
        <value caption="The corresponding wake-up input has no wake-up effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wake-up input forces the wake-up of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Wake-up 4 Input Enable" name="SHDW_WUIR__WKUPEN4">
        <value caption="The corresponding wake-up input has no wake-up effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wake-up input forces the wake-up of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Wake-up 5 Input Enable" name="SHDW_WUIR__WKUPEN5">
        <value caption="The corresponding wake-up input has no wake-up effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wake-up input forces the wake-up of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Wake-up 6 Input Enable" name="SHDW_WUIR__WKUPEN6">
        <value caption="The corresponding wake-up input has no wake-up effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wake-up input forces the wake-up of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Wake-up 7 Input Enable" name="SHDW_WUIR__WKUPEN7">
        <value caption="The corresponding wake-up input has no wake-up effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wake-up input forces the wake-up of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Wake-up 8 Input Enable" name="SHDW_WUIR__WKUPEN8">
        <value caption="The corresponding wake-up input has no wake-up effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wake-up input forces the wake-up of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Wake-up 9 Input Enable" name="SHDW_WUIR__WKUPEN9">
        <value caption="The corresponding wake-up input has no wake-up effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wake-up input forces the wake-up of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Wake-up 0 Input Type" name="SHDW_WUIR__WKUPT0">
        <value caption="A falling edge followed by a low level, for a period defined by WKUPDBC, on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level, for a period defined by WKUPDBC, on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up 1 Input Type" name="SHDW_WUIR__WKUPT1">
        <value caption="A falling edge followed by a low level, for a period defined by WKUPDBC, on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level, for a period defined by WKUPDBC, on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up 2 Input Type" name="SHDW_WUIR__WKUPT2">
        <value caption="A falling edge followed by a low level, for a period defined by WKUPDBC, on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level, for a period defined by WKUPDBC, on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up 3 Input Type" name="SHDW_WUIR__WKUPT3">
        <value caption="A falling edge followed by a low level, for a period defined by WKUPDBC, on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level, for a period defined by WKUPDBC, on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up 4 Input Type" name="SHDW_WUIR__WKUPT4">
        <value caption="A falling edge followed by a low level, for a period defined by WKUPDBC, on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level, for a period defined by WKUPDBC, on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up 5 Input Type" name="SHDW_WUIR__WKUPT5">
        <value caption="A falling edge followed by a low level, for a period defined by WKUPDBC, on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level, for a period defined by WKUPDBC, on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up 6 Input Type" name="SHDW_WUIR__WKUPT6">
        <value caption="A falling edge followed by a low level, for a period defined by WKUPDBC, on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level, for a period defined by WKUPDBC, on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up 7 Input Type" name="SHDW_WUIR__WKUPT7">
        <value caption="A falling edge followed by a low level, for a period defined by WKUPDBC, on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level, for a period defined by WKUPDBC, on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up 8 Input Type" name="SHDW_WUIR__WKUPT8">
        <value caption="A falling edge followed by a low level, for a period defined by WKUPDBC, on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level, for a period defined by WKUPDBC, on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up 9 Input Type" name="SHDW_WUIR__WKUPT9">
        <value caption="A falling edge followed by a low level, for a period defined by WKUPDBC, on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level, for a period defined by WKUPDBC, on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
    </module>
    <module caption="Static Memory Controller" id="11036" name="SMC" version="T">
      <register-group name="SMC_CS_NUMBER" size="20">
        <register caption="Setup Register" name="HSMC_SETUP" offset="0x0" rw="RW" size="4">
          <bitfield caption="NWE Setup Length" mask="0x0000003F" name="NWE_SETUP"/>
          <bitfield caption="NCS Setup Length in Write Access" mask="0x00003F00" name="NCS_WR_SETUP"/>
          <bitfield caption="NRD Setup Length" mask="0x003F0000" name="NRD_SETUP"/>
          <bitfield caption="NCS Setup Length in Read Access" mask="0x3F000000" name="NCS_RD_SETUP"/>
        </register>
        <register caption="Pulse Register" name="HSMC_PULSE" offset="0x4" rw="RW" size="4">
          <bitfield caption="NWE Pulse Length" mask="0x0000007F" name="NWE_PULSE"/>
          <bitfield caption="NCS Pulse Length in WRITE Access" mask="0x00007F00" name="NCS_WR_PULSE"/>
          <bitfield caption="NRD Pulse Length" mask="0x007F0000" name="NRD_PULSE"/>
          <bitfield caption="NCS Pulse Length in READ Access" mask="0x7F000000" name="NCS_RD_PULSE"/>
        </register>
        <register caption="Cycle Register" name="HSMC_CYCLE" offset="0x8" rw="RW" size="4">
          <bitfield caption="Total Write Cycle Length" mask="0x000001FF" name="NWE_CYCLE"/>
          <bitfield caption="Total Read Cycle Length" mask="0x01FF0000" name="NRD_CYCLE"/>
        </register>
        <register caption="Timings Register" name="HSMC_TIMINGS" offset="0xC" rw="RW" size="4">
          <bitfield caption="CLE to REN Low Delay" mask="0x0000000F" name="TCLR"/>
          <bitfield caption="ALE to Data Start" mask="0x000000F0" name="TADL"/>
          <bitfield caption="ALE to REN Low Delay" mask="0x00000F00" name="TAR"/>
          <bitfield caption="Off Chip Memory Scrambling Enable" mask="0x00001000" name="OCMS"/>
          <bitfield caption="Ready to REN Low Delay" mask="0x000F0000" name="TRR"/>
          <bitfield caption="WEN High to REN to Busy" mask="0x0F000000" name="TWB"/>
          <bitfield caption="NAND Flash Selection" mask="0x80000000" name="NFSEL"/>
        </register>
        <register caption="Mode Register" name="HSMC_MODE" offset="0x10" rw="RW" size="4">
          <bitfield caption="Selection of the Control Signal for Read Operation" mask="0x00000001" name="READ_MODE" values="HSMC_MODE0__READ_MODE"/>
          <bitfield caption="Selection of the Control Signal for Write Operation" mask="0x00000002" name="WRITE_MODE" values="HSMC_MODE0__WRITE_MODE"/>
          <bitfield caption="NWAIT Mode" mask="0x00000030" name="EXNW_MODE" values="HSMC_MODE0__EXNW_MODE"/>
          <bitfield caption="Byte Access Type" mask="0x00000100" name="BAT" values="HSMC_MODE0__BAT"/>
          <bitfield caption="Data Bus Width" mask="0x00001000" name="DBW" values="HSMC_MODE0__DBW"/>
          <bitfield caption="Data Float Time" mask="0x000F0000" name="TDF_CYCLES"/>
          <bitfield caption="TDF Optimization" mask="0x00100000" name="TDF_MODE"/>
        </register>
      </register-group>
      <register-group name="SMC_PMECC" size="64">
        <register caption="PMECC Redundancy 0 Register (sec_num = 0)" count="14" name="HSMC_PMECC" offset="0x0" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
      </register-group>
      <register-group name="SMC_REM" size="64">
        <register caption="PMECC Remainder 0 Register (sec_num = 0)" name="HSMC_REM0_" offset="0x0" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 1 Register (sec_num = 0)" name="HSMC_REM1_" offset="0x4" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 2 Register (sec_num = 0)" name="HSMC_REM2_" offset="0x8" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 3 Register (sec_num = 0)" name="HSMC_REM3_" offset="0xC" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 4 Register (sec_num = 0)" name="HSMC_REM4_" offset="0x10" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 5 Register (sec_num = 0)" name="HSMC_REM5_" offset="0x14" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 6 Register (sec_num = 0)" name="HSMC_REM6_" offset="0x18" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 7 Register (sec_num = 0)" name="HSMC_REM7_" offset="0x1C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 8 Register (sec_num = 0)" name="HSMC_REM8_" offset="0x20" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 9 Register (sec_num = 0)" name="HSMC_REM9_" offset="0x24" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 10 Register (sec_num = 0)" name="HSMC_REM10_" offset="0x28" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 11 Register (sec_num = 0)" name="HSMC_REM11_" offset="0x2C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 12 Register (sec_num = 0)" name="HSMC_REM12_" offset="0x30" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 13 Register (sec_num = 0)" name="HSMC_REM13_" offset="0x34" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 14 Register (sec_num = 0)" name="HSMC_REM14_" offset="0x38" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 15 Register (sec_num = 0)" name="HSMC_REM15_" offset="0x3C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
      </register-group>
      <register-group name="SMC">
        <register caption="NFC Configuration Register" name="HSMC_CFG" offset="0x000" rw="RW" size="4">
          <bitfield caption="Page Size of the NAND Flash Device" mask="0x00000007" name="PAGESIZE" values="HSMC_CFG__PAGESIZE"/>
          <bitfield caption="Write Spare Area" mask="0x00000100" name="WSPARE"/>
          <bitfield caption="Read Spare Area" mask="0x00000200" name="RSPARE"/>
          <bitfield caption="Rising/Falling Edge Detection Control" mask="0x00001000" name="EDGECTRL"/>
          <bitfield caption="Ready/Busy Signal Edge Detection" mask="0x00002000" name="RBEDGE"/>
          <bitfield caption="Data Timeout Cycle Number" mask="0x000F0000" name="DTOCYC"/>
          <bitfield caption="Data Timeout Multiplier" mask="0x00700000" name="DTOMUL" values="HSMC_CFG__DTOMUL"/>
          <bitfield caption="NAND Flash Spare Area Size Retrieved by the Host Controller" mask="0x7F000000" name="NFCSPARESIZE"/>
        </register>
        <register caption="NFC Control Register" name="HSMC_CTRL" offset="0x004" rw="W" size="4">
          <bitfield caption="NAND Flash Controller Enable" mask="0x00000001" name="NFCEN"/>
          <bitfield caption="NAND Flash Controller Disable" mask="0x00000002" name="NFCDIS"/>
        </register>
        <register caption="NFC Status Register" name="HSMC_SR" offset="0x008" rw="R" size="4">
          <bitfield caption="NAND Flash Controller Status (this field cannot be reset)" mask="0x00000001" name="SMCSTS"/>
          <bitfield caption="Selected Ready Busy Rising Edge Detected" mask="0x00000010" name="RB_RISE"/>
          <bitfield caption="Selected Ready Busy Falling Edge Detected" mask="0x00000020" name="RB_FALL"/>
          <bitfield caption="NFC Busy (this field cannot be reset)" mask="0x00000100" name="NFCBUSY"/>
          <bitfield caption="NFC Write/Read Operation (this field cannot be reset)" mask="0x00000800" name="NFCWR"/>
          <bitfield caption="NFC Chip Select ID (this field cannot be reset)" mask="0x00007000" name="NFCSID"/>
          <bitfield caption="NFC Data Transfer Terminated" mask="0x00010000" name="XFRDONE"/>
          <bitfield caption="Command Done" mask="0x00020000" name="CMDDONE"/>
          <bitfield caption="Data Timeout Error" mask="0x00100000" name="DTOE"/>
          <bitfield caption="Undefined Area Error" mask="0x00200000" name="UNDEF"/>
          <bitfield caption="Accessing While Busy" mask="0x00400000" name="AWB"/>
          <bitfield caption="NFC Access Size Error" mask="0x00800000" name="NFCASE"/>
          <bitfield caption="Ready/Busy Line 0 Edge Detected" mask="0x01000000" name="RB_EDGE0"/>
        </register>
        <register caption="NFC Interrupt Enable Register" name="HSMC_IER" offset="0x00C" rw="W" size="4">
          <bitfield caption="Ready Busy Rising Edge Detection Interrupt Enable" mask="0x00000010" name="RB_RISE"/>
          <bitfield caption="Ready Busy Falling Edge Detection Interrupt Enable" mask="0x00000020" name="RB_FALL"/>
          <bitfield caption="Transfer Done Interrupt Enable" mask="0x00010000" name="XFRDONE"/>
          <bitfield caption="Command Done Interrupt Enable" mask="0x00020000" name="CMDDONE"/>
          <bitfield caption="Data Timeout Error Interrupt Enable" mask="0x00100000" name="DTOE"/>
          <bitfield caption="Undefined Area Access Interrupt Enable" mask="0x00200000" name="UNDEF"/>
          <bitfield caption="Accessing While Busy Interrupt Enable" mask="0x00400000" name="AWB"/>
          <bitfield caption="NFC Access Size Error Interrupt Enable" mask="0x00800000" name="NFCASE"/>
          <bitfield caption="Ready/Busy Line 0 Interrupt Enable" mask="0x01000000" name="RB_EDGE0"/>
        </register>
        <register caption="NFC Interrupt Disable Register" name="HSMC_IDR" offset="0x010" rw="W" size="4">
          <bitfield caption="Ready Busy Rising Edge Detection Interrupt Disable" mask="0x00000010" name="RB_RISE"/>
          <bitfield caption="Ready Busy Falling Edge Detection Interrupt Disable" mask="0x00000020" name="RB_FALL"/>
          <bitfield caption="Transfer Done Interrupt Disable" mask="0x00010000" name="XFRDONE"/>
          <bitfield caption="Command Done Interrupt Disable" mask="0x00020000" name="CMDDONE"/>
          <bitfield caption="Data Timeout Error Interrupt Disable" mask="0x00100000" name="DTOE"/>
          <bitfield caption="Undefined Area Access Interrupt Disable" mask="0x00200000" name="UNDEF"/>
          <bitfield caption="Accessing While Busy Interrupt Disable" mask="0x00400000" name="AWB"/>
          <bitfield caption="NFC Access Size Error Interrupt Disable" mask="0x00800000" name="NFCASE"/>
          <bitfield caption="Ready/Busy Line 0 Interrupt Disable" mask="0x01000000" name="RB_EDGE0"/>
        </register>
        <register caption="NFC Interrupt Mask Register" name="HSMC_IMR" offset="0x014" rw="R" size="4">
          <bitfield caption="Ready Busy Rising Edge Detection Interrupt Mask" mask="0x00000010" name="RB_RISE"/>
          <bitfield caption="Ready Busy Falling Edge Detection Interrupt Mask" mask="0x00000020" name="RB_FALL"/>
          <bitfield caption="Transfer Done Interrupt Mask" mask="0x00010000" name="XFRDONE"/>
          <bitfield caption="Command Done Interrupt Mask" mask="0x00020000" name="CMDDONE"/>
          <bitfield caption="Data Timeout Error Interrupt Mask" mask="0x00100000" name="DTOE"/>
          <bitfield caption="Undefined Area Access Interrupt Mask5" mask="0x00200000" name="UNDEF"/>
          <bitfield caption="Accessing While Busy Interrupt Mask" mask="0x00400000" name="AWB"/>
          <bitfield caption="NFC Access Size Error Interrupt Mask" mask="0x00800000" name="NFCASE"/>
          <bitfield caption="Ready/Busy Line 0 Interrupt Mask" mask="0x01000000" name="RB_EDGE0"/>
        </register>
        <register caption="NFC Address Cycle Zero Register" name="HSMC_ADDR" offset="0x018" rw="RW" size="4">
          <bitfield caption="NAND Flash Array Address Cycle 0" mask="0x000000FF" name="ADDR_CYCLE0"/>
        </register>
        <register caption="Bank Address Register" name="HSMC_BANK" offset="0x01C" rw="RW" size="4">
          <bitfield caption="Bank Identifier" mask="0x00000001" name="BANK"/>
        </register>
        <register caption="PMECC Configuration Register" name="HSMC_PMECCFG" offset="0x070" rw="RW" size="4">
          <bitfield caption="Error Correcting Capability" mask="0x00000007" name="BCH_ERR" values="HSMC_PMECCFG__BCH_ERR"/>
          <bitfield caption="Sector Size" mask="0x00000010" name="SECTORSZ" values="HSMC_PMECCFG__SECTORSZ"/>
          <bitfield caption="Number of Sectors in the Page" mask="0x00000300" name="PAGESIZE" values="HSMC_PMECCFG__PAGESIZE"/>
          <bitfield caption="NAND Write Access" mask="0x00001000" name="NANDWR"/>
          <bitfield caption="Spare Enable" mask="0x00010000" name="SPAREEN"/>
          <bitfield caption="Automatic Mode Enable" mask="0x00100000" name="AUTO"/>
        </register>
        <register caption="PMECC Spare Area Size Register" name="HSMC_PMECCSAREA" offset="0x074" rw="RW" size="4">
          <bitfield caption="Spare Area Size" mask="0x000001FF" name="SPARESIZE"/>
        </register>
        <register caption="PMECC Start Address Register" name="HSMC_PMECCSADDR" offset="0x078" rw="RW" size="4">
          <bitfield caption="ECC Area Start Address" mask="0x000001FF" name="STARTADDR"/>
        </register>
        <register caption="PMECC End Address Register" name="HSMC_PMECCEADDR" offset="0x07C" rw="RW" size="4">
          <bitfield caption="ECC Area End Address" mask="0x000001FF" name="ENDADDR"/>
        </register>
        <register caption="PMECC Control Register" name="HSMC_PMECCTRL" offset="0x084" rw="W" size="4">
          <bitfield caption="Reset the PMECC Module" mask="0x00000001" name="RST"/>
          <bitfield caption="Start a Data Phase" mask="0x00000002" name="DATA"/>
          <bitfield caption="Start a User Mode Phase" mask="0x00000004" name="USER"/>
          <bitfield caption="PMECC Enable" mask="0x00000010" name="ENABLE"/>
          <bitfield caption="PMECC Enable" mask="0x00000020" name="DISABLE"/>
        </register>
        <register caption="PMECC Status Register" name="HSMC_PMECCSR" offset="0x088" rw="R" size="4">
          <bitfield caption="The kernel of the PMECC is busy" mask="0x00000001" name="BUSY"/>
          <bitfield caption="PMECC Enable bit" mask="0x00000010" name="ENABLE"/>
        </register>
        <register caption="PMECC Interrupt Enable register" name="HSMC_PMECCIER" offset="0x08C" rw="W" size="4">
          <bitfield caption="Error Interrupt Enable" mask="0x00000001" name="ERRIE"/>
        </register>
        <register caption="PMECC Interrupt Disable Register" name="HSMC_PMECCIDR" offset="0x090" rw="W" size="4">
          <bitfield caption="Error Interrupt Disable" mask="0x00000001" name="ERRID"/>
        </register>
        <register caption="PMECC Interrupt Mask Register" name="HSMC_PMECCIMR" offset="0x094" rw="R" size="4">
          <bitfield caption="Error Interrupt Mask" mask="0x00000001" name="ERRIM"/>
        </register>
        <register caption="PMECC Interrupt Status Register" name="HSMC_PMECCISR" offset="0x098" rw="R" size="4">
          <bitfield caption="Error Interrupt Status Register" mask="0x000000FF" name="ERRIS"/>
        </register>
        <register-group count="8" name="SMC_PMECC" name-in-module="SMC_PMECC" offset="0xB0" size="64"/>
        <register-group count="8" name="SMC_REM" name-in-module="SMC_REM" offset="0x2B0" size="64"/>
        <register caption="PMECC Error Location Configuration Register" name="HSMC_ELCFG" offset="0x500" rw="RW" size="4">
          <bitfield caption="Sector Size" mask="0x00000001" name="SECTORSZ" values="HSMC_ELCFG__SECTORSZ"/>
          <bitfield caption="Number of Errors" mask="0x001F0000" name="ERRNUM"/>
        </register>
        <register caption="PMECC Error Location Primitive Register" name="HSMC_ELPRIM" offset="0x504" rw="R" size="4">
          <bitfield caption="Primitive Polynomial" mask="0x0000FFFF" name="PRIMITIV"/>
        </register>
        <register caption="PMECC Error Location Enable Register" name="HSMC_ELEN" offset="0x508" rw="W" size="4">
          <bitfield caption="Error Location Enable" mask="0x00003FFF" name="ENINIT"/>
        </register>
        <register caption="PMECC Error Location Disable Register" name="HSMC_ELDIS" offset="0x50C" rw="W" size="4">
          <bitfield caption="Disable Error Location Engine" mask="0x00000001" name="DIS"/>
        </register>
        <register caption="PMECC Error Location Status Register" name="HSMC_ELSR" offset="0x510" rw="R" size="4">
          <bitfield caption="Error Location Engine Busy" mask="0x00000001" name="BUSY"/>
        </register>
        <register caption="PMECC Error Location Interrupt Enable register" name="HSMC_ELIER" offset="0x514" rw="W" size="4">
          <bitfield caption="Computation Terminated Interrupt Enable" mask="0x00000001" name="DONE"/>
        </register>
        <register caption="PMECC Error Location Interrupt Disable Register" name="HSMC_ELIDR" offset="0x518" rw="W" size="4">
          <bitfield caption="Computation Terminated Interrupt Disable" mask="0x00000001" name="DONE"/>
        </register>
        <register caption="PMECC Error Location Interrupt Mask Register" name="HSMC_ELIMR" offset="0x51C" rw="R" size="4">
          <bitfield caption="Computation Terminated Interrupt Mask" mask="0x00000001" name="DONE"/>
        </register>
        <register caption="PMECC Error Location Interrupt Status Register" name="HSMC_ELISR" offset="0x520" rw="R" size="4">
          <bitfield caption="Computation Terminated Interrupt Status" mask="0x00000001" name="DONE"/>
          <bitfield caption="Error Counter value" mask="0x00003F00" name="ERR_CNT"/>
        </register>
        <register caption="PMECC Error Location SIGMA 0 Register" name="HSMC_SIGMA0" offset="0x528" rw="R" size="4">
          <bitfield caption="Coefficient of degree 0 in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA0"/>
        </register>
        <register caption="PMECC Error Location SIGMA 1 Register" name="HSMC_SIGMA1" offset="0x52C" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA1"/>
        </register>
        <register caption="PMECC Error Location SIGMA 2 Register" name="HSMC_SIGMA2" offset="0x530" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA2"/>
        </register>
        <register caption="PMECC Error Location SIGMA 3 Register" name="HSMC_SIGMA3" offset="0x534" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA3"/>
        </register>
        <register caption="PMECC Error Location SIGMA 4 Register" name="HSMC_SIGMA4" offset="0x538" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA4"/>
        </register>
        <register caption="PMECC Error Location SIGMA 5 Register" name="HSMC_SIGMA5" offset="0x53C" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA5"/>
        </register>
        <register caption="PMECC Error Location SIGMA 6 Register" name="HSMC_SIGMA6" offset="0x540" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA6"/>
        </register>
        <register caption="PMECC Error Location SIGMA 7 Register" name="HSMC_SIGMA7" offset="0x544" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA7"/>
        </register>
        <register caption="PMECC Error Location SIGMA 8 Register" name="HSMC_SIGMA8" offset="0x548" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA8"/>
        </register>
        <register caption="PMECC Error Location SIGMA 9 Register" name="HSMC_SIGMA9" offset="0x54C" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA9"/>
        </register>
        <register caption="PMECC Error Location SIGMA 10 Register" name="HSMC_SIGMA10" offset="0x550" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA10"/>
        </register>
        <register caption="PMECC Error Location SIGMA 11 Register" name="HSMC_SIGMA11" offset="0x554" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA11"/>
        </register>
        <register caption="PMECC Error Location SIGMA 12 Register" name="HSMC_SIGMA12" offset="0x558" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA12"/>
        </register>
        <register caption="PMECC Error Location SIGMA 13 Register" name="HSMC_SIGMA13" offset="0x55C" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA13"/>
        </register>
        <register caption="PMECC Error Location SIGMA 14 Register" name="HSMC_SIGMA14" offset="0x560" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA14"/>
        </register>
        <register caption="PMECC Error Location SIGMA 15 Register" name="HSMC_SIGMA15" offset="0x564" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA15"/>
        </register>
        <register caption="PMECC Error Location SIGMA 16 Register" name="HSMC_SIGMA16" offset="0x568" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA16"/>
        </register>
        <register caption="PMECC Error Location SIGMA 17 Register" name="HSMC_SIGMA17" offset="0x56C" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA17"/>
        </register>
        <register caption="PMECC Error Location SIGMA 18 Register" name="HSMC_SIGMA18" offset="0x570" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA18"/>
        </register>
        <register caption="PMECC Error Location SIGMA 19 Register" name="HSMC_SIGMA19" offset="0x574" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA19"/>
        </register>
        <register caption="PMECC Error Location SIGMA 20 Register" name="HSMC_SIGMA20" offset="0x578" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA20"/>
        </register>
        <register caption="PMECC Error Location SIGMA 21 Register" name="HSMC_SIGMA21" offset="0x57C" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA21"/>
        </register>
        <register caption="PMECC Error Location SIGMA 22 Register" name="HSMC_SIGMA22" offset="0x580" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA22"/>
        </register>
        <register caption="PMECC Error Location SIGMA 23 Register" name="HSMC_SIGMA23" offset="0x584" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA23"/>
        </register>
        <register caption="PMECC Error Location SIGMA 24 Register" name="HSMC_SIGMA24" offset="0x588" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA24"/>
        </register>
        <register caption="PMECC Error Location SIGMA 25 Register" name="HSMC_SIGMA25" offset="0x58C" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA25"/>
        </register>
        <register caption="PMECC Error Location SIGMA 26 Register" name="HSMC_SIGMA26" offset="0x590" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA26"/>
        </register>
        <register caption="PMECC Error Location SIGMA 27 Register" name="HSMC_SIGMA27" offset="0x594" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA27"/>
        </register>
        <register caption="PMECC Error Location SIGMA 28 Register" name="HSMC_SIGMA28" offset="0x598" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA28"/>
        </register>
        <register caption="PMECC Error Location SIGMA 29 Register" name="HSMC_SIGMA29" offset="0x59C" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA29"/>
        </register>
        <register caption="PMECC Error Location SIGMA 30 Register" name="HSMC_SIGMA30" offset="0x5A0" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA30"/>
        </register>
        <register caption="PMECC Error Location SIGMA 31 Register" name="HSMC_SIGMA31" offset="0x5A4" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA31"/>
        </register>
        <register caption="PMECC Error Location SIGMA 32 Register" name="HSMC_SIGMA32" offset="0x5A8" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial" mask="0x00003FFF" name="SIGMA32"/>
        </register>
        <register caption="PMECC Error Location 0 Register" count="32" name="HSMC_ERRLOC" offset="0x5AC" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register-group count="4" name="SMC_CS_NUMBER" name-in-module="SMC_CS_NUMBER" offset="0x700" size="20"/>
        <register caption="Off Chip Memory Scrambling Register" name="HSMC_OCMS" offset="0x7A0" rw="RW" size="4">
          <bitfield caption="Static Memory Controller Scrambling Enable" mask="0x00000001" name="SMSE"/>
          <bitfield caption="NFC Internal SRAM Scrambling Enable" mask="0x00000002" name="SRSE"/>
        </register>
        <register caption="Off Chip Memory Scrambling KEY1 Register" name="HSMC_KEY1" offset="0x7A4" rw="W" size="4">
          <bitfield caption="Off Chip Memory Scrambling (OCMS) Key Part 1" mask="0xFFFFFFFF" name="KEY1"/>
        </register>
        <register caption="Off Chip Memory Scrambling KEY2 Register" name="HSMC_KEY2" offset="0x7A8" rw="W" size="4">
          <bitfield caption="Off Chip Memory Scrambling (OCMS) Key Part 2" mask="0xFFFFFFFF" name="KEY2"/>
        </register>
        <register caption="Write Protection Mode Register" name="HSMC_WPMR" offset="0x7E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="HSMC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="HSMC_WPSR" offset="0x7E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="Selection of the Control Signal for Read Operation" name="HSMC_MODE0__READ_MODE">
        <value caption="The Read operation is controlled by the NCS signal." name="NCS_CTRL" value="0"/>
        <value caption="The Read operation is controlled by the NRD signal." name="NRD_CTRL" value="1"/>
      </value-group>
      <value-group caption="Selection of the Control Signal for Write Operation" name="HSMC_MODE0__WRITE_MODE">
        <value caption="The Write operation is controller by the NCS signal." name="NCS_CTRL" value="0"/>
        <value caption="The Write operation is controlled by the NWE signal" name="NWE_CTRL" value="1"/>
      </value-group>
      <value-group caption="NWAIT Mode" name="HSMC_MODE0__EXNW_MODE">
        <value caption="Disabled-The NWAIT input signal is ignored on the corresponding Chip Select." name="DISABLED" value="0x0"/>
        <value caption="Frozen Mode-If asserted, the NWAIT signal freezes the current read or write cycle. After deassertion, the read/write cycle is resumed from the point where it was stopped." name="FROZEN" value="0x2"/>
        <value caption="Ready Mode-The NWAIT signal indicates the availability of the external device at the end of the pulse of the controlling read or write signal, to complete the access. If high, the access normally completes. If low, the access is extended until NWAIT returns high." name="READY" value="0x3"/>
      </value-group>
      <value-group caption="Byte Access Type" name="HSMC_MODE0__BAT">
        <value caption="Byte select access type:- Write operation is controlled using NCS, NWE, NBS0, NBS1.- Read operation is controlled using NCS, NRD, NBS0, NBS1." name="BYTE_SELECT" value="0"/>
        <value caption="Byte write access type:- Write operation is controlled using NCS, NWR0, NWR1.- Read operation is controlled using NCS and NRD." name="BYTE_WRITE" value="1"/>
      </value-group>
      <value-group caption="Data Bus Width" name="HSMC_MODE0__DBW">
        <value caption="8-bit bus" name="BIT_8" value="0"/>
        <value caption="16-bit bus" name="BIT_16" value="1"/>
      </value-group>
      <value-group caption="Page Size of the NAND Flash Device" name="HSMC_CFG__PAGESIZE">
        <value caption="Main area 512 bytes" name="PS512" value="0x0"/>
        <value caption="Main area 1024 bytes" name="PS1024" value="0x1"/>
        <value caption="Main area 2048 bytes" name="PS2048" value="0x2"/>
        <value caption="Main area 4096 bytes" name="PS4096" value="0x3"/>
        <value caption="Main area 8192 bytes" name="PS8192" value="0x4"/>
      </value-group>
      <value-group caption="Data Timeout Multiplier" name="HSMC_CFG__DTOMUL">
        <value caption="DTOCYC" name="X1" value="0x0"/>
        <value caption="DTOCYC x 16" name="X16" value="0x1"/>
        <value caption="DTOCYC x 128" name="X128" value="0x2"/>
        <value caption="DTOCYC x 256" name="X256" value="0x3"/>
        <value caption="DTOCYC x 1024" name="X1024" value="0x4"/>
        <value caption="DTOCYC x 4096" name="X4096" value="0x5"/>
        <value caption="DTOCYC x 65536" name="X65536" value="0x6"/>
        <value caption="DTOCYC x 1048576" name="X1048576" value="0x7"/>
      </value-group>
      <value-group caption="Error Correcting Capability" name="HSMC_PMECCFG__BCH_ERR">
        <value caption="2 errors" name="BCH_ERR2" value="0x0"/>
        <value caption="4 errors" name="BCH_ERR4" value="0x1"/>
        <value caption="8 errors" name="BCH_ERR8" value="0x2"/>
        <value caption="12 errors" name="BCH_ERR12" value="0x3"/>
        <value caption="24 errors" name="BCH_ERR24" value="0x4"/>
        <value caption="32 errors" name="BCH_ERR32" value="0x5"/>
      </value-group>
      <value-group caption="Error Correcting Capability" name="HSMC_PMECCFG__SECTORSZ">
        <value caption="Use  512 Byte Sector in ECC Computation" name="SECTORSZ0" value="0x0"/>
        <value caption="Use 1024 Byte Sector in ECC Computation" name="SECTORSZ1" value="0x1"/>
      </value-group>
      <value-group caption="Error Location Capability" name="HSMC_ELCFG__SECTORSZ">
        <value caption="Use  512 Byte Sector in Location Computation" name="SECTORSZ0" value="0x0"/>
        <value caption="Use 1024 Byte Sector in Location Computation" name="SECTORSZ1" value="0x1"/>
      </value-group>
      <value-group caption="Number of Sectors in the Page" name="HSMC_PMECCFG__PAGESIZE">
        <value caption="1 sector for main area (512 or 1024 bytes)" name="PAGESIZE_1SEC" value="0x0"/>
        <value caption="2 sectors for main area (1024 or 2048 bytes)" name="PAGESIZE_2SEC" value="0x1"/>
        <value caption="4 sectors for main area (2048 or 4096 bytes)" name="PAGESIZE_4SEC" value="0x2"/>
        <value caption="8 sectors for main area (4096 or 8192 bytes)" name="PAGESIZE_8SEC" value="0x3"/>
      </value-group>
      <value-group caption="Write Protection Key" name="HSMC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of bit WPEN.Always reads as 0." name="PASSWD" value="0x534D43"/>
      </value-group>
    </module>
    <module caption="Serial Peripheral Interface" id="6088" name="SPI" version="ZR">
      <register-group name="SPI">
        <register caption="Control Register" name="SPI_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="SPI Enable" mask="0x00000001" name="SPIEN"/>
          <bitfield caption="SPI Disable" mask="0x00000002" name="SPIDIS"/>
          <bitfield caption="SPI Software Reset" mask="0x00000080" name="SWRST"/>
          <bitfield caption="Request to Clear the Comparison Trigger" mask="0x00001000" name="REQCLR"/>
          <bitfield caption="Transmit FIFO Clear" mask="0x00010000" name="TXFCLR"/>
          <bitfield caption="Receive FIFO Clear" mask="0x00020000" name="RXFCLR"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER"/>
          <bitfield caption="FIFO Enable" mask="0x40000000" name="FIFOEN"/>
          <bitfield caption="FIFO Disable" mask="0x80000000" name="FIFODIS"/>
        </register>
        <register caption="Mode Register" name="SPI_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Master/Slave Mode" mask="0x00000001" name="MSTR" values="SPI_MR__MSTR"/>
          <bitfield caption="Peripheral Select" mask="0x00000002" name="PS"/>
          <bitfield caption="Chip Select Decode" mask="0x00000004" name="PCSDEC"/>
          <bitfield caption="Bit Rate Source Clock" mask="0x00000008" name="BRSRCCLK" values="SPI_MR__BRSRCCLK"/>
          <bitfield caption="Mode Fault Detection" mask="0x00000010" name="MODFDIS"/>
          <bitfield caption="Wait Data Read Before Transfer" mask="0x00000020" name="WDRBT"/>
          <bitfield caption="Local Loopback Enable" mask="0x00000080" name="LLB"/>
          <bitfield caption="LSB Timing Selection" mask="0x00000100" name="LSBHALF"/>
          <bitfield caption="Comparison Mode" mask="0x00001000" name="CMPMODE" values="SPI_MR__CMPMODE"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS" values="SPI_MR__PCS"/>
          <bitfield caption="Delay Between Chip Selects" mask="0xFF000000" name="DLYBCS"/>
        </register>
        <register caption="Receive Data Register" name="SPI_RDR" offset="0x08" rw="R" size="4">
          <mode name="DEFAULT" qualifier="SPI_FIFO_ONE_DATA_RX.SPI_FMR.RXRDYM" value="0x0" caption="RX SPI FIFO Single Data"/>
          <mode name="FIFO_MULTI_DATA_8" qualifier="SPI_FIFO_TWO_DATA_RX.SPI_FMR.RXRDYM" value="0x1" caption="RX SPI FIFO Multi Data - 8-bit"/>
          <mode name="FIFO_MULTI_DATA_16" qualifier="SPI_FIFO_FOUR_DATA_RX.SPI_FMR.RXRDYM" value="0x2" caption="RX SPI FIFO Multi Data - 16-bit"/>
          <bitfield caption="Receive Data" mask="0x0000FFFF" modes="DEFAULT" name="RD"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" modes="DEFAULT" name="PCS"/>
          <bitfield caption="Receive Data" mask="0x000000FF" modes="FIFO_MULTI_DATA_8" name="RD8_0"/>
          <bitfield caption="Receive Data" mask="0x0000FF00" modes="FIFO_MULTI_DATA_8" name="RD8_1"/>
          <bitfield caption="Receive Data" mask="0x00FF0000" modes="FIFO_MULTI_DATA_8" name="RD8_2"/>
          <bitfield caption="Receive Data" mask="0xFF000000" modes="FIFO_MULTI_DATA_8" name="RD8_3"/>
          <bitfield caption="Receive Data" mask="0x0000FFFF" modes="FIFO_MULTI_DATA_16" name="RD16_0"/>
          <bitfield caption="Receive Data" mask="0xFFFF0000" modes="FIFO_MULTI_DATA_16" name="RD16_1"/>
        </register>
        <register caption="Transmit Data Register" name="SPI_TDR" offset="0x0C" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA"/>
          <bitfield caption="Transmit Data" mask="0x0000FFFF" modes="DEFAULT" name="TD"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" modes="DEFAULT" name="PCS" values="SPI_TDR__PCS"/>
          <bitfield caption="Last Transfer" mask="0x01000000" modes="DEFAULT" name="LASTXFER"/>
          <bitfield caption="Transmit Data" mask="0x0000FFFF" modes="FIFO_MULTI_DATA" name="TD0"/>
          <bitfield caption="Transmit Data" mask="0xFFFF0000" modes="FIFO_MULTI_DATA" name="TD1"/>
        </register>
        <register caption="Status Register" name="SPI_SR" offset="0x10" rw="R" size="4">
          <bitfield caption="Receive Data Register Full (cleared by reading SPI_RDR)" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty (cleared by writing SPI_TDR)" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error (cleared on read)" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Status (cleared on read)" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising (cleared on read)" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty (cleared by writing SPI_TDR)" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Status (Slave mode only) (cleared on read)" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Status (cleared on read)" mask="0x00000800" name="CMP"/>
          <bitfield caption="SPI Enable Status" mask="0x00010000" name="SPIENS"/>
          <bitfield caption="Transmit FIFO Empty Flag (cleared on read)" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="Transmit FIFO Full Flag (cleared on read)" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="Transmit FIFO Threshold Flag (cleared on read)" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="Receive FIFO Empty Flag" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="Receive FIFO Full Flag" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="Receive FIFO Threshold Flag" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="Transmit FIFO Pointer Error Flag" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="Receive FIFO Pointer Error Flag" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="Interrupt Enable Register" name="SPI_IER" offset="0x14" rw="W" size="4" atomic-op="set:SPI_IMR">
          <bitfield caption="Receive Data Register Full Interrupt Enable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Enable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Enable" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising Interrupt Enable" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Enable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Enable" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Interrupt Enable" mask="0x00000800" name="CMP"/>
          <bitfield caption="TXFEF Interrupt Enable" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Enable" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Enable" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Enable" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Enable" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Enable" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Enable" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Enable" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="Interrupt Disable Register" name="SPI_IDR" offset="0x18" rw="W" size="4" atomic-op="clear:SPI_IMR">
          <bitfield caption="Receive Data Register Full Interrupt Disable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Disable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Disable" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising Interrupt Disable" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Disable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Disable" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Interrupt Disable" mask="0x00000800" name="CMP"/>
          <bitfield caption="TXFEF Interrupt Disable" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Disable" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Disable" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Disable" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Disable" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Disable" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Disable" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Disable" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="Interrupt Mask Register" name="SPI_IMR" offset="0x1C" rw="R" size="4" atomic-op="read:SPI_IMR">
          <bitfield caption="Receive Data Register Full Interrupt Mask" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Mask" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Mask" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising Interrupt Mask" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Mask" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Mask" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Interrupt Mask" mask="0x00000800" name="CMP"/>
          <bitfield caption="TXFEF Interrupt Mask" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Mask" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Mask" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Mask" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Mask" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Mask" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Mask" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Mask" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="Chip Select Register" count="4" name="SPI_CSR" offset="0x30" rw="RW" size="4">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL" values="SPI_CSR__CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="NCPHA" values="SPI_CSR__NCPHA"/>
          <bitfield caption="Chip Select Not Active After Transfer (ignored if CSAAT = 1)" mask="0x00000004" name="CSNAAT"/>
          <bitfield caption="Chip Select Active After Transfer" mask="0x00000008" name="CSAAT"/>
          <bitfield caption="Bits Per Transfer" mask="0x000000F0" name="BITS" values="SPI_CSR__BITS"/>
          <bitfield caption="Serial Clock Bit Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before SPCK" mask="0x00FF0000" name="DLYBS"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0xFF000000" name="DLYBCT"/>
        </register>
        <register caption="FIFO Mode Register" name="SPI_FMR" offset="0x40" rw="RW" size="4">
          <bitfield caption="Transmit Data Register Empty Mode" mask="0x00000003" name="TXRDYM" values="SPI_FMR__TXRDYM"/>
          <bitfield caption="Receive Data Register Full Mode" mask="0x00000030" name="RXRDYM" values="SPI_FMR__RXRDYM"/>
          <bitfield caption="Transmit FIFO Threshold" mask="0x003F0000" name="TXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold" mask="0x3F000000" name="RXFTHRES"/>
        </register>
        <register caption="FIFO Level Register" name="SPI_FLR" offset="0x44" rw="R" size="4">
          <bitfield caption="Transmit FIFO Level" mask="0x0000003F" name="TXFL"/>
          <bitfield caption="Receive FIFO Level" mask="0x003F0000" name="RXFL"/>
        </register>
        <register caption="Comparison Register" name="SPI_CMPR" offset="0x48" rw="R" size="4">
          <bitfield caption="First Comparison Value for Received Character" mask="0x0000FFFF" name="VAL1"/>
          <bitfield caption="Second Comparison Value for Received Character" mask="0xFFFF0000" name="VAL2"/>
        </register>
        <register caption="Write Protection Mode Register" name="SPI_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="SPI_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="SPI_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="Bit Rate Source Clock" name="SPI_MR__BRSRCCLK">
        <value caption="The peripheral clock is the source clock for the bit rate generation." name="PERIPH_CLK" value="0"/>
        <value caption="PMC GCLK is the source clock for the bit rate generation, thus the bit rate can be independent of the core/peripheral clock." name="GCLK" value="1"/>
      </value-group>
      <value-group caption="Comparison Mode" name="SPI_MR__CMPMODE">
        <value caption="Any character is received and comparison function drives CMP flag." name="FLAG_ONLY" value="0"/>
        <value caption="Comparison condition must be met to start reception of all incoming characters until REQCLR is set." name="START_CONDITION" value="1"/>
      </value-group>
      <value-group caption="Bits Per Transfer" name="SPI_CSR__BITS">
        <value caption="8 bits for transfer" name="_8_BIT" value="0x0"/>
        <value caption="9 bits for transfer" name="_9_BIT" value="0x1"/>
        <value caption="10 bits for transfer" name="_10_BIT" value="0x2"/>
        <value caption="11 bits for transfer" name="_11_BIT" value="0x3"/>
        <value caption="12 bits for transfer" name="_12_BIT" value="0x4"/>
        <value caption="13 bits for transfer" name="_13_BIT" value="0x5"/>
        <value caption="14 bits for transfer" name="_14_BIT" value="0x6"/>
        <value caption="15 bits for transfer" name="_15_BIT" value="0x7"/>
        <value caption="16 bits for transfer" name="_16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="" name="SPI_MR__MSTR">
        <value caption="Master" name="MASTER" value="0x1"/>
        <value caption="Slave" name="SLAVE" value="0x0"/>
      </value-group>
      <value-group caption="" name="SPI_MR__PCS">
        <value caption="NPCS0 as Chip Select" name="NPCS0" value="0xE"/>
        <value caption="NPCS1 as Chip Select" name="NPCS1" value="0xD"/>
        <value caption="NPCS2 as Chip Select" name="NPCS2" value="0xB"/>
        <value caption="NPCS3 as Chip Select" name="NPCS3" value="0x7"/>
      </value-group>
      <value-group caption="" name="SPI_TDR__PCS">
        <value caption="NPCS0 as Chip Select" name="NPCS0" value="0xE"/>
        <value caption="NPCS1 as Chip Select" name="NPCS1" value="0xD"/>
        <value caption="NPCS2 as Chip Select" name="NPCS2" value="0xB"/>
        <value caption="NPCS3 as Chip Select" name="NPCS3" value="0x7"/>
      </value-group>
      <value-group caption="" name="SPI_CSR__CPOL">
        <value caption="Clock is low when inactive (CPOL=0)" name="IDLE_LOW" value="0x0"/>
        <value caption="Clock is high when inactive (CPOL=1)" name="IDLE_HIGH" value="0x1"/>
      </value-group>
      <value-group caption="" name="SPI_CSR__NCPHA">
        <value caption="Data is valid on clock leading edge (CPHA=0)" name="VALID_LEADING_EDGE" value="0x1"/>
        <value caption="Data is valid on clock trailing edge (CPHA=1)" name="VALID_TRAILING_EDGE" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Data Register Empty Mode" name="SPI_FMR__TXRDYM">
        <value caption="TDRE will be at level '1' when at least one data can be written in the Transmit FIFO." name="ONE_DATA" value="0"/>
        <value caption="TDRE will be at level '1' when at least two data can be written in the Transmit FIFO. Cannot be used if SPI_MR.PS =1." name="TWO_DATA" value="1"/>
      </value-group>
      <value-group caption="Receive Data Register Full Mode" name="SPI_FMR__RXRDYM">
        <value caption="RDRF will be at level '1' when at least one unread data is in the Receive FIFO." name="ONE_DATA" value="0x0"/>
        <value caption="RDRF will be at level '1' when at least two unread data are in the Receive FIFO. Cannot be used if SPI_MR.PS =1." name="TWO_DATA" value="0x1"/>
        <value caption="RDRF will be at level '1' when at least four unread data are in the Receive FIFO. Cannot be used when SPI_CSRx.BITS is greater than 0, or if SPI_MR.MSTR =1, or if SPI_MR.PS =1." name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="SPI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x535049"/>
      </value-group>
    </module>
    <module caption="Synchronous Serial Controller" id="6078" name="SSC" version="R">
      <register-group name="SSC">
        <register caption="Control Register" name="SSC_CR" offset="0x0" rw="W" size="4">
          <bitfield caption="Receive Enable" mask="0x00000001" name="RXEN"/>
          <bitfield caption="Receive Disable" mask="0x00000002" name="RXDIS"/>
          <bitfield caption="Transmit Enable" mask="0x00000100" name="TXEN"/>
          <bitfield caption="Transmit Disable" mask="0x00000200" name="TXDIS"/>
          <bitfield caption="Software Reset" mask="0x00008000" name="SWRST"/>
        </register>
        <register caption="Clock Mode Register" name="SSC_CMR" offset="0x4" rw="RW" size="4">
          <bitfield caption="Clock Divider" mask="0x00000FFF" name="DIV"/>
        </register>
        <register caption="Receive Clock Mode Register" name="SSC_RCMR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Receive Clock Selection" mask="0x00000003" name="CKS" values="SSC_RCMR__CKS"/>
          <bitfield caption="Receive Clock Output Mode Selection" mask="0x0000001C" name="CKO" values="SSC_RCMR__CKO"/>
          <bitfield caption="Receive Clock Inversion" mask="0x00000020" name="CKI"/>
          <bitfield caption="Receive Clock Gating Selection" mask="0x000000C0" name="CKG" values="SSC_RCMR__CKG"/>
          <bitfield caption="Receive Start Selection" mask="0x00000F00" name="START" values="SSC_RCMR__START"/>
          <bitfield caption="Receive Stop Selection" mask="0x00001000" name="STOP"/>
          <bitfield caption="Receive Start Delay" mask="0x00FF0000" name="STTDLY"/>
          <bitfield caption="Receive Period Divider Selection" mask="0xFF000000" name="PERIOD"/>
        </register>
        <register caption="Receive Frame Mode Register" name="SSC_RFMR" offset="0x14" rw="RW" size="4">
          <bitfield caption="Data Length" mask="0x0000001F" name="DATLEN"/>
          <bitfield caption="Loop Mode" mask="0x00000020" name="LOOP"/>
          <bitfield caption="Most Significant Bit First" mask="0x00000080" name="MSBF"/>
          <bitfield caption="Data Number per Frame" mask="0x00000F00" name="DATNB"/>
          <bitfield caption="Receive Frame Sync Length" mask="0x000F0000" name="FSLEN"/>
          <bitfield caption="Receive Frame Sync Output Selection" mask="0x00700000" name="FSOS" values="SSC_RFMR__FSOS"/>
          <bitfield caption="Frame Sync Edge Detection" mask="0x01000000" name="FSEDGE" values="SSC_RFMR__FSEDGE"/>
          <bitfield caption="FSLEN Field Extension" mask="0xF0000000" name="FSLEN_EXT"/>
        </register>
        <register caption="Transmit Clock Mode Register" name="SSC_TCMR" offset="0x18" rw="RW" size="4">
          <bitfield caption="Transmit Clock Selection" mask="0x00000003" name="CKS" values="SSC_TCMR__CKS"/>
          <bitfield caption="Transmit Clock Output Mode Selection" mask="0x0000001C" name="CKO" values="SSC_TCMR__CKO"/>
          <bitfield caption="Transmit Clock Inversion" mask="0x00000020" name="CKI"/>
          <bitfield caption="Transmit Clock Gating Selection" mask="0x000000C0" name="CKG" values="SSC_TCMR__CKG"/>
          <bitfield caption="Transmit Start Selection" mask="0x00000F00" name="START" values="SSC_TCMR__START"/>
          <bitfield caption="Transmit Start Delay" mask="0x00FF0000" name="STTDLY"/>
          <bitfield caption="Transmit Period Divider Selection" mask="0xFF000000" name="PERIOD"/>
        </register>
        <register caption="Transmit Frame Mode Register" name="SSC_TFMR" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Data Length" mask="0x0000001F" name="DATLEN"/>
          <bitfield caption="Data Default Value" mask="0x00000020" name="DATDEF"/>
          <bitfield caption="Most Significant Bit First" mask="0x00000080" name="MSBF"/>
          <bitfield caption="Data Number per Frame" mask="0x00000F00" name="DATNB"/>
          <bitfield caption="Transmit Frame Sync Length" mask="0x000F0000" name="FSLEN"/>
          <bitfield caption="Transmit Frame Sync Output Selection" mask="0x00700000" name="FSOS" values="SSC_TFMR__FSOS"/>
          <bitfield caption="Frame Sync Data Enable" mask="0x00800000" name="FSDEN"/>
          <bitfield caption="Frame Sync Edge Detection" mask="0x01000000" name="FSEDGE" values="SSC_TFMR__FSEDGE"/>
          <bitfield caption="FSLEN Field Extension" mask="0xF0000000" name="FSLEN_EXT"/>
        </register>
        <register caption="Receive Holding Register" name="SSC_RHR" offset="0x20" rw="R" size="4">
          <bitfield caption="Receive Data" mask="0xFFFFFFFF" name="RDAT"/>
        </register>
        <register caption="Transmit Holding Register" name="SSC_THR" offset="0x24" rw="W" size="4">
          <bitfield caption="Transmit Data" mask="0xFFFFFFFF" name="TDAT"/>
        </register>
        <register caption="Receive Sync. Holding Register" name="SSC_RSHR" offset="0x30" rw="R" size="4">
          <bitfield caption="Receive Synchronization Data" mask="0x0000FFFF" name="RSDAT"/>
        </register>
        <register caption="Transmit Sync. Holding Register" name="SSC_TSHR" offset="0x34" rw="RW" size="4">
          <bitfield caption="Transmit Synchronization Data" mask="0x0000FFFF" name="TSDAT"/>
        </register>
        <register caption="Receive Compare 0 Register" name="SSC_RC0R" offset="0x38" rw="RW" size="4">
          <bitfield caption="Receive Compare Data 0" mask="0x0000FFFF" name="CP0"/>
        </register>
        <register caption="Receive Compare 1 Register" name="SSC_RC1R" offset="0x3C" rw="RW" size="4">
          <bitfield caption="Receive Compare Data 1" mask="0x0000FFFF" name="CP1"/>
        </register>
        <register caption="Status Register" name="SSC_SR" offset="0x40" rw="R" size="4">
          <bitfield caption="Transmit Ready" mask="0x00000001" name="TXRDY"/>
          <bitfield caption="Transmit Empty" mask="0x00000002" name="TXEMPTY"/>
          <bitfield caption="Receive Ready" mask="0x00000010" name="RXRDY"/>
          <bitfield caption="Receive Overrun" mask="0x00000020" name="OVRUN"/>
          <bitfield caption="Compare 0" mask="0x00000100" name="CP0"/>
          <bitfield caption="Compare 1" mask="0x00000200" name="CP1"/>
          <bitfield caption="Transmit Sync" mask="0x00000400" name="TXSYN"/>
          <bitfield caption="Receive Sync" mask="0x00000800" name="RXSYN"/>
          <bitfield caption="Transmit Enable" mask="0x00010000" name="TXEN"/>
          <bitfield caption="Receive Enable" mask="0x00020000" name="RXEN"/>
        </register>
        <register caption="Interrupt Enable Register" name="SSC_IER" offset="0x44" rw="W" size="4" atomic-op="set:SSC_IMR">
          <bitfield caption="Transmit Ready Interrupt Enable" mask="0x00000001" name="TXRDY"/>
          <bitfield caption="Transmit Empty Interrupt Enable" mask="0x00000002" name="TXEMPTY"/>
          <bitfield caption="Receive Ready Interrupt Enable" mask="0x00000010" name="RXRDY"/>
          <bitfield caption="Receive Overrun Interrupt Enable" mask="0x00000020" name="OVRUN"/>
          <bitfield caption="Compare 0 Interrupt Enable" mask="0x00000100" name="CP0"/>
          <bitfield caption="Compare 1 Interrupt Enable" mask="0x00000200" name="CP1"/>
          <bitfield caption="Tx Sync Interrupt Enable" mask="0x00000400" name="TXSYN"/>
          <bitfield caption="Rx Sync Interrupt Enable" mask="0x00000800" name="RXSYN"/>
        </register>
        <register caption="Interrupt Disable Register" name="SSC_IDR" offset="0x48" rw="W" size="4" atomic-op="clear:SSC_IMR">
          <bitfield caption="Transmit Ready Interrupt Disable" mask="0x00000001" name="TXRDY"/>
          <bitfield caption="Transmit Empty Interrupt Disable" mask="0x00000002" name="TXEMPTY"/>
          <bitfield caption="Receive Ready Interrupt Disable" mask="0x00000010" name="RXRDY"/>
          <bitfield caption="Receive Overrun Interrupt Disable" mask="0x00000020" name="OVRUN"/>
          <bitfield caption="Compare 0 Interrupt Disable" mask="0x00000100" name="CP0"/>
          <bitfield caption="Compare 1 Interrupt Disable" mask="0x00000200" name="CP1"/>
          <bitfield caption="Tx Sync Interrupt Enable" mask="0x00000400" name="TXSYN"/>
          <bitfield caption="Rx Sync Interrupt Enable" mask="0x00000800" name="RXSYN"/>
        </register>
        <register caption="Interrupt Mask Register" name="SSC_IMR" offset="0x4C" rw="R" size="4" atomic-op="read:SSC_IMR">
          <bitfield caption="Transmit Ready Interrupt Mask" mask="0x00000001" name="TXRDY"/>
          <bitfield caption="Transmit Empty Interrupt Mask" mask="0x00000002" name="TXEMPTY"/>
          <bitfield caption="Receive Ready Interrupt Mask" mask="0x00000010" name="RXRDY"/>
          <bitfield caption="Receive Overrun Interrupt Mask" mask="0x00000020" name="OVRUN"/>
          <bitfield caption="Compare 0 Interrupt Mask" mask="0x00000100" name="CP0"/>
          <bitfield caption="Compare 1 Interrupt Mask" mask="0x00000200" name="CP1"/>
          <bitfield caption="Tx Sync Interrupt Mask" mask="0x00000400" name="TXSYN"/>
          <bitfield caption="Rx Sync Interrupt Mask" mask="0x00000800" name="RXSYN"/>
        </register>
        <register caption="Write Protection Mode Register" name="SSC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="SSC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="SSC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protect Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="Receive Clock Selection" name="SSC_RCMR__CKS">
        <value caption="Divided Clock" name="MCK" value="0x0"/>
        <value caption="TK Clock signal" name="TK" value="0x1"/>
        <value caption="RK pin" name="RK" value="0x2"/>
      </value-group>
      <value-group caption="Receive Clock Output Mode Selection" name="SSC_RCMR__CKO">
        <value caption="None, RK pin is an input" name="NONE" value="0x0"/>
        <value caption="Continuous Receive Clock, RK pin is an output" name="CONTINUOUS" value="0x1"/>
        <value caption="Receive Clock only during data transfers, RK pin is an output" name="TRANSFER" value="0x2"/>
      </value-group>
      <value-group caption="Receive Clock Gating Selection" name="SSC_RCMR__CKG">
        <value caption="None" name="CONTINUOUS" value="0x0"/>
        <value caption="Receive Clock enabled only if RF Low" name="EN_RF_LOW" value="0x1"/>
        <value caption="Receive Clock enabled only if RF High" name="EN_RF_HIGH" value="0x2"/>
      </value-group>
      <value-group caption="Receive Start Selection" name="SSC_RCMR__START">
        <value caption="Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data." name="CONTINUOUS" value="0x0"/>
        <value caption="Transmit start" name="TRANSMIT" value="0x1"/>
        <value caption="Detection of a low level on RF signal" name="RF_LOW" value="0x2"/>
        <value caption="Detection of a high level on RF signal" name="RF_HIGH" value="0x3"/>
        <value caption="Detection of a falling edge on RF signal" name="RF_FALLING" value="0x4"/>
        <value caption="Detection of a rising edge on RF signal" name="RF_RISING" value="0x5"/>
        <value caption="Detection of any level change on RF signal" name="RF_LEVEL" value="0x6"/>
        <value caption="Detection of any edge on RF signal" name="RF_EDGE" value="0x7"/>
        <value caption="Compare 0" name="CMP_0" value="0x8"/>
      </value-group>
      <value-group caption="Receive Frame Sync Output Selection" name="SSC_RFMR__FSOS">
        <value caption="None, RF pin is an input" name="NONE" value="0x0"/>
        <value caption="Negative Pulse, RF pin is an output" name="NEGATIVE" value="0x1"/>
        <value caption="Positive Pulse, RF pin is an output" name="POSITIVE" value="0x2"/>
        <value caption="Driven Low during data transfer, RF pin is an output" name="LOW" value="0x3"/>
        <value caption="Driven High during data transfer, RF pin is an output" name="HIGH" value="0x4"/>
        <value caption="Toggling at each start of data transfer, RF pin is an output" name="TOGGLING" value="0x5"/>
      </value-group>
      <value-group caption="Frame Sync Edge Detection" name="SSC_RFMR__FSEDGE">
        <value caption="Positive Edge Detection" name="POSITIVE" value="0"/>
        <value caption="Negative Edge Detection" name="NEGATIVE" value="1"/>
      </value-group>
      <value-group caption="Transmit Clock Selection" name="SSC_TCMR__CKS">
        <value caption="Divided Clock" name="MCK" value="0x0"/>
        <value caption="RK Clock signal" name="RK" value="0x1"/>
        <value caption="TK pin" name="TK" value="0x2"/>
      </value-group>
      <value-group caption="Transmit Clock Output Mode Selection" name="SSC_TCMR__CKO">
        <value caption="None, TK pin is an input" name="NONE" value="0x0"/>
        <value caption="Continuous Transmit Clock, TK pin is an output" name="CONTINUOUS" value="0x1"/>
        <value caption="Transmit Clock only during data transfers, TK pin is an output" name="TRANSFER" value="0x2"/>
      </value-group>
      <value-group caption="Transmit Clock Gating Selection" name="SSC_TCMR__CKG">
        <value caption="None" name="CONTINUOUS" value="0x0"/>
        <value caption="Transmit Clock enabled only if TF Low" name="EN_TF_LOW" value="0x1"/>
        <value caption="Transmit Clock enabled only if TF High" name="EN_TF_HIGH" value="0x2"/>
      </value-group>
      <value-group caption="Transmit Start Selection" name="SSC_TCMR__START">
        <value caption="Continuous, as soon as a word is written in the SSC_THR (if Transmit is enabled), and immediately after the end of transfer of the previous data" name="CONTINUOUS" value="0x0"/>
        <value caption="Receive start" name="RECEIVE" value="0x1"/>
        <value caption="Detection of a low level on TF signal" name="TF_LOW" value="0x2"/>
        <value caption="Detection of a high level on TF signal" name="TF_HIGH" value="0x3"/>
        <value caption="Detection of a falling edge on TF signal" name="TF_FALLING" value="0x4"/>
        <value caption="Detection of a rising edge on TF signal" name="TF_RISING" value="0x5"/>
        <value caption="Detection of any level change on TF signal" name="TF_LEVEL" value="0x6"/>
        <value caption="Detection of any edge on TF signal" name="TF_EDGE" value="0x7"/>
      </value-group>
      <value-group caption="Transmit Frame Sync Output Selection" name="SSC_TFMR__FSOS">
        <value caption="None, TF pin is an input" name="NONE" value="0x0"/>
        <value caption="Negative Pulse, TF pin is an output" name="NEGATIVE" value="0x1"/>
        <value caption="Positive Pulse, TF pin is an output" name="POSITIVE" value="0x2"/>
        <value caption="Driven Low during data transfer" name="LOW" value="0x3"/>
        <value caption="Driven High during data transfer" name="HIGH" value="0x4"/>
        <value caption="Toggling at each start of data transfer" name="TOGGLING" value="0x5"/>
      </value-group>
      <value-group caption="Frame Sync Edge Detection" name="SSC_TFMR__FSEDGE">
        <value caption="Positive Edge Detection" name="POSITIVE" value="0"/>
        <value caption="Negative Edge Detection" name="NEGATIVE" value="1"/>
      </value-group>
      <value-group caption="Write Protection Key" name="SSC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x535343"/>
      </value-group>
    </module>
    <module caption="Timer Counter" id="6082" name="TC" version="ZO">
      <register-group name="TC_CHANNEL" size="64">
        <register caption="Channel Control Register" name="TC_CCR" offset="0x0" rw="W" size="4">
          <bitfield caption="Counter Clock Enable Command" mask="0x00000001" name="CLKEN"/>
          <bitfield caption="Counter Clock Disable Command" mask="0x00000002" name="CLKDIS"/>
          <bitfield caption="Software Trigger Command" mask="0x00000004" name="SWTRG"/>
        </register>
        <register caption="Channel Mode Register" name="TC_CMR" offset="0x4" rw="RW" size="4">
          <mode name="CAPTURE" qualifier="TC_CMR.WAVE" value="0x0" caption="Capture"/>
          <mode name="WAVEFORM" qualifier="TC_CMR.WAVE" value="0x1" caption="Waveform"/>
          <bitfield caption="Clock Selection" mask="0x00000007" name="TCCLKS" values="TC_CMR0__TCCLKS"/>
          <bitfield caption="Clock Invert" mask="0x00000008" name="CLKI"/>
          <bitfield caption="Burst Signal Selection" mask="0x00000030" name="BURST" values="TC_CMR0__BURST"/>
          <bitfield modes="CAPTURE" caption="Counter Clock Stopped with RB Loading" mask="0x00000040" name="LDBSTOP"/>
          <bitfield modes="WAVEFORM" caption="Counter Clock Stopped with RC Compare" mask="0x00000040" name="CPCSTOP"/>
          <bitfield modes="CAPTURE" caption="Counter Clock Disable with RB Loading" mask="0x00000080" name="LDBDIS"/>
          <bitfield modes="WAVEFORM" caption="Counter Clock Disable with RC Loading" mask="0x00000080" name="CPCDIS"/>
          <bitfield modes="CAPTURE" caption="External Trigger Edge Selection" mask="0x00000300" name="ETRGEDG" values="TC_CMR0__ETRGEDG"/>
          <bitfield modes="WAVEFORM" caption="External Event Edge Selection" mask="0x00000300" name="EEVTEDG" values="TC_CMR0__EEVTEDG"/>
          <bitfield modes="CAPTURE" caption="TIOAx or TIOBx External Trigger Selection" mask="0x00000400" name="ABETRG"/>
          <bitfield modes="WAVEFORM" caption="External Event Selection" mask="0x00000C00" name="EEVT" values="TC_CMR0__EEVT"/>
          <bitfield modes="WAVEFORM" caption="External Event Trigger Enable" mask="0x00001000" name="ENETRG"/>
          <bitfield modes="WAVEFORM" caption="Waveform Selection" mask="0x00006000" name="WAVSEL" values="TC_CMR0__WAVSEL"/>
          <bitfield modes="CAPTURE" caption="RC Compare Trigger Enable" mask="0x00004000" name="CPCTRG"/>
          <bitfield caption="Waveform Mode" mask="0x00008000" name="WAVE"/>
          <bitfield modes="CAPTURE" caption="RA Loading Edge Selection" mask="0x00030000" name="LDRA" values="TC_CMR0__LDRA"/>
          <bitfield modes="WAVEFORM" caption="RA Compare Effect on TIOAx" mask="0x00030000" name="ACPA" values="TC_CMR0__ACPA"/>
          <bitfield modes="CAPTURE" caption="RB Loading Edge Selection" mask="0x000C0000" name="LDRB" values="TC_CMR0__LDRB"/>
          <bitfield modes="WAVEFORM" caption="RC Compare Effect on TIOAx" mask="0x000C0000" name="ACPC" values="TC_CMR0__ACPC"/>
          <bitfield modes="CAPTURE" caption="Loading Edge Subsampling Ratio" mask="0x00700000" name="SBSMPLR" values="TC_CMR0__SBSMPLR"/>
          <bitfield modes="WAVEFORM" caption="External Event Effect on TIOAx" mask="0x00300000" name="AEEVT" values="TC_CMR0__AEEVT"/>
          <bitfield modes="WAVEFORM" caption="Software Trigger Effect on TIOAx" mask="0x00C00000" name="ASWTRG" values="TC_CMR0__ASWTRG"/>
          <bitfield modes="WAVEFORM" caption="RB Compare Effect on TIOBx" mask="0x03000000" name="BCPB" values="TC_CMR0__BCPB"/>
          <bitfield modes="WAVEFORM" caption="RC Compare Effect on TIOBx" mask="0x0C000000" name="BCPC" values="TC_CMR0__BCPC"/>
          <bitfield modes="WAVEFORM" caption="External Event Effect on TIOBx" mask="0x30000000" name="BEEVT" values="TC_CMR0__BEEVT"/>
          <bitfield modes="WAVEFORM" caption="Software Trigger Effect on TIOBx" mask="0xC0000000" name="BSWTRG" values="TC_CMR0__BSWTRG"/>
        </register>
        <register caption="Stepper Motor Mode Register" name="TC_SMMR" offset="0x8" rw="RW" size="4">
          <bitfield caption="Gray Count Enable" mask="0x00000001" name="GCEN"/>
          <bitfield caption="Down Count" mask="0x00000002" name="DOWN"/>
        </register>
        <register caption="Register AB" name="TC_RAB" offset="0xC" rw="R" size="4">
          <bitfield caption="Register A or Register B" mask="0xFFFFFFFF" name="RAB"/>
        </register>
        <register caption="Counter Value" name="TC_CV" offset="0x10" rw="R" size="4">
          <bitfield caption="Counter Value" mask="0xFFFFFFFF" name="CV"/>
        </register>
        <register caption="Register A" name="TC_RA" offset="0x14" rw="RW" size="4">
          <bitfield caption="Register A" mask="0xFFFFFFFF" name="RA"/>
        </register>
        <register caption="Register B" name="TC_RB" offset="0x18" rw="RW" size="4">
          <bitfield caption="Register B" mask="0xFFFFFFFF" name="RB"/>
        </register>
        <register caption="Register C" name="TC_RC" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Register C" mask="0xFFFFFFFF" name="RC"/>
        </register>
        <register caption="Interrupt Status Register" name="TC_SR" offset="0x20" rw="R" size="4">
          <bitfield caption="Counter Overflow Status (cleared on read)" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun Status (cleared on read)" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare Status (cleared on read)" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare Status (cleared on read)" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare Status (cleared on read)" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading Status (cleared on read)" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading Status (cleared on read)" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger Status (cleared on read)" mask="0x00000080" name="ETRGS"/>
          <bitfield caption="Clock Enabling Status" mask="0x00010000" name="CLKSTA"/>
          <bitfield caption="TIOAx Mirror" mask="0x00020000" name="MTIOA"/>
          <bitfield caption="TIOBx Mirror" mask="0x00040000" name="MTIOB"/>
        </register>
        <register caption="Interrupt Enable Register" name="TC_IER" offset="0x24" rw="W" size="4" atomic-op="set:TC_IMR">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Interrupt Disable Register" name="TC_IDR" offset="0x28" rw="W" size="4" atomic-op="clear:TC_IMR">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Interrupt Mask Register" name="TC_IMR" offset="0x2C" rw="R" size="4" atomic-op="read:TC_IMR">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Extended Mode Register" name="TC_EMR" offset="0x30" rw="RW" size="4">
          <bitfield caption="Trigger Source for Input A" mask="0x00000003" name="TRIGSRCA" values="TC_EMR0__TRIGSRCA"/>
          <bitfield caption="Trigger Source for Input B" mask="0x00000030" name="TRIGSRCB" values="TC_EMR0__TRIGSRCB"/>
          <bitfield caption="No Divided Clock" mask="0x00000100" name="NODIVCLK"/>
        </register>
      </register-group>
      <register-group name="TC">
        <register-group count="3" name="TC_CHANNEL" name-in-module="TC_CHANNEL" offset="0x0" size="64"/>
        <register caption="Block Control Register" name="TC_BCR" offset="0xC0" rw="W" size="4">
          <bitfield caption="Synchro Command" mask="0x00000001" name="SYNC"/>
        </register>
        <register caption="Block Mode Register" name="TC_BMR" offset="0xC4" rw="RW" size="4">
          <bitfield caption="External Clock Signal 0 Selection" mask="0x00000003" name="TC0XC0S" values="TC_BMR__TC0XC0S"/>
          <bitfield caption="External Clock Signal 1 Selection" mask="0x0000000C" name="TC1XC1S" values="TC_BMR__TC1XC1S"/>
          <bitfield caption="External Clock Signal 2 Selection" mask="0x00000030" name="TC2XC2S" values="TC_BMR__TC2XC2S"/>
          <bitfield caption="Quadrature Decoder Enabled" mask="0x00000100" name="QDEN"/>
          <bitfield caption="Position Enabled" mask="0x00000200" name="POSEN"/>
          <bitfield caption="Speed Enabled" mask="0x00000400" name="SPEEDEN"/>
          <bitfield caption="Quadrature Decoding Transparent" mask="0x00000800" name="QDTRANS"/>
          <bitfield caption="Edge on PHA Count Mode" mask="0x00001000" name="EDGPHA"/>
          <bitfield caption="Inverted PHA" mask="0x00002000" name="INVA"/>
          <bitfield caption="Inverted PHB" mask="0x00004000" name="INVB"/>
          <bitfield caption="Inverted Index" mask="0x00008000" name="INVIDX"/>
          <bitfield caption="Swap PHA and PHB" mask="0x00010000" name="SWAP"/>
          <bitfield caption="Index Pin is PHB Pin" mask="0x00020000" name="IDXPHB"/>
          <bitfield caption="AutoCorrection of missing pulses" mask="0x00040000" name="AUTOC" values="TC_BMR__AUTOC"/>
          <bitfield caption="Maximum Filter" mask="0x03F00000" name="MAXFILT"/>
          <bitfield caption="Maximum Consecutive Missing Pulses" mask="0x3C000000" name="MAXCMP"/>
        </register>
        <register caption="QDEC Interrupt Enable Register" name="TC_QIER" offset="0xC8" rw="W" size="4" atomic-op="set:TC_QIMR">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
          <bitfield caption="Consecutive Missing Pulse Error" mask="0x00000008" name="MPE"/>
        </register>
        <register caption="QDEC Interrupt Disable Register" name="TC_QIDR" offset="0xCC" rw="W" size="4" atomic-op="clear:TC_QIMR">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
          <bitfield caption="Consecutive Missing Pulse Error" mask="0x00000008" name="MPE"/>
        </register>
        <register caption="QDEC Interrupt Mask Register" name="TC_QIMR" offset="0xD0" rw="R" size="4" atomic-op="read:TC_QIMR">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
          <bitfield caption="Consecutive Missing Pulse Error" mask="0x00000008" name="MPE"/>
        </register>
        <register caption="QDEC Interrupt Status Register" name="TC_QISR" offset="0xD4" rw="R" size="4" atomic-op="clear:TC_QISR">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
          <bitfield caption="Consecutive Missing Pulse Error" mask="0x00000008" name="MPE"/>
          <bitfield caption="Direction" mask="0x00000100" name="DIR"/>
        </register>
        <register caption="Fault Mode Register" name="TC_FMR" offset="0xD8" rw="RW" size="4">
          <bitfield caption="Enable Compare Fault Channel 0" mask="0x00000001" name="ENCF0"/>
          <bitfield caption="Enable Compare Fault Channel 1" mask="0x00000002" name="ENCF1"/>
        </register>
        <register caption="Write Protection Mode Register" name="TC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="TC_WPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="Clock Selection" name="TC_CMR0__TCCLKS">
        <value caption="Clock selected: internal GCLK [35], GCLK [36] clock signal (from PMC)" name="TIMER_CLOCK1" value="0x0"/>
        <value caption="Clock selected: internal System bus clock divided by 8 clock signal (from PMC)" name="TIMER_CLOCK2" value="0x1"/>
        <value caption="Clock selected: internal System bus clock divided by 32 clock signal (from PMC)" name="TIMER_CLOCK3" value="0x2"/>
        <value caption="Clock selected: internal System bus clock divided by 128 clock signal (from PMC)" name="TIMER_CLOCK4" value="0x3"/>
        <value caption="Clock selected: internal slow_clock clock signal (from PMC)" name="TIMER_CLOCK5" value="0x4"/>
        <value caption="Clock selected: XC0" name="XC0" value="0x5"/>
        <value caption="Clock selected: XC1" name="XC1" value="0x6"/>
        <value caption="Clock selected: XC2" name="XC2" value="0x7"/>
      </value-group>
      <value-group caption="Burst Signal Selection" name="TC_CMR0__BURST">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="XC0 is ANDed with the selected clock." name="XC0" value="0x1"/>
        <value caption="XC1 is ANDed with the selected clock." name="XC1" value="0x2"/>
        <value caption="XC2 is ANDed with the selected clock." name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="External Trigger Edge Selection" name="TC_CMR0__ETRGEDG">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="Rising edge" name="RISING" value="0x1"/>
        <value caption="Falling edge" name="FALLING" value="0x2"/>
        <value caption="Each edge" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="RA Loading Edge Selection" name="TC_CMR0__LDRA">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOAx" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOAx" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOAx" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="RB Loading Edge Selection" name="TC_CMR0__LDRB">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOAx" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOAx" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOAx" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="Loading Edge Subsampling Ratio" name="TC_CMR0__SBSMPLR">
        <value caption="Load a Capture register each selected edge" name="ONE" value="0x0"/>
        <value caption="Load a Capture register every 2 selected edges" name="HALF" value="0x1"/>
        <value caption="Load a Capture register every 4 selected edges" name="FOURTH" value="0x2"/>
        <value caption="Load a Capture register every 8 selected edges" name="EIGHTH" value="0x3"/>
        <value caption="Load a Capture register every 16 selected edges" name="SIXTEENTH" value="0x4"/>
      </value-group>
      <value-group caption="External Event Edge Selection" name="TC_CMR0__EEVTEDG">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge" name="RISING" value="0x1"/>
        <value caption="Falling edge" name="FALLING" value="0x2"/>
        <value caption="Each edge" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="External Event Selection" name="TC_CMR0__EEVT">
        <value caption="TIOB" name="TIOB" value="0x0"/>
        <value caption="XC0" name="XC0" value="0x1"/>
        <value caption="XC1" name="XC1" value="0x2"/>
        <value caption="XC2" name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="Waveform Selection" name="TC_CMR0__WAVSEL">
        <value caption="UP mode without automatic trigger on RC Compare" name="UP" value="0x0"/>
        <value caption="UPDOWN mode without automatic trigger on RC Compare" name="UPDOWN" value="0x1"/>
        <value caption="UP mode with automatic trigger on RC Compare" name="UP_RC" value="0x2"/>
        <value caption="UPDOWN mode with automatic trigger on RC Compare" name="UPDOWN_RC" value="0x3"/>
      </value-group>
      <value-group caption="RA Compare Effect on TIOAx" name="TC_CMR0__ACPA">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="RC Compare Effect on TIOAx" name="TC_CMR0__ACPC">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="External Event Effect on TIOAx" name="TC_CMR0__AEEVT">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="Software Trigger Effect on TIOAx" name="TC_CMR0__ASWTRG">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="RB Compare Effect on TIOBx" name="TC_CMR0__BCPB">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="RC Compare Effect on TIOBx" name="TC_CMR0__BCPC">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="External Event Effect on TIOBx" name="TC_CMR0__BEEVT">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="Software Trigger Effect on TIOBx" name="TC_CMR0__BSWTRG">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="Trigger Source for Input A" name="TC_EMR0__TRIGSRCA">
        <value caption="The trigger/capture input A is driven by external pin TIOAx" name="EXTERNAL_TIOAx" value="0"/>
        <value caption="The trigger/capture input A is driven internally by PWMx" name="PWMx" value="1"/>
      </value-group>
      <value-group caption="Trigger Source for Input B" name="TC_EMR0__TRIGSRCB">
        <value caption="The trigger/capture input B is driven by external pin TIOBx" name="EXTERNAL_TIOBx" value="0"/>
        <value caption="For TC0 to TC10: The trigger/capture input B is driven internally by the comparator output (see Figure 7-16) of the PWMx.For TC11: The trigger/capture input B is driven internally by the GTSUCOMP signal of the Ethernet MAC (GMAC)." name="PWMx" value="1"/>
      </value-group>
      <value-group caption="External Clock Signal 0 Selection" name="TC_BMR__TC0XC0S">
        <value caption="Signal connected to XC0: TCLK0" name="TCLK0" value="0x0"/>
        <value caption="Signal connected to XC0: TIOA1" name="TIOA1" value="0x2"/>
        <value caption="Signal connected to XC0: TIOA2" name="TIOA2" value="0x3"/>
      </value-group>
      <value-group caption="External Clock Signal 1 Selection" name="TC_BMR__TC1XC1S">
        <value caption="Signal connected to XC1: TCLK1" name="TCLK1" value="0x0"/>
        <value caption="Signal connected to XC1: TIOA0" name="TIOA0" value="0x2"/>
        <value caption="Signal connected to XC1: TIOA2" name="TIOA2" value="0x3"/>
      </value-group>
      <value-group caption="External Clock Signal 2 Selection" name="TC_BMR__TC2XC2S">
        <value caption="Signal connected to XC2: TCLK2" name="TCLK2" value="0x0"/>
        <value caption="Signal connected to XC2: TIOA0" name="TIOA0" value="0x2"/>
        <value caption="Signal connected to XC2: TIOA1" name="TIOA1" value="0x3"/>
      </value-group>
      <value-group caption="AutoCorrection of missing pulses" name="TC_BMR__AUTOC">
        <value caption="The detection and autocorrection function is disabled." name="DISABLED" value="0"/>
        <value caption="The detection and autocorrection function is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Write Protection Key" name="TC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x54494D"/>
      </value-group>
    </module>
    <module caption="Triple Data Encryption Standard" id="6150" name="TDES" version="N">
      <register-group name="TDES">
        <register caption="Control Register" name="TDES_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Start Processing" mask="0x00000001" name="START"/>
          <bitfield caption="Software Reset" mask="0x00000100" name="SWRST"/>
        </register>
        <register caption="Mode Register" name="TDES_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Processing Mode" mask="0x00000001" name="CIPHER" values="TDES_MR__CIPHER"/>
          <bitfield caption="ALGORITHM Mode" mask="0x00000006" name="TDESMOD" values="TDES_MR__TDESMOD"/>
          <bitfield caption="Key Mode" mask="0x00000010" name="KEYMOD"/>
          <bitfield caption="Start Mode" mask="0x00000300" name="SMOD" values="TDES_MR__SMOD"/>
          <bitfield caption="Operating Mode" mask="0x00003000" name="OPMOD" values="TDES_MR__OPMOD"/>
          <bitfield caption="Last Output Data Mode" mask="0x00008000" name="LOD"/>
          <bitfield caption="Cipher Feedback Data Size" mask="0x00030000" name="CFBS" values="TDES_MR__CFBS"/>
        </register>
        <register caption="Interrupt Enable Register" name="TDES_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Enable" mask="0x00000100" name="URAD"/>
        </register>
        <register caption="Interrupt Disable Register" name="TDES_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Disable" mask="0x00000100" name="URAD"/>
        </register>
        <register caption="Interrupt Mask Register" name="TDES_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Mask" mask="0x00000100" name="URAD"/>
        </register>
        <register caption="Interrupt Status Register" name="TDES_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Data Ready (cleared by setting bit START or bit SWRST in TDES_CR or by reading TDES_ODATARx)" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Status (cleared by setting bit TDES_CR.SWRST)" mask="0x00000100" name="URAD"/>
          <bitfield caption="Unspecified Register Access (cleared by setting bit TDES_CR.SWRST)" mask="0x00003000" name="URAT" values="TDES_ISR__URAT"/>
        </register>
        <register caption="Key 1 Word Register" count="2" name="TDES_KEY1WR" offset="0x20" rw="W" size="4">
          <bitfield caption="Key 1 Word" mask="0xFFFFFFFF" name="KEY1W"/>
        </register>
        <register caption="Key 2 Word Register" count="2" name="TDES_KEY2WR" offset="0x28" rw="W" size="4">
          <bitfield caption="Key 2 Word" mask="0xFFFFFFFF" name="KEY2W"/>
        </register>
        <register caption="Key 3 Word Register" count="2" name="TDES_KEY3WR" offset="0x30" rw="W" size="4">
          <bitfield caption="Key 3 Word" mask="0xFFFFFFFF" name="KEY3W"/>
        </register>
        <register caption="Input Data Register" count="2" name="TDES_IDATAR" offset="0x40" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Output Data Register" count="2" name="TDES_ODATAR" offset="0x50" rw="R" size="4">
          <bitfield caption="Output Data" mask="0xFFFFFFFF" name="ODATA"/>
        </register>
        <register caption="Initialization Vector Register" count="2" name="TDES_IVR" offset="0x60" rw="W" size="4">
          <bitfield caption="Initialization Vector" mask="0xFFFFFFFF" name="IV"/>
        </register>
        <register caption="XTEA Rounds Register" name="TDES_XTEA_RNDR" offset="0x70" rw="RW" size="4">
          <bitfield caption="Number of Rounds" mask="0x0000003F" name="XTEA_RNDS"/>
        </register>
      </register-group>
      <value-group caption="Processing Mode" name="TDES_MR__CIPHER">
        <value caption="Decrypts data." name="DECRYPT" value="0"/>
        <value caption="Encrypts data." name="ENCRYPT" value="1"/>
      </value-group>
      <value-group caption="ALGORITHM Mode" name="TDES_MR__TDESMOD">
        <value caption="Single DES processing using Key 1 Registers" name="SINGLE_DES" value="0x0"/>
        <value caption="Triple DES processing using Key 1, Key 2 and Key 3 Registers" name="TRIPLE_DES" value="0x1"/>
        <value caption="XTEA processing using Key 1 and Key 2 Registers" name="XTEA" value="0x2"/>
      </value-group>
      <value-group caption="Start Mode" name="TDES_MR__SMOD">
        <value caption="Manual Mode" name="MANUAL_START" value="0x0"/>
        <value caption="Auto Mode" name="AUTO_START" value="0x1"/>
        <value caption="TDES_IDATAR0 accesses only Auto Mode" name="IDATAR0_START" value="0x2"/>
      </value-group>
      <value-group caption="Operating Mode" name="TDES_MR__OPMOD">
        <value caption="Electronic Code Book mode" name="ECB" value="0x0"/>
        <value caption="Cipher Block Chaining mode" name="CBC" value="0x1"/>
        <value caption="Output Feedback mode" name="OFB" value="0x2"/>
        <value caption="Cipher Feedback mode" name="CFB" value="0x3"/>
      </value-group>
      <value-group caption="Cipher Feedback Data Size" name="TDES_MR__CFBS">
        <value caption="64-bit" name="SIZE_64BIT" value="0x0"/>
        <value caption="32-bit" name="SIZE_32BIT" value="0x1"/>
        <value caption="16-bit" name="SIZE_16BIT" value="0x2"/>
        <value caption="8-bit" name="SIZE_8BIT" value="0x3"/>
      </value-group>
      <value-group caption="Unspecified Register Access (cleared by setting bit TDES_CR.SWRST)" name="TDES_ISR__URAT">
        <value caption="Input Data Register written during data processing when SMOD = 0x2 mode." name="IDR_WR_PROCESSING" value="0x0"/>
        <value caption="Output Data Register read during data processing." name="ODR_RD_PROCESSING" value="0x1"/>
        <value caption="Mode Register written during data processing." name="MR_WR_PROCESSING" value="0x2"/>
        <value caption="Write-only register read access." name="WOR_RD_ACCESS" value="0x3"/>
      </value-group>
    </module>
    <module caption="True Random Number Generator" id="6334" name="TRNG" version="K">
      <register-group name="TRNG">
        <register caption="Control Register" name="TRNG_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Enables the TRNG to Provide Random Values" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="Register Write Access Key" mask="0xFFFFFF00" name="WAKEY" values="TRNG_CR__WAKEY"/>
        </register>
        <register caption="Interrupt Enable Register" name="TRNG_IER" offset="0x10" rw="W" size="4" atomic-op="set:TRNG_IMR">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Disable Register" name="TRNG_IDR" offset="0x14" rw="W" size="4" atomic-op="clear:TRNG_IMR">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Mask Register" name="TRNG_IMR" offset="0x18" rw="R" size="4" atomic-op="read:TRNG_IMR">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Status Register" name="TRNG_ISR" offset="0x1C" rw="R" size="4" atomic-op="clear:TRNG_ISR">
          <bitfield caption="Data Ready (cleared on read)" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Output Data Register" name="TRNG_ODATA" offset="0x50" rw="R" size="4">
          <bitfield caption="Output Data" mask="0xFFFFFFFF" name="ODATA"/>
        </register>
      </register-group>
      <value-group caption="Register Write Access Key" name="TRNG_CR__WAKEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0x524E47"/>
      </value-group>
    </module>
    <module caption="Two-wire Interface High Speed" id="11210" name="TWIHS" version="ZB">
      <register-group name="TWIHS">
        <register caption="Control Register" name="TWIHS_CR" offset="0x00" rw="W" size="4">
          <mode name="DEFAULT" qualifier="TWIHS_CR.FIFOEN" value="0"/>
          <mode name="FIFO_ENABLED" qualifier="TWIHS_CR.FIFOEN" value="1"/>
          <bitfield caption="Send a START Condition" mask="0x00000001" modes="DEFAULT" name="START"/>
          <bitfield caption="Send a STOP Condition" mask="0x00000002" modes="DEFAULT" name="STOP"/>
          <bitfield caption="TWIHS Master Mode Enabled" mask="0x00000004" modes="DEFAULT" name="MSEN"/>
          <bitfield caption="TWIHS Master Mode Disabled" mask="0x00000008" modes="DEFAULT" name="MSDIS"/>
          <bitfield caption="TWIHS Slave Mode Enabled" mask="0x00000010" modes="DEFAULT" name="SVEN"/>
          <bitfield caption="TWIHS Slave Mode Disabled" mask="0x00000020" modes="DEFAULT" name="SVDIS"/>
          <bitfield caption="SMBus Quick Command" mask="0x00000040" modes="DEFAULT" name="QUICK"/>
          <bitfield caption="Software Reset" mask="0x00000080" modes="DEFAULT" name="SWRST"/>
          <bitfield caption="TWIHS High-Speed Mode Enabled" mask="0x00000100" modes="DEFAULT" name="HSEN"/>
          <bitfield caption="TWIHS High-Speed Mode Disabled" mask="0x00000200" modes="DEFAULT" name="HSDIS"/>
          <bitfield caption="SMBus Mode Enabled" mask="0x00000400" modes="DEFAULT" name="SMBEN"/>
          <bitfield caption="SMBus Mode Disabled" mask="0x00000800" modes="DEFAULT" name="SMBDIS"/>
          <bitfield caption="Packet Error Checking Enable" mask="0x00001000" modes="DEFAULT" name="PECEN"/>
          <bitfield caption="Packet Error Checking Disable" mask="0x00002000" modes="DEFAULT" name="PECDIS"/>
          <bitfield caption="PEC Request" mask="0x00004000" modes="DEFAULT" name="PECRQ"/>
          <bitfield caption="Bus CLEAR Command" mask="0x00008000" modes="DEFAULT" name="CLEAR"/>
          <bitfield caption="Alternative Command Mode Enable" mask="0x00010000" modes="DEFAULT" name="ACMEN"/>
          <bitfield caption="Alternative Command Mode Disable" mask="0x00020000" modes="DEFAULT" name="ACMDIS"/>
          <bitfield caption="Transmit Holding Register Clear" mask="0x01000000" modes="DEFAULT" name="THRCLR"/>
          <bitfield caption="Lock Clear" mask="0x04000000" modes="DEFAULT" name="LOCKCLR"/>
          <bitfield caption="FIFO Enable" mask="0x10000000" modes="DEFAULT" name="FIFOEN"/>
          <bitfield caption="FIFO Disable" mask="0x20000000" modes="DEFAULT" name="FIFODIS"/>
          <bitfield caption="Send a START Condition" mask="0x00000001" modes="FIFO_ENABLED" name="START"/>
          <bitfield caption="Send a STOP Condition" mask="0x00000002" modes="FIFO_ENABLED" name="STOP"/>
          <bitfield caption="TWIHS Master Mode Enabled" mask="0x00000004" modes="FIFO_ENABLED" name="MSEN"/>
          <bitfield caption="TWIHS Master Mode Disabled" mask="0x00000008" modes="FIFO_ENABLED" name="MSDIS"/>
          <bitfield caption="TWIHS Slave Mode Enabled" mask="0x00000010" modes="FIFO_ENABLED" name="SVEN"/>
          <bitfield caption="TWIHS Slave Mode Disabled" mask="0x00000020" modes="FIFO_ENABLED" name="SVDIS"/>
          <bitfield caption="SMBus Quick Command" mask="0x00000040" modes="FIFO_ENABLED" name="QUICK"/>
          <bitfield caption="Software Reset" mask="0x00000080" modes="FIFO_ENABLED" name="SWRST"/>
          <bitfield caption="TWIHS High-Speed Mode Enabled" mask="0x00000100" modes="FIFO_ENABLED" name="HSEN"/>
          <bitfield caption="TWIHS High-Speed Mode Disabled" mask="0x00000200" modes="FIFO_ENABLED" name="HSDIS"/>
          <bitfield caption="SMBus Mode Enabled" mask="0x00000400" modes="FIFO_ENABLED" name="SMBEN"/>
          <bitfield caption="SMBus Mode Disabled" mask="0x00000800" modes="FIFO_ENABLED" name="SMBDIS"/>
          <bitfield caption="Packet Error Checking Enable" mask="0x00001000" modes="FIFO_ENABLED" name="PECEN"/>
          <bitfield caption="Packet Error Checking Disable" mask="0x00002000" modes="FIFO_ENABLED" name="PECDIS"/>
          <bitfield caption="PEC Request" mask="0x00004000" modes="FIFO_ENABLED" name="PECRQ"/>
          <bitfield caption="Bus CLEAR Command" mask="0x00008000" modes="FIFO_ENABLED" name="CLEAR"/>
          <bitfield caption="Alternative Command Mode Enable" mask="0x00010000" modes="FIFO_ENABLED" name="ACMEN"/>
          <bitfield caption="Alternative Command Mode Disable" mask="0x00020000" modes="FIFO_ENABLED" name="ACMDIS"/>
          <bitfield caption="Transmit FIFO Clear" mask="0x01000000" modes="FIFO_ENABLED" name="TXFCLR"/>
          <bitfield caption="Receive FIFO Clear" mask="0x02000000" modes="FIFO_ENABLED" name="RXFCLR"/>
          <bitfield caption="Transmit FIFO Lock CLEAR" mask="0x04000000" modes="FIFO_ENABLED" name="TXFLCLR"/>
          <bitfield caption="FIFO Enable" mask="0x10000000" modes="FIFO_ENABLED" name="FIFOEN"/>
          <bitfield caption="FIFO Disable" mask="0x20000000" modes="FIFO_ENABLED" name="FIFODIS"/>
        </register>
        <register caption="Master Mode Register" name="TWIHS_MMR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Internal Device Address Size" mask="0x00000300" name="IADRSZ" values="TWIHS_MMR__IADRSZ"/>
          <bitfield caption="Master Read Direction" mask="0x00001000" name="MREAD"/>
          <bitfield caption="Device Address" mask="0x007F0000" name="DADR"/>
        </register>
        <register caption="Slave Mode Register" name="TWIHS_SMR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Slave Receiver Data Phase NACK enable" mask="0x00000001" name="NACKEN"/>
          <bitfield caption="SMBus Default Address" mask="0x00000004" name="SMDA"/>
          <bitfield caption="SMBus Host Header" mask="0x00000008" name="SMHH"/>
          <bitfield caption="Clock Wait State Disable" mask="0x00000040" name="SCLWSDIS"/>
          <bitfield caption="Slave Address Mask" mask="0x00007F00" name="MASK"/>
          <bitfield caption="Slave Address" mask="0x007F0000" name="SADR"/>
          <bitfield caption="Slave Address 1 Enable" mask="0x10000000" name="SADR1EN"/>
          <bitfield caption="Slave Address 2 Enable" mask="0x20000000" name="SADR2EN"/>
          <bitfield caption="Slave Address 3 Enable" mask="0x40000000" name="SADR3EN"/>
          <bitfield caption="Data Matching Enable" mask="0x80000000" name="DATAMEN"/>
        </register>
        <register caption="Internal Address Register" name="TWIHS_IADR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Internal Address" mask="0x00FFFFFF" name="IADR"/>
        </register>
        <register caption="Clock Waveform Generator Register" name="TWIHS_CWGR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Clock Low Divider" mask="0x000000FF" name="CLDIV"/>
          <bitfield caption="Clock High Divider" mask="0x0000FF00" name="CHDIV"/>
          <bitfield caption="Clock Divider" mask="0x00070000" name="CKDIV"/>
          <bitfield caption="Transfer Rate Clock Source" mask="0x00100000" name="CKSRC" values="TWIHS_CWGR__CKSRC"/>
          <bitfield caption="TWD Hold Time Versus TWCK Falling" mask="0x1F000000" name="HOLD"/>
        </register>
        <register caption="Status Register" name="TWIHS_SR" offset="0x20" rw="R" size="4">
          <mode name="DEFAULT" qualifier="TWIHS_CR.FIFOEN" value="0"/>
          <mode name="FIFO_ENABLED" qualifier="TWIHS_CR.FIFOEN" value="1"/>
          <bitfield caption="Transmission Completed (cleared by writing TWIHS_THR)" mask="0x00000001" modes="DEFAULT" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready (cleared by reading TWIHS_RHR)" mask="0x00000002" modes="DEFAULT" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready (cleared by writing TWIHS_THR)" mask="0x00000004" modes="DEFAULT" name="TXRDY"/>
          <bitfield caption="Slave Read" mask="0x00000008" modes="DEFAULT" name="SVREAD"/>
          <bitfield caption="Slave Access" mask="0x00000010" modes="DEFAULT" name="SVACC"/>
          <bitfield caption="General Call Access (cleared on read)" mask="0x00000020" modes="DEFAULT" name="GACC"/>
          <bitfield caption="Overrun Error (cleared on read)" mask="0x00000040" modes="DEFAULT" name="OVRE"/>
          <bitfield caption="Underrun Error (cleared on read)" mask="0x00000080" modes="DEFAULT" name="UNRE"/>
          <bitfield caption="Not Acknowledged (cleared on read)" mask="0x00000100" modes="DEFAULT" name="NACK"/>
          <bitfield caption="Arbitration Lost (cleared on read)" mask="0x00000200" modes="DEFAULT" name="ARBLST"/>
          <bitfield caption="Clock Wait State" mask="0x00000400" modes="DEFAULT" name="SCLWS"/>
          <bitfield caption="End Of Slave Access (cleared on read)" mask="0x00000800" modes="DEFAULT" name="EOSACC"/>
          <bitfield caption="Master Code Acknowledge (cleared on read)" mask="0x00010000" modes="DEFAULT" name="MCACK"/>
          <bitfield caption="Timeout Error (cleared on read)" mask="0x00040000" modes="DEFAULT" name="TOUT"/>
          <bitfield caption="PEC Error (cleared on read)" mask="0x00080000" modes="DEFAULT" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match (cleared on read)" mask="0x00100000" modes="DEFAULT" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match (cleared on read)" mask="0x00200000" modes="DEFAULT" name="SMBHHM"/>
          <bitfield caption="TWIHS Lock due to Frame Errors (cleared by writing a one to bit LOCKCLR in TWIHS_CR)" mask="0x00800000" modes="DEFAULT" name="LOCK"/>
          <bitfield caption="SCL Line Value" mask="0x01000000" modes="DEFAULT" name="SCL"/>
          <bitfield caption="SDA Line Value" mask="0x02000000" modes="DEFAULT" name="SDA"/>
          <bitfield caption="Transmission Completed (cleared by writing TWIHS_THR)" mask="0x00000001" modes="FIFO_ENABLED" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready (cleared by reading TWIHS_RHR)" mask="0x00000002" modes="FIFO_ENABLED" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready (cleared by writing TWIHS_THR)" mask="0x00000004" modes="FIFO_ENABLED" name="TXRDY"/>
          <bitfield caption="Slave Read" mask="0x00000008" modes="FIFO_ENABLED" name="SVREAD"/>
          <bitfield caption="Slave Access" mask="0x00000010" modes="FIFO_ENABLED" name="SVACC"/>
          <bitfield caption="General Call Access (cleared on read)" mask="0x00000020" modes="FIFO_ENABLED" name="GACC"/>
          <bitfield caption="Overrun Error (cleared on read)" mask="0x00000040" modes="FIFO_ENABLED" name="OVRE"/>
          <bitfield caption="Underrun Error (cleared on read)" mask="0x00000080" modes="FIFO_ENABLED" name="UNRE"/>
          <bitfield caption="Not Acknowledged (cleared on read)" mask="0x00000100" modes="FIFO_ENABLED" name="NACK"/>
          <bitfield caption="Arbitration Lost (cleared on read)" mask="0x00000200" modes="FIFO_ENABLED" name="ARBLST"/>
          <bitfield caption="Clock Wait State" mask="0x00000400" modes="FIFO_ENABLED" name="SCLWS"/>
          <bitfield caption="End Of Slave Access (cleared on read)" mask="0x00000800" modes="FIFO_ENABLED" name="EOSACC"/>
          <bitfield caption="Master Code Acknowledge (cleared on read)" mask="0x00010000" modes="FIFO_ENABLED" name="MCACK"/>
          <bitfield caption="Timeout Error (cleared on read)" mask="0x00040000" modes="FIFO_ENABLED" name="TOUT"/>
          <bitfield caption="PEC Error (cleared on read)" mask="0x00080000" modes="FIFO_ENABLED" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match (cleared on read)" mask="0x00100000" modes="FIFO_ENABLED" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match (cleared on read)" mask="0x00200000" modes="FIFO_ENABLED" name="SMBHHM"/>
          <bitfield caption="Transmit FIFO Lock" mask="0x00800000" modes="FIFO_ENABLED" name="TXFLOCK"/>
          <bitfield caption="SCL Line Value" mask="0x01000000" modes="FIFO_ENABLED" name="SCL"/>
          <bitfield caption="SDA Line Value" mask="0x02000000" modes="FIFO_ENABLED" name="SDA"/>
        </register>
        <register caption="Interrupt Enable Register" name="TWIHS_IER" offset="0x24" rw="W" size="4" atomic-op="set:TWIHS_IMR">
          <bitfield caption="Transmission Completed Interrupt Enable" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Enable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Enable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Enable" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Enable" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Enable" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Enable" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Enable" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Enable" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Enable" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="Master Code Acknowledge Interrupt Enable" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Enable" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Enable" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Enable" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Enable" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="Interrupt Disable Register" name="TWIHS_IDR" offset="0x28" rw="W" size="4" atomic-op="clear:TWIHS_IMR">
          <bitfield caption="Transmission Completed Interrupt Disable" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Disable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Disable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Disable" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Disable" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Disable" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Disable" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Disable" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Disable" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Disable" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="Master Code Acknowledge Interrupt Disable" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Disable" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Disable" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Disable" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Disable" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="Interrupt Mask Register" name="TWIHS_IMR" offset="0x2C" rw="R" size="4" atomic-op="read:TWIHS_IMR">
          <bitfield caption="Transmission Completed Interrupt Mask" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Mask" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Mask" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Mask" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Mask" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Mask" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Mask" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Mask" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Mask" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Mask" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="Master Code Acknowledge Interrupt Mask" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Mask" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Mask" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Mask" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Mask" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="Receive Holding Register" name="TWIHS_RHR" offset="0x30" rw="R" size="4">
          <mode name="DEFAULT" qualifier="TWIHS_CR.FIFOEN" value="0"/>
          <mode name="FIFO_ENABLED" qualifier="TWIHS_CR.FIFOEN" value="1"/>
          <bitfield caption="Master or Slave Receive Holding Data" mask="0x000000FF" modes="DEFAULT" name="RXDATA"/>
          <bitfield caption="Master or Slave Receive Holding Data 0" mask="0x000000FF" modes="FIFO_ENABLED" name="RXDATA0"/>
          <bitfield caption="Master or Slave Receive Holding Data 1" mask="0x0000FF00" modes="FIFO_ENABLED" name="RXDATA1"/>
          <bitfield caption="Master or Slave Receive Holding Data 2" mask="0x00FF0000" modes="FIFO_ENABLED" name="RXDATA2"/>
          <bitfield caption="Master or Slave Receive Holding Data 3" mask="0xFF000000" modes="FIFO_ENABLED" name="RXDATA3"/>
        </register>
        <register caption="Transmit Holding Register" name="TWIHS_THR" offset="0x34" rw="W" size="4">
          <mode name="DEFAULT" qualifier="TWIHS_CR.FIFOEN" value="0"/>
          <mode name="FIFO_ENABLED" qualifier="TWIHS_CR.FIFOEN" value="1"/>
          <bitfield caption="Master or Slave Transmit Holding Data" mask="0x000000FF" modes="DEFAULT" name="TXDATA"/>
          <bitfield caption="Master or Slave Transmit Holding Data 02" mask="0x000000FF" modes="FIFO_ENABLED" name="TXDATA0"/>
          <bitfield caption="Master or Slave Transmit Holding Data 1" mask="0x0000FF00" modes="FIFO_ENABLED" name="TXDATA1"/>
          <bitfield caption="Master or Slave Transmit Holding Data 2" mask="0x00FF0000" modes="FIFO_ENABLED" name="TXDATA2"/>
          <bitfield caption="Master or Slave Transmit Holding Data 3" mask="0xFF000000" modes="FIFO_ENABLED" name="TXDATA3"/>
        </register>
        <register caption="SMBus Timing Register" name="TWIHS_SMBTR" offset="0x38" rw="RW" size="4">
          <bitfield caption="SMBus Clock Prescaler" mask="0x0000000F" name="PRESC"/>
          <bitfield caption="Slave Clock Stretch Maximum Cycles" mask="0x0000FF00" name="TLOWS"/>
          <bitfield caption="Master Clock Stretch Maximum Cycles" mask="0x00FF0000" name="TLOWM"/>
          <bitfield caption="Clock High Maximum Cycles" mask="0xFF000000" name="THMAX"/>
        </register>
        <register caption="Alternative Command Register" name="TWIHS_ACR" offset="0x40" rw="RW" size="4">
          <bitfield caption="Data Length" mask="0x000000FF" name="DATAL"/>
          <bitfield caption="Transfer Direction" mask="0x00000100" name="DIR"/>
          <bitfield caption="PEC Request (SMBus Mode only)" mask="0x00000200" name="PEC"/>
          <bitfield caption="Next Data Length" mask="0x00FF0000" name="NDATAL"/>
          <bitfield caption="Next Transfer Direction" mask="0x01000000" name="NDIR"/>
          <bitfield caption="Next PEC Request (SMBus Mode only)" mask="0x02000000" name="NPEC"/>
        </register>
        <register caption="Filter Register" name="TWIHS_FILTR" offset="0x44" rw="RW" size="4">
          <bitfield caption="RX Digital Filter" mask="0x00000001" name="FILT"/>
          <bitfield caption="PAD Filter Enable" mask="0x00000002" name="PADFEN"/>
          <bitfield caption="PAD Filter Config" mask="0x00000004" name="PADFCFG"/>
          <bitfield caption="Digital Filter Threshold" mask="0x00000700" name="THRES"/>
        </register>
        <register caption="SleepWalking Matching Register" name="TWIHS_SWMR" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Slave Address 1" mask="0x0000007F" name="SADR1"/>
          <bitfield caption="Slave Address 2" mask="0x00007F00" name="SADR2"/>
          <bitfield caption="Slave Address 3" mask="0x007F0000" name="SADR3"/>
          <bitfield caption="Data Match" mask="0xFF000000" name="DATAM"/>
        </register>
        <register caption="FIFO Mode Register" name="TWIHS_FMR" offset="0x50" rw="RW" size="4">
          <bitfield caption="Transmitter Ready Mode" mask="0x00000003" name="TXRDYM" values="TWIHS_FMR__TXRDYM"/>
          <bitfield caption="Receiver Ready Mode" mask="0x00000030" name="RXRDYM" values="TWIHS_FMR__RXRDYM"/>
          <bitfield caption="Transmit FIFO Threshold" mask="0x003F0000" name="TXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold" mask="0x3F000000" name="RXFTHRES"/>
        </register>
        <register caption="FIFO Level Register" name="TWIHS_FLR" offset="0x54" rw="R" size="4">
          <bitfield caption="Transmit FIFO Level" mask="0x0000003F" name="TXFL"/>
          <bitfield caption="Receive FIFO Level" mask="0x003F0000" name="RXFL"/>
        </register>
        <register caption="FIFO Status Register" name="TWIHS_FSR" offset="0x60" rw="R" size="4">
          <bitfield caption="Transmit FIFO Empty Flag (cleared on read)" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="Transmit FIFO Full Flag (cleared on read)" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="Transmit FIFO Threshold Flag (cleared on read)" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="Receive FIFO Empty Flag" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="Receive FIFO Full Flag" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="Receive FIFO Threshold Flag" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="Transmit FIFO Pointer Error Flag" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="Receive FIFO Pointer Error Flag" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="FIFO Interrupt Enable Register" name="TWIHS_FIER" offset="0x64" rw="W" size="4">
          <bitfield caption="TXFEF Interrupt Enable" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Enable" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Enable" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Enable" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Enable" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Enable" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Enable" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Enable" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="FIFO Interrupt Disable Register" name="TWIHS_FIDR" offset="0x68" rw="W" size="4">
          <bitfield caption="TXFEF Interrupt Disable" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Disable" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Disable" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Disable" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Disable" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Disable" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Disable" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Disable" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="FIFO Interrupt Mask Register" name="TWIHS_FIMR" offset="0x6C" rw="R" size="4">
          <bitfield caption="TXFEF Interrupt Mask" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Mask" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Mask" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Mask" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Mask" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Mask" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Mask" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Mask" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="Debug Register" name="TWIHS_DR" offset="0xD0" rw="R" size="4">
          <bitfield caption="SleepWalking Enable" mask="0x00000001" name="SWEN"/>
          <bitfield caption="Clock Request" mask="0x00000002" name="CLKRQ"/>
          <bitfield caption="SleepWalking Match" mask="0x00000004" name="SWMATCH"/>
          <bitfield caption="Transfer Pending" mask="0x00000008" name="TRP"/>
        </register>
        <register caption="Write Protection Mode Register" name="TWIHS_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="TWIHS_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="TWIHS_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0xFFFFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="Internal Device Address Size" name="TWIHS_MMR__IADRSZ">
        <value caption="No internal device address" name="NONE" value="0x0"/>
        <value caption="One-byte internal device address" name="_1_BYTE" value="0x1"/>
        <value caption="Two-byte internal device address" name="_2_BYTE" value="0x2"/>
        <value caption="Three-byte internal device address" name="_3_BYTE" value="0x3"/>
      </value-group>
      <value-group caption="Transfer Rate Clock Source" name="TWIHS_CWGR__CKSRC">
        <value caption="Peripheral clock is used to generate the TWIHS baud rate." name="PERIPH_CK" value="0"/>
        <value caption="GCLK is used to generate the TWIHS baud rate." name="GCLK" value="1"/>
      </value-group>
      <value-group caption="Transmitter Ready Mode" name="TWIHS_FMR__TXRDYM">
        <value caption="TXRDY will be at level '1' when at least one data can be written in the Transmit FIFO" name="ONE_DATA" value="0x0"/>
        <value caption="TXRDY will be at level '1' when at least two data can be written in the Transmit FIFO" name="TWO_DATA" value="0x1"/>
        <value caption="TXRDY will be at level '1' when at least four data can be written in the Transmit FIFO" name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Receiver Ready Mode" name="TWIHS_FMR__RXRDYM">
        <value caption="RXRDY will be at level '1' when at least one unread data is in the Receive FIFO" name="ONE_DATA" value="0x0"/>
        <value caption="RXRDY will be at level '1' when at least two unread data are in the Receive FIFO" name="TWO_DATA" value="0x1"/>
        <value caption="RXRDY will be at level '1' when at least four unread data are in the Receive FIFO" name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="TWIHS_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0" name="PASSWD" value="0x545749"/>
      </value-group>
    </module>
    <module caption="Universal Asynchronous Receiver Transmitter" id="6418" name="UART" version="R">
      <register-group name="UART">
        <register caption="Control Register" name="UART_CR" offset="0x0000" rw="W" size="4">
          <bitfield caption="Reset Receiver" mask="0x00000004" name="RSTRX"/>
          <bitfield caption="Reset Transmitter" mask="0x00000008" name="RSTTX"/>
          <bitfield caption="Receiver Enable" mask="0x00000010" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000020" name="RXDIS"/>
          <bitfield caption="Transmitter Enable" mask="0x00000040" name="TXEN"/>
          <bitfield caption="Transmitter Disable" mask="0x00000080" name="TXDIS"/>
          <bitfield caption="Reset Status" mask="0x00000100" name="RSTSTA"/>
          <bitfield caption="Rearm Time-out" mask="0x00000400" name="RETTO"/>
          <bitfield caption="Start Time-out" mask="0x00000800" name="STTTO"/>
          <bitfield caption="Request Clear" mask="0x00001000" name="REQCLR"/>
          <bitfield caption="Debug Enable" mask="0x00008000" name="DBGE"/>
        </register>
        <register caption="Mode Register" name="UART_MR" offset="0x0004" rw="RW" size="4">
          <bitfield caption="Receiver Digital Filter" mask="0x00000010" name="FILTER" values="UART_MR__FILTER"/>
          <bitfield caption="Parity Type" mask="0x00000E00" name="PAR" values="UART_MR__PAR"/>
          <bitfield caption="Baud Rate Source Clock" mask="0x00001000" name="BRSRCCK" values="UART_MR__BRSRCCK"/>
          <bitfield caption="Channel Mode" mask="0x0000C000" name="CHMODE" values="UART_MR__CHMODE"/>
        </register>
        <register caption="Interrupt Enable Register" name="UART_IER" offset="0x0008" rw="W" size="4" atomic-op="set:UART_IMR">
          <bitfield caption="Enable RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Enable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Enable Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Enable Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Enable Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Enable Time-out Interrupt" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="Enable TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Enable Comparison Interrupt" mask="0x00008000" name="CMP"/>
        </register>
        <register caption="Interrupt Disable Register" name="UART_IDR" offset="0x000C" rw="W" size="4" atomic-op="clear:UART_IMR">
          <bitfield caption="Disable RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Disable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Disable Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Disable Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Disable Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Disable Time-out Interrupt" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="Disable TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Disable Comparison Interrupt" mask="0x00008000" name="CMP"/>
        </register>
        <register caption="Interrupt Mask Register" name="UART_IMR" offset="0x0010" rw="R" size="4" atomic-op="read:UART_IMR">
          <bitfield caption="Mask RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Disable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Mask Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Mask Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Mask Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Mask Time-out Interrupt" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="Mask TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Mask Comparison Interrupt" mask="0x00008000" name="CMP"/>
        </register>
        <register caption="Status Register" name="UART_SR" offset="0x0014" rw="R" size="4">
          <bitfield caption="Receiver Ready" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Transmitter Ready" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Overrun Error" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Framing Error" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Parity Error" mask="0x00000080" name="PARE"/>
          <bitfield caption="Receiver Time-out" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="Transmitter Empty" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Comparison Match" mask="0x00008000" name="CMP"/>
          <bitfield caption="SleepWalking Enable Status" mask="0x00200000" name="SWES"/>
          <bitfield caption="Clock Request" mask="0x00400000" name="CLKREQ"/>
          <bitfield caption="Wake-Up Request" mask="0x00800000" name="WKUPREQ"/>
        </register>
        <register caption="Receive Holding Register" name="UART_RHR" offset="0x0018" rw="R" size="4">
          <bitfield caption="Received Character" mask="0x000000FF" name="RXCHR"/>
        </register>
        <register caption="Transmit Holding Register" name="UART_THR" offset="0x001C" rw="W" size="4">
          <bitfield caption="Character to be Transmitted" mask="0x000000FF" name="TXCHR"/>
        </register>
        <register caption="Baud Rate Generator Register" name="UART_BRGR" offset="0x0020" rw="RW" size="4">
          <bitfield caption="Clock Divisor" mask="0x0000FFFF" name="CD"/>
        </register>
        <register caption="Comparison Register" name="UART_CMPR" offset="0x0024" rw="RW" size="4">
          <bitfield caption="First Comparison Value for Received Character" mask="0x000000FF" name="VAL1"/>
          <bitfield caption="Comparison Mode" mask="0x00001000" name="CMPMODE" values="UART_CMPR__CMPMODE"/>
          <bitfield caption="Compare Parity" mask="0x00004000" name="CMPPAR"/>
          <bitfield caption="Second Comparison Value for Received Character" mask="0x00FF0000" name="VAL2"/>
        </register>
        <register caption="Receiver Time-out Register" name="UART_RTOR" offset="0x0028" rw="RW" size="4">
          <bitfield caption="Time-out Value" mask="0x000000FF" name="TO"/>
        </register>
        <register caption="Write Protection Mode Register" name="UART_WPMR" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="UART_WPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="Receiver Digital Filter" name="UART_MR__FILTER">
        <value caption="UART does not filter the receive line." name="DISABLED" value="0"/>
        <value caption="UART filters the receive line using a three-sample filter (16x-bit clock) (2 over 3 majority)." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Parity Type" name="UART_MR__PAR">
        <value caption="Even Parity" name="EVEN" value="0x0"/>
        <value caption="Odd Parity" name="ODD" value="0x1"/>
        <value caption="Space: parity forced to 0" name="SPACE" value="0x2"/>
        <value caption="Mark: parity forced to 1" name="MARK" value="0x3"/>
        <value caption="No parity" name="NO" value="0x4"/>
      </value-group>
      <value-group caption="Baud Rate Source Clock" name="UART_MR__BRSRCCK">
        <value caption="The baud rate is driven by the peripheral clock" name="PERIPH_CLK" value="0"/>
        <value caption="The baud rate is driven by a PMC-programmable clock GCLK (see section Power Management Controller (PMC))." name="GCLK" value="1"/>
      </value-group>
      <value-group caption="Channel Mode" name="UART_MR__CHMODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
        <value caption="Automatic echo" name="AUTOMATIC" value="0x1"/>
        <value caption="Local loopback" name="LOCAL_LOOPBACK" value="0x2"/>
        <value caption="Remote loopback" name="REMOTE_LOOPBACK" value="0x3"/>
      </value-group>
      <value-group caption="Comparison Mode" name="UART_CMPR__CMPMODE">
        <value caption="Any character is received and comparison function drives CMP flag." name="FLAG_ONLY" value="0"/>
        <value caption="Comparison condition must be met to start reception." name="START_CONDITION" value="1"/>
      </value-group>
      <value-group caption="Write Protection Key" name="UART_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0x554152"/>
      </value-group>
    </module>
    <module caption="USB High Speed Device Port" id="6227" name="UDPHS" version="V">
      <register-group name="UDPHS_DMA" size="16">
        <register caption="UDPHS DMA Next Descriptor Address Register (channel = 0)" name="UDPHS_DMANXTDSC" offset="0x0" rw="RW" size="4">
          <bitfield caption="Next Descriptor Address" mask="0xFFFFFFFF" name="NXT_DSC_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Address Register (channel = 0)" name="UDPHS_DMAADDRESS" offset="0x4" rw="RW" size="4">
          <bitfield caption="Buffer Address" mask="0xFFFFFFFF" name="BUFF_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Control Register (channel = 0)" name="UDPHS_DMACONTROL" offset="0x8" rw="RW" size="4">
          <bitfield caption="(Channel Enable Command)" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Load Next Channel Transfer Descriptor Enable (Command)" mask="0x00000002" name="LDNXT_DSC"/>
          <bitfield caption="End of Transfer Enable (Control)" mask="0x00000004" name="END_TR_EN"/>
          <bitfield caption="End of Buffer Enable (Control)" mask="0x00000008" name="END_B_EN"/>
          <bitfield caption="End of Transfer Interrupt Enable" mask="0x00000010" name="END_TR_IT"/>
          <bitfield caption="End of Buffer Interrupt Enable" mask="0x00000020" name="END_BUFFIT"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000040" name="DESC_LD_IT"/>
          <bitfield caption="Burst Lock Enable" mask="0x00000080" name="BURST_LCK"/>
          <bitfield caption="Buffer Byte Length (Write-only)" mask="0xFFFF0000" name="BUFF_LENGTH"/>
        </register>
        <register caption="UDPHS DMA Channel Status Register (channel = 0)" name="UDPHS_DMASTATUS" offset="0xC" rw="RW" size="4">
          <bitfield caption="Channel Enable Status" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Channel Active Status" mask="0x00000002" name="CHANN_ACT"/>
          <bitfield caption="End of Channel Transfer Status" mask="0x00000010" name="END_TR_ST"/>
          <bitfield caption="End of Channel Buffer Status" mask="0x00000020" name="END_BF_ST"/>
          <bitfield caption="Descriptor Loaded Status" mask="0x00000040" name="DESC_LDST"/>
          <bitfield caption="Buffer Byte Count" mask="0xFFFF0000" name="BUFF_COUNT"/>
        </register>
      </register-group>
      <register-group name="UDPHS_EPT" size="32">
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 0)" name="UDPHS_EPTCFG" offset="0x0" rw="RW" size="4">
          <bitfield caption="Endpoint Size (cleared upon USB reset)" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG0__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction (cleared upon USB reset)" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type (cleared upon USB reset)" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG0__EPT_TYPE"/>
          <bitfield caption="Number of Banks (cleared upon USB reset)" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG0__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe (cleared upon USB reset)" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped (cleared upon USB reset)" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 0)" name="UDPHS_EPTCTLENB" offset="0x4" rw="W" size="4">
          <mode name="DEFAULT" qualifier="UDPHS_EPT.EPT_TYPE" value="0x0 0x2 0x3"/>
          <mode name="ISOENDPT" qualifier="UDPHS_EPT.EPT_TYPE" value="0x1"/>
          <bitfield caption="Endpoint Enable" mask="0x00000001" modes="DEFAULT" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" modes="DEFAULT" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" modes="DEFAULT" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" modes="DEFAULT" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" modes="DEFAULT" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" modes="DEFAULT" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" modes="DEFAULT" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enable" mask="0x00000800" modes="DEFAULT" name="TXRDY"/>
          <bitfield caption="Received SETUP" mask="0x00001000" modes="DEFAULT" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enable" mask="0x00002000" modes="DEFAULT" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enable" mask="0x00004000" modes="DEFAULT" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" modes="DEFAULT" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" modes="DEFAULT" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" modes="DEFAULT" name="SHRT_PCKT"/>
          <bitfield caption="Endpoint Enable" mask="0x00000001" modes="ISOENDPT" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" modes="ISOENDPT" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" modes="ISOENDPT" name="INTDIS_DMA"/>
          <bitfield caption="DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000040" modes="ISOENDPT" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000080" modes="ISOENDPT" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" modes="ISOENDPT" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" modes="ISOENDPT" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" modes="ISOENDPT" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" modes="ISOENDPT" name="TXRDY_TRER"/>
          <bitfield caption="Error Flow Interrupt Enable" mask="0x00001000" modes="ISOENDPT" name="ERR_FL_ISO"/>
          <bitfield caption="ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" modes="ISOENDPT" name="ERR_CRC_NTR"/>
          <bitfield caption="Bank Flush Error Interrupt Enable" mask="0x00004000" modes="ISOENDPT" name="ERR_FLUSH"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" modes="ISOENDPT" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" modes="ISOENDPT" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 0)" name="UDPHS_EPTCTLDIS" offset="0x8" rw="W" size="4">
          <mode name="DEFAULT" qualifier="UDPHS_EPT.EPT_TYPE" value="0x0 0x2 0x3"/>
          <mode name="ISOENDPT" qualifier="UDPHS_EPT.EPT_TYPE" value="0x1"/>
          <bitfield caption="Endpoint Disable" mask="0x00000001" modes="DEFAULT" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" modes="DEFAULT" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" modes="DEFAULT" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" modes="DEFAULT" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" modes="DEFAULT" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" modes="DEFAULT" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" modes="DEFAULT" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Disable" mask="0x00000800" modes="DEFAULT" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Disable" mask="0x00001000" modes="DEFAULT" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Disable" mask="0x00002000" modes="DEFAULT" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Disable" mask="0x00004000" modes="DEFAULT" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" modes="DEFAULT" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" modes="DEFAULT" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" modes="DEFAULT" name="SHRT_PCKT"/>
          <bitfield caption="Endpoint Disable" mask="0x00000001" modes="ISOENDPT" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" modes="ISOENDPT" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" modes="ISOENDPT" name="INTDIS_DMA"/>
          <bitfield caption="DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" modes="ISOENDPT" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" modes="ISOENDPT" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" modes="ISOENDPT" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" modes="ISOENDPT" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" modes="ISOENDPT" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" modes="ISOENDPT" name="TXRDY_TRER"/>
          <bitfield caption="Error Flow Interrupt Disable" mask="0x00001000" modes="ISOENDPT" name="ERR_FL_ISO"/>
          <bitfield caption="ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" modes="ISOENDPT" name="ERR_CRC_NTR"/>
          <bitfield caption="bank flush error Interrupt Disable" mask="0x00004000" modes="ISOENDPT" name="ERR_FLUSH"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" modes="ISOENDPT" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" modes="ISOENDPT" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 0)" name="UDPHS_EPTCTL" offset="0xC" rw="R" size="4">
          <mode name="DEFAULT" qualifier="UDPHS_EPT.EPT_TYPE" value="0x0 0x2 0x3"/>
          <mode name="ISOENDPT" qualifier="UDPHS_EPT.EPT_TYPE" value="0x1"/>
          <bitfield caption="Endpoint Enable (cleared upon USB reset)" mask="0x00000001" modes="DEFAULT" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints) (cleared upon USB reset)" mask="0x00000002" modes="DEFAULT" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA (cleared upon USB reset)" mask="0x00000008" modes="DEFAULT" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT Endpoints) (cleared upon USB reset)" mask="0x00000010" modes="DEFAULT" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enabled (cleared upon USB reset)" mask="0x00000100" modes="DEFAULT" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled (cleared upon USB reset)" mask="0x00000200" modes="DEFAULT" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled (cleared upon USB reset)" mask="0x00000400" modes="DEFAULT" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enabled (cleared upon USB reset)" mask="0x00000800" modes="DEFAULT" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Enabled (cleared upon USB reset)" mask="0x00001000" modes="DEFAULT" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enabled (cleared upon USB reset)" mask="0x00002000" modes="DEFAULT" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enabled (cleared upon USB reset)" mask="0x00004000" modes="DEFAULT" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enabled (cleared upon USB reset)" mask="0x00008000" modes="DEFAULT" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled (cleared upon USB reset)" mask="0x00040000" modes="DEFAULT" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled (cleared upon USB reset)" mask="0x80000000" modes="DEFAULT" name="SHRT_PCKT"/>
          <bitfield caption="Endpoint Enable (cleared upon USB reset)" mask="0x00000001" modes="ISOENDPT" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (cleared upon USB reset)" mask="0x00000002" modes="ISOENDPT" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA (cleared upon USB reset)" mask="0x00000008" modes="ISOENDPT" name="INTDIS_DMA"/>
          <bitfield caption="DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints) (cleared upon USB reset)" mask="0x00000040" modes="ISOENDPT" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints) (cleared upon USB reset)" mask="0x00000080" modes="ISOENDPT" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enabled (cleared upon USB reset)" mask="0x00000100" modes="ISOENDPT" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled (cleared upon USB reset)" mask="0x00000200" modes="ISOENDPT" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled (cleared upon USB reset)" mask="0x00000400" modes="ISOENDPT" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled (cleared upon USB reset)" mask="0x00000800" modes="ISOENDPT" name="TXRDY_TRER"/>
          <bitfield caption="Error Flow Interrupt Enabled (cleared upon USB reset)" mask="0x00001000" modes="ISOENDPT" name="ERR_FL_ISO"/>
          <bitfield caption="ISO CRC Error/Number of Transaction Error Interrupt Enabled (cleared upon USB reset)" mask="0x00002000" modes="ISOENDPT" name="ERR_CRC_NTR"/>
          <bitfield caption="Bank Flush Error Interrupt Enabled (cleared upon USB reset)" mask="0x00004000" modes="ISOENDPT" name="ERR_FLUSH"/>
          <bitfield caption="Busy Bank Interrupt Enabled (cleared upon USB reset)" mask="0x00040000" modes="ISOENDPT" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled (cleared upon USB reset)" mask="0x80000000" modes="ISOENDPT" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 0)" name="UDPHS_EPTSETSTA" offset="0x14" rw="W" size="4">
          <mode name="DEFAULT" qualifier="UDPHS_EPT.EPT_TYPE" value="0x0 0x2 0x3"/>
          <mode name="ISOENDPT" qualifier="UDPHS_EPT.EPT_TYPE" value="0x1"/>
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" modes="DEFAULT" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" modes="DEFAULT" name="RXRDY_TXKL"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" modes="DEFAULT" name="TXRDY"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" modes="ISOENDPT" name="RXRDY_TXKL"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" modes="ISOENDPT" name="TXRDY_TRER"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 0)" name="UDPHS_EPTCLRSTA" offset="0x18" rw="W" size="4">
          <mode name="DEFAULT" qualifier="UDPHS_EPT.EPT_TYPE" value="0x0 0x2 0x3"/>
          <mode name="ISOENDPT" qualifier="UDPHS_EPT.EPT_TYPE" value="0x1"/>
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" modes="DEFAULT" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" modes="DEFAULT" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" modes="DEFAULT" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" modes="DEFAULT" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP Clear" mask="0x00001000" modes="DEFAULT" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Clear" mask="0x00002000" modes="DEFAULT" name="STALL_SNT"/>
          <bitfield caption="NAKIN Clear" mask="0x00004000" modes="DEFAULT" name="NAK_IN"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" modes="DEFAULT" name="NAK_OUT"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" modes="ISOENDPT" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" modes="ISOENDPT" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" modes="ISOENDPT" name="TX_COMPLT"/>
          <bitfield caption="Error Flow Clear" mask="0x00001000" modes="ISOENDPT" name="ERR_FL_ISO"/>
          <bitfield caption="Number of Transaction Error Clear" mask="0x00002000" modes="ISOENDPT" name="ERR_CRC_NTR"/>
          <bitfield caption="Bank Flush Error Clear" mask="0x00004000" modes="ISOENDPT" name="ERR_FLUSH"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 0)" name="UDPHS_EPTSTA" offset="0x1C" rw="R" size="4">
          <mode name="DEFAULT" qualifier="UDPHS_EPT.EPT_TYPE" value="0x0 0x2 0x3"/>
          <mode name="ISOENDPT" qualifier="UDPHS_EPT.EPT_TYPE" value="0x1"/>
          <bitfield caption="Stall Handshake Request (cleared upon USB reset)" mask="0x00000020" modes="DEFAULT" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing (cleared upon USB reset)" mask="0x000000C0" modes="DEFAULT" name="TOGGLESQ_STA" values="UDPHS_EPTSTA0__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error (cleared upon USB reset)" mask="0x00000100" modes="DEFAULT" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank (cleared upon USB reset)" mask="0x00000200" modes="DEFAULT" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete (cleared upon USB reset)" mask="0x00000400" modes="DEFAULT" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready (cleared upon USB reset)" mask="0x00000800" modes="DEFAULT" name="TXRDY"/>
          <bitfield caption="Received SETUP (cleared upon USB reset)" mask="0x00001000" modes="DEFAULT" name="RX_SETUP"/>
          <bitfield caption="Stall Sent (cleared upon USB reset)" mask="0x00002000" modes="DEFAULT" name="STALL_SNT"/>
          <bitfield caption="NAK IN (cleared upon USB reset)" mask="0x00004000" modes="DEFAULT" name="NAK_IN"/>
          <bitfield caption="NAK OUT (cleared upon USB reset)" mask="0x00008000" modes="DEFAULT" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction (cleared upon USB reset)" mask="0x00030000" modes="DEFAULT" name="CURBK_CTLDIR"/>
          <bitfield caption="Busy Bank Number (cleared upon USB reset)" mask="0x000C0000" modes="DEFAULT" name="BUSY_BANK_STA" values="UDPHS_EPTSTA0__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count (cleared upon USB reset)" mask="0x7FF00000" modes="DEFAULT" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet (cleared upon USB reset)" mask="0x80000000" modes="DEFAULT" name="SHRT_PCKT"/>
          <bitfield caption="Toggle Sequencing (cleared upon USB reset)" mask="0x000000C0" modes="ISOENDPT" name="TOGGLESQ_STA" values="UDPHS_EPTSTA0_ISOENDPT__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error (cleared upon USB reset)" mask="0x00000100" modes="ISOENDPT" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank (cleared upon USB reset)" mask="0x00000200" modes="ISOENDPT" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete (cleared upon USB reset)" mask="0x00000400" modes="ISOENDPT" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error (cleared upon USB reset)" mask="0x00000800" modes="ISOENDPT" name="TXRDY_TRER"/>
          <bitfield caption="Error Flow (cleared upon USB reset)" mask="0x00001000" modes="ISOENDPT" name="ERR_FL_ISO"/>
          <bitfield caption="CRC ISO Error/Number of Transaction Error (cleared upon USB reset)" mask="0x00002000" modes="ISOENDPT" name="ERR_CRC_NTR"/>
          <bitfield caption="Bank Flush Error (cleared upon USB reset)" mask="0x00004000" modes="ISOENDPT" name="ERR_FLUSH"/>
          <bitfield caption="Current Bank (cleared upon USB reset)" mask="0x00030000" modes="ISOENDPT" name="CURBK" values="UDPHS_EPTSTA0_ISOENDPT__CURBK"/>
          <bitfield caption="Busy Bank Number (cleared upon USB reset)" mask="0x000C0000" modes="ISOENDPT" name="BUSY_BANK_STA" values="UDPHS_EPTSTA0_ISOENDPT__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count (cleared upon USB reset)" mask="0x7FF00000" modes="ISOENDPT" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet (cleared upon USB reset)" mask="0x80000000" modes="ISOENDPT" name="SHRT_PCKT"/>
        </register>
      </register-group>
      <register-group name="UDPHS">
        <register caption="UDPHS Control Register" name="UDPHS_CTRL" offset="0x00" rw="RW" size="4">
          <bitfield caption="UDPHS Address (cleared upon USB reset)" mask="0x0000007F" name="DEV_ADDR"/>
          <bitfield caption="Function Address Enable (cleared upon USB reset)" mask="0x00000080" name="FADDR_EN"/>
          <bitfield caption="UDPHS Enable" mask="0x00000100" name="EN_UDPHS"/>
          <bitfield caption="Detach Command" mask="0x00000200" name="DETACH"/>
          <bitfield caption="Send Remote Wakeup (cleared upon USB reset)" mask="0x00000400" name="REWAKEUP"/>
          <bitfield caption="Pulldown Disable (cleared upon USB reset)" mask="0x00000800" name="PULLD_DIS"/>
        </register>
        <register caption="UDPHS Frame Number Register" name="UDPHS_FNUM" offset="0x04" rw="R" size="4">
          <bitfield caption="Microframe Number (cleared upon USB reset)" mask="0x00000007" name="MICRO_FRAME_NUM"/>
          <bitfield caption="Frame Number as defined in the Packet Field Formats (cleared upon USB reset)" mask="0x00003FF8" name="FRAME_NUMBER"/>
          <bitfield caption="Frame Number CRC Error (cleared upon USB reset)" mask="0x80000000" name="FNUM_ERR"/>
        </register>
        <register caption="UDPHS Interrupt Enable Register" name="UDPHS_IEN" offset="0x10" rw="RW" size="4">
          <bitfield caption="Suspend Interrupt Enable (cleared upon USB reset)" mask="0x00000002" name="DET_SUSPD"/>
          <bitfield caption="Micro-SOF Interrupt Enable (cleared upon USB reset)" mask="0x00000004" name="MICRO_SOF"/>
          <bitfield caption="SOF Interrupt Enable (cleared upon USB reset)" mask="0x00000008" name="INT_SOF"/>
          <bitfield caption="End Of Reset Interrupt Enable (cleared upon USB reset)" mask="0x00000010" name="ENDRESET"/>
          <bitfield caption="Wake Up CPU Interrupt Enable (cleared upon USB reset)" mask="0x00000020" name="WAKE_UP"/>
          <bitfield caption="End Of Resume Interrupt Enable (cleared upon USB reset)" mask="0x00000040" name="ENDOFRSM"/>
          <bitfield caption="Upstream Resume Interrupt Enable (cleared upon USB reset)" mask="0x00000080" name="UPSTR_RES"/>
          <bitfield caption="Endpoint 0 Interrupt Enable (cleared upon USB reset)" mask="0x00000100" name="EPT_0"/>
          <bitfield caption="Endpoint 1 Interrupt Enable (cleared upon USB reset)" mask="0x00000200" name="EPT_1"/>
          <bitfield caption="Endpoint 2 Interrupt Enable (cleared upon USB reset)" mask="0x00000400" name="EPT_2"/>
          <bitfield caption="Endpoint 3 Interrupt Enable (cleared upon USB reset)" mask="0x00000800" name="EPT_3"/>
          <bitfield caption="Endpoint 4 Interrupt Enable (cleared upon USB reset)" mask="0x00001000" name="EPT_4"/>
          <bitfield caption="Endpoint 5 Interrupt Enable (cleared upon USB reset)" mask="0x00002000" name="EPT_5"/>
          <bitfield caption="Endpoint 6 Interrupt Enable (cleared upon USB reset)" mask="0x00004000" name="EPT_6"/>
          <bitfield caption="Endpoint 7 Interrupt Enable (cleared upon USB reset)" mask="0x00008000" name="EPT_7"/>
          <bitfield caption="Endpoint 8 Interrupt Enable (cleared upon USB reset)" mask="0x00010000" name="EPT_8"/>
          <bitfield caption="Endpoint 9 Interrupt Enable (cleared upon USB reset)" mask="0x00020000" name="EPT_9"/>
          <bitfield caption="Endpoint 10 Interrupt Enable (cleared upon USB reset)" mask="0x00040000" name="EPT_10"/>
          <bitfield caption="Endpoint 11 Interrupt Enable (cleared upon USB reset)" mask="0x00080000" name="EPT_11"/>
          <bitfield caption="Endpoint 12 Interrupt Enable (cleared upon USB reset)" mask="0x00100000" name="EPT_12"/>
          <bitfield caption="Endpoint 13 Interrupt Enable (cleared upon USB reset)" mask="0x00200000" name="EPT_13"/>
          <bitfield caption="Endpoint 14 Interrupt Enable (cleared upon USB reset)" mask="0x00400000" name="EPT_14"/>
          <bitfield caption="Endpoint 15 Interrupt Enable (cleared upon USB reset)" mask="0x00800000" name="EPT_15"/>
          <bitfield caption="DMA Channel 1 Interrupt Enable (cleared upon USB reset)" mask="0x02000000" name="DMA_1"/>
          <bitfield caption="DMA Channel 2 Interrupt Enable (cleared upon USB reset)" mask="0x04000000" name="DMA_2"/>
          <bitfield caption="DMA Channel 3 Interrupt Enable (cleared upon USB reset)" mask="0x08000000" name="DMA_3"/>
          <bitfield caption="DMA Channel 4 Interrupt Enable (cleared upon USB reset)" mask="0x10000000" name="DMA_4"/>
          <bitfield caption="DMA Channel 5 Interrupt Enable (cleared upon USB reset)" mask="0x20000000" name="DMA_5"/>
          <bitfield caption="DMA Channel 6 Interrupt Enable (cleared upon USB reset)" mask="0x40000000" name="DMA_6"/>
          <bitfield caption="DMA Channel 7 Interrupt Enable (cleared upon USB reset)" mask="0x80000000" name="DMA_7"/>
        </register>
        <register caption="UDPHS Interrupt Status Register" name="UDPHS_INTSTA" offset="0x14" rw="R" size="4">
          <bitfield caption="Speed Status" mask="0x00000001" name="SPEED"/>
          <bitfield caption="Suspend Interrupt" mask="0x00000002" name="DET_SUSPD"/>
          <bitfield caption="Micro Start Of Frame Interrupt" mask="0x00000004" name="MICRO_SOF"/>
          <bitfield caption="Start Of Frame Interrupt" mask="0x00000008" name="INT_SOF"/>
          <bitfield caption="End Of Reset Interrupt" mask="0x00000010" name="ENDRESET"/>
          <bitfield caption="Wake Up CPU Interrupt" mask="0x00000020" name="WAKE_UP"/>
          <bitfield caption="End Of Resume Interrupt" mask="0x00000040" name="ENDOFRSM"/>
          <bitfield caption="Upstream Resume Interrupt" mask="0x00000080" name="UPSTR_RES"/>
          <bitfield caption="Endpoint 0 Interrupt (cleared upon USB reset)" mask="0x00000100" name="EPT_0"/>
          <bitfield caption="Endpoint 1 Interrupt (cleared upon USB reset)" mask="0x00000200" name="EPT_1"/>
          <bitfield caption="Endpoint 2 Interrupt (cleared upon USB reset)" mask="0x00000400" name="EPT_2"/>
          <bitfield caption="Endpoint 3 Interrupt (cleared upon USB reset)" mask="0x00000800" name="EPT_3"/>
          <bitfield caption="Endpoint 4 Interrupt (cleared upon USB reset)" mask="0x00001000" name="EPT_4"/>
          <bitfield caption="Endpoint 5 Interrupt (cleared upon USB reset)" mask="0x00002000" name="EPT_5"/>
          <bitfield caption="Endpoint 6 Interrupt (cleared upon USB reset)" mask="0x00004000" name="EPT_6"/>
          <bitfield caption="Endpoint 7 Interrupt (cleared upon USB reset)" mask="0x00008000" name="EPT_7"/>
          <bitfield caption="Endpoint 8 Interrupt (cleared upon USB reset)" mask="0x00010000" name="EPT_8"/>
          <bitfield caption="Endpoint 9 Interrupt (cleared upon USB reset)" mask="0x00020000" name="EPT_9"/>
          <bitfield caption="Endpoint 10 Interrupt (cleared upon USB reset)" mask="0x00040000" name="EPT_10"/>
          <bitfield caption="Endpoint 11 Interrupt (cleared upon USB reset)" mask="0x00080000" name="EPT_11"/>
          <bitfield caption="Endpoint 12 Interrupt (cleared upon USB reset)" mask="0x00100000" name="EPT_12"/>
          <bitfield caption="Endpoint 13 Interrupt (cleared upon USB reset)" mask="0x00200000" name="EPT_13"/>
          <bitfield caption="Endpoint 14 Interrupt (cleared upon USB reset)" mask="0x00400000" name="EPT_14"/>
          <bitfield caption="Endpoint 15 Interrupt (cleared upon USB reset)" mask="0x00800000" name="EPT_15"/>
          <bitfield caption="DMA Channel 1 Interrupt" mask="0x02000000" name="DMA_1"/>
          <bitfield caption="DMA Channel 2 Interrupt" mask="0x04000000" name="DMA_2"/>
          <bitfield caption="DMA Channel 3 Interrupt" mask="0x08000000" name="DMA_3"/>
          <bitfield caption="DMA Channel 4 Interrupt" mask="0x10000000" name="DMA_4"/>
          <bitfield caption="DMA Channel 5 Interrupt" mask="0x20000000" name="DMA_5"/>
          <bitfield caption="DMA Channel 6 Interrupt" mask="0x40000000" name="DMA_6"/>
          <bitfield caption="DMA Channel 7 Interrupt" mask="0x80000000" name="DMA_7"/>
        </register>
        <register caption="UDPHS Clear Interrupt Register" name="UDPHS_CLRINT" offset="0x18" rw="W" size="4">
          <bitfield caption="Suspend Interrupt Clear" mask="0x00000002" name="DET_SUSPD"/>
          <bitfield caption="Micro Start Of Frame Interrupt Clear" mask="0x00000004" name="MICRO_SOF"/>
          <bitfield caption="Start Of Frame Interrupt Clear" mask="0x00000008" name="INT_SOF"/>
          <bitfield caption="End Of Reset Interrupt Clear" mask="0x00000010" name="ENDRESET"/>
          <bitfield caption="Wake Up CPU Interrupt Clear" mask="0x00000020" name="WAKE_UP"/>
          <bitfield caption="End Of Resume Interrupt Clear" mask="0x00000040" name="ENDOFRSM"/>
          <bitfield caption="Upstream Resume Interrupt Clear" mask="0x00000080" name="UPSTR_RES"/>
        </register>
        <register caption="UDPHS Endpoints Reset Register" name="UDPHS_EPTRST" offset="0x1C" rw="W" size="4">
          <bitfield caption="Endpoint 0 Reset" mask="0x00000001" name="EPT_0"/>
          <bitfield caption="Endpoint 1 Reset" mask="0x00000002" name="EPT_1"/>
          <bitfield caption="Endpoint 2 Reset" mask="0x00000004" name="EPT_2"/>
          <bitfield caption="Endpoint 3 Reset" mask="0x00000008" name="EPT_3"/>
          <bitfield caption="Endpoint 4 Reset" mask="0x00000010" name="EPT_4"/>
          <bitfield caption="Endpoint 5 Reset" mask="0x00000020" name="EPT_5"/>
          <bitfield caption="Endpoint 6 Reset" mask="0x00000040" name="EPT_6"/>
          <bitfield caption="Endpoint 7 Reset" mask="0x00000080" name="EPT_7"/>
          <bitfield caption="Endpoint 8 Reset" mask="0x00000100" name="EPT_8"/>
          <bitfield caption="Endpoint 9 Reset" mask="0x00000200" name="EPT_9"/>
          <bitfield caption="Endpoint 10 Reset" mask="0x00000400" name="EPT_10"/>
          <bitfield caption="Endpoint 11 Reset" mask="0x00000800" name="EPT_11"/>
          <bitfield caption="Endpoint 12 Reset" mask="0x00001000" name="EPT_12"/>
          <bitfield caption="Endpoint 13 Reset" mask="0x00002000" name="EPT_13"/>
          <bitfield caption="Endpoint 14 Reset" mask="0x00004000" name="EPT_14"/>
          <bitfield caption="Endpoint 15 Reset" mask="0x00008000" name="EPT_15"/>
        </register>
        <register caption="UDPHS Test Register" name="UDPHS_TST" offset="0xE0" rw="RW" size="4">
          <bitfield caption="Speed Configuration" mask="0x00000003" name="SPEED_CFG" values="UDPHS_TST__SPEED_CFG"/>
          <bitfield caption="Test J Mode" mask="0x00000004" name="TST_J"/>
          <bitfield caption="Test K Mode" mask="0x00000008" name="TST_K"/>
          <bitfield caption="Test Packet Mode" mask="0x00000010" name="TST_PKT"/>
          <bitfield caption="OpMode2" mask="0x00000020" name="OPMODE2"/>
        </register>
        <register caption="UDPHS IP Address Size Register" name="UDPHS_ADDRSIZE" offset="0xEC" rw="R" size="4">
          <bitfield caption="Peripheral Bus Address Size" mask="0xFFFFFFFF" name="ADDRSIZE"/>
        </register>
        <register caption="UDPHS IP Name1 Register" count="2" name="UDPHS_IPNAME" offset="0xF0" rw="R" size="4">
          <bitfield caption="IP Name in ASCII Format" mask="0xFFFFFFFF" name="IPNAME"/>
        </register>
        <register caption="UDPHS Features Register" name="UDPHS_FEATURES" offset="0xF8" rw="R" size="4"/>
        <register-group count="16" name="UDPHS_EPT" name-in-module="UDPHS_EPT" offset="0x100" size="32"/>
        <register-group count="7" name="UDPHS_DMA" name-in-module="UDPHS_DMA" offset="0x300" size="16"/>
      </register-group>
      <value-group caption="Endpoint Size (cleared upon USB reset)" name="UDPHS_EPTCFG0__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="Endpoint Type (cleared upon USB reset)" name="UDPHS_EPTCFG0__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="Number of Banks (cleared upon USB reset)" name="UDPHS_EPTCFG0__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="Toggle Sequencing (cleared upon USB reset)" name="UDPHS_EPTSTA0__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="DATA2" value="0x2"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="Busy Bank Number (cleared upon USB reset)" name="UDPHS_EPTSTA0__BUSY_BANK_STA">
        <value caption="All banks are free" name="_0BUSYBANK" value="0x0"/>
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x1"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x2"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x3"/>
      </value-group>
      <value-group caption="Toggle Sequencing (cleared upon USB reset)" name="UDPHS_EPTSTA0_ISOENDPT__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Data2 (only for High Bandwidth Isochronous Endpoint)" name="DATA2" value="0x2"/>
        <value caption="MData (only for High Bandwidth Isochronous Endpoint)" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="Current Bank (cleared upon USB reset)" name="UDPHS_EPTSTA0_ISOENDPT__CURBK">
        <value caption="Bank 0 (or single bank)" name="BANK0" value="0x0"/>
        <value caption="Bank 1" name="BANK1" value="0x1"/>
        <value caption="Bank 2" name="BANK2" value="0x2"/>
      </value-group>
      <value-group caption="Busy Bank Number (cleared upon USB reset)" name="UDPHS_EPTSTA0_ISOENDPT__BUSY_BANK_STA">
        <value caption="All banks are free" name="_0BUSYBANK" value="0x0"/>
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x1"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x2"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x3"/>
      </value-group>
      <value-group caption="Speed Configuration" name="UDPHS_TST__SPEED_CFG">
        <value caption="Normal mode: The macro is in Full Speed mode, ready to make a High Speed identification, if the host supports it and then to automatically switch to High Speed mode." name="NORMAL" value="0x0"/>
        <value caption="Force High Speed: Set this value to force the hardware to work in High Speed mode. Only for debug or test purpose." name="HIGH_SPEED" value="0x2"/>
        <value caption="Force Full Speed: Set this value to force the hardware to work only in Full Speed mode. In this configuration, the macro will not respond to a High Speed reset handshake." name="FULL_SPEED" value="0x3"/>
      </value-group>
    </module>
    <module caption="USB Host High Speed Port" id="6354" name="UHPHS" version="R">
      <register-group name="UHPHS">
        <register caption="UHPHS Host Controller Capability Register" name="UHPHS_HCCAPBASE" offset="0x00" rw="R" size="4">
          <bitfield caption="Capability Registers Length" mask="0x000000FF" name="CAPLENGTH"/>
          <bitfield caption="Host Controller Interface Version Number" mask="0xFFFF0000" name="HCIVERSION"/>
        </register>
        <register caption="UHPHS Host Controller Structural Parameters Register" name="UHPHS_HCSPARAMS" offset="0x04" rw="R" size="4">
          <bitfield caption="Number of Ports" mask="0x0000000F" name="N_PORTS"/>
          <bitfield caption="Port Power Control" mask="0x00000010" name="PPC"/>
          <bitfield caption="Number of Ports per Companion Controller" mask="0x00000F00" name="N_PCC"/>
          <bitfield caption="Number of Companion Controllers" mask="0x0000F000" name="N_CC"/>
          <bitfield caption="Port Indicators" mask="0x00010000" name="P_INDICATOR"/>
          <bitfield caption="Debug Port Number" mask="0x00F00000" name="N_DP"/>
        </register>
        <register caption="UHPHS Host Controller Capability Parameters Register" name="UHPHS_HCCPARAMS" offset="0x08" rw="R" size="4">
          <bitfield caption="64-bit Addressing Capability" mask="0x00000001" name="AC"/>
          <bitfield caption="Programmable Frame List Flag" mask="0x00000002" name="PFLF"/>
          <bitfield caption="Asynchronous Schedule Park Capability" mask="0x00000004" name="ASPC"/>
          <bitfield caption="Isochronous Scheduling Threshold" mask="0x000000F0" name="IST"/>
          <bitfield caption="EHCI Extended Capabilities Pointer" mask="0x0000FF00" name="EECP"/>
        </register>
        <register caption="UHPHS USB Command Register" name="UHPHS_USBCMD" offset="0x10" rw="RW" size="4">
          <bitfield caption="Run/Stop (read/write)" mask="0x00000001" name="RS"/>
          <bitfield caption="Host Controller Reset (read/write)" mask="0x00000002" name="HCRESET"/>
          <bitfield caption="Frame List Size (read/write or read-only)" mask="0x0000000C" name="FLS"/>
          <bitfield caption="Periodic Schedule Enable (read/write)" mask="0x00000010" name="PSE"/>
          <bitfield caption="Asynchronous Schedule Enable (read/write)" mask="0x00000020" name="ASE"/>
          <bitfield caption="Interrupt on Async Advance Doorbell (read/write)" mask="0x00000040" name="IAAD"/>
          <bitfield caption="Light Host Controller Reset (optional) (read/write)" mask="0x00000080" name="LHCR"/>
          <bitfield caption="Asynchronous Schedule Park Mode Count (optional) (read/write or read-only)" mask="0x00000300" name="ASPMC"/>
          <bitfield caption="Asynchronous Schedule Park Mode Enable (optional) (read/write or read-only)" mask="0x00000800" name="ASPME"/>
          <bitfield caption="Interrupt Threshold Control (read/write)" mask="0x00FF0000" name="ITC"/>
        </register>
        <register caption="UHPHS USB Status Register" name="UHPHS_USBSTS" offset="0x14" rw="RW" size="4">
          <bitfield caption="USB Interrupt (read/write clear)" mask="0x00000001" name="USBINT"/>
          <bitfield caption="USB Error Interrupt (read/write clear)" mask="0x00000002" name="USBERRINT"/>
          <bitfield caption="Port Change Detect (read/write clear)" mask="0x00000004" name="PCD"/>
          <bitfield caption="Frame List Rollover (read/write clear)" mask="0x00000008" name="FLR"/>
          <bitfield caption="Host System Error (read/write clear)" mask="0x00000010" name="HSE"/>
          <bitfield caption="Interrupt on Async Advance (read/write clear)" mask="0x00000020" name="IAA"/>
          <bitfield caption="HCHalted (read-only)" mask="0x00001000" name="HCHLT"/>
          <bitfield caption="Reclamation (read-only)" mask="0x00002000" name="RCM"/>
          <bitfield caption="Periodic Schedule Status (read-only)" mask="0x00004000" name="PSS"/>
          <bitfield caption="Asynchronous Schedule Status (read-only)" mask="0x00008000" name="ASS"/>
        </register>
        <register caption="UHPHS USB Interrupt Enable Register" name="UHPHS_USBINTR" offset="0x18" rw="RW" size="4">
          <bitfield caption="USB Interrupt Enable" mask="0x00000001" name="USBIE"/>
          <bitfield caption="USB Error Interrupt Enable" mask="0x00000002" name="USBEIE"/>
          <bitfield caption="Port Change Interrupt Enable" mask="0x00000004" name="PCIE"/>
          <bitfield caption="Frame List Rollover Enable" mask="0x00000008" name="FLRE"/>
          <bitfield caption="Host System Error Enable" mask="0x00000010" name="HSEE"/>
          <bitfield caption="Interrupt on Async Advance Enable" mask="0x00000020" name="IAAE"/>
        </register>
        <register caption="UHPHS USB Frame Index Register" name="UHPHS_FRINDEX" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Frame Index" mask="0x00003FFF" name="FI"/>
        </register>
        <register caption="UHPHS Control Data Structure Segment Register" name="UHPHS_CTRLDSSEGMENT" offset="0x20" rw="RW" size="4"/>
        <register caption="UHPHS Periodic Frame List Base Address Register" name="UHPHS_PERIODICLISTBASE" offset="0x24" rw="RW" size="4">
          <bitfield caption="Base Address (Low)" mask="0xFFFFF000" name="BA"/>
        </register>
        <register caption="UHPHS Asynchronous List Address Register" name="UHPHS_ASYNCLISTADDR" offset="0x28" rw="RW" size="4">
          <bitfield caption="Link Pointer Low" mask="0xFFFFFFE0" name="LPL"/>
        </register>
        <register caption="UHPHS Configured Flag Register" name="UHPHS_CONFIGFLAG" offset="0x50" rw="RW" size="4">
          <bitfield caption="Configure Flag (read/write)" mask="0x00000001" name="CF"/>
        </register>
        <register caption="UHPHS Port Status and Control Register 0" name="UHPHS_PORTSC_0" offset="0x54" rw="RW" size="4">
          <bitfield caption="Current Connect Status (read-only)" mask="0x00000001" name="CCS"/>
          <bitfield caption="Connect Status Change (read/write clear)" mask="0x00000002" name="CSC"/>
          <bitfield caption="Port Enabled/Disabled (read/write)" mask="0x00000004" name="PED"/>
          <bitfield caption="Port Enable/Disable Change (read/write clear)" mask="0x00000008" name="PEDC"/>
          <bitfield caption="Over-current Active (read-only)" mask="0x00000010" name="OCA"/>
          <bitfield caption="Over-current Change (read/write clear)" mask="0x00000020" name="OCC"/>
          <bitfield caption="Force Port Resume (read/write)" mask="0x00000040" name="FPR"/>
          <bitfield caption="Suspend (read/write)" mask="0x00000080" name="SUS"/>
          <bitfield caption="Port Reset (read/write)" mask="0x00000100" name="PR"/>
          <bitfield caption="Line Status (read-only)" mask="0x00000C00" name="LS"/>
          <bitfield caption="Port Power (read/write or read-only)" mask="0x00001000" name="PP"/>
          <bitfield caption="Port Owner (read/write)" mask="0x00002000" name="PO"/>
          <bitfield caption="Port Indicator Control (read/write)" mask="0x0000C000" name="PIC"/>
          <bitfield caption="Port Test Control (read/write)" mask="0x000F0000" name="PTC"/>
          <bitfield caption="Wake on Connect Enable (read/write)" mask="0x00100000" name="WKCNNT_E"/>
          <bitfield caption="Wake on Disconnect Enable (read/write)" mask="0x00200000" name="WKDSCNNT_E"/>
          <bitfield caption="Wake on Over-current Enable (read/write)" mask="0x00400000" name="WKOC_E"/>
        </register>
        <register caption="UHPHS Port Status and Control Register 1" name="UHPHS_PORTSC_1" offset="0x58" rw="RW" size="4">
          <bitfield caption="Current Connect Status (read-only)" mask="0x00000001" name="CCS"/>
          <bitfield caption="Connect Status Change (read/write clear)" mask="0x00000002" name="CSC"/>
          <bitfield caption="Port Enabled/Disabled (read/write)" mask="0x00000004" name="PED"/>
          <bitfield caption="Port Enable/Disable Change (read/write clear)" mask="0x00000008" name="PEDC"/>
          <bitfield caption="Over-current Active (read-only)" mask="0x00000010" name="OCA"/>
          <bitfield caption="Over-current Change (read/write clear)" mask="0x00000020" name="OCC"/>
          <bitfield caption="Force Port Resume (read/write)" mask="0x00000040" name="FPR"/>
          <bitfield caption="Suspend (read/write)" mask="0x00000080" name="SUS"/>
          <bitfield caption="Port Reset (read/write)" mask="0x00000100" name="PR"/>
          <bitfield caption="Line Status (read-only)" mask="0x00000C00" name="LS"/>
          <bitfield caption="Port Power (read/write or read-only)" mask="0x00001000" name="PP"/>
          <bitfield caption="Port Owner (read/write)" mask="0x00002000" name="PO"/>
          <bitfield caption="Port Indicator Control (read/write)" mask="0x0000C000" name="PIC"/>
          <bitfield caption="Port Test Control (read/write)" mask="0x000F0000" name="PTC"/>
          <bitfield caption="Wake on Connect Enable (read/write)" mask="0x00100000" name="WKCNNT_E"/>
          <bitfield caption="Wake on Disconnect Enable (read/write)" mask="0x00200000" name="WKDSCNNT_E"/>
          <bitfield caption="Wake on Over-current Enable (read/write)" mask="0x00400000" name="WKOC_E"/>
        </register>
        <register caption="UHPHS Port Status and Control Register 2" name="UHPHS_PORTSC_2" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Current Connect Status (read-only)" mask="0x00000001" name="CCS"/>
          <bitfield caption="Connect Status Change (read/write clear)" mask="0x00000002" name="CSC"/>
          <bitfield caption="Port Enabled/Disabled (read/write)" mask="0x00000004" name="PED"/>
          <bitfield caption="Port Enable/Disable Change (read/write clear)" mask="0x00000008" name="PEDC"/>
          <bitfield caption="Over-current Active (read-only)" mask="0x00000010" name="OCA"/>
          <bitfield caption="Over-current Change (read/write clear)" mask="0x00000020" name="OCC"/>
          <bitfield caption="Force Port Resume (read/write)" mask="0x00000040" name="FPR"/>
          <bitfield caption="Suspend (read/write)" mask="0x00000080" name="SUS"/>
          <bitfield caption="Port Reset (read/write)" mask="0x00000100" name="PR"/>
          <bitfield caption="Line Status (read-only)" mask="0x00000C00" name="LS"/>
          <bitfield caption="Port Power (read/write or read-only)" mask="0x00001000" name="PP"/>
          <bitfield caption="Port Owner (read/write)" mask="0x00002000" name="PO"/>
          <bitfield caption="Port Indicator Control (read/write)" mask="0x0000C000" name="PIC"/>
          <bitfield caption="Port Test Control (read/write)" mask="0x000F0000" name="PTC"/>
          <bitfield caption="Wake on Connect Enable (read/write)" mask="0x00100000" name="WKCNNT_E"/>
          <bitfield caption="Wake on Disconnect Enable (read/write)" mask="0x00200000" name="WKDSCNNT_E"/>
          <bitfield caption="Wake on Over-current Enable (read/write)" mask="0x00400000" name="WKOC_E"/>
        </register>
        <register caption="EHCI Synopsys-Specific Registers 00" name="UHPHS_INSNREG00" offset="0x90" rw="RW" size="4">
          <bitfield caption="Enable this Register" mask="0x00000001" name="En"/>
          <bitfield caption="Microframe Counter with Word Byte Interface" mask="0x00000FFE" name="MFC_16"/>
          <bitfield caption="Microframe Counter with Byte Interface" mask="0x00003000" name="MFC_8"/>
          <bitfield caption="Debug Purposes" mask="0x000FC000" name="Debug"/>
        </register>
        <register caption="EHCI Synopsys-Specific Registers 01" name="UHPHS_INSNREG01" offset="0x94" rw="RW" size="4">
          <bitfield caption="Amount of Data Available in the IN Packet Buffer" mask="0x0000FFFF" name="In_Threshold"/>
          <bitfield caption="Amount of Data Available in the OUT Packet Buffer" mask="0xFFFF0000" name="Out_Threshold"/>
        </register>
        <register caption="EHCI Synopsys-Specific Registers 02" name="UHPHS_INSNREG02" offset="0x98" rw="RW" size="4">
          <bitfield caption="Number of Entries" mask="0x00000FFF" name="Dwords"/>
        </register>
        <register caption="EHCI Synopsys-Specific Registers 03" name="UHPHS_INSNREG03" offset="0x9C" rw="RW" size="4">
          <bitfield caption="Break Memory Transfer (in CONFIG1 mode only, not applicable in CONFIG2 mode)" mask="0x00000001" name="Break_Mem"/>
          <bitfield caption="Time-Available Offset" mask="0x000001FE" name="TA_Offset"/>
          <bitfield caption="Periodic Frame List Fetch" mask="0x00000200" name="Per_Frame"/>
          <bitfield caption="Tx-Tx Turnaround Delay Add-on" mask="0x00001C00" name="T03_Tx"/>
          <bitfield caption="Ignore Linestate During TestSE0 Nak" mask="0x00002000" name="Ignore_LS"/>
          <bitfield caption="Enable 256 Clock Checking" mask="0x00004000" name="EN_CK256"/>
        </register>
        <register caption="EHCI Synopsys-Specific Registers 04" name="UHPHS_INSNREG04" offset="0xA0" rw="RW" size="4">
          <bitfield caption="HCSPARAMS Write" mask="0x00000001" name="HCSPARAMS_W"/>
          <bitfield caption="HCCPARAMS Bits Write" mask="0x00000002" name="HCCPARAMS_BW"/>
          <bitfield caption="Scales Down Port Enumeration Time" mask="0x00000004" name="SDPE_TIME"/>
          <bitfield caption="NAK Reload Fix (Read/Write)" mask="0x00000010" name="NAK_RF"/>
          <bitfield caption="Enable Automatic Feature" mask="0x00000020" name="EN_AutoFunc"/>
        </register>
        <register caption="EHCI Synopsys-Specific Registers 05" name="UHPHS_INSNREG05" offset="0xA4" rw="RW" size="4">
          <bitfield caption="Vendor Status (Software RO)" mask="0x000000FF" name="VStatus"/>
          <bitfield caption="Vendor Control (Software R/W)" mask="0x00000F00" name="VControl"/>
          <bitfield caption="Vendor Control Load Microframe" mask="0x00001000" name="VControlLoadM"/>
          <bitfield caption="Vendor Port (Software R/W)" mask="0x0001E000" name="VPort"/>
          <bitfield caption="Vendor Busy (Software RO)" mask="0x00020000" name="VBusy"/>
        </register>
        <register caption="EHCI Synopsys-Specific Registers 06" name="UHPHS_INSNREG06" offset="0xA8" rw="RW" size="4">
          <bitfield caption="Number of Successful Bursts (read-only)(1)" mask="0x0000000F" name="Nb_Success_Burst"/>
          <bitfield caption="Number of Bursts (read-only)(1)" mask="0x000001F0" name="Nb_Burst"/>
          <bitfield caption="Burst Value (read-only)(1)" mask="0x00000E00" name="HBURST"/>
          <bitfield caption="AHB Error" mask="0x80000000" name="AHB_ERR"/>
        </register>
        <register caption="EHCI Synopsys-Specific Registers 07" name="UHPHS_INSNREG07" offset="0xAC" rw="RW" size="4">
          <bitfield caption="AHB Address (read only)" mask="0xFFFFFFFF" name="AHB_ADDR"/>
        </register>
        <register caption="EHCI Synopsys-Specific Registers 08" name="UHPHS_INSNREG08" offset="0xB0" rw="RW" size="4">
          <bitfield caption="HSIC Enable/Disable" mask="0x00000004" name="HSIC_EN"/>
        </register>
      </register-group>
    </module>
    <module caption="Watchdog Timer" id="6080" name="WDT" version="N">
      <register-group name="WDT">
        <register caption="Control Register" name="WDT_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Watchdog Restart" mask="0x00000001" name="WDRSTT"/>
          <bitfield caption="Lock Mode Register Write Access" mask="0x00000010" name="LOCKMR"/>
          <bitfield caption="Password" mask="0xFF000000" name="KEY" values="WDT_CR__KEY"/>
        </register>
        <register caption="Mode Register" name="WDT_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Watchdog Counter Value" mask="0x00000FFF" name="WDV"/>
          <bitfield caption="Watchdog Fault Interrupt Enable" mask="0x00001000" name="WDFIEN"/>
          <bitfield caption="Watchdog Reset Enable" mask="0x00002000" name="WDRSTEN"/>
          <bitfield caption="Watchdog Disable" mask="0x00008000" name="WDDIS"/>
          <bitfield caption="Watchdog Delta Value" mask="0x0FFF0000" name="WDD"/>
          <bitfield caption="Watchdog Debug Halt" mask="0x10000000" name="WDDBGHLT"/>
          <bitfield caption="Watchdog Idle Halt" mask="0x20000000" name="WDIDLEHLT"/>
        </register>
        <register caption="Status Register" name="WDT_SR" offset="0x08" rw="R" size="4">
          <bitfield caption="Watchdog Underflow (cleared on read)" mask="0x00000001" name="WDUNF"/>
          <bitfield caption="Watchdog Error (cleared on read)" mask="0x00000002" name="WDERR"/>
        </register>
      </register-group>
      <value-group caption="Password" name="WDT_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
    </module>
    <module caption="Extensible DMA Controller" id="11161" name="XDMAC" version="M">
      <register-group name="XDMAC_CHID" size="64">
        <register caption="Channel Interrupt Enable Register" name="XDMAC_CIE" offset="0x00" rw="W" size="4" atomic-op="set:XDMAC_CIM">
          <bitfield caption="End of Block Interrupt Enable Bit" mask="0x00000001" name="BIE"/>
          <bitfield caption="End of Linked List Interrupt Enable Bit" mask="0x00000002" name="LIE"/>
          <bitfield caption="End of Disable Interrupt Enable Bit" mask="0x00000004" name="DIE"/>
          <bitfield caption="End of Flush Interrupt Enable Bit" mask="0x00000008" name="FIE"/>
          <bitfield caption="Read Bus Error Interrupt Enable Bit" mask="0x00000010" name="RBIE"/>
          <bitfield caption="Write Bus Error Interrupt Enable Bit" mask="0x00000020" name="WBIE"/>
          <bitfield caption="Request Overflow Error Interrupt Enable Bit" mask="0x00000040" name="ROIE"/>
        </register>
        <register caption="Channel Interrupt Disable Register" name="XDMAC_CID" offset="0x04" rw="W" size="4" atomic-op="clear:XDMAC_CIM">
          <bitfield caption="End of Block Interrupt Disable Bit" mask="0x00000001" name="BID"/>
          <bitfield caption="End of Linked List Interrupt Disable Bit" mask="0x00000002" name="LID"/>
          <bitfield caption="End of Disable Interrupt Disable Bit" mask="0x00000004" name="DID"/>
          <bitfield caption="End of Flush Interrupt Disable Bit" mask="0x00000008" name="FID"/>
          <bitfield caption="Read Bus Error Interrupt Disable Bit" mask="0x00000010" name="RBEID"/>
          <bitfield caption="Write Bus Error Interrupt Disable Bit" mask="0x00000020" name="WBEID"/>
          <bitfield caption="Request Overflow Error Interrupt Disable Bit" mask="0x00000040" name="ROID"/>
        </register>
        <register caption="Channel Interrupt Mask Register" name="XDMAC_CIM" offset="0x08" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Mask Bit" mask="0x00000001" name="BIM"/>
          <bitfield caption="End of Linked List Interrupt Mask Bit" mask="0x00000002" name="LIM"/>
          <bitfield caption="End of Disable Interrupt Mask Bit" mask="0x00000004" name="DIM"/>
          <bitfield caption="End of Flush Interrupt Mask Bit" mask="0x00000008" name="FIM"/>
          <bitfield caption="Read Bus Error Interrupt Mask Bit" mask="0x00000010" name="RBEIM"/>
          <bitfield caption="Write Bus Error Interrupt Mask Bit" mask="0x00000020" name="WBEIM"/>
          <bitfield caption="Request Overflow Error Interrupt Mask Bit" mask="0x00000040" name="ROIM"/>
        </register>
        <register caption="Channel Interrupt Status Register" name="XDMAC_CIS" offset="0x0C" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Status Bit" mask="0x00000001" name="BIS"/>
          <bitfield caption="End of Linked List Interrupt Status Bit" mask="0x00000002" name="LIS"/>
          <bitfield caption="End of Disable Interrupt Status Bit" mask="0x00000004" name="DIS"/>
          <bitfield caption="End of Flush Interrupt Status Bit" mask="0x00000008" name="FIS"/>
          <bitfield caption="Read Bus Error Interrupt Status Bit" mask="0x00000010" name="RBEIS"/>
          <bitfield caption="Write Bus Error Interrupt Status Bit" mask="0x00000020" name="WBEIS"/>
          <bitfield caption="Request Overflow Error Interrupt Status Bit" mask="0x00000040" name="ROIS"/>
        </register>
        <register caption="Channel Source Address Register" name="XDMAC_CSA" offset="0x10" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SA"/>
        </register>
        <register caption="Channel Destination Address Register" name="XDMAC_CDA" offset="0x14" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DA"/>
        </register>
        <register caption="Channel Next Descriptor Address Register" name="XDMAC_CNDA" offset="0x18" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Interface" mask="0x00000001" name="NDAIF"/>
          <bitfield caption="Channel x Next Descriptor Address" mask="0xFFFFFFFC" name="NDA"/>
        </register>
        <register caption="Channel Next Descriptor Control Register" name="XDMAC_CNDC" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Enable" mask="0x00000001" name="NDE" values="XDMAC_CNDC__NDE"/>
          <bitfield caption="Channel x Next Descriptor Source Update" mask="0x00000002" name="NDSUP" values="XDMAC_CNDC__NDSUP"/>
          <bitfield caption="Channel x Next Descriptor Destination Update" mask="0x00000004" name="NDDUP" values="XDMAC_CNDC__NDDUP"/>
          <bitfield caption="Channel x Next Descriptor View" mask="0x00000018" name="NDVIEW" values="XDMAC_CNDC__NDVIEW"/>
        </register>
        <register caption="Channel Microblock Control Register" name="XDMAC_CUBC" offset="0x20" rw="RW" size="4">
          <bitfield caption="Channel x Microblock Length" mask="0x00FFFFFF" name="UBLEN"/>
        </register>
        <register caption="Channel Block Control Register" name="XDMAC_CBC" offset="0x24" rw="RW" size="4">
          <bitfield caption="Channel x Block Length" mask="0x00000FFF" name="BLEN"/>
        </register>
        <register caption="Channel Configuration Register" name="XDMAC_CC" offset="0x28" rw="RW" size="4">
          <bitfield caption="Channel x Transfer Type" mask="0x00000001" name="TYPE" values="XDMAC_CC__TYPE"/>
          <bitfield caption="Channel x Memory Burst Size" mask="0x00000006" name="MBSIZE" values="XDMAC_CC__MBSIZE"/>
          <bitfield caption="Channel x Synchronization" mask="0x00000010" name="DSYNC" values="XDMAC_CC__DSYNC"/>
          <bitfield caption="Channel x Protection" mask="0x00000020" name="PROT" values="XDMAC_CC__PROT"/>
          <bitfield caption="Channel x Software Request Trigger" mask="0x00000040" name="SWREQ" values="XDMAC_CC__SWREQ"/>
          <bitfield caption="Channel x Fill Block of Memory" mask="0x00000080" name="MEMSET" values="XDMAC_CC__MEMSET"/>
          <bitfield caption="Channel x Chunk Size" mask="0x00000700" name="CSIZE" values="XDMAC_CC__CSIZE"/>
          <bitfield caption="Channel x Data Width" mask="0x00001800" name="DWIDTH" values="XDMAC_CC__DWIDTH"/>
          <bitfield caption="Channel x Source Interface Identifier" mask="0x00002000" name="SIF" values="XDMAC_CC__SIF"/>
          <bitfield caption="Channel x Destination Interface Identifier" mask="0x00004000" name="DIF" values="XDMAC_CC__DIF"/>
          <bitfield caption="Channel x Source Addressing Mode" mask="0x00030000" name="SAM" values="XDMAC_CC__SAM"/>
          <bitfield caption="Channel x Destination Addressing Mode" mask="0x000C0000" name="DAM" values="XDMAC_CC__DAM"/>
          <bitfield caption="Channel Initialization Done (this bit is read-only)" mask="0x00200000" name="INITD" values="XDMAC_CC__INITD"/>
          <bitfield caption="Read in Progress (this bit is read-only)" mask="0x00400000" name="RDIP" values="XDMAC_CC__RDIP"/>
          <bitfield caption="Write in Progress (this bit is read-only)" mask="0x00800000" name="WRIP" values="XDMAC_CC__WRIP"/>
          <bitfield caption="Channel x Peripheral Hardware Request Line Identifier" mask="0x7F000000" name="PERID" values="XDMAC_CC__PERID"/>
        </register>
        <register caption="Channel Data Stride Memory Set Pattern" name="XDMAC_CDS_MSP" offset="0x2C" rw="RW" size="4">
          <bitfield caption="Channel x Source Data stride or Memory Set Pattern" mask="0x0000FFFF" name="SDS_MSP"/>
          <bitfield caption="Channel x Destination Data Stride or Memory Set Pattern" mask="0xFFFF0000" name="DDS_MSP"/>
        </register>
        <register caption="Channel Source Microblock Stride" name="XDMAC_CSUS" offset="0x30" rw="RW" size="4">
          <bitfield caption="Channel x Source Microblock Stride" mask="0x00FFFFFF" name="SUBS"/>
        </register>
        <register caption="Channel Destination Microblock Stride" name="XDMAC_CDUS" offset="0x34" rw="RW" size="4">
          <bitfield caption="Channel x Destination Microblock Stride" mask="0x00FFFFFF" name="DUBS"/>
        </register>
      </register-group>
      <register-group name="XDMAC">
        <register caption="Global Type Register" name="XDMAC_GTYPE" offset="0x00" rw="R" size="4">
          <bitfield caption="Number of Channels Minus One" mask="0x0000001F" name="NB_CH"/>
          <bitfield caption="Number of Bytes" mask="0x0000FFE0" name="FIFO_SZ"/>
          <bitfield caption="Number of Peripheral Requests Minus One" mask="0x007F0000" name="NB_REQ"/>
        </register>
        <register caption="Global Configuration Register" name="XDMAC_GCFG" offset="0x04" rw="RW" size="4">
          <bitfield caption="Configuration Registers Clock Gating Disable" mask="0x00000001" name="CGDISREG"/>
          <bitfield caption="Pipeline Clock Gating Disable" mask="0x00000002" name="CGDISPIPE"/>
          <bitfield caption="FIFO Clock Gating Disable" mask="0x00000004" name="CGDISFIFO"/>
          <bitfield caption="Bus Interface Clock Gating Disable" mask="0x00000008" name="CGDISIF"/>
          <bitfield caption="Boundary X Kilobyte Enable" mask="0x00000100" name="BXKBEN"/>
        </register>
        <register caption="Global Weighted Arbiter Configuration Register" name="XDMAC_GWAC" offset="0x08" rw="RW" size="4">
          <bitfield caption="Pool Weight 0" mask="0x0000000F" name="PW0"/>
          <bitfield caption="Pool Weight 1" mask="0x000000F0" name="PW1"/>
          <bitfield caption="Pool Weight 2" mask="0x00000F00" name="PW2"/>
          <bitfield caption="Pool Weight 3" mask="0x0000F000" name="PW3"/>
        </register>
        <register caption="Global Interrupt Enable Register" name="XDMAC_GIE" offset="0x0C" rw="W" size="4" atomic-op="set:XDMAC_GIM">
          <bitfield caption="XDMAC Channel 0 Interrupt Enable Bit" mask="0x00000001" name="IE0"/>
          <bitfield caption="XDMAC Channel 1 Interrupt Enable Bit" mask="0x00000002" name="IE1"/>
          <bitfield caption="XDMAC Channel 2 Interrupt Enable Bit" mask="0x00000004" name="IE2"/>
          <bitfield caption="XDMAC Channel 3 Interrupt Enable Bit" mask="0x00000008" name="IE3"/>
          <bitfield caption="XDMAC Channel 4 Interrupt Enable Bit" mask="0x00000010" name="IE4"/>
          <bitfield caption="XDMAC Channel 5 Interrupt Enable Bit" mask="0x00000020" name="IE5"/>
          <bitfield caption="XDMAC Channel 6 Interrupt Enable Bit" mask="0x00000040" name="IE6"/>
          <bitfield caption="XDMAC Channel 7 Interrupt Enable Bit" mask="0x00000080" name="IE7"/>
          <bitfield caption="XDMAC Channel 8 Interrupt Enable Bit" mask="0x00000100" name="IE8"/>
          <bitfield caption="XDMAC Channel 9 Interrupt Enable Bit" mask="0x00000200" name="IE9"/>
          <bitfield caption="XDMAC Channel 10 Interrupt Enable Bit" mask="0x00000400" name="IE10"/>
          <bitfield caption="XDMAC Channel 11 Interrupt Enable Bit" mask="0x00000800" name="IE11"/>
          <bitfield caption="XDMAC Channel 12 Interrupt Enable Bit" mask="0x00001000" name="IE12"/>
          <bitfield caption="XDMAC Channel 13 Interrupt Enable Bit" mask="0x00002000" name="IE13"/>
          <bitfield caption="XDMAC Channel 14 Interrupt Enable Bit" mask="0x00004000" name="IE14"/>
          <bitfield caption="XDMAC Channel 15 Interrupt Enable Bit" mask="0x00008000" name="IE15"/>
        </register>
        <register caption="Global Interrupt Disable Register" name="XDMAC_GID" offset="0x10" rw="W" size="4" atomic-op="clear:XDMAC_GIM">
          <bitfield caption="XDMAC Channel 0 Interrupt Disable Bit" mask="0x00000001" name="ID0"/>
          <bitfield caption="XDMAC Channel 1 Interrupt Disable Bit" mask="0x00000002" name="ID1"/>
          <bitfield caption="XDMAC Channel 2 Interrupt Disable Bit" mask="0x00000004" name="ID2"/>
          <bitfield caption="XDMAC Channel 3 Interrupt Disable Bit" mask="0x00000008" name="ID3"/>
          <bitfield caption="XDMAC Channel 4 Interrupt Disable Bit" mask="0x00000010" name="ID4"/>
          <bitfield caption="XDMAC Channel 5 Interrupt Disable Bit" mask="0x00000020" name="ID5"/>
          <bitfield caption="XDMAC Channel 6 Interrupt Disable Bit" mask="0x00000040" name="ID6"/>
          <bitfield caption="XDMAC Channel 7 Interrupt Disable Bit" mask="0x00000080" name="ID7"/>
          <bitfield caption="XDMAC Channel 8 Interrupt Disable Bit" mask="0x00000100" name="ID8"/>
          <bitfield caption="XDMAC Channel 9 Interrupt Disable Bit" mask="0x00000200" name="ID9"/>
          <bitfield caption="XDMAC Channel 10 Interrupt Disable Bit" mask="0x00000400" name="ID10"/>
          <bitfield caption="XDMAC Channel 11 Interrupt Disable Bit" mask="0x00000800" name="ID11"/>
          <bitfield caption="XDMAC Channel 12 Interrupt Disable Bit" mask="0x00001000" name="ID12"/>
          <bitfield caption="XDMAC Channel 13 Interrupt Disable Bit" mask="0x00002000" name="ID13"/>
          <bitfield caption="XDMAC Channel 14 Interrupt Disable Bit" mask="0x00004000" name="ID14"/>
          <bitfield caption="XDMAC Channel 15 Interrupt Disable Bit" mask="0x00008000" name="ID15"/>
        </register>
        <register caption="Global Interrupt Mask Register" name="XDMAC_GIM" offset="0x14" rw="R" size="4">
          <bitfield caption="XDMAC Channel 0 Interrupt Mask Bit" mask="0x00000001" name="IM0"/>
          <bitfield caption="XDMAC Channel 1 Interrupt Mask Bit" mask="0x00000002" name="IM1"/>
          <bitfield caption="XDMAC Channel 2 Interrupt Mask Bit" mask="0x00000004" name="IM2"/>
          <bitfield caption="XDMAC Channel 3 Interrupt Mask Bit" mask="0x00000008" name="IM3"/>
          <bitfield caption="XDMAC Channel 4 Interrupt Mask Bit" mask="0x00000010" name="IM4"/>
          <bitfield caption="XDMAC Channel 5 Interrupt Mask Bit" mask="0x00000020" name="IM5"/>
          <bitfield caption="XDMAC Channel 6 Interrupt Mask Bit" mask="0x00000040" name="IM6"/>
          <bitfield caption="XDMAC Channel 7 Interrupt Mask Bit" mask="0x00000080" name="IM7"/>
          <bitfield caption="XDMAC Channel 8 Interrupt Mask Bit" mask="0x00000100" name="IM8"/>
          <bitfield caption="XDMAC Channel 9 Interrupt Mask Bit" mask="0x00000200" name="IM9"/>
          <bitfield caption="XDMAC Channel 10 Interrupt Mask Bit" mask="0x00000400" name="IM10"/>
          <bitfield caption="XDMAC Channel 11 Interrupt Mask Bit" mask="0x00000800" name="IM11"/>
          <bitfield caption="XDMAC Channel 12 Interrupt Mask Bit" mask="0x00001000" name="IM12"/>
          <bitfield caption="XDMAC Channel 13 Interrupt Mask Bit" mask="0x00002000" name="IM13"/>
          <bitfield caption="XDMAC Channel 14 Interrupt Mask Bit" mask="0x00004000" name="IM14"/>
          <bitfield caption="XDMAC Channel 15 Interrupt Mask Bit" mask="0x00008000" name="IM15"/>
        </register>
        <register caption="Global Interrupt Status Register" name="XDMAC_GIS" offset="0x18" rw="R" size="4">
          <bitfield caption="XDMAC Channel 0 Interrupt Status Bit" mask="0x00000001" name="IS0"/>
          <bitfield caption="XDMAC Channel 1 Interrupt Status Bit" mask="0x00000002" name="IS1"/>
          <bitfield caption="XDMAC Channel 2 Interrupt Status Bit" mask="0x00000004" name="IS2"/>
          <bitfield caption="XDMAC Channel 3 Interrupt Status Bit" mask="0x00000008" name="IS3"/>
          <bitfield caption="XDMAC Channel 4 Interrupt Status Bit" mask="0x00000010" name="IS4"/>
          <bitfield caption="XDMAC Channel 5 Interrupt Status Bit" mask="0x00000020" name="IS5"/>
          <bitfield caption="XDMAC Channel 6 Interrupt Status Bit" mask="0x00000040" name="IS6"/>
          <bitfield caption="XDMAC Channel 7 Interrupt Status Bit" mask="0x00000080" name="IS7"/>
          <bitfield caption="XDMAC Channel 8 Interrupt Status Bit" mask="0x00000100" name="IS8"/>
          <bitfield caption="XDMAC Channel 9 Interrupt Status Bit" mask="0x00000200" name="IS9"/>
          <bitfield caption="XDMAC Channel 10 Interrupt Status Bit" mask="0x00000400" name="IS10"/>
          <bitfield caption="XDMAC Channel 11 Interrupt Status Bit" mask="0x00000800" name="IS11"/>
          <bitfield caption="XDMAC Channel 12 Interrupt Status Bit" mask="0x00001000" name="IS12"/>
          <bitfield caption="XDMAC Channel 13 Interrupt Status Bit" mask="0x00002000" name="IS13"/>
          <bitfield caption="XDMAC Channel 14 Interrupt Status Bit" mask="0x00004000" name="IS14"/>
          <bitfield caption="XDMAC Channel 15 Interrupt Status Bit" mask="0x00008000" name="IS15"/>
        </register>
        <register caption="Global Channel Enable Register" name="XDMAC_GE" offset="0x1C" rw="W" size="4" atomic-op="set:XDMAC_GS">
          <bitfield caption="XDMAC Channel 0 Enable Bit" mask="0x00000001" name="EN0"/>
          <bitfield caption="XDMAC Channel 1 Enable Bit" mask="0x00000002" name="EN1"/>
          <bitfield caption="XDMAC Channel 2 Enable Bit" mask="0x00000004" name="EN2"/>
          <bitfield caption="XDMAC Channel 3 Enable Bit" mask="0x00000008" name="EN3"/>
          <bitfield caption="XDMAC Channel 4 Enable Bit" mask="0x00000010" name="EN4"/>
          <bitfield caption="XDMAC Channel 5 Enable Bit" mask="0x00000020" name="EN5"/>
          <bitfield caption="XDMAC Channel 6 Enable Bit" mask="0x00000040" name="EN6"/>
          <bitfield caption="XDMAC Channel 7 Enable Bit" mask="0x00000080" name="EN7"/>
          <bitfield caption="XDMAC Channel 8 Enable Bit" mask="0x00000100" name="EN8"/>
          <bitfield caption="XDMAC Channel 9 Enable Bit" mask="0x00000200" name="EN9"/>
          <bitfield caption="XDMAC Channel 10 Enable Bit" mask="0x00000400" name="EN10"/>
          <bitfield caption="XDMAC Channel 11 Enable Bit" mask="0x00000800" name="EN11"/>
          <bitfield caption="XDMAC Channel 12 Enable Bit" mask="0x00001000" name="EN12"/>
          <bitfield caption="XDMAC Channel 13 Enable Bit" mask="0x00002000" name="EN13"/>
          <bitfield caption="XDMAC Channel 14 Enable Bit" mask="0x00004000" name="EN14"/>
          <bitfield caption="XDMAC Channel 15 Enable Bit" mask="0x00008000" name="EN15"/>
        </register>
        <register caption="Global Channel Disable Register" name="XDMAC_GD" offset="0x20" rw="W" size="4" atomic-op="clear:XDMAC_GS">
          <bitfield caption="XDMAC Channel 0 Disable Bit" mask="0x00000001" name="DI0"/>
          <bitfield caption="XDMAC Channel 1 Disable Bit" mask="0x00000002" name="DI1"/>
          <bitfield caption="XDMAC Channel 2 Disable Bit" mask="0x00000004" name="DI2"/>
          <bitfield caption="XDMAC Channel 3 Disable Bit" mask="0x00000008" name="DI3"/>
          <bitfield caption="XDMAC Channel 4 Disable Bit" mask="0x00000010" name="DI4"/>
          <bitfield caption="XDMAC Channel 5 Disable Bit" mask="0x00000020" name="DI5"/>
          <bitfield caption="XDMAC Channel 6 Disable Bit" mask="0x00000040" name="DI6"/>
          <bitfield caption="XDMAC Channel 7 Disable Bit" mask="0x00000080" name="DI7"/>
          <bitfield caption="XDMAC Channel 8 Disable Bit" mask="0x00000100" name="DI8"/>
          <bitfield caption="XDMAC Channel 9 Disable Bit" mask="0x00000200" name="DI9"/>
          <bitfield caption="XDMAC Channel 10 Disable Bit" mask="0x00000400" name="DI10"/>
          <bitfield caption="XDMAC Channel 11 Disable Bit" mask="0x00000800" name="DI11"/>
          <bitfield caption="XDMAC Channel 12 Disable Bit" mask="0x00001000" name="DI12"/>
          <bitfield caption="XDMAC Channel 13 Disable Bit" mask="0x00002000" name="DI13"/>
          <bitfield caption="XDMAC Channel 14 Disable Bit" mask="0x00004000" name="DI14"/>
          <bitfield caption="XDMAC Channel 15 Disable Bit" mask="0x00008000" name="DI15"/>
        </register>
        <register caption="Global Channel Status Register" name="XDMAC_GS" offset="0x24" rw="R" size="4">
          <bitfield caption="XDMAC Channel 0 Status Bit" mask="0x00000001" name="ST0"/>
          <bitfield caption="XDMAC Channel 1 Status Bit" mask="0x00000002" name="ST1"/>
          <bitfield caption="XDMAC Channel 2 Status Bit" mask="0x00000004" name="ST2"/>
          <bitfield caption="XDMAC Channel 3 Status Bit" mask="0x00000008" name="ST3"/>
          <bitfield caption="XDMAC Channel 4 Status Bit" mask="0x00000010" name="ST4"/>
          <bitfield caption="XDMAC Channel 5 Status Bit" mask="0x00000020" name="ST5"/>
          <bitfield caption="XDMAC Channel 6 Status Bit" mask="0x00000040" name="ST6"/>
          <bitfield caption="XDMAC Channel 7 Status Bit" mask="0x00000080" name="ST7"/>
          <bitfield caption="XDMAC Channel 8 Status Bit" mask="0x00000100" name="ST8"/>
          <bitfield caption="XDMAC Channel 9 Status Bit" mask="0x00000200" name="ST9"/>
          <bitfield caption="XDMAC Channel 10 Status Bit" mask="0x00000400" name="ST10"/>
          <bitfield caption="XDMAC Channel 11 Status Bit" mask="0x00000800" name="ST11"/>
          <bitfield caption="XDMAC Channel 12 Status Bit" mask="0x00001000" name="ST12"/>
          <bitfield caption="XDMAC Channel 13 Status Bit" mask="0x00002000" name="ST13"/>
          <bitfield caption="XDMAC Channel 14 Status Bit" mask="0x00004000" name="ST14"/>
          <bitfield caption="XDMAC Channel 15 Status Bit" mask="0x00008000" name="ST15"/>
        </register>
        <register caption="Global Channel Read Suspend Register" name="XDMAC_GRS" offset="0x28" rw="RW" size="4">
          <bitfield caption="XDMAC Channel 0 Read Suspend Bit" mask="0x00000001" name="RS0"/>
          <bitfield caption="XDMAC Channel 1 Read Suspend Bit" mask="0x00000002" name="RS1"/>
          <bitfield caption="XDMAC Channel 2 Read Suspend Bit" mask="0x00000004" name="RS2"/>
          <bitfield caption="XDMAC Channel 3 Read Suspend Bit" mask="0x00000008" name="RS3"/>
          <bitfield caption="XDMAC Channel 4 Read Suspend Bit" mask="0x00000010" name="RS4"/>
          <bitfield caption="XDMAC Channel 5 Read Suspend Bit" mask="0x00000020" name="RS5"/>
          <bitfield caption="XDMAC Channel 6 Read Suspend Bit" mask="0x00000040" name="RS6"/>
          <bitfield caption="XDMAC Channel 7 Read Suspend Bit" mask="0x00000080" name="RS7"/>
          <bitfield caption="XDMAC Channel 8 Read Suspend Bit" mask="0x00000100" name="RS8"/>
          <bitfield caption="XDMAC Channel 9 Read Suspend Bit" mask="0x00000200" name="RS9"/>
          <bitfield caption="XDMAC Channel 10 Read Suspend Bit" mask="0x00000400" name="RS10"/>
          <bitfield caption="XDMAC Channel 11 Read Suspend Bit" mask="0x00000800" name="RS11"/>
          <bitfield caption="XDMAC Channel 12 Read Suspend Bit" mask="0x00001000" name="RS12"/>
          <bitfield caption="XDMAC Channel 13 Read Suspend Bit" mask="0x00002000" name="RS13"/>
          <bitfield caption="XDMAC Channel 14 Read Suspend Bit" mask="0x00004000" name="RS14"/>
          <bitfield caption="XDMAC Channel 15 Read Suspend Bit" mask="0x00008000" name="RS15"/>
        </register>
        <register caption="Global Channel Write Suspend Register" name="XDMAC_GWS" offset="0x2C" rw="RW" size="4">
          <bitfield caption="XDMAC Channel 0 Write Suspend Bit" mask="0x00000001" name="WS0"/>
          <bitfield caption="XDMAC Channel 1 Write Suspend Bit" mask="0x00000002" name="WS1"/>
          <bitfield caption="XDMAC Channel 2 Write Suspend Bit" mask="0x00000004" name="WS2"/>
          <bitfield caption="XDMAC Channel 3 Write Suspend Bit" mask="0x00000008" name="WS3"/>
          <bitfield caption="XDMAC Channel 4 Write Suspend Bit" mask="0x00000010" name="WS4"/>
          <bitfield caption="XDMAC Channel 5 Write Suspend Bit" mask="0x00000020" name="WS5"/>
          <bitfield caption="XDMAC Channel 6 Write Suspend Bit" mask="0x00000040" name="WS6"/>
          <bitfield caption="XDMAC Channel 7 Write Suspend Bit" mask="0x00000080" name="WS7"/>
          <bitfield caption="XDMAC Channel 8 Write Suspend Bit" mask="0x00000100" name="WS8"/>
          <bitfield caption="XDMAC Channel 9 Write Suspend Bit" mask="0x00000200" name="WS9"/>
          <bitfield caption="XDMAC Channel 10 Write Suspend Bit" mask="0x00000400" name="WS10"/>
          <bitfield caption="XDMAC Channel 11 Write Suspend Bit" mask="0x00000800" name="WS11"/>
          <bitfield caption="XDMAC Channel 12 Write Suspend Bit" mask="0x00001000" name="WS12"/>
          <bitfield caption="XDMAC Channel 13 Write Suspend Bit" mask="0x00002000" name="WS13"/>
          <bitfield caption="XDMAC Channel 14 Write Suspend Bit" mask="0x00004000" name="WS14"/>
          <bitfield caption="XDMAC Channel 15 Write Suspend Bit" mask="0x00008000" name="WS15"/>
        </register>
        <register caption="Global Channel Read Write Suspend Register" name="XDMAC_GRWS" offset="0x30" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Read Write Suspend Bit" mask="0x00000001" name="RWS0"/>
          <bitfield caption="XDMAC Channel 1 Read Write Suspend Bit" mask="0x00000002" name="RWS1"/>
          <bitfield caption="XDMAC Channel 2 Read Write Suspend Bit" mask="0x00000004" name="RWS2"/>
          <bitfield caption="XDMAC Channel 3 Read Write Suspend Bit" mask="0x00000008" name="RWS3"/>
          <bitfield caption="XDMAC Channel 4 Read Write Suspend Bit" mask="0x00000010" name="RWS4"/>
          <bitfield caption="XDMAC Channel 5 Read Write Suspend Bit" mask="0x00000020" name="RWS5"/>
          <bitfield caption="XDMAC Channel 6 Read Write Suspend Bit" mask="0x00000040" name="RWS6"/>
          <bitfield caption="XDMAC Channel 7 Read Write Suspend Bit" mask="0x00000080" name="RWS7"/>
          <bitfield caption="XDMAC Channel 8 Read Write Suspend Bit" mask="0x00000100" name="RWS8"/>
          <bitfield caption="XDMAC Channel 9 Read Write Suspend Bit" mask="0x00000200" name="RWS9"/>
          <bitfield caption="XDMAC Channel 10 Read Write Suspend Bit" mask="0x00000400" name="RWS10"/>
          <bitfield caption="XDMAC Channel 11 Read Write Suspend Bit" mask="0x00000800" name="RWS11"/>
          <bitfield caption="XDMAC Channel 12 Read Write Suspend Bit" mask="0x00001000" name="RWS12"/>
          <bitfield caption="XDMAC Channel 13 Read Write Suspend Bit" mask="0x00002000" name="RWS13"/>
          <bitfield caption="XDMAC Channel 14 Read Write Suspend Bit" mask="0x00004000" name="RWS14"/>
          <bitfield caption="XDMAC Channel 15 Read Write Suspend Bit" mask="0x00008000" name="RWS15"/>
        </register>
        <register caption="Global Channel Read Write Resume Register" name="XDMAC_GRWR" offset="0x34" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Read Write Resume Bit" mask="0x00000001" name="RWR0"/>
          <bitfield caption="XDMAC Channel 1 Read Write Resume Bit" mask="0x00000002" name="RWR1"/>
          <bitfield caption="XDMAC Channel 2 Read Write Resume Bit" mask="0x00000004" name="RWR2"/>
          <bitfield caption="XDMAC Channel 3 Read Write Resume Bit" mask="0x00000008" name="RWR3"/>
          <bitfield caption="XDMAC Channel 4 Read Write Resume Bit" mask="0x00000010" name="RWR4"/>
          <bitfield caption="XDMAC Channel 5 Read Write Resume Bit" mask="0x00000020" name="RWR5"/>
          <bitfield caption="XDMAC Channel 6 Read Write Resume Bit" mask="0x00000040" name="RWR6"/>
          <bitfield caption="XDMAC Channel 7 Read Write Resume Bit" mask="0x00000080" name="RWR7"/>
          <bitfield caption="XDMAC Channel 8 Read Write Resume Bit" mask="0x00000100" name="RWR8"/>
          <bitfield caption="XDMAC Channel 9 Read Write Resume Bit" mask="0x00000200" name="RWR9"/>
          <bitfield caption="XDMAC Channel 10 Read Write Resume Bit" mask="0x00000400" name="RWR10"/>
          <bitfield caption="XDMAC Channel 11 Read Write Resume Bit" mask="0x00000800" name="RWR11"/>
          <bitfield caption="XDMAC Channel 12 Read Write Resume Bit" mask="0x00001000" name="RWR12"/>
          <bitfield caption="XDMAC Channel 13 Read Write Resume Bit" mask="0x00002000" name="RWR13"/>
          <bitfield caption="XDMAC Channel 14 Read Write Resume Bit" mask="0x00004000" name="RWR14"/>
          <bitfield caption="XDMAC Channel 15 Read Write Resume Bit" mask="0x00008000" name="RWR15"/>
        </register>
        <register caption="Global Channel Software Request Register" name="XDMAC_GSWR" offset="0x38" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Software Request Bit" mask="0x00000001" name="SWREQ0"/>
          <bitfield caption="XDMAC Channel 1 Software Request Bit" mask="0x00000002" name="SWREQ1"/>
          <bitfield caption="XDMAC Channel 2 Software Request Bit" mask="0x00000004" name="SWREQ2"/>
          <bitfield caption="XDMAC Channel 3 Software Request Bit" mask="0x00000008" name="SWREQ3"/>
          <bitfield caption="XDMAC Channel 4 Software Request Bit" mask="0x00000010" name="SWREQ4"/>
          <bitfield caption="XDMAC Channel 5 Software Request Bit" mask="0x00000020" name="SWREQ5"/>
          <bitfield caption="XDMAC Channel 6 Software Request Bit" mask="0x00000040" name="SWREQ6"/>
          <bitfield caption="XDMAC Channel 7 Software Request Bit" mask="0x00000080" name="SWREQ7"/>
          <bitfield caption="XDMAC Channel 8 Software Request Bit" mask="0x00000100" name="SWREQ8"/>
          <bitfield caption="XDMAC Channel 9 Software Request Bit" mask="0x00000200" name="SWREQ9"/>
          <bitfield caption="XDMAC Channel 10 Software Request Bit" mask="0x00000400" name="SWREQ10"/>
          <bitfield caption="XDMAC Channel 11 Software Request Bit" mask="0x00000800" name="SWREQ11"/>
          <bitfield caption="XDMAC Channel 12 Software Request Bit" mask="0x00001000" name="SWREQ12"/>
          <bitfield caption="XDMAC Channel 13 Software Request Bit" mask="0x00002000" name="SWREQ13"/>
          <bitfield caption="XDMAC Channel 14 Software Request Bit" mask="0x00004000" name="SWREQ14"/>
          <bitfield caption="XDMAC Channel 15 Software Request Bit" mask="0x00008000" name="SWREQ15"/>
        </register>
        <register caption="Global Channel Software Request Status Register" name="XDMAC_GSWS" offset="0x3C" rw="R" size="4">
          <bitfield caption="XDMAC Channel 0 Software Request Status Bit" mask="0x00000001" name="SWRS0"/>
          <bitfield caption="XDMAC Channel 1 Software Request Status Bit" mask="0x00000002" name="SWRS1"/>
          <bitfield caption="XDMAC Channel 2 Software Request Status Bit" mask="0x00000004" name="SWRS2"/>
          <bitfield caption="XDMAC Channel 3 Software Request Status Bit" mask="0x00000008" name="SWRS3"/>
          <bitfield caption="XDMAC Channel 4 Software Request Status Bit" mask="0x00000010" name="SWRS4"/>
          <bitfield caption="XDMAC Channel 5 Software Request Status Bit" mask="0x00000020" name="SWRS5"/>
          <bitfield caption="XDMAC Channel 6 Software Request Status Bit" mask="0x00000040" name="SWRS6"/>
          <bitfield caption="XDMAC Channel 7 Software Request Status Bit" mask="0x00000080" name="SWRS7"/>
          <bitfield caption="XDMAC Channel 8 Software Request Status Bit" mask="0x00000100" name="SWRS8"/>
          <bitfield caption="XDMAC Channel 9 Software Request Status Bit" mask="0x00000200" name="SWRS9"/>
          <bitfield caption="XDMAC Channel 10 Software Request Status Bit" mask="0x00000400" name="SWRS10"/>
          <bitfield caption="XDMAC Channel 11 Software Request Status Bit" mask="0x00000800" name="SWRS11"/>
          <bitfield caption="XDMAC Channel 12 Software Request Status Bit" mask="0x00001000" name="SWRS12"/>
          <bitfield caption="XDMAC Channel 13 Software Request Status Bit" mask="0x00002000" name="SWRS13"/>
          <bitfield caption="XDMAC Channel 14 Software Request Status Bit" mask="0x00004000" name="SWRS14"/>
          <bitfield caption="XDMAC Channel 15 Software Request Status Bit" mask="0x00008000" name="SWRS15"/>
        </register>
        <register caption="Global Channel Software Flush Request Register" name="XDMAC_GSWF" offset="0x40" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Software Flush Request Bit" mask="0x00000001" name="SWF0"/>
          <bitfield caption="XDMAC Channel 1 Software Flush Request Bit" mask="0x00000002" name="SWF1"/>
          <bitfield caption="XDMAC Channel 2 Software Flush Request Bit" mask="0x00000004" name="SWF2"/>
          <bitfield caption="XDMAC Channel 3 Software Flush Request Bit" mask="0x00000008" name="SWF3"/>
          <bitfield caption="XDMAC Channel 4 Software Flush Request Bit" mask="0x00000010" name="SWF4"/>
          <bitfield caption="XDMAC Channel 5 Software Flush Request Bit" mask="0x00000020" name="SWF5"/>
          <bitfield caption="XDMAC Channel 6 Software Flush Request Bit" mask="0x00000040" name="SWF6"/>
          <bitfield caption="XDMAC Channel 7 Software Flush Request Bit" mask="0x00000080" name="SWF7"/>
          <bitfield caption="XDMAC Channel 8 Software Flush Request Bit" mask="0x00000100" name="SWF8"/>
          <bitfield caption="XDMAC Channel 9 Software Flush Request Bit" mask="0x00000200" name="SWF9"/>
          <bitfield caption="XDMAC Channel 10 Software Flush Request Bit" mask="0x00000400" name="SWF10"/>
          <bitfield caption="XDMAC Channel 11 Software Flush Request Bit" mask="0x00000800" name="SWF11"/>
          <bitfield caption="XDMAC Channel 12 Software Flush Request Bit" mask="0x00001000" name="SWF12"/>
          <bitfield caption="XDMAC Channel 13 Software Flush Request Bit" mask="0x00002000" name="SWF13"/>
          <bitfield caption="XDMAC Channel 14 Software Flush Request Bit" mask="0x00004000" name="SWF14"/>
          <bitfield caption="XDMAC Channel 15 Software Flush Request Bit" mask="0x00008000" name="SWF15"/>
        </register>
        <register-group caption="Channel Intterupt Enable Register" count="16" name="XDMAC_CHID" name-in-module="XDMAC_CHID" offset="0x50" size="64"/>
      </register-group>
      <value-group caption="Channel x Next Descriptor Enable" name="XDMAC_CNDC__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="Channel x Next Descriptor Source Update" name="XDMAC_CNDC__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="Channel x Next Descriptor Destination Update" name="XDMAC_CNDC__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="Channel x Next Descriptor View" name="XDMAC_CNDC__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="Channel x Transfer Type" name="XDMAC_CC__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="Channel x Memory Burst Size" name="XDMAC_CC__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="Channel x Synchronization" name="XDMAC_CC__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="Channel x Protection" name="XDMAC_CC__PROT">
        <value caption="Channel is secured." name="SEC" value="0"/>
        <value caption="Channel is unsecured." name="UNSEC" value="1"/>
      </value-group>
      <value-group caption="Channel x Software Request Trigger" name="XDMAC_CC__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="Channel x Fill Block of Memory" name="XDMAC_CC__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="Channel x Chunk Size" name="XDMAC_CC__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="Channel x Data Width" name="XDMAC_CC__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
        <value caption="The data size is set to 64 bits" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="Channel x Source Interface Identifier" name="XDMAC_CC__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="Channel x Destination Interface Identifier" name="XDMAC_CC__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="Channel x Source Addressing Mode" name="XDMAC_CC__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="Channel x Destination Addressing Mode" name="XDMAC_CC__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="Channel Initialization Done (this bit is read-only)" name="XDMAC_CC__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="Read in Progress (this bit is read-only)" name="XDMAC_CC__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="Write in Progress (this bit is read-only)" name="XDMAC_CC__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC__PERID">
        <value caption="TWIHS0_TX" name="THIHS0_TX" value="0"/>
        <value caption="TWIHS0_RX" name="THIHS0_RX" value="1"/>
        <value caption="TWIHS1_TX" name="THIHS1_TX" value="2"/>
        <value caption="TWIHS1_RX" name="THIHS1_RX" value="3"/>
        <value caption="QSPI0_TX" name="QSPI0_TX" value="4"/>
        <value caption="QSPI0_RX" name="QSPI0_RX" value="5"/>
        <value caption="SPI0_TX" name="SPI0_TX" value="6"/>
        <value caption="SPI0_RX" name="SPI0_RX" value="7"/>
        <value caption="SPI1_TX" name="SPI1_TX" value="8"/>
        <value caption="SPI1_RX" name="SPI1_RX" value="9"/>
        <value caption="PWM" name="PWM" value="10"/>
        <value caption="FLEXCOM0_TX" name="FLEXCOM0_TX" value="11"/>
        <value caption="FLEXCOM0_RX" name="FLEXCOM0_RX" value="12"/>
        <value caption="FLEXCOM1_TX" name="FLEXCOM1_TX" value="13"/>
        <value caption="FLEXCOM1_RX" name="FLEXCOM1_RX" value="14"/>
        <value caption="FLEXCOM2_TX" name="FLEXCOM2_TX" value="15"/>
        <value caption="FLEXCOM2_RX" name="FLEXCOM2_RX" value="16"/>
        <value caption="FLEXCOM3_TX" name="FLEXCOM3_TX" value="17"/>
        <value caption="FLEXCOM3_RX" name="FLEXCOM3_RX" value="18"/>
        <value caption="FLEXCOM4_TX" name="FLEXCOM4_TX" value="19"/>
        <value caption="FLEXCOM4_RX" name="FLEXCOM4_RX" value="20"/>
        <value caption="SSC0_TX" name="SSC0_TX" value="21"/>
        <value caption="SSC0_RX" name="SSC0_RX" value="22"/>
        <value caption="SSC1_TX" name="SSC1_TX" value="23"/>
        <value caption="SSC1_RX" name="SSC1_RX" value="24"/>
        <value caption="ADC" name="ADC" value="25"/>
        <value caption="AES_TX" name="AES_TX" value="26"/>
        <value caption="AES_RX" name="AES_RX" value="27"/>
        <value caption="TDES_TX" name="TDES_TX" value="28"/>
        <value caption="TDES_RX" name="TDES_RX" value="29"/>
        <value caption="SHA" name="SHA" value="30"/>
        <value caption="I2SC0_TX" name="I2SC0_TX" value="31"/>
        <value caption="I2SC0_RX" name="I2SC0_RX" value="32"/>
        <value caption="I2SC1_TX" name="I2SC1_TX" value="33"/>
        <value caption="I2SC1_RX" name="I2SC1_RX" value="34"/>
        <value caption="UART0_TX" name="UART0_TX" value="35"/>
        <value caption="UART0_RX" name="UART0_RX" value="36"/>
        <value caption="UART1_TX" name="UART1_TX" value="37"/>
        <value caption="UART1_RX" name="UART1_RX" value="38"/>
        <value caption="UART2_TX" name="UART2_TX" value="39"/>
        <value caption="UART2_RX" name="UART2_RX" value="40"/>
        <value caption="UART3_TX" name="UART3_TX" value="41"/>
        <value caption="UART3_RX" name="UART3_RX" value="42"/>
        <value caption="UART4_TX" name="UART4_TX" value="43"/>
        <value caption="UART4_RX" name="UART4_RX" value="44"/>
        <value caption="TC0" name="TC0" value="45"/>
        <value caption="TC1" name="TC1" value="46"/>
        <value caption="CLASSD" name="CLASSD" value="47"/>
        <value caption="QSPI1_TX" name="QSPI1_TX" value="48"/>
        <value caption="QSPI1_RX" name="QSPI1_RX" value="49"/>
        <value caption="PDMIC" name="PDMIC" value="50"/>
      </value-group>
    </module>
    <module name="ICE" caption="In-Circuit Emulator (JTAG/SWD/SWO)"/>
  </modules>
  <pinouts>
    <pinout name="LFBGA289">
      <pin position="U11" pad="PA0"/>
      <pin position="P10" pad="PA1"/>
      <pin position="T11" pad="PA2"/>
      <pin position="R10" pad="PA3"/>
      <pin position="U12" pad="PA4"/>
      <pin position="T12" pad="PA5"/>
      <pin position="R12" pad="PA6"/>
      <pin position="T13" pad="PA7"/>
      <pin position="N10" pad="PA8"/>
      <pin position="N11" pad="PA9"/>
      <pin position="U13" pad="PA10"/>
      <pin position="P15" pad="PA11"/>
      <pin position="N15" pad="PA12"/>
      <pin position="P16" pad="PA13"/>
      <pin position="M14" pad="PA14"/>
      <pin position="N16" pad="PA15"/>
      <pin position="M10" pad="PA16"/>
      <pin position="N17" pad="PA17"/>
      <pin position="U14" pad="PA18"/>
      <pin position="T14" pad="PA19"/>
      <pin position="P12" pad="PA20"/>
      <pin position="R13" pad="PA21"/>
      <pin position="U15" pad="PA22"/>
      <pin position="U16" pad="PA23"/>
      <pin position="T15" pad="PA24"/>
      <pin position="U17" pad="PA25"/>
      <pin position="P13" pad="PA26"/>
      <pin position="T16" pad="PA27"/>
      <pin position="R16" pad="PA28"/>
      <pin position="T17" pad="PA29"/>
      <pin position="R15" pad="PA30"/>
      <pin position="R17" pad="PA31"/>
      <pin position="J8" pad="PB0"/>
      <pin position="A8" pad="PB1"/>
      <pin position="A7" pad="PB2"/>
      <pin position="A6" pad="PB3"/>
      <pin position="B6" pad="PB4"/>
      <pin position="B7" pad="PB5"/>
      <pin position="C7" pad="PB6"/>
      <pin position="C6" pad="PB7"/>
      <pin position="A5" pad="PB8"/>
      <pin position="A4" pad="PB9"/>
      <pin position="H8" pad="PB10"/>
      <pin position="B5" pad="PB11"/>
      <pin position="D6" pad="PB12"/>
      <pin position="B4" pad="PB13"/>
      <pin position="C5" pad="PB14"/>
      <pin position="H7" pad="PB15"/>
      <pin position="D5" pad="PB16"/>
      <pin position="C4" pad="PB17"/>
      <pin position="A3" pad="PB18"/>
      <pin position="D4" pad="PB19"/>
      <pin position="B3" pad="PB20"/>
      <pin position="A2" pad="PB21"/>
      <pin position="C3" pad="PB22"/>
      <pin position="A1" pad="PB23"/>
      <pin position="E5" pad="PB24"/>
      <pin position="B2" pad="PB25"/>
      <pin position="E4" pad="PB26"/>
      <pin position="B1" pad="PB27"/>
      <pin position="C2" pad="PB28"/>
      <pin position="D3" pad="PB29"/>
      <pin position="D2" pad="PB30"/>
      <pin position="C1" pad="PB31"/>
      <pin position="P17" pad="PC0"/>
      <pin position="N12" pad="PC1"/>
      <pin position="N14" pad="PC2"/>
      <pin position="M15" pad="PC3"/>
      <pin position="M11" pad="PC4"/>
      <pin position="L10" pad="PC5"/>
      <pin position="K10" pad="PC6"/>
      <pin position="M16" pad="PC7"/>
      <pin position="J10" pad="PC8"/>
      <pin position="D1" pad="PC9"/>
      <pin position="E3" pad="PC10"/>
      <pin position="E2" pad="PC11"/>
      <pin position="E1" pad="PC12"/>
      <pin position="F3" pad="PC13"/>
      <pin position="F5" pad="PC14"/>
      <pin position="F2" pad="PC15"/>
      <pin position="G6" pad="PC16"/>
      <pin position="F1" pad="PC17"/>
      <pin position="H6" pad="PC18"/>
      <pin position="G2" pad="PC19"/>
      <pin position="G3" pad="PC20"/>
      <pin position="G1" pad="PC21"/>
      <pin position="H2" pad="PC22"/>
      <pin position="G5" pad="PC23"/>
      <pin position="H1" pad="PC24"/>
      <pin position="H5" pad="PC25"/>
      <pin position="J9" pad="PC26"/>
      <pin position="H9" pad="PC27"/>
      <pin position="E8" pad="PC28"/>
      <pin position="G8" pad="PC29"/>
      <pin position="F8" pad="PC30"/>
      <pin position="D8" pad="PC31"/>
      <pin position="G10" pad="PD0"/>
      <pin position="E10" pad="PD1"/>
      <pin position="G9" pad="PD2"/>
      <pin position="K1" pad="PD3"/>
      <pin position="J6" pad="PD4"/>
      <pin position="J4" pad="PD5"/>
      <pin position="J2" pad="PD6"/>
      <pin position="J7" pad="PD7"/>
      <pin position="J1" pad="PD8"/>
      <pin position="K9" pad="PD9"/>
      <pin position="J3" pad="PD10"/>
      <pin position="M1" pad="PD11"/>
      <pin position="K8" pad="PD12"/>
      <pin position="L2" pad="PD13"/>
      <pin position="K4" pad="PD14"/>
      <pin position="K7" pad="PD15"/>
      <pin position="L1" pad="PD16"/>
      <pin position="K2" pad="PD17"/>
      <pin position="J5" pad="PD18"/>
      <pin position="K6" pad="PD19"/>
      <pin position="M2" pad="PD20"/>
      <pin position="N1" pad="PD21"/>
      <pin position="L4" pad="PD22"/>
      <pin position="M3" pad="PD23"/>
      <pin position="L7" pad="PD24"/>
      <pin position="L6" pad="PD25"/>
      <pin position="N2" pad="PD26"/>
      <pin position="L8" pad="PD27"/>
      <pin position="M4" pad="PD28"/>
      <pin position="N3" pad="PD29"/>
      <pin position="L9" pad="PD30"/>
      <pin position="M7" pad="PD31"/>
      <pin position="L5" pad="VDDANA"/>
      <pin position="K5" pad="GNDANA"/>
      <pin position="M6" pad="ADVREF"/>
      <pin position="K3" pad="VDDANA"/>
      <pin position="L3" pad="GNDANA"/>
      <pin position="H16" pad="DDR_VREF"/>
      <pin position="D16" pad="DDR_VREF"/>
      <pin position="B12" pad="DDR_D0"/>
      <pin position="A12" pad="DDR_D1"/>
      <pin position="C12" pad="DDR_D2"/>
      <pin position="A13" pad="DDR_D3"/>
      <pin position="A14" pad="DDR_D4"/>
      <pin position="C13" pad="DDR_D5"/>
      <pin position="A15" pad="DDR_D6"/>
      <pin position="B15" pad="DDR_D7"/>
      <pin position="G17" pad="DDR_D8"/>
      <pin position="G16" pad="DDR_D9"/>
      <pin position="H17" pad="DDR_D10"/>
      <pin position="K17" pad="DDR_D11"/>
      <pin position="K16" pad="DDR_D12"/>
      <pin position="J13" pad="DDR_D13"/>
      <pin position="K14" pad="DDR_D14"/>
      <pin position="K15" pad="DDR_D15"/>
      <pin position="B8" pad="DDR_D16"/>
      <pin position="B9" pad="DDR_D17"/>
      <pin position="C9" pad="DDR_D18"/>
      <pin position="A9" pad="DDR_D19"/>
      <pin position="A10" pad="DDR_D20"/>
      <pin position="D10" pad="DDR_D21"/>
      <pin position="B11" pad="DDR_D22"/>
      <pin position="A11" pad="DDR_D23"/>
      <pin position="J12" pad="DDR_D24"/>
      <pin position="H10" pad="DDR_D25"/>
      <pin position="J11" pad="DDR_D26"/>
      <pin position="K11" pad="DDR_D27"/>
      <pin position="L13" pad="DDR_D28"/>
      <pin position="L11" pad="DDR_D29"/>
      <pin position="L12" pad="DDR_D30"/>
      <pin position="M17" pad="DDR_D31"/>
      <pin position="F12" pad="DDR_A0"/>
      <pin position="C17" pad="DDR_A1"/>
      <pin position="B17" pad="DDR_A2"/>
      <pin position="B16" pad="DDR_A3"/>
      <pin position="C16" pad="DDR_A4"/>
      <pin position="G14" pad="DDR_A5"/>
      <pin position="F14" pad="DDR_A6"/>
      <pin position="F11" pad="DDR_A7"/>
      <pin position="C14" pad="DDR_A8"/>
      <pin position="D13" pad="DDR_A9"/>
      <pin position="C15" pad="DDR_A10"/>
      <pin position="A16" pad="DDR_A11"/>
      <pin position="A17" pad="DDR_A12"/>
      <pin position="G11" pad="DDR_A13"/>
      <pin position="E17" pad="DDR_CLK"/>
      <pin position="D17" pad="DDR_CLKN"/>
      <pin position="F16" pad="DDR_CKE"/>
      <pin position="E16" pad="DDR_RESETN"/>
      <pin position="G13" pad="DDR_CS"/>
      <pin position="F15" pad="DDR_WE"/>
      <pin position="F13" pad="DDR_RAS"/>
      <pin position="G12" pad="DDR_CAS"/>
      <pin position="C11" pad="DDR_DQM0"/>
      <pin position="G15" pad="DDR_DQM1"/>
      <pin position="C8" pad="DDR_DQM2"/>
      <pin position="H11" pad="DDR_DQM3"/>
      <pin position="B13" pad="DDR_DQS0"/>
      <pin position="J17" pad="DDR_DQS1"/>
      <pin position="C10" pad="DDR_DQS2"/>
      <pin position="L17" pad="DDR_DQS3"/>
      <pin position="B14" pad="DDR_DQSN0"/>
      <pin position="J16" pad="DDR_DQSN1"/>
      <pin position="B10" pad="DDR_DQSN2"/>
      <pin position="L16" pad="DDR_DQSN3"/>
      <pin position="H12" pad="DDR_BA0"/>
      <pin position="H13" pad="DDR_BA1"/>
      <pin position="F17" pad="DDR_BA2"/>
      <pin position="E13" pad="DDR_"/>
      <pin position="L15" pad="VDDIODDR"/>
      <pin position="J15" pad="VDDIODDR"/>
      <pin position="H15" pad="VDDIODDR"/>
      <pin position="E15" pad="VDDIODDR"/>
      <pin position="D15" pad="VDDIODDR"/>
      <pin position="D12" pad="VDDIODDR"/>
      <pin position="D11" pad="VDDIODDR"/>
      <pin position="L14" pad="GNDIODDR"/>
      <pin position="J14" pad="GNDIODDR"/>
      <pin position="H14" pad="GNDIODDR"/>
      <pin position="E14" pad="GNDIODDR"/>
      <pin position="D14" pad="GNDIODDR"/>
      <pin position="E12" pad="GNDIODDR"/>
      <pin position="E11" pad="GNDIODDR"/>
      <pin position="H3" pad="VDDCORE"/>
      <pin position="N5" pad="VDDCORE"/>
      <pin position="N9" pad="VDDCORE"/>
      <pin position="K13" pad="VDDCORE"/>
      <pin position="D9" pad="VDDCORE"/>
      <pin position="D7" pad="VDDCORE"/>
      <pin position="H4" pad="GNDCORE"/>
      <pin position="M5" pad="GNDCORE"/>
      <pin position="M9" pad="GNDCORE"/>
      <pin position="K12" pad="GNDCORE"/>
      <pin position="E9" pad="GNDCORE"/>
      <pin position="E7" pad="GNDCORE"/>
      <pin position="E6" pad="VDDIOP0"/>
      <pin position="F7" pad="VDDIOP0"/>
      <pin position="F6" pad="GNDIOP0"/>
      <pin position="G7" pad="GNDIOP0"/>
      <pin position="R14" pad="VDDIOP1"/>
      <pin position="N13" pad="VDDIOP1"/>
      <pin position="M13" pad="GNDIOP1"/>
      <pin position="P14" pad="GNDIOP1"/>
      <pin position="F10" pad="VDDIOP2"/>
      <pin position="F9" pad="GNDIOP2"/>
      <pin position="P11" pad="VDDSDMMC"/>
      <pin position="R11" pad="GNDSDMMC"/>
      <pin position="F4" pad="VDDISC"/>
      <pin position="G4" pad="GNDISC"/>
      <pin position="M12" pad="VDDFUSE"/>
      <pin position="U4" pad="VDDPLLA"/>
      <pin position="U5" pad="GNDPLLA"/>
      <pin position="T3" pad="VDDAUDIOPLL"/>
      <pin position="T5" pad="GNDDPLL"/>
      <pin position="T4" pad="GNDAUDIOPLL"/>
      <pin position="U3" pad="CLK_AUDIO"/>
      <pin position="U7" pad="XIN"/>
      <pin position="U6" pad="XOUT"/>
      <pin position="T7" pad="VDDOSC"/>
      <pin position="T6" pad="GNDOSC"/>
      <pin position="P8" pad="VDDUTMII"/>
      <pin position="R9" pad="VDDHSIC"/>
      <pin position="P9" pad="GNDUTMII"/>
      <pin position="T8" pad="HHSDPA"/>
      <pin position="R8" pad="HHSDMA"/>
      <pin position="U8" pad="HHSDPB"/>
      <pin position="U9" pad="HHSDMB"/>
      <pin position="T9" pad="HHSDPDATC"/>
      <pin position="U10" pad="HHSDMSTRC"/>
      <pin position="P7" pad="VDDUTMIC"/>
      <pin position="R7" pad="GNDUTMIC"/>
      <pin position="T10" pad="SDCAL"/>
      <pin position="R6" pad="VBG"/>
      <pin position="P3" pad="TST"/>
      <pin position="U2" pad="NRST"/>
      <pin position="T2" pad="JTAGSEL"/>
      <pin position="P4" pad="WKUP"/>
      <pin position="N4" pad="RXD"/>
      <pin position="R1" pad="SHDN"/>
      <pin position="R3" pad="PIOBU0"/>
      <pin position="N8" pad="PIOBU1"/>
      <pin position="R2" pad="PIOBU2"/>
      <pin position="R5" pad="PIOBU3"/>
      <pin position="R4" pad="PIOBU4"/>
      <pin position="P5" pad="PIOBU5"/>
      <pin position="P6" pad="PIOBU6"/>
      <pin position="M8" pad="PIOBU7"/>
      <pin position="N7" pad="VDDBU"/>
      <pin position="N6" pad="GNDBU"/>
      <pin position="P1" pad="XIN32"/>
      <pin position="P2" pad="XOUT32"/>
      <pin position="T1" pad="COMPP"/>
      <pin position="U1" pad="COMPN"/>
    </pinout>
  </pinouts>
</avr-tools-device-file>
