<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Old src/hotspot/share/opto/machnode.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
  <body>
    <pre>
   1 /*
   2  * Copyright (c) 1997, 2019, Oracle and/or its affiliates. All rights reserved.
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #ifndef SHARE_OPTO_MACHNODE_HPP
  26 #define SHARE_OPTO_MACHNODE_HPP
  27 
  28 #include &quot;opto/callnode.hpp&quot;
  29 #include &quot;opto/constantTable.hpp&quot;
  30 #include &quot;opto/matcher.hpp&quot;
  31 #include &quot;opto/multnode.hpp&quot;
  32 #include &quot;opto/node.hpp&quot;
  33 #include &quot;opto/regmask.hpp&quot;
  34 
  35 class BiasedLockingCounters;
  36 class BufferBlob;
  37 class CodeBuffer;
  38 class JVMState;
  39 class MachCallDynamicJavaNode;
  40 class MachCallJavaNode;
  41 class MachCallLeafNode;
  42 class MachCallNode;
  43 class MachCallRuntimeNode;
  44 class MachCallStaticJavaNode;
  45 class MachEpilogNode;
  46 class MachIfNode;
  47 class MachNullCheckNode;
  48 class MachOper;
  49 class MachProjNode;
  50 class MachPrologNode;
  51 class MachReturnNode;
  52 class MachSafePointNode;
  53 class MachSpillCopyNode;
  54 class MachVEPNode;
  55 class Matcher;
  56 class PhaseRegAlloc;
  57 class RegMask;
  58 class RTMLockingCounters;
  59 class State;
  60 
  61 //---------------------------MachOper------------------------------------------
  62 class MachOper : public ResourceObj {
  63 public:
  64   // Allocate right next to the MachNodes in the same arena
  65   void *operator new(size_t x) throw() {
  66     Compile* C = Compile::current();
  67     return C-&gt;node_arena()-&gt;Amalloc_D(x);
  68   }
  69 
  70   // Opcode
  71   virtual uint opcode() const = 0;
  72 
  73   // Number of input edges.
  74   // Generally at least 1
  75   virtual uint num_edges() const { return 1; }
  76   // Array of Register masks
  77   virtual const RegMask *in_RegMask(int index) const;
  78 
  79   // Methods to output the encoding of the operand
  80 
  81   // Negate conditional branches.  Error for non-branch Nodes
  82   virtual void negate();
  83 
  84   // Return the value requested
  85   // result register lookup, corresponding to int_format
  86   virtual int  reg(PhaseRegAlloc *ra_, const Node *node)   const;
  87   // input register lookup, corresponding to ext_format
  88   virtual int  reg(PhaseRegAlloc *ra_, const Node *node, int idx)   const;
  89 
  90   // helpers for MacroAssembler generation from ADLC
  91   Register  as_Register(PhaseRegAlloc *ra_, const Node *node)   const {
  92     return ::as_Register(reg(ra_, node));
  93   }
  94   Register  as_Register(PhaseRegAlloc *ra_, const Node *node, int idx)   const {
  95     return ::as_Register(reg(ra_, node, idx));
  96   }
  97   FloatRegister  as_FloatRegister(PhaseRegAlloc *ra_, const Node *node)   const {
  98     return ::as_FloatRegister(reg(ra_, node));
  99   }
 100   FloatRegister  as_FloatRegister(PhaseRegAlloc *ra_, const Node *node, int idx)   const {
 101     return ::as_FloatRegister(reg(ra_, node, idx));
 102   }
 103 
 104 #if defined(IA32) || defined(AMD64)
 105   XMMRegister  as_XMMRegister(PhaseRegAlloc *ra_, const Node *node)   const {
 106     return ::as_XMMRegister(reg(ra_, node));
 107   }
 108   XMMRegister  as_XMMRegister(PhaseRegAlloc *ra_, const Node *node, int idx)   const {
 109     return ::as_XMMRegister(reg(ra_, node, idx));
 110   }
 111 #endif
 112   // CondRegister reg converter
 113 #if defined(PPC64)
 114   ConditionRegister as_ConditionRegister(PhaseRegAlloc *ra_, const Node *node) const {
 115     return ::as_ConditionRegister(reg(ra_, node));
 116   }
 117   ConditionRegister as_ConditionRegister(PhaseRegAlloc *ra_, const Node *node, int idx) const {
 118     return ::as_ConditionRegister(reg(ra_, node, idx));
 119   }
 120   VectorRegister as_VectorRegister(PhaseRegAlloc *ra_, const Node *node) const {
 121     return ::as_VectorRegister(reg(ra_, node));
 122   }
 123   VectorRegister as_VectorRegister(PhaseRegAlloc *ra_, const Node *node, int idx) const {
 124     return ::as_VectorRegister(reg(ra_, node, idx));
 125   }
 126   VectorSRegister as_VectorSRegister(PhaseRegAlloc *ra_, const Node *node) const {
 127     return ::as_VectorSRegister(reg(ra_, node));
 128   }
 129   VectorSRegister as_VectorSRegister(PhaseRegAlloc *ra_, const Node *node, int idx) const {
 130     return ::as_VectorSRegister(reg(ra_, node, idx));
 131   }
 132 #endif
 133 
 134   virtual intptr_t  constant() const;
 135   virtual relocInfo::relocType constant_reloc() const;
 136   virtual jdouble constantD() const;
 137   virtual jfloat  constantF() const;
 138   virtual jlong   constantL() const;
 139   virtual TypeOopPtr *oop() const;
 140   virtual int  ccode() const;
 141   // A zero, default, indicates this value is not needed.
 142   // May need to lookup the base register, as done in int_ and ext_format
 143   virtual int  base (PhaseRegAlloc *ra_, const Node *node, int idx) const;
 144   virtual int  index(PhaseRegAlloc *ra_, const Node *node, int idx) const;
 145   virtual int  scale() const;
 146   // Parameters needed to support MEMORY_INTERFACE access to stackSlot
 147   virtual int  disp (PhaseRegAlloc *ra_, const Node *node, int idx) const;
 148   // Check for PC-Relative displacement
 149   virtual relocInfo::relocType disp_reloc() const;
 150   virtual int  constant_disp() const;   // usu. 0, may return Type::OffsetBot
 151   virtual int  base_position()  const;  // base edge position, or -1
 152   virtual int  index_position() const;  // index edge position, or -1
 153 
 154   // Access the TypeKlassPtr of operands with a base==RegI and disp==RegP
 155   // Only returns non-null value for i486.ad&#39;s indOffset32X
 156   virtual const TypePtr *disp_as_type() const { return NULL; }
 157 
 158   // Return the label
 159   virtual Label *label() const;
 160 
 161   // Return the method&#39;s address
 162   virtual intptr_t  method() const;
 163 
 164   // Hash and compare over operands are currently identical
 165   virtual uint  hash() const;
 166   virtual bool  cmp( const MachOper &amp;oper ) const;
 167 
 168   // Virtual clone, since I do not know how big the MachOper is.
 169   virtual MachOper *clone() const = 0;
 170 
 171   // Return ideal Type from simple operands.  Fail for complex operands.
 172   virtual const Type *type() const;
 173 
 174   // Set an integer offset if we have one, or error otherwise
 175   virtual void set_con( jint c0 ) { ShouldNotReachHere();  }
 176 
 177 #ifndef PRODUCT
 178   // Return name of operand
 179   virtual const char    *Name() const { return &quot;???&quot;;}
 180 
 181   // Methods to output the text version of the operand
 182   virtual void int_format(PhaseRegAlloc *,const MachNode *node, outputStream *st) const = 0;
 183   virtual void ext_format(PhaseRegAlloc *,const MachNode *node,int idx, outputStream *st) const=0;
 184 
 185   virtual void dump_spec(outputStream *st) const; // Print per-operand info
 186 
 187   // Check whether o is a valid oper.
 188   static bool notAnOper(const MachOper *o) {
 189     if (o == NULL)                   return true;
 190     if (((intptr_t)o &amp; 1) != 0)      return true;
 191     if (*(address*)o == badAddress)  return true;  // kill by Node::destruct
 192     return false;
 193   }
 194 #endif // !PRODUCT
 195 };
 196 
 197 //------------------------------MachNode---------------------------------------
 198 // Base type for all machine specific nodes.  All node classes generated by the
 199 // ADLC inherit from this class.
 200 class MachNode : public Node {
 201 public:
 202   MachNode() : Node((uint)0), _barrier(0), _num_opnds(0), _opnds(NULL) {
 203     init_class_id(Class_Mach);
 204   }
 205   // Required boilerplate
 206   virtual uint size_of() const { return sizeof(MachNode); }
 207   virtual int  Opcode() const;          // Always equal to MachNode
 208   virtual uint rule() const = 0;        // Machine-specific opcode
 209   // Number of inputs which come before the first operand.
 210   // Generally at least 1, to skip the Control input
 211   virtual uint oper_input_base() const { return 1; }
 212   // Position of constant base node in node&#39;s inputs. -1 if
 213   // no constant base node input.
 214   virtual uint mach_constant_base_node_input() const { return (uint)-1; }
 215 
 216   uint8_t barrier_data() const { return _barrier; }
 217   void set_barrier_data(uint data) { _barrier = data; }
 218 
 219   // Copy inputs and operands to new node of instruction.
 220   // Called from cisc_version() and short_branch_version().
 221   // !!!! The method&#39;s body is defined in ad_&lt;arch&gt;.cpp file.
 222   void fill_new_machnode(MachNode *n) const;
 223 
 224   // Return an equivalent instruction using memory for cisc_operand position
 225   virtual MachNode *cisc_version(int offset);
 226   // Modify this instruction&#39;s register mask to use stack version for cisc_operand
 227   virtual void use_cisc_RegMask();
 228 
 229   // Support for short branches
 230   bool may_be_short_branch() const { return (flags() &amp; Flag_may_be_short_branch) != 0; }
 231 
 232   // Avoid back to back some instructions on some CPUs.
 233   enum AvoidBackToBackFlag { AVOID_NONE = 0,
 234                              AVOID_BEFORE = Flag_avoid_back_to_back_before,
 235                              AVOID_AFTER = Flag_avoid_back_to_back_after,
 236                              AVOID_BEFORE_AND_AFTER = AVOID_BEFORE | AVOID_AFTER };
 237 
 238   bool avoid_back_to_back(AvoidBackToBackFlag flag_value) const {
 239     return (flags() &amp; flag_value) == flag_value;
 240   }
 241 
 242   // instruction implemented with a call
 243   bool has_call() const { return (flags() &amp; Flag_has_call) != 0; }
 244 
 245   // First index in _in[] corresponding to operand, or -1 if there is none
 246   int  operand_index(uint operand) const;
 247   int  operand_index(const MachOper *oper) const;
 248   int  operand_index(Node* m) const;
 249 
 250   // Register class input is expected in
 251   virtual const RegMask &amp;in_RegMask(uint) const;
 252 
 253   // cisc-spillable instructions redefine for use by in_RegMask
 254   virtual const RegMask *cisc_RegMask() const { return NULL; }
 255 
 256   // If this instruction is a 2-address instruction, then return the
 257   // index of the input which must match the output.  Not nessecary
 258   // for instructions which bind the input and output register to the
 259   // same singleton regiser (e.g., Intel IDIV which binds AX to be
 260   // both an input and an output).  It is nessecary when the input and
 261   // output have choices - but they must use the same choice.
 262   virtual uint two_adr( ) const { return 0; }
 263 
 264   // The GC might require some barrier metadata for machine code emission.
 265   uint8_t _barrier;
 266 
 267   // Array of complex operand pointers.  Each corresponds to zero or
 268   // more leafs.  Must be set by MachNode constructor to point to an
 269   // internal array of MachOpers.  The MachOper array is sized by
 270   // specific MachNodes described in the ADL.
 271   uint _num_opnds;
 272   MachOper **_opnds;
 273   uint  num_opnds() const { return _num_opnds; }
 274 
 275   // Emit bytes into cbuf
 276   virtual void  emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const;
 277   // Expand node after register allocation.
 278   // Node is replaced by several nodes in the postalloc expand phase.
 279   // Corresponding methods are generated for nodes if they specify
 280   // postalloc_expand. See block.cpp for more documentation.
 281   virtual bool requires_postalloc_expand() const { return false; }
 282   virtual void postalloc_expand(GrowableArray &lt;Node *&gt; *nodes, PhaseRegAlloc *ra_);
 283   // Size of instruction in bytes
 284   virtual uint  size(PhaseRegAlloc *ra_) const;
 285   // Helper function that computes size by emitting code
 286   virtual uint  emit_size(PhaseRegAlloc *ra_) const;
 287 
 288   // Return the alignment required (in units of relocInfo::addr_unit())
 289   // for this instruction (must be a power of 2)
 290   virtual int   alignment_required() const { return 1; }
 291 
 292   // Return the padding (in bytes) to be emitted before this
 293   // instruction to properly align it.
 294   virtual int   compute_padding(int current_offset) const { return 0; }
 295 
 296   // Return number of relocatable values contained in this instruction
 297   virtual int   reloc() const { return 0; }
 298 
 299   // Return number of words used for double constants in this instruction
 300   virtual int   ins_num_consts() const { return 0; }
 301 
 302   // Hash and compare over operands.  Used to do GVN on machine Nodes.
 303   virtual uint  hash() const;
 304   virtual bool  cmp( const Node &amp;n ) const;
 305 
 306   // Expand method for MachNode, replaces nodes representing pseudo
 307   // instructions with a set of nodes which represent real machine
 308   // instructions and compute the same value.
 309   virtual MachNode *Expand( State *, Node_List &amp;proj_list, Node* mem ) { return this; }
 310 
 311   // Bottom_type call; value comes from operand0
 312   virtual const class Type *bottom_type() const { return _opnds[0]-&gt;type(); }
 313   virtual uint ideal_reg() const {
 314     const Type *t = _opnds[0]-&gt;type();
 315     if (t == TypeInt::CC) {
 316       return Op_RegFlags;
 317     } else {
 318       return t-&gt;ideal_reg();
 319     }
 320   }
 321 
 322   // If this is a memory op, return the base pointer and fixed offset.
 323   // If there are no such, return NULL.  If there are multiple addresses
 324   // or the address is indeterminate (rare cases) then return (Node*)-1,
 325   // which serves as node bottom.
 326   // If the offset is not statically determined, set it to Type::OffsetBot.
 327   // This method is free to ignore stack slots if that helps.
 328   #define TYPE_PTR_SENTINAL  ((const TypePtr*)-1)
 329   // Passing TYPE_PTR_SENTINAL as adr_type asks for computation of the adr_type if possible
 330   const Node* get_base_and_disp(intptr_t &amp;offset, const TypePtr* &amp;adr_type) const;
 331 
 332   // Helper for get_base_and_disp: find the base and index input nodes.
 333   // Returns the MachOper as determined by memory_operand(), for use, if
 334   // needed by the caller. If (MachOper *)-1 is returned, base and index
 335   // are set to NodeSentinel. If (MachOper *) NULL is returned, base and
 336   // index are set to NULL.
 337   const MachOper* memory_inputs(Node* &amp;base, Node* &amp;index) const;
 338 
 339   // Helper for memory_inputs:  Which operand carries the necessary info?
 340   // By default, returns NULL, which means there is no such operand.
 341   // If it returns (MachOper*)-1, this means there are multiple memories.
 342   virtual const MachOper* memory_operand() const { return NULL; }
 343 
 344   // Call &quot;get_base_and_disp&quot; to decide which category of memory is used here.
 345   virtual const class TypePtr *adr_type() const;
 346 
 347   // Apply peephole rule(s) to this instruction
 348   virtual MachNode *peephole(Block *block, int block_index, PhaseRegAlloc *ra_, int &amp;deleted);
 349 
 350   // Top-level ideal Opcode matched
 351   virtual int ideal_Opcode()     const { return Op_Node; }
 352 
 353   // Adds the label for the case
 354   virtual void add_case_label( int switch_val, Label* blockLabel);
 355 
 356   // Set the absolute address for methods
 357   virtual void method_set( intptr_t addr );
 358 
 359   // Should we clone rather than spill this instruction?
 360   bool rematerialize() const;
 361 
 362   // Get the pipeline info
 363   static const Pipeline *pipeline_class();
 364   virtual const Pipeline *pipeline() const;
 365 
 366   // Returns true if this node is a check that can be implemented with a trap.
 367   virtual bool is_TrapBasedCheckNode() const { return false; }
 368 
 369 #ifndef PRODUCT
 370   virtual const char *Name() const = 0; // Machine-specific name
 371   virtual void dump_spec(outputStream *st) const; // Print per-node info
 372   void         dump_format(PhaseRegAlloc *ra, outputStream *st) const; // access to virtual
 373 #endif
 374 };
 375 
 376 //------------------------------MachIdealNode----------------------------
 377 // Machine specific versions of nodes that must be defined by user.
 378 // These are not converted by matcher from ideal nodes to machine nodes
 379 // but are inserted into the code by the compiler.
 380 class MachIdealNode : public MachNode {
 381 public:
 382   MachIdealNode( ) {}
 383 
 384   // Define the following defaults for non-matched machine nodes
 385   virtual uint oper_input_base() const { return 0; }
 386   virtual uint rule()            const { return 9999999; }
 387   virtual const class Type *bottom_type() const { return _opnds == NULL ? Type::CONTROL : MachNode::bottom_type(); }
 388 };
 389 
 390 //------------------------------MachTypeNode----------------------------
 391 // Machine Nodes that need to retain a known Type.
 392 class MachTypeNode : public MachNode {
 393   virtual uint size_of() const { return sizeof(*this); } // Size is bigger
 394 public:
 395   MachTypeNode( ) {}
 396   const Type *_bottom_type;
 397 
 398   virtual const class Type *bottom_type() const { return _bottom_type; }
 399 #ifndef PRODUCT
 400   virtual void dump_spec(outputStream *st) const;
 401 #endif
 402 };
 403 
 404 //------------------------------MachBreakpointNode----------------------------
 405 // Machine breakpoint or interrupt Node
 406 class MachBreakpointNode : public MachIdealNode {
 407 public:
 408   MachBreakpointNode( ) {}
 409   virtual void emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const;
 410   virtual uint size(PhaseRegAlloc *ra_) const;
 411 
 412 #ifndef PRODUCT
 413   virtual const char *Name() const { return &quot;Breakpoint&quot;; }
 414   virtual void format( PhaseRegAlloc *, outputStream *st ) const;
 415 #endif
 416 };
 417 
 418 //------------------------------MachConstantBaseNode--------------------------
 419 // Machine node that represents the base address of the constant table.
 420 class MachConstantBaseNode : public MachIdealNode {
 421 public:
 422   static const RegMask&amp; _out_RegMask;  // We need the out_RegMask statically in MachConstantNode::in_RegMask().
 423 
 424 public:
 425   MachConstantBaseNode() : MachIdealNode() {
 426     init_class_id(Class_MachConstantBase);
 427   }
 428   virtual const class Type* bottom_type() const { return TypeRawPtr::NOTNULL; }
 429   virtual uint ideal_reg() const { return Op_RegP; }
 430   virtual uint oper_input_base() const { return 1; }
 431 
 432   virtual bool requires_postalloc_expand() const;
 433   virtual void postalloc_expand(GrowableArray &lt;Node *&gt; *nodes, PhaseRegAlloc *ra_);
 434 
 435   virtual void emit(CodeBuffer&amp; cbuf, PhaseRegAlloc* ra_) const;
 436   virtual uint size(PhaseRegAlloc* ra_) const;
 437   virtual bool pinned() const { return UseRDPCForConstantTableBase; }
 438 
 439   static const RegMask&amp; static_out_RegMask() { return _out_RegMask; }
 440   virtual const RegMask&amp; out_RegMask() const { return static_out_RegMask(); }
 441 
 442 #ifndef PRODUCT
 443   virtual const char* Name() const { return &quot;MachConstantBaseNode&quot;; }
 444   virtual void format(PhaseRegAlloc*, outputStream* st) const;
 445 #endif
 446 };
 447 
 448 //------------------------------MachConstantNode-------------------------------
 449 // Machine node that holds a constant which is stored in the constant table.
 450 class MachConstantNode : public MachTypeNode {
 451 protected:
 452   ConstantTable::Constant _constant;  // This node&#39;s constant.
 453 
 454 public:
 455   MachConstantNode() : MachTypeNode() {
 456     init_class_id(Class_MachConstant);
 457   }
 458 
 459   virtual void eval_constant(Compile* C) {
 460 #ifdef ASSERT
 461     tty-&gt;print(&quot;missing MachConstantNode eval_constant function: &quot;);
 462     dump();
 463 #endif
 464     ShouldNotCallThis();
 465   }
 466 
 467   virtual const RegMask &amp;in_RegMask(uint idx) const {
 468     if (idx == mach_constant_base_node_input())
 469       return MachConstantBaseNode::static_out_RegMask();
 470     return MachNode::in_RegMask(idx);
 471   }
 472 
 473   // Input edge of MachConstantBaseNode.
 474   virtual uint mach_constant_base_node_input() const { return req() - 1; }
 475 
 476   int  constant_offset();
 477   int  constant_offset() const { return ((MachConstantNode*) this)-&gt;constant_offset(); }
 478   // Unchecked version to avoid assertions in debug output.
 479   int  constant_offset_unchecked() const;
 480 };
 481 
 482 //------------------------------MachVEPNode-----------------------------------
 483 // Machine Value Type Entry Point Node
 484 class MachVEPNode : public MachIdealNode {
 485 public:
 486   Label* _verified_entry;
 487 
 488   MachVEPNode(Label* verified_entry, bool verified, bool receiver_only) :
 489     _verified_entry(verified_entry),
 490     _verified(verified),
 491     _receiver_only(receiver_only) {
 492     init_class_id(Class_MachVEP);
 493   }
 494   virtual bool cmp(const Node &amp;n) const {
 495     return (_verified_entry == ((MachVEPNode&amp;)n)._verified_entry) &amp;&amp;
 496            (_verified == ((MachVEPNode&amp;)n)._verified) &amp;&amp;
 497            (_receiver_only == ((MachVEPNode&amp;)n)._receiver_only) &amp;&amp;
 498            MachIdealNode::cmp(n);
 499   }
 500   virtual uint size_of() const { return sizeof(*this); }
 501   virtual void emit(CodeBuffer&amp; cbuf, PhaseRegAlloc* ra_) const;
 502 
 503 #ifndef PRODUCT
 504   virtual const char* Name() const { return &quot;ValueType Entry-Point&quot;; }
 505   virtual void format(PhaseRegAlloc*, outputStream* st) const;
 506 #endif
 507 private:
 508   bool   _verified;
 509   bool   _receiver_only;
 510 };
 511 
 512 //------------------------------MachUEPNode-----------------------------------
 513 // Machine Unvalidated Entry Point Node
 514 class MachUEPNode : public MachIdealNode {
 515 public:
 516   MachUEPNode( ) {}
 517   virtual void emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const;
 518 
 519 #ifndef PRODUCT
 520   virtual const char *Name() const { return &quot;Unvalidated-Entry-Point&quot;; }
 521   virtual void format( PhaseRegAlloc *, outputStream *st ) const;
 522 #endif
 523 };
 524 
 525 //------------------------------MachPrologNode--------------------------------
 526 // Machine function Prolog Node
 527 class MachPrologNode : public MachIdealNode {
 528 public:
 529   Label* _verified_entry;
 530 
 531   MachPrologNode(Label* verified_entry) : _verified_entry(verified_entry) {
 532     init_class_id(Class_MachProlog);
 533   }
 534   virtual bool cmp(const Node &amp;n) const {
 535     return (_verified_entry == ((MachPrologNode&amp;)n)._verified_entry) &amp;&amp; MachIdealNode::cmp(n);
 536   }
 537   virtual uint size_of() const { return sizeof(*this); }
 538   virtual void emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const;
 539   virtual int reloc() const;
 540 
 541 #ifndef PRODUCT
 542   virtual const char *Name() const { return &quot;Prolog&quot;; }
 543   virtual void format( PhaseRegAlloc *, outputStream *st ) const;
 544 #endif
 545 };
 546 
 547 //------------------------------MachEpilogNode--------------------------------
 548 // Machine function Epilog Node
 549 class MachEpilogNode : public MachIdealNode {
 550 public:
 551   MachEpilogNode(bool do_poll = false) : _do_polling(do_poll) {}
 552   virtual void emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const;
 553   virtual int reloc() const;
 554   virtual const Pipeline *pipeline() const;
 555 
 556 private:
 557   bool _do_polling;
 558 
 559 public:
 560   bool do_polling() const { return _do_polling; }
 561 
 562   // Offset of safepoint from the beginning of the node
 563   int safepoint_offset() const;
 564 
 565 #ifndef PRODUCT
 566   virtual const char *Name() const { return &quot;Epilog&quot;; }
 567   virtual void format( PhaseRegAlloc *, outputStream *st ) const;
 568 #endif
 569 };
 570 
 571 //------------------------------MachNopNode-----------------------------------
 572 // Machine function Nop Node
 573 class MachNopNode : public MachIdealNode {
 574 private:
 575   int _count;
 576 public:
 577   MachNopNode( ) : _count(1) {}
 578   MachNopNode( int count ) : _count(count) {}
 579   virtual void emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const;
 580   virtual uint size(PhaseRegAlloc *ra_) const;
 581 
 582   virtual const class Type *bottom_type() const { return Type::CONTROL; }
 583 
 584   virtual int ideal_Opcode() const { return Op_Con; } // bogus; see output.cpp
 585   virtual const Pipeline *pipeline() const;
 586 #ifndef PRODUCT
 587   virtual const char *Name() const { return &quot;Nop&quot;; }
 588   virtual void format( PhaseRegAlloc *, outputStream *st ) const;
 589   virtual void dump_spec(outputStream *st) const { } // No per-operand info
 590 #endif
 591 };
 592 
 593 //------------------------------MachSpillCopyNode------------------------------
 594 // Machine SpillCopy Node.  Copies 1 or 2 words from any location to any
 595 // location (stack or register).
 596 class MachSpillCopyNode : public MachIdealNode {
 597 public:
 598   enum SpillType {
 599     TwoAddress,                        // Inserted when coalescing of a two-address-instruction node and its input fails
 600     PhiInput,                          // Inserted when coalescing of a phi node and its input fails
 601     DebugUse,                          // Inserted as debug info spills to safepoints in non-frequent blocks
 602     LoopPhiInput,                      // Pre-split compares of loop-phis
 603     Definition,                        // An lrg marked as spilled will be spilled to memory right after its definition,
 604                                        // if in high pressure region or the lrg is bound
 605     RegToReg,                          // A register to register move
 606     RegToMem,                          // A register to memory move
 607     MemToReg,                          // A memory to register move
 608     PhiLocationDifferToInputLocation,  // When coalescing phi nodes in PhaseChaitin::Split(), a move spill is inserted if
 609                                        // the phi and its input resides at different locations (i.e. reg or mem)
 610     BasePointerToMem,                  // Spill base pointer to memory at safepoint
 611     InputToRematerialization,          // When rematerializing a node we stretch the inputs live ranges, and they might be
 612                                        // stretched beyond a new definition point, therefore we split out new copies instead
 613     CallUse,                           // Spill use at a call
 614     Bound                              // An lrg marked as spill that is bound and needs to be spilled at a use
 615   };
 616 private:
 617   const RegMask *_in;           // RegMask for input
 618   const RegMask *_out;          // RegMask for output
 619   const Type *_type;
 620   const SpillType _spill_type;
 621 public:
 622   MachSpillCopyNode(SpillType spill_type, Node *n, const RegMask &amp;in, const RegMask &amp;out ) :
 623     MachIdealNode(), _in(&amp;in), _out(&amp;out), _type(n-&gt;bottom_type()), _spill_type(spill_type) {
 624     init_class_id(Class_MachSpillCopy);
 625     init_flags(Flag_is_Copy);
 626     add_req(NULL);
 627     add_req(n);
 628   }
 629   virtual uint size_of() const { return sizeof(*this); }
 630   void set_out_RegMask(const RegMask &amp;out) { _out = &amp;out; }
 631   void set_in_RegMask(const RegMask &amp;in) { _in = &amp;in; }
 632   virtual const RegMask &amp;out_RegMask() const { return *_out; }
 633   virtual const RegMask &amp;in_RegMask(uint) const { return *_in; }
 634   virtual const class Type *bottom_type() const { return _type; }
 635   virtual uint ideal_reg() const { return _type-&gt;ideal_reg(); }
 636   virtual uint oper_input_base() const { return 1; }
 637   uint implementation( CodeBuffer *cbuf, PhaseRegAlloc *ra_, bool do_size, outputStream* st ) const;
 638 
 639   virtual void emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const;
 640   virtual uint size(PhaseRegAlloc *ra_) const;
 641 
 642 
 643 #ifndef PRODUCT
 644   static const char *spill_type(SpillType st) {
 645     switch (st) {
 646       case TwoAddress:
 647         return &quot;TwoAddressSpillCopy&quot;;
 648       case PhiInput:
 649         return &quot;PhiInputSpillCopy&quot;;
 650       case DebugUse:
 651         return &quot;DebugUseSpillCopy&quot;;
 652       case LoopPhiInput:
 653         return &quot;LoopPhiInputSpillCopy&quot;;
 654       case Definition:
 655         return &quot;DefinitionSpillCopy&quot;;
 656       case RegToReg:
 657         return &quot;RegToRegSpillCopy&quot;;
 658       case RegToMem:
 659         return &quot;RegToMemSpillCopy&quot;;
 660       case MemToReg:
 661         return &quot;MemToRegSpillCopy&quot;;
 662       case PhiLocationDifferToInputLocation:
 663         return &quot;PhiLocationDifferToInputLocationSpillCopy&quot;;
 664       case BasePointerToMem:
 665         return &quot;BasePointerToMemSpillCopy&quot;;
 666       case InputToRematerialization:
 667         return &quot;InputToRematerializationSpillCopy&quot;;
 668       case CallUse:
 669         return &quot;CallUseSpillCopy&quot;;
 670       case Bound:
 671         return &quot;BoundSpillCopy&quot;;
 672       default:
 673         assert(false, &quot;Must have valid spill type&quot;);
 674         return &quot;MachSpillCopy&quot;;
 675     }
 676   }
 677 
 678   virtual const char *Name() const {
 679     return spill_type(_spill_type);
 680   }
 681 
 682   virtual void format( PhaseRegAlloc *, outputStream *st ) const;
 683 #endif
 684 };
 685 
 686 // MachMergeNode is similar to a PhiNode in a sense it merges multiple values,
 687 // however it doesn&#39;t have a control input and is more like a MergeMem.
 688 // It is inserted after the register allocation is done to ensure that nodes use single
 689 // definition of a multidef lrg in a block.
 690 class MachMergeNode : public MachIdealNode {
 691 public:
 692   MachMergeNode(Node *n1) {
 693     init_class_id(Class_MachMerge);
 694     add_req(NULL);
 695     add_req(n1);
 696   }
 697   virtual const RegMask &amp;out_RegMask() const { return in(1)-&gt;out_RegMask(); }
 698   virtual const RegMask &amp;in_RegMask(uint idx) const { return in(1)-&gt;in_RegMask(idx); }
 699   virtual const class Type *bottom_type() const { return in(1)-&gt;bottom_type(); }
 700   virtual uint ideal_reg() const { return bottom_type()-&gt;ideal_reg(); }
 701   virtual uint oper_input_base() const { return 1; }
 702   virtual void emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const { }
 703   virtual uint size(PhaseRegAlloc *ra_) const { return 0; }
 704 #ifndef PRODUCT
 705   virtual const char *Name() const { return &quot;MachMerge&quot;; }
 706 #endif
 707 };
 708 
 709 //------------------------------MachBranchNode--------------------------------
 710 // Abstract machine branch Node
 711 class MachBranchNode : public MachIdealNode {
 712 public:
 713   MachBranchNode() : MachIdealNode() {
 714     init_class_id(Class_MachBranch);
 715   }
 716   virtual void label_set(Label* label, uint block_num) = 0;
 717   virtual void save_label(Label** label, uint* block_num) = 0;
 718 
 719   // Support for short branches
 720   virtual MachNode *short_branch_version() { return NULL; }
 721 
 722   virtual bool pinned() const { return true; };
 723 };
 724 
 725 //------------------------------MachNullChkNode--------------------------------
 726 // Machine-dependent null-pointer-check Node.  Points a real MachNode that is
 727 // also some kind of memory op.  Turns the indicated MachNode into a
 728 // conditional branch with good latency on the ptr-not-null path and awful
 729 // latency on the pointer-is-null path.
 730 
 731 class MachNullCheckNode : public MachBranchNode {
 732 public:
 733   const uint _vidx;             // Index of memop being tested
 734   MachNullCheckNode( Node *ctrl, Node *memop, uint vidx ) : MachBranchNode(), _vidx(vidx) {
 735     init_class_id(Class_MachNullCheck);
 736     add_req(ctrl);
 737     add_req(memop);
 738   }
 739   virtual uint size_of() const { return sizeof(*this); }
 740 
 741   virtual void emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const;
 742   virtual void label_set(Label* label, uint block_num);
 743   virtual void save_label(Label** label, uint* block_num);
 744   virtual void negate() { }
 745   virtual const class Type *bottom_type() const { return TypeTuple::IFBOTH; }
 746   virtual uint ideal_reg() const { return NotAMachineReg; }
 747   virtual const RegMask &amp;in_RegMask(uint) const;
 748   virtual const RegMask &amp;out_RegMask() const { return RegMask::Empty; }
 749 #ifndef PRODUCT
 750   virtual const char *Name() const { return &quot;NullCheck&quot;; }
 751   virtual void format( PhaseRegAlloc *, outputStream *st ) const;
 752 #endif
 753 };
 754 
 755 //------------------------------MachProjNode----------------------------------
 756 // Machine-dependent Ideal projections (how is that for an oxymoron).  Really
 757 // just MachNodes made by the Ideal world that replicate simple projections
 758 // but with machine-dependent input &amp; output register masks.  Generally
 759 // produced as part of calling conventions.  Normally I make MachNodes as part
 760 // of the Matcher process, but the Matcher is ill suited to issues involving
 761 // frame handling, so frame handling is all done in the Ideal world with
 762 // occasional callbacks to the machine model for important info.
 763 class MachProjNode : public ProjNode {
 764 public:
 765   MachProjNode( Node *multi, uint con, const RegMask &amp;out, uint ideal_reg ) : ProjNode(multi,con), _rout(out), _ideal_reg(ideal_reg) {
 766     init_class_id(Class_MachProj);
 767   }
 768   RegMask _rout;
 769   const uint  _ideal_reg;
 770   enum projType {
 771     unmatched_proj = 0,         // Projs for Control, I/O, memory not matched
 772     fat_proj       = 999        // Projs killing many regs, defined by _rout
 773   };
 774   virtual int   Opcode() const;
 775   virtual const Type *bottom_type() const;
 776   virtual const TypePtr *adr_type() const;
 777   virtual const RegMask &amp;in_RegMask(uint) const { return RegMask::Empty; }
 778   virtual const RegMask &amp;out_RegMask() const { return _rout; }
 779   virtual uint  ideal_reg() const { return _ideal_reg; }
 780   // Need size_of() for virtual ProjNode::clone()
 781   virtual uint  size_of() const { return sizeof(MachProjNode); }
 782 #ifndef PRODUCT
 783   virtual void dump_spec(outputStream *st) const;
 784 #endif
 785 };
 786 
 787 //------------------------------MachIfNode-------------------------------------
 788 // Machine-specific versions of IfNodes
 789 class MachIfNode : public MachBranchNode {
 790   virtual uint size_of() const { return sizeof(*this); } // Size is bigger
 791 public:
 792   float _prob;                  // Probability branch goes either way
 793   float _fcnt;                  // Frequency counter
 794   MachIfNode() : MachBranchNode() {
 795     init_class_id(Class_MachIf);
 796   }
 797   // Negate conditional branches.
 798   virtual void negate() = 0;
 799 #ifndef PRODUCT
 800   virtual void dump_spec(outputStream *st) const;
 801 #endif
 802 };
 803 
 804 //------------------------------MachJumpNode-----------------------------------
 805 // Machine-specific versions of JumpNodes
 806 class MachJumpNode : public MachConstantNode {
 807 public:
 808   float* _probs;
 809   MachJumpNode() : MachConstantNode() {
 810     init_class_id(Class_MachJump);
 811   }
 812 };
 813 
 814 //------------------------------MachGotoNode-----------------------------------
 815 // Machine-specific versions of GotoNodes
 816 class MachGotoNode : public MachBranchNode {
 817 public:
 818   MachGotoNode() : MachBranchNode() {
 819     init_class_id(Class_MachGoto);
 820   }
 821 };
 822 
 823 //------------------------------MachFastLockNode-------------------------------------
 824 // Machine-specific versions of FastLockNodes
 825 class MachFastLockNode : public MachNode {
 826   virtual uint size_of() const { return sizeof(*this); } // Size is bigger
 827 public:
 828   BiasedLockingCounters*        _counters;
 829   RTMLockingCounters*       _rtm_counters; // RTM lock counters for inflated locks
 830   RTMLockingCounters* _stack_rtm_counters; // RTM lock counters for stack locks
 831   MachFastLockNode() : MachNode() {}
 832 };
 833 
 834 //------------------------------MachReturnNode--------------------------------
 835 // Machine-specific versions of subroutine returns
 836 class MachReturnNode : public MachNode {
 837   virtual uint size_of() const; // Size is bigger
 838 public:
 839   RegMask *_in_rms;             // Input register masks, set during allocation
 840   ReallocMark _nesting;         // assertion check for reallocations
 841   const TypePtr* _adr_type;     // memory effects of call or return
 842   MachReturnNode() : MachNode() {
 843     init_class_id(Class_MachReturn);
 844     _adr_type = TypePtr::BOTTOM; // the default: all of memory
 845   }
 846 
 847   void set_adr_type(const TypePtr* atp) { _adr_type = atp; }
 848 
 849   virtual const RegMask &amp;in_RegMask(uint) const;
 850   virtual bool pinned() const { return true; };
 851   virtual const TypePtr *adr_type() const;
 852 };
 853 
 854 //------------------------------MachSafePointNode-----------------------------
 855 // Machine-specific versions of safepoints
 856 class MachSafePointNode : public MachReturnNode {
 857 public:
 858   OopMap*         _oop_map;     // Array of OopMap info (8-bit char) for GC
 859   JVMState*       _jvms;        // Pointer to list of JVM State Objects
 860   uint            _jvmadj;      // Extra delta to jvms indexes (mach. args)
 861   OopMap*         oop_map() const { return _oop_map; }
 862   void            set_oop_map(OopMap* om) { _oop_map = om; }
 863 
 864   MachSafePointNode() : MachReturnNode(), _oop_map(NULL), _jvms(NULL), _jvmadj(0) {
 865     init_class_id(Class_MachSafePoint);
 866   }
 867 
 868   virtual JVMState* jvms() const { return _jvms; }
 869   void set_jvms(JVMState* s) {
 870     _jvms = s;
 871   }
 872   virtual const Type    *bottom_type() const;
 873 
 874   virtual const RegMask &amp;in_RegMask(uint) const;
 875 
 876   // Functionality from old debug nodes
 877   Node *returnadr() const { return in(TypeFunc::ReturnAdr); }
 878   Node *frameptr () const { return in(TypeFunc::FramePtr); }
 879 
 880   Node *local(const JVMState* jvms, uint idx) const {
 881     assert(verify_jvms(jvms), &quot;jvms must match&quot;);
 882     return in(_jvmadj + jvms-&gt;locoff() + idx);
 883   }
 884   Node *stack(const JVMState* jvms, uint idx) const {
 885     assert(verify_jvms(jvms), &quot;jvms must match&quot;);
 886     return in(_jvmadj + jvms-&gt;stkoff() + idx);
 887  }
 888   Node *monitor_obj(const JVMState* jvms, uint idx) const {
 889     assert(verify_jvms(jvms), &quot;jvms must match&quot;);
 890     return in(_jvmadj + jvms-&gt;monitor_obj_offset(idx));
 891   }
 892   Node *monitor_box(const JVMState* jvms, uint idx) const {
 893     assert(verify_jvms(jvms), &quot;jvms must match&quot;);
 894     return in(_jvmadj + jvms-&gt;monitor_box_offset(idx));
 895   }
 896   void  set_local(const JVMState* jvms, uint idx, Node *c) {
 897     assert(verify_jvms(jvms), &quot;jvms must match&quot;);
 898     set_req(_jvmadj + jvms-&gt;locoff() + idx, c);
 899   }
 900   void  set_stack(const JVMState* jvms, uint idx, Node *c) {
 901     assert(verify_jvms(jvms), &quot;jvms must match&quot;);
 902     set_req(_jvmadj + jvms-&gt;stkoff() + idx, c);
 903   }
 904   void  set_monitor(const JVMState* jvms, uint idx, Node *c) {
 905     assert(verify_jvms(jvms), &quot;jvms must match&quot;);
 906     set_req(_jvmadj + jvms-&gt;monoff() + idx, c);
 907   }
 908 };
 909 
 910 //------------------------------MachCallNode----------------------------------
 911 // Machine-specific versions of subroutine calls
 912 class MachCallNode : public MachSafePointNode {
 913 protected:
 914   virtual uint hash() const { return NO_HASH; }  // CFG nodes do not hash
 915   virtual bool cmp( const Node &amp;n ) const;
 916   virtual uint size_of() const = 0; // Size is bigger
 917 public:
 918   const TypeFunc *_tf;        // Function type
 919   address      _entry_point;  // Address of the method being called
 920   float        _cnt;          // Estimate of number of times called
 921   uint         _argsize;      // Size of argument block on stack
 922 
 923   const TypeFunc* tf()        const { return _tf; }
 924   const address entry_point() const { return _entry_point; }
 925   const float   cnt()         const { return _cnt; }
 926   uint argsize()              const { return _argsize; }
 927 
 928   void set_tf(const TypeFunc* tf) { _tf = tf; }
 929   void set_entry_point(address p) { _entry_point = p; }
 930   void set_cnt(float c)           { _cnt = c; }
 931   void set_argsize(int s)         { _argsize = s; }
 932 
 933   MachCallNode() : MachSafePointNode() {
 934     init_class_id(Class_MachCall);
 935   }
 936 
 937   virtual const Type *bottom_type() const;
 938   virtual bool  pinned() const { return false; }
 939   virtual const Type* Value(PhaseGVN* phase) const;
 940   virtual const RegMask &amp;in_RegMask(uint) const;
 941   virtual int ret_addr_offset() { return 0; }
 942 
 943   bool returns_long() const { return tf()-&gt;return_type() == T_LONG; }
 944   bool return_value_is_used() const;
 945 
 946   // Similar to cousin class CallNode::returns_pointer
 947   bool returns_pointer() const;
 948   bool returns_vt() const;
 949 
 950 #ifndef PRODUCT
 951   virtual void dump_spec(outputStream *st) const;
 952 #endif
 953 };
 954 
 955 //------------------------------MachCallJavaNode------------------------------
 956 // &quot;Base&quot; class for machine-specific versions of subroutine calls
 957 class MachCallJavaNode : public MachCallNode {
 958 protected:
 959   virtual bool cmp( const Node &amp;n ) const;
 960   virtual uint size_of() const; // Size is bigger
 961 public:
 962   ciMethod* _method;                 // Method being direct called
 963   bool      _override_symbolic_info; // Override symbolic call site info from bytecode
 964   int       _bci;                    // Byte Code index of call byte code
 965   bool      _optimized_virtual;      // Tells if node is a static call or an optimized virtual
 966   bool      _method_handle_invoke;   // Tells if the call has to preserve SP
 967   MachCallJavaNode() : MachCallNode(), _override_symbolic_info(false) {
 968     init_class_id(Class_MachCallJava);
 969   }
 970 
 971   virtual const RegMask &amp;in_RegMask(uint) const;
 972 
 973   int resolved_method_index(CodeBuffer &amp;cbuf) const {
 974     if (_override_symbolic_info) {
 975       // Attach corresponding Method* to the call site, so VM can use it during resolution
 976       // instead of querying symbolic info from bytecode.
 977       assert(_method != NULL, &quot;method should be set&quot;);
 978       assert(_method-&gt;constant_encoding()-&gt;is_method(), &quot;should point to a Method&quot;);
 979       return cbuf.oop_recorder()-&gt;find_index(_method-&gt;constant_encoding());
 980     }
 981     return 0; // Use symbolic info from bytecode (resolved_method == NULL).
 982   }
 983 
 984 #ifndef PRODUCT
 985   virtual void dump_spec(outputStream *st) const;
 986 #endif
 987 };
 988 
 989 //------------------------------MachCallStaticJavaNode------------------------
 990 // Machine-specific versions of monomorphic subroutine calls
 991 class MachCallStaticJavaNode : public MachCallJavaNode {
 992   virtual bool cmp( const Node &amp;n ) const;
 993   virtual uint size_of() const; // Size is bigger
 994 public:
 995   const char *_name;            // Runtime wrapper name
 996   MachCallStaticJavaNode() : MachCallJavaNode() {
 997     init_class_id(Class_MachCallStaticJava);
 998   }
 999 
1000   // If this is an uncommon trap, return the request code, else zero.
1001   int uncommon_trap_request() const;
1002 
1003   virtual int ret_addr_offset();
1004 #ifndef PRODUCT
1005   virtual void dump_spec(outputStream *st) const;
1006   void dump_trap_args(outputStream *st) const;
1007 #endif
1008 };
1009 
1010 //------------------------------MachCallDynamicJavaNode------------------------
1011 // Machine-specific versions of possibly megamorphic subroutine calls
1012 class MachCallDynamicJavaNode : public MachCallJavaNode {
1013 public:
1014   int _vtable_index;
1015   MachCallDynamicJavaNode() : MachCallJavaNode() {
1016     init_class_id(Class_MachCallDynamicJava);
1017     DEBUG_ONLY(_vtable_index = -99);  // throw an assert if uninitialized
1018   }
1019   virtual int ret_addr_offset();
1020 #ifndef PRODUCT
1021   virtual void dump_spec(outputStream *st) const;
1022 #endif
1023 };
1024 
1025 //------------------------------MachCallRuntimeNode----------------------------
1026 // Machine-specific versions of subroutine calls
1027 class MachCallRuntimeNode : public MachCallNode {
1028   virtual bool cmp( const Node &amp;n ) const;
1029   virtual uint size_of() const; // Size is bigger
1030 public:
1031   const char *_name;            // Printable name, if _method is NULL
1032   MachCallRuntimeNode() : MachCallNode() {
1033     init_class_id(Class_MachCallRuntime);
1034   }
1035   virtual int ret_addr_offset();
1036 #ifndef PRODUCT
1037   virtual void dump_spec(outputStream *st) const;
1038 #endif
1039 };
1040 
1041 class MachCallLeafNode: public MachCallRuntimeNode {
1042 public:
1043   MachCallLeafNode() : MachCallRuntimeNode() {
1044     init_class_id(Class_MachCallLeaf);
1045   }
1046 };
1047 
1048 //------------------------------MachHaltNode-----------------------------------
1049 // Machine-specific versions of halt nodes
1050 class MachHaltNode : public MachReturnNode {
1051 public:
1052   const char* _halt_reason;
1053   virtual JVMState* jvms() const;
1054 };
1055 
1056 class MachMemBarNode : public MachNode {
1057   virtual uint size_of() const; // Size is bigger
1058 public:
1059   const TypePtr* _adr_type;     // memory effects
1060   MachMemBarNode() : MachNode() {
1061     init_class_id(Class_MachMemBar);
1062     _adr_type = TypePtr::BOTTOM; // the default: all of memory
1063   }
1064 
1065   void set_adr_type(const TypePtr* atp) { _adr_type = atp; }
1066   virtual const TypePtr *adr_type() const;
1067 };
1068 
1069 
1070 //------------------------------MachTempNode-----------------------------------
1071 // Node used by the adlc to construct inputs to represent temporary registers
1072 class MachTempNode : public MachNode {
1073 private:
1074   MachOper *_opnd_array[1];
1075 
1076 public:
1077   virtual const RegMask &amp;out_RegMask() const { return *_opnds[0]-&gt;in_RegMask(0); }
1078   virtual uint rule() const { return 9999999; }
1079   virtual void emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {}
1080 
1081   MachTempNode(MachOper* oper) {
1082     init_class_id(Class_MachTemp);
1083     _num_opnds = 1;
1084     _opnds = _opnd_array;
1085     add_req(NULL);
1086     _opnds[0] = oper;
1087   }
1088   virtual uint size_of() const { return sizeof(MachTempNode); }
1089 
1090 #ifndef PRODUCT
1091   virtual void format(PhaseRegAlloc *, outputStream *st ) const {}
1092   virtual const char *Name() const { return &quot;MachTemp&quot;;}
1093 #endif
1094 };
1095 
1096 
1097 
1098 //------------------------------labelOper--------------------------------------
1099 // Machine-independent version of label operand
1100 class labelOper : public MachOper {
1101 private:
1102   virtual uint           num_edges() const { return 0; }
1103 public:
1104   // Supported for fixed size branches
1105   Label* _label;                // Label for branch(es)
1106 
1107   uint _block_num;
1108 
1109   labelOper() : _label(0), _block_num(0) {}
1110 
1111   labelOper(Label* label, uint block_num) : _label(label), _block_num(block_num) {}
1112 
1113   labelOper(labelOper* l) : _label(l-&gt;_label) , _block_num(l-&gt;_block_num) {}
1114 
1115   virtual MachOper *clone() const;
1116 
1117   virtual Label *label() const { assert(_label != NULL, &quot;need Label&quot;); return _label; }
1118 
1119   virtual uint           opcode() const;
1120 
1121   virtual uint           hash()   const;
1122   virtual bool           cmp( const MachOper &amp;oper ) const;
1123 #ifndef PRODUCT
1124   virtual const char    *Name()   const { return &quot;Label&quot;;}
1125 
1126   virtual void int_format(PhaseRegAlloc *ra, const MachNode *node, outputStream *st) const;
1127   virtual void ext_format(PhaseRegAlloc *ra, const MachNode *node, int idx, outputStream *st) const { int_format( ra, node, st ); }
1128 #endif
1129 };
1130 
1131 
1132 //------------------------------methodOper--------------------------------------
1133 // Machine-independent version of method operand
1134 class methodOper : public MachOper {
1135 private:
1136   virtual uint           num_edges() const { return 0; }
1137 public:
1138   intptr_t _method;             // Address of method
1139   methodOper() :   _method(0) {}
1140   methodOper(intptr_t method) : _method(method)  {}
1141 
1142   virtual MachOper *clone() const;
1143 
1144   virtual intptr_t method() const { return _method; }
1145 
1146   virtual uint           opcode() const;
1147 
1148   virtual uint           hash()   const;
1149   virtual bool           cmp( const MachOper &amp;oper ) const;
1150 #ifndef PRODUCT
1151   virtual const char    *Name()   const { return &quot;Method&quot;;}
1152 
1153   virtual void int_format(PhaseRegAlloc *ra, const MachNode *node, outputStream *st) const;
1154   virtual void ext_format(PhaseRegAlloc *ra, const MachNode *node, int idx, outputStream *st) const { int_format( ra, node, st ); }
1155 #endif
1156 };
1157 
1158 #endif // SHARE_OPTO_MACHNODE_HPP
    </pre>
  </body>
</html>