#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun May 11 21:24:19 2025
# Process ID: 3644
# Current directory: C:/Users/lab1/Desktop/lab5_rem/lab5v3/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11796 C:\Users\lab1\Desktop\lab5_rem\lab5v3\project_1\project_1.xpr
# Log file: C:/Users/lab1/Desktop/lab5_rem/lab5v3/project_1/vivado.log
# Journal file: C:/Users/lab1/Desktop/lab5_rem/lab5v3/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lab1/Desktop/lab5_rem/lab5v3/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/lab1/Desktop/lab5v3/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 848.246 ; gain = 193.121
update_compile_order -fileset sources_1
reset_run synth_1
reset_run char_memory_synth_1
reset_run fifo_mem_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'char_memory'...
[Sun May 11 21:24:44 2025] Launched char_memory_synth_1, fifo_mem_synth_1, synth_1...
Run output will be captured here:
char_memory_synth_1: C:/Users/lab1/Desktop/lab5_rem/lab5v3/project_1/project_1.runs/char_memory_synth_1/runme.log
fifo_mem_synth_1: C:/Users/lab1/Desktop/lab5_rem/lab5v3/project_1/project_1.runs/fifo_mem_synth_1/runme.log
synth_1: C:/Users/lab1/Desktop/lab5_rem/lab5v3/project_1/project_1.runs/synth_1/runme.log
[Sun May 11 21:24:45 2025] Launched impl_1...
Run output will be captured here: C:/Users/lab1/Desktop/lab5_rem/lab5v3/project_1/project_1.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292AA7B67A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292AA7B67A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7B67A
set_property PROGRAM.FILE {C:/Users/lab1/Desktop/lab5_rem/lab5v3/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lab1/Desktop/lab5_rem/lab5v3/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun May 11 21:45:49 2025] Launched synth_1...
Run output will be captured here: C:/Users/lab1/Desktop/lab5_rem/lab5v3/project_1/project_1.runs/synth_1/runme.log
[Sun May 11 21:45:49 2025] Launched impl_1...
Run output will be captured here: C:/Users/lab1/Desktop/lab5_rem/lab5v3/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lab1/Desktop/lab5_rem/lab5v3/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 11 21:59:51 2025...
