
---------- Begin Simulation Statistics ----------
final_tick                               170778785000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 268451                       # Simulator instruction rate (inst/s)
host_mem_usage                                 671644                       # Number of bytes of host memory used
host_op_rate                                   268978                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   372.51                       # Real time elapsed on the host
host_tick_rate                              458456592                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.170779                       # Number of seconds simulated
sim_ticks                                170778785000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.707788                       # CPI: cycles per instruction
system.cpu.discardedOps                        189745                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        37527582                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.585553                       # IPC: instructions per cycle
system.cpu.numCycles                        170778785                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133251203                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       289889                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        645916                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       799454                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          768                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1601773                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            768                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4484544                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3734544                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80988                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103479                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101719                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.916329                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65205                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             674                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              386                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51180153                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51180153                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51180570                       # number of overall hits
system.cpu.dcache.overall_hits::total        51180570                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       907090                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         907090                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       915091                       # number of overall misses
system.cpu.dcache.overall_misses::total        915091                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  55498934000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  55498934000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  55498934000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  55498934000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52087243                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52087243                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52095661                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52095661                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017415                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017415                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017566                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017566                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61183.492266                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61183.492266                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60648.540965                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60648.540965                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3427                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                74                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.310811                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       670897                       # number of writebacks
system.cpu.dcache.writebacks::total            670897                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       113953                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       113953                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       113953                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       113953                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       793137                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       793137                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       801138                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       801138                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  47168986000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  47168986000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  47983724999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  47983724999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015227                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015227                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015378                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015378                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59471.422970                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59471.422970                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59894.456385                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59894.456385                       # average overall mshr miss latency
system.cpu.dcache.replacements                 799091                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40686031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40686031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       452106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        452106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20666652000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20666652000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41138137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41138137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010990                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010990                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45711.961354                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45711.961354                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3913                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3913                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       448193                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       448193                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19358472000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19358472000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010895                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010895                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43192.267617                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43192.267617                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10494122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10494122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       454984                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       454984                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  34832282000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  34832282000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.041554                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041554                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76557.158054                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76557.158054                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       110040                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       110040                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       344944                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       344944                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27810514000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27810514000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031504                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031504                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80623.272183                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80623.272183                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8001                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8001                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950463                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950463                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8001                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8001                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    814738999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    814738999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950463                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950463                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101829.646169                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101829.646169                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 170778785000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2024.325279                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51981784                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            801139                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.884850                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2024.325279                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988440                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988440                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1475                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104992613                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104992613                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170778785000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170778785000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170778785000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42681403                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474465                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11023789                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     13920456                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13920456                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13920456                       # number of overall hits
system.cpu.icache.overall_hits::total        13920456                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1182                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1182                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1182                       # number of overall misses
system.cpu.icache.overall_misses::total          1182                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    116400000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    116400000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    116400000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    116400000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13921638                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13921638                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13921638                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13921638                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000085                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000085                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98477.157360                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98477.157360                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98477.157360                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98477.157360                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          361                       # number of writebacks
system.cpu.icache.writebacks::total               361                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1182                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1182                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1182                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1182                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    114036000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    114036000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    114036000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    114036000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96477.157360                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96477.157360                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96477.157360                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96477.157360                       # average overall mshr miss latency
system.cpu.icache.replacements                    361                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13920456                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13920456                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1182                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1182                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    116400000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    116400000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13921638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13921638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98477.157360                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98477.157360                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    114036000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    114036000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96477.157360                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96477.157360                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 170778785000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.532841                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13921638                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1182                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11778.035533                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.532841                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.608919                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.608919                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          821                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          821                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.801758                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27844458                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27844458                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170778785000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170778785000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170778785000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 170778785000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   76                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               446209                       # number of demand (read+write) hits
system.l2.demand_hits::total                   446285                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  76                       # number of overall hits
system.l2.overall_hits::.cpu.data              446209                       # number of overall hits
system.l2.overall_hits::total                  446285                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1106                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             354929                       # number of demand (read+write) misses
system.l2.demand_misses::total                 356035                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1106                       # number of overall misses
system.l2.overall_misses::.cpu.data            354929                       # number of overall misses
system.l2.overall_misses::total                356035                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    108850000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  36201608000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      36310458000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    108850000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  36201608000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     36310458000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1182                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           801138                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               802320                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1182                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          801138                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              802320                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.935702                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.443031                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.443757                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.935702                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.443031                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.443757                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98417.721519                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101996.759915                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101985.641861                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98417.721519                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101996.759915                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101985.641861                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              185156                       # number of writebacks
system.l2.writebacks::total                    185156                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        354924                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            356030                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       354924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           356030                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     86730000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  29102711000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29189441000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     86730000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  29102711000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29189441000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.935702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.443025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.443751                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.935702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.443025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.443751                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78417.721519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81997.021898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81985.902873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78417.721519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81997.021898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81985.902873                       # average overall mshr miss latency
system.l2.replacements                         290653                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       670897                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           670897                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       670897                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       670897                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          354                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              354                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          354                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          354                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            109267                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                109267                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          235676                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              235676                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  24474663000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24474663000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        344943                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            344943                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.683232                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.683232                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 103848.771194                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103848.771194                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       235676                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         235676                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  19761143000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19761143000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.683232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.683232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83848.771194                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83848.771194                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    108850000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    108850000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.935702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.935702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98417.721519                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98417.721519                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1106                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1106                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     86730000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     86730000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.935702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.935702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78417.721519                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78417.721519                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        336942                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            336942                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       119253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          119253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11726945000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11726945000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       456195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        456195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.261408                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.261408                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98336.687547                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98336.687547                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       119248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       119248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9341568000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9341568000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.261397                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.261397                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78337.313833                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78337.313833                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 170778785000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63753.876345                       # Cycle average of tags in use
system.l2.tags.total_refs                     1601704                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    356189                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.496781                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      59.585859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       150.433782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63543.856705                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972807                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          987                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        53328                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13169869                       # Number of tag accesses
system.l2.tags.data_accesses                 13169869                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170778785000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    151603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    354886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007290850500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8929                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8929                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              932057                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             142849                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      356030                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     185156                       # Number of write requests accepted
system.mem_ctrls.readBursts                    356030                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   185156                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     38                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 33553                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                356030                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               185156                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  303159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.868518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.042430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     94.053991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8794     98.49%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           12      0.13%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          121      1.36%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8929                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.976369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.943766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.057594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4699     52.63%     52.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              129      1.44%     54.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3726     41.73%     95.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              366      4.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8929                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11392960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5924992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     66.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  170758643000                       # Total gap between requests
system.mem_ctrls.avgGap                     315526.72                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        35392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     11356352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4850624                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 207238.855809871253                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 66497439.948410458863                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 28402965.860191594809                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1106                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       354924                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       185156                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     29983750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10863045250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4062872854750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27110.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30606.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  21942971.63                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        35392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     11357568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11392960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        35392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        35392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      5924992                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      5924992                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1106                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       354924                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         356030                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       185156                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        185156                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       207239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     66504560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         66711799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       207239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       207239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     34693958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        34693958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     34693958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       207239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     66504560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       101405757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               355992                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              151582                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        22744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        22724                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        22593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        22169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        22316                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        21789                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        22161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        21805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        21873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        21302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        22262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        22257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        22547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        22466                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        22562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        22422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9616                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         9629                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9623                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9499                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9683                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9545                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9477                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8691                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9379                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9522                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9450                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9482                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4218179000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1779960000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10893029000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11849.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30599.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              242713                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              83567                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.18                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           55.13                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       181294                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   179.182632                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   104.723373                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   255.456945                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       125155     69.03%     69.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        25556     14.10%     83.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3906      2.15%     85.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2003      1.10%     86.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10968      6.05%     92.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1643      0.91%     93.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          691      0.38%     93.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          925      0.51%     94.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        10447      5.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       181294                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              22783488                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9701248                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              133.409358                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               56.805932                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.49                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 170778785000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       653538480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       347363940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1273069140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     401324040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13480899120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  44157732420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  28393594560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   88707521700                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   519.429399                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  73363480750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5702580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  91712724250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       640900680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       340646790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1268713740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     389934000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13480899120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  43345902510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29077240800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   88544237640                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.473285                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  75145376250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5702580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  89930828750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 170778785000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             120354                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       185156                       # Transaction distribution
system.membus.trans_dist::CleanEvict           104729                       # Transaction distribution
system.membus.trans_dist::ReadExReq            235676                       # Transaction distribution
system.membus.trans_dist::ReadExResp           235676                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        120354                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1001946                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1001946                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     17317952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                17317952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            356031                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  356031    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              356031                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 170778785000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1016228000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1206321000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            457377                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       856053                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          361                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          233691                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           344943                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          344943                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1182                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       456195                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2725                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2401369                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2404094                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        49376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     47105120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               47154496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          290653                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5924992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1092974                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000762                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027596                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1092141     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    833      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1092974                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 170778785000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2273031000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2364000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1602282994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
