#source:examples/prob_examples/public_examples/EventBPrologPackages/Advance/CAN_Bus/ADVANCESIM12.zip_unpacked/COMPONENT/CB3SM.bcm
6.1111961333333336E7,6.4055725E7,6.0520522E7,1.0698702233333333E8:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_write:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite))) => not((ppriority=T2_readpriority) & (T2_readpriority=5) & (ppriority:dom(BUSwrite)) & (T2_state=T2_PROC))
5.3589706E7,5.9705591E7,7.395081466666667E7,7.610309E7:not(not((T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_EN))) => (T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_write:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite))
5.5430489666666664E7,6.3954711E7,5.6776889333333336E7,4.46569777E8:not(not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_write:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)))) => not((T3_state=T3_RELEASE))
5.6352021333333336E7,6.3965955666666664E7,5.7628627E7,1.0844698433333333E8:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_write:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite))) => (pv=0) & (ppriority=4) & (T3_state=T3_WRITE)
