// Seed: 2591724309
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  integer id_27;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd35,
    parameter id_6 = 32'd53
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire _id_6;
  input wire _id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_10;
  ;
  logic id_11;
  bit id_12;
  logic [id_6 : id_5  -  -1 'b0] id_13;
  always @(posedge id_1)
    if (-1'h0)
      if (1) id_12 <= "";
      else id_12 = -1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_10,
      id_9,
      id_7,
      id_10,
      id_11,
      id_1,
      id_13,
      id_11,
      id_11,
      id_8,
      id_3,
      id_13,
      id_8,
      id_13,
      id_11,
      id_13,
      id_3,
      id_13,
      id_11,
      id_10,
      id_9,
      id_13,
      id_3,
      id_10
  );
  wire id_14;
  ;
  assign id_12 = 1 - 1'b0;
  assign id_13 = -1;
  parameter id_15 = 1;
  wire id_16;
  always @(*) $unsigned(19);
  ;
endmodule
