/// Auto-generated register definitions for OTG_HS_HOST
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f7::otg_hs_host {

// ============================================================================
// OTG_HS_HOST - USB on the go high speed
// Base Address: 0x40040400
// ============================================================================

/// OTG_HS_HOST Register Structure
struct OTG_HS_HOST_Registers {

    /// OTG_HS host configuration register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    volatile uint32_t OTG_HS_HCFG;

    /// OTG_HS Host frame interval register
    /// Offset: 0x0004
    /// Reset value: 0x0000EA60
    /// Access: read-write
    volatile uint32_t OTG_HS_HFIR;

    /// OTG_HS host frame number/frame time remaining register
    /// Offset: 0x0008
    /// Reset value: 0x00003FFF
    /// Access: read-only
    volatile uint32_t OTG_HS_HFNUM;
    uint8_t RESERVED_000C[4]; ///< Reserved

    /// OTG_HS_Host periodic transmit FIFO/queue status register
    /// Offset: 0x0010
    /// Reset value: 0x00080100
    volatile uint32_t OTG_HS_HPTXSTS;

    /// OTG_HS Host all channels interrupt register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t OTG_HS_HAINT;

    /// OTG_HS host all channels interrupt mask register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HAINTMSK;
    uint8_t RESERVED_001C[36]; ///< Reserved

    /// OTG_HS host port control and status register
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    volatile uint32_t OTG_HS_HPRT;
    uint8_t RESERVED_0044[188]; ///< Reserved

    /// OTG_HS host channel-0 characteristics register
    /// Offset: 0x0100
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCCHAR0;

    /// OTG_HS host channel-0 split control register
    /// Offset: 0x0104
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCSPLT0;

    /// OTG_HS host channel-11 interrupt register
    /// Offset: 0x0108
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINT0;

    /// OTG_HS host channel-11 interrupt mask register
    /// Offset: 0x010C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINTMSK0;

    /// OTG_HS host channel-11 transfer size register
    /// Offset: 0x0110
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCTSIZ0;

    /// OTG_HS host channel-0 DMA address register
    /// Offset: 0x0114
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCDMA0;
    uint8_t RESERVED_0118[8]; ///< Reserved

    /// OTG_HS host channel-1 characteristics register
    /// Offset: 0x0120
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCCHAR1;

    /// OTG_HS host channel-1 split control register
    /// Offset: 0x0124
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCSPLT1;

    /// OTG_HS host channel-1 interrupt register
    /// Offset: 0x0128
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINT1;

    /// OTG_HS host channel-1 interrupt mask register
    /// Offset: 0x012C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINTMSK1;

    /// OTG_HS host channel-1 transfer size register
    /// Offset: 0x0130
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCTSIZ1;

    /// OTG_HS host channel-1 DMA address register
    /// Offset: 0x0134
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCDMA1;
    uint8_t RESERVED_0138[8]; ///< Reserved

    /// OTG_HS host channel-2 characteristics register
    /// Offset: 0x0140
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCCHAR2;

    /// OTG_HS host channel-2 split control register
    /// Offset: 0x0144
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCSPLT2;

    /// OTG_HS host channel-2 interrupt register
    /// Offset: 0x0148
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINT2;

    /// OTG_HS host channel-2 interrupt mask register
    /// Offset: 0x014C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINTMSK2;

    /// OTG_HS host channel-2 transfer size register
    /// Offset: 0x0150
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCTSIZ2;

    /// OTG_HS host channel-2 DMA address register
    /// Offset: 0x0154
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCDMA2;
    uint8_t RESERVED_0158[8]; ///< Reserved

    /// OTG_HS host channel-3 characteristics register
    /// Offset: 0x0160
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCCHAR3;

    /// OTG_HS host channel-3 split control register
    /// Offset: 0x0164
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCSPLT3;

    /// OTG_HS host channel-3 interrupt register
    /// Offset: 0x0168
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINT3;

    /// OTG_HS host channel-3 interrupt mask register
    /// Offset: 0x016C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINTMSK3;

    /// OTG_HS host channel-3 transfer size register
    /// Offset: 0x0170
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCTSIZ3;

    /// OTG_HS host channel-3 DMA address register
    /// Offset: 0x0174
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCDMA3;
    uint8_t RESERVED_0178[8]; ///< Reserved

    /// OTG_HS host channel-4 characteristics register
    /// Offset: 0x0180
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCCHAR4;

    /// OTG_HS host channel-4 split control register
    /// Offset: 0x0184
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCSPLT4;

    /// OTG_HS host channel-4 interrupt register
    /// Offset: 0x0188
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINT4;

    /// OTG_HS host channel-4 interrupt mask register
    /// Offset: 0x018C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINTMSK4;

    /// OTG_HS host channel-4 transfer size register
    /// Offset: 0x0190
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCTSIZ4;

    /// OTG_HS host channel-4 DMA address register
    /// Offset: 0x0194
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCDMA4;
    uint8_t RESERVED_0198[8]; ///< Reserved

    /// OTG_HS host channel-5 characteristics register
    /// Offset: 0x01A0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCCHAR5;

    /// OTG_HS host channel-5 split control register
    /// Offset: 0x01A4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCSPLT5;

    /// OTG_HS host channel-5 interrupt register
    /// Offset: 0x01A8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINT5;

    /// OTG_HS host channel-5 interrupt mask register
    /// Offset: 0x01AC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINTMSK5;

    /// OTG_HS host channel-5 transfer size register
    /// Offset: 0x01B0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCTSIZ5;

    /// OTG_HS host channel-5 DMA address register
    /// Offset: 0x01B4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCDMA5;
    uint8_t RESERVED_01B8[8]; ///< Reserved

    /// OTG_HS host channel-6 characteristics register
    /// Offset: 0x01C0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCCHAR6;

    /// OTG_HS host channel-6 split control register
    /// Offset: 0x01C4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCSPLT6;

    /// OTG_HS host channel-6 interrupt register
    /// Offset: 0x01C8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINT6;

    /// OTG_HS host channel-6 interrupt mask register
    /// Offset: 0x01CC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINTMSK6;

    /// OTG_HS host channel-6 transfer size register
    /// Offset: 0x01D0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCTSIZ6;

    /// OTG_HS host channel-6 DMA address register
    /// Offset: 0x01D4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCDMA6;
    uint8_t RESERVED_01D8[8]; ///< Reserved

    /// OTG_HS host channel-7 characteristics register
    /// Offset: 0x01E0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCCHAR7;

    /// OTG_HS host channel-7 split control register
    /// Offset: 0x01E4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCSPLT7;

    /// OTG_HS host channel-7 interrupt register
    /// Offset: 0x01E8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINT7;

    /// OTG_HS host channel-7 interrupt mask register
    /// Offset: 0x01EC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINTMSK7;

    /// OTG_HS host channel-7 transfer size register
    /// Offset: 0x01F0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCTSIZ7;

    /// OTG_HS host channel-7 DMA address register
    /// Offset: 0x01F4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCDMA7;
    uint8_t RESERVED_01F8[8]; ///< Reserved

    /// OTG_HS host channel-8 characteristics register
    /// Offset: 0x0200
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCCHAR8;

    /// OTG_HS host channel-8 split control register
    /// Offset: 0x0204
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCSPLT8;

    /// OTG_HS host channel-8 interrupt register
    /// Offset: 0x0208
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINT8;

    /// OTG_HS host channel-8 interrupt mask register
    /// Offset: 0x020C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINTMSK8;

    /// OTG_HS host channel-8 transfer size register
    /// Offset: 0x0210
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCTSIZ8;

    /// OTG_HS host channel-8 DMA address register
    /// Offset: 0x0214
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCDMA8;
    uint8_t RESERVED_0218[8]; ///< Reserved

    /// OTG_HS host channel-9 characteristics register
    /// Offset: 0x0220
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCCHAR9;

    /// OTG_HS host channel-9 split control register
    /// Offset: 0x0224
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCSPLT9;

    /// OTG_HS host channel-9 interrupt register
    /// Offset: 0x0228
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINT9;

    /// OTG_HS host channel-9 interrupt mask register
    /// Offset: 0x022C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINTMSK9;

    /// OTG_HS host channel-9 transfer size register
    /// Offset: 0x0230
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCTSIZ9;

    /// OTG_HS host channel-9 DMA address register
    /// Offset: 0x0234
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCDMA9;
    uint8_t RESERVED_0238[8]; ///< Reserved

    /// OTG_HS host channel-10 characteristics register
    /// Offset: 0x0240
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCCHAR10;

    /// OTG_HS host channel-10 split control register
    /// Offset: 0x0244
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCSPLT10;

    /// OTG_HS host channel-10 interrupt register
    /// Offset: 0x0248
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINT10;

    /// OTG_HS host channel-10 interrupt mask register
    /// Offset: 0x024C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINTMSK10;

    /// OTG_HS host channel-10 transfer size register
    /// Offset: 0x0250
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCTSIZ10;

    /// OTG_HS host channel-10 DMA address register
    /// Offset: 0x0254
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCDMA10;
    uint8_t RESERVED_0258[8]; ///< Reserved

    /// OTG_HS host channel-11 characteristics register
    /// Offset: 0x0260
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCCHAR11;

    /// OTG_HS host channel-11 split control register
    /// Offset: 0x0264
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCSPLT11;

    /// OTG_HS host channel-11 interrupt register
    /// Offset: 0x0268
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINT11;

    /// OTG_HS host channel-11 interrupt mask register
    /// Offset: 0x026C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINTMSK11;

    /// OTG_HS host channel-11 transfer size register
    /// Offset: 0x0270
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCTSIZ11;

    /// OTG_HS host channel-11 DMA address register
    /// Offset: 0x0274
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCDMA11;
    uint8_t RESERVED_0278[8]; ///< Reserved

    /// OTG_HS host channel-12 characteristics register
    /// Offset: 0x0280
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCCHAR12;

    /// OTG_HS host channel-12 split control register
    /// Offset: 0x0284
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCSPLT12;

    /// OTG_HS host channel-12 interrupt register
    /// Offset: 0x0288
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINT12;

    /// OTG_HS host channel-12 interrupt mask register
    /// Offset: 0x028C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINTMSK12;

    /// OTG_HS host channel-12 transfer size register
    /// Offset: 0x0290
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCTSIZ12;

    /// OTG_HS host channel-12 DMA address register
    /// Offset: 0x0294
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCDMA12;
    uint8_t RESERVED_0298[8]; ///< Reserved

    /// OTG_HS host channel-13 characteristics register
    /// Offset: 0x02A0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCCHAR13;

    /// OTG_HS host channel-13 split control register
    /// Offset: 0x02A4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCSPLT13;

    /// OTG_HS host channel-13 interrupt register
    /// Offset: 0x02A8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINT13;

    /// OTG_HS host channel-13 interrupt mask register
    /// Offset: 0x02AC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINTMSK13;

    /// OTG_HS host channel-13 transfer size register
    /// Offset: 0x02B0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCTSIZ13;

    /// OTG_HS host channel-13 DMA address register
    /// Offset: 0x02B4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCDMA13;
    uint8_t RESERVED_02B8[8]; ///< Reserved

    /// OTG_HS host channel-14 characteristics register
    /// Offset: 0x02C0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCCHAR14;

    /// OTG_HS host channel-14 split control register
    /// Offset: 0x02C4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCSPLT14;

    /// OTG_HS host channel-14 interrupt register
    /// Offset: 0x02C8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINT14;

    /// OTG_HS host channel-14 interrupt mask register
    /// Offset: 0x02CC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINTMSK14;

    /// OTG_HS host channel-14 transfer size register
    /// Offset: 0x02D0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCTSIZ14;

    /// OTG_HS host channel-14 DMA address register
    /// Offset: 0x02D4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCDMA14;
    uint8_t RESERVED_02D8[8]; ///< Reserved

    /// OTG_HS host channel-15 characteristics register
    /// Offset: 0x02E0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCCHAR15;

    /// OTG_HS host channel-15 split control register
    /// Offset: 0x02E4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCSPLT15;

    /// OTG_HS host channel-15 interrupt register
    /// Offset: 0x02E8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINT15;

    /// OTG_HS host channel-15 interrupt mask register
    /// Offset: 0x02EC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCINTMSK15;

    /// OTG_HS host channel-15 transfer size register
    /// Offset: 0x02F0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCTSIZ15;

    /// OTG_HS host channel-15 DMA address register
    /// Offset: 0x02F4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_HCDMA15;
};

static_assert(sizeof(OTG_HS_HOST_Registers) >= 760, "OTG_HS_HOST_Registers size mismatch");

/// OTG_HS_HOST peripheral instance
inline OTG_HS_HOST_Registers* OTG_HS_HOST() {
    return reinterpret_cast<OTG_HS_HOST_Registers*>(0x40040400);
}

}  // namespace alloy::hal::st::stm32f7::otg_hs_host
