
### 1-level exercise (1)  {.smaller}



* 6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
* page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other;
* page table base register <code>0x20</code>; translate virtual address <code>0x31</code>
 

::: {.r-stack}
![](/vm/texfig/multiSplitExPt1.figure-1.svg){.fragment .fade-in-then-out fragment-index=1}

![](/vm/texfig/multiSplitExPt1.figure-2.svg){.fragment .fade-in-then-out fragment-index=2}

![](/vm/texfig/multiSplitExPt1.figure-3.svg){.fragment .fade-in-then-out fragment-index=3}

![](/vm/texfig/multiSplitExPt1.figure-4.svg){.fragment .fade-in-then-out fragment-index=4}

![](/vm/texfig/multiSplitExPt1.figure-5.svg){.fragment .fade-in-then-out fragment-index=5}


:::

