# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Experiement_5.2.srcs/sources_1/new/adder_1bit.v" \
"../../../../Experiement_5.2.srcs/sources_1/new/addsub_1bit.v" \
"../../../../Experiement_5.2.srcs/sources_1/new/addsub_4bit.v" \
"../../../../Experiement_5.2.srcs/sim_1/new/addsub_4bit_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
