// Copyright (c) 2025 vivo Mobile Communication Co., Ltd.
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//       http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

pub(crate) mod hardfault;
pub mod irq;
pub(crate) mod xpsr;
use crate::{
    scheduler,
    support::{sideeffect, Region, RegionalObjectBuilder},
    syscalls::{dispatch_syscall, Context as ScContext},
};
pub(crate) use hardfault::handle_hardfault;
pub use hardfault::panic_on_hardfault;

use core::{
    fmt,
    mem::offset_of,
    sync::{atomic, atomic::Ordering},
};
use cortex_m::peripheral::SCB;
use scheduler::ContextSwitchHookHolder;

pub const EXCEPTION_LR: usize = 0xFFFFFFFD;
// See https://developer.arm.com/documentation/100235/0100/The-Cortex-M33-Processor/Programmer-s-model/Core-registers/CONTROL-register.
#[cfg(not(has_fpu))]
pub const CONTROL: usize = 0b10;
#[cfg(has_fpu)]
pub const CONTROL: usize = 0b110;
pub const THUMB_MODE: usize = 0x01000000;
pub const NR_SWITCH: usize = !0;
pub const NR_RET_FROM_SYSCALL: usize = NR_SWITCH - 1;
pub const DISABLE_LOCAL_IRQ_BASEPRI: u8 = irq::IRQ_PRIORITY_FOR_SCHEDULER;

#[macro_export]
macro_rules! arch_bootstrap {
    ($stack_start:expr, $stack_end:expr, $cont:path) => {
        core::arch::naked_asm!(
            "cpsid i",
            "b {cont}",
            cont = sym $cont,
        )
    };
}

extern "C" fn prepare_schedule() -> usize {
    let current = scheduler::current_thread_ref();
    current.reset_saved_sp();
    current.saved_sp()
}

extern "C" {
    pub static mut __sys_stack_start: u8;
    pub static mut __sys_stack_end: u8;
}

macro_rules! disable_interrupt {
    () => {
        "
        cpsid i
        "
    };
}

macro_rules! enable_interrupt {
    () => {
        "
        cpsie i
        "
    };
}

pub extern "C" fn reset_msp_and_start_schedule(msp: *mut u8, cont: extern "C" fn() -> !) {
    let sp = prepare_schedule();
    unsafe {
        core::arch::asm!(
            "
            msr psp, {sp}
            msr msp, {msp}
            ",
            // Reset handler is special, see
            // https://stackoverflow.com/questions/59008284/if-the-main-function-is-called-inside-the-reset-handler-how-other-interrupts-ar
            "
            ldr {tmp}, ={thumb}
            msr xpsr, {tmp}
            ldr {tmp}, ={ctrl}
            msr control, {tmp}
            ldr lr, =0
            msr basepri, {basepri}
            isb
            cpsie i
            bx {cont}
            ",
            options(nostack, noreturn),
            thumb = const THUMB_MODE,
            ctrl = const CONTROL,
            msp = in(reg) msp,
            sp = in(reg) sp,
            tmp = in(reg) 0,
            cont = in(reg) cont,
            basepri = in(reg) DISABLE_LOCAL_IRQ_BASEPRI,
        )
    }
}

#[inline]
pub extern "C" fn start_schedule(cont: extern "C" fn() -> !) {
    unsafe { reset_msp_and_start_schedule(&mut __sys_stack_end as *mut u8, cont) }
}

#[cfg(not(has_fpu))]
#[repr(C, align(8))]
#[derive(Default, Debug, Copy, Clone)]
pub struct Context {
    pub r4: usize,
    pub r5: usize,
    pub r6: usize,
    pub r7: usize,
    pub r8: usize,
    pub r9: usize,
    pub r10: usize,
    pub r11: usize,
    // Cortex-m saves R0, R1, R2, R3, R12, LR, PC, xPSR automatically
    // on psp, so they don't appear in the Context. Additionally, sp
    // == R13, lr == R14, pc == R15.
    pub r0: usize,
    pub r1: usize,
    pub r2: usize,
    pub r3: usize,
    pub r12: usize,
    pub lr: usize,
    pub pc: usize,
    pub xpsr: usize,
}

#[cfg(has_fpu)]
#[repr(C, align(8))]
#[derive(Default, Debug, Copy, Clone)]
pub struct Context {
    pub r4: usize,
    pub r5: usize,
    pub r6: usize,
    pub r7: usize,
    pub r8: usize,
    pub r9: usize,
    pub r10: usize,
    pub r11: usize,
    pub s16: usize,
    pub s17: usize,
    pub s18: usize,
    pub s19: usize,
    pub s20: usize,
    pub s21: usize,
    pub s22: usize,
    pub s23: usize,
    pub s24: usize,
    pub s25: usize,
    pub s26: usize,
    pub s27: usize,
    pub s28: usize,
    pub s29: usize,
    pub s30: usize,
    pub s31: usize,
    // Cortex-m saves R0, R1, R2, R3, R12, LR, PC, xPSR automatically
    // on psp, so they don't appear in the Context. Additionally, sp
    // == R13, lr == R14, pc == R15.
    pub r0: usize,
    pub r1: usize,
    pub r2: usize,
    pub r3: usize,
    pub r12: usize,
    pub lr: usize,
    pub pc: usize,
    pub xpsr: usize,
    pub s0: usize,
    pub s1: usize,
    pub s2: usize,
    pub s3: usize,
    pub s4: usize,
    pub s5: usize,
    pub s6: usize,
    pub s7: usize,
    pub s8: usize,
    pub s9: usize,
    pub s10: usize,
    pub s11: usize,
    pub s12: usize,
    pub s13: usize,
    pub s14: usize,
    pub s15: usize,
    pub fpscr: usize,
    pub vpr: usize,
}

#[cfg(not(has_fpu))]
#[repr(C, align(8))]
#[derive(Default)]
pub struct IsrContext {
    pub r0: usize,
    pub r1: usize,
    pub r2: usize,
    pub r3: usize,
    pub r12: usize,
    pub lr: usize,
    pub pc: usize,
    pub xpsr: usize,
}

// See https://developer.arm.com/documentation/107706/0100/Exceptions-and-interrupts-overview/Stack-frames.
#[cfg(has_fpu)]
#[repr(C, align(8))]
#[derive(Default)]
pub struct IsrContext {
    pub r0: usize,
    pub r1: usize,
    pub r2: usize,
    pub r3: usize,
    pub r12: usize,
    pub lr: usize,
    pub pc: usize,
    pub xpsr: usize,
    pub s0: usize,
    pub s1: usize,
    pub s2: usize,
    pub s3: usize,
    pub s4: usize,
    pub s5: usize,
    pub s6: usize,
    pub s7: usize,
    pub s8: usize,
    pub s9: usize,
    pub s10: usize,
    pub s11: usize,
    pub s12: usize,
    pub s13: usize,
    pub s14: usize,
    pub s15: usize,
    pub fpscr: usize,
    pub vpr: usize,
}

impl fmt::Debug for IsrContext {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        write!(f, "IsrContext {{")?;
        write!(f, "r0: 0x{:x} ", self.r0)?;
        write!(f, "r1: 0x{:x} ", self.r1)?;
        write!(f, "r2: 0x{:x} ", self.r2)?;
        write!(f, "r3: 0x{:x} ", self.r3)?;
        write!(f, "r12: 0x{:x} ", self.r12)?;
        write!(f, "lr: 0x{:x} ", self.lr)?;
        write!(f, "pc: 0x{:x} ", self.pc)?;
        write!(f, "xpsr: 0x{:x} ", self.xpsr)?;
        #[cfg(has_fpu)]
        {
            write!(f, "fpscr: 0x{:x} ", self.fpscr)?;
            write!(f, "vpr: 0x{:x} ", self.vpr)?;
        }
        write!(f, "}}")?;
        Ok(())
    }
}

// FIXME: We need to pass a scratch register to perform saving.
// Use r12 as scratch register now.
#[cfg(not(has_fpu))]
macro_rules! store_callee_saved_regs {
    () => {
        "
        mrs r12, psp
        stmdb r12!, {{r4-r11}}
        "
    };
}

#[cfg(not(has_fpu))]
macro_rules! load_callee_saved_regs {
    () => {
        "
        ldmia r12!, {{r4-r11}}
        msr psp, r12
        "
    };
}

#[cfg(has_fpu)]
macro_rules! store_callee_saved_regs {
    () => {
        "
        mrs r12, psp
        vstmdb r12!, {{s16-s31}}
        stmdb r12!, {{r4-r11}}
        "
    };
}

#[cfg(has_fpu)]
macro_rules! load_callee_saved_regs {
    () => {
        "
        ldmia r12!, {{r4-r11}}
        vldmia r12!, {{s16-s31}}
        msr psp, r12
        "
    };
}

pub(crate) extern "C" fn post_pendsv() {
    SCB::set_pendsv();
    unsafe { core::arch::asm!("dsb", "isb", options(nostack),) }
}

#[naked]
pub unsafe extern "C" fn handle_svc() {
    core::arch::naked_asm!(
        concat!(
            "
            ldr r12, ={basepri}
            msr basepri, r12
            ",
            store_callee_saved_regs!(),
            "
            mov r0, r12
            push {{r3, lr}}
            bl {syscall_handler}
            pop {{r3, lr}}
            mov r12, r0
            ",
            load_callee_saved_regs!(),
            "
            ldr r12, =0
            msr basepri, r12
            isb
            bx lr
            ",
        ),
        syscall_handler = sym handle_syscall,
        basepri = const DISABLE_LOCAL_IRQ_BASEPRI,
    )
}

extern "C" fn syscall_handler(ctx: &mut Context) {
    let sc = ScContext {
        nr: ctx.r7,
        args: [ctx.r0, ctx.r1, ctx.r2, ctx.r3, ctx.r4, ctx.r5],
    };
    // r0 should contain the return value.
    ctx.r0 = dispatch_syscall(&sc);
}

#[naked]
unsafe extern "C" fn syscall_stub(ctx: *mut Context) -> ! {
    core::arch::naked_asm!(
        concat!(
            "
            push {{r0}}
            bl {syscall_handler}
            pop {{r0}}
            ldr r7, ={syscall_ret}
            svc 0
            ",
        ),
        syscall_handler = sym syscall_handler,
        syscall_ret = const NR_RET_FROM_SYSCALL,
    )
}

#[inline(never)]
fn handle_svc_switch(ctx: &Context) -> usize {
    // r0 contains pointer to the saved_sp of the `from` thread, null
    // if saving context is not needed;
    // r1 contains the saved_sp of the `to` thread;
    // r2 contains the pointer to the switch hook holder, null if
    // there is no switch hook holder.
    debug_assert_eq!(ctx.r7, NR_SWITCH);
    let hook_ptr: *mut ContextSwitchHookHolder = unsafe { ctx.r0 as *mut ContextSwitchHookHolder };
    debug_assert!(!hook_ptr.is_null());
    let hook = unsafe { &mut *hook_ptr };
    scheduler::save_context_finish_hook(&mut *hook, ctx as *const _ as usize)
}

extern "C" fn handle_syscall(ctx: &Context) -> usize {
    if ctx.r7 == NR_SWITCH {
        return handle_svc_switch(ctx);
    }
    if ctx.r7 == NR_RET_FROM_SYSCALL {
        // We are using syscall(NR_RET_FROM_SYSCALL, ctx_before_syscall) to
        // return from syscall. ctx_before_syscall is contained in r0.
        return ctx.r0;
    }
    // Due to cortex-m's limitation, we split syscall handling into 2 phases:
    // P0:
    //   Switch stack, go back to thread mode and run handler. Then syscalls
    //   NR_RET_FROM_SYSCALL to go back to ISR mode.
    // P1:
    //   Switch stack and return to the normal control flow of thread mode.

    // Duplicate ctx so that we can exit to thread mode to
    // handle syscalls.
    let size = core::mem::size_of::<Context>();
    let base = unsafe { (ctx as *const Context).byte_offset(-(size as isize)) as usize };
    debug_assert_eq!(base % core::mem::align_of::<Context>(), 0);
    let region = Region { base, size };
    let mut rb = RegionalObjectBuilder::new(region);
    let dup_ctx = rb.write_after_start::<Context>(*ctx).unwrap() as *mut Context as *mut usize;
    unsafe {
        sideeffect();
        dup_ctx
            .byte_offset(offset_of!(Context, pc) as isize)
            .write_volatile(syscall_stub as usize);
        dup_ctx
            .byte_offset(offset_of!(Context, r0) as isize)
            .write_volatile(ctx as *const _ as usize);
        dup_ctx
            .byte_offset(offset_of!(Context, xpsr) as isize)
            .write_volatile(ctx.xpsr & !(1 << 9))
    }
    base
}

#[naked]
pub unsafe extern "C" fn handle_pendsv() {
    core::arch::naked_asm!(
        concat!(
            "
            ldr r12, ={basepri}
            msr basepri, r12
            ",
            store_callee_saved_regs!(),
            "
            push {{r3, lr}}
            mov r0, r12
            bl {next_thread_sp}
            mov r12, r0
            pop {{r3, lr}}
            ",
            load_callee_saved_regs!(),
            "
            ldr r12, =0
            msr basepri, r12
            isb
            bx lr
            "
        ),
        next_thread_sp = sym scheduler::relinquish_me_and_return_next_sp,
        basepri = const DISABLE_LOCAL_IRQ_BASEPRI,
    )
}

impl Context {
    #[inline(never)]
    pub fn set_return_address(&mut self, pc: usize) -> &mut Self {
        self.pc = pc;
        self
    }

    #[inline]
    pub fn get_return_address(&self) -> usize {
        self.pc
    }

    #[inline]
    pub fn set_arg(&mut self, i: usize, val: usize) -> &mut Self {
        match i {
            0 => self.r0 = val,
            1 => self.r1 = val,
            2 => self.r2 = val,
            3 => self.r3 = val,
            _ => panic!("Should be passed by stack"),
        }
        self
    }

    #[cfg(not(has_fpu))]
    #[inline]
    pub fn init(&mut self) -> &mut Self {
        self.xpsr = THUMB_MODE;
        self
    }

    // See https://developer.arm.com/documentation/100235/0004/the-cortex-m33-peripherals/floating-point-unit/floating-point-status-control-register.
    #[cfg(has_fpu)]
    #[inline]
    pub fn init(&mut self) -> &mut Self {
        self.xpsr = THUMB_MODE;
        self.fpscr = 1 << 25;
        self.vpr = 0xc0dec0de;
        self
    }
}

#[inline]
pub extern "C" fn enable_local_irq() {
    unsafe {
        core::arch::asm!(
            "msr basepri, {}",
            in(reg) 0,
            options(nostack)
        )
    }
}

#[inline]
pub extern "C" fn disable_local_irq() {
    unsafe {
        core::arch::asm!(
            "msr basepri, {}",
            in(reg) DISABLE_LOCAL_IRQ_BASEPRI,
            options(nostack),
        )
    }
}

#[coverage(off)]
#[cfg_attr(debug, inline(never))]
pub extern "C" fn disable_local_irq_save() -> usize {
    let old: usize;
    unsafe {
        core::arch::asm!(
            concat!(
                "
                mrs {old}, basepri
                msr basepri, {val}
                ",
            ),
            old = out(reg) old,
            val = in(reg) DISABLE_LOCAL_IRQ_BASEPRI,
            options(nostack)
        )
    }
    atomic::compiler_fence(Ordering::SeqCst);
    old
}

#[coverage(off)]
#[cfg_attr(debug, inline(never))]
pub extern "C" fn enable_local_irq_restore(old: usize) {
    atomic::compiler_fence(Ordering::SeqCst);
    unsafe {
        core::arch::asm!(
        "msr basepri, {}", 
        in(reg) old,
        options(nostack))
    }
}

#[inline]
pub extern "C" fn idle() {
    unsafe { core::arch::asm!("wfi") }
}

#[inline]
pub extern "C" fn current_sp() -> usize {
    let x: usize;
    unsafe { core::arch::asm!("mov {}, sp", out(reg) x, options(nostack, nomem)) };
    x
}

#[inline]
pub extern "C" fn current_msp() -> usize {
    let x: usize;
    unsafe { core::arch::asm!("mrs {}, msp", out(reg) x, options(nostack, nomem)) };
    x
}

#[inline]
pub extern "C" fn current_psp() -> usize {
    let x: usize;
    unsafe { core::arch::asm!("mrs {}, psp", out(reg) x, options(nostack, nomem)) };
    x
}

#[inline(never)]
pub(crate) extern "C" fn switch_context_with_hook(hook: *mut ContextSwitchHookHolder) {
    unsafe {
        core::arch::asm!(
            "movs {tmp}, r7",
            "ldr r7, ={nr}",
            "svc 0",
            "mov r7, {tmp}",
            in("r0") hook as usize,
            tmp = out(reg) _,
            nr = const NR_SWITCH,
            options(nostack),
        )
    }
}

#[inline(always)]
pub extern "C" fn pend_switch_context() {
    post_pendsv();
}

#[inline(always)]
pub(crate) extern "C" fn restore_context_with_hook(hook: *mut ContextSwitchHookHolder) -> ! {
    switch_context_with_hook(hook);
    unreachable!("Should have switched to another thread");
}

#[inline]
pub extern "C" fn current_cpu_id() -> usize {
    0
}

#[inline]
pub extern "C" fn local_irq_enabled() -> bool {
    let x: usize;
    unsafe {
        core::arch::asm!(
            "mrs {}, basepri",
            out(reg) x, options(nostack)
        );
    };
    x == 0
}

#[inline]
pub extern "C" fn is_in_interrupt() -> bool {
    cortex_m::peripheral::SCB::vect_active() != cortex_m::peripheral::scb::VectActive::ThreadMode
}

#[naked]
pub(crate) extern "C" fn switch_stack(
    to_sp: usize,
    cont: extern "C" fn(sp: usize, old_sp: usize),
) -> ! {
    unsafe {
        core::arch::naked_asm!(
            "
            mov r12, r1
            mrs r1, psp
            msr psp, r0
            bx r12
            "
        )
    }
}

pub extern "C" fn send_ipi(_id: usize) {}

#[cfg(test)]
mod tests {
    use super::*;
    use blueos_test_macro::test;

    // See https://developer.arm.com/documentation/107706/0100/Exceptions-and-interrupts-overview/Stack-frames.
    #[test]
    fn test_abi() {
        #[cfg(has_fpu)]
        {
            assert_eq!(
                core::mem::size_of::<IsrContext>(),
                core::mem::size_of::<usize>() * 26
            );
            assert_eq!(
                core::mem::size_of::<Context>(),
                core::mem::size_of::<IsrContext>() + 8 * 4 + 16 * 4
            );
        }
        #[cfg(not(has_fpu))]
        {
            assert_eq!(
                core::mem::size_of::<IsrContext>(),
                core::mem::size_of::<usize>() * 8
            );
            assert_eq!(
                core::mem::size_of::<Context>(),
                core::mem::size_of::<IsrContext>() + 8 * 4
            );
        }
    }
}
