Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (win64) Build 6060944 Thu Mar 06 19:10:01 MST 2025
| Date         : Mon Dec 22 18:37:22 2025
| Host         : WS-DRAKE running 64-bit major release  (build 9200)
| Command      : report_incremental_reuse -file cyan_top_incremental_reuse_routed.rpt
| Design       : cyan_top
| Device       : xc7a35t
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Incremental Implementation Information

Table of Contents
-----------------
1. Incremental Flow Summary
2. Reuse Summary
3. Reference Checkpoint Information
4. Comparison with Reference Run
5. Optimization Comparison With Reference Run
5.1 iphys_opt_replay Optimizations
5.2 QoR Suggestion Optimizations
6. Command Comparison with Reference Run
6.1 Reference:
6.2 Incremental:
7. Non Reuse Information

1. Incremental Flow Summary
---------------------------

+-----------------------+------------------+
|    Flow Information   |       Value      |
+-----------------------+------------------+
| Synthesis Flow        |          Default |
| Auto Incremental      |              Yes |
| Incremental Directive | RuntimeOptimized |
| Target WNS            |           -0.152 |
| QoR Suggestions       |                0 |
+-----------------------+------------------+


2. Reuse Summary
----------------

+-------+------------------------------+------------------------------------+----------------------------+--------------------+--------+
|  Type | Matched % (of Initial Total) | Initial Reuse % (of Initial Total) | Current Reuse % (of Total) | Fixed % (of Total) |  Total |
+-------+------------------------------+------------------------------------+----------------------------+--------------------+--------+
| Cells |                       100.00 |                             100.00 |                     100.00 |               0.28 |  41551 |
| Nets  |                       100.00 |                              99.93 |                      99.77 |               0.00 |  32357 |
| Pins  |                            - |                              99.99 |                      99.49 |                  - | 165384 |
| Ports |                       100.00 |                             100.00 |                     100.00 |             100.00 |    154 |
+-------+------------------------------+------------------------------------+----------------------------+--------------------+--------+


3. Reference Checkpoint Information
-----------------------------------

+----------------+----------------------------------------------------------------------------------------------------+
| DCP Location:  | D:/git_workspace/CYAN-FPGA/xdaq_top/build/xdaq_top.srcs/utils_1/imports/impl_1/cyan_top_routed.dcp |
+----------------+----------------------------------------------------------------------------------------------------+


+--------------------------------+----------------------------+
|         DCP Information        |            Value           |
+--------------------------------+----------------------------+
| Vivado Version                 |                   2024.2.2 |
| DCP State                      |                 POST_ROUTE |
| Recorded WNS                   |                     -0.152 |
| Recorded WHS                   |                      0.029 |
| Reference Speed File Version   | PRODUCTION 1.23 2018-06-13 |
| Incremental Speed File Version | PRODUCTION 1.23 2018-06-13 |
+--------------------------------+----------------------------+
* Recorded WNS/WHS timing numbers are estimated timing numbers. They may vary slightly from sign-off timing numbers.


4. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |             |             |       00:02 |       00:02 |       00:02 |       00:02 |
| opt_design      |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| read_checkpoint |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| place_design    |      -0.166 |      -0.150 |       00:01 |     < 1 min |       00:02 |       00:01 |
| phys_opt_design |      -0.166 |      -0.150 |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| route_design    |      -0.151 |      -0.151 |       00:01 |       00:01 |       00:02 |       00:01 |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


5. Optimization Comparison With Reference Run
---------------------------------------------

5.1 iphys_opt_replay Optimizations
----------------------------------

+-------------------------+--------+------------+
| iphys_opt_design replay | Reused | Not Reused |
+-------------------------+--------+------------+
| fanout_opt              |      3 |          0 |
| restruct_opt            |     21 |          0 |
+-------------------------+--------+------------+


5.2 QoR Suggestion Optimizations
--------------------------------

+-------------------------------------+-------+
|           QoR Suggestions           | Value |
+-------------------------------------+-------+
| QoR Suggestions (Recommended)       |     0 |
|   Suggestions Included In Reference |     0 |
|     Yet to apply                    |     0 |
|     Applied                         |     0 |
|     Failed to apply                 |     0 |
|   New Suggestions (INCR_FRIENDLY=1) |     0 |
|     Yet to apply                    |     0 |
|     Applied                         |     0 |
|     Failed to apply                 |     0 |
| QoR Suggestions (Not Recommended)   |     0 |
|   New Suggestions (INCR_FRIENDLY=0) |     0 |
|     Yet to apply                    |     0 |
|     Applied                         |     0 |
|     Failed to apply                 |     0 |
| Disabled New Suggestions            |     0 |
+-------------------------------------+-------+


6. Command Comparison with Reference Run
----------------------------------------

6.1 Reference:
--------------
synth_design-define default::[not_specified] -verilog_define default::[not_specified] -vhdl_define default::[not_specified] -top  cyan_top -part  xc7a35tfgg484-1 
opt_design
read_checkpoint -directive RuntimeOptimized  -incremental -auto_incremental D:/git_workspace/CYAN-FPGA/xdaq_top/build/xdaq_top.srcs/utils_1/imports/impl_1/cyan_top_routed.dcp
place_design
phys_opt_design
route_design

6.2 Incremental:
----------------
synth_design-define default::[not_specified] -verilog_define default::[not_specified] -vhdl_define default::[not_specified] -top  cyan_top -part  xc7a35tfgg484-1 
opt_design
read_checkpoint -directive RuntimeOptimized  -incremental -auto_incremental D:/git_workspace/CYAN-FPGA/xdaq_top/build/xdaq_top.srcs/utils_1/imports/impl_1/cyan_top_routed.dcp
place_design
phys_opt_design
route_design

7. Non Reuse Information
------------------------

+-----------------------+------+
|          Type         |   %  |
+-----------------------+------+
| Non-Reused Cells      | 0.00 |
| Partially reused nets | 0.00 |
| Non-Reused nets       | 0.22 |
| Non-Reused Ports      | 0.00 |
+-----------------------+------+


