
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003538                       # Number of seconds simulated
sim_ticks                                  3537840000                       # Number of ticks simulated
final_tick                                 3537840000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 137736                       # Simulator instruction rate (inst/s)
host_op_rate                                   276625                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37594455                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448016                       # Number of bytes of host memory used
host_seconds                                    94.11                       # Real time elapsed on the host
sim_insts                                    12961650                       # Number of instructions simulated
sim_ops                                      26031891                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3537840000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          88000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1557120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1645120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        88000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         88000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       376960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          376960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           24330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               25705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5890                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5890                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          24873934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         440132962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             465006897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     24873934                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24873934                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      106550890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            106550890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      106550890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         24873934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        440132962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            571557787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     23005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000244411250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          348                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          348                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               55454                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5486                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       25706                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6753                       # Number of write requests accepted
system.mem_ctrls.readBursts                     25706                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6753                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1558144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   87040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  371456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1645184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               432192                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1360                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   925                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              165                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3537838000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 25706                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6753                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    487.945330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   326.723601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   361.412090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          689     17.44%     17.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          699     17.69%     35.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          422     10.68%     45.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          368      9.31%     55.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          275      6.96%     62.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          312      7.90%     69.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          268      6.78%     76.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          102      2.58%     79.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          816     20.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3951                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      69.933908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     46.092537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     82.348166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            123     35.34%     35.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           138     39.66%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            28      8.05%     83.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           14      4.02%     87.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            7      2.01%     89.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            9      2.59%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      1.15%     92.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.29%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            6      1.72%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            9      2.59%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            4      1.15%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.29%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           348                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.678161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.650424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.978080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              232     66.67%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      1.15%     67.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              104     29.89%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      2.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           348                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        85824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1472320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       371456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 24258869.818872533739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 416163534.812201797962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 104995138.276462480426                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        24330                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6753                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     51465500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    773730750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  85019373500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37402.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31801.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12589867.24                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    368708750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               825196250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  121730000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15144.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33894.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       440.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       105.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    465.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    122.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    21164                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5025                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.22                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     108994.05                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 17071740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  9047280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                87779160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               23526540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         272900160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            284990880                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              6876480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1219247670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        56067360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         23007360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2000514630                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            565.462155                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2895130250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      5143000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     115440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     75156000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    145975250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     522126750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2673999000                       # Time in different power states
system.mem_ctrls_1.actEnergy                 11209800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  5946765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                86044140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6770340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         271670880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            236413770                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              7099680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1121060610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       172795200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         26052780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1945063965                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            549.788562                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3001018000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      5497000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     114920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     92445000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    450023250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     416405000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2458549750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3537840000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  591478                       # Number of BP lookups
system.cpu.branchPred.condPredicted            591478                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             18000                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               484240                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   92213                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                510                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          484240                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             321732                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           162508                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3732                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3537840000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5205561                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      499770                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1175                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           149                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3537840000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3537840000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1232198                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           389                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3537840000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7075681                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1282163                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13367875                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      591478                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             413945                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5688968                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   36696                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  247                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1602                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          265                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1231919                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2702                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            6991608                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.842904                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.726040                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3091119     44.21%     44.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    31319      0.45%     44.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   239900      3.43%     48.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   208127      2.98%     51.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    63154      0.90%     51.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   367132      5.25%     57.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    44584      0.64%     57.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   193383      2.77%     60.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2752890     39.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6991608                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.083593                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.889270                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1198761                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1949276                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3738718                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 86505                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  18348                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               26702153                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  18348                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1250578                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  639997                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6160                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3765380                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1311145                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               26586940                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3330                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  97151                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1020226                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 191986                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            29318139                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              55759786                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19284517                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          27223232                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              28681691                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   636448                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                150                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            106                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    498290                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5136745                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              504703                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            185713                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            70458                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   26446085                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 225                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  26339822                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             22818                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          414418                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       742591                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            161                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6991608                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.767348                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.913183                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1858128     26.58%     26.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              222593      3.18%     29.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              533851      7.64%     37.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              489894      7.01%     44.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              833504     11.92%     56.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              733898     10.50%     66.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              688156      9.84%     76.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              605269      8.66%     85.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1026315     14.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6991608                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   40658      3.59%      3.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  3427      0.30%      3.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.00%      3.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      8      0.00%      3.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 16896      1.49%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      5.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            564942     49.87%     55.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           453075     39.99%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2057      0.18%     95.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   592      0.05%     95.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             51091      4.51%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               84      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             15510      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8910334     33.83%     33.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40075      0.15%     34.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1613      0.01%     34.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4283418     16.26%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  663      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81518      0.31%     50.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     50.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1657      0.01%     50.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2960930     11.24%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                708      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310006      8.77%     70.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30018      0.11%     70.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080000      7.90%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               854670      3.24%     81.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              349828      1.33%     83.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4267979     16.20%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150831      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26339822                       # Type of FU issued
system.cpu.iq.rate                           3.722585                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1132843                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.043009                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           19724132                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6744887                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6321919                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            41102781                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           20115972                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     19891619                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6362501                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                21094654                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           429050                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       143627                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        10129                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10009                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          4975                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  18348                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  422253                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                113334                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            26446310                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1704                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5136745                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               504703                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                143                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  10979                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 97755                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            136                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12801                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7482                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                20283                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              26283925                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5080384                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             55897                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5580145                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   548637                       # Number of branches executed
system.cpu.iew.exec_stores                     499761                       # Number of stores executed
system.cpu.iew.exec_rate                     3.714685                       # Inst execution rate
system.cpu.iew.wb_sent                       26219171                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      26213538                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  16455871                       # num instructions producing a value
system.cpu.iew.wb_consumers                  25164410                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.704737                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.653934                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          414985                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18240                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6924235                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.759533                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.250636                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2170921     31.35%     31.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       373992      5.40%     36.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       526282      7.60%     44.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       150804      2.18%     46.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       753274     10.88%     57.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       379858      5.49%     62.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       455095      6.57%     69.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       402105      5.81%     75.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1711904     24.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6924235                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12961650                       # Number of instructions committed
system.cpu.commit.committedOps               26031891                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487692                       # Number of memory references committed
system.cpu.commit.loads                       4993118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     535147                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   19885362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10456289                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12441      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8746725     33.60%     33.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.15%     33.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     33.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     16.44%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80745      0.31%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     50.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.37%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      8.87%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      7.99%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821880      3.16%     82.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.32%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.02%     99.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          26031891                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1711904                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     31659207                       # The number of ROB reads
system.cpu.rob.rob_writes                    52961525                       # The number of ROB writes
system.cpu.timesIdled                             816                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           84073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12961650                       # Number of Instructions Simulated
system.cpu.committedOps                      26031891                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.545894                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.545894                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.831859                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.831859                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18860501                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5457615                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  27113896                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 19741310                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2295649                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3695502                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6665269                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3537840000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1010.167227                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3958364                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23306                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            169.843131                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1010.167227                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986491                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986491                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          445                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10534622                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10534622                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3537840000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4694520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4694520                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       492086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492086                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5186606                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5186606                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5186606                       # number of overall hits
system.cpu.dcache.overall_hits::total         5186606                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        66048                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         66048                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2492                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2492                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        68540                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          68540                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        68540                       # number of overall misses
system.cpu.dcache.overall_misses::total         68540                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3933484000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3933484000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    162428998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    162428998                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   4095912998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4095912998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4095912998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4095912998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4760568                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4760568                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5255146                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5255146                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5255146                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5255146                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013874                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013874                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005039                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013042                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013042                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013042                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013042                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59554.929748                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59554.929748                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65180.175762                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65180.175762                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59759.454304                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59759.454304                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59759.454304                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59759.454304                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        58028                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          816                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               814                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.287469                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    90.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5890                       # number of writebacks
system.cpu.dcache.writebacks::total              5890                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        44191                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44191                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        44210                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44210                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        44210                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44210                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21857                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21857                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2473                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2473                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        24330                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24330                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24330                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24330                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1369894500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1369894500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    159143998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    159143998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1529038498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1529038498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1529038498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1529038498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004591                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004591                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004630                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004630                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004630                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004630                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62675.321407                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62675.321407                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64352.607359                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64352.607359                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62845.807563                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62845.807563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62845.807563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62845.807563                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23306                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3537840000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.447654                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              457579                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               864                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            529.605324                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.447654                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987202                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987202                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2465213                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2465213                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3537840000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1230094                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1230094                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1230094                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1230094                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1230094                       # number of overall hits
system.cpu.icache.overall_hits::total         1230094                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1825                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1825                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1825                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1825                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1825                       # number of overall misses
system.cpu.icache.overall_misses::total          1825                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    119403999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    119403999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    119403999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    119403999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    119403999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    119403999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1231919                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1231919                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1231919                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1231919                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1231919                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1231919                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001481                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001481                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001481                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001481                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001481                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001481                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65426.848767                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65426.848767                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65426.848767                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65426.848767                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65426.848767                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65426.848767                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           54                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          864                       # number of writebacks
system.cpu.icache.writebacks::total               864                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          449                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          449                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          449                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          449                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          449                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          449                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1376                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1376                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1376                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1376                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1376                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1376                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     95631499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95631499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     95631499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95631499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     95631499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95631499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001117                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001117                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001117                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001117                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001117                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001117                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69499.635901                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69499.635901                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69499.635901                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69499.635901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69499.635901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69499.635901                       # average overall mshr miss latency
system.cpu.icache.replacements                    864                       # number of replacements
system.membus.snoop_filter.tot_requests         49876                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        24170                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3537840000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              23232                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5890                       # Transaction distribution
system.membus.trans_dist::WritebackClean          864                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17416                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2473                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2473                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1376                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21857                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        71966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  75581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       143296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       143296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1934080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1934080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2077376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25706                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000389                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.019720                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   25696     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                      10      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               25706                       # Request fanout histogram
system.membus.reqLayer2.occupancy            81293500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7308998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          127478750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
