
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Thu Nov 20 00:37:04 2025
| Design       : hdmi_picture_gamma
| Device       : PG2L25H
| Speed Grade  : -6
| Package      : MBG325
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                            
***************************************************************************************************************************************************************************************************************************
                                                                                                                                                                     Clock   Non-clock                                     
 Clock                                                                        Period       Waveform            Type                                                  Loads       Loads  Sources                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                                      20.0000      {0.0000 10.0000}    Declared                                                  0           2  {sys_clk}                          
   sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred                                    100.2020     {0.0000 50.1010}    Generated (sys_clk)                                       5           9  {u_pll_0/u_gpll/gpll_inst/CLKOUT1} 
   sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred                                    6.7340       {0.0000 3.3670}     Generated (sys_clk)                                     321           9  {u_pll_0/u_gpll/gpll_inst/CLKOUT0} 
     sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred  1.3460       {0.0000 0.6730}     Generated (sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred)      16           0  {u_pll_1/u_gpll/gpll_inst/CLKOUT0} 
===========================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                             9.9798 MHz    214.1786 MHz       100.2020         4.6690         95.533
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                           148.5001 MHz    172.1170 MHz         6.7340         5.8100          0.924
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                           742.9421 MHz   1054.8523 MHz         1.3460         0.9480          0.398
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                    95.533       0.000              0             21
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.924       0.000              0           2435
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -5.347    -337.713             91             91
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.398       0.000              0              8
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                     0.334       0.000              0             21
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.292       0.000              0           2435
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.504       0.000              0             91
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.341       0.000              0              8
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     4.916       0.000              0             42
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -6.132    -779.801            155            155
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.313       0.000              0             42
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.551       0.000              0            155
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred            49.901       0.000              0              5
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred             1.767       0.000              0            321
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.257       0.000              0             16
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                    97.406       0.000              0             21
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     3.055       0.000              0           2435
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -3.080    -197.028             91             91
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.737       0.000              0              8
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                     0.219       0.000              0             21
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.200       0.000              0           2435
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.310       0.000              0             91
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.225       0.000              0              8
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     5.588       0.000              0             42
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -3.707    -451.690            155            155
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.208       0.000              0             42
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.271       0.000              0            155
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred            49.901       0.000              0              5
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred             1.767       0.000              0            321
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.257       0.000              0             16
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[0]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.505
  Launch Clock Delay      :  4.237
  Clock Pessimism Removal :  0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.451       4.237         _N40             
 CLMA_177_258/CLK                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CLK

 CLMA_177_258/Q0                   tco                   0.203       4.440 r       rstn_1ms[13]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.137       4.577         rstn_1ms[13]     
 CLMA_177_258/CR1                  td                    0.116       4.693 r       CLKROUTE_30/CR   
                                   net (fanout=2)        1.578       6.271         _N30             
 CLMA_183_259/Y2                   td                    0.108       6.379 r       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        0.439       6.818         _N2243           
 CLMA_177_240/CR3                  td                    0.125       6.943 r       CLKROUTE_7/CR    
                                   net (fanout=1)        1.089       8.032         _N7              
 CLMA_177_258/Y1                   td                    0.179       8.211 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=170)      0.400       8.611         sync_vg/N0_rnmt  
 CLMA_183_259/A5                                                           r       rstn_1ms[0]/opit_0_L6Q_perm/I5

 Data arrival time                                                   8.611         Logic Levels: 4  
                                                                                   Logic: 0.731ns(16.712%), Route: 3.643ns(83.288%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.730     100.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.932         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091     101.023 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711     101.734         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.765 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642     102.407         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143     102.550 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530     103.080         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245     103.325 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.382     103.707         _N40             
 CLMA_183_259/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.704     104.411                          
 clock uncertainty                                      -0.150     104.261                          

 Setup time                                             -0.117     104.144                          

 Data required time                                                104.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.144                          
 Data arrival time                                                   8.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.533                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_perm/CLK
Endpoint    : rstn_1ms[13]/opit_0_AQ_perm/CIN
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.504
  Launch Clock Delay      :  4.238
  Clock Pessimism Removal :  0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.452       4.238         _N40             
 CLMA_183_259/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK

 CLMA_183_259/Q0                   tco                   0.203       4.441 r       rstn_1ms[0]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.543       4.984         rstn_1ms[0]      
 CLMA_177_240/COUT                 td                    0.288       5.272 f       rstn_1ms[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.272         _N983            
 CLMA_177_246/COUT                 td                    0.085       5.357 f       rstn_1ms[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.357         _N987            
 CLMA_177_252/COUT                 td                    0.078       5.435 r       rstn_1ms[12]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.435         _N991            
 CLMA_177_258/CIN                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CIN

 Data arrival time                                                   5.435         Logic Levels: 3  
                                                                                   Logic: 0.654ns(54.637%), Route: 0.543ns(45.363%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.730     100.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.932         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091     101.023 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711     101.734         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.765 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642     102.407         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143     102.550 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530     103.080         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245     103.325 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.381     103.706         _N40             
 CLMA_177_258/CLK                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.704     104.410                          
 clock uncertainty                                      -0.150     104.260                          

 Setup time                                             -0.111     104.149                          

 Data required time                                                104.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.149                          
 Data arrival time                                                   5.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.714                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_perm/CLK
Endpoint    : rstn_1ms[9]/opit_0_AQ_perm/CIN
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.503
  Launch Clock Delay      :  4.238
  Clock Pessimism Removal :  0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.452       4.238         _N40             
 CLMA_183_259/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK

 CLMA_183_259/Q0                   tco                   0.203       4.441 r       rstn_1ms[0]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.543       4.984         rstn_1ms[0]      
 CLMA_177_240/COUT                 td                    0.288       5.272 f       rstn_1ms[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.272         _N983            
 CLMA_177_246/COUT                 td                    0.078       5.350 r       rstn_1ms[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.350         _N987            
 CLMA_177_252/CIN                                                          r       rstn_1ms[9]/opit_0_AQ_perm/CIN

 Data arrival time                                                   5.350         Logic Levels: 2  
                                                                                   Logic: 0.569ns(51.169%), Route: 0.543ns(48.831%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.730     100.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.932         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091     101.023 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711     101.734         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.765 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642     102.407         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143     102.550 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530     103.080         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245     103.325 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.380     103.705         _N40             
 CLMA_177_252/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.704     104.409                          
 clock uncertainty                                      -0.150     104.259                          

 Setup time                                             -0.111     104.148                          

 Data required time                                                104.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.148                          
 Data arrival time                                                   5.350                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.798                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[2]/opit_0_AQ_perm/I2
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.234
  Launch Clock Delay      :  3.501
  Clock Pessimism Removal :  -0.733

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.378       3.501         _N40             
 CLMA_177_240/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_177_240/Q0                   tco                   0.158       3.659 f       rstn_1ms[1]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.087       3.746         rstn_1ms[1]      
 CLMA_177_240/B2                                                           f       rstn_1ms[2]/opit_0_AQ_perm/I2

 Data arrival time                                                   3.746         Logic Levels: 0  
                                                                                   Logic: 0.158ns(64.490%), Route: 0.087ns(35.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.448       4.234         _N40             
 CLMA_177_240/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.733       3.501                          
 clock uncertainty                                       0.000       3.501                          

 Hold time                                              -0.089       3.412                          

 Data required time                                                  3.412                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.412                          
 Data arrival time                                                   3.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[8]/opit_0_AQ_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.235
  Launch Clock Delay      :  3.502
  Clock Pessimism Removal :  -0.733

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.379       3.502         _N40             
 CLMA_177_246/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_177_246/Q3                   tco                   0.158       3.660 f       rstn_1ms[8]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.144       3.804         rstn_1ms[8]      
 CLMA_177_246/D4                                                           f       rstn_1ms[8]/opit_0_AQ_perm/I4

 Data arrival time                                                   3.804         Logic Levels: 0  
                                                                                   Logic: 0.158ns(52.318%), Route: 0.144ns(47.682%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.449       4.235         _N40             
 CLMA_177_246/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.733       3.502                          
 clock uncertainty                                       0.000       3.502                          

 Hold time                                              -0.036       3.466                          

 Data required time                                                  3.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.466                          
 Data arrival time                                                   3.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.338                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[10]/opit_0_AQ_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.236
  Launch Clock Delay      :  3.503
  Clock Pessimism Removal :  -0.733

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.380       3.503         _N40             
 CLMA_177_252/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_177_252/Q1                   tco                   0.158       3.661 f       rstn_1ms[10]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.144       3.805         rstn_1ms[10]     
 CLMA_177_252/B4                                                           f       rstn_1ms[10]/opit_0_AQ_perm/I4

 Data arrival time                                                   3.805         Logic Levels: 0  
                                                                                   Logic: 0.158ns(52.318%), Route: 0.144ns(47.682%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.450       4.236         _N40             
 CLMA_177_252/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.733       3.503                          
 clock uncertainty                                       0.000       3.503                          

 Hold time                                              -0.036       3.467                          

 Data required time                                                  3.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.467                          
 Data arrival time                                                   3.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.338                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
Endpoint    : video_display/pixel_data[20]/opit_0_L6Q_perm/I0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.405
  Launch Clock Delay      :  5.308
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N41             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.454       5.308         _N38             
 DRM_226_60/CLKA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]

 DRM_226_60/X1CASQO_A              tco                   1.664       6.972 r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/gopdrm_36k/X1CASQO_A
                                   net (fanout=1)        0.000       6.972         video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/cas_caout [16]
 DRM_226_90/QA0[0]                 td                    0.149       7.121 f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_1/gopdrm_36k/QA0[0]
                                   net (fanout=22)       1.987       9.108         video_display/data_previous [16]
 CLMA_189_366/CR1                  td                    0.452       9.560 r       video_display/u_data_gamma[0].u_gamma_lookuptable/gamma_data_4_mux8_muxf8_perm/L8
                                   net (fanout=1)        0.933      10.493         video_display/data_gamma [20]
 CLMS_159_313/A0                                                           r       video_display/pixel_data[20]/opit_0_L6Q_perm/I0

 Data arrival time                                                  10.493         Logic Levels: 2  
                                                                                   Logic: 2.265ns(43.684%), Route: 2.920ns(56.316%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N41             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=35)       0.382      11.139         _N37             
 CLMS_159_313/CLK                                                          r       video_display/pixel_data[20]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.699      11.838                          
 clock uncertainty                                      -0.150      11.688                          

 Setup time                                             -0.271      11.417                          

 Data required time                                                 11.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.417                          
 Data arrival time                                                  10.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.924                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
Endpoint    : video_display/pixel_data[18]/opit_0_L6Q_perm/I0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.220  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.389
  Launch Clock Delay      :  5.308
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N41             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.454       5.308         _N38             
 DRM_226_60/CLKA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]

 DRM_226_60/X1CASQO_A              tco                   1.664       6.972 r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/gopdrm_36k/X1CASQO_A
                                   net (fanout=1)        0.000       6.972         video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/cas_caout [16]
 DRM_226_90/QA0[0]                 td                    0.149       7.121 f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_1/gopdrm_36k/QA0[0]
                                   net (fanout=22)       2.170       9.291         video_display/data_previous [16]
 CLMA_189_384/CR1                  td                    0.452       9.743 r       video_display/u_data_gamma[0].u_gamma_lookuptable/gamma_data_2_mux8_muxf8_perm/L8
                                   net (fanout=1)        0.593      10.336         video_display/data_gamma [18]
 CLMS_159_403/A0                                                           r       video_display/pixel_data[18]/opit_0_L6Q_perm/I0

 Data arrival time                                                  10.336         Logic Levels: 2  
                                                                                   Logic: 2.265ns(45.048%), Route: 2.763ns(54.952%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N41             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=35)       0.366      11.123         _N37             
 CLMS_159_403/CLK                                                          r       video_display/pixel_data[18]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.699      11.822                          
 clock uncertainty                                      -0.150      11.672                          

 Setup time                                             -0.271      11.401                          

 Data required time                                                 11.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.401                          
 Data arrival time                                                  10.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.065                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
Endpoint    : video_display/pixel_data[23]/opit_0_L6Q_perm/I2
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.405
  Launch Clock Delay      :  5.308
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N41             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.454       5.308         _N38             
 DRM_226_60/CLKA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]

 DRM_226_60/X1CASQO_A              tco                   1.664       6.972 r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/gopdrm_36k/X1CASQO_A
                                   net (fanout=1)        0.000       6.972         video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/cas_caout [16]
 DRM_226_90/QA0[0]                 td                    0.149       7.121 f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_1/gopdrm_36k/QA0[0]
                                   net (fanout=22)       1.868       8.989         video_display/data_previous [16]
 CLMS_189_361/CR1                  td                    0.452       9.441 r       video_display/u_data_gamma[0].u_gamma_lookuptable/gamma_data_7_mux8_muxf8_perm/L8
                                   net (fanout=1)        0.893      10.334         video_display/data_gamma [23]
 CLMS_159_313/B2                                                           r       video_display/pixel_data[23]/opit_0_L6Q_perm/I2

 Data arrival time                                                  10.334         Logic Levels: 2  
                                                                                   Logic: 2.265ns(45.066%), Route: 2.761ns(54.934%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N41             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=35)       0.382      11.139         _N37             
 CLMS_159_313/CLK                                                          r       video_display/pixel_data[23]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.699      11.838                          
 clock uncertainty                                      -0.150      11.688                          

 Setup time                                             -0.218      11.470                          

 Data required time                                                 11.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.470                          
 Data arrival time                                                  10.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.136                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/rom_addr[1]/opit_0_L6Q_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM36K_E1_1/gopdrm_36k/ADB0[1]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.313
  Launch Clock Delay      :  4.410
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N41             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.387       4.410         _N38             
 CLMA_177_294/CLK                                                          r       video_display/rom_addr[1]/opit_0_L6Q_perm/CLK

 CLMA_177_294/Q0                   tco                   0.158       4.568 f       video_display/rom_addr[1]/opit_0_L6Q_perm/L6Q
                                   net (fanout=96)       0.279       4.847         video_display/rom_addr [1]
 DRM_202_276/ADB0[1]                                                       f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM36K_E1_1/gopdrm_36k/ADB0[1]

 Data arrival time                                                   4.847         Logic Levels: 0  
                                                                                   Logic: 0.158ns(36.156%), Route: 0.279ns(63.844%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N41             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.459       5.313         _N38             
 DRM_202_276/CLKB[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.831       4.482                          
 clock uncertainty                                       0.000       4.482                          

 Hold time                                               0.073       4.555                          

 Data required time                                                  4.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.555                          
 Data arrival time                                                   4.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/rom_addr[13]/opit_0_L6Q_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM36K_E1_0/gopdrm_36k/ADB0[13]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.313
  Launch Clock Delay      :  4.411
  Clock Pessimism Removal :  -0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N41             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.388       4.411         _N38             
 CLMA_177_300/CLK                                                          r       video_display/rom_addr[13]/opit_0_L6Q_perm/CLK

 CLMA_177_300/Q1                   tco                   0.158       4.569 f       video_display/rom_addr[13]/opit_0_L6Q_perm/L6Q
                                   net (fanout=96)       0.422       4.991         video_display/rom_addr [13]
 DRM_202_306/ADB0[13]                                                      f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM36K_E1_0/gopdrm_36k/ADB0[13]

 Data arrival time                                                   4.991         Logic Levels: 0  
                                                                                   Logic: 0.158ns(27.241%), Route: 0.422ns(72.759%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N41             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=35)       0.459       5.313         _N37             
 DRM_202_306/CLKB[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.699       4.614                          
 clock uncertainty                                       0.000       4.614                          

 Hold time                                               0.071       4.685                          

 Data required time                                                  4.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.685                          
 Data arrival time                                                   4.991                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/rom_addr_gamma[11]/opit_0_L6QL5Q_perm/CLK
Endpoint    : video_display/rom_addr[7]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.309
  Launch Clock Delay      :  4.406
  Clock Pessimism Removal :  -0.872

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N41             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.383       4.406         _N38             
 CLMA_159_288/CLK                                                          r       video_display/rom_addr_gamma[11]/opit_0_L6QL5Q_perm/CLK

 CLMA_159_288/Q0                   tco                   0.158       4.564 f       video_display/rom_addr_gamma[11]/opit_0_L6QL5Q_perm/L6Q
                                   net (fanout=2)        0.166       4.730         video_display/rom_addr_gamma [7]
 CLMS_159_301/D5                                                           f       video_display/rom_addr[7]/opit_0_L6Q_perm/I5

 Data arrival time                                                   4.730         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.765%), Route: 0.166ns(51.235%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N41             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.455       5.309         _N38             
 CLMS_159_301/CLK                                                          r       video_display/rom_addr[7]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.872       4.437                          
 clock uncertainty                                       0.000       4.437                          

 Hold time                                              -0.015       4.422                          

 Data required time                                                  4.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.422                          
 Data arrival time                                                   4.730                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/v_count[4]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.528  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.405
  Launch Clock Delay      :  4.237
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.451    1707.671         _N40             
 CLMA_177_258/CLK                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CLK

 CLMA_177_258/Q0                   tco                   0.203    1707.874 r       rstn_1ms[13]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.137    1708.011         rstn_1ms[13]     
 CLMA_177_258/CR1                  td                    0.116    1708.127 r       CLKROUTE_30/CR   
                                   net (fanout=2)        1.578    1709.705         _N30             
 CLMA_183_259/Y2                   td                    0.108    1709.813 r       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        0.439    1710.252         _N2243           
 CLMA_177_240/CR3                  td                    0.125    1710.377 r       CLKROUTE_7/CR    
                                   net (fanout=1)        1.089    1711.466         _N7              
 CLMA_177_258/Y1                   td                    0.179    1711.645 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=170)      1.775    1713.420         sync_vg/N0_rnmt  
 CLMS_177_265/RS                                                           r       sync_vg/v_count[4]/opit_0_AQ_perm/RS

 Data arrival time                                                1713.420         Logic Levels: 4  
                                                                                   Logic: 0.731ns(12.715%), Route: 5.018ns(87.285%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N41             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.382    1708.107         _N38             
 CLMS_177_265/CLK                                                          r       sync_vg/v_count[4]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.360    1708.467                          
 clock uncertainty                                      -0.150    1708.317                          

 Setup time                                             -0.244    1708.073                          

 Data required time                                               1708.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.073                          
 Data arrival time                                                1713.420                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.347                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/de_out/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.527  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.404
  Launch Clock Delay      :  4.237
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.451    1707.671         _N40             
 CLMA_177_258/CLK                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CLK

 CLMA_177_258/Q0                   tco                   0.203    1707.874 r       rstn_1ms[13]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.137    1708.011         rstn_1ms[13]     
 CLMA_177_258/CR1                  td                    0.116    1708.127 r       CLKROUTE_30/CR   
                                   net (fanout=2)        1.578    1709.705         _N30             
 CLMA_183_259/Y2                   td                    0.108    1709.813 r       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        0.439    1710.252         _N2243           
 CLMA_177_240/CR3                  td                    0.125    1710.377 r       CLKROUTE_7/CR    
                                   net (fanout=1)        1.089    1711.466         _N7              
 CLMA_177_258/Y1                   td                    0.179    1711.645 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=170)      1.768    1713.413         sync_vg/N0_rnmt  
 CLMS_177_259/RS                                                           r       sync_vg/de_out/opit_0_L6Q_perm/RS

 Data arrival time                                                1713.413         Logic Levels: 4  
                                                                                   Logic: 0.731ns(12.731%), Route: 5.011ns(87.269%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N41             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.381    1708.106         _N38             
 CLMS_177_259/CLK                                                          r       sync_vg/de_out/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.360    1708.466                          
 clock uncertainty                                      -0.150    1708.316                          

 Setup time                                             -0.244    1708.072                          

 Data required time                                               1708.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.072                          
 Data arrival time                                                1713.413                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.341                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/hs_out/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.527  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.404
  Launch Clock Delay      :  4.237
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.451    1707.671         _N40             
 CLMA_177_258/CLK                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CLK

 CLMA_177_258/Q0                   tco                   0.203    1707.874 r       rstn_1ms[13]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.137    1708.011         rstn_1ms[13]     
 CLMA_177_258/CR1                  td                    0.116    1708.127 r       CLKROUTE_30/CR   
                                   net (fanout=2)        1.578    1709.705         _N30             
 CLMA_183_259/Y2                   td                    0.108    1709.813 r       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        0.439    1710.252         _N2243           
 CLMA_177_240/CR3                  td                    0.125    1710.377 r       CLKROUTE_7/CR    
                                   net (fanout=1)        1.089    1711.466         _N7              
 CLMA_177_258/Y1                   td                    0.179    1711.645 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=170)      1.768    1713.413         sync_vg/N0_rnmt  
 CLMS_177_259/RS                                                           r       sync_vg/hs_out/opit_0_L6Q_perm/RS

 Data arrival time                                                1713.413         Logic Levels: 4  
                                                                                   Logic: 0.731ns(12.731%), Route: 5.011ns(87.269%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N41             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.381    1708.106         _N38             
 CLMS_177_259/CLK                                                          r       sync_vg/hs_out/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.360    1708.466                          
 clock uncertainty                                      -0.150    1708.316                          

 Setup time                                             -0.244    1708.072                          

 Data required time                                               1708.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.072                          
 Data arrival time                                                1713.413                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.341                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/x_act[11]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.302
  Launch Clock Delay      :  3.502
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.379       3.502         _N40             
 CLMA_177_246/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_177_246/Q0                   tco                   0.158       3.660 f       rstn_1ms[5]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.481       4.141         rstn_1ms[5]      
 CLMS_189_259/CR0                  td                    0.086       4.227 f       CLKROUTE_19/CR   
                                   net (fanout=1)        0.269       4.496         _N19             
 CLMS_177_247/Y3                   td                    0.143       4.639 f       N42_12_cpy/LUT6_inst_perm/L6
                                   net (fanout=24)       0.937       5.576         _N2243_cpy       
 CLMA_165_252/A5                                                           f       sync_vg/x_act[11]/opit_0_L6Q_perm/I5

 Data arrival time                                                   5.576         Logic Levels: 2  
                                                                                   Logic: 0.387ns(18.660%), Route: 1.687ns(81.340%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N41             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.448       5.302         _N38             
 CLMA_165_252/CLK                                                          r       sync_vg/x_act[11]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.360       4.942                          
 clock uncertainty                                       0.150       5.092                          

 Hold time                                              -0.020       5.072                          

 Data required time                                                  5.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.072                          
 Data arrival time                                                   5.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.504                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/x_act[10]/opit_0_L6Q_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.442  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.305
  Launch Clock Delay      :  3.503
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.380       3.503         _N40             
 CLMA_177_252/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_177_252/Q0                   tco                   0.158       3.661 f       rstn_1ms[9]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.692       4.353         rstn_1ms[9]      
 CLMS_177_277/CR3                  td                    0.085       4.438 f       CLKROUTE_24/CR   
                                   net (fanout=1)        0.378       4.816         _N24             
 CLMA_165_252/Y3                   td                    0.117       4.933 f       N42_11_cpy/gateop_perm/L6
                                   net (fanout=26)       0.632       5.565         _N2242_cpy       
 CLMA_183_253/A4                                                           f       sync_vg/x_act[10]/opit_0_L6Q_perm/I4

 Data arrival time                                                   5.565         Logic Levels: 2  
                                                                                   Logic: 0.360ns(17.459%), Route: 1.702ns(82.541%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N41             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.451       5.305         _N38             
 CLMA_183_253/CLK                                                          r       sync_vg/x_act[10]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.360       4.945                          
 clock uncertainty                                       0.150       5.095                          

 Hold time                                              -0.040       5.055                          

 Data required time                                                  5.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.055                          
 Data arrival time                                                   5.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.510                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/y_act[4]/opit_0_L6Q_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.303
  Launch Clock Delay      :  3.503
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.380       3.503         _N40             
 CLMA_177_252/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_177_252/Q0                   tco                   0.158       3.661 f       rstn_1ms[9]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.692       4.353         rstn_1ms[9]      
 CLMS_177_277/CR3                  td                    0.085       4.438 f       CLKROUTE_24/CR   
                                   net (fanout=1)        0.378       4.816         _N24             
 CLMA_165_252/Y3                   td                    0.117       4.933 f       N42_11_cpy/gateop_perm/L6
                                   net (fanout=26)       0.645       5.578         _N2242_cpy       
 CLMS_177_247/B4                                                           f       sync_vg/y_act[4]/opit_0_L6Q_perm/I4

 Data arrival time                                                   5.578         Logic Levels: 2  
                                                                                   Logic: 0.360ns(17.349%), Route: 1.715ns(82.651%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N41             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.449       5.303         _N38             
 CLMS_177_247/CLK                                                          r       sync_vg/y_act[4]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.360       4.943                          
 clock uncertainty                                       0.150       5.093                          

 Hold time                                              -0.036       5.057                          

 Data required time                                                  5.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.057                          
 Data arrival time                                                   5.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.521                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.923
  Launch Clock Delay      :  5.948
  Clock Pessimism Removal :  0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N41             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N39             
 IOLHR_16_138/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_138/OSHIFTOUT0           tco                   0.362       6.310 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       6.310         u_dvi_transmitter/serializer_b/OSHIFTIN0
 IOLHR_16_144/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   6.310         Logic Levels: 0  
                                                                                   Logic: 0.362ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       2.076 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.076         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       2.167 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       2.878         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       2.909 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       3.373         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       3.618 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       4.134         _N41             
 GPLL_7_157/CLKOUT0                td                    0.031       4.165 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       4.807         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       4.950 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       5.480         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       5.725 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       6.269         _N39             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.983       7.252                          
 clock uncertainty                                      -0.150       7.102                          

 Setup time                                             -0.394       6.708                          

 Data required time                                                  6.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.708                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.923
  Launch Clock Delay      :  5.948
  Clock Pessimism Removal :  0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N41             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N39             
 IOLHR_16_126/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_126/OSHIFTOUT0           tco                   0.362       6.310 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       6.310         u_dvi_transmitter/serializer_clk/OSHIFTIN0
 IOLHR_16_132/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   6.310         Logic Levels: 0  
                                                                                   Logic: 0.362ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       2.076 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.076         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       2.167 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       2.878         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       2.909 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       3.373         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       3.618 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       4.134         _N41             
 GPLL_7_157/CLKOUT0                td                    0.031       4.165 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       4.807         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       4.950 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       5.480         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       5.725 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       6.269         _N39             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.983       7.252                          
 clock uncertainty                                      -0.150       7.102                          

 Setup time                                             -0.394       6.708                          

 Data required time                                                  6.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.708                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.923
  Launch Clock Delay      :  5.948
  Clock Pessimism Removal :  0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N41             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N39             
 IOLHR_16_240/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_240/OSHIFTOUT0           tco                   0.362       6.310 r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       6.310         u_dvi_transmitter/serializer_g/OSHIFTIN0
 IOLHR_16_246/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   6.310         Logic Levels: 0  
                                                                                   Logic: 0.362ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       2.076 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.076         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       2.167 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       2.878         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       2.909 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       3.373         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       3.618 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       4.134         _N41             
 GPLL_7_157/CLKOUT0                td                    0.031       4.165 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       4.807         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       4.950 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       5.480         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       5.725 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       6.269         _N39             
 IOLHR_16_246/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.983       7.252                          
 clock uncertainty                                      -0.150       7.102                          

 Setup time                                             -0.394       6.708                          

 Data required time                                                  6.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.708                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.948
  Launch Clock Delay      :  4.923
  Clock Pessimism Removal :  -0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       2.788         _N41             
 GPLL_7_157/CLKOUT0                td                    0.031       2.819 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.461         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.604 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       4.134         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.379 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.923         _N39             
 IOLHR_16_138/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_138/OSHIFTOUT1           tco                   0.249       5.172 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       5.172         u_dvi_transmitter/serializer_b/OSHIFTIN1
 IOLHR_16_144/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   5.172         Logic Levels: 0  
                                                                                   Logic: 0.249ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N41             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N39             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.983       4.965                          
 clock uncertainty                                       0.000       4.965                          

 Hold time                                              -0.134       4.831                          

 Data required time                                                  4.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.831                          
 Data arrival time                                                   5.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.948
  Launch Clock Delay      :  4.923
  Clock Pessimism Removal :  -0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       2.788         _N41             
 GPLL_7_157/CLKOUT0                td                    0.031       2.819 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.461         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.604 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       4.134         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.379 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.923         _N39             
 IOLHR_16_126/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_126/OSHIFTOUT1           tco                   0.249       5.172 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       5.172         u_dvi_transmitter/serializer_clk/OSHIFTIN1
 IOLHR_16_132/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   5.172         Logic Levels: 0  
                                                                                   Logic: 0.249ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N41             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N39             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.983       4.965                          
 clock uncertainty                                       0.000       4.965                          

 Hold time                                              -0.134       4.831                          

 Data required time                                                  4.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.831                          
 Data arrival time                                                   5.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.948
  Launch Clock Delay      :  4.923
  Clock Pessimism Removal :  -0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       2.788         _N41             
 GPLL_7_157/CLKOUT0                td                    0.031       2.819 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.461         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.604 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       4.134         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.379 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.923         _N39             
 IOLHR_16_240/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_240/OSHIFTOUT1           tco                   0.249       5.172 r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       5.172         u_dvi_transmitter/serializer_g/OSHIFTIN1
 IOLHR_16_246/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   5.172         Logic Levels: 0  
                                                                                   Logic: 0.249ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N41             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N39             
 IOLHR_16_246/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.983       4.965                          
 clock uncertainty                                       0.000       4.965                          

 Hold time                                              -0.134       4.831                          

 Data required time                                                  4.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.831                          
 Data arrival time                                                   5.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_g/cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  5.298
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N41             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.444       5.298         _N38             
 CLMA_165_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_165_234/CR0                  tco                   0.249       5.547 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       1.009       6.556         u_dvi_transmitter/reset
 CLMS_57_247/RS                                                            r       u_dvi_transmitter/encoder_g/cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.556         Logic Levels: 0  
                                                                                   Logic: 0.249ns(19.793%), Route: 1.009ns(80.207%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N41             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=139)      0.392      11.149         _N35             
 CLMS_57_247/CLK                                                           r       u_dvi_transmitter/encoder_g/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.699      11.848                          
 clock uncertainty                                      -0.150      11.698                          

 Recovery time                                          -0.226      11.472                          

 Data required time                                                 11.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.472                          
 Data arrival time                                                   6.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.916                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_g/cnt[2]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  5.298
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N41             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.444       5.298         _N38             
 CLMA_165_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_165_234/CR0                  tco                   0.249       5.547 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       1.009       6.556         u_dvi_transmitter/reset
 CLMA_57_246/RS                                                            r       u_dvi_transmitter/encoder_g/cnt[2]/opit_0_AQ_perm/RS

 Data arrival time                                                   6.556         Logic Levels: 0  
                                                                                   Logic: 0.249ns(19.793%), Route: 1.009ns(80.207%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N41             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=139)      0.392      11.149         _N35             
 CLMA_57_246/CLK                                                           r       u_dvi_transmitter/encoder_g/cnt[2]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.699      11.848                          
 clock uncertainty                                      -0.150      11.698                          

 Recovery time                                          -0.226      11.472                          

 Data required time                                                 11.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.472                          
 Data arrival time                                                   6.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.916                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_g/cnt[3]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  5.298
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N41             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.444       5.298         _N38             
 CLMA_165_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_165_234/CR0                  tco                   0.249       5.547 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       1.009       6.556         u_dvi_transmitter/reset
 CLMS_57_247/RS                                                            r       u_dvi_transmitter/encoder_g/cnt[3]/opit_0_AQ_perm/RS

 Data arrival time                                                   6.556         Logic Levels: 0  
                                                                                   Logic: 0.249ns(19.793%), Route: 1.009ns(80.207%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N41             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=139)      0.392      11.149         _N35             
 CLMS_57_247/CLK                                                           r       u_dvi_transmitter/encoder_g/cnt[3]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.699      11.848                          
 clock uncertainty                                      -0.150      11.698                          

 Recovery time                                          -0.226      11.472                          

 Data required time                                                 11.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.472                          
 Data arrival time                                                   6.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.916                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_r/dout[0]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.299
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  -0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N41             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.375       4.398         _N38             
 CLMA_165_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_165_234/CR0                  tco                   0.173       4.571 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       0.278       4.849         u_dvi_transmitter/reset
 CLMA_147_240/RS                                                           f       u_dvi_transmitter/encoder_r/dout[0]/opit_0_L6Q_perm/RS

 Data arrival time                                                   4.849         Logic Levels: 0  
                                                                                   Logic: 0.173ns(38.359%), Route: 0.278ns(61.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N41             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=139)      0.445       5.299         _N35             
 CLMA_147_240/CLK                                                          r       u_dvi_transmitter/encoder_r/dout[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.699       4.600                          
 clock uncertainty                                       0.000       4.600                          

 Removal time                                           -0.064       4.536                          

 Data required time                                                  4.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.536                          
 Data arrival time                                                   4.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_r/dout[1]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.299
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  -0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N41             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.375       4.398         _N38             
 CLMA_165_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_165_234/CR0                  tco                   0.173       4.571 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       0.278       4.849         u_dvi_transmitter/reset
 CLMA_147_240/RS                                                           f       u_dvi_transmitter/encoder_r/dout[1]/opit_0_L6Q_perm/RS

 Data arrival time                                                   4.849         Logic Levels: 0  
                                                                                   Logic: 0.173ns(38.359%), Route: 0.278ns(61.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N41             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=139)      0.445       5.299         _N35             
 CLMA_147_240/CLK                                                          r       u_dvi_transmitter/encoder_r/dout[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.699       4.600                          
 clock uncertainty                                       0.000       4.600                          

 Removal time                                           -0.064       4.536                          

 Data required time                                                  4.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.536                          
 Data arrival time                                                   4.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_r/dout[2]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.299
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  -0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N41             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.375       4.398         _N38             
 CLMA_165_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_165_234/CR0                  tco                   0.173       4.571 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       0.278       4.849         u_dvi_transmitter/reset
 CLMS_147_241/RS                                                           f       u_dvi_transmitter/encoder_r/dout[2]/opit_0_L6Q_perm/RS

 Data arrival time                                                   4.849         Logic Levels: 0  
                                                                                   Logic: 0.173ns(38.359%), Route: 0.278ns(61.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N41             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=139)      0.445       5.299         _N35             
 CLMS_147_241/CLK                                                          r       u_dvi_transmitter/encoder_r/dout[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.699       4.600                          
 clock uncertainty                                       0.000       4.600                          

 Removal time                                           -0.064       4.536                          

 Data required time                                                  4.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.536                          
 Data arrival time                                                   4.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.537  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.414
  Launch Clock Delay      :  4.237
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.451    1707.671         _N40             
 CLMA_177_258/CLK                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CLK

 CLMA_177_258/Q0                   tco                   0.203    1707.874 r       rstn_1ms[13]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.137    1708.011         rstn_1ms[13]     
 CLMA_177_258/CR1                  td                    0.116    1708.127 r       CLKROUTE_30/CR   
                                   net (fanout=2)        1.578    1709.705         _N30             
 CLMA_183_259/Y2                   td                    0.108    1709.813 r       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        0.439    1710.252         _N2243           
 CLMA_177_240/CR3                  td                    0.125    1710.377 r       CLKROUTE_7/CR    
                                   net (fanout=1)        1.089    1711.466         _N7              
 CLMA_177_258/Y1                   td                    0.179    1711.645 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=170)      2.418    1714.063         sync_vg/N0_rnmt  
 DRM_40_522/RSTB[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]

 Data arrival time                                                1714.063         Logic Levels: 4  
                                                                                   Logic: 0.731ns(11.436%), Route: 5.661ns(88.564%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N41             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=22)       0.391    1708.116         _N36             
 DRM_40_522/CLKB[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKB[0]
 clock pessimism                                         0.360    1708.476                          
 clock uncertainty                                      -0.150    1708.326                          

 Recovery time                                          -0.395    1707.931                          

 Data required time                                               1707.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1707.931                          
 Data arrival time                                                1714.063                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.132                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.536  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.413
  Launch Clock Delay      :  4.237
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.451    1707.671         _N40             
 CLMA_177_258/CLK                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CLK

 CLMA_177_258/Q0                   tco                   0.203    1707.874 r       rstn_1ms[13]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.137    1708.011         rstn_1ms[13]     
 CLMA_177_258/CR1                  td                    0.116    1708.127 r       CLKROUTE_30/CR   
                                   net (fanout=2)        1.578    1709.705         _N30             
 CLMA_183_259/Y2                   td                    0.108    1709.813 r       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        0.439    1710.252         _N2243           
 CLMA_177_240/CR3                  td                    0.125    1710.377 r       CLKROUTE_7/CR    
                                   net (fanout=1)        1.089    1711.466         _N7              
 CLMA_177_258/Y1                   td                    0.179    1711.645 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=170)      2.329    1713.974         sync_vg/N0_rnmt  
 DRM_40_522/RSTA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]

 Data arrival time                                                1713.974         Logic Levels: 4  
                                                                                   Logic: 0.731ns(11.598%), Route: 5.572ns(88.402%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N41             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=22)       0.390    1708.115         _N36             
 DRM_40_522/CLKA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKA[0]
 clock pessimism                                         0.360    1708.475                          
 clock uncertainty                                      -0.150    1708.325                          

 Recovery time                                          -0.395    1707.930                          

 Data required time                                               1707.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1707.930                          
 Data arrival time                                                1713.974                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.044                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_0/gopdrm_36k/RSTA[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.531  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.408
  Launch Clock Delay      :  4.237
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.451    1707.671         _N40             
 CLMA_177_258/CLK                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CLK

 CLMA_177_258/Q0                   tco                   0.203    1707.874 r       rstn_1ms[13]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.137    1708.011         rstn_1ms[13]     
 CLMA_177_258/CR1                  td                    0.116    1708.127 r       CLKROUTE_30/CR   
                                   net (fanout=2)        1.578    1709.705         _N30             
 CLMA_183_259/Y2                   td                    0.108    1709.813 r       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        0.439    1710.252         _N2243           
 CLMA_177_240/CR3                  td                    0.125    1710.377 r       CLKROUTE_7/CR    
                                   net (fanout=1)        1.089    1711.466         _N7              
 CLMA_177_258/Y1                   td                    0.179    1711.645 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=170)      2.144    1713.789         sync_vg/N0_rnmt  
 DRM_40_492/RSTA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_0/gopdrm_36k/RSTA[0]

 Data arrival time                                                1713.789         Logic Levels: 4  
                                                                                   Logic: 0.731ns(11.948%), Route: 5.387ns(88.052%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N41             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=22)       0.385    1708.110         _N36             
 DRM_40_492/CLKA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
 clock pessimism                                         0.360    1708.470                          
 clock uncertainty                                      -0.150    1708.320                          

 Recovery time                                          -0.395    1707.925                          

 Data required time                                               1707.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1707.925                          
 Data arrival time                                                1713.789                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.864                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : video_display/pixel_data[8]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.451  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.314
  Launch Clock Delay      :  3.503
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.380       3.503         _N40             
 CLMA_177_252/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_177_252/Q1                   tco                   0.158       3.661 f       rstn_1ms[10]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.348       4.009         rstn_1ms[10]     
 CLMA_189_252/CR1                  td                    0.088       4.097 f       CLKROUTE_25/CR   
                                   net (fanout=1)        0.314       4.411         _N25             
 CLMS_213_253/CR2                  td                    0.086       4.497 f       CLKROUTE_26/CR   
                                   net (fanout=2)        0.386       4.883         _N26             
 CLMA_177_258/Y1                   td                    0.143       5.026 f       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=170)      0.565       5.591         sync_vg/N0_rnmt  
 CLMA_69_247/RS                                                            f       video_display/pixel_data[8]/opit_0_L6Q_perm/RS

 Data arrival time                                                   5.591         Logic Levels: 3  
                                                                                   Logic: 0.475ns(22.749%), Route: 1.613ns(77.251%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N41             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=139)      0.460       5.314         _N35             
 CLMA_69_247/CLK                                                           r       video_display/pixel_data[8]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.360       4.954                          
 clock uncertainty                                       0.150       5.104                          

 Removal time                                           -0.064       5.040                          

 Data required time                                                  5.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.040                          
 Data arrival time                                                   5.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.551                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : video_display/pixel_data[10]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.452  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.315
  Launch Clock Delay      :  3.503
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.380       3.503         _N40             
 CLMA_177_252/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_177_252/Q1                   tco                   0.158       3.661 f       rstn_1ms[10]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.348       4.009         rstn_1ms[10]     
 CLMA_189_252/CR1                  td                    0.088       4.097 f       CLKROUTE_25/CR   
                                   net (fanout=1)        0.314       4.411         _N25             
 CLMS_213_253/CR2                  td                    0.086       4.497 f       CLKROUTE_26/CR   
                                   net (fanout=2)        0.386       4.883         _N26             
 CLMA_177_258/Y1                   td                    0.143       5.026 f       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=170)      0.632       5.658         sync_vg/N0_rnmt  
 CLMA_69_253/RS                                                            f       video_display/pixel_data[10]/opit_0_L6Q_perm/RS

 Data arrival time                                                   5.658         Logic Levels: 3  
                                                                                   Logic: 0.475ns(22.042%), Route: 1.680ns(77.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N41             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=139)      0.461       5.315         _N35             
 CLMA_69_253/CLK                                                           r       video_display/pixel_data[10]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.360       4.955                          
 clock uncertainty                                       0.150       5.105                          

 Removal time                                           -0.064       5.041                          

 Data required time                                                  5.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.041                          
 Data arrival time                                                   5.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.617                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : video_display/pixel_data[11]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.452  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.315
  Launch Clock Delay      :  3.503
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.380       3.503         _N40             
 CLMA_177_252/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_177_252/Q1                   tco                   0.158       3.661 f       rstn_1ms[10]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.348       4.009         rstn_1ms[10]     
 CLMA_189_252/CR1                  td                    0.088       4.097 f       CLKROUTE_25/CR   
                                   net (fanout=1)        0.314       4.411         _N25             
 CLMS_213_253/CR2                  td                    0.086       4.497 f       CLKROUTE_26/CR   
                                   net (fanout=2)        0.386       4.883         _N26             
 CLMA_177_258/Y1                   td                    0.143       5.026 f       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=170)      0.632       5.658         sync_vg/N0_rnmt  
 CLMA_69_253/RS                                                            f       video_display/pixel_data[11]/opit_0_L6Q_perm/RS

 Data arrival time                                                   5.658         Logic Levels: 3  
                                                                                   Logic: 0.475ns(22.042%), Route: 1.680ns(77.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N41             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=139)      0.461       5.315         _N35             
 CLMA_69_253/CLK                                                           r       video_display/pixel_data[11]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.360       4.955                          
 clock uncertainty                                       0.150       5.105                          

 Removal time                                           -0.064       5.041                          

 Data required time                                                  5.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.041                          
 Data arrival time                                                   5.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N41             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N39             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.439       6.387 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       6.387         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/DIFFO_OUT              td                    1.011       7.398 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       7.398         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_126/PAD                    td                    0.000       7.398 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       7.398         tmds_clk_n       
 R17                                                                       r       tmds_clk_n (port)

 Data arrival time                                                   7.398         Logic Levels: 2  
                                                                                   Logic: 1.450ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N41             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N39             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.439       6.387 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       6.387         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/PAD                    td                    1.011       7.398 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/O
                                   net (fanout=1)        0.000       7.398         tmds_clk_p       
 R16                                                                       r       tmds_clk_p (port)

 Data arrival time                                                   7.398         Logic Levels: 1  
                                                                                   Logic: 1.450ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N41             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N39             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_144/DO_P                 tco                   0.439       6.387 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       6.387         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_144/DIFFO_OUT              td                    1.011       7.398 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       7.398         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_138/PAD                    td                    0.000       7.398 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       7.398         nt_tmds_data_n[0]
 T15                                                                       r       tmds_data_n[0] (port)

 Data arrival time                                                   7.398         Logic Levels: 2  
                                                                                   Logic: 1.450ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.646       0.646 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.646         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.737 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.611       1.348         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.379 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       1.843         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.088 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.517       2.605         _N41             
 GPLL_7_157/CLKOUT0                td                    0.031       2.636 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.278         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.421 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       3.951         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.196 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.740         _N39             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.374       5.114 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       5.114         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/DIFFO_OUT              td                    0.842       5.956 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       5.956         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_126/PAD                    td                    0.000       5.956 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       5.956         tmds_clk_n       
 R17                                                                       f       tmds_clk_n (port)

 Data arrival time                                                   5.956         Logic Levels: 2  
                                                                                   Logic: 1.216ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.646       0.646 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.646         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.737 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.611       1.348         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.379 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       1.843         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.088 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.517       2.605         _N41             
 GPLL_7_157/CLKOUT0                td                    0.031       2.636 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.278         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.421 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       3.951         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.196 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.740         _N39             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.374       5.114 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       5.114         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/PAD                    td                    0.842       5.956 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/O
                                   net (fanout=1)        0.000       5.956         tmds_clk_p       
 R16                                                                       f       tmds_clk_p (port)

 Data arrival time                                                   5.956         Logic Levels: 1  
                                                                                   Logic: 1.216ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.646       0.646 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.646         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.737 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.611       1.348         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.379 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       1.843         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.088 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.517       2.605         _N41             
 GPLL_7_157/CLKOUT0                td                    0.031       2.636 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.278         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.421 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       3.951         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.196 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.740         _N39             
 IOLHR_16_144/OCLK                                                         f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_144/DO_P                 tco                   0.374       5.114 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       5.114         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_144/DIFFO_OUT              td                    0.842       5.956 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       5.956         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_138/PAD                    td                    0.000       5.956 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       5.956         nt_tmds_data_n[0]
 T15                                                                       f       tmds_data_n[0] (port)

 Data arrival time                                                   5.956         Logic Levels: 2  
                                                                                   Logic: 1.216ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.901      50.101          0.200           High Pulse Width  CLMA_183_259/CLK        rstn_1ms[0]/opit_0_L6Q_perm/CLK
 49.901      50.101          0.200           Low Pulse Width   CLMA_183_259/CLK        rstn_1ms[0]/opit_0_L6Q_perm/CLK
 49.901      50.101          0.200           High Pulse Width  CLMA_177_240/CLK        rstn_1ms[4]/opit_0_AQ_perm/CLK
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.767       3.367           1.600           High Pulse Width  IOLHR_16_144/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLKDIV
 1.767       3.367           1.600           Low Pulse Width   IOLHR_16_144/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLKDIV
 1.767       3.367           1.600           High Pulse Width  IOLHR_16_138/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLKDIV
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.257       0.673           0.416           High Pulse Width  IOLHR_16_144/OCLK       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 0.257       0.673           0.416           Low Pulse Width   IOLHR_16_144/OCLK       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 0.257       0.673           0.416           High Pulse Width  IOLHR_16_144/SERCLK     u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/SERCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[0]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.299
  Launch Clock Delay      :  2.786
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.308       2.786         _N40             
 CLMA_177_258/CLK                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CLK

 CLMA_177_258/Q0                   tco                   0.125       2.911 f       rstn_1ms[13]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.083       2.994         rstn_1ms[13]     
 CLMA_177_258/CR1                  td                    0.067       3.061 f       CLKROUTE_30/CR   
                                   net (fanout=2)        0.912       3.973         _N30             
 CLMA_183_259/Y2                   td                    0.070       4.043 f       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        0.260       4.303         _N2243           
 CLMA_177_240/CR3                  td                    0.068       4.371 f       CLKROUTE_7/CR    
                                   net (fanout=1)        0.659       5.030         _N7              
 CLMA_177_258/Y1                   td                    0.104       5.134 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=170)      0.228       5.362         sync_vg/N0_rnmt  
 CLMA_183_259/A5                                                           r       rstn_1ms[0]/opit_0_L6Q_perm/I5

 Data arrival time                                                   5.362         Logic Levels: 4  
                                                                                   Logic: 0.434ns(16.848%), Route: 2.142ns(83.152%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.445     100.647 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.647         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073     100.720 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443     101.163         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.194 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420     101.614         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097     101.711 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334     102.045         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195     102.240 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.261     102.501         _N40             
 CLMA_183_259/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.473     102.974                          
 clock uncertainty                                      -0.150     102.824                          

 Setup time                                             -0.056     102.768                          

 Data required time                                                102.768                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.768                          
 Data arrival time                                                   5.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.406                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_perm/CLK
Endpoint    : rstn_1ms[13]/opit_0_AQ_perm/CIN
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.298
  Launch Clock Delay      :  2.787
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.309       2.787         _N40             
 CLMA_183_259/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK

 CLMA_183_259/Q0                   tco                   0.125       2.912 f       rstn_1ms[0]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.323       3.235         rstn_1ms[0]      
 CLMA_177_240/COUT                 td                    0.198       3.433 f       rstn_1ms[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.433         _N983            
 CLMA_177_246/COUT                 td                    0.056       3.489 f       rstn_1ms[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.489         _N987            
 CLMA_177_252/COUT                 td                    0.046       3.535 r       rstn_1ms[12]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.535         _N991            
 CLMA_177_258/CIN                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CIN

 Data arrival time                                                   3.535         Logic Levels: 3  
                                                                                   Logic: 0.425ns(56.818%), Route: 0.323ns(43.182%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.445     100.647 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.647         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073     100.720 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443     101.163         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.194 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420     101.614         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097     101.711 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334     102.045         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195     102.240 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.260     102.500         _N40             
 CLMA_177_258/CLK                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.473     102.973                          
 clock uncertainty                                      -0.150     102.823                          

 Setup time                                             -0.057     102.766                          

 Data required time                                                102.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.766                          
 Data arrival time                                                   3.535                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        99.231                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_perm/CLK
Endpoint    : rstn_1ms[9]/opit_0_AQ_perm/CIN
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.297
  Launch Clock Delay      :  2.787
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.309       2.787         _N40             
 CLMA_183_259/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK

 CLMA_183_259/Q0                   tco                   0.125       2.912 f       rstn_1ms[0]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.323       3.235         rstn_1ms[0]      
 CLMA_177_240/COUT                 td                    0.198       3.433 f       rstn_1ms[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.433         _N983            
 CLMA_177_246/COUT                 td                    0.046       3.479 r       rstn_1ms[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.479         _N987            
 CLMA_177_252/CIN                                                          r       rstn_1ms[9]/opit_0_AQ_perm/CIN

 Data arrival time                                                   3.479         Logic Levels: 2  
                                                                                   Logic: 0.369ns(53.324%), Route: 0.323ns(46.676%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.445     100.647 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.647         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073     100.720 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443     101.163         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.194 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420     101.614         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097     101.711 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334     102.045         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195     102.240 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.259     102.499         _N40             
 CLMA_177_252/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.473     102.972                          
 clock uncertainty                                      -0.150     102.822                          

 Setup time                                             -0.057     102.765                          

 Data required time                                                102.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.765                          
 Data arrival time                                                   3.479                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        99.286                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[2]/opit_0_AQ_perm/I2
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.783
  Launch Clock Delay      :  2.294
  Clock Pessimism Removal :  -0.489

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.256       2.294         _N40             
 CLMA_177_240/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_177_240/Q0                   tco                   0.103       2.397 r       rstn_1ms[1]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.057       2.454         rstn_1ms[1]      
 CLMA_177_240/B2                                                           r       rstn_1ms[2]/opit_0_AQ_perm/I2

 Data arrival time                                                   2.454         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.305       2.783         _N40             
 CLMA_177_240/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.489       2.294                          
 clock uncertainty                                       0.000       2.294                          

 Hold time                                              -0.059       2.235                          

 Data required time                                                  2.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.235                          
 Data arrival time                                                   2.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_perm/CLK
Endpoint    : rstn_1ms[0]/opit_0_L6Q_perm/I1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.787
  Launch Clock Delay      :  2.299
  Clock Pessimism Removal :  -0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.261       2.299         _N40             
 CLMA_183_259/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK

 CLMA_183_259/Q0                   tco                   0.103       2.402 r       rstn_1ms[0]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.057       2.459         rstn_1ms[0]      
 CLMA_183_259/A1                                                           r       rstn_1ms[0]/opit_0_L6Q_perm/I1

 Data arrival time                                                   2.459         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.309       2.787         _N40             
 CLMA_183_259/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.488       2.299                          
 clock uncertainty                                       0.000       2.299                          

 Hold time                                              -0.072       2.227                          

 Data required time                                                  2.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.227                          
 Data arrival time                                                   2.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.232                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[12]/opit_0_AQ_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.785
  Launch Clock Delay      :  2.297
  Clock Pessimism Removal :  -0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.259       2.297         _N40             
 CLMA_177_252/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_177_252/Q3                   tco                   0.103       2.400 r       rstn_1ms[12]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.109       2.509         rstn_1ms[12]     
 CLMA_177_252/D4                                                           r       rstn_1ms[12]/opit_0_AQ_perm/I4

 Data arrival time                                                   2.509         Logic Levels: 0  
                                                                                   Logic: 0.103ns(48.585%), Route: 0.109ns(51.415%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.307       2.785         _N40             
 CLMA_177_252/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.488       2.297                          
 clock uncertainty                                       0.000       2.297                          

 Hold time                                              -0.021       2.276                          

 Data required time                                                  2.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.276                          
 Data arrival time                                                   2.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
Endpoint    : video_display/pixel_data[20]/opit_0_L6Q_perm/I0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.899
  Launch Clock Delay      :  3.512
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N41             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.311       3.512         _N38             
 DRM_226_60/CLKA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]

 DRM_226_60/X1CASQO_A              tco                   1.022       4.534 r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/gopdrm_36k/X1CASQO_A
                                   net (fanout=1)        0.000       4.534         video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/cas_caout [16]
 DRM_226_90/QA0[0]                 td                    0.101       4.635 f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_1/gopdrm_36k/QA0[0]
                                   net (fanout=22)       1.273       5.908         video_display/data_previous [16]
 CLMA_189_366/CR1                  td                    0.247       6.155 f       video_display/u_data_gamma[0].u_gamma_lookuptable/gamma_data_4_mux8_muxf8_perm/L8
                                   net (fanout=1)        0.598       6.753         video_display/data_gamma [20]
 CLMS_159_313/A0                                                           f       video_display/pixel_data[20]/opit_0_L6Q_perm/I0

 Data arrival time                                                   6.753         Logic Levels: 2  
                                                                                   Logic: 1.370ns(42.271%), Route: 1.871ns(57.729%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N41             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=35)       0.261       9.633         _N37             
 CLMS_159_313/CLK                                                          r       video_display/pixel_data[20]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.462      10.095                          
 clock uncertainty                                      -0.150       9.945                          

 Setup time                                             -0.137       9.808                          

 Data required time                                                  9.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.808                          
 Data arrival time                                                   6.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.055                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
Endpoint    : video_display/pixel_data[19]/opit_0_L6Q_perm/I3
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.159  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.902
  Launch Clock Delay      :  3.523
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N41             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.322       3.523         _N38             
 DRM_226_0/CLKA[0]                                                         r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]

 DRM_226_0/X1CASQO_A               tco                   1.022       4.545 r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM36K_E1_0/gopdrm_36k/X1CASQO_A
                                   net (fanout=1)        0.000       4.545         video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/cas_caout [21]
 DRM_226_30/QA0[0]                 td                    0.101       4.646 f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM36K_E1_1/gopdrm_36k/QA0[0]
                                   net (fanout=24)       1.451       6.097         video_display/data_previous [21]
 CLMA_195_354/CR1                  td                    0.165       6.262 f       video_display/u_data_gamma[0].u_gamma_lookuptable/gamma_data_3_mux8_muxf8_perm/L8
                                   net (fanout=1)        0.504       6.766         video_display/data_gamma [19]
 CLMS_177_313/A3                                                           f       video_display/pixel_data[19]/opit_0_L6Q_perm/I3

 Data arrival time                                                   6.766         Logic Levels: 2  
                                                                                   Logic: 1.288ns(39.716%), Route: 1.955ns(60.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N41             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=35)       0.264       9.636         _N37             
 CLMS_177_313/CLK                                                          r       video_display/pixel_data[19]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.462      10.098                          
 clock uncertainty                                      -0.150       9.948                          

 Setup time                                             -0.082       9.866                          

 Data required time                                                  9.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.866                          
 Data arrival time                                                   6.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.100                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
Endpoint    : video_display/pixel_data[18]/opit_0_L6Q_perm/I0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.167  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.512
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N41             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.311       3.512         _N38             
 DRM_226_60/CLKA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]

 DRM_226_60/X1CASQO_A              tco                   1.022       4.534 r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/gopdrm_36k/X1CASQO_A
                                   net (fanout=1)        0.000       4.534         video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/cas_caout [16]
 DRM_226_90/QA0[0]                 td                    0.101       4.635 f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_1/gopdrm_36k/QA0[0]
                                   net (fanout=22)       1.396       6.031         video_display/data_previous [16]
 CLMA_189_384/CR1                  td                    0.247       6.278 f       video_display/u_data_gamma[0].u_gamma_lookuptable/gamma_data_2_mux8_muxf8_perm/L8
                                   net (fanout=1)        0.365       6.643         video_display/data_gamma [18]
 CLMS_159_403/A0                                                           f       video_display/pixel_data[18]/opit_0_L6Q_perm/I0

 Data arrival time                                                   6.643         Logic Levels: 2  
                                                                                   Logic: 1.370ns(43.756%), Route: 1.761ns(56.244%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N41             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=35)       0.245       9.617         _N37             
 CLMS_159_403/CLK                                                          r       video_display/pixel_data[18]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.462      10.079                          
 clock uncertainty                                      -0.150       9.929                          

 Setup time                                             -0.137       9.792                          

 Data required time                                                  9.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.792                          
 Data arrival time                                                   6.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.149                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/rom_addr[1]/opit_0_L6Q_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM36K_E1_1/gopdrm_36k/ADB0[1]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.518
  Launch Clock Delay      :  2.904
  Clock Pessimism Removal :  -0.563

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N41             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.266       2.904         _N38             
 CLMA_177_294/CLK                                                          r       video_display/rom_addr[1]/opit_0_L6Q_perm/CLK

 CLMA_177_294/Q0                   tco                   0.103       3.007 r       video_display/rom_addr[1]/opit_0_L6Q_perm/L6Q
                                   net (fanout=96)       0.196       3.203         video_display/rom_addr [1]
 DRM_202_276/ADB0[1]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM36K_E1_1/gopdrm_36k/ADB0[1]

 Data arrival time                                                   3.203         Logic Levels: 0  
                                                                                   Logic: 0.103ns(34.448%), Route: 0.196ns(65.552%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N41             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.317       3.518         _N38             
 DRM_202_276/CLKB[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.563       2.955                          
 clock uncertainty                                       0.000       2.955                          

 Hold time                                               0.048       3.003                          

 Data required time                                                  3.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.003                          
 Data arrival time                                                   3.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.200                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/rom_addr[14]/opit_0_L6Q_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM36K_E1_0/gopdrm_36k/ADA0[14]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.519
  Launch Clock Delay      :  2.904
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N41             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.266       2.904         _N38             
 CLMA_177_294/CLK                                                          r       video_display/rom_addr[14]/opit_0_L6Q_perm/CLK

 CLMA_177_294/Q2                   tco                   0.103       3.007 r       video_display/rom_addr[14]/opit_0_L6Q_perm/L6Q
                                   net (fanout=96)       0.319       3.326         video_display/rom_addr [14]
 DRM_202_306/ADA0[14]                                                      r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM36K_E1_0/gopdrm_36k/ADA0[14]

 Data arrival time                                                   3.326         Logic Levels: 0  
                                                                                   Logic: 0.103ns(24.408%), Route: 0.319ns(75.592%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N41             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=35)       0.318       3.519         _N37             
 DRM_202_306/CLKA[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
 clock pessimism                                        -0.462       3.057                          
 clock uncertainty                                       0.000       3.057                          

 Hold time                                               0.064       3.121                          

 Data required time                                                  3.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.121                          
 Data arrival time                                                   3.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.205                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/rom_addr[13]/opit_0_L6Q_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM36K_E1_0/gopdrm_36k/ADB0[13]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.518
  Launch Clock Delay      :  2.905
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N41             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.267       2.905         _N38             
 CLMA_177_300/CLK                                                          r       video_display/rom_addr[13]/opit_0_L6Q_perm/CLK

 CLMA_177_300/Q1                   tco                   0.103       3.008 r       video_display/rom_addr[13]/opit_0_L6Q_perm/L6Q
                                   net (fanout=96)       0.306       3.314         video_display/rom_addr [13]
 DRM_202_306/ADB0[13]                                                      r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM36K_E1_0/gopdrm_36k/ADB0[13]

 Data arrival time                                                   3.314         Logic Levels: 0  
                                                                                   Logic: 0.103ns(25.183%), Route: 0.306ns(74.817%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N41             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=35)       0.317       3.518         _N37             
 DRM_202_306/CLKB[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.462       3.056                          
 clock uncertainty                                       0.000       3.056                          

 Hold time                                               0.048       3.104                          

 Data required time                                                  3.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.104                          
 Data arrival time                                                   3.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.210                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/de_out/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.318  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.898
  Launch Clock Delay      :  2.786
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.308    1706.220         _N40             
 CLMA_177_258/CLK                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CLK

 CLMA_177_258/Q0                   tco                   0.125    1706.345 f       rstn_1ms[13]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.083    1706.428         rstn_1ms[13]     
 CLMA_177_258/CR1                  td                    0.067    1706.495 f       CLKROUTE_30/CR   
                                   net (fanout=2)        0.912    1707.407         _N30             
 CLMA_183_259/Y2                   td                    0.070    1707.477 f       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        0.260    1707.737         _N2243           
 CLMA_177_240/CR3                  td                    0.068    1707.805 f       CLKROUTE_7/CR    
                                   net (fanout=1)        0.659    1708.464         _N7              
 CLMA_177_258/Y1                   td                    0.104    1708.568 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=170)      1.041    1709.609         sync_vg/N0_rnmt  
 CLMS_177_259/RS                                                           r       sync_vg/de_out/opit_0_L6Q_perm/RS

 Data arrival time                                                1709.609         Logic Levels: 4  
                                                                                   Logic: 0.434ns(12.806%), Route: 2.955ns(87.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N41             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.260    1706.600         _N38             
 CLMS_177_259/CLK                                                          r       sync_vg/de_out/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.206    1706.806                          
 clock uncertainty                                      -0.150    1706.656                          

 Setup time                                             -0.127    1706.529                          

 Data required time                                               1706.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.529                          
 Data arrival time                                                1709.609                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.080                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/hs_out/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.318  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.898
  Launch Clock Delay      :  2.786
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.308    1706.220         _N40             
 CLMA_177_258/CLK                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CLK

 CLMA_177_258/Q0                   tco                   0.125    1706.345 f       rstn_1ms[13]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.083    1706.428         rstn_1ms[13]     
 CLMA_177_258/CR1                  td                    0.067    1706.495 f       CLKROUTE_30/CR   
                                   net (fanout=2)        0.912    1707.407         _N30             
 CLMA_183_259/Y2                   td                    0.070    1707.477 f       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        0.260    1707.737         _N2243           
 CLMA_177_240/CR3                  td                    0.068    1707.805 f       CLKROUTE_7/CR    
                                   net (fanout=1)        0.659    1708.464         _N7              
 CLMA_177_258/Y1                   td                    0.104    1708.568 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=170)      1.041    1709.609         sync_vg/N0_rnmt  
 CLMS_177_259/RS                                                           r       sync_vg/hs_out/opit_0_L6Q_perm/RS

 Data arrival time                                                1709.609         Logic Levels: 4  
                                                                                   Logic: 0.434ns(12.806%), Route: 2.955ns(87.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N41             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.260    1706.600         _N38             
 CLMS_177_259/CLK                                                          r       sync_vg/hs_out/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.206    1706.806                          
 clock uncertainty                                      -0.150    1706.656                          

 Setup time                                             -0.127    1706.529                          

 Data required time                                               1706.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.529                          
 Data arrival time                                                1709.609                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.080                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/v_count[4]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.899
  Launch Clock Delay      :  2.786
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.308    1706.220         _N40             
 CLMA_177_258/CLK                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CLK

 CLMA_177_258/Q0                   tco                   0.125    1706.345 f       rstn_1ms[13]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.083    1706.428         rstn_1ms[13]     
 CLMA_177_258/CR1                  td                    0.067    1706.495 f       CLKROUTE_30/CR   
                                   net (fanout=2)        0.912    1707.407         _N30             
 CLMA_183_259/Y2                   td                    0.070    1707.477 f       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        0.260    1707.737         _N2243           
 CLMA_177_240/CR3                  td                    0.068    1707.805 f       CLKROUTE_7/CR    
                                   net (fanout=1)        0.659    1708.464         _N7              
 CLMA_177_258/Y1                   td                    0.104    1708.568 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=170)      1.035    1709.603         sync_vg/N0_rnmt  
 CLMS_177_265/RS                                                           r       sync_vg/v_count[4]/opit_0_AQ_perm/RS

 Data arrival time                                                1709.603         Logic Levels: 4  
                                                                                   Logic: 0.434ns(12.829%), Route: 2.949ns(87.171%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N41             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.261    1706.601         _N38             
 CLMS_177_265/CLK                                                          r       sync_vg/v_count[4]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.206    1706.807                          
 clock uncertainty                                      -0.150    1706.657                          

 Setup time                                             -0.127    1706.530                          

 Data required time                                               1706.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.530                          
 Data arrival time                                                1709.603                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.073                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/y_act[2]/opit_0_L6Q_perm/I0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.504
  Launch Clock Delay      :  2.297
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.259       2.297         _N40             
 CLMA_177_252/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_177_252/Q0                   tco                   0.103       2.400 r       rstn_1ms[9]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.472       2.872         rstn_1ms[9]      
 CLMS_177_277/CR3                  td                    0.054       2.926 r       CLKROUTE_24/CR   
                                   net (fanout=1)        0.270       3.196         _N24             
 CLMA_165_252/Y3                   td                    0.086       3.282 f       N42_11_cpy/gateop_perm/L6
                                   net (fanout=26)       0.406       3.688         _N2242_cpy       
 CLMA_165_240/A0                                                           f       sync_vg/y_act[2]/opit_0_L6Q_perm/I0

 Data arrival time                                                   3.688         Logic Levels: 2  
                                                                                   Logic: 0.243ns(17.469%), Route: 1.148ns(82.531%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N41             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.303       3.504         _N38             
 CLMA_165_240/CLK                                                          r       sync_vg/y_act[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.206       3.298                          
 clock uncertainty                                       0.150       3.448                          

 Hold time                                              -0.070       3.378                          

 Data required time                                                  3.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.378                          
 Data arrival time                                                   3.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.310                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/x_act[10]/opit_0_L6Q_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.509
  Launch Clock Delay      :  2.297
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.259       2.297         _N40             
 CLMA_177_252/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_177_252/Q0                   tco                   0.103       2.400 r       rstn_1ms[9]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.472       2.872         rstn_1ms[9]      
 CLMS_177_277/CR3                  td                    0.054       2.926 r       CLKROUTE_24/CR   
                                   net (fanout=1)        0.270       3.196         _N24             
 CLMA_165_252/Y3                   td                    0.089       3.285 r       N42_11_cpy/gateop_perm/L6
                                   net (fanout=26)       0.457       3.742         _N2242_cpy       
 CLMA_183_253/A4                                                           r       sync_vg/x_act[10]/opit_0_L6Q_perm/I4

 Data arrival time                                                   3.742         Logic Levels: 2  
                                                                                   Logic: 0.246ns(17.024%), Route: 1.199ns(82.976%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N41             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.308       3.509         _N38             
 CLMA_183_253/CLK                                                          r       sync_vg/x_act[10]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.206       3.303                          
 clock uncertainty                                       0.150       3.453                          

 Hold time                                              -0.024       3.429                          

 Data required time                                                  3.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.429                          
 Data arrival time                                                   3.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/x_act[11]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.506
  Launch Clock Delay      :  2.294
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.256       2.294         _N40             
 CLMA_177_240/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_177_240/Q2                   tco                   0.103       2.397 r       rstn_1ms[3]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.258       2.655         rstn_1ms[3]      
 CLMA_183_271/CR1                  td                    0.055       2.710 r       CLKROUTE_16/CR   
                                   net (fanout=1)        0.284       2.994         _N16             
 CLMS_177_247/Y3                   td                    0.104       3.098 r       N42_12_cpy/LUT6_inst_perm/L6
                                   net (fanout=24)       0.655       3.753         _N2243_cpy       
 CLMA_165_252/A5                                                           r       sync_vg/x_act[11]/opit_0_L6Q_perm/I5

 Data arrival time                                                   3.753         Logic Levels: 2  
                                                                                   Logic: 0.262ns(17.958%), Route: 1.197ns(82.042%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N41             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.305       3.506         _N38             
 CLMA_165_252/CLK                                                          r       sync_vg/x_act[11]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.206       3.300                          
 clock uncertainty                                       0.150       3.450                          

 Hold time                                              -0.014       3.436                          

 Data required time                                                  3.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.436                          
 Data arrival time                                                   3.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.235
  Launch Clock Delay      :  3.957
  Clock Pessimism Removal :  0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N41             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N39             
 IOLHR_16_138/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_138/OSHIFTOUT0           tco                   0.238       4.195 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       4.195         u_dvi_transmitter/serializer_b/OSHIFTIN0
 IOLHR_16_144/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   4.195         Logic Levels: 0  
                                                                                   Logic: 0.238ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       1.791 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.791         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       1.864 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       2.307         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       2.336 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       2.614         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       2.809 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       3.153         _N41             
 GPLL_7_157/CLKOUT0                td                    0.029       3.182 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       3.602         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       3.699 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       4.033         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       4.228 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       4.581         _N39             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.696       5.277                          
 clock uncertainty                                      -0.150       5.127                          

 Setup time                                             -0.195       4.932                          

 Data required time                                                  4.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.932                          
 Data arrival time                                                   4.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.235
  Launch Clock Delay      :  3.957
  Clock Pessimism Removal :  0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N41             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N39             
 IOLHR_16_126/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_126/OSHIFTOUT0           tco                   0.238       4.195 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       4.195         u_dvi_transmitter/serializer_clk/OSHIFTIN0
 IOLHR_16_132/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   4.195         Logic Levels: 0  
                                                                                   Logic: 0.238ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       1.791 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.791         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       1.864 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       2.307         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       2.336 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       2.614         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       2.809 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       3.153         _N41             
 GPLL_7_157/CLKOUT0                td                    0.029       3.182 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       3.602         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       3.699 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       4.033         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       4.228 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       4.581         _N39             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.696       5.277                          
 clock uncertainty                                      -0.150       5.127                          

 Setup time                                             -0.195       4.932                          

 Data required time                                                  4.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.932                          
 Data arrival time                                                   4.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.235
  Launch Clock Delay      :  3.957
  Clock Pessimism Removal :  0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N41             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N39             
 IOLHR_16_240/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_240/OSHIFTOUT0           tco                   0.238       4.195 r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       4.195         u_dvi_transmitter/serializer_g/OSHIFTIN0
 IOLHR_16_246/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   4.195         Logic Levels: 0  
                                                                                   Logic: 0.238ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       1.791 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.791         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       1.864 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       2.307         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       2.336 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       2.614         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       2.809 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       3.153         _N41             
 GPLL_7_157/CLKOUT0                td                    0.029       3.182 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       3.602         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       3.699 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       4.033         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       4.228 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       4.581         _N39             
 IOLHR_16_246/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.696       5.277                          
 clock uncertainty                                      -0.150       5.127                          

 Setup time                                             -0.195       4.932                          

 Data required time                                                  4.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.932                          
 Data arrival time                                                   4.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.957
  Launch Clock Delay      :  3.235
  Clock Pessimism Removal :  -0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       1.807         _N41             
 GPLL_7_157/CLKOUT0                td                    0.029       1.836 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.256         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.687         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.882 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.235         _N39             
 IOLHR_16_138/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_138/OSHIFTOUT1           tco                   0.172       3.407 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       3.407         u_dvi_transmitter/serializer_b/OSHIFTIN1
 IOLHR_16_144/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.172ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N41             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N39             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.696       3.261                          
 clock uncertainty                                       0.000       3.261                          

 Hold time                                              -0.079       3.182                          

 Data required time                                                  3.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.182                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.957
  Launch Clock Delay      :  3.235
  Clock Pessimism Removal :  -0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       1.807         _N41             
 GPLL_7_157/CLKOUT0                td                    0.029       1.836 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.256         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.687         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.882 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.235         _N39             
 IOLHR_16_126/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_126/OSHIFTOUT1           tco                   0.172       3.407 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       3.407         u_dvi_transmitter/serializer_clk/OSHIFTIN1
 IOLHR_16_132/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.172ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N41             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N39             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.696       3.261                          
 clock uncertainty                                       0.000       3.261                          

 Hold time                                              -0.079       3.182                          

 Data required time                                                  3.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.182                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.957
  Launch Clock Delay      :  3.235
  Clock Pessimism Removal :  -0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       1.807         _N41             
 GPLL_7_157/CLKOUT0                td                    0.029       1.836 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.256         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.687         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.882 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.235         _N39             
 IOLHR_16_240/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_240/OSHIFTOUT1           tco                   0.172       3.407 r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       3.407         u_dvi_transmitter/serializer_g/OSHIFTIN1
 IOLHR_16_246/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.172ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N41             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N39             
 IOLHR_16_246/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.696       3.261                          
 clock uncertainty                                       0.000       3.261                          

 Hold time                                              -0.079       3.182                          

 Data required time                                                  3.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.182                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_g/cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.909
  Launch Clock Delay      :  3.503
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N41             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.302       3.503         _N38             
 CLMA_165_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_165_234/CR0                  tco                   0.140       3.643 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       0.608       4.251         u_dvi_transmitter/reset
 CLMS_57_247/RS                                                            r       u_dvi_transmitter/encoder_g/cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.251         Logic Levels: 0  
                                                                                   Logic: 0.140ns(18.717%), Route: 0.608ns(81.283%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N41             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=139)      0.271       9.643         _N35             
 CLMS_57_247/CLK                                                           r       u_dvi_transmitter/encoder_g/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.462      10.105                          
 clock uncertainty                                      -0.150       9.955                          

 Recovery time                                          -0.116       9.839                          

 Data required time                                                  9.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.839                          
 Data arrival time                                                   4.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.588                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_g/cnt[2]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.909
  Launch Clock Delay      :  3.503
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N41             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.302       3.503         _N38             
 CLMA_165_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_165_234/CR0                  tco                   0.140       3.643 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       0.608       4.251         u_dvi_transmitter/reset
 CLMA_57_246/RS                                                            r       u_dvi_transmitter/encoder_g/cnt[2]/opit_0_AQ_perm/RS

 Data arrival time                                                   4.251         Logic Levels: 0  
                                                                                   Logic: 0.140ns(18.717%), Route: 0.608ns(81.283%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N41             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=139)      0.271       9.643         _N35             
 CLMA_57_246/CLK                                                           r       u_dvi_transmitter/encoder_g/cnt[2]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.462      10.105                          
 clock uncertainty                                      -0.150       9.955                          

 Recovery time                                          -0.116       9.839                          

 Data required time                                                  9.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.839                          
 Data arrival time                                                   4.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.588                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_g/cnt[3]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.909
  Launch Clock Delay      :  3.503
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N41             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.302       3.503         _N38             
 CLMA_165_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_165_234/CR0                  tco                   0.140       3.643 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       0.608       4.251         u_dvi_transmitter/reset
 CLMS_57_247/RS                                                            r       u_dvi_transmitter/encoder_g/cnt[3]/opit_0_AQ_perm/RS

 Data arrival time                                                   4.251         Logic Levels: 0  
                                                                                   Logic: 0.140ns(18.717%), Route: 0.608ns(81.283%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N41             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=139)      0.271       9.643         _N35             
 CLMS_57_247/CLK                                                           r       u_dvi_transmitter/encoder_g/cnt[3]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.462      10.105                          
 clock uncertainty                                      -0.150       9.955                          

 Recovery time                                          -0.116       9.839                          

 Data required time                                                  9.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.839                          
 Data arrival time                                                   4.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.588                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_r/dout[0]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.504
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N41             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.253       2.891         _N38             
 CLMA_165_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_165_234/CR0                  tco                   0.123       3.014 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       0.198       3.212         u_dvi_transmitter/reset
 CLMA_147_240/RS                                                           f       u_dvi_transmitter/encoder_r/dout[0]/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.212         Logic Levels: 0  
                                                                                   Logic: 0.123ns(38.318%), Route: 0.198ns(61.682%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N41             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=139)      0.303       3.504         _N35             
 CLMA_147_240/CLK                                                          r       u_dvi_transmitter/encoder_r/dout[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.462       3.042                          
 clock uncertainty                                       0.000       3.042                          

 Removal time                                           -0.038       3.004                          

 Data required time                                                  3.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.004                          
 Data arrival time                                                   3.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_r/dout[1]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.504
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N41             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.253       2.891         _N38             
 CLMA_165_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_165_234/CR0                  tco                   0.123       3.014 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       0.198       3.212         u_dvi_transmitter/reset
 CLMA_147_240/RS                                                           f       u_dvi_transmitter/encoder_r/dout[1]/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.212         Logic Levels: 0  
                                                                                   Logic: 0.123ns(38.318%), Route: 0.198ns(61.682%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N41             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=139)      0.303       3.504         _N35             
 CLMA_147_240/CLK                                                          r       u_dvi_transmitter/encoder_r/dout[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.462       3.042                          
 clock uncertainty                                       0.000       3.042                          

 Removal time                                           -0.038       3.004                          

 Data required time                                                  3.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.004                          
 Data arrival time                                                   3.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_r/dout[2]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.504
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N41             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.253       2.891         _N38             
 CLMA_165_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_165_234/CR0                  tco                   0.123       3.014 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       0.198       3.212         u_dvi_transmitter/reset
 CLMS_147_241/RS                                                           f       u_dvi_transmitter/encoder_r/dout[2]/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.212         Logic Levels: 0  
                                                                                   Logic: 0.123ns(38.318%), Route: 0.198ns(61.682%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N41             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=139)      0.303       3.504         _N35             
 CLMS_147_241/CLK                                                          r       u_dvi_transmitter/encoder_r/dout[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.462       3.042                          
 clock uncertainty                                       0.000       3.042                          

 Removal time                                           -0.038       3.004                          

 Data required time                                                  3.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.004                          
 Data arrival time                                                   3.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.208                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.908
  Launch Clock Delay      :  2.786
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.308    1706.220         _N40             
 CLMA_177_258/CLK                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CLK

 CLMA_177_258/Q0                   tco                   0.125    1706.345 f       rstn_1ms[13]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.083    1706.428         rstn_1ms[13]     
 CLMA_177_258/CR1                  td                    0.067    1706.495 f       CLKROUTE_30/CR   
                                   net (fanout=2)        0.912    1707.407         _N30             
 CLMA_183_259/Y2                   td                    0.070    1707.477 f       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        0.260    1707.737         _N2243           
 CLMA_177_240/CR3                  td                    0.068    1707.805 f       CLKROUTE_7/CR    
                                   net (fanout=1)        0.659    1708.464         _N7              
 CLMA_177_258/Y1                   td                    0.100    1708.564 f       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=170)      1.627    1710.191         sync_vg/N0_rnmt  
 DRM_40_522/RSTB[0]                                                        f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]

 Data arrival time                                                1710.191         Logic Levels: 4  
                                                                                   Logic: 0.430ns(10.829%), Route: 3.541ns(89.171%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N41             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=22)       0.270    1706.610         _N36             
 DRM_40_522/CLKB[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKB[0]
 clock pessimism                                         0.206    1706.816                          
 clock uncertainty                                      -0.150    1706.666                          

 Recovery time                                          -0.182    1706.484                          

 Data required time                                               1706.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.484                          
 Data arrival time                                                1710.191                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.707                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.327  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.907
  Launch Clock Delay      :  2.786
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.308    1706.220         _N40             
 CLMA_177_258/CLK                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CLK

 CLMA_177_258/Q0                   tco                   0.125    1706.345 f       rstn_1ms[13]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.083    1706.428         rstn_1ms[13]     
 CLMA_177_258/CR1                  td                    0.067    1706.495 f       CLKROUTE_30/CR   
                                   net (fanout=2)        0.912    1707.407         _N30             
 CLMA_183_259/Y2                   td                    0.070    1707.477 f       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        0.260    1707.737         _N2243           
 CLMA_177_240/CR3                  td                    0.068    1707.805 f       CLKROUTE_7/CR    
                                   net (fanout=1)        0.659    1708.464         _N7              
 CLMA_177_258/Y1                   td                    0.100    1708.564 f       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=170)      1.539    1710.103         sync_vg/N0_rnmt  
 DRM_40_522/RSTA[0]                                                        f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]

 Data arrival time                                                1710.103         Logic Levels: 4  
                                                                                   Logic: 0.430ns(11.074%), Route: 3.453ns(88.926%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N41             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=22)       0.269    1706.609         _N36             
 DRM_40_522/CLKA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKA[0]
 clock pessimism                                         0.206    1706.815                          
 clock uncertainty                                      -0.150    1706.665                          

 Recovery time                                          -0.179    1706.486                          

 Data required time                                               1706.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.486                          
 Data arrival time                                                1710.103                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.617                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_0/gopdrm_36k/RSTA[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.902
  Launch Clock Delay      :  2.786
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.308    1706.220         _N40             
 CLMA_177_258/CLK                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CLK

 CLMA_177_258/Q0                   tco                   0.125    1706.345 f       rstn_1ms[13]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.083    1706.428         rstn_1ms[13]     
 CLMA_177_258/CR1                  td                    0.067    1706.495 f       CLKROUTE_30/CR   
                                   net (fanout=2)        0.912    1707.407         _N30             
 CLMA_183_259/Y2                   td                    0.070    1707.477 f       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        0.260    1707.737         _N2243           
 CLMA_177_240/CR3                  td                    0.068    1707.805 f       CLKROUTE_7/CR    
                                   net (fanout=1)        0.659    1708.464         _N7              
 CLMA_177_258/Y1                   td                    0.100    1708.564 f       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=170)      1.408    1709.972         sync_vg/N0_rnmt  
 DRM_40_492/RSTA[0]                                                        f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_0/gopdrm_36k/RSTA[0]

 Data arrival time                                                1709.972         Logic Levels: 4  
                                                                                   Logic: 0.430ns(11.461%), Route: 3.322ns(88.539%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N41             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=22)       0.264    1706.604         _N36             
 DRM_40_492/CLKA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
 clock pessimism                                         0.206    1706.810                          
 clock uncertainty                                      -0.150    1706.660                          

 Recovery time                                          -0.179    1706.481                          

 Data required time                                               1706.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.481                          
 Data arrival time                                                1709.972                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.491                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.522
  Launch Clock Delay      :  2.296
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.258       2.296         _N40             
 CLMA_177_246/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_177_246/Q2                   tco                   0.109       2.405 f       rstn_1ms[7]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.112       2.517         rstn_1ms[7]      
 CLMS_177_253/Y2                   td                    0.089       2.606 r       N42_10/gateop_perm/L6
                                   net (fanout=2)        0.638       3.244         _N2241           
 CLMA_177_258/Y1                   td                    0.052       3.296 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=170)      0.352       3.648         sync_vg/N0_rnmt  
 DRM_226_276/RSTB[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]

 Data arrival time                                                   3.648         Logic Levels: 2  
                                                                                   Logic: 0.250ns(18.491%), Route: 1.102ns(81.509%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N41             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.321       3.522         _N38             
 DRM_226_276/CLKB[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.206       3.316                          
 clock uncertainty                                       0.150       3.466                          

 Removal time                                           -0.089       3.377                          

 Data required time                                                  3.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.377                          
 Data arrival time                                                   3.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.513
  Launch Clock Delay      :  2.296
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.258       2.296         _N40             
 CLMA_177_246/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_177_246/Q2                   tco                   0.109       2.405 f       rstn_1ms[7]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.112       2.517         rstn_1ms[7]      
 CLMS_177_253/Y2                   td                    0.089       2.606 r       N42_10/gateop_perm/L6
                                   net (fanout=2)        0.638       3.244         _N2241           
 CLMA_177_258/Y1                   td                    0.052       3.296 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=170)      0.346       3.642         sync_vg/N0_rnmt  
 DRM_202_336/RSTA[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]

 Data arrival time                                                   3.642         Logic Levels: 2  
                                                                                   Logic: 0.250ns(18.574%), Route: 1.096ns(81.426%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N41             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=35)       0.312       3.513         _N37             
 DRM_202_336/CLKA[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKA[0]
 clock pessimism                                        -0.206       3.307                          
 clock uncertainty                                       0.150       3.457                          

 Removal time                                           -0.087       3.370                          

 Data required time                                                  3.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.370                          
 Data arrival time                                                   3.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM36K_E1_0/gopdrm_36k/RSTA[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.515
  Launch Clock Delay      :  2.296
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.258       2.296         _N40             
 CLMA_177_246/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_177_246/Q2                   tco                   0.109       2.405 f       rstn_1ms[7]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.112       2.517         rstn_1ms[7]      
 CLMS_177_253/Y2                   td                    0.089       2.606 r       N42_10/gateop_perm/L6
                                   net (fanout=2)        0.638       3.244         _N2241           
 CLMA_177_258/Y1                   td                    0.052       3.296 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=170)      0.351       3.647         sync_vg/N0_rnmt  
 DRM_226_246/RSTA[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM36K_E1_0/gopdrm_36k/RSTA[0]

 Data arrival time                                                   3.647         Logic Levels: 2  
                                                                                   Logic: 0.250ns(18.505%), Route: 1.101ns(81.495%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N41             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=133)      0.314       3.515         _N38             
 DRM_226_246/CLKA[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
 clock pessimism                                        -0.206       3.309                          
 clock uncertainty                                       0.150       3.459                          

 Removal time                                           -0.087       3.372                          

 Data required time                                                  3.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.372                          
 Data arrival time                                                   3.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.515       0.515 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.515         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.602 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.571       1.173         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.236 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.577         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.810 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.429       2.239         _N41             
 GPLL_7_157/CLKOUT0                td                    0.063       2.302 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.803         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.918 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.315         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.548 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.417       3.965         _N39             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.260       4.225 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       4.225         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/DIFFO_OUT              td                    0.824       5.049 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       5.049         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_126/PAD                    td                    0.000       5.049 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       5.049         tmds_clk_n       
 R17                                                                       r       tmds_clk_n (port)

 Data arrival time                                                   5.049         Logic Levels: 2  
                                                                                   Logic: 1.084ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.515       0.515 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.515         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.602 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.571       1.173         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.236 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.577         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.810 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.429       2.239         _N41             
 GPLL_7_157/CLKOUT0                td                    0.063       2.302 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.803         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.918 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.315         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.548 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.417       3.965         _N39             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.260       4.225 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       4.225         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/PAD                    td                    0.824       5.049 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/O
                                   net (fanout=1)        0.000       5.049         tmds_clk_p       
 R16                                                                       r       tmds_clk_p (port)

 Data arrival time                                                   5.049         Logic Levels: 1  
                                                                                   Logic: 1.084ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.515       0.515 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.515         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.602 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.571       1.173         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.236 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.577         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.810 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.429       2.239         _N41             
 GPLL_7_157/CLKOUT0                td                    0.063       2.302 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.803         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.918 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.315         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.548 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.417       3.965         _N39             
 IOLHR_16_144/OCLK                                                         f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_144/DO_P                 tco                   0.260       4.225 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       4.225         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_144/DIFFO_OUT              td                    0.824       5.049 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       5.049         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_138/PAD                    td                    0.000       5.049 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       5.049         nt_tmds_data_n[0]
 T15                                                                       r       tmds_data_n[0] (port)

 Data arrival time                                                   5.049         Logic Levels: 2  
                                                                                   Logic: 1.084ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.440       0.440 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.440         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.513 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.435       0.948         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.977 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.255         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.450 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.345       1.795         _N41             
 GPLL_7_157/CLKOUT0                td                    0.029       1.824 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.244         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.341 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.675         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.870 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.223         _N39             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.218       3.441 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       3.441         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/DIFFO_OUT              td                    0.694       4.135 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       4.135         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_126/PAD                    td                    0.000       4.135 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       4.135         tmds_clk_n       
 R17                                                                       f       tmds_clk_n (port)

 Data arrival time                                                   4.135         Logic Levels: 2  
                                                                                   Logic: 0.912ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.440       0.440 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.440         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.513 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.435       0.948         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.977 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.255         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.450 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.345       1.795         _N41             
 GPLL_7_157/CLKOUT0                td                    0.029       1.824 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.244         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.341 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.675         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.870 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.223         _N39             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.218       3.441 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       3.441         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/PAD                    td                    0.694       4.135 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/O
                                   net (fanout=1)        0.000       4.135         tmds_clk_p       
 R16                                                                       f       tmds_clk_p (port)

 Data arrival time                                                   4.135         Logic Levels: 1  
                                                                                   Logic: 0.912ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.440       0.440 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.440         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.513 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.435       0.948         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.977 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.255         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.450 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.345       1.795         _N41             
 GPLL_7_157/CLKOUT0                td                    0.029       1.824 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.244         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.341 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.675         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.870 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.223         _N39             
 IOLHR_16_144/OCLK                                                         f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_144/DO_P                 tco                   0.218       3.441 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       3.441         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_144/DIFFO_OUT              td                    0.694       4.135 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       4.135         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_138/PAD                    td                    0.000       4.135 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       4.135         nt_tmds_data_n[0]
 T15                                                                       f       tmds_data_n[0] (port)

 Data arrival time                                                   4.135         Logic Levels: 2  
                                                                                   Logic: 0.912ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.901      50.101          0.200           High Pulse Width  CLMA_183_259/CLK        rstn_1ms[0]/opit_0_L6Q_perm/CLK
 49.901      50.101          0.200           Low Pulse Width   CLMA_183_259/CLK        rstn_1ms[0]/opit_0_L6Q_perm/CLK
 49.901      50.101          0.200           High Pulse Width  CLMA_177_240/CLK        rstn_1ms[4]/opit_0_AQ_perm/CLK
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.767       3.367           1.600           High Pulse Width  IOLHR_16_144/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLKDIV
 1.767       3.367           1.600           Low Pulse Width   IOLHR_16_144/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLKDIV
 1.767       3.367           1.600           High Pulse Width  IOLHR_16_138/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLKDIV
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.257       0.673           0.416           High Pulse Width  IOLHR_16_144/OCLK       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 0.257       0.673           0.416           Low Pulse Width   IOLHR_16_144/OCLK       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 0.257       0.673           0.416           High Pulse Width  IOLHR_16_144/SERCLK     u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/SERCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                    
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/22_HDMI_picture_gamma/project/place_route/hdmi_picture_gamma_pnr.adf       
| Output     | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/22_HDMI_picture_gamma/project/report_timing/hdmi_picture_gamma_rtp.adf     
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/22_HDMI_picture_gamma/project/report_timing/hdmi_picture_gamma.rtr         
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/22_HDMI_picture_gamma/project/report_timing/rtr.db                         
+------------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,005 MB
Total CPU time to report_timing completion : 0h:0m:7s
Process Total CPU time to report_timing completion : 0h:0m:8s
Total real time to report_timing completion : 0h:0m:9s
