

================================================================
== Vitis HLS Report for 'svd_3_1_Pipeline_VITIS_LOOP_393_10'
================================================================
* Date:           Sun Feb  5 16:53:02 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  26.941 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_393_10  |        ?|        ?|         6|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     116|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|      431|      64|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      431|     243|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln393_fu_203_p2   |         +|   0|  0|  71|          64|           1|
    |add_ln394_fu_184_p2   |         +|   0|  0|  12|           4|           4|
    |ap_condition_281      |       and|   0|  0|   2|           1|           1|
    |icmp_ln393_fu_194_p2  |      icmp|   0|  0|  29|          64|          64|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 116|         134|          72|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |k_fu_52                  |   9|          2|   64|        128|
    |rv1_1_21_fu_64           |   9|          2|   64|        128|
    |rv1_1_2_fu_60            |   9|          2|   64|        128|
    |rv1_1_fu_56              |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  259|        518|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |icmp_ln393_reg_289                |   1|   0|    1|          0|
    |k_fu_52                           |  64|   0|   64|          0|
    |rv1_1_21_fu_64                    |  64|   0|   64|          0|
    |rv1_1_2_fu_60                     |  64|   0|   64|          0|
    |rv1_1_fu_56                       |  64|   0|   64|          0|
    |trunc_ln394_3_reg_293             |   2|   0|    2|          0|
    |zext_ln341_1_cast_reg_279         |  32|   0|   64|         32|
    |icmp_ln393_reg_289                |  64|  32|    1|          0|
    |trunc_ln394_3_reg_293             |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 431|  64|  338|         32|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_393_10|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_393_10|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_393_10|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_393_10|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_393_10|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_393_10|  return value|
|grp_fu_2110_p_din0   |  out|   64|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_393_10|  return value|
|grp_fu_2110_p_din1   |  out|   64|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_393_10|  return value|
|grp_fu_2110_p_dout0  |   in|   64|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_393_10|  return value|
|grp_fu_2110_p_ce     |  out|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_393_10|  return value|
|rv1_2                |   in|   64|     ap_none|                               rv1_2|        scalar|
|rv1_2_37             |   in|   64|     ap_none|                            rv1_2_37|        scalar|
|rv1_2_38             |   in|   64|     ap_none|                            rv1_2_38|        scalar|
|zext_ln337_17        |   in|   32|     ap_none|                       zext_ln337_17|        scalar|
|sub_ln360            |   in|    4|     ap_none|                           sub_ln360|        scalar|
|U_val_address0       |  out|    4|   ap_memory|                               U_val|         array|
|U_val_ce0            |  out|    1|   ap_memory|                               U_val|         array|
|U_val_q0             |   in|   64|   ap_memory|                               U_val|         array|
|zext_ln341_1         |   in|   32|     ap_none|                        zext_ln341_1|        scalar|
|h_30                 |   in|   64|     ap_none|                                h_30|        scalar|
|rv1_2_2_out          |  out|   64|      ap_vld|                         rv1_2_2_out|       pointer|
|rv1_2_2_out_ap_vld   |  out|    1|      ap_vld|                         rv1_2_2_out|       pointer|
|rv1_1_2_out          |  out|   64|      ap_vld|                         rv1_1_2_out|       pointer|
|rv1_1_2_out_ap_vld   |  out|    1|      ap_vld|                         rv1_1_2_out|       pointer|
|rv1_0_2_out          |  out|   64|      ap_vld|                         rv1_0_2_out|       pointer|
|rv1_0_2_out_ap_vld   |  out|    1|      ap_vld|                         rv1_0_2_out|       pointer|
+---------------------+-----+-----+------------+------------------------------------+--------------+

