Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date             : Tue Feb 17 10:32:35 2026
| Host             : fpgalab running 64-bit Ubuntu 24.04.4 LTS
| Command          : report_power -file cpu_system_wrapper_power_routed.rpt -pb cpu_system_wrapper_power_summary_routed.pb -rpx cpu_system_wrapper_power_routed.rpx
| Design           : cpu_system_wrapper
| Device           : xck26-sfvc784-2LV-c
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.945        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.621        |
| Device Static (W)        | 0.324        |
| Effective TJA (C/W)      | 2.3          |
| Max Ambient (C)          | 78.2         |
| Junction Temperature (C) | 31.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.034 |        5 |       --- |             --- |
| CLB Logic                |     0.017 |    35719 |       --- |             --- |
|   LUT as Logic           |     0.008 |     6943 |    117120 |            5.93 |
|   LUT as Shift Register  |     0.008 |     3221 |     57600 |            5.59 |
|   Register               |     0.001 |    16993 |    234240 |            7.25 |
|   LUT as Distributed RAM |    <0.001 |      132 |     57600 |            0.23 |
|   CARRY8                 |    <0.001 |      464 |     14640 |            3.17 |
|   Others                 |     0.000 |     2476 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      555 |    117120 |            0.47 |
| Signals                  |     0.016 |    24012 |       --- |             --- |
| Block RAM                |     0.008 |       18 |       144 |           12.50 |
| I/O                      |     0.001 |        8 |       189 |            4.23 |
| PS8                      |     2.544 |        1 |       --- |             --- |
| Static Power             |     0.324 |          |           |                 |
|   PS Static              |     0.000 |          |           |                 |
|   PL Static              |     0.324 |          |           |                 |
| Total                    |     2.945 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source           | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint           |       0.720 |     0.191 |       0.103 |      0.088 |       NA    | Unspecified | NA         |
| Vccint_io        |       0.850 |     0.036 |       0.000 |      0.036 |       NA    | Unspecified | NA         |
| Vccbram          |       0.850 |     0.003 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vccaux           |       1.800 |     0.075 |       0.000 |      0.075 |       NA    | Unspecified | NA         |
| Vccaux_io        |       1.800 |     0.032 |       0.000 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33           |       3.300 |     0.007 |       0.000 |      0.007 |       NA    | Unspecified | NA         |
| Vcco25           |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18           |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15           |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135          |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12           |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10           |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc           |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP      |       0.850 |     0.960 |       0.960 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP      |       0.850 |     0.249 |       0.249 |      0.000 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC     |       0.850 |     0.067 |       0.067 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR  |       0.850 |     0.726 |       0.726 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL        |       1.200 |     0.071 |       0.071 |      0.000 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT     |       1.800 |     0.025 |       0.025 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504   |       1.200 |     0.592 |       0.592 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX        |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSBATT       |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC        |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VMGTAVCC (GTH)   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VMGTAVTT (GTH)   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VMGTVCCAUX (GTH) |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                             | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-----------------+
| clk_pl_0                                                                                            | cpu_system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]           |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/DRCK |            50.0 |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| cpu_system_wrapper       |     2.621 |
|   cpu_system_i           |     2.618 |
|     smartconnect_0       |     0.005 |
|       inst               |     0.005 |
|     system_ila_0         |     0.066 |
|       inst               |     0.066 |
|     zynq_ultra_ps_e_0    |     2.546 |
|       inst               |     2.546 |
|   dbg_hub                |     0.001 |
|     inst                 |     0.001 |
|       BSCANID.u_xsdbm_id |     0.001 |
+--------------------------+-----------+


