

================================================================
== Vitis HLS Report for 'syr2k'
================================================================
* Date:           Tue Feb 27 22:18:06 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_syr2k
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12891|    94555|  0.258 ms|  1.891 ms|  12892|  94556|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+----------+------+------+---------+
        |                                                            |                                                 |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                          Instance                          |                      Module                     |   min   |   max   |    min    |    max   |  min |  max |   Type  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+----------+------+------+---------+
        |grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162                   |syr2k_Pipeline_VITIS_LOOP_48_2                   |       17|      257|   0.340 us|  5.140 us|    17|   257|       no|
        |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172   |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4   |      306|     5170|   6.120 us|  0.103 ms|   306|  5170|       no|
        |grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185                  |syr2k_Pipeline_VITIS_LOOP_48_21                  |       32|      272|   0.640 us|  5.440 us|    32|   272|       no|
        |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195  |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42  |      610|     5474|  12.200 us|  0.109 ms|   610|  5474|       no|
        |grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208                  |syr2k_Pipeline_VITIS_LOOP_48_23                  |       47|      287|   0.940 us|  5.740 us|    47|   287|       no|
        |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218  |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44  |      914|     5778|  18.280 us|  0.116 ms|   914|  5778|       no|
        |grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231                  |syr2k_Pipeline_VITIS_LOOP_48_25                  |       62|      302|   1.240 us|  6.040 us|    62|   302|       no|
        |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241  |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46  |     1218|     6082|  24.360 us|  0.122 ms|  1218|  6082|       no|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |   Iteration  |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_1  |    12888|    94552|  3222 ~ 23638|          -|          -|     4|        no|
        +-------------------+---------+---------+--------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      89|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|    66|    4408|    7679|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     549|    -|
|Register         |        -|     -|     372|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    66|    4780|    8317|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     5|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+------+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                             |control_s_axi                                    |        0|   0|  240|   424|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U75                           |fmul_32ns_32ns_32_2_max_dsp_1                    |        0|   3|  128|   135|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U76                           |fmul_32ns_32ns_32_2_max_dsp_1                    |        0|   3|  128|   135|    0|
    |fptoui_32ns_32_2_no_dsp_1_U77                               |fptoui_32ns_32_2_no_dsp_1                        |        0|   0|    0|     0|    0|
    |fptoui_32ns_32_2_no_dsp_1_U78                               |fptoui_32ns_32_2_no_dsp_1                        |        0|   0|    0|     0|    0|
    |gmem_m_axi_U                                                |gmem_m_axi                                       |        0|   0|  710|  1276|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162                   |syr2k_Pipeline_VITIS_LOOP_48_2                   |        0|   3|  167|   298|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185                  |syr2k_Pipeline_VITIS_LOOP_48_21                  |        0|   3|  167|   298|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208                  |syr2k_Pipeline_VITIS_LOOP_48_23                  |        0|   3|  167|   298|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231                  |syr2k_Pipeline_VITIS_LOOP_48_25                  |        0|   3|  168|   298|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172   |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4   |        0|  12|  633|  1129|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195  |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42  |        0|  12|  633|  1129|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218  |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44  |        0|  12|  633|  1129|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241  |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46  |        0|  12|  634|  1130|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                       |                                                 |        0|  66| 4408|  7679|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |indvars_iv_next74_fu_455_p2  |         +|   0|  0|  13|           5|           3|
    |indvars_iv_next76_fu_416_p2  |         +|   0|  0|  13|           5|           3|
    |indvars_iv_next78_fu_377_p2  |         +|   0|  0|  13|           5|           3|
    |indvars_iv_next80_fu_325_p2  |         +|   0|  0|  13|           5|           3|
    |indvars_iv_next82_fu_319_p2  |         +|   0|  0|  13|           5|           3|
    |empty_96_fu_360_p2           |        or|   0|  0|   8|           8|           5|
    |empty_97_fu_400_p2           |        or|   0|  0|   8|           8|           6|
    |empty_98_fu_439_p2           |        or|   0|  0|   8|           8|           6|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0|  89|          49|          32|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  97|         20|    1|         20|
    |gmem_ARADDR          |  37|          9|   64|        576|
    |gmem_ARLEN           |  37|          9|   32|        288|
    |gmem_ARVALID         |  37|          9|    1|          9|
    |gmem_AWADDR          |  37|          9|   64|        576|
    |gmem_AWLEN           |  37|          9|   32|        288|
    |gmem_AWVALID         |  37|          9|    1|          9|
    |gmem_BREADY          |  37|          9|    1|          9|
    |gmem_RREADY          |  37|          9|    1|          9|
    |gmem_WDATA           |  37|          9|   32|        288|
    |gmem_WSTRB           |  37|          9|    4|         36|
    |gmem_WVALID          |  37|          9|    1|          9|
    |indvars_iv73_fu_112  |   9|          2|    5|         10|
    |indvars_iv75_fu_116  |   9|          2|    5|         10|
    |indvars_iv77_fu_120  |   9|          2|    5|         10|
    |indvars_iv79_fu_124  |   9|          2|    5|         10|
    |indvars_iv81_fu_128  |   9|          2|    5|         10|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 549|        129|  259|       2167|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |A_read_reg_549                                                           |  64|   0|   64|          0|
    |B_read_reg_541                                                           |  64|   0|   64|          0|
    |C_read_reg_529                                                           |  64|   0|   64|          0|
    |ap_CS_fsm                                                                |  19|   0|   19|          0|
    |empty_93_reg_565                                                         |  32|   0|   32|          0|
    |empty_95_reg_583                                                         |   4|   0|    4|          0|
    |empty_96_reg_608                                                         |   3|   0|    8|          5|
    |empty_97_reg_630                                                         |   3|   0|    8|          5|
    |empty_98_reg_652                                                         |   2|   0|    8|          6|
    |empty_reg_557                                                            |  32|   0|   32|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_ap_start_reg                  |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_ap_start_reg                  |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_ap_start_reg                  |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_ap_start_reg                   |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_ap_start_reg  |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_ap_start_reg  |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_ap_start_reg  |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_ap_start_reg   |   1|   0|    1|          0|
    |indvars_iv73_fu_112                                                      |   5|   0|    5|          0|
    |indvars_iv73_load_reg_645                                                |   5|   0|    5|          0|
    |indvars_iv75_fu_116                                                      |   5|   0|    5|          0|
    |indvars_iv75_load_reg_623                                                |   5|   0|    5|          0|
    |indvars_iv77_fu_120                                                      |   5|   0|    5|          0|
    |indvars_iv77_load_reg_595                                                |   5|   0|    5|          0|
    |indvars_iv79_fu_124                                                      |   5|   0|    5|          0|
    |indvars_iv79_load_reg_576                                                |   5|   0|    5|          0|
    |indvars_iv81_fu_128                                                      |   5|   0|    5|          0|
    |tmp_15_reg_657                                                           |   2|   0|    4|          2|
    |tmp_20_reg_618                                                           |   5|   0|    9|          4|
    |tmp_22_reg_640                                                           |   5|   0|    9|          4|
    |tmp_23_reg_662                                                           |   5|   0|    9|          4|
    |tmp_3_reg_602                                                            |   4|   0|    8|          4|
    |tmp_5_reg_590                                                            |   5|   0|    9|          4|
    |tmp_8_reg_613                                                            |   3|   0|    4|          1|
    |tmp_s_reg_635                                                            |   3|   0|    4|          1|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 372|   0|  412|         40|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|         syr2k|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
|alpha                  |   in|   32|     ap_none|         alpha|        scalar|
|beta                   |   in|   32|     ap_none|          beta|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.46>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvars_iv73 = alloca i32 1"   --->   Operation 20 'alloca' 'indvars_iv73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvars_iv75 = alloca i32 1"   --->   Operation 21 'alloca' 'indvars_iv75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvars_iv77 = alloca i32 1"   --->   Operation 22 'alloca' 'indvars_iv77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvars_iv79 = alloca i32 1"   --->   Operation 23 'alloca' 'indvars_iv79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvars_iv81 = alloca i32 1"   --->   Operation 24 'alloca' 'indvars_iv81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta"   --->   Operation 25 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 26 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (8.46ns)   --->   "%tmp = fmul i32 %alpha_read, i32 5.36871e+08"   --->   Operation 27 'fmul' 'tmp' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [2/2] (8.46ns)   --->   "%tmp_1 = fmul i32 %beta_read, i32 5.36871e+08"   --->   Operation 28 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv81"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 30 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 1, i5 %indvars_iv79"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 31 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 2, i5 %indvars_iv77"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 32 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 3, i5 %indvars_iv75"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 33 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 4, i5 %indvars_iv73"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>

State 2 <SV = 1> <Delay = 14.5>
ST_2 : Operation 34 [1/2] (8.46ns)   --->   "%tmp = fmul i32 %alpha_read, i32 5.36871e+08"   --->   Operation 34 'fmul' 'tmp' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [2/2] (6.08ns)   --->   "%empty = fptoui i32 %tmp"   --->   Operation 35 'fptoui' 'empty' <Predicate = true> <Delay = 6.08> <CoreInst = "Float2Int">   --->   Core 63 'Float2Int' <Latency = 1> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fptosi' 'fptoui'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 36 [1/2] (8.46ns)   --->   "%tmp_1 = fmul i32 %beta_read, i32 5.36871e+08"   --->   Operation 36 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [2/2] (6.08ns)   --->   "%empty_93 = fptoui i32 %tmp_1"   --->   Operation 37 'fptoui' 'empty_93' <Predicate = true> <Delay = 6.08> <CoreInst = "Float2Int">   --->   Core 63 'Float2Int' <Latency = 1> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fptosi' 'fptoui'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.08>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 38 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 256, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %beta"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C"   --->   Operation 51 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 52 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B"   --->   Operation 52 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 53 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A"   --->   Operation 53 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 54 [1/2] (6.08ns)   --->   "%empty = fptoui i32 %tmp"   --->   Operation 54 'fptoui' 'empty' <Predicate = true> <Delay = 6.08> <CoreInst = "Float2Int">   --->   Core 63 'Float2Int' <Latency = 1> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fptosi' 'fptoui'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 55 [1/2] (6.08ns)   --->   "%empty_93 = fptoui i32 %tmp_1"   --->   Operation 55 'fptoui' 'empty_93' <Predicate = true> <Delay = 6.08> <CoreInst = "Float2Int">   --->   Core 63 'Float2Int' <Latency = 1> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fptosi' 'fptoui'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_48_2"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.94>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%indvars_iv81_load = load i5 %indvars_iv81"   --->   Operation 57 'load' 'indvars_iv81_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %indvars_iv81_load, i32 4"   --->   Operation 58 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%empty_94 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 59 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %tmp_2, void %VITIS_LOOP_48_2.split, void %for.end53"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%indvars_iv79_load = load i5 %indvars_iv79"   --->   Operation 61 'load' 'indvars_iv79_load' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%empty_95 = trunc i5 %indvars_iv81_load"   --->   Operation 62 'trunc' 'empty_95' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (1.81ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_48_2, i32 %gmem, i5 %indvars_iv79_load, i4 %empty_95, i64 %C_read, i32 %empty_93"   --->   Operation 63 'call' 'call_ln0' <Predicate = (!tmp_2)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 64 [1/1] (1.09ns)   --->   "%indvars_iv_next82 = add i5 %indvars_iv81_load, i5 4"   --->   Operation 64 'add' 'indvars_iv_next82' <Predicate = (!tmp_2)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.09ns)   --->   "%indvars_iv_next80 = add i5 %indvars_iv79_load, i5 4"   --->   Operation 65 'add' 'indvars_iv_next80' <Predicate = (!tmp_2)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv_next82, i5 %indvars_iv81"   --->   Operation 66 'store' 'store_ln0' <Predicate = (!tmp_2)> <Delay = 0.84>
ST_4 : Operation 67 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv_next80, i5 %indvars_iv79"   --->   Operation 67 'store' 'store_ln0' <Predicate = (!tmp_2)> <Delay = 0.84>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (tmp_2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_48_2, i32 %gmem, i5 %indvars_iv79_load, i4 %empty_95, i64 %C_read, i32 %empty_93"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.31>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %indvars_iv79_load, i4 0"   --->   Operation 70 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [2/2] (3.31ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, i32 %gmem, i4 %empty_95, i64 %B_read, i64 %A_read, i5 %indvars_iv79_load, i9 %tmp_5, i32 %empty, i64 %C_read"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, i32 %gmem, i4 %empty_95, i64 %B_read, i64 %A_read, i5 %indvars_iv79_load, i9 %tmp_5, i32 %empty, i64 %C_read"   --->   Operation 72 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.94>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%indvars_iv77_load = load i5 %indvars_iv77"   --->   Operation 73 'load' 'indvars_iv77_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_95, i4 0"   --->   Operation 74 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%empty_96 = or i8 %tmp_3, i8 16"   --->   Operation 75 'or' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [2/2] (1.81ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_48_21, i32 %gmem, i5 %indvars_iv77_load, i8 %empty_96, i64 %C_read, i32 %empty_93"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %empty_96, i32 4, i32 7"   --->   Operation 77 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (1.09ns)   --->   "%indvars_iv_next78 = add i5 %indvars_iv77_load, i5 4"   --->   Operation 78 'add' 'indvars_iv_next78' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv_next78, i5 %indvars_iv77"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_48_21, i32 %gmem, i5 %indvars_iv77_load, i8 %empty_96, i64 %C_read, i32 %empty_93"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.31>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %indvars_iv77_load, i4 0"   --->   Operation 81 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [2/2] (3.31ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42, i32 %gmem, i4 %tmp_8, i64 %B_read, i64 %A_read, i5 %indvars_iv77_load, i9 %tmp_20, i32 %empty, i64 %C_read"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42, i32 %gmem, i4 %tmp_8, i64 %B_read, i64 %A_read, i5 %indvars_iv77_load, i9 %tmp_20, i32 %empty, i64 %C_read"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.94>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%indvars_iv75_load = load i5 %indvars_iv75"   --->   Operation 84 'load' 'indvars_iv75_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%empty_97 = or i8 %tmp_3, i8 32"   --->   Operation 85 'or' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [2/2] (1.81ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_48_23, i32 %gmem, i5 %indvars_iv75_load, i8 %empty_97, i64 %C_read, i32 %empty_93"   --->   Operation 86 'call' 'call_ln0' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %empty_97, i32 4, i32 7"   --->   Operation 87 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (1.09ns)   --->   "%indvars_iv_next76 = add i5 %indvars_iv75_load, i5 4"   --->   Operation 88 'add' 'indvars_iv_next76' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv_next76, i5 %indvars_iv75"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_48_23, i32 %gmem, i5 %indvars_iv75_load, i8 %empty_97, i64 %C_read, i32 %empty_93"   --->   Operation 90 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.31>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %indvars_iv75_load, i4 0"   --->   Operation 91 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [2/2] (3.31ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44, i32 %gmem, i4 %tmp_s, i64 %B_read, i64 %A_read, i5 %indvars_iv75_load, i9 %tmp_22, i32 %empty, i64 %C_read"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44, i32 %gmem, i4 %tmp_s, i64 %B_read, i64 %A_read, i5 %indvars_iv75_load, i9 %tmp_22, i32 %empty, i64 %C_read"   --->   Operation 93 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.94>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%indvars_iv73_load = load i5 %indvars_iv73"   --->   Operation 94 'load' 'indvars_iv73_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "%empty_98 = or i8 %tmp_3, i8 48"   --->   Operation 95 'or' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 96 [2/2] (1.81ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_48_25, i32 %gmem, i5 %indvars_iv73_load, i8 %empty_98, i64 %C_read, i32 %empty_93"   --->   Operation 96 'call' 'call_ln0' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %empty_98, i32 4, i32 7"   --->   Operation 97 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 98 [1/1] (1.09ns)   --->   "%indvars_iv_next74 = add i5 %indvars_iv73_load, i5 4"   --->   Operation 98 'add' 'indvars_iv_next74' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 99 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv_next74, i5 %indvars_iv73"   --->   Operation 99 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_48_25, i32 %gmem, i5 %indvars_iv73_load, i8 %empty_98, i64 %C_read, i32 %empty_93"   --->   Operation 100 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 3.43>
ST_18 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %indvars_iv73_load, i4 0"   --->   Operation 101 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 102 [2/2] (3.43ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46, i32 %gmem, i4 %tmp_15, i64 %B_read, i64 %A_read, i9 %tmp_23, i5 %indvars_iv73_load, i32 %empty, i64 %C_read"   --->   Operation 102 'call' 'call_ln0' <Predicate = true> <Delay = 3.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11"   --->   Operation 103 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46, i32 %gmem, i4 %tmp_15, i64 %B_read, i64 %A_read, i9 %tmp_23, i5 %indvars_iv73_load, i32 %empty, i64 %C_read"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_48_2"   --->   Operation 105 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv73      (alloca           ) [ 01111111111111111111]
indvars_iv75      (alloca           ) [ 01111111111111111111]
indvars_iv77      (alloca           ) [ 01111111111111111111]
indvars_iv79      (alloca           ) [ 01111111111111111111]
indvars_iv81      (alloca           ) [ 01111111111111111111]
beta_read         (read             ) [ 00100000000000000000]
alpha_read        (read             ) [ 00100000000000000000]
store_ln0         (store            ) [ 00000000000000000000]
store_ln0         (store            ) [ 00000000000000000000]
store_ln0         (store            ) [ 00000000000000000000]
store_ln0         (store            ) [ 00000000000000000000]
store_ln0         (store            ) [ 00000000000000000000]
tmp               (fmul             ) [ 00010000000000000000]
tmp_1             (fmul             ) [ 00010000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000]
C_read            (read             ) [ 00001111111111111111]
B_read            (read             ) [ 00001111111111111111]
A_read            (read             ) [ 00001111111111111111]
empty             (fptoui           ) [ 00001111111111111111]
empty_93          (fptoui           ) [ 00001111111111111111]
br_ln0            (br               ) [ 00000000000000000000]
indvars_iv81_load (load             ) [ 00000000000000000000]
tmp_2             (bitselect        ) [ 00001111111111111111]
empty_94          (speclooptripcount) [ 00000000000000000000]
br_ln0            (br               ) [ 00000000000000000000]
indvars_iv79_load (load             ) [ 00000111000000000000]
empty_95          (trunc            ) [ 00000111100000000000]
indvars_iv_next82 (add              ) [ 00000000000000000000]
indvars_iv_next80 (add              ) [ 00000000000000000000]
store_ln0         (store            ) [ 00000000000000000000]
store_ln0         (store            ) [ 00000000000000000000]
ret_ln0           (ret              ) [ 00000000000000000000]
call_ln0          (call             ) [ 00000000000000000000]
tmp_5             (bitconcatenate   ) [ 00000001000000000000]
call_ln0          (call             ) [ 00000000000000000000]
indvars_iv77_load (load             ) [ 00000000011100000000]
tmp_3             (bitconcatenate   ) [ 00000000011111111000]
empty_96          (or               ) [ 00000000010000000000]
tmp_8             (partselect       ) [ 00000000011100000000]
indvars_iv_next78 (add              ) [ 00000000000000000000]
store_ln0         (store            ) [ 00000000000000000000]
call_ln0          (call             ) [ 00000000000000000000]
tmp_20            (bitconcatenate   ) [ 00000000000100000000]
call_ln0          (call             ) [ 00000000000000000000]
indvars_iv75_load (load             ) [ 00000000000001110000]
empty_97          (or               ) [ 00000000000001000000]
tmp_s             (partselect       ) [ 00000000000001110000]
indvars_iv_next76 (add              ) [ 00000000000000000000]
store_ln0         (store            ) [ 00000000000000000000]
call_ln0          (call             ) [ 00000000000000000000]
tmp_22            (bitconcatenate   ) [ 00000000000000010000]
call_ln0          (call             ) [ 00000000000000000000]
indvars_iv73_load (load             ) [ 00000000000000000111]
empty_98          (or               ) [ 00000000000000000100]
tmp_15            (partselect       ) [ 00000000000000000111]
indvars_iv_next74 (add              ) [ 00000000000000000000]
store_ln0         (store            ) [ 00000000000000000000]
call_ln0          (call             ) [ 00000000000000000000]
tmp_23            (bitconcatenate   ) [ 00000000000000000001]
specloopname_ln0  (specloopname     ) [ 00000000000000000000]
call_ln0          (call             ) [ 00000000000000000000]
br_ln0            (br               ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="alpha">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="beta">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_VITIS_LOOP_48_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_VITIS_LOOP_48_21"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_VITIS_LOOP_48_23"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_VITIS_LOOP_48_25"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="indvars_iv73_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv73/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvars_iv75_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv75/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvars_iv77_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv77/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="indvars_iv79_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv79/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvars_iv81_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv81/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="beta_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="alpha_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="C_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="B_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="A_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="0" index="3" bw="4" slack="0"/>
<pin id="167" dir="0" index="4" bw="64" slack="1"/>
<pin id="168" dir="0" index="5" bw="32" slack="1"/>
<pin id="169" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="2"/>
<pin id="176" dir="0" index="3" bw="64" slack="3"/>
<pin id="177" dir="0" index="4" bw="64" slack="3"/>
<pin id="178" dir="0" index="5" bw="5" slack="2"/>
<pin id="179" dir="0" index="6" bw="9" slack="0"/>
<pin id="180" dir="0" index="7" bw="32" slack="3"/>
<pin id="181" dir="0" index="8" bw="64" slack="3"/>
<pin id="182" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="0" index="3" bw="8" slack="0"/>
<pin id="190" dir="0" index="4" bw="64" slack="5"/>
<pin id="191" dir="0" index="5" bw="32" slack="5"/>
<pin id="192" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="4" slack="2"/>
<pin id="199" dir="0" index="3" bw="64" slack="7"/>
<pin id="200" dir="0" index="4" bw="64" slack="7"/>
<pin id="201" dir="0" index="5" bw="5" slack="2"/>
<pin id="202" dir="0" index="6" bw="9" slack="0"/>
<pin id="203" dir="0" index="7" bw="32" slack="7"/>
<pin id="204" dir="0" index="8" bw="64" slack="7"/>
<pin id="205" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="5" slack="0"/>
<pin id="212" dir="0" index="3" bw="8" slack="0"/>
<pin id="213" dir="0" index="4" bw="64" slack="9"/>
<pin id="214" dir="0" index="5" bw="32" slack="9"/>
<pin id="215" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="4" slack="2"/>
<pin id="222" dir="0" index="3" bw="64" slack="11"/>
<pin id="223" dir="0" index="4" bw="64" slack="11"/>
<pin id="224" dir="0" index="5" bw="5" slack="2"/>
<pin id="225" dir="0" index="6" bw="9" slack="0"/>
<pin id="226" dir="0" index="7" bw="32" slack="11"/>
<pin id="227" dir="0" index="8" bw="64" slack="11"/>
<pin id="228" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="0" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="5" slack="0"/>
<pin id="235" dir="0" index="3" bw="8" slack="0"/>
<pin id="236" dir="0" index="4" bw="64" slack="13"/>
<pin id="237" dir="0" index="5" bw="32" slack="13"/>
<pin id="238" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/16 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="4" slack="2"/>
<pin id="245" dir="0" index="3" bw="64" slack="15"/>
<pin id="246" dir="0" index="4" bw="64" slack="15"/>
<pin id="247" dir="0" index="5" bw="9" slack="0"/>
<pin id="248" dir="0" index="6" bw="5" slack="2"/>
<pin id="249" dir="0" index="7" bw="32" slack="15"/>
<pin id="250" dir="0" index="8" bw="64" slack="15"/>
<pin id="251" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/18 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="fptoui(36) " fcode="fptoui"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptoui(36) " fcode="fptoui"/>
<opset="empty_93/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln0_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="5" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln0_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="5" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln0_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="0" index="1" bw="5" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln0_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="0" index="1" bw="5" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln0_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="5" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="indvars_iv81_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="3"/>
<pin id="301" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv81_load/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="0" index="2" bw="4" slack="0"/>
<pin id="306" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="indvars_iv79_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="3"/>
<pin id="312" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv79_load/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="empty_95_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_95/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="indvars_iv_next82_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="0"/>
<pin id="322" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next82/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="indvars_iv_next80_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next80/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln0_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="5" slack="3"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln0_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="0" index="1" bw="5" slack="3"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_5_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="9" slack="0"/>
<pin id="343" dir="0" index="1" bw="5" slack="2"/>
<pin id="344" dir="0" index="2" bw="1" slack="0"/>
<pin id="345" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="indvars_iv77_load_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="7"/>
<pin id="351" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv77_load/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_3_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="4" slack="4"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="360" class="1004" name="empty_96_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_96/8 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_8_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="0"/>
<pin id="370" dir="0" index="2" bw="4" slack="0"/>
<pin id="371" dir="0" index="3" bw="4" slack="0"/>
<pin id="372" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="indvars_iv_next78_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="0" index="1" bw="4" slack="0"/>
<pin id="380" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next78/8 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln0_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="0" index="1" bw="5" slack="7"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/8 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_20_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="9" slack="0"/>
<pin id="390" dir="0" index="1" bw="5" slack="2"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/10 "/>
</bind>
</comp>

<comp id="396" class="1004" name="indvars_iv75_load_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="11"/>
<pin id="398" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv75_load/12 "/>
</bind>
</comp>

<comp id="400" class="1004" name="empty_97_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="4"/>
<pin id="402" dir="0" index="1" bw="8" slack="0"/>
<pin id="403" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_97/12 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_s_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="0"/>
<pin id="409" dir="0" index="2" bw="4" slack="0"/>
<pin id="410" dir="0" index="3" bw="4" slack="0"/>
<pin id="411" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="416" class="1004" name="indvars_iv_next76_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="0" index="1" bw="4" slack="0"/>
<pin id="419" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next76/12 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln0_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="5" slack="0"/>
<pin id="424" dir="0" index="1" bw="5" slack="11"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/12 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_22_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="9" slack="0"/>
<pin id="429" dir="0" index="1" bw="5" slack="2"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/14 "/>
</bind>
</comp>

<comp id="435" class="1004" name="indvars_iv73_load_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="15"/>
<pin id="437" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv73_load/16 "/>
</bind>
</comp>

<comp id="439" class="1004" name="empty_98_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="8"/>
<pin id="441" dir="0" index="1" bw="8" slack="0"/>
<pin id="442" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_98/16 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_15_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="0"/>
<pin id="448" dir="0" index="2" bw="4" slack="0"/>
<pin id="449" dir="0" index="3" bw="4" slack="0"/>
<pin id="450" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/16 "/>
</bind>
</comp>

<comp id="455" class="1004" name="indvars_iv_next74_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="0" index="1" bw="4" slack="0"/>
<pin id="458" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next74/16 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln0_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="0"/>
<pin id="463" dir="0" index="1" bw="5" slack="15"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/16 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_23_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="9" slack="0"/>
<pin id="468" dir="0" index="1" bw="5" slack="2"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/18 "/>
</bind>
</comp>

<comp id="474" class="1005" name="indvars_iv73_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="0"/>
<pin id="476" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv73 "/>
</bind>
</comp>

<comp id="481" class="1005" name="indvars_iv75_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="0"/>
<pin id="483" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv75 "/>
</bind>
</comp>

<comp id="488" class="1005" name="indvars_iv77_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="0"/>
<pin id="490" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv77 "/>
</bind>
</comp>

<comp id="495" class="1005" name="indvars_iv79_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv79 "/>
</bind>
</comp>

<comp id="502" class="1005" name="indvars_iv81_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="5" slack="0"/>
<pin id="504" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv81 "/>
</bind>
</comp>

<comp id="509" class="1005" name="beta_read_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

<comp id="514" class="1005" name="alpha_read_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="519" class="1005" name="tmp_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="524" class="1005" name="tmp_1_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="529" class="1005" name="C_read_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="1"/>
<pin id="531" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="C_read "/>
</bind>
</comp>

<comp id="541" class="1005" name="B_read_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="3"/>
<pin id="543" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="549" class="1005" name="A_read_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="64" slack="3"/>
<pin id="551" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

<comp id="557" class="1005" name="empty_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="3"/>
<pin id="559" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="565" class="1005" name="empty_93_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_93 "/>
</bind>
</comp>

<comp id="576" class="1005" name="indvars_iv79_load_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="1"/>
<pin id="578" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv79_load "/>
</bind>
</comp>

<comp id="583" class="1005" name="empty_95_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="4" slack="1"/>
<pin id="585" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty_95 "/>
</bind>
</comp>

<comp id="590" class="1005" name="tmp_5_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="9" slack="1"/>
<pin id="592" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="595" class="1005" name="indvars_iv77_load_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="1"/>
<pin id="597" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv77_load "/>
</bind>
</comp>

<comp id="602" class="1005" name="tmp_3_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="4"/>
<pin id="604" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="608" class="1005" name="empty_96_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="1"/>
<pin id="610" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_96 "/>
</bind>
</comp>

<comp id="613" class="1005" name="tmp_8_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="2"/>
<pin id="615" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="618" class="1005" name="tmp_20_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="9" slack="1"/>
<pin id="620" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="623" class="1005" name="indvars_iv75_load_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="5" slack="1"/>
<pin id="625" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv75_load "/>
</bind>
</comp>

<comp id="630" class="1005" name="empty_97_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="1"/>
<pin id="632" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_97 "/>
</bind>
</comp>

<comp id="635" class="1005" name="tmp_s_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="4" slack="2"/>
<pin id="637" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="640" class="1005" name="tmp_22_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="9" slack="1"/>
<pin id="642" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="645" class="1005" name="indvars_iv73_load_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="5" slack="1"/>
<pin id="647" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv73_load "/>
</bind>
</comp>

<comp id="652" class="1005" name="empty_98_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="1"/>
<pin id="654" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_98 "/>
</bind>
</comp>

<comp id="657" class="1005" name="tmp_15_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="4" slack="2"/>
<pin id="659" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="662" class="1005" name="tmp_23_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="9" slack="1"/>
<pin id="664" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="66" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="66" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="66" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="170"><net_src comp="76" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="183"><net_src comp="82" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="193"><net_src comp="88" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="0" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="206"><net_src comp="94" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="216"><net_src comp="98" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="229"><net_src comp="100" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="239"><net_src comp="104" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="0" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="252"><net_src comp="106" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="253"><net_src comp="0" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="258"><net_src comp="138" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="16" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="132" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="16" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="254" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="260" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="18" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="20" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="22" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="24" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="26" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="307"><net_src comp="68" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="299" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="70" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="310" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="317"><net_src comp="299" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="162" pin=3"/></net>

<net id="323"><net_src comp="299" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="26" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="310" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="26" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="319" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="325" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="78" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="80" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="348"><net_src comp="341" pin="3"/><net_sink comp="172" pin=6"/></net>

<net id="352"><net_src comp="349" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="358"><net_src comp="84" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="80" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="353" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="86" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="360" pin="2"/><net_sink comp="185" pin=3"/></net>

<net id="373"><net_src comp="90" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="360" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="70" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="92" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="381"><net_src comp="349" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="26" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="78" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="80" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="395"><net_src comp="388" pin="3"/><net_sink comp="195" pin=6"/></net>

<net id="399"><net_src comp="396" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="404"><net_src comp="96" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="405"><net_src comp="400" pin="2"/><net_sink comp="208" pin=3"/></net>

<net id="412"><net_src comp="90" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="400" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="70" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="92" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="420"><net_src comp="396" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="26" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="78" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="80" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="434"><net_src comp="427" pin="3"/><net_sink comp="218" pin=6"/></net>

<net id="438"><net_src comp="435" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="443"><net_src comp="102" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="444"><net_src comp="439" pin="2"/><net_sink comp="231" pin=3"/></net>

<net id="451"><net_src comp="90" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="439" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="70" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="454"><net_src comp="92" pin="0"/><net_sink comp="445" pin=3"/></net>

<net id="459"><net_src comp="435" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="26" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="471"><net_src comp="78" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="80" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="473"><net_src comp="466" pin="3"/><net_sink comp="241" pin=5"/></net>

<net id="477"><net_src comp="112" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="480"><net_src comp="474" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="484"><net_src comp="116" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="487"><net_src comp="481" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="491"><net_src comp="120" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="494"><net_src comp="488" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="498"><net_src comp="124" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="501"><net_src comp="495" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="505"><net_src comp="128" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="512"><net_src comp="132" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="517"><net_src comp="138" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="522"><net_src comp="254" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="527"><net_src comp="260" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="532"><net_src comp="144" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="172" pin=8"/></net>

<net id="535"><net_src comp="529" pin="1"/><net_sink comp="185" pin=4"/></net>

<net id="536"><net_src comp="529" pin="1"/><net_sink comp="195" pin=8"/></net>

<net id="537"><net_src comp="529" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="538"><net_src comp="529" pin="1"/><net_sink comp="218" pin=8"/></net>

<net id="539"><net_src comp="529" pin="1"/><net_sink comp="231" pin=4"/></net>

<net id="540"><net_src comp="529" pin="1"/><net_sink comp="241" pin=8"/></net>

<net id="544"><net_src comp="150" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="172" pin=3"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="195" pin=3"/></net>

<net id="547"><net_src comp="541" pin="1"/><net_sink comp="218" pin=3"/></net>

<net id="548"><net_src comp="541" pin="1"/><net_sink comp="241" pin=3"/></net>

<net id="552"><net_src comp="156" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="172" pin=4"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="195" pin=4"/></net>

<net id="555"><net_src comp="549" pin="1"/><net_sink comp="218" pin=4"/></net>

<net id="556"><net_src comp="549" pin="1"/><net_sink comp="241" pin=4"/></net>

<net id="560"><net_src comp="266" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="172" pin=7"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="195" pin=7"/></net>

<net id="563"><net_src comp="557" pin="1"/><net_sink comp="218" pin=7"/></net>

<net id="564"><net_src comp="557" pin="1"/><net_sink comp="241" pin=7"/></net>

<net id="568"><net_src comp="270" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="162" pin=5"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="185" pin=5"/></net>

<net id="571"><net_src comp="565" pin="1"/><net_sink comp="208" pin=5"/></net>

<net id="572"><net_src comp="565" pin="1"/><net_sink comp="231" pin=5"/></net>

<net id="579"><net_src comp="310" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="582"><net_src comp="576" pin="1"/><net_sink comp="172" pin=5"/></net>

<net id="586"><net_src comp="314" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="162" pin=3"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="593"><net_src comp="341" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="172" pin=6"/></net>

<net id="598"><net_src comp="349" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="601"><net_src comp="595" pin="1"/><net_sink comp="195" pin=5"/></net>

<net id="605"><net_src comp="353" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="611"><net_src comp="360" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="185" pin=3"/></net>

<net id="616"><net_src comp="367" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="621"><net_src comp="388" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="195" pin=6"/></net>

<net id="626"><net_src comp="396" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="629"><net_src comp="623" pin="1"/><net_sink comp="218" pin=5"/></net>

<net id="633"><net_src comp="400" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="208" pin=3"/></net>

<net id="638"><net_src comp="406" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="643"><net_src comp="427" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="218" pin=6"/></net>

<net id="648"><net_src comp="435" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="651"><net_src comp="645" pin="1"/><net_sink comp="241" pin=6"/></net>

<net id="655"><net_src comp="439" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="231" pin=3"/></net>

<net id="660"><net_src comp="445" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="665"><net_src comp="466" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="241" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
 - Input state : 
	Port: syr2k : gmem | {4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
	Port: syr2k : A | {3 }
	Port: syr2k : B | {3 }
	Port: syr2k : C | {3 }
	Port: syr2k : alpha | {1 }
	Port: syr2k : beta | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		empty : 1
		empty_93 : 1
	State 3
	State 4
		tmp_2 : 1
		br_ln0 : 2
		empty_95 : 1
		call_ln0 : 2
		indvars_iv_next82 : 1
		indvars_iv_next80 : 1
		store_ln0 : 2
		store_ln0 : 2
	State 5
	State 6
		call_ln0 : 1
	State 7
	State 8
		empty_96 : 1
		call_ln0 : 1
		tmp_8 : 1
		indvars_iv_next78 : 1
		store_ln0 : 2
	State 9
	State 10
		call_ln0 : 1
	State 11
	State 12
		indvars_iv_next76 : 1
		store_ln0 : 2
	State 13
	State 14
		call_ln0 : 1
	State 15
	State 16
		indvars_iv_next74 : 1
		store_ln0 : 2
	State 17
	State 18
		call_ln0 : 1
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |          grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162         |    3    | 0.858143|   130   |   114   |
|          |  grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172 |    12   | 0.858143|   464   |   844   |
|          |         grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185         |    3    | 0.858143|   130   |   114   |
|   call   | grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195 |    12   | 0.858143|   464   |   844   |
|          |         grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208         |    3    | 0.858143|   130   |   114   |
|          | grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218 |    12   | 0.858143|   464   |   844   |
|          |         grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231         |    3    | 0.858143|   131   |   114   |
|          | grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241 |    12   | 0.858143|   465   |   845   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                         grp_fu_254                         |    3    |    0    |   128   |   135   |
|          |                         grp_fu_260                         |    3    |    0    |   128   |   135   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                  indvars_iv_next82_fu_319                  |    0    |    0    |    0    |    13   |
|          |                  indvars_iv_next80_fu_325                  |    0    |    0    |    0    |    13   |
|    add   |                  indvars_iv_next78_fu_377                  |    0    |    0    |    0    |    13   |
|          |                  indvars_iv_next76_fu_416                  |    0    |    0    |    0    |    13   |
|          |                  indvars_iv_next74_fu_455                  |    0    |    0    |    0    |    13   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                    beta_read_read_fu_132                   |    0    |    0    |    0    |    0    |
|          |                   alpha_read_read_fu_138                   |    0    |    0    |    0    |    0    |
|   read   |                     C_read_read_fu_144                     |    0    |    0    |    0    |    0    |
|          |                     B_read_read_fu_150                     |    0    |    0    |    0    |    0    |
|          |                     A_read_read_fu_156                     |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|  fptoui  |                         grp_fu_266                         |    0    |    0    |    0    |    0    |
|          |                         grp_fu_270                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
| bitselect|                        tmp_2_fu_302                        |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                       empty_95_fu_314                      |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                        tmp_5_fu_341                        |    0    |    0    |    0    |    0    |
|          |                        tmp_3_fu_353                        |    0    |    0    |    0    |    0    |
|bitconcatenate|                        tmp_20_fu_388                       |    0    |    0    |    0    |    0    |
|          |                        tmp_22_fu_427                       |    0    |    0    |    0    |    0    |
|          |                        tmp_23_fu_466                       |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                       empty_96_fu_360                      |    0    |    0    |    0    |    0    |
|    or    |                       empty_97_fu_400                      |    0    |    0    |    0    |    0    |
|          |                       empty_98_fu_439                      |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                        tmp_8_fu_367                        |    0    |    0    |    0    |    0    |
|partselect|                        tmp_s_fu_406                        |    0    |    0    |    0    |    0    |
|          |                        tmp_15_fu_445                       |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                            |    66   | 6.86514 |   2634  |   4168  |
|----------|------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      A_read_reg_549     |   64   |
|      B_read_reg_541     |   64   |
|      C_read_reg_529     |   64   |
|    alpha_read_reg_514   |   32   |
|    beta_read_reg_509    |   32   |
|     empty_93_reg_565    |   32   |
|     empty_95_reg_583    |    4   |
|     empty_96_reg_608    |    8   |
|     empty_97_reg_630    |    8   |
|     empty_98_reg_652    |    8   |
|      empty_reg_557      |   32   |
|indvars_iv73_load_reg_645|    5   |
|   indvars_iv73_reg_474  |    5   |
|indvars_iv75_load_reg_623|    5   |
|   indvars_iv75_reg_481  |    5   |
|indvars_iv77_load_reg_595|    5   |
|   indvars_iv77_reg_488  |    5   |
|indvars_iv79_load_reg_576|    5   |
|   indvars_iv79_reg_495  |    5   |
|   indvars_iv81_reg_502  |    5   |
|      tmp_15_reg_657     |    4   |
|      tmp_1_reg_524      |   32   |
|      tmp_20_reg_618     |    9   |
|      tmp_22_reg_640     |    9   |
|      tmp_23_reg_662     |    9   |
|      tmp_3_reg_602      |    8   |
|      tmp_5_reg_590      |    9   |
|      tmp_8_reg_613      |    4   |
|       tmp_reg_519       |   32   |
|      tmp_s_reg_635      |    4   |
+-------------------------+--------+
|          Total          |   513  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|          grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162         |  p2  |   2  |   5  |   10   ||    9    |
|          grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162         |  p3  |   2  |   4  |    8   ||    9    |
|  grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172 |  p6  |   2  |   9  |   18   ||    9    |
|         grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185         |  p2  |   2  |   5  |   10   ||    9    |
|         grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185         |  p3  |   2  |   8  |   16   ||    9    |
| grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195 |  p6  |   2  |   9  |   18   ||    9    |
|         grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208         |  p2  |   2  |   5  |   10   ||    9    |
|         grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208         |  p3  |   2  |   8  |   16   ||    9    |
| grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218 |  p6  |   2  |   9  |   18   ||    9    |
|         grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231         |  p2  |   2  |   5  |   10   ||    9    |
|         grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231         |  p3  |   2  |   8  |   16   ||    9    |
| grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241 |  p5  |   2  |   9  |   18   ||    9    |
|                         grp_fu_254                         |  p0  |   2  |  32  |   64   ||    9    |
|                         grp_fu_260                         |  p0  |   2  |  32  |   64   ||    9    |
|                         grp_fu_266                         |  p0  |   2  |  32  |   64   ||    9    |
|                         grp_fu_270                         |  p0  |   2  |  32  |   64   ||    9    |
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                           |      |      |      |   424  ||  13.504 ||   144   |
|------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   66   |    6   |  2634  |  4168  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   144  |
|  Register |    -   |    -   |   513  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   66   |   20   |  3147  |  4312  |
+-----------+--------+--------+--------+--------+
