
Drive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007df0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00015df8  08007f90  08007f90  00008f90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801dd88  0801dd88  0001f06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801dd88  0801dd88  0001ed88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801dd90  0801dd90  0001f06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801dd90  0801dd90  0001ed90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801dd94  0801dd94  0001ed94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0801dd98  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012d0  2000006c  0801de04  0001f06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000133c  0801de04  0001f33c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001f06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001274c  00000000  00000000  0001f09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002598  00000000  00000000  000317e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001220  00000000  00000000  00033d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e4f  00000000  00000000  00034fa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018cb2  00000000  00000000  00035def  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001485c  00000000  00000000  0004eaa1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095f5c  00000000  00000000  000632fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f9259  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057f0  00000000  00000000  000f929c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  000fea8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007f78 	.word	0x08007f78

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	08007f78 	.word	0x08007f78

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <ILI9488_SendCommand>:
  //while((SPI1->SR & SPI_SR_TXE) == RESET);
  SPI1->DR = data;
}
//1. Write Command to LCD
void ILI9488_SendCommand(uint8_t com)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	4603      	mov	r3, r0
 80005c4:	71fb      	strb	r3, [r7, #7]
	//*(__IO uint8_t *)(0x60000000) = com;
	uint8_t tmpCmd = com;
 80005c6:	79fb      	ldrb	r3, [r7, #7]
 80005c8:	73fb      	strb	r3, [r7, #15]
	//Set DC HIGH for COMMAND mode
	//HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, GPIO_PIN_RESET);
	DC_COMMAND();
 80005ca:	2200      	movs	r2, #0
 80005cc:	2120      	movs	r1, #32
 80005ce:	480d      	ldr	r0, [pc, #52]	@ (8000604 <ILI9488_SendCommand+0x48>)
 80005d0:	f003 fd96 	bl	8004100 <HAL_GPIO_WritePin>
	//Put CS LOW
	//HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_RESET);
	CS_A();
 80005d4:	2200      	movs	r2, #0
 80005d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005da:	480b      	ldr	r0, [pc, #44]	@ (8000608 <ILI9488_SendCommand+0x4c>)
 80005dc:	f003 fd90 	bl	8004100 <HAL_GPIO_WritePin>
	//Write byte using SPI
	HAL_SPI_Transmit(&hspi1, &tmpCmd, 1, 1);
 80005e0:	f107 010f 	add.w	r1, r7, #15
 80005e4:	2301      	movs	r3, #1
 80005e6:	2201      	movs	r2, #1
 80005e8:	4808      	ldr	r0, [pc, #32]	@ (800060c <ILI9488_SendCommand+0x50>)
 80005ea:	f005 fc0e 	bl	8005e0a <HAL_SPI_Transmit>
	//SendByte(tmpCmd);
	//WaitLastData();
	CS_D();
 80005ee:	2201      	movs	r2, #1
 80005f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005f4:	4804      	ldr	r0, [pc, #16]	@ (8000608 <ILI9488_SendCommand+0x4c>)
 80005f6:	f003 fd83 	bl	8004100 <HAL_GPIO_WritePin>
	//Bring CS HIGH
	//HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
}
 80005fa:	bf00      	nop
 80005fc:	3710      	adds	r7, #16
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	40020400 	.word	0x40020400
 8000608:	40020000 	.word	0x40020000
 800060c:	200000f4 	.word	0x200000f4

08000610 <ILI9488_SendData>:

//2. Write data to LCD
void ILI9488_SendData(uint8_t data)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b084      	sub	sp, #16
 8000614:	af00      	add	r7, sp, #0
 8000616:	4603      	mov	r3, r0
 8000618:	71fb      	strb	r3, [r7, #7]
	//*(__IO uint8_t *)(0x60040000) = data;
	uint8_t tmpCmd = data;
 800061a:	79fb      	ldrb	r3, [r7, #7]
 800061c:	73fb      	strb	r3, [r7, #15]
	//Set DC LOW for DATA mode
	//HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, GPIO_PIN_SET);
	DC_DATA();
 800061e:	2201      	movs	r2, #1
 8000620:	2120      	movs	r1, #32
 8000622:	480d      	ldr	r0, [pc, #52]	@ (8000658 <ILI9488_SendData+0x48>)
 8000624:	f003 fd6c 	bl	8004100 <HAL_GPIO_WritePin>
	//Put CS LOW
	//HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_RESET);
	CS_A();
 8000628:	2200      	movs	r2, #0
 800062a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800062e:	480b      	ldr	r0, [pc, #44]	@ (800065c <ILI9488_SendData+0x4c>)
 8000630:	f003 fd66 	bl	8004100 <HAL_GPIO_WritePin>
	//Write byte using SPI
	HAL_SPI_Transmit(&hspi1, &tmpCmd, 1, 1);
 8000634:	f107 010f 	add.w	r1, r7, #15
 8000638:	2301      	movs	r3, #1
 800063a:	2201      	movs	r2, #1
 800063c:	4808      	ldr	r0, [pc, #32]	@ (8000660 <ILI9488_SendData+0x50>)
 800063e:	f005 fbe4 	bl	8005e0a <HAL_SPI_Transmit>
	//SendByte(tmpCmd);
	//WaitLastData();
	CS_D();
 8000642:	2201      	movs	r2, #1
 8000644:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000648:	4804      	ldr	r0, [pc, #16]	@ (800065c <ILI9488_SendData+0x4c>)
 800064a:	f003 fd59 	bl	8004100 <HAL_GPIO_WritePin>

	//Bring CS HIGH
	//HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
}
 800064e:	bf00      	nop
 8000650:	3710      	adds	r7, #16
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	40020400 	.word	0x40020400
 800065c:	40020000 	.word	0x40020000
 8000660:	200000f4 	.word	0x200000f4

08000664 <ILI9488_SendData_Multi>:
//2.2 Write multiple/DMA
void ILI9488_SendData_Multi(uint8_t *buff, size_t buff_size){
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
 800066c:	6039      	str	r1, [r7, #0]
	DC_DATA();
 800066e:	2201      	movs	r2, #1
 8000670:	2120      	movs	r1, #32
 8000672:	4816      	ldr	r0, [pc, #88]	@ (80006cc <ILI9488_SendData_Multi+0x68>)
 8000674:	f003 fd44 	bl	8004100 <HAL_GPIO_WritePin>
	    buff++;
	  }

	  WaitLastData();
	  CS_D();*/
	CS_A();
 8000678:	2200      	movs	r2, #0
 800067a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800067e:	4814      	ldr	r0, [pc, #80]	@ (80006d0 <ILI9488_SendData_Multi+0x6c>)
 8000680:	f003 fd3e 	bl	8004100 <HAL_GPIO_WritePin>
	while (buff_size > 0){
 8000684:	e015      	b.n	80006b2 <ILI9488_SendData_Multi+0x4e>
		uint16_t chunk_size = buff_size > 32768 ? 32768 : buff_size;
 8000686:	683b      	ldr	r3, [r7, #0]
 8000688:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800068c:	bf28      	it	cs
 800068e:	f44f 4300 	movcs.w	r3, #32768	@ 0x8000
 8000692:	81fb      	strh	r3, [r7, #14]
		HAL_SPI_Transmit(&hspi1, buff, chunk_size, HAL_MAX_DELAY);
 8000694:	89fa      	ldrh	r2, [r7, #14]
 8000696:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800069a:	6879      	ldr	r1, [r7, #4]
 800069c:	480d      	ldr	r0, [pc, #52]	@ (80006d4 <ILI9488_SendData_Multi+0x70>)
 800069e:	f005 fbb4 	bl	8005e0a <HAL_SPI_Transmit>
		buff += chunk_size;
 80006a2:	89fb      	ldrh	r3, [r7, #14]
 80006a4:	687a      	ldr	r2, [r7, #4]
 80006a6:	4413      	add	r3, r2
 80006a8:	607b      	str	r3, [r7, #4]
		buff_size -= chunk_size;
 80006aa:	89fb      	ldrh	r3, [r7, #14]
 80006ac:	683a      	ldr	r2, [r7, #0]
 80006ae:	1ad3      	subs	r3, r2, r3
 80006b0:	603b      	str	r3, [r7, #0]
	while (buff_size > 0){
 80006b2:	683b      	ldr	r3, [r7, #0]
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d1e6      	bne.n	8000686 <ILI9488_SendData_Multi+0x22>
	}
	CS_D();
 80006b8:	2201      	movs	r2, #1
 80006ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006be:	4804      	ldr	r0, [pc, #16]	@ (80006d0 <ILI9488_SendData_Multi+0x6c>)
 80006c0:	f003 fd1e 	bl	8004100 <HAL_GPIO_WritePin>
}
 80006c4:	bf00      	nop
 80006c6:	3710      	adds	r7, #16
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	40020400 	.word	0x40020400
 80006d0:	40020000 	.word	0x40020000
 80006d4:	200000f4 	.word	0x200000f4

080006d8 <ILI9488_Init>:
	//HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
}*/

//void ILI9488_Init(SPI_HandleTypeDef *spiLcdHandle, GPIO_TypeDef *csPORT, uint16_t csPIN, GPIO_TypeDef *dcPORT, uint16_t dcPIN, GPIO_TypeDef *resetPORT, uint16_t resetPIN)
void ILI9488_Init()
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
	 RST_A();
	 HAL_Delay(10);
	 RST_D();
	 //HAL_GPIO_WritePin(tftRESET_GPIO, tftRESET_PIN, GPIO_PIN_SET);  //Turn LCD ON*/
	//SPI1->CR1 |= SPI_CR1_SPE;
	CS_D();
 80006dc:	2201      	movs	r2, #1
 80006de:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006e2:	486e      	ldr	r0, [pc, #440]	@ (800089c <ILI9488_Init+0x1c4>)
 80006e4:	f003 fd0c 	bl	8004100 <HAL_GPIO_WritePin>
	RST_A();
 80006e8:	2200      	movs	r2, #0
 80006ea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80006ee:	486c      	ldr	r0, [pc, #432]	@ (80008a0 <ILI9488_Init+0x1c8>)
 80006f0:	f003 fd06 	bl	8004100 <HAL_GPIO_WritePin>
		 HAL_Delay(10);
 80006f4:	200a      	movs	r0, #10
 80006f6:	f003 fa75 	bl	8003be4 <HAL_Delay>
		 RST_D();
 80006fa:	2201      	movs	r2, #1
 80006fc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000700:	4867      	ldr	r0, [pc, #412]	@ (80008a0 <ILI9488_Init+0x1c8>)
 8000702:	f003 fcfd 	bl	8004100 <HAL_GPIO_WritePin>
	 width=ILI9488_TFTWIDTH;
 8000706:	4b67      	ldr	r3, [pc, #412]	@ (80008a4 <ILI9488_Init+0x1cc>)
 8000708:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800070c:	801a      	strh	r2, [r3, #0]
	 height=ILI9488_TFTHEIGHT;
 800070e:	4b66      	ldr	r3, [pc, #408]	@ (80008a8 <ILI9488_Init+0x1d0>)
 8000710:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8000714:	801a      	strh	r2, [r3, #0]
	 //CS_A();
	 ILI9488_SendCommand(0xE0);
 8000716:	20e0      	movs	r0, #224	@ 0xe0
 8000718:	f7ff ff50 	bl	80005bc <ILI9488_SendCommand>
	 ILI9488_SendData(0x00);
 800071c:	2000      	movs	r0, #0
 800071e:	f7ff ff77 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x03);
 8000722:	2003      	movs	r0, #3
 8000724:	f7ff ff74 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x09);
 8000728:	2009      	movs	r0, #9
 800072a:	f7ff ff71 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x08);
 800072e:	2008      	movs	r0, #8
 8000730:	f7ff ff6e 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x16);
 8000734:	2016      	movs	r0, #22
 8000736:	f7ff ff6b 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x0A);
 800073a:	200a      	movs	r0, #10
 800073c:	f7ff ff68 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x3F);
 8000740:	203f      	movs	r0, #63	@ 0x3f
 8000742:	f7ff ff65 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x78);
 8000746:	2078      	movs	r0, #120	@ 0x78
 8000748:	f7ff ff62 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x4C);
 800074c:	204c      	movs	r0, #76	@ 0x4c
 800074e:	f7ff ff5f 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x09);
 8000752:	2009      	movs	r0, #9
 8000754:	f7ff ff5c 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x0A);
 8000758:	200a      	movs	r0, #10
 800075a:	f7ff ff59 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x08);
 800075e:	2008      	movs	r0, #8
 8000760:	f7ff ff56 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x16);
 8000764:	2016      	movs	r0, #22
 8000766:	f7ff ff53 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x1A);
 800076a:	201a      	movs	r0, #26
 800076c:	f7ff ff50 	bl	8000610 <ILI9488_SendData>
	 ILI9488_SendData(0x0F);
 8000770:	200f      	movs	r0, #15
 8000772:	f7ff ff4d 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0XE1);
 8000776:	20e1      	movs	r0, #225	@ 0xe1
 8000778:	f7ff ff20 	bl	80005bc <ILI9488_SendCommand>
	 	ILI9488_SendData(0x00);
 800077c:	2000      	movs	r0, #0
 800077e:	f7ff ff47 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x16);
 8000782:	2016      	movs	r0, #22
 8000784:	f7ff ff44 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x19);
 8000788:	2019      	movs	r0, #25
 800078a:	f7ff ff41 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x03);
 800078e:	2003      	movs	r0, #3
 8000790:	f7ff ff3e 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x0F);
 8000794:	200f      	movs	r0, #15
 8000796:	f7ff ff3b 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x05);
 800079a:	2005      	movs	r0, #5
 800079c:	f7ff ff38 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x32);
 80007a0:	2032      	movs	r0, #50	@ 0x32
 80007a2:	f7ff ff35 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x45);
 80007a6:	2045      	movs	r0, #69	@ 0x45
 80007a8:	f7ff ff32 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x46);
 80007ac:	2046      	movs	r0, #70	@ 0x46
 80007ae:	f7ff ff2f 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x04);
 80007b2:	2004      	movs	r0, #4
 80007b4:	f7ff ff2c 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x0E);
 80007b8:	200e      	movs	r0, #14
 80007ba:	f7ff ff29 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x0D);
 80007be:	200d      	movs	r0, #13
 80007c0:	f7ff ff26 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x35);
 80007c4:	2035      	movs	r0, #53	@ 0x35
 80007c6:	f7ff ff23 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x37);
 80007ca:	2037      	movs	r0, #55	@ 0x37
 80007cc:	f7ff ff20 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x0F);
 80007d0:	200f      	movs	r0, #15
 80007d2:	f7ff ff1d 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0XC0);      //Power Control 1
 80007d6:	20c0      	movs	r0, #192	@ 0xc0
 80007d8:	f7ff fef0 	bl	80005bc <ILI9488_SendCommand>
	 	ILI9488_SendData(0x17);    //Vreg1out
 80007dc:	2017      	movs	r0, #23
 80007de:	f7ff ff17 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x15);    //Verg2out
 80007e2:	2015      	movs	r0, #21
 80007e4:	f7ff ff14 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0xC1);      //Power Control 2
 80007e8:	20c1      	movs	r0, #193	@ 0xc1
 80007ea:	f7ff fee7 	bl	80005bc <ILI9488_SendCommand>
	 	ILI9488_SendData(0x41);    //VGH,VGL
 80007ee:	2041      	movs	r0, #65	@ 0x41
 80007f0:	f7ff ff0e 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0xC5);      //Power Control 3
 80007f4:	20c5      	movs	r0, #197	@ 0xc5
 80007f6:	f7ff fee1 	bl	80005bc <ILI9488_SendCommand>
	 	ILI9488_SendData(0x00);
 80007fa:	2000      	movs	r0, #0
 80007fc:	f7ff ff08 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x12);    //Vcom
 8000800:	2012      	movs	r0, #18
 8000802:	f7ff ff05 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x80);
 8000806:	2080      	movs	r0, #128	@ 0x80
 8000808:	f7ff ff02 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0x36);      //Memory Access
 800080c:	2036      	movs	r0, #54	@ 0x36
 800080e:	f7ff fed5 	bl	80005bc <ILI9488_SendCommand>
	 	ILI9488_SendData(0x48);
 8000812:	2048      	movs	r0, #72	@ 0x48
 8000814:	f7ff fefc 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0x3A);      // Interface Pixel Format
 8000818:	203a      	movs	r0, #58	@ 0x3a
 800081a:	f7ff fecf 	bl	80005bc <ILI9488_SendCommand>
	 	ILI9488_SendData(0x66); 	  //18 bit
 800081e:	2066      	movs	r0, #102	@ 0x66
 8000820:	f7ff fef6 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0XB0);      // Interface Mode Control
 8000824:	20b0      	movs	r0, #176	@ 0xb0
 8000826:	f7ff fec9 	bl	80005bc <ILI9488_SendCommand>
	 	ILI9488_SendData(0x80);     			 //SDO NOT USE
 800082a:	2080      	movs	r0, #128	@ 0x80
 800082c:	f7ff fef0 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0xB1);      //Frame rate
 8000830:	20b1      	movs	r0, #177	@ 0xb1
 8000832:	f7ff fec3 	bl	80005bc <ILI9488_SendCommand>
	 	ILI9488_SendData(0xA0);    //60Hz
 8000836:	20a0      	movs	r0, #160	@ 0xa0
 8000838:	f7ff feea 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0xB4);      //Display Inversion Control
 800083c:	20b4      	movs	r0, #180	@ 0xb4
 800083e:	f7ff febd 	bl	80005bc <ILI9488_SendCommand>
	 	ILI9488_SendData(0x02);    //2-dot
 8000842:	2002      	movs	r0, #2
 8000844:	f7ff fee4 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0XB6); //Display Function Control  RGB/MCU Interface Control
 8000848:	20b6      	movs	r0, #182	@ 0xb6
 800084a:	f7ff feb7 	bl	80005bc <ILI9488_SendCommand>

	 	ILI9488_SendData(0x02);    //MCU
 800084e:	2002      	movs	r0, #2
 8000850:	f7ff fede 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x02);    //Source,Gate scan dieection
 8000854:	2002      	movs	r0, #2
 8000856:	f7ff fedb 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0XE9);      // Set Image Functio
 800085a:	20e9      	movs	r0, #233	@ 0xe9
 800085c:	f7ff feae 	bl	80005bc <ILI9488_SendCommand>
	 	ILI9488_SendData(0x00);    // Disable 24 bit data
 8000860:	2000      	movs	r0, #0
 8000862:	f7ff fed5 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(0xF7);      // Adjust Control
 8000866:	20f7      	movs	r0, #247	@ 0xf7
 8000868:	f7ff fea8 	bl	80005bc <ILI9488_SendCommand>
	 	ILI9488_SendData(0xA9);
 800086c:	20a9      	movs	r0, #169	@ 0xa9
 800086e:	f7ff fecf 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x51);
 8000872:	2051      	movs	r0, #81	@ 0x51
 8000874:	f7ff fecc 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x2C);
 8000878:	202c      	movs	r0, #44	@ 0x2c
 800087a:	f7ff fec9 	bl	8000610 <ILI9488_SendData>
	 	ILI9488_SendData(0x82);    // D7 stream, loose
 800087e:	2082      	movs	r0, #130	@ 0x82
 8000880:	f7ff fec6 	bl	8000610 <ILI9488_SendData>

	 	ILI9488_SendCommand(ILI9488_SLPOUT);    //Exit Sleep
 8000884:	2011      	movs	r0, #17
 8000886:	f7ff fe99 	bl	80005bc <ILI9488_SendCommand>

	 	HAL_Delay(120);
 800088a:	2078      	movs	r0, #120	@ 0x78
 800088c:	f003 f9aa 	bl	8003be4 <HAL_Delay>

	 	ILI9488_SendCommand(ILI9488_DISPON);    //Display on
 8000890:	2029      	movs	r0, #41	@ 0x29
 8000892:	f7ff fe93 	bl	80005bc <ILI9488_SendCommand>

}
 8000896:	bf00      	nop
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	40020000 	.word	0x40020000
 80008a0:	40020400 	.word	0x40020400
 80008a4:	2000009a 	.word	0x2000009a
 80008a8:	2000009c 	.word	0x2000009c

080008ac <setAddrWindow>:

void setAddrWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 80008ac:	b590      	push	{r4, r7, lr}
 80008ae:	b085      	sub	sp, #20
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	4604      	mov	r4, r0
 80008b4:	4608      	mov	r0, r1
 80008b6:	4611      	mov	r1, r2
 80008b8:	461a      	mov	r2, r3
 80008ba:	4623      	mov	r3, r4
 80008bc:	80fb      	strh	r3, [r7, #6]
 80008be:	4603      	mov	r3, r0
 80008c0:	80bb      	strh	r3, [r7, #4]
 80008c2:	460b      	mov	r3, r1
 80008c4:	807b      	strh	r3, [r7, #2]
 80008c6:	4613      	mov	r3, r2
 80008c8:	803b      	strh	r3, [r7, #0]
	ILI9488_SendData(y0 >> 8);
	ILI9488_SendData(y0 & 0xff);     // YSTART
	ILI9488_SendData(y1 >> 8);
	ILI9488_SendData(y1 & 0xff);     // YEND
	ILI9488_SendCommand(ILI9488_RAMWR); // write to RAM*/
	ILI9488_SendCommand(ILI9488_CASET); // Column addr set
 80008ca:	202a      	movs	r0, #42	@ 0x2a
 80008cc:	f7ff fe76 	bl	80005bc <ILI9488_SendCommand>
		{
		uint8_t data[] = {(x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF};
 80008d0:	88fb      	ldrh	r3, [r7, #6]
 80008d2:	0a1b      	lsrs	r3, r3, #8
 80008d4:	b29b      	uxth	r3, r3
 80008d6:	b2db      	uxtb	r3, r3
 80008d8:	733b      	strb	r3, [r7, #12]
 80008da:	88fb      	ldrh	r3, [r7, #6]
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	737b      	strb	r3, [r7, #13]
 80008e0:	887b      	ldrh	r3, [r7, #2]
 80008e2:	0a1b      	lsrs	r3, r3, #8
 80008e4:	b29b      	uxth	r3, r3
 80008e6:	b2db      	uxtb	r3, r3
 80008e8:	73bb      	strb	r3, [r7, #14]
 80008ea:	887b      	ldrh	r3, [r7, #2]
 80008ec:	b2db      	uxtb	r3, r3
 80008ee:	73fb      	strb	r3, [r7, #15]
		ILI9488_SendData_Multi(data, sizeof(data));
 80008f0:	f107 030c 	add.w	r3, r7, #12
 80008f4:	2104      	movs	r1, #4
 80008f6:	4618      	mov	r0, r3
 80008f8:	f7ff feb4 	bl	8000664 <ILI9488_SendData_Multi>
		}
		ILI9488_SendCommand(ILI9488_PASET);
 80008fc:	202b      	movs	r0, #43	@ 0x2b
 80008fe:	f7ff fe5d 	bl	80005bc <ILI9488_SendCommand>
		{
		uint8_t data[] = {(y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF};
 8000902:	88bb      	ldrh	r3, [r7, #4]
 8000904:	0a1b      	lsrs	r3, r3, #8
 8000906:	b29b      	uxth	r3, r3
 8000908:	b2db      	uxtb	r3, r3
 800090a:	723b      	strb	r3, [r7, #8]
 800090c:	88bb      	ldrh	r3, [r7, #4]
 800090e:	b2db      	uxtb	r3, r3
 8000910:	727b      	strb	r3, [r7, #9]
 8000912:	883b      	ldrh	r3, [r7, #0]
 8000914:	0a1b      	lsrs	r3, r3, #8
 8000916:	b29b      	uxth	r3, r3
 8000918:	b2db      	uxtb	r3, r3
 800091a:	72bb      	strb	r3, [r7, #10]
 800091c:	883b      	ldrh	r3, [r7, #0]
 800091e:	b2db      	uxtb	r3, r3
 8000920:	72fb      	strb	r3, [r7, #11]
		ILI9488_SendData_Multi(data, sizeof(data));
 8000922:	f107 0308 	add.w	r3, r7, #8
 8000926:	2104      	movs	r1, #4
 8000928:	4618      	mov	r0, r3
 800092a:	f7ff fe9b 	bl	8000664 <ILI9488_SendData_Multi>
		}
		ILI9488_SendCommand(ILI9488_RAMWR); // write to RAM*/
 800092e:	202c      	movs	r0, #44	@ 0x2c
 8000930:	f7ff fe44 	bl	80005bc <ILI9488_SendCommand>
}
 8000934:	bf00      	nop
 8000936:	3714      	adds	r7, #20
 8000938:	46bd      	mov	sp, r7
 800093a:	bd90      	pop	{r4, r7, pc}

0800093c <drawPixel>:
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
}


void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	4603      	mov	r3, r0
 8000944:	80fb      	strh	r3, [r7, #6]
 8000946:	460b      	mov	r3, r1
 8000948:	80bb      	strh	r3, [r7, #4]
 800094a:	4613      	mov	r3, r2
 800094c:	807b      	strh	r3, [r7, #2]
	if ((x < 0) || (x >= width) || (y < 0) || (y >= height))
 800094e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000952:	2b00      	cmp	r3, #0
 8000954:	db36      	blt.n	80009c4 <drawPixel+0x88>
 8000956:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800095a:	4a1c      	ldr	r2, [pc, #112]	@ (80009cc <drawPixel+0x90>)
 800095c:	8812      	ldrh	r2, [r2, #0]
 800095e:	4293      	cmp	r3, r2
 8000960:	da30      	bge.n	80009c4 <drawPixel+0x88>
 8000962:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000966:	2b00      	cmp	r3, #0
 8000968:	db2c      	blt.n	80009c4 <drawPixel+0x88>
 800096a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800096e:	4a18      	ldr	r2, [pc, #96]	@ (80009d0 <drawPixel+0x94>)
 8000970:	8812      	ldrh	r2, [r2, #0]
 8000972:	4293      	cmp	r3, r2
 8000974:	da26      	bge.n	80009c4 <drawPixel+0x88>
		return;

	setAddrWindow(x, y, x + 1, y + 1);
 8000976:	88f8      	ldrh	r0, [r7, #6]
 8000978:	88b9      	ldrh	r1, [r7, #4]
 800097a:	88fb      	ldrh	r3, [r7, #6]
 800097c:	3301      	adds	r3, #1
 800097e:	b29a      	uxth	r2, r3
 8000980:	88bb      	ldrh	r3, [r7, #4]
 8000982:	3301      	adds	r3, #1
 8000984:	b29b      	uxth	r3, r3
 8000986:	f7ff ff91 	bl	80008ac <setAddrWindow>
	HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, GPIO_PIN_SET);
 800098a:	4b12      	ldr	r3, [pc, #72]	@ (80009d4 <drawPixel+0x98>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4a12      	ldr	r2, [pc, #72]	@ (80009d8 <drawPixel+0x9c>)
 8000990:	8811      	ldrh	r1, [r2, #0]
 8000992:	2201      	movs	r2, #1
 8000994:	4618      	mov	r0, r3
 8000996:	f003 fbb3 	bl	8004100 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_RESET);
 800099a:	4b10      	ldr	r3, [pc, #64]	@ (80009dc <drawPixel+0xa0>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	4a10      	ldr	r2, [pc, #64]	@ (80009e0 <drawPixel+0xa4>)
 80009a0:	8811      	ldrh	r1, [r2, #0]
 80009a2:	2200      	movs	r2, #0
 80009a4:	4618      	mov	r0, r3
 80009a6:	f003 fbab 	bl	8004100 <HAL_GPIO_WritePin>

	write16BitColor(color);
 80009aa:	887b      	ldrh	r3, [r7, #2]
 80009ac:	4618      	mov	r0, r3
 80009ae:	f000 fb7d 	bl	80010ac <write16BitColor>
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
 80009b2:	4b0a      	ldr	r3, [pc, #40]	@ (80009dc <drawPixel+0xa0>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	4a0a      	ldr	r2, [pc, #40]	@ (80009e0 <drawPixel+0xa4>)
 80009b8:	8811      	ldrh	r1, [r2, #0]
 80009ba:	2201      	movs	r2, #1
 80009bc:	4618      	mov	r0, r3
 80009be:	f003 fb9f 	bl	8004100 <HAL_GPIO_WritePin>
 80009c2:	e000      	b.n	80009c6 <drawPixel+0x8a>
		return;
 80009c4:	bf00      	nop

}
 80009c6:	3708      	adds	r7, #8
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	2000009a 	.word	0x2000009a
 80009d0:	2000009c 	.word	0x2000009c
 80009d4:	20000094 	.word	0x20000094
 80009d8:	20000098 	.word	0x20000098
 80009dc:	2000008c 	.word	0x2000008c
 80009e0:	20000090 	.word	0x20000090

080009e4 <fillScreen>:
  }
}
//6. Fill the entire screen with a background color

void fillScreen(uint16_t color)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b084      	sub	sp, #16
 80009e8:	af02      	add	r7, sp, #8
 80009ea:	4603      	mov	r3, r0
 80009ec:	80fb      	strh	r3, [r7, #6]
	fillRect(0, 0,  width, height, color);
 80009ee:	4b08      	ldr	r3, [pc, #32]	@ (8000a10 <fillScreen+0x2c>)
 80009f0:	881b      	ldrh	r3, [r3, #0]
 80009f2:	b21a      	sxth	r2, r3
 80009f4:	4b07      	ldr	r3, [pc, #28]	@ (8000a14 <fillScreen+0x30>)
 80009f6:	881b      	ldrh	r3, [r3, #0]
 80009f8:	b219      	sxth	r1, r3
 80009fa:	88fb      	ldrh	r3, [r7, #6]
 80009fc:	9300      	str	r3, [sp, #0]
 80009fe:	460b      	mov	r3, r1
 8000a00:	2100      	movs	r1, #0
 8000a02:	2000      	movs	r0, #0
 8000a04:	f000 f808 	bl	8000a18 <fillRect>
}
 8000a08:	bf00      	nop
 8000a0a:	3708      	adds	r7, #8
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	2000009a 	.word	0x2000009a
 8000a14:	2000009c 	.word	0x2000009c

08000a18 <fillRect>:

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8000a18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a1c:	b08a      	sub	sp, #40	@ 0x28
 8000a1e:	af00      	add	r7, sp, #0
 8000a20:	4606      	mov	r6, r0
 8000a22:	4608      	mov	r0, r1
 8000a24:	4611      	mov	r1, r2
 8000a26:	461a      	mov	r2, r3
 8000a28:	4633      	mov	r3, r6
 8000a2a:	80fb      	strh	r3, [r7, #6]
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	80bb      	strh	r3, [r7, #4]
 8000a30:	460b      	mov	r3, r1
 8000a32:	807b      	strh	r3, [r7, #2]
 8000a34:	4613      	mov	r3, r2
 8000a36:	803b      	strh	r3, [r7, #0]
 8000a38:	466b      	mov	r3, sp
 8000a3a:	469a      	mov	sl, r3

	uint32_t i, n, cnt, buf_size;
	if ((x >= width) || (y >= height))
 8000a3c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a40:	4a90      	ldr	r2, [pc, #576]	@ (8000c84 <fillRect+0x26c>)
 8000a42:	8812      	ldrh	r2, [r2, #0]
 8000a44:	4293      	cmp	r3, r2
 8000a46:	da05      	bge.n	8000a54 <fillRect+0x3c>
 8000a48:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000a4c:	4a8e      	ldr	r2, [pc, #568]	@ (8000c88 <fillRect+0x270>)
 8000a4e:	8812      	ldrh	r2, [r2, #0]
 8000a50:	4293      	cmp	r3, r2
 8000a52:	db01      	blt.n	8000a58 <fillRect+0x40>
		return;
 8000a54:	46d5      	mov	sp, sl
 8000a56:	e111      	b.n	8000c7c <fillRect+0x264>
	if ((x + w - 1) >= width)
 8000a58:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000a5c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000a60:	4413      	add	r3, r2
 8000a62:	4a88      	ldr	r2, [pc, #544]	@ (8000c84 <fillRect+0x26c>)
 8000a64:	8812      	ldrh	r2, [r2, #0]
 8000a66:	4293      	cmp	r3, r2
 8000a68:	dd05      	ble.n	8000a76 <fillRect+0x5e>
		w = width - x;
 8000a6a:	4b86      	ldr	r3, [pc, #536]	@ (8000c84 <fillRect+0x26c>)
 8000a6c:	881a      	ldrh	r2, [r3, #0]
 8000a6e:	88fb      	ldrh	r3, [r7, #6]
 8000a70:	1ad3      	subs	r3, r2, r3
 8000a72:	b29b      	uxth	r3, r3
 8000a74:	807b      	strh	r3, [r7, #2]
	if ((y + h - 1) >= height)
 8000a76:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000a7a:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000a7e:	4413      	add	r3, r2
 8000a80:	4a81      	ldr	r2, [pc, #516]	@ (8000c88 <fillRect+0x270>)
 8000a82:	8812      	ldrh	r2, [r2, #0]
 8000a84:	4293      	cmp	r3, r2
 8000a86:	dd05      	ble.n	8000a94 <fillRect+0x7c>
		h = height - y;
 8000a88:	4b7f      	ldr	r3, [pc, #508]	@ (8000c88 <fillRect+0x270>)
 8000a8a:	881a      	ldrh	r2, [r3, #0]
 8000a8c:	88bb      	ldrh	r3, [r7, #4]
 8000a8e:	1ad3      	subs	r3, r2, r3
 8000a90:	b29b      	uxth	r3, r3
 8000a92:	803b      	strh	r3, [r7, #0]
	setAddrWindow(x, y, x + w - 1, y + h - 1);
 8000a94:	88f8      	ldrh	r0, [r7, #6]
 8000a96:	88b9      	ldrh	r1, [r7, #4]
 8000a98:	88fa      	ldrh	r2, [r7, #6]
 8000a9a:	887b      	ldrh	r3, [r7, #2]
 8000a9c:	4413      	add	r3, r2
 8000a9e:	b29b      	uxth	r3, r3
 8000aa0:	3b01      	subs	r3, #1
 8000aa2:	b29e      	uxth	r6, r3
 8000aa4:	88ba      	ldrh	r2, [r7, #4]
 8000aa6:	883b      	ldrh	r3, [r7, #0]
 8000aa8:	4413      	add	r3, r2
 8000aaa:	b29b      	uxth	r3, r3
 8000aac:	3b01      	subs	r3, #1
 8000aae:	b29b      	uxth	r3, r3
 8000ab0:	4632      	mov	r2, r6
 8000ab2:	f7ff fefb 	bl	80008ac <setAddrWindow>
	uint8_t r = (color & 0xF800) >> 11;
 8000ab6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8000aba:	0adb      	lsrs	r3, r3, #11
 8000abc:	b29b      	uxth	r3, r3
 8000abe:	76fb      	strb	r3, [r7, #27]
	uint8_t g = (color & 0x07E0) >> 5;
 8000ac0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8000ac4:	115b      	asrs	r3, r3, #5
 8000ac6:	b2db      	uxtb	r3, r3
 8000ac8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000acc:	76bb      	strb	r3, [r7, #26]
	uint8_t b = color & 0x001F;
 8000ace:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8000ad2:	b2db      	uxtb	r3, r3
 8000ad4:	f003 031f 	and.w	r3, r3, #31
 8000ad8:	767b      	strb	r3, [r7, #25]

	r = (r * 255) / 31;
 8000ada:	7efa      	ldrb	r2, [r7, #27]
 8000adc:	4613      	mov	r3, r2
 8000ade:	021b      	lsls	r3, r3, #8
 8000ae0:	1a9b      	subs	r3, r3, r2
 8000ae2:	4a6a      	ldr	r2, [pc, #424]	@ (8000c8c <fillRect+0x274>)
 8000ae4:	fb82 1203 	smull	r1, r2, r2, r3
 8000ae8:	441a      	add	r2, r3
 8000aea:	1112      	asrs	r2, r2, #4
 8000aec:	17db      	asrs	r3, r3, #31
 8000aee:	1ad3      	subs	r3, r2, r3
 8000af0:	76fb      	strb	r3, [r7, #27]
	g = (g * 255) / 63;
 8000af2:	7eba      	ldrb	r2, [r7, #26]
 8000af4:	4613      	mov	r3, r2
 8000af6:	021b      	lsls	r3, r3, #8
 8000af8:	1a9b      	subs	r3, r3, r2
 8000afa:	4a65      	ldr	r2, [pc, #404]	@ (8000c90 <fillRect+0x278>)
 8000afc:	fb82 1203 	smull	r1, r2, r2, r3
 8000b00:	441a      	add	r2, r3
 8000b02:	1152      	asrs	r2, r2, #5
 8000b04:	17db      	asrs	r3, r3, #31
 8000b06:	1ad3      	subs	r3, r2, r3
 8000b08:	76bb      	strb	r3, [r7, #26]
	b = (b * 255) / 31;
 8000b0a:	7e7a      	ldrb	r2, [r7, #25]
 8000b0c:	4613      	mov	r3, r2
 8000b0e:	021b      	lsls	r3, r3, #8
 8000b10:	1a9b      	subs	r3, r3, r2
 8000b12:	4a5e      	ldr	r2, [pc, #376]	@ (8000c8c <fillRect+0x274>)
 8000b14:	fb82 1203 	smull	r1, r2, r2, r3
 8000b18:	441a      	add	r2, r3
 8000b1a:	1112      	asrs	r2, r2, #4
 8000b1c:	17db      	asrs	r3, r3, #31
 8000b1e:	1ad3      	subs	r3, r2, r3
 8000b20:	767b      	strb	r3, [r7, #25]

	n = w*h*3;
 8000b22:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000b26:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000b2a:	fb03 f202 	mul.w	r2, r3, r2
 8000b2e:	4613      	mov	r3, r2
 8000b30:	005b      	lsls	r3, r3, #1
 8000b32:	4413      	add	r3, r2
 8000b34:	617b      	str	r3, [r7, #20]
	if (n <= 65535){
 8000b36:	697b      	ldr	r3, [r7, #20]
 8000b38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000b3c:	d204      	bcs.n	8000b48 <fillRect+0x130>
		cnt = 1;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	623b      	str	r3, [r7, #32]
		buf_size = n;
 8000b42:	697b      	ldr	r3, [r7, #20]
 8000b44:	61fb      	str	r3, [r7, #28]
 8000b46:	e02f      	b.n	8000ba8 <fillRect+0x190>
	}
	else {
		cnt = n/3;
 8000b48:	697b      	ldr	r3, [r7, #20]
 8000b4a:	4a52      	ldr	r2, [pc, #328]	@ (8000c94 <fillRect+0x27c>)
 8000b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b50:	085b      	lsrs	r3, r3, #1
 8000b52:	623b      	str	r3, [r7, #32]
		buf_size = 3;
 8000b54:	2303      	movs	r3, #3
 8000b56:	61fb      	str	r3, [r7, #28]
		uint8_t min_cnt = n/65535+1;
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	4a4f      	ldr	r2, [pc, #316]	@ (8000c98 <fillRect+0x280>)
 8000b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b60:	0bdb      	lsrs	r3, r3, #15
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	3301      	adds	r3, #1
 8000b66:	74fb      	strb	r3, [r7, #19]
		for (i=min_cnt; i < n/3; i++){
 8000b68:	7cfb      	ldrb	r3, [r7, #19]
 8000b6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b6c:	e014      	b.n	8000b98 <fillRect+0x180>
			if(n%i == 0){
 8000b6e:	697b      	ldr	r3, [r7, #20]
 8000b70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b72:	fbb3 f2f2 	udiv	r2, r3, r2
 8000b76:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000b78:	fb01 f202 	mul.w	r2, r1, r2
 8000b7c:	1a9b      	subs	r3, r3, r2
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d107      	bne.n	8000b92 <fillRect+0x17a>
				cnt = i;
 8000b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b84:	623b      	str	r3, [r7, #32]
				buf_size = n/i;
 8000b86:	697a      	ldr	r2, [r7, #20]
 8000b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b8e:	61fb      	str	r3, [r7, #28]
				break;
 8000b90:	e00a      	b.n	8000ba8 <fillRect+0x190>
		for (i=min_cnt; i < n/3; i++){
 8000b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b94:	3301      	adds	r3, #1
 8000b96:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b98:	697b      	ldr	r3, [r7, #20]
 8000b9a:	4a3e      	ldr	r2, [pc, #248]	@ (8000c94 <fillRect+0x27c>)
 8000b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8000ba0:	085b      	lsrs	r3, r3, #1
 8000ba2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	d3e2      	bcc.n	8000b6e <fillRect+0x156>
			}
		}
	}
	uint8_t frm_buf[buf_size];
 8000ba8:	69f9      	ldr	r1, [r7, #28]
 8000baa:	460b      	mov	r3, r1
 8000bac:	3b01      	subs	r3, #1
 8000bae:	60fb      	str	r3, [r7, #12]
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	4688      	mov	r8, r1
 8000bb4:	4699      	mov	r9, r3
 8000bb6:	f04f 0200 	mov.w	r2, #0
 8000bba:	f04f 0300 	mov.w	r3, #0
 8000bbe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000bc2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000bc6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000bca:	2300      	movs	r3, #0
 8000bcc:	460c      	mov	r4, r1
 8000bce:	461d      	mov	r5, r3
 8000bd0:	f04f 0200 	mov.w	r2, #0
 8000bd4:	f04f 0300 	mov.w	r3, #0
 8000bd8:	00eb      	lsls	r3, r5, #3
 8000bda:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000bde:	00e2      	lsls	r2, r4, #3
 8000be0:	1dcb      	adds	r3, r1, #7
 8000be2:	08db      	lsrs	r3, r3, #3
 8000be4:	00db      	lsls	r3, r3, #3
 8000be6:	ebad 0d03 	sub.w	sp, sp, r3
 8000bea:	466b      	mov	r3, sp
 8000bec:	3300      	adds	r3, #0
 8000bee:	60bb      	str	r3, [r7, #8]
	for (i=0; i < buf_size/3; i++)
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000bf4:	e019      	b.n	8000c2a <fillRect+0x212>
	{
		frm_buf[i*3] = r;
 8000bf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000bf8:	4613      	mov	r3, r2
 8000bfa:	005b      	lsls	r3, r3, #1
 8000bfc:	4413      	add	r3, r2
 8000bfe:	68ba      	ldr	r2, [r7, #8]
 8000c00:	7ef9      	ldrb	r1, [r7, #27]
 8000c02:	54d1      	strb	r1, [r2, r3]
		frm_buf[i*3+1] = g;
 8000c04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c06:	4613      	mov	r3, r2
 8000c08:	005b      	lsls	r3, r3, #1
 8000c0a:	4413      	add	r3, r2
 8000c0c:	3301      	adds	r3, #1
 8000c0e:	68ba      	ldr	r2, [r7, #8]
 8000c10:	7eb9      	ldrb	r1, [r7, #26]
 8000c12:	54d1      	strb	r1, [r2, r3]
		frm_buf[i*3+2] = b;
 8000c14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c16:	4613      	mov	r3, r2
 8000c18:	005b      	lsls	r3, r3, #1
 8000c1a:	4413      	add	r3, r2
 8000c1c:	3302      	adds	r3, #2
 8000c1e:	68ba      	ldr	r2, [r7, #8]
 8000c20:	7e79      	ldrb	r1, [r7, #25]
 8000c22:	54d1      	strb	r1, [r2, r3]
	for (i=0; i < buf_size/3; i++)
 8000c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c26:	3301      	adds	r3, #1
 8000c28:	627b      	str	r3, [r7, #36]	@ 0x24
 8000c2a:	69fb      	ldr	r3, [r7, #28]
 8000c2c:	4a19      	ldr	r2, [pc, #100]	@ (8000c94 <fillRect+0x27c>)
 8000c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8000c32:	085b      	lsrs	r3, r3, #1
 8000c34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d3dd      	bcc.n	8000bf6 <fillRect+0x1de>
	}
	DC_DATA();
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	2120      	movs	r1, #32
 8000c3e:	4817      	ldr	r0, [pc, #92]	@ (8000c9c <fillRect+0x284>)
 8000c40:	f003 fa5e 	bl	8004100 <HAL_GPIO_WritePin>
	CS_A();
 8000c44:	2200      	movs	r2, #0
 8000c46:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c4a:	4815      	ldr	r0, [pc, #84]	@ (8000ca0 <fillRect+0x288>)
 8000c4c:	f003 fa58 	bl	8004100 <HAL_GPIO_WritePin>
		while(cnt>0)
 8000c50:	e00a      	b.n	8000c68 <fillRect+0x250>
		{
			HAL_SPI_Transmit(&hspi1, frm_buf, buf_size, HAL_MAX_DELAY);
 8000c52:	69fb      	ldr	r3, [r7, #28]
 8000c54:	b29a      	uxth	r2, r3
 8000c56:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c5a:	68b9      	ldr	r1, [r7, #8]
 8000c5c:	4811      	ldr	r0, [pc, #68]	@ (8000ca4 <fillRect+0x28c>)
 8000c5e:	f005 f8d4 	bl	8005e0a <HAL_SPI_Transmit>

			cnt -= 1;
 8000c62:	6a3b      	ldr	r3, [r7, #32]
 8000c64:	3b01      	subs	r3, #1
 8000c66:	623b      	str	r3, [r7, #32]
		while(cnt>0)
 8000c68:	6a3b      	ldr	r3, [r7, #32]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d1f1      	bne.n	8000c52 <fillRect+0x23a>
		}
		CS_D();
 8000c6e:	2201      	movs	r2, #1
 8000c70:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c74:	480a      	ldr	r0, [pc, #40]	@ (8000ca0 <fillRect+0x288>)
 8000c76:	f003 fa43 	bl	8004100 <HAL_GPIO_WritePin>
 8000c7a:	46d5      	mov	sp, sl

}
 8000c7c:	3728      	adds	r7, #40	@ 0x28
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c84:	2000009a 	.word	0x2000009a
 8000c88:	2000009c 	.word	0x2000009c
 8000c8c:	84210843 	.word	0x84210843
 8000c90:	82082083 	.word	0x82082083
 8000c94:	aaaaaaab 	.word	0xaaaaaaab
 8000c98:	80008001 	.word	0x80008001
 8000c9c:	40020400 	.word	0x40020400
 8000ca0:	40020000 	.word	0x40020000
 8000ca4:	200000f4 	.word	0x200000f4

08000ca8 <setRotation>:


void setRotation(uint8_t r)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b084      	sub	sp, #16
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	4603      	mov	r3, r0
 8000cb0:	71fb      	strb	r3, [r7, #7]

	ILI9488_SendCommand(ILI9488_MADCTL);
 8000cb2:	2036      	movs	r0, #54	@ 0x36
 8000cb4:	f7ff fc82 	bl	80005bc <ILI9488_SendCommand>
	uint8_t rotation = r % 4; // can't be higher than 3
 8000cb8:	79fb      	ldrb	r3, [r7, #7]
 8000cba:	f003 0303 	and.w	r3, r3, #3
 8000cbe:	73fb      	strb	r3, [r7, #15]
	switch (rotation) {
 8000cc0:	7bfb      	ldrb	r3, [r7, #15]
 8000cc2:	2b03      	cmp	r3, #3
 8000cc4:	d83a      	bhi.n	8000d3c <setRotation+0x94>
 8000cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8000ccc <setRotation+0x24>)
 8000cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ccc:	08000cdd 	.word	0x08000cdd
 8000cd0:	08000cf5 	.word	0x08000cf5
 8000cd4:	08000d0d 	.word	0x08000d0d
 8000cd8:	08000d25 	.word	0x08000d25
	case 0:
		ILI9488_SendData(MADCTL_MX | MADCTL_BGR);
 8000cdc:	2048      	movs	r0, #72	@ 0x48
 8000cde:	f7ff fc97 	bl	8000610 <ILI9488_SendData>
		width = ILI9488_TFTWIDTH;
 8000ce2:	4b18      	ldr	r3, [pc, #96]	@ (8000d44 <setRotation+0x9c>)
 8000ce4:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000ce8:	801a      	strh	r2, [r3, #0]
		height = ILI9488_TFTHEIGHT;
 8000cea:	4b17      	ldr	r3, [pc, #92]	@ (8000d48 <setRotation+0xa0>)
 8000cec:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8000cf0:	801a      	strh	r2, [r3, #0]
		break;
 8000cf2:	e023      	b.n	8000d3c <setRotation+0x94>
	case 1:
		ILI9488_SendData(MADCTL_MV | MADCTL_BGR);
 8000cf4:	2028      	movs	r0, #40	@ 0x28
 8000cf6:	f7ff fc8b 	bl	8000610 <ILI9488_SendData>
		width = ILI9488_TFTHEIGHT;
 8000cfa:	4b12      	ldr	r3, [pc, #72]	@ (8000d44 <setRotation+0x9c>)
 8000cfc:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8000d00:	801a      	strh	r2, [r3, #0]
		height = ILI9488_TFTWIDTH;
 8000d02:	4b11      	ldr	r3, [pc, #68]	@ (8000d48 <setRotation+0xa0>)
 8000d04:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000d08:	801a      	strh	r2, [r3, #0]
		break;
 8000d0a:	e017      	b.n	8000d3c <setRotation+0x94>
	case 2:
		ILI9488_SendData(MADCTL_MY | MADCTL_BGR);
 8000d0c:	2088      	movs	r0, #136	@ 0x88
 8000d0e:	f7ff fc7f 	bl	8000610 <ILI9488_SendData>
		width = ILI9488_TFTWIDTH;
 8000d12:	4b0c      	ldr	r3, [pc, #48]	@ (8000d44 <setRotation+0x9c>)
 8000d14:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000d18:	801a      	strh	r2, [r3, #0]
		height = ILI9488_TFTHEIGHT;
 8000d1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d48 <setRotation+0xa0>)
 8000d1c:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8000d20:	801a      	strh	r2, [r3, #0]
		break;
 8000d22:	e00b      	b.n	8000d3c <setRotation+0x94>
	case 3:
		ILI9488_SendData(MADCTL_MX | MADCTL_MY | MADCTL_MV | MADCTL_BGR);
 8000d24:	20e8      	movs	r0, #232	@ 0xe8
 8000d26:	f7ff fc73 	bl	8000610 <ILI9488_SendData>
		width = ILI9488_TFTHEIGHT;
 8000d2a:	4b06      	ldr	r3, [pc, #24]	@ (8000d44 <setRotation+0x9c>)
 8000d2c:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8000d30:	801a      	strh	r2, [r3, #0]
		height = ILI9488_TFTWIDTH;
 8000d32:	4b05      	ldr	r3, [pc, #20]	@ (8000d48 <setRotation+0xa0>)
 8000d34:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000d38:	801a      	strh	r2, [r3, #0]
		break;
 8000d3a:	bf00      	nop
	}

}
 8000d3c:	bf00      	nop
 8000d3e:	3710      	adds	r7, #16
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	2000009a 	.word	0x2000009a
 8000d48:	2000009c 	.word	0x2000009c

08000d4c <drawChar>:
	return ((r & 0xF8) << 8) | ((g & 0xFC) << 3) | (b >> 3);
}

//11. Text printing functions
void drawChar(int16_t x, int16_t y, unsigned char c, uint16_t color, uint16_t bg, uint8_t size)
{
 8000d4c:	b5b0      	push	{r4, r5, r7, lr}
 8000d4e:	b086      	sub	sp, #24
 8000d50:	af02      	add	r7, sp, #8
 8000d52:	4604      	mov	r4, r0
 8000d54:	4608      	mov	r0, r1
 8000d56:	4611      	mov	r1, r2
 8000d58:	461a      	mov	r2, r3
 8000d5a:	4623      	mov	r3, r4
 8000d5c:	80fb      	strh	r3, [r7, #6]
 8000d5e:	4603      	mov	r3, r0
 8000d60:	80bb      	strh	r3, [r7, #4]
 8000d62:	460b      	mov	r3, r1
 8000d64:	70fb      	strb	r3, [r7, #3]
 8000d66:	4613      	mov	r3, r2
 8000d68:	803b      	strh	r3, [r7, #0]
	if(rotationNum == 1 || rotationNum ==3)
 8000d6a:	4bac      	ldr	r3, [pc, #688]	@ (800101c <drawChar+0x2d0>)
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	2b01      	cmp	r3, #1
 8000d70:	d003      	beq.n	8000d7a <drawChar+0x2e>
 8000d72:	4baa      	ldr	r3, [pc, #680]	@ (800101c <drawChar+0x2d0>)
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	2b03      	cmp	r3, #3
 8000d78:	d120      	bne.n	8000dbc <drawChar+0x70>
	{
		if((x >= ILI9488_TFTWIDTH)            || // Clip right
 8000d7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d7e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000d82:	f280 8144 	bge.w	800100e <drawChar+0x2c2>
 8000d86:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000d8a:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000d8e:	f280 813e 	bge.w	800100e <drawChar+0x2c2>
     (y >= ILI9488_TFTHEIGHT)           || // Clip bottom
     ((x + 6 * size - 1) < 0) || // Clip left
 8000d92:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000d96:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8000d9a:	4613      	mov	r3, r2
 8000d9c:	005b      	lsls	r3, r3, #1
 8000d9e:	4413      	add	r3, r2
 8000da0:	005b      	lsls	r3, r3, #1
 8000da2:	440b      	add	r3, r1
     (y >= ILI9488_TFTHEIGHT)           || // Clip bottom
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	f340 8132 	ble.w	800100e <drawChar+0x2c2>
     ((y + 8 * size - 1) < 0))   // Clip top
 8000daa:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000dae:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000db2:	00db      	lsls	r3, r3, #3
 8000db4:	4413      	add	r3, r2
     ((x + 6 * size - 1) < 0) || // Clip left
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	dc22      	bgt.n	8000e00 <drawChar+0xb4>
    return;
 8000dba:	e128      	b.n	800100e <drawChar+0x2c2>
	}
	else
	{
		if((y >= ILI9488_TFTWIDTH)            || // Clip right
 8000dbc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000dc0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000dc4:	f280 8125 	bge.w	8001012 <drawChar+0x2c6>
 8000dc8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000dcc:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000dd0:	f280 811f 	bge.w	8001012 <drawChar+0x2c6>
     (x >= ILI9488_TFTHEIGHT)           || // Clip bottom
     ((y + 6 * size - 1) < 0) || // Clip left
 8000dd4:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000dd8:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8000ddc:	4613      	mov	r3, r2
 8000dde:	005b      	lsls	r3, r3, #1
 8000de0:	4413      	add	r3, r2
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	440b      	add	r3, r1
     (x >= ILI9488_TFTHEIGHT)           || // Clip bottom
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	f340 8113 	ble.w	8001012 <drawChar+0x2c6>
     ((x + 8 * size - 1) < 0))   // Clip top
 8000dec:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000df0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000df4:	00db      	lsls	r3, r3, #3
 8000df6:	4413      	add	r3, r2
     ((y + 6 * size - 1) < 0) || // Clip left
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	f340 810a 	ble.w	8001012 <drawChar+0x2c6>
 8000dfe:	e000      	b.n	8000e02 <drawChar+0xb6>
		if((x >= ILI9488_TFTWIDTH)            || // Clip right
 8000e00:	bf00      	nop
    return;
	}


  if(!_cp437 && (c >= 176)) c++; // Handle 'classic' charset behavior
 8000e02:	4b87      	ldr	r3, [pc, #540]	@ (8001020 <drawChar+0x2d4>)
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	f083 0301 	eor.w	r3, r3, #1
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d005      	beq.n	8000e1c <drawChar+0xd0>
 8000e10:	78fb      	ldrb	r3, [r7, #3]
 8000e12:	2baf      	cmp	r3, #175	@ 0xaf
 8000e14:	d902      	bls.n	8000e1c <drawChar+0xd0>
 8000e16:	78fb      	ldrb	r3, [r7, #3]
 8000e18:	3301      	adds	r3, #1
 8000e1a:	70fb      	strb	r3, [r7, #3]

  for (int8_t i=0; i<6; i++ ) {
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	73fb      	strb	r3, [r7, #15]
 8000e20:	e0ef      	b.n	8001002 <drawChar+0x2b6>
    uint8_t line;
    if (i == 5)
 8000e22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e26:	2b05      	cmp	r3, #5
 8000e28:	d102      	bne.n	8000e30 <drawChar+0xe4>
      line = 0x0;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	73bb      	strb	r3, [r7, #14]
 8000e2e:	e00b      	b.n	8000e48 <drawChar+0xfc>
    else
      line = pgm_read_byte(font1+(c*5)+i);
 8000e30:	78fa      	ldrb	r2, [r7, #3]
 8000e32:	4613      	mov	r3, r2
 8000e34:	009b      	lsls	r3, r3, #2
 8000e36:	4413      	add	r3, r2
 8000e38:	461a      	mov	r2, r3
 8000e3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e3e:	4413      	add	r3, r2
 8000e40:	4a78      	ldr	r2, [pc, #480]	@ (8001024 <drawChar+0x2d8>)
 8000e42:	4413      	add	r3, r2
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	73bb      	strb	r3, [r7, #14]
    for (int8_t j = 0; j<8; j++) {
 8000e48:	2300      	movs	r3, #0
 8000e4a:	737b      	strb	r3, [r7, #13]
 8000e4c:	e0ce      	b.n	8000fec <drawChar+0x2a0>
      if (line & 0x1) {
 8000e4e:	7bbb      	ldrb	r3, [r7, #14]
 8000e50:	f003 0301 	and.w	r3, r3, #1
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d05e      	beq.n	8000f16 <drawChar+0x1ca>
        if (size == 1) // default size
 8000e58:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000e5c:	2b01      	cmp	r3, #1
 8000e5e:	d112      	bne.n	8000e86 <drawChar+0x13a>
        	drawPixel(x+i, y+j, color);
 8000e60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e64:	b29a      	uxth	r2, r3
 8000e66:	88fb      	ldrh	r3, [r7, #6]
 8000e68:	4413      	add	r3, r2
 8000e6a:	b29b      	uxth	r3, r3
 8000e6c:	b218      	sxth	r0, r3
 8000e6e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000e72:	b29a      	uxth	r2, r3
 8000e74:	88bb      	ldrh	r3, [r7, #4]
 8000e76:	4413      	add	r3, r2
 8000e78:	b29b      	uxth	r3, r3
 8000e7a:	b21b      	sxth	r3, r3
 8000e7c:	883a      	ldrh	r2, [r7, #0]
 8000e7e:	4619      	mov	r1, r3
 8000e80:	f7ff fd5c 	bl	800093c <drawPixel>
 8000e84:	e0a9      	b.n	8000fda <drawChar+0x28e>
        else {  // big size
        	fillRect(x+(i*size), y+(j*size), size + x+(i*size), size+1 + y+(j*size), color);
 8000e86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e8a:	b29a      	uxth	r2, r3
 8000e8c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000e90:	b29b      	uxth	r3, r3
 8000e92:	fb12 f303 	smulbb	r3, r2, r3
 8000e96:	b29a      	uxth	r2, r3
 8000e98:	88fb      	ldrh	r3, [r7, #6]
 8000e9a:	4413      	add	r3, r2
 8000e9c:	b29b      	uxth	r3, r3
 8000e9e:	b218      	sxth	r0, r3
 8000ea0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000ea4:	b29a      	uxth	r2, r3
 8000ea6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000eaa:	b29b      	uxth	r3, r3
 8000eac:	fb12 f303 	smulbb	r3, r2, r3
 8000eb0:	b29a      	uxth	r2, r3
 8000eb2:	88bb      	ldrh	r3, [r7, #4]
 8000eb4:	4413      	add	r3, r2
 8000eb6:	b29b      	uxth	r3, r3
 8000eb8:	b21c      	sxth	r4, r3
 8000eba:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000ebe:	b29a      	uxth	r2, r3
 8000ec0:	88fb      	ldrh	r3, [r7, #6]
 8000ec2:	4413      	add	r3, r2
 8000ec4:	b29a      	uxth	r2, r3
 8000ec6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eca:	b299      	uxth	r1, r3
 8000ecc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000ed0:	b29b      	uxth	r3, r3
 8000ed2:	fb11 f303 	smulbb	r3, r1, r3
 8000ed6:	b29b      	uxth	r3, r3
 8000ed8:	4413      	add	r3, r2
 8000eda:	b29b      	uxth	r3, r3
 8000edc:	b21d      	sxth	r5, r3
 8000ede:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000ee2:	b29a      	uxth	r2, r3
 8000ee4:	88bb      	ldrh	r3, [r7, #4]
 8000ee6:	4413      	add	r3, r2
 8000ee8:	b29a      	uxth	r2, r3
 8000eea:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000eee:	b299      	uxth	r1, r3
 8000ef0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000ef4:	b29b      	uxth	r3, r3
 8000ef6:	fb11 f303 	smulbb	r3, r1, r3
 8000efa:	b29b      	uxth	r3, r3
 8000efc:	4413      	add	r3, r2
 8000efe:	b29b      	uxth	r3, r3
 8000f00:	3301      	adds	r3, #1
 8000f02:	b29b      	uxth	r3, r3
 8000f04:	b21a      	sxth	r2, r3
 8000f06:	883b      	ldrh	r3, [r7, #0]
 8000f08:	9300      	str	r3, [sp, #0]
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	462a      	mov	r2, r5
 8000f0e:	4621      	mov	r1, r4
 8000f10:	f7ff fd82 	bl	8000a18 <fillRect>
 8000f14:	e061      	b.n	8000fda <drawChar+0x28e>
        }
      } else if (bg != color) {
 8000f16:	8c3a      	ldrh	r2, [r7, #32]
 8000f18:	883b      	ldrh	r3, [r7, #0]
 8000f1a:	429a      	cmp	r2, r3
 8000f1c:	d05d      	beq.n	8000fda <drawChar+0x28e>
        if (size == 1) // default size
 8000f1e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	d112      	bne.n	8000f4c <drawChar+0x200>
        	drawPixel(x+i, y+j, bg);
 8000f26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f2a:	b29a      	uxth	r2, r3
 8000f2c:	88fb      	ldrh	r3, [r7, #6]
 8000f2e:	4413      	add	r3, r2
 8000f30:	b29b      	uxth	r3, r3
 8000f32:	b218      	sxth	r0, r3
 8000f34:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000f38:	b29a      	uxth	r2, r3
 8000f3a:	88bb      	ldrh	r3, [r7, #4]
 8000f3c:	4413      	add	r3, r2
 8000f3e:	b29b      	uxth	r3, r3
 8000f40:	b21b      	sxth	r3, r3
 8000f42:	8c3a      	ldrh	r2, [r7, #32]
 8000f44:	4619      	mov	r1, r3
 8000f46:	f7ff fcf9 	bl	800093c <drawPixel>
 8000f4a:	e046      	b.n	8000fda <drawChar+0x28e>
        else {  // big size
        	fillRect(x+i*size, y+j*size, size + x+i*size, size+1 + y+j*size, bg);
 8000f4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f50:	b29a      	uxth	r2, r3
 8000f52:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000f56:	b29b      	uxth	r3, r3
 8000f58:	fb12 f303 	smulbb	r3, r2, r3
 8000f5c:	b29a      	uxth	r2, r3
 8000f5e:	88fb      	ldrh	r3, [r7, #6]
 8000f60:	4413      	add	r3, r2
 8000f62:	b29b      	uxth	r3, r3
 8000f64:	b218      	sxth	r0, r3
 8000f66:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000f6a:	b29a      	uxth	r2, r3
 8000f6c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000f70:	b29b      	uxth	r3, r3
 8000f72:	fb12 f303 	smulbb	r3, r2, r3
 8000f76:	b29a      	uxth	r2, r3
 8000f78:	88bb      	ldrh	r3, [r7, #4]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	b29b      	uxth	r3, r3
 8000f7e:	b21c      	sxth	r4, r3
 8000f80:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000f84:	b29a      	uxth	r2, r3
 8000f86:	88fb      	ldrh	r3, [r7, #6]
 8000f88:	4413      	add	r3, r2
 8000f8a:	b29a      	uxth	r2, r3
 8000f8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f90:	b299      	uxth	r1, r3
 8000f92:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000f96:	b29b      	uxth	r3, r3
 8000f98:	fb11 f303 	smulbb	r3, r1, r3
 8000f9c:	b29b      	uxth	r3, r3
 8000f9e:	4413      	add	r3, r2
 8000fa0:	b29b      	uxth	r3, r3
 8000fa2:	b21d      	sxth	r5, r3
 8000fa4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000fa8:	b29a      	uxth	r2, r3
 8000faa:	88bb      	ldrh	r3, [r7, #4]
 8000fac:	4413      	add	r3, r2
 8000fae:	b29a      	uxth	r2, r3
 8000fb0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000fb4:	b299      	uxth	r1, r3
 8000fb6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	fb11 f303 	smulbb	r3, r1, r3
 8000fc0:	b29b      	uxth	r3, r3
 8000fc2:	4413      	add	r3, r2
 8000fc4:	b29b      	uxth	r3, r3
 8000fc6:	3301      	adds	r3, #1
 8000fc8:	b29b      	uxth	r3, r3
 8000fca:	b21a      	sxth	r2, r3
 8000fcc:	8c3b      	ldrh	r3, [r7, #32]
 8000fce:	9300      	str	r3, [sp, #0]
 8000fd0:	4613      	mov	r3, r2
 8000fd2:	462a      	mov	r2, r5
 8000fd4:	4621      	mov	r1, r4
 8000fd6:	f7ff fd1f 	bl	8000a18 <fillRect>
        }
      }
      line >>= 1;
 8000fda:	7bbb      	ldrb	r3, [r7, #14]
 8000fdc:	085b      	lsrs	r3, r3, #1
 8000fde:	73bb      	strb	r3, [r7, #14]
    for (int8_t j = 0; j<8; j++) {
 8000fe0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	737b      	strb	r3, [r7, #13]
 8000fec:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000ff0:	2b07      	cmp	r3, #7
 8000ff2:	f77f af2c 	ble.w	8000e4e <drawChar+0x102>
  for (int8_t i=0; i<6; i++ ) {
 8000ff6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	73fb      	strb	r3, [r7, #15]
 8001002:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001006:	2b05      	cmp	r3, #5
 8001008:	f77f af0b 	ble.w	8000e22 <drawChar+0xd6>
 800100c:	e002      	b.n	8001014 <drawChar+0x2c8>
    return;
 800100e:	bf00      	nop
 8001010:	e000      	b.n	8001014 <drawChar+0x2c8>
    return;
 8001012:	bf00      	nop
    }
  }
}
 8001014:	3710      	adds	r7, #16
 8001016:	46bd      	mov	sp, r7
 8001018:	bdb0      	pop	{r4, r5, r7, pc}
 800101a:	bf00      	nop
 800101c:	20000000 	.word	0x20000000
 8001020:	20000088 	.word	0x20000088
 8001024:	08008140 	.word	0x08008140

08001028 <ILI9488_printText>:
void ILI9488_printText(char text[], int16_t x, int16_t y, uint16_t color, uint16_t bg, uint8_t size)
{
 8001028:	b590      	push	{r4, r7, lr}
 800102a:	b089      	sub	sp, #36	@ 0x24
 800102c:	af02      	add	r7, sp, #8
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	4608      	mov	r0, r1
 8001032:	4611      	mov	r1, r2
 8001034:	461a      	mov	r2, r3
 8001036:	4603      	mov	r3, r0
 8001038:	817b      	strh	r3, [r7, #10]
 800103a:	460b      	mov	r3, r1
 800103c:	813b      	strh	r3, [r7, #8]
 800103e:	4613      	mov	r3, r2
 8001040:	80fb      	strh	r3, [r7, #6]
	int16_t offset;
	offset = size*6;
 8001042:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001046:	b29b      	uxth	r3, r3
 8001048:	461a      	mov	r2, r3
 800104a:	0052      	lsls	r2, r2, #1
 800104c:	4413      	add	r3, r2
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	b29b      	uxth	r3, r3
 8001052:	82bb      	strh	r3, [r7, #20]

	for(uint16_t i=0; i<40 && text[i]!=NULL; i++)
 8001054:	2300      	movs	r3, #0
 8001056:	82fb      	strh	r3, [r7, #22]
 8001058:	e01a      	b.n	8001090 <ILI9488_printText+0x68>
	{
		drawChar(x+(offset*i), y, text[i],color,bg,size);
 800105a:	8abb      	ldrh	r3, [r7, #20]
 800105c:	8afa      	ldrh	r2, [r7, #22]
 800105e:	fb12 f303 	smulbb	r3, r2, r3
 8001062:	b29a      	uxth	r2, r3
 8001064:	897b      	ldrh	r3, [r7, #10]
 8001066:	4413      	add	r3, r2
 8001068:	b29b      	uxth	r3, r3
 800106a:	b218      	sxth	r0, r3
 800106c:	8afb      	ldrh	r3, [r7, #22]
 800106e:	68fa      	ldr	r2, [r7, #12]
 8001070:	4413      	add	r3, r2
 8001072:	781a      	ldrb	r2, [r3, #0]
 8001074:	88fc      	ldrh	r4, [r7, #6]
 8001076:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 800107a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800107e:	9301      	str	r3, [sp, #4]
 8001080:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001082:	9300      	str	r3, [sp, #0]
 8001084:	4623      	mov	r3, r4
 8001086:	f7ff fe61 	bl	8000d4c <drawChar>
	for(uint16_t i=0; i<40 && text[i]!=NULL; i++)
 800108a:	8afb      	ldrh	r3, [r7, #22]
 800108c:	3301      	adds	r3, #1
 800108e:	82fb      	strh	r3, [r7, #22]
 8001090:	8afb      	ldrh	r3, [r7, #22]
 8001092:	2b27      	cmp	r3, #39	@ 0x27
 8001094:	d805      	bhi.n	80010a2 <ILI9488_printText+0x7a>
 8001096:	8afb      	ldrh	r3, [r7, #22]
 8001098:	68fa      	ldr	r2, [r7, #12]
 800109a:	4413      	add	r3, r2
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d1db      	bne.n	800105a <ILI9488_printText+0x32>
	}
}
 80010a2:	bf00      	nop
 80010a4:	371c      	adds	r7, #28
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd90      	pop	{r4, r7, pc}
	...

080010ac <write16BitColor>:
	for (y2 = 0; y2 < h; y2 += 6)
		drawLine(x1, y1, x2, y2, color);
}

void write16BitColor(uint16_t color)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	80fb      	strh	r3, [r7, #6]

	  uint8_t r = (color & 0xF800) >> 11;
 80010b6:	88fb      	ldrh	r3, [r7, #6]
 80010b8:	0adb      	lsrs	r3, r3, #11
 80010ba:	b29b      	uxth	r3, r3
 80010bc:	73fb      	strb	r3, [r7, #15]
	  uint8_t g = (color & 0x07E0) >> 5;
 80010be:	88fb      	ldrh	r3, [r7, #6]
 80010c0:	115b      	asrs	r3, r3, #5
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80010c8:	73bb      	strb	r3, [r7, #14]
	  uint8_t b = color & 0x001F;
 80010ca:	88fb      	ldrh	r3, [r7, #6]
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	f003 031f 	and.w	r3, r3, #31
 80010d2:	737b      	strb	r3, [r7, #13]

	  r = (r * 255) / 31;
 80010d4:	7bfa      	ldrb	r2, [r7, #15]
 80010d6:	4613      	mov	r3, r2
 80010d8:	021b      	lsls	r3, r3, #8
 80010da:	1a9b      	subs	r3, r3, r2
 80010dc:	4a17      	ldr	r2, [pc, #92]	@ (800113c <write16BitColor+0x90>)
 80010de:	fb82 1203 	smull	r1, r2, r2, r3
 80010e2:	441a      	add	r2, r3
 80010e4:	1112      	asrs	r2, r2, #4
 80010e6:	17db      	asrs	r3, r3, #31
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	73fb      	strb	r3, [r7, #15]
	  g = (g * 255) / 63;
 80010ec:	7bba      	ldrb	r2, [r7, #14]
 80010ee:	4613      	mov	r3, r2
 80010f0:	021b      	lsls	r3, r3, #8
 80010f2:	1a9b      	subs	r3, r3, r2
 80010f4:	4a12      	ldr	r2, [pc, #72]	@ (8001140 <write16BitColor+0x94>)
 80010f6:	fb82 1203 	smull	r1, r2, r2, r3
 80010fa:	441a      	add	r2, r3
 80010fc:	1152      	asrs	r2, r2, #5
 80010fe:	17db      	asrs	r3, r3, #31
 8001100:	1ad3      	subs	r3, r2, r3
 8001102:	73bb      	strb	r3, [r7, #14]
	  b = (b * 255) / 31;
 8001104:	7b7a      	ldrb	r2, [r7, #13]
 8001106:	4613      	mov	r3, r2
 8001108:	021b      	lsls	r3, r3, #8
 800110a:	1a9b      	subs	r3, r3, r2
 800110c:	4a0b      	ldr	r2, [pc, #44]	@ (800113c <write16BitColor+0x90>)
 800110e:	fb82 1203 	smull	r1, r2, r2, r3
 8001112:	441a      	add	r2, r3
 8001114:	1112      	asrs	r2, r2, #4
 8001116:	17db      	asrs	r3, r3, #31
 8001118:	1ad3      	subs	r3, r2, r3
 800111a:	737b      	strb	r3, [r7, #13]
	  uint8_t data[3] = {r, g, b};
 800111c:	7bfb      	ldrb	r3, [r7, #15]
 800111e:	723b      	strb	r3, [r7, #8]
 8001120:	7bbb      	ldrb	r3, [r7, #14]
 8001122:	727b      	strb	r3, [r7, #9]
 8001124:	7b7b      	ldrb	r3, [r7, #13]
 8001126:	72bb      	strb	r3, [r7, #10]
	  ILI9488_SendData_Multi(data, 3);
 8001128:	f107 0308 	add.w	r3, r7, #8
 800112c:	2103      	movs	r1, #3
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff fa98 	bl	8000664 <ILI9488_SendData_Multi>
	  //HAL_SPI_Transmit(&hspi1, (uint8_t *)&r, 1, 10);
	  //HAL_SPI_Transmit(&hspi1, (uint8_t *)&g, 1, 10);
	  //HAL_SPI_Transmit(&hspi1, (uint8_t *)&b, 1, 10);

}
 8001134:	bf00      	nop
 8001136:	3710      	adds	r7, #16
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	84210843 	.word	0x84210843
 8001140:	82082083 	.word	0x82082083

08001144 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001144:	b5b0      	push	{r4, r5, r7, lr}
 8001146:	b0ae      	sub	sp, #184	@ 0xb8
 8001148:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800114a:	f002 fcd9 	bl	8003b00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800114e:	f000 f91d 	bl	800138c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001152:	f000 fa37 	bl	80015c4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001156:	f000 f983 	bl	8001460 <MX_I2C1_Init>
  MX_TIM11_Init();
 800115a:	f000 f9e5 	bl	8001528 <MX_TIM11_Init>
  MX_USART2_UART_Init();
 800115e:	f000 fa07 	bl	8001570 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001162:	f000 f9ab 	bl	80014bc <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */


  ILI9488_Init();
 8001166:	f7ff fab7 	bl	80006d8 <ILI9488_Init>
  /* Turn on TFT backlight / LED after display init */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800116a:	2201      	movs	r2, #1
 800116c:	2110      	movs	r1, #16
 800116e:	487b      	ldr	r0, [pc, #492]	@ (800135c <main+0x218>)
 8001170:	f002 ffc6 	bl	8004100 <HAL_GPIO_WritePin>

   HAL_Delay(1000);
 8001174:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001178:	f002 fd34 	bl	8003be4 <HAL_Delay>
   setRotation(3);
 800117c:	2003      	movs	r0, #3
 800117e:	f7ff fd93 	bl	8000ca8 <setRotation>
   char badmpu[] = "BEFORE FILLSCREEN\n\r";
 8001182:	4b77      	ldr	r3, [pc, #476]	@ (8001360 <main+0x21c>)
 8001184:	f107 0498 	add.w	r4, r7, #152	@ 0x98
 8001188:	461d      	mov	r5, r3
 800118a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800118c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800118e:	682b      	ldr	r3, [r5, #0]
 8001190:	6023      	str	r3, [r4, #0]

   HAL_UART_Transmit(&huart2, badmpu, strlen((char *)badmpu), 0xFFFF);
 8001192:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff f822 	bl	80001e0 <strlen>
 800119c:	4603      	mov	r3, r0
 800119e:	b29a      	uxth	r2, r3
 80011a0:	f107 0198 	add.w	r1, r7, #152	@ 0x98
 80011a4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80011a8:	486e      	ldr	r0, [pc, #440]	@ (8001364 <main+0x220>)
 80011aa:	f005 f975 	bl	8006498 <HAL_UART_Transmit>
   HAL_Delay(1000);
 80011ae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011b2:	f002 fd17 	bl	8003be4 <HAL_Delay>
   fillScreen(ILI9488_WHITE);
 80011b6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80011ba:	f7ff fc13 	bl	80009e4 <fillScreen>
   fillScreen(ILI9488_GREEN);
 80011be:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 80011c2:	f7ff fc0f 	bl	80009e4 <fillScreen>
   fillScreen(ILI9488_BLUE);
 80011c6:	201f      	movs	r0, #31
 80011c8:	f7ff fc0c 	bl	80009e4 <fillScreen>




 char baddmpu[] = "after FILLSCREEN\n\r";
 80011cc:	4b66      	ldr	r3, [pc, #408]	@ (8001368 <main+0x224>)
 80011ce:	f107 0484 	add.w	r4, r7, #132	@ 0x84
 80011d2:	461d      	mov	r5, r3
 80011d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011d8:	682b      	ldr	r3, [r5, #0]
 80011da:	461a      	mov	r2, r3
 80011dc:	8022      	strh	r2, [r4, #0]
 80011de:	3402      	adds	r4, #2
 80011e0:	0c1b      	lsrs	r3, r3, #16
 80011e2:	7023      	strb	r3, [r4, #0]

 HAL_UART_Transmit(&huart2, baddmpu, strlen((char *)badmpu), 0xFFFF);
 80011e4:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7fe fff9 	bl	80001e0 <strlen>
 80011ee:	4603      	mov	r3, r0
 80011f0:	b29a      	uxth	r2, r3
 80011f2:	f107 0184 	add.w	r1, r7, #132	@ 0x84
 80011f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80011fa:	485a      	ldr	r0, [pc, #360]	@ (8001364 <main+0x220>)
 80011fc:	f005 f94c 	bl	8006498 <HAL_UART_Transmit>
 HAL_Delay(1000);
 8001200:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001204:	f002 fcee 	bl	8003be4 <HAL_Delay>

 ILI9488_printText("VALUE:41", 20, 20, ILI9488_BLACK, ILI9488_WHITE, 1);
 8001208:	2301      	movs	r3, #1
 800120a:	9301      	str	r3, [sp, #4]
 800120c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001210:	9300      	str	r3, [sp, #0]
 8001212:	2300      	movs	r3, #0
 8001214:	2214      	movs	r2, #20
 8001216:	2114      	movs	r1, #20
 8001218:	4854      	ldr	r0, [pc, #336]	@ (800136c <main+0x228>)
 800121a:	f7ff ff05 	bl	8001028 <ILI9488_printText>
 ILI9488_printText("VALUE:41", 20, 30, ILI9488_BLACK, ILI9488_WHITE, 1);
 800121e:	2301      	movs	r3, #1
 8001220:	9301      	str	r3, [sp, #4]
 8001222:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001226:	9300      	str	r3, [sp, #0]
 8001228:	2300      	movs	r3, #0
 800122a:	221e      	movs	r2, #30
 800122c:	2114      	movs	r1, #20
 800122e:	484f      	ldr	r0, [pc, #316]	@ (800136c <main+0x228>)
 8001230:	f7ff fefa 	bl	8001028 <ILI9488_printText>

 int i = 0;
 8001234:	2300      	movs	r3, #0
 8001236:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 char buffer[32];
	Dev.platform.address = VL53L7CX_DEFAULT_I2C_ADDRESS;
 800123a:	4b4d      	ldr	r3, [pc, #308]	@ (8001370 <main+0x22c>)
 800123c:	2252      	movs	r2, #82	@ 0x52
 800123e:	801a      	strh	r2, [r3, #0]
//	HAL_GPIO_WritePin(LPn_C_GPIO_Port, LPn_C_Pin, GPIO_PIN_RESET);
//	HAL_Delay(20);
//	HAL_GPIO_WritePin(PWR_EN_C_GPIO_Port, PWR_EN_C_Pin, GPIO_PIN_SET);
//	HAL_Delay(20);
//	HAL_GPIO_WritePin(LPn_C_GPIO_Port, LPn_C_Pin, GPIO_PIN_SET);
	status = vl53l7cx_is_alive(&Dev, &isAlive);
 8001240:	494c      	ldr	r1, [pc, #304]	@ (8001374 <main+0x230>)
 8001242:	484b      	ldr	r0, [pc, #300]	@ (8001370 <main+0x22c>)
 8001244:	f001 f9a6 	bl	8002594 <vl53l7cx_is_alive>
 8001248:	4603      	mov	r3, r0
 800124a:	461a      	mov	r2, r3
 800124c:	4b4a      	ldr	r3, [pc, #296]	@ (8001378 <main+0x234>)
 800124e:	601a      	str	r2, [r3, #0]
	if(!isAlive)
 8001250:	4b48      	ldr	r3, [pc, #288]	@ (8001374 <main+0x230>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d11d      	bne.n	8001294 <main+0x150>
	{
//printf("VL53L7CX not detected at requested address (0x%x)\n", Dev.platform.address);
		 char bbaddmpu[] = "VL53L7CX not detected at requested address (0x%x)\n";
 8001258:	4b48      	ldr	r3, [pc, #288]	@ (800137c <main+0x238>)
 800125a:	463c      	mov	r4, r7
 800125c:	461d      	mov	r5, r3
 800125e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001260:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001262:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001264:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001266:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001268:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800126a:	682b      	ldr	r3, [r5, #0]
 800126c:	461a      	mov	r2, r3
 800126e:	8022      	strh	r2, [r4, #0]
 8001270:	3402      	adds	r4, #2
 8001272:	0c1b      	lsrs	r3, r3, #16
 8001274:	7023      	strb	r3, [r4, #0]

		 HAL_UART_Transmit(&huart2, bbaddmpu, strlen((char *)badmpu), 0xFFFF);
 8001276:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 800127a:	4618      	mov	r0, r3
 800127c:	f7fe ffb0 	bl	80001e0 <strlen>
 8001280:	4603      	mov	r3, r0
 8001282:	b29a      	uxth	r2, r3
 8001284:	4639      	mov	r1, r7
 8001286:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800128a:	4836      	ldr	r0, [pc, #216]	@ (8001364 <main+0x220>)
 800128c:	f005 f904 	bl	8006498 <HAL_UART_Transmit>
		return 255;
 8001290:	23ff      	movs	r3, #255	@ 0xff
 8001292:	e05f      	b.n	8001354 <main+0x210>
	}
	char bdddmpu[] = "Sensor initializing, please wait few seconds\n\r";
 8001294:	4b3a      	ldr	r3, [pc, #232]	@ (8001380 <main+0x23c>)
 8001296:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 800129a:	461d      	mov	r5, r3
 800129c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800129e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012a4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80012a8:	c407      	stmia	r4!, {r0, r1, r2}
 80012aa:	8023      	strh	r3, [r4, #0]
 80012ac:	3402      	adds	r4, #2
 80012ae:	0c1b      	lsrs	r3, r3, #16
 80012b0:	7023      	strb	r3, [r4, #0]

	 HAL_UART_Transmit(&huart2, bdddmpu, strlen((char *)badmpu), 0xFFFF);
 80012b2:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7fe ff92 	bl	80001e0 <strlen>
 80012bc:	4603      	mov	r3, r0
 80012be:	b29a      	uxth	r2, r3
 80012c0:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 80012c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012c8:	4826      	ldr	r0, [pc, #152]	@ (8001364 <main+0x220>)
 80012ca:	f005 f8e5 	bl	8006498 <HAL_UART_Transmit>
	//printf("Sensor initializing, please wait few seconds\n");
	status = vl53l7cx_init(&Dev);
 80012ce:	4828      	ldr	r0, [pc, #160]	@ (8001370 <main+0x22c>)
 80012d0:	f001 f9aa 	bl	8002628 <vl53l7cx_init>
 80012d4:	4603      	mov	r3, r0
 80012d6:	461a      	mov	r2, r3
 80012d8:	4b27      	ldr	r3, [pc, #156]	@ (8001378 <main+0x234>)
 80012da:	601a      	str	r2, [r3, #0]
	status = vl53l7cx_set_ranging_frequency_hz(&Dev, 2);				// Set 2Hz ranging frequency
 80012dc:	2102      	movs	r1, #2
 80012de:	4824      	ldr	r0, [pc, #144]	@ (8001370 <main+0x22c>)
 80012e0:	f002 fa17 	bl	8003712 <vl53l7cx_set_ranging_frequency_hz>
 80012e4:	4603      	mov	r3, r0
 80012e6:	461a      	mov	r2, r3
 80012e8:	4b23      	ldr	r3, [pc, #140]	@ (8001378 <main+0x234>)
 80012ea:	601a      	str	r2, [r3, #0]
	status = vl53l7cx_set_ranging_mode(&Dev, VL53L7CX_RANGING_MODE_CONTINUOUS);  // Set mode continuous
 80012ec:	2101      	movs	r1, #1
 80012ee:	4820      	ldr	r0, [pc, #128]	@ (8001370 <main+0x22c>)
 80012f0:	f002 fa30 	bl	8003754 <vl53l7cx_set_ranging_mode>
 80012f4:	4603      	mov	r3, r0
 80012f6:	461a      	mov	r2, r3
 80012f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001378 <main+0x234>)
 80012fa:	601a      	str	r2, [r3, #0]

	printf("Ranging starts\n");
 80012fc:	4821      	ldr	r0, [pc, #132]	@ (8001384 <main+0x240>)
 80012fe:	f005 fdb9 	bl	8006e74 <puts>
	status = vl53l7cx_start_ranging(&Dev);
 8001302:	481b      	ldr	r0, [pc, #108]	@ (8001370 <main+0x22c>)
 8001304:	f001 fdfc 	bl	8002f00 <vl53l7cx_start_ranging>
 8001308:	4603      	mov	r3, r0
 800130a:	461a      	mov	r2, r3
 800130c:	4b1a      	ldr	r3, [pc, #104]	@ (8001378 <main+0x234>)
 800130e:	601a      	str	r2, [r3, #0]

	if (is_interrupt) {
			get_data_by_interrupt(&Dev);
		}
		else {
			get_data_by_polling(&Dev);
 8001310:	4817      	ldr	r0, [pc, #92]	@ (8001370 <main+0x22c>)
 8001312:	f000 fa03 	bl	800171c <get_data_by_polling>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //fillScreen(ILI9488_WHITE);
	  snprintf(buffer, sizeof(buffer), "Value: %d", i);
 8001316:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 800131a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800131e:	4a1a      	ldr	r2, [pc, #104]	@ (8001388 <main+0x244>)
 8001320:	2120      	movs	r1, #32
 8001322:	f005 fdaf 	bl	8006e84 <sniprintf>
	  ILI9488_printText(buffer, 20, 30, ILI9488_BLACK, ILI9488_WHITE, 1);
 8001326:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 800132a:	2301      	movs	r3, #1
 800132c:	9301      	str	r3, [sp, #4]
 800132e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001332:	9300      	str	r3, [sp, #0]
 8001334:	2300      	movs	r3, #0
 8001336:	221e      	movs	r2, #30
 8001338:	2114      	movs	r1, #20
 800133a:	f7ff fe75 	bl	8001028 <ILI9488_printText>
	  i++;
 800133e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001342:	3301      	adds	r3, #1
 8001344:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
	  HAL_Delay(5000);
 8001348:	f241 3088 	movw	r0, #5000	@ 0x1388
 800134c:	f002 fc4a 	bl	8003be4 <HAL_Delay>
	  snprintf(buffer, sizeof(buffer), "Value: %d", i);
 8001350:	bf00      	nop
 8001352:	e7e0      	b.n	8001316 <main+0x1d2>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8001354:	4618      	mov	r0, r3
 8001356:	37b0      	adds	r7, #176	@ 0xb0
 8001358:	46bd      	mov	sp, r7
 800135a:	bdb0      	pop	{r4, r5, r7, pc}
 800135c:	40020400 	.word	0x40020400
 8001360:	08007fb8 	.word	0x08007fb8
 8001364:	20000194 	.word	0x20000194
 8001368:	08007fcc 	.word	0x08007fcc
 800136c:	08007f90 	.word	0x08007f90
 8001370:	200001e4 	.word	0x200001e4
 8001374:	200011e5 	.word	0x200011e5
 8001378:	200001dc 	.word	0x200001dc
 800137c:	08007fe0 	.word	0x08007fe0
 8001380:	08008014 	.word	0x08008014
 8001384:	08007f9c 	.word	0x08007f9c
 8001388:	08007fac 	.word	0x08007fac

0800138c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b094      	sub	sp, #80	@ 0x50
 8001390:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001392:	f107 0320 	add.w	r3, r7, #32
 8001396:	2230      	movs	r2, #48	@ 0x30
 8001398:	2100      	movs	r1, #0
 800139a:	4618      	mov	r0, r3
 800139c:	f005 fe80 	bl	80070a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013a0:	f107 030c 	add.w	r3, r7, #12
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	609a      	str	r2, [r3, #8]
 80013ac:	60da      	str	r2, [r3, #12]
 80013ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013b0:	2300      	movs	r3, #0
 80013b2:	60bb      	str	r3, [r7, #8]
 80013b4:	4b28      	ldr	r3, [pc, #160]	@ (8001458 <SystemClock_Config+0xcc>)
 80013b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b8:	4a27      	ldr	r2, [pc, #156]	@ (8001458 <SystemClock_Config+0xcc>)
 80013ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013be:	6413      	str	r3, [r2, #64]	@ 0x40
 80013c0:	4b25      	ldr	r3, [pc, #148]	@ (8001458 <SystemClock_Config+0xcc>)
 80013c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013c8:	60bb      	str	r3, [r7, #8]
 80013ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80013cc:	2300      	movs	r3, #0
 80013ce:	607b      	str	r3, [r7, #4]
 80013d0:	4b22      	ldr	r3, [pc, #136]	@ (800145c <SystemClock_Config+0xd0>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80013d8:	4a20      	ldr	r2, [pc, #128]	@ (800145c <SystemClock_Config+0xd0>)
 80013da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80013de:	6013      	str	r3, [r2, #0]
 80013e0:	4b1e      	ldr	r3, [pc, #120]	@ (800145c <SystemClock_Config+0xd0>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80013e8:	607b      	str	r3, [r7, #4]
 80013ea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013ec:	2302      	movs	r3, #2
 80013ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013f0:	2301      	movs	r3, #1
 80013f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013f4:	2310      	movs	r3, #16
 80013f6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013f8:	2302      	movs	r3, #2
 80013fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013fc:	2300      	movs	r3, #0
 80013fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001400:	2308      	movs	r3, #8
 8001402:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001404:	2354      	movs	r3, #84	@ 0x54
 8001406:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001408:	2302      	movs	r3, #2
 800140a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800140c:	2304      	movs	r3, #4
 800140e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001410:	f107 0320 	add.w	r3, r7, #32
 8001414:	4618      	mov	r0, r3
 8001416:	f004 f817 	bl	8005448 <HAL_RCC_OscConfig>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001420:	f000 f9f0 	bl	8001804 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001424:	230f      	movs	r3, #15
 8001426:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001428:	2302      	movs	r3, #2
 800142a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800142c:	2300      	movs	r3, #0
 800142e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001430:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001434:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001436:	2300      	movs	r3, #0
 8001438:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800143a:	f107 030c 	add.w	r3, r7, #12
 800143e:	2102      	movs	r1, #2
 8001440:	4618      	mov	r0, r3
 8001442:	f004 fa79 	bl	8005938 <HAL_RCC_ClockConfig>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800144c:	f000 f9da 	bl	8001804 <Error_Handler>
  }
}
 8001450:	bf00      	nop
 8001452:	3750      	adds	r7, #80	@ 0x50
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	40023800 	.word	0x40023800
 800145c:	40007000 	.word	0x40007000

08001460 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001464:	4b12      	ldr	r3, [pc, #72]	@ (80014b0 <MX_I2C1_Init+0x50>)
 8001466:	4a13      	ldr	r2, [pc, #76]	@ (80014b4 <MX_I2C1_Init+0x54>)
 8001468:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800146a:	4b11      	ldr	r3, [pc, #68]	@ (80014b0 <MX_I2C1_Init+0x50>)
 800146c:	4a12      	ldr	r2, [pc, #72]	@ (80014b8 <MX_I2C1_Init+0x58>)
 800146e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001470:	4b0f      	ldr	r3, [pc, #60]	@ (80014b0 <MX_I2C1_Init+0x50>)
 8001472:	2200      	movs	r2, #0
 8001474:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001476:	4b0e      	ldr	r3, [pc, #56]	@ (80014b0 <MX_I2C1_Init+0x50>)
 8001478:	2200      	movs	r2, #0
 800147a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800147c:	4b0c      	ldr	r3, [pc, #48]	@ (80014b0 <MX_I2C1_Init+0x50>)
 800147e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001482:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001484:	4b0a      	ldr	r3, [pc, #40]	@ (80014b0 <MX_I2C1_Init+0x50>)
 8001486:	2200      	movs	r2, #0
 8001488:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800148a:	4b09      	ldr	r3, [pc, #36]	@ (80014b0 <MX_I2C1_Init+0x50>)
 800148c:	2200      	movs	r2, #0
 800148e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001490:	4b07      	ldr	r3, [pc, #28]	@ (80014b0 <MX_I2C1_Init+0x50>)
 8001492:	2200      	movs	r2, #0
 8001494:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001496:	4b06      	ldr	r3, [pc, #24]	@ (80014b0 <MX_I2C1_Init+0x50>)
 8001498:	2200      	movs	r2, #0
 800149a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800149c:	4804      	ldr	r0, [pc, #16]	@ (80014b0 <MX_I2C1_Init+0x50>)
 800149e:	f002 fe49 	bl	8004134 <HAL_I2C_Init>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80014a8:	f000 f9ac 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014ac:	bf00      	nop
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	200000a0 	.word	0x200000a0
 80014b4:	40005400 	.word	0x40005400
 80014b8:	000186a0 	.word	0x000186a0

080014bc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80014c0:	4b17      	ldr	r3, [pc, #92]	@ (8001520 <MX_SPI1_Init+0x64>)
 80014c2:	4a18      	ldr	r2, [pc, #96]	@ (8001524 <MX_SPI1_Init+0x68>)
 80014c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80014c6:	4b16      	ldr	r3, [pc, #88]	@ (8001520 <MX_SPI1_Init+0x64>)
 80014c8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80014cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80014ce:	4b14      	ldr	r3, [pc, #80]	@ (8001520 <MX_SPI1_Init+0x64>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80014d4:	4b12      	ldr	r3, [pc, #72]	@ (8001520 <MX_SPI1_Init+0x64>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014da:	4b11      	ldr	r3, [pc, #68]	@ (8001520 <MX_SPI1_Init+0x64>)
 80014dc:	2200      	movs	r2, #0
 80014de:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001520 <MX_SPI1_Init+0x64>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80014e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001520 <MX_SPI1_Init+0x64>)
 80014e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014ec:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80014ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001520 <MX_SPI1_Init+0x64>)
 80014f0:	2210      	movs	r2, #16
 80014f2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001520 <MX_SPI1_Init+0x64>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80014fa:	4b09      	ldr	r3, [pc, #36]	@ (8001520 <MX_SPI1_Init+0x64>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001500:	4b07      	ldr	r3, [pc, #28]	@ (8001520 <MX_SPI1_Init+0x64>)
 8001502:	2200      	movs	r2, #0
 8001504:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001506:	4b06      	ldr	r3, [pc, #24]	@ (8001520 <MX_SPI1_Init+0x64>)
 8001508:	220a      	movs	r2, #10
 800150a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800150c:	4804      	ldr	r0, [pc, #16]	@ (8001520 <MX_SPI1_Init+0x64>)
 800150e:	f004 fbf3 	bl	8005cf8 <HAL_SPI_Init>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001518:	f000 f974 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800151c:	bf00      	nop
 800151e:	bd80      	pop	{r7, pc}
 8001520:	200000f4 	.word	0x200000f4
 8001524:	40013000 	.word	0x40013000

08001528 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800152c:	4b0e      	ldr	r3, [pc, #56]	@ (8001568 <MX_TIM11_Init+0x40>)
 800152e:	4a0f      	ldr	r2, [pc, #60]	@ (800156c <MX_TIM11_Init+0x44>)
 8001530:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 8001532:	4b0d      	ldr	r3, [pc, #52]	@ (8001568 <MX_TIM11_Init+0x40>)
 8001534:	2200      	movs	r2, #0
 8001536:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001538:	4b0b      	ldr	r3, [pc, #44]	@ (8001568 <MX_TIM11_Init+0x40>)
 800153a:	2200      	movs	r2, #0
 800153c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 800153e:	4b0a      	ldr	r3, [pc, #40]	@ (8001568 <MX_TIM11_Init+0x40>)
 8001540:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001544:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001546:	4b08      	ldr	r3, [pc, #32]	@ (8001568 <MX_TIM11_Init+0x40>)
 8001548:	2200      	movs	r2, #0
 800154a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800154c:	4b06      	ldr	r3, [pc, #24]	@ (8001568 <MX_TIM11_Init+0x40>)
 800154e:	2200      	movs	r2, #0
 8001550:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001552:	4805      	ldr	r0, [pc, #20]	@ (8001568 <MX_TIM11_Init+0x40>)
 8001554:	f004 fe7a 	bl	800624c <HAL_TIM_Base_Init>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800155e:	f000 f951 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	2000014c 	.word	0x2000014c
 800156c:	40014800 	.word	0x40014800

08001570 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001574:	4b11      	ldr	r3, [pc, #68]	@ (80015bc <MX_USART2_UART_Init+0x4c>)
 8001576:	4a12      	ldr	r2, [pc, #72]	@ (80015c0 <MX_USART2_UART_Init+0x50>)
 8001578:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800157a:	4b10      	ldr	r3, [pc, #64]	@ (80015bc <MX_USART2_UART_Init+0x4c>)
 800157c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001580:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001582:	4b0e      	ldr	r3, [pc, #56]	@ (80015bc <MX_USART2_UART_Init+0x4c>)
 8001584:	2200      	movs	r2, #0
 8001586:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001588:	4b0c      	ldr	r3, [pc, #48]	@ (80015bc <MX_USART2_UART_Init+0x4c>)
 800158a:	2200      	movs	r2, #0
 800158c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800158e:	4b0b      	ldr	r3, [pc, #44]	@ (80015bc <MX_USART2_UART_Init+0x4c>)
 8001590:	2200      	movs	r2, #0
 8001592:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001594:	4b09      	ldr	r3, [pc, #36]	@ (80015bc <MX_USART2_UART_Init+0x4c>)
 8001596:	220c      	movs	r2, #12
 8001598:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800159a:	4b08      	ldr	r3, [pc, #32]	@ (80015bc <MX_USART2_UART_Init+0x4c>)
 800159c:	2200      	movs	r2, #0
 800159e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015a0:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <MX_USART2_UART_Init+0x4c>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015a6:	4805      	ldr	r0, [pc, #20]	@ (80015bc <MX_USART2_UART_Init+0x4c>)
 80015a8:	f004 ff26 	bl	80063f8 <HAL_UART_Init>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80015b2:	f000 f927 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015b6:	bf00      	nop
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	20000194 	.word	0x20000194
 80015c0:	40004400 	.word	0x40004400

080015c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b088      	sub	sp, #32
 80015c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ca:	f107 030c 	add.w	r3, r7, #12
 80015ce:	2200      	movs	r2, #0
 80015d0:	601a      	str	r2, [r3, #0]
 80015d2:	605a      	str	r2, [r3, #4]
 80015d4:	609a      	str	r2, [r3, #8]
 80015d6:	60da      	str	r2, [r3, #12]
 80015d8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015da:	2300      	movs	r3, #0
 80015dc:	60bb      	str	r3, [r7, #8]
 80015de:	4b4b      	ldr	r3, [pc, #300]	@ (800170c <MX_GPIO_Init+0x148>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e2:	4a4a      	ldr	r2, [pc, #296]	@ (800170c <MX_GPIO_Init+0x148>)
 80015e4:	f043 0304 	orr.w	r3, r3, #4
 80015e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ea:	4b48      	ldr	r3, [pc, #288]	@ (800170c <MX_GPIO_Init+0x148>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ee:	f003 0304 	and.w	r3, r3, #4
 80015f2:	60bb      	str	r3, [r7, #8]
 80015f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	607b      	str	r3, [r7, #4]
 80015fa:	4b44      	ldr	r3, [pc, #272]	@ (800170c <MX_GPIO_Init+0x148>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fe:	4a43      	ldr	r2, [pc, #268]	@ (800170c <MX_GPIO_Init+0x148>)
 8001600:	f043 0301 	orr.w	r3, r3, #1
 8001604:	6313      	str	r3, [r2, #48]	@ 0x30
 8001606:	4b41      	ldr	r3, [pc, #260]	@ (800170c <MX_GPIO_Init+0x148>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160a:	f003 0301 	and.w	r3, r3, #1
 800160e:	607b      	str	r3, [r7, #4]
 8001610:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	603b      	str	r3, [r7, #0]
 8001616:	4b3d      	ldr	r3, [pc, #244]	@ (800170c <MX_GPIO_Init+0x148>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161a:	4a3c      	ldr	r2, [pc, #240]	@ (800170c <MX_GPIO_Init+0x148>)
 800161c:	f043 0302 	orr.w	r3, r3, #2
 8001620:	6313      	str	r3, [r2, #48]	@ 0x30
 8001622:	4b3a      	ldr	r3, [pc, #232]	@ (800170c <MX_GPIO_Init+0x148>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	603b      	str	r3, [r7, #0]
 800162c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(i2c_rst_GPIO_Port, i2c_rst_Pin, GPIO_PIN_RESET);
 800162e:	2200      	movs	r2, #0
 8001630:	2102      	movs	r1, #2
 8001632:	4837      	ldr	r0, [pc, #220]	@ (8001710 <MX_GPIO_Init+0x14c>)
 8001634:	f002 fd64 	bl	8004100 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(pwr_en_GPIO_Port, pwr_en_Pin, GPIO_PIN_RESET);
 8001638:	2200      	movs	r2, #0
 800163a:	2110      	movs	r1, #16
 800163c:	4835      	ldr	r0, [pc, #212]	@ (8001714 <MX_GPIO_Init+0x150>)
 800163e:	f002 fd5f 	bl	8004100 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, lpn_Pin|TFT_RST_Pin|LED_Pin|TFT_DC_Pin, GPIO_PIN_RESET);
 8001642:	2200      	movs	r2, #0
 8001644:	f240 4131 	movw	r1, #1073	@ 0x431
 8001648:	4833      	ldr	r0, [pc, #204]	@ (8001718 <MX_GPIO_Init+0x154>)
 800164a:	f002 fd59 	bl	8004100 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_SET);
 800164e:	2201      	movs	r2, #1
 8001650:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001654:	482f      	ldr	r0, [pc, #188]	@ (8001714 <MX_GPIO_Init+0x150>)
 8001656:	f002 fd53 	bl	8004100 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : vl_int_Pin */
  GPIO_InitStruct.Pin = vl_int_Pin;
 800165a:	2301      	movs	r3, #1
 800165c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800165e:	2300      	movs	r3, #0
 8001660:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	2300      	movs	r3, #0
 8001664:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(vl_int_GPIO_Port, &GPIO_InitStruct);
 8001666:	f107 030c 	add.w	r3, r7, #12
 800166a:	4619      	mov	r1, r3
 800166c:	4828      	ldr	r0, [pc, #160]	@ (8001710 <MX_GPIO_Init+0x14c>)
 800166e:	f002 fbc3 	bl	8003df8 <HAL_GPIO_Init>

  /*Configure GPIO pin : i2c_rst_Pin */
  GPIO_InitStruct.Pin = i2c_rst_Pin;
 8001672:	2302      	movs	r3, #2
 8001674:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001676:	2301      	movs	r3, #1
 8001678:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167a:	2300      	movs	r3, #0
 800167c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800167e:	2300      	movs	r3, #0
 8001680:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(i2c_rst_GPIO_Port, &GPIO_InitStruct);
 8001682:	f107 030c 	add.w	r3, r7, #12
 8001686:	4619      	mov	r1, r3
 8001688:	4821      	ldr	r0, [pc, #132]	@ (8001710 <MX_GPIO_Init+0x14c>)
 800168a:	f002 fbb5 	bl	8003df8 <HAL_GPIO_Init>

  /*Configure GPIO pin : pwr_en_Pin */
  GPIO_InitStruct.Pin = pwr_en_Pin;
 800168e:	2310      	movs	r3, #16
 8001690:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001692:	2301      	movs	r3, #1
 8001694:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001696:	2300      	movs	r3, #0
 8001698:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169a:	2300      	movs	r3, #0
 800169c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(pwr_en_GPIO_Port, &GPIO_InitStruct);
 800169e:	f107 030c 	add.w	r3, r7, #12
 80016a2:	4619      	mov	r1, r3
 80016a4:	481b      	ldr	r0, [pc, #108]	@ (8001714 <MX_GPIO_Init+0x150>)
 80016a6:	f002 fba7 	bl	8003df8 <HAL_GPIO_Init>

  /*Configure GPIO pin : lpn_Pin */
  GPIO_InitStruct.Pin = lpn_Pin;
 80016aa:	2301      	movs	r3, #1
 80016ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ae:	2301      	movs	r3, #1
 80016b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b2:	2300      	movs	r3, #0
 80016b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b6:	2300      	movs	r3, #0
 80016b8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(lpn_GPIO_Port, &GPIO_InitStruct);
 80016ba:	f107 030c 	add.w	r3, r7, #12
 80016be:	4619      	mov	r1, r3
 80016c0:	4815      	ldr	r0, [pc, #84]	@ (8001718 <MX_GPIO_Init+0x154>)
 80016c2:	f002 fb99 	bl	8003df8 <HAL_GPIO_Init>

  /*Configure GPIO pins : TFT_RST_Pin LED_Pin TFT_DC_Pin */
  GPIO_InitStruct.Pin = TFT_RST_Pin|LED_Pin|TFT_DC_Pin;
 80016c6:	f44f 6386 	mov.w	r3, #1072	@ 0x430
 80016ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016cc:	2301      	movs	r3, #1
 80016ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d0:	2300      	movs	r3, #0
 80016d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016d4:	2302      	movs	r3, #2
 80016d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016d8:	f107 030c 	add.w	r3, r7, #12
 80016dc:	4619      	mov	r1, r3
 80016de:	480e      	ldr	r0, [pc, #56]	@ (8001718 <MX_GPIO_Init+0x154>)
 80016e0:	f002 fb8a 	bl	8003df8 <HAL_GPIO_Init>

  /*Configure GPIO pin : TFT_CS_Pin */
  GPIO_InitStruct.Pin = TFT_CS_Pin;
 80016e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ea:	2301      	movs	r3, #1
 80016ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ee:	2300      	movs	r3, #0
 80016f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016f2:	2302      	movs	r3, #2
 80016f4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TFT_CS_GPIO_Port, &GPIO_InitStruct);
 80016f6:	f107 030c 	add.w	r3, r7, #12
 80016fa:	4619      	mov	r1, r3
 80016fc:	4805      	ldr	r0, [pc, #20]	@ (8001714 <MX_GPIO_Init+0x150>)
 80016fe:	f002 fb7b 	bl	8003df8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001702:	bf00      	nop
 8001704:	3720      	adds	r7, #32
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40023800 	.word	0x40023800
 8001710:	40020800 	.word	0x40020800
 8001714:	40020000 	.word	0x40020000
 8001718:	40020400 	.word	0x40020400

0800171c <get_data_by_polling>:
		}
	}while(1);
}


void get_data_by_polling(VL53L7CX_Configuration *p_dev){
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
	do
	{
		status = vl53l7cx_check_data_ready(&Dev, &p_data_ready);
 8001724:	492f      	ldr	r1, [pc, #188]	@ (80017e4 <get_data_by_polling+0xc8>)
 8001726:	4830      	ldr	r0, [pc, #192]	@ (80017e8 <get_data_by_polling+0xcc>)
 8001728:	f001 fd64 	bl	80031f4 <vl53l7cx_check_data_ready>
 800172c:	4603      	mov	r3, r0
 800172e:	461a      	mov	r2, r3
 8001730:	4b2e      	ldr	r3, [pc, #184]	@ (80017ec <get_data_by_polling+0xd0>)
 8001732:	601a      	str	r2, [r3, #0]
		if(p_data_ready){
 8001734:	4b2b      	ldr	r3, [pc, #172]	@ (80017e4 <get_data_by_polling+0xc8>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d04e      	beq.n	80017da <get_data_by_polling+0xbe>
			status = vl53l7cx_get_resolution(p_dev, &resolution);
 800173c:	492c      	ldr	r1, [pc, #176]	@ (80017f0 <get_data_by_polling+0xd4>)
 800173e:	6878      	ldr	r0, [r7, #4]
 8001740:	f001 ffc2 	bl	80036c8 <vl53l7cx_get_resolution>
 8001744:	4603      	mov	r3, r0
 8001746:	461a      	mov	r2, r3
 8001748:	4b28      	ldr	r3, [pc, #160]	@ (80017ec <get_data_by_polling+0xd0>)
 800174a:	601a      	str	r2, [r3, #0]
			status = vl53l7cx_get_ranging_data(p_dev, &Results);
 800174c:	4929      	ldr	r1, [pc, #164]	@ (80017f4 <get_data_by_polling+0xd8>)
 800174e:	6878      	ldr	r0, [r7, #4]
 8001750:	f001 fda0 	bl	8003294 <vl53l7cx_get_ranging_data>
 8001754:	4603      	mov	r3, r0
 8001756:	461a      	mov	r2, r3
 8001758:	4b24      	ldr	r3, [pc, #144]	@ (80017ec <get_data_by_polling+0xd0>)
 800175a:	601a      	str	r2, [r3, #0]

			for(int i = 0; i < resolution;i++){
 800175c:	2300      	movs	r3, #0
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	e031      	b.n	80017c6 <get_data_by_polling+0xaa>
				/* Print per zone results */
				printf("Zone : %2d, Nb targets : %2u, Ambient : %4lu Kcps/spads, ",
						i,
						Results.nb_target_detected[i],
 8001762:	4a24      	ldr	r2, [pc, #144]	@ (80017f4 <get_data_by_polling+0xd8>)
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	4413      	add	r3, r2
 8001768:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 800176c:	781b      	ldrb	r3, [r3, #0]
				printf("Zone : %2d, Nb targets : %2u, Ambient : %4lu Kcps/spads, ",
 800176e:	4619      	mov	r1, r3
 8001770:	4a20      	ldr	r2, [pc, #128]	@ (80017f4 <get_data_by_polling+0xd8>)
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	4413      	add	r3, r2
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	460a      	mov	r2, r1
 800177c:	68f9      	ldr	r1, [r7, #12]
 800177e:	481e      	ldr	r0, [pc, #120]	@ (80017f8 <get_data_by_polling+0xdc>)
 8001780:	f005 fb08 	bl	8006d94 <iprintf>
						Results.ambient_per_spad[i]);

				/* Print per target results */
				if(Results.nb_target_detected[i] > 0){
 8001784:	4a1b      	ldr	r2, [pc, #108]	@ (80017f4 <get_data_by_polling+0xd8>)
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	4413      	add	r3, r2
 800178a:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d012      	beq.n	80017ba <get_data_by_polling+0x9e>
					printf("Target status : %3u, Distance : %4d mm\n",
							Results.target_status[VL53L7CX_NB_TARGET_PER_ZONE * i],
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	4a17      	ldr	r2, [pc, #92]	@ (80017f4 <get_data_by_polling+0xd8>)
 8001798:	4413      	add	r3, r2
 800179a:	f893 3484 	ldrb.w	r3, [r3, #1156]	@ 0x484
					printf("Target status : %3u, Distance : %4d mm\n",
 800179e:	4619      	mov	r1, r3
							Results.distance_mm[VL53L7CX_NB_TARGET_PER_ZONE * i]);
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	4a14      	ldr	r2, [pc, #80]	@ (80017f4 <get_data_by_polling+0xd8>)
 80017a4:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	4413      	add	r3, r2
 80017ac:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
					printf("Target status : %3u, Distance : %4d mm\n",
 80017b0:	461a      	mov	r2, r3
 80017b2:	4812      	ldr	r0, [pc, #72]	@ (80017fc <get_data_by_polling+0xe0>)
 80017b4:	f005 faee 	bl	8006d94 <iprintf>
 80017b8:	e002      	b.n	80017c0 <get_data_by_polling+0xa4>
				}else{
					printf("Target status : 255, Distance : No target\n");
 80017ba:	4811      	ldr	r0, [pc, #68]	@ (8001800 <get_data_by_polling+0xe4>)
 80017bc:	f005 fb5a 	bl	8006e74 <puts>
			for(int i = 0; i < resolution;i++){
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	3301      	adds	r3, #1
 80017c4:	60fb      	str	r3, [r7, #12]
 80017c6:	4b0a      	ldr	r3, [pc, #40]	@ (80017f0 <get_data_by_polling+0xd4>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	461a      	mov	r2, r3
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	4293      	cmp	r3, r2
 80017d0:	dbc7      	blt.n	8001762 <get_data_by_polling+0x46>
				}
			}
			printf("\n");
 80017d2:	200a      	movs	r0, #10
 80017d4:	f005 faf0 	bl	8006db8 <putchar>
 80017d8:	e7a4      	b.n	8001724 <get_data_by_polling+0x8>
		}else{
			HAL_Delay(5);
 80017da:	2005      	movs	r0, #5
 80017dc:	f002 fa02 	bl	8003be4 <HAL_Delay>
		status = vl53l7cx_check_data_ready(&Dev, &p_data_ready);
 80017e0:	e7a0      	b.n	8001724 <get_data_by_polling+0x8>
 80017e2:	bf00      	nop
 80017e4:	200001e0 	.word	0x200001e0
 80017e8:	200001e4 	.word	0x200001e4
 80017ec:	200001dc 	.word	0x200001dc
 80017f0:	200011e4 	.word	0x200011e4
 80017f4:	20000c94 	.word	0x20000c94
 80017f8:	08008044 	.word	0x08008044
 80017fc:	08008080 	.word	0x08008080
 8001800:	080080a8 	.word	0x080080a8

08001804 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001808:	b672      	cpsid	i
}
 800180a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800180c:	bf00      	nop
 800180e:	e7fd      	b.n	800180c <Error_Handler+0x8>

08001810 <VL53L7CX_RdByte>:

uint8_t VL53L7CX_RdByte(
		VL53L7CX_Platform *p_platform,
		uint16_t RegisterAdress,
		uint8_t *p_value)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b088      	sub	sp, #32
 8001814:	af02      	add	r7, sp, #8
 8001816:	60f8      	str	r0, [r7, #12]
 8001818:	460b      	mov	r3, r1
 800181a:	607a      	str	r2, [r7, #4]
 800181c:	817b      	strh	r3, [r7, #10]
	uint8_t status = 0;
 800181e:	2300      	movs	r3, #0
 8001820:	75fb      	strb	r3, [r7, #23]
	uint8_t data_write[2];
	uint8_t data_read[1];

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 8001822:	897b      	ldrh	r3, [r7, #10]
 8001824:	0a1b      	lsrs	r3, r3, #8
 8001826:	b29b      	uxth	r3, r3
 8001828:	b2db      	uxtb	r3, r3
 800182a:	753b      	strb	r3, [r7, #20]
	data_write[1] = RegisterAdress & 0xFF;
 800182c:	897b      	ldrh	r3, [r7, #10]
 800182e:	b2db      	uxtb	r3, r3
 8001830:	757b      	strb	r3, [r7, #21]
	status = HAL_I2C_Master_Transmit(&hi2c1, p_platform->address, data_write, 2, 100);
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	8819      	ldrh	r1, [r3, #0]
 8001836:	f107 0214 	add.w	r2, r7, #20
 800183a:	2364      	movs	r3, #100	@ 0x64
 800183c:	9300      	str	r3, [sp, #0]
 800183e:	2302      	movs	r3, #2
 8001840:	480c      	ldr	r0, [pc, #48]	@ (8001874 <VL53L7CX_RdByte+0x64>)
 8001842:	f002 fdbb 	bl	80043bc <HAL_I2C_Master_Transmit>
 8001846:	4603      	mov	r3, r0
 8001848:	75fb      	strb	r3, [r7, #23]
	status = HAL_I2C_Master_Receive(&hi2c1, p_platform->address, data_read, 1, 100);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	8819      	ldrh	r1, [r3, #0]
 800184e:	f107 0210 	add.w	r2, r7, #16
 8001852:	2364      	movs	r3, #100	@ 0x64
 8001854:	9300      	str	r3, [sp, #0]
 8001856:	2301      	movs	r3, #1
 8001858:	4806      	ldr	r0, [pc, #24]	@ (8001874 <VL53L7CX_RdByte+0x64>)
 800185a:	f002 fead 	bl	80045b8 <HAL_I2C_Master_Receive>
 800185e:	4603      	mov	r3, r0
 8001860:	75fb      	strb	r3, [r7, #23]
	*p_value = data_read[0];
 8001862:	7c3a      	ldrb	r2, [r7, #16]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	701a      	strb	r2, [r3, #0]

	return status;
 8001868:	7dfb      	ldrb	r3, [r7, #23]
}
 800186a:	4618      	mov	r0, r3
 800186c:	3718      	adds	r7, #24
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	200000a0 	.word	0x200000a0

08001878 <VL53L7CX_WrByte>:

uint8_t VL53L7CX_WrByte(
		VL53L7CX_Platform *p_platform,
		uint16_t RegisterAdress,
		uint8_t value)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b086      	sub	sp, #24
 800187c:	af02      	add	r7, sp, #8
 800187e:	6078      	str	r0, [r7, #4]
 8001880:	460b      	mov	r3, r1
 8001882:	807b      	strh	r3, [r7, #2]
 8001884:	4613      	mov	r3, r2
 8001886:	707b      	strb	r3, [r7, #1]
	uint8_t data_write[3];
	uint8_t status = 0;
 8001888:	2300      	movs	r3, #0
 800188a:	73fb      	strb	r3, [r7, #15]

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 800188c:	887b      	ldrh	r3, [r7, #2]
 800188e:	0a1b      	lsrs	r3, r3, #8
 8001890:	b29b      	uxth	r3, r3
 8001892:	b2db      	uxtb	r3, r3
 8001894:	733b      	strb	r3, [r7, #12]
	data_write[1] = RegisterAdress & 0xFF;
 8001896:	887b      	ldrh	r3, [r7, #2]
 8001898:	b2db      	uxtb	r3, r3
 800189a:	737b      	strb	r3, [r7, #13]
	data_write[2] = value & 0xFF;
 800189c:	787b      	ldrb	r3, [r7, #1]
 800189e:	73bb      	strb	r3, [r7, #14]
	status = HAL_I2C_Master_Transmit(&hi2c1,p_platform->address, data_write, 3, 100);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	8819      	ldrh	r1, [r3, #0]
 80018a4:	f107 020c 	add.w	r2, r7, #12
 80018a8:	2364      	movs	r3, #100	@ 0x64
 80018aa:	9300      	str	r3, [sp, #0]
 80018ac:	2303      	movs	r3, #3
 80018ae:	4805      	ldr	r0, [pc, #20]	@ (80018c4 <VL53L7CX_WrByte+0x4c>)
 80018b0:	f002 fd84 	bl	80043bc <HAL_I2C_Master_Transmit>
 80018b4:	4603      	mov	r3, r0
 80018b6:	73fb      	strb	r3, [r7, #15]

	return status;
 80018b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3710      	adds	r7, #16
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	200000a0 	.word	0x200000a0

080018c8 <VL53L7CX_WrMulti>:
uint8_t VL53L7CX_WrMulti(
		VL53L7CX_Platform *p_platform,
		uint16_t RegisterAdress,
		uint8_t *p_values,
		uint32_t size)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b08a      	sub	sp, #40	@ 0x28
 80018cc:	af04      	add	r7, sp, #16
 80018ce:	60f8      	str	r0, [r7, #12]
 80018d0:	607a      	str	r2, [r7, #4]
 80018d2:	603b      	str	r3, [r7, #0]
 80018d4:	460b      	mov	r3, r1
 80018d6:	817b      	strh	r3, [r7, #10]
	uint8_t status = HAL_I2C_Mem_Write(&hi2c1, p_platform->address, RegisterAdress,
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	8819      	ldrh	r1, [r3, #0]
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	b29b      	uxth	r3, r3
 80018e0:	897a      	ldrh	r2, [r7, #10]
 80018e2:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80018e6:	9002      	str	r0, [sp, #8]
 80018e8:	9301      	str	r3, [sp, #4]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	9300      	str	r3, [sp, #0]
 80018ee:	2310      	movs	r3, #16
 80018f0:	4804      	ldr	r0, [pc, #16]	@ (8001904 <VL53L7CX_WrMulti+0x3c>)
 80018f2:	f003 f893 	bl	8004a1c <HAL_I2C_Mem_Write>
 80018f6:	4603      	mov	r3, r0
 80018f8:	75fb      	strb	r3, [r7, #23]
									I2C_MEMADD_SIZE_16BIT, p_values, size, 65535);
	return status;
 80018fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	3718      	adds	r7, #24
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	200000a0 	.word	0x200000a0

08001908 <VL53L7CX_RdMulti>:
uint8_t VL53L7CX_RdMulti(
		VL53L7CX_Platform *p_platform,
		uint16_t RegisterAdress,
		uint8_t *p_values,
		uint32_t size)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b088      	sub	sp, #32
 800190c:	af02      	add	r7, sp, #8
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	607a      	str	r2, [r7, #4]
 8001912:	603b      	str	r3, [r7, #0]
 8001914:	460b      	mov	r3, r1
 8001916:	817b      	strh	r3, [r7, #10]
	uint8_t status;
	uint8_t data_write[2];
	data_write[0] = (RegisterAdress>>8) & 0xFF;
 8001918:	897b      	ldrh	r3, [r7, #10]
 800191a:	0a1b      	lsrs	r3, r3, #8
 800191c:	b29b      	uxth	r3, r3
 800191e:	b2db      	uxtb	r3, r3
 8001920:	753b      	strb	r3, [r7, #20]
	data_write[1] = RegisterAdress & 0xFF;
 8001922:	897b      	ldrh	r3, [r7, #10]
 8001924:	b2db      	uxtb	r3, r3
 8001926:	757b      	strb	r3, [r7, #21]
	status = HAL_I2C_Master_Transmit(&hi2c1, p_platform->address, data_write, 2, 100);
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	8819      	ldrh	r1, [r3, #0]
 800192c:	f107 0214 	add.w	r2, r7, #20
 8001930:	2364      	movs	r3, #100	@ 0x64
 8001932:	9300      	str	r3, [sp, #0]
 8001934:	2302      	movs	r3, #2
 8001936:	480c      	ldr	r0, [pc, #48]	@ (8001968 <VL53L7CX_RdMulti+0x60>)
 8001938:	f002 fd40 	bl	80043bc <HAL_I2C_Master_Transmit>
 800193c:	4603      	mov	r3, r0
 800193e:	75fb      	strb	r3, [r7, #23]
	status += HAL_I2C_Master_Receive(&hi2c1, p_platform->address, p_values, size, 100);
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	8819      	ldrh	r1, [r3, #0]
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	b29b      	uxth	r3, r3
 8001948:	2264      	movs	r2, #100	@ 0x64
 800194a:	9200      	str	r2, [sp, #0]
 800194c:	687a      	ldr	r2, [r7, #4]
 800194e:	4806      	ldr	r0, [pc, #24]	@ (8001968 <VL53L7CX_RdMulti+0x60>)
 8001950:	f002 fe32 	bl	80045b8 <HAL_I2C_Master_Receive>
 8001954:	4603      	mov	r3, r0
 8001956:	461a      	mov	r2, r3
 8001958:	7dfb      	ldrb	r3, [r7, #23]
 800195a:	4413      	add	r3, r2
 800195c:	75fb      	strb	r3, [r7, #23]

	return status;
 800195e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001960:	4618      	mov	r0, r3
 8001962:	3718      	adds	r7, #24
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	200000a0 	.word	0x200000a0

0800196c <VL53L7CX_SwapBuffer>:
}

void VL53L7CX_SwapBuffer(
		uint8_t 		*buffer,
		uint16_t 	 	 size)
{
 800196c:	b480      	push	{r7}
 800196e:	b085      	sub	sp, #20
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	460b      	mov	r3, r1
 8001976:	807b      	strh	r3, [r7, #2]
	uint32_t i, tmp;

	/* Example of possible implementation using <string.h> */
	for(i = 0; i < size; i = i + 4)
 8001978:	2300      	movs	r3, #0
 800197a:	60fb      	str	r3, [r7, #12]
 800197c:	e021      	b.n	80019c2 <VL53L7CX_SwapBuffer+0x56>
	{
		tmp = (
		  buffer[i]<<24)
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	4413      	add	r3, r2
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	061a      	lsls	r2, r3, #24
		|(buffer[i+1]<<16)
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	3301      	adds	r3, #1
 800198c:	6879      	ldr	r1, [r7, #4]
 800198e:	440b      	add	r3, r1
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	041b      	lsls	r3, r3, #16
 8001994:	431a      	orrs	r2, r3
		|(buffer[i+2]<<8)
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	3302      	adds	r3, #2
 800199a:	6879      	ldr	r1, [r7, #4]
 800199c:	440b      	add	r3, r1
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	021b      	lsls	r3, r3, #8
 80019a2:	4313      	orrs	r3, r2
		|(buffer[i+3]);
 80019a4:	68fa      	ldr	r2, [r7, #12]
 80019a6:	3203      	adds	r2, #3
 80019a8:	6879      	ldr	r1, [r7, #4]
 80019aa:	440a      	add	r2, r1
 80019ac:	7812      	ldrb	r2, [r2, #0]
 80019ae:	4313      	orrs	r3, r2
		tmp = (
 80019b0:	60bb      	str	r3, [r7, #8]

		memcpy(&(buffer[i]), &tmp, 4);
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	4413      	add	r3, r2
 80019b8:	68ba      	ldr	r2, [r7, #8]
 80019ba:	601a      	str	r2, [r3, #0]
	for(i = 0; i < size; i = i + 4)
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	3304      	adds	r3, #4
 80019c0:	60fb      	str	r3, [r7, #12]
 80019c2:	887b      	ldrh	r3, [r7, #2]
 80019c4:	68fa      	ldr	r2, [r7, #12]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d3d9      	bcc.n	800197e <VL53L7CX_SwapBuffer+0x12>
	}
}
 80019ca:	bf00      	nop
 80019cc:	bf00      	nop
 80019ce:	3714      	adds	r7, #20
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr

080019d8 <VL53L7CX_WaitMs>:

uint8_t VL53L7CX_WaitMs(
		VL53L7CX_Platform *p_platform,
               uint32_t TimeMs)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
	HAL_Delay(TimeMs);
 80019e2:	6838      	ldr	r0, [r7, #0]
 80019e4:	f002 f8fe 	bl	8003be4 <HAL_Delay>
	return 0;
 80019e8:	2300      	movs	r3, #0
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
	...

080019f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019fa:	2300      	movs	r3, #0
 80019fc:	607b      	str	r3, [r7, #4]
 80019fe:	4b10      	ldr	r3, [pc, #64]	@ (8001a40 <HAL_MspInit+0x4c>)
 8001a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a02:	4a0f      	ldr	r2, [pc, #60]	@ (8001a40 <HAL_MspInit+0x4c>)
 8001a04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a08:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8001a40 <HAL_MspInit+0x4c>)
 8001a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a12:	607b      	str	r3, [r7, #4]
 8001a14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a16:	2300      	movs	r3, #0
 8001a18:	603b      	str	r3, [r7, #0]
 8001a1a:	4b09      	ldr	r3, [pc, #36]	@ (8001a40 <HAL_MspInit+0x4c>)
 8001a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a1e:	4a08      	ldr	r2, [pc, #32]	@ (8001a40 <HAL_MspInit+0x4c>)
 8001a20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a24:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a26:	4b06      	ldr	r3, [pc, #24]	@ (8001a40 <HAL_MspInit+0x4c>)
 8001a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a2e:	603b      	str	r3, [r7, #0]
 8001a30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a32:	bf00      	nop
 8001a34:	370c      	adds	r7, #12
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	40023800 	.word	0x40023800

08001a44 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b08a      	sub	sp, #40	@ 0x28
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a4c:	f107 0314 	add.w	r3, r7, #20
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	605a      	str	r2, [r3, #4]
 8001a56:	609a      	str	r2, [r3, #8]
 8001a58:	60da      	str	r2, [r3, #12]
 8001a5a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a19      	ldr	r2, [pc, #100]	@ (8001ac8 <HAL_I2C_MspInit+0x84>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d12b      	bne.n	8001abe <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a66:	2300      	movs	r3, #0
 8001a68:	613b      	str	r3, [r7, #16]
 8001a6a:	4b18      	ldr	r3, [pc, #96]	@ (8001acc <HAL_I2C_MspInit+0x88>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6e:	4a17      	ldr	r2, [pc, #92]	@ (8001acc <HAL_I2C_MspInit+0x88>)
 8001a70:	f043 0302 	orr.w	r3, r3, #2
 8001a74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a76:	4b15      	ldr	r3, [pc, #84]	@ (8001acc <HAL_I2C_MspInit+0x88>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	f003 0302 	and.w	r3, r3, #2
 8001a7e:	613b      	str	r3, [r7, #16]
 8001a80:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a82:	23c0      	movs	r3, #192	@ 0xc0
 8001a84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a86:	2312      	movs	r3, #18
 8001a88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a92:	2304      	movs	r3, #4
 8001a94:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a96:	f107 0314 	add.w	r3, r7, #20
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	480c      	ldr	r0, [pc, #48]	@ (8001ad0 <HAL_I2C_MspInit+0x8c>)
 8001a9e:	f002 f9ab 	bl	8003df8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	60fb      	str	r3, [r7, #12]
 8001aa6:	4b09      	ldr	r3, [pc, #36]	@ (8001acc <HAL_I2C_MspInit+0x88>)
 8001aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aaa:	4a08      	ldr	r2, [pc, #32]	@ (8001acc <HAL_I2C_MspInit+0x88>)
 8001aac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ab0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ab2:	4b06      	ldr	r3, [pc, #24]	@ (8001acc <HAL_I2C_MspInit+0x88>)
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ab6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001abe:	bf00      	nop
 8001ac0:	3728      	adds	r7, #40	@ 0x28
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	40005400 	.word	0x40005400
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	40020400 	.word	0x40020400

08001ad4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b08a      	sub	sp, #40	@ 0x28
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001adc:	f107 0314 	add.w	r3, r7, #20
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
 8001ae4:	605a      	str	r2, [r3, #4]
 8001ae6:	609a      	str	r2, [r3, #8]
 8001ae8:	60da      	str	r2, [r3, #12]
 8001aea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a28      	ldr	r2, [pc, #160]	@ (8001b94 <HAL_SPI_MspInit+0xc0>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d149      	bne.n	8001b8a <HAL_SPI_MspInit+0xb6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001af6:	2300      	movs	r3, #0
 8001af8:	613b      	str	r3, [r7, #16]
 8001afa:	4b27      	ldr	r3, [pc, #156]	@ (8001b98 <HAL_SPI_MspInit+0xc4>)
 8001afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001afe:	4a26      	ldr	r2, [pc, #152]	@ (8001b98 <HAL_SPI_MspInit+0xc4>)
 8001b00:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b04:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b06:	4b24      	ldr	r3, [pc, #144]	@ (8001b98 <HAL_SPI_MspInit+0xc4>)
 8001b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b0e:	613b      	str	r3, [r7, #16]
 8001b10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b12:	2300      	movs	r3, #0
 8001b14:	60fb      	str	r3, [r7, #12]
 8001b16:	4b20      	ldr	r3, [pc, #128]	@ (8001b98 <HAL_SPI_MspInit+0xc4>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b1a:	4a1f      	ldr	r2, [pc, #124]	@ (8001b98 <HAL_SPI_MspInit+0xc4>)
 8001b1c:	f043 0301 	orr.w	r3, r3, #1
 8001b20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b22:	4b1d      	ldr	r3, [pc, #116]	@ (8001b98 <HAL_SPI_MspInit+0xc4>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b26:	f003 0301 	and.w	r3, r3, #1
 8001b2a:	60fb      	str	r3, [r7, #12]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	60bb      	str	r3, [r7, #8]
 8001b32:	4b19      	ldr	r3, [pc, #100]	@ (8001b98 <HAL_SPI_MspInit+0xc4>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b36:	4a18      	ldr	r2, [pc, #96]	@ (8001b98 <HAL_SPI_MspInit+0xc4>)
 8001b38:	f043 0302 	orr.w	r3, r3, #2
 8001b3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b3e:	4b16      	ldr	r3, [pc, #88]	@ (8001b98 <HAL_SPI_MspInit+0xc4>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b42:	f003 0302 	and.w	r3, r3, #2
 8001b46:	60bb      	str	r3, [r7, #8]
 8001b48:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b4a:	23c0      	movs	r3, #192	@ 0xc0
 8001b4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b4e:	2302      	movs	r3, #2
 8001b50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b52:	2300      	movs	r3, #0
 8001b54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b56:	2303      	movs	r3, #3
 8001b58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b5a:	2305      	movs	r3, #5
 8001b5c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b5e:	f107 0314 	add.w	r3, r7, #20
 8001b62:	4619      	mov	r1, r3
 8001b64:	480d      	ldr	r0, [pc, #52]	@ (8001b9c <HAL_SPI_MspInit+0xc8>)
 8001b66:	f002 f947 	bl	8003df8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b6a:	2308      	movs	r3, #8
 8001b6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b6e:	2302      	movs	r3, #2
 8001b70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b72:	2300      	movs	r3, #0
 8001b74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b76:	2303      	movs	r3, #3
 8001b78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b7a:	2305      	movs	r3, #5
 8001b7c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b7e:	f107 0314 	add.w	r3, r7, #20
 8001b82:	4619      	mov	r1, r3
 8001b84:	4806      	ldr	r0, [pc, #24]	@ (8001ba0 <HAL_SPI_MspInit+0xcc>)
 8001b86:	f002 f937 	bl	8003df8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001b8a:	bf00      	nop
 8001b8c:	3728      	adds	r7, #40	@ 0x28
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	40013000 	.word	0x40013000
 8001b98:	40023800 	.word	0x40023800
 8001b9c:	40020000 	.word	0x40020000
 8001ba0:	40020400 	.word	0x40020400

08001ba4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b085      	sub	sp, #20
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a0b      	ldr	r2, [pc, #44]	@ (8001be0 <HAL_TIM_Base_MspInit+0x3c>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d10d      	bne.n	8001bd2 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM11_MspInit 0 */

    /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60fb      	str	r3, [r7, #12]
 8001bba:	4b0a      	ldr	r3, [pc, #40]	@ (8001be4 <HAL_TIM_Base_MspInit+0x40>)
 8001bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bbe:	4a09      	ldr	r2, [pc, #36]	@ (8001be4 <HAL_TIM_Base_MspInit+0x40>)
 8001bc0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bc6:	4b07      	ldr	r3, [pc, #28]	@ (8001be4 <HAL_TIM_Base_MspInit+0x40>)
 8001bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001bce:	60fb      	str	r3, [r7, #12]
 8001bd0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM11_MspInit 1 */

  }

}
 8001bd2:	bf00      	nop
 8001bd4:	3714      	adds	r7, #20
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	40014800 	.word	0x40014800
 8001be4:	40023800 	.word	0x40023800

08001be8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b08a      	sub	sp, #40	@ 0x28
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf0:	f107 0314 	add.w	r3, r7, #20
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	609a      	str	r2, [r3, #8]
 8001bfc:	60da      	str	r2, [r3, #12]
 8001bfe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a19      	ldr	r2, [pc, #100]	@ (8001c6c <HAL_UART_MspInit+0x84>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d12b      	bne.n	8001c62 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	613b      	str	r3, [r7, #16]
 8001c0e:	4b18      	ldr	r3, [pc, #96]	@ (8001c70 <HAL_UART_MspInit+0x88>)
 8001c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c12:	4a17      	ldr	r2, [pc, #92]	@ (8001c70 <HAL_UART_MspInit+0x88>)
 8001c14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c18:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c1a:	4b15      	ldr	r3, [pc, #84]	@ (8001c70 <HAL_UART_MspInit+0x88>)
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c22:	613b      	str	r3, [r7, #16]
 8001c24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c26:	2300      	movs	r3, #0
 8001c28:	60fb      	str	r3, [r7, #12]
 8001c2a:	4b11      	ldr	r3, [pc, #68]	@ (8001c70 <HAL_UART_MspInit+0x88>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2e:	4a10      	ldr	r2, [pc, #64]	@ (8001c70 <HAL_UART_MspInit+0x88>)
 8001c30:	f043 0301 	orr.w	r3, r3, #1
 8001c34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c36:	4b0e      	ldr	r3, [pc, #56]	@ (8001c70 <HAL_UART_MspInit+0x88>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3a:	f003 0301 	and.w	r3, r3, #1
 8001c3e:	60fb      	str	r3, [r7, #12]
 8001c40:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001c42:	230c      	movs	r3, #12
 8001c44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c46:	2302      	movs	r3, #2
 8001c48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c52:	2307      	movs	r3, #7
 8001c54:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c56:	f107 0314 	add.w	r3, r7, #20
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	4805      	ldr	r0, [pc, #20]	@ (8001c74 <HAL_UART_MspInit+0x8c>)
 8001c5e:	f002 f8cb 	bl	8003df8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001c62:	bf00      	nop
 8001c64:	3728      	adds	r7, #40	@ 0x28
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40004400 	.word	0x40004400
 8001c70:	40023800 	.word	0x40023800
 8001c74:	40020000 	.word	0x40020000

08001c78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c7c:	bf00      	nop
 8001c7e:	e7fd      	b.n	8001c7c <NMI_Handler+0x4>

08001c80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c84:	bf00      	nop
 8001c86:	e7fd      	b.n	8001c84 <HardFault_Handler+0x4>

08001c88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c8c:	bf00      	nop
 8001c8e:	e7fd      	b.n	8001c8c <MemManage_Handler+0x4>

08001c90 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c94:	bf00      	nop
 8001c96:	e7fd      	b.n	8001c94 <BusFault_Handler+0x4>

08001c98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c9c:	bf00      	nop
 8001c9e:	e7fd      	b.n	8001c9c <UsageFault_Handler+0x4>

08001ca0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ca4:	bf00      	nop
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr

08001cae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cb2:	bf00      	nop
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cc0:	bf00      	nop
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr

08001cca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cce:	f001 ff69 	bl	8003ba4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b086      	sub	sp, #24
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	60f8      	str	r0, [r7, #12]
 8001cde:	60b9      	str	r1, [r7, #8]
 8001ce0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	617b      	str	r3, [r7, #20]
 8001ce6:	e00a      	b.n	8001cfe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ce8:	f3af 8000 	nop.w
 8001cec:	4601      	mov	r1, r0
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	1c5a      	adds	r2, r3, #1
 8001cf2:	60ba      	str	r2, [r7, #8]
 8001cf4:	b2ca      	uxtb	r2, r1
 8001cf6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	617b      	str	r3, [r7, #20]
 8001cfe:	697a      	ldr	r2, [r7, #20]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	429a      	cmp	r2, r3
 8001d04:	dbf0      	blt.n	8001ce8 <_read+0x12>
  }

  return len;
 8001d06:	687b      	ldr	r3, [r7, #4]
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3718      	adds	r7, #24
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b086      	sub	sp, #24
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	60f8      	str	r0, [r7, #12]
 8001d18:	60b9      	str	r1, [r7, #8]
 8001d1a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	617b      	str	r3, [r7, #20]
 8001d20:	e009      	b.n	8001d36 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	1c5a      	adds	r2, r3, #1
 8001d26:	60ba      	str	r2, [r7, #8]
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	3301      	adds	r3, #1
 8001d34:	617b      	str	r3, [r7, #20]
 8001d36:	697a      	ldr	r2, [r7, #20]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	dbf1      	blt.n	8001d22 <_write+0x12>
  }
  return len;
 8001d3e:	687b      	ldr	r3, [r7, #4]
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3718      	adds	r7, #24
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <_close>:

int _close(int file)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d50:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d70:	605a      	str	r2, [r3, #4]
  return 0;
 8001d72:	2300      	movs	r3, #0
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <_isatty>:

int _isatty(int file)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d88:	2301      	movs	r3, #1
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr

08001d96 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d96:	b480      	push	{r7}
 8001d98:	b085      	sub	sp, #20
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	60f8      	str	r0, [r7, #12]
 8001d9e:	60b9      	str	r1, [r7, #8]
 8001da0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001da2:	2300      	movs	r3, #0
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3714      	adds	r7, #20
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b086      	sub	sp, #24
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001db8:	4a14      	ldr	r2, [pc, #80]	@ (8001e0c <_sbrk+0x5c>)
 8001dba:	4b15      	ldr	r3, [pc, #84]	@ (8001e10 <_sbrk+0x60>)
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dc4:	4b13      	ldr	r3, [pc, #76]	@ (8001e14 <_sbrk+0x64>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d102      	bne.n	8001dd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dcc:	4b11      	ldr	r3, [pc, #68]	@ (8001e14 <_sbrk+0x64>)
 8001dce:	4a12      	ldr	r2, [pc, #72]	@ (8001e18 <_sbrk+0x68>)
 8001dd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dd2:	4b10      	ldr	r3, [pc, #64]	@ (8001e14 <_sbrk+0x64>)
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4413      	add	r3, r2
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d207      	bcs.n	8001df0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001de0:	f005 f9ac 	bl	800713c <__errno>
 8001de4:	4603      	mov	r3, r0
 8001de6:	220c      	movs	r2, #12
 8001de8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001dee:	e009      	b.n	8001e04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001df0:	4b08      	ldr	r3, [pc, #32]	@ (8001e14 <_sbrk+0x64>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001df6:	4b07      	ldr	r3, [pc, #28]	@ (8001e14 <_sbrk+0x64>)
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	4a05      	ldr	r2, [pc, #20]	@ (8001e14 <_sbrk+0x64>)
 8001e00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e02:	68fb      	ldr	r3, [r7, #12]
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3718      	adds	r7, #24
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	20018000 	.word	0x20018000
 8001e10:	00000400 	.word	0x00000400
 8001e14:	200011e8 	.word	0x200011e8
 8001e18:	20001340 	.word	0x20001340

08001e1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e20:	4b06      	ldr	r3, [pc, #24]	@ (8001e3c <SystemInit+0x20>)
 8001e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e26:	4a05      	ldr	r2, [pc, #20]	@ (8001e3c <SystemInit+0x20>)
 8001e28:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e30:	bf00      	nop
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	e000ed00 	.word	0xe000ed00

08001e40 <_vl53l7cx_poll_for_answer>:
		uint8_t					size,
		uint8_t					pos,
		uint16_t				address,
		uint8_t					mask,
		uint8_t					expected_value)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b084      	sub	sp, #16
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	4608      	mov	r0, r1
 8001e4a:	4611      	mov	r1, r2
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	4603      	mov	r3, r0
 8001e50:	70fb      	strb	r3, [r7, #3]
 8001e52:	460b      	mov	r3, r1
 8001e54:	70bb      	strb	r3, [r7, #2]
 8001e56:	4613      	mov	r3, r2
 8001e58:	803b      	strh	r3, [r7, #0]
	uint8_t status = VL53L7CX_STATUS_OK;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	73fb      	strb	r3, [r7, #15]
	uint8_t timeout = 0;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	73bb      	strb	r3, [r7, #14]

	do {
		status |= VL53L7CX_RdMulti(&(p_dev->platform), address,
 8001e62:	6878      	ldr	r0, [r7, #4]
				p_dev->temp_buffer, size);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
		status |= VL53L7CX_RdMulti(&(p_dev->platform), address,
 8001e6a:	78fb      	ldrb	r3, [r7, #3]
 8001e6c:	8839      	ldrh	r1, [r7, #0]
 8001e6e:	f7ff fd4b 	bl	8001908 <VL53L7CX_RdMulti>
 8001e72:	4603      	mov	r3, r0
 8001e74:	461a      	mov	r2, r3
 8001e76:	7bfb      	ldrb	r3, [r7, #15]
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	73fb      	strb	r3, [r7, #15]
		status |= VL53L7CX_WaitMs(&(p_dev->platform), 10);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	210a      	movs	r1, #10
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7ff fda9 	bl	80019d8 <VL53L7CX_WaitMs>
 8001e86:	4603      	mov	r3, r0
 8001e88:	461a      	mov	r2, r3
 8001e8a:	7bfb      	ldrb	r3, [r7, #15]
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	73fb      	strb	r3, [r7, #15]

		if(timeout >= (uint8_t)200)	/* 2s timeout */
 8001e90:	7bbb      	ldrb	r3, [r7, #14]
 8001e92:	2bc7      	cmp	r3, #199	@ 0xc7
 8001e94:	d904      	bls.n	8001ea0 <_vl53l7cx_poll_for_answer+0x60>
		{
			status |= (uint8_t)VL53L7CX_STATUS_TIMEOUT_ERROR;
 8001e96:	7bfb      	ldrb	r3, [r7, #15]
 8001e98:	f043 0301 	orr.w	r3, r3, #1
 8001e9c:	73fb      	strb	r3, [r7, #15]
			break;
 8001e9e:	e01a      	b.n	8001ed6 <_vl53l7cx_poll_for_answer+0x96>
		}else if((size >= (uint8_t)4) 
 8001ea0:	78fb      	ldrb	r3, [r7, #3]
 8001ea2:	2b03      	cmp	r3, #3
 8001ea4:	d909      	bls.n	8001eba <_vl53l7cx_poll_for_answer+0x7a>
                         && (p_dev->temp_buffer[2] >= (uint8_t)0x7f))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	f893 3502 	ldrb.w	r3, [r3, #1282]	@ 0x502
 8001eac:	2b7e      	cmp	r3, #126	@ 0x7e
 8001eae:	d904      	bls.n	8001eba <_vl53l7cx_poll_for_answer+0x7a>
		{
			status |= VL53L7CX_MCU_ERROR;
 8001eb0:	7bfb      	ldrb	r3, [r7, #15]
 8001eb2:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8001eb6:	73fb      	strb	r3, [r7, #15]
			break;
 8001eb8:	e00d      	b.n	8001ed6 <_vl53l7cx_poll_for_answer+0x96>
		}
		else
		{
			timeout++;
 8001eba:	7bbb      	ldrb	r3, [r7, #14]
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	73bb      	strb	r3, [r7, #14]
		}
	}while ((p_dev->temp_buffer[pos] & mask) != expected_value);
 8001ec0:	78bb      	ldrb	r3, [r7, #2]
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	4413      	add	r3, r2
 8001ec6:	f893 2500 	ldrb.w	r2, [r3, #1280]	@ 0x500
 8001eca:	7e3b      	ldrb	r3, [r7, #24]
 8001ecc:	4013      	ands	r3, r2
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	7f3a      	ldrb	r2, [r7, #28]
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d1c5      	bne.n	8001e62 <_vl53l7cx_poll_for_answer+0x22>

	return status;
 8001ed6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3710      	adds	r7, #16
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <_vl53l7cx_poll_for_mcu_boot>:
 * Inner function, not available outside this file. This function is used to
 * wait for the MCU to boot.
 */
static uint8_t _vl53l7cx_poll_for_mcu_boot(
              VL53L7CX_Configuration      *p_dev)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
   uint8_t go2_status0, go2_status1, status = VL53L7CX_STATUS_OK;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	73fb      	strb	r3, [r7, #15]
   uint16_t timeout = 0;
 8001eec:	2300      	movs	r3, #0
 8001eee:	81bb      	strh	r3, [r7, #12]

   do {
		status |= VL53L7CX_RdByte(&(p_dev->platform), 0x06, &go2_status0);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	f107 020b 	add.w	r2, r7, #11
 8001ef6:	2106      	movs	r1, #6
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7ff fc89 	bl	8001810 <VL53L7CX_RdByte>
 8001efe:	4603      	mov	r3, r0
 8001f00:	461a      	mov	r2, r3
 8001f02:	7bfb      	ldrb	r3, [r7, #15]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	73fb      	strb	r3, [r7, #15]
		if((go2_status0 & (uint8_t)0x80) != (uint8_t)0){
 8001f08:	7afb      	ldrb	r3, [r7, #11]
 8001f0a:	b25b      	sxtb	r3, r3
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	da10      	bge.n	8001f32 <_vl53l7cx_poll_for_mcu_boot+0x52>
			status |= VL53L7CX_RdByte(&(p_dev->platform), 0x07, &go2_status1);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	f107 020a 	add.w	r2, r7, #10
 8001f16:	2107      	movs	r1, #7
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f7ff fc79 	bl	8001810 <VL53L7CX_RdByte>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	461a      	mov	r2, r3
 8001f22:	7bfb      	ldrb	r3, [r7, #15]
 8001f24:	4313      	orrs	r3, r2
 8001f26:	73fb      	strb	r3, [r7, #15]
			status |= go2_status1;
 8001f28:	7aba      	ldrb	r2, [r7, #10]
 8001f2a:	7bfb      	ldrb	r3, [r7, #15]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	73fb      	strb	r3, [r7, #15]
			break;
 8001f30:	e012      	b.n	8001f58 <_vl53l7cx_poll_for_mcu_boot+0x78>
		}
		(void)VL53L7CX_WaitMs(&(p_dev->platform), 1);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2101      	movs	r1, #1
 8001f36:	4618      	mov	r0, r3
 8001f38:	f7ff fd4e 	bl	80019d8 <VL53L7CX_WaitMs>
		timeout++;
 8001f3c:	89bb      	ldrh	r3, [r7, #12]
 8001f3e:	3301      	adds	r3, #1
 8001f40:	81bb      	strh	r3, [r7, #12]

		if((go2_status0 & (uint8_t)0x1) != (uint8_t)0){
 8001f42:	7afb      	ldrb	r3, [r7, #11]
 8001f44:	f003 0301 	and.w	r3, r3, #1
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d104      	bne.n	8001f56 <_vl53l7cx_poll_for_mcu_boot+0x76>
			break;
		}

	}while (timeout < (uint16_t)500);
 8001f4c:	89bb      	ldrh	r3, [r7, #12]
 8001f4e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001f52:	d3cd      	bcc.n	8001ef0 <_vl53l7cx_poll_for_mcu_boot+0x10>
 8001f54:	e000      	b.n	8001f58 <_vl53l7cx_poll_for_mcu_boot+0x78>
			break;
 8001f56:	bf00      	nop

   return status;
 8001f58:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3710      	adds	r7, #16
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
	...

08001f64 <_vl53l7cx_send_offset_data>:
 */

static uint8_t _vl53l7cx_send_offset_data(
		VL53L7CX_Configuration		*p_dev,
		uint8_t						resolution)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b0ea      	sub	sp, #424	@ 0x1a8
 8001f68:	af02      	add	r7, sp, #8
 8001f6a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001f6e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001f72:	6018      	str	r0, [r3, #0]
 8001f74:	460a      	mov	r2, r1
 8001f76:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001f7a:	f2a3 139d 	subw	r3, r3, #413	@ 0x19d
 8001f7e:	701a      	strb	r2, [r3, #0]
	uint8_t status = VL53L7CX_STATUS_OK;
 8001f80:	2300      	movs	r3, #0
 8001f82:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
	uint32_t signal_grid[64];
	int16_t range_grid[64];
	uint8_t dss_4x4[] = {0x0F, 0x04, 0x04, 0x00, 0x08, 0x10, 0x10, 0x07};
 8001f86:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001f8a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001f8e:	4ad9      	ldr	r2, [pc, #868]	@ (80022f4 <_vl53l7cx_send_offset_data+0x390>)
 8001f90:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f94:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0F, 0x03, 0x01, 0x01, 0xE4};
 8001f98:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001f9c:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001fa0:	4ad5      	ldr	r2, [pc, #852]	@ (80022f8 <_vl53l7cx_send_offset_data+0x394>)
 8001fa2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001fa6:	e883 0003 	stmia.w	r3, {r0, r1}
	int8_t i, j;
	uint16_t k;

	(void)memcpy(p_dev->temp_buffer,
 8001faa:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001fae:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f503 60a0 	add.w	r0, r3, #1280	@ 0x500
               p_dev->offset_data, VL53L7CX_OFFSET_BUFFER_SIZE);
 8001fb8:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001fbc:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	3310      	adds	r3, #16
	(void)memcpy(p_dev->temp_buffer,
 8001fc4:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8001fc8:	4619      	mov	r1, r3
 8001fca:	f005 f8e4 	bl	8007196 <memcpy>

	/* Data extrapolation is required for 4X4 offset */
	if(resolution == (uint8_t)VL53L7CX_RESOLUTION_4X4){
 8001fce:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001fd2:	f2a3 139d 	subw	r3, r3, #413	@ 0x19d
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	2b10      	cmp	r3, #16
 8001fda:	f040 8122 	bne.w	8002222 <_vl53l7cx_send_offset_data+0x2be>
		(void)memcpy(&(p_dev->temp_buffer[0x10]), dss_4x4, sizeof(dss_4x4));
 8001fde:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001fe2:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f503 62a2 	add.w	r2, r3, #1296	@ 0x510
 8001fec:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001ff0:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001ff4:	cb03      	ldmia	r3!, {r0, r1}
 8001ff6:	6010      	str	r0, [r2, #0]
 8001ff8:	6051      	str	r1, [r2, #4]
		VL53L7CX_SwapBuffer(p_dev->temp_buffer, VL53L7CX_OFFSET_BUFFER_SIZE);
 8001ffa:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001ffe:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002008:	f44f 71f4 	mov.w	r1, #488	@ 0x1e8
 800200c:	4618      	mov	r0, r3
 800200e:	f7ff fcad 	bl	800196c <VL53L7CX_SwapBuffer>
		(void)memcpy(signal_grid,&(p_dev->temp_buffer[0x3C]),
 8002012:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8002016:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f203 513c 	addw	r1, r3, #1340	@ 0x53c
 8002020:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8002024:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002028:	4618      	mov	r0, r3
 800202a:	f005 f8b4 	bl	8007196 <memcpy>
			sizeof(signal_grid));
		(void)memcpy(range_grid,&(p_dev->temp_buffer[0x140]),
 800202e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8002032:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f503 61c8 	add.w	r1, r3, #1600	@ 0x640
 800203c:	f107 0318 	add.w	r3, r7, #24
 8002040:	2280      	movs	r2, #128	@ 0x80
 8002042:	4618      	mov	r0, r3
 8002044:	f005 f8a7 	bl	8007196 <memcpy>
			sizeof(range_grid));

		for (j = 0; j < (int8_t)4; j++)
 8002048:	2300      	movs	r3, #0
 800204a:	f887 319e 	strb.w	r3, [r7, #414]	@ 0x19e
 800204e:	e0ac      	b.n	80021aa <_vl53l7cx_send_offset_data+0x246>
		{
			for (i = 0; i < (int8_t)4 ; i++)
 8002050:	2300      	movs	r3, #0
 8002052:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
 8002056:	e09c      	b.n	8002192 <_vl53l7cx_send_offset_data+0x22e>
			{
				signal_grid[i+(4*j)] =
				(signal_grid[(2*i)+(16*j)+ (int8_t)0]
 8002058:	f997 219f 	ldrsb.w	r2, [r7, #415]	@ 0x19f
 800205c:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8002060:	00db      	lsls	r3, r3, #3
 8002062:	4413      	add	r3, r2
 8002064:	005a      	lsls	r2, r3, #1
 8002066:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800206a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800206e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
				+ signal_grid[(2*i)+(16*j)+(int8_t)1]
 8002072:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 8002076:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 800207a:	00db      	lsls	r3, r3, #3
 800207c:	440b      	add	r3, r1
 800207e:	005b      	lsls	r3, r3, #1
 8002080:	1c59      	adds	r1, r3, #1
 8002082:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8002086:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800208a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800208e:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+(int8_t)8]
 8002090:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 8002094:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8002098:	00db      	lsls	r3, r3, #3
 800209a:	440b      	add	r3, r1
 800209c:	3304      	adds	r3, #4
 800209e:	0059      	lsls	r1, r3, #1
 80020a0:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80020a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80020a8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80020ac:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+(int8_t)9])
 80020ae:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 80020b2:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 80020b6:	00db      	lsls	r3, r3, #3
 80020b8:	440b      	add	r3, r1
 80020ba:	005b      	lsls	r3, r3, #1
 80020bc:	f103 0109 	add.w	r1, r3, #9
 80020c0:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80020c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80020c8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80020cc:	4413      	add	r3, r2
				signal_grid[i+(4*j)] =
 80020ce:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 80020d2:	f997 219e 	ldrsb.w	r2, [r7, #414]	@ 0x19e
 80020d6:	0092      	lsls	r2, r2, #2
 80020d8:	440a      	add	r2, r1
                                  /(uint32_t)4;
 80020da:	0899      	lsrs	r1, r3, #2
				signal_grid[i+(4*j)] =
 80020dc:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80020e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80020e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				range_grid[i+(4*j)] =
				(range_grid[(2*i)+(16*j)]
 80020e8:	f997 219f 	ldrsb.w	r2, [r7, #415]	@ 0x19f
 80020ec:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 80020f0:	00db      	lsls	r3, r3, #3
 80020f2:	4413      	add	r3, r2
 80020f4:	005a      	lsls	r2, r3, #1
 80020f6:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80020fa:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80020fe:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8002102:	4619      	mov	r1, r3
				+ range_grid[(2*i)+(16*j)+1]
 8002104:	f997 219f 	ldrsb.w	r2, [r7, #415]	@ 0x19f
 8002108:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 800210c:	00db      	lsls	r3, r3, #3
 800210e:	4413      	add	r3, r2
 8002110:	005b      	lsls	r3, r3, #1
 8002112:	1c5a      	adds	r2, r3, #1
 8002114:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8002118:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800211c:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8002120:	440b      	add	r3, r1
				+ range_grid[(2*i)+(16*j)+8]
 8002122:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 8002126:	f997 219e 	ldrsb.w	r2, [r7, #414]	@ 0x19e
 800212a:	00d2      	lsls	r2, r2, #3
 800212c:	440a      	add	r2, r1
 800212e:	3204      	adds	r2, #4
 8002130:	0051      	lsls	r1, r2, #1
 8002132:	f507 72d0 	add.w	r2, r7, #416	@ 0x1a0
 8002136:	f5a2 72c4 	sub.w	r2, r2, #392	@ 0x188
 800213a:	f932 2011 	ldrsh.w	r2, [r2, r1, lsl #1]
 800213e:	4413      	add	r3, r2
				+ range_grid[(2*i)+(16*j)+9])
 8002140:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 8002144:	f997 219e 	ldrsb.w	r2, [r7, #414]	@ 0x19e
 8002148:	00d2      	lsls	r2, r2, #3
 800214a:	440a      	add	r2, r1
 800214c:	0052      	lsls	r2, r2, #1
 800214e:	f102 0109 	add.w	r1, r2, #9
 8002152:	f507 72d0 	add.w	r2, r7, #416	@ 0x1a0
 8002156:	f5a2 72c4 	sub.w	r2, r2, #392	@ 0x188
 800215a:	f932 2011 	ldrsh.w	r2, [r2, r1, lsl #1]
 800215e:	4413      	add	r3, r2
                                  /(int16_t)4;
 8002160:	2b00      	cmp	r3, #0
 8002162:	da00      	bge.n	8002166 <_vl53l7cx_send_offset_data+0x202>
 8002164:	3303      	adds	r3, #3
 8002166:	109b      	asrs	r3, r3, #2
 8002168:	4619      	mov	r1, r3
				range_grid[i+(4*j)] =
 800216a:	f997 219f 	ldrsb.w	r2, [r7, #415]	@ 0x19f
 800216e:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	441a      	add	r2, r3
 8002176:	b209      	sxth	r1, r1
 8002178:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800217c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002180:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for (i = 0; i < (int8_t)4 ; i++)
 8002184:	f997 319f 	ldrsb.w	r3, [r7, #415]	@ 0x19f
 8002188:	b2db      	uxtb	r3, r3
 800218a:	3301      	adds	r3, #1
 800218c:	b2db      	uxtb	r3, r3
 800218e:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
 8002192:	f997 319f 	ldrsb.w	r3, [r7, #415]	@ 0x19f
 8002196:	2b03      	cmp	r3, #3
 8002198:	f77f af5e 	ble.w	8002058 <_vl53l7cx_send_offset_data+0xf4>
		for (j = 0; j < (int8_t)4; j++)
 800219c:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	3301      	adds	r3, #1
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	f887 319e 	strb.w	r3, [r7, #414]	@ 0x19e
 80021aa:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 80021ae:	2b03      	cmp	r3, #3
 80021b0:	f77f af4e 	ble.w	8002050 <_vl53l7cx_send_offset_data+0xec>
			}
		}
	    (void)memset(&range_grid[0x10], 0, (uint16_t)96);
 80021b4:	f107 0318 	add.w	r3, r7, #24
 80021b8:	3320      	adds	r3, #32
 80021ba:	2260      	movs	r2, #96	@ 0x60
 80021bc:	2100      	movs	r1, #0
 80021be:	4618      	mov	r0, r3
 80021c0:	f004 ff6e 	bl	80070a0 <memset>
	    (void)memset(&signal_grid[0x10], 0, (uint16_t)192);
 80021c4:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 80021c8:	3340      	adds	r3, #64	@ 0x40
 80021ca:	22c0      	movs	r2, #192	@ 0xc0
 80021cc:	2100      	movs	r1, #0
 80021ce:	4618      	mov	r0, r3
 80021d0:	f004 ff66 	bl	80070a0 <memset>
            (void)memcpy(&(p_dev->temp_buffer[0x3C]),
 80021d4:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80021d8:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f203 533c 	addw	r3, r3, #1340	@ 0x53c
 80021e2:	f107 0198 	add.w	r1, r7, #152	@ 0x98
 80021e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80021ea:	4618      	mov	r0, r3
 80021ec:	f004 ffd3 	bl	8007196 <memcpy>
		signal_grid, sizeof(signal_grid));
            (void)memcpy(&(p_dev->temp_buffer[0x140]),
 80021f0:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80021f4:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 80021fe:	f107 0118 	add.w	r1, r7, #24
 8002202:	2280      	movs	r2, #128	@ 0x80
 8002204:	4618      	mov	r0, r3
 8002206:	f004 ffc6 	bl	8007196 <memcpy>
		range_grid, sizeof(range_grid));
            VL53L7CX_SwapBuffer(p_dev->temp_buffer, VL53L7CX_OFFSET_BUFFER_SIZE);
 800220a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800220e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002218:	f44f 71f4 	mov.w	r1, #488	@ 0x1e8
 800221c:	4618      	mov	r0, r3
 800221e:	f7ff fba5 	bl	800196c <VL53L7CX_SwapBuffer>
	}

	for(k = 0; k < (VL53L7CX_OFFSET_BUFFER_SIZE - (uint16_t)4); k++)
 8002222:	2300      	movs	r3, #0
 8002224:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c
 8002228:	e01b      	b.n	8002262 <_vl53l7cx_send_offset_data+0x2fe>
	{
		p_dev->temp_buffer[k] = p_dev->temp_buffer[k + (uint16_t)8];
 800222a:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 800222e:	f103 0208 	add.w	r2, r3, #8
 8002232:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 8002236:	f507 71d0 	add.w	r1, r7, #416	@ 0x1a0
 800223a:	f5a1 71ce 	sub.w	r1, r1, #412	@ 0x19c
 800223e:	6809      	ldr	r1, [r1, #0]
 8002240:	440a      	add	r2, r1
 8002242:	f892 1500 	ldrb.w	r1, [r2, #1280]	@ 0x500
 8002246:	f507 72d0 	add.w	r2, r7, #416	@ 0x1a0
 800224a:	f5a2 72ce 	sub.w	r2, r2, #412	@ 0x19c
 800224e:	6812      	ldr	r2, [r2, #0]
 8002250:	4413      	add	r3, r2
 8002252:	460a      	mov	r2, r1
 8002254:	f883 2500 	strb.w	r2, [r3, #1280]	@ 0x500
	for(k = 0; k < (VL53L7CX_OFFSET_BUFFER_SIZE - (uint16_t)4); k++)
 8002258:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 800225c:	3301      	adds	r3, #1
 800225e:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c
 8002262:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 8002266:	f5b3 7ff2 	cmp.w	r3, #484	@ 0x1e4
 800226a:	d3de      	bcc.n	800222a <_vl53l7cx_send_offset_data+0x2c6>
	}

	(void)memcpy(&(p_dev->temp_buffer[0x1E0]), footer, 8);
 800226c:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8002270:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f503 62dc 	add.w	r2, r3, #1760	@ 0x6e0
 800227a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800227e:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002282:	cb03      	ldmia	r3!, {r0, r1}
 8002284:	6010      	str	r0, [r2, #0]
 8002286:	6051      	str	r1, [r2, #4]
	status |= VL53L7CX_WrMulti(&(p_dev->platform), 0x2e18, p_dev->temp_buffer,
 8002288:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800228c:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002290:	6818      	ldr	r0, [r3, #0]
 8002292:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8002296:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
 80022a0:	f44f 73f4 	mov.w	r3, #488	@ 0x1e8
 80022a4:	f642 6118 	movw	r1, #11800	@ 0x2e18
 80022a8:	f7ff fb0e 	bl	80018c8 <VL53L7CX_WrMulti>
 80022ac:	4603      	mov	r3, r0
 80022ae:	461a      	mov	r2, r3
 80022b0:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 80022b4:	4313      	orrs	r3, r2
 80022b6:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		VL53L7CX_OFFSET_BUFFER_SIZE);
	status |=_vl53l7cx_poll_for_answer(p_dev, 4, 1,
 80022ba:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80022be:	f5a3 70ce 	sub.w	r0, r3, #412	@ 0x19c
 80022c2:	2303      	movs	r3, #3
 80022c4:	9301      	str	r3, [sp, #4]
 80022c6:	23ff      	movs	r3, #255	@ 0xff
 80022c8:	9300      	str	r3, [sp, #0]
 80022ca:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 80022ce:	2201      	movs	r2, #1
 80022d0:	2104      	movs	r1, #4
 80022d2:	6800      	ldr	r0, [r0, #0]
 80022d4:	f7ff fdb4 	bl	8001e40 <_vl53l7cx_poll_for_answer>
 80022d8:	4603      	mov	r3, r0
 80022da:	461a      	mov	r2, r3
 80022dc:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 80022e0:	4313      	orrs	r3, r2
 80022e2:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		VL53L7CX_UI_CMD_STATUS, 0xff, 0x03);

	return status;
 80022e6:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	f507 77d0 	add.w	r7, r7, #416	@ 0x1a0
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	080080d4 	.word	0x080080d4
 80022f8:	080080dc 	.word	0x080080dc

080022fc <_vl53l7cx_send_xtalk_data>:
 */

static uint8_t _vl53l7cx_send_xtalk_data(
		VL53L7CX_Configuration		*p_dev,
		uint8_t				resolution)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b0ca      	sub	sp, #296	@ 0x128
 8002300:	af02      	add	r7, sp, #8
 8002302:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002306:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800230a:	6018      	str	r0, [r3, #0]
 800230c:	460a      	mov	r2, r1
 800230e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002312:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 8002316:	701a      	strb	r2, [r3, #0]
	uint8_t status = VL53L7CX_STATUS_OK;
 8002318:	2300      	movs	r3, #0
 800231a:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
	uint8_t res4x4[] = {0x0F, 0x04, 0x04, 0x17, 0x08, 0x10, 0x10, 0x07};
 800231e:	4a9a      	ldr	r2, [pc, #616]	@ (8002588 <_vl53l7cx_send_xtalk_data+0x28c>)
 8002320:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8002324:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002328:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t dss_4x4[] = {0x00, 0x78, 0x00, 0x08, 0x00, 0x00, 0x00, 0x08};
 800232c:	4a97      	ldr	r2, [pc, #604]	@ (800258c <_vl53l7cx_send_xtalk_data+0x290>)
 800232e:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8002332:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002336:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t profile_4x4[] = {0xA0, 0xFC, 0x01, 0x00};
 800233a:	4b95      	ldr	r3, [pc, #596]	@ (8002590 <_vl53l7cx_send_xtalk_data+0x294>)
 800233c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
	uint32_t signal_grid[64];
	int8_t i, j;

	(void)memcpy(p_dev->temp_buffer, &(p_dev->xtalk_data[0]),
 8002340:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002344:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f503 60a0 	add.w	r0, r3, #1280	@ 0x500
 800234e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002352:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 800235c:	f44f 7242 	mov.w	r2, #776	@ 0x308
 8002360:	4619      	mov	r1, r3
 8002362:	f004 ff18 	bl	8007196 <memcpy>
		VL53L7CX_XTALK_BUFFER_SIZE);

	/* Data extrapolation is required for 4X4 Xtalk */
	if(resolution == (uint8_t)VL53L7CX_RESOLUTION_4X4)
 8002366:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800236a:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	2b10      	cmp	r3, #16
 8002372:	f040 80d2 	bne.w	800251a <_vl53l7cx_send_xtalk_data+0x21e>
	{
		(void)memcpy(&(p_dev->temp_buffer[0x8]),
 8002376:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800237a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f503 63a1 	add.w	r3, r3, #1288	@ 0x508
 8002384:	461a      	mov	r2, r3
 8002386:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800238a:	cb03      	ldmia	r3!, {r0, r1}
 800238c:	6010      	str	r0, [r2, #0]
 800238e:	6051      	str	r1, [r2, #4]
			res4x4, sizeof(res4x4));
		(void)memcpy(&(p_dev->temp_buffer[0x020]),
 8002390:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002394:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f503 63a4 	add.w	r3, r3, #1312	@ 0x520
 800239e:	461a      	mov	r2, r3
 80023a0:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80023a4:	cb03      	ldmia	r3!, {r0, r1}
 80023a6:	6010      	str	r0, [r2, #0]
 80023a8:	6051      	str	r1, [r2, #4]
			dss_4x4, sizeof(dss_4x4));

		VL53L7CX_SwapBuffer(p_dev->temp_buffer, VL53L7CX_XTALK_BUFFER_SIZE);
 80023aa:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80023ae:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80023b8:	f44f 7142 	mov.w	r1, #776	@ 0x308
 80023bc:	4618      	mov	r0, r3
 80023be:	f7ff fad5 	bl	800196c <VL53L7CX_SwapBuffer>
		(void)memcpy(signal_grid, &(p_dev->temp_buffer[0x34]),
 80023c2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80023c6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f203 5134 	addw	r1, r3, #1332	@ 0x534
 80023d0:	f107 0308 	add.w	r3, r7, #8
 80023d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80023d8:	4618      	mov	r0, r3
 80023da:	f004 fedc 	bl	8007196 <memcpy>
			sizeof(signal_grid));

		for (j = 0; j < (int8_t)4; j++)
 80023de:	2300      	movs	r3, #0
 80023e0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 80023e4:	e05d      	b.n	80024a2 <_vl53l7cx_send_xtalk_data+0x1a6>
		{
			for (i = 0; i < (int8_t)4 ; i++)
 80023e6:	2300      	movs	r3, #0
 80023e8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
 80023ec:	e04e      	b.n	800248c <_vl53l7cx_send_xtalk_data+0x190>
			{
				signal_grid[i+(4*j)] =
				(signal_grid[(2*i)+(16*j)+0]
 80023ee:	f997 211f 	ldrsb.w	r2, [r7, #287]	@ 0x11f
 80023f2:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 80023f6:	00db      	lsls	r3, r3, #3
 80023f8:	4413      	add	r3, r2
 80023fa:	005a      	lsls	r2, r3, #1
 80023fc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002400:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002404:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
				+ signal_grid[(2*i)+(16*j)+1]
 8002408:	f997 111f 	ldrsb.w	r1, [r7, #287]	@ 0x11f
 800240c:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 8002410:	00db      	lsls	r3, r3, #3
 8002412:	440b      	add	r3, r1
 8002414:	005b      	lsls	r3, r3, #1
 8002416:	1c59      	adds	r1, r3, #1
 8002418:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800241c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002420:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002424:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+8]
 8002426:	f997 111f 	ldrsb.w	r1, [r7, #287]	@ 0x11f
 800242a:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 800242e:	00db      	lsls	r3, r3, #3
 8002430:	440b      	add	r3, r1
 8002432:	3304      	adds	r3, #4
 8002434:	0059      	lsls	r1, r3, #1
 8002436:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800243a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800243e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002442:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+9])/(uint32_t)4;
 8002444:	f997 111f 	ldrsb.w	r1, [r7, #287]	@ 0x11f
 8002448:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 800244c:	00db      	lsls	r3, r3, #3
 800244e:	440b      	add	r3, r1
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	f103 0109 	add.w	r1, r3, #9
 8002456:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800245a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800245e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002462:	4413      	add	r3, r2
				signal_grid[i+(4*j)] =
 8002464:	f997 111f 	ldrsb.w	r1, [r7, #287]	@ 0x11f
 8002468:	f997 211e 	ldrsb.w	r2, [r7, #286]	@ 0x11e
 800246c:	0092      	lsls	r2, r2, #2
 800246e:	440a      	add	r2, r1
				+ signal_grid[(2*i)+(16*j)+9])/(uint32_t)4;
 8002470:	0899      	lsrs	r1, r3, #2
				signal_grid[i+(4*j)] =
 8002472:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002476:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800247a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for (i = 0; i < (int8_t)4 ; i++)
 800247e:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 8002482:	b2db      	uxtb	r3, r3
 8002484:	3301      	adds	r3, #1
 8002486:	b2db      	uxtb	r3, r3
 8002488:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
 800248c:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 8002490:	2b03      	cmp	r3, #3
 8002492:	ddac      	ble.n	80023ee <_vl53l7cx_send_xtalk_data+0xf2>
		for (j = 0; j < (int8_t)4; j++)
 8002494:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 8002498:	b2db      	uxtb	r3, r3
 800249a:	3301      	adds	r3, #1
 800249c:	b2db      	uxtb	r3, r3
 800249e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 80024a2:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 80024a6:	2b03      	cmp	r3, #3
 80024a8:	dd9d      	ble.n	80023e6 <_vl53l7cx_send_xtalk_data+0xea>
			}
		}
	    (void)memset(&signal_grid[0x10], 0, (uint32_t)192);
 80024aa:	f107 0308 	add.w	r3, r7, #8
 80024ae:	3340      	adds	r3, #64	@ 0x40
 80024b0:	22c0      	movs	r2, #192	@ 0xc0
 80024b2:	2100      	movs	r1, #0
 80024b4:	4618      	mov	r0, r3
 80024b6:	f004 fdf3 	bl	80070a0 <memset>
	    (void)memcpy(&(p_dev->temp_buffer[0x34]),
 80024ba:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80024be:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f203 5334 	addw	r3, r3, #1332	@ 0x534
 80024c8:	f107 0108 	add.w	r1, r7, #8
 80024cc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80024d0:	4618      	mov	r0, r3
 80024d2:	f004 fe60 	bl	8007196 <memcpy>
                  signal_grid, sizeof(signal_grid));
	    VL53L7CX_SwapBuffer(p_dev->temp_buffer, VL53L7CX_XTALK_BUFFER_SIZE);
 80024d6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80024da:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024e4:	f44f 7142 	mov.w	r1, #776	@ 0x308
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7ff fa3f 	bl	800196c <VL53L7CX_SwapBuffer>
	    (void)memcpy(&(p_dev->temp_buffer[0x134]),
 80024ee:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80024f2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f203 6334 	addw	r3, r3, #1588	@ 0x634
 80024fc:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8002500:	601a      	str	r2, [r3, #0]
	    profile_4x4, sizeof(profile_4x4));
	    (void)memset(&(p_dev->temp_buffer[0x078]),0 ,
 8002502:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002506:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f503 63af 	add.w	r3, r3, #1400	@ 0x578
 8002510:	2204      	movs	r2, #4
 8002512:	2100      	movs	r1, #0
 8002514:	4618      	mov	r0, r3
 8002516:	f004 fdc3 	bl	80070a0 <memset>
                         (uint32_t)4*sizeof(uint8_t));
	}

	status |= VL53L7CX_WrMulti(&(p_dev->platform), 0x2cf8,
 800251a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800251e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002522:	6818      	ldr	r0, [r3, #0]
			p_dev->temp_buffer, VL53L7CX_XTALK_BUFFER_SIZE);
 8002524:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002528:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
	status |= VL53L7CX_WrMulti(&(p_dev->platform), 0x2cf8,
 8002532:	f44f 7342 	mov.w	r3, #776	@ 0x308
 8002536:	f642 41f8 	movw	r1, #11512	@ 0x2cf8
 800253a:	f7ff f9c5 	bl	80018c8 <VL53L7CX_WrMulti>
 800253e:	4603      	mov	r3, r0
 8002540:	461a      	mov	r2, r3
 8002542:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8002546:	4313      	orrs	r3, r2
 8002548:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
	status |=_vl53l7cx_poll_for_answer(p_dev, 4, 1,
 800254c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002550:	f5a3 708e 	sub.w	r0, r3, #284	@ 0x11c
 8002554:	2303      	movs	r3, #3
 8002556:	9301      	str	r3, [sp, #4]
 8002558:	23ff      	movs	r3, #255	@ 0xff
 800255a:	9300      	str	r3, [sp, #0]
 800255c:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8002560:	2201      	movs	r2, #1
 8002562:	2104      	movs	r1, #4
 8002564:	6800      	ldr	r0, [r0, #0]
 8002566:	f7ff fc6b 	bl	8001e40 <_vl53l7cx_poll_for_answer>
 800256a:	4603      	mov	r3, r0
 800256c:	461a      	mov	r2, r3
 800256e:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8002572:	4313      	orrs	r3, r2
 8002574:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
			VL53L7CX_UI_CMD_STATUS, 0xff, 0x03);

	return status;
 8002578:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
}
 800257c:	4618      	mov	r0, r3
 800257e:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	080080e4 	.word	0x080080e4
 800258c:	080080ec 	.word	0x080080ec
 8002590:	0001fca0 	.word	0x0001fca0

08002594 <vl53l7cx_is_alive>:

uint8_t vl53l7cx_is_alive(
		VL53L7CX_Configuration		*p_dev,
		uint8_t				*p_is_alive)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53L7CX_STATUS_OK;
 800259e:	2300      	movs	r3, #0
 80025a0:	73fb      	strb	r3, [r7, #15]
	uint8_t device_id, revision_id;

	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80025aa:	4618      	mov	r0, r3
 80025ac:	f7ff f964 	bl	8001878 <VL53L7CX_WrByte>
 80025b0:	4603      	mov	r3, r0
 80025b2:	461a      	mov	r2, r3
 80025b4:	7bfb      	ldrb	r3, [r7, #15]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	73fb      	strb	r3, [r7, #15]
	status |= VL53L7CX_RdByte(&(p_dev->platform), 0, &device_id);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	f107 020e 	add.w	r2, r7, #14
 80025c0:	2100      	movs	r1, #0
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7ff f924 	bl	8001810 <VL53L7CX_RdByte>
 80025c8:	4603      	mov	r3, r0
 80025ca:	461a      	mov	r2, r3
 80025cc:	7bfb      	ldrb	r3, [r7, #15]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	73fb      	strb	r3, [r7, #15]
	status |= VL53L7CX_RdByte(&(p_dev->platform), 1, &revision_id);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	f107 020d 	add.w	r2, r7, #13
 80025d8:	2101      	movs	r1, #1
 80025da:	4618      	mov	r0, r3
 80025dc:	f7ff f918 	bl	8001810 <VL53L7CX_RdByte>
 80025e0:	4603      	mov	r3, r0
 80025e2:	461a      	mov	r2, r3
 80025e4:	7bfb      	ldrb	r3, [r7, #15]
 80025e6:	4313      	orrs	r3, r2
 80025e8:	73fb      	strb	r3, [r7, #15]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2202      	movs	r2, #2
 80025ee:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7ff f940 	bl	8001878 <VL53L7CX_WrByte>
 80025f8:	4603      	mov	r3, r0
 80025fa:	461a      	mov	r2, r3
 80025fc:	7bfb      	ldrb	r3, [r7, #15]
 80025fe:	4313      	orrs	r3, r2
 8002600:	73fb      	strb	r3, [r7, #15]

	if((device_id == (uint8_t)0xF0) && (revision_id == (uint8_t)0x02))
 8002602:	7bbb      	ldrb	r3, [r7, #14]
 8002604:	2bf0      	cmp	r3, #240	@ 0xf0
 8002606:	d106      	bne.n	8002616 <vl53l7cx_is_alive+0x82>
 8002608:	7b7b      	ldrb	r3, [r7, #13]
 800260a:	2b02      	cmp	r3, #2
 800260c:	d103      	bne.n	8002616 <vl53l7cx_is_alive+0x82>
	{
		*p_is_alive = 1;
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	2201      	movs	r2, #1
 8002612:	701a      	strb	r2, [r3, #0]
 8002614:	e002      	b.n	800261c <vl53l7cx_is_alive+0x88>
	}
	else
	{
		*p_is_alive = 0;
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	2200      	movs	r2, #0
 800261a:	701a      	strb	r2, [r3, #0]
	}

	return status;
 800261c:	7bfb      	ldrb	r3, [r7, #15]
}
 800261e:	4618      	mov	r0, r3
 8002620:	3710      	adds	r7, #16
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
	...

08002628 <vl53l7cx_init>:

uint8_t vl53l7cx_init(
		VL53L7CX_Configuration		*p_dev)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b08a      	sub	sp, #40	@ 0x28
 800262c:	af04      	add	r7, sp, #16
 800262e:	6078      	str	r0, [r7, #4]
	uint8_t tmp, status = VL53L7CX_STATUS_OK;
 8002630:	2300      	movs	r3, #0
 8002632:	75fb      	strb	r3, [r7, #23]
	uint8_t pipe_ctrl[] = {VL53L7CX_NB_TARGET_PER_ZONE, 0x00, 0x01, 0x00};
 8002634:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8002638:	613b      	str	r3, [r7, #16]
	uint32_t single_range = 0x01;
 800263a:	2301      	movs	r3, #1
 800263c:	60fb      	str	r3, [r7, #12]

	p_dev->default_xtalk = (uint8_t*)VL53L7CX_DEFAULT_XTALK;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	4a80      	ldr	r2, [pc, #512]	@ (8002844 <vl53l7cx_init+0x21c>)
 8002642:	60da      	str	r2, [r3, #12]
	p_dev->default_configuration = (uint8_t*)VL53L7CX_DEFAULT_CONFIGURATION;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	4a80      	ldr	r2, [pc, #512]	@ (8002848 <vl53l7cx_init+0x220>)
 8002648:	609a      	str	r2, [r3, #8]
	p_dev->is_auto_stop_enabled = (uint8_t)0x0;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2200      	movs	r2, #0
 800264e:	f883 2aac 	strb.w	r2, [r3, #2732]	@ 0xaac

	/* SW reboot sequence */
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2200      	movs	r2, #0
 8002656:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800265a:	4618      	mov	r0, r3
 800265c:	f7ff f90c 	bl	8001878 <VL53L7CX_WrByte>
 8002660:	4603      	mov	r3, r0
 8002662:	461a      	mov	r2, r3
 8002664:	7dfb      	ldrb	r3, [r7, #23]
 8002666:	4313      	orrs	r3, r2
 8002668:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x0009, 0x04);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2204      	movs	r2, #4
 800266e:	2109      	movs	r1, #9
 8002670:	4618      	mov	r0, r3
 8002672:	f7ff f901 	bl	8001878 <VL53L7CX_WrByte>
 8002676:	4603      	mov	r3, r0
 8002678:	461a      	mov	r2, r3
 800267a:	7dfb      	ldrb	r3, [r7, #23]
 800267c:	4313      	orrs	r3, r2
 800267e:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x000F, 0x40);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2240      	movs	r2, #64	@ 0x40
 8002684:	210f      	movs	r1, #15
 8002686:	4618      	mov	r0, r3
 8002688:	f7ff f8f6 	bl	8001878 <VL53L7CX_WrByte>
 800268c:	4603      	mov	r3, r0
 800268e:	461a      	mov	r2, r3
 8002690:	7dfb      	ldrb	r3, [r7, #23]
 8002692:	4313      	orrs	r3, r2
 8002694:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x000A, 0x03);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2203      	movs	r2, #3
 800269a:	210a      	movs	r1, #10
 800269c:	4618      	mov	r0, r3
 800269e:	f7ff f8eb 	bl	8001878 <VL53L7CX_WrByte>
 80026a2:	4603      	mov	r3, r0
 80026a4:	461a      	mov	r2, r3
 80026a6:	7dfb      	ldrb	r3, [r7, #23]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_RdByte(&(p_dev->platform), 0x7FFF, &tmp);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	f107 0216 	add.w	r2, r7, #22
 80026b2:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7ff f8aa 	bl	8001810 <VL53L7CX_RdByte>
 80026bc:	4603      	mov	r3, r0
 80026be:	461a      	mov	r2, r3
 80026c0:	7dfb      	ldrb	r3, [r7, #23]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x000C, 0x01);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2201      	movs	r2, #1
 80026ca:	210c      	movs	r1, #12
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7ff f8d3 	bl	8001878 <VL53L7CX_WrByte>
 80026d2:	4603      	mov	r3, r0
 80026d4:	461a      	mov	r2, r3
 80026d6:	7dfb      	ldrb	r3, [r7, #23]
 80026d8:	4313      	orrs	r3, r2
 80026da:	75fb      	strb	r3, [r7, #23]

	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x0101, 0x00);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2200      	movs	r2, #0
 80026e0:	f240 1101 	movw	r1, #257	@ 0x101
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7ff f8c7 	bl	8001878 <VL53L7CX_WrByte>
 80026ea:	4603      	mov	r3, r0
 80026ec:	461a      	mov	r2, r3
 80026ee:	7dfb      	ldrb	r3, [r7, #23]
 80026f0:	4313      	orrs	r3, r2
 80026f2:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x0102, 0x00);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2200      	movs	r2, #0
 80026f8:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80026fc:	4618      	mov	r0, r3
 80026fe:	f7ff f8bb 	bl	8001878 <VL53L7CX_WrByte>
 8002702:	4603      	mov	r3, r0
 8002704:	461a      	mov	r2, r3
 8002706:	7dfb      	ldrb	r3, [r7, #23]
 8002708:	4313      	orrs	r3, r2
 800270a:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x010A, 0x01);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2201      	movs	r2, #1
 8002710:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 8002714:	4618      	mov	r0, r3
 8002716:	f7ff f8af 	bl	8001878 <VL53L7CX_WrByte>
 800271a:	4603      	mov	r3, r0
 800271c:	461a      	mov	r2, r3
 800271e:	7dfb      	ldrb	r3, [r7, #23]
 8002720:	4313      	orrs	r3, r2
 8002722:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x4002, 0x01);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2201      	movs	r2, #1
 8002728:	f244 0102 	movw	r1, #16386	@ 0x4002
 800272c:	4618      	mov	r0, r3
 800272e:	f7ff f8a3 	bl	8001878 <VL53L7CX_WrByte>
 8002732:	4603      	mov	r3, r0
 8002734:	461a      	mov	r2, r3
 8002736:	7dfb      	ldrb	r3, [r7, #23]
 8002738:	4313      	orrs	r3, r2
 800273a:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x4002, 0x00);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2200      	movs	r2, #0
 8002740:	f244 0102 	movw	r1, #16386	@ 0x4002
 8002744:	4618      	mov	r0, r3
 8002746:	f7ff f897 	bl	8001878 <VL53L7CX_WrByte>
 800274a:	4603      	mov	r3, r0
 800274c:	461a      	mov	r2, r3
 800274e:	7dfb      	ldrb	r3, [r7, #23]
 8002750:	4313      	orrs	r3, r2
 8002752:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x010A, 0x03);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2203      	movs	r2, #3
 8002758:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 800275c:	4618      	mov	r0, r3
 800275e:	f7ff f88b 	bl	8001878 <VL53L7CX_WrByte>
 8002762:	4603      	mov	r3, r0
 8002764:	461a      	mov	r2, r3
 8002766:	7dfb      	ldrb	r3, [r7, #23]
 8002768:	4313      	orrs	r3, r2
 800276a:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x0103, 0x01);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2201      	movs	r2, #1
 8002770:	f240 1103 	movw	r1, #259	@ 0x103
 8002774:	4618      	mov	r0, r3
 8002776:	f7ff f87f 	bl	8001878 <VL53L7CX_WrByte>
 800277a:	4603      	mov	r3, r0
 800277c:	461a      	mov	r2, r3
 800277e:	7dfb      	ldrb	r3, [r7, #23]
 8002780:	4313      	orrs	r3, r2
 8002782:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x000C, 0x00);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2200      	movs	r2, #0
 8002788:	210c      	movs	r1, #12
 800278a:	4618      	mov	r0, r3
 800278c:	f7ff f874 	bl	8001878 <VL53L7CX_WrByte>
 8002790:	4603      	mov	r3, r0
 8002792:	461a      	mov	r2, r3
 8002794:	7dfb      	ldrb	r3, [r7, #23]
 8002796:	4313      	orrs	r3, r2
 8002798:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x000F, 0x43);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2243      	movs	r2, #67	@ 0x43
 800279e:	210f      	movs	r1, #15
 80027a0:	4618      	mov	r0, r3
 80027a2:	f7ff f869 	bl	8001878 <VL53L7CX_WrByte>
 80027a6:	4603      	mov	r3, r0
 80027a8:	461a      	mov	r2, r3
 80027aa:	7dfb      	ldrb	r3, [r7, #23]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WaitMs(&(p_dev->platform), 1);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2101      	movs	r1, #1
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7ff f90f 	bl	80019d8 <VL53L7CX_WaitMs>
 80027ba:	4603      	mov	r3, r0
 80027bc:	461a      	mov	r2, r3
 80027be:	7dfb      	ldrb	r3, [r7, #23]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	75fb      	strb	r3, [r7, #23]

	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x000F, 0x40);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2240      	movs	r2, #64	@ 0x40
 80027c8:	210f      	movs	r1, #15
 80027ca:	4618      	mov	r0, r3
 80027cc:	f7ff f854 	bl	8001878 <VL53L7CX_WrByte>
 80027d0:	4603      	mov	r3, r0
 80027d2:	461a      	mov	r2, r3
 80027d4:	7dfb      	ldrb	r3, [r7, #23]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x000A, 0x01);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2201      	movs	r2, #1
 80027de:	210a      	movs	r1, #10
 80027e0:	4618      	mov	r0, r3
 80027e2:	f7ff f849 	bl	8001878 <VL53L7CX_WrByte>
 80027e6:	4603      	mov	r3, r0
 80027e8:	461a      	mov	r2, r3
 80027ea:	7dfb      	ldrb	r3, [r7, #23]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WaitMs(&(p_dev->platform), 100);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2164      	movs	r1, #100	@ 0x64
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7ff f8ef 	bl	80019d8 <VL53L7CX_WaitMs>
 80027fa:	4603      	mov	r3, r0
 80027fc:	461a      	mov	r2, r3
 80027fe:	7dfb      	ldrb	r3, [r7, #23]
 8002800:	4313      	orrs	r3, r2
 8002802:	75fb      	strb	r3, [r7, #23]

	/* Wait for sensor booted (several ms required to get sensor ready ) */
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2200      	movs	r2, #0
 8002808:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800280c:	4618      	mov	r0, r3
 800280e:	f7ff f833 	bl	8001878 <VL53L7CX_WrByte>
 8002812:	4603      	mov	r3, r0
 8002814:	461a      	mov	r2, r3
 8002816:	7dfb      	ldrb	r3, [r7, #23]
 8002818:	4313      	orrs	r3, r2
 800281a:	75fb      	strb	r3, [r7, #23]
	status |= _vl53l7cx_poll_for_answer(p_dev, 1, 0, 0x06, 0xff, 1);
 800281c:	2301      	movs	r3, #1
 800281e:	9301      	str	r3, [sp, #4]
 8002820:	23ff      	movs	r3, #255	@ 0xff
 8002822:	9300      	str	r3, [sp, #0]
 8002824:	2306      	movs	r3, #6
 8002826:	2200      	movs	r2, #0
 8002828:	2101      	movs	r1, #1
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f7ff fb08 	bl	8001e40 <_vl53l7cx_poll_for_answer>
 8002830:	4603      	mov	r3, r0
 8002832:	461a      	mov	r2, r3
 8002834:	7dfb      	ldrb	r3, [r7, #23]
 8002836:	4313      	orrs	r3, r2
 8002838:	75fb      	strb	r3, [r7, #23]
	if(status != (uint8_t)0){
 800283a:	7dfb      	ldrb	r3, [r7, #23]
 800283c:	2b00      	cmp	r3, #0
 800283e:	f040 8354 	bne.w	8002eea <vl53l7cx_init+0x8c2>
 8002842:	e003      	b.n	800284c <vl53l7cx_init+0x224>
 8002844:	0801da24 	.word	0x0801da24
 8002848:	0801d658 	.word	0x0801d658
		goto exit;
	}

	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x000E, 0x01);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2201      	movs	r2, #1
 8002850:	210e      	movs	r1, #14
 8002852:	4618      	mov	r0, r3
 8002854:	f7ff f810 	bl	8001878 <VL53L7CX_WrByte>
 8002858:	4603      	mov	r3, r0
 800285a:	461a      	mov	r2, r3
 800285c:	7dfb      	ldrb	r3, [r7, #23]
 800285e:	4313      	orrs	r3, r2
 8002860:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2202      	movs	r2, #2
 8002866:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800286a:	4618      	mov	r0, r3
 800286c:	f7ff f804 	bl	8001878 <VL53L7CX_WrByte>
 8002870:	4603      	mov	r3, r0
 8002872:	461a      	mov	r2, r3
 8002874:	7dfb      	ldrb	r3, [r7, #23]
 8002876:	4313      	orrs	r3, r2
 8002878:	75fb      	strb	r3, [r7, #23]

	/* Enable FW access */
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x03, 0x0D);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	220d      	movs	r2, #13
 800287e:	2103      	movs	r1, #3
 8002880:	4618      	mov	r0, r3
 8002882:	f7fe fff9 	bl	8001878 <VL53L7CX_WrByte>
 8002886:	4603      	mov	r3, r0
 8002888:	461a      	mov	r2, r3
 800288a:	7dfb      	ldrb	r3, [r7, #23]
 800288c:	4313      	orrs	r3, r2
 800288e:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x7fff, 0x01);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2201      	movs	r2, #1
 8002894:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002898:	4618      	mov	r0, r3
 800289a:	f7fe ffed 	bl	8001878 <VL53L7CX_WrByte>
 800289e:	4603      	mov	r3, r0
 80028a0:	461a      	mov	r2, r3
 80028a2:	7dfb      	ldrb	r3, [r7, #23]
 80028a4:	4313      	orrs	r3, r2
 80028a6:	75fb      	strb	r3, [r7, #23]
	status |= _vl53l7cx_poll_for_answer(p_dev, 1, 0, 0x21, 0x10, 0x10);
 80028a8:	2310      	movs	r3, #16
 80028aa:	9301      	str	r3, [sp, #4]
 80028ac:	2310      	movs	r3, #16
 80028ae:	9300      	str	r3, [sp, #0]
 80028b0:	2321      	movs	r3, #33	@ 0x21
 80028b2:	2200      	movs	r2, #0
 80028b4:	2101      	movs	r1, #1
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f7ff fac2 	bl	8001e40 <_vl53l7cx_poll_for_answer>
 80028bc:	4603      	mov	r3, r0
 80028be:	461a      	mov	r2, r3
 80028c0:	7dfb      	ldrb	r3, [r7, #23]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80028ce:	4618      	mov	r0, r3
 80028d0:	f7fe ffd2 	bl	8001878 <VL53L7CX_WrByte>
 80028d4:	4603      	mov	r3, r0
 80028d6:	461a      	mov	r2, r3
 80028d8:	7dfb      	ldrb	r3, [r7, #23]
 80028da:	4313      	orrs	r3, r2
 80028dc:	75fb      	strb	r3, [r7, #23]

	/* Enable host access to GO1 */
	status |= VL53L7CX_RdByte(&(p_dev->platform), 0x7fff, &tmp);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	f107 0216 	add.w	r2, r7, #22
 80028e4:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7fe ff91 	bl	8001810 <VL53L7CX_RdByte>
 80028ee:	4603      	mov	r3, r0
 80028f0:	461a      	mov	r2, r3
 80028f2:	7dfb      	ldrb	r3, [r7, #23]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x0C, 0x01);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2201      	movs	r2, #1
 80028fc:	210c      	movs	r1, #12
 80028fe:	4618      	mov	r0, r3
 8002900:	f7fe ffba 	bl	8001878 <VL53L7CX_WrByte>
 8002904:	4603      	mov	r3, r0
 8002906:	461a      	mov	r2, r3
 8002908:	7dfb      	ldrb	r3, [r7, #23]
 800290a:	4313      	orrs	r3, r2
 800290c:	75fb      	strb	r3, [r7, #23]

	/* Power ON status */
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002916:	4618      	mov	r0, r3
 8002918:	f7fe ffae 	bl	8001878 <VL53L7CX_WrByte>
 800291c:	4603      	mov	r3, r0
 800291e:	461a      	mov	r2, r3
 8002920:	7dfb      	ldrb	r3, [r7, #23]
 8002922:	4313      	orrs	r3, r2
 8002924:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x101, 0x00);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2200      	movs	r2, #0
 800292a:	f240 1101 	movw	r1, #257	@ 0x101
 800292e:	4618      	mov	r0, r3
 8002930:	f7fe ffa2 	bl	8001878 <VL53L7CX_WrByte>
 8002934:	4603      	mov	r3, r0
 8002936:	461a      	mov	r2, r3
 8002938:	7dfb      	ldrb	r3, [r7, #23]
 800293a:	4313      	orrs	r3, r2
 800293c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x102, 0x00);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8002946:	4618      	mov	r0, r3
 8002948:	f7fe ff96 	bl	8001878 <VL53L7CX_WrByte>
 800294c:	4603      	mov	r3, r0
 800294e:	461a      	mov	r2, r3
 8002950:	7dfb      	ldrb	r3, [r7, #23]
 8002952:	4313      	orrs	r3, r2
 8002954:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x010A, 0x01);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2201      	movs	r2, #1
 800295a:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 800295e:	4618      	mov	r0, r3
 8002960:	f7fe ff8a 	bl	8001878 <VL53L7CX_WrByte>
 8002964:	4603      	mov	r3, r0
 8002966:	461a      	mov	r2, r3
 8002968:	7dfb      	ldrb	r3, [r7, #23]
 800296a:	4313      	orrs	r3, r2
 800296c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x4002, 0x01);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2201      	movs	r2, #1
 8002972:	f244 0102 	movw	r1, #16386	@ 0x4002
 8002976:	4618      	mov	r0, r3
 8002978:	f7fe ff7e 	bl	8001878 <VL53L7CX_WrByte>
 800297c:	4603      	mov	r3, r0
 800297e:	461a      	mov	r2, r3
 8002980:	7dfb      	ldrb	r3, [r7, #23]
 8002982:	4313      	orrs	r3, r2
 8002984:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x4002, 0x00);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2200      	movs	r2, #0
 800298a:	f244 0102 	movw	r1, #16386	@ 0x4002
 800298e:	4618      	mov	r0, r3
 8002990:	f7fe ff72 	bl	8001878 <VL53L7CX_WrByte>
 8002994:	4603      	mov	r3, r0
 8002996:	461a      	mov	r2, r3
 8002998:	7dfb      	ldrb	r3, [r7, #23]
 800299a:	4313      	orrs	r3, r2
 800299c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x010A, 0x03);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2203      	movs	r2, #3
 80029a2:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7fe ff66 	bl	8001878 <VL53L7CX_WrByte>
 80029ac:	4603      	mov	r3, r0
 80029ae:	461a      	mov	r2, r3
 80029b0:	7dfb      	ldrb	r3, [r7, #23]
 80029b2:	4313      	orrs	r3, r2
 80029b4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x103, 0x01);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2201      	movs	r2, #1
 80029ba:	f240 1103 	movw	r1, #259	@ 0x103
 80029be:	4618      	mov	r0, r3
 80029c0:	f7fe ff5a 	bl	8001878 <VL53L7CX_WrByte>
 80029c4:	4603      	mov	r3, r0
 80029c6:	461a      	mov	r2, r3
 80029c8:	7dfb      	ldrb	r3, [r7, #23]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x400F, 0x00);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2200      	movs	r2, #0
 80029d2:	f244 010f 	movw	r1, #16399	@ 0x400f
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7fe ff4e 	bl	8001878 <VL53L7CX_WrByte>
 80029dc:	4603      	mov	r3, r0
 80029de:	461a      	mov	r2, r3
 80029e0:	7dfb      	ldrb	r3, [r7, #23]
 80029e2:	4313      	orrs	r3, r2
 80029e4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x21A, 0x43);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2243      	movs	r2, #67	@ 0x43
 80029ea:	f240 211a 	movw	r1, #538	@ 0x21a
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7fe ff42 	bl	8001878 <VL53L7CX_WrByte>
 80029f4:	4603      	mov	r3, r0
 80029f6:	461a      	mov	r2, r3
 80029f8:	7dfb      	ldrb	r3, [r7, #23]
 80029fa:	4313      	orrs	r3, r2
 80029fc:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x21A, 0x03);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2203      	movs	r2, #3
 8002a02:	f240 211a 	movw	r1, #538	@ 0x21a
 8002a06:	4618      	mov	r0, r3
 8002a08:	f7fe ff36 	bl	8001878 <VL53L7CX_WrByte>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	461a      	mov	r2, r3
 8002a10:	7dfb      	ldrb	r3, [r7, #23]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x21A, 0x01);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2201      	movs	r2, #1
 8002a1a:	f240 211a 	movw	r1, #538	@ 0x21a
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7fe ff2a 	bl	8001878 <VL53L7CX_WrByte>
 8002a24:	4603      	mov	r3, r0
 8002a26:	461a      	mov	r2, r3
 8002a28:	7dfb      	ldrb	r3, [r7, #23]
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x21A, 0x00);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2200      	movs	r2, #0
 8002a32:	f240 211a 	movw	r1, #538	@ 0x21a
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7fe ff1e 	bl	8001878 <VL53L7CX_WrByte>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	461a      	mov	r2, r3
 8002a40:	7dfb      	ldrb	r3, [r7, #23]
 8002a42:	4313      	orrs	r3, r2
 8002a44:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x219, 0x00);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	f240 2119 	movw	r1, #537	@ 0x219
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7fe ff12 	bl	8001878 <VL53L7CX_WrByte>
 8002a54:	4603      	mov	r3, r0
 8002a56:	461a      	mov	r2, r3
 8002a58:	7dfb      	ldrb	r3, [r7, #23]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x21B, 0x00);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2200      	movs	r2, #0
 8002a62:	f240 211b 	movw	r1, #539	@ 0x21b
 8002a66:	4618      	mov	r0, r3
 8002a68:	f7fe ff06 	bl	8001878 <VL53L7CX_WrByte>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	461a      	mov	r2, r3
 8002a70:	7dfb      	ldrb	r3, [r7, #23]
 8002a72:	4313      	orrs	r3, r2
 8002a74:	75fb      	strb	r3, [r7, #23]

	/* Wake up MCU */
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7fe fefa 	bl	8001878 <VL53L7CX_WrByte>
 8002a84:	4603      	mov	r3, r0
 8002a86:	461a      	mov	r2, r3
 8002a88:	7dfb      	ldrb	r3, [r7, #23]
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_RdByte(&(p_dev->platform), 0x7fff, &tmp);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	f107 0216 	add.w	r2, r7, #22
 8002a94:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f7fe feb9 	bl	8001810 <VL53L7CX_RdByte>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	7dfb      	ldrb	r3, [r7, #23]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x0C, 0x00);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	210c      	movs	r1, #12
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7fe fee2 	bl	8001878 <VL53L7CX_WrByte>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	7dfb      	ldrb	r3, [r7, #23]
 8002aba:	4313      	orrs	r3, r2
 8002abc:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x7fff, 0x01);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f7fe fed6 	bl	8001878 <VL53L7CX_WrByte>
 8002acc:	4603      	mov	r3, r0
 8002ace:	461a      	mov	r2, r3
 8002ad0:	7dfb      	ldrb	r3, [r7, #23]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x20, 0x07);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2207      	movs	r2, #7
 8002ada:	2120      	movs	r1, #32
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7fe fecb 	bl	8001878 <VL53L7CX_WrByte>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	7dfb      	ldrb	r3, [r7, #23]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x20, 0x06);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2206      	movs	r2, #6
 8002af0:	2120      	movs	r1, #32
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7fe fec0 	bl	8001878 <VL53L7CX_WrByte>
 8002af8:	4603      	mov	r3, r0
 8002afa:	461a      	mov	r2, r3
 8002afc:	7dfb      	ldrb	r3, [r7, #23]
 8002afe:	4313      	orrs	r3, r2
 8002b00:	75fb      	strb	r3, [r7, #23]

	/* Download FW into VL53L7CX */
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x7fff, 0x09);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2209      	movs	r2, #9
 8002b06:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f7fe feb4 	bl	8001878 <VL53L7CX_WrByte>
 8002b10:	4603      	mov	r3, r0
 8002b12:	461a      	mov	r2, r3
 8002b14:	7dfb      	ldrb	r3, [r7, #23]
 8002b16:	4313      	orrs	r3, r2
 8002b18:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrMulti(&(p_dev->platform),0,
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b20:	4ae1      	ldr	r2, [pc, #900]	@ (8002ea8 <vl53l7cx_init+0x880>)
 8002b22:	2100      	movs	r1, #0
 8002b24:	f7fe fed0 	bl	80018c8 <VL53L7CX_WrMulti>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	461a      	mov	r2, r3
 8002b2c:	7dfb      	ldrb	r3, [r7, #23]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)&VL53L7CX_FIRMWARE[0],0x8000);
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x7fff, 0x0a);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	220a      	movs	r2, #10
 8002b36:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7fe fe9c 	bl	8001878 <VL53L7CX_WrByte>
 8002b40:	4603      	mov	r3, r0
 8002b42:	461a      	mov	r2, r3
 8002b44:	7dfb      	ldrb	r3, [r7, #23]
 8002b46:	4313      	orrs	r3, r2
 8002b48:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrMulti(&(p_dev->platform),0,
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b50:	4ad6      	ldr	r2, [pc, #856]	@ (8002eac <vl53l7cx_init+0x884>)
 8002b52:	2100      	movs	r1, #0
 8002b54:	f7fe feb8 	bl	80018c8 <VL53L7CX_WrMulti>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	7dfb      	ldrb	r3, [r7, #23]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)&VL53L7CX_FIRMWARE[0x8000],0x8000);
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x7fff, 0x0b);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	220b      	movs	r2, #11
 8002b66:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f7fe fe84 	bl	8001878 <VL53L7CX_WrByte>
 8002b70:	4603      	mov	r3, r0
 8002b72:	461a      	mov	r2, r3
 8002b74:	7dfb      	ldrb	r3, [r7, #23]
 8002b76:	4313      	orrs	r3, r2
 8002b78:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrMulti(&(p_dev->platform),0,
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8002b80:	4acb      	ldr	r2, [pc, #812]	@ (8002eb0 <vl53l7cx_init+0x888>)
 8002b82:	2100      	movs	r1, #0
 8002b84:	f7fe fea0 	bl	80018c8 <VL53L7CX_WrMulti>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	7dfb      	ldrb	r3, [r7, #23]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)&VL53L7CX_FIRMWARE[0x10000],0x5000);
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x7fff, 0x01);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2201      	movs	r2, #1
 8002b96:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7fe fe6c 	bl	8001878 <VL53L7CX_WrByte>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	7dfb      	ldrb	r3, [r7, #23]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	75fb      	strb	r3, [r7, #23]

	/* Check if FW correctly downloaded */
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2202      	movs	r2, #2
 8002bae:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f7fe fe60 	bl	8001878 <VL53L7CX_WrByte>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	461a      	mov	r2, r3
 8002bbc:	7dfb      	ldrb	r3, [r7, #23]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x03, 0x0D);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	220d      	movs	r2, #13
 8002bc6:	2103      	movs	r1, #3
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7fe fe55 	bl	8001878 <VL53L7CX_WrByte>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	7dfb      	ldrb	r3, [r7, #23]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x7fff, 0x01);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7fe fe49 	bl	8001878 <VL53L7CX_WrByte>
 8002be6:	4603      	mov	r3, r0
 8002be8:	461a      	mov	r2, r3
 8002bea:	7dfb      	ldrb	r3, [r7, #23]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	75fb      	strb	r3, [r7, #23]
	status |= _vl53l7cx_poll_for_answer(p_dev, 1, 0, 0x21, 0x10, 0x10);
 8002bf0:	2310      	movs	r3, #16
 8002bf2:	9301      	str	r3, [sp, #4]
 8002bf4:	2310      	movs	r3, #16
 8002bf6:	9300      	str	r3, [sp, #0]
 8002bf8:	2321      	movs	r3, #33	@ 0x21
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	2101      	movs	r1, #1
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f7ff f91e 	bl	8001e40 <_vl53l7cx_poll_for_answer>
 8002c04:	4603      	mov	r3, r0
 8002c06:	461a      	mov	r2, r3
 8002c08:	7dfb      	ldrb	r3, [r7, #23]
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	75fb      	strb	r3, [r7, #23]
	if(status != (uint8_t)0){
 8002c0e:	7dfb      	ldrb	r3, [r7, #23]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	f040 816c 	bne.w	8002eee <vl53l7cx_init+0x8c6>
		goto exit;
	}

	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f7fe fe2a 	bl	8001878 <VL53L7CX_WrByte>
 8002c24:	4603      	mov	r3, r0
 8002c26:	461a      	mov	r2, r3
 8002c28:	7dfb      	ldrb	r3, [r7, #23]
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_RdByte(&(p_dev->platform), 0x7fff, &tmp);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	f107 0216 	add.w	r2, r7, #22
 8002c34:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f7fe fde9 	bl	8001810 <VL53L7CX_RdByte>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	461a      	mov	r2, r3
 8002c42:	7dfb      	ldrb	r3, [r7, #23]
 8002c44:	4313      	orrs	r3, r2
 8002c46:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x0C, 0x01);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	210c      	movs	r1, #12
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f7fe fe12 	bl	8001878 <VL53L7CX_WrByte>
 8002c54:	4603      	mov	r3, r0
 8002c56:	461a      	mov	r2, r3
 8002c58:	7dfb      	ldrb	r3, [r7, #23]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	75fb      	strb	r3, [r7, #23]

	/* Reset MCU and wait boot */
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x7FFF, 0x00);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002c66:	4618      	mov	r0, r3
 8002c68:	f7fe fe06 	bl	8001878 <VL53L7CX_WrByte>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	461a      	mov	r2, r3
 8002c70:	7dfb      	ldrb	r3, [r7, #23]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x114, 0x00);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7fe fdfa 	bl	8001878 <VL53L7CX_WrByte>
 8002c84:	4603      	mov	r3, r0
 8002c86:	461a      	mov	r2, r3
 8002c88:	7dfb      	ldrb	r3, [r7, #23]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x115, 0x00);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	f240 1115 	movw	r1, #277	@ 0x115
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7fe fdee 	bl	8001878 <VL53L7CX_WrByte>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	7dfb      	ldrb	r3, [r7, #23]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x116, 0x42);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2242      	movs	r2, #66	@ 0x42
 8002caa:	f44f 718b 	mov.w	r1, #278	@ 0x116
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f7fe fde2 	bl	8001878 <VL53L7CX_WrByte>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	7dfb      	ldrb	r3, [r7, #23]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x117, 0x00);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f240 1117 	movw	r1, #279	@ 0x117
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f7fe fdd6 	bl	8001878 <VL53L7CX_WrByte>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	461a      	mov	r2, r3
 8002cd0:	7dfb      	ldrb	r3, [r7, #23]
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x0B, 0x00);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	210b      	movs	r1, #11
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f7fe fdcb 	bl	8001878 <VL53L7CX_WrByte>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	461a      	mov	r2, r3
 8002ce6:	7dfb      	ldrb	r3, [r7, #23]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_RdByte(&(p_dev->platform), 0x7fff, &tmp);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	f107 0216 	add.w	r2, r7, #22
 8002cf2:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f7fe fd8a 	bl	8001810 <VL53L7CX_RdByte>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	461a      	mov	r2, r3
 8002d00:	7dfb      	ldrb	r3, [r7, #23]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x0C, 0x00);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	210c      	movs	r1, #12
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7fe fdb3 	bl	8001878 <VL53L7CX_WrByte>
 8002d12:	4603      	mov	r3, r0
 8002d14:	461a      	mov	r2, r3
 8002d16:	7dfb      	ldrb	r3, [r7, #23]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	75fb      	strb	r3, [r7, #23]
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x0B, 0x01);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2201      	movs	r2, #1
 8002d20:	210b      	movs	r1, #11
 8002d22:	4618      	mov	r0, r3
 8002d24:	f7fe fda8 	bl	8001878 <VL53L7CX_WrByte>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	7dfb      	ldrb	r3, [r7, #23]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	75fb      	strb	r3, [r7, #23]
	status |= _vl53l7cx_poll_for_mcu_boot(p_dev);
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	f7ff f8d4 	bl	8001ee0 <_vl53l7cx_poll_for_mcu_boot>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	7dfb      	ldrb	r3, [r7, #23]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	75fb      	strb	r3, [r7, #23]
	if(status != (uint8_t)0){
 8002d42:	7dfb      	ldrb	r3, [r7, #23]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	f040 80d4 	bne.w	8002ef2 <vl53l7cx_init+0x8ca>
		goto exit;
	}

	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2202      	movs	r2, #2
 8002d4e:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7fe fd90 	bl	8001878 <VL53L7CX_WrByte>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	7dfb      	ldrb	r3, [r7, #23]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	75fb      	strb	r3, [r7, #23]

	/* Get offset NVM data and store them into the offset buffer */
	status |= VL53L7CX_WrMulti(&(p_dev->platform), 0x2fd8,
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	2328      	movs	r3, #40	@ 0x28
 8002d66:	4a53      	ldr	r2, [pc, #332]	@ (8002eb4 <vl53l7cx_init+0x88c>)
 8002d68:	f642 71d8 	movw	r1, #12248	@ 0x2fd8
 8002d6c:	f7fe fdac 	bl	80018c8 <VL53L7CX_WrMulti>
 8002d70:	4603      	mov	r3, r0
 8002d72:	461a      	mov	r2, r3
 8002d74:	7dfb      	ldrb	r3, [r7, #23]
 8002d76:	4313      	orrs	r3, r2
 8002d78:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)VL53L7CX_GET_NVM_CMD, sizeof(VL53L7CX_GET_NVM_CMD));
	status |= _vl53l7cx_poll_for_answer(p_dev, 4, 0,
 8002d7a:	2302      	movs	r3, #2
 8002d7c:	9301      	str	r3, [sp, #4]
 8002d7e:	23ff      	movs	r3, #255	@ 0xff
 8002d80:	9300      	str	r3, [sp, #0]
 8002d82:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8002d86:	2200      	movs	r2, #0
 8002d88:	2104      	movs	r1, #4
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f7ff f858 	bl	8001e40 <_vl53l7cx_poll_for_answer>
 8002d90:	4603      	mov	r3, r0
 8002d92:	461a      	mov	r2, r3
 8002d94:	7dfb      	ldrb	r3, [r7, #23]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	75fb      	strb	r3, [r7, #23]
		VL53L7CX_UI_CMD_STATUS, 0xff, 2);
	status |= VL53L7CX_RdMulti(&(p_dev->platform), VL53L7CX_UI_CMD_START,
 8002d9a:	6878      	ldr	r0, [r7, #4]
		p_dev->temp_buffer, VL53L7CX_NVM_DATA_SIZE);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
	status |= VL53L7CX_RdMulti(&(p_dev->platform), VL53L7CX_UI_CMD_START,
 8002da2:	f44f 73f6 	mov.w	r3, #492	@ 0x1ec
 8002da6:	f642 4104 	movw	r1, #11268	@ 0x2c04
 8002daa:	f7fe fdad 	bl	8001908 <VL53L7CX_RdMulti>
 8002dae:	4603      	mov	r3, r0
 8002db0:	461a      	mov	r2, r3
 8002db2:	7dfb      	ldrb	r3, [r7, #23]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	75fb      	strb	r3, [r7, #23]
	(void)memcpy(p_dev->offset_data, p_dev->temp_buffer,
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	f103 0010 	add.w	r0, r3, #16
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dc4:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8002dc8:	4619      	mov	r1, r3
 8002dca:	f004 f9e4 	bl	8007196 <memcpy>
		VL53L7CX_OFFSET_BUFFER_SIZE);
	status |= _vl53l7cx_send_offset_data(p_dev, VL53L7CX_RESOLUTION_4X4);
 8002dce:	2110      	movs	r1, #16
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	f7ff f8c7 	bl	8001f64 <_vl53l7cx_send_offset_data>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	461a      	mov	r2, r3
 8002dda:	7dfb      	ldrb	r3, [r7, #23]
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	75fb      	strb	r3, [r7, #23]

	/* Set default Xtalk shape. Send Xtalk to sensor */
	(void)memcpy(p_dev->xtalk_data, (uint8_t*)VL53L7CX_DEFAULT_XTALK,
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8002de6:	4a34      	ldr	r2, [pc, #208]	@ (8002eb8 <vl53l7cx_init+0x890>)
 8002de8:	4618      	mov	r0, r3
 8002dea:	4611      	mov	r1, r2
 8002dec:	f44f 7342 	mov.w	r3, #776	@ 0x308
 8002df0:	461a      	mov	r2, r3
 8002df2:	f004 f9d0 	bl	8007196 <memcpy>
		VL53L7CX_XTALK_BUFFER_SIZE);
	status |= _vl53l7cx_send_xtalk_data(p_dev, VL53L7CX_RESOLUTION_4X4);
 8002df6:	2110      	movs	r1, #16
 8002df8:	6878      	ldr	r0, [r7, #4]
 8002dfa:	f7ff fa7f 	bl	80022fc <_vl53l7cx_send_xtalk_data>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	461a      	mov	r2, r3
 8002e02:	7dfb      	ldrb	r3, [r7, #23]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	75fb      	strb	r3, [r7, #23]

	/* Send default configuration to VL53L7CX firmware */
	status |= VL53L7CX_WrMulti(&(p_dev->platform), 0x2c34,
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	689a      	ldr	r2, [r3, #8]
 8002e0e:	f44f 7373 	mov.w	r3, #972	@ 0x3cc
 8002e12:	f642 4134 	movw	r1, #11316	@ 0x2c34
 8002e16:	f7fe fd57 	bl	80018c8 <VL53L7CX_WrMulti>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	7dfb      	ldrb	r3, [r7, #23]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	75fb      	strb	r3, [r7, #23]
		p_dev->default_configuration,
		sizeof(VL53L7CX_DEFAULT_CONFIGURATION));
	status |= _vl53l7cx_poll_for_answer(p_dev, 4, 1,
 8002e24:	2303      	movs	r3, #3
 8002e26:	9301      	str	r3, [sp, #4]
 8002e28:	23ff      	movs	r3, #255	@ 0xff
 8002e2a:	9300      	str	r3, [sp, #0]
 8002e2c:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8002e30:	2201      	movs	r2, #1
 8002e32:	2104      	movs	r1, #4
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f7ff f803 	bl	8001e40 <_vl53l7cx_poll_for_answer>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	7dfb      	ldrb	r3, [r7, #23]
 8002e40:	4313      	orrs	r3, r2
 8002e42:	75fb      	strb	r3, [r7, #23]
		VL53L7CX_UI_CMD_STATUS, 0xff, 0x03);

	status |= vl53l7cx_dci_write_data(p_dev, (uint8_t*)&pipe_ctrl,
 8002e44:	f107 0110 	add.w	r1, r7, #16
 8002e48:	2304      	movs	r3, #4
 8002e4a:	f64d 3280 	movw	r2, #56192	@ 0xdb80
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	f000 fd62 	bl	8003918 <vl53l7cx_dci_write_data>
 8002e54:	4603      	mov	r3, r0
 8002e56:	461a      	mov	r2, r3
 8002e58:	7dfb      	ldrb	r3, [r7, #23]
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	75fb      	strb	r3, [r7, #23]
	status |= vl53l7cx_dci_replace_data(p_dev, p_dev->temp_buffer,
		VL53L7CX_DCI_FW_NB_TARGET, 16,
	(uint8_t*)&tmp, 1, 0x0C);
#endif

	status |= vl53l7cx_dci_write_data(p_dev, (uint8_t*)&single_range,
 8002e5e:	f107 010c 	add.w	r1, r7, #12
 8002e62:	2304      	movs	r3, #4
 8002e64:	f64d 1264 	movw	r2, #55652	@ 0xd964
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f000 fd55 	bl	8003918 <vl53l7cx_dci_write_data>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	461a      	mov	r2, r3
 8002e72:	7dfb      	ldrb	r3, [r7, #23]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	75fb      	strb	r3, [r7, #23]
			VL53L7CX_DCI_SINGLE_RANGE,
			(uint16_t)sizeof(single_range));

	tmp = (uint8_t)1;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	75bb      	strb	r3, [r7, #22]
	status |= vl53l7cx_dci_replace_data(p_dev, p_dev->temp_buffer,
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
 8002e82:	2326      	movs	r3, #38	@ 0x26
 8002e84:	9302      	str	r3, [sp, #8]
 8002e86:	2301      	movs	r3, #1
 8002e88:	9301      	str	r3, [sp, #4]
 8002e8a:	f107 0316 	add.w	r3, r7, #22
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	2328      	movs	r3, #40	@ 0x28
 8002e92:	f24e 1208 	movw	r2, #57608	@ 0xe108
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f000 fddc 	bl	8003a54 <vl53l7cx_dci_replace_data>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	7dfb      	ldrb	r3, [r7, #23]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	e00a      	b.n	8002ebc <vl53l7cx_init+0x894>
 8002ea6:	bf00      	nop
 8002ea8:	08008658 	.word	0x08008658
 8002eac:	08010658 	.word	0x08010658
 8002eb0:	08018658 	.word	0x08018658
 8002eb4:	0801dd2c 	.word	0x0801dd2c
 8002eb8:	0801da24 	.word	0x0801da24
 8002ebc:	75fb      	strb	r3, [r7, #23]
			VL53L7CX_GLARE_FILTER, 40, (uint8_t*)&tmp, 1, 0x26);
	status |= vl53l7cx_dci_replace_data(p_dev, p_dev->temp_buffer,
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
 8002ec4:	2325      	movs	r3, #37	@ 0x25
 8002ec6:	9302      	str	r3, [sp, #8]
 8002ec8:	2301      	movs	r3, #1
 8002eca:	9301      	str	r3, [sp, #4]
 8002ecc:	f107 0316 	add.w	r3, r7, #22
 8002ed0:	9300      	str	r3, [sp, #0]
 8002ed2:	2328      	movs	r3, #40	@ 0x28
 8002ed4:	f24e 1208 	movw	r2, #57608	@ 0xe108
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f000 fdbb 	bl	8003a54 <vl53l7cx_dci_replace_data>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	461a      	mov	r2, r3
 8002ee2:	7dfb      	ldrb	r3, [r7, #23]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	75fb      	strb	r3, [r7, #23]
 8002ee8:	e004      	b.n	8002ef4 <vl53l7cx_init+0x8cc>
		goto exit;
 8002eea:	bf00      	nop
 8002eec:	e002      	b.n	8002ef4 <vl53l7cx_init+0x8cc>
		goto exit;
 8002eee:	bf00      	nop
 8002ef0:	e000      	b.n	8002ef4 <vl53l7cx_init+0x8cc>
		goto exit;
 8002ef2:	bf00      	nop
			VL53L7CX_GLARE_FILTER, 40, (uint8_t*)&tmp, 1, 0x25);
exit:
	return status;
 8002ef4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3718      	adds	r7, #24
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop

08002f00 <vl53l7cx_start_ranging>:
	return status;
}

uint8_t vl53l7cx_start_ranging(
		VL53L7CX_Configuration		*p_dev)
{
 8002f00:	b5b0      	push	{r4, r5, r7, lr}
 8002f02:	b09c      	sub	sp, #112	@ 0x70
 8002f04:	af02      	add	r7, sp, #8
 8002f06:	6078      	str	r0, [r7, #4]
	uint8_t resolution, status = VL53L7CX_STATUS_OK;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	uint16_t tmp;
	uint32_t i;
	uint32_t header_config[2] = {0, 0};
 8002f0e:	2300      	movs	r3, #0
 8002f10:	653b      	str	r3, [r7, #80]	@ 0x50
 8002f12:	2300      	movs	r3, #0
 8002f14:	657b      	str	r3, [r7, #84]	@ 0x54

	union Block_header *bh_ptr;
	uint8_t cmd[] = {0x00, 0x03, 0x00, 0x00};
 8002f16:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002f1a:	64fb      	str	r3, [r7, #76]	@ 0x4c

	status |= vl53l7cx_get_resolution(p_dev, &resolution);
 8002f1c:	f107 035b 	add.w	r3, r7, #91	@ 0x5b
 8002f20:	4619      	mov	r1, r3
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 fbd0 	bl	80036c8 <vl53l7cx_get_resolution>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002f30:	4313      	orrs	r3, r2
 8002f32:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	p_dev->data_read_size = 0;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	605a      	str	r2, [r3, #4]
	p_dev->streamcount = 255;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	22ff      	movs	r2, #255	@ 0xff
 8002f40:	709a      	strb	r2, [r3, #2]

	/* Enable mandatory output (meta and common data) */
	uint32_t output_bh_enable[] = {
 8002f42:	4baa      	ldr	r3, [pc, #680]	@ (80031ec <vl53l7cx_start_ranging+0x2ec>)
 8002f44:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8002f48:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f4a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		0x00000000U,
		0x00000000U,
		0xC0000000U};

	/* Send addresses of possible output */
	uint32_t output[] ={VL53L7CX_START_BH,
 8002f4e:	4ba8      	ldr	r3, [pc, #672]	@ (80031f0 <vl53l7cx_start_ranging+0x2f0>)
 8002f50:	f107 040c 	add.w	r4, r7, #12
 8002f54:	461d      	mov	r5, r3
 8002f56:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f58:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f5a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f5c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f5e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002f62:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		VL53L7CX_TARGET_STATUS_BH,
		VL53L7CX_MOTION_DETECT_BH};

	/* Enable selected outputs in the 'platform.h' file */
#ifndef VL53L7CX_DISABLE_AMBIENT_PER_SPAD
	output_bh_enable[0] += (uint32_t)8;
 8002f66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f68:	3308      	adds	r3, #8
 8002f6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L7CX_DISABLE_NB_SPADS_ENABLED
	output_bh_enable[0] += (uint32_t)16;
 8002f6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f6e:	3310      	adds	r3, #16
 8002f70:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L7CX_DISABLE_NB_TARGET_DETECTED
	output_bh_enable[0] += (uint32_t)32;
 8002f72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f74:	3320      	adds	r3, #32
 8002f76:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L7CX_DISABLE_SIGNAL_PER_SPAD
	output_bh_enable[0] += (uint32_t)64;
 8002f78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f7a:	3340      	adds	r3, #64	@ 0x40
 8002f7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L7CX_DISABLE_RANGE_SIGMA_MM
	output_bh_enable[0] += (uint32_t)128;
 8002f7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f80:	3380      	adds	r3, #128	@ 0x80
 8002f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L7CX_DISABLE_DISTANCE_MM
	output_bh_enable[0] += (uint32_t)256;
 8002f84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f86:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002f8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L7CX_DISABLE_REFLECTANCE_PERCENT
	output_bh_enable[0] += (uint32_t)512;
 8002f8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f8e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002f92:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L7CX_DISABLE_TARGET_STATUS
	output_bh_enable[0] += (uint32_t)1024;
 8002f94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f96:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L7CX_DISABLE_MOTION_INDICATOR
	output_bh_enable[0] += (uint32_t)2048;
 8002f9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

	/* Update data size */
	for (i = 0; i < (uint32_t)(sizeof(output)/sizeof(uint32_t)); i++)
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	663b      	str	r3, [r7, #96]	@ 0x60
 8002fa8:	e073      	b.n	8003092 <vl53l7cx_start_ranging+0x192>
	{
		if ((output[i] == (uint8_t)0) 
 8002faa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	3368      	adds	r3, #104	@ 0x68
 8002fb0:	443b      	add	r3, r7
 8002fb2:	f853 3c5c 	ldr.w	r3, [r3, #-92]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d067      	beq.n	800308a <vl53l7cx_start_ranging+0x18a>
                    || ((output_bh_enable[i/(uint32_t)32]
 8002fba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fbc:	095b      	lsrs	r3, r3, #5
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	3368      	adds	r3, #104	@ 0x68
 8002fc2:	443b      	add	r3, r7
 8002fc4:	f853 2c2c 	ldr.w	r2, [r3, #-44]
                         &((uint32_t)1 << (i%(uint32_t)32))) == (uint32_t)0))
 8002fc8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fca:	f003 031f 	and.w	r3, r3, #31
 8002fce:	fa22 f303 	lsr.w	r3, r2, r3
 8002fd2:	f003 0301 	and.w	r3, r3, #1
                    || ((output_bh_enable[i/(uint32_t)32]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d057      	beq.n	800308a <vl53l7cx_start_ranging+0x18a>
		{
			continue;
		}

		bh_ptr = (union Block_header *)&(output[i]);
 8002fda:	f107 020c 	add.w	r2, r7, #12
 8002fde:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	4413      	add	r3, r2
 8002fe4:	65fb      	str	r3, [r7, #92]	@ 0x5c
		if (((uint8_t)bh_ptr->type >= (uint8_t)0x1) 
 8002fe6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002fe8:	781b      	ldrb	r3, [r3, #0]
 8002fea:	f003 030f 	and.w	r3, r3, #15
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d03a      	beq.n	800306a <vl53l7cx_start_ranging+0x16a>
                    && ((uint8_t)bh_ptr->type < (uint8_t)0x0d))
 8002ff4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	2b0c      	cmp	r3, #12
 8003000:	d833      	bhi.n	800306a <vl53l7cx_start_ranging+0x16a>
		{
			if ((bh_ptr->idx >= (uint16_t)0x54d0) 
 8003002:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003004:	885b      	ldrh	r3, [r3, #2]
 8003006:	f245 42cf 	movw	r2, #21711	@ 0x54cf
 800300a:	4293      	cmp	r3, r2
 800300c:	d910      	bls.n	8003030 <vl53l7cx_start_ranging+0x130>
                            && (bh_ptr->idx < (uint16_t)(0x54d0 + 960)))
 800300e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003010:	885b      	ldrh	r3, [r3, #2]
 8003012:	f645 028f 	movw	r2, #22671	@ 0x588f
 8003016:	4293      	cmp	r3, r2
 8003018:	d80a      	bhi.n	8003030 <vl53l7cx_start_ranging+0x130>
			{
				bh_ptr->size = resolution;
 800301a:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800301e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003022:	b299      	uxth	r1, r3
 8003024:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003026:	8813      	ldrh	r3, [r2, #0]
 8003028:	f361 130f 	bfi	r3, r1, #4, #12
 800302c:	8013      	strh	r3, [r2, #0]
 800302e:	e009      	b.n	8003044 <vl53l7cx_start_ranging+0x144>
			}
			else
			{
				bh_ptr->size = (uint16_t)((uint16_t)resolution
 8003030:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8003034:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003038:	b299      	uxth	r1, r3
 800303a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800303c:	8813      	ldrh	r3, [r2, #0]
 800303e:	f361 130f 	bfi	r3, r1, #4, #12
 8003042:	8013      	strh	r3, [r2, #0]
                                  * (uint16_t)VL53L7CX_NB_TARGET_PER_ZONE);
			}
			p_dev->data_read_size += bh_ptr->type * bh_ptr->size;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800304a:	7812      	ldrb	r2, [r2, #0]
 800304c:	f3c2 0203 	ubfx	r2, r2, #0, #4
 8003050:	b2d2      	uxtb	r2, r2
 8003052:	4611      	mov	r1, r2
 8003054:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003056:	8812      	ldrh	r2, [r2, #0]
 8003058:	f3c2 120b 	ubfx	r2, r2, #4, #12
 800305c:	b292      	uxth	r2, r2
 800305e:	fb01 f202 	mul.w	r2, r1, r2
 8003062:	441a      	add	r2, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	605a      	str	r2, [r3, #4]
 8003068:	e009      	b.n	800307e <vl53l7cx_start_ranging+0x17e>
		}
		else
		{
			p_dev->data_read_size += bh_ptr->size;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003070:	8812      	ldrh	r2, [r2, #0]
 8003072:	f3c2 120b 	ubfx	r2, r2, #4, #12
 8003076:	b292      	uxth	r2, r2
 8003078:	441a      	add	r2, r3
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	605a      	str	r2, [r3, #4]
		}
		p_dev->data_read_size += (uint32_t)4;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	1d1a      	adds	r2, r3, #4
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	605a      	str	r2, [r3, #4]
 8003088:	e000      	b.n	800308c <vl53l7cx_start_ranging+0x18c>
			continue;
 800308a:	bf00      	nop
	for (i = 0; i < (uint32_t)(sizeof(output)/sizeof(uint32_t)); i++)
 800308c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800308e:	3301      	adds	r3, #1
 8003090:	663b      	str	r3, [r7, #96]	@ 0x60
 8003092:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003094:	2b0b      	cmp	r3, #11
 8003096:	d988      	bls.n	8002faa <vl53l7cx_start_ranging+0xaa>
	}
	p_dev->data_read_size += (uint32_t)24;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	f103 0218 	add.w	r2, r3, #24
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	605a      	str	r2, [r3, #4]

	status |= vl53l7cx_dci_write_data(p_dev,
 80030a4:	f107 010c 	add.w	r1, r7, #12
 80030a8:	2330      	movs	r3, #48	@ 0x30
 80030aa:	f64d 1280 	movw	r2, #55680	@ 0xd980
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f000 fc32 	bl	8003918 <vl53l7cx_dci_write_data>
 80030b4:	4603      	mov	r3, r0
 80030b6:	461a      	mov	r2, r3
 80030b8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80030bc:	4313      	orrs	r3, r2
 80030be:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			(uint8_t*)&(output), VL53L7CX_DCI_OUTPUT_LIST,
			(uint16_t)sizeof(output));

	header_config[0] = p_dev->data_read_size;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	653b      	str	r3, [r7, #80]	@ 0x50
	header_config[1] = i + (uint32_t)1;
 80030c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80030ca:	3301      	adds	r3, #1
 80030cc:	657b      	str	r3, [r7, #84]	@ 0x54

	status |= vl53l7cx_dci_write_data(p_dev,
 80030ce:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 80030d2:	2308      	movs	r3, #8
 80030d4:	f64d 1268 	movw	r2, #55656	@ 0xd968
 80030d8:	6878      	ldr	r0, [r7, #4]
 80030da:	f000 fc1d 	bl	8003918 <vl53l7cx_dci_write_data>
 80030de:	4603      	mov	r3, r0
 80030e0:	461a      	mov	r2, r3
 80030e2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80030e6:	4313      	orrs	r3, r2
 80030e8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			(uint8_t*)&(header_config), VL53L7CX_DCI_OUTPUT_CONFIG,
			(uint16_t)sizeof(header_config));

	status |= vl53l7cx_dci_write_data(p_dev,
 80030ec:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 80030f0:	2310      	movs	r3, #16
 80030f2:	f64d 1270 	movw	r2, #55664	@ 0xd970
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f000 fc0e 	bl	8003918 <vl53l7cx_dci_write_data>
 80030fc:	4603      	mov	r3, r0
 80030fe:	461a      	mov	r2, r3
 8003100:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8003104:	4313      	orrs	r3, r2
 8003106:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			(uint8_t*)&(output_bh_enable), VL53L7CX_DCI_OUTPUT_ENABLES,
			(uint16_t)sizeof(output_bh_enable));

	/* Start xshut bypass (interrupt mode) */
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2200      	movs	r2, #0
 800310e:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8003112:	4618      	mov	r0, r3
 8003114:	f7fe fbb0 	bl	8001878 <VL53L7CX_WrByte>
 8003118:	4603      	mov	r3, r0
 800311a:	461a      	mov	r2, r3
 800311c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8003120:	4313      	orrs	r3, r2
 8003122:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x09, 0x05);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2205      	movs	r2, #5
 800312a:	2109      	movs	r1, #9
 800312c:	4618      	mov	r0, r3
 800312e:	f7fe fba3 	bl	8001878 <VL53L7CX_WrByte>
 8003132:	4603      	mov	r3, r0
 8003134:	461a      	mov	r2, r3
 8003136:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800313a:	4313      	orrs	r3, r2
 800313c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	status |= VL53L7CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2202      	movs	r2, #2
 8003144:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8003148:	4618      	mov	r0, r3
 800314a:	f7fe fb95 	bl	8001878 <VL53L7CX_WrByte>
 800314e:	4603      	mov	r3, r0
 8003150:	461a      	mov	r2, r3
 8003152:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8003156:	4313      	orrs	r3, r2
 8003158:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

	/* Start ranging session */
	status |= VL53L7CX_WrMulti(&(p_dev->platform), VL53L7CX_UI_CMD_END -
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8003162:	2304      	movs	r3, #4
 8003164:	f642 71fc 	movw	r1, #12284	@ 0x2ffc
 8003168:	f7fe fbae 	bl	80018c8 <VL53L7CX_WrMulti>
 800316c:	4603      	mov	r3, r0
 800316e:	461a      	mov	r2, r3
 8003170:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8003174:	4313      	orrs	r3, r2
 8003176:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			(uint16_t)(4 - 1), (uint8_t*)cmd, sizeof(cmd));
	status |= _vl53l7cx_poll_for_answer(p_dev, 4, 1,
 800317a:	2303      	movs	r3, #3
 800317c:	9301      	str	r3, [sp, #4]
 800317e:	23ff      	movs	r3, #255	@ 0xff
 8003180:	9300      	str	r3, [sp, #0]
 8003182:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8003186:	2201      	movs	r2, #1
 8003188:	2104      	movs	r1, #4
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	f7fe fe58 	bl	8001e40 <_vl53l7cx_poll_for_answer>
 8003190:	4603      	mov	r3, r0
 8003192:	461a      	mov	r2, r3
 8003194:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8003198:	4313      	orrs	r3, r2
 800319a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			VL53L7CX_UI_CMD_STATUS, 0xff, 0x03);

	/* Read ui range data content and compare if data size is the correct one */
	status |= vl53l7cx_dci_read_data(p_dev,
			(uint8_t*)p_dev->temp_buffer, 0x5440, 12);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
	status |= vl53l7cx_dci_read_data(p_dev,
 80031a4:	230c      	movs	r3, #12
 80031a6:	f245 4240 	movw	r2, #21568	@ 0x5440
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f000 fb2a 	bl	8003804 <vl53l7cx_dci_read_data>
 80031b0:	4603      	mov	r3, r0
 80031b2:	461a      	mov	r2, r3
 80031b4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80031b8:	4313      	orrs	r3, r2
 80031ba:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	(void)memcpy(&tmp, &(p_dev->temp_buffer[0x8]), sizeof(tmp));
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	f503 63a1 	add.w	r3, r3, #1288	@ 0x508
 80031c4:	881b      	ldrh	r3, [r3, #0]
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
	if(tmp != p_dev->data_read_size)
 80031cc:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80031d0:	461a      	mov	r2, r3
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d002      	beq.n	80031e0 <vl53l7cx_start_ranging+0x2e0>
	{
		status |= VL53L7CX_STATUS_ERROR;
 80031da:	23ff      	movs	r3, #255	@ 0xff
 80031dc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	}

	return status;
 80031e0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3768      	adds	r7, #104	@ 0x68
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bdb0      	pop	{r4, r5, r7, pc}
 80031ec:	080080f4 	.word	0x080080f4
 80031f0:	08008104 	.word	0x08008104

080031f4 <vl53l7cx_check_data_ready>:
}

uint8_t vl53l7cx_check_data_ready(
		VL53L7CX_Configuration		*p_dev,
		uint8_t				*p_isReady)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53L7CX_STATUS_OK;
 80031fe:	2300      	movs	r3, #0
 8003200:	73fb      	strb	r3, [r7, #15]

	status |= VL53L7CX_RdMulti(&(p_dev->platform), 0x0, p_dev->temp_buffer, 4);
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
 800320a:	2304      	movs	r3, #4
 800320c:	2100      	movs	r1, #0
 800320e:	f7fe fb7b 	bl	8001908 <VL53L7CX_RdMulti>
 8003212:	4603      	mov	r3, r0
 8003214:	461a      	mov	r2, r3
 8003216:	7bfb      	ldrb	r3, [r7, #15]
 8003218:	4313      	orrs	r3, r2
 800321a:	73fb      	strb	r3, [r7, #15]

	if((p_dev->temp_buffer[0] != p_dev->streamcount)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	f893 2500 	ldrb.w	r2, [r3, #1280]	@ 0x500
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	789b      	ldrb	r3, [r3, #2]
 8003226:	429a      	cmp	r2, r3
 8003228:	d020      	beq.n	800326c <vl53l7cx_check_data_ready+0x78>
			&& (p_dev->temp_buffer[0] != (uint8_t)255)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f893 3500 	ldrb.w	r3, [r3, #1280]	@ 0x500
 8003230:	2bff      	cmp	r3, #255	@ 0xff
 8003232:	d01b      	beq.n	800326c <vl53l7cx_check_data_ready+0x78>
			&& (p_dev->temp_buffer[1] == (uint8_t)0x5)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	f893 3501 	ldrb.w	r3, [r3, #1281]	@ 0x501
 800323a:	2b05      	cmp	r3, #5
 800323c:	d116      	bne.n	800326c <vl53l7cx_check_data_ready+0x78>
			&& ((p_dev->temp_buffer[2] & (uint8_t)0x5) == (uint8_t)0x5)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	f893 3502 	ldrb.w	r3, [r3, #1282]	@ 0x502
 8003244:	f003 0305 	and.w	r3, r3, #5
 8003248:	2b05      	cmp	r3, #5
 800324a:	d10f      	bne.n	800326c <vl53l7cx_check_data_ready+0x78>
			&& ((p_dev->temp_buffer[3] & (uint8_t)0x10) ==(uint8_t)0x10)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	f893 3503 	ldrb.w	r3, [r3, #1283]	@ 0x503
 8003252:	f003 0310 	and.w	r3, r3, #16
 8003256:	2b00      	cmp	r3, #0
 8003258:	d008      	beq.n	800326c <vl53l7cx_check_data_ready+0x78>
			)
	{
		*p_isReady = (uint8_t)1;
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	2201      	movs	r2, #1
 800325e:	701a      	strb	r2, [r3, #0]
		 p_dev->streamcount = p_dev->temp_buffer[0];
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	f893 2500 	ldrb.w	r2, [r3, #1280]	@ 0x500
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	709a      	strb	r2, [r3, #2]
 800326a:	e00e      	b.n	800328a <vl53l7cx_check_data_ready+0x96>
	}
	else
	{
        if ((p_dev->temp_buffer[3] & (uint8_t)0x80) != (uint8_t)0)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	f893 3503 	ldrb.w	r3, [r3, #1283]	@ 0x503
 8003272:	b25b      	sxtb	r3, r3
 8003274:	2b00      	cmp	r3, #0
 8003276:	da05      	bge.n	8003284 <vl53l7cx_check_data_ready+0x90>
        {
        	status |= p_dev->temp_buffer[2];	/* Return GO2 error status */
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f893 2502 	ldrb.w	r2, [r3, #1282]	@ 0x502
 800327e:	7bfb      	ldrb	r3, [r7, #15]
 8003280:	4313      	orrs	r3, r2
 8003282:	73fb      	strb	r3, [r7, #15]
        }

		*p_isReady = 0;
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	2200      	movs	r2, #0
 8003288:	701a      	strb	r2, [r3, #0]
	}

	return status;
 800328a:	7bfb      	ldrb	r3, [r7, #15]
}
 800328c:	4618      	mov	r0, r3
 800328e:	3710      	adds	r7, #16
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}

08003294 <vl53l7cx_get_ranging_data>:

uint8_t vl53l7cx_get_ranging_data(
		VL53L7CX_Configuration		*p_dev,
		VL53L7CX_ResultsData		*p_results)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b088      	sub	sp, #32
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
 800329c:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53L7CX_STATUS_OK;
 800329e:	2300      	movs	r3, #0
 80032a0:	77fb      	strb	r3, [r7, #31]
	uint16_t header_id, footer_id;
	union Block_header *bh_ptr;
	uint32_t i, j, msize;
	status |= VL53L7CX_RdMulti(&(p_dev->platform), 0x0,
 80032a2:	6878      	ldr	r0, [r7, #4]
			p_dev->temp_buffer, p_dev->data_read_size);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
	status |= VL53L7CX_RdMulti(&(p_dev->platform), 0x0,
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	2100      	movs	r1, #0
 80032b0:	f7fe fb2a 	bl	8001908 <VL53L7CX_RdMulti>
 80032b4:	4603      	mov	r3, r0
 80032b6:	461a      	mov	r2, r3
 80032b8:	7ffb      	ldrb	r3, [r7, #31]
 80032ba:	4313      	orrs	r3, r2
 80032bc:	77fb      	strb	r3, [r7, #31]
	p_dev->streamcount = p_dev->temp_buffer[0];
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	f893 2500 	ldrb.w	r2, [r3, #1280]	@ 0x500
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	709a      	strb	r2, [r3, #2]
	VL53L7CX_SwapBuffer(p_dev->temp_buffer, (uint16_t)p_dev->data_read_size);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	b29b      	uxth	r3, r3
 80032d4:	4619      	mov	r1, r3
 80032d6:	4610      	mov	r0, r2
 80032d8:	f7fe fb48 	bl	800196c <VL53L7CX_SwapBuffer>

	/* Start conversion at position 16 to avoid headers */
	for (i = (uint32_t)16; i 
 80032dc:	2310      	movs	r3, #16
 80032de:	61bb      	str	r3, [r7, #24]
 80032e0:	e10e      	b.n	8003500 <vl53l7cx_get_ranging_data+0x26c>
             < (uint32_t)p_dev->data_read_size; i+=(uint32_t)4)
	{
		bh_ptr = (union Block_header *)&(p_dev->temp_buffer[i]);
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032e8:	687a      	ldr	r2, [r7, #4]
 80032ea:	4413      	add	r3, r2
 80032ec:	60bb      	str	r3, [r7, #8]
		if ((bh_ptr->type > (uint32_t)0x1) 
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	781b      	ldrb	r3, [r3, #0]
 80032f2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d915      	bls.n	8003328 <vl53l7cx_get_ranging_data+0x94>
                    && (bh_ptr->type < (uint32_t)0xd))
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b0c      	cmp	r3, #12
 8003308:	d80e      	bhi.n	8003328 <vl53l7cx_get_ranging_data+0x94>
		{
			msize = bh_ptr->type * bh_ptr->size;
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003312:	b2db      	uxtb	r3, r3
 8003314:	461a      	mov	r2, r3
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	881b      	ldrh	r3, [r3, #0]
 800331a:	f3c3 130b 	ubfx	r3, r3, #4, #12
 800331e:	b29b      	uxth	r3, r3
 8003320:	fb02 f303 	mul.w	r3, r2, r3
 8003324:	613b      	str	r3, [r7, #16]
 8003326:	e005      	b.n	8003334 <vl53l7cx_get_ranging_data+0xa0>
		}
		else
		{
			msize = bh_ptr->size;
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	881b      	ldrh	r3, [r3, #0]
 800332c:	f3c3 130b 	ubfx	r3, r3, #4, #12
 8003330:	b29b      	uxth	r3, r3
 8003332:	613b      	str	r3, [r7, #16]
		}

		switch(bh_ptr->idx){
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	885b      	ldrh	r3, [r3, #2]
 8003338:	f24e 0284 	movw	r2, #57476	@ 0xe084
 800333c:	4293      	cmp	r3, r2
 800333e:	f000 80bb 	beq.w	80034b8 <vl53l7cx_get_ranging_data+0x224>
 8003342:	f24e 0284 	movw	r2, #57476	@ 0xe084
 8003346:	4293      	cmp	r3, r2
 8003348:	f300 80d2 	bgt.w	80034f0 <vl53l7cx_get_ranging_data+0x25c>
 800334c:	f24e 0244 	movw	r2, #57412	@ 0xe044
 8003350:	4293      	cmp	r3, r2
 8003352:	f000 80a3 	beq.w	800349c <vl53l7cx_get_ranging_data+0x208>
 8003356:	f24e 0244 	movw	r2, #57412	@ 0xe044
 800335a:	4293      	cmp	r3, r2
 800335c:	f300 80c8 	bgt.w	80034f0 <vl53l7cx_get_ranging_data+0x25c>
 8003360:	f64d 7244 	movw	r2, #57156	@ 0xdf44
 8003364:	4293      	cmp	r3, r2
 8003366:	f000 808b 	beq.w	8003480 <vl53l7cx_get_ranging_data+0x1ec>
 800336a:	f64d 7244 	movw	r2, #57156	@ 0xdf44
 800336e:	4293      	cmp	r3, r2
 8003370:	f300 80be 	bgt.w	80034f0 <vl53l7cx_get_ranging_data+0x25c>
 8003374:	f64d 62c4 	movw	r2, #57028	@ 0xdec4
 8003378:	4293      	cmp	r3, r2
 800337a:	d073      	beq.n	8003464 <vl53l7cx_get_ranging_data+0x1d0>
 800337c:	f64d 62c4 	movw	r2, #57028	@ 0xdec4
 8003380:	4293      	cmp	r3, r2
 8003382:	f300 80b5 	bgt.w	80034f0 <vl53l7cx_get_ranging_data+0x25c>
 8003386:	f64d 32c4 	movw	r2, #56260	@ 0xdbc4
 800338a:	4293      	cmp	r3, r2
 800338c:	d05c      	beq.n	8003448 <vl53l7cx_get_ranging_data+0x1b4>
 800338e:	f64d 32c4 	movw	r2, #56260	@ 0xdbc4
 8003392:	4293      	cmp	r3, r2
 8003394:	f300 80ac 	bgt.w	80034f0 <vl53l7cx_get_ranging_data+0x25c>
 8003398:	f64d 3284 	movw	r2, #56196	@ 0xdb84
 800339c:	4293      	cmp	r3, r2
 800339e:	d045      	beq.n	800342c <vl53l7cx_get_ranging_data+0x198>
 80033a0:	f64d 3284 	movw	r2, #56196	@ 0xdb84
 80033a4:	4293      	cmp	r3, r2
 80033a6:	f300 80a3 	bgt.w	80034f0 <vl53l7cx_get_ranging_data+0x25c>
 80033aa:	f64d 0258 	movw	r2, #55384	@ 0xd858
 80033ae:	4293      	cmp	r3, r2
 80033b0:	f000 8090 	beq.w	80034d4 <vl53l7cx_get_ranging_data+0x240>
 80033b4:	f64d 0258 	movw	r2, #55384	@ 0xd858
 80033b8:	4293      	cmp	r3, r2
 80033ba:	f300 8099 	bgt.w	80034f0 <vl53l7cx_get_ranging_data+0x25c>
 80033be:	f245 52d0 	movw	r2, #21968	@ 0x55d0
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d024      	beq.n	8003410 <vl53l7cx_get_ranging_data+0x17c>
 80033c6:	f245 52d0 	movw	r2, #21968	@ 0x55d0
 80033ca:	4293      	cmp	r3, r2
 80033cc:	f300 8090 	bgt.w	80034f0 <vl53l7cx_get_ranging_data+0x25c>
 80033d0:	f245 42b4 	movw	r2, #21684	@ 0x54b4
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d004      	beq.n	80033e2 <vl53l7cx_get_ranging_data+0x14e>
 80033d8:	f245 42d0 	movw	r2, #21712	@ 0x54d0
 80033dc:	4293      	cmp	r3, r2
 80033de:	d00a      	beq.n	80033f6 <vl53l7cx_get_ranging_data+0x162>
				(void)memcpy(&p_results->motion_indicator,
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
				break;
#endif
			default:
				break;
 80033e0:	e086      	b.n	80034f0 <vl53l7cx_get_ranging_data+0x25c>
						(int8_t)p_dev->temp_buffer[i + (uint32_t)12];
 80033e2:	69bb      	ldr	r3, [r7, #24]
 80033e4:	330c      	adds	r3, #12
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	4413      	add	r3, r2
 80033ea:	f893 3500 	ldrb.w	r3, [r3, #1280]	@ 0x500
 80033ee:	b25a      	sxtb	r2, r3
				p_results->silicon_temp_degc =
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	701a      	strb	r2, [r3, #0]
				break;
 80033f4:	e07d      	b.n	80034f2 <vl53l7cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->ambient_per_spad,
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	1d18      	adds	r0, r3, #4
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 80033fa:	69bb      	ldr	r3, [r7, #24]
 80033fc:	3304      	adds	r3, #4
 80033fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	4413      	add	r3, r2
				(void)memcpy(p_results->ambient_per_spad,
 8003406:	693a      	ldr	r2, [r7, #16]
 8003408:	4619      	mov	r1, r3
 800340a:	f003 fec4 	bl	8007196 <memcpy>
				break;
 800340e:	e070      	b.n	80034f2 <vl53l7cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->nb_spads_enabled,
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 8003416:	69bb      	ldr	r3, [r7, #24]
 8003418:	3304      	adds	r3, #4
 800341a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	4413      	add	r3, r2
				(void)memcpy(p_results->nb_spads_enabled,
 8003422:	693a      	ldr	r2, [r7, #16]
 8003424:	4619      	mov	r1, r3
 8003426:	f003 feb6 	bl	8007196 <memcpy>
				break;
 800342a:	e062      	b.n	80034f2 <vl53l7cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->nb_target_detected,
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	f503 7082 	add.w	r0, r3, #260	@ 0x104
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 8003432:	69bb      	ldr	r3, [r7, #24]
 8003434:	3304      	adds	r3, #4
 8003436:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800343a:	687a      	ldr	r2, [r7, #4]
 800343c:	4413      	add	r3, r2
				(void)memcpy(p_results->nb_target_detected,
 800343e:	693a      	ldr	r2, [r7, #16]
 8003440:	4619      	mov	r1, r3
 8003442:	f003 fea8 	bl	8007196 <memcpy>
				break;
 8003446:	e054      	b.n	80034f2 <vl53l7cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->signal_per_spad,
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	f503 7011 	add.w	r0, r3, #580	@ 0x244
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	3304      	adds	r3, #4
 8003452:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	4413      	add	r3, r2
				(void)memcpy(p_results->signal_per_spad,
 800345a:	693a      	ldr	r2, [r7, #16]
 800345c:	4619      	mov	r1, r3
 800345e:	f003 fe9a 	bl	8007196 <memcpy>
				break;
 8003462:	e046      	b.n	80034f2 <vl53l7cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->range_sigma_mm,
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	f503 7051 	add.w	r0, r3, #836	@ 0x344
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 800346a:	69bb      	ldr	r3, [r7, #24]
 800346c:	3304      	adds	r3, #4
 800346e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	4413      	add	r3, r2
				(void)memcpy(p_results->range_sigma_mm,
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	4619      	mov	r1, r3
 800347a:	f003 fe8c 	bl	8007196 <memcpy>
				break;
 800347e:	e038      	b.n	80034f2 <vl53l7cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->distance_mm,
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	f503 7071 	add.w	r0, r3, #964	@ 0x3c4
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 8003486:	69bb      	ldr	r3, [r7, #24]
 8003488:	3304      	adds	r3, #4
 800348a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800348e:	687a      	ldr	r2, [r7, #4]
 8003490:	4413      	add	r3, r2
				(void)memcpy(p_results->distance_mm,
 8003492:	693a      	ldr	r2, [r7, #16]
 8003494:	4619      	mov	r1, r3
 8003496:	f003 fe7e 	bl	8007196 <memcpy>
				break;
 800349a:	e02a      	b.n	80034f2 <vl53l7cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->reflectance,
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	f203 4044 	addw	r0, r3, #1092	@ 0x444
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 80034a2:	69bb      	ldr	r3, [r7, #24]
 80034a4:	3304      	adds	r3, #4
 80034a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	4413      	add	r3, r2
				(void)memcpy(p_results->reflectance,
 80034ae:	693a      	ldr	r2, [r7, #16]
 80034b0:	4619      	mov	r1, r3
 80034b2:	f003 fe70 	bl	8007196 <memcpy>
				break;
 80034b6:	e01c      	b.n	80034f2 <vl53l7cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->target_status,
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	f203 4084 	addw	r0, r3, #1156	@ 0x484
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 80034be:	69bb      	ldr	r3, [r7, #24]
 80034c0:	3304      	adds	r3, #4
 80034c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	4413      	add	r3, r2
				(void)memcpy(p_results->target_status,
 80034ca:	693a      	ldr	r2, [r7, #16]
 80034cc:	4619      	mov	r1, r3
 80034ce:	f003 fe62 	bl	8007196 <memcpy>
				break;
 80034d2:	e00e      	b.n	80034f2 <vl53l7cx_get_ranging_data+0x25e>
				(void)memcpy(&p_results->motion_indicator,
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	f203 40c4 	addw	r0, r3, #1220	@ 0x4c4
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	3304      	adds	r3, #4
 80034de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	4413      	add	r3, r2
				(void)memcpy(&p_results->motion_indicator,
 80034e6:	693a      	ldr	r2, [r7, #16]
 80034e8:	4619      	mov	r1, r3
 80034ea:	f003 fe54 	bl	8007196 <memcpy>
				break;
 80034ee:	e000      	b.n	80034f2 <vl53l7cx_get_ranging_data+0x25e>
				break;
 80034f0:	bf00      	nop
		}
		i += msize;
 80034f2:	69ba      	ldr	r2, [r7, #24]
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	4413      	add	r3, r2
 80034f8:	61bb      	str	r3, [r7, #24]
             < (uint32_t)p_dev->data_read_size; i+=(uint32_t)4)
 80034fa:	69bb      	ldr	r3, [r7, #24]
 80034fc:	3304      	adds	r3, #4
 80034fe:	61bb      	str	r3, [r7, #24]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	69ba      	ldr	r2, [r7, #24]
 8003506:	429a      	cmp	r2, r3
 8003508:	f4ff aeeb 	bcc.w	80032e2 <vl53l7cx_get_ranging_data+0x4e>

#ifndef VL53L7CX_USE_RAW_FORMAT

	/* Convert data into their real format */
#ifndef VL53L7CX_DISABLE_AMBIENT_PER_SPAD
	for(i = 0; i < (uint32_t)VL53L7CX_RESOLUTION_8X8; i++)
 800350c:	2300      	movs	r3, #0
 800350e:	61bb      	str	r3, [r7, #24]
 8003510:	e00d      	b.n	800352e <vl53l7cx_get_ranging_data+0x29a>
	{
		p_results->ambient_per_spad[i] /= (uint32_t)2048;
 8003512:	683a      	ldr	r2, [r7, #0]
 8003514:	69bb      	ldr	r3, [r7, #24]
 8003516:	009b      	lsls	r3, r3, #2
 8003518:	4413      	add	r3, r2
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	0ada      	lsrs	r2, r3, #11
 800351e:	6839      	ldr	r1, [r7, #0]
 8003520:	69bb      	ldr	r3, [r7, #24]
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	440b      	add	r3, r1
 8003526:	605a      	str	r2, [r3, #4]
	for(i = 0; i < (uint32_t)VL53L7CX_RESOLUTION_8X8; i++)
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	3301      	adds	r3, #1
 800352c:	61bb      	str	r3, [r7, #24]
 800352e:	69bb      	ldr	r3, [r7, #24]
 8003530:	2b3f      	cmp	r3, #63	@ 0x3f
 8003532:	d9ee      	bls.n	8003512 <vl53l7cx_get_ranging_data+0x27e>
	}
#endif

	for(i = 0; i < (uint32_t)(VL53L7CX_RESOLUTION_8X8
 8003534:	2300      	movs	r3, #0
 8003536:	61bb      	str	r3, [r7, #24]
 8003538:	e056      	b.n	80035e8 <vl53l7cx_get_ranging_data+0x354>
			*VL53L7CX_NB_TARGET_PER_ZONE); i++)
	{
#ifndef VL53L7CX_DISABLE_DISTANCE_MM
		p_results->distance_mm[i] /= 4;
 800353a:	683a      	ldr	r2, [r7, #0]
 800353c:	69bb      	ldr	r3, [r7, #24]
 800353e:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8003542:	005b      	lsls	r3, r3, #1
 8003544:	4413      	add	r3, r2
 8003546:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800354a:	2b00      	cmp	r3, #0
 800354c:	da00      	bge.n	8003550 <vl53l7cx_get_ranging_data+0x2bc>
 800354e:	3303      	adds	r3, #3
 8003550:	109b      	asrs	r3, r3, #2
 8003552:	b219      	sxth	r1, r3
 8003554:	683a      	ldr	r2, [r7, #0]
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 800355c:	005b      	lsls	r3, r3, #1
 800355e:	4413      	add	r3, r2
 8003560:	460a      	mov	r2, r1
 8003562:	809a      	strh	r2, [r3, #4]
		if(p_results->distance_mm[i] < 0)
 8003564:	683a      	ldr	r2, [r7, #0]
 8003566:	69bb      	ldr	r3, [r7, #24]
 8003568:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 800356c:	005b      	lsls	r3, r3, #1
 800356e:	4413      	add	r3, r2
 8003570:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003574:	2b00      	cmp	r3, #0
 8003576:	da07      	bge.n	8003588 <vl53l7cx_get_ranging_data+0x2f4>
		{
			p_results->distance_mm[i] = 0;
 8003578:	683a      	ldr	r2, [r7, #0]
 800357a:	69bb      	ldr	r3, [r7, #24]
 800357c:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8003580:	005b      	lsls	r3, r3, #1
 8003582:	4413      	add	r3, r2
 8003584:	2200      	movs	r2, #0
 8003586:	809a      	strh	r2, [r3, #4]
		}
#endif
#ifndef VL53L7CX_DISABLE_REFLECTANCE_PERCENT
		p_results->reflectance[i] /= (uint8_t)2;
 8003588:	683a      	ldr	r2, [r7, #0]
 800358a:	69bb      	ldr	r3, [r7, #24]
 800358c:	4413      	add	r3, r2
 800358e:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 8003592:	781b      	ldrb	r3, [r3, #0]
 8003594:	085b      	lsrs	r3, r3, #1
 8003596:	b2d9      	uxtb	r1, r3
 8003598:	683a      	ldr	r2, [r7, #0]
 800359a:	69bb      	ldr	r3, [r7, #24]
 800359c:	4413      	add	r3, r2
 800359e:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 80035a2:	460a      	mov	r2, r1
 80035a4:	701a      	strb	r2, [r3, #0]
#endif
#ifndef VL53L7CX_DISABLE_RANGE_SIGMA_MM
		p_results->range_sigma_mm[i] /= (uint16_t)128;
 80035a6:	683a      	ldr	r2, [r7, #0]
 80035a8:	69bb      	ldr	r3, [r7, #24]
 80035aa:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 80035ae:	005b      	lsls	r3, r3, #1
 80035b0:	4413      	add	r3, r2
 80035b2:	889b      	ldrh	r3, [r3, #4]
 80035b4:	09db      	lsrs	r3, r3, #7
 80035b6:	b299      	uxth	r1, r3
 80035b8:	683a      	ldr	r2, [r7, #0]
 80035ba:	69bb      	ldr	r3, [r7, #24]
 80035bc:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 80035c0:	005b      	lsls	r3, r3, #1
 80035c2:	4413      	add	r3, r2
 80035c4:	460a      	mov	r2, r1
 80035c6:	809a      	strh	r2, [r3, #4]
#endif
#ifndef VL53L7CX_DISABLE_SIGNAL_PER_SPAD
		p_results->signal_per_spad[i] /= (uint32_t)2048;
 80035c8:	683a      	ldr	r2, [r7, #0]
 80035ca:	69bb      	ldr	r3, [r7, #24]
 80035cc:	3390      	adds	r3, #144	@ 0x90
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	4413      	add	r3, r2
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	0ada      	lsrs	r2, r3, #11
 80035d6:	6839      	ldr	r1, [r7, #0]
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	3390      	adds	r3, #144	@ 0x90
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	440b      	add	r3, r1
 80035e0:	605a      	str	r2, [r3, #4]
			*VL53L7CX_NB_TARGET_PER_ZONE); i++)
 80035e2:	69bb      	ldr	r3, [r7, #24]
 80035e4:	3301      	adds	r3, #1
 80035e6:	61bb      	str	r3, [r7, #24]
	for(i = 0; i < (uint32_t)(VL53L7CX_RESOLUTION_8X8
 80035e8:	69bb      	ldr	r3, [r7, #24]
 80035ea:	2b3f      	cmp	r3, #63	@ 0x3f
 80035ec:	d9a5      	bls.n	800353a <vl53l7cx_get_ranging_data+0x2a6>
#endif
	}

	/* Set target status to 255 if no target is detected for this zone */
#ifndef VL53L7CX_DISABLE_NB_TARGET_DETECTED
	for(i = 0; i < (uint32_t)VL53L7CX_RESOLUTION_8X8; i++)
 80035ee:	2300      	movs	r3, #0
 80035f0:	61bb      	str	r3, [r7, #24]
 80035f2:	e01b      	b.n	800362c <vl53l7cx_get_ranging_data+0x398>
	{
		if(p_results->nb_target_detected[i] == (uint8_t)0){
 80035f4:	683a      	ldr	r2, [r7, #0]
 80035f6:	69bb      	ldr	r3, [r7, #24]
 80035f8:	4413      	add	r3, r2
 80035fa:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d110      	bne.n	8003626 <vl53l7cx_get_ranging_data+0x392>
			for(j = 0; j < (uint32_t)
 8003604:	2300      	movs	r3, #0
 8003606:	617b      	str	r3, [r7, #20]
 8003608:	e00a      	b.n	8003620 <vl53l7cx_get_ranging_data+0x38c>
				VL53L7CX_NB_TARGET_PER_ZONE; j++)
			{
#ifndef VL53L7CX_DISABLE_TARGET_STATUS
				p_results->target_status
				[((uint32_t)VL53L7CX_NB_TARGET_PER_ZONE
					*(uint32_t)i) + j]=(uint8_t)255;
 800360a:	69ba      	ldr	r2, [r7, #24]
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	4413      	add	r3, r2
 8003610:	683a      	ldr	r2, [r7, #0]
 8003612:	4413      	add	r3, r2
 8003614:	22ff      	movs	r2, #255	@ 0xff
 8003616:	f883 2484 	strb.w	r2, [r3, #1156]	@ 0x484
				VL53L7CX_NB_TARGET_PER_ZONE; j++)
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	3301      	adds	r3, #1
 800361e:	617b      	str	r3, [r7, #20]
			for(j = 0; j < (uint32_t)
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d0f1      	beq.n	800360a <vl53l7cx_get_ranging_data+0x376>
	for(i = 0; i < (uint32_t)VL53L7CX_RESOLUTION_8X8; i++)
 8003626:	69bb      	ldr	r3, [r7, #24]
 8003628:	3301      	adds	r3, #1
 800362a:	61bb      	str	r3, [r7, #24]
 800362c:	69bb      	ldr	r3, [r7, #24]
 800362e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003630:	d9e0      	bls.n	80035f4 <vl53l7cx_get_ranging_data+0x360>
		}
	}
#endif

#ifndef VL53L7CX_DISABLE_MOTION_INDICATOR
	for(i = 0; i < (uint32_t)32; i++)
 8003632:	2300      	movs	r3, #0
 8003634:	61bb      	str	r3, [r7, #24]
 8003636:	e014      	b.n	8003662 <vl53l7cx_get_ranging_data+0x3ce>
	{
		p_results->motion_indicator.motion[i] /= (uint32_t)65535;
 8003638:	683a      	ldr	r2, [r7, #0]
 800363a:	69bb      	ldr	r3, [r7, #24]
 800363c:	f503 7399 	add.w	r3, r3, #306	@ 0x132
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	4413      	add	r3, r2
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	4a1f      	ldr	r2, [pc, #124]	@ (80036c4 <vl53l7cx_get_ranging_data+0x430>)
 8003648:	fba2 2303 	umull	r2, r3, r2, r3
 800364c:	0bda      	lsrs	r2, r3, #15
 800364e:	6839      	ldr	r1, [r7, #0]
 8003650:	69bb      	ldr	r3, [r7, #24]
 8003652:	f503 7399 	add.w	r3, r3, #306	@ 0x132
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	440b      	add	r3, r1
 800365a:	609a      	str	r2, [r3, #8]
	for(i = 0; i < (uint32_t)32; i++)
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	3301      	adds	r3, #1
 8003660:	61bb      	str	r3, [r7, #24]
 8003662:	69bb      	ldr	r3, [r7, #24]
 8003664:	2b1f      	cmp	r3, #31
 8003666:	d9e7      	bls.n	8003638 <vl53l7cx_get_ranging_data+0x3a4>

#endif

	/* Check if footer id and header id are matching. This allows to detect
	 * corrupted frames */
	header_id = ((uint16_t)(p_dev->temp_buffer[0x8])<<8) & 0xFF00U;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f893 3508 	ldrb.w	r3, [r3, #1288]	@ 0x508
 800366e:	021b      	lsls	r3, r3, #8
 8003670:	81fb      	strh	r3, [r7, #14]
	header_id |= ((uint16_t)(p_dev->temp_buffer[0x9])) & 0x00FFU;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f893 3509 	ldrb.w	r3, [r3, #1289]	@ 0x509
 8003678:	461a      	mov	r2, r3
 800367a:	89fb      	ldrh	r3, [r7, #14]
 800367c:	4313      	orrs	r3, r2
 800367e:	81fb      	strh	r3, [r7, #14]

	footer_id = ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	685b      	ldr	r3, [r3, #4]
		- (uint32_t)4]) << 8) & 0xFF00U;
 8003684:	3b04      	subs	r3, #4
	footer_id = ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 8003686:	687a      	ldr	r2, [r7, #4]
 8003688:	4413      	add	r3, r2
 800368a:	f893 3500 	ldrb.w	r3, [r3, #1280]	@ 0x500
 800368e:	021b      	lsls	r3, r3, #8
 8003690:	81bb      	strh	r3, [r7, #12]
	footer_id |= ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	685b      	ldr	r3, [r3, #4]
		- (uint32_t)3])) & 0xFFU;
 8003696:	3b03      	subs	r3, #3
	footer_id |= ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	4413      	add	r3, r2
 800369c:	f893 3500 	ldrb.w	r3, [r3, #1280]	@ 0x500
 80036a0:	461a      	mov	r2, r3
 80036a2:	89bb      	ldrh	r3, [r7, #12]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	81bb      	strh	r3, [r7, #12]
	if(header_id != footer_id)
 80036a8:	89fa      	ldrh	r2, [r7, #14]
 80036aa:	89bb      	ldrh	r3, [r7, #12]
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d003      	beq.n	80036b8 <vl53l7cx_get_ranging_data+0x424>
	{
		status |= VL53L7CX_STATUS_CORRUPTED_FRAME;
 80036b0:	7ffb      	ldrb	r3, [r7, #31]
 80036b2:	f043 0302 	orr.w	r3, r3, #2
 80036b6:	77fb      	strb	r3, [r7, #31]
	}

	return status;
 80036b8:	7ffb      	ldrb	r3, [r7, #31]
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3720      	adds	r7, #32
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	80008001 	.word	0x80008001

080036c8 <vl53l7cx_get_resolution>:

uint8_t vl53l7cx_get_resolution(
		VL53L7CX_Configuration		*p_dev,
		uint8_t				*p_resolution)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
 80036d0:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53L7CX_STATUS_OK;
 80036d2:	2300      	movs	r3, #0
 80036d4:	73fb      	strb	r3, [r7, #15]

	status |= vl53l7cx_dci_read_data(p_dev, p_dev->temp_buffer,
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
 80036dc:	2308      	movs	r3, #8
 80036de:	f245 4250 	movw	r2, #21584	@ 0x5450
 80036e2:	6878      	ldr	r0, [r7, #4]
 80036e4:	f000 f88e 	bl	8003804 <vl53l7cx_dci_read_data>
 80036e8:	4603      	mov	r3, r0
 80036ea:	461a      	mov	r2, r3
 80036ec:	7bfb      	ldrb	r3, [r7, #15]
 80036ee:	4313      	orrs	r3, r2
 80036f0:	73fb      	strb	r3, [r7, #15]
			VL53L7CX_DCI_ZONE_CONFIG, 8);
	*p_resolution = p_dev->temp_buffer[0x00]*p_dev->temp_buffer[0x01];
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	f893 2500 	ldrb.w	r2, [r3, #1280]	@ 0x500
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f893 3501 	ldrb.w	r3, [r3, #1281]	@ 0x501
 80036fe:	fb12 f303 	smulbb	r3, r2, r3
 8003702:	b2da      	uxtb	r2, r3
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	701a      	strb	r2, [r3, #0]

	return status;
 8003708:	7bfb      	ldrb	r3, [r7, #15]
}
 800370a:	4618      	mov	r0, r3
 800370c:	3710      	adds	r7, #16
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}

08003712 <vl53l7cx_set_ranging_frequency_hz>:
}

uint8_t vl53l7cx_set_ranging_frequency_hz(
		VL53L7CX_Configuration		*p_dev,
		uint8_t				frequency_hz)
{
 8003712:	b580      	push	{r7, lr}
 8003714:	b088      	sub	sp, #32
 8003716:	af04      	add	r7, sp, #16
 8003718:	6078      	str	r0, [r7, #4]
 800371a:	460b      	mov	r3, r1
 800371c:	70fb      	strb	r3, [r7, #3]
	uint8_t status = VL53L7CX_STATUS_OK;
 800371e:	2300      	movs	r3, #0
 8003720:	73fb      	strb	r3, [r7, #15]

	status |= vl53l7cx_dci_replace_data(p_dev, p_dev->temp_buffer,
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
 8003728:	2301      	movs	r3, #1
 800372a:	9302      	str	r3, [sp, #8]
 800372c:	2301      	movs	r3, #1
 800372e:	9301      	str	r3, [sp, #4]
 8003730:	1cfb      	adds	r3, r7, #3
 8003732:	9300      	str	r3, [sp, #0]
 8003734:	2304      	movs	r3, #4
 8003736:	f245 4258 	movw	r2, #21592	@ 0x5458
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f000 f98a 	bl	8003a54 <vl53l7cx_dci_replace_data>
 8003740:	4603      	mov	r3, r0
 8003742:	461a      	mov	r2, r3
 8003744:	7bfb      	ldrb	r3, [r7, #15]
 8003746:	4313      	orrs	r3, r2
 8003748:	73fb      	strb	r3, [r7, #15]
					VL53L7CX_DCI_FREQ_HZ, 4,
					(uint8_t*)&frequency_hz, 1, 0x01);

	return status;
 800374a:	7bfb      	ldrb	r3, [r7, #15]
}
 800374c:	4618      	mov	r0, r3
 800374e:	3710      	adds	r7, #16
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}

08003754 <vl53l7cx_set_ranging_mode>:
}

uint8_t vl53l7cx_set_ranging_mode(
		VL53L7CX_Configuration		*p_dev,
		uint8_t				ranging_mode)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
 800375c:	460b      	mov	r3, r1
 800375e:	70fb      	strb	r3, [r7, #3]
	uint8_t status = VL53L7CX_STATUS_OK;
 8003760:	2300      	movs	r3, #0
 8003762:	73fb      	strb	r3, [r7, #15]
	uint32_t single_range = 0x00;
 8003764:	2300      	movs	r3, #0
 8003766:	60bb      	str	r3, [r7, #8]

	status |= vl53l7cx_dci_read_data(p_dev, p_dev->temp_buffer,
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
 800376e:	2308      	movs	r3, #8
 8003770:	f64a 5230 	movw	r2, #44336	@ 0xad30
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f000 f845 	bl	8003804 <vl53l7cx_dci_read_data>
 800377a:	4603      	mov	r3, r0
 800377c:	461a      	mov	r2, r3
 800377e:	7bfb      	ldrb	r3, [r7, #15]
 8003780:	4313      	orrs	r3, r2
 8003782:	73fb      	strb	r3, [r7, #15]
			VL53L7CX_DCI_RANGING_MODE, 8);

	switch(ranging_mode)
 8003784:	78fb      	ldrb	r3, [r7, #3]
 8003786:	2b01      	cmp	r3, #1
 8003788:	d002      	beq.n	8003790 <vl53l7cx_set_ranging_mode+0x3c>
 800378a:	2b03      	cmp	r3, #3
 800378c:	d00b      	beq.n	80037a6 <vl53l7cx_set_ranging_mode+0x52>
 800378e:	e015      	b.n	80037bc <vl53l7cx_set_ranging_mode+0x68>
	{
		case VL53L7CX_RANGING_MODE_CONTINUOUS:
			p_dev->temp_buffer[0x01] = 0x1;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 2501 	strb.w	r2, [r3, #1281]	@ 0x501
			p_dev->temp_buffer[0x03] = 0x3;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2203      	movs	r2, #3
 800379c:	f883 2503 	strb.w	r2, [r3, #1283]	@ 0x503
			single_range = 0x00;
 80037a0:	2300      	movs	r3, #0
 80037a2:	60bb      	str	r3, [r7, #8]
			break;
 80037a4:	e00d      	b.n	80037c2 <vl53l7cx_set_ranging_mode+0x6e>

		case VL53L7CX_RANGING_MODE_AUTONOMOUS:
			p_dev->temp_buffer[0x01] = 0x3;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2203      	movs	r2, #3
 80037aa:	f883 2501 	strb.w	r2, [r3, #1281]	@ 0x501
			p_dev->temp_buffer[0x03] = 0x2;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2202      	movs	r2, #2
 80037b2:	f883 2503 	strb.w	r2, [r3, #1283]	@ 0x503
			single_range = 0x01;
 80037b6:	2301      	movs	r3, #1
 80037b8:	60bb      	str	r3, [r7, #8]
			break;
 80037ba:	e002      	b.n	80037c2 <vl53l7cx_set_ranging_mode+0x6e>

		default:
			status = VL53L7CX_STATUS_INVALID_PARAM;
 80037bc:	237f      	movs	r3, #127	@ 0x7f
 80037be:	73fb      	strb	r3, [r7, #15]
			break;
 80037c0:	bf00      	nop
	}

	status |= vl53l7cx_dci_write_data(p_dev, p_dev->temp_buffer,
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
 80037c8:	2308      	movs	r3, #8
 80037ca:	f64a 5230 	movw	r2, #44336	@ 0xad30
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	f000 f8a2 	bl	8003918 <vl53l7cx_dci_write_data>
 80037d4:	4603      	mov	r3, r0
 80037d6:	461a      	mov	r2, r3
 80037d8:	7bfb      	ldrb	r3, [r7, #15]
 80037da:	4313      	orrs	r3, r2
 80037dc:	73fb      	strb	r3, [r7, #15]
			VL53L7CX_DCI_RANGING_MODE, (uint16_t)8);

	status |= vl53l7cx_dci_write_data(p_dev, (uint8_t*)&single_range,
 80037de:	f107 0108 	add.w	r1, r7, #8
 80037e2:	2304      	movs	r3, #4
 80037e4:	f64d 1264 	movw	r2, #55652	@ 0xd964
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	f000 f895 	bl	8003918 <vl53l7cx_dci_write_data>
 80037ee:	4603      	mov	r3, r0
 80037f0:	461a      	mov	r2, r3
 80037f2:	7bfb      	ldrb	r3, [r7, #15]
 80037f4:	4313      	orrs	r3, r2
 80037f6:	73fb      	strb	r3, [r7, #15]
			VL53L7CX_DCI_SINGLE_RANGE,
                        (uint16_t)sizeof(single_range));

	return status;
 80037f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3710      	adds	r7, #16
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
	...

08003804 <vl53l7cx_dci_read_data>:
uint8_t vl53l7cx_dci_read_data(
		VL53L7CX_Configuration		*p_dev,
		uint8_t				*data,
		uint32_t			index,
		uint16_t			data_size)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b08c      	sub	sp, #48	@ 0x30
 8003808:	af02      	add	r7, sp, #8
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]
 8003810:	807b      	strh	r3, [r7, #2]
	int16_t i;
	uint8_t status = VL53L7CX_STATUS_OK;
 8003812:	2300      	movs	r3, #0
 8003814:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        uint32_t rd_size = (uint32_t) data_size + (uint32_t)12;
 8003818:	887b      	ldrh	r3, [r7, #2]
 800381a:	330c      	adds	r3, #12
 800381c:	623b      	str	r3, [r7, #32]
	uint8_t cmd[] = {0x00, 0x00, 0x00, 0x00,
 800381e:	4a3d      	ldr	r2, [pc, #244]	@ (8003914 <vl53l7cx_dci_read_data+0x110>)
 8003820:	f107 0314 	add.w	r3, r7, #20
 8003824:	ca07      	ldmia	r2, {r0, r1, r2}
 8003826:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			0x00, 0x00, 0x00, 0x0f,
			0x00, 0x02, 0x00, 0x08};

	/* Check if tmp buffer is large enough */
	if((data_size + (uint16_t)12)>(uint16_t)VL53L7CX_TEMPORARY_BUFFER_SIZE)
 800382a:	887b      	ldrh	r3, [r7, #2]
 800382c:	f5b3 6fb4 	cmp.w	r3, #1440	@ 0x5a0
 8003830:	d903      	bls.n	800383a <vl53l7cx_dci_read_data+0x36>
	{
		status |= VL53L7CX_STATUS_ERROR;
 8003832:	23ff      	movs	r3, #255	@ 0xff
 8003834:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8003838:	e065      	b.n	8003906 <vl53l7cx_dci_read_data+0x102>
	}
	else
	{
		cmd[0] = (uint8_t)(index >> 8);	
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	0a1b      	lsrs	r3, r3, #8
 800383e:	b2db      	uxtb	r3, r3
 8003840:	753b      	strb	r3, [r7, #20]
		cmd[1] = (uint8_t)(index & (uint32_t)0xff);			
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	b2db      	uxtb	r3, r3
 8003846:	757b      	strb	r3, [r7, #21]
		cmd[2] = (uint8_t)((data_size & (uint16_t)0xff0) >> 4);
 8003848:	887b      	ldrh	r3, [r7, #2]
 800384a:	111b      	asrs	r3, r3, #4
 800384c:	b2db      	uxtb	r3, r3
 800384e:	75bb      	strb	r3, [r7, #22]
		cmd[3] = (uint8_t)((data_size & (uint16_t)0xf) << 4);
 8003850:	887b      	ldrh	r3, [r7, #2]
 8003852:	b2db      	uxtb	r3, r3
 8003854:	011b      	lsls	r3, r3, #4
 8003856:	b2db      	uxtb	r3, r3
 8003858:	75fb      	strb	r3, [r7, #23]

	/* Request data reading from FW */
		status |= VL53L7CX_WrMulti(&(p_dev->platform),
 800385a:	68f8      	ldr	r0, [r7, #12]
 800385c:	f107 0214 	add.w	r2, r7, #20
 8003860:	230c      	movs	r3, #12
 8003862:	f642 71f4 	movw	r1, #12276	@ 0x2ff4
 8003866:	f7fe f82f 	bl	80018c8 <VL53L7CX_WrMulti>
 800386a:	4603      	mov	r3, r0
 800386c:	461a      	mov	r2, r3
 800386e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003872:	4313      	orrs	r3, r2
 8003874:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
			(VL53L7CX_UI_CMD_END-(uint16_t)11),cmd, sizeof(cmd));
		status |= _vl53l7cx_poll_for_answer(p_dev, 4, 1,
 8003878:	2303      	movs	r3, #3
 800387a:	9301      	str	r3, [sp, #4]
 800387c:	23ff      	movs	r3, #255	@ 0xff
 800387e:	9300      	str	r3, [sp, #0]
 8003880:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8003884:	2201      	movs	r2, #1
 8003886:	2104      	movs	r1, #4
 8003888:	68f8      	ldr	r0, [r7, #12]
 800388a:	f7fe fad9 	bl	8001e40 <_vl53l7cx_poll_for_answer>
 800388e:	4603      	mov	r3, r0
 8003890:	461a      	mov	r2, r3
 8003892:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003896:	4313      	orrs	r3, r2
 8003898:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
			VL53L7CX_UI_CMD_STATUS,
			0xff, 0x03);

	/* Read new data sent (4 bytes header + data_size + 8 bytes footer) */
		status |= VL53L7CX_RdMulti(&(p_dev->platform), VL53L7CX_UI_CMD_START,
 800389c:	68f8      	ldr	r0, [r7, #12]
			p_dev->temp_buffer, rd_size);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
		status |= VL53L7CX_RdMulti(&(p_dev->platform), VL53L7CX_UI_CMD_START,
 80038a4:	6a3b      	ldr	r3, [r7, #32]
 80038a6:	f642 4104 	movw	r1, #11268	@ 0x2c04
 80038aa:	f7fe f82d 	bl	8001908 <VL53L7CX_RdMulti>
 80038ae:	4603      	mov	r3, r0
 80038b0:	461a      	mov	r2, r3
 80038b2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80038b6:	4313      	orrs	r3, r2
 80038b8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
		VL53L7CX_SwapBuffer(p_dev->temp_buffer, data_size + (uint16_t)12);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
 80038c2:	887b      	ldrh	r3, [r7, #2]
 80038c4:	330c      	adds	r3, #12
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	4619      	mov	r1, r3
 80038ca:	4610      	mov	r0, r2
 80038cc:	f7fe f84e 	bl	800196c <VL53L7CX_SwapBuffer>

	/* Copy data from FW into input structure (-4 bytes to remove header) */
		for(i = 0 ; i < (int16_t)data_size;i++){
 80038d0:	2300      	movs	r3, #0
 80038d2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80038d4:	e011      	b.n	80038fa <vl53l7cx_dci_read_data+0xf6>
			data[i] = p_dev->temp_buffer[i + 4];
 80038d6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80038da:	1d1a      	adds	r2, r3, #4
 80038dc:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80038e0:	68b9      	ldr	r1, [r7, #8]
 80038e2:	440b      	add	r3, r1
 80038e4:	68f9      	ldr	r1, [r7, #12]
 80038e6:	440a      	add	r2, r1
 80038e8:	f892 2500 	ldrb.w	r2, [r2, #1280]	@ 0x500
 80038ec:	701a      	strb	r2, [r3, #0]
		for(i = 0 ; i < (int16_t)data_size;i++){
 80038ee:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	3301      	adds	r3, #1
 80038f6:	b29b      	uxth	r3, r3
 80038f8:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80038fa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80038fe:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 8003902:	429a      	cmp	r2, r3
 8003904:	dbe7      	blt.n	80038d6 <vl53l7cx_dci_read_data+0xd2>
		}
	}

	return status;
 8003906:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
}
 800390a:	4618      	mov	r0, r3
 800390c:	3728      	adds	r7, #40	@ 0x28
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	08008134 	.word	0x08008134

08003918 <vl53l7cx_dci_write_data>:
uint8_t vl53l7cx_dci_write_data(
		VL53L7CX_Configuration		*p_dev,
		uint8_t				*data,
		uint32_t			index,
		uint16_t			data_size)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b08c      	sub	sp, #48	@ 0x30
 800391c:	af02      	add	r7, sp, #8
 800391e:	60f8      	str	r0, [r7, #12]
 8003920:	60b9      	str	r1, [r7, #8]
 8003922:	607a      	str	r2, [r7, #4]
 8003924:	807b      	strh	r3, [r7, #2]
	uint8_t status = VL53L7CX_STATUS_OK;
 8003926:	2300      	movs	r3, #0
 8003928:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	int16_t i;

	uint8_t headers[] = {0x00, 0x00, 0x00, 0x00};
 800392c:	2300      	movs	r3, #0
 800392e:	61fb      	str	r3, [r7, #28]
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0f, 0x05, 0x01,
 8003930:	2300      	movs	r3, #0
 8003932:	753b      	strb	r3, [r7, #20]
 8003934:	2300      	movs	r3, #0
 8003936:	757b      	strb	r3, [r7, #21]
 8003938:	2300      	movs	r3, #0
 800393a:	75bb      	strb	r3, [r7, #22]
 800393c:	230f      	movs	r3, #15
 800393e:	75fb      	strb	r3, [r7, #23]
 8003940:	2305      	movs	r3, #5
 8003942:	763b      	strb	r3, [r7, #24]
 8003944:	2301      	movs	r3, #1
 8003946:	767b      	strb	r3, [r7, #25]
			(uint8_t)((data_size + (uint16_t)8) >> 8), 
 8003948:	887b      	ldrh	r3, [r7, #2]
 800394a:	3308      	adds	r3, #8
 800394c:	121b      	asrs	r3, r3, #8
 800394e:	b2db      	uxtb	r3, r3
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0f, 0x05, 0x01,
 8003950:	76bb      	strb	r3, [r7, #26]
			(uint8_t)((data_size + (uint16_t)8) & (uint8_t)0xFF)};
 8003952:	887b      	ldrh	r3, [r7, #2]
 8003954:	b2db      	uxtb	r3, r3
 8003956:	3308      	adds	r3, #8
 8003958:	b2db      	uxtb	r3, r3
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0f, 0x05, 0x01,
 800395a:	76fb      	strb	r3, [r7, #27]

	uint16_t address = (uint16_t)VL53L7CX_UI_CMD_END -
 800395c:	887b      	ldrh	r3, [r7, #2]
 800395e:	f5c3 533f 	rsb	r3, r3, #12224	@ 0x2fc0
 8003962:	3334      	adds	r3, #52	@ 0x34
 8003964:	847b      	strh	r3, [r7, #34]	@ 0x22
		(data_size + (uint16_t)12) + (uint16_t)1;

	/* Check if cmd buffer is large enough */
	if((data_size + (uint16_t)12) 
 8003966:	887b      	ldrh	r3, [r7, #2]
 8003968:	f5b3 6fb4 	cmp.w	r3, #1440	@ 0x5a0
 800396c:	d903      	bls.n	8003976 <vl53l7cx_dci_write_data+0x5e>
           > (uint16_t)VL53L7CX_TEMPORARY_BUFFER_SIZE)
	{
		status |= VL53L7CX_STATUS_ERROR;
 800396e:	23ff      	movs	r3, #255	@ 0xff
 8003970:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003974:	e068      	b.n	8003a48 <vl53l7cx_dci_write_data+0x130>
	}
	else
	{
		headers[0] = (uint8_t)(index >> 8);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	0a1b      	lsrs	r3, r3, #8
 800397a:	b2db      	uxtb	r3, r3
 800397c:	773b      	strb	r3, [r7, #28]
		headers[1] = (uint8_t)(index & (uint32_t)0xff);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	b2db      	uxtb	r3, r3
 8003982:	777b      	strb	r3, [r7, #29]
		headers[2] = (uint8_t)(((data_size & (uint16_t)0xff0) >> 4));
 8003984:	887b      	ldrh	r3, [r7, #2]
 8003986:	111b      	asrs	r3, r3, #4
 8003988:	b2db      	uxtb	r3, r3
 800398a:	77bb      	strb	r3, [r7, #30]
		headers[3] = (uint8_t)((data_size & (uint16_t)0xf) << 4);
 800398c:	887b      	ldrh	r3, [r7, #2]
 800398e:	b2db      	uxtb	r3, r3
 8003990:	011b      	lsls	r3, r3, #4
 8003992:	b2db      	uxtb	r3, r3
 8003994:	77fb      	strb	r3, [r7, #31]

	/* Copy data from structure to FW format (+4 bytes to add header) */
		VL53L7CX_SwapBuffer(data, data_size);
 8003996:	887b      	ldrh	r3, [r7, #2]
 8003998:	4619      	mov	r1, r3
 800399a:	68b8      	ldr	r0, [r7, #8]
 800399c:	f7fd ffe6 	bl	800196c <VL53L7CX_SwapBuffer>
		for(i = (int16_t)data_size - (int16_t)1 ; i >= 0; i--)
 80039a0:	887b      	ldrh	r3, [r7, #2]
 80039a2:	3b01      	subs	r3, #1
 80039a4:	b29b      	uxth	r3, r3
 80039a6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80039a8:	e012      	b.n	80039d0 <vl53l7cx_dci_write_data+0xb8>
		{
			p_dev->temp_buffer[i + 4] = data[i];
 80039aa:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80039ae:	68ba      	ldr	r2, [r7, #8]
 80039b0:	441a      	add	r2, r3
 80039b2:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80039b6:	3304      	adds	r3, #4
 80039b8:	7811      	ldrb	r1, [r2, #0]
 80039ba:	68fa      	ldr	r2, [r7, #12]
 80039bc:	4413      	add	r3, r2
 80039be:	460a      	mov	r2, r1
 80039c0:	f883 2500 	strb.w	r2, [r3, #1280]	@ 0x500
		for(i = (int16_t)data_size - (int16_t)1 ; i >= 0; i--)
 80039c4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80039c8:	b29b      	uxth	r3, r3
 80039ca:	3b01      	subs	r3, #1
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80039d0:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	dae8      	bge.n	80039aa <vl53l7cx_dci_write_data+0x92>
		}

	/* Add headers and footer */
		(void)memcpy(&p_dev->temp_buffer[0], headers, sizeof(headers));
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039de:	69fa      	ldr	r2, [r7, #28]
 80039e0:	601a      	str	r2, [r3, #0]
		(void)memcpy(&p_dev->temp_buffer[data_size + (uint16_t)4],
 80039e2:	887b      	ldrh	r3, [r7, #2]
 80039e4:	3304      	adds	r3, #4
 80039e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039ea:	68fa      	ldr	r2, [r7, #12]
 80039ec:	4413      	add	r3, r2
 80039ee:	461a      	mov	r2, r3
 80039f0:	f107 0314 	add.w	r3, r7, #20
 80039f4:	cb03      	ldmia	r3!, {r0, r1}
 80039f6:	6010      	str	r0, [r2, #0]
 80039f8:	6051      	str	r1, [r2, #4]
			footer, sizeof(footer));

	/* Send data to FW */
		status |= VL53L7CX_WrMulti(&(p_dev->platform),address,
 80039fa:	68f8      	ldr	r0, [r7, #12]
			p_dev->temp_buffer,
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
			(uint32_t)((uint32_t)data_size + (uint32_t)12));
 8003a02:	887b      	ldrh	r3, [r7, #2]
		status |= VL53L7CX_WrMulti(&(p_dev->platform),address,
 8003a04:	330c      	adds	r3, #12
 8003a06:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 8003a08:	f7fd ff5e 	bl	80018c8 <VL53L7CX_WrMulti>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	461a      	mov	r2, r3
 8003a10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a14:	4313      	orrs	r3, r2
 8003a16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		status |= _vl53l7cx_poll_for_answer(p_dev, 4, 1,
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	9301      	str	r3, [sp, #4]
 8003a1e:	23ff      	movs	r3, #255	@ 0xff
 8003a20:	9300      	str	r3, [sp, #0]
 8003a22:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8003a26:	2201      	movs	r2, #1
 8003a28:	2104      	movs	r1, #4
 8003a2a:	68f8      	ldr	r0, [r7, #12]
 8003a2c:	f7fe fa08 	bl	8001e40 <_vl53l7cx_poll_for_answer>
 8003a30:	4603      	mov	r3, r0
 8003a32:	461a      	mov	r2, r3
 8003a34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L7CX_UI_CMD_STATUS, 0xff, 0x03);

		VL53L7CX_SwapBuffer(data, data_size);
 8003a3e:	887b      	ldrh	r3, [r7, #2]
 8003a40:	4619      	mov	r1, r3
 8003a42:	68b8      	ldr	r0, [r7, #8]
 8003a44:	f7fd ff92 	bl	800196c <VL53L7CX_SwapBuffer>
	}

	return status;
 8003a48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3728      	adds	r7, #40	@ 0x28
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <vl53l7cx_dci_replace_data>:
		uint32_t			index,
		uint16_t			data_size,
		uint8_t				*new_data,
		uint16_t			new_data_size,
		uint16_t			new_data_pos)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b086      	sub	sp, #24
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	60f8      	str	r0, [r7, #12]
 8003a5c:	60b9      	str	r1, [r7, #8]
 8003a5e:	607a      	str	r2, [r7, #4]
 8003a60:	807b      	strh	r3, [r7, #2]
	uint8_t status = VL53L7CX_STATUS_OK;
 8003a62:	2300      	movs	r3, #0
 8003a64:	75fb      	strb	r3, [r7, #23]

	status |= vl53l7cx_dci_read_data(p_dev, data, index, data_size);
 8003a66:	887b      	ldrh	r3, [r7, #2]
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	68b9      	ldr	r1, [r7, #8]
 8003a6c:	68f8      	ldr	r0, [r7, #12]
 8003a6e:	f7ff fec9 	bl	8003804 <vl53l7cx_dci_read_data>
 8003a72:	4603      	mov	r3, r0
 8003a74:	461a      	mov	r2, r3
 8003a76:	7dfb      	ldrb	r3, [r7, #23]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	75fb      	strb	r3, [r7, #23]
	(void)memcpy(&(data[new_data_pos]), new_data, new_data_size);
 8003a7c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003a7e:	68ba      	ldr	r2, [r7, #8]
 8003a80:	4413      	add	r3, r2
 8003a82:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003a84:	6a39      	ldr	r1, [r7, #32]
 8003a86:	4618      	mov	r0, r3
 8003a88:	f003 fb85 	bl	8007196 <memcpy>
	status |= vl53l7cx_dci_write_data(p_dev, data, index, data_size);
 8003a8c:	887b      	ldrh	r3, [r7, #2]
 8003a8e:	687a      	ldr	r2, [r7, #4]
 8003a90:	68b9      	ldr	r1, [r7, #8]
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f7ff ff40 	bl	8003918 <vl53l7cx_dci_write_data>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	7dfb      	ldrb	r3, [r7, #23]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	75fb      	strb	r3, [r7, #23]

	return status;
 8003aa2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3718      	adds	r7, #24
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}

08003aac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003aac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003ae4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003ab0:	f7fe f9b4 	bl	8001e1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003ab4:	480c      	ldr	r0, [pc, #48]	@ (8003ae8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003ab6:	490d      	ldr	r1, [pc, #52]	@ (8003aec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003ab8:	4a0d      	ldr	r2, [pc, #52]	@ (8003af0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003aba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003abc:	e002      	b.n	8003ac4 <LoopCopyDataInit>

08003abe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003abe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ac0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ac2:	3304      	adds	r3, #4

08003ac4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ac4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ac6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ac8:	d3f9      	bcc.n	8003abe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003aca:	4a0a      	ldr	r2, [pc, #40]	@ (8003af4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003acc:	4c0a      	ldr	r4, [pc, #40]	@ (8003af8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003ace:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ad0:	e001      	b.n	8003ad6 <LoopFillZerobss>

08003ad2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ad2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ad4:	3204      	adds	r2, #4

08003ad6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003ad6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ad8:	d3fb      	bcc.n	8003ad2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8003ada:	f003 fb35 	bl	8007148 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003ade:	f7fd fb31 	bl	8001144 <main>
  bx  lr    
 8003ae2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003ae4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003ae8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003aec:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8003af0:	0801dd98 	.word	0x0801dd98
  ldr r2, =_sbss
 8003af4:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8003af8:	2000133c 	.word	0x2000133c

08003afc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003afc:	e7fe      	b.n	8003afc <ADC_IRQHandler>
	...

08003b00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003b04:	4b0e      	ldr	r3, [pc, #56]	@ (8003b40 <HAL_Init+0x40>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a0d      	ldr	r2, [pc, #52]	@ (8003b40 <HAL_Init+0x40>)
 8003b0a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003b10:	4b0b      	ldr	r3, [pc, #44]	@ (8003b40 <HAL_Init+0x40>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a0a      	ldr	r2, [pc, #40]	@ (8003b40 <HAL_Init+0x40>)
 8003b16:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003b1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b1c:	4b08      	ldr	r3, [pc, #32]	@ (8003b40 <HAL_Init+0x40>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a07      	ldr	r2, [pc, #28]	@ (8003b40 <HAL_Init+0x40>)
 8003b22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b28:	2003      	movs	r0, #3
 8003b2a:	f000 f931 	bl	8003d90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b2e:	200f      	movs	r0, #15
 8003b30:	f000 f808 	bl	8003b44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003b34:	f7fd ff5e 	bl	80019f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b38:	2300      	movs	r3, #0
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop
 8003b40:	40023c00 	.word	0x40023c00

08003b44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b4c:	4b12      	ldr	r3, [pc, #72]	@ (8003b98 <HAL_InitTick+0x54>)
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	4b12      	ldr	r3, [pc, #72]	@ (8003b9c <HAL_InitTick+0x58>)
 8003b52:	781b      	ldrb	r3, [r3, #0]
 8003b54:	4619      	mov	r1, r3
 8003b56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003b5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b62:	4618      	mov	r0, r3
 8003b64:	f000 f93b 	bl	8003dde <HAL_SYSTICK_Config>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e00e      	b.n	8003b90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2b0f      	cmp	r3, #15
 8003b76:	d80a      	bhi.n	8003b8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b78:	2200      	movs	r2, #0
 8003b7a:	6879      	ldr	r1, [r7, #4]
 8003b7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003b80:	f000 f911 	bl	8003da6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b84:	4a06      	ldr	r2, [pc, #24]	@ (8003ba0 <HAL_InitTick+0x5c>)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	e000      	b.n	8003b90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3708      	adds	r7, #8
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}
 8003b98:	20000004 	.word	0x20000004
 8003b9c:	2000000c 	.word	0x2000000c
 8003ba0:	20000008 	.word	0x20000008

08003ba4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ba8:	4b06      	ldr	r3, [pc, #24]	@ (8003bc4 <HAL_IncTick+0x20>)
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	461a      	mov	r2, r3
 8003bae:	4b06      	ldr	r3, [pc, #24]	@ (8003bc8 <HAL_IncTick+0x24>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4413      	add	r3, r2
 8003bb4:	4a04      	ldr	r2, [pc, #16]	@ (8003bc8 <HAL_IncTick+0x24>)
 8003bb6:	6013      	str	r3, [r2, #0]
}
 8003bb8:	bf00      	nop
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr
 8003bc2:	bf00      	nop
 8003bc4:	2000000c 	.word	0x2000000c
 8003bc8:	200011ec 	.word	0x200011ec

08003bcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	af00      	add	r7, sp, #0
  return uwTick;
 8003bd0:	4b03      	ldr	r3, [pc, #12]	@ (8003be0 <HAL_GetTick+0x14>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop
 8003be0:	200011ec 	.word	0x200011ec

08003be4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003bec:	f7ff ffee 	bl	8003bcc <HAL_GetTick>
 8003bf0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003bfc:	d005      	beq.n	8003c0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8003c28 <HAL_Delay+0x44>)
 8003c00:	781b      	ldrb	r3, [r3, #0]
 8003c02:	461a      	mov	r2, r3
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	4413      	add	r3, r2
 8003c08:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003c0a:	bf00      	nop
 8003c0c:	f7ff ffde 	bl	8003bcc <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	68fa      	ldr	r2, [r7, #12]
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d8f7      	bhi.n	8003c0c <HAL_Delay+0x28>
  {
  }
}
 8003c1c:	bf00      	nop
 8003c1e:	bf00      	nop
 8003c20:	3710      	adds	r7, #16
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	2000000c 	.word	0x2000000c

08003c2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b085      	sub	sp, #20
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f003 0307 	and.w	r3, r3, #7
 8003c3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8003c70 <__NVIC_SetPriorityGrouping+0x44>)
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c42:	68ba      	ldr	r2, [r7, #8]
 8003c44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003c48:	4013      	ands	r3, r2
 8003c4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003c58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c5e:	4a04      	ldr	r2, [pc, #16]	@ (8003c70 <__NVIC_SetPriorityGrouping+0x44>)
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	60d3      	str	r3, [r2, #12]
}
 8003c64:	bf00      	nop
 8003c66:	3714      	adds	r7, #20
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr
 8003c70:	e000ed00 	.word	0xe000ed00

08003c74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c74:	b480      	push	{r7}
 8003c76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c78:	4b04      	ldr	r3, [pc, #16]	@ (8003c8c <__NVIC_GetPriorityGrouping+0x18>)
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	0a1b      	lsrs	r3, r3, #8
 8003c7e:	f003 0307 	and.w	r3, r3, #7
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr
 8003c8c:	e000ed00 	.word	0xe000ed00

08003c90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	4603      	mov	r3, r0
 8003c98:	6039      	str	r1, [r7, #0]
 8003c9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	db0a      	blt.n	8003cba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	b2da      	uxtb	r2, r3
 8003ca8:	490c      	ldr	r1, [pc, #48]	@ (8003cdc <__NVIC_SetPriority+0x4c>)
 8003caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cae:	0112      	lsls	r2, r2, #4
 8003cb0:	b2d2      	uxtb	r2, r2
 8003cb2:	440b      	add	r3, r1
 8003cb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003cb8:	e00a      	b.n	8003cd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	b2da      	uxtb	r2, r3
 8003cbe:	4908      	ldr	r1, [pc, #32]	@ (8003ce0 <__NVIC_SetPriority+0x50>)
 8003cc0:	79fb      	ldrb	r3, [r7, #7]
 8003cc2:	f003 030f 	and.w	r3, r3, #15
 8003cc6:	3b04      	subs	r3, #4
 8003cc8:	0112      	lsls	r2, r2, #4
 8003cca:	b2d2      	uxtb	r2, r2
 8003ccc:	440b      	add	r3, r1
 8003cce:	761a      	strb	r2, [r3, #24]
}
 8003cd0:	bf00      	nop
 8003cd2:	370c      	adds	r7, #12
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr
 8003cdc:	e000e100 	.word	0xe000e100
 8003ce0:	e000ed00 	.word	0xe000ed00

08003ce4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b089      	sub	sp, #36	@ 0x24
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	60f8      	str	r0, [r7, #12]
 8003cec:	60b9      	str	r1, [r7, #8]
 8003cee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f003 0307 	and.w	r3, r3, #7
 8003cf6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	f1c3 0307 	rsb	r3, r3, #7
 8003cfe:	2b04      	cmp	r3, #4
 8003d00:	bf28      	it	cs
 8003d02:	2304      	movcs	r3, #4
 8003d04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	3304      	adds	r3, #4
 8003d0a:	2b06      	cmp	r3, #6
 8003d0c:	d902      	bls.n	8003d14 <NVIC_EncodePriority+0x30>
 8003d0e:	69fb      	ldr	r3, [r7, #28]
 8003d10:	3b03      	subs	r3, #3
 8003d12:	e000      	b.n	8003d16 <NVIC_EncodePriority+0x32>
 8003d14:	2300      	movs	r3, #0
 8003d16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d18:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003d1c:	69bb      	ldr	r3, [r7, #24]
 8003d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d22:	43da      	mvns	r2, r3
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	401a      	ands	r2, r3
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d2c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	fa01 f303 	lsl.w	r3, r1, r3
 8003d36:	43d9      	mvns	r1, r3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d3c:	4313      	orrs	r3, r2
         );
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3724      	adds	r7, #36	@ 0x24
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
	...

08003d4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b082      	sub	sp, #8
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	3b01      	subs	r3, #1
 8003d58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d5c:	d301      	bcc.n	8003d62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e00f      	b.n	8003d82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d62:	4a0a      	ldr	r2, [pc, #40]	@ (8003d8c <SysTick_Config+0x40>)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	3b01      	subs	r3, #1
 8003d68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d6a:	210f      	movs	r1, #15
 8003d6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003d70:	f7ff ff8e 	bl	8003c90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d74:	4b05      	ldr	r3, [pc, #20]	@ (8003d8c <SysTick_Config+0x40>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d7a:	4b04      	ldr	r3, [pc, #16]	@ (8003d8c <SysTick_Config+0x40>)
 8003d7c:	2207      	movs	r2, #7
 8003d7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d80:	2300      	movs	r3, #0
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3708      	adds	r7, #8
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	e000e010 	.word	0xe000e010

08003d90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b082      	sub	sp, #8
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d98:	6878      	ldr	r0, [r7, #4]
 8003d9a:	f7ff ff47 	bl	8003c2c <__NVIC_SetPriorityGrouping>
}
 8003d9e:	bf00      	nop
 8003da0:	3708      	adds	r7, #8
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}

08003da6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003da6:	b580      	push	{r7, lr}
 8003da8:	b086      	sub	sp, #24
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	4603      	mov	r3, r0
 8003dae:	60b9      	str	r1, [r7, #8]
 8003db0:	607a      	str	r2, [r7, #4]
 8003db2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003db4:	2300      	movs	r3, #0
 8003db6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003db8:	f7ff ff5c 	bl	8003c74 <__NVIC_GetPriorityGrouping>
 8003dbc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003dbe:	687a      	ldr	r2, [r7, #4]
 8003dc0:	68b9      	ldr	r1, [r7, #8]
 8003dc2:	6978      	ldr	r0, [r7, #20]
 8003dc4:	f7ff ff8e 	bl	8003ce4 <NVIC_EncodePriority>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003dce:	4611      	mov	r1, r2
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f7ff ff5d 	bl	8003c90 <__NVIC_SetPriority>
}
 8003dd6:	bf00      	nop
 8003dd8:	3718      	adds	r7, #24
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}

08003dde <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003dde:	b580      	push	{r7, lr}
 8003de0:	b082      	sub	sp, #8
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f7ff ffb0 	bl	8003d4c <SysTick_Config>
 8003dec:	4603      	mov	r3, r0
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3708      	adds	r7, #8
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
	...

08003df8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b089      	sub	sp, #36	@ 0x24
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e02:	2300      	movs	r3, #0
 8003e04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e06:	2300      	movs	r3, #0
 8003e08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e0e:	2300      	movs	r3, #0
 8003e10:	61fb      	str	r3, [r7, #28]
 8003e12:	e159      	b.n	80040c8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e14:	2201      	movs	r2, #1
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	697a      	ldr	r2, [r7, #20]
 8003e24:	4013      	ands	r3, r2
 8003e26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e28:	693a      	ldr	r2, [r7, #16]
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	f040 8148 	bne.w	80040c2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	f003 0303 	and.w	r3, r3, #3
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d005      	beq.n	8003e4a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d130      	bne.n	8003eac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	005b      	lsls	r3, r3, #1
 8003e54:	2203      	movs	r2, #3
 8003e56:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5a:	43db      	mvns	r3, r3
 8003e5c:	69ba      	ldr	r2, [r7, #24]
 8003e5e:	4013      	ands	r3, r2
 8003e60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	68da      	ldr	r2, [r3, #12]
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	005b      	lsls	r3, r3, #1
 8003e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6e:	69ba      	ldr	r2, [r7, #24]
 8003e70:	4313      	orrs	r3, r2
 8003e72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	69ba      	ldr	r2, [r7, #24]
 8003e78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e80:	2201      	movs	r2, #1
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	fa02 f303 	lsl.w	r3, r2, r3
 8003e88:	43db      	mvns	r3, r3
 8003e8a:	69ba      	ldr	r2, [r7, #24]
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	091b      	lsrs	r3, r3, #4
 8003e96:	f003 0201 	and.w	r2, r3, #1
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea0:	69ba      	ldr	r2, [r7, #24]
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	69ba      	ldr	r2, [r7, #24]
 8003eaa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f003 0303 	and.w	r3, r3, #3
 8003eb4:	2b03      	cmp	r3, #3
 8003eb6:	d017      	beq.n	8003ee8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	005b      	lsls	r3, r3, #1
 8003ec2:	2203      	movs	r2, #3
 8003ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec8:	43db      	mvns	r3, r3
 8003eca:	69ba      	ldr	r2, [r7, #24]
 8003ecc:	4013      	ands	r3, r2
 8003ece:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	689a      	ldr	r2, [r3, #8]
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	005b      	lsls	r3, r3, #1
 8003ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8003edc:	69ba      	ldr	r2, [r7, #24]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	69ba      	ldr	r2, [r7, #24]
 8003ee6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f003 0303 	and.w	r3, r3, #3
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	d123      	bne.n	8003f3c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	08da      	lsrs	r2, r3, #3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	3208      	adds	r2, #8
 8003efc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f00:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	f003 0307 	and.w	r3, r3, #7
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	220f      	movs	r2, #15
 8003f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f10:	43db      	mvns	r3, r3
 8003f12:	69ba      	ldr	r2, [r7, #24]
 8003f14:	4013      	ands	r3, r2
 8003f16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	691a      	ldr	r2, [r3, #16]
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	f003 0307 	and.w	r3, r3, #7
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	fa02 f303 	lsl.w	r3, r2, r3
 8003f28:	69ba      	ldr	r2, [r7, #24]
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	08da      	lsrs	r2, r3, #3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	3208      	adds	r2, #8
 8003f36:	69b9      	ldr	r1, [r7, #24]
 8003f38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	005b      	lsls	r3, r3, #1
 8003f46:	2203      	movs	r2, #3
 8003f48:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4c:	43db      	mvns	r3, r3
 8003f4e:	69ba      	ldr	r2, [r7, #24]
 8003f50:	4013      	ands	r3, r2
 8003f52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f003 0203 	and.w	r2, r3, #3
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	005b      	lsls	r3, r3, #1
 8003f60:	fa02 f303 	lsl.w	r3, r2, r3
 8003f64:	69ba      	ldr	r2, [r7, #24]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	69ba      	ldr	r2, [r7, #24]
 8003f6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	f000 80a2 	beq.w	80040c2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f7e:	2300      	movs	r3, #0
 8003f80:	60fb      	str	r3, [r7, #12]
 8003f82:	4b57      	ldr	r3, [pc, #348]	@ (80040e0 <HAL_GPIO_Init+0x2e8>)
 8003f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f86:	4a56      	ldr	r2, [pc, #344]	@ (80040e0 <HAL_GPIO_Init+0x2e8>)
 8003f88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f8e:	4b54      	ldr	r3, [pc, #336]	@ (80040e0 <HAL_GPIO_Init+0x2e8>)
 8003f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f96:	60fb      	str	r3, [r7, #12]
 8003f98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f9a:	4a52      	ldr	r2, [pc, #328]	@ (80040e4 <HAL_GPIO_Init+0x2ec>)
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	089b      	lsrs	r3, r3, #2
 8003fa0:	3302      	adds	r3, #2
 8003fa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	f003 0303 	and.w	r3, r3, #3
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	220f      	movs	r2, #15
 8003fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb6:	43db      	mvns	r3, r3
 8003fb8:	69ba      	ldr	r2, [r7, #24]
 8003fba:	4013      	ands	r3, r2
 8003fbc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4a49      	ldr	r2, [pc, #292]	@ (80040e8 <HAL_GPIO_Init+0x2f0>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d019      	beq.n	8003ffa <HAL_GPIO_Init+0x202>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	4a48      	ldr	r2, [pc, #288]	@ (80040ec <HAL_GPIO_Init+0x2f4>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d013      	beq.n	8003ff6 <HAL_GPIO_Init+0x1fe>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a47      	ldr	r2, [pc, #284]	@ (80040f0 <HAL_GPIO_Init+0x2f8>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d00d      	beq.n	8003ff2 <HAL_GPIO_Init+0x1fa>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a46      	ldr	r2, [pc, #280]	@ (80040f4 <HAL_GPIO_Init+0x2fc>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d007      	beq.n	8003fee <HAL_GPIO_Init+0x1f6>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a45      	ldr	r2, [pc, #276]	@ (80040f8 <HAL_GPIO_Init+0x300>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d101      	bne.n	8003fea <HAL_GPIO_Init+0x1f2>
 8003fe6:	2304      	movs	r3, #4
 8003fe8:	e008      	b.n	8003ffc <HAL_GPIO_Init+0x204>
 8003fea:	2307      	movs	r3, #7
 8003fec:	e006      	b.n	8003ffc <HAL_GPIO_Init+0x204>
 8003fee:	2303      	movs	r3, #3
 8003ff0:	e004      	b.n	8003ffc <HAL_GPIO_Init+0x204>
 8003ff2:	2302      	movs	r3, #2
 8003ff4:	e002      	b.n	8003ffc <HAL_GPIO_Init+0x204>
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e000      	b.n	8003ffc <HAL_GPIO_Init+0x204>
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	69fa      	ldr	r2, [r7, #28]
 8003ffe:	f002 0203 	and.w	r2, r2, #3
 8004002:	0092      	lsls	r2, r2, #2
 8004004:	4093      	lsls	r3, r2
 8004006:	69ba      	ldr	r2, [r7, #24]
 8004008:	4313      	orrs	r3, r2
 800400a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800400c:	4935      	ldr	r1, [pc, #212]	@ (80040e4 <HAL_GPIO_Init+0x2ec>)
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	089b      	lsrs	r3, r3, #2
 8004012:	3302      	adds	r3, #2
 8004014:	69ba      	ldr	r2, [r7, #24]
 8004016:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800401a:	4b38      	ldr	r3, [pc, #224]	@ (80040fc <HAL_GPIO_Init+0x304>)
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	43db      	mvns	r3, r3
 8004024:	69ba      	ldr	r2, [r7, #24]
 8004026:	4013      	ands	r3, r2
 8004028:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d003      	beq.n	800403e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004036:	69ba      	ldr	r2, [r7, #24]
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	4313      	orrs	r3, r2
 800403c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800403e:	4a2f      	ldr	r2, [pc, #188]	@ (80040fc <HAL_GPIO_Init+0x304>)
 8004040:	69bb      	ldr	r3, [r7, #24]
 8004042:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004044:	4b2d      	ldr	r3, [pc, #180]	@ (80040fc <HAL_GPIO_Init+0x304>)
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	43db      	mvns	r3, r3
 800404e:	69ba      	ldr	r2, [r7, #24]
 8004050:	4013      	ands	r3, r2
 8004052:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800405c:	2b00      	cmp	r3, #0
 800405e:	d003      	beq.n	8004068 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004060:	69ba      	ldr	r2, [r7, #24]
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	4313      	orrs	r3, r2
 8004066:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004068:	4a24      	ldr	r2, [pc, #144]	@ (80040fc <HAL_GPIO_Init+0x304>)
 800406a:	69bb      	ldr	r3, [r7, #24]
 800406c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800406e:	4b23      	ldr	r3, [pc, #140]	@ (80040fc <HAL_GPIO_Init+0x304>)
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	43db      	mvns	r3, r3
 8004078:	69ba      	ldr	r2, [r7, #24]
 800407a:	4013      	ands	r3, r2
 800407c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004086:	2b00      	cmp	r3, #0
 8004088:	d003      	beq.n	8004092 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800408a:	69ba      	ldr	r2, [r7, #24]
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	4313      	orrs	r3, r2
 8004090:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004092:	4a1a      	ldr	r2, [pc, #104]	@ (80040fc <HAL_GPIO_Init+0x304>)
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004098:	4b18      	ldr	r3, [pc, #96]	@ (80040fc <HAL_GPIO_Init+0x304>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	43db      	mvns	r3, r3
 80040a2:	69ba      	ldr	r2, [r7, #24]
 80040a4:	4013      	ands	r3, r2
 80040a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d003      	beq.n	80040bc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80040b4:	69ba      	ldr	r2, [r7, #24]
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	4313      	orrs	r3, r2
 80040ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80040bc:	4a0f      	ldr	r2, [pc, #60]	@ (80040fc <HAL_GPIO_Init+0x304>)
 80040be:	69bb      	ldr	r3, [r7, #24]
 80040c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	3301      	adds	r3, #1
 80040c6:	61fb      	str	r3, [r7, #28]
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	2b0f      	cmp	r3, #15
 80040cc:	f67f aea2 	bls.w	8003e14 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80040d0:	bf00      	nop
 80040d2:	bf00      	nop
 80040d4:	3724      	adds	r7, #36	@ 0x24
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr
 80040de:	bf00      	nop
 80040e0:	40023800 	.word	0x40023800
 80040e4:	40013800 	.word	0x40013800
 80040e8:	40020000 	.word	0x40020000
 80040ec:	40020400 	.word	0x40020400
 80040f0:	40020800 	.word	0x40020800
 80040f4:	40020c00 	.word	0x40020c00
 80040f8:	40021000 	.word	0x40021000
 80040fc:	40013c00 	.word	0x40013c00

08004100 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	460b      	mov	r3, r1
 800410a:	807b      	strh	r3, [r7, #2]
 800410c:	4613      	mov	r3, r2
 800410e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004110:	787b      	ldrb	r3, [r7, #1]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d003      	beq.n	800411e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004116:	887a      	ldrh	r2, [r7, #2]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800411c:	e003      	b.n	8004126 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800411e:	887b      	ldrh	r3, [r7, #2]
 8004120:	041a      	lsls	r2, r3, #16
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	619a      	str	r2, [r3, #24]
}
 8004126:	bf00      	nop
 8004128:	370c      	adds	r7, #12
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
	...

08004134 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b084      	sub	sp, #16
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d101      	bne.n	8004146 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e12b      	b.n	800439e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800414c:	b2db      	uxtb	r3, r3
 800414e:	2b00      	cmp	r3, #0
 8004150:	d106      	bne.n	8004160 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f7fd fc72 	bl	8001a44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2224      	movs	r2, #36	@ 0x24
 8004164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f022 0201 	bic.w	r2, r2, #1
 8004176:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004186:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004196:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004198:	f001 fd86 	bl	8005ca8 <HAL_RCC_GetPCLK1Freq>
 800419c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	4a81      	ldr	r2, [pc, #516]	@ (80043a8 <HAL_I2C_Init+0x274>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d807      	bhi.n	80041b8 <HAL_I2C_Init+0x84>
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	4a80      	ldr	r2, [pc, #512]	@ (80043ac <HAL_I2C_Init+0x278>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	bf94      	ite	ls
 80041b0:	2301      	movls	r3, #1
 80041b2:	2300      	movhi	r3, #0
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	e006      	b.n	80041c6 <HAL_I2C_Init+0x92>
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	4a7d      	ldr	r2, [pc, #500]	@ (80043b0 <HAL_I2C_Init+0x27c>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	bf94      	ite	ls
 80041c0:	2301      	movls	r3, #1
 80041c2:	2300      	movhi	r3, #0
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d001      	beq.n	80041ce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e0e7      	b.n	800439e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	4a78      	ldr	r2, [pc, #480]	@ (80043b4 <HAL_I2C_Init+0x280>)
 80041d2:	fba2 2303 	umull	r2, r3, r2, r3
 80041d6:	0c9b      	lsrs	r3, r3, #18
 80041d8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	68ba      	ldr	r2, [r7, #8]
 80041ea:	430a      	orrs	r2, r1
 80041ec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	6a1b      	ldr	r3, [r3, #32]
 80041f4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	4a6a      	ldr	r2, [pc, #424]	@ (80043a8 <HAL_I2C_Init+0x274>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d802      	bhi.n	8004208 <HAL_I2C_Init+0xd4>
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	3301      	adds	r3, #1
 8004206:	e009      	b.n	800421c <HAL_I2C_Init+0xe8>
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800420e:	fb02 f303 	mul.w	r3, r2, r3
 8004212:	4a69      	ldr	r2, [pc, #420]	@ (80043b8 <HAL_I2C_Init+0x284>)
 8004214:	fba2 2303 	umull	r2, r3, r2, r3
 8004218:	099b      	lsrs	r3, r3, #6
 800421a:	3301      	adds	r3, #1
 800421c:	687a      	ldr	r2, [r7, #4]
 800421e:	6812      	ldr	r2, [r2, #0]
 8004220:	430b      	orrs	r3, r1
 8004222:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	69db      	ldr	r3, [r3, #28]
 800422a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800422e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	495c      	ldr	r1, [pc, #368]	@ (80043a8 <HAL_I2C_Init+0x274>)
 8004238:	428b      	cmp	r3, r1
 800423a:	d819      	bhi.n	8004270 <HAL_I2C_Init+0x13c>
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	1e59      	subs	r1, r3, #1
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	005b      	lsls	r3, r3, #1
 8004246:	fbb1 f3f3 	udiv	r3, r1, r3
 800424a:	1c59      	adds	r1, r3, #1
 800424c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004250:	400b      	ands	r3, r1
 8004252:	2b00      	cmp	r3, #0
 8004254:	d00a      	beq.n	800426c <HAL_I2C_Init+0x138>
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	1e59      	subs	r1, r3, #1
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	005b      	lsls	r3, r3, #1
 8004260:	fbb1 f3f3 	udiv	r3, r1, r3
 8004264:	3301      	adds	r3, #1
 8004266:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800426a:	e051      	b.n	8004310 <HAL_I2C_Init+0x1dc>
 800426c:	2304      	movs	r3, #4
 800426e:	e04f      	b.n	8004310 <HAL_I2C_Init+0x1dc>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d111      	bne.n	800429c <HAL_I2C_Init+0x168>
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	1e58      	subs	r0, r3, #1
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6859      	ldr	r1, [r3, #4]
 8004280:	460b      	mov	r3, r1
 8004282:	005b      	lsls	r3, r3, #1
 8004284:	440b      	add	r3, r1
 8004286:	fbb0 f3f3 	udiv	r3, r0, r3
 800428a:	3301      	adds	r3, #1
 800428c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004290:	2b00      	cmp	r3, #0
 8004292:	bf0c      	ite	eq
 8004294:	2301      	moveq	r3, #1
 8004296:	2300      	movne	r3, #0
 8004298:	b2db      	uxtb	r3, r3
 800429a:	e012      	b.n	80042c2 <HAL_I2C_Init+0x18e>
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	1e58      	subs	r0, r3, #1
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6859      	ldr	r1, [r3, #4]
 80042a4:	460b      	mov	r3, r1
 80042a6:	009b      	lsls	r3, r3, #2
 80042a8:	440b      	add	r3, r1
 80042aa:	0099      	lsls	r1, r3, #2
 80042ac:	440b      	add	r3, r1
 80042ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80042b2:	3301      	adds	r3, #1
 80042b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	bf0c      	ite	eq
 80042bc:	2301      	moveq	r3, #1
 80042be:	2300      	movne	r3, #0
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d001      	beq.n	80042ca <HAL_I2C_Init+0x196>
 80042c6:	2301      	movs	r3, #1
 80042c8:	e022      	b.n	8004310 <HAL_I2C_Init+0x1dc>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d10e      	bne.n	80042f0 <HAL_I2C_Init+0x1bc>
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	1e58      	subs	r0, r3, #1
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6859      	ldr	r1, [r3, #4]
 80042da:	460b      	mov	r3, r1
 80042dc:	005b      	lsls	r3, r3, #1
 80042de:	440b      	add	r3, r1
 80042e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80042e4:	3301      	adds	r3, #1
 80042e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80042ee:	e00f      	b.n	8004310 <HAL_I2C_Init+0x1dc>
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	1e58      	subs	r0, r3, #1
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6859      	ldr	r1, [r3, #4]
 80042f8:	460b      	mov	r3, r1
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	440b      	add	r3, r1
 80042fe:	0099      	lsls	r1, r3, #2
 8004300:	440b      	add	r3, r1
 8004302:	fbb0 f3f3 	udiv	r3, r0, r3
 8004306:	3301      	adds	r3, #1
 8004308:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800430c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004310:	6879      	ldr	r1, [r7, #4]
 8004312:	6809      	ldr	r1, [r1, #0]
 8004314:	4313      	orrs	r3, r2
 8004316:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	69da      	ldr	r2, [r3, #28]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6a1b      	ldr	r3, [r3, #32]
 800432a:	431a      	orrs	r2, r3
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	430a      	orrs	r2, r1
 8004332:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800433e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	6911      	ldr	r1, [r2, #16]
 8004346:	687a      	ldr	r2, [r7, #4]
 8004348:	68d2      	ldr	r2, [r2, #12]
 800434a:	4311      	orrs	r1, r2
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	6812      	ldr	r2, [r2, #0]
 8004350:	430b      	orrs	r3, r1
 8004352:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	68db      	ldr	r3, [r3, #12]
 800435a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	695a      	ldr	r2, [r3, #20]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	699b      	ldr	r3, [r3, #24]
 8004366:	431a      	orrs	r2, r3
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	430a      	orrs	r2, r1
 800436e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f042 0201 	orr.w	r2, r2, #1
 800437e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2220      	movs	r2, #32
 800438a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2200      	movs	r2, #0
 8004392:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2200      	movs	r2, #0
 8004398:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800439c:	2300      	movs	r3, #0
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3710      	adds	r7, #16
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	bf00      	nop
 80043a8:	000186a0 	.word	0x000186a0
 80043ac:	001e847f 	.word	0x001e847f
 80043b0:	003d08ff 	.word	0x003d08ff
 80043b4:	431bde83 	.word	0x431bde83
 80043b8:	10624dd3 	.word	0x10624dd3

080043bc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b088      	sub	sp, #32
 80043c0:	af02      	add	r7, sp, #8
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	607a      	str	r2, [r7, #4]
 80043c6:	461a      	mov	r2, r3
 80043c8:	460b      	mov	r3, r1
 80043ca:	817b      	strh	r3, [r7, #10]
 80043cc:	4613      	mov	r3, r2
 80043ce:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80043d0:	f7ff fbfc 	bl	8003bcc <HAL_GetTick>
 80043d4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	2b20      	cmp	r3, #32
 80043e0:	f040 80e0 	bne.w	80045a4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	9300      	str	r3, [sp, #0]
 80043e8:	2319      	movs	r3, #25
 80043ea:	2201      	movs	r2, #1
 80043ec:	4970      	ldr	r1, [pc, #448]	@ (80045b0 <HAL_I2C_Master_Transmit+0x1f4>)
 80043ee:	68f8      	ldr	r0, [r7, #12]
 80043f0:	f000 fdf4 	bl	8004fdc <I2C_WaitOnFlagUntilTimeout>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d001      	beq.n	80043fe <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80043fa:	2302      	movs	r3, #2
 80043fc:	e0d3      	b.n	80045a6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004404:	2b01      	cmp	r3, #1
 8004406:	d101      	bne.n	800440c <HAL_I2C_Master_Transmit+0x50>
 8004408:	2302      	movs	r3, #2
 800440a:	e0cc      	b.n	80045a6 <HAL_I2C_Master_Transmit+0x1ea>
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f003 0301 	and.w	r3, r3, #1
 800441e:	2b01      	cmp	r3, #1
 8004420:	d007      	beq.n	8004432 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f042 0201 	orr.w	r2, r2, #1
 8004430:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004440:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2221      	movs	r2, #33	@ 0x21
 8004446:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2210      	movs	r2, #16
 800444e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2200      	movs	r2, #0
 8004456:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	893a      	ldrh	r2, [r7, #8]
 8004462:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004468:	b29a      	uxth	r2, r3
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	4a50      	ldr	r2, [pc, #320]	@ (80045b4 <HAL_I2C_Master_Transmit+0x1f8>)
 8004472:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004474:	8979      	ldrh	r1, [r7, #10]
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	6a3a      	ldr	r2, [r7, #32]
 800447a:	68f8      	ldr	r0, [r7, #12]
 800447c:	f000 fbc8 	bl	8004c10 <I2C_MasterRequestWrite>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d001      	beq.n	800448a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e08d      	b.n	80045a6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800448a:	2300      	movs	r3, #0
 800448c:	613b      	str	r3, [r7, #16]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	695b      	ldr	r3, [r3, #20]
 8004494:	613b      	str	r3, [r7, #16]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	699b      	ldr	r3, [r3, #24]
 800449c:	613b      	str	r3, [r7, #16]
 800449e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80044a0:	e066      	b.n	8004570 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044a2:	697a      	ldr	r2, [r7, #20]
 80044a4:	6a39      	ldr	r1, [r7, #32]
 80044a6:	68f8      	ldr	r0, [r7, #12]
 80044a8:	f000 feb2 	bl	8005210 <I2C_WaitOnTXEFlagUntilTimeout>
 80044ac:	4603      	mov	r3, r0
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d00d      	beq.n	80044ce <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b6:	2b04      	cmp	r3, #4
 80044b8:	d107      	bne.n	80044ca <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044c8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e06b      	b.n	80045a6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d2:	781a      	ldrb	r2, [r3, #0]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044de:	1c5a      	adds	r2, r3, #1
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	3b01      	subs	r3, #1
 80044ec:	b29a      	uxth	r2, r3
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044f6:	3b01      	subs	r3, #1
 80044f8:	b29a      	uxth	r2, r3
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	695b      	ldr	r3, [r3, #20]
 8004504:	f003 0304 	and.w	r3, r3, #4
 8004508:	2b04      	cmp	r3, #4
 800450a:	d11b      	bne.n	8004544 <HAL_I2C_Master_Transmit+0x188>
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004510:	2b00      	cmp	r3, #0
 8004512:	d017      	beq.n	8004544 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004518:	781a      	ldrb	r2, [r3, #0]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004524:	1c5a      	adds	r2, r3, #1
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800452e:	b29b      	uxth	r3, r3
 8004530:	3b01      	subs	r3, #1
 8004532:	b29a      	uxth	r2, r3
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800453c:	3b01      	subs	r3, #1
 800453e:	b29a      	uxth	r2, r3
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004544:	697a      	ldr	r2, [r7, #20]
 8004546:	6a39      	ldr	r1, [r7, #32]
 8004548:	68f8      	ldr	r0, [r7, #12]
 800454a:	f000 fea9 	bl	80052a0 <I2C_WaitOnBTFFlagUntilTimeout>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d00d      	beq.n	8004570 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004558:	2b04      	cmp	r3, #4
 800455a:	d107      	bne.n	800456c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800456a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e01a      	b.n	80045a6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004574:	2b00      	cmp	r3, #0
 8004576:	d194      	bne.n	80044a2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004586:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2220      	movs	r2, #32
 800458c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2200      	movs	r2, #0
 8004594:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2200      	movs	r2, #0
 800459c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80045a0:	2300      	movs	r3, #0
 80045a2:	e000      	b.n	80045a6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80045a4:	2302      	movs	r3, #2
  }
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3718      	adds	r7, #24
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop
 80045b0:	00100002 	.word	0x00100002
 80045b4:	ffff0000 	.word	0xffff0000

080045b8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b08c      	sub	sp, #48	@ 0x30
 80045bc:	af02      	add	r7, sp, #8
 80045be:	60f8      	str	r0, [r7, #12]
 80045c0:	607a      	str	r2, [r7, #4]
 80045c2:	461a      	mov	r2, r3
 80045c4:	460b      	mov	r3, r1
 80045c6:	817b      	strh	r3, [r7, #10]
 80045c8:	4613      	mov	r3, r2
 80045ca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80045cc:	f7ff fafe 	bl	8003bcc <HAL_GetTick>
 80045d0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	2b20      	cmp	r3, #32
 80045dc:	f040 8217 	bne.w	8004a0e <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80045e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e2:	9300      	str	r3, [sp, #0]
 80045e4:	2319      	movs	r3, #25
 80045e6:	2201      	movs	r2, #1
 80045e8:	497c      	ldr	r1, [pc, #496]	@ (80047dc <HAL_I2C_Master_Receive+0x224>)
 80045ea:	68f8      	ldr	r0, [r7, #12]
 80045ec:	f000 fcf6 	bl	8004fdc <I2C_WaitOnFlagUntilTimeout>
 80045f0:	4603      	mov	r3, r0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d001      	beq.n	80045fa <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80045f6:	2302      	movs	r3, #2
 80045f8:	e20a      	b.n	8004a10 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004600:	2b01      	cmp	r3, #1
 8004602:	d101      	bne.n	8004608 <HAL_I2C_Master_Receive+0x50>
 8004604:	2302      	movs	r3, #2
 8004606:	e203      	b.n	8004a10 <HAL_I2C_Master_Receive+0x458>
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 0301 	and.w	r3, r3, #1
 800461a:	2b01      	cmp	r3, #1
 800461c:	d007      	beq.n	800462e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f042 0201 	orr.w	r2, r2, #1
 800462c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800463c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2222      	movs	r2, #34	@ 0x22
 8004642:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2210      	movs	r2, #16
 800464a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2200      	movs	r2, #0
 8004652:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	893a      	ldrh	r2, [r7, #8]
 800465e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004664:	b29a      	uxth	r2, r3
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	4a5c      	ldr	r2, [pc, #368]	@ (80047e0 <HAL_I2C_Master_Receive+0x228>)
 800466e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004670:	8979      	ldrh	r1, [r7, #10]
 8004672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004674:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004676:	68f8      	ldr	r0, [r7, #12]
 8004678:	f000 fb4c 	bl	8004d14 <I2C_MasterRequestRead>
 800467c:	4603      	mov	r3, r0
 800467e:	2b00      	cmp	r3, #0
 8004680:	d001      	beq.n	8004686 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e1c4      	b.n	8004a10 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800468a:	2b00      	cmp	r3, #0
 800468c:	d113      	bne.n	80046b6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800468e:	2300      	movs	r3, #0
 8004690:	623b      	str	r3, [r7, #32]
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	695b      	ldr	r3, [r3, #20]
 8004698:	623b      	str	r3, [r7, #32]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	699b      	ldr	r3, [r3, #24]
 80046a0:	623b      	str	r3, [r7, #32]
 80046a2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046b2:	601a      	str	r2, [r3, #0]
 80046b4:	e198      	b.n	80049e8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d11b      	bne.n	80046f6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046cc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046ce:	2300      	movs	r3, #0
 80046d0:	61fb      	str	r3, [r7, #28]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	695b      	ldr	r3, [r3, #20]
 80046d8:	61fb      	str	r3, [r7, #28]
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	699b      	ldr	r3, [r3, #24]
 80046e0:	61fb      	str	r3, [r7, #28]
 80046e2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046f2:	601a      	str	r2, [r3, #0]
 80046f4:	e178      	b.n	80049e8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046fa:	2b02      	cmp	r3, #2
 80046fc:	d11b      	bne.n	8004736 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800470c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800471c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800471e:	2300      	movs	r3, #0
 8004720:	61bb      	str	r3, [r7, #24]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	695b      	ldr	r3, [r3, #20]
 8004728:	61bb      	str	r3, [r7, #24]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	699b      	ldr	r3, [r3, #24]
 8004730:	61bb      	str	r3, [r7, #24]
 8004732:	69bb      	ldr	r3, [r7, #24]
 8004734:	e158      	b.n	80049e8 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004744:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004746:	2300      	movs	r3, #0
 8004748:	617b      	str	r3, [r7, #20]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	695b      	ldr	r3, [r3, #20]
 8004750:	617b      	str	r3, [r7, #20]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	699b      	ldr	r3, [r3, #24]
 8004758:	617b      	str	r3, [r7, #20]
 800475a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800475c:	e144      	b.n	80049e8 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004762:	2b03      	cmp	r3, #3
 8004764:	f200 80f1 	bhi.w	800494a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800476c:	2b01      	cmp	r3, #1
 800476e:	d123      	bne.n	80047b8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004770:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004772:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004774:	68f8      	ldr	r0, [r7, #12]
 8004776:	f000 fddb 	bl	8005330 <I2C_WaitOnRXNEFlagUntilTimeout>
 800477a:	4603      	mov	r3, r0
 800477c:	2b00      	cmp	r3, #0
 800477e:	d001      	beq.n	8004784 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e145      	b.n	8004a10 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	691a      	ldr	r2, [r3, #16]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800478e:	b2d2      	uxtb	r2, r2
 8004790:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004796:	1c5a      	adds	r2, r3, #1
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047a0:	3b01      	subs	r3, #1
 80047a2:	b29a      	uxth	r2, r3
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	3b01      	subs	r3, #1
 80047b0:	b29a      	uxth	r2, r3
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80047b6:	e117      	b.n	80049e8 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047bc:	2b02      	cmp	r3, #2
 80047be:	d14e      	bne.n	800485e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80047c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c2:	9300      	str	r3, [sp, #0]
 80047c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047c6:	2200      	movs	r2, #0
 80047c8:	4906      	ldr	r1, [pc, #24]	@ (80047e4 <HAL_I2C_Master_Receive+0x22c>)
 80047ca:	68f8      	ldr	r0, [r7, #12]
 80047cc:	f000 fc06 	bl	8004fdc <I2C_WaitOnFlagUntilTimeout>
 80047d0:	4603      	mov	r3, r0
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d008      	beq.n	80047e8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	e11a      	b.n	8004a10 <HAL_I2C_Master_Receive+0x458>
 80047da:	bf00      	nop
 80047dc:	00100002 	.word	0x00100002
 80047e0:	ffff0000 	.word	0xffff0000
 80047e4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	691a      	ldr	r2, [r3, #16]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004802:	b2d2      	uxtb	r2, r2
 8004804:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800480a:	1c5a      	adds	r2, r3, #1
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004814:	3b01      	subs	r3, #1
 8004816:	b29a      	uxth	r2, r3
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004820:	b29b      	uxth	r3, r3
 8004822:	3b01      	subs	r3, #1
 8004824:	b29a      	uxth	r2, r3
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	691a      	ldr	r2, [r3, #16]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004834:	b2d2      	uxtb	r2, r2
 8004836:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800483c:	1c5a      	adds	r2, r3, #1
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004846:	3b01      	subs	r3, #1
 8004848:	b29a      	uxth	r2, r3
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004852:	b29b      	uxth	r3, r3
 8004854:	3b01      	subs	r3, #1
 8004856:	b29a      	uxth	r2, r3
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800485c:	e0c4      	b.n	80049e8 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800485e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004860:	9300      	str	r3, [sp, #0]
 8004862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004864:	2200      	movs	r2, #0
 8004866:	496c      	ldr	r1, [pc, #432]	@ (8004a18 <HAL_I2C_Master_Receive+0x460>)
 8004868:	68f8      	ldr	r0, [r7, #12]
 800486a:	f000 fbb7 	bl	8004fdc <I2C_WaitOnFlagUntilTimeout>
 800486e:	4603      	mov	r3, r0
 8004870:	2b00      	cmp	r3, #0
 8004872:	d001      	beq.n	8004878 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e0cb      	b.n	8004a10 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004886:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	691a      	ldr	r2, [r3, #16]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004892:	b2d2      	uxtb	r2, r2
 8004894:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800489a:	1c5a      	adds	r2, r3, #1
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048a4:	3b01      	subs	r3, #1
 80048a6:	b29a      	uxth	r2, r3
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	3b01      	subs	r3, #1
 80048b4:	b29a      	uxth	r2, r3
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80048ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048bc:	9300      	str	r3, [sp, #0]
 80048be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048c0:	2200      	movs	r2, #0
 80048c2:	4955      	ldr	r1, [pc, #340]	@ (8004a18 <HAL_I2C_Master_Receive+0x460>)
 80048c4:	68f8      	ldr	r0, [r7, #12]
 80048c6:	f000 fb89 	bl	8004fdc <I2C_WaitOnFlagUntilTimeout>
 80048ca:	4603      	mov	r3, r0
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d001      	beq.n	80048d4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e09d      	b.n	8004a10 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	691a      	ldr	r2, [r3, #16]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ee:	b2d2      	uxtb	r2, r2
 80048f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f6:	1c5a      	adds	r2, r3, #1
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004900:	3b01      	subs	r3, #1
 8004902:	b29a      	uxth	r2, r3
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800490c:	b29b      	uxth	r3, r3
 800490e:	3b01      	subs	r3, #1
 8004910:	b29a      	uxth	r2, r3
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	691a      	ldr	r2, [r3, #16]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004920:	b2d2      	uxtb	r2, r2
 8004922:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004928:	1c5a      	adds	r2, r3, #1
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004932:	3b01      	subs	r3, #1
 8004934:	b29a      	uxth	r2, r3
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800493e:	b29b      	uxth	r3, r3
 8004940:	3b01      	subs	r3, #1
 8004942:	b29a      	uxth	r2, r3
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004948:	e04e      	b.n	80049e8 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800494a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800494c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800494e:	68f8      	ldr	r0, [r7, #12]
 8004950:	f000 fcee 	bl	8005330 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004954:	4603      	mov	r3, r0
 8004956:	2b00      	cmp	r3, #0
 8004958:	d001      	beq.n	800495e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	e058      	b.n	8004a10 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	691a      	ldr	r2, [r3, #16]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004968:	b2d2      	uxtb	r2, r2
 800496a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004970:	1c5a      	adds	r2, r3, #1
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800497a:	3b01      	subs	r3, #1
 800497c:	b29a      	uxth	r2, r3
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004986:	b29b      	uxth	r3, r3
 8004988:	3b01      	subs	r3, #1
 800498a:	b29a      	uxth	r2, r3
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	695b      	ldr	r3, [r3, #20]
 8004996:	f003 0304 	and.w	r3, r3, #4
 800499a:	2b04      	cmp	r3, #4
 800499c:	d124      	bne.n	80049e8 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049a2:	2b03      	cmp	r3, #3
 80049a4:	d107      	bne.n	80049b6 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049b4:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	691a      	ldr	r2, [r3, #16]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c0:	b2d2      	uxtb	r2, r2
 80049c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c8:	1c5a      	adds	r2, r3, #1
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049d2:	3b01      	subs	r3, #1
 80049d4:	b29a      	uxth	r2, r3
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049de:	b29b      	uxth	r3, r3
 80049e0:	3b01      	subs	r3, #1
 80049e2:	b29a      	uxth	r2, r3
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	f47f aeb6 	bne.w	800475e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2220      	movs	r2, #32
 80049f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2200      	movs	r2, #0
 80049fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2200      	movs	r2, #0
 8004a06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	e000      	b.n	8004a10 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004a0e:	2302      	movs	r3, #2
  }
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3728      	adds	r7, #40	@ 0x28
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}
 8004a18:	00010004 	.word	0x00010004

08004a1c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b088      	sub	sp, #32
 8004a20:	af02      	add	r7, sp, #8
 8004a22:	60f8      	str	r0, [r7, #12]
 8004a24:	4608      	mov	r0, r1
 8004a26:	4611      	mov	r1, r2
 8004a28:	461a      	mov	r2, r3
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	817b      	strh	r3, [r7, #10]
 8004a2e:	460b      	mov	r3, r1
 8004a30:	813b      	strh	r3, [r7, #8]
 8004a32:	4613      	mov	r3, r2
 8004a34:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004a36:	f7ff f8c9 	bl	8003bcc <HAL_GetTick>
 8004a3a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	2b20      	cmp	r3, #32
 8004a46:	f040 80d9 	bne.w	8004bfc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	9300      	str	r3, [sp, #0]
 8004a4e:	2319      	movs	r3, #25
 8004a50:	2201      	movs	r2, #1
 8004a52:	496d      	ldr	r1, [pc, #436]	@ (8004c08 <HAL_I2C_Mem_Write+0x1ec>)
 8004a54:	68f8      	ldr	r0, [r7, #12]
 8004a56:	f000 fac1 	bl	8004fdc <I2C_WaitOnFlagUntilTimeout>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d001      	beq.n	8004a64 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004a60:	2302      	movs	r3, #2
 8004a62:	e0cc      	b.n	8004bfe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d101      	bne.n	8004a72 <HAL_I2C_Mem_Write+0x56>
 8004a6e:	2302      	movs	r3, #2
 8004a70:	e0c5      	b.n	8004bfe <HAL_I2C_Mem_Write+0x1e2>
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2201      	movs	r2, #1
 8004a76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 0301 	and.w	r3, r3, #1
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	d007      	beq.n	8004a98 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f042 0201 	orr.w	r2, r2, #1
 8004a96:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004aa6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2221      	movs	r2, #33	@ 0x21
 8004aac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2240      	movs	r2, #64	@ 0x40
 8004ab4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2200      	movs	r2, #0
 8004abc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	6a3a      	ldr	r2, [r7, #32]
 8004ac2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004ac8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ace:	b29a      	uxth	r2, r3
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	4a4d      	ldr	r2, [pc, #308]	@ (8004c0c <HAL_I2C_Mem_Write+0x1f0>)
 8004ad8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ada:	88f8      	ldrh	r0, [r7, #6]
 8004adc:	893a      	ldrh	r2, [r7, #8]
 8004ade:	8979      	ldrh	r1, [r7, #10]
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	9301      	str	r3, [sp, #4]
 8004ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ae6:	9300      	str	r3, [sp, #0]
 8004ae8:	4603      	mov	r3, r0
 8004aea:	68f8      	ldr	r0, [r7, #12]
 8004aec:	f000 f9e0 	bl	8004eb0 <I2C_RequestMemoryWrite>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d052      	beq.n	8004b9c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e081      	b.n	8004bfe <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004afa:	697a      	ldr	r2, [r7, #20]
 8004afc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004afe:	68f8      	ldr	r0, [r7, #12]
 8004b00:	f000 fb86 	bl	8005210 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b04:	4603      	mov	r3, r0
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d00d      	beq.n	8004b26 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b0e:	2b04      	cmp	r3, #4
 8004b10:	d107      	bne.n	8004b22 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b20:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e06b      	b.n	8004bfe <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b2a:	781a      	ldrb	r2, [r3, #0]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b36:	1c5a      	adds	r2, r3, #1
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b40:	3b01      	subs	r3, #1
 8004b42:	b29a      	uxth	r2, r3
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	b29a      	uxth	r2, r3
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	695b      	ldr	r3, [r3, #20]
 8004b5c:	f003 0304 	and.w	r3, r3, #4
 8004b60:	2b04      	cmp	r3, #4
 8004b62:	d11b      	bne.n	8004b9c <HAL_I2C_Mem_Write+0x180>
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d017      	beq.n	8004b9c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b70:	781a      	ldrb	r2, [r3, #0]
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b7c:	1c5a      	adds	r2, r3, #1
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b86:	3b01      	subs	r3, #1
 8004b88:	b29a      	uxth	r2, r3
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b92:	b29b      	uxth	r3, r3
 8004b94:	3b01      	subs	r3, #1
 8004b96:	b29a      	uxth	r2, r3
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d1aa      	bne.n	8004afa <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ba4:	697a      	ldr	r2, [r7, #20]
 8004ba6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ba8:	68f8      	ldr	r0, [r7, #12]
 8004baa:	f000 fb79 	bl	80052a0 <I2C_WaitOnBTFFlagUntilTimeout>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d00d      	beq.n	8004bd0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bb8:	2b04      	cmp	r3, #4
 8004bba:	d107      	bne.n	8004bcc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bca:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e016      	b.n	8004bfe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bde:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2220      	movs	r2, #32
 8004be4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	e000      	b.n	8004bfe <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004bfc:	2302      	movs	r3, #2
  }
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3718      	adds	r7, #24
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop
 8004c08:	00100002 	.word	0x00100002
 8004c0c:	ffff0000 	.word	0xffff0000

08004c10 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b088      	sub	sp, #32
 8004c14:	af02      	add	r7, sp, #8
 8004c16:	60f8      	str	r0, [r7, #12]
 8004c18:	607a      	str	r2, [r7, #4]
 8004c1a:	603b      	str	r3, [r7, #0]
 8004c1c:	460b      	mov	r3, r1
 8004c1e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c24:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	2b08      	cmp	r3, #8
 8004c2a:	d006      	beq.n	8004c3a <I2C_MasterRequestWrite+0x2a>
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d003      	beq.n	8004c3a <I2C_MasterRequestWrite+0x2a>
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004c38:	d108      	bne.n	8004c4c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c48:	601a      	str	r2, [r3, #0]
 8004c4a:	e00b      	b.n	8004c64 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c50:	2b12      	cmp	r3, #18
 8004c52:	d107      	bne.n	8004c64 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c62:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	9300      	str	r3, [sp, #0]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004c70:	68f8      	ldr	r0, [r7, #12]
 8004c72:	f000 f9b3 	bl	8004fdc <I2C_WaitOnFlagUntilTimeout>
 8004c76:	4603      	mov	r3, r0
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d00d      	beq.n	8004c98 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c8a:	d103      	bne.n	8004c94 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c92:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004c94:	2303      	movs	r3, #3
 8004c96:	e035      	b.n	8004d04 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	691b      	ldr	r3, [r3, #16]
 8004c9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ca0:	d108      	bne.n	8004cb4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ca2:	897b      	ldrh	r3, [r7, #10]
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	461a      	mov	r2, r3
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004cb0:	611a      	str	r2, [r3, #16]
 8004cb2:	e01b      	b.n	8004cec <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004cb4:	897b      	ldrh	r3, [r7, #10]
 8004cb6:	11db      	asrs	r3, r3, #7
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	f003 0306 	and.w	r3, r3, #6
 8004cbe:	b2db      	uxtb	r3, r3
 8004cc0:	f063 030f 	orn	r3, r3, #15
 8004cc4:	b2da      	uxtb	r2, r3
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	490e      	ldr	r1, [pc, #56]	@ (8004d0c <I2C_MasterRequestWrite+0xfc>)
 8004cd2:	68f8      	ldr	r0, [r7, #12]
 8004cd4:	f000 f9fc 	bl	80050d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d001      	beq.n	8004ce2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e010      	b.n	8004d04 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004ce2:	897b      	ldrh	r3, [r7, #10]
 8004ce4:	b2da      	uxtb	r2, r3
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	687a      	ldr	r2, [r7, #4]
 8004cf0:	4907      	ldr	r1, [pc, #28]	@ (8004d10 <I2C_MasterRequestWrite+0x100>)
 8004cf2:	68f8      	ldr	r0, [r7, #12]
 8004cf4:	f000 f9ec 	bl	80050d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d001      	beq.n	8004d02 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e000      	b.n	8004d04 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004d02:	2300      	movs	r3, #0
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3718      	adds	r7, #24
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	00010008 	.word	0x00010008
 8004d10:	00010002 	.word	0x00010002

08004d14 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b088      	sub	sp, #32
 8004d18:	af02      	add	r7, sp, #8
 8004d1a:	60f8      	str	r0, [r7, #12]
 8004d1c:	607a      	str	r2, [r7, #4]
 8004d1e:	603b      	str	r3, [r7, #0]
 8004d20:	460b      	mov	r3, r1
 8004d22:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d28:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	681a      	ldr	r2, [r3, #0]
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004d38:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	2b08      	cmp	r3, #8
 8004d3e:	d006      	beq.n	8004d4e <I2C_MasterRequestRead+0x3a>
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d003      	beq.n	8004d4e <I2C_MasterRequestRead+0x3a>
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004d4c:	d108      	bne.n	8004d60 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d5c:	601a      	str	r2, [r3, #0]
 8004d5e:	e00b      	b.n	8004d78 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d64:	2b11      	cmp	r3, #17
 8004d66:	d107      	bne.n	8004d78 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d76:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	9300      	str	r3, [sp, #0]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004d84:	68f8      	ldr	r0, [r7, #12]
 8004d86:	f000 f929 	bl	8004fdc <I2C_WaitOnFlagUntilTimeout>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d00d      	beq.n	8004dac <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d9e:	d103      	bne.n	8004da8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004da6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004da8:	2303      	movs	r3, #3
 8004daa:	e079      	b.n	8004ea0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	691b      	ldr	r3, [r3, #16]
 8004db0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004db4:	d108      	bne.n	8004dc8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004db6:	897b      	ldrh	r3, [r7, #10]
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	f043 0301 	orr.w	r3, r3, #1
 8004dbe:	b2da      	uxtb	r2, r3
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	611a      	str	r2, [r3, #16]
 8004dc6:	e05f      	b.n	8004e88 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004dc8:	897b      	ldrh	r3, [r7, #10]
 8004dca:	11db      	asrs	r3, r3, #7
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	f003 0306 	and.w	r3, r3, #6
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	f063 030f 	orn	r3, r3, #15
 8004dd8:	b2da      	uxtb	r2, r3
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	4930      	ldr	r1, [pc, #192]	@ (8004ea8 <I2C_MasterRequestRead+0x194>)
 8004de6:	68f8      	ldr	r0, [r7, #12]
 8004de8:	f000 f972 	bl	80050d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004dec:	4603      	mov	r3, r0
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d001      	beq.n	8004df6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	e054      	b.n	8004ea0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004df6:	897b      	ldrh	r3, [r7, #10]
 8004df8:	b2da      	uxtb	r2, r3
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	4929      	ldr	r1, [pc, #164]	@ (8004eac <I2C_MasterRequestRead+0x198>)
 8004e06:	68f8      	ldr	r0, [r7, #12]
 8004e08:	f000 f962 	bl	80050d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d001      	beq.n	8004e16 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e044      	b.n	8004ea0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e16:	2300      	movs	r3, #0
 8004e18:	613b      	str	r3, [r7, #16]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	695b      	ldr	r3, [r3, #20]
 8004e20:	613b      	str	r3, [r7, #16]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	699b      	ldr	r3, [r3, #24]
 8004e28:	613b      	str	r3, [r7, #16]
 8004e2a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e3a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	9300      	str	r3, [sp, #0]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2200      	movs	r2, #0
 8004e44:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004e48:	68f8      	ldr	r0, [r7, #12]
 8004e4a:	f000 f8c7 	bl	8004fdc <I2C_WaitOnFlagUntilTimeout>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d00d      	beq.n	8004e70 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e62:	d103      	bne.n	8004e6c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004e6a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8004e6c:	2303      	movs	r3, #3
 8004e6e:	e017      	b.n	8004ea0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004e70:	897b      	ldrh	r3, [r7, #10]
 8004e72:	11db      	asrs	r3, r3, #7
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	f003 0306 	and.w	r3, r3, #6
 8004e7a:	b2db      	uxtb	r3, r3
 8004e7c:	f063 030e 	orn	r3, r3, #14
 8004e80:	b2da      	uxtb	r2, r3
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	687a      	ldr	r2, [r7, #4]
 8004e8c:	4907      	ldr	r1, [pc, #28]	@ (8004eac <I2C_MasterRequestRead+0x198>)
 8004e8e:	68f8      	ldr	r0, [r7, #12]
 8004e90:	f000 f91e 	bl	80050d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e94:	4603      	mov	r3, r0
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d001      	beq.n	8004e9e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e000      	b.n	8004ea0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004e9e:	2300      	movs	r3, #0
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3718      	adds	r7, #24
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}
 8004ea8:	00010008 	.word	0x00010008
 8004eac:	00010002 	.word	0x00010002

08004eb0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b088      	sub	sp, #32
 8004eb4:	af02      	add	r7, sp, #8
 8004eb6:	60f8      	str	r0, [r7, #12]
 8004eb8:	4608      	mov	r0, r1
 8004eba:	4611      	mov	r1, r2
 8004ebc:	461a      	mov	r2, r3
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	817b      	strh	r3, [r7, #10]
 8004ec2:	460b      	mov	r3, r1
 8004ec4:	813b      	strh	r3, [r7, #8]
 8004ec6:	4613      	mov	r3, r2
 8004ec8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ed8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004edc:	9300      	str	r3, [sp, #0]
 8004ede:	6a3b      	ldr	r3, [r7, #32]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004ee6:	68f8      	ldr	r0, [r7, #12]
 8004ee8:	f000 f878 	bl	8004fdc <I2C_WaitOnFlagUntilTimeout>
 8004eec:	4603      	mov	r3, r0
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d00d      	beq.n	8004f0e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004efc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f00:	d103      	bne.n	8004f0a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f08:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004f0a:	2303      	movs	r3, #3
 8004f0c:	e05f      	b.n	8004fce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004f0e:	897b      	ldrh	r3, [r7, #10]
 8004f10:	b2db      	uxtb	r3, r3
 8004f12:	461a      	mov	r2, r3
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004f1c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f20:	6a3a      	ldr	r2, [r7, #32]
 8004f22:	492d      	ldr	r1, [pc, #180]	@ (8004fd8 <I2C_RequestMemoryWrite+0x128>)
 8004f24:	68f8      	ldr	r0, [r7, #12]
 8004f26:	f000 f8d3 	bl	80050d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d001      	beq.n	8004f34 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	e04c      	b.n	8004fce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f34:	2300      	movs	r3, #0
 8004f36:	617b      	str	r3, [r7, #20]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	695b      	ldr	r3, [r3, #20]
 8004f3e:	617b      	str	r3, [r7, #20]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	699b      	ldr	r3, [r3, #24]
 8004f46:	617b      	str	r3, [r7, #20]
 8004f48:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f4c:	6a39      	ldr	r1, [r7, #32]
 8004f4e:	68f8      	ldr	r0, [r7, #12]
 8004f50:	f000 f95e 	bl	8005210 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d00d      	beq.n	8004f76 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f5e:	2b04      	cmp	r3, #4
 8004f60:	d107      	bne.n	8004f72 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f70:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e02b      	b.n	8004fce <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004f76:	88fb      	ldrh	r3, [r7, #6]
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d105      	bne.n	8004f88 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f7c:	893b      	ldrh	r3, [r7, #8]
 8004f7e:	b2da      	uxtb	r2, r3
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	611a      	str	r2, [r3, #16]
 8004f86:	e021      	b.n	8004fcc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004f88:	893b      	ldrh	r3, [r7, #8]
 8004f8a:	0a1b      	lsrs	r3, r3, #8
 8004f8c:	b29b      	uxth	r3, r3
 8004f8e:	b2da      	uxtb	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f98:	6a39      	ldr	r1, [r7, #32]
 8004f9a:	68f8      	ldr	r0, [r7, #12]
 8004f9c:	f000 f938 	bl	8005210 <I2C_WaitOnTXEFlagUntilTimeout>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d00d      	beq.n	8004fc2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004faa:	2b04      	cmp	r3, #4
 8004fac:	d107      	bne.n	8004fbe <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fbc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e005      	b.n	8004fce <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004fc2:	893b      	ldrh	r3, [r7, #8]
 8004fc4:	b2da      	uxtb	r2, r3
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3718      	adds	r7, #24
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	00010002 	.word	0x00010002

08004fdc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	60f8      	str	r0, [r7, #12]
 8004fe4:	60b9      	str	r1, [r7, #8]
 8004fe6:	603b      	str	r3, [r7, #0]
 8004fe8:	4613      	mov	r3, r2
 8004fea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004fec:	e048      	b.n	8005080 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ff4:	d044      	beq.n	8005080 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ff6:	f7fe fde9 	bl	8003bcc <HAL_GetTick>
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	69bb      	ldr	r3, [r7, #24]
 8004ffe:	1ad3      	subs	r3, r2, r3
 8005000:	683a      	ldr	r2, [r7, #0]
 8005002:	429a      	cmp	r2, r3
 8005004:	d302      	bcc.n	800500c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d139      	bne.n	8005080 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	0c1b      	lsrs	r3, r3, #16
 8005010:	b2db      	uxtb	r3, r3
 8005012:	2b01      	cmp	r3, #1
 8005014:	d10d      	bne.n	8005032 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	695b      	ldr	r3, [r3, #20]
 800501c:	43da      	mvns	r2, r3
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	4013      	ands	r3, r2
 8005022:	b29b      	uxth	r3, r3
 8005024:	2b00      	cmp	r3, #0
 8005026:	bf0c      	ite	eq
 8005028:	2301      	moveq	r3, #1
 800502a:	2300      	movne	r3, #0
 800502c:	b2db      	uxtb	r3, r3
 800502e:	461a      	mov	r2, r3
 8005030:	e00c      	b.n	800504c <I2C_WaitOnFlagUntilTimeout+0x70>
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	699b      	ldr	r3, [r3, #24]
 8005038:	43da      	mvns	r2, r3
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	4013      	ands	r3, r2
 800503e:	b29b      	uxth	r3, r3
 8005040:	2b00      	cmp	r3, #0
 8005042:	bf0c      	ite	eq
 8005044:	2301      	moveq	r3, #1
 8005046:	2300      	movne	r3, #0
 8005048:	b2db      	uxtb	r3, r3
 800504a:	461a      	mov	r2, r3
 800504c:	79fb      	ldrb	r3, [r7, #7]
 800504e:	429a      	cmp	r2, r3
 8005050:	d116      	bne.n	8005080 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2200      	movs	r2, #0
 8005056:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2220      	movs	r2, #32
 800505c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2200      	movs	r2, #0
 8005064:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800506c:	f043 0220 	orr.w	r2, r3, #32
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2200      	movs	r2, #0
 8005078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	e023      	b.n	80050c8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	0c1b      	lsrs	r3, r3, #16
 8005084:	b2db      	uxtb	r3, r3
 8005086:	2b01      	cmp	r3, #1
 8005088:	d10d      	bne.n	80050a6 <I2C_WaitOnFlagUntilTimeout+0xca>
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	695b      	ldr	r3, [r3, #20]
 8005090:	43da      	mvns	r2, r3
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	4013      	ands	r3, r2
 8005096:	b29b      	uxth	r3, r3
 8005098:	2b00      	cmp	r3, #0
 800509a:	bf0c      	ite	eq
 800509c:	2301      	moveq	r3, #1
 800509e:	2300      	movne	r3, #0
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	461a      	mov	r2, r3
 80050a4:	e00c      	b.n	80050c0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	699b      	ldr	r3, [r3, #24]
 80050ac:	43da      	mvns	r2, r3
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	4013      	ands	r3, r2
 80050b2:	b29b      	uxth	r3, r3
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	bf0c      	ite	eq
 80050b8:	2301      	moveq	r3, #1
 80050ba:	2300      	movne	r3, #0
 80050bc:	b2db      	uxtb	r3, r3
 80050be:	461a      	mov	r2, r3
 80050c0:	79fb      	ldrb	r3, [r7, #7]
 80050c2:	429a      	cmp	r2, r3
 80050c4:	d093      	beq.n	8004fee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80050c6:	2300      	movs	r3, #0
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3710      	adds	r7, #16
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	60f8      	str	r0, [r7, #12]
 80050d8:	60b9      	str	r1, [r7, #8]
 80050da:	607a      	str	r2, [r7, #4]
 80050dc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80050de:	e071      	b.n	80051c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	695b      	ldr	r3, [r3, #20]
 80050e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050ee:	d123      	bne.n	8005138 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050fe:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005108:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2200      	movs	r2, #0
 800510e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2220      	movs	r2, #32
 8005114:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2200      	movs	r2, #0
 800511c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005124:	f043 0204 	orr.w	r2, r3, #4
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2200      	movs	r2, #0
 8005130:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	e067      	b.n	8005208 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800513e:	d041      	beq.n	80051c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005140:	f7fe fd44 	bl	8003bcc <HAL_GetTick>
 8005144:	4602      	mov	r2, r0
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	1ad3      	subs	r3, r2, r3
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	429a      	cmp	r2, r3
 800514e:	d302      	bcc.n	8005156 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d136      	bne.n	80051c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	0c1b      	lsrs	r3, r3, #16
 800515a:	b2db      	uxtb	r3, r3
 800515c:	2b01      	cmp	r3, #1
 800515e:	d10c      	bne.n	800517a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	695b      	ldr	r3, [r3, #20]
 8005166:	43da      	mvns	r2, r3
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	4013      	ands	r3, r2
 800516c:	b29b      	uxth	r3, r3
 800516e:	2b00      	cmp	r3, #0
 8005170:	bf14      	ite	ne
 8005172:	2301      	movne	r3, #1
 8005174:	2300      	moveq	r3, #0
 8005176:	b2db      	uxtb	r3, r3
 8005178:	e00b      	b.n	8005192 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	699b      	ldr	r3, [r3, #24]
 8005180:	43da      	mvns	r2, r3
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	4013      	ands	r3, r2
 8005186:	b29b      	uxth	r3, r3
 8005188:	2b00      	cmp	r3, #0
 800518a:	bf14      	ite	ne
 800518c:	2301      	movne	r3, #1
 800518e:	2300      	moveq	r3, #0
 8005190:	b2db      	uxtb	r3, r3
 8005192:	2b00      	cmp	r3, #0
 8005194:	d016      	beq.n	80051c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2200      	movs	r2, #0
 800519a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2220      	movs	r2, #32
 80051a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2200      	movs	r2, #0
 80051a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051b0:	f043 0220 	orr.w	r2, r3, #32
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2200      	movs	r2, #0
 80051bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
 80051c2:	e021      	b.n	8005208 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	0c1b      	lsrs	r3, r3, #16
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	2b01      	cmp	r3, #1
 80051cc:	d10c      	bne.n	80051e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	695b      	ldr	r3, [r3, #20]
 80051d4:	43da      	mvns	r2, r3
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	4013      	ands	r3, r2
 80051da:	b29b      	uxth	r3, r3
 80051dc:	2b00      	cmp	r3, #0
 80051de:	bf14      	ite	ne
 80051e0:	2301      	movne	r3, #1
 80051e2:	2300      	moveq	r3, #0
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	e00b      	b.n	8005200 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	699b      	ldr	r3, [r3, #24]
 80051ee:	43da      	mvns	r2, r3
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	4013      	ands	r3, r2
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	bf14      	ite	ne
 80051fa:	2301      	movne	r3, #1
 80051fc:	2300      	moveq	r3, #0
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	2b00      	cmp	r3, #0
 8005202:	f47f af6d 	bne.w	80050e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005206:	2300      	movs	r3, #0
}
 8005208:	4618      	mov	r0, r3
 800520a:	3710      	adds	r7, #16
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}

08005210 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b084      	sub	sp, #16
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800521c:	e034      	b.n	8005288 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800521e:	68f8      	ldr	r0, [r7, #12]
 8005220:	f000 f8e3 	bl	80053ea <I2C_IsAcknowledgeFailed>
 8005224:	4603      	mov	r3, r0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d001      	beq.n	800522e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e034      	b.n	8005298 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005234:	d028      	beq.n	8005288 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005236:	f7fe fcc9 	bl	8003bcc <HAL_GetTick>
 800523a:	4602      	mov	r2, r0
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	1ad3      	subs	r3, r2, r3
 8005240:	68ba      	ldr	r2, [r7, #8]
 8005242:	429a      	cmp	r2, r3
 8005244:	d302      	bcc.n	800524c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d11d      	bne.n	8005288 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	695b      	ldr	r3, [r3, #20]
 8005252:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005256:	2b80      	cmp	r3, #128	@ 0x80
 8005258:	d016      	beq.n	8005288 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	2200      	movs	r2, #0
 800525e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2220      	movs	r2, #32
 8005264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2200      	movs	r2, #0
 800526c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005274:	f043 0220 	orr.w	r2, r3, #32
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2200      	movs	r2, #0
 8005280:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	e007      	b.n	8005298 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	695b      	ldr	r3, [r3, #20]
 800528e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005292:	2b80      	cmp	r3, #128	@ 0x80
 8005294:	d1c3      	bne.n	800521e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005296:	2300      	movs	r3, #0
}
 8005298:	4618      	mov	r0, r3
 800529a:	3710      	adds	r7, #16
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}

080052a0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b084      	sub	sp, #16
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	60f8      	str	r0, [r7, #12]
 80052a8:	60b9      	str	r1, [r7, #8]
 80052aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80052ac:	e034      	b.n	8005318 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80052ae:	68f8      	ldr	r0, [r7, #12]
 80052b0:	f000 f89b 	bl	80053ea <I2C_IsAcknowledgeFailed>
 80052b4:	4603      	mov	r3, r0
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d001      	beq.n	80052be <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e034      	b.n	8005328 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80052c4:	d028      	beq.n	8005318 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052c6:	f7fe fc81 	bl	8003bcc <HAL_GetTick>
 80052ca:	4602      	mov	r2, r0
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	1ad3      	subs	r3, r2, r3
 80052d0:	68ba      	ldr	r2, [r7, #8]
 80052d2:	429a      	cmp	r2, r3
 80052d4:	d302      	bcc.n	80052dc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d11d      	bne.n	8005318 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	695b      	ldr	r3, [r3, #20]
 80052e2:	f003 0304 	and.w	r3, r3, #4
 80052e6:	2b04      	cmp	r3, #4
 80052e8:	d016      	beq.n	8005318 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2200      	movs	r2, #0
 80052ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2220      	movs	r2, #32
 80052f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005304:	f043 0220 	orr.w	r2, r3, #32
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2200      	movs	r2, #0
 8005310:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	e007      	b.n	8005328 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	695b      	ldr	r3, [r3, #20]
 800531e:	f003 0304 	and.w	r3, r3, #4
 8005322:	2b04      	cmp	r3, #4
 8005324:	d1c3      	bne.n	80052ae <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005326:	2300      	movs	r3, #0
}
 8005328:	4618      	mov	r0, r3
 800532a:	3710      	adds	r7, #16
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}

08005330 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b084      	sub	sp, #16
 8005334:	af00      	add	r7, sp, #0
 8005336:	60f8      	str	r0, [r7, #12]
 8005338:	60b9      	str	r1, [r7, #8]
 800533a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800533c:	e049      	b.n	80053d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	695b      	ldr	r3, [r3, #20]
 8005344:	f003 0310 	and.w	r3, r3, #16
 8005348:	2b10      	cmp	r3, #16
 800534a:	d119      	bne.n	8005380 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f06f 0210 	mvn.w	r2, #16
 8005354:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2200      	movs	r2, #0
 800535a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2220      	movs	r2, #32
 8005360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2200      	movs	r2, #0
 8005368:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2200      	movs	r2, #0
 8005378:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e030      	b.n	80053e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005380:	f7fe fc24 	bl	8003bcc <HAL_GetTick>
 8005384:	4602      	mov	r2, r0
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	1ad3      	subs	r3, r2, r3
 800538a:	68ba      	ldr	r2, [r7, #8]
 800538c:	429a      	cmp	r2, r3
 800538e:	d302      	bcc.n	8005396 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d11d      	bne.n	80053d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	695b      	ldr	r3, [r3, #20]
 800539c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053a0:	2b40      	cmp	r3, #64	@ 0x40
 80053a2:	d016      	beq.n	80053d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2200      	movs	r2, #0
 80053a8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2220      	movs	r2, #32
 80053ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2200      	movs	r2, #0
 80053b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053be:	f043 0220 	orr.w	r2, r3, #32
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2200      	movs	r2, #0
 80053ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	e007      	b.n	80053e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	695b      	ldr	r3, [r3, #20]
 80053d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053dc:	2b40      	cmp	r3, #64	@ 0x40
 80053de:	d1ae      	bne.n	800533e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80053e0:	2300      	movs	r3, #0
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3710      	adds	r7, #16
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}

080053ea <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80053ea:	b480      	push	{r7}
 80053ec:	b083      	sub	sp, #12
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	695b      	ldr	r3, [r3, #20]
 80053f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005400:	d11b      	bne.n	800543a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800540a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2200      	movs	r2, #0
 8005410:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2220      	movs	r2, #32
 8005416:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005426:	f043 0204 	orr.w	r2, r3, #4
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2200      	movs	r2, #0
 8005432:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	e000      	b.n	800543c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800543a:	2300      	movs	r3, #0
}
 800543c:	4618      	mov	r0, r3
 800543e:	370c      	adds	r7, #12
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr

08005448 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b086      	sub	sp, #24
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d101      	bne.n	800545a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e267      	b.n	800592a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 0301 	and.w	r3, r3, #1
 8005462:	2b00      	cmp	r3, #0
 8005464:	d075      	beq.n	8005552 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005466:	4b88      	ldr	r3, [pc, #544]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	f003 030c 	and.w	r3, r3, #12
 800546e:	2b04      	cmp	r3, #4
 8005470:	d00c      	beq.n	800548c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005472:	4b85      	ldr	r3, [pc, #532]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800547a:	2b08      	cmp	r3, #8
 800547c:	d112      	bne.n	80054a4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800547e:	4b82      	ldr	r3, [pc, #520]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005486:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800548a:	d10b      	bne.n	80054a4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800548c:	4b7e      	ldr	r3, [pc, #504]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005494:	2b00      	cmp	r3, #0
 8005496:	d05b      	beq.n	8005550 <HAL_RCC_OscConfig+0x108>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d157      	bne.n	8005550 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e242      	b.n	800592a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054ac:	d106      	bne.n	80054bc <HAL_RCC_OscConfig+0x74>
 80054ae:	4b76      	ldr	r3, [pc, #472]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a75      	ldr	r2, [pc, #468]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 80054b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054b8:	6013      	str	r3, [r2, #0]
 80054ba:	e01d      	b.n	80054f8 <HAL_RCC_OscConfig+0xb0>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80054c4:	d10c      	bne.n	80054e0 <HAL_RCC_OscConfig+0x98>
 80054c6:	4b70      	ldr	r3, [pc, #448]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a6f      	ldr	r2, [pc, #444]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 80054cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80054d0:	6013      	str	r3, [r2, #0]
 80054d2:	4b6d      	ldr	r3, [pc, #436]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a6c      	ldr	r2, [pc, #432]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 80054d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054dc:	6013      	str	r3, [r2, #0]
 80054de:	e00b      	b.n	80054f8 <HAL_RCC_OscConfig+0xb0>
 80054e0:	4b69      	ldr	r3, [pc, #420]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a68      	ldr	r2, [pc, #416]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 80054e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054ea:	6013      	str	r3, [r2, #0]
 80054ec:	4b66      	ldr	r3, [pc, #408]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a65      	ldr	r2, [pc, #404]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 80054f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80054f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d013      	beq.n	8005528 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005500:	f7fe fb64 	bl	8003bcc <HAL_GetTick>
 8005504:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005506:	e008      	b.n	800551a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005508:	f7fe fb60 	bl	8003bcc <HAL_GetTick>
 800550c:	4602      	mov	r2, r0
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	1ad3      	subs	r3, r2, r3
 8005512:	2b64      	cmp	r3, #100	@ 0x64
 8005514:	d901      	bls.n	800551a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005516:	2303      	movs	r3, #3
 8005518:	e207      	b.n	800592a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800551a:	4b5b      	ldr	r3, [pc, #364]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005522:	2b00      	cmp	r3, #0
 8005524:	d0f0      	beq.n	8005508 <HAL_RCC_OscConfig+0xc0>
 8005526:	e014      	b.n	8005552 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005528:	f7fe fb50 	bl	8003bcc <HAL_GetTick>
 800552c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800552e:	e008      	b.n	8005542 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005530:	f7fe fb4c 	bl	8003bcc <HAL_GetTick>
 8005534:	4602      	mov	r2, r0
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	1ad3      	subs	r3, r2, r3
 800553a:	2b64      	cmp	r3, #100	@ 0x64
 800553c:	d901      	bls.n	8005542 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800553e:	2303      	movs	r3, #3
 8005540:	e1f3      	b.n	800592a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005542:	4b51      	ldr	r3, [pc, #324]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800554a:	2b00      	cmp	r3, #0
 800554c:	d1f0      	bne.n	8005530 <HAL_RCC_OscConfig+0xe8>
 800554e:	e000      	b.n	8005552 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005550:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f003 0302 	and.w	r3, r3, #2
 800555a:	2b00      	cmp	r3, #0
 800555c:	d063      	beq.n	8005626 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800555e:	4b4a      	ldr	r3, [pc, #296]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	f003 030c 	and.w	r3, r3, #12
 8005566:	2b00      	cmp	r3, #0
 8005568:	d00b      	beq.n	8005582 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800556a:	4b47      	ldr	r3, [pc, #284]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005572:	2b08      	cmp	r3, #8
 8005574:	d11c      	bne.n	80055b0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005576:	4b44      	ldr	r3, [pc, #272]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800557e:	2b00      	cmp	r3, #0
 8005580:	d116      	bne.n	80055b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005582:	4b41      	ldr	r3, [pc, #260]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 0302 	and.w	r3, r3, #2
 800558a:	2b00      	cmp	r3, #0
 800558c:	d005      	beq.n	800559a <HAL_RCC_OscConfig+0x152>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	68db      	ldr	r3, [r3, #12]
 8005592:	2b01      	cmp	r3, #1
 8005594:	d001      	beq.n	800559a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	e1c7      	b.n	800592a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800559a:	4b3b      	ldr	r3, [pc, #236]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	00db      	lsls	r3, r3, #3
 80055a8:	4937      	ldr	r1, [pc, #220]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 80055aa:	4313      	orrs	r3, r2
 80055ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055ae:	e03a      	b.n	8005626 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d020      	beq.n	80055fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80055b8:	4b34      	ldr	r3, [pc, #208]	@ (800568c <HAL_RCC_OscConfig+0x244>)
 80055ba:	2201      	movs	r2, #1
 80055bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055be:	f7fe fb05 	bl	8003bcc <HAL_GetTick>
 80055c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055c4:	e008      	b.n	80055d8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055c6:	f7fe fb01 	bl	8003bcc <HAL_GetTick>
 80055ca:	4602      	mov	r2, r0
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	1ad3      	subs	r3, r2, r3
 80055d0:	2b02      	cmp	r3, #2
 80055d2:	d901      	bls.n	80055d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80055d4:	2303      	movs	r3, #3
 80055d6:	e1a8      	b.n	800592a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055d8:	4b2b      	ldr	r3, [pc, #172]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f003 0302 	and.w	r3, r3, #2
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d0f0      	beq.n	80055c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055e4:	4b28      	ldr	r3, [pc, #160]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	691b      	ldr	r3, [r3, #16]
 80055f0:	00db      	lsls	r3, r3, #3
 80055f2:	4925      	ldr	r1, [pc, #148]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 80055f4:	4313      	orrs	r3, r2
 80055f6:	600b      	str	r3, [r1, #0]
 80055f8:	e015      	b.n	8005626 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055fa:	4b24      	ldr	r3, [pc, #144]	@ (800568c <HAL_RCC_OscConfig+0x244>)
 80055fc:	2200      	movs	r2, #0
 80055fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005600:	f7fe fae4 	bl	8003bcc <HAL_GetTick>
 8005604:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005606:	e008      	b.n	800561a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005608:	f7fe fae0 	bl	8003bcc <HAL_GetTick>
 800560c:	4602      	mov	r2, r0
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	1ad3      	subs	r3, r2, r3
 8005612:	2b02      	cmp	r3, #2
 8005614:	d901      	bls.n	800561a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005616:	2303      	movs	r3, #3
 8005618:	e187      	b.n	800592a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800561a:	4b1b      	ldr	r3, [pc, #108]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f003 0302 	and.w	r3, r3, #2
 8005622:	2b00      	cmp	r3, #0
 8005624:	d1f0      	bne.n	8005608 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f003 0308 	and.w	r3, r3, #8
 800562e:	2b00      	cmp	r3, #0
 8005630:	d036      	beq.n	80056a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	695b      	ldr	r3, [r3, #20]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d016      	beq.n	8005668 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800563a:	4b15      	ldr	r3, [pc, #84]	@ (8005690 <HAL_RCC_OscConfig+0x248>)
 800563c:	2201      	movs	r2, #1
 800563e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005640:	f7fe fac4 	bl	8003bcc <HAL_GetTick>
 8005644:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005646:	e008      	b.n	800565a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005648:	f7fe fac0 	bl	8003bcc <HAL_GetTick>
 800564c:	4602      	mov	r2, r0
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	1ad3      	subs	r3, r2, r3
 8005652:	2b02      	cmp	r3, #2
 8005654:	d901      	bls.n	800565a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005656:	2303      	movs	r3, #3
 8005658:	e167      	b.n	800592a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800565a:	4b0b      	ldr	r3, [pc, #44]	@ (8005688 <HAL_RCC_OscConfig+0x240>)
 800565c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800565e:	f003 0302 	and.w	r3, r3, #2
 8005662:	2b00      	cmp	r3, #0
 8005664:	d0f0      	beq.n	8005648 <HAL_RCC_OscConfig+0x200>
 8005666:	e01b      	b.n	80056a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005668:	4b09      	ldr	r3, [pc, #36]	@ (8005690 <HAL_RCC_OscConfig+0x248>)
 800566a:	2200      	movs	r2, #0
 800566c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800566e:	f7fe faad 	bl	8003bcc <HAL_GetTick>
 8005672:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005674:	e00e      	b.n	8005694 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005676:	f7fe faa9 	bl	8003bcc <HAL_GetTick>
 800567a:	4602      	mov	r2, r0
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	2b02      	cmp	r3, #2
 8005682:	d907      	bls.n	8005694 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005684:	2303      	movs	r3, #3
 8005686:	e150      	b.n	800592a <HAL_RCC_OscConfig+0x4e2>
 8005688:	40023800 	.word	0x40023800
 800568c:	42470000 	.word	0x42470000
 8005690:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005694:	4b88      	ldr	r3, [pc, #544]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 8005696:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005698:	f003 0302 	and.w	r3, r3, #2
 800569c:	2b00      	cmp	r3, #0
 800569e:	d1ea      	bne.n	8005676 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f003 0304 	and.w	r3, r3, #4
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	f000 8097 	beq.w	80057dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056ae:	2300      	movs	r3, #0
 80056b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056b2:	4b81      	ldr	r3, [pc, #516]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 80056b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d10f      	bne.n	80056de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056be:	2300      	movs	r3, #0
 80056c0:	60bb      	str	r3, [r7, #8]
 80056c2:	4b7d      	ldr	r3, [pc, #500]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 80056c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056c6:	4a7c      	ldr	r2, [pc, #496]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 80056c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80056ce:	4b7a      	ldr	r3, [pc, #488]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 80056d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056d6:	60bb      	str	r3, [r7, #8]
 80056d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056da:	2301      	movs	r3, #1
 80056dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056de:	4b77      	ldr	r3, [pc, #476]	@ (80058bc <HAL_RCC_OscConfig+0x474>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d118      	bne.n	800571c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80056ea:	4b74      	ldr	r3, [pc, #464]	@ (80058bc <HAL_RCC_OscConfig+0x474>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a73      	ldr	r2, [pc, #460]	@ (80058bc <HAL_RCC_OscConfig+0x474>)
 80056f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056f6:	f7fe fa69 	bl	8003bcc <HAL_GetTick>
 80056fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056fc:	e008      	b.n	8005710 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056fe:	f7fe fa65 	bl	8003bcc <HAL_GetTick>
 8005702:	4602      	mov	r2, r0
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	1ad3      	subs	r3, r2, r3
 8005708:	2b02      	cmp	r3, #2
 800570a:	d901      	bls.n	8005710 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800570c:	2303      	movs	r3, #3
 800570e:	e10c      	b.n	800592a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005710:	4b6a      	ldr	r3, [pc, #424]	@ (80058bc <HAL_RCC_OscConfig+0x474>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005718:	2b00      	cmp	r3, #0
 800571a:	d0f0      	beq.n	80056fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	2b01      	cmp	r3, #1
 8005722:	d106      	bne.n	8005732 <HAL_RCC_OscConfig+0x2ea>
 8005724:	4b64      	ldr	r3, [pc, #400]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 8005726:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005728:	4a63      	ldr	r2, [pc, #396]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 800572a:	f043 0301 	orr.w	r3, r3, #1
 800572e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005730:	e01c      	b.n	800576c <HAL_RCC_OscConfig+0x324>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	2b05      	cmp	r3, #5
 8005738:	d10c      	bne.n	8005754 <HAL_RCC_OscConfig+0x30c>
 800573a:	4b5f      	ldr	r3, [pc, #380]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 800573c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800573e:	4a5e      	ldr	r2, [pc, #376]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 8005740:	f043 0304 	orr.w	r3, r3, #4
 8005744:	6713      	str	r3, [r2, #112]	@ 0x70
 8005746:	4b5c      	ldr	r3, [pc, #368]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 8005748:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800574a:	4a5b      	ldr	r2, [pc, #364]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 800574c:	f043 0301 	orr.w	r3, r3, #1
 8005750:	6713      	str	r3, [r2, #112]	@ 0x70
 8005752:	e00b      	b.n	800576c <HAL_RCC_OscConfig+0x324>
 8005754:	4b58      	ldr	r3, [pc, #352]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 8005756:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005758:	4a57      	ldr	r2, [pc, #348]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 800575a:	f023 0301 	bic.w	r3, r3, #1
 800575e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005760:	4b55      	ldr	r3, [pc, #340]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 8005762:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005764:	4a54      	ldr	r2, [pc, #336]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 8005766:	f023 0304 	bic.w	r3, r3, #4
 800576a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d015      	beq.n	80057a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005774:	f7fe fa2a 	bl	8003bcc <HAL_GetTick>
 8005778:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800577a:	e00a      	b.n	8005792 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800577c:	f7fe fa26 	bl	8003bcc <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	f241 3288 	movw	r2, #5000	@ 0x1388
 800578a:	4293      	cmp	r3, r2
 800578c:	d901      	bls.n	8005792 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800578e:	2303      	movs	r3, #3
 8005790:	e0cb      	b.n	800592a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005792:	4b49      	ldr	r3, [pc, #292]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 8005794:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005796:	f003 0302 	and.w	r3, r3, #2
 800579a:	2b00      	cmp	r3, #0
 800579c:	d0ee      	beq.n	800577c <HAL_RCC_OscConfig+0x334>
 800579e:	e014      	b.n	80057ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057a0:	f7fe fa14 	bl	8003bcc <HAL_GetTick>
 80057a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057a6:	e00a      	b.n	80057be <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057a8:	f7fe fa10 	bl	8003bcc <HAL_GetTick>
 80057ac:	4602      	mov	r2, r0
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	1ad3      	subs	r3, r2, r3
 80057b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d901      	bls.n	80057be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80057ba:	2303      	movs	r3, #3
 80057bc:	e0b5      	b.n	800592a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057be:	4b3e      	ldr	r3, [pc, #248]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 80057c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057c2:	f003 0302 	and.w	r3, r3, #2
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d1ee      	bne.n	80057a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80057ca:	7dfb      	ldrb	r3, [r7, #23]
 80057cc:	2b01      	cmp	r3, #1
 80057ce:	d105      	bne.n	80057dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057d0:	4b39      	ldr	r3, [pc, #228]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 80057d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d4:	4a38      	ldr	r2, [pc, #224]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 80057d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057da:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	699b      	ldr	r3, [r3, #24]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	f000 80a1 	beq.w	8005928 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80057e6:	4b34      	ldr	r3, [pc, #208]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	f003 030c 	and.w	r3, r3, #12
 80057ee:	2b08      	cmp	r3, #8
 80057f0:	d05c      	beq.n	80058ac <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	699b      	ldr	r3, [r3, #24]
 80057f6:	2b02      	cmp	r3, #2
 80057f8:	d141      	bne.n	800587e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057fa:	4b31      	ldr	r3, [pc, #196]	@ (80058c0 <HAL_RCC_OscConfig+0x478>)
 80057fc:	2200      	movs	r2, #0
 80057fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005800:	f7fe f9e4 	bl	8003bcc <HAL_GetTick>
 8005804:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005806:	e008      	b.n	800581a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005808:	f7fe f9e0 	bl	8003bcc <HAL_GetTick>
 800580c:	4602      	mov	r2, r0
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	1ad3      	subs	r3, r2, r3
 8005812:	2b02      	cmp	r3, #2
 8005814:	d901      	bls.n	800581a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005816:	2303      	movs	r3, #3
 8005818:	e087      	b.n	800592a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800581a:	4b27      	ldr	r3, [pc, #156]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005822:	2b00      	cmp	r3, #0
 8005824:	d1f0      	bne.n	8005808 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	69da      	ldr	r2, [r3, #28]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a1b      	ldr	r3, [r3, #32]
 800582e:	431a      	orrs	r2, r3
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005834:	019b      	lsls	r3, r3, #6
 8005836:	431a      	orrs	r2, r3
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800583c:	085b      	lsrs	r3, r3, #1
 800583e:	3b01      	subs	r3, #1
 8005840:	041b      	lsls	r3, r3, #16
 8005842:	431a      	orrs	r2, r3
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005848:	061b      	lsls	r3, r3, #24
 800584a:	491b      	ldr	r1, [pc, #108]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 800584c:	4313      	orrs	r3, r2
 800584e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005850:	4b1b      	ldr	r3, [pc, #108]	@ (80058c0 <HAL_RCC_OscConfig+0x478>)
 8005852:	2201      	movs	r2, #1
 8005854:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005856:	f7fe f9b9 	bl	8003bcc <HAL_GetTick>
 800585a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800585c:	e008      	b.n	8005870 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800585e:	f7fe f9b5 	bl	8003bcc <HAL_GetTick>
 8005862:	4602      	mov	r2, r0
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	1ad3      	subs	r3, r2, r3
 8005868:	2b02      	cmp	r3, #2
 800586a:	d901      	bls.n	8005870 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800586c:	2303      	movs	r3, #3
 800586e:	e05c      	b.n	800592a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005870:	4b11      	ldr	r3, [pc, #68]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005878:	2b00      	cmp	r3, #0
 800587a:	d0f0      	beq.n	800585e <HAL_RCC_OscConfig+0x416>
 800587c:	e054      	b.n	8005928 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800587e:	4b10      	ldr	r3, [pc, #64]	@ (80058c0 <HAL_RCC_OscConfig+0x478>)
 8005880:	2200      	movs	r2, #0
 8005882:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005884:	f7fe f9a2 	bl	8003bcc <HAL_GetTick>
 8005888:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800588a:	e008      	b.n	800589e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800588c:	f7fe f99e 	bl	8003bcc <HAL_GetTick>
 8005890:	4602      	mov	r2, r0
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	1ad3      	subs	r3, r2, r3
 8005896:	2b02      	cmp	r3, #2
 8005898:	d901      	bls.n	800589e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800589a:	2303      	movs	r3, #3
 800589c:	e045      	b.n	800592a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800589e:	4b06      	ldr	r3, [pc, #24]	@ (80058b8 <HAL_RCC_OscConfig+0x470>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d1f0      	bne.n	800588c <HAL_RCC_OscConfig+0x444>
 80058aa:	e03d      	b.n	8005928 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	699b      	ldr	r3, [r3, #24]
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	d107      	bne.n	80058c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	e038      	b.n	800592a <HAL_RCC_OscConfig+0x4e2>
 80058b8:	40023800 	.word	0x40023800
 80058bc:	40007000 	.word	0x40007000
 80058c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80058c4:	4b1b      	ldr	r3, [pc, #108]	@ (8005934 <HAL_RCC_OscConfig+0x4ec>)
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	699b      	ldr	r3, [r3, #24]
 80058ce:	2b01      	cmp	r3, #1
 80058d0:	d028      	beq.n	8005924 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058dc:	429a      	cmp	r2, r3
 80058de:	d121      	bne.n	8005924 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058ea:	429a      	cmp	r2, r3
 80058ec:	d11a      	bne.n	8005924 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058ee:	68fa      	ldr	r2, [r7, #12]
 80058f0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80058f4:	4013      	ands	r3, r2
 80058f6:	687a      	ldr	r2, [r7, #4]
 80058f8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80058fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d111      	bne.n	8005924 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800590a:	085b      	lsrs	r3, r3, #1
 800590c:	3b01      	subs	r3, #1
 800590e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005910:	429a      	cmp	r2, r3
 8005912:	d107      	bne.n	8005924 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800591e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005920:	429a      	cmp	r2, r3
 8005922:	d001      	beq.n	8005928 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	e000      	b.n	800592a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005928:	2300      	movs	r3, #0
}
 800592a:	4618      	mov	r0, r3
 800592c:	3718      	adds	r7, #24
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop
 8005934:	40023800 	.word	0x40023800

08005938 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b084      	sub	sp, #16
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
 8005940:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d101      	bne.n	800594c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005948:	2301      	movs	r3, #1
 800594a:	e0cc      	b.n	8005ae6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800594c:	4b68      	ldr	r3, [pc, #416]	@ (8005af0 <HAL_RCC_ClockConfig+0x1b8>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f003 0307 	and.w	r3, r3, #7
 8005954:	683a      	ldr	r2, [r7, #0]
 8005956:	429a      	cmp	r2, r3
 8005958:	d90c      	bls.n	8005974 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800595a:	4b65      	ldr	r3, [pc, #404]	@ (8005af0 <HAL_RCC_ClockConfig+0x1b8>)
 800595c:	683a      	ldr	r2, [r7, #0]
 800595e:	b2d2      	uxtb	r2, r2
 8005960:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005962:	4b63      	ldr	r3, [pc, #396]	@ (8005af0 <HAL_RCC_ClockConfig+0x1b8>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f003 0307 	and.w	r3, r3, #7
 800596a:	683a      	ldr	r2, [r7, #0]
 800596c:	429a      	cmp	r2, r3
 800596e:	d001      	beq.n	8005974 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	e0b8      	b.n	8005ae6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f003 0302 	and.w	r3, r3, #2
 800597c:	2b00      	cmp	r3, #0
 800597e:	d020      	beq.n	80059c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f003 0304 	and.w	r3, r3, #4
 8005988:	2b00      	cmp	r3, #0
 800598a:	d005      	beq.n	8005998 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800598c:	4b59      	ldr	r3, [pc, #356]	@ (8005af4 <HAL_RCC_ClockConfig+0x1bc>)
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	4a58      	ldr	r2, [pc, #352]	@ (8005af4 <HAL_RCC_ClockConfig+0x1bc>)
 8005992:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005996:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f003 0308 	and.w	r3, r3, #8
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d005      	beq.n	80059b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80059a4:	4b53      	ldr	r3, [pc, #332]	@ (8005af4 <HAL_RCC_ClockConfig+0x1bc>)
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	4a52      	ldr	r2, [pc, #328]	@ (8005af4 <HAL_RCC_ClockConfig+0x1bc>)
 80059aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80059ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059b0:	4b50      	ldr	r3, [pc, #320]	@ (8005af4 <HAL_RCC_ClockConfig+0x1bc>)
 80059b2:	689b      	ldr	r3, [r3, #8]
 80059b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	494d      	ldr	r1, [pc, #308]	@ (8005af4 <HAL_RCC_ClockConfig+0x1bc>)
 80059be:	4313      	orrs	r3, r2
 80059c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f003 0301 	and.w	r3, r3, #1
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d044      	beq.n	8005a58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d107      	bne.n	80059e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059d6:	4b47      	ldr	r3, [pc, #284]	@ (8005af4 <HAL_RCC_ClockConfig+0x1bc>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d119      	bne.n	8005a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	e07f      	b.n	8005ae6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	2b02      	cmp	r3, #2
 80059ec:	d003      	beq.n	80059f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80059f2:	2b03      	cmp	r3, #3
 80059f4:	d107      	bne.n	8005a06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059f6:	4b3f      	ldr	r3, [pc, #252]	@ (8005af4 <HAL_RCC_ClockConfig+0x1bc>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d109      	bne.n	8005a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e06f      	b.n	8005ae6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a06:	4b3b      	ldr	r3, [pc, #236]	@ (8005af4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f003 0302 	and.w	r3, r3, #2
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d101      	bne.n	8005a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	e067      	b.n	8005ae6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005a16:	4b37      	ldr	r3, [pc, #220]	@ (8005af4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	f023 0203 	bic.w	r2, r3, #3
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	4934      	ldr	r1, [pc, #208]	@ (8005af4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a24:	4313      	orrs	r3, r2
 8005a26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005a28:	f7fe f8d0 	bl	8003bcc <HAL_GetTick>
 8005a2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a2e:	e00a      	b.n	8005a46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a30:	f7fe f8cc 	bl	8003bcc <HAL_GetTick>
 8005a34:	4602      	mov	r2, r0
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	1ad3      	subs	r3, r2, r3
 8005a3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d901      	bls.n	8005a46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e04f      	b.n	8005ae6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a46:	4b2b      	ldr	r3, [pc, #172]	@ (8005af4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	f003 020c 	and.w	r2, r3, #12
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	009b      	lsls	r3, r3, #2
 8005a54:	429a      	cmp	r2, r3
 8005a56:	d1eb      	bne.n	8005a30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005a58:	4b25      	ldr	r3, [pc, #148]	@ (8005af0 <HAL_RCC_ClockConfig+0x1b8>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f003 0307 	and.w	r3, r3, #7
 8005a60:	683a      	ldr	r2, [r7, #0]
 8005a62:	429a      	cmp	r2, r3
 8005a64:	d20c      	bcs.n	8005a80 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a66:	4b22      	ldr	r3, [pc, #136]	@ (8005af0 <HAL_RCC_ClockConfig+0x1b8>)
 8005a68:	683a      	ldr	r2, [r7, #0]
 8005a6a:	b2d2      	uxtb	r2, r2
 8005a6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a6e:	4b20      	ldr	r3, [pc, #128]	@ (8005af0 <HAL_RCC_ClockConfig+0x1b8>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f003 0307 	and.w	r3, r3, #7
 8005a76:	683a      	ldr	r2, [r7, #0]
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d001      	beq.n	8005a80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e032      	b.n	8005ae6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 0304 	and.w	r3, r3, #4
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d008      	beq.n	8005a9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a8c:	4b19      	ldr	r3, [pc, #100]	@ (8005af4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	68db      	ldr	r3, [r3, #12]
 8005a98:	4916      	ldr	r1, [pc, #88]	@ (8005af4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f003 0308 	and.w	r3, r3, #8
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d009      	beq.n	8005abe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005aaa:	4b12      	ldr	r3, [pc, #72]	@ (8005af4 <HAL_RCC_ClockConfig+0x1bc>)
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	691b      	ldr	r3, [r3, #16]
 8005ab6:	00db      	lsls	r3, r3, #3
 8005ab8:	490e      	ldr	r1, [pc, #56]	@ (8005af4 <HAL_RCC_ClockConfig+0x1bc>)
 8005aba:	4313      	orrs	r3, r2
 8005abc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005abe:	f000 f821 	bl	8005b04 <HAL_RCC_GetSysClockFreq>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	4b0b      	ldr	r3, [pc, #44]	@ (8005af4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	091b      	lsrs	r3, r3, #4
 8005aca:	f003 030f 	and.w	r3, r3, #15
 8005ace:	490a      	ldr	r1, [pc, #40]	@ (8005af8 <HAL_RCC_ClockConfig+0x1c0>)
 8005ad0:	5ccb      	ldrb	r3, [r1, r3]
 8005ad2:	fa22 f303 	lsr.w	r3, r2, r3
 8005ad6:	4a09      	ldr	r2, [pc, #36]	@ (8005afc <HAL_RCC_ClockConfig+0x1c4>)
 8005ad8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005ada:	4b09      	ldr	r3, [pc, #36]	@ (8005b00 <HAL_RCC_ClockConfig+0x1c8>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f7fe f830 	bl	8003b44 <HAL_InitTick>

  return HAL_OK;
 8005ae4:	2300      	movs	r3, #0
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	3710      	adds	r7, #16
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	bf00      	nop
 8005af0:	40023c00 	.word	0x40023c00
 8005af4:	40023800 	.word	0x40023800
 8005af8:	08008640 	.word	0x08008640
 8005afc:	20000004 	.word	0x20000004
 8005b00:	20000008 	.word	0x20000008

08005b04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b08:	b090      	sub	sp, #64	@ 0x40
 8005b0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005b10:	2300      	movs	r3, #0
 8005b12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005b14:	2300      	movs	r3, #0
 8005b16:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005b1c:	4b59      	ldr	r3, [pc, #356]	@ (8005c84 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	f003 030c 	and.w	r3, r3, #12
 8005b24:	2b08      	cmp	r3, #8
 8005b26:	d00d      	beq.n	8005b44 <HAL_RCC_GetSysClockFreq+0x40>
 8005b28:	2b08      	cmp	r3, #8
 8005b2a:	f200 80a1 	bhi.w	8005c70 <HAL_RCC_GetSysClockFreq+0x16c>
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d002      	beq.n	8005b38 <HAL_RCC_GetSysClockFreq+0x34>
 8005b32:	2b04      	cmp	r3, #4
 8005b34:	d003      	beq.n	8005b3e <HAL_RCC_GetSysClockFreq+0x3a>
 8005b36:	e09b      	b.n	8005c70 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005b38:	4b53      	ldr	r3, [pc, #332]	@ (8005c88 <HAL_RCC_GetSysClockFreq+0x184>)
 8005b3a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b3c:	e09b      	b.n	8005c76 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005b3e:	4b53      	ldr	r3, [pc, #332]	@ (8005c8c <HAL_RCC_GetSysClockFreq+0x188>)
 8005b40:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b42:	e098      	b.n	8005c76 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005b44:	4b4f      	ldr	r3, [pc, #316]	@ (8005c84 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005b4c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005b4e:	4b4d      	ldr	r3, [pc, #308]	@ (8005c84 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b50:	685b      	ldr	r3, [r3, #4]
 8005b52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d028      	beq.n	8005bac <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b5a:	4b4a      	ldr	r3, [pc, #296]	@ (8005c84 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	099b      	lsrs	r3, r3, #6
 8005b60:	2200      	movs	r2, #0
 8005b62:	623b      	str	r3, [r7, #32]
 8005b64:	627a      	str	r2, [r7, #36]	@ 0x24
 8005b66:	6a3b      	ldr	r3, [r7, #32]
 8005b68:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005b6c:	2100      	movs	r1, #0
 8005b6e:	4b47      	ldr	r3, [pc, #284]	@ (8005c8c <HAL_RCC_GetSysClockFreq+0x188>)
 8005b70:	fb03 f201 	mul.w	r2, r3, r1
 8005b74:	2300      	movs	r3, #0
 8005b76:	fb00 f303 	mul.w	r3, r0, r3
 8005b7a:	4413      	add	r3, r2
 8005b7c:	4a43      	ldr	r2, [pc, #268]	@ (8005c8c <HAL_RCC_GetSysClockFreq+0x188>)
 8005b7e:	fba0 1202 	umull	r1, r2, r0, r2
 8005b82:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b84:	460a      	mov	r2, r1
 8005b86:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005b88:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b8a:	4413      	add	r3, r2
 8005b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b90:	2200      	movs	r2, #0
 8005b92:	61bb      	str	r3, [r7, #24]
 8005b94:	61fa      	str	r2, [r7, #28]
 8005b96:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b9a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005b9e:	f7fa fb77 	bl	8000290 <__aeabi_uldivmod>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	460b      	mov	r3, r1
 8005ba6:	4613      	mov	r3, r2
 8005ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005baa:	e053      	b.n	8005c54 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005bac:	4b35      	ldr	r3, [pc, #212]	@ (8005c84 <HAL_RCC_GetSysClockFreq+0x180>)
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	099b      	lsrs	r3, r3, #6
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	613b      	str	r3, [r7, #16]
 8005bb6:	617a      	str	r2, [r7, #20]
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005bbe:	f04f 0b00 	mov.w	fp, #0
 8005bc2:	4652      	mov	r2, sl
 8005bc4:	465b      	mov	r3, fp
 8005bc6:	f04f 0000 	mov.w	r0, #0
 8005bca:	f04f 0100 	mov.w	r1, #0
 8005bce:	0159      	lsls	r1, r3, #5
 8005bd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005bd4:	0150      	lsls	r0, r2, #5
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	460b      	mov	r3, r1
 8005bda:	ebb2 080a 	subs.w	r8, r2, sl
 8005bde:	eb63 090b 	sbc.w	r9, r3, fp
 8005be2:	f04f 0200 	mov.w	r2, #0
 8005be6:	f04f 0300 	mov.w	r3, #0
 8005bea:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005bee:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005bf2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005bf6:	ebb2 0408 	subs.w	r4, r2, r8
 8005bfa:	eb63 0509 	sbc.w	r5, r3, r9
 8005bfe:	f04f 0200 	mov.w	r2, #0
 8005c02:	f04f 0300 	mov.w	r3, #0
 8005c06:	00eb      	lsls	r3, r5, #3
 8005c08:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005c0c:	00e2      	lsls	r2, r4, #3
 8005c0e:	4614      	mov	r4, r2
 8005c10:	461d      	mov	r5, r3
 8005c12:	eb14 030a 	adds.w	r3, r4, sl
 8005c16:	603b      	str	r3, [r7, #0]
 8005c18:	eb45 030b 	adc.w	r3, r5, fp
 8005c1c:	607b      	str	r3, [r7, #4]
 8005c1e:	f04f 0200 	mov.w	r2, #0
 8005c22:	f04f 0300 	mov.w	r3, #0
 8005c26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005c2a:	4629      	mov	r1, r5
 8005c2c:	028b      	lsls	r3, r1, #10
 8005c2e:	4621      	mov	r1, r4
 8005c30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005c34:	4621      	mov	r1, r4
 8005c36:	028a      	lsls	r2, r1, #10
 8005c38:	4610      	mov	r0, r2
 8005c3a:	4619      	mov	r1, r3
 8005c3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c3e:	2200      	movs	r2, #0
 8005c40:	60bb      	str	r3, [r7, #8]
 8005c42:	60fa      	str	r2, [r7, #12]
 8005c44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c48:	f7fa fb22 	bl	8000290 <__aeabi_uldivmod>
 8005c4c:	4602      	mov	r2, r0
 8005c4e:	460b      	mov	r3, r1
 8005c50:	4613      	mov	r3, r2
 8005c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005c54:	4b0b      	ldr	r3, [pc, #44]	@ (8005c84 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	0c1b      	lsrs	r3, r3, #16
 8005c5a:	f003 0303 	and.w	r3, r3, #3
 8005c5e:	3301      	adds	r3, #1
 8005c60:	005b      	lsls	r3, r3, #1
 8005c62:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005c64:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c6c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005c6e:	e002      	b.n	8005c76 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c70:	4b05      	ldr	r3, [pc, #20]	@ (8005c88 <HAL_RCC_GetSysClockFreq+0x184>)
 8005c72:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005c74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	3740      	adds	r7, #64	@ 0x40
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c82:	bf00      	nop
 8005c84:	40023800 	.word	0x40023800
 8005c88:	00f42400 	.word	0x00f42400
 8005c8c:	017d7840 	.word	0x017d7840

08005c90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c90:	b480      	push	{r7}
 8005c92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c94:	4b03      	ldr	r3, [pc, #12]	@ (8005ca4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005c96:	681b      	ldr	r3, [r3, #0]
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca0:	4770      	bx	lr
 8005ca2:	bf00      	nop
 8005ca4:	20000004 	.word	0x20000004

08005ca8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005cac:	f7ff fff0 	bl	8005c90 <HAL_RCC_GetHCLKFreq>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	4b05      	ldr	r3, [pc, #20]	@ (8005cc8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	0a9b      	lsrs	r3, r3, #10
 8005cb8:	f003 0307 	and.w	r3, r3, #7
 8005cbc:	4903      	ldr	r1, [pc, #12]	@ (8005ccc <HAL_RCC_GetPCLK1Freq+0x24>)
 8005cbe:	5ccb      	ldrb	r3, [r1, r3]
 8005cc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	bd80      	pop	{r7, pc}
 8005cc8:	40023800 	.word	0x40023800
 8005ccc:	08008650 	.word	0x08008650

08005cd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005cd4:	f7ff ffdc 	bl	8005c90 <HAL_RCC_GetHCLKFreq>
 8005cd8:	4602      	mov	r2, r0
 8005cda:	4b05      	ldr	r3, [pc, #20]	@ (8005cf0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	0b5b      	lsrs	r3, r3, #13
 8005ce0:	f003 0307 	and.w	r3, r3, #7
 8005ce4:	4903      	ldr	r1, [pc, #12]	@ (8005cf4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005ce6:	5ccb      	ldrb	r3, [r1, r3]
 8005ce8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	bd80      	pop	{r7, pc}
 8005cf0:	40023800 	.word	0x40023800
 8005cf4:	08008650 	.word	0x08008650

08005cf8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b082      	sub	sp, #8
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d101      	bne.n	8005d0a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005d06:	2301      	movs	r3, #1
 8005d08:	e07b      	b.n	8005e02 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d108      	bne.n	8005d24 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d1a:	d009      	beq.n	8005d30 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	61da      	str	r2, [r3, #28]
 8005d22:	e005      	b.n	8005d30 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2200      	movs	r2, #0
 8005d28:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2200      	movs	r2, #0
 8005d34:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d106      	bne.n	8005d50 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2200      	movs	r2, #0
 8005d46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f7fb fec2 	bl	8001ad4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2202      	movs	r2, #2
 8005d54:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	681a      	ldr	r2, [r3, #0]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d66:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005d78:	431a      	orrs	r2, r3
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	68db      	ldr	r3, [r3, #12]
 8005d7e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d82:	431a      	orrs	r2, r3
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	691b      	ldr	r3, [r3, #16]
 8005d88:	f003 0302 	and.w	r3, r3, #2
 8005d8c:	431a      	orrs	r2, r3
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	695b      	ldr	r3, [r3, #20]
 8005d92:	f003 0301 	and.w	r3, r3, #1
 8005d96:	431a      	orrs	r2, r3
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	699b      	ldr	r3, [r3, #24]
 8005d9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005da0:	431a      	orrs	r2, r3
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	69db      	ldr	r3, [r3, #28]
 8005da6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005daa:	431a      	orrs	r2, r3
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6a1b      	ldr	r3, [r3, #32]
 8005db0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005db4:	ea42 0103 	orr.w	r1, r2, r3
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dbc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	430a      	orrs	r2, r1
 8005dc6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	699b      	ldr	r3, [r3, #24]
 8005dcc:	0c1b      	lsrs	r3, r3, #16
 8005dce:	f003 0104 	and.w	r1, r3, #4
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dd6:	f003 0210 	and.w	r2, r3, #16
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	430a      	orrs	r2, r1
 8005de0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	69da      	ldr	r2, [r3, #28]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005df0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005e00:	2300      	movs	r3, #0
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3708      	adds	r7, #8
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}

08005e0a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e0a:	b580      	push	{r7, lr}
 8005e0c:	b088      	sub	sp, #32
 8005e0e:	af00      	add	r7, sp, #0
 8005e10:	60f8      	str	r0, [r7, #12]
 8005e12:	60b9      	str	r1, [r7, #8]
 8005e14:	603b      	str	r3, [r7, #0]
 8005e16:	4613      	mov	r3, r2
 8005e18:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e1a:	f7fd fed7 	bl	8003bcc <HAL_GetTick>
 8005e1e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005e20:	88fb      	ldrh	r3, [r7, #6]
 8005e22:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d001      	beq.n	8005e34 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005e30:	2302      	movs	r3, #2
 8005e32:	e12a      	b.n	800608a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d002      	beq.n	8005e40 <HAL_SPI_Transmit+0x36>
 8005e3a:	88fb      	ldrh	r3, [r7, #6]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d101      	bne.n	8005e44 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005e40:	2301      	movs	r3, #1
 8005e42:	e122      	b.n	800608a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	d101      	bne.n	8005e52 <HAL_SPI_Transmit+0x48>
 8005e4e:	2302      	movs	r3, #2
 8005e50:	e11b      	b.n	800608a <HAL_SPI_Transmit+0x280>
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2201      	movs	r2, #1
 8005e56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2203      	movs	r2, #3
 8005e5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2200      	movs	r2, #0
 8005e66:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	68ba      	ldr	r2, [r7, #8]
 8005e6c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	88fa      	ldrh	r2, [r7, #6]
 8005e72:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	88fa      	ldrh	r2, [r7, #6]
 8005e78:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	2200      	movs	r2, #0
 8005e84:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2200      	movs	r2, #0
 8005e96:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ea0:	d10f      	bne.n	8005ec2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005eb0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	681a      	ldr	r2, [r3, #0]
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005ec0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ecc:	2b40      	cmp	r3, #64	@ 0x40
 8005ece:	d007      	beq.n	8005ee0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ede:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ee8:	d152      	bne.n	8005f90 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d002      	beq.n	8005ef8 <HAL_SPI_Transmit+0xee>
 8005ef2:	8b7b      	ldrh	r3, [r7, #26]
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d145      	bne.n	8005f84 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005efc:	881a      	ldrh	r2, [r3, #0]
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f08:	1c9a      	adds	r2, r3, #2
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	3b01      	subs	r3, #1
 8005f16:	b29a      	uxth	r2, r3
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005f1c:	e032      	b.n	8005f84 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	f003 0302 	and.w	r3, r3, #2
 8005f28:	2b02      	cmp	r3, #2
 8005f2a:	d112      	bne.n	8005f52 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f30:	881a      	ldrh	r2, [r3, #0]
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f3c:	1c9a      	adds	r2, r3, #2
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f46:	b29b      	uxth	r3, r3
 8005f48:	3b01      	subs	r3, #1
 8005f4a:	b29a      	uxth	r2, r3
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005f50:	e018      	b.n	8005f84 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f52:	f7fd fe3b 	bl	8003bcc <HAL_GetTick>
 8005f56:	4602      	mov	r2, r0
 8005f58:	69fb      	ldr	r3, [r7, #28]
 8005f5a:	1ad3      	subs	r3, r2, r3
 8005f5c:	683a      	ldr	r2, [r7, #0]
 8005f5e:	429a      	cmp	r2, r3
 8005f60:	d803      	bhi.n	8005f6a <HAL_SPI_Transmit+0x160>
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005f68:	d102      	bne.n	8005f70 <HAL_SPI_Transmit+0x166>
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d109      	bne.n	8005f84 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005f80:	2303      	movs	r3, #3
 8005f82:	e082      	b.n	800608a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f88:	b29b      	uxth	r3, r3
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d1c7      	bne.n	8005f1e <HAL_SPI_Transmit+0x114>
 8005f8e:	e053      	b.n	8006038 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d002      	beq.n	8005f9e <HAL_SPI_Transmit+0x194>
 8005f98:	8b7b      	ldrh	r3, [r7, #26]
 8005f9a:	2b01      	cmp	r3, #1
 8005f9c:	d147      	bne.n	800602e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	330c      	adds	r3, #12
 8005fa8:	7812      	ldrb	r2, [r2, #0]
 8005faa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fb0:	1c5a      	adds	r2, r3, #1
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005fba:	b29b      	uxth	r3, r3
 8005fbc:	3b01      	subs	r3, #1
 8005fbe:	b29a      	uxth	r2, r3
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005fc4:	e033      	b.n	800602e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	f003 0302 	and.w	r3, r3, #2
 8005fd0:	2b02      	cmp	r3, #2
 8005fd2:	d113      	bne.n	8005ffc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	330c      	adds	r3, #12
 8005fde:	7812      	ldrb	r2, [r2, #0]
 8005fe0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fe6:	1c5a      	adds	r2, r3, #1
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ff0:	b29b      	uxth	r3, r3
 8005ff2:	3b01      	subs	r3, #1
 8005ff4:	b29a      	uxth	r2, r3
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005ffa:	e018      	b.n	800602e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ffc:	f7fd fde6 	bl	8003bcc <HAL_GetTick>
 8006000:	4602      	mov	r2, r0
 8006002:	69fb      	ldr	r3, [r7, #28]
 8006004:	1ad3      	subs	r3, r2, r3
 8006006:	683a      	ldr	r2, [r7, #0]
 8006008:	429a      	cmp	r2, r3
 800600a:	d803      	bhi.n	8006014 <HAL_SPI_Transmit+0x20a>
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006012:	d102      	bne.n	800601a <HAL_SPI_Transmit+0x210>
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d109      	bne.n	800602e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2201      	movs	r2, #1
 800601e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2200      	movs	r2, #0
 8006026:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800602a:	2303      	movs	r3, #3
 800602c:	e02d      	b.n	800608a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006032:	b29b      	uxth	r3, r3
 8006034:	2b00      	cmp	r3, #0
 8006036:	d1c6      	bne.n	8005fc6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006038:	69fa      	ldr	r2, [r7, #28]
 800603a:	6839      	ldr	r1, [r7, #0]
 800603c:	68f8      	ldr	r0, [r7, #12]
 800603e:	f000 f8b1 	bl	80061a4 <SPI_EndRxTxTransaction>
 8006042:	4603      	mov	r3, r0
 8006044:	2b00      	cmp	r3, #0
 8006046:	d002      	beq.n	800604e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2220      	movs	r2, #32
 800604c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d10a      	bne.n	800606c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006056:	2300      	movs	r3, #0
 8006058:	617b      	str	r3, [r7, #20]
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	68db      	ldr	r3, [r3, #12]
 8006060:	617b      	str	r3, [r7, #20]
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	689b      	ldr	r3, [r3, #8]
 8006068:	617b      	str	r3, [r7, #20]
 800606a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2201      	movs	r2, #1
 8006070:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2200      	movs	r2, #0
 8006078:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006080:	2b00      	cmp	r3, #0
 8006082:	d001      	beq.n	8006088 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006084:	2301      	movs	r3, #1
 8006086:	e000      	b.n	800608a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006088:	2300      	movs	r3, #0
  }
}
 800608a:	4618      	mov	r0, r3
 800608c:	3720      	adds	r7, #32
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}
	...

08006094 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b088      	sub	sp, #32
 8006098:	af00      	add	r7, sp, #0
 800609a:	60f8      	str	r0, [r7, #12]
 800609c:	60b9      	str	r1, [r7, #8]
 800609e:	603b      	str	r3, [r7, #0]
 80060a0:	4613      	mov	r3, r2
 80060a2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80060a4:	f7fd fd92 	bl	8003bcc <HAL_GetTick>
 80060a8:	4602      	mov	r2, r0
 80060aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ac:	1a9b      	subs	r3, r3, r2
 80060ae:	683a      	ldr	r2, [r7, #0]
 80060b0:	4413      	add	r3, r2
 80060b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80060b4:	f7fd fd8a 	bl	8003bcc <HAL_GetTick>
 80060b8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80060ba:	4b39      	ldr	r3, [pc, #228]	@ (80061a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	015b      	lsls	r3, r3, #5
 80060c0:	0d1b      	lsrs	r3, r3, #20
 80060c2:	69fa      	ldr	r2, [r7, #28]
 80060c4:	fb02 f303 	mul.w	r3, r2, r3
 80060c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80060ca:	e055      	b.n	8006178 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80060d2:	d051      	beq.n	8006178 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80060d4:	f7fd fd7a 	bl	8003bcc <HAL_GetTick>
 80060d8:	4602      	mov	r2, r0
 80060da:	69bb      	ldr	r3, [r7, #24]
 80060dc:	1ad3      	subs	r3, r2, r3
 80060de:	69fa      	ldr	r2, [r7, #28]
 80060e0:	429a      	cmp	r2, r3
 80060e2:	d902      	bls.n	80060ea <SPI_WaitFlagStateUntilTimeout+0x56>
 80060e4:	69fb      	ldr	r3, [r7, #28]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d13d      	bne.n	8006166 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	685a      	ldr	r2, [r3, #4]
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80060f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006102:	d111      	bne.n	8006128 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800610c:	d004      	beq.n	8006118 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006116:	d107      	bne.n	8006128 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	681a      	ldr	r2, [r3, #0]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006126:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800612c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006130:	d10f      	bne.n	8006152 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	681a      	ldr	r2, [r3, #0]
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006140:	601a      	str	r2, [r3, #0]
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006150:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2201      	movs	r2, #1
 8006156:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2200      	movs	r2, #0
 800615e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006162:	2303      	movs	r3, #3
 8006164:	e018      	b.n	8006198 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006166:	697b      	ldr	r3, [r7, #20]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d102      	bne.n	8006172 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800616c:	2300      	movs	r3, #0
 800616e:	61fb      	str	r3, [r7, #28]
 8006170:	e002      	b.n	8006178 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8006172:	697b      	ldr	r3, [r7, #20]
 8006174:	3b01      	subs	r3, #1
 8006176:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	689a      	ldr	r2, [r3, #8]
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	4013      	ands	r3, r2
 8006182:	68ba      	ldr	r2, [r7, #8]
 8006184:	429a      	cmp	r2, r3
 8006186:	bf0c      	ite	eq
 8006188:	2301      	moveq	r3, #1
 800618a:	2300      	movne	r3, #0
 800618c:	b2db      	uxtb	r3, r3
 800618e:	461a      	mov	r2, r3
 8006190:	79fb      	ldrb	r3, [r7, #7]
 8006192:	429a      	cmp	r2, r3
 8006194:	d19a      	bne.n	80060cc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8006196:	2300      	movs	r3, #0
}
 8006198:	4618      	mov	r0, r3
 800619a:	3720      	adds	r7, #32
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}
 80061a0:	20000004 	.word	0x20000004

080061a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b088      	sub	sp, #32
 80061a8:	af02      	add	r7, sp, #8
 80061aa:	60f8      	str	r0, [r7, #12]
 80061ac:	60b9      	str	r1, [r7, #8]
 80061ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	9300      	str	r3, [sp, #0]
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	2201      	movs	r2, #1
 80061b8:	2102      	movs	r1, #2
 80061ba:	68f8      	ldr	r0, [r7, #12]
 80061bc:	f7ff ff6a 	bl	8006094 <SPI_WaitFlagStateUntilTimeout>
 80061c0:	4603      	mov	r3, r0
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d007      	beq.n	80061d6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061ca:	f043 0220 	orr.w	r2, r3, #32
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80061d2:	2303      	movs	r3, #3
 80061d4:	e032      	b.n	800623c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80061d6:	4b1b      	ldr	r3, [pc, #108]	@ (8006244 <SPI_EndRxTxTransaction+0xa0>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a1b      	ldr	r2, [pc, #108]	@ (8006248 <SPI_EndRxTxTransaction+0xa4>)
 80061dc:	fba2 2303 	umull	r2, r3, r2, r3
 80061e0:	0d5b      	lsrs	r3, r3, #21
 80061e2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80061e6:	fb02 f303 	mul.w	r3, r2, r3
 80061ea:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80061f4:	d112      	bne.n	800621c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	9300      	str	r3, [sp, #0]
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	2200      	movs	r2, #0
 80061fe:	2180      	movs	r1, #128	@ 0x80
 8006200:	68f8      	ldr	r0, [r7, #12]
 8006202:	f7ff ff47 	bl	8006094 <SPI_WaitFlagStateUntilTimeout>
 8006206:	4603      	mov	r3, r0
 8006208:	2b00      	cmp	r3, #0
 800620a:	d016      	beq.n	800623a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006210:	f043 0220 	orr.w	r2, r3, #32
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006218:	2303      	movs	r3, #3
 800621a:	e00f      	b.n	800623c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d00a      	beq.n	8006238 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	3b01      	subs	r3, #1
 8006226:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006232:	2b80      	cmp	r3, #128	@ 0x80
 8006234:	d0f2      	beq.n	800621c <SPI_EndRxTxTransaction+0x78>
 8006236:	e000      	b.n	800623a <SPI_EndRxTxTransaction+0x96>
        break;
 8006238:	bf00      	nop
  }

  return HAL_OK;
 800623a:	2300      	movs	r3, #0
}
 800623c:	4618      	mov	r0, r3
 800623e:	3718      	adds	r7, #24
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}
 8006244:	20000004 	.word	0x20000004
 8006248:	165e9f81 	.word	0x165e9f81

0800624c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b082      	sub	sp, #8
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d101      	bne.n	800625e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	e041      	b.n	80062e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006264:	b2db      	uxtb	r3, r3
 8006266:	2b00      	cmp	r3, #0
 8006268:	d106      	bne.n	8006278 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2200      	movs	r2, #0
 800626e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f7fb fc96 	bl	8001ba4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2202      	movs	r2, #2
 800627c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	3304      	adds	r3, #4
 8006288:	4619      	mov	r1, r3
 800628a:	4610      	mov	r0, r2
 800628c:	f000 f82e 	bl	80062ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2201      	movs	r2, #1
 80062a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2201      	movs	r2, #1
 80062bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2201      	movs	r2, #1
 80062dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80062e0:	2300      	movs	r3, #0
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	3708      	adds	r7, #8
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}
	...

080062ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80062ec:	b480      	push	{r7}
 80062ee:	b085      	sub	sp, #20
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
 80062f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	4a37      	ldr	r2, [pc, #220]	@ (80063dc <TIM_Base_SetConfig+0xf0>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d00f      	beq.n	8006324 <TIM_Base_SetConfig+0x38>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800630a:	d00b      	beq.n	8006324 <TIM_Base_SetConfig+0x38>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	4a34      	ldr	r2, [pc, #208]	@ (80063e0 <TIM_Base_SetConfig+0xf4>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d007      	beq.n	8006324 <TIM_Base_SetConfig+0x38>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	4a33      	ldr	r2, [pc, #204]	@ (80063e4 <TIM_Base_SetConfig+0xf8>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d003      	beq.n	8006324 <TIM_Base_SetConfig+0x38>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	4a32      	ldr	r2, [pc, #200]	@ (80063e8 <TIM_Base_SetConfig+0xfc>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d108      	bne.n	8006336 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800632a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	68fa      	ldr	r2, [r7, #12]
 8006332:	4313      	orrs	r3, r2
 8006334:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	4a28      	ldr	r2, [pc, #160]	@ (80063dc <TIM_Base_SetConfig+0xf0>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d01b      	beq.n	8006376 <TIM_Base_SetConfig+0x8a>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006344:	d017      	beq.n	8006376 <TIM_Base_SetConfig+0x8a>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	4a25      	ldr	r2, [pc, #148]	@ (80063e0 <TIM_Base_SetConfig+0xf4>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d013      	beq.n	8006376 <TIM_Base_SetConfig+0x8a>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	4a24      	ldr	r2, [pc, #144]	@ (80063e4 <TIM_Base_SetConfig+0xf8>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d00f      	beq.n	8006376 <TIM_Base_SetConfig+0x8a>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	4a23      	ldr	r2, [pc, #140]	@ (80063e8 <TIM_Base_SetConfig+0xfc>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d00b      	beq.n	8006376 <TIM_Base_SetConfig+0x8a>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	4a22      	ldr	r2, [pc, #136]	@ (80063ec <TIM_Base_SetConfig+0x100>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d007      	beq.n	8006376 <TIM_Base_SetConfig+0x8a>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	4a21      	ldr	r2, [pc, #132]	@ (80063f0 <TIM_Base_SetConfig+0x104>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d003      	beq.n	8006376 <TIM_Base_SetConfig+0x8a>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a20      	ldr	r2, [pc, #128]	@ (80063f4 <TIM_Base_SetConfig+0x108>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d108      	bne.n	8006388 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800637c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	68fa      	ldr	r2, [r7, #12]
 8006384:	4313      	orrs	r3, r2
 8006386:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	695b      	ldr	r3, [r3, #20]
 8006392:	4313      	orrs	r3, r2
 8006394:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	689a      	ldr	r2, [r3, #8]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	4a0c      	ldr	r2, [pc, #48]	@ (80063dc <TIM_Base_SetConfig+0xf0>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d103      	bne.n	80063b6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	691a      	ldr	r2, [r3, #16]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f043 0204 	orr.w	r2, r3, #4
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2201      	movs	r2, #1
 80063c6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	68fa      	ldr	r2, [r7, #12]
 80063cc:	601a      	str	r2, [r3, #0]
}
 80063ce:	bf00      	nop
 80063d0:	3714      	adds	r7, #20
 80063d2:	46bd      	mov	sp, r7
 80063d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d8:	4770      	bx	lr
 80063da:	bf00      	nop
 80063dc:	40010000 	.word	0x40010000
 80063e0:	40000400 	.word	0x40000400
 80063e4:	40000800 	.word	0x40000800
 80063e8:	40000c00 	.word	0x40000c00
 80063ec:	40014000 	.word	0x40014000
 80063f0:	40014400 	.word	0x40014400
 80063f4:	40014800 	.word	0x40014800

080063f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b082      	sub	sp, #8
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d101      	bne.n	800640a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	e042      	b.n	8006490 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006410:	b2db      	uxtb	r3, r3
 8006412:	2b00      	cmp	r3, #0
 8006414:	d106      	bne.n	8006424 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f7fb fbe2 	bl	8001be8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2224      	movs	r2, #36	@ 0x24
 8006428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	68da      	ldr	r2, [r3, #12]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800643a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800643c:	6878      	ldr	r0, [r7, #4]
 800643e:	f000 f973 	bl	8006728 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	691a      	ldr	r2, [r3, #16]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006450:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	695a      	ldr	r2, [r3, #20]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006460:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	68da      	ldr	r2, [r3, #12]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006470:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2200      	movs	r2, #0
 8006476:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2220      	movs	r2, #32
 800647c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2220      	movs	r2, #32
 8006484:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2200      	movs	r2, #0
 800648c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800648e:	2300      	movs	r3, #0
}
 8006490:	4618      	mov	r0, r3
 8006492:	3708      	adds	r7, #8
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}

08006498 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b08a      	sub	sp, #40	@ 0x28
 800649c:	af02      	add	r7, sp, #8
 800649e:	60f8      	str	r0, [r7, #12]
 80064a0:	60b9      	str	r1, [r7, #8]
 80064a2:	603b      	str	r3, [r7, #0]
 80064a4:	4613      	mov	r3, r2
 80064a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80064a8:	2300      	movs	r3, #0
 80064aa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064b2:	b2db      	uxtb	r3, r3
 80064b4:	2b20      	cmp	r3, #32
 80064b6:	d175      	bne.n	80065a4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d002      	beq.n	80064c4 <HAL_UART_Transmit+0x2c>
 80064be:	88fb      	ldrh	r3, [r7, #6]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d101      	bne.n	80064c8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80064c4:	2301      	movs	r3, #1
 80064c6:	e06e      	b.n	80065a6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	2200      	movs	r2, #0
 80064cc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2221      	movs	r2, #33	@ 0x21
 80064d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80064d6:	f7fd fb79 	bl	8003bcc <HAL_GetTick>
 80064da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	88fa      	ldrh	r2, [r7, #6]
 80064e0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	88fa      	ldrh	r2, [r7, #6]
 80064e6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	689b      	ldr	r3, [r3, #8]
 80064ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064f0:	d108      	bne.n	8006504 <HAL_UART_Transmit+0x6c>
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	691b      	ldr	r3, [r3, #16]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d104      	bne.n	8006504 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80064fa:	2300      	movs	r3, #0
 80064fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	61bb      	str	r3, [r7, #24]
 8006502:	e003      	b.n	800650c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006508:	2300      	movs	r3, #0
 800650a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800650c:	e02e      	b.n	800656c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	9300      	str	r3, [sp, #0]
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	2200      	movs	r2, #0
 8006516:	2180      	movs	r1, #128	@ 0x80
 8006518:	68f8      	ldr	r0, [r7, #12]
 800651a:	f000 f848 	bl	80065ae <UART_WaitOnFlagUntilTimeout>
 800651e:	4603      	mov	r3, r0
 8006520:	2b00      	cmp	r3, #0
 8006522:	d005      	beq.n	8006530 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2220      	movs	r2, #32
 8006528:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800652c:	2303      	movs	r3, #3
 800652e:	e03a      	b.n	80065a6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006530:	69fb      	ldr	r3, [r7, #28]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d10b      	bne.n	800654e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006536:	69bb      	ldr	r3, [r7, #24]
 8006538:	881b      	ldrh	r3, [r3, #0]
 800653a:	461a      	mov	r2, r3
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006544:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006546:	69bb      	ldr	r3, [r7, #24]
 8006548:	3302      	adds	r3, #2
 800654a:	61bb      	str	r3, [r7, #24]
 800654c:	e007      	b.n	800655e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800654e:	69fb      	ldr	r3, [r7, #28]
 8006550:	781a      	ldrb	r2, [r3, #0]
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006558:	69fb      	ldr	r3, [r7, #28]
 800655a:	3301      	adds	r3, #1
 800655c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006562:	b29b      	uxth	r3, r3
 8006564:	3b01      	subs	r3, #1
 8006566:	b29a      	uxth	r2, r3
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006570:	b29b      	uxth	r3, r3
 8006572:	2b00      	cmp	r3, #0
 8006574:	d1cb      	bne.n	800650e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	9300      	str	r3, [sp, #0]
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	2200      	movs	r2, #0
 800657e:	2140      	movs	r1, #64	@ 0x40
 8006580:	68f8      	ldr	r0, [r7, #12]
 8006582:	f000 f814 	bl	80065ae <UART_WaitOnFlagUntilTimeout>
 8006586:	4603      	mov	r3, r0
 8006588:	2b00      	cmp	r3, #0
 800658a:	d005      	beq.n	8006598 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	2220      	movs	r2, #32
 8006590:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006594:	2303      	movs	r3, #3
 8006596:	e006      	b.n	80065a6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2220      	movs	r2, #32
 800659c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80065a0:	2300      	movs	r3, #0
 80065a2:	e000      	b.n	80065a6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80065a4:	2302      	movs	r3, #2
  }
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	3720      	adds	r7, #32
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bd80      	pop	{r7, pc}

080065ae <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80065ae:	b580      	push	{r7, lr}
 80065b0:	b086      	sub	sp, #24
 80065b2:	af00      	add	r7, sp, #0
 80065b4:	60f8      	str	r0, [r7, #12]
 80065b6:	60b9      	str	r1, [r7, #8]
 80065b8:	603b      	str	r3, [r7, #0]
 80065ba:	4613      	mov	r3, r2
 80065bc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065be:	e03b      	b.n	8006638 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065c0:	6a3b      	ldr	r3, [r7, #32]
 80065c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80065c6:	d037      	beq.n	8006638 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065c8:	f7fd fb00 	bl	8003bcc <HAL_GetTick>
 80065cc:	4602      	mov	r2, r0
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	1ad3      	subs	r3, r2, r3
 80065d2:	6a3a      	ldr	r2, [r7, #32]
 80065d4:	429a      	cmp	r2, r3
 80065d6:	d302      	bcc.n	80065de <UART_WaitOnFlagUntilTimeout+0x30>
 80065d8:	6a3b      	ldr	r3, [r7, #32]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d101      	bne.n	80065e2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80065de:	2303      	movs	r3, #3
 80065e0:	e03a      	b.n	8006658 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	68db      	ldr	r3, [r3, #12]
 80065e8:	f003 0304 	and.w	r3, r3, #4
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d023      	beq.n	8006638 <UART_WaitOnFlagUntilTimeout+0x8a>
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	2b80      	cmp	r3, #128	@ 0x80
 80065f4:	d020      	beq.n	8006638 <UART_WaitOnFlagUntilTimeout+0x8a>
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	2b40      	cmp	r3, #64	@ 0x40
 80065fa:	d01d      	beq.n	8006638 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f003 0308 	and.w	r3, r3, #8
 8006606:	2b08      	cmp	r3, #8
 8006608:	d116      	bne.n	8006638 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800660a:	2300      	movs	r3, #0
 800660c:	617b      	str	r3, [r7, #20]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	617b      	str	r3, [r7, #20]
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	617b      	str	r3, [r7, #20]
 800661e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006620:	68f8      	ldr	r0, [r7, #12]
 8006622:	f000 f81d 	bl	8006660 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	2208      	movs	r2, #8
 800662a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	2200      	movs	r2, #0
 8006630:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006634:	2301      	movs	r3, #1
 8006636:	e00f      	b.n	8006658 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	4013      	ands	r3, r2
 8006642:	68ba      	ldr	r2, [r7, #8]
 8006644:	429a      	cmp	r2, r3
 8006646:	bf0c      	ite	eq
 8006648:	2301      	moveq	r3, #1
 800664a:	2300      	movne	r3, #0
 800664c:	b2db      	uxtb	r3, r3
 800664e:	461a      	mov	r2, r3
 8006650:	79fb      	ldrb	r3, [r7, #7]
 8006652:	429a      	cmp	r2, r3
 8006654:	d0b4      	beq.n	80065c0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006656:	2300      	movs	r3, #0
}
 8006658:	4618      	mov	r0, r3
 800665a:	3718      	adds	r7, #24
 800665c:	46bd      	mov	sp, r7
 800665e:	bd80      	pop	{r7, pc}

08006660 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006660:	b480      	push	{r7}
 8006662:	b095      	sub	sp, #84	@ 0x54
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	330c      	adds	r3, #12
 800666e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006672:	e853 3f00 	ldrex	r3, [r3]
 8006676:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800667a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800667e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	330c      	adds	r3, #12
 8006686:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006688:	643a      	str	r2, [r7, #64]	@ 0x40
 800668a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800668c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800668e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006690:	e841 2300 	strex	r3, r2, [r1]
 8006694:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006698:	2b00      	cmp	r3, #0
 800669a:	d1e5      	bne.n	8006668 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	3314      	adds	r3, #20
 80066a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a4:	6a3b      	ldr	r3, [r7, #32]
 80066a6:	e853 3f00 	ldrex	r3, [r3]
 80066aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80066ac:	69fb      	ldr	r3, [r7, #28]
 80066ae:	f023 0301 	bic.w	r3, r3, #1
 80066b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	3314      	adds	r3, #20
 80066ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80066bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80066be:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80066c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066c4:	e841 2300 	strex	r3, r2, [r1]
 80066c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80066ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d1e5      	bne.n	800669c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066d4:	2b01      	cmp	r3, #1
 80066d6:	d119      	bne.n	800670c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	330c      	adds	r3, #12
 80066de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	e853 3f00 	ldrex	r3, [r3]
 80066e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	f023 0310 	bic.w	r3, r3, #16
 80066ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	330c      	adds	r3, #12
 80066f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80066f8:	61ba      	str	r2, [r7, #24]
 80066fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066fc:	6979      	ldr	r1, [r7, #20]
 80066fe:	69ba      	ldr	r2, [r7, #24]
 8006700:	e841 2300 	strex	r3, r2, [r1]
 8006704:	613b      	str	r3, [r7, #16]
   return(result);
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d1e5      	bne.n	80066d8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2220      	movs	r2, #32
 8006710:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2200      	movs	r2, #0
 8006718:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800671a:	bf00      	nop
 800671c:	3754      	adds	r7, #84	@ 0x54
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr
	...

08006728 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006728:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800672c:	b0c0      	sub	sp, #256	@ 0x100
 800672e:	af00      	add	r7, sp, #0
 8006730:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	691b      	ldr	r3, [r3, #16]
 800673c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006744:	68d9      	ldr	r1, [r3, #12]
 8006746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	ea40 0301 	orr.w	r3, r0, r1
 8006750:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006752:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006756:	689a      	ldr	r2, [r3, #8]
 8006758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800675c:	691b      	ldr	r3, [r3, #16]
 800675e:	431a      	orrs	r2, r3
 8006760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006764:	695b      	ldr	r3, [r3, #20]
 8006766:	431a      	orrs	r2, r3
 8006768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800676c:	69db      	ldr	r3, [r3, #28]
 800676e:	4313      	orrs	r3, r2
 8006770:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	68db      	ldr	r3, [r3, #12]
 800677c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006780:	f021 010c 	bic.w	r1, r1, #12
 8006784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006788:	681a      	ldr	r2, [r3, #0]
 800678a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800678e:	430b      	orrs	r3, r1
 8006790:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006792:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	695b      	ldr	r3, [r3, #20]
 800679a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800679e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067a2:	6999      	ldr	r1, [r3, #24]
 80067a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	ea40 0301 	orr.w	r3, r0, r1
 80067ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80067b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067b4:	681a      	ldr	r2, [r3, #0]
 80067b6:	4b8f      	ldr	r3, [pc, #572]	@ (80069f4 <UART_SetConfig+0x2cc>)
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d005      	beq.n	80067c8 <UART_SetConfig+0xa0>
 80067bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067c0:	681a      	ldr	r2, [r3, #0]
 80067c2:	4b8d      	ldr	r3, [pc, #564]	@ (80069f8 <UART_SetConfig+0x2d0>)
 80067c4:	429a      	cmp	r2, r3
 80067c6:	d104      	bne.n	80067d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80067c8:	f7ff fa82 	bl	8005cd0 <HAL_RCC_GetPCLK2Freq>
 80067cc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80067d0:	e003      	b.n	80067da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80067d2:	f7ff fa69 	bl	8005ca8 <HAL_RCC_GetPCLK1Freq>
 80067d6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067de:	69db      	ldr	r3, [r3, #28]
 80067e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067e4:	f040 810c 	bne.w	8006a00 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80067e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067ec:	2200      	movs	r2, #0
 80067ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80067f2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80067f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80067fa:	4622      	mov	r2, r4
 80067fc:	462b      	mov	r3, r5
 80067fe:	1891      	adds	r1, r2, r2
 8006800:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006802:	415b      	adcs	r3, r3
 8006804:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006806:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800680a:	4621      	mov	r1, r4
 800680c:	eb12 0801 	adds.w	r8, r2, r1
 8006810:	4629      	mov	r1, r5
 8006812:	eb43 0901 	adc.w	r9, r3, r1
 8006816:	f04f 0200 	mov.w	r2, #0
 800681a:	f04f 0300 	mov.w	r3, #0
 800681e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006822:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006826:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800682a:	4690      	mov	r8, r2
 800682c:	4699      	mov	r9, r3
 800682e:	4623      	mov	r3, r4
 8006830:	eb18 0303 	adds.w	r3, r8, r3
 8006834:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006838:	462b      	mov	r3, r5
 800683a:	eb49 0303 	adc.w	r3, r9, r3
 800683e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006842:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	2200      	movs	r2, #0
 800684a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800684e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006852:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006856:	460b      	mov	r3, r1
 8006858:	18db      	adds	r3, r3, r3
 800685a:	653b      	str	r3, [r7, #80]	@ 0x50
 800685c:	4613      	mov	r3, r2
 800685e:	eb42 0303 	adc.w	r3, r2, r3
 8006862:	657b      	str	r3, [r7, #84]	@ 0x54
 8006864:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006868:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800686c:	f7f9 fd10 	bl	8000290 <__aeabi_uldivmod>
 8006870:	4602      	mov	r2, r0
 8006872:	460b      	mov	r3, r1
 8006874:	4b61      	ldr	r3, [pc, #388]	@ (80069fc <UART_SetConfig+0x2d4>)
 8006876:	fba3 2302 	umull	r2, r3, r3, r2
 800687a:	095b      	lsrs	r3, r3, #5
 800687c:	011c      	lsls	r4, r3, #4
 800687e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006882:	2200      	movs	r2, #0
 8006884:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006888:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800688c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006890:	4642      	mov	r2, r8
 8006892:	464b      	mov	r3, r9
 8006894:	1891      	adds	r1, r2, r2
 8006896:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006898:	415b      	adcs	r3, r3
 800689a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800689c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80068a0:	4641      	mov	r1, r8
 80068a2:	eb12 0a01 	adds.w	sl, r2, r1
 80068a6:	4649      	mov	r1, r9
 80068a8:	eb43 0b01 	adc.w	fp, r3, r1
 80068ac:	f04f 0200 	mov.w	r2, #0
 80068b0:	f04f 0300 	mov.w	r3, #0
 80068b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80068b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80068bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80068c0:	4692      	mov	sl, r2
 80068c2:	469b      	mov	fp, r3
 80068c4:	4643      	mov	r3, r8
 80068c6:	eb1a 0303 	adds.w	r3, sl, r3
 80068ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80068ce:	464b      	mov	r3, r9
 80068d0:	eb4b 0303 	adc.w	r3, fp, r3
 80068d4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80068d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	2200      	movs	r2, #0
 80068e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80068e4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80068e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80068ec:	460b      	mov	r3, r1
 80068ee:	18db      	adds	r3, r3, r3
 80068f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80068f2:	4613      	mov	r3, r2
 80068f4:	eb42 0303 	adc.w	r3, r2, r3
 80068f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80068fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80068fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006902:	f7f9 fcc5 	bl	8000290 <__aeabi_uldivmod>
 8006906:	4602      	mov	r2, r0
 8006908:	460b      	mov	r3, r1
 800690a:	4611      	mov	r1, r2
 800690c:	4b3b      	ldr	r3, [pc, #236]	@ (80069fc <UART_SetConfig+0x2d4>)
 800690e:	fba3 2301 	umull	r2, r3, r3, r1
 8006912:	095b      	lsrs	r3, r3, #5
 8006914:	2264      	movs	r2, #100	@ 0x64
 8006916:	fb02 f303 	mul.w	r3, r2, r3
 800691a:	1acb      	subs	r3, r1, r3
 800691c:	00db      	lsls	r3, r3, #3
 800691e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006922:	4b36      	ldr	r3, [pc, #216]	@ (80069fc <UART_SetConfig+0x2d4>)
 8006924:	fba3 2302 	umull	r2, r3, r3, r2
 8006928:	095b      	lsrs	r3, r3, #5
 800692a:	005b      	lsls	r3, r3, #1
 800692c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006930:	441c      	add	r4, r3
 8006932:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006936:	2200      	movs	r2, #0
 8006938:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800693c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006940:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006944:	4642      	mov	r2, r8
 8006946:	464b      	mov	r3, r9
 8006948:	1891      	adds	r1, r2, r2
 800694a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800694c:	415b      	adcs	r3, r3
 800694e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006950:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006954:	4641      	mov	r1, r8
 8006956:	1851      	adds	r1, r2, r1
 8006958:	6339      	str	r1, [r7, #48]	@ 0x30
 800695a:	4649      	mov	r1, r9
 800695c:	414b      	adcs	r3, r1
 800695e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006960:	f04f 0200 	mov.w	r2, #0
 8006964:	f04f 0300 	mov.w	r3, #0
 8006968:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800696c:	4659      	mov	r1, fp
 800696e:	00cb      	lsls	r3, r1, #3
 8006970:	4651      	mov	r1, sl
 8006972:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006976:	4651      	mov	r1, sl
 8006978:	00ca      	lsls	r2, r1, #3
 800697a:	4610      	mov	r0, r2
 800697c:	4619      	mov	r1, r3
 800697e:	4603      	mov	r3, r0
 8006980:	4642      	mov	r2, r8
 8006982:	189b      	adds	r3, r3, r2
 8006984:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006988:	464b      	mov	r3, r9
 800698a:	460a      	mov	r2, r1
 800698c:	eb42 0303 	adc.w	r3, r2, r3
 8006990:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	2200      	movs	r2, #0
 800699c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80069a0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80069a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80069a8:	460b      	mov	r3, r1
 80069aa:	18db      	adds	r3, r3, r3
 80069ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069ae:	4613      	mov	r3, r2
 80069b0:	eb42 0303 	adc.w	r3, r2, r3
 80069b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80069ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80069be:	f7f9 fc67 	bl	8000290 <__aeabi_uldivmod>
 80069c2:	4602      	mov	r2, r0
 80069c4:	460b      	mov	r3, r1
 80069c6:	4b0d      	ldr	r3, [pc, #52]	@ (80069fc <UART_SetConfig+0x2d4>)
 80069c8:	fba3 1302 	umull	r1, r3, r3, r2
 80069cc:	095b      	lsrs	r3, r3, #5
 80069ce:	2164      	movs	r1, #100	@ 0x64
 80069d0:	fb01 f303 	mul.w	r3, r1, r3
 80069d4:	1ad3      	subs	r3, r2, r3
 80069d6:	00db      	lsls	r3, r3, #3
 80069d8:	3332      	adds	r3, #50	@ 0x32
 80069da:	4a08      	ldr	r2, [pc, #32]	@ (80069fc <UART_SetConfig+0x2d4>)
 80069dc:	fba2 2303 	umull	r2, r3, r2, r3
 80069e0:	095b      	lsrs	r3, r3, #5
 80069e2:	f003 0207 	and.w	r2, r3, #7
 80069e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4422      	add	r2, r4
 80069ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80069f0:	e106      	b.n	8006c00 <UART_SetConfig+0x4d8>
 80069f2:	bf00      	nop
 80069f4:	40011000 	.word	0x40011000
 80069f8:	40011400 	.word	0x40011400
 80069fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006a00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a04:	2200      	movs	r2, #0
 8006a06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006a0a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006a0e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006a12:	4642      	mov	r2, r8
 8006a14:	464b      	mov	r3, r9
 8006a16:	1891      	adds	r1, r2, r2
 8006a18:	6239      	str	r1, [r7, #32]
 8006a1a:	415b      	adcs	r3, r3
 8006a1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006a22:	4641      	mov	r1, r8
 8006a24:	1854      	adds	r4, r2, r1
 8006a26:	4649      	mov	r1, r9
 8006a28:	eb43 0501 	adc.w	r5, r3, r1
 8006a2c:	f04f 0200 	mov.w	r2, #0
 8006a30:	f04f 0300 	mov.w	r3, #0
 8006a34:	00eb      	lsls	r3, r5, #3
 8006a36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006a3a:	00e2      	lsls	r2, r4, #3
 8006a3c:	4614      	mov	r4, r2
 8006a3e:	461d      	mov	r5, r3
 8006a40:	4643      	mov	r3, r8
 8006a42:	18e3      	adds	r3, r4, r3
 8006a44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006a48:	464b      	mov	r3, r9
 8006a4a:	eb45 0303 	adc.w	r3, r5, r3
 8006a4e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006a52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006a5e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006a62:	f04f 0200 	mov.w	r2, #0
 8006a66:	f04f 0300 	mov.w	r3, #0
 8006a6a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006a6e:	4629      	mov	r1, r5
 8006a70:	008b      	lsls	r3, r1, #2
 8006a72:	4621      	mov	r1, r4
 8006a74:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a78:	4621      	mov	r1, r4
 8006a7a:	008a      	lsls	r2, r1, #2
 8006a7c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006a80:	f7f9 fc06 	bl	8000290 <__aeabi_uldivmod>
 8006a84:	4602      	mov	r2, r0
 8006a86:	460b      	mov	r3, r1
 8006a88:	4b60      	ldr	r3, [pc, #384]	@ (8006c0c <UART_SetConfig+0x4e4>)
 8006a8a:	fba3 2302 	umull	r2, r3, r3, r2
 8006a8e:	095b      	lsrs	r3, r3, #5
 8006a90:	011c      	lsls	r4, r3, #4
 8006a92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a96:	2200      	movs	r2, #0
 8006a98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006a9c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006aa0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006aa4:	4642      	mov	r2, r8
 8006aa6:	464b      	mov	r3, r9
 8006aa8:	1891      	adds	r1, r2, r2
 8006aaa:	61b9      	str	r1, [r7, #24]
 8006aac:	415b      	adcs	r3, r3
 8006aae:	61fb      	str	r3, [r7, #28]
 8006ab0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ab4:	4641      	mov	r1, r8
 8006ab6:	1851      	adds	r1, r2, r1
 8006ab8:	6139      	str	r1, [r7, #16]
 8006aba:	4649      	mov	r1, r9
 8006abc:	414b      	adcs	r3, r1
 8006abe:	617b      	str	r3, [r7, #20]
 8006ac0:	f04f 0200 	mov.w	r2, #0
 8006ac4:	f04f 0300 	mov.w	r3, #0
 8006ac8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006acc:	4659      	mov	r1, fp
 8006ace:	00cb      	lsls	r3, r1, #3
 8006ad0:	4651      	mov	r1, sl
 8006ad2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ad6:	4651      	mov	r1, sl
 8006ad8:	00ca      	lsls	r2, r1, #3
 8006ada:	4610      	mov	r0, r2
 8006adc:	4619      	mov	r1, r3
 8006ade:	4603      	mov	r3, r0
 8006ae0:	4642      	mov	r2, r8
 8006ae2:	189b      	adds	r3, r3, r2
 8006ae4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006ae8:	464b      	mov	r3, r9
 8006aea:	460a      	mov	r2, r1
 8006aec:	eb42 0303 	adc.w	r3, r2, r3
 8006af0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	2200      	movs	r2, #0
 8006afc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006afe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006b00:	f04f 0200 	mov.w	r2, #0
 8006b04:	f04f 0300 	mov.w	r3, #0
 8006b08:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006b0c:	4649      	mov	r1, r9
 8006b0e:	008b      	lsls	r3, r1, #2
 8006b10:	4641      	mov	r1, r8
 8006b12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b16:	4641      	mov	r1, r8
 8006b18:	008a      	lsls	r2, r1, #2
 8006b1a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006b1e:	f7f9 fbb7 	bl	8000290 <__aeabi_uldivmod>
 8006b22:	4602      	mov	r2, r0
 8006b24:	460b      	mov	r3, r1
 8006b26:	4611      	mov	r1, r2
 8006b28:	4b38      	ldr	r3, [pc, #224]	@ (8006c0c <UART_SetConfig+0x4e4>)
 8006b2a:	fba3 2301 	umull	r2, r3, r3, r1
 8006b2e:	095b      	lsrs	r3, r3, #5
 8006b30:	2264      	movs	r2, #100	@ 0x64
 8006b32:	fb02 f303 	mul.w	r3, r2, r3
 8006b36:	1acb      	subs	r3, r1, r3
 8006b38:	011b      	lsls	r3, r3, #4
 8006b3a:	3332      	adds	r3, #50	@ 0x32
 8006b3c:	4a33      	ldr	r2, [pc, #204]	@ (8006c0c <UART_SetConfig+0x4e4>)
 8006b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8006b42:	095b      	lsrs	r3, r3, #5
 8006b44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006b48:	441c      	add	r4, r3
 8006b4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b4e:	2200      	movs	r2, #0
 8006b50:	673b      	str	r3, [r7, #112]	@ 0x70
 8006b52:	677a      	str	r2, [r7, #116]	@ 0x74
 8006b54:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006b58:	4642      	mov	r2, r8
 8006b5a:	464b      	mov	r3, r9
 8006b5c:	1891      	adds	r1, r2, r2
 8006b5e:	60b9      	str	r1, [r7, #8]
 8006b60:	415b      	adcs	r3, r3
 8006b62:	60fb      	str	r3, [r7, #12]
 8006b64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006b68:	4641      	mov	r1, r8
 8006b6a:	1851      	adds	r1, r2, r1
 8006b6c:	6039      	str	r1, [r7, #0]
 8006b6e:	4649      	mov	r1, r9
 8006b70:	414b      	adcs	r3, r1
 8006b72:	607b      	str	r3, [r7, #4]
 8006b74:	f04f 0200 	mov.w	r2, #0
 8006b78:	f04f 0300 	mov.w	r3, #0
 8006b7c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006b80:	4659      	mov	r1, fp
 8006b82:	00cb      	lsls	r3, r1, #3
 8006b84:	4651      	mov	r1, sl
 8006b86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b8a:	4651      	mov	r1, sl
 8006b8c:	00ca      	lsls	r2, r1, #3
 8006b8e:	4610      	mov	r0, r2
 8006b90:	4619      	mov	r1, r3
 8006b92:	4603      	mov	r3, r0
 8006b94:	4642      	mov	r2, r8
 8006b96:	189b      	adds	r3, r3, r2
 8006b98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006b9a:	464b      	mov	r3, r9
 8006b9c:	460a      	mov	r2, r1
 8006b9e:	eb42 0303 	adc.w	r3, r2, r3
 8006ba2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	2200      	movs	r2, #0
 8006bac:	663b      	str	r3, [r7, #96]	@ 0x60
 8006bae:	667a      	str	r2, [r7, #100]	@ 0x64
 8006bb0:	f04f 0200 	mov.w	r2, #0
 8006bb4:	f04f 0300 	mov.w	r3, #0
 8006bb8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006bbc:	4649      	mov	r1, r9
 8006bbe:	008b      	lsls	r3, r1, #2
 8006bc0:	4641      	mov	r1, r8
 8006bc2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006bc6:	4641      	mov	r1, r8
 8006bc8:	008a      	lsls	r2, r1, #2
 8006bca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006bce:	f7f9 fb5f 	bl	8000290 <__aeabi_uldivmod>
 8006bd2:	4602      	mov	r2, r0
 8006bd4:	460b      	mov	r3, r1
 8006bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8006c0c <UART_SetConfig+0x4e4>)
 8006bd8:	fba3 1302 	umull	r1, r3, r3, r2
 8006bdc:	095b      	lsrs	r3, r3, #5
 8006bde:	2164      	movs	r1, #100	@ 0x64
 8006be0:	fb01 f303 	mul.w	r3, r1, r3
 8006be4:	1ad3      	subs	r3, r2, r3
 8006be6:	011b      	lsls	r3, r3, #4
 8006be8:	3332      	adds	r3, #50	@ 0x32
 8006bea:	4a08      	ldr	r2, [pc, #32]	@ (8006c0c <UART_SetConfig+0x4e4>)
 8006bec:	fba2 2303 	umull	r2, r3, r2, r3
 8006bf0:	095b      	lsrs	r3, r3, #5
 8006bf2:	f003 020f 	and.w	r2, r3, #15
 8006bf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4422      	add	r2, r4
 8006bfe:	609a      	str	r2, [r3, #8]
}
 8006c00:	bf00      	nop
 8006c02:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006c06:	46bd      	mov	sp, r7
 8006c08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c0c:	51eb851f 	.word	0x51eb851f

08006c10 <std>:
 8006c10:	2300      	movs	r3, #0
 8006c12:	b510      	push	{r4, lr}
 8006c14:	4604      	mov	r4, r0
 8006c16:	e9c0 3300 	strd	r3, r3, [r0]
 8006c1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c1e:	6083      	str	r3, [r0, #8]
 8006c20:	8181      	strh	r1, [r0, #12]
 8006c22:	6643      	str	r3, [r0, #100]	@ 0x64
 8006c24:	81c2      	strh	r2, [r0, #14]
 8006c26:	6183      	str	r3, [r0, #24]
 8006c28:	4619      	mov	r1, r3
 8006c2a:	2208      	movs	r2, #8
 8006c2c:	305c      	adds	r0, #92	@ 0x5c
 8006c2e:	f000 fa37 	bl	80070a0 <memset>
 8006c32:	4b0d      	ldr	r3, [pc, #52]	@ (8006c68 <std+0x58>)
 8006c34:	6263      	str	r3, [r4, #36]	@ 0x24
 8006c36:	4b0d      	ldr	r3, [pc, #52]	@ (8006c6c <std+0x5c>)
 8006c38:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8006c70 <std+0x60>)
 8006c3c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8006c74 <std+0x64>)
 8006c40:	6323      	str	r3, [r4, #48]	@ 0x30
 8006c42:	4b0d      	ldr	r3, [pc, #52]	@ (8006c78 <std+0x68>)
 8006c44:	6224      	str	r4, [r4, #32]
 8006c46:	429c      	cmp	r4, r3
 8006c48:	d006      	beq.n	8006c58 <std+0x48>
 8006c4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006c4e:	4294      	cmp	r4, r2
 8006c50:	d002      	beq.n	8006c58 <std+0x48>
 8006c52:	33d0      	adds	r3, #208	@ 0xd0
 8006c54:	429c      	cmp	r4, r3
 8006c56:	d105      	bne.n	8006c64 <std+0x54>
 8006c58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006c5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c60:	f000 ba96 	b.w	8007190 <__retarget_lock_init_recursive>
 8006c64:	bd10      	pop	{r4, pc}
 8006c66:	bf00      	nop
 8006c68:	08006ef1 	.word	0x08006ef1
 8006c6c:	08006f13 	.word	0x08006f13
 8006c70:	08006f4b 	.word	0x08006f4b
 8006c74:	08006f6f 	.word	0x08006f6f
 8006c78:	200011f0 	.word	0x200011f0

08006c7c <stdio_exit_handler>:
 8006c7c:	4a02      	ldr	r2, [pc, #8]	@ (8006c88 <stdio_exit_handler+0xc>)
 8006c7e:	4903      	ldr	r1, [pc, #12]	@ (8006c8c <stdio_exit_handler+0x10>)
 8006c80:	4803      	ldr	r0, [pc, #12]	@ (8006c90 <stdio_exit_handler+0x14>)
 8006c82:	f000 b869 	b.w	8006d58 <_fwalk_sglue>
 8006c86:	bf00      	nop
 8006c88:	20000010 	.word	0x20000010
 8006c8c:	08007cf9 	.word	0x08007cf9
 8006c90:	20000020 	.word	0x20000020

08006c94 <cleanup_stdio>:
 8006c94:	6841      	ldr	r1, [r0, #4]
 8006c96:	4b0c      	ldr	r3, [pc, #48]	@ (8006cc8 <cleanup_stdio+0x34>)
 8006c98:	4299      	cmp	r1, r3
 8006c9a:	b510      	push	{r4, lr}
 8006c9c:	4604      	mov	r4, r0
 8006c9e:	d001      	beq.n	8006ca4 <cleanup_stdio+0x10>
 8006ca0:	f001 f82a 	bl	8007cf8 <_fflush_r>
 8006ca4:	68a1      	ldr	r1, [r4, #8]
 8006ca6:	4b09      	ldr	r3, [pc, #36]	@ (8006ccc <cleanup_stdio+0x38>)
 8006ca8:	4299      	cmp	r1, r3
 8006caa:	d002      	beq.n	8006cb2 <cleanup_stdio+0x1e>
 8006cac:	4620      	mov	r0, r4
 8006cae:	f001 f823 	bl	8007cf8 <_fflush_r>
 8006cb2:	68e1      	ldr	r1, [r4, #12]
 8006cb4:	4b06      	ldr	r3, [pc, #24]	@ (8006cd0 <cleanup_stdio+0x3c>)
 8006cb6:	4299      	cmp	r1, r3
 8006cb8:	d004      	beq.n	8006cc4 <cleanup_stdio+0x30>
 8006cba:	4620      	mov	r0, r4
 8006cbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cc0:	f001 b81a 	b.w	8007cf8 <_fflush_r>
 8006cc4:	bd10      	pop	{r4, pc}
 8006cc6:	bf00      	nop
 8006cc8:	200011f0 	.word	0x200011f0
 8006ccc:	20001258 	.word	0x20001258
 8006cd0:	200012c0 	.word	0x200012c0

08006cd4 <global_stdio_init.part.0>:
 8006cd4:	b510      	push	{r4, lr}
 8006cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8006d04 <global_stdio_init.part.0+0x30>)
 8006cd8:	4c0b      	ldr	r4, [pc, #44]	@ (8006d08 <global_stdio_init.part.0+0x34>)
 8006cda:	4a0c      	ldr	r2, [pc, #48]	@ (8006d0c <global_stdio_init.part.0+0x38>)
 8006cdc:	601a      	str	r2, [r3, #0]
 8006cde:	4620      	mov	r0, r4
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	2104      	movs	r1, #4
 8006ce4:	f7ff ff94 	bl	8006c10 <std>
 8006ce8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006cec:	2201      	movs	r2, #1
 8006cee:	2109      	movs	r1, #9
 8006cf0:	f7ff ff8e 	bl	8006c10 <std>
 8006cf4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006cf8:	2202      	movs	r2, #2
 8006cfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cfe:	2112      	movs	r1, #18
 8006d00:	f7ff bf86 	b.w	8006c10 <std>
 8006d04:	20001328 	.word	0x20001328
 8006d08:	200011f0 	.word	0x200011f0
 8006d0c:	08006c7d 	.word	0x08006c7d

08006d10 <__sfp_lock_acquire>:
 8006d10:	4801      	ldr	r0, [pc, #4]	@ (8006d18 <__sfp_lock_acquire+0x8>)
 8006d12:	f000 ba3e 	b.w	8007192 <__retarget_lock_acquire_recursive>
 8006d16:	bf00      	nop
 8006d18:	20001331 	.word	0x20001331

08006d1c <__sfp_lock_release>:
 8006d1c:	4801      	ldr	r0, [pc, #4]	@ (8006d24 <__sfp_lock_release+0x8>)
 8006d1e:	f000 ba39 	b.w	8007194 <__retarget_lock_release_recursive>
 8006d22:	bf00      	nop
 8006d24:	20001331 	.word	0x20001331

08006d28 <__sinit>:
 8006d28:	b510      	push	{r4, lr}
 8006d2a:	4604      	mov	r4, r0
 8006d2c:	f7ff fff0 	bl	8006d10 <__sfp_lock_acquire>
 8006d30:	6a23      	ldr	r3, [r4, #32]
 8006d32:	b11b      	cbz	r3, 8006d3c <__sinit+0x14>
 8006d34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d38:	f7ff bff0 	b.w	8006d1c <__sfp_lock_release>
 8006d3c:	4b04      	ldr	r3, [pc, #16]	@ (8006d50 <__sinit+0x28>)
 8006d3e:	6223      	str	r3, [r4, #32]
 8006d40:	4b04      	ldr	r3, [pc, #16]	@ (8006d54 <__sinit+0x2c>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d1f5      	bne.n	8006d34 <__sinit+0xc>
 8006d48:	f7ff ffc4 	bl	8006cd4 <global_stdio_init.part.0>
 8006d4c:	e7f2      	b.n	8006d34 <__sinit+0xc>
 8006d4e:	bf00      	nop
 8006d50:	08006c95 	.word	0x08006c95
 8006d54:	20001328 	.word	0x20001328

08006d58 <_fwalk_sglue>:
 8006d58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d5c:	4607      	mov	r7, r0
 8006d5e:	4688      	mov	r8, r1
 8006d60:	4614      	mov	r4, r2
 8006d62:	2600      	movs	r6, #0
 8006d64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d68:	f1b9 0901 	subs.w	r9, r9, #1
 8006d6c:	d505      	bpl.n	8006d7a <_fwalk_sglue+0x22>
 8006d6e:	6824      	ldr	r4, [r4, #0]
 8006d70:	2c00      	cmp	r4, #0
 8006d72:	d1f7      	bne.n	8006d64 <_fwalk_sglue+0xc>
 8006d74:	4630      	mov	r0, r6
 8006d76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d7a:	89ab      	ldrh	r3, [r5, #12]
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	d907      	bls.n	8006d90 <_fwalk_sglue+0x38>
 8006d80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d84:	3301      	adds	r3, #1
 8006d86:	d003      	beq.n	8006d90 <_fwalk_sglue+0x38>
 8006d88:	4629      	mov	r1, r5
 8006d8a:	4638      	mov	r0, r7
 8006d8c:	47c0      	blx	r8
 8006d8e:	4306      	orrs	r6, r0
 8006d90:	3568      	adds	r5, #104	@ 0x68
 8006d92:	e7e9      	b.n	8006d68 <_fwalk_sglue+0x10>

08006d94 <iprintf>:
 8006d94:	b40f      	push	{r0, r1, r2, r3}
 8006d96:	b507      	push	{r0, r1, r2, lr}
 8006d98:	4906      	ldr	r1, [pc, #24]	@ (8006db4 <iprintf+0x20>)
 8006d9a:	ab04      	add	r3, sp, #16
 8006d9c:	6808      	ldr	r0, [r1, #0]
 8006d9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006da2:	6881      	ldr	r1, [r0, #8]
 8006da4:	9301      	str	r3, [sp, #4]
 8006da6:	f000 fc7f 	bl	80076a8 <_vfiprintf_r>
 8006daa:	b003      	add	sp, #12
 8006dac:	f85d eb04 	ldr.w	lr, [sp], #4
 8006db0:	b004      	add	sp, #16
 8006db2:	4770      	bx	lr
 8006db4:	2000001c 	.word	0x2000001c

08006db8 <putchar>:
 8006db8:	4b02      	ldr	r3, [pc, #8]	@ (8006dc4 <putchar+0xc>)
 8006dba:	4601      	mov	r1, r0
 8006dbc:	6818      	ldr	r0, [r3, #0]
 8006dbe:	6882      	ldr	r2, [r0, #8]
 8006dc0:	f001 b824 	b.w	8007e0c <_putc_r>
 8006dc4:	2000001c 	.word	0x2000001c

08006dc8 <_puts_r>:
 8006dc8:	6a03      	ldr	r3, [r0, #32]
 8006dca:	b570      	push	{r4, r5, r6, lr}
 8006dcc:	6884      	ldr	r4, [r0, #8]
 8006dce:	4605      	mov	r5, r0
 8006dd0:	460e      	mov	r6, r1
 8006dd2:	b90b      	cbnz	r3, 8006dd8 <_puts_r+0x10>
 8006dd4:	f7ff ffa8 	bl	8006d28 <__sinit>
 8006dd8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006dda:	07db      	lsls	r3, r3, #31
 8006ddc:	d405      	bmi.n	8006dea <_puts_r+0x22>
 8006dde:	89a3      	ldrh	r3, [r4, #12]
 8006de0:	0598      	lsls	r0, r3, #22
 8006de2:	d402      	bmi.n	8006dea <_puts_r+0x22>
 8006de4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006de6:	f000 f9d4 	bl	8007192 <__retarget_lock_acquire_recursive>
 8006dea:	89a3      	ldrh	r3, [r4, #12]
 8006dec:	0719      	lsls	r1, r3, #28
 8006dee:	d502      	bpl.n	8006df6 <_puts_r+0x2e>
 8006df0:	6923      	ldr	r3, [r4, #16]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d135      	bne.n	8006e62 <_puts_r+0x9a>
 8006df6:	4621      	mov	r1, r4
 8006df8:	4628      	mov	r0, r5
 8006dfa:	f000 f8fb 	bl	8006ff4 <__swsetup_r>
 8006dfe:	b380      	cbz	r0, 8006e62 <_puts_r+0x9a>
 8006e00:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8006e04:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e06:	07da      	lsls	r2, r3, #31
 8006e08:	d405      	bmi.n	8006e16 <_puts_r+0x4e>
 8006e0a:	89a3      	ldrh	r3, [r4, #12]
 8006e0c:	059b      	lsls	r3, r3, #22
 8006e0e:	d402      	bmi.n	8006e16 <_puts_r+0x4e>
 8006e10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e12:	f000 f9bf 	bl	8007194 <__retarget_lock_release_recursive>
 8006e16:	4628      	mov	r0, r5
 8006e18:	bd70      	pop	{r4, r5, r6, pc}
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	da04      	bge.n	8006e28 <_puts_r+0x60>
 8006e1e:	69a2      	ldr	r2, [r4, #24]
 8006e20:	429a      	cmp	r2, r3
 8006e22:	dc17      	bgt.n	8006e54 <_puts_r+0x8c>
 8006e24:	290a      	cmp	r1, #10
 8006e26:	d015      	beq.n	8006e54 <_puts_r+0x8c>
 8006e28:	6823      	ldr	r3, [r4, #0]
 8006e2a:	1c5a      	adds	r2, r3, #1
 8006e2c:	6022      	str	r2, [r4, #0]
 8006e2e:	7019      	strb	r1, [r3, #0]
 8006e30:	68a3      	ldr	r3, [r4, #8]
 8006e32:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006e36:	3b01      	subs	r3, #1
 8006e38:	60a3      	str	r3, [r4, #8]
 8006e3a:	2900      	cmp	r1, #0
 8006e3c:	d1ed      	bne.n	8006e1a <_puts_r+0x52>
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	da11      	bge.n	8006e66 <_puts_r+0x9e>
 8006e42:	4622      	mov	r2, r4
 8006e44:	210a      	movs	r1, #10
 8006e46:	4628      	mov	r0, r5
 8006e48:	f000 f895 	bl	8006f76 <__swbuf_r>
 8006e4c:	3001      	adds	r0, #1
 8006e4e:	d0d7      	beq.n	8006e00 <_puts_r+0x38>
 8006e50:	250a      	movs	r5, #10
 8006e52:	e7d7      	b.n	8006e04 <_puts_r+0x3c>
 8006e54:	4622      	mov	r2, r4
 8006e56:	4628      	mov	r0, r5
 8006e58:	f000 f88d 	bl	8006f76 <__swbuf_r>
 8006e5c:	3001      	adds	r0, #1
 8006e5e:	d1e7      	bne.n	8006e30 <_puts_r+0x68>
 8006e60:	e7ce      	b.n	8006e00 <_puts_r+0x38>
 8006e62:	3e01      	subs	r6, #1
 8006e64:	e7e4      	b.n	8006e30 <_puts_r+0x68>
 8006e66:	6823      	ldr	r3, [r4, #0]
 8006e68:	1c5a      	adds	r2, r3, #1
 8006e6a:	6022      	str	r2, [r4, #0]
 8006e6c:	220a      	movs	r2, #10
 8006e6e:	701a      	strb	r2, [r3, #0]
 8006e70:	e7ee      	b.n	8006e50 <_puts_r+0x88>
	...

08006e74 <puts>:
 8006e74:	4b02      	ldr	r3, [pc, #8]	@ (8006e80 <puts+0xc>)
 8006e76:	4601      	mov	r1, r0
 8006e78:	6818      	ldr	r0, [r3, #0]
 8006e7a:	f7ff bfa5 	b.w	8006dc8 <_puts_r>
 8006e7e:	bf00      	nop
 8006e80:	2000001c 	.word	0x2000001c

08006e84 <sniprintf>:
 8006e84:	b40c      	push	{r2, r3}
 8006e86:	b530      	push	{r4, r5, lr}
 8006e88:	4b18      	ldr	r3, [pc, #96]	@ (8006eec <sniprintf+0x68>)
 8006e8a:	1e0c      	subs	r4, r1, #0
 8006e8c:	681d      	ldr	r5, [r3, #0]
 8006e8e:	b09d      	sub	sp, #116	@ 0x74
 8006e90:	da08      	bge.n	8006ea4 <sniprintf+0x20>
 8006e92:	238b      	movs	r3, #139	@ 0x8b
 8006e94:	602b      	str	r3, [r5, #0]
 8006e96:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e9a:	b01d      	add	sp, #116	@ 0x74
 8006e9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006ea0:	b002      	add	sp, #8
 8006ea2:	4770      	bx	lr
 8006ea4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006ea8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006eac:	f04f 0300 	mov.w	r3, #0
 8006eb0:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006eb2:	bf14      	ite	ne
 8006eb4:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8006eb8:	4623      	moveq	r3, r4
 8006eba:	9304      	str	r3, [sp, #16]
 8006ebc:	9307      	str	r3, [sp, #28]
 8006ebe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006ec2:	9002      	str	r0, [sp, #8]
 8006ec4:	9006      	str	r0, [sp, #24]
 8006ec6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006eca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006ecc:	ab21      	add	r3, sp, #132	@ 0x84
 8006ece:	a902      	add	r1, sp, #8
 8006ed0:	4628      	mov	r0, r5
 8006ed2:	9301      	str	r3, [sp, #4]
 8006ed4:	f000 fac2 	bl	800745c <_svfiprintf_r>
 8006ed8:	1c43      	adds	r3, r0, #1
 8006eda:	bfbc      	itt	lt
 8006edc:	238b      	movlt	r3, #139	@ 0x8b
 8006ede:	602b      	strlt	r3, [r5, #0]
 8006ee0:	2c00      	cmp	r4, #0
 8006ee2:	d0da      	beq.n	8006e9a <sniprintf+0x16>
 8006ee4:	9b02      	ldr	r3, [sp, #8]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	701a      	strb	r2, [r3, #0]
 8006eea:	e7d6      	b.n	8006e9a <sniprintf+0x16>
 8006eec:	2000001c 	.word	0x2000001c

08006ef0 <__sread>:
 8006ef0:	b510      	push	{r4, lr}
 8006ef2:	460c      	mov	r4, r1
 8006ef4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ef8:	f000 f8fc 	bl	80070f4 <_read_r>
 8006efc:	2800      	cmp	r0, #0
 8006efe:	bfab      	itete	ge
 8006f00:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006f02:	89a3      	ldrhlt	r3, [r4, #12]
 8006f04:	181b      	addge	r3, r3, r0
 8006f06:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006f0a:	bfac      	ite	ge
 8006f0c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006f0e:	81a3      	strhlt	r3, [r4, #12]
 8006f10:	bd10      	pop	{r4, pc}

08006f12 <__swrite>:
 8006f12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f16:	461f      	mov	r7, r3
 8006f18:	898b      	ldrh	r3, [r1, #12]
 8006f1a:	05db      	lsls	r3, r3, #23
 8006f1c:	4605      	mov	r5, r0
 8006f1e:	460c      	mov	r4, r1
 8006f20:	4616      	mov	r6, r2
 8006f22:	d505      	bpl.n	8006f30 <__swrite+0x1e>
 8006f24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f28:	2302      	movs	r3, #2
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f000 f8d0 	bl	80070d0 <_lseek_r>
 8006f30:	89a3      	ldrh	r3, [r4, #12]
 8006f32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f36:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006f3a:	81a3      	strh	r3, [r4, #12]
 8006f3c:	4632      	mov	r2, r6
 8006f3e:	463b      	mov	r3, r7
 8006f40:	4628      	mov	r0, r5
 8006f42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f46:	f000 b8e7 	b.w	8007118 <_write_r>

08006f4a <__sseek>:
 8006f4a:	b510      	push	{r4, lr}
 8006f4c:	460c      	mov	r4, r1
 8006f4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f52:	f000 f8bd 	bl	80070d0 <_lseek_r>
 8006f56:	1c43      	adds	r3, r0, #1
 8006f58:	89a3      	ldrh	r3, [r4, #12]
 8006f5a:	bf15      	itete	ne
 8006f5c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006f5e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006f62:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006f66:	81a3      	strheq	r3, [r4, #12]
 8006f68:	bf18      	it	ne
 8006f6a:	81a3      	strhne	r3, [r4, #12]
 8006f6c:	bd10      	pop	{r4, pc}

08006f6e <__sclose>:
 8006f6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f72:	f000 b89d 	b.w	80070b0 <_close_r>

08006f76 <__swbuf_r>:
 8006f76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f78:	460e      	mov	r6, r1
 8006f7a:	4614      	mov	r4, r2
 8006f7c:	4605      	mov	r5, r0
 8006f7e:	b118      	cbz	r0, 8006f88 <__swbuf_r+0x12>
 8006f80:	6a03      	ldr	r3, [r0, #32]
 8006f82:	b90b      	cbnz	r3, 8006f88 <__swbuf_r+0x12>
 8006f84:	f7ff fed0 	bl	8006d28 <__sinit>
 8006f88:	69a3      	ldr	r3, [r4, #24]
 8006f8a:	60a3      	str	r3, [r4, #8]
 8006f8c:	89a3      	ldrh	r3, [r4, #12]
 8006f8e:	071a      	lsls	r2, r3, #28
 8006f90:	d501      	bpl.n	8006f96 <__swbuf_r+0x20>
 8006f92:	6923      	ldr	r3, [r4, #16]
 8006f94:	b943      	cbnz	r3, 8006fa8 <__swbuf_r+0x32>
 8006f96:	4621      	mov	r1, r4
 8006f98:	4628      	mov	r0, r5
 8006f9a:	f000 f82b 	bl	8006ff4 <__swsetup_r>
 8006f9e:	b118      	cbz	r0, 8006fa8 <__swbuf_r+0x32>
 8006fa0:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006fa4:	4638      	mov	r0, r7
 8006fa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006fa8:	6823      	ldr	r3, [r4, #0]
 8006faa:	6922      	ldr	r2, [r4, #16]
 8006fac:	1a98      	subs	r0, r3, r2
 8006fae:	6963      	ldr	r3, [r4, #20]
 8006fb0:	b2f6      	uxtb	r6, r6
 8006fb2:	4283      	cmp	r3, r0
 8006fb4:	4637      	mov	r7, r6
 8006fb6:	dc05      	bgt.n	8006fc4 <__swbuf_r+0x4e>
 8006fb8:	4621      	mov	r1, r4
 8006fba:	4628      	mov	r0, r5
 8006fbc:	f000 fe9c 	bl	8007cf8 <_fflush_r>
 8006fc0:	2800      	cmp	r0, #0
 8006fc2:	d1ed      	bne.n	8006fa0 <__swbuf_r+0x2a>
 8006fc4:	68a3      	ldr	r3, [r4, #8]
 8006fc6:	3b01      	subs	r3, #1
 8006fc8:	60a3      	str	r3, [r4, #8]
 8006fca:	6823      	ldr	r3, [r4, #0]
 8006fcc:	1c5a      	adds	r2, r3, #1
 8006fce:	6022      	str	r2, [r4, #0]
 8006fd0:	701e      	strb	r6, [r3, #0]
 8006fd2:	6962      	ldr	r2, [r4, #20]
 8006fd4:	1c43      	adds	r3, r0, #1
 8006fd6:	429a      	cmp	r2, r3
 8006fd8:	d004      	beq.n	8006fe4 <__swbuf_r+0x6e>
 8006fda:	89a3      	ldrh	r3, [r4, #12]
 8006fdc:	07db      	lsls	r3, r3, #31
 8006fde:	d5e1      	bpl.n	8006fa4 <__swbuf_r+0x2e>
 8006fe0:	2e0a      	cmp	r6, #10
 8006fe2:	d1df      	bne.n	8006fa4 <__swbuf_r+0x2e>
 8006fe4:	4621      	mov	r1, r4
 8006fe6:	4628      	mov	r0, r5
 8006fe8:	f000 fe86 	bl	8007cf8 <_fflush_r>
 8006fec:	2800      	cmp	r0, #0
 8006fee:	d0d9      	beq.n	8006fa4 <__swbuf_r+0x2e>
 8006ff0:	e7d6      	b.n	8006fa0 <__swbuf_r+0x2a>
	...

08006ff4 <__swsetup_r>:
 8006ff4:	b538      	push	{r3, r4, r5, lr}
 8006ff6:	4b29      	ldr	r3, [pc, #164]	@ (800709c <__swsetup_r+0xa8>)
 8006ff8:	4605      	mov	r5, r0
 8006ffa:	6818      	ldr	r0, [r3, #0]
 8006ffc:	460c      	mov	r4, r1
 8006ffe:	b118      	cbz	r0, 8007008 <__swsetup_r+0x14>
 8007000:	6a03      	ldr	r3, [r0, #32]
 8007002:	b90b      	cbnz	r3, 8007008 <__swsetup_r+0x14>
 8007004:	f7ff fe90 	bl	8006d28 <__sinit>
 8007008:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800700c:	0719      	lsls	r1, r3, #28
 800700e:	d422      	bmi.n	8007056 <__swsetup_r+0x62>
 8007010:	06da      	lsls	r2, r3, #27
 8007012:	d407      	bmi.n	8007024 <__swsetup_r+0x30>
 8007014:	2209      	movs	r2, #9
 8007016:	602a      	str	r2, [r5, #0]
 8007018:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800701c:	81a3      	strh	r3, [r4, #12]
 800701e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007022:	e033      	b.n	800708c <__swsetup_r+0x98>
 8007024:	0758      	lsls	r0, r3, #29
 8007026:	d512      	bpl.n	800704e <__swsetup_r+0x5a>
 8007028:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800702a:	b141      	cbz	r1, 800703e <__swsetup_r+0x4a>
 800702c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007030:	4299      	cmp	r1, r3
 8007032:	d002      	beq.n	800703a <__swsetup_r+0x46>
 8007034:	4628      	mov	r0, r5
 8007036:	f000 f8bd 	bl	80071b4 <_free_r>
 800703a:	2300      	movs	r3, #0
 800703c:	6363      	str	r3, [r4, #52]	@ 0x34
 800703e:	89a3      	ldrh	r3, [r4, #12]
 8007040:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007044:	81a3      	strh	r3, [r4, #12]
 8007046:	2300      	movs	r3, #0
 8007048:	6063      	str	r3, [r4, #4]
 800704a:	6923      	ldr	r3, [r4, #16]
 800704c:	6023      	str	r3, [r4, #0]
 800704e:	89a3      	ldrh	r3, [r4, #12]
 8007050:	f043 0308 	orr.w	r3, r3, #8
 8007054:	81a3      	strh	r3, [r4, #12]
 8007056:	6923      	ldr	r3, [r4, #16]
 8007058:	b94b      	cbnz	r3, 800706e <__swsetup_r+0x7a>
 800705a:	89a3      	ldrh	r3, [r4, #12]
 800705c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007060:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007064:	d003      	beq.n	800706e <__swsetup_r+0x7a>
 8007066:	4621      	mov	r1, r4
 8007068:	4628      	mov	r0, r5
 800706a:	f000 fe93 	bl	8007d94 <__smakebuf_r>
 800706e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007072:	f013 0201 	ands.w	r2, r3, #1
 8007076:	d00a      	beq.n	800708e <__swsetup_r+0x9a>
 8007078:	2200      	movs	r2, #0
 800707a:	60a2      	str	r2, [r4, #8]
 800707c:	6962      	ldr	r2, [r4, #20]
 800707e:	4252      	negs	r2, r2
 8007080:	61a2      	str	r2, [r4, #24]
 8007082:	6922      	ldr	r2, [r4, #16]
 8007084:	b942      	cbnz	r2, 8007098 <__swsetup_r+0xa4>
 8007086:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800708a:	d1c5      	bne.n	8007018 <__swsetup_r+0x24>
 800708c:	bd38      	pop	{r3, r4, r5, pc}
 800708e:	0799      	lsls	r1, r3, #30
 8007090:	bf58      	it	pl
 8007092:	6962      	ldrpl	r2, [r4, #20]
 8007094:	60a2      	str	r2, [r4, #8]
 8007096:	e7f4      	b.n	8007082 <__swsetup_r+0x8e>
 8007098:	2000      	movs	r0, #0
 800709a:	e7f7      	b.n	800708c <__swsetup_r+0x98>
 800709c:	2000001c 	.word	0x2000001c

080070a0 <memset>:
 80070a0:	4402      	add	r2, r0
 80070a2:	4603      	mov	r3, r0
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d100      	bne.n	80070aa <memset+0xa>
 80070a8:	4770      	bx	lr
 80070aa:	f803 1b01 	strb.w	r1, [r3], #1
 80070ae:	e7f9      	b.n	80070a4 <memset+0x4>

080070b0 <_close_r>:
 80070b0:	b538      	push	{r3, r4, r5, lr}
 80070b2:	4d06      	ldr	r5, [pc, #24]	@ (80070cc <_close_r+0x1c>)
 80070b4:	2300      	movs	r3, #0
 80070b6:	4604      	mov	r4, r0
 80070b8:	4608      	mov	r0, r1
 80070ba:	602b      	str	r3, [r5, #0]
 80070bc:	f7fa fe44 	bl	8001d48 <_close>
 80070c0:	1c43      	adds	r3, r0, #1
 80070c2:	d102      	bne.n	80070ca <_close_r+0x1a>
 80070c4:	682b      	ldr	r3, [r5, #0]
 80070c6:	b103      	cbz	r3, 80070ca <_close_r+0x1a>
 80070c8:	6023      	str	r3, [r4, #0]
 80070ca:	bd38      	pop	{r3, r4, r5, pc}
 80070cc:	2000132c 	.word	0x2000132c

080070d0 <_lseek_r>:
 80070d0:	b538      	push	{r3, r4, r5, lr}
 80070d2:	4d07      	ldr	r5, [pc, #28]	@ (80070f0 <_lseek_r+0x20>)
 80070d4:	4604      	mov	r4, r0
 80070d6:	4608      	mov	r0, r1
 80070d8:	4611      	mov	r1, r2
 80070da:	2200      	movs	r2, #0
 80070dc:	602a      	str	r2, [r5, #0]
 80070de:	461a      	mov	r2, r3
 80070e0:	f7fa fe59 	bl	8001d96 <_lseek>
 80070e4:	1c43      	adds	r3, r0, #1
 80070e6:	d102      	bne.n	80070ee <_lseek_r+0x1e>
 80070e8:	682b      	ldr	r3, [r5, #0]
 80070ea:	b103      	cbz	r3, 80070ee <_lseek_r+0x1e>
 80070ec:	6023      	str	r3, [r4, #0]
 80070ee:	bd38      	pop	{r3, r4, r5, pc}
 80070f0:	2000132c 	.word	0x2000132c

080070f4 <_read_r>:
 80070f4:	b538      	push	{r3, r4, r5, lr}
 80070f6:	4d07      	ldr	r5, [pc, #28]	@ (8007114 <_read_r+0x20>)
 80070f8:	4604      	mov	r4, r0
 80070fa:	4608      	mov	r0, r1
 80070fc:	4611      	mov	r1, r2
 80070fe:	2200      	movs	r2, #0
 8007100:	602a      	str	r2, [r5, #0]
 8007102:	461a      	mov	r2, r3
 8007104:	f7fa fde7 	bl	8001cd6 <_read>
 8007108:	1c43      	adds	r3, r0, #1
 800710a:	d102      	bne.n	8007112 <_read_r+0x1e>
 800710c:	682b      	ldr	r3, [r5, #0]
 800710e:	b103      	cbz	r3, 8007112 <_read_r+0x1e>
 8007110:	6023      	str	r3, [r4, #0]
 8007112:	bd38      	pop	{r3, r4, r5, pc}
 8007114:	2000132c 	.word	0x2000132c

08007118 <_write_r>:
 8007118:	b538      	push	{r3, r4, r5, lr}
 800711a:	4d07      	ldr	r5, [pc, #28]	@ (8007138 <_write_r+0x20>)
 800711c:	4604      	mov	r4, r0
 800711e:	4608      	mov	r0, r1
 8007120:	4611      	mov	r1, r2
 8007122:	2200      	movs	r2, #0
 8007124:	602a      	str	r2, [r5, #0]
 8007126:	461a      	mov	r2, r3
 8007128:	f7fa fdf2 	bl	8001d10 <_write>
 800712c:	1c43      	adds	r3, r0, #1
 800712e:	d102      	bne.n	8007136 <_write_r+0x1e>
 8007130:	682b      	ldr	r3, [r5, #0]
 8007132:	b103      	cbz	r3, 8007136 <_write_r+0x1e>
 8007134:	6023      	str	r3, [r4, #0]
 8007136:	bd38      	pop	{r3, r4, r5, pc}
 8007138:	2000132c 	.word	0x2000132c

0800713c <__errno>:
 800713c:	4b01      	ldr	r3, [pc, #4]	@ (8007144 <__errno+0x8>)
 800713e:	6818      	ldr	r0, [r3, #0]
 8007140:	4770      	bx	lr
 8007142:	bf00      	nop
 8007144:	2000001c 	.word	0x2000001c

08007148 <__libc_init_array>:
 8007148:	b570      	push	{r4, r5, r6, lr}
 800714a:	4d0d      	ldr	r5, [pc, #52]	@ (8007180 <__libc_init_array+0x38>)
 800714c:	4c0d      	ldr	r4, [pc, #52]	@ (8007184 <__libc_init_array+0x3c>)
 800714e:	1b64      	subs	r4, r4, r5
 8007150:	10a4      	asrs	r4, r4, #2
 8007152:	2600      	movs	r6, #0
 8007154:	42a6      	cmp	r6, r4
 8007156:	d109      	bne.n	800716c <__libc_init_array+0x24>
 8007158:	4d0b      	ldr	r5, [pc, #44]	@ (8007188 <__libc_init_array+0x40>)
 800715a:	4c0c      	ldr	r4, [pc, #48]	@ (800718c <__libc_init_array+0x44>)
 800715c:	f000 ff0c 	bl	8007f78 <_init>
 8007160:	1b64      	subs	r4, r4, r5
 8007162:	10a4      	asrs	r4, r4, #2
 8007164:	2600      	movs	r6, #0
 8007166:	42a6      	cmp	r6, r4
 8007168:	d105      	bne.n	8007176 <__libc_init_array+0x2e>
 800716a:	bd70      	pop	{r4, r5, r6, pc}
 800716c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007170:	4798      	blx	r3
 8007172:	3601      	adds	r6, #1
 8007174:	e7ee      	b.n	8007154 <__libc_init_array+0xc>
 8007176:	f855 3b04 	ldr.w	r3, [r5], #4
 800717a:	4798      	blx	r3
 800717c:	3601      	adds	r6, #1
 800717e:	e7f2      	b.n	8007166 <__libc_init_array+0x1e>
 8007180:	0801dd90 	.word	0x0801dd90
 8007184:	0801dd90 	.word	0x0801dd90
 8007188:	0801dd90 	.word	0x0801dd90
 800718c:	0801dd94 	.word	0x0801dd94

08007190 <__retarget_lock_init_recursive>:
 8007190:	4770      	bx	lr

08007192 <__retarget_lock_acquire_recursive>:
 8007192:	4770      	bx	lr

08007194 <__retarget_lock_release_recursive>:
 8007194:	4770      	bx	lr

08007196 <memcpy>:
 8007196:	440a      	add	r2, r1
 8007198:	4291      	cmp	r1, r2
 800719a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800719e:	d100      	bne.n	80071a2 <memcpy+0xc>
 80071a0:	4770      	bx	lr
 80071a2:	b510      	push	{r4, lr}
 80071a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071ac:	4291      	cmp	r1, r2
 80071ae:	d1f9      	bne.n	80071a4 <memcpy+0xe>
 80071b0:	bd10      	pop	{r4, pc}
	...

080071b4 <_free_r>:
 80071b4:	b538      	push	{r3, r4, r5, lr}
 80071b6:	4605      	mov	r5, r0
 80071b8:	2900      	cmp	r1, #0
 80071ba:	d041      	beq.n	8007240 <_free_r+0x8c>
 80071bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071c0:	1f0c      	subs	r4, r1, #4
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	bfb8      	it	lt
 80071c6:	18e4      	addlt	r4, r4, r3
 80071c8:	f000 f8e0 	bl	800738c <__malloc_lock>
 80071cc:	4a1d      	ldr	r2, [pc, #116]	@ (8007244 <_free_r+0x90>)
 80071ce:	6813      	ldr	r3, [r2, #0]
 80071d0:	b933      	cbnz	r3, 80071e0 <_free_r+0x2c>
 80071d2:	6063      	str	r3, [r4, #4]
 80071d4:	6014      	str	r4, [r2, #0]
 80071d6:	4628      	mov	r0, r5
 80071d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071dc:	f000 b8dc 	b.w	8007398 <__malloc_unlock>
 80071e0:	42a3      	cmp	r3, r4
 80071e2:	d908      	bls.n	80071f6 <_free_r+0x42>
 80071e4:	6820      	ldr	r0, [r4, #0]
 80071e6:	1821      	adds	r1, r4, r0
 80071e8:	428b      	cmp	r3, r1
 80071ea:	bf01      	itttt	eq
 80071ec:	6819      	ldreq	r1, [r3, #0]
 80071ee:	685b      	ldreq	r3, [r3, #4]
 80071f0:	1809      	addeq	r1, r1, r0
 80071f2:	6021      	streq	r1, [r4, #0]
 80071f4:	e7ed      	b.n	80071d2 <_free_r+0x1e>
 80071f6:	461a      	mov	r2, r3
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	b10b      	cbz	r3, 8007200 <_free_r+0x4c>
 80071fc:	42a3      	cmp	r3, r4
 80071fe:	d9fa      	bls.n	80071f6 <_free_r+0x42>
 8007200:	6811      	ldr	r1, [r2, #0]
 8007202:	1850      	adds	r0, r2, r1
 8007204:	42a0      	cmp	r0, r4
 8007206:	d10b      	bne.n	8007220 <_free_r+0x6c>
 8007208:	6820      	ldr	r0, [r4, #0]
 800720a:	4401      	add	r1, r0
 800720c:	1850      	adds	r0, r2, r1
 800720e:	4283      	cmp	r3, r0
 8007210:	6011      	str	r1, [r2, #0]
 8007212:	d1e0      	bne.n	80071d6 <_free_r+0x22>
 8007214:	6818      	ldr	r0, [r3, #0]
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	6053      	str	r3, [r2, #4]
 800721a:	4408      	add	r0, r1
 800721c:	6010      	str	r0, [r2, #0]
 800721e:	e7da      	b.n	80071d6 <_free_r+0x22>
 8007220:	d902      	bls.n	8007228 <_free_r+0x74>
 8007222:	230c      	movs	r3, #12
 8007224:	602b      	str	r3, [r5, #0]
 8007226:	e7d6      	b.n	80071d6 <_free_r+0x22>
 8007228:	6820      	ldr	r0, [r4, #0]
 800722a:	1821      	adds	r1, r4, r0
 800722c:	428b      	cmp	r3, r1
 800722e:	bf04      	itt	eq
 8007230:	6819      	ldreq	r1, [r3, #0]
 8007232:	685b      	ldreq	r3, [r3, #4]
 8007234:	6063      	str	r3, [r4, #4]
 8007236:	bf04      	itt	eq
 8007238:	1809      	addeq	r1, r1, r0
 800723a:	6021      	streq	r1, [r4, #0]
 800723c:	6054      	str	r4, [r2, #4]
 800723e:	e7ca      	b.n	80071d6 <_free_r+0x22>
 8007240:	bd38      	pop	{r3, r4, r5, pc}
 8007242:	bf00      	nop
 8007244:	20001338 	.word	0x20001338

08007248 <sbrk_aligned>:
 8007248:	b570      	push	{r4, r5, r6, lr}
 800724a:	4e0f      	ldr	r6, [pc, #60]	@ (8007288 <sbrk_aligned+0x40>)
 800724c:	460c      	mov	r4, r1
 800724e:	6831      	ldr	r1, [r6, #0]
 8007250:	4605      	mov	r5, r0
 8007252:	b911      	cbnz	r1, 800725a <sbrk_aligned+0x12>
 8007254:	f000 fe4a 	bl	8007eec <_sbrk_r>
 8007258:	6030      	str	r0, [r6, #0]
 800725a:	4621      	mov	r1, r4
 800725c:	4628      	mov	r0, r5
 800725e:	f000 fe45 	bl	8007eec <_sbrk_r>
 8007262:	1c43      	adds	r3, r0, #1
 8007264:	d103      	bne.n	800726e <sbrk_aligned+0x26>
 8007266:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800726a:	4620      	mov	r0, r4
 800726c:	bd70      	pop	{r4, r5, r6, pc}
 800726e:	1cc4      	adds	r4, r0, #3
 8007270:	f024 0403 	bic.w	r4, r4, #3
 8007274:	42a0      	cmp	r0, r4
 8007276:	d0f8      	beq.n	800726a <sbrk_aligned+0x22>
 8007278:	1a21      	subs	r1, r4, r0
 800727a:	4628      	mov	r0, r5
 800727c:	f000 fe36 	bl	8007eec <_sbrk_r>
 8007280:	3001      	adds	r0, #1
 8007282:	d1f2      	bne.n	800726a <sbrk_aligned+0x22>
 8007284:	e7ef      	b.n	8007266 <sbrk_aligned+0x1e>
 8007286:	bf00      	nop
 8007288:	20001334 	.word	0x20001334

0800728c <_malloc_r>:
 800728c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007290:	1ccd      	adds	r5, r1, #3
 8007292:	f025 0503 	bic.w	r5, r5, #3
 8007296:	3508      	adds	r5, #8
 8007298:	2d0c      	cmp	r5, #12
 800729a:	bf38      	it	cc
 800729c:	250c      	movcc	r5, #12
 800729e:	2d00      	cmp	r5, #0
 80072a0:	4606      	mov	r6, r0
 80072a2:	db01      	blt.n	80072a8 <_malloc_r+0x1c>
 80072a4:	42a9      	cmp	r1, r5
 80072a6:	d904      	bls.n	80072b2 <_malloc_r+0x26>
 80072a8:	230c      	movs	r3, #12
 80072aa:	6033      	str	r3, [r6, #0]
 80072ac:	2000      	movs	r0, #0
 80072ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007388 <_malloc_r+0xfc>
 80072b6:	f000 f869 	bl	800738c <__malloc_lock>
 80072ba:	f8d8 3000 	ldr.w	r3, [r8]
 80072be:	461c      	mov	r4, r3
 80072c0:	bb44      	cbnz	r4, 8007314 <_malloc_r+0x88>
 80072c2:	4629      	mov	r1, r5
 80072c4:	4630      	mov	r0, r6
 80072c6:	f7ff ffbf 	bl	8007248 <sbrk_aligned>
 80072ca:	1c43      	adds	r3, r0, #1
 80072cc:	4604      	mov	r4, r0
 80072ce:	d158      	bne.n	8007382 <_malloc_r+0xf6>
 80072d0:	f8d8 4000 	ldr.w	r4, [r8]
 80072d4:	4627      	mov	r7, r4
 80072d6:	2f00      	cmp	r7, #0
 80072d8:	d143      	bne.n	8007362 <_malloc_r+0xd6>
 80072da:	2c00      	cmp	r4, #0
 80072dc:	d04b      	beq.n	8007376 <_malloc_r+0xea>
 80072de:	6823      	ldr	r3, [r4, #0]
 80072e0:	4639      	mov	r1, r7
 80072e2:	4630      	mov	r0, r6
 80072e4:	eb04 0903 	add.w	r9, r4, r3
 80072e8:	f000 fe00 	bl	8007eec <_sbrk_r>
 80072ec:	4581      	cmp	r9, r0
 80072ee:	d142      	bne.n	8007376 <_malloc_r+0xea>
 80072f0:	6821      	ldr	r1, [r4, #0]
 80072f2:	1a6d      	subs	r5, r5, r1
 80072f4:	4629      	mov	r1, r5
 80072f6:	4630      	mov	r0, r6
 80072f8:	f7ff ffa6 	bl	8007248 <sbrk_aligned>
 80072fc:	3001      	adds	r0, #1
 80072fe:	d03a      	beq.n	8007376 <_malloc_r+0xea>
 8007300:	6823      	ldr	r3, [r4, #0]
 8007302:	442b      	add	r3, r5
 8007304:	6023      	str	r3, [r4, #0]
 8007306:	f8d8 3000 	ldr.w	r3, [r8]
 800730a:	685a      	ldr	r2, [r3, #4]
 800730c:	bb62      	cbnz	r2, 8007368 <_malloc_r+0xdc>
 800730e:	f8c8 7000 	str.w	r7, [r8]
 8007312:	e00f      	b.n	8007334 <_malloc_r+0xa8>
 8007314:	6822      	ldr	r2, [r4, #0]
 8007316:	1b52      	subs	r2, r2, r5
 8007318:	d420      	bmi.n	800735c <_malloc_r+0xd0>
 800731a:	2a0b      	cmp	r2, #11
 800731c:	d917      	bls.n	800734e <_malloc_r+0xc2>
 800731e:	1961      	adds	r1, r4, r5
 8007320:	42a3      	cmp	r3, r4
 8007322:	6025      	str	r5, [r4, #0]
 8007324:	bf18      	it	ne
 8007326:	6059      	strne	r1, [r3, #4]
 8007328:	6863      	ldr	r3, [r4, #4]
 800732a:	bf08      	it	eq
 800732c:	f8c8 1000 	streq.w	r1, [r8]
 8007330:	5162      	str	r2, [r4, r5]
 8007332:	604b      	str	r3, [r1, #4]
 8007334:	4630      	mov	r0, r6
 8007336:	f000 f82f 	bl	8007398 <__malloc_unlock>
 800733a:	f104 000b 	add.w	r0, r4, #11
 800733e:	1d23      	adds	r3, r4, #4
 8007340:	f020 0007 	bic.w	r0, r0, #7
 8007344:	1ac2      	subs	r2, r0, r3
 8007346:	bf1c      	itt	ne
 8007348:	1a1b      	subne	r3, r3, r0
 800734a:	50a3      	strne	r3, [r4, r2]
 800734c:	e7af      	b.n	80072ae <_malloc_r+0x22>
 800734e:	6862      	ldr	r2, [r4, #4]
 8007350:	42a3      	cmp	r3, r4
 8007352:	bf0c      	ite	eq
 8007354:	f8c8 2000 	streq.w	r2, [r8]
 8007358:	605a      	strne	r2, [r3, #4]
 800735a:	e7eb      	b.n	8007334 <_malloc_r+0xa8>
 800735c:	4623      	mov	r3, r4
 800735e:	6864      	ldr	r4, [r4, #4]
 8007360:	e7ae      	b.n	80072c0 <_malloc_r+0x34>
 8007362:	463c      	mov	r4, r7
 8007364:	687f      	ldr	r7, [r7, #4]
 8007366:	e7b6      	b.n	80072d6 <_malloc_r+0x4a>
 8007368:	461a      	mov	r2, r3
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	42a3      	cmp	r3, r4
 800736e:	d1fb      	bne.n	8007368 <_malloc_r+0xdc>
 8007370:	2300      	movs	r3, #0
 8007372:	6053      	str	r3, [r2, #4]
 8007374:	e7de      	b.n	8007334 <_malloc_r+0xa8>
 8007376:	230c      	movs	r3, #12
 8007378:	6033      	str	r3, [r6, #0]
 800737a:	4630      	mov	r0, r6
 800737c:	f000 f80c 	bl	8007398 <__malloc_unlock>
 8007380:	e794      	b.n	80072ac <_malloc_r+0x20>
 8007382:	6005      	str	r5, [r0, #0]
 8007384:	e7d6      	b.n	8007334 <_malloc_r+0xa8>
 8007386:	bf00      	nop
 8007388:	20001338 	.word	0x20001338

0800738c <__malloc_lock>:
 800738c:	4801      	ldr	r0, [pc, #4]	@ (8007394 <__malloc_lock+0x8>)
 800738e:	f7ff bf00 	b.w	8007192 <__retarget_lock_acquire_recursive>
 8007392:	bf00      	nop
 8007394:	20001330 	.word	0x20001330

08007398 <__malloc_unlock>:
 8007398:	4801      	ldr	r0, [pc, #4]	@ (80073a0 <__malloc_unlock+0x8>)
 800739a:	f7ff befb 	b.w	8007194 <__retarget_lock_release_recursive>
 800739e:	bf00      	nop
 80073a0:	20001330 	.word	0x20001330

080073a4 <__ssputs_r>:
 80073a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073a8:	688e      	ldr	r6, [r1, #8]
 80073aa:	461f      	mov	r7, r3
 80073ac:	42be      	cmp	r6, r7
 80073ae:	680b      	ldr	r3, [r1, #0]
 80073b0:	4682      	mov	sl, r0
 80073b2:	460c      	mov	r4, r1
 80073b4:	4690      	mov	r8, r2
 80073b6:	d82d      	bhi.n	8007414 <__ssputs_r+0x70>
 80073b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80073bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80073c0:	d026      	beq.n	8007410 <__ssputs_r+0x6c>
 80073c2:	6965      	ldr	r5, [r4, #20]
 80073c4:	6909      	ldr	r1, [r1, #16]
 80073c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80073ca:	eba3 0901 	sub.w	r9, r3, r1
 80073ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80073d2:	1c7b      	adds	r3, r7, #1
 80073d4:	444b      	add	r3, r9
 80073d6:	106d      	asrs	r5, r5, #1
 80073d8:	429d      	cmp	r5, r3
 80073da:	bf38      	it	cc
 80073dc:	461d      	movcc	r5, r3
 80073de:	0553      	lsls	r3, r2, #21
 80073e0:	d527      	bpl.n	8007432 <__ssputs_r+0x8e>
 80073e2:	4629      	mov	r1, r5
 80073e4:	f7ff ff52 	bl	800728c <_malloc_r>
 80073e8:	4606      	mov	r6, r0
 80073ea:	b360      	cbz	r0, 8007446 <__ssputs_r+0xa2>
 80073ec:	6921      	ldr	r1, [r4, #16]
 80073ee:	464a      	mov	r2, r9
 80073f0:	f7ff fed1 	bl	8007196 <memcpy>
 80073f4:	89a3      	ldrh	r3, [r4, #12]
 80073f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80073fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073fe:	81a3      	strh	r3, [r4, #12]
 8007400:	6126      	str	r6, [r4, #16]
 8007402:	6165      	str	r5, [r4, #20]
 8007404:	444e      	add	r6, r9
 8007406:	eba5 0509 	sub.w	r5, r5, r9
 800740a:	6026      	str	r6, [r4, #0]
 800740c:	60a5      	str	r5, [r4, #8]
 800740e:	463e      	mov	r6, r7
 8007410:	42be      	cmp	r6, r7
 8007412:	d900      	bls.n	8007416 <__ssputs_r+0x72>
 8007414:	463e      	mov	r6, r7
 8007416:	6820      	ldr	r0, [r4, #0]
 8007418:	4632      	mov	r2, r6
 800741a:	4641      	mov	r1, r8
 800741c:	f000 fd2a 	bl	8007e74 <memmove>
 8007420:	68a3      	ldr	r3, [r4, #8]
 8007422:	1b9b      	subs	r3, r3, r6
 8007424:	60a3      	str	r3, [r4, #8]
 8007426:	6823      	ldr	r3, [r4, #0]
 8007428:	4433      	add	r3, r6
 800742a:	6023      	str	r3, [r4, #0]
 800742c:	2000      	movs	r0, #0
 800742e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007432:	462a      	mov	r2, r5
 8007434:	f000 fd6a 	bl	8007f0c <_realloc_r>
 8007438:	4606      	mov	r6, r0
 800743a:	2800      	cmp	r0, #0
 800743c:	d1e0      	bne.n	8007400 <__ssputs_r+0x5c>
 800743e:	6921      	ldr	r1, [r4, #16]
 8007440:	4650      	mov	r0, sl
 8007442:	f7ff feb7 	bl	80071b4 <_free_r>
 8007446:	230c      	movs	r3, #12
 8007448:	f8ca 3000 	str.w	r3, [sl]
 800744c:	89a3      	ldrh	r3, [r4, #12]
 800744e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007452:	81a3      	strh	r3, [r4, #12]
 8007454:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007458:	e7e9      	b.n	800742e <__ssputs_r+0x8a>
	...

0800745c <_svfiprintf_r>:
 800745c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007460:	4698      	mov	r8, r3
 8007462:	898b      	ldrh	r3, [r1, #12]
 8007464:	061b      	lsls	r3, r3, #24
 8007466:	b09d      	sub	sp, #116	@ 0x74
 8007468:	4607      	mov	r7, r0
 800746a:	460d      	mov	r5, r1
 800746c:	4614      	mov	r4, r2
 800746e:	d510      	bpl.n	8007492 <_svfiprintf_r+0x36>
 8007470:	690b      	ldr	r3, [r1, #16]
 8007472:	b973      	cbnz	r3, 8007492 <_svfiprintf_r+0x36>
 8007474:	2140      	movs	r1, #64	@ 0x40
 8007476:	f7ff ff09 	bl	800728c <_malloc_r>
 800747a:	6028      	str	r0, [r5, #0]
 800747c:	6128      	str	r0, [r5, #16]
 800747e:	b930      	cbnz	r0, 800748e <_svfiprintf_r+0x32>
 8007480:	230c      	movs	r3, #12
 8007482:	603b      	str	r3, [r7, #0]
 8007484:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007488:	b01d      	add	sp, #116	@ 0x74
 800748a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800748e:	2340      	movs	r3, #64	@ 0x40
 8007490:	616b      	str	r3, [r5, #20]
 8007492:	2300      	movs	r3, #0
 8007494:	9309      	str	r3, [sp, #36]	@ 0x24
 8007496:	2320      	movs	r3, #32
 8007498:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800749c:	f8cd 800c 	str.w	r8, [sp, #12]
 80074a0:	2330      	movs	r3, #48	@ 0x30
 80074a2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007640 <_svfiprintf_r+0x1e4>
 80074a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80074aa:	f04f 0901 	mov.w	r9, #1
 80074ae:	4623      	mov	r3, r4
 80074b0:	469a      	mov	sl, r3
 80074b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80074b6:	b10a      	cbz	r2, 80074bc <_svfiprintf_r+0x60>
 80074b8:	2a25      	cmp	r2, #37	@ 0x25
 80074ba:	d1f9      	bne.n	80074b0 <_svfiprintf_r+0x54>
 80074bc:	ebba 0b04 	subs.w	fp, sl, r4
 80074c0:	d00b      	beq.n	80074da <_svfiprintf_r+0x7e>
 80074c2:	465b      	mov	r3, fp
 80074c4:	4622      	mov	r2, r4
 80074c6:	4629      	mov	r1, r5
 80074c8:	4638      	mov	r0, r7
 80074ca:	f7ff ff6b 	bl	80073a4 <__ssputs_r>
 80074ce:	3001      	adds	r0, #1
 80074d0:	f000 80a7 	beq.w	8007622 <_svfiprintf_r+0x1c6>
 80074d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80074d6:	445a      	add	r2, fp
 80074d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80074da:	f89a 3000 	ldrb.w	r3, [sl]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	f000 809f 	beq.w	8007622 <_svfiprintf_r+0x1c6>
 80074e4:	2300      	movs	r3, #0
 80074e6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80074ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80074ee:	f10a 0a01 	add.w	sl, sl, #1
 80074f2:	9304      	str	r3, [sp, #16]
 80074f4:	9307      	str	r3, [sp, #28]
 80074f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80074fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80074fc:	4654      	mov	r4, sl
 80074fe:	2205      	movs	r2, #5
 8007500:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007504:	484e      	ldr	r0, [pc, #312]	@ (8007640 <_svfiprintf_r+0x1e4>)
 8007506:	f7f8 fe73 	bl	80001f0 <memchr>
 800750a:	9a04      	ldr	r2, [sp, #16]
 800750c:	b9d8      	cbnz	r0, 8007546 <_svfiprintf_r+0xea>
 800750e:	06d0      	lsls	r0, r2, #27
 8007510:	bf44      	itt	mi
 8007512:	2320      	movmi	r3, #32
 8007514:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007518:	0711      	lsls	r1, r2, #28
 800751a:	bf44      	itt	mi
 800751c:	232b      	movmi	r3, #43	@ 0x2b
 800751e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007522:	f89a 3000 	ldrb.w	r3, [sl]
 8007526:	2b2a      	cmp	r3, #42	@ 0x2a
 8007528:	d015      	beq.n	8007556 <_svfiprintf_r+0xfa>
 800752a:	9a07      	ldr	r2, [sp, #28]
 800752c:	4654      	mov	r4, sl
 800752e:	2000      	movs	r0, #0
 8007530:	f04f 0c0a 	mov.w	ip, #10
 8007534:	4621      	mov	r1, r4
 8007536:	f811 3b01 	ldrb.w	r3, [r1], #1
 800753a:	3b30      	subs	r3, #48	@ 0x30
 800753c:	2b09      	cmp	r3, #9
 800753e:	d94b      	bls.n	80075d8 <_svfiprintf_r+0x17c>
 8007540:	b1b0      	cbz	r0, 8007570 <_svfiprintf_r+0x114>
 8007542:	9207      	str	r2, [sp, #28]
 8007544:	e014      	b.n	8007570 <_svfiprintf_r+0x114>
 8007546:	eba0 0308 	sub.w	r3, r0, r8
 800754a:	fa09 f303 	lsl.w	r3, r9, r3
 800754e:	4313      	orrs	r3, r2
 8007550:	9304      	str	r3, [sp, #16]
 8007552:	46a2      	mov	sl, r4
 8007554:	e7d2      	b.n	80074fc <_svfiprintf_r+0xa0>
 8007556:	9b03      	ldr	r3, [sp, #12]
 8007558:	1d19      	adds	r1, r3, #4
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	9103      	str	r1, [sp, #12]
 800755e:	2b00      	cmp	r3, #0
 8007560:	bfbb      	ittet	lt
 8007562:	425b      	neglt	r3, r3
 8007564:	f042 0202 	orrlt.w	r2, r2, #2
 8007568:	9307      	strge	r3, [sp, #28]
 800756a:	9307      	strlt	r3, [sp, #28]
 800756c:	bfb8      	it	lt
 800756e:	9204      	strlt	r2, [sp, #16]
 8007570:	7823      	ldrb	r3, [r4, #0]
 8007572:	2b2e      	cmp	r3, #46	@ 0x2e
 8007574:	d10a      	bne.n	800758c <_svfiprintf_r+0x130>
 8007576:	7863      	ldrb	r3, [r4, #1]
 8007578:	2b2a      	cmp	r3, #42	@ 0x2a
 800757a:	d132      	bne.n	80075e2 <_svfiprintf_r+0x186>
 800757c:	9b03      	ldr	r3, [sp, #12]
 800757e:	1d1a      	adds	r2, r3, #4
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	9203      	str	r2, [sp, #12]
 8007584:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007588:	3402      	adds	r4, #2
 800758a:	9305      	str	r3, [sp, #20]
 800758c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007650 <_svfiprintf_r+0x1f4>
 8007590:	7821      	ldrb	r1, [r4, #0]
 8007592:	2203      	movs	r2, #3
 8007594:	4650      	mov	r0, sl
 8007596:	f7f8 fe2b 	bl	80001f0 <memchr>
 800759a:	b138      	cbz	r0, 80075ac <_svfiprintf_r+0x150>
 800759c:	9b04      	ldr	r3, [sp, #16]
 800759e:	eba0 000a 	sub.w	r0, r0, sl
 80075a2:	2240      	movs	r2, #64	@ 0x40
 80075a4:	4082      	lsls	r2, r0
 80075a6:	4313      	orrs	r3, r2
 80075a8:	3401      	adds	r4, #1
 80075aa:	9304      	str	r3, [sp, #16]
 80075ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075b0:	4824      	ldr	r0, [pc, #144]	@ (8007644 <_svfiprintf_r+0x1e8>)
 80075b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80075b6:	2206      	movs	r2, #6
 80075b8:	f7f8 fe1a 	bl	80001f0 <memchr>
 80075bc:	2800      	cmp	r0, #0
 80075be:	d036      	beq.n	800762e <_svfiprintf_r+0x1d2>
 80075c0:	4b21      	ldr	r3, [pc, #132]	@ (8007648 <_svfiprintf_r+0x1ec>)
 80075c2:	bb1b      	cbnz	r3, 800760c <_svfiprintf_r+0x1b0>
 80075c4:	9b03      	ldr	r3, [sp, #12]
 80075c6:	3307      	adds	r3, #7
 80075c8:	f023 0307 	bic.w	r3, r3, #7
 80075cc:	3308      	adds	r3, #8
 80075ce:	9303      	str	r3, [sp, #12]
 80075d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075d2:	4433      	add	r3, r6
 80075d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80075d6:	e76a      	b.n	80074ae <_svfiprintf_r+0x52>
 80075d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80075dc:	460c      	mov	r4, r1
 80075de:	2001      	movs	r0, #1
 80075e0:	e7a8      	b.n	8007534 <_svfiprintf_r+0xd8>
 80075e2:	2300      	movs	r3, #0
 80075e4:	3401      	adds	r4, #1
 80075e6:	9305      	str	r3, [sp, #20]
 80075e8:	4619      	mov	r1, r3
 80075ea:	f04f 0c0a 	mov.w	ip, #10
 80075ee:	4620      	mov	r0, r4
 80075f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075f4:	3a30      	subs	r2, #48	@ 0x30
 80075f6:	2a09      	cmp	r2, #9
 80075f8:	d903      	bls.n	8007602 <_svfiprintf_r+0x1a6>
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d0c6      	beq.n	800758c <_svfiprintf_r+0x130>
 80075fe:	9105      	str	r1, [sp, #20]
 8007600:	e7c4      	b.n	800758c <_svfiprintf_r+0x130>
 8007602:	fb0c 2101 	mla	r1, ip, r1, r2
 8007606:	4604      	mov	r4, r0
 8007608:	2301      	movs	r3, #1
 800760a:	e7f0      	b.n	80075ee <_svfiprintf_r+0x192>
 800760c:	ab03      	add	r3, sp, #12
 800760e:	9300      	str	r3, [sp, #0]
 8007610:	462a      	mov	r2, r5
 8007612:	4b0e      	ldr	r3, [pc, #56]	@ (800764c <_svfiprintf_r+0x1f0>)
 8007614:	a904      	add	r1, sp, #16
 8007616:	4638      	mov	r0, r7
 8007618:	f3af 8000 	nop.w
 800761c:	1c42      	adds	r2, r0, #1
 800761e:	4606      	mov	r6, r0
 8007620:	d1d6      	bne.n	80075d0 <_svfiprintf_r+0x174>
 8007622:	89ab      	ldrh	r3, [r5, #12]
 8007624:	065b      	lsls	r3, r3, #25
 8007626:	f53f af2d 	bmi.w	8007484 <_svfiprintf_r+0x28>
 800762a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800762c:	e72c      	b.n	8007488 <_svfiprintf_r+0x2c>
 800762e:	ab03      	add	r3, sp, #12
 8007630:	9300      	str	r3, [sp, #0]
 8007632:	462a      	mov	r2, r5
 8007634:	4b05      	ldr	r3, [pc, #20]	@ (800764c <_svfiprintf_r+0x1f0>)
 8007636:	a904      	add	r1, sp, #16
 8007638:	4638      	mov	r0, r7
 800763a:	f000 f9bb 	bl	80079b4 <_printf_i>
 800763e:	e7ed      	b.n	800761c <_svfiprintf_r+0x1c0>
 8007640:	0801dd54 	.word	0x0801dd54
 8007644:	0801dd5e 	.word	0x0801dd5e
 8007648:	00000000 	.word	0x00000000
 800764c:	080073a5 	.word	0x080073a5
 8007650:	0801dd5a 	.word	0x0801dd5a

08007654 <__sfputc_r>:
 8007654:	6893      	ldr	r3, [r2, #8]
 8007656:	3b01      	subs	r3, #1
 8007658:	2b00      	cmp	r3, #0
 800765a:	b410      	push	{r4}
 800765c:	6093      	str	r3, [r2, #8]
 800765e:	da08      	bge.n	8007672 <__sfputc_r+0x1e>
 8007660:	6994      	ldr	r4, [r2, #24]
 8007662:	42a3      	cmp	r3, r4
 8007664:	db01      	blt.n	800766a <__sfputc_r+0x16>
 8007666:	290a      	cmp	r1, #10
 8007668:	d103      	bne.n	8007672 <__sfputc_r+0x1e>
 800766a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800766e:	f7ff bc82 	b.w	8006f76 <__swbuf_r>
 8007672:	6813      	ldr	r3, [r2, #0]
 8007674:	1c58      	adds	r0, r3, #1
 8007676:	6010      	str	r0, [r2, #0]
 8007678:	7019      	strb	r1, [r3, #0]
 800767a:	4608      	mov	r0, r1
 800767c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007680:	4770      	bx	lr

08007682 <__sfputs_r>:
 8007682:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007684:	4606      	mov	r6, r0
 8007686:	460f      	mov	r7, r1
 8007688:	4614      	mov	r4, r2
 800768a:	18d5      	adds	r5, r2, r3
 800768c:	42ac      	cmp	r4, r5
 800768e:	d101      	bne.n	8007694 <__sfputs_r+0x12>
 8007690:	2000      	movs	r0, #0
 8007692:	e007      	b.n	80076a4 <__sfputs_r+0x22>
 8007694:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007698:	463a      	mov	r2, r7
 800769a:	4630      	mov	r0, r6
 800769c:	f7ff ffda 	bl	8007654 <__sfputc_r>
 80076a0:	1c43      	adds	r3, r0, #1
 80076a2:	d1f3      	bne.n	800768c <__sfputs_r+0xa>
 80076a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080076a8 <_vfiprintf_r>:
 80076a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076ac:	460d      	mov	r5, r1
 80076ae:	b09d      	sub	sp, #116	@ 0x74
 80076b0:	4614      	mov	r4, r2
 80076b2:	4698      	mov	r8, r3
 80076b4:	4606      	mov	r6, r0
 80076b6:	b118      	cbz	r0, 80076c0 <_vfiprintf_r+0x18>
 80076b8:	6a03      	ldr	r3, [r0, #32]
 80076ba:	b90b      	cbnz	r3, 80076c0 <_vfiprintf_r+0x18>
 80076bc:	f7ff fb34 	bl	8006d28 <__sinit>
 80076c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80076c2:	07d9      	lsls	r1, r3, #31
 80076c4:	d405      	bmi.n	80076d2 <_vfiprintf_r+0x2a>
 80076c6:	89ab      	ldrh	r3, [r5, #12]
 80076c8:	059a      	lsls	r2, r3, #22
 80076ca:	d402      	bmi.n	80076d2 <_vfiprintf_r+0x2a>
 80076cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80076ce:	f7ff fd60 	bl	8007192 <__retarget_lock_acquire_recursive>
 80076d2:	89ab      	ldrh	r3, [r5, #12]
 80076d4:	071b      	lsls	r3, r3, #28
 80076d6:	d501      	bpl.n	80076dc <_vfiprintf_r+0x34>
 80076d8:	692b      	ldr	r3, [r5, #16]
 80076da:	b99b      	cbnz	r3, 8007704 <_vfiprintf_r+0x5c>
 80076dc:	4629      	mov	r1, r5
 80076de:	4630      	mov	r0, r6
 80076e0:	f7ff fc88 	bl	8006ff4 <__swsetup_r>
 80076e4:	b170      	cbz	r0, 8007704 <_vfiprintf_r+0x5c>
 80076e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80076e8:	07dc      	lsls	r4, r3, #31
 80076ea:	d504      	bpl.n	80076f6 <_vfiprintf_r+0x4e>
 80076ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80076f0:	b01d      	add	sp, #116	@ 0x74
 80076f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076f6:	89ab      	ldrh	r3, [r5, #12]
 80076f8:	0598      	lsls	r0, r3, #22
 80076fa:	d4f7      	bmi.n	80076ec <_vfiprintf_r+0x44>
 80076fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80076fe:	f7ff fd49 	bl	8007194 <__retarget_lock_release_recursive>
 8007702:	e7f3      	b.n	80076ec <_vfiprintf_r+0x44>
 8007704:	2300      	movs	r3, #0
 8007706:	9309      	str	r3, [sp, #36]	@ 0x24
 8007708:	2320      	movs	r3, #32
 800770a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800770e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007712:	2330      	movs	r3, #48	@ 0x30
 8007714:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80078c4 <_vfiprintf_r+0x21c>
 8007718:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800771c:	f04f 0901 	mov.w	r9, #1
 8007720:	4623      	mov	r3, r4
 8007722:	469a      	mov	sl, r3
 8007724:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007728:	b10a      	cbz	r2, 800772e <_vfiprintf_r+0x86>
 800772a:	2a25      	cmp	r2, #37	@ 0x25
 800772c:	d1f9      	bne.n	8007722 <_vfiprintf_r+0x7a>
 800772e:	ebba 0b04 	subs.w	fp, sl, r4
 8007732:	d00b      	beq.n	800774c <_vfiprintf_r+0xa4>
 8007734:	465b      	mov	r3, fp
 8007736:	4622      	mov	r2, r4
 8007738:	4629      	mov	r1, r5
 800773a:	4630      	mov	r0, r6
 800773c:	f7ff ffa1 	bl	8007682 <__sfputs_r>
 8007740:	3001      	adds	r0, #1
 8007742:	f000 80a7 	beq.w	8007894 <_vfiprintf_r+0x1ec>
 8007746:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007748:	445a      	add	r2, fp
 800774a:	9209      	str	r2, [sp, #36]	@ 0x24
 800774c:	f89a 3000 	ldrb.w	r3, [sl]
 8007750:	2b00      	cmp	r3, #0
 8007752:	f000 809f 	beq.w	8007894 <_vfiprintf_r+0x1ec>
 8007756:	2300      	movs	r3, #0
 8007758:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800775c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007760:	f10a 0a01 	add.w	sl, sl, #1
 8007764:	9304      	str	r3, [sp, #16]
 8007766:	9307      	str	r3, [sp, #28]
 8007768:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800776c:	931a      	str	r3, [sp, #104]	@ 0x68
 800776e:	4654      	mov	r4, sl
 8007770:	2205      	movs	r2, #5
 8007772:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007776:	4853      	ldr	r0, [pc, #332]	@ (80078c4 <_vfiprintf_r+0x21c>)
 8007778:	f7f8 fd3a 	bl	80001f0 <memchr>
 800777c:	9a04      	ldr	r2, [sp, #16]
 800777e:	b9d8      	cbnz	r0, 80077b8 <_vfiprintf_r+0x110>
 8007780:	06d1      	lsls	r1, r2, #27
 8007782:	bf44      	itt	mi
 8007784:	2320      	movmi	r3, #32
 8007786:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800778a:	0713      	lsls	r3, r2, #28
 800778c:	bf44      	itt	mi
 800778e:	232b      	movmi	r3, #43	@ 0x2b
 8007790:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007794:	f89a 3000 	ldrb.w	r3, [sl]
 8007798:	2b2a      	cmp	r3, #42	@ 0x2a
 800779a:	d015      	beq.n	80077c8 <_vfiprintf_r+0x120>
 800779c:	9a07      	ldr	r2, [sp, #28]
 800779e:	4654      	mov	r4, sl
 80077a0:	2000      	movs	r0, #0
 80077a2:	f04f 0c0a 	mov.w	ip, #10
 80077a6:	4621      	mov	r1, r4
 80077a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80077ac:	3b30      	subs	r3, #48	@ 0x30
 80077ae:	2b09      	cmp	r3, #9
 80077b0:	d94b      	bls.n	800784a <_vfiprintf_r+0x1a2>
 80077b2:	b1b0      	cbz	r0, 80077e2 <_vfiprintf_r+0x13a>
 80077b4:	9207      	str	r2, [sp, #28]
 80077b6:	e014      	b.n	80077e2 <_vfiprintf_r+0x13a>
 80077b8:	eba0 0308 	sub.w	r3, r0, r8
 80077bc:	fa09 f303 	lsl.w	r3, r9, r3
 80077c0:	4313      	orrs	r3, r2
 80077c2:	9304      	str	r3, [sp, #16]
 80077c4:	46a2      	mov	sl, r4
 80077c6:	e7d2      	b.n	800776e <_vfiprintf_r+0xc6>
 80077c8:	9b03      	ldr	r3, [sp, #12]
 80077ca:	1d19      	adds	r1, r3, #4
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	9103      	str	r1, [sp, #12]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	bfbb      	ittet	lt
 80077d4:	425b      	neglt	r3, r3
 80077d6:	f042 0202 	orrlt.w	r2, r2, #2
 80077da:	9307      	strge	r3, [sp, #28]
 80077dc:	9307      	strlt	r3, [sp, #28]
 80077de:	bfb8      	it	lt
 80077e0:	9204      	strlt	r2, [sp, #16]
 80077e2:	7823      	ldrb	r3, [r4, #0]
 80077e4:	2b2e      	cmp	r3, #46	@ 0x2e
 80077e6:	d10a      	bne.n	80077fe <_vfiprintf_r+0x156>
 80077e8:	7863      	ldrb	r3, [r4, #1]
 80077ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80077ec:	d132      	bne.n	8007854 <_vfiprintf_r+0x1ac>
 80077ee:	9b03      	ldr	r3, [sp, #12]
 80077f0:	1d1a      	adds	r2, r3, #4
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	9203      	str	r2, [sp, #12]
 80077f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80077fa:	3402      	adds	r4, #2
 80077fc:	9305      	str	r3, [sp, #20]
 80077fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80078d4 <_vfiprintf_r+0x22c>
 8007802:	7821      	ldrb	r1, [r4, #0]
 8007804:	2203      	movs	r2, #3
 8007806:	4650      	mov	r0, sl
 8007808:	f7f8 fcf2 	bl	80001f0 <memchr>
 800780c:	b138      	cbz	r0, 800781e <_vfiprintf_r+0x176>
 800780e:	9b04      	ldr	r3, [sp, #16]
 8007810:	eba0 000a 	sub.w	r0, r0, sl
 8007814:	2240      	movs	r2, #64	@ 0x40
 8007816:	4082      	lsls	r2, r0
 8007818:	4313      	orrs	r3, r2
 800781a:	3401      	adds	r4, #1
 800781c:	9304      	str	r3, [sp, #16]
 800781e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007822:	4829      	ldr	r0, [pc, #164]	@ (80078c8 <_vfiprintf_r+0x220>)
 8007824:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007828:	2206      	movs	r2, #6
 800782a:	f7f8 fce1 	bl	80001f0 <memchr>
 800782e:	2800      	cmp	r0, #0
 8007830:	d03f      	beq.n	80078b2 <_vfiprintf_r+0x20a>
 8007832:	4b26      	ldr	r3, [pc, #152]	@ (80078cc <_vfiprintf_r+0x224>)
 8007834:	bb1b      	cbnz	r3, 800787e <_vfiprintf_r+0x1d6>
 8007836:	9b03      	ldr	r3, [sp, #12]
 8007838:	3307      	adds	r3, #7
 800783a:	f023 0307 	bic.w	r3, r3, #7
 800783e:	3308      	adds	r3, #8
 8007840:	9303      	str	r3, [sp, #12]
 8007842:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007844:	443b      	add	r3, r7
 8007846:	9309      	str	r3, [sp, #36]	@ 0x24
 8007848:	e76a      	b.n	8007720 <_vfiprintf_r+0x78>
 800784a:	fb0c 3202 	mla	r2, ip, r2, r3
 800784e:	460c      	mov	r4, r1
 8007850:	2001      	movs	r0, #1
 8007852:	e7a8      	b.n	80077a6 <_vfiprintf_r+0xfe>
 8007854:	2300      	movs	r3, #0
 8007856:	3401      	adds	r4, #1
 8007858:	9305      	str	r3, [sp, #20]
 800785a:	4619      	mov	r1, r3
 800785c:	f04f 0c0a 	mov.w	ip, #10
 8007860:	4620      	mov	r0, r4
 8007862:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007866:	3a30      	subs	r2, #48	@ 0x30
 8007868:	2a09      	cmp	r2, #9
 800786a:	d903      	bls.n	8007874 <_vfiprintf_r+0x1cc>
 800786c:	2b00      	cmp	r3, #0
 800786e:	d0c6      	beq.n	80077fe <_vfiprintf_r+0x156>
 8007870:	9105      	str	r1, [sp, #20]
 8007872:	e7c4      	b.n	80077fe <_vfiprintf_r+0x156>
 8007874:	fb0c 2101 	mla	r1, ip, r1, r2
 8007878:	4604      	mov	r4, r0
 800787a:	2301      	movs	r3, #1
 800787c:	e7f0      	b.n	8007860 <_vfiprintf_r+0x1b8>
 800787e:	ab03      	add	r3, sp, #12
 8007880:	9300      	str	r3, [sp, #0]
 8007882:	462a      	mov	r2, r5
 8007884:	4b12      	ldr	r3, [pc, #72]	@ (80078d0 <_vfiprintf_r+0x228>)
 8007886:	a904      	add	r1, sp, #16
 8007888:	4630      	mov	r0, r6
 800788a:	f3af 8000 	nop.w
 800788e:	4607      	mov	r7, r0
 8007890:	1c78      	adds	r0, r7, #1
 8007892:	d1d6      	bne.n	8007842 <_vfiprintf_r+0x19a>
 8007894:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007896:	07d9      	lsls	r1, r3, #31
 8007898:	d405      	bmi.n	80078a6 <_vfiprintf_r+0x1fe>
 800789a:	89ab      	ldrh	r3, [r5, #12]
 800789c:	059a      	lsls	r2, r3, #22
 800789e:	d402      	bmi.n	80078a6 <_vfiprintf_r+0x1fe>
 80078a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80078a2:	f7ff fc77 	bl	8007194 <__retarget_lock_release_recursive>
 80078a6:	89ab      	ldrh	r3, [r5, #12]
 80078a8:	065b      	lsls	r3, r3, #25
 80078aa:	f53f af1f 	bmi.w	80076ec <_vfiprintf_r+0x44>
 80078ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80078b0:	e71e      	b.n	80076f0 <_vfiprintf_r+0x48>
 80078b2:	ab03      	add	r3, sp, #12
 80078b4:	9300      	str	r3, [sp, #0]
 80078b6:	462a      	mov	r2, r5
 80078b8:	4b05      	ldr	r3, [pc, #20]	@ (80078d0 <_vfiprintf_r+0x228>)
 80078ba:	a904      	add	r1, sp, #16
 80078bc:	4630      	mov	r0, r6
 80078be:	f000 f879 	bl	80079b4 <_printf_i>
 80078c2:	e7e4      	b.n	800788e <_vfiprintf_r+0x1e6>
 80078c4:	0801dd54 	.word	0x0801dd54
 80078c8:	0801dd5e 	.word	0x0801dd5e
 80078cc:	00000000 	.word	0x00000000
 80078d0:	08007683 	.word	0x08007683
 80078d4:	0801dd5a 	.word	0x0801dd5a

080078d8 <_printf_common>:
 80078d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078dc:	4616      	mov	r6, r2
 80078de:	4698      	mov	r8, r3
 80078e0:	688a      	ldr	r2, [r1, #8]
 80078e2:	690b      	ldr	r3, [r1, #16]
 80078e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80078e8:	4293      	cmp	r3, r2
 80078ea:	bfb8      	it	lt
 80078ec:	4613      	movlt	r3, r2
 80078ee:	6033      	str	r3, [r6, #0]
 80078f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80078f4:	4607      	mov	r7, r0
 80078f6:	460c      	mov	r4, r1
 80078f8:	b10a      	cbz	r2, 80078fe <_printf_common+0x26>
 80078fa:	3301      	adds	r3, #1
 80078fc:	6033      	str	r3, [r6, #0]
 80078fe:	6823      	ldr	r3, [r4, #0]
 8007900:	0699      	lsls	r1, r3, #26
 8007902:	bf42      	ittt	mi
 8007904:	6833      	ldrmi	r3, [r6, #0]
 8007906:	3302      	addmi	r3, #2
 8007908:	6033      	strmi	r3, [r6, #0]
 800790a:	6825      	ldr	r5, [r4, #0]
 800790c:	f015 0506 	ands.w	r5, r5, #6
 8007910:	d106      	bne.n	8007920 <_printf_common+0x48>
 8007912:	f104 0a19 	add.w	sl, r4, #25
 8007916:	68e3      	ldr	r3, [r4, #12]
 8007918:	6832      	ldr	r2, [r6, #0]
 800791a:	1a9b      	subs	r3, r3, r2
 800791c:	42ab      	cmp	r3, r5
 800791e:	dc26      	bgt.n	800796e <_printf_common+0x96>
 8007920:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007924:	6822      	ldr	r2, [r4, #0]
 8007926:	3b00      	subs	r3, #0
 8007928:	bf18      	it	ne
 800792a:	2301      	movne	r3, #1
 800792c:	0692      	lsls	r2, r2, #26
 800792e:	d42b      	bmi.n	8007988 <_printf_common+0xb0>
 8007930:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007934:	4641      	mov	r1, r8
 8007936:	4638      	mov	r0, r7
 8007938:	47c8      	blx	r9
 800793a:	3001      	adds	r0, #1
 800793c:	d01e      	beq.n	800797c <_printf_common+0xa4>
 800793e:	6823      	ldr	r3, [r4, #0]
 8007940:	6922      	ldr	r2, [r4, #16]
 8007942:	f003 0306 	and.w	r3, r3, #6
 8007946:	2b04      	cmp	r3, #4
 8007948:	bf02      	ittt	eq
 800794a:	68e5      	ldreq	r5, [r4, #12]
 800794c:	6833      	ldreq	r3, [r6, #0]
 800794e:	1aed      	subeq	r5, r5, r3
 8007950:	68a3      	ldr	r3, [r4, #8]
 8007952:	bf0c      	ite	eq
 8007954:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007958:	2500      	movne	r5, #0
 800795a:	4293      	cmp	r3, r2
 800795c:	bfc4      	itt	gt
 800795e:	1a9b      	subgt	r3, r3, r2
 8007960:	18ed      	addgt	r5, r5, r3
 8007962:	2600      	movs	r6, #0
 8007964:	341a      	adds	r4, #26
 8007966:	42b5      	cmp	r5, r6
 8007968:	d11a      	bne.n	80079a0 <_printf_common+0xc8>
 800796a:	2000      	movs	r0, #0
 800796c:	e008      	b.n	8007980 <_printf_common+0xa8>
 800796e:	2301      	movs	r3, #1
 8007970:	4652      	mov	r2, sl
 8007972:	4641      	mov	r1, r8
 8007974:	4638      	mov	r0, r7
 8007976:	47c8      	blx	r9
 8007978:	3001      	adds	r0, #1
 800797a:	d103      	bne.n	8007984 <_printf_common+0xac>
 800797c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007980:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007984:	3501      	adds	r5, #1
 8007986:	e7c6      	b.n	8007916 <_printf_common+0x3e>
 8007988:	18e1      	adds	r1, r4, r3
 800798a:	1c5a      	adds	r2, r3, #1
 800798c:	2030      	movs	r0, #48	@ 0x30
 800798e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007992:	4422      	add	r2, r4
 8007994:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007998:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800799c:	3302      	adds	r3, #2
 800799e:	e7c7      	b.n	8007930 <_printf_common+0x58>
 80079a0:	2301      	movs	r3, #1
 80079a2:	4622      	mov	r2, r4
 80079a4:	4641      	mov	r1, r8
 80079a6:	4638      	mov	r0, r7
 80079a8:	47c8      	blx	r9
 80079aa:	3001      	adds	r0, #1
 80079ac:	d0e6      	beq.n	800797c <_printf_common+0xa4>
 80079ae:	3601      	adds	r6, #1
 80079b0:	e7d9      	b.n	8007966 <_printf_common+0x8e>
	...

080079b4 <_printf_i>:
 80079b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80079b8:	7e0f      	ldrb	r7, [r1, #24]
 80079ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80079bc:	2f78      	cmp	r7, #120	@ 0x78
 80079be:	4691      	mov	r9, r2
 80079c0:	4680      	mov	r8, r0
 80079c2:	460c      	mov	r4, r1
 80079c4:	469a      	mov	sl, r3
 80079c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80079ca:	d807      	bhi.n	80079dc <_printf_i+0x28>
 80079cc:	2f62      	cmp	r7, #98	@ 0x62
 80079ce:	d80a      	bhi.n	80079e6 <_printf_i+0x32>
 80079d0:	2f00      	cmp	r7, #0
 80079d2:	f000 80d1 	beq.w	8007b78 <_printf_i+0x1c4>
 80079d6:	2f58      	cmp	r7, #88	@ 0x58
 80079d8:	f000 80b8 	beq.w	8007b4c <_printf_i+0x198>
 80079dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80079e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80079e4:	e03a      	b.n	8007a5c <_printf_i+0xa8>
 80079e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80079ea:	2b15      	cmp	r3, #21
 80079ec:	d8f6      	bhi.n	80079dc <_printf_i+0x28>
 80079ee:	a101      	add	r1, pc, #4	@ (adr r1, 80079f4 <_printf_i+0x40>)
 80079f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80079f4:	08007a4d 	.word	0x08007a4d
 80079f8:	08007a61 	.word	0x08007a61
 80079fc:	080079dd 	.word	0x080079dd
 8007a00:	080079dd 	.word	0x080079dd
 8007a04:	080079dd 	.word	0x080079dd
 8007a08:	080079dd 	.word	0x080079dd
 8007a0c:	08007a61 	.word	0x08007a61
 8007a10:	080079dd 	.word	0x080079dd
 8007a14:	080079dd 	.word	0x080079dd
 8007a18:	080079dd 	.word	0x080079dd
 8007a1c:	080079dd 	.word	0x080079dd
 8007a20:	08007b5f 	.word	0x08007b5f
 8007a24:	08007a8b 	.word	0x08007a8b
 8007a28:	08007b19 	.word	0x08007b19
 8007a2c:	080079dd 	.word	0x080079dd
 8007a30:	080079dd 	.word	0x080079dd
 8007a34:	08007b81 	.word	0x08007b81
 8007a38:	080079dd 	.word	0x080079dd
 8007a3c:	08007a8b 	.word	0x08007a8b
 8007a40:	080079dd 	.word	0x080079dd
 8007a44:	080079dd 	.word	0x080079dd
 8007a48:	08007b21 	.word	0x08007b21
 8007a4c:	6833      	ldr	r3, [r6, #0]
 8007a4e:	1d1a      	adds	r2, r3, #4
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	6032      	str	r2, [r6, #0]
 8007a54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	e09c      	b.n	8007b9a <_printf_i+0x1e6>
 8007a60:	6833      	ldr	r3, [r6, #0]
 8007a62:	6820      	ldr	r0, [r4, #0]
 8007a64:	1d19      	adds	r1, r3, #4
 8007a66:	6031      	str	r1, [r6, #0]
 8007a68:	0606      	lsls	r6, r0, #24
 8007a6a:	d501      	bpl.n	8007a70 <_printf_i+0xbc>
 8007a6c:	681d      	ldr	r5, [r3, #0]
 8007a6e:	e003      	b.n	8007a78 <_printf_i+0xc4>
 8007a70:	0645      	lsls	r5, r0, #25
 8007a72:	d5fb      	bpl.n	8007a6c <_printf_i+0xb8>
 8007a74:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007a78:	2d00      	cmp	r5, #0
 8007a7a:	da03      	bge.n	8007a84 <_printf_i+0xd0>
 8007a7c:	232d      	movs	r3, #45	@ 0x2d
 8007a7e:	426d      	negs	r5, r5
 8007a80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a84:	4858      	ldr	r0, [pc, #352]	@ (8007be8 <_printf_i+0x234>)
 8007a86:	230a      	movs	r3, #10
 8007a88:	e011      	b.n	8007aae <_printf_i+0xfa>
 8007a8a:	6821      	ldr	r1, [r4, #0]
 8007a8c:	6833      	ldr	r3, [r6, #0]
 8007a8e:	0608      	lsls	r0, r1, #24
 8007a90:	f853 5b04 	ldr.w	r5, [r3], #4
 8007a94:	d402      	bmi.n	8007a9c <_printf_i+0xe8>
 8007a96:	0649      	lsls	r1, r1, #25
 8007a98:	bf48      	it	mi
 8007a9a:	b2ad      	uxthmi	r5, r5
 8007a9c:	2f6f      	cmp	r7, #111	@ 0x6f
 8007a9e:	4852      	ldr	r0, [pc, #328]	@ (8007be8 <_printf_i+0x234>)
 8007aa0:	6033      	str	r3, [r6, #0]
 8007aa2:	bf14      	ite	ne
 8007aa4:	230a      	movne	r3, #10
 8007aa6:	2308      	moveq	r3, #8
 8007aa8:	2100      	movs	r1, #0
 8007aaa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007aae:	6866      	ldr	r6, [r4, #4]
 8007ab0:	60a6      	str	r6, [r4, #8]
 8007ab2:	2e00      	cmp	r6, #0
 8007ab4:	db05      	blt.n	8007ac2 <_printf_i+0x10e>
 8007ab6:	6821      	ldr	r1, [r4, #0]
 8007ab8:	432e      	orrs	r6, r5
 8007aba:	f021 0104 	bic.w	r1, r1, #4
 8007abe:	6021      	str	r1, [r4, #0]
 8007ac0:	d04b      	beq.n	8007b5a <_printf_i+0x1a6>
 8007ac2:	4616      	mov	r6, r2
 8007ac4:	fbb5 f1f3 	udiv	r1, r5, r3
 8007ac8:	fb03 5711 	mls	r7, r3, r1, r5
 8007acc:	5dc7      	ldrb	r7, [r0, r7]
 8007ace:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007ad2:	462f      	mov	r7, r5
 8007ad4:	42bb      	cmp	r3, r7
 8007ad6:	460d      	mov	r5, r1
 8007ad8:	d9f4      	bls.n	8007ac4 <_printf_i+0x110>
 8007ada:	2b08      	cmp	r3, #8
 8007adc:	d10b      	bne.n	8007af6 <_printf_i+0x142>
 8007ade:	6823      	ldr	r3, [r4, #0]
 8007ae0:	07df      	lsls	r7, r3, #31
 8007ae2:	d508      	bpl.n	8007af6 <_printf_i+0x142>
 8007ae4:	6923      	ldr	r3, [r4, #16]
 8007ae6:	6861      	ldr	r1, [r4, #4]
 8007ae8:	4299      	cmp	r1, r3
 8007aea:	bfde      	ittt	le
 8007aec:	2330      	movle	r3, #48	@ 0x30
 8007aee:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007af2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007af6:	1b92      	subs	r2, r2, r6
 8007af8:	6122      	str	r2, [r4, #16]
 8007afa:	f8cd a000 	str.w	sl, [sp]
 8007afe:	464b      	mov	r3, r9
 8007b00:	aa03      	add	r2, sp, #12
 8007b02:	4621      	mov	r1, r4
 8007b04:	4640      	mov	r0, r8
 8007b06:	f7ff fee7 	bl	80078d8 <_printf_common>
 8007b0a:	3001      	adds	r0, #1
 8007b0c:	d14a      	bne.n	8007ba4 <_printf_i+0x1f0>
 8007b0e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007b12:	b004      	add	sp, #16
 8007b14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b18:	6823      	ldr	r3, [r4, #0]
 8007b1a:	f043 0320 	orr.w	r3, r3, #32
 8007b1e:	6023      	str	r3, [r4, #0]
 8007b20:	4832      	ldr	r0, [pc, #200]	@ (8007bec <_printf_i+0x238>)
 8007b22:	2778      	movs	r7, #120	@ 0x78
 8007b24:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007b28:	6823      	ldr	r3, [r4, #0]
 8007b2a:	6831      	ldr	r1, [r6, #0]
 8007b2c:	061f      	lsls	r7, r3, #24
 8007b2e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b32:	d402      	bmi.n	8007b3a <_printf_i+0x186>
 8007b34:	065f      	lsls	r7, r3, #25
 8007b36:	bf48      	it	mi
 8007b38:	b2ad      	uxthmi	r5, r5
 8007b3a:	6031      	str	r1, [r6, #0]
 8007b3c:	07d9      	lsls	r1, r3, #31
 8007b3e:	bf44      	itt	mi
 8007b40:	f043 0320 	orrmi.w	r3, r3, #32
 8007b44:	6023      	strmi	r3, [r4, #0]
 8007b46:	b11d      	cbz	r5, 8007b50 <_printf_i+0x19c>
 8007b48:	2310      	movs	r3, #16
 8007b4a:	e7ad      	b.n	8007aa8 <_printf_i+0xf4>
 8007b4c:	4826      	ldr	r0, [pc, #152]	@ (8007be8 <_printf_i+0x234>)
 8007b4e:	e7e9      	b.n	8007b24 <_printf_i+0x170>
 8007b50:	6823      	ldr	r3, [r4, #0]
 8007b52:	f023 0320 	bic.w	r3, r3, #32
 8007b56:	6023      	str	r3, [r4, #0]
 8007b58:	e7f6      	b.n	8007b48 <_printf_i+0x194>
 8007b5a:	4616      	mov	r6, r2
 8007b5c:	e7bd      	b.n	8007ada <_printf_i+0x126>
 8007b5e:	6833      	ldr	r3, [r6, #0]
 8007b60:	6825      	ldr	r5, [r4, #0]
 8007b62:	6961      	ldr	r1, [r4, #20]
 8007b64:	1d18      	adds	r0, r3, #4
 8007b66:	6030      	str	r0, [r6, #0]
 8007b68:	062e      	lsls	r6, r5, #24
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	d501      	bpl.n	8007b72 <_printf_i+0x1be>
 8007b6e:	6019      	str	r1, [r3, #0]
 8007b70:	e002      	b.n	8007b78 <_printf_i+0x1c4>
 8007b72:	0668      	lsls	r0, r5, #25
 8007b74:	d5fb      	bpl.n	8007b6e <_printf_i+0x1ba>
 8007b76:	8019      	strh	r1, [r3, #0]
 8007b78:	2300      	movs	r3, #0
 8007b7a:	6123      	str	r3, [r4, #16]
 8007b7c:	4616      	mov	r6, r2
 8007b7e:	e7bc      	b.n	8007afa <_printf_i+0x146>
 8007b80:	6833      	ldr	r3, [r6, #0]
 8007b82:	1d1a      	adds	r2, r3, #4
 8007b84:	6032      	str	r2, [r6, #0]
 8007b86:	681e      	ldr	r6, [r3, #0]
 8007b88:	6862      	ldr	r2, [r4, #4]
 8007b8a:	2100      	movs	r1, #0
 8007b8c:	4630      	mov	r0, r6
 8007b8e:	f7f8 fb2f 	bl	80001f0 <memchr>
 8007b92:	b108      	cbz	r0, 8007b98 <_printf_i+0x1e4>
 8007b94:	1b80      	subs	r0, r0, r6
 8007b96:	6060      	str	r0, [r4, #4]
 8007b98:	6863      	ldr	r3, [r4, #4]
 8007b9a:	6123      	str	r3, [r4, #16]
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ba2:	e7aa      	b.n	8007afa <_printf_i+0x146>
 8007ba4:	6923      	ldr	r3, [r4, #16]
 8007ba6:	4632      	mov	r2, r6
 8007ba8:	4649      	mov	r1, r9
 8007baa:	4640      	mov	r0, r8
 8007bac:	47d0      	blx	sl
 8007bae:	3001      	adds	r0, #1
 8007bb0:	d0ad      	beq.n	8007b0e <_printf_i+0x15a>
 8007bb2:	6823      	ldr	r3, [r4, #0]
 8007bb4:	079b      	lsls	r3, r3, #30
 8007bb6:	d413      	bmi.n	8007be0 <_printf_i+0x22c>
 8007bb8:	68e0      	ldr	r0, [r4, #12]
 8007bba:	9b03      	ldr	r3, [sp, #12]
 8007bbc:	4298      	cmp	r0, r3
 8007bbe:	bfb8      	it	lt
 8007bc0:	4618      	movlt	r0, r3
 8007bc2:	e7a6      	b.n	8007b12 <_printf_i+0x15e>
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	4632      	mov	r2, r6
 8007bc8:	4649      	mov	r1, r9
 8007bca:	4640      	mov	r0, r8
 8007bcc:	47d0      	blx	sl
 8007bce:	3001      	adds	r0, #1
 8007bd0:	d09d      	beq.n	8007b0e <_printf_i+0x15a>
 8007bd2:	3501      	adds	r5, #1
 8007bd4:	68e3      	ldr	r3, [r4, #12]
 8007bd6:	9903      	ldr	r1, [sp, #12]
 8007bd8:	1a5b      	subs	r3, r3, r1
 8007bda:	42ab      	cmp	r3, r5
 8007bdc:	dcf2      	bgt.n	8007bc4 <_printf_i+0x210>
 8007bde:	e7eb      	b.n	8007bb8 <_printf_i+0x204>
 8007be0:	2500      	movs	r5, #0
 8007be2:	f104 0619 	add.w	r6, r4, #25
 8007be6:	e7f5      	b.n	8007bd4 <_printf_i+0x220>
 8007be8:	0801dd65 	.word	0x0801dd65
 8007bec:	0801dd76 	.word	0x0801dd76

08007bf0 <__sflush_r>:
 8007bf0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007bf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bf8:	0716      	lsls	r6, r2, #28
 8007bfa:	4605      	mov	r5, r0
 8007bfc:	460c      	mov	r4, r1
 8007bfe:	d454      	bmi.n	8007caa <__sflush_r+0xba>
 8007c00:	684b      	ldr	r3, [r1, #4]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	dc02      	bgt.n	8007c0c <__sflush_r+0x1c>
 8007c06:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	dd48      	ble.n	8007c9e <__sflush_r+0xae>
 8007c0c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c0e:	2e00      	cmp	r6, #0
 8007c10:	d045      	beq.n	8007c9e <__sflush_r+0xae>
 8007c12:	2300      	movs	r3, #0
 8007c14:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007c18:	682f      	ldr	r7, [r5, #0]
 8007c1a:	6a21      	ldr	r1, [r4, #32]
 8007c1c:	602b      	str	r3, [r5, #0]
 8007c1e:	d030      	beq.n	8007c82 <__sflush_r+0x92>
 8007c20:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007c22:	89a3      	ldrh	r3, [r4, #12]
 8007c24:	0759      	lsls	r1, r3, #29
 8007c26:	d505      	bpl.n	8007c34 <__sflush_r+0x44>
 8007c28:	6863      	ldr	r3, [r4, #4]
 8007c2a:	1ad2      	subs	r2, r2, r3
 8007c2c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007c2e:	b10b      	cbz	r3, 8007c34 <__sflush_r+0x44>
 8007c30:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007c32:	1ad2      	subs	r2, r2, r3
 8007c34:	2300      	movs	r3, #0
 8007c36:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c38:	6a21      	ldr	r1, [r4, #32]
 8007c3a:	4628      	mov	r0, r5
 8007c3c:	47b0      	blx	r6
 8007c3e:	1c43      	adds	r3, r0, #1
 8007c40:	89a3      	ldrh	r3, [r4, #12]
 8007c42:	d106      	bne.n	8007c52 <__sflush_r+0x62>
 8007c44:	6829      	ldr	r1, [r5, #0]
 8007c46:	291d      	cmp	r1, #29
 8007c48:	d82b      	bhi.n	8007ca2 <__sflush_r+0xb2>
 8007c4a:	4a2a      	ldr	r2, [pc, #168]	@ (8007cf4 <__sflush_r+0x104>)
 8007c4c:	40ca      	lsrs	r2, r1
 8007c4e:	07d6      	lsls	r6, r2, #31
 8007c50:	d527      	bpl.n	8007ca2 <__sflush_r+0xb2>
 8007c52:	2200      	movs	r2, #0
 8007c54:	6062      	str	r2, [r4, #4]
 8007c56:	04d9      	lsls	r1, r3, #19
 8007c58:	6922      	ldr	r2, [r4, #16]
 8007c5a:	6022      	str	r2, [r4, #0]
 8007c5c:	d504      	bpl.n	8007c68 <__sflush_r+0x78>
 8007c5e:	1c42      	adds	r2, r0, #1
 8007c60:	d101      	bne.n	8007c66 <__sflush_r+0x76>
 8007c62:	682b      	ldr	r3, [r5, #0]
 8007c64:	b903      	cbnz	r3, 8007c68 <__sflush_r+0x78>
 8007c66:	6560      	str	r0, [r4, #84]	@ 0x54
 8007c68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c6a:	602f      	str	r7, [r5, #0]
 8007c6c:	b1b9      	cbz	r1, 8007c9e <__sflush_r+0xae>
 8007c6e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c72:	4299      	cmp	r1, r3
 8007c74:	d002      	beq.n	8007c7c <__sflush_r+0x8c>
 8007c76:	4628      	mov	r0, r5
 8007c78:	f7ff fa9c 	bl	80071b4 <_free_r>
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c80:	e00d      	b.n	8007c9e <__sflush_r+0xae>
 8007c82:	2301      	movs	r3, #1
 8007c84:	4628      	mov	r0, r5
 8007c86:	47b0      	blx	r6
 8007c88:	4602      	mov	r2, r0
 8007c8a:	1c50      	adds	r0, r2, #1
 8007c8c:	d1c9      	bne.n	8007c22 <__sflush_r+0x32>
 8007c8e:	682b      	ldr	r3, [r5, #0]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d0c6      	beq.n	8007c22 <__sflush_r+0x32>
 8007c94:	2b1d      	cmp	r3, #29
 8007c96:	d001      	beq.n	8007c9c <__sflush_r+0xac>
 8007c98:	2b16      	cmp	r3, #22
 8007c9a:	d11e      	bne.n	8007cda <__sflush_r+0xea>
 8007c9c:	602f      	str	r7, [r5, #0]
 8007c9e:	2000      	movs	r0, #0
 8007ca0:	e022      	b.n	8007ce8 <__sflush_r+0xf8>
 8007ca2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ca6:	b21b      	sxth	r3, r3
 8007ca8:	e01b      	b.n	8007ce2 <__sflush_r+0xf2>
 8007caa:	690f      	ldr	r7, [r1, #16]
 8007cac:	2f00      	cmp	r7, #0
 8007cae:	d0f6      	beq.n	8007c9e <__sflush_r+0xae>
 8007cb0:	0793      	lsls	r3, r2, #30
 8007cb2:	680e      	ldr	r6, [r1, #0]
 8007cb4:	bf08      	it	eq
 8007cb6:	694b      	ldreq	r3, [r1, #20]
 8007cb8:	600f      	str	r7, [r1, #0]
 8007cba:	bf18      	it	ne
 8007cbc:	2300      	movne	r3, #0
 8007cbe:	eba6 0807 	sub.w	r8, r6, r7
 8007cc2:	608b      	str	r3, [r1, #8]
 8007cc4:	f1b8 0f00 	cmp.w	r8, #0
 8007cc8:	dde9      	ble.n	8007c9e <__sflush_r+0xae>
 8007cca:	6a21      	ldr	r1, [r4, #32]
 8007ccc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007cce:	4643      	mov	r3, r8
 8007cd0:	463a      	mov	r2, r7
 8007cd2:	4628      	mov	r0, r5
 8007cd4:	47b0      	blx	r6
 8007cd6:	2800      	cmp	r0, #0
 8007cd8:	dc08      	bgt.n	8007cec <__sflush_r+0xfc>
 8007cda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ce2:	81a3      	strh	r3, [r4, #12]
 8007ce4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007ce8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cec:	4407      	add	r7, r0
 8007cee:	eba8 0800 	sub.w	r8, r8, r0
 8007cf2:	e7e7      	b.n	8007cc4 <__sflush_r+0xd4>
 8007cf4:	20400001 	.word	0x20400001

08007cf8 <_fflush_r>:
 8007cf8:	b538      	push	{r3, r4, r5, lr}
 8007cfa:	690b      	ldr	r3, [r1, #16]
 8007cfc:	4605      	mov	r5, r0
 8007cfe:	460c      	mov	r4, r1
 8007d00:	b913      	cbnz	r3, 8007d08 <_fflush_r+0x10>
 8007d02:	2500      	movs	r5, #0
 8007d04:	4628      	mov	r0, r5
 8007d06:	bd38      	pop	{r3, r4, r5, pc}
 8007d08:	b118      	cbz	r0, 8007d12 <_fflush_r+0x1a>
 8007d0a:	6a03      	ldr	r3, [r0, #32]
 8007d0c:	b90b      	cbnz	r3, 8007d12 <_fflush_r+0x1a>
 8007d0e:	f7ff f80b 	bl	8006d28 <__sinit>
 8007d12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d0f3      	beq.n	8007d02 <_fflush_r+0xa>
 8007d1a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007d1c:	07d0      	lsls	r0, r2, #31
 8007d1e:	d404      	bmi.n	8007d2a <_fflush_r+0x32>
 8007d20:	0599      	lsls	r1, r3, #22
 8007d22:	d402      	bmi.n	8007d2a <_fflush_r+0x32>
 8007d24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d26:	f7ff fa34 	bl	8007192 <__retarget_lock_acquire_recursive>
 8007d2a:	4628      	mov	r0, r5
 8007d2c:	4621      	mov	r1, r4
 8007d2e:	f7ff ff5f 	bl	8007bf0 <__sflush_r>
 8007d32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d34:	07da      	lsls	r2, r3, #31
 8007d36:	4605      	mov	r5, r0
 8007d38:	d4e4      	bmi.n	8007d04 <_fflush_r+0xc>
 8007d3a:	89a3      	ldrh	r3, [r4, #12]
 8007d3c:	059b      	lsls	r3, r3, #22
 8007d3e:	d4e1      	bmi.n	8007d04 <_fflush_r+0xc>
 8007d40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d42:	f7ff fa27 	bl	8007194 <__retarget_lock_release_recursive>
 8007d46:	e7dd      	b.n	8007d04 <_fflush_r+0xc>

08007d48 <__swhatbuf_r>:
 8007d48:	b570      	push	{r4, r5, r6, lr}
 8007d4a:	460c      	mov	r4, r1
 8007d4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d50:	2900      	cmp	r1, #0
 8007d52:	b096      	sub	sp, #88	@ 0x58
 8007d54:	4615      	mov	r5, r2
 8007d56:	461e      	mov	r6, r3
 8007d58:	da0d      	bge.n	8007d76 <__swhatbuf_r+0x2e>
 8007d5a:	89a3      	ldrh	r3, [r4, #12]
 8007d5c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007d60:	f04f 0100 	mov.w	r1, #0
 8007d64:	bf14      	ite	ne
 8007d66:	2340      	movne	r3, #64	@ 0x40
 8007d68:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007d6c:	2000      	movs	r0, #0
 8007d6e:	6031      	str	r1, [r6, #0]
 8007d70:	602b      	str	r3, [r5, #0]
 8007d72:	b016      	add	sp, #88	@ 0x58
 8007d74:	bd70      	pop	{r4, r5, r6, pc}
 8007d76:	466a      	mov	r2, sp
 8007d78:	f000 f896 	bl	8007ea8 <_fstat_r>
 8007d7c:	2800      	cmp	r0, #0
 8007d7e:	dbec      	blt.n	8007d5a <__swhatbuf_r+0x12>
 8007d80:	9901      	ldr	r1, [sp, #4]
 8007d82:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007d86:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007d8a:	4259      	negs	r1, r3
 8007d8c:	4159      	adcs	r1, r3
 8007d8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007d92:	e7eb      	b.n	8007d6c <__swhatbuf_r+0x24>

08007d94 <__smakebuf_r>:
 8007d94:	898b      	ldrh	r3, [r1, #12]
 8007d96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d98:	079d      	lsls	r5, r3, #30
 8007d9a:	4606      	mov	r6, r0
 8007d9c:	460c      	mov	r4, r1
 8007d9e:	d507      	bpl.n	8007db0 <__smakebuf_r+0x1c>
 8007da0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007da4:	6023      	str	r3, [r4, #0]
 8007da6:	6123      	str	r3, [r4, #16]
 8007da8:	2301      	movs	r3, #1
 8007daa:	6163      	str	r3, [r4, #20]
 8007dac:	b003      	add	sp, #12
 8007dae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007db0:	ab01      	add	r3, sp, #4
 8007db2:	466a      	mov	r2, sp
 8007db4:	f7ff ffc8 	bl	8007d48 <__swhatbuf_r>
 8007db8:	9f00      	ldr	r7, [sp, #0]
 8007dba:	4605      	mov	r5, r0
 8007dbc:	4639      	mov	r1, r7
 8007dbe:	4630      	mov	r0, r6
 8007dc0:	f7ff fa64 	bl	800728c <_malloc_r>
 8007dc4:	b948      	cbnz	r0, 8007dda <__smakebuf_r+0x46>
 8007dc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dca:	059a      	lsls	r2, r3, #22
 8007dcc:	d4ee      	bmi.n	8007dac <__smakebuf_r+0x18>
 8007dce:	f023 0303 	bic.w	r3, r3, #3
 8007dd2:	f043 0302 	orr.w	r3, r3, #2
 8007dd6:	81a3      	strh	r3, [r4, #12]
 8007dd8:	e7e2      	b.n	8007da0 <__smakebuf_r+0xc>
 8007dda:	89a3      	ldrh	r3, [r4, #12]
 8007ddc:	6020      	str	r0, [r4, #0]
 8007dde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007de2:	81a3      	strh	r3, [r4, #12]
 8007de4:	9b01      	ldr	r3, [sp, #4]
 8007de6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007dea:	b15b      	cbz	r3, 8007e04 <__smakebuf_r+0x70>
 8007dec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007df0:	4630      	mov	r0, r6
 8007df2:	f000 f86b 	bl	8007ecc <_isatty_r>
 8007df6:	b128      	cbz	r0, 8007e04 <__smakebuf_r+0x70>
 8007df8:	89a3      	ldrh	r3, [r4, #12]
 8007dfa:	f023 0303 	bic.w	r3, r3, #3
 8007dfe:	f043 0301 	orr.w	r3, r3, #1
 8007e02:	81a3      	strh	r3, [r4, #12]
 8007e04:	89a3      	ldrh	r3, [r4, #12]
 8007e06:	431d      	orrs	r5, r3
 8007e08:	81a5      	strh	r5, [r4, #12]
 8007e0a:	e7cf      	b.n	8007dac <__smakebuf_r+0x18>

08007e0c <_putc_r>:
 8007e0c:	b570      	push	{r4, r5, r6, lr}
 8007e0e:	460d      	mov	r5, r1
 8007e10:	4614      	mov	r4, r2
 8007e12:	4606      	mov	r6, r0
 8007e14:	b118      	cbz	r0, 8007e1e <_putc_r+0x12>
 8007e16:	6a03      	ldr	r3, [r0, #32]
 8007e18:	b90b      	cbnz	r3, 8007e1e <_putc_r+0x12>
 8007e1a:	f7fe ff85 	bl	8006d28 <__sinit>
 8007e1e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e20:	07d8      	lsls	r0, r3, #31
 8007e22:	d405      	bmi.n	8007e30 <_putc_r+0x24>
 8007e24:	89a3      	ldrh	r3, [r4, #12]
 8007e26:	0599      	lsls	r1, r3, #22
 8007e28:	d402      	bmi.n	8007e30 <_putc_r+0x24>
 8007e2a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e2c:	f7ff f9b1 	bl	8007192 <__retarget_lock_acquire_recursive>
 8007e30:	68a3      	ldr	r3, [r4, #8]
 8007e32:	3b01      	subs	r3, #1
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	60a3      	str	r3, [r4, #8]
 8007e38:	da05      	bge.n	8007e46 <_putc_r+0x3a>
 8007e3a:	69a2      	ldr	r2, [r4, #24]
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	db12      	blt.n	8007e66 <_putc_r+0x5a>
 8007e40:	b2eb      	uxtb	r3, r5
 8007e42:	2b0a      	cmp	r3, #10
 8007e44:	d00f      	beq.n	8007e66 <_putc_r+0x5a>
 8007e46:	6823      	ldr	r3, [r4, #0]
 8007e48:	1c5a      	adds	r2, r3, #1
 8007e4a:	6022      	str	r2, [r4, #0]
 8007e4c:	701d      	strb	r5, [r3, #0]
 8007e4e:	b2ed      	uxtb	r5, r5
 8007e50:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e52:	07da      	lsls	r2, r3, #31
 8007e54:	d405      	bmi.n	8007e62 <_putc_r+0x56>
 8007e56:	89a3      	ldrh	r3, [r4, #12]
 8007e58:	059b      	lsls	r3, r3, #22
 8007e5a:	d402      	bmi.n	8007e62 <_putc_r+0x56>
 8007e5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e5e:	f7ff f999 	bl	8007194 <__retarget_lock_release_recursive>
 8007e62:	4628      	mov	r0, r5
 8007e64:	bd70      	pop	{r4, r5, r6, pc}
 8007e66:	4629      	mov	r1, r5
 8007e68:	4622      	mov	r2, r4
 8007e6a:	4630      	mov	r0, r6
 8007e6c:	f7ff f883 	bl	8006f76 <__swbuf_r>
 8007e70:	4605      	mov	r5, r0
 8007e72:	e7ed      	b.n	8007e50 <_putc_r+0x44>

08007e74 <memmove>:
 8007e74:	4288      	cmp	r0, r1
 8007e76:	b510      	push	{r4, lr}
 8007e78:	eb01 0402 	add.w	r4, r1, r2
 8007e7c:	d902      	bls.n	8007e84 <memmove+0x10>
 8007e7e:	4284      	cmp	r4, r0
 8007e80:	4623      	mov	r3, r4
 8007e82:	d807      	bhi.n	8007e94 <memmove+0x20>
 8007e84:	1e43      	subs	r3, r0, #1
 8007e86:	42a1      	cmp	r1, r4
 8007e88:	d008      	beq.n	8007e9c <memmove+0x28>
 8007e8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007e8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007e92:	e7f8      	b.n	8007e86 <memmove+0x12>
 8007e94:	4402      	add	r2, r0
 8007e96:	4601      	mov	r1, r0
 8007e98:	428a      	cmp	r2, r1
 8007e9a:	d100      	bne.n	8007e9e <memmove+0x2a>
 8007e9c:	bd10      	pop	{r4, pc}
 8007e9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ea2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007ea6:	e7f7      	b.n	8007e98 <memmove+0x24>

08007ea8 <_fstat_r>:
 8007ea8:	b538      	push	{r3, r4, r5, lr}
 8007eaa:	4d07      	ldr	r5, [pc, #28]	@ (8007ec8 <_fstat_r+0x20>)
 8007eac:	2300      	movs	r3, #0
 8007eae:	4604      	mov	r4, r0
 8007eb0:	4608      	mov	r0, r1
 8007eb2:	4611      	mov	r1, r2
 8007eb4:	602b      	str	r3, [r5, #0]
 8007eb6:	f7f9 ff53 	bl	8001d60 <_fstat>
 8007eba:	1c43      	adds	r3, r0, #1
 8007ebc:	d102      	bne.n	8007ec4 <_fstat_r+0x1c>
 8007ebe:	682b      	ldr	r3, [r5, #0]
 8007ec0:	b103      	cbz	r3, 8007ec4 <_fstat_r+0x1c>
 8007ec2:	6023      	str	r3, [r4, #0]
 8007ec4:	bd38      	pop	{r3, r4, r5, pc}
 8007ec6:	bf00      	nop
 8007ec8:	2000132c 	.word	0x2000132c

08007ecc <_isatty_r>:
 8007ecc:	b538      	push	{r3, r4, r5, lr}
 8007ece:	4d06      	ldr	r5, [pc, #24]	@ (8007ee8 <_isatty_r+0x1c>)
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	4604      	mov	r4, r0
 8007ed4:	4608      	mov	r0, r1
 8007ed6:	602b      	str	r3, [r5, #0]
 8007ed8:	f7f9 ff52 	bl	8001d80 <_isatty>
 8007edc:	1c43      	adds	r3, r0, #1
 8007ede:	d102      	bne.n	8007ee6 <_isatty_r+0x1a>
 8007ee0:	682b      	ldr	r3, [r5, #0]
 8007ee2:	b103      	cbz	r3, 8007ee6 <_isatty_r+0x1a>
 8007ee4:	6023      	str	r3, [r4, #0]
 8007ee6:	bd38      	pop	{r3, r4, r5, pc}
 8007ee8:	2000132c 	.word	0x2000132c

08007eec <_sbrk_r>:
 8007eec:	b538      	push	{r3, r4, r5, lr}
 8007eee:	4d06      	ldr	r5, [pc, #24]	@ (8007f08 <_sbrk_r+0x1c>)
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	4604      	mov	r4, r0
 8007ef4:	4608      	mov	r0, r1
 8007ef6:	602b      	str	r3, [r5, #0]
 8007ef8:	f7f9 ff5a 	bl	8001db0 <_sbrk>
 8007efc:	1c43      	adds	r3, r0, #1
 8007efe:	d102      	bne.n	8007f06 <_sbrk_r+0x1a>
 8007f00:	682b      	ldr	r3, [r5, #0]
 8007f02:	b103      	cbz	r3, 8007f06 <_sbrk_r+0x1a>
 8007f04:	6023      	str	r3, [r4, #0]
 8007f06:	bd38      	pop	{r3, r4, r5, pc}
 8007f08:	2000132c 	.word	0x2000132c

08007f0c <_realloc_r>:
 8007f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f10:	4607      	mov	r7, r0
 8007f12:	4614      	mov	r4, r2
 8007f14:	460d      	mov	r5, r1
 8007f16:	b921      	cbnz	r1, 8007f22 <_realloc_r+0x16>
 8007f18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f1c:	4611      	mov	r1, r2
 8007f1e:	f7ff b9b5 	b.w	800728c <_malloc_r>
 8007f22:	b92a      	cbnz	r2, 8007f30 <_realloc_r+0x24>
 8007f24:	f7ff f946 	bl	80071b4 <_free_r>
 8007f28:	4625      	mov	r5, r4
 8007f2a:	4628      	mov	r0, r5
 8007f2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f30:	f000 f81a 	bl	8007f68 <_malloc_usable_size_r>
 8007f34:	4284      	cmp	r4, r0
 8007f36:	4606      	mov	r6, r0
 8007f38:	d802      	bhi.n	8007f40 <_realloc_r+0x34>
 8007f3a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007f3e:	d8f4      	bhi.n	8007f2a <_realloc_r+0x1e>
 8007f40:	4621      	mov	r1, r4
 8007f42:	4638      	mov	r0, r7
 8007f44:	f7ff f9a2 	bl	800728c <_malloc_r>
 8007f48:	4680      	mov	r8, r0
 8007f4a:	b908      	cbnz	r0, 8007f50 <_realloc_r+0x44>
 8007f4c:	4645      	mov	r5, r8
 8007f4e:	e7ec      	b.n	8007f2a <_realloc_r+0x1e>
 8007f50:	42b4      	cmp	r4, r6
 8007f52:	4622      	mov	r2, r4
 8007f54:	4629      	mov	r1, r5
 8007f56:	bf28      	it	cs
 8007f58:	4632      	movcs	r2, r6
 8007f5a:	f7ff f91c 	bl	8007196 <memcpy>
 8007f5e:	4629      	mov	r1, r5
 8007f60:	4638      	mov	r0, r7
 8007f62:	f7ff f927 	bl	80071b4 <_free_r>
 8007f66:	e7f1      	b.n	8007f4c <_realloc_r+0x40>

08007f68 <_malloc_usable_size_r>:
 8007f68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f6c:	1f18      	subs	r0, r3, #4
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	bfbc      	itt	lt
 8007f72:	580b      	ldrlt	r3, [r1, r0]
 8007f74:	18c0      	addlt	r0, r0, r3
 8007f76:	4770      	bx	lr

08007f78 <_init>:
 8007f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f7a:	bf00      	nop
 8007f7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f7e:	bc08      	pop	{r3}
 8007f80:	469e      	mov	lr, r3
 8007f82:	4770      	bx	lr

08007f84 <_fini>:
 8007f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f86:	bf00      	nop
 8007f88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f8a:	bc08      	pop	{r3}
 8007f8c:	469e      	mov	lr, r3
 8007f8e:	4770      	bx	lr
