--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml EE316_lab2_circuit_vhdl.twx EE316_lab2_circuit_vhdl.ncd -o
EE316_lab2_circuit_vhdl.twr EE316_lab2_circuit_vhdl.pcf -ucf
EE316_lab2_circuit_vhdl.ucf

Design file:              EE316_lab2_circuit_vhdl.ncd
Physical constraint file: EE316_lab2_circuit_vhdl.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A              |W              |    8.088|
A              |X              |    7.760|
A              |Y              |    8.126|
A              |Z              |    7.933|
B              |W              |    9.348|
B              |X              |    7.740|
B              |Y              |    9.232|
B              |Z              |    9.193|
C              |W              |    8.588|
C              |X              |    7.938|
C              |Y              |    8.536|
C              |Z              |    8.433|
D              |W              |    9.412|
D              |X              |    9.076|
D              |Y              |    9.679|
D              |Z              |    9.257|
E              |W              |    9.556|
E              |X              |    9.220|
E              |Y              |    9.843|
E              |Z              |    9.401|
---------------+---------------+---------+


Analysis completed Tue Feb 24 16:22:16 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 153 MB



