# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_B.srcs/sources_1/new/InstructionDecoderController.vhd" \
"../../../../../../../../../../../../Downloads/project_B_felix/project_B/project_B.srcs/sim_1/new/InstructionDecoder_testbench.vhd" \

# Do not sort compile order
nosort
