# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../midi_project.srcs/sources_1/ip/blk_mem_gen_y/sim/blk_mem_gen_y.vhd" \
"../../../../midi_project.srcs/sources_1/ip/blk_mem_gen_y/demo_tb/tb_blk_mem_gen_y.vhd" \

# Do not sort compile order
nosort
