#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jun 20 10:49:19 2023
# Process ID: 22500
# Current directory: C:/Users/Asif/VivadoProjects/Lab5_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15552 C:\Users\Asif\VivadoProjects\Lab5_1\Lab5_1.xpr
# Log file: C:/Users/Asif/VivadoProjects/Lab5_1/vivado.log
# Journal file: C:/Users/Asif/VivadoProjects/Lab5_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Asif/VivadoProjects/Lab5_1/Lab5_1.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 20 10:49:52 2023...
do IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 922.363 ; gain = 42.734
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun 20 10:51:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab5_1/Lab5_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun 20 10:51:48 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab5_1/Lab5_1.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B1695AA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2104.867 ; gain = 1121.996
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun 20 10:53:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab5_1/Lab5_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Asif/VivadoProjects/Lab5_1/Lab5_1.runs/impl_1/Decoder_2x4.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Asif/VivadoProjects/Lab5_1/Lab5_1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Asif/VivadoProjects/Lab5_1/Lab5_1.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Tue Jun 20 10:56:40 2023. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 20 10:56:40 2023...
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2112.090 ; gain = 2.613
open_project C:/Users/Asif/VivadoProjects/Lab2/Lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun 20 11:05:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab2/Lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun 20 11:05:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab2/Lab2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun 20 11:07:21 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab2/Lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun 20 11:08:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab2/Lab2.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2356.746 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B1695AA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun 20 11:09:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab2/Lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Asif/VivadoProjects/Lab2/Lab2.runs/impl_1/ALU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asif/VivadoProjects/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asif/VivadoProjects/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab2/Lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_better_version
INFO: [VRFC 10-311] analyzing module clock_enable
INFO: [VRFC 10-311] analyzing module my_dff_en
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab2/Lab2.srcs/sim_1/new/ALU_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asif/VivadoProjects/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto e119ca601206437c98f37dfe04a5ee48 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_Sim_behav xil_defaultlib.ALU_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e119ca601206437c98f37dfe04a5ee48 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_Sim_behav xil_defaultlib.ALU_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_enable
Compiling module xil_defaultlib.my_dff_en
Compiling module xil_defaultlib.debounce_better_version
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_Sim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Asif/VivadoProjects/Lab2/Lab2.sim/sim_1/behav/xsim/xsim.dir/ALU_Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Asif/VivadoProjects/Lab2/Lab2.sim/sim_1/behav/xsim/xsim.dir/ALU_Sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 20 11:13:42 2023. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 20 11:13:42 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2356.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asif/VivadoProjects/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Sim_behav -key {Behavioral:sim_1:Functional:ALU_Sim} -tclbatch {ALU_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ALU_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2356.746 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Asif/VivadoProjects/Lab2/Lab2.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jun 20 11:17:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab2/Lab2.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Asif/VivadoProjects/Lab2/Lab2.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jun 20 11:18:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab2/Lab2.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue Jun 20 11:21:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab2/Lab2.runs/synth_1/runme.log
[Tue Jun 20 11:21:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab2/Lab2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun 20 11:24:03 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab2/Lab2.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asif/VivadoProjects/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asif/VivadoProjects/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab2/Lab2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_better_version
INFO: [VRFC 10-311] analyzing module clock_enable
INFO: [VRFC 10-311] analyzing module my_dff_en
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab2/Lab2.srcs/sim_1/new/ALU_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asif/VivadoProjects/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto e119ca601206437c98f37dfe04a5ee48 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_Sim_behav xil_defaultlib.ALU_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e119ca601206437c98f37dfe04a5ee48 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_Sim_behav xil_defaultlib.ALU_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asif/VivadoProjects/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Sim_behav -key {Behavioral:sim_1:Functional:ALU_Sim} -tclbatch {ALU_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ALU_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2356.746 ; gain = 0.000
launch_runs synth_1 -jobs 4
[Tue Jun 20 11:24:49 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab2/Lab2.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
close_project
open_project C:/Users/Asif/VivadoProjects/Lab2/Lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Asif/VivadoProjects/Lab2/Basys-3-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/Asif/VivadoProjects/Lab2/Basys-3-Master.xdc
add_files -fileset constrs_1 -norecurse C:/Users/Asif/VivadoProjects/Lab2/Basys-3-Master.xdc
launch_runs synth_1 -jobs 4
[Tue Jun 20 11:26:50 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab2/Lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun 20 11:27:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab2/Lab2.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2356.746 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B1695AA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun 20 11:30:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab2/Lab2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun 20 11:32:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab2/Lab2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun 20 11:38:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab2/Lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun 20 11:39:02 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab2/Lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun 20 11:40:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Lab2/Lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Asif/VivadoProjects/Lab2/Lab2.runs/impl_1/ALU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
open_project C:/Users/Asif/VivadoProjects/Debounce/Debounce.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asif/VivadoProjects/Debounce/Debounce.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Debounce_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asif/VivadoProjects/Debounce/Debounce.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Debounce_Sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asif/VivadoProjects/Debounce/Debounce.sim/sim_1/behav/xsim'
"xelab -wto 86fae1de550240eb960a6aff61567651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Debounce_Sim_behav xil_defaultlib.Debounce_Sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 86fae1de550240eb960a6aff61567651 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Debounce_Sim_behav xil_defaultlib.Debounce_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asif/VivadoProjects/Debounce/Debounce.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Debounce_Sim_behav -key {Behavioral:sim_1:Functional:Debounce_Sim} -tclbatch {Debounce_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source Debounce_Sim.tcl
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun 20 12:01:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Debounce/Debounce.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun 20 12:02:27 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Debounce/Debounce.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2873.121 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183B1695AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B1695AA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun 20 12:03:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Debounce/Debounce.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Asif/VivadoProjects/Debounce/Debounce.runs/impl_1/debounce_better_version.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun 20 12:08:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Debounce/Debounce.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun 20 12:09:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Debounce/Debounce.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun 20 12:10:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Debounce/Debounce.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Asif/VivadoProjects/Debounce/Debounce.runs/impl_1/debounce_better_version.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun 20 12:14:27 2023] Launched synth_1...
Run output will be captured here: C:/Users/Asif/VivadoProjects/Debounce/Debounce.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 20 12:19:10 2023...
