Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Mega\Documents\CS\TLoB\quatusExamples2\Example3.qsys --block-symbol-file --output-directory=D:\Mega\Documents\CS\TLoB\quatusExamples2\Example3 --family="Cyclone V" --part=5CGXFC7C7F23C8
Progress: Loading quatusExamples2/Example3.qsys
Progress: Reading input file
Progress: Adding axi4Slave_0 [axi4Slave 1.0]
Progress: Parameterizing module axi4Slave_0
Progress: Adding axiMaster_0 [axiMaster 1.0]
Progress: Parameterizing module axiMaster_0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Mega\Documents\CS\TLoB\quatusExamples2\Example3.qsys --synthesis=VERILOG --output-directory=D:\Mega\Documents\CS\TLoB\quatusExamples2\Example3\synthesis --family="Cyclone V" --part=5CGXFC7C7F23C8
Progress: Loading quatusExamples2/Example3.qsys
Progress: Reading input file
Progress: Adding axi4Slave_0 [axi4Slave 1.0]
Progress: Parameterizing module axi4Slave_0
Progress: Adding axiMaster_0 [axiMaster 1.0]
Progress: Parameterizing module axiMaster_0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Example3: Generating Example3 "Example3" for QUARTUS_SYNTH
Info: Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has arid signal 1 bit wide, but the slave is 2 bit wide.
Info: Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has awid signal 1 bit wide, but the slave is 2 bit wide.
Info: Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has bid signal 1 bit wide, but the slave is 2 bit wide.
Info: Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has rid signal 1 bit wide, but the slave is 2 bit wide.
Info: axi4Slave_0: "Example3" instantiated axi4Slave "axi4Slave_0"
Info: axiMaster_0: "Example3" instantiated axiMaster "axiMaster_0"
Info: mm_interconnect_0: "Example3" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "Example3" instantiated altera_reset_controller "rst_controller"
Info: axiMaster_0_altera_axi4_master_translator: "mm_interconnect_0" instantiated altera_merlin_axi_translator "axiMaster_0_altera_axi4_master_translator"
Info: Example3: Done "Example3" with 6 modules, 8 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
