$version Generated by VerilatedVcd $end
$date Mon Aug 22 12:36:37 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  8 '* serial_sink_data [7:0] $end
  $var wire  1 &* serial_sink_ready $end
  $var wire  1 %* serial_sink_valid $end
  $var wire  8 $* serial_source_data [7:0] $end
  $var wire  1 #* serial_source_ready $end
  $var wire  1 "* serial_source_valid $end
  $var wire  1 ~) sim_trace $end
  $var wire  1 !* sys_clk $end
  $scope module sim $end
   $var wire 32 v" builder_array_muxed0 [31:0] $end
   $var wire 32 C builder_array_muxed1 [31:0] $end
   $var wire  4 E builder_array_muxed2 [3:0] $end
   $var wire  1 #" builder_array_muxed3 $end
   $var wire  1 G builder_array_muxed4 $end
   $var wire  1 I builder_array_muxed5 $end
   $var wire  3 J builder_array_muxed6 [2:0] $end
   $var wire  2 # builder_array_muxed7 [1:0] $end
   $var wire 20 +" builder_count [19:0] $end
   $var wire  6 O" builder_csr_bankarray_adr [5:0] $end
   $var wire  2 0" builder_csr_bankarray_csrbank0_control0_r [1:0] $end
   $var wire  1 /" builder_csr_bankarray_csrbank0_control0_re $end
   $var wire  2 [! builder_csr_bankarray_csrbank0_control0_w [1:0] $end
   $var wire  1 1" builder_csr_bankarray_csrbank0_control0_we $end
   $var wire 32 |! builder_csr_bankarray_csrbank0_data_r [31:0] $end
   $var wire  1 E" builder_csr_bankarray_csrbank0_data_re $end
   $var wire 32 [* builder_csr_bankarray_csrbank0_data_w [31:0] $end
   $var wire  1 u! builder_csr_bankarray_csrbank0_data_we $end
   $var wire  1 ." builder_csr_bankarray_csrbank0_done_r $end
   $var wire  1 B" builder_csr_bankarray_csrbank0_done_re $end
   $var wire  1 m! builder_csr_bankarray_csrbank0_done_w $end
   $var wire  1 n! builder_csr_bankarray_csrbank0_done_we $end
   $var wire 32 |! builder_csr_bankarray_csrbank0_dst0_r [31:0] $end
   $var wire  1 6" builder_csr_bankarray_csrbank0_dst0_re $end
   $var wire 32 a! builder_csr_bankarray_csrbank0_dst0_w [31:0] $end
   $var wire  1 7" builder_csr_bankarray_csrbank0_dst0_we $end
   $var wire  1 ." builder_csr_bankarray_csrbank0_enable0_r $end
   $var wire  1 :" builder_csr_bankarray_csrbank0_enable0_re $end
   $var wire  1 e! builder_csr_bankarray_csrbank0_enable0_w $end
   $var wire  1 ;" builder_csr_bankarray_csrbank0_enable0_we $end
   $var wire 32 |! builder_csr_bankarray_csrbank0_imm0_r [31:0] $end
   $var wire  1 @" builder_csr_bankarray_csrbank0_imm0_re $end
   $var wire 32 k! builder_csr_bankarray_csrbank0_imm0_w [31:0] $end
   $var wire  1 A" builder_csr_bankarray_csrbank0_imm0_we $end
   $var wire 32 |! builder_csr_bankarray_csrbank0_input0_r [31:0] $end
   $var wire  1 <" builder_csr_bankarray_csrbank0_input0_re $end
   $var wire 32 g! builder_csr_bankarray_csrbank0_input0_w [31:0] $end
   $var wire  1 =" builder_csr_bankarray_csrbank0_input0_we $end
   $var wire 32 |! builder_csr_bankarray_csrbank0_instruction0_r [31:0] $end
   $var wire  1 2" builder_csr_bankarray_csrbank0_instruction0_re $end
   $var wire 32 ]! builder_csr_bankarray_csrbank0_instruction0_w [31:0] $end
   $var wire  1 3" builder_csr_bankarray_csrbank0_instruction0_we $end
   $var wire 32 |! builder_csr_bankarray_csrbank0_length0_r [31:0] $end
   $var wire  1 8" builder_csr_bankarray_csrbank0_length0_re $end
   $var wire 32 c! builder_csr_bankarray_csrbank0_length0_w [31:0] $end
   $var wire  1 9" builder_csr_bankarray_csrbank0_length0_we $end
   $var wire 32 |! builder_csr_bankarray_csrbank0_offset_r [31:0] $end
   $var wire  1 C" builder_csr_bankarray_csrbank0_offset_re $end
   $var wire 32 p! builder_csr_bankarray_csrbank0_offset_w [31:0] $end
   $var wire  1 q! builder_csr_bankarray_csrbank0_offset_we $end
   $var wire 32 |! builder_csr_bankarray_csrbank0_output0_r [31:0] $end
   $var wire  1 >" builder_csr_bankarray_csrbank0_output0_re $end
   $var wire 32 i! builder_csr_bankarray_csrbank0_output0_w [31:0] $end
   $var wire  1 ?" builder_csr_bankarray_csrbank0_output0_we $end
   $var wire  1 F" builder_csr_bankarray_csrbank0_sel $end
   $var wire 32 |! builder_csr_bankarray_csrbank0_src0_r [31:0] $end
   $var wire  1 4" builder_csr_bankarray_csrbank0_src0_re $end
   $var wire 32 _! builder_csr_bankarray_csrbank0_src0_w [31:0] $end
   $var wire  1 5" builder_csr_bankarray_csrbank0_src0_we $end
   $var wire  1 ." builder_csr_bankarray_csrbank0_status_r $end
   $var wire  1 -" builder_csr_bankarray_csrbank0_status_re $end
   $var wire  1 ]* builder_csr_bankarray_csrbank0_status_w $end
   $var wire  1 W! builder_csr_bankarray_csrbank0_status_we $end
   $var wire 32 |! builder_csr_bankarray_csrbank0_tick_r [31:0] $end
   $var wire  1 D" builder_csr_bankarray_csrbank0_tick_re $end
   $var wire 32 T! builder_csr_bankarray_csrbank0_tick_w [31:0] $end
   $var wire  1 s! builder_csr_bankarray_csrbank0_tick_we $end
   $var wire 32 |! builder_csr_bankarray_csrbank1_bus_errors_r [31:0] $end
   $var wire  1 L" builder_csr_bankarray_csrbank1_bus_errors_re $end
   $var wire 32 / builder_csr_bankarray_csrbank1_bus_errors_w [31:0] $end
   $var wire  1 0 builder_csr_bankarray_csrbank1_bus_errors_we $end
   $var wire  2 0" builder_csr_bankarray_csrbank1_reset0_r [1:0] $end
   $var wire  1 H" builder_csr_bankarray_csrbank1_reset0_re $end
   $var wire  2 + builder_csr_bankarray_csrbank1_reset0_w [1:0] $end
   $var wire  1 I" builder_csr_bankarray_csrbank1_reset0_we $end
   $var wire 32 |! builder_csr_bankarray_csrbank1_scratch0_r [31:0] $end
   $var wire  1 J" builder_csr_bankarray_csrbank1_scratch0_re $end
   $var wire 32 - builder_csr_bankarray_csrbank1_scratch0_w [31:0] $end
   $var wire  1 K" builder_csr_bankarray_csrbank1_scratch0_we $end
   $var wire  1 M" builder_csr_bankarray_csrbank1_sel $end
   $var wire  1 ." builder_csr_bankarray_csrbank2_en0_r $end
   $var wire  1 X" builder_csr_bankarray_csrbank2_en0_re $end
   $var wire  1 3! builder_csr_bankarray_csrbank2_en0_w $end
   $var wire  1 Y" builder_csr_bankarray_csrbank2_en0_we $end
   $var wire  1 ." builder_csr_bankarray_csrbank2_ev_enable0_r $end
   $var wire  1 _" builder_csr_bankarray_csrbank2_ev_enable0_re $end
   $var wire  1 D! builder_csr_bankarray_csrbank2_ev_enable0_w $end
   $var wire  1 `" builder_csr_bankarray_csrbank2_ev_enable0_we $end
   $var wire  1 ." builder_csr_bankarray_csrbank2_ev_pending_r $end
   $var wire  1 ^" builder_csr_bankarray_csrbank2_ev_pending_re $end
   $var wire  1 <! builder_csr_bankarray_csrbank2_ev_pending_w $end
   $var wire  1 A! builder_csr_bankarray_csrbank2_ev_pending_we $end
   $var wire  1 ." builder_csr_bankarray_csrbank2_ev_status_r $end
   $var wire  1 ]" builder_csr_bankarray_csrbank2_ev_status_re $end
   $var wire  1 ;! builder_csr_bankarray_csrbank2_ev_status_w $end
   $var wire  1 ?! builder_csr_bankarray_csrbank2_ev_status_we $end
   $var wire 32 |! builder_csr_bankarray_csrbank2_load0_r [31:0] $end
   $var wire  1 T" builder_csr_bankarray_csrbank2_load0_re $end
   $var wire 32 /! builder_csr_bankarray_csrbank2_load0_w [31:0] $end
   $var wire  1 U" builder_csr_bankarray_csrbank2_load0_we $end
   $var wire 32 |! builder_csr_bankarray_csrbank2_reload0_r [31:0] $end
   $var wire  1 V" builder_csr_bankarray_csrbank2_reload0_re $end
   $var wire 32 1! builder_csr_bankarray_csrbank2_reload0_w [31:0] $end
   $var wire  1 W" builder_csr_bankarray_csrbank2_reload0_we $end
   $var wire  1 a" builder_csr_bankarray_csrbank2_sel $end
   $var wire  1 ." builder_csr_bankarray_csrbank2_update_value0_r $end
   $var wire  1 Z" builder_csr_bankarray_csrbank2_update_value0_re $end
   $var wire  1 5! builder_csr_bankarray_csrbank2_update_value0_w $end
   $var wire  1 [" builder_csr_bankarray_csrbank2_update_value0_we $end
   $var wire 32 |! builder_csr_bankarray_csrbank2_value_r [31:0] $end
   $var wire  1 \" builder_csr_bankarray_csrbank2_value_re $end
   $var wire 32 7! builder_csr_bankarray_csrbank2_value_w [31:0] $end
   $var wire  1 8! builder_csr_bankarray_csrbank2_value_we $end
   $var wire  2 0" builder_csr_bankarray_csrbank3_ev_enable0_r [1:0] $end
   $var wire  1 g" builder_csr_bankarray_csrbank3_ev_enable0_re $end
   $var wire  2 o builder_csr_bankarray_csrbank3_ev_enable0_w [1:0] $end
   $var wire  1 h" builder_csr_bankarray_csrbank3_ev_enable0_we $end
   $var wire  2 0" builder_csr_bankarray_csrbank3_ev_pending_r [1:0] $end
   $var wire  1 f" builder_csr_bankarray_csrbank3_ev_pending_re $end
   $var wire  2 i builder_csr_bankarray_csrbank3_ev_pending_w [1:0] $end
   $var wire  1 j builder_csr_bankarray_csrbank3_ev_pending_we $end
   $var wire  2 0" builder_csr_bankarray_csrbank3_ev_status_r [1:0] $end
   $var wire  1 e" builder_csr_bankarray_csrbank3_ev_status_re $end
   $var wire  2 f builder_csr_bankarray_csrbank3_ev_status_w [1:0] $end
   $var wire  1 g builder_csr_bankarray_csrbank3_ev_status_we $end
   $var wire  1 ." builder_csr_bankarray_csrbank3_rxempty_r $end
   $var wire  1 d" builder_csr_bankarray_csrbank3_rxempty_re $end
   $var wire  1 Z builder_csr_bankarray_csrbank3_rxempty_w $end
   $var wire  1 [ builder_csr_bankarray_csrbank3_rxempty_we $end
   $var wire  1 ." builder_csr_bankarray_csrbank3_rxfull_r $end
   $var wire  1 j" builder_csr_bankarray_csrbank3_rxfull_re $end
   $var wire  1 t builder_csr_bankarray_csrbank3_rxfull_w $end
   $var wire  1 u builder_csr_bankarray_csrbank3_rxfull_we $end
   $var wire  1 k" builder_csr_bankarray_csrbank3_sel $end
   $var wire  1 ." builder_csr_bankarray_csrbank3_txempty_r $end
   $var wire  1 i" builder_csr_bankarray_csrbank3_txempty_re $end
   $var wire  1 q builder_csr_bankarray_csrbank3_txempty_w $end
   $var wire  1 r builder_csr_bankarray_csrbank3_txempty_we $end
   $var wire  1 ." builder_csr_bankarray_csrbank3_txfull_r $end
   $var wire  1 c" builder_csr_bankarray_csrbank3_txfull_re $end
   $var wire  1 W builder_csr_bankarray_csrbank3_txfull_w $end
   $var wire  1 X builder_csr_bankarray_csrbank3_txfull_we $end
   $var wire  8 P" builder_csr_bankarray_dat_r [7:0] $end
   $var wire 14 z! builder_csr_bankarray_interface0_bank_bus_adr [13:0] $end
   $var wire 32 ," builder_csr_bankarray_interface0_bank_bus_dat_r [31:0] $end
   $var wire 32 |! builder_csr_bankarray_interface0_bank_bus_dat_w [31:0] $end
   $var wire  1 {! builder_csr_bankarray_interface0_bank_bus_we $end
   $var wire 14 z! builder_csr_bankarray_interface1_bank_bus_adr [13:0] $end
   $var wire 32 G" builder_csr_bankarray_interface1_bank_bus_dat_r [31:0] $end
   $var wire 32 |! builder_csr_bankarray_interface1_bank_bus_dat_w [31:0] $end
   $var wire  1 {! builder_csr_bankarray_interface1_bank_bus_we $end
   $var wire 14 z! builder_csr_bankarray_interface2_bank_bus_adr [13:0] $end
   $var wire 32 S" builder_csr_bankarray_interface2_bank_bus_dat_r [31:0] $end
   $var wire 32 |! builder_csr_bankarray_interface2_bank_bus_dat_w [31:0] $end
   $var wire  1 {! builder_csr_bankarray_interface2_bank_bus_we $end
   $var wire 14 z! builder_csr_bankarray_interface3_bank_bus_adr [13:0] $end
   $var wire 32 b" builder_csr_bankarray_interface3_bank_bus_dat_r [31:0] $end
   $var wire 32 |! builder_csr_bankarray_interface3_bank_bus_dat_w [31:0] $end
   $var wire  1 {! builder_csr_bankarray_interface3_bank_bus_we $end
   $var wire  1 Q" builder_csr_bankarray_sel $end
   $var wire  1 R" builder_csr_bankarray_sel_r $end
   $var wire 14 z! builder_csr_bankarray_sram_bus_adr [13:0] $end
   $var wire 32 N" builder_csr_bankarray_sram_bus_dat_r [31:0] $end
   $var wire 32 |! builder_csr_bankarray_sram_bus_dat_w [31:0] $end
   $var wire  1 {! builder_csr_bankarray_sram_bus_we $end
   $var wire 14 z! builder_csr_interconnect_adr [13:0] $end
   $var wire 32 }! builder_csr_interconnect_dat_r [31:0] $end
   $var wire 32 |! builder_csr_interconnect_dat_w [31:0] $end
   $var wire  1 {! builder_csr_interconnect_we $end
   $var wire  1 *" builder_done $end
   $var wire  1 2 builder_error $end
   $var wire  2 &" builder_grant [1:0] $end
   $var wire  3 %" builder_request [2:0] $end
   $var wire  1 $" builder_shared_ack $end
   $var wire 30 B builder_shared_adr [29:0] $end
   $var wire  2 # builder_shared_bte [1:0] $end
   $var wire  3 J builder_shared_cti [2:0] $end
   $var wire  1 #" builder_shared_cyc $end
   $var wire 32 6 builder_shared_dat_r [31:0] $end
   $var wire 32 C builder_shared_dat_w [31:0] $end
   $var wire  1 ]* builder_shared_err $end
   $var wire  4 E builder_shared_sel [3:0] $end
   $var wire  1 G builder_shared_stb $end
   $var wire  1 I builder_shared_we $end
   $var wire 14 z! builder_simsoc_adr [13:0] $end
   $var wire 32 }! builder_simsoc_dat_r [31:0] $end
   $var wire 32 |! builder_simsoc_dat_w [31:0] $end
   $var wire  1 u" builder_simsoc_next_state $end
   $var wire  2 q" builder_simsoc_resetinserter_next_state [1:0] $end
   $var wire  2 p" builder_simsoc_resetinserter_state [1:0] $end
   $var wire  1 t" builder_simsoc_state $end
   $var wire  1 {! builder_simsoc_we $end
   $var wire  1 "" builder_simsoc_wishbone_ack $end
   $var wire 30 B builder_simsoc_wishbone_adr [29:0] $end
   $var wire  2 # builder_simsoc_wishbone_bte [1:0] $end
   $var wire  3 J builder_simsoc_wishbone_cti [2:0] $end
   $var wire  1 !" builder_simsoc_wishbone_cyc $end
   $var wire 32 ~! builder_simsoc_wishbone_dat_r [31:0] $end
   $var wire 32 C builder_simsoc_wishbone_dat_w [31:0] $end
   $var wire  1 ]* builder_simsoc_wishbone_err $end
   $var wire  4 E builder_simsoc_wishbone_sel [3:0] $end
   $var wire  1 G builder_simsoc_wishbone_stb $end
   $var wire  1 I builder_simsoc_wishbone_we $end
   $var wire  1 m" builder_simsoc_wishbonedmareader_next_state $end
   $var wire  1 l" builder_simsoc_wishbonedmareader_state $end
   $var wire  3 '" builder_slave_sel [2:0] $end
   $var wire  3 (" builder_slave_sel_r [2:0] $end
   $var wire  1 )" builder_wait $end
   $var wire 32 x! main_base [31:0] $end
   $var wire  1 K! main_bus_ack $end
   $var wire 32 G! main_bus_adr [31:0] $end
   $var wire  2 ^* main_bus_bte [1:0] $end
   $var wire  3 _* main_bus_cti [2:0] $end
   $var wire  1 I! main_bus_cyc $end
   $var wire 32 6 main_bus_dat_r [31:0] $end
   $var wire 32 [* main_bus_dat_w [31:0] $end
   $var wire  1 ]* main_bus_err $end
   $var wire  1 2 main_bus_error $end
   $var wire 32 / main_bus_errors [31:0] $end
   $var wire  1 1 main_bus_errors_re $end
   $var wire 32 / main_bus_errors_status [31:0] $end
   $var wire  1 0 main_bus_errors_we $end
   $var wire  4 H! main_bus_sel [3:0] $end
   $var wire  1 J! main_bus_stb $end
   $var wire  1 L! main_bus_we $end
   $var wire  1 \! main_control_re $end
   $var wire  2 [! main_control_storage [1:0] $end
   $var wire 32 T! main_core_counter [31:0] $end
   $var wire 32 S! main_core_data [31:0] $end
   $var wire  1 ]* main_core_sink_first $end
   $var wire  1 O! main_core_sink_last $end
   $var wire 32 P! main_core_sink_payload_data [31:0] $end
   $var wire  1 N! main_core_sink_ready $end
   $var wire  1 M! main_core_sink_valid $end
   $var wire 32 R! main_core_source_payload_data [31:0] $end
   $var wire  1 Q! main_core_source_valid $end
   $var wire  1 * main_cpu_rst $end
   $var wire  1 ]* main_csrfield_busy $end
   $var wire  1 Y! main_csrfield_enable $end
   $var wire  1 Z! main_csrfield_reset $end
   $var wire 32 [* main_data [31:0] $end
   $var wire  1 v! main_data_re $end
   $var wire 32 [* main_data_status [31:0] $end
   $var wire  1 u! main_data_we $end
   $var wire  1 ? main_dbus_ack $end
   $var wire 30 ; main_dbus_adr [29:0] $end
   $var wire  2 ^* main_dbus_bte [1:0] $end
   $var wire  3 A main_dbus_cti [2:0] $end
   $var wire  1 > main_dbus_cyc $end
   $var wire 32 6 main_dbus_dat_r [31:0] $end
   $var wire 32 < main_dbus_dat_w [31:0] $end
   $var wire  1 ]* main_dbus_err $end
   $var wire  4 = main_dbus_sel [3:0] $end
   $var wire  1 > main_dbus_stb $end
   $var wire  1 @ main_dbus_we $end
   $var wire 32 V! main_dma_reader_data [31:0] $end
   $var wire 32 n" main_dma_reader_data_wishbonedmareader_next_value [31:0] $end
   $var wire  1 o" main_dma_reader_data_wishbonedmareader_next_value_ce $end
   $var wire  1 ]* main_dma_reader_sink_last $end
   $var wire 32 [* main_dma_reader_sink_payload_address [31:0] $end
   $var wire  1 U! main_dma_reader_sink_ready $end
   $var wire  1 ]* main_dma_reader_sink_valid $end
   $var wire  1 ]* main_dma_reader_source_first $end
   $var wire  1 O! main_dma_reader_source_last $end
   $var wire 32 P! main_dma_reader_source_payload_data [31:0] $end
   $var wire  1 N! main_dma_reader_source_ready $end
   $var wire  1 M! main_dma_reader_source_valid $end
   $var wire 32 [* main_dma_writer_sink_payload_address [31:0] $end
   $var wire 32 [* main_dma_writer_sink_payload_data [31:0] $end
   $var wire  1 K! main_dma_writer_sink_ready $end
   $var wire  1 ]* main_dma_writer_sink_valid $end
   $var wire  1 o! main_done_re $end
   $var wire  1 m! main_done_status $end
   $var wire  1 n! main_done_we $end
   $var wire  1 b! main_dst_re $end
   $var wire 32 a! main_dst_storage [31:0] $end
   $var wire  1 f! main_enable_re $end
   $var wire  1 e! main_enable_storage $end
   $var wire  1 w! main_fsm_reset $end
   $var wire  1 9 main_ibus_ack $end
   $var wire 30 5 main_ibus_adr [29:0] $end
   $var wire  2 ^* main_ibus_bte [1:0] $end
   $var wire  3 : main_ibus_cti [2:0] $end
   $var wire  1 7 main_ibus_cyc $end
   $var wire 32 6 main_ibus_dat_r [31:0] $end
   $var wire 32 [* main_ibus_dat_w [31:0] $end
   $var wire  1 ]* main_ibus_err $end
   $var wire  4 \* main_ibus_sel [3:0] $end
   $var wire  1 8 main_ibus_stb $end
   $var wire  1 ]* main_ibus_we $end
   $var wire  1 l! main_imm_re $end
   $var wire 32 k! main_imm_storage [31:0] $end
   $var wire  1 h! main_input_re $end
   $var wire 32 g! main_input_storage [31:0] $end
   $var wire  1 ^! main_instruction_re $end
   $var wire 32 ]! main_instruction_storage [31:0] $end
   $var wire  1 ( main_int_rst $end
   $var wire 32 4 main_interrupt [31:0] $end
   $var wire 32 y! main_length [31:0] $end
   $var wire  1 d! main_length_re $end
   $var wire 32 c! main_length_storage [31:0] $end
   $var wire 32 p! main_offset [31:0] $end
   $var wire  1 r! main_offset_re $end
   $var wire 32 r" main_offset_resetinserter_next_value [31:0] $end
   $var wire  1 s" main_offset_resetinserter_next_value_ce $end
   $var wire 32 p! main_offset_status [31:0] $end
   $var wire  1 q! main_offset_we $end
   $var wire  1 j! main_output_re $end
   $var wire 32 i! main_output_storage [31:0] $end
   $var wire 11 O main_ram_adr [10:0] $end
   $var wire  1 ]* main_ram_adr_burst $end
   $var wire  1 N main_ram_bus_ram_bus_ack $end
   $var wire 30 B main_ram_bus_ram_bus_adr [29:0] $end
   $var wire  2 # main_ram_bus_ram_bus_bte [1:0] $end
   $var wire  3 J main_ram_bus_ram_bus_cti [2:0] $end
   $var wire  1 M main_ram_bus_ram_bus_cyc $end
   $var wire 32 L main_ram_bus_ram_bus_dat_r [31:0] $end
   $var wire 32 C main_ram_bus_ram_bus_dat_w [31:0] $end
   $var wire  1 ]* main_ram_bus_ram_bus_err $end
   $var wire  4 E main_ram_bus_ram_bus_sel [3:0] $end
   $var wire  1 G main_ram_bus_ram_bus_stb $end
   $var wire  1 I main_ram_bus_ram_bus_we $end
   $var wire 32 L main_ram_dat_r [31:0] $end
   $var wire 32 C main_ram_dat_w [31:0] $end
   $var wire  4 P main_ram_we [3:0] $end
   $var wire  1 3 main_reset $end
   $var wire  1 , main_reset_re $end
   $var wire  2 + main_reset_storage [1:0] $end
   $var wire  1 . main_scratch_re $end
   $var wire 32 - main_scratch_storage [31:0] $end
   $var wire 15 K main_simsoc_adr [14:0] $end
   $var wire  1 ]* main_simsoc_adr_burst $end
   $var wire 32 D main_simsoc_dat_r [31:0] $end
   $var wire  1 H main_simsoc_ram_bus_ack $end
   $var wire 30 B main_simsoc_ram_bus_adr [29:0] $end
   $var wire  2 # main_simsoc_ram_bus_bte [1:0] $end
   $var wire  3 J main_simsoc_ram_bus_cti [2:0] $end
   $var wire  1 F main_simsoc_ram_bus_cyc $end
   $var wire 32 D main_simsoc_ram_bus_dat_r [31:0] $end
   $var wire 32 C main_simsoc_ram_bus_dat_w [31:0] $end
   $var wire  1 ]* main_simsoc_ram_bus_err $end
   $var wire  4 E main_simsoc_ram_bus_sel [3:0] $end
   $var wire  1 G main_simsoc_ram_bus_stb $end
   $var wire  1 I main_simsoc_ram_bus_we $end
   $var wire  1 Q main_sink_first $end
   $var wire  1 R main_sink_last $end
   $var wire  8 & main_sink_payload_data [7:0] $end
   $var wire  1 #* main_sink_ready $end
   $var wire  1 % main_sink_valid $end
   $var wire  1 ) main_soc_rst $end
   $var wire  1 ]* main_source_first $end
   $var wire  1 ]* main_source_last $end
   $var wire  8 '* main_source_payload_data [7:0] $end
   $var wire  1 ' main_source_ready $end
   $var wire  1 %* main_source_valid $end
   $var wire  1 `! main_src_re $end
   $var wire 32 _! main_src_storage [31:0] $end
   $var wire  1 X! main_status_re $end
   $var wire  1 ]* main_status_status $end
   $var wire  1 W! main_status_we $end
   $var wire  1 t! main_tick_re $end
   $var wire 32 T! main_tick_status [31:0] $end
   $var wire  1 s! main_tick_we $end
   $var wire  1 4! main_timer_en_re $end
   $var wire  1 3! main_timer_en_storage $end
   $var wire  1 E! main_timer_enable_re $end
   $var wire  1 D! main_timer_enable_storage $end
   $var wire  1 :! main_timer_irq $end
   $var wire  1 0! main_timer_load_re $end
   $var wire 32 /! main_timer_load_storage [31:0] $end
   $var wire  1 C! main_timer_pending_r $end
   $var wire  1 B! main_timer_pending_re $end
   $var wire  1 <! main_timer_pending_status $end
   $var wire  1 A! main_timer_pending_we $end
   $var wire  1 2! main_timer_reload_re $end
   $var wire 32 1! main_timer_reload_storage [31:0] $end
   $var wire  1 @! main_timer_status_re $end
   $var wire  1 ;! main_timer_status_status $end
   $var wire  1 ?! main_timer_status_we $end
   $var wire  1 6! main_timer_update_value_re $end
   $var wire  1 5! main_timer_update_value_storage $end
   $var wire 32 F! main_timer_value [31:0] $end
   $var wire  1 9! main_timer_value_re $end
   $var wire 32 7! main_timer_value_status [31:0] $end
   $var wire  1 8! main_timer_value_we $end
   $var wire  1 ;! main_timer_zero0 $end
   $var wire  1 <! main_timer_zero1 $end
   $var wire  1 D! main_timer_zero2 $end
   $var wire  1 =! main_timer_zero_clear $end
   $var wire  1 <! main_timer_zero_pending $end
   $var wire  1 ;! main_timer_zero_status $end
   $var wire  1 ;! main_timer_zero_trigger $end
   $var wire  1 >! main_timer_zero_trigger_d $end
   $var wire  1 p main_uart_enable_re $end
   $var wire  2 o main_uart_enable_storage [1:0] $end
   $var wire  1 ] main_uart_irq $end
   $var wire  2 l main_uart_pending_r [1:0] $end
   $var wire  1 k main_uart_pending_re $end
   $var wire  2 i main_uart_pending_status [1:0] $end
   $var wire  1 j main_uart_pending_we $end
   $var wire  1 b main_uart_rx0 $end
   $var wire  1 c main_uart_rx1 $end
   $var wire  1 n main_uart_rx2 $end
   $var wire  1 d main_uart_rx_clear $end
   $var wire  4 *! main_uart_rx_fifo_consume [3:0] $end
   $var wire  1 -! main_uart_rx_fifo_do_read $end
   $var wire  1 ]* main_uart_rx_fifo_fifo_in_first $end
   $var wire  1 ]* main_uart_rx_fifo_fifo_in_last $end
   $var wire  8 '* main_uart_rx_fifo_fifo_in_payload_data [7:0] $end
   $var wire  1 #! main_uart_rx_fifo_fifo_out_first $end
   $var wire  1 $! main_uart_rx_fifo_fifo_out_last $end
   $var wire  8 V main_uart_rx_fifo_fifo_out_payload_data [7:0] $end
   $var wire  5 (! main_uart_rx_fifo_level0 [4:0] $end
   $var wire  5 .! main_uart_rx_fifo_level1 [4:0] $end
   $var wire  4 )! main_uart_rx_fifo_produce [3:0] $end
   $var wire  4 *! main_uart_rx_fifo_rdport_adr [3:0] $end
   $var wire 10 '! main_uart_rx_fifo_rdport_dat_r [9:0] $end
   $var wire  1 -! main_uart_rx_fifo_rdport_re $end
   $var wire  1 d main_uart_rx_fifo_re $end
   $var wire  1 b main_uart_rx_fifo_readable $end
   $var wire  1 ]* main_uart_rx_fifo_replace $end
   $var wire  1 ]* main_uart_rx_fifo_sink_first $end
   $var wire  1 ]* main_uart_rx_fifo_sink_last $end
   $var wire  8 '* main_uart_rx_fifo_sink_payload_data [7:0] $end
   $var wire  1 ' main_uart_rx_fifo_sink_ready $end
   $var wire  1 %* main_uart_rx_fifo_sink_valid $end
   $var wire  1 #! main_uart_rx_fifo_source_first $end
   $var wire  1 $! main_uart_rx_fifo_source_last $end
   $var wire  8 V main_uart_rx_fifo_source_payload_data [7:0] $end
   $var wire  1 d main_uart_rx_fifo_source_ready $end
   $var wire  1 b main_uart_rx_fifo_source_valid $end
   $var wire 10 ** main_uart_rx_fifo_syncfifo_din [9:0] $end
   $var wire 10 '! main_uart_rx_fifo_syncfifo_dout [9:0] $end
   $var wire  1 %! main_uart_rx_fifo_syncfifo_re $end
   $var wire  1 &! main_uart_rx_fifo_syncfifo_readable $end
   $var wire  1 %* main_uart_rx_fifo_syncfifo_we $end
   $var wire  1 ' main_uart_rx_fifo_syncfifo_writable $end
   $var wire  4 +! main_uart_rx_fifo_wrport_adr [3:0] $end
   $var wire 10 ,! main_uart_rx_fifo_wrport_dat_r [9:0] $end
   $var wire 10 ** main_uart_rx_fifo_wrport_dat_w [9:0] $end
   $var wire  1 +* main_uart_rx_fifo_wrport_we $end
   $var wire  1 c main_uart_rx_pending $end
   $var wire  1 b main_uart_rx_status $end
   $var wire  1 b main_uart_rx_trigger $end
   $var wire  1 e main_uart_rx_trigger_d $end
   $var wire  1 \ main_uart_rxempty_re $end
   $var wire  1 Z main_uart_rxempty_status $end
   $var wire  1 [ main_uart_rxempty_we $end
   $var wire  1 v main_uart_rxfull_re $end
   $var wire  1 t main_uart_rxfull_status $end
   $var wire  1 u main_uart_rxfull_we $end
   $var wire  8 T main_uart_rxtx_r [7:0] $end
   $var wire  1 S main_uart_rxtx_re $end
   $var wire  8 V main_uart_rxtx_w [7:0] $end
   $var wire  1 U main_uart_rxtx_we $end
   $var wire  1 h main_uart_status_re $end
   $var wire  2 f main_uart_status_status [1:0] $end
   $var wire  1 g main_uart_status_we $end
   $var wire  1 ^ main_uart_tx0 $end
   $var wire  1 _ main_uart_tx1 $end
   $var wire  1 m main_uart_tx2 $end
   $var wire  1 ` main_uart_tx_clear $end
   $var wire  4 | main_uart_tx_fifo_consume [3:0] $end
   $var wire  1 )* main_uart_tx_fifo_do_read $end
   $var wire  1 ]* main_uart_tx_fifo_fifo_in_first $end
   $var wire  1 ]* main_uart_tx_fifo_fifo_in_last $end
   $var wire  8 T main_uart_tx_fifo_fifo_in_payload_data [7:0] $end
   $var wire  1 Q main_uart_tx_fifo_fifo_out_first $end
   $var wire  1 R main_uart_tx_fifo_fifo_out_last $end
   $var wire  8 & main_uart_tx_fifo_fifo_out_payload_data [7:0] $end
   $var wire  5 z main_uart_tx_fifo_level0 [4:0] $end
   $var wire  5 "! main_uart_tx_fifo_level1 [4:0] $end
   $var wire  4 { main_uart_tx_fifo_produce [3:0] $end
   $var wire  4 | main_uart_tx_fifo_rdport_adr [3:0] $end
   $var wire 10 y main_uart_tx_fifo_rdport_dat_r [9:0] $end
   $var wire  1 )* main_uart_tx_fifo_rdport_re $end
   $var wire  1 #* main_uart_tx_fifo_re $end
   $var wire  1 % main_uart_tx_fifo_readable $end
   $var wire  1 ]* main_uart_tx_fifo_replace $end
   $var wire  1 ]* main_uart_tx_fifo_sink_first $end
   $var wire  1 ]* main_uart_tx_fifo_sink_last $end
   $var wire  8 T main_uart_tx_fifo_sink_payload_data [7:0] $end
   $var wire  1 ^ main_uart_tx_fifo_sink_ready $end
   $var wire  1 S main_uart_tx_fifo_sink_valid $end
   $var wire  1 Q main_uart_tx_fifo_source_first $end
   $var wire  1 R main_uart_tx_fifo_source_last $end
   $var wire  8 & main_uart_tx_fifo_source_payload_data [7:0] $end
   $var wire  1 #* main_uart_tx_fifo_source_ready $end
   $var wire  1 % main_uart_tx_fifo_source_valid $end
   $var wire 10 x main_uart_tx_fifo_syncfifo_din [9:0] $end
   $var wire 10 y main_uart_tx_fifo_syncfifo_dout [9:0] $end
   $var wire  1 (* main_uart_tx_fifo_syncfifo_re $end
   $var wire  1 w main_uart_tx_fifo_syncfifo_readable $end
   $var wire  1 S main_uart_tx_fifo_syncfifo_we $end
   $var wire  1 ^ main_uart_tx_fifo_syncfifo_writable $end
   $var wire  4 } main_uart_tx_fifo_wrport_adr [3:0] $end
   $var wire 10 ~ main_uart_tx_fifo_wrport_dat_r [9:0] $end
   $var wire 10 x main_uart_tx_fifo_wrport_dat_w [9:0] $end
   $var wire  1 !! main_uart_tx_fifo_wrport_we $end
   $var wire  1 _ main_uart_tx_pending $end
   $var wire  1 ^ main_uart_tx_status $end
   $var wire  1 ^ main_uart_tx_trigger $end
   $var wire  1 a main_uart_tx_trigger_d $end
   $var wire  1 s main_uart_txempty_re $end
   $var wire  1 q main_uart_txempty_status $end
   $var wire  1 r main_uart_txempty_we $end
   $var wire  1 Y main_uart_txfull_re $end
   $var wire  1 W main_uart_txfull_status $end
   $var wire  1 X main_uart_txfull_we $end
   $var wire  1 ]* main_uart_uart_sink_first $end
   $var wire  1 ]* main_uart_uart_sink_last $end
   $var wire  8 '* main_uart_uart_sink_payload_data [7:0] $end
   $var wire  1 ' main_uart_uart_sink_ready $end
   $var wire  1 %* main_uart_uart_sink_valid $end
   $var wire  1 Q main_uart_uart_source_first $end
   $var wire  1 R main_uart_uart_source_last $end
   $var wire  8 & main_uart_uart_source_payload_data [7:0] $end
   $var wire  1 #* main_uart_uart_source_ready $end
   $var wire  1 % main_uart_uart_source_valid $end
   $var wire 32 [* main_vexriscv [31:0] $end
   $var wire  6 x" mem_adr0 [5:0] $end
   $var wire  1 !* por_clk $end
   $var wire 32 D rom_dat0 [31:0] $end
   $var wire  8 '* serial_sink_data [7:0] $end
   $var wire  1 ' serial_sink_ready $end
   $var wire  1 %* serial_sink_valid $end
   $var wire  8 & serial_source_data [7:0] $end
   $var wire  1 #* serial_source_ready $end
   $var wire  1 % serial_source_valid $end
   $var wire  1 Z* sim_trace $end
   $var wire 11 w" sram_adr0 [10:0] $end
   $var wire 10 y" storage[0] [9:0] $end
   $var wire 10 %# storage[10] [9:0] $end
   $var wire 10 &# storage[11] [9:0] $end
   $var wire 10 '# storage[12] [9:0] $end
   $var wire 10 (# storage[13] [9:0] $end
   $var wire 10 )# storage[14] [9:0] $end
   $var wire 10 *# storage[15] [9:0] $end
   $var wire 10 z" storage[1] [9:0] $end
   $var wire 10 {" storage[2] [9:0] $end
   $var wire 10 |" storage[3] [9:0] $end
   $var wire 10 }" storage[4] [9:0] $end
   $var wire 10 ~" storage[5] [9:0] $end
   $var wire 10 !# storage[6] [9:0] $end
   $var wire 10 "# storage[7] [9:0] $end
   $var wire 10 ## storage[8] [9:0] $end
   $var wire 10 $# storage[9] [9:0] $end
   $var wire 10 +# storage_1[0] [9:0] $end
   $var wire 10 5# storage_1[10] [9:0] $end
   $var wire 10 6# storage_1[11] [9:0] $end
   $var wire 10 7# storage_1[12] [9:0] $end
   $var wire 10 8# storage_1[13] [9:0] $end
   $var wire 10 9# storage_1[14] [9:0] $end
   $var wire 10 :# storage_1[15] [9:0] $end
   $var wire 10 ,# storage_1[1] [9:0] $end
   $var wire 10 -# storage_1[2] [9:0] $end
   $var wire 10 .# storage_1[3] [9:0] $end
   $var wire 10 /# storage_1[4] [9:0] $end
   $var wire 10 0# storage_1[5] [9:0] $end
   $var wire 10 1# storage_1[6] [9:0] $end
   $var wire 10 2# storage_1[7] [9:0] $end
   $var wire 10 3# storage_1[8] [9:0] $end
   $var wire 10 4# storage_1[9] [9:0] $end
   $var wire 10 ,! storage_1_dat0 [9:0] $end
   $var wire 10 '! storage_1_dat1 [9:0] $end
   $var wire 10 ~ storage_dat0 [9:0] $end
   $var wire 10 y storage_dat1 [9:0] $end
   $var wire  1 !* sys_clk $end
   $var wire  1 !* sys_clk_1 $end
   $var wire  1 ( sys_rst $end
   $scope module VexRiscv $end
    $var wire  2 a* AluBitwiseCtrlEnum_AND_1 [1:0] $end
    $var wire  2 `* AluBitwiseCtrlEnum_OR_1 [1:0] $end
    $var wire  2 ^* AluBitwiseCtrlEnum_XOR_1 [1:0] $end
    $var wire  2 ^* AluCtrlEnum_ADD_SUB [1:0] $end
    $var wire  2 a* AluCtrlEnum_BITWISE [1:0] $end
    $var wire  2 `* AluCtrlEnum_SLT_SLTU [1:0] $end
    $var wire  2 `* BranchCtrlEnum_B [1:0] $end
    $var wire  2 ^* BranchCtrlEnum_INC [1:0] $end
    $var wire  2 a* BranchCtrlEnum_JAL [1:0] $end
    $var wire  2 b* BranchCtrlEnum_JALR [1:0] $end
    $var wire 32 M$ BranchPlugin_branchExceptionPort_payload_badAddr [31:0] $end
    $var wire  4 s* BranchPlugin_branchExceptionPort_payload_code [3:0] $end
    $var wire  1 `% BranchPlugin_branchExceptionPort_valid $end
    $var wire  1 ]* BranchPlugin_inDebugNoFetchFlag $end
    $var wire 32 M$ BranchPlugin_jumpInterface_payload [31:0] $end
    $var wire  1 J% BranchPlugin_jumpInterface_valid $end
    $var wire  1 Z* CsrPlugin_allowEbreakException $end
    $var wire  1 Z* CsrPlugin_allowException $end
    $var wire  1 Z* CsrPlugin_allowInterrupts $end
    $var wire  1 ]* CsrPlugin_csrMapping_allowCsrSignal $end
    $var wire  1 c% CsrPlugin_csrMapping_hazardFree $end
    $var wire 32 a% CsrPlugin_csrMapping_readDataInit [31:0] $end
    $var wire 32 a% CsrPlugin_csrMapping_readDataSignal [31:0] $end
    $var wire 32 b% CsrPlugin_csrMapping_writeDataSignal [31:0] $end
    $var wire  1 <' CsrPlugin_exception $end
    $var wire  1 f% CsrPlugin_exceptionPendings_0 $end
    $var wire  1 g% CsrPlugin_exceptionPendings_1 $end
    $var wire  1 h% CsrPlugin_exceptionPendings_2 $end
    $var wire  1 i% CsrPlugin_exceptionPendings_3 $end
    $var wire 32 >' CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [31:0] $end
    $var wire  4 =' CsrPlugin_exceptionPortCtrl_exceptionContext_code [3:0] $end
    $var wire  2 b* CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilege [1:0] $end
    $var wire  2 b* CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped [1:0] $end
    $var wire  1 f% CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode $end
    $var wire  1 g% CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute $end
    $var wire  1 h% CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory $end
    $var wire  1 i% CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack $end
    $var wire  1 9' CsrPlugin_exceptionPortCtrl_exceptionValids_decode $end
    $var wire  1 :' CsrPlugin_exceptionPortCtrl_exceptionValids_execute $end
    $var wire  1 ;' CsrPlugin_exceptionPortCtrl_exceptionValids_memory $end
    $var wire  1 <' CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack $end
    $var wire  1 ]* CsrPlugin_forceMachineWire $end
    $var wire  1 8* CsrPlugin_hadException $end
    $var wire  1 2* CsrPlugin_inWfi $end
    $var wire  1 7* CsrPlugin_interruptJump $end
    $var wire  4 6* CsrPlugin_interrupt_code [3:0] $end
    $var wire  2 A' CsrPlugin_interrupt_targetPrivilege [1:0] $end
    $var wire  1 @' CsrPlugin_interrupt_valid $end
    $var wire 32 e% CsrPlugin_jumpInterface_payload [31:0] $end
    $var wire  1 d% CsrPlugin_jumpInterface_valid $end
    $var wire  1 ]* CsrPlugin_lastStageWasWfi $end
    $var wire  4 3' CsrPlugin_mcause_exceptionCode [3:0] $end
    $var wire  1 2' CsrPlugin_mcause_interrupt $end
    $var wire 64 5' CsrPlugin_mcycle [63:0] $end
    $var wire 32 (' CsrPlugin_mepc [31:0] $end
    $var wire  1 /' CsrPlugin_mie_MEIE $end
    $var wire  1 1' CsrPlugin_mie_MSIE $end
    $var wire  1 0' CsrPlugin_mie_MTIE $end
    $var wire 64 7' CsrPlugin_minstret [63:0] $end
    $var wire  1 ,' CsrPlugin_mip_MEIP $end
    $var wire  1 .' CsrPlugin_mip_MSIP $end
    $var wire  1 -' CsrPlugin_mip_MTIP $end
    $var wire  2 `* CsrPlugin_misa_base [1:0] $end
    $var wire 26 v* CsrPlugin_misa_extensions [25:0] $end
    $var wire  1 )' CsrPlugin_mstatus_MIE $end
    $var wire  1 *' CsrPlugin_mstatus_MPIE $end
    $var wire  2 +' CsrPlugin_mstatus_MPP [1:0] $end
    $var wire 32 4' CsrPlugin_mtval [31:0] $end
    $var wire 30 '' CsrPlugin_mtvec_base [29:0] $end
    $var wire  2 &' CsrPlugin_mtvec_mode [1:0] $end
    $var wire  1 H' CsrPlugin_pipelineLiberator_active $end
    $var wire  1 J' CsrPlugin_pipelineLiberator_done $end
    $var wire  1 E' CsrPlugin_pipelineLiberator_pcValids_0 $end
    $var wire  1 F' CsrPlugin_pipelineLiberator_pcValids_1 $end
    $var wire  1 G' CsrPlugin_pipelineLiberator_pcValids_2 $end
    $var wire  2 b* CsrPlugin_privilege [1:0] $end
    $var wire 32 x$ CsrPlugin_selfException_payload_badAddr [31:0] $end
    $var wire  4 l% CsrPlugin_selfException_payload_code [3:0] $end
    $var wire  1 k% CsrPlugin_selfException_valid $end
    $var wire  2 L' CsrPlugin_targetPrivilege [1:0] $end
    $var wire  1 ]* CsrPlugin_thirdPartyWake $end
    $var wire  4 M' CsrPlugin_trapCause [3:0] $end
    $var wire 30 O' CsrPlugin_xtvec_base [29:0] $end
    $var wire  2 N' CsrPlugin_xtvec_mode [1:0] $end
    $var wire 32 I# DBusCachedPlugin_exceptionBus_payload_badAddr [31:0] $end
    $var wire  4 ^% DBusCachedPlugin_exceptionBus_payload_code [3:0] $end
    $var wire  1 ]% DBusCachedPlugin_exceptionBus_valid $end
    $var wire  1 ]* DBusCachedPlugin_mmuBus_busy $end
    $var wire  1 ]* DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation $end
    $var wire  1 ;% DBusCachedPlugin_mmuBus_cmd_0_isStuck $end
    $var wire  1 D# DBusCachedPlugin_mmuBus_cmd_0_isValid $end
    $var wire 32 E# DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [31:0] $end
    $var wire  1 [% DBusCachedPlugin_mmuBus_end $end
    $var wire  1 Z* DBusCachedPlugin_mmuBus_rsp_allowExecute $end
    $var wire  1 Z* DBusCachedPlugin_mmuBus_rsp_allowRead $end
    $var wire  1 Z* DBusCachedPlugin_mmuBus_rsp_allowWrite $end
    $var wire  1 q* DBusCachedPlugin_mmuBus_rsp_bypassTranslation $end
    $var wire  1 ]* DBusCachedPlugin_mmuBus_rsp_exception $end
    $var wire  1 F# DBusCachedPlugin_mmuBus_rsp_isIoAccess $end
    $var wire  1 ]* DBusCachedPlugin_mmuBus_rsp_isPaging $end
    $var wire 32 E# DBusCachedPlugin_mmuBus_rsp_physicalAddress [31:0] $end
    $var wire  1 ]* DBusCachedPlugin_mmuBus_rsp_refilling $end
    $var wire 32 #% DBusCachedPlugin_redoBranch_payload [31:0] $end
    $var wire  1 \% DBusCachedPlugin_redoBranch_valid $end
    $var wire 32 L& DBusCachedPlugin_rspCounter [31:0] $end
    $var wire  2 a* EnvCtrlEnum_ECALL [1:0] $end
    $var wire  2 ^* EnvCtrlEnum_NONE [1:0] $end
    $var wire  2 `* EnvCtrlEnum_XRET [1:0] $end
    $var wire  1 k& HazardSimplePlugin_addr0Match $end
    $var wire  1 l& HazardSimplePlugin_addr1Match $end
    $var wire  1 c& HazardSimplePlugin_src0Hazard $end
    $var wire  1 d& HazardSimplePlugin_src1Hazard $end
    $var wire  5 i& HazardSimplePlugin_writeBackBuffer_payload_address [4:0] $end
    $var wire 32 j& HazardSimplePlugin_writeBackBuffer_payload_data [31:0] $end
    $var wire  1 h& HazardSimplePlugin_writeBackBuffer_valid $end
    $var wire  5 f& HazardSimplePlugin_writeBackWrites_payload_address [4:0] $end
    $var wire 32 g& HazardSimplePlugin_writeBackWrites_payload_data [31:0] $end
    $var wire  1 e& HazardSimplePlugin_writeBackWrites_valid $end
    $var wire  1 T# IBusCachedPlugin_cache_io_cpu_decode_cacheMiss $end
    $var wire 32 S# IBusCachedPlugin_cache_io_cpu_decode_data [31:0] $end
    $var wire  1 P# IBusCachedPlugin_cache_io_cpu_decode_error $end
    $var wire  1 ?# IBusCachedPlugin_cache_io_cpu_decode_isStuck $end
    $var wire  1 ]* IBusCachedPlugin_cache_io_cpu_decode_isUser $end
    $var wire  1 @# IBusCachedPlugin_cache_io_cpu_decode_isValid $end
    $var wire  1 R# IBusCachedPlugin_cache_io_cpu_decode_mmuException $end
    $var wire  1 Q# IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling $end
    $var wire 32 U# IBusCachedPlugin_cache_io_cpu_decode_physicalAddress [31:0] $end
    $var wire 32 O# IBusCachedPlugin_cache_io_cpu_fetch_data [31:0] $end
    $var wire  1 c* IBusCachedPlugin_cache_io_cpu_fetch_isRemoved $end
    $var wire  1 ?# IBusCachedPlugin_cache_io_cpu_fetch_isStuck $end
    $var wire  1 ># IBusCachedPlugin_cache_io_cpu_fetch_isValid $end
    $var wire 32 ,* IBusCachedPlugin_cache_io_cpu_fetch_physicalAddress [31:0] $end
    $var wire  1 A# IBusCachedPlugin_cache_io_cpu_fill_valid $end
    $var wire  1 N# IBusCachedPlugin_cache_io_cpu_prefetch_haltIt $end
    $var wire  1 =# IBusCachedPlugin_cache_io_cpu_prefetch_isValid $end
    $var wire  1 <# IBusCachedPlugin_cache_io_flush $end
    $var wire 32 W# IBusCachedPlugin_cache_io_mem_cmd_payload_address [31:0] $end
    $var wire  3 m* IBusCachedPlugin_cache_io_mem_cmd_payload_size [2:0] $end
    $var wire  1 V# IBusCachedPlugin_cache_io_mem_cmd_valid $end
    $var wire 32 Q% IBusCachedPlugin_decodeExceptionPort_payload_badAddr [31:0] $end
    $var wire  4 P% IBusCachedPlugin_decodeExceptionPort_payload_code [3:0] $end
    $var wire  1 O% IBusCachedPlugin_decodeExceptionPort_valid $end
    $var wire  1 |# IBusCachedPlugin_decodePrediction_cmd_hadBranch $end
    $var wire  1 J% IBusCachedPlugin_decodePrediction_rsp_wasWrong $end
    $var wire  1 m% IBusCachedPlugin_externalFlush $end
    $var wire  1 w% IBusCachedPlugin_fetchPc_booted $end
    $var wire  1 u% IBusCachedPlugin_fetchPc_corrected $end
    $var wire  1 r% IBusCachedPlugin_fetchPc_correction $end
    $var wire  1 s% IBusCachedPlugin_fetchPc_correctionReg $end
    $var wire  1 |% IBusCachedPlugin_fetchPc_flushed $end
    $var wire  1 x% IBusCachedPlugin_fetchPc_inc $end
    $var wire  1 t% IBusCachedPlugin_fetchPc_output_fire $end
    $var wire  1 t% IBusCachedPlugin_fetchPc_output_fire_1 $end
    $var wire 32 q% IBusCachedPlugin_fetchPc_output_payload [31:0] $end
    $var wire  1 p% IBusCachedPlugin_fetchPc_output_ready $end
    $var wire  1 =# IBusCachedPlugin_fetchPc_output_valid $end
    $var wire 32 q% IBusCachedPlugin_fetchPc_pc [31:0] $end
    $var wire 32 ,* IBusCachedPlugin_fetchPc_pcReg [31:0] $end
    $var wire  1 v% IBusCachedPlugin_fetchPc_pcRegPropagate $end
    $var wire 32 "% IBusCachedPlugin_fetchPc_redo_payload [31:0] $end
    $var wire  1 {% IBusCachedPlugin_fetchPc_redo_valid $end
    $var wire  1 F% IBusCachedPlugin_fetcherHalt $end
    $var wire  1 ]* IBusCachedPlugin_forceNoDecodeCond $end
    $var wire  1 '& IBusCachedPlugin_iBusRsp_flush $end
    $var wire  1 u* IBusCachedPlugin_iBusRsp_output_payload_isRvc $end
    $var wire 32 "% IBusCachedPlugin_iBusRsp_output_payload_pc [31:0] $end
    $var wire  1 t* IBusCachedPlugin_iBusRsp_output_payload_rsp_error $end
    $var wire 32 S# IBusCachedPlugin_iBusRsp_output_payload_rsp_inst [31:0] $end
    $var wire  1 %& IBusCachedPlugin_iBusRsp_output_ready $end
    $var wire  1 (% IBusCachedPlugin_iBusRsp_output_valid $end
    $var wire  1 (& IBusCachedPlugin_iBusRsp_readyForError $end
    $var wire  1 {% IBusCachedPlugin_iBusRsp_redoFetch $end
    $var wire  1 "& IBusCachedPlugin_iBusRsp_stages_0_halt $end
    $var wire 32 q% IBusCachedPlugin_iBusRsp_stages_0_input_payload [31:0] $end
    $var wire  1 p% IBusCachedPlugin_iBusRsp_stages_0_input_ready $end
    $var wire  1 =# IBusCachedPlugin_iBusRsp_stages_0_input_valid $end
    $var wire 32 q% IBusCachedPlugin_iBusRsp_stages_0_output_payload [31:0] $end
    $var wire  1 !& IBusCachedPlugin_iBusRsp_stages_0_output_ready $end
    $var wire  1 ~% IBusCachedPlugin_iBusRsp_stages_0_output_valid $end
    $var wire  1 ]* IBusCachedPlugin_iBusRsp_stages_1_halt $end
    $var wire 32 ,* IBusCachedPlugin_iBusRsp_stages_1_input_payload [31:0] $end
    $var wire  1 !& IBusCachedPlugin_iBusRsp_stages_1_input_ready $end
    $var wire  1 #& IBusCachedPlugin_iBusRsp_stages_1_input_valid $end
    $var wire 32 "% IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload [31:0] $end
    $var wire  1 !& IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready $end
    $var wire  1 $& IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid $end
    $var wire 32 ,* IBusCachedPlugin_iBusRsp_stages_1_output_payload [31:0] $end
    $var wire  1 !& IBusCachedPlugin_iBusRsp_stages_1_output_ready $end
    $var wire  1 #& IBusCachedPlugin_iBusRsp_stages_1_output_valid $end
    $var wire  1 && IBusCachedPlugin_iBusRsp_stages_2_halt $end
    $var wire 32 "% IBusCachedPlugin_iBusRsp_stages_2_input_payload [31:0] $end
    $var wire  1 !& IBusCachedPlugin_iBusRsp_stages_2_input_ready $end
    $var wire  1 $& IBusCachedPlugin_iBusRsp_stages_2_input_valid $end
    $var wire 32 "% IBusCachedPlugin_iBusRsp_stages_2_output_payload [31:0] $end
    $var wire  1 %& IBusCachedPlugin_iBusRsp_stages_2_output_ready $end
    $var wire  1 (% IBusCachedPlugin_iBusRsp_stages_2_output_valid $end
    $var wire  1 G% IBusCachedPlugin_incomingInstruction $end
    $var wire  1 +& IBusCachedPlugin_injector_nextPcCalc_valids_0 $end
    $var wire  1 K% IBusCachedPlugin_injector_nextPcCalc_valids_1 $end
    $var wire  1 L% IBusCachedPlugin_injector_nextPcCalc_valids_2 $end
    $var wire  1 M% IBusCachedPlugin_injector_nextPcCalc_valids_3 $end
    $var wire  1 N% IBusCachedPlugin_injector_nextPcCalc_valids_4 $end
    $var wire 32 o% IBusCachedPlugin_jump_pcLoad_payload [31:0] $end
    $var wire  1 n% IBusCachedPlugin_jump_pcLoad_valid $end
    $var wire  1 ]* IBusCachedPlugin_mmuBus_busy $end
    $var wire  1 ]* IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation $end
    $var wire  1 ?# IBusCachedPlugin_mmuBus_cmd_0_isStuck $end
    $var wire  1 ># IBusCachedPlugin_mmuBus_cmd_0_isValid $end
    $var wire 32 ,* IBusCachedPlugin_mmuBus_cmd_0_virtualAddress [31:0] $end
    $var wire  1 R% IBusCachedPlugin_mmuBus_end $end
    $var wire  1 Z* IBusCachedPlugin_mmuBus_rsp_allowExecute $end
    $var wire  1 Z* IBusCachedPlugin_mmuBus_rsp_allowRead $end
    $var wire  1 Z* IBusCachedPlugin_mmuBus_rsp_allowWrite $end
    $var wire  1 o* IBusCachedPlugin_mmuBus_rsp_bypassTranslation $end
    $var wire  1 ]* IBusCachedPlugin_mmuBus_rsp_exception $end
    $var wire  1 1* IBusCachedPlugin_mmuBus_rsp_isIoAccess $end
    $var wire  1 ]* IBusCachedPlugin_mmuBus_rsp_isPaging $end
    $var wire 32 ,* IBusCachedPlugin_mmuBus_rsp_physicalAddress [31:0] $end
    $var wire  1 ]* IBusCachedPlugin_mmuBus_rsp_refilling $end
    $var wire  1 K% IBusCachedPlugin_pcValids_0 $end
    $var wire  1 L% IBusCachedPlugin_pcValids_1 $end
    $var wire  1 M% IBusCachedPlugin_pcValids_2 $end
    $var wire  1 N% IBusCachedPlugin_pcValids_3 $end
    $var wire 32 I% IBusCachedPlugin_predictionJumpInterface_payload [31:0] $end
    $var wire  1 H% IBusCachedPlugin_predictionJumpInterface_valid $end
    $var wire 32 2& IBusCachedPlugin_rspCounter [31:0] $end
    $var wire  1 ]* IBusCachedPlugin_rsp_iBusRspOutputHalt $end
    $var wire  1 ]* IBusCachedPlugin_rsp_issueDetected $end
    $var wire  1 ~$ IBusCachedPlugin_rsp_issueDetected_1 $end
    $var wire  1 }$ IBusCachedPlugin_rsp_issueDetected_2 $end
    $var wire  1 |$ IBusCachedPlugin_rsp_issueDetected_3 $end
    $var wire  1 {$ IBusCachedPlugin_rsp_issueDetected_4 $end
    $var wire  1 5& IBusCachedPlugin_rsp_redoFetch $end
    $var wire  1 ]* IBusCachedPlugin_s0_tightlyCoupledHit $end
    $var wire  1 3& IBusCachedPlugin_s1_tightlyCoupledHit $end
    $var wire  1 4& IBusCachedPlugin_s2_tightlyCoupledHit $end
    $var wire 32 9* RegFilePlugin_regFile[0] [31:0] $end
    $var wire 32 C* RegFilePlugin_regFile[10] [31:0] $end
    $var wire 32 D* RegFilePlugin_regFile[11] [31:0] $end
    $var wire 32 E* RegFilePlugin_regFile[12] [31:0] $end
    $var wire 32 F* RegFilePlugin_regFile[13] [31:0] $end
    $var wire 32 G* RegFilePlugin_regFile[14] [31:0] $end
    $var wire 32 H* RegFilePlugin_regFile[15] [31:0] $end
    $var wire 32 I* RegFilePlugin_regFile[16] [31:0] $end
    $var wire 32 J* RegFilePlugin_regFile[17] [31:0] $end
    $var wire 32 K* RegFilePlugin_regFile[18] [31:0] $end
    $var wire 32 L* RegFilePlugin_regFile[19] [31:0] $end
    $var wire 32 :* RegFilePlugin_regFile[1] [31:0] $end
    $var wire 32 M* RegFilePlugin_regFile[20] [31:0] $end
    $var wire 32 N* RegFilePlugin_regFile[21] [31:0] $end
    $var wire 32 O* RegFilePlugin_regFile[22] [31:0] $end
    $var wire 32 P* RegFilePlugin_regFile[23] [31:0] $end
    $var wire 32 Q* RegFilePlugin_regFile[24] [31:0] $end
    $var wire 32 R* RegFilePlugin_regFile[25] [31:0] $end
    $var wire 32 S* RegFilePlugin_regFile[26] [31:0] $end
    $var wire 32 T* RegFilePlugin_regFile[27] [31:0] $end
    $var wire 32 U* RegFilePlugin_regFile[28] [31:0] $end
    $var wire 32 V* RegFilePlugin_regFile[29] [31:0] $end
    $var wire 32 ;* RegFilePlugin_regFile[2] [31:0] $end
    $var wire 32 W* RegFilePlugin_regFile[30] [31:0] $end
    $var wire 32 X* RegFilePlugin_regFile[31] [31:0] $end
    $var wire 32 <* RegFilePlugin_regFile[3] [31:0] $end
    $var wire 32 =* RegFilePlugin_regFile[4] [31:0] $end
    $var wire 32 >* RegFilePlugin_regFile[5] [31:0] $end
    $var wire 32 ?* RegFilePlugin_regFile[6] [31:0] $end
    $var wire 32 @* RegFilePlugin_regFile[7] [31:0] $end
    $var wire 32 A* RegFilePlugin_regFile[8] [31:0] $end
    $var wire 32 B* RegFilePlugin_regFile[9] [31:0] $end
    $var wire  2 ^* ShiftCtrlEnum_DISABLE_1 [1:0] $end
    $var wire  2 `* ShiftCtrlEnum_SLL_1 [1:0] $end
    $var wire  2 b* ShiftCtrlEnum_SRA_1 [1:0] $end
    $var wire  2 a* ShiftCtrlEnum_SRL_1 [1:0] $end
    $var wire  2 `* Src1CtrlEnum_IMU [1:0] $end
    $var wire  2 a* Src1CtrlEnum_PC_INCREMENT [1:0] $end
    $var wire  2 ^* Src1CtrlEnum_RS [1:0] $end
    $var wire  2 b* Src1CtrlEnum_URS1 [1:0] $end
    $var wire  2 `* Src2CtrlEnum_IMI [1:0] $end
    $var wire  2 a* Src2CtrlEnum_IMS [1:0] $end
    $var wire  2 b* Src2CtrlEnum_PC [1:0] $end
    $var wire  2 ^* Src2CtrlEnum_RS [1:0] $end
    $var wire  1 !* clk $end
    $var wire  1 d% contextSwitching $end
    $var wire  1 ? dBusWishbone_ACK $end
    $var wire 30 ; dBusWishbone_ADR [29:0] $end
    $var wire  2 ^* dBusWishbone_BTE [1:0] $end
    $var wire  3 A dBusWishbone_CTI [2:0] $end
    $var wire  1 > dBusWishbone_CYC $end
    $var wire 32 6 dBusWishbone_DAT_MISO [31:0] $end
    $var wire 32 Z% dBusWishbone_DAT_MISO_regNext [31:0] $end
    $var wire 32 < dBusWishbone_DAT_MOSI [31:0] $end
    $var wire  1 ]* dBusWishbone_ERR $end
    $var wire  4 = dBusWishbone_SEL [3:0] $end
    $var wire  1 > dBusWishbone_STB $end
    $var wire  1 @ dBusWishbone_WE $end
    $var wire 32 U% dBus_cmd_payload_address [31:0] $end
