[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ConstExpand/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 144
LIB: work
FILE: ${SURELOG_DIR}/tests/ConstExpand/dut.sv
n<> u<143> t<Top_level_rule> c<1> l<1:1> el<18:1>
  n<> u<1> t<Null_rule> p<143> s<142> l<1:1>
  n<> u<142> t<Source_text> p<143> c<141> l<1:1> el<15:10>
    n<> u<141> t<Description> p<142> c<140> l<1:1> el<15:10>
      n<> u<140> t<Module_declaration> p<141> c<14> l<1:1> el<15:10>
        n<> u<14> t<Module_ansi_header> p<140> c<2> s<40> l<1:1> el<1:26>
          n<module> u<2> t<Module_keyword> p<14> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<14> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<14> s<13> l<1:11> el<1:11>
          n<> u<13> t<Port_declaration_list> p<14> c<12> l<1:11> el<1:25>
            n<> u<12> t<Ansi_port_declaration> p<13> c<10> l<1:12> el<1:24>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<1:12> el<1:22>
                n<> u<5> t<PortDir_Out> p<10> s<9> l<1:12> el<1:18>
                n<> u<9> t<Net_port_type> p<10> c<8> l<1:19> el<1:22>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<1:19> el<1:22>
                    n<> u<7> t<Data_type> p<8> c<6> l<1:19> el<1:22>
                      n<> u<6> t<IntegerAtomType_Int> p<7> l<1:19> el<1:22>
              n<o> u<11> t<STRING_CONST> p<12> l<1:23> el<1:24>
        n<> u<40> t<Non_port_module_item> p<140> c<39> s<66> l<2:4> el<5:29>
          n<> u<39> t<Module_or_generate_item> p<40> c<38> l<2:4> el<5:29>
            n<> u<38> t<Module_common_item> p<39> c<37> l<2:4> el<5:29>
              n<> u<37> t<Module_or_generate_item_declaration> p<38> c<36> l<2:4> el<5:29>
                n<> u<36> t<Package_or_generate_item_declaration> p<37> c<35> l<2:4> el<5:29>
                  n<> u<35> t<Data_declaration> p<36> c<34> l<2:4> el<5:29>
                    n<> u<34> t<Type_declaration> p<35> c<32> l<2:4> el<5:29>
                      n<> u<32> t<Data_type> p<34> c<16> s<33> l<2:12> el<5:5>
                        n<> u<16> t<Struct_union> p<32> c<15> s<17> l<2:12> el<2:18>
                          n<> u<15> t<Struct_keyword> p<16> l<2:12> el<2:18>
                        n<> u<17> t<Packed_keyword> p<32> s<24> l<2:19> el<2:25>
                        n<> u<24> t<Struct_union_member> p<32> c<20> s<31> l<3:7> el<3:21>
                          n<> u<20> t<Data_type_or_void> p<24> c<19> s<23> l<3:7> el<3:10>
                            n<> u<19> t<Data_type> p<20> c<18> l<3:7> el<3:10>
                              n<> u<18> t<IntegerAtomType_Int> p<19> l<3:7> el<3:10>
                          n<> u<23> t<Variable_decl_assignment_list> p<24> c<22> l<3:11> el<3:20>
                            n<> u<22> t<Variable_decl_assignment> p<23> c<21> l<3:11> el<3:20>
                              n<operand_a> u<21> t<STRING_CONST> p<22> l<3:11> el<3:20>
                        n<> u<31> t<Struct_union_member> p<32> c<27> l<4:7> el<4:18>
                          n<> u<27> t<Data_type_or_void> p<31> c<26> s<30> l<4:7> el<4:10>
                            n<> u<26> t<Data_type> p<27> c<25> l<4:7> el<4:10>
                              n<> u<25> t<IntegerAtomType_Int> p<26> l<4:7> el<4:10>
                          n<> u<30> t<Variable_decl_assignment_list> p<31> c<29> l<4:11> el<4:17>
                            n<> u<29> t<Variable_decl_assignment> p<30> c<28> l<4:11> el<4:17>
                              n<unused> u<28> t<STRING_CONST> p<29> l<4:11> el<4:17>
                      n<mac_bignum_operation_t> u<33> t<STRING_CONST> p<34> l<5:6> el<5:28>
        n<> u<66> t<Non_port_module_item> p<140> c<65> s<138> l<7:4> el<7:71>
          n<> u<65> t<Module_or_generate_item> p<66> c<64> l<7:4> el<7:71>
            n<> u<64> t<Module_common_item> p<65> c<63> l<7:4> el<7:71>
              n<> u<63> t<Module_or_generate_item_declaration> p<64> c<62> l<7:4> el<7:71>
                n<> u<62> t<Package_or_generate_item_declaration> p<63> c<61> l<7:4> el<7:71>
                  n<> u<61> t<Net_declaration> p<62> c<41> l<7:4> el<7:71>
                    n<mac_bignum_operation_t> u<41> t<STRING_CONST> p<61> s<60> l<7:4> el<7:26>
                    n<> u<60> t<Net_decl_assignment_list> p<61> c<59> l<7:27> el<7:70>
                      n<> u<59> t<Net_decl_assignment> p<60> c<42> l<7:27> el<7:70>
                        n<operation_i> u<42> t<STRING_CONST> p<59> s<58> l<7:27> el<7:38>
                        n<> u<58> t<Expression> p<59> c<57> l<7:41> el<7:70>
                          n<> u<57> t<Primary> p<58> c<56> l<7:41> el<7:70>
                            n<> u<56> t<Assignment_pattern_expression> p<57> c<55> l<7:41> el<7:70>
                              n<> u<55> t<Assignment_pattern> p<56> c<44> l<7:41> el<7:70>
                                n<> u<44> t<Structure_pattern_key> p<55> c<43> s<48> l<7:43> el<7:52>
                                  n<operand_a> u<43> t<STRING_CONST> p<44> l<7:43> el<7:52>
                                n<> u<48> t<Expression> p<55> c<47> s<50> l<7:54> el<7:56>
                                  n<> u<47> t<Primary> p<48> c<46> l<7:54> el<7:56>
                                    n<> u<46> t<Primary_literal> p<47> c<45> l<7:54> el<7:56>
                                      n<> u<45> t<Number_Tick1> p<46> l<7:54> el<7:56>
                                n<> u<50> t<Structure_pattern_key> p<55> c<49> s<54> l<7:58> el<7:65>
                                  n<> u<49> t<Assignment_pattern_key> p<50> l<7:58> el<7:65>
                                n<> u<54> t<Expression> p<55> c<53> l<7:67> el<7:69>
                                  n<> u<53> t<Primary> p<54> c<52> l<7:67> el<7:69>
                                    n<> u<52> t<Primary_literal> p<53> c<51> l<7:67> el<7:69>
                                      n<> u<51> t<Number_Tick0> p<52> l<7:67> el<7:69>
        n<> u<138> t<Non_port_module_item> p<140> c<137> s<139> l<9:4> el<14:7>
          n<> u<137> t<Module_or_generate_item> p<138> c<136> l<9:4> el<14:7>
            n<> u<136> t<Module_common_item> p<137> c<135> l<9:4> el<14:7>
              n<> u<135> t<Always_construct> p<136> c<67> l<9:4> el<14:7>
                n<> u<67> t<ALWAYS_COMB> p<135> s<134> l<9:4> el<9:15>
                n<> u<134> t<Statement> p<135> c<133> l<9:16> el<14:7>
                  n<> u<133> t<Statement_item> p<134> c<132> l<9:16> el<14:7>
                    n<> u<132> t<Seq_block> p<133> c<130> l<9:16> el<14:7>
                      n<> u<130> t<Statement_or_null> p<132> c<129> s<131> l<10:7> el<13:14>
                        n<> u<129> t<Statement> p<130> c<128> l<10:7> el<13:14>
                          n<> u<128> t<Statement_item> p<129> c<127> l<10:7> el<13:14>
                            n<> u<127> t<Case_statement> p<128> c<69> l<10:7> el<13:14>
                              n<> u<69> t<Unique_priority> p<127> c<68> s<71> l<10:7> el<10:13>
                                n<> u<68> t<UNIQUE> p<69> l<10:7> el<10:13>
                              n<> u<71> t<Case_keyword> p<127> c<70> s<75> l<10:14> el<10:18>
                                n<> u<70> t<CASE> p<71> l<10:14> el<10:18>
                              n<> u<75> t<Expression> p<127> c<74> s<109> l<10:20> el<10:21>
                                n<> u<74> t<Primary> p<75> c<73> l<10:20> el<10:21>
                                  n<> u<73> t<Primary_literal> p<74> c<72> l<10:20> el<10:21>
                                    n<0> u<72> t<INT_CONST> p<73> l<10:20> el<10:21>
                              n<> u<109> t<Case_item> p<127> c<79> s<125> l<11:10> el<11:46>
                                n<> u<79> t<Expression> p<109> c<78> s<108> l<11:10> el<11:11>
                                  n<> u<78> t<Primary> p<79> c<77> l<11:10> el<11:11>
                                    n<> u<77> t<Primary_literal> p<78> c<76> l<11:10> el<11:11>
                                      n<0> u<76> t<INT_CONST> p<77> l<11:10> el<11:11>
                                n<> u<108> t<Statement_or_null> p<109> c<107> l<11:13> el<11:46>
                                  n<> u<107> t<Statement> p<108> c<106> l<11:13> el<11:46>
                                    n<> u<106> t<Statement_item> p<107> c<105> l<11:13> el<11:46>
                                      n<> u<105> t<Blocking_assignment> p<106> c<104> l<11:13> el<11:45>
                                        n<> u<104> t<Operator_assignment> p<105> c<84> l<11:13> el<11:45>
                                          n<> u<84> t<Variable_lvalue> p<104> c<81> s<85> l<11:13> el<11:14>
                                            n<> u<81> t<Ps_or_hierarchical_identifier> p<84> c<80> s<83> l<11:13> el<11:14>
                                              n<o> u<80> t<STRING_CONST> p<81> l<11:13> el<11:14>
                                            n<> u<83> t<Select> p<84> c<82> l<11:15> el<11:15>
                                              n<> u<82> t<Bit_select> p<83> l<11:15> el<11:15>
                                          n<> u<85> t<AssignOp_Assign> p<104> s<103> l<11:15> el<11:16>
                                          n<> u<103> t<Expression> p<104> c<102> l<11:17> el<11:45>
                                            n<> u<102> t<Primary> p<103> c<101> l<11:17> el<11:45>
                                              n<> u<101> t<Complex_func_call> p<102> c<86> l<11:17> el<11:45>
                                                n<operation_i> u<86> t<STRING_CONST> p<101> s<87> l<11:17> el<11:28>
                                                n<operand_a> u<87> t<STRING_CONST> p<101> s<100> l<11:29> el<11:38>
                                                n<> u<100> t<Select> p<101> c<88> l<11:38> el<11:45>
                                                  n<> u<88> t<Bit_select> p<100> s<99> l<11:38> el<11:38>
                                                  n<> u<99> t<Part_select_range> p<100> c<98> l<11:39> el<11:44>
                                                    n<> u<98> t<Indexed_range> p<99> c<92> l<11:39> el<11:44>
                                                      n<> u<92> t<Expression> p<98> c<91> s<93> l<11:39> el<11:40>
                                                        n<> u<91> t<Primary> p<92> c<90> l<11:39> el<11:40>
                                                          n<> u<90> t<Primary_literal> p<91> c<89> l<11:39> el<11:40>
                                                            n<0> u<89> t<INT_CONST> p<90> l<11:39> el<11:40>
                                                      n<> u<93> t<IncPartSelectOp> p<98> s<97> l<11:40> el<11:42>
                                                      n<> u<97> t<Constant_expression> p<98> c<96> l<11:42> el<11:44>
                                                        n<> u<96> t<Constant_primary> p<97> c<95> l<11:42> el<11:44>
                                                          n<> u<95> t<Primary_literal> p<96> c<94> l<11:42> el<11:44>
                                                            n<32> u<94> t<INT_CONST> p<95> l<11:42> el<11:44>
                              n<> u<125> t<Case_item> p<127> c<124> s<126> l<12:10> el<12:26>
                                n<> u<124> t<Statement_or_null> p<125> c<123> l<12:19> el<12:26>
                                  n<> u<123> t<Statement> p<124> c<122> l<12:19> el<12:26>
                                    n<> u<122> t<Statement_item> p<123> c<121> l<12:19> el<12:26>
                                      n<> u<121> t<Blocking_assignment> p<122> c<120> l<12:19> el<12:25>
                                        n<> u<120> t<Operator_assignment> p<121> c<114> l<12:19> el<12:25>
                                          n<> u<114> t<Variable_lvalue> p<120> c<111> s<115> l<12:19> el<12:20>
                                            n<> u<111> t<Ps_or_hierarchical_identifier> p<114> c<110> s<113> l<12:19> el<12:20>
                                              n<o> u<110> t<STRING_CONST> p<111> l<12:19> el<12:20>
                                            n<> u<113> t<Select> p<114> c<112> l<12:21> el<12:21>
                                              n<> u<112> t<Bit_select> p<113> l<12:21> el<12:21>
                                          n<> u<115> t<AssignOp_Assign> p<120> s<119> l<12:21> el<12:22>
                                          n<> u<119> t<Expression> p<120> c<118> l<12:23> el<12:25>
                                            n<> u<118> t<Primary> p<119> c<117> l<12:23> el<12:25>
                                              n<> u<117> t<Primary_literal> p<118> c<116> l<12:23> el<12:25>
                                                n<> u<116> t<Number_Tick0> p<117> l<12:23> el<12:25>
                              n<> u<126> t<ENDCASE> p<127> l<13:7> el<13:14>
                      n<> u<131> t<END> p<132> l<14:4> el<14:7>
        n<> u<139> t<ENDMODULE> p<140> l<15:1> el<15:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstExpand/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ConstExpand/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             2
Begin                                                  1
CaseItem                                               2
CaseStmt                                               1
Constant                                               5
Design                                                 1
HierPath                                               1
Identifier                                             2
IndexedPartSelect                                      1
IntTypespec                                            4
IntVar                                                 1
Module                                                 1
ModuleTypespec                                         1
Port                                                   1
RefObj                                                 3
RefTypespec                                            6
SourceFile                                             1
StructNet                                              1
StructTypespec                                         1
TypedefTypespec                                        1
TypespecMember                                         2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ConstExpand/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/ConstExpand/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
    |vpiName:work@top
  |vpiVariables:
  \_IntVar: (work@top.o), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:22
      |vpiParent:
      \_IntVar: (work@top.o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: 
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_TypedefTypespec: (mac_bignum_operation_t), line:5:6, endln:5:28
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
    |vpiName:
    \_Identifier: (mac_bignum_operation_t)
      |vpiParent:
      \_TypedefTypespec: (mac_bignum_operation_t), line:5:6, endln:5:28
      |vpiName:mac_bignum_operation_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.mac_bignum_operation_t), line:2:12, endln:5:5
      |vpiParent:
      \_TypedefTypespec: (mac_bignum_operation_t), line:5:6, endln:5:28
      |vpiFullName:work@top.mac_bignum_operation_t
      |vpiActual:
      \_StructTypespec: , line:2:12, endln:5:5
  |vpiTypedef:
  \_StructTypespec: , line:2:12, endln:5:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (operand_a), line:3:11, endln:3:20
      |vpiParent:
      \_StructTypespec: , line:2:12, endln:5:5
      |vpiName:operand_a
      |vpiTypespec:
      \_RefTypespec: (work@top.operand_a), line:3:7, endln:3:10
        |vpiParent:
        \_TypespecMember: (operand_a), line:3:11, endln:3:20
        |vpiFullName:work@top.operand_a
        |vpiActual:
        \_IntTypespec: 
    |vpiTypespecMember:
    \_TypespecMember: (unused), line:4:11, endln:4:17
      |vpiParent:
      \_StructTypespec: , line:2:12, endln:5:5
      |vpiName:unused
      |vpiTypespec:
      \_RefTypespec: (work@top.unused), line:4:7, endln:4:10
        |vpiParent:
        \_TypespecMember: (unused), line:4:11, endln:4:17
        |vpiFullName:work@top.unused
        |vpiActual:
        \_IntTypespec: 
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_TypedefTypespec: (mac_bignum_operation_t), line:5:6, endln:5:28
  |vpiImportTypespec:
  \_StructTypespec: , line:2:12, endln:5:5
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntVar: (work@top.o), line:1:23, endln:1:24
  |vpiImportTypespec:
  \_StructNet: (work@top.operation_i), line:7:27, endln:7:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
    |vpiTypespec:
    \_RefTypespec: (work@top.operation_i.mac_bignum_operation_t), line:7:4, endln:7:26
      |vpiParent:
      \_StructNet: (work@top.operation_i), line:7:27, endln:7:38
      |vpiName:mac_bignum_operation_t
      |vpiFullName:work@top.operation_i.mac_bignum_operation_t
      |vpiActual:
      \_TypedefTypespec: (mac_bignum_operation_t), line:5:6, endln:5:28
    |vpiName:operation_i
    |vpiFullName:work@top.operation_i
  |vpiDefName:work@top
  |vpiNet:
  \_StructNet: (work@top.operation_i), line:7:27, endln:7:38
  |vpiPort:
  \_Port: (o), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:22
      |vpiParent:
      \_Port: (o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: 
  |vpiProcess:
  \_Always: , line:9:4, endln:14:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
    |vpiStmt:
    \_Begin: (work@top), line:9:16, endln:14:7
      |vpiParent:
      \_Always: , line:9:4, endln:14:7
      |vpiFullName:work@top
      |vpiImportTypespec:
      \_LogicNet: (work@top.operand_a), line:11:29, endln:11:44
        |vpiParent:
        \_Begin: (work@top), line:9:16, endln:14:7
        |vpiName:operand_a
        |vpiFullName:work@top.operand_a
        |vpiNetType:1
      |vpiStmt:
      \_CaseStmt: , line:10:7, endln:13:14
        |vpiParent:
        \_Begin: (work@top), line:9:16, endln:14:7
        |vpiCaseType:1
        |vpiQualifier:1
        |vpiCondition:
        \_Constant: , line:10:20, endln:10:21
          |vpiParent:
          \_CaseStmt: , line:10:7, endln:13:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiCaseItem:
        \_CaseItem: , line:11:10, endln:11:46
          |vpiParent:
          \_CaseStmt: , line:10:7, endln:13:14
          |vpiExpr:
          \_Constant: , line:11:10, endln:11:11
            |vpiParent:
            \_CaseItem: , line:11:10, endln:11:46
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiStmt:
          \_Assignment: , line:11:13, endln:11:45
            |vpiParent:
            \_CaseItem: , line:11:10, endln:11:46
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_HierPath: (operation_i.operand_a[0+:32]), line:11:17, endln:11:44
              |vpiParent:
              \_Assignment: , line:11:13, endln:11:45
              |vpiActual:
              \_RefObj: (operation_i), line:11:17, endln:11:28
                |vpiParent:
                \_HierPath: (operation_i.operand_a[0+:32]), line:11:17, endln:11:44
                |vpiName:operation_i
                |vpiActual:
                \_StructNet: (work@top.operation_i), line:7:27, endln:7:38
              |vpiActual:
              \_IndexedPartSelect: (operation_i.operand_a[0+:32]), line:11:29, endln:11:44
                |vpiParent:
                \_HierPath: (operation_i.operand_a[0+:32]), line:11:17, endln:11:44
                |vpiName:operand_a
                |vpiFullName:operation_i.operand_a[0+:32]
                |vpiActual:
                \_LogicNet: (work@top.operand_a), line:11:29, endln:11:44
                |vpiConstantSelect:1
                |vpiIndexedPartSelectType:1
                |vpiBaseExpr:
                \_Constant: , line:11:39, endln:11:40
                  |vpiParent:
                  \_IndexedPartSelect: (operation_i.operand_a[0+:32]), line:11:29, endln:11:44
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
                |vpiWidthExpr:
                \_Constant: , line:11:42, endln:11:44
                  |vpiParent:
                  \_IndexedPartSelect: (operation_i.operand_a[0+:32]), line:11:29, endln:11:44
                  |vpiDecompile:32
                  |vpiSize:64
                  |UINT:32
                  |vpiConstType:9
              |vpiName:operation_i.operand_a[0+:32]
            |vpiLhs:
            \_RefObj: (work@top.o), line:11:13, endln:11:14
              |vpiParent:
              \_Assignment: , line:11:13, endln:11:45
              |vpiName:o
              |vpiFullName:work@top.o
              |vpiActual:
              \_IntVar: (work@top.o), line:1:23, endln:1:24
        |vpiCaseItem:
        \_CaseItem: , line:12:10, endln:12:26
          |vpiParent:
          \_CaseStmt: , line:10:7, endln:13:14
          |vpiStmt:
          \_Assignment: , line:12:19, endln:12:25
            |vpiParent:
            \_CaseItem: , line:12:10, endln:12:26
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_Constant: , line:12:23, endln:12:25
              |vpiParent:
              \_Assignment: , line:12:19, endln:12:25
              |vpiDecompile:'0
              |vpiSize:-1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_RefObj: (work@top.o), line:12:19, endln:12:20
              |vpiParent:
              \_Assignment: , line:12:19, endln:12:25
              |vpiName:o
              |vpiFullName:work@top.o
              |vpiActual:
              \_IntVar: (work@top.o), line:1:23, endln:1:24
    |vpiAlwaysType:2
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConstExpand/dut.sv, line:1:1, endln:15:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
