/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  reg [15:0] _03_;
  reg [22:0] _04_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [14:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = ~(_00_ & celloutsig_1_4z);
  assign celloutsig_1_18z = ~((celloutsig_1_6z[6] | celloutsig_1_3z) & _01_);
  assign celloutsig_0_6z = ~(celloutsig_0_2z[0] ^ celloutsig_0_0z);
  assign celloutsig_0_13z = ~(celloutsig_0_6z ^ in_data[21]);
  assign celloutsig_1_3z = ~(in_data[146] ^ celloutsig_1_0z);
  assign celloutsig_0_2z = in_data[85:83] + { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  reg [6:0] _11_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _11_ <= 7'h00;
    else _11_ <= { celloutsig_1_7z[3:2], celloutsig_1_7z, celloutsig_1_3z };
  assign { _02_[6:3], _00_, _02_[1], _01_ } = _11_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 16'h0000;
    else _03_ <= { celloutsig_0_1z, celloutsig_0_6z };
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 23'h000000;
    else _04_ <= { in_data[54:36], celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_1_6z = { celloutsig_1_5z[1:0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z } & { in_data[108:101], celloutsig_1_5z };
  assign celloutsig_0_4z = { celloutsig_0_1z[14:9], celloutsig_0_3z } & { celloutsig_0_2z[2:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_14z = _04_[8:4] & celloutsig_0_11z[6:2];
  assign celloutsig_1_15z = celloutsig_1_6z[15:13] / { 1'h1, in_data[175:174] };
  assign celloutsig_0_1z = { in_data[76:64], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[26:14], in_data[0] };
  assign celloutsig_0_5z = celloutsig_0_4z[6:5] == celloutsig_0_2z[2:1];
  assign celloutsig_1_0z = in_data[122:114] === in_data[133:125];
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_4z, _02_[6:3], _00_, _02_[1], _01_ } > { celloutsig_1_7z[3], _02_[6:3], _00_, _02_[1], _01_, celloutsig_1_3z };
  assign celloutsig_0_16z = { celloutsig_0_10z[1], celloutsig_0_13z, celloutsig_0_3z } <= { _03_[3:2], celloutsig_0_0z };
  assign celloutsig_0_21z = ! { celloutsig_0_14z[3:1], celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_7z = { celloutsig_0_4z[5:1], celloutsig_0_1z } || { celloutsig_0_1z[13:7], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_26z = { celloutsig_0_14z[4], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z } || { celloutsig_0_4z[3:2], celloutsig_0_24z };
  assign celloutsig_0_0z = in_data[81:77] < in_data[23:19];
  assign celloutsig_0_3z = celloutsig_0_2z[0] & ~(celloutsig_0_0z);
  assign celloutsig_0_20z = celloutsig_0_10z[0] & ~(_04_[9]);
  assign celloutsig_1_7z = in_data[99:96] % { 1'h1, celloutsig_1_6z[9:7] };
  assign celloutsig_0_10z = in_data[42:40] % { 1'h1, celloutsig_0_1z[13:12] };
  assign celloutsig_1_1z = in_data[141:135] % { 1'h1, in_data[121:116] };
  assign celloutsig_0_27z = ~^ { celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_7z };
  assign celloutsig_1_4z = ^ { in_data[146:145], celloutsig_1_0z };
  assign celloutsig_0_17z = ^ { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_1_5z = { celloutsig_1_2z[4], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z } >> { in_data[108:107], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_16z = celloutsig_1_5z[3:1] >> { celloutsig_1_2z[2:1], celloutsig_1_0z };
  assign celloutsig_0_8z = celloutsig_0_4z[5:2] >> { celloutsig_0_4z[1], celloutsig_0_2z };
  assign celloutsig_1_2z = celloutsig_1_1z[4:0] >> in_data[130:126];
  assign celloutsig_0_11z = celloutsig_0_4z >>> { celloutsig_0_2z[1:0], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_24z = _04_[3:0] >>> celloutsig_0_8z;
  assign celloutsig_1_19z = { celloutsig_1_15z[2], celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_18z, celloutsig_1_16z } ^ { in_data[130:123], celloutsig_1_9z };
  assign { _02_[2], _02_[0] } = { _00_, _01_ };
  assign { out_data[128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
