# Defs are made available as Verilog defines
# Params are made available as Verilog localparams and included in ROM metadata

__base_defs: &base_defs
    USE_I2CBRIDGE: 1
    MMC_CTRACE: 1
    GPS_CTRACE: 0

__base_params: &base_params
    default_enable_rx: 1
    misc_config_default: 4
    use_rgmii_idelay: 1

__marble_defs: &marble_defs
    MARBLE_V2: 1
    USE_SI570: 1

__marble_params: &marble_params
    carrier: "Marble"
    carrier_rev: "v2"
    # Options are gt_ref_clk, ddr_ref_clk, or sys_clk
    # sys_clk is only usable if use_rgmii_idelay: 0
    # ddr_ref_clk is recommended over gt_ref_clk to avoid having basic
    #   boot and communications depend on ADN4600 programming
    sysclk_src: "ddr_ref_clk"

marblemini:
    defs:
        <<: *base_defs
        MARBLE_MINI: 1
        USE_SI570: 0
    params:
        <<: *base_params
        carrier: "Marble Mini"
        carrier_rev: "v1"
        # Options are gt_ref_clk or sys_clk
        # sys_clk is only usable if use_rgmii_idelay: 0
        sysclk_src: "gt_ref_clk"

marble:
    defs:
        <<: *base_defs
        <<: *marble_defs
        USE_FIBER: 0
    params:
        <<: *base_params
        <<: *marble_params

marble_fiber:
    defs:
        <<: *base_defs
        <<: *marble_defs
        USE_FIBER: 1
    params:
        <<: *base_params
        <<: *marble_params
