{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572730324879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572730324879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  3 03:02:04 2019 " "Processing started: Sun Nov  3 03:02:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572730324879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572730324879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_pipelined -c RISC_pipelined " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_pipelined -c RISC_pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572730324880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572730325077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572730325077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/ALU.vhdl 13 6 " "Found 13 design units, including 6 entities, in source file codes/ALU.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project " "Found design unit 1: project" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336591 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder_16bit-Equations " "Found design unit 2: adder_16bit-Equations" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336591 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 nand_16bit-Equations " "Found design unit 3: nand_16bit-Equations" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336591 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 subtractor_16bit-Equations " "Found design unit 4: subtractor_16bit-Equations" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336591 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 MUX_4-arch " "Found design unit 5: MUX_4-arch" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336591 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 TwosCompliment-arch " "Found design unit 6: TwosCompliment-arch" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 170 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336591 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ALU-arch " "Found design unit 7: ALU-arch" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 206 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336591 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_16bit " "Found entity 1: adder_16bit" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336591 ""} { "Info" "ISGN_ENTITY_NAME" "2 nand_16bit " "Found entity 2: nand_16bit" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336591 ""} { "Info" "ISGN_ENTITY_NAME" "3 subtractor_16bit " "Found entity 3: subtractor_16bit" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336591 ""} { "Info" "ISGN_ENTITY_NAME" "4 MUX_4 " "Found entity 4: MUX_4" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336591 ""} { "Info" "ISGN_ENTITY_NAME" "5 TwosCompliment " "Found entity 5: TwosCompliment" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336591 ""} { "Info" "ISGN_ENTITY_NAME" "6 ALU " "Found entity 6: ALU" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572730336591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage6-behave " "Found design unit 1: stage6-behave" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336592 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage6 " "Found entity 1: stage6" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572730336592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage5-behave " "Found design unit 1: stage5-behave" {  } { { "codes/stage5.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage5.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336593 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage5 " "Found entity 1: stage5" {  } { { "codes/stage5.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572730336593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage4-behav " "Found design unit 1: stage4-behav" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336594 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage4 " "Found entity 1: stage4" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572730336594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage3-behave " "Found design unit 1: stage3-behave" {  } { { "codes/stage3.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage3.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336594 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage3 " "Found entity 1: stage3" {  } { { "codes/stage3.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572730336594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage2-behave " "Found design unit 1: stage2-behave" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336595 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage2 " "Found entity 1: stage2" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572730336595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage1-behave " "Found design unit 1: stage1-behave" {  } { { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336596 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage1 " "Found entity 1: stage1" {  } { { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572730336596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-kahipan " "Found design unit 1: shifter-kahipan" {  } { { "codes/shifter.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/shifter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336596 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "codes/shifter.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572730336596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/risc_pipelining.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/risc_pipelining.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risc_pipelining-behave " "Found design unit 1: risc_pipelining-behave" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336598 ""} { "Info" "ISGN_ENTITY_NAME" "1 risc_pipelining " "Found entity 1: risc_pipelining" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572730336598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/reg_file.vhd 4 2 " "Found 4 design units, including 2 entities, in source file codes/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behave " "Found design unit 1: reg_file-behave" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336599 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg_file_wrap-behave " "Found design unit 2: reg_file_wrap-behave" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336599 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336599 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file_wrap " "Found entity 2: reg_file_wrap" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572730336599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/memory.vhd 4 2 " "Found 4 design units, including 2 entities, in source file codes/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory1-Form " "Found design unit 1: memory1-Form" {  } { { "codes/memory.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/memory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336599 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 memory2-Form " "Found design unit 2: memory2-Form" {  } { { "codes/memory.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/memory.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336599 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory1 " "Found entity 1: memory1" {  } { { "codes/memory.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336599 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory2 " "Found entity 2: memory2" {  } { { "codes/memory.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/memory.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572730336599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/lm_sm_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/lm_sm_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-atrangi " "Found design unit 1: controller-atrangi" {  } { { "codes/lm_sm_fsm.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/lm_sm_fsm.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336600 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "codes/lm_sm_fsm.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/lm_sm_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730336600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572730336600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stage1 " "Elaborating entity \"stage1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572730336661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:pc_alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:pc_alu\"" {  } { { "codes/stage1.vhd" "pc_alu" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572730336664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_16bit ALU:pc_alu\|adder_16bit:add " "Elaborating entity \"adder_16bit\" for hierarchy \"ALU:pc_alu\|adder_16bit:add\"" {  } { { "codes/ALU.vhdl" "add" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572730336672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_16bit ALU:pc_alu\|subtractor_16bit:subtractor " "Elaborating entity \"subtractor_16bit\" for hierarchy \"ALU:pc_alu\|subtractor_16bit:subtractor\"" {  } { { "codes/ALU.vhdl" "subtractor" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572730336676 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C_trash ALU.vhdl(116) " "Verilog HDL or VHDL warning at ALU.vhdl(116): object \"C_trash\" assigned a value but never read" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572730336676 "|stage1|ALU:pc_alu|subtractor_16bit:subtractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosCompliment ALU:pc_alu\|subtractor_16bit:subtractor\|TwosCompliment:tc " "Elaborating entity \"TwosCompliment\" for hierarchy \"ALU:pc_alu\|subtractor_16bit:subtractor\|TwosCompliment:tc\"" {  } { { "codes/ALU.vhdl" "tc" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572730336680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_16bit ALU:pc_alu\|nand_16bit:nand1 " "Elaborating entity \"nand_16bit\" for hierarchy \"ALU:pc_alu\|nand_16bit:nand1\"" {  } { { "codes/ALU.vhdl" "nand1" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572730336683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4 ALU:pc_alu\|MUX_4:mux_alu " "Elaborating entity \"MUX_4\" for hierarchy \"ALU:pc_alu\|MUX_4:mux_alu\"" {  } { { "codes/ALU.vhdl" "mux_alu" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572730336686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory1 memory1:code_mem " "Elaborating entity \"memory1\" for hierarchy \"memory1:code_mem\"" {  } { { "codes/stage1.vhd" "code_mem" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572730336690 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory1:code_mem\|Memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory1:code_mem\|Memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572730336920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572730336920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572730336920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 101 " "Parameter NUMWORDS_A set to 101" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572730336920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572730336920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572730336920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572730336920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572730336920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572730336920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC_pipelined.ram0_memory1_5f521577.hdl.mif " "Parameter INIT_FILE set to db/RISC_pipelined.ram0_memory1_5f521577.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572730336920 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1572730336920 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1572730336920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory1:code_mem\|altsyncram:Memory_rtl_0 " "Elaborated megafunction instantiation \"memory1:code_mem\|altsyncram:Memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572730336977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory1:code_mem\|altsyncram:Memory_rtl_0 " "Instantiated megafunction \"memory1:code_mem\|altsyncram:Memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572730336977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572730336977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572730336977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 101 " "Parameter \"NUMWORDS_A\" = \"101\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572730336977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572730336977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572730336977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572730336977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572730336977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572730336977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC_pipelined.ram0_memory1_5f521577.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC_pipelined.ram0_memory1_5f521577.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572730336977 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572730336977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2c81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2c81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2c81 " "Found entity 1: altsyncram_2c81" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572730337015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572730337015 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572730337414 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572730337869 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572730337869 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572730337907 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572730337907 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572730337907 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1572730337907 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572730337907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1002 " "Peak virtual memory: 1002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572730337914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  3 03:02:17 2019 " "Processing ended: Sun Nov  3 03:02:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572730337914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572730337914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572730337914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572730337914 ""}
