# ğŸ—ï¸ VLSI System Design (VSD) â€“ Week 0 Setup  

## ğŸ“Œ Overview  

Welcome to my **VLSI System Design (VSD) Program** repository!  
This week focuses on setting up a **stable development environment** and installing the essential **open-source VLSI tools**.  

**Objectives:**  
- âœ”ï¸ Build a reliable workspace  
- âœ”ï¸ Prepare for synthesis, simulation, and design tasks  
- âœ”ï¸ Verify each tool installation successfully  

---

## ğŸ’» Virtual Machine Configuration  

For smooth operation, the VM was set up with the following specifications:  

| Component | Configuration |
|-----------|---------------|
| OS ğŸ§     | Ubuntu 20.04+ |
| RAM ğŸ’¾    | 6 GB          |
| Disk ğŸ’¿   | 50 GB HDD     |
| CPU âš¡    | 4 vCPUs       |

ğŸ’¡ This setup ensures enough resources to handle simulations, synthesis, and layout tools efficiently.  

---

## ğŸ”§ Tools Installed  

The following open-source tools were installed for this program:  

1. **Yosys** â€“ RTL synthesis  
2. **Iverilog** â€“ Verilog simulation  
3. **GTKWave** â€“ Waveform visualization  
4. **Ngspice** â€“ Circuit simulation  
5. **Magic VLSI** â€“ Layout editing & DRC  

---

### ğŸ§  Yosys â€“ RTL Synthesis  
**Purpose:** Convert RTL into gate-level netlists.  

**Install Commands:**  

```bash
git clone https://github.com/YosysHQ/yosys.git
cd yosys
sudo apt install make build-essential clang bison flex \
libreadline-dev gawk tcl-dev libffi-dev git graphviz xdot \
pkg-config python3 libboost-system-dev libboost-python-dev \
libboost-filesystem-dev zlib1g-dev
make
sudo make install

