{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654180939008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654180939010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 22:42:18 2022 " "Processing started: Thu Jun 02 22:42:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654180939010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654180939010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ov7725_rgb565_640x480_vga -c ov7725_rgb565_640x480_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off ov7725_rgb565_640x480_vga -c ov7725_rgb565_640x480_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654180939010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1654180940495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180940612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180940612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180940616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180940616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180940620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_fifo_ctrl " "Found entity 1: sdram_fifo_ctrl" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_fifo_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180940625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180940625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_data " "Found entity 1: sdram_data" {  } { { "../rtl/sdram/sdram_data.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_data.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180940636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180940636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180940648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180940648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../rtl/sdram/sdram_controller.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_controller.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180940652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180940652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file /project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "../rtl/sdram/sdram_cmd.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_cmd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180940664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180940664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180940669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180940669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7725_rgb565_640x480_vga " "Found entity 1: ov7725_rgb565_640x480_vga" {  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180940673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180940673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "ipcore/pll_clk.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/ipcore/pll_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180940678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180940678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "../rtl/vga_driver.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/vga_driver.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180940682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180940682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/i2c_ov7725_rgb565_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/i2c_ov7725_rgb565_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ov7725_rgb565_cfg " "Found entity 1: i2c_ov7725_rgb565_cfg" {  } { { "../rtl/i2c_ov7725_rgb565_cfg.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/i2c_ov7725_rgb565_cfg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180940687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180940687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/i2c_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/i2c_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_dri " "Found entity 1: i2c_dri" {  } { { "../rtl/i2c_dri.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/i2c_dri.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180940693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180940693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/cmos_capture_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/cmos_capture_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_capture_data " "Found entity 1: cmos_capture_data" {  } { { "../rtl/cmos_capture_data.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/cmos_capture_data.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180940698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180940698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v 1 1 " "Found 1 design units, including 1 entities, in source file /project development/fpgaboarddesign/fpga_code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb2hsv " "Found entity 1: rgb2hsv" {  } { { "../rtl/rgb2hsv.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180940704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180940704 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov7725_rgb565_640x480_vga " "Elaborating entity \"ov7725_rgb565_640x480_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654180945926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk pll_clk:u_pll_clk " "Elaborating entity \"pll_clk\" for hierarchy \"pll_clk:u_pll_clk\"" {  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "u_pll_clk" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180945931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "ipcore/pll_clk.v" "altpll_component" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/ipcore/pll_clk.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "ipcore/pll_clk.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/ipcore/pll_clk.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654180946050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clk:u_pll_clk\|altpll:altpll_component " "Instantiated megafunction \"pll_clk:u_pll_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2083 " "Parameter \"clk1_phase_shift\" = \"-2083\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946051 ""}  } { { "ipcore/pll_clk.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/ipcore/pll_clk.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654180946051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_altpll " "Found entity 1: pll_clk_altpll" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/pll_clk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180946176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180946176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk_altpll pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated " "Elaborating entity \"pll_clk_altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ov7725_rgb565_cfg i2c_ov7725_rgb565_cfg:u_i2c_cfg " "Elaborating entity \"i2c_ov7725_rgb565_cfg\" for hierarchy \"i2c_ov7725_rgb565_cfg:u_i2c_cfg\"" {  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "u_i2c_cfg" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_dri i2c_dri:u_i2c_dri " "Elaborating entity \"i2c_dri\" for hierarchy \"i2c_dri:u_i2c_dri\"" {  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "u_i2c_dri" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946193 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 9 i2c_dri.v(81) " "Verilog HDL assignment warning at i2c_dri.v(81): truncated value with size 26 to match size of target (9)" {  } { { "../rtl/i2c_dri.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/i2c_dri.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654180946197 "|ov7725_rgb565_640x480_vga|i2c_dri:u_i2c_dri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_capture_data cmos_capture_data:u_cmos_capture_data " "Elaborating entity \"cmos_capture_data\" for hierarchy \"cmos_capture_data:u_cmos_capture_data\"" {  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "u_cmos_capture_data" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:u_sdram_top " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:u_sdram_top\"" {  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "u_sdram_top" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_fifo_ctrl sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl " "Elaborating entity \"sdram_fifo_ctrl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\"" {  } { { "../rtl/sdram/sdram_top.v" "u_sdram_fifo_ctrl" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_top.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo " "Elaborating entity \"wrfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "u_wrfifo" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_fifo_ctrl.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/wrfifo.v" "dcfifo_component" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654180946389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946389 ""}  } { { "../rtl/sdram/wrfifo.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654180946389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nnl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nnl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nnl1 " "Found entity 1: dcfifo_nnl1" {  } { { "db/dcfifo_nnl1.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/dcfifo_nnl1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180946501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180946501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nnl1 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated " "Elaborating entity \"dcfifo_nnl1\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180946548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180946548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_nnl1.tdf" "rdptr_g_gray2bin" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/dcfifo_nnl1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180946647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180946647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_nnl1.tdf" "rdptr_g1p" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/dcfifo_nnl1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180946745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180946745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_nnl1.tdf" "wrptr_g1p" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/dcfifo_nnl1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_em31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_em31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_em31 " "Found entity 1: altsyncram_em31" {  } { { "db/altsyncram_em31.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/altsyncram_em31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180946862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180946862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_em31 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_em31:fifo_ram " "Elaborating entity \"altsyncram_em31\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_em31:fifo_ram\"" {  } { { "db/dcfifo_nnl1.tdf" "fifo_ram" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/dcfifo_nnl1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180946913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180946913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_nnl1.tdf" "rs_brp" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/dcfifo_nnl1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180946968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180946968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_nnl1.tdf" "rs_dgwp" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/dcfifo_nnl1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180946969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180947014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180947014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_se9:dffpipe3 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_se9:dffpipe3\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe3" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_nnl1.tdf" "ws_dgrp" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/dcfifo_nnl1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180947125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180947125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nnl1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/dcfifo_nnl1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180947239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180947239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_b66\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_nnl1.tdf" "rdempty_eq_comp1_msb" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/dcfifo_nnl1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180947344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180947344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nnl1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/dcfifo_nnl1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "u_rdfifo" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_fifo_ctrl.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/rdfifo.v" "dcfifo_component" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654180947417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947417 ""}  } { { "../rtl/sdram/rdfifo.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654180947417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_aol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_aol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_aol1 " "Found entity 1: dcfifo_aol1" {  } { { "db/dcfifo_aol1.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/dcfifo_aol1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180947514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180947514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_aol1 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated " "Elaborating entity \"dcfifo_aol1\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e98 " "Found entity 1: alt_synch_pipe_e98" {  } { { "db/alt_synch_pipe_e98.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/alt_synch_pipe_e98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180947569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180947569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e98 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_e98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_e98\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_e98:rs_dgwp\"" {  } { { "db/dcfifo_aol1.tdf" "rs_dgwp" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/dcfifo_aol1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180947617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180947617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_aol1.tdf" "ws_dgrp" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/dcfifo_aol1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180947660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180947660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_te9:dffpipe4 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_te9:dffpipe4\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe4" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\"" {  } { { "../rtl/sdram/sdram_top.v" "u_sdram_controller" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_top.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_ctrl" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_controller.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd " "Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_cmd" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_controller.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_data sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data " "Elaborating entity \"sdram_data\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_data" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_controller.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:u_vga_driver " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:u_vga_driver\"" {  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "u_vga_driver" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb2hsv vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv " "Elaborating entity \"rgb2hsv\" for hierarchy \"vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\"" {  } { { "../rtl/vga_driver.v" "u_rgb2hsv" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/vga_driver.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180947706 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 rgb2hsv.v(26) " "Verilog HDL assignment warning at rgb2hsv.v(26): truncated value with size 16 to match size of target (8)" {  } { { "../rtl/rgb2hsv.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654180947708 "|ov7725_rgb565_640x480_vga|vga_driver:u_vga_driver|rgb2hsv:u_rgb2hsv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "H1_1 rgb2hsv.v(34) " "Verilog HDL Always Construct warning at rgb2hsv.v(34): inferring latch(es) for variable \"H1_1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/rgb2hsv.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654180947711 "|ov7725_rgb565_640x480_vga|vga_driver:u_vga_driver|rgb2hsv:u_rgb2hsv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "H1_2 rgb2hsv.v(34) " "Verilog HDL Always Construct warning at rgb2hsv.v(34): inferring latch(es) for variable \"H1_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/rgb2hsv.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654180947711 "|ov7725_rgb565_640x480_vga|vga_driver:u_vga_driver|rgb2hsv:u_rgb2hsv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sag rgb2hsv.v(73) " "Verilog HDL Always Construct warning at rgb2hsv.v(73): variable \"sag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/rgb2hsv.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654180947711 "|ov7725_rgb565_640x480_vga|vga_driver:u_vga_driver|rgb2hsv:u_rgb2hsv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rgb2hsv.v(74) " "Verilog HDL assignment warning at rgb2hsv.v(74): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/rgb2hsv.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654180947711 "|ov7725_rgb565_640x480_vga|vga_driver:u_vga_driver|rgb2hsv:u_rgb2hsv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rgb2hsv.v(76) " "Verilog HDL assignment warning at rgb2hsv.v(76): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/rgb2hsv.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654180947712 "|ov7725_rgb565_640x480_vga|vga_driver:u_vga_driver|rgb2hsv:u_rgb2hsv"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|Div2\"" {  } { { "../rtl/rgb2hsv.v" "Div2" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654180949600 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|Div5\"" {  } { { "../rtl/rgb2hsv.v" "Div5" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654180949600 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|Div3\"" {  } { { "../rtl/rgb2hsv.v" "Div3" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654180949600 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|Div1\"" {  } { { "../rtl/rgb2hsv.v" "Div1" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654180949600 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|Div4\"" {  } { { "../rtl/rgb2hsv.v" "Div4" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654180949600 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|Div6\"" {  } { { "../rtl/rgb2hsv.v" "Div6" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654180949600 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|Div0\"" {  } { { "../rtl/rgb2hsv.v" "Div0" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654180949600 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1654180949600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|lpm_divide:Div2\"" {  } { { "../rtl/rgb2hsv.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654180949971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|lpm_divide:Div2 " "Instantiated megafunction \"vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180949972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180949972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180949972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180949972 ""}  } { { "../rtl/rgb2hsv.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654180949972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6jm " "Found entity 1: lpm_divide_6jm" {  } { { "db/lpm_divide_6jm.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/lpm_divide_6jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180950068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180950068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180950121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180950121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g7f " "Found entity 1: alt_u_div_g7f" {  } { { "db/alt_u_div_g7f.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/alt_u_div_g7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180950193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180950193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180950673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180950673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654180950786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654180950786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|lpm_divide:Div5\"" {  } { { "../rtl/rgb2hsv.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654180950824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|lpm_divide:Div5 " "Instantiated megafunction \"vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180950824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180950824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180950824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180950824 ""}  } { { "../rtl/rgb2hsv.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654180950824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|lpm_divide:Div3\"" {  } { { "../rtl/rgb2hsv.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654180950856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|lpm_divide:Div3 " "Instantiated megafunction \"vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180950856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180950856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180950856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180950856 ""}  } { { "../rtl/rgb2hsv.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654180950856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|lpm_divide:Div4\"" {  } { { "../rtl/rgb2hsv.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654180950906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|lpm_divide:Div4 " "Instantiated megafunction \"vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180950906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180950906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180950906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180950906 ""}  } { { "../rtl/rgb2hsv.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654180950906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|lpm_divide:Div0\"" {  } { { "../rtl/rgb2hsv.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654180950962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|lpm_divide:Div0 " "Instantiated megafunction \"vga_driver:u_vga_driver\|rgb2hsv:u_rgb2hsv\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180950963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180950963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180950963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654180950963 ""}  } { { "../rtl/rgb2hsv.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/rgb2hsv.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654180950963 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1654180951747 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/i2c_dri.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/i2c_dri.v" 40 -1 0 } } { "../rtl/sdram/sdram_cmd.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_cmd.v" 71 -1 0 } } { "../rtl/i2c_dri.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/i2c_dri.v" 45 -1 0 } } { "db/dcfifo_aol1.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/dcfifo_aol1.tdf" 62 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/dcfifo_aol1.tdf" 66 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/a_graycounter_677.tdf" 32 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/a_graycounter_677.tdf" 46 2 0 } } { "../rtl/i2c_dri.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/i2c_dri.v" 59 -1 0 } } { "../rtl/i2c_dri.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/i2c_dri.v" 58 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/a_graycounter_2lc.tdf" 46 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/dcfifo_nnl1.tdf" 60 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/dcfifo_nnl1.tdf" 64 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1654180951823 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1654180951824 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cam_rst_n VCC " "Pin \"cam_rst_n\" is stuck at VCC" {  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654180953452 "|ov7725_rgb565_640x480_vga|cam_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cam_sgm_ctrl GND " "Pin \"cam_sgm_ctrl\" is stuck at GND" {  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654180953452 "|ov7725_rgb565_640x480_vga|cam_sgm_ctrl"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654180953452 "|ov7725_rgb565_640x480_vga|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654180953452 "|ov7725_rgb565_640x480_vga|sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_rgb0\[0\] GND " "Pin \"vga_rgb0\[0\]\" is stuck at GND" {  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654180953452 "|ov7725_rgb565_640x480_vga|vga_rgb0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_rgb0\[1\] GND " "Pin \"vga_rgb0\[1\]\" is stuck at GND" {  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654180953452 "|ov7725_rgb565_640x480_vga|vga_rgb0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_rgb0\[2\] GND " "Pin \"vga_rgb0\[2\]\" is stuck at GND" {  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654180953452 "|ov7725_rgb565_640x480_vga|vga_rgb0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_rgb0\[8\] GND " "Pin \"vga_rgb0\[8\]\" is stuck at GND" {  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654180953452 "|ov7725_rgb565_640x480_vga|vga_rgb0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_rgb0\[9\] GND " "Pin \"vga_rgb0\[9\]\" is stuck at GND" {  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654180953452 "|ov7725_rgb565_640x480_vga|vga_rgb0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_rgb0\[16\] GND " "Pin \"vga_rgb0\[16\]\" is stuck at GND" {  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654180953452 "|ov7725_rgb565_640x480_vga|vga_rgb0[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_rgb0\[17\] GND " "Pin \"vga_rgb0\[17\]\" is stuck at GND" {  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654180953452 "|ov7725_rgb565_640x480_vga|vga_rgb0[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_rgb0\[18\] GND " "Pin \"vga_rgb0\[18\]\" is stuck at GND" {  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654180953452 "|ov7725_rgb565_640x480_vga|vga_rgb0[18]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1654180953452 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1654180953765 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1654180956874 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1654180957575 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654180957575 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2862 " "Implemented 2862 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1654180958220 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1654180958220 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1654180958220 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2744 " "Implemented 2744 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1654180958220 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1654180958220 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1654180958220 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1654180958220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654180958328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 22:42:38 2022 " "Processing ended: Thu Jun 02 22:42:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654180958328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654180958328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654180958328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654180958328 ""}
