--- verilog_synth
+++ uhdm_synth
@@ -1,14 +1,14 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
+(* src = "dut.sv:2.2-10.11" *)
 (* top =  1  *)
-(* src = "dut.sv:23.3-23.140" *)
 module test_sshr(a, b, c);
-(* src = "dut.sv:23.43-23.44" *)
+(* src = "dut.sv:3.21-3.22" *)
 input [3:0] a;
 wire [3:0] a;
-(* src = "dut.sv:23.46-23.47" *)
+(* src = "dut.sv:3.24-3.25" *)
 input [3:0] b;
 wire [3:0] b;
-(* src = "dut.sv:23.71-23.72" *)
+(* src = "dut.sv:4.22-4.23" *)
 output [3:0] c;
 wire [3:0] c;
 wire _00_;
