$date
  Thu Nov 14 22:28:34 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_signed_multiplier $end
$var reg 8 ! a[7:0] $end
$var reg 8 " b[7:0] $end
$var reg 16 # result[15:0] $end
$scope module dut $end
$var reg 8 $ a[7:0] $end
$var reg 8 % b[7:0] $end
$var reg 16 & result[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00001010 !
b00000110 "
b0000000000111100 #
b00001010 $
b00000110 %
b0000000000111100 &
#10000000
b11110110 !
b11111010 "
b11110110 $
b11111010 %
#20000000
b00001010 !
b1111111111000100 #
b00001010 $
b1111111111000100 &
#30000000
