# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do procesadorJOF32_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/ram_1port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:53 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/ram_1port.v 
# -- Compiling module ram_1port
# 
# Top level modules:
# 	ram_1port
# End time: 05:41:54 on Oct 17,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/write_back.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:55 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/write_back.v 
# -- Compiling module write_back
# 
# Top level modules:
# 	write_back
# End time: 05:41:55 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/sumador1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:55 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/sumador1.v 
# -- Compiling module sumador1
# 
# Top level modules:
# 	sumador1
# End time: 05:41:55 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/sign_extend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:55 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/sign_extend.v 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 05:41:55 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/registro_mem_wb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:55 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/registro_mem_wb.v 
# -- Compiling module registro_mem_wb
# 
# Top level modules:
# 	registro_mem_wb
# End time: 05:41:55 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/registro_if_id.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:55 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/registro_if_id.v 
# -- Compiling module registro_if_id
# 
# Top level modules:
# 	registro_if_id
# End time: 05:41:55 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/registro_id_ex.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:55 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/registro_id_ex.v 
# -- Compiling module registro_id_ex
# 
# Top level modules:
# 	registro_id_ex
# End time: 05:41:56 on Oct 17,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/registro_ex_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:56 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/registro_ex_mem.v 
# -- Compiling module registro_ex_mem
# 
# Top level modules:
# 	registro_ex_mem
# End time: 05:41:56 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/register_pc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:56 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/register_pc.v 
# -- Compiling module register_pc
# 
# Top level modules:
# 	register_pc
# End time: 05:41:56 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/register_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:56 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/register_memory.v 
# -- Compiling module register_memory
# 
# Top level modules:
# 	register_memory
# End time: 05:41:56 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/procesadorJOF32_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:56 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/procesadorJOF32_top.v 
# -- Compiling module procesadorJOF32_top
# 
# Top level modules:
# 	procesadorJOF32_top
# End time: 05:41:56 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/n_bit_comparator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:56 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/n_bit_comparator.v 
# -- Compiling module n_bit_comparator
# 
# Top level modules:
# 	n_bit_comparator
# End time: 05:41:56 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/muxwb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:56 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/muxwb.v 
# -- Compiling module muxwb
# 
# Top level modules:
# 	muxwb
# End time: 05:41:57 on Oct 17,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/muxpc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:57 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/muxpc.v 
# -- Compiling module muxpc
# 
# Top level modules:
# 	muxpc
# End time: 05:41:57 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/muxexe.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:57 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/muxexe.v 
# -- Compiling module muxexe
# 
# Top level modules:
# 	muxexe
# End time: 05:41:57 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/muxalu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:57 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/muxalu.v 
# -- Compiling module muxalu
# 
# Top level modules:
# 	muxalu
# End time: 05:41:57 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/mux_ld.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:57 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/mux_ld.v 
# -- Compiling module mux_ld
# 
# Top level modules:
# 	mux_ld
# End time: 05:41:57 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:57 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 05:41:57 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/fetch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:57 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/fetch.v 
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 05:41:57 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/execute.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:57 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/execute.v 
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 05:41:58 on Oct 17,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/decode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:58 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/decode.v 
# -- Compiling module decode
# 
# Top level modules:
# 	decode
# End time: 05:41:58 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/data_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:58 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 05:41:58 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:58 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 05:41:58 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:58 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 05:41:58 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:58 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 05:41:59 on Oct 17,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32 {C:/Users/Javier/Documents/Altera/ProcesadorJOF32/instruction_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:41:59 on Oct 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/Altera/ProcesadorJOF32" C:/Users/Javier/Documents/Altera/ProcesadorJOF32/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 05:41:59 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
wave create -pattern none -portmode input -language vlog /procesadorJOF32_top/clk
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# procesadorJOF32_top
wave create -pattern none -portmode output -language vlog -range 31 0 /procesadorJOF32_top/reg16
# procesadorJOF32_top
wave modify -driver freeze -pattern clock -initialvalue (no value) -period 100ns -dutycycle 50 -starttime 0ns -endtime 1000ns NewSig:/procesadorJOF32_top/clk
# procesadorJOF32_top
vsim work.procesadorJOF32_top
# vsim work.procesadorJOF32_top 
# Start time: 05:42:46 on Oct 17,2017
# Loading work.procesadorJOF32_top
# Loading work.decode
# Loading work.sign_extend
# Loading work.n_bit_comparator
# Loading work.register_memory
# Loading work.registro_id_ex
# Loading work.registro_mem_wb
# Loading work.fetch
# Loading work.muxpc
# Loading work.sumador1
# Loading work.register_pc
# Loading work.instruction_memory
# ** Error: (vsim-3033) C:/Users/Javier/Documents/Altera/ProcesadorJOF32/instruction_memory.v(59): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /procesadorJOF32_top/b2v_inst12/intMem File: C:/Users/Javier/Documents/Altera/ProcesadorJOF32/instruction_memory.v
#         Searched libraries:
#             C:/Users/Javier/Documents/Altera/ProcesadorJOF32/simulation/modelsim/rtl_work
# Loading work.branch_control
# Loading work.registro_if_id
# Loading work.control
# Loading work.write_back
# Loading work.muxwb
# Loading work.registro_ex_mem
# Loading work.memory
# Loading work.mux_ld
# Loading work.data_memory
# Loading work.ram_1port
# ** Error: (vsim-3033) C:/Users/Javier/Documents/Altera/ProcesadorJOF32/ram_1port.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /procesadorJOF32_top/b2v_inst8/data_mem/ram File: C:/Users/Javier/Documents/Altera/ProcesadorJOF32/ram_1port.v
#         Searched libraries:
#             C:/Users/Javier/Documents/Altera/ProcesadorJOF32/simulation/modelsim/rtl_work
# Loading work.execute
# Loading work.alu
# Loading work.muxalu
# Loading work.muxexe
# Error loading design
# End time: 05:42:52 on Oct 17,2017, Elapsed time: 0:00:06
# Errors: 2, Warnings: 0
do C:/Users/Javier/Documents/Altera/ProcesadorJOF32/go.tcl
# reading modelsim.ini
# Creating library
# ** Warning: (vlib-34) Library already exists at "./work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work ./work 
# Modifying modelsim.ini
# Adding library
# ** Warning: (vlib-34) Library already exists at "altera_mf_ver".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf_ver ./altera_mf_ver 
# Modifying modelsim.ini
# Compiling library
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:30 on Oct 17,2017
# vlog -reportprogress 300 -work ./altera_mf_ver C:/intelFPGA_lite/16.1/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 05:43:37 on Oct 17,2017, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# Compiling modules
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:38 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/procesadorJOF32_top.v 
# -- Compiling module procesadorJOF32_top
# 
# Top level modules:
# 	procesadorJOF32_top
# End time: 05:43:39 on Oct 17,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:39 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/write_back.v 
# -- Compiling module write_back
# 
# Top level modules:
# 	write_back
# End time: 05:43:39 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:39 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/sumador1.v 
# -- Compiling module sumador1
# 
# Top level modules:
# 	sumador1
# End time: 05:43:39 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:39 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/sign_extend.v 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 05:43:39 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:39 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/registro_mem_wb.v 
# -- Compiling module registro_mem_wb
# 
# Top level modules:
# 	registro_mem_wb
# End time: 05:43:39 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:39 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/registro_if_id.v 
# -- Compiling module registro_if_id
# 
# Top level modules:
# 	registro_if_id
# End time: 05:43:39 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:40 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/registro_id_ex.v 
# -- Compiling module registro_id_ex
# 
# Top level modules:
# 	registro_id_ex
# End time: 05:43:40 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:40 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/registro_ex_mem.v 
# -- Compiling module registro_ex_mem
# 
# Top level modules:
# 	registro_ex_mem
# End time: 05:43:40 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:40 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/register_pc.v 
# -- Compiling module register_pc
# 
# Top level modules:
# 	register_pc
# End time: 05:43:40 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:40 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/register_memory.v 
# -- Compiling module register_memory
# 
# Top level modules:
# 	register_memory
# End time: 05:43:41 on Oct 17,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:41 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/ram_1port.v 
# -- Compiling module ram_1port
# 
# Top level modules:
# 	ram_1port
# End time: 05:43:41 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:41 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/n_bit_comparator.v 
# -- Compiling module n_bit_comparator
# 
# Top level modules:
# 	n_bit_comparator
# End time: 05:43:41 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:41 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/n_bit_adder.v 
# -- Compiling module n_bit_adder
# 
# Top level modules:
# 	n_bit_adder
# End time: 05:43:41 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:41 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/muxwb.v 
# -- Compiling module muxwb
# 
# Top level modules:
# 	muxwb
# End time: 05:43:41 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:41 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/muxpc.v 
# -- Compiling module muxpc
# 
# Top level modules:
# 	muxpc
# End time: 05:43:42 on Oct 17,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:42 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/muxexe.v 
# -- Compiling module muxexe
# 
# Top level modules:
# 	muxexe
# End time: 05:43:42 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:42 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/muxalu.v 
# -- Compiling module muxalu
# 
# Top level modules:
# 	muxalu
# End time: 05:43:42 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:42 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/mux_ld.v 
# -- Compiling module mux_ld
# 
# Top level modules:
# 	mux_ld
# End time: 05:43:42 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:42 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 05:43:42 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:42 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 05:43:43 on Oct 17,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:43 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/fetch.v 
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 05:43:43 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:43 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/execute.v 
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 05:43:43 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:43 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/decode.v 
# -- Compiling module decode
# 
# Top level modules:
# 	decode
# End time: 05:43:43 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:43 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 05:43:43 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:43 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 05:43:43 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:44 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 05:43:44 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:44 on Oct 17,2017
# vlog -reportprogress 300 -work ./work C:/Users/Javier/Documents/Altera/ProcesadorJOF32/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 05:43:44 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load/Simulate the design
# vsim -L altera_mf_ver procesadorJOF32_top -t ns 
# Start time: 05:43:44 on Oct 17,2017
# Loading work.procesadorJOF32_top
# Loading work.decode
# Loading work.sign_extend
# Loading work.n_bit_comparator
# Loading work.register_memory
# Loading work.registro_id_ex
# Loading work.registro_mem_wb
# Loading work.fetch
# Loading work.muxpc
# Loading work.sumador1
# Loading work.register_pc
# Loading work.instruction_memory
# Loading altera_mf_ver.altsyncram
# Loading work.branch_control
# Loading work.registro_if_id
# Loading work.control
# Loading work.write_back
# Loading work.muxwb
# Loading work.registro_ex_mem
# Loading work.memory
# Loading work.mux_ld
# Loading work.data_memory
# Loading work.ram_1port
# Loading work.execute
# Loading work.alu
# Loading work.muxalu
# Loading work.muxexe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Running simulation....
# ** Warning: (vsim-PLI-3412) Memory address read on line 513 of file "fuerza_bruta.ver" is out of bounds specified for readmem command.  (Current address [1024], address range [0:1023])    : C:/intelFPGA_lite/16.1/quartus/eda/sim_lib/altera_mf.v(48876)
#    Time: 0 ns  Iteration: 0  Instance: /procesadorJOF32_top/b2v_inst12/intMem/altsyncram_component/m_default/altsyncram_inst
# ERROR: Lorem_Ipsum_64Kb.hex, line 15092, Invalid INTEL HEX record.
# ** Warning: (vsim-PLI-3412) Memory address read on line 32769 of file "Lorem_Ipsum_64Kb.ver" is out of bounds specified for readmem command.  (Current address [65536], address range [0:65535])    : C:/intelFPGA_lite/16.1/quartus/eda/sim_lib/altera_mf.v(48876)
#    Time: 0 ns  Iteration: 0  Instance: /procesadorJOF32_top/b2v_inst8/data_mem/ram/altsyncram_component/m_default/altsyncram_inst
# Done.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
wave create -pattern none -portmode input -language vlog /procesadorJOF32_top/clk
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# procesadorJOF32_top
wave create -pattern none -portmode output -language vlog -range 31 0 /procesadorJOF32_top/reg16
# procesadorJOF32_top
wave modify -driver freeze -pattern clock -initialvalue (no value) -period 100ns -dutycycle 50 -starttime 0ns -endtime 1000ns Edit:/procesadorJOF32_top/clk
# procesadorJOF32_top
run -all
run -all
add wave -position end  sim:/procesadorJOF32_top/reg16
run -all
add wave -position end  sim:/procesadorJOF32_top/SYNTHESIZED_WIRE_1
add wave -position end  sim:/procesadorJOF32_top/SYNTHESIZED_WIRE_5
add wave -position end  sim:/procesadorJOF32_top/SYNTHESIZED_WIRE_6
wave modify -driver freeze -pattern clock -initialvalue St0 -period 100ns -dutycycle 50 -starttime 0ns -endtime 1000ns Edit:/procesadorJOF32_top/clk
# procesadorJOF32_top
wave modify -driver freeze -pattern clock -initialvalue St0 -period 100ns -dutycycle 50 -starttime 0ns -endtime 1000ns Edit:/procesadorJOF32_top/clk
# procesadorJOF32_top
run -all
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
wave create -pattern none -portmode input -language vlog /fetch/clk
# fetch
wave create -pattern none -portmode input -language vlog -range 9 0 /fetch/pc_jump
# fetch
wave create -pattern none -portmode input -language vlog -range 9 0 /fetch/pc_branch
# fetch
wave create -pattern none -portmode input -language vlog -range 1 0 /fetch/sel_dir
# fetch
wave create -pattern none -portmode output -language vlog -range 31 0 /fetch/inst_out
# fetch
wave create -pattern none -portmode input -language vlog /fetch/flag_branch
# fetch
wave modify -driver freeze -pattern clock -initialvalue St0 -period 100ns -dutycycle 50 -starttime 0ns -endtime 1000ns NewSig:/fetch/clk
# fetch
wave modify -driver freeze -pattern constant -value St0 -range 9 0 -starttime 0ns -endtime 1000ns NewSig:/fetch/pc_jump
# Invalid binary digit: S.
#Invalid value to -value switch: St0
# Usage: wave create -driver <freeze|deposit|drive|expectedOutput> -pattern constant -value <value> [-range <msb lsb>] -starttime <Time> -endtime <Time> netName
wave modify -driver freeze -pattern constant -value 0 -range 9 0 -starttime 0ns -endtime 1000ns NewSig:/fetch/pc_jump
# fetch
wave modify -driver freeze -pattern constant -value 0 -range 9 0 -starttime 0ns -endtime 1000ns NewSig:/fetch/pc_branch
# fetch
wave modify -driver freeze -pattern constant -value 0 -range 1 0 -starttime 0ns -endtime 1000ns NewSig:/fetch/sel_dir
# fetch
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 1000ns NewSig:/fetch/flag_branch
# fetch
run -all
# End time: 07:56:07 on Oct 17,2017, Elapsed time: 2:12:23
# Errors: 1, Warnings: 2
