{
  "module_name": "nic3_qm0_regs.h",
  "hash_id": "022bf5d6dc1a6668d75d8e5542f408fd29887cc3727cb09540f99c1d7965e62f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/nic3_qm0_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_NIC3_QM0_REGS_H_\n#define ASIC_REG_NIC3_QM0_REGS_H_\n\n \n\n#define mmNIC3_QM0_GLBL_CFG0                                         0xDA0000\n\n#define mmNIC3_QM0_GLBL_CFG1                                         0xDA0004\n\n#define mmNIC3_QM0_GLBL_PROT                                         0xDA0008\n\n#define mmNIC3_QM0_GLBL_ERR_CFG                                      0xDA000C\n\n#define mmNIC3_QM0_GLBL_SECURE_PROPS_0                               0xDA0010\n\n#define mmNIC3_QM0_GLBL_SECURE_PROPS_1                               0xDA0014\n\n#define mmNIC3_QM0_GLBL_SECURE_PROPS_2                               0xDA0018\n\n#define mmNIC3_QM0_GLBL_SECURE_PROPS_3                               0xDA001C\n\n#define mmNIC3_QM0_GLBL_SECURE_PROPS_4                               0xDA0020\n\n#define mmNIC3_QM0_GLBL_NON_SECURE_PROPS_0                           0xDA0024\n\n#define mmNIC3_QM0_GLBL_NON_SECURE_PROPS_1                           0xDA0028\n\n#define mmNIC3_QM0_GLBL_NON_SECURE_PROPS_2                           0xDA002C\n\n#define mmNIC3_QM0_GLBL_NON_SECURE_PROPS_3                           0xDA0030\n\n#define mmNIC3_QM0_GLBL_NON_SECURE_PROPS_4                           0xDA0034\n\n#define mmNIC3_QM0_GLBL_STS0                                         0xDA0038\n\n#define mmNIC3_QM0_GLBL_STS1_0                                       0xDA0040\n\n#define mmNIC3_QM0_GLBL_STS1_1                                       0xDA0044\n\n#define mmNIC3_QM0_GLBL_STS1_2                                       0xDA0048\n\n#define mmNIC3_QM0_GLBL_STS1_3                                       0xDA004C\n\n#define mmNIC3_QM0_GLBL_STS1_4                                       0xDA0050\n\n#define mmNIC3_QM0_GLBL_MSG_EN_0                                     0xDA0054\n\n#define mmNIC3_QM0_GLBL_MSG_EN_1                                     0xDA0058\n\n#define mmNIC3_QM0_GLBL_MSG_EN_2                                     0xDA005C\n\n#define mmNIC3_QM0_GLBL_MSG_EN_3                                     0xDA0060\n\n#define mmNIC3_QM0_GLBL_MSG_EN_4                                     0xDA0068\n\n#define mmNIC3_QM0_PQ_BASE_LO_0                                      0xDA0070\n\n#define mmNIC3_QM0_PQ_BASE_LO_1                                      0xDA0074\n\n#define mmNIC3_QM0_PQ_BASE_LO_2                                      0xDA0078\n\n#define mmNIC3_QM0_PQ_BASE_LO_3                                      0xDA007C\n\n#define mmNIC3_QM0_PQ_BASE_HI_0                                      0xDA0080\n\n#define mmNIC3_QM0_PQ_BASE_HI_1                                      0xDA0084\n\n#define mmNIC3_QM0_PQ_BASE_HI_2                                      0xDA0088\n\n#define mmNIC3_QM0_PQ_BASE_HI_3                                      0xDA008C\n\n#define mmNIC3_QM0_PQ_SIZE_0                                         0xDA0090\n\n#define mmNIC3_QM0_PQ_SIZE_1                                         0xDA0094\n\n#define mmNIC3_QM0_PQ_SIZE_2                                         0xDA0098\n\n#define mmNIC3_QM0_PQ_SIZE_3                                         0xDA009C\n\n#define mmNIC3_QM0_PQ_PI_0                                           0xDA00A0\n\n#define mmNIC3_QM0_PQ_PI_1                                           0xDA00A4\n\n#define mmNIC3_QM0_PQ_PI_2                                           0xDA00A8\n\n#define mmNIC3_QM0_PQ_PI_3                                           0xDA00AC\n\n#define mmNIC3_QM0_PQ_CI_0                                           0xDA00B0\n\n#define mmNIC3_QM0_PQ_CI_1                                           0xDA00B4\n\n#define mmNIC3_QM0_PQ_CI_2                                           0xDA00B8\n\n#define mmNIC3_QM0_PQ_CI_3                                           0xDA00BC\n\n#define mmNIC3_QM0_PQ_CFG0_0                                         0xDA00C0\n\n#define mmNIC3_QM0_PQ_CFG0_1                                         0xDA00C4\n\n#define mmNIC3_QM0_PQ_CFG0_2                                         0xDA00C8\n\n#define mmNIC3_QM0_PQ_CFG0_3                                         0xDA00CC\n\n#define mmNIC3_QM0_PQ_CFG1_0                                         0xDA00D0\n\n#define mmNIC3_QM0_PQ_CFG1_1                                         0xDA00D4\n\n#define mmNIC3_QM0_PQ_CFG1_2                                         0xDA00D8\n\n#define mmNIC3_QM0_PQ_CFG1_3                                         0xDA00DC\n\n#define mmNIC3_QM0_PQ_ARUSER_31_11_0                                 0xDA00E0\n\n#define mmNIC3_QM0_PQ_ARUSER_31_11_1                                 0xDA00E4\n\n#define mmNIC3_QM0_PQ_ARUSER_31_11_2                                 0xDA00E8\n\n#define mmNIC3_QM0_PQ_ARUSER_31_11_3                                 0xDA00EC\n\n#define mmNIC3_QM0_PQ_STS0_0                                         0xDA00F0\n\n#define mmNIC3_QM0_PQ_STS0_1                                         0xDA00F4\n\n#define mmNIC3_QM0_PQ_STS0_2                                         0xDA00F8\n\n#define mmNIC3_QM0_PQ_STS0_3                                         0xDA00FC\n\n#define mmNIC3_QM0_PQ_STS1_0                                         0xDA0100\n\n#define mmNIC3_QM0_PQ_STS1_1                                         0xDA0104\n\n#define mmNIC3_QM0_PQ_STS1_2                                         0xDA0108\n\n#define mmNIC3_QM0_PQ_STS1_3                                         0xDA010C\n\n#define mmNIC3_QM0_CQ_CFG0_0                                         0xDA0110\n\n#define mmNIC3_QM0_CQ_CFG0_1                                         0xDA0114\n\n#define mmNIC3_QM0_CQ_CFG0_2                                         0xDA0118\n\n#define mmNIC3_QM0_CQ_CFG0_3                                         0xDA011C\n\n#define mmNIC3_QM0_CQ_CFG0_4                                         0xDA0120\n\n#define mmNIC3_QM0_CQ_CFG1_0                                         0xDA0124\n\n#define mmNIC3_QM0_CQ_CFG1_1                                         0xDA0128\n\n#define mmNIC3_QM0_CQ_CFG1_2                                         0xDA012C\n\n#define mmNIC3_QM0_CQ_CFG1_3                                         0xDA0130\n\n#define mmNIC3_QM0_CQ_CFG1_4                                         0xDA0134\n\n#define mmNIC3_QM0_CQ_ARUSER_31_11_0                                 0xDA0138\n\n#define mmNIC3_QM0_CQ_ARUSER_31_11_1                                 0xDA013C\n\n#define mmNIC3_QM0_CQ_ARUSER_31_11_2                                 0xDA0140\n\n#define mmNIC3_QM0_CQ_ARUSER_31_11_3                                 0xDA0144\n\n#define mmNIC3_QM0_CQ_ARUSER_31_11_4                                 0xDA0148\n\n#define mmNIC3_QM0_CQ_STS0_0                                         0xDA014C\n\n#define mmNIC3_QM0_CQ_STS0_1                                         0xDA0150\n\n#define mmNIC3_QM0_CQ_STS0_2                                         0xDA0154\n\n#define mmNIC3_QM0_CQ_STS0_3                                         0xDA0158\n\n#define mmNIC3_QM0_CQ_STS0_4                                         0xDA015C\n\n#define mmNIC3_QM0_CQ_STS1_0                                         0xDA0160\n\n#define mmNIC3_QM0_CQ_STS1_1                                         0xDA0164\n\n#define mmNIC3_QM0_CQ_STS1_2                                         0xDA0168\n\n#define mmNIC3_QM0_CQ_STS1_3                                         0xDA016C\n\n#define mmNIC3_QM0_CQ_STS1_4                                         0xDA0170\n\n#define mmNIC3_QM0_CQ_PTR_LO_0                                       0xDA0174\n\n#define mmNIC3_QM0_CQ_PTR_HI_0                                       0xDA0178\n\n#define mmNIC3_QM0_CQ_TSIZE_0                                        0xDA017C\n\n#define mmNIC3_QM0_CQ_CTL_0                                          0xDA0180\n\n#define mmNIC3_QM0_CQ_PTR_LO_1                                       0xDA0184\n\n#define mmNIC3_QM0_CQ_PTR_HI_1                                       0xDA0188\n\n#define mmNIC3_QM0_CQ_TSIZE_1                                        0xDA018C\n\n#define mmNIC3_QM0_CQ_CTL_1                                          0xDA0190\n\n#define mmNIC3_QM0_CQ_PTR_LO_2                                       0xDA0194\n\n#define mmNIC3_QM0_CQ_PTR_HI_2                                       0xDA0198\n\n#define mmNIC3_QM0_CQ_TSIZE_2                                        0xDA019C\n\n#define mmNIC3_QM0_CQ_CTL_2                                          0xDA01A0\n\n#define mmNIC3_QM0_CQ_PTR_LO_3                                       0xDA01A4\n\n#define mmNIC3_QM0_CQ_PTR_HI_3                                       0xDA01A8\n\n#define mmNIC3_QM0_CQ_TSIZE_3                                        0xDA01AC\n\n#define mmNIC3_QM0_CQ_CTL_3                                          0xDA01B0\n\n#define mmNIC3_QM0_CQ_PTR_LO_4                                       0xDA01B4\n\n#define mmNIC3_QM0_CQ_PTR_HI_4                                       0xDA01B8\n\n#define mmNIC3_QM0_CQ_TSIZE_4                                        0xDA01BC\n\n#define mmNIC3_QM0_CQ_CTL_4                                          0xDA01C0\n\n#define mmNIC3_QM0_CQ_PTR_LO_STS_0                                   0xDA01C4\n\n#define mmNIC3_QM0_CQ_PTR_LO_STS_1                                   0xDA01C8\n\n#define mmNIC3_QM0_CQ_PTR_LO_STS_2                                   0xDA01CC\n\n#define mmNIC3_QM0_CQ_PTR_LO_STS_3                                   0xDA01D0\n\n#define mmNIC3_QM0_CQ_PTR_LO_STS_4                                   0xDA01D4\n\n#define mmNIC3_QM0_CQ_PTR_HI_STS_0                                   0xDA01D8\n\n#define mmNIC3_QM0_CQ_PTR_HI_STS_1                                   0xDA01DC\n\n#define mmNIC3_QM0_CQ_PTR_HI_STS_2                                   0xDA01E0\n\n#define mmNIC3_QM0_CQ_PTR_HI_STS_3                                   0xDA01E4\n\n#define mmNIC3_QM0_CQ_PTR_HI_STS_4                                   0xDA01E8\n\n#define mmNIC3_QM0_CQ_TSIZE_STS_0                                    0xDA01EC\n\n#define mmNIC3_QM0_CQ_TSIZE_STS_1                                    0xDA01F0\n\n#define mmNIC3_QM0_CQ_TSIZE_STS_2                                    0xDA01F4\n\n#define mmNIC3_QM0_CQ_TSIZE_STS_3                                    0xDA01F8\n\n#define mmNIC3_QM0_CQ_TSIZE_STS_4                                    0xDA01FC\n\n#define mmNIC3_QM0_CQ_CTL_STS_0                                      0xDA0200\n\n#define mmNIC3_QM0_CQ_CTL_STS_1                                      0xDA0204\n\n#define mmNIC3_QM0_CQ_CTL_STS_2                                      0xDA0208\n\n#define mmNIC3_QM0_CQ_CTL_STS_3                                      0xDA020C\n\n#define mmNIC3_QM0_CQ_CTL_STS_4                                      0xDA0210\n\n#define mmNIC3_QM0_CQ_IFIFO_CNT_0                                    0xDA0214\n\n#define mmNIC3_QM0_CQ_IFIFO_CNT_1                                    0xDA0218\n\n#define mmNIC3_QM0_CQ_IFIFO_CNT_2                                    0xDA021C\n\n#define mmNIC3_QM0_CQ_IFIFO_CNT_3                                    0xDA0220\n\n#define mmNIC3_QM0_CQ_IFIFO_CNT_4                                    0xDA0224\n\n#define mmNIC3_QM0_CP_MSG_BASE0_ADDR_LO_0                            0xDA0228\n\n#define mmNIC3_QM0_CP_MSG_BASE0_ADDR_LO_1                            0xDA022C\n\n#define mmNIC3_QM0_CP_MSG_BASE0_ADDR_LO_2                            0xDA0230\n\n#define mmNIC3_QM0_CP_MSG_BASE0_ADDR_LO_3                            0xDA0234\n\n#define mmNIC3_QM0_CP_MSG_BASE0_ADDR_LO_4                            0xDA0238\n\n#define mmNIC3_QM0_CP_MSG_BASE0_ADDR_HI_0                            0xDA023C\n\n#define mmNIC3_QM0_CP_MSG_BASE0_ADDR_HI_1                            0xDA0240\n\n#define mmNIC3_QM0_CP_MSG_BASE0_ADDR_HI_2                            0xDA0244\n\n#define mmNIC3_QM0_CP_MSG_BASE0_ADDR_HI_3                            0xDA0248\n\n#define mmNIC3_QM0_CP_MSG_BASE0_ADDR_HI_4                            0xDA024C\n\n#define mmNIC3_QM0_CP_MSG_BASE1_ADDR_LO_0                            0xDA0250\n\n#define mmNIC3_QM0_CP_MSG_BASE1_ADDR_LO_1                            0xDA0254\n\n#define mmNIC3_QM0_CP_MSG_BASE1_ADDR_LO_2                            0xDA0258\n\n#define mmNIC3_QM0_CP_MSG_BASE1_ADDR_LO_3                            0xDA025C\n\n#define mmNIC3_QM0_CP_MSG_BASE1_ADDR_LO_4                            0xDA0260\n\n#define mmNIC3_QM0_CP_MSG_BASE1_ADDR_HI_0                            0xDA0264\n\n#define mmNIC3_QM0_CP_MSG_BASE1_ADDR_HI_1                            0xDA0268\n\n#define mmNIC3_QM0_CP_MSG_BASE1_ADDR_HI_2                            0xDA026C\n\n#define mmNIC3_QM0_CP_MSG_BASE1_ADDR_HI_3                            0xDA0270\n\n#define mmNIC3_QM0_CP_MSG_BASE1_ADDR_HI_4                            0xDA0274\n\n#define mmNIC3_QM0_CP_MSG_BASE2_ADDR_LO_0                            0xDA0278\n\n#define mmNIC3_QM0_CP_MSG_BASE2_ADDR_LO_1                            0xDA027C\n\n#define mmNIC3_QM0_CP_MSG_BASE2_ADDR_LO_2                            0xDA0280\n\n#define mmNIC3_QM0_CP_MSG_BASE2_ADDR_LO_3                            0xDA0284\n\n#define mmNIC3_QM0_CP_MSG_BASE2_ADDR_LO_4                            0xDA0288\n\n#define mmNIC3_QM0_CP_MSG_BASE2_ADDR_HI_0                            0xDA028C\n\n#define mmNIC3_QM0_CP_MSG_BASE2_ADDR_HI_1                            0xDA0290\n\n#define mmNIC3_QM0_CP_MSG_BASE2_ADDR_HI_2                            0xDA0294\n\n#define mmNIC3_QM0_CP_MSG_BASE2_ADDR_HI_3                            0xDA0298\n\n#define mmNIC3_QM0_CP_MSG_BASE2_ADDR_HI_4                            0xDA029C\n\n#define mmNIC3_QM0_CP_MSG_BASE3_ADDR_LO_0                            0xDA02A0\n\n#define mmNIC3_QM0_CP_MSG_BASE3_ADDR_LO_1                            0xDA02A4\n\n#define mmNIC3_QM0_CP_MSG_BASE3_ADDR_LO_2                            0xDA02A8\n\n#define mmNIC3_QM0_CP_MSG_BASE3_ADDR_LO_3                            0xDA02AC\n\n#define mmNIC3_QM0_CP_MSG_BASE3_ADDR_LO_4                            0xDA02B0\n\n#define mmNIC3_QM0_CP_MSG_BASE3_ADDR_HI_0                            0xDA02B4\n\n#define mmNIC3_QM0_CP_MSG_BASE3_ADDR_HI_1                            0xDA02B8\n\n#define mmNIC3_QM0_CP_MSG_BASE3_ADDR_HI_2                            0xDA02BC\n\n#define mmNIC3_QM0_CP_MSG_BASE3_ADDR_HI_3                            0xDA02C0\n\n#define mmNIC3_QM0_CP_MSG_BASE3_ADDR_HI_4                            0xDA02C4\n\n#define mmNIC3_QM0_CP_LDMA_TSIZE_OFFSET_0                            0xDA02C8\n\n#define mmNIC3_QM0_CP_LDMA_TSIZE_OFFSET_1                            0xDA02CC\n\n#define mmNIC3_QM0_CP_LDMA_TSIZE_OFFSET_2                            0xDA02D0\n\n#define mmNIC3_QM0_CP_LDMA_TSIZE_OFFSET_3                            0xDA02D4\n\n#define mmNIC3_QM0_CP_LDMA_TSIZE_OFFSET_4                            0xDA02D8\n\n#define mmNIC3_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_0                      0xDA02E0\n\n#define mmNIC3_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_1                      0xDA02E4\n\n#define mmNIC3_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_2                      0xDA02E8\n\n#define mmNIC3_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_3                      0xDA02EC\n\n#define mmNIC3_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_4                      0xDA02F0\n\n#define mmNIC3_QM0_CP_LDMA_DST_BASE_LO_OFFSET_0                      0xDA02F4\n\n#define mmNIC3_QM0_CP_LDMA_DST_BASE_LO_OFFSET_1                      0xDA02F8\n\n#define mmNIC3_QM0_CP_LDMA_DST_BASE_LO_OFFSET_2                      0xDA02FC\n\n#define mmNIC3_QM0_CP_LDMA_DST_BASE_LO_OFFSET_3                      0xDA0300\n\n#define mmNIC3_QM0_CP_LDMA_DST_BASE_LO_OFFSET_4                      0xDA0304\n\n#define mmNIC3_QM0_CP_FENCE0_RDATA_0                                 0xDA0308\n\n#define mmNIC3_QM0_CP_FENCE0_RDATA_1                                 0xDA030C\n\n#define mmNIC3_QM0_CP_FENCE0_RDATA_2                                 0xDA0310\n\n#define mmNIC3_QM0_CP_FENCE0_RDATA_3                                 0xDA0314\n\n#define mmNIC3_QM0_CP_FENCE0_RDATA_4                                 0xDA0318\n\n#define mmNIC3_QM0_CP_FENCE1_RDATA_0                                 0xDA031C\n\n#define mmNIC3_QM0_CP_FENCE1_RDATA_1                                 0xDA0320\n\n#define mmNIC3_QM0_CP_FENCE1_RDATA_2                                 0xDA0324\n\n#define mmNIC3_QM0_CP_FENCE1_RDATA_3                                 0xDA0328\n\n#define mmNIC3_QM0_CP_FENCE1_RDATA_4                                 0xDA032C\n\n#define mmNIC3_QM0_CP_FENCE2_RDATA_0                                 0xDA0330\n\n#define mmNIC3_QM0_CP_FENCE2_RDATA_1                                 0xDA0334\n\n#define mmNIC3_QM0_CP_FENCE2_RDATA_2                                 0xDA0338\n\n#define mmNIC3_QM0_CP_FENCE2_RDATA_3                                 0xDA033C\n\n#define mmNIC3_QM0_CP_FENCE2_RDATA_4                                 0xDA0340\n\n#define mmNIC3_QM0_CP_FENCE3_RDATA_0                                 0xDA0344\n\n#define mmNIC3_QM0_CP_FENCE3_RDATA_1                                 0xDA0348\n\n#define mmNIC3_QM0_CP_FENCE3_RDATA_2                                 0xDA034C\n\n#define mmNIC3_QM0_CP_FENCE3_RDATA_3                                 0xDA0350\n\n#define mmNIC3_QM0_CP_FENCE3_RDATA_4                                 0xDA0354\n\n#define mmNIC3_QM0_CP_FENCE0_CNT_0                                   0xDA0358\n\n#define mmNIC3_QM0_CP_FENCE0_CNT_1                                   0xDA035C\n\n#define mmNIC3_QM0_CP_FENCE0_CNT_2                                   0xDA0360\n\n#define mmNIC3_QM0_CP_FENCE0_CNT_3                                   0xDA0364\n\n#define mmNIC3_QM0_CP_FENCE0_CNT_4                                   0xDA0368\n\n#define mmNIC3_QM0_CP_FENCE1_CNT_0                                   0xDA036C\n\n#define mmNIC3_QM0_CP_FENCE1_CNT_1                                   0xDA0370\n\n#define mmNIC3_QM0_CP_FENCE1_CNT_2                                   0xDA0374\n\n#define mmNIC3_QM0_CP_FENCE1_CNT_3                                   0xDA0378\n\n#define mmNIC3_QM0_CP_FENCE1_CNT_4                                   0xDA037C\n\n#define mmNIC3_QM0_CP_FENCE2_CNT_0                                   0xDA0380\n\n#define mmNIC3_QM0_CP_FENCE2_CNT_1                                   0xDA0384\n\n#define mmNIC3_QM0_CP_FENCE2_CNT_2                                   0xDA0388\n\n#define mmNIC3_QM0_CP_FENCE2_CNT_3                                   0xDA038C\n\n#define mmNIC3_QM0_CP_FENCE2_CNT_4                                   0xDA0390\n\n#define mmNIC3_QM0_CP_FENCE3_CNT_0                                   0xDA0394\n\n#define mmNIC3_QM0_CP_FENCE3_CNT_1                                   0xDA0398\n\n#define mmNIC3_QM0_CP_FENCE3_CNT_2                                   0xDA039C\n\n#define mmNIC3_QM0_CP_FENCE3_CNT_3                                   0xDA03A0\n\n#define mmNIC3_QM0_CP_FENCE3_CNT_4                                   0xDA03A4\n\n#define mmNIC3_QM0_CP_STS_0                                          0xDA03A8\n\n#define mmNIC3_QM0_CP_STS_1                                          0xDA03AC\n\n#define mmNIC3_QM0_CP_STS_2                                          0xDA03B0\n\n#define mmNIC3_QM0_CP_STS_3                                          0xDA03B4\n\n#define mmNIC3_QM0_CP_STS_4                                          0xDA03B8\n\n#define mmNIC3_QM0_CP_CURRENT_INST_LO_0                              0xDA03BC\n\n#define mmNIC3_QM0_CP_CURRENT_INST_LO_1                              0xDA03C0\n\n#define mmNIC3_QM0_CP_CURRENT_INST_LO_2                              0xDA03C4\n\n#define mmNIC3_QM0_CP_CURRENT_INST_LO_3                              0xDA03C8\n\n#define mmNIC3_QM0_CP_CURRENT_INST_LO_4                              0xDA03CC\n\n#define mmNIC3_QM0_CP_CURRENT_INST_HI_0                              0xDA03D0\n\n#define mmNIC3_QM0_CP_CURRENT_INST_HI_1                              0xDA03D4\n\n#define mmNIC3_QM0_CP_CURRENT_INST_HI_2                              0xDA03D8\n\n#define mmNIC3_QM0_CP_CURRENT_INST_HI_3                              0xDA03DC\n\n#define mmNIC3_QM0_CP_CURRENT_INST_HI_4                              0xDA03E0\n\n#define mmNIC3_QM0_CP_BARRIER_CFG_0                                  0xDA03F4\n\n#define mmNIC3_QM0_CP_BARRIER_CFG_1                                  0xDA03F8\n\n#define mmNIC3_QM0_CP_BARRIER_CFG_2                                  0xDA03FC\n\n#define mmNIC3_QM0_CP_BARRIER_CFG_3                                  0xDA0400\n\n#define mmNIC3_QM0_CP_BARRIER_CFG_4                                  0xDA0404\n\n#define mmNIC3_QM0_CP_DBG_0_0                                        0xDA0408\n\n#define mmNIC3_QM0_CP_DBG_0_1                                        0xDA040C\n\n#define mmNIC3_QM0_CP_DBG_0_2                                        0xDA0410\n\n#define mmNIC3_QM0_CP_DBG_0_3                                        0xDA0414\n\n#define mmNIC3_QM0_CP_DBG_0_4                                        0xDA0418\n\n#define mmNIC3_QM0_CP_ARUSER_31_11_0                                 0xDA041C\n\n#define mmNIC3_QM0_CP_ARUSER_31_11_1                                 0xDA0420\n\n#define mmNIC3_QM0_CP_ARUSER_31_11_2                                 0xDA0424\n\n#define mmNIC3_QM0_CP_ARUSER_31_11_3                                 0xDA0428\n\n#define mmNIC3_QM0_CP_ARUSER_31_11_4                                 0xDA042C\n\n#define mmNIC3_QM0_CP_AWUSER_31_11_0                                 0xDA0430\n\n#define mmNIC3_QM0_CP_AWUSER_31_11_1                                 0xDA0434\n\n#define mmNIC3_QM0_CP_AWUSER_31_11_2                                 0xDA0438\n\n#define mmNIC3_QM0_CP_AWUSER_31_11_3                                 0xDA043C\n\n#define mmNIC3_QM0_CP_AWUSER_31_11_4                                 0xDA0440\n\n#define mmNIC3_QM0_ARB_CFG_0                                         0xDA0A00\n\n#define mmNIC3_QM0_ARB_CHOISE_Q_PUSH                                 0xDA0A04\n\n#define mmNIC3_QM0_ARB_WRR_WEIGHT_0                                  0xDA0A08\n\n#define mmNIC3_QM0_ARB_WRR_WEIGHT_1                                  0xDA0A0C\n\n#define mmNIC3_QM0_ARB_WRR_WEIGHT_2                                  0xDA0A10\n\n#define mmNIC3_QM0_ARB_WRR_WEIGHT_3                                  0xDA0A14\n\n#define mmNIC3_QM0_ARB_CFG_1                                         0xDA0A18\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_0                              0xDA0A20\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_1                              0xDA0A24\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_2                              0xDA0A28\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_3                              0xDA0A2C\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_4                              0xDA0A30\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_5                              0xDA0A34\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_6                              0xDA0A38\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_7                              0xDA0A3C\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_8                              0xDA0A40\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_9                              0xDA0A44\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_10                             0xDA0A48\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_11                             0xDA0A4C\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_12                             0xDA0A50\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_13                             0xDA0A54\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_14                             0xDA0A58\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_15                             0xDA0A5C\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_16                             0xDA0A60\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_17                             0xDA0A64\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_18                             0xDA0A68\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_19                             0xDA0A6C\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_20                             0xDA0A70\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_21                             0xDA0A74\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_22                             0xDA0A78\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_23                             0xDA0A7C\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_24                             0xDA0A80\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_25                             0xDA0A84\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_26                             0xDA0A88\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_27                             0xDA0A8C\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_28                             0xDA0A90\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_29                             0xDA0A94\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_30                             0xDA0A98\n\n#define mmNIC3_QM0_ARB_MST_AVAIL_CRED_31                             0xDA0A9C\n\n#define mmNIC3_QM0_ARB_MST_CRED_INC                                  0xDA0AA0\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_0                        0xDA0AA4\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_1                        0xDA0AA8\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_2                        0xDA0AAC\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_3                        0xDA0AB0\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_4                        0xDA0AB4\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_5                        0xDA0AB8\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_6                        0xDA0ABC\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_7                        0xDA0AC0\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_8                        0xDA0AC4\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_9                        0xDA0AC8\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_10                       0xDA0ACC\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_11                       0xDA0AD0\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_12                       0xDA0AD4\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_13                       0xDA0AD8\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_14                       0xDA0ADC\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_15                       0xDA0AE0\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_16                       0xDA0AE4\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_17                       0xDA0AE8\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_18                       0xDA0AEC\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_19                       0xDA0AF0\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_20                       0xDA0AF4\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_21                       0xDA0AF8\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_22                       0xDA0AFC\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_23                       0xDA0B00\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_24                       0xDA0B04\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_25                       0xDA0B08\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_26                       0xDA0B0C\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_27                       0xDA0B10\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_28                       0xDA0B14\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_29                       0xDA0B18\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_30                       0xDA0B1C\n\n#define mmNIC3_QM0_ARB_MST_CHOISE_PUSH_OFST_31                       0xDA0B20\n\n#define mmNIC3_QM0_ARB_SLV_MASTER_INC_CRED_OFST                      0xDA0B28\n\n#define mmNIC3_QM0_ARB_MST_SLAVE_EN                                  0xDA0B2C\n\n#define mmNIC3_QM0_ARB_MST_QUIET_PER                                 0xDA0B34\n\n#define mmNIC3_QM0_ARB_SLV_CHOISE_WDT                                0xDA0B38\n\n#define mmNIC3_QM0_ARB_SLV_ID                                        0xDA0B3C\n\n#define mmNIC3_QM0_ARB_MSG_MAX_INFLIGHT                              0xDA0B44\n\n#define mmNIC3_QM0_ARB_MSG_AWUSER_31_11                              0xDA0B48\n\n#define mmNIC3_QM0_ARB_MSG_AWUSER_SEC_PROP                           0xDA0B4C\n\n#define mmNIC3_QM0_ARB_MSG_AWUSER_NON_SEC_PROP                       0xDA0B50\n\n#define mmNIC3_QM0_ARB_BASE_LO                                       0xDA0B54\n\n#define mmNIC3_QM0_ARB_BASE_HI                                       0xDA0B58\n\n#define mmNIC3_QM0_ARB_STATE_STS                                     0xDA0B80\n\n#define mmNIC3_QM0_ARB_CHOISE_FULLNESS_STS                           0xDA0B84\n\n#define mmNIC3_QM0_ARB_MSG_STS                                       0xDA0B88\n\n#define mmNIC3_QM0_ARB_SLV_CHOISE_Q_HEAD                             0xDA0B8C\n\n#define mmNIC3_QM0_ARB_ERR_CAUSE                                     0xDA0B9C\n\n#define mmNIC3_QM0_ARB_ERR_MSG_EN                                    0xDA0BA0\n\n#define mmNIC3_QM0_ARB_ERR_STS_DRP                                   0xDA0BA8\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_0                                0xDA0BB0\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_1                                0xDA0BB4\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_2                                0xDA0BB8\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_3                                0xDA0BBC\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_4                                0xDA0BC0\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_5                                0xDA0BC4\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_6                                0xDA0BC8\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_7                                0xDA0BCC\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_8                                0xDA0BD0\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_9                                0xDA0BD4\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_10                               0xDA0BD8\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_11                               0xDA0BDC\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_12                               0xDA0BE0\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_13                               0xDA0BE4\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_14                               0xDA0BE8\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_15                               0xDA0BEC\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_16                               0xDA0BF0\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_17                               0xDA0BF4\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_18                               0xDA0BF8\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_19                               0xDA0BFC\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_20                               0xDA0C00\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_21                               0xDA0C04\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_22                               0xDA0C08\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_23                               0xDA0C0C\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_24                               0xDA0C10\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_25                               0xDA0C14\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_26                               0xDA0C18\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_27                               0xDA0C1C\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_28                               0xDA0C20\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_29                               0xDA0C24\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_30                               0xDA0C28\n\n#define mmNIC3_QM0_ARB_MST_CRED_STS_31                               0xDA0C2C\n\n#define mmNIC3_QM0_CGM_CFG                                           0xDA0C70\n\n#define mmNIC3_QM0_CGM_STS                                           0xDA0C74\n\n#define mmNIC3_QM0_CGM_CFG1                                          0xDA0C78\n\n#define mmNIC3_QM0_LOCAL_RANGE_BASE                                  0xDA0C80\n\n#define mmNIC3_QM0_LOCAL_RANGE_SIZE                                  0xDA0C84\n\n#define mmNIC3_QM0_CSMR_STRICT_PRIO_CFG                              0xDA0C90\n\n#define mmNIC3_QM0_HBW_RD_RATE_LIM_CFG_1                             0xDA0C94\n\n#define mmNIC3_QM0_LBW_WR_RATE_LIM_CFG_0                             0xDA0C98\n\n#define mmNIC3_QM0_LBW_WR_RATE_LIM_CFG_1                             0xDA0C9C\n\n#define mmNIC3_QM0_HBW_RD_RATE_LIM_CFG_0                             0xDA0CA0\n\n#define mmNIC3_QM0_GLBL_AXCACHE                                      0xDA0CA4\n\n#define mmNIC3_QM0_IND_GW_APB_CFG                                    0xDA0CB0\n\n#define mmNIC3_QM0_IND_GW_APB_WDATA                                  0xDA0CB4\n\n#define mmNIC3_QM0_IND_GW_APB_RDATA                                  0xDA0CB8\n\n#define mmNIC3_QM0_IND_GW_APB_STATUS                                 0xDA0CBC\n\n#define mmNIC3_QM0_GLBL_ERR_ADDR_LO                                  0xDA0CD0\n\n#define mmNIC3_QM0_GLBL_ERR_ADDR_HI                                  0xDA0CD4\n\n#define mmNIC3_QM0_GLBL_ERR_WDATA                                    0xDA0CD8\n\n#define mmNIC3_QM0_GLBL_MEM_INIT_BUSY                                0xDA0D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}