{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711030774604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711030774604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 17:19:34 2024 " "Processing started: Thu Mar 21 17:19:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711030774604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711030774604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VERILOGStart05 -c VERILOGStart05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off VERILOGStart05 -c VERILOGStart05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711030774604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1711030774807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogstart05.bdf 1 1 " "Found 1 design units, including 1 entities, in source file verilogstart05.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VERILOGStart05 " "Found entity 1: VERILOGStart05" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711030774841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711030774841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter30.v 1 1 " "Found 1 design units, including 1 entities, in source file filter30.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter30 " "Found entity 1: filter30" {  } { { "filter30.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/filter30.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711030774843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711030774843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter8.v 1 1 " "Found 1 design units, including 1 entities, in source file filter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter8 " "Found entity 1: filter8" {  } { { "filter8.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/filter8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711030774844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711030774844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count100000.v 1 1 " "Found 1 design units, including 1 entities, in source file count100000.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count100000 " "Found entity 1: Count100000" {  } { { "Count100000.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Count100000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711030774846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711030774846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count250.v 1 1 " "Found 1 design units, including 1 entities, in source file count250.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count250 " "Found entity 1: Count250" {  } { { "Count250.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Count250.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711030774848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711030774848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamicillumination4indicators.v 1 1 " "Found 1 design units, including 1 entities, in source file dynamicillumination4indicators.v" { { "Info" "ISGN_ENTITY_NAME" "1 DynamicIllumination4Indicators " "Found entity 1: DynamicIllumination4Indicators" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711030774850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711030774850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataconversionunit.v 1 1 " "Found 1 design units, including 1 entities, in source file dataconversionunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataConversionUnit " "Found entity 1: DataConversionUnit" {  } { { "DataConversionUnit.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DataConversionUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711030774851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711030774851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setter.v 1 1 " "Found 1 design units, including 1 entities, in source file setter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Setter " "Found entity 1: Setter" {  } { { "Setter.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Setter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711030774853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711030774853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiveruart.v 1 1 " "Found 1 design units, including 1 entities, in source file receiveruart.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReceiverUART " "Found entity 1: ReceiverUART" {  } { { "ReceiverUART.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/ReceiverUART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711030774854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711030774854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitteruart.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitteruart.v" { { "Info" "ISGN_ENTITY_NAME" "1 TransmitterUART " "Found entity 1: TransmitterUART" {  } { { "TransmitterUART.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransmitterUART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711030774855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711030774855 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VERILOGStart05 " "Elaborating entity \"VERILOGStart05\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1711030774876 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "indicator " "Converted elements in bus name \"indicator\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "indicator\[3..0\] indicator3..0 " "Converted element name(s) from \"indicator\[3..0\]\" to \"indicator3..0\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 632 848 328 "inst10" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711030774877 ""}  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 632 848 328 "inst10" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1711030774877 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "indicator0 " "Converted elements in bus name \"indicator0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "indicator0\[6..0\] indicator06..0 " "Converted element name(s) from \"indicator0\[6..0\]\" to \"indicator06..0\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 632 848 328 "inst10" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711030774877 ""}  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 632 848 328 "inst10" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1711030774877 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "indicator1 " "Converted elements in bus name \"indicator1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "indicator1\[6..0\] indicator16..0 " "Converted element name(s) from \"indicator1\[6..0\]\" to \"indicator16..0\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 632 848 328 "inst10" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711030774877 ""}  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 632 848 328 "inst10" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1711030774877 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "indicator2 " "Converted elements in bus name \"indicator2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "indicator2\[6..0\] indicator26..0 " "Converted element name(s) from \"indicator2\[6..0\]\" to \"indicator26..0\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 632 848 328 "inst10" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711030774877 ""}  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 632 848 328 "inst10" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1711030774877 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "indicator3 " "Converted elements in bus name \"indicator3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "indicator3\[6..0\] indicator36..0 " "Converted element name(s) from \"indicator3\[6..0\]\" to \"indicator36..0\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 632 848 328 "inst10" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711030774877 ""}  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 632 848 328 "inst10" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1711030774877 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "scl " "Pin \"scl\" is missing source" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { -48 952 1128 -32 "scl" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1711030774877 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "led1 " "Pin \"led1\" is missing source" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 16 952 1128 32 "led1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1711030774878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Setter Setter:inst12 " "Elaborating entity \"Setter\" for hierarchy \"Setter:inst12\"" {  } { { "VERILOGStart05.bdf" "inst12" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 664 568 728 808 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711030774878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Setter.v(24) " "Verilog HDL assignment warning at Setter.v(24): truncated value with size 32 to match size of target (3)" {  } { { "Setter.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Setter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711030774880 "|VERILOGStart05|Setter:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Setter.v(40) " "Verilog HDL assignment warning at Setter.v(40): truncated value with size 32 to match size of target (4)" {  } { { "Setter.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Setter.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711030774880 "|VERILOGStart05|Setter:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Setter.v(48) " "Verilog HDL assignment warning at Setter.v(48): truncated value with size 32 to match size of target (4)" {  } { { "Setter.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Setter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711030774880 "|VERILOGStart05|Setter:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Setter.v(56) " "Verilog HDL assignment warning at Setter.v(56): truncated value with size 32 to match size of target (4)" {  } { { "Setter.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Setter.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711030774880 "|VERILOGStart05|Setter:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Setter.v(64) " "Verilog HDL assignment warning at Setter.v(64): truncated value with size 32 to match size of target (4)" {  } { { "Setter.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Setter.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711030774881 "|VERILOGStart05|Setter:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter8 filter8:inst " "Elaborating entity \"filter8\" for hierarchy \"filter8:inst\"" {  } { { "VERILOGStart05.bdf" "inst" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 536 384 504 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711030774889 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 filter8.v(22) " "Verilog HDL assignment warning at filter8.v(22): truncated value with size 32 to match size of target (4)" {  } { { "filter8.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/filter8.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711030774890 "|VERILOGStart05|filter8:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 filter8.v(42) " "Verilog HDL assignment warning at filter8.v(42): truncated value with size 32 to match size of target (4)" {  } { { "filter8.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/filter8.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711030774890 "|VERILOGStart05|filter8:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TransmitterUART TransmitterUART:inst18 " "Elaborating entity \"TransmitterUART\" for hierarchy \"TransmitterUART:inst18\"" {  } { { "VERILOGStart05.bdf" "inst18" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 544 784 936 656 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711030774894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TransmitterUART.v(31) " "Verilog HDL assignment warning at TransmitterUART.v(31): truncated value with size 32 to match size of target (16)" {  } { { "TransmitterUART.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransmitterUART.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711030774896 "|VERILOGStart05|TransmitterUART:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TransmitterUART.v(43) " "Verilog HDL assignment warning at TransmitterUART.v(43): truncated value with size 32 to match size of target (16)" {  } { { "TransmitterUART.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransmitterUART.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711030774896 "|VERILOGStart05|TransmitterUART:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TransmitterUART.v(50) " "Verilog HDL assignment warning at TransmitterUART.v(50): truncated value with size 32 to match size of target (3)" {  } { { "TransmitterUART.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransmitterUART.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711030774896 "|VERILOGStart05|TransmitterUART:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TransmitterUART.v(62) " "Verilog HDL assignment warning at TransmitterUART.v(62): truncated value with size 32 to match size of target (16)" {  } { { "TransmitterUART.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransmitterUART.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711030774896 "|VERILOGStart05|TransmitterUART:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DynamicIllumination4Indicators DynamicIllumination4Indicators:inst10 " "Elaborating entity \"DynamicIllumination4Indicators\" for hierarchy \"DynamicIllumination4Indicators:inst10\"" {  } { { "VERILOGStart05.bdf" "inst10" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 632 848 328 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711030774897 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DynamicIllumination4Indicators.v(15) " "Verilog HDL assignment warning at DynamicIllumination4Indicators.v(15): truncated value with size 32 to match size of target (4)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711030774897 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable DynamicIllumination4Indicators.v(23) " "Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(23): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711030774897 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "indicator0 DynamicIllumination4Indicators.v(26) " "Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(26): variable \"indicator0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711030774897 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable DynamicIllumination4Indicators.v(28) " "Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(28): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711030774898 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "indicator1 DynamicIllumination4Indicators.v(31) " "Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(31): variable \"indicator1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711030774898 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable DynamicIllumination4Indicators.v(33) " "Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(33): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711030774898 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "indicator2 DynamicIllumination4Indicators.v(36) " "Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(36): variable \"indicator2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711030774898 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable DynamicIllumination4Indicators.v(38) " "Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(38): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711030774898 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "indicator3 DynamicIllumination4Indicators.v(41) " "Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(41): variable \"indicator3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711030774898 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "indicator DynamicIllumination4Indicators.v(20) " "Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(20): inferring latch(es) for variable \"indicator\", which holds its previous value in one or more paths through the always construct" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1711030774898 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment DynamicIllumination4Indicators.v(20) " "Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(20): inferring latch(es) for variable \"segment\", which holds its previous value in one or more paths through the always construct" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1711030774898 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[0\] DynamicIllumination4Indicators.v(20) " "Inferred latch for \"segment\[0\]\" at DynamicIllumination4Indicators.v(20)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711030774898 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[1\] DynamicIllumination4Indicators.v(20) " "Inferred latch for \"segment\[1\]\" at DynamicIllumination4Indicators.v(20)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711030774898 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[2\] DynamicIllumination4Indicators.v(20) " "Inferred latch for \"segment\[2\]\" at DynamicIllumination4Indicators.v(20)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711030774898 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[3\] DynamicIllumination4Indicators.v(20) " "Inferred latch for \"segment\[3\]\" at DynamicIllumination4Indicators.v(20)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711030774898 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[4\] DynamicIllumination4Indicators.v(20) " "Inferred latch for \"segment\[4\]\" at DynamicIllumination4Indicators.v(20)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711030774898 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[5\] DynamicIllumination4Indicators.v(20) " "Inferred latch for \"segment\[5\]\" at DynamicIllumination4Indicators.v(20)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711030774898 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[6\] DynamicIllumination4Indicators.v(20) " "Inferred latch for \"segment\[6\]\" at DynamicIllumination4Indicators.v(20)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711030774898 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indicator\[0\] DynamicIllumination4Indicators.v(20) " "Inferred latch for \"indicator\[0\]\" at DynamicIllumination4Indicators.v(20)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711030774898 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indicator\[1\] DynamicIllumination4Indicators.v(20) " "Inferred latch for \"indicator\[1\]\" at DynamicIllumination4Indicators.v(20)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711030774898 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indicator\[2\] DynamicIllumination4Indicators.v(20) " "Inferred latch for \"indicator\[2\]\" at DynamicIllumination4Indicators.v(20)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711030774898 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indicator\[3\] DynamicIllumination4Indicators.v(20) " "Inferred latch for \"indicator\[3\]\" at DynamicIllumination4Indicators.v(20)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711030774898 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count100000 Count100000:inst8 " "Elaborating entity \"Count100000\" for hierarchy \"Count100000:inst8\"" {  } { { "VERILOGStart05.bdf" "inst8" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 384 528 264 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711030774899 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Count100000.v(11) " "Verilog HDL assignment warning at Count100000.v(11): truncated value with size 32 to match size of target (17)" {  } { { "Count100000.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Count100000.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711030774900 "|VERILOGStart05|Count100000:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataConversionUnit DataConversionUnit:inst11 " "Elaborating entity \"DataConversionUnit\" for hierarchy \"DataConversionUnit:inst11\"" {  } { { "VERILOGStart05.bdf" "inst11" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 280 384 576 392 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711030774900 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DataConversionUnit.v(21) " "Verilog HDL assignment warning at DataConversionUnit.v(21): truncated value with size 32 to match size of target (4)" {  } { { "DataConversionUnit.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DataConversionUnit.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711030774901 "|VERILOGStart05|DataConversionUnit:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DataConversionUnit.v(22) " "Verilog HDL assignment warning at DataConversionUnit.v(22): truncated value with size 32 to match size of target (4)" {  } { { "DataConversionUnit.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DataConversionUnit.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711030774901 "|VERILOGStart05|DataConversionUnit:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReceiverUART ReceiverUART:inst13 " "Elaborating entity \"ReceiverUART\" for hierarchy \"ReceiverUART:inst13\"" {  } { { "VERILOGStart05.bdf" "inst13" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 432 560 712 544 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711030774902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ReceiverUART.v(33) " "Verilog HDL assignment warning at ReceiverUART.v(33): truncated value with size 32 to match size of target (16)" {  } { { "ReceiverUART.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/ReceiverUART.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711030774903 "|VERILOGStart05|ReceiverUART:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ReceiverUART.v(49) " "Verilog HDL assignment warning at ReceiverUART.v(49): truncated value with size 32 to match size of target (16)" {  } { { "ReceiverUART.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/ReceiverUART.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711030774903 "|VERILOGStart05|ReceiverUART:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ReceiverUART.v(55) " "Verilog HDL assignment warning at ReceiverUART.v(55): truncated value with size 32 to match size of target (3)" {  } { { "ReceiverUART.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/ReceiverUART.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711030774903 "|VERILOGStart05|ReceiverUART:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count250 Count250:inst9 " "Elaborating entity \"Count250\" for hierarchy \"Count250:inst9\"" {  } { { "VERILOGStart05.bdf" "inst9" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 88 632 776 168 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711030774904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Count250.v(11) " "Verilog HDL assignment warning at Count250.v(11): truncated value with size 32 to match size of target (8)" {  } { { "Count250.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Count250.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711030774904 "|VERILOGStart05|Count250:inst9"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sda " "Bidir \"sda\" has no driver" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { -32 952 1128 -16 "sda" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1711030775353 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1711030775353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DynamicIllumination4Indicators:inst10\|indicator\[3\] " "Latch DynamicIllumination4Indicators:inst10\|indicator\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DynamicIllumination4Indicators:inst10\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10\|counter\[1\]" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1711030775355 ""}  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1711030775355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DynamicIllumination4Indicators:inst10\|indicator\[2\] " "Latch DynamicIllumination4Indicators:inst10\|indicator\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DynamicIllumination4Indicators:inst10\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10\|counter\[1\]" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1711030775355 ""}  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1711030775355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DynamicIllumination4Indicators:inst10\|indicator\[1\] " "Latch DynamicIllumination4Indicators:inst10\|indicator\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DynamicIllumination4Indicators:inst10\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10\|counter\[1\]" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1711030775355 ""}  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1711030775355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DynamicIllumination4Indicators:inst10\|indicator\[0\] " "Latch DynamicIllumination4Indicators:inst10\|indicator\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DynamicIllumination4Indicators:inst10\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10\|counter\[1\]" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1711030775355 ""}  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1711030775355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DynamicIllumination4Indicators:inst10\|segment\[6\] " "Latch DynamicIllumination4Indicators:inst10\|segment\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DynamicIllumination4Indicators:inst10\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10\|counter\[1\]" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1711030775355 ""}  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1711030775355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DynamicIllumination4Indicators:inst10\|segment\[5\] " "Latch DynamicIllumination4Indicators:inst10\|segment\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DynamicIllumination4Indicators:inst10\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10\|counter\[1\]" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1711030775355 ""}  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1711030775355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DynamicIllumination4Indicators:inst10\|segment\[4\] " "Latch DynamicIllumination4Indicators:inst10\|segment\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DynamicIllumination4Indicators:inst10\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10\|counter\[1\]" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1711030775356 ""}  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1711030775356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DynamicIllumination4Indicators:inst10\|segment\[3\] " "Latch DynamicIllumination4Indicators:inst10\|segment\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DynamicIllumination4Indicators:inst10\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10\|counter\[1\]" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1711030775356 ""}  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1711030775356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DynamicIllumination4Indicators:inst10\|segment\[2\] " "Latch DynamicIllumination4Indicators:inst10\|segment\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DynamicIllumination4Indicators:inst10\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10\|counter\[1\]" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1711030775356 ""}  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1711030775356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DynamicIllumination4Indicators:inst10\|segment\[1\] " "Latch DynamicIllumination4Indicators:inst10\|segment\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DynamicIllumination4Indicators:inst10\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10\|counter\[1\]" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1711030775356 ""}  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1711030775356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DynamicIllumination4Indicators:inst10\|segment\[0\] " "Latch DynamicIllumination4Indicators:inst10\|segment\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DynamicIllumination4Indicators:inst10\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10\|counter\[1\]" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1711030775356 ""}  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1711030775356 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "scl GND " "Pin \"scl\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { -48 952 1128 -32 "scl" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711030775423 "|VERILOGStart05|scl"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1 GND " "Pin \"led1\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 16 952 1128 32 "led1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711030775423 "|VERILOGStart05|led1"} { "Warning" "WMLS_MLS_STUCK_PIN" "indicator\[3\] VCC " "Pin \"indicator\[3\]\" is stuck at VCC" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 224 952 1128 240 "indicator\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711030775423 "|VERILOGStart05|indicator[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indicator\[2\] VCC " "Pin \"indicator\[2\]\" is stuck at VCC" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 224 952 1128 240 "indicator\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711030775423 "|VERILOGStart05|indicator[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1711030775423 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1711030775515 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1711030775679 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1711030775784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711030775784 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 472 152 328 488 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711030775829 "|VERILOGStart05|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1711030775829 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "206 " "Implemented 206 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1711030775830 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1711030775830 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1711030775830 ""} { "Info" "ICUT_CUT_TM_LCELLS" "183 " "Implemented 183 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1711030775830 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1711030775830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711030775853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 17:19:35 2024 " "Processing ended: Thu Mar 21 17:19:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711030775853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711030775853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711030775853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711030775853 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711030777389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711030777390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 17:19:37 2024 " "Processing started: Thu Mar 21 17:19:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711030777390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711030777390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VERILOGStart05 -c VERILOGStart05 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VERILOGStart05 -c VERILOGStart05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711030777390 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711030777441 ""}
{ "Info" "0" "" "Project  = VERILOGStart05" {  } {  } 0 0 "Project  = VERILOGStart05" 0 0 "Fitter" 0 0 1711030777442 ""}
{ "Info" "0" "" "Revision = VERILOGStart05" {  } {  } 0 0 "Revision = VERILOGStart05" 0 0 "Fitter" 0 0 1711030777442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1711030777493 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VERILOGStart05 EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"VERILOGStart05\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711030777504 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711030777540 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711030777541 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711030777541 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711030777608 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1711030777783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1711030777783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1711030777783 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711030777783 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 436 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711030777785 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 438 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711030777785 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 440 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711030777785 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 442 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711030777785 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 444 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711030777785 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711030777785 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711030777786 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1711030778184 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VERILOGStart05.sdc " "Synopsys Design Constraints File file not found: 'VERILOGStart05.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1711030778185 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711030778186 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1711030778188 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1711030778189 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1711030778189 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1711030778201 ""}  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 144 320 224 "clk" "" } } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 426 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711030778201 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DynamicIllumination4Indicators:inst10\|counter\[1\]  " "Automatically promoted node DynamicIllumination4Indicators:inst10\|counter\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1711030778201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DynamicIllumination4Indicators:inst10\|counter~0 " "Destination node DynamicIllumination4Indicators:inst10\|counter~0" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 10 -1 0 } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DynamicIllumination4Indicators:inst10|counter~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 312 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711030778201 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1711030778201 ""}  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 12 -1 0 } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DynamicIllumination4Indicators:inst10|counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711030778201 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Count100000:inst8\|clkOut  " "Automatically promoted node Count100000:inst8\|clkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1711030778202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataConversionUnit:inst11\|updatePrev " "Destination node DataConversionUnit:inst11\|updatePrev" {  } { { "DataConversionUnit.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DataConversionUnit.v" 10 -1 0 } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataConversionUnit:inst11|updatePrev } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711030778202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataConversionUnit:inst11\|always0~0 " "Destination node DataConversionUnit:inst11\|always0~0" {  } { { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataConversionUnit:inst11|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 313 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711030778202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Count100000:inst8\|clkOut~0 " "Destination node Count100000:inst8\|clkOut~0" {  } { { "Count100000.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Count100000.v" 3 -1 0 } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count100000:inst8|clkOut~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 322 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711030778202 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1711030778202 ""}  } { { "Count100000.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Count100000.v" 3 -1 0 } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count100000:inst8|clkOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711030778202 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711030778449 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711030778449 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711030778449 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711030778450 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711030778451 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711030778451 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711030778452 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711030778452 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711030778469 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1711030778470 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711030778470 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711030778492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711030778975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711030779061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711030779069 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711030779708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711030779708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711030779965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1711030780436 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711030780436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711030781023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1711030781023 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1711030781023 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1711030781032 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711030781087 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711030781219 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711030781265 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711030781406 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711030781718 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 Cyclone IV E " "8 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL 115 " "Pin rx uses I/O standard 3.3-V LVTTL at 115" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { rx } } } { "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 472 152 328 488 "rx" "" } } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711030781928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sda 3.3-V LVTTL 113 " "Pin sda uses I/O standard 3.3-V LVTTL at 113" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { sda } } } { "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sda" } } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { -32 952 1128 -16 "sda" "" } } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711030781928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 144 320 224 "clk" "" } } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711030781928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL 25 " "Pin reset uses I/O standard 3.3-V LVTTL at 25" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 912 152 328 928 "reset" "" } } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711030781928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key4 3.3-V LVTTL 91 " "Pin key4 uses I/O standard 3.3-V LVTTL at 91" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { key4 } } } { "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key4" } } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 824 152 328 840 "key4" "" } } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711030781928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key3 3.3-V LVTTL 90 " "Pin key3 uses I/O standard 3.3-V LVTTL at 90" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { key3 } } } { "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key3" } } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 736 152 328 752 "key3" "" } } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711030781928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key2 3.3-V LVTTL 89 " "Pin key2 uses I/O standard 3.3-V LVTTL at 89" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { key2 } } } { "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key2" } } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 648 152 328 664 "key2" "" } } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711030781928 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key1 3.3-V LVTTL 88 " "Pin key1 uses I/O standard 3.3-V LVTTL at 88" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { key1 } } } { "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key1" } } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 560 152 328 576 "key1" "" } } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711030781928 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1711030781928 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sda a permanently disabled " "Pin sda has a permanently disabled output enable" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { sda } } } { "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sda" } } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { -32 952 1128 -16 "sda" "" } } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1711030781929 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1711030781929 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/output_files/VERILOGStart05.fit.smsg " "Generated suppressed messages file D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/output_files/VERILOGStart05.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711030781979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5370 " "Peak virtual memory: 5370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711030782270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 17:19:42 2024 " "Processing ended: Thu Mar 21 17:19:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711030782270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711030782270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711030782270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711030782270 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1711030783658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711030783658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 17:19:43 2024 " "Processing started: Thu Mar 21 17:19:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711030783658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1711030783658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VERILOGStart05 -c VERILOGStart05 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VERILOGStart05 -c VERILOGStart05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1711030783658 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1711030784096 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1711030784110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711030784302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 17:19:44 2024 " "Processing ended: Thu Mar 21 17:19:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711030784302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711030784302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711030784302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1711030784302 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1711030784871 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1711030785790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711030785790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 17:19:45 2024 " "Processing started: Thu Mar 21 17:19:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711030785790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711030785790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VERILOGStart05 -c VERILOGStart05 " "Command: quartus_sta VERILOGStart05 -c VERILOGStart05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711030785790 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1711030785853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1711030785947 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1711030785947 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1711030785985 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1711030785985 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1711030786121 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VERILOGStart05.sdc " "Synopsys Design Constraints File file not found: 'VERILOGStart05.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1711030786173 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1711030786173 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786174 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Count100000:inst8\|clkOut Count100000:inst8\|clkOut " "create_clock -period 1.000 -name Count100000:inst8\|clkOut Count100000:inst8\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786174 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DynamicIllumination4Indicators:inst10\|counter\[1\] DynamicIllumination4Indicators:inst10\|counter\[1\] " "create_clock -period 1.000 -name DynamicIllumination4Indicators:inst10\|counter\[1\] DynamicIllumination4Indicators:inst10\|counter\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786174 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786174 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1711030786254 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786255 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1711030786255 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1711030786260 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1711030786279 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1711030786279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.030 " "Worst-case setup slack is -3.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.030            -171.570 clk  " "   -3.030            -171.570 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.687             -17.782 DynamicIllumination4Indicators:inst10\|counter\[1\]  " "   -2.687             -17.782 DynamicIllumination4Indicators:inst10\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.470              -0.470 Count100000:inst8\|clkOut  " "   -0.470              -0.470 Count100000:inst8\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711030786280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.181 " "Worst-case hold slack is -0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.181              -0.181 Count100000:inst8\|clkOut  " "   -0.181              -0.181 Count100000:inst8\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 DynamicIllumination4Indicators:inst10\|counter\[1\]  " "    0.008               0.000 DynamicIllumination4Indicators:inst10\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 clk  " "    0.062               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711030786286 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1711030786289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1711030786295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -174.005 clk  " "   -3.000            -174.005 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 Count100000:inst8\|clkOut  " "   -1.487              -2.974 Count100000:inst8\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 DynamicIllumination4Indicators:inst10\|counter\[1\]  " "    0.415               0.000 DynamicIllumination4Indicators:inst10\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711030786296 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1711030786373 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1711030786392 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1711030786608 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786658 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1711030786664 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1711030786664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.781 " "Worst-case setup slack is -2.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.781            -152.237 clk  " "   -2.781            -152.237 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.386             -15.759 DynamicIllumination4Indicators:inst10\|counter\[1\]  " "   -2.386             -15.759 DynamicIllumination4Indicators:inst10\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.347              -0.347 Count100000:inst8\|clkOut  " "   -0.347              -0.347 Count100000:inst8\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711030786669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.074 " "Worst-case hold slack is -0.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -0.221 DynamicIllumination4Indicators:inst10\|counter\[1\]  " "   -0.074              -0.221 DynamicIllumination4Indicators:inst10\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.049 Count100000:inst8\|clkOut  " "   -0.049              -0.049 Count100000:inst8\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 clk  " "    0.093               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711030786674 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1711030786681 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1711030786685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -174.005 clk  " "   -3.000            -174.005 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 Count100000:inst8\|clkOut  " "   -1.487              -2.974 Count100000:inst8\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 DynamicIllumination4Indicators:inst10\|counter\[1\]  " "    0.261               0.000 DynamicIllumination4Indicators:inst10\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711030786700 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1711030786772 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786933 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1711030786935 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1711030786935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.704 " "Worst-case setup slack is -0.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.704              -3.262 DynamicIllumination4Indicators:inst10\|counter\[1\]  " "   -0.704              -3.262 DynamicIllumination4Indicators:inst10\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.679             -24.193 clk  " "   -0.679             -24.193 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 Count100000:inst8\|clkOut  " "    0.213               0.000 Count100000:inst8\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711030786939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.198 " "Worst-case hold slack is -0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198              -0.198 Count100000:inst8\|clkOut  " "   -0.198              -0.198 Count100000:inst8\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -0.426 DynamicIllumination4Indicators:inst10\|counter\[1\]  " "   -0.086              -0.426 DynamicIllumination4Indicators:inst10\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077              -0.276 clk  " "   -0.077              -0.276 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711030786944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1711030786950 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1711030786955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -151.808 clk  " "   -3.000            -151.808 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 Count100000:inst8\|clkOut  " "   -1.000              -2.000 Count100000:inst8\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 DynamicIllumination4Indicators:inst10\|counter\[1\]  " "    0.322               0.000 DynamicIllumination4Indicators:inst10\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711030786960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711030786960 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1711030787386 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1711030787386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711030787467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 17:19:47 2024 " "Processing ended: Thu Mar 21 17:19:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711030787467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711030787467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711030787467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711030787467 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711030788917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711030788918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 17:19:48 2024 " "Processing started: Thu Mar 21 17:19:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711030788918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711030788918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VERILOGStart05 -c VERILOGStart05 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VERILOGStart05 -c VERILOGStart05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711030788918 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05_8_1200mv_85c_slow.vho D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05_8_1200mv_85c_slow.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1711030789222 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05_8_1200mv_0c_slow.vho D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05_8_1200mv_0c_slow.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1711030789259 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05_min_1200mv_0c_fast.vho D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05_min_1200mv_0c_fast.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1711030789300 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05.vho D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1711030789337 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05_8_1200mv_85c_vhd_slow.sdo D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05_8_1200mv_85c_vhd_slow.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1711030789367 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05_8_1200mv_0c_vhd_slow.sdo D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05_8_1200mv_0c_vhd_slow.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1711030789403 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05_min_1200mv_0c_vhd_fast.sdo D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05_min_1200mv_0c_vhd_fast.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1711030789441 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05_vhd.sdo D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05_vhd.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1711030789482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711030789527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 17:19:49 2024 " "Processing ended: Thu Mar 21 17:19:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711030789527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711030789527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711030789527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711030789527 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 82 s " "Quartus II Full Compilation was successful. 0 errors, 82 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711030790113 ""}
