<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>TLBI ASIDE1OS</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">TLBI ASIDE1OS, TLB Invalidate by ASID, EL1, Outer Shareable</h1><p>The TLBI ASIDE1OS characteristics are:</p><h2>Purpose</h2>
        <p>Invalidates cached copies of translation table entries from TLBs that meet all the following requirements:</p>

      
        <ul>
<li>
<p>The entry is a stage 1 translation table entry.</p>

</li><li>
<p>The entry would be used for the specified ASID, and either:</p>
<ul>
<li>
<p>Is from a level of lookup above the final level.</p>

</li><li>
<p>Is a non-global entry from the final level of lookup.</p>

</li></ul>

</li><li>
<p>When EL2 is implemented and enabled in the Security state described by the current value of <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS:</p>
<ul>
<li>
<p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} is not {1, 1}, the entry would be used with the current VMID, and would be required to translate an address using the EL1&amp;0 translation regime.</p>

</li><li>
<p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} is {1, 1}, the entry would be required to translate an address using the EL2&amp;0 translation regime.</p>

</li></ul>

</li><li>
<p>When EL2 is not implemented or is disabled in the current Security state, the entry would be required to translate an address using the EL1&amp;0 translation regime.</p>

</li></ul>

      
        <p>The invalidation applies to all PEs in the same Outer Shareable shareability domain as the PE that executes this System instruction.</p>
      <h2>Configuration</h2><p>This instruction is present only
    when ARMv8.4-TLBI is implemented.
      
    Otherwise, direct accesses to TLBI ASIDE1OS are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>TLBI ASIDE1OS is a 64-bit System instruction.</p>
      <h2>Field descriptions</h2><p>The TLBI ASIDE1OS input value bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="16"><a href="#ASID_63">ASID</a></td><td class="lr" colspan="16"><a href="#0_47">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_47">RES0</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="ASID_63">ASID, bits [63:48]
                  </h4>
          
  <p>ASID value to match. Any appropriate TLB entries that match the ASID values will be affected by this System instruction.</p>
<p>If the implementation supports 16 bits of ASID, but only 8 bits are being used in the context being invalidated, the upper bits are <span class="arm-defined-word">RES0</span>.</p>

          
            
  

          <h4 id="0_47">
                Bits [47:0]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Executing the TLBI ASIDE1OS instruction</h2><p>Accesses to this instruction use the following encodings:</p><h4 class="assembler">TLBI ASIDE1OS{, &lt;Xt&gt;}</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b01</td><td>0b000</td><td>0b1000</td><td>0b0001</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TTLB == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TTLBOS == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HFGITR_EL2.TLBIASIDE1OS == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        TLBI_ASIDE1OS(X[t]);
elsif PSTATE.EL == EL2 then
    TLBI_ASIDE1OS(X[t]);
elsif PSTATE.EL == EL3 then
    TLBI_ASIDE1OS(X[t]);
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
