<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="exampleProject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Axi_CommandInterpreter.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Axi_CommandInterpreter.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Axi_CommandInterpreter.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Axi_CommandInterpreter.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Axi_CommandInterpreter.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Axi_CommandInterpreter.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="coregen/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/map/scrodEthernetExample_map.nlf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/map/scrodEthernetExample_map.sdf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/map/scrodEthernetExample_map.vhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="scrodEthernetExample.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="scrodEthernetExample.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="scrodEthernetExample.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="scrodEthernetExample.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="scrodEthernetExample.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="scrodEthernetExample.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="scrodEthernetExample.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="scrodEthernetExample.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="scrodEthernetExample.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="scrodEthernetExample.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="scrodEthernetExample.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="scrodEthernetExample.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="scrodEthernetExample.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="scrodEthernetExample.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="scrodEthernetExample.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="scrodEthernetExample.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="scrodEthernetExample.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="scrodEthernetExample.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="scrodEthernetExample.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="scrodEthernetExample.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="scrodEthernetExample.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="scrodEthernetExample.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="scrodEthernetExample.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="scrodEthernetExample_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="scrodEthernetExample_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="scrodEthernetExample_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="scrodEthernetExample_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="scrodEthernetExample_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="scrodEthernetExample_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="scrodEthernetExample_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="scrodEthernetExample_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="scrodEthernetExample_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="scrodEthernetExample_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="scrodEthernetExample_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="scrodEthernetExample_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="scrodEthernetExample_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="scrodEthernetExample_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="scrodEthernetExample_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="scrodEthernetExample_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="scrodEthernetExample_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1542411417" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1542411417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542411417" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8406186982015189127" xil_pn:start_ts="1542411417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542411417" xil_pn:in_ck="1675306594530922728" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6401546122162821594" xil_pn:start_ts="1542411417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="coregen/bram8x3000.ngc"/>
      <outfile xil_pn:name="coregen/bram8x3000.vhd"/>
      <outfile xil_pn:name="coregen/fifo16x64.ngc"/>
      <outfile xil_pn:name="coregen/fifo16x64.vhd"/>
      <outfile xil_pn:name="coregen/fifo18x16.ngc"/>
      <outfile xil_pn:name="coregen/fifo18x16.vhd"/>
      <outfile xil_pn:name="coregen/fifo32x512RxAxi.ngc"/>
      <outfile xil_pn:name="coregen/fifo32x512RxAxi.vhd"/>
      <outfile xil_pn:name="coregen/fifo8x64.ngc"/>
      <outfile xil_pn:name="coregen/fifo8x64.vhd"/>
      <outfile xil_pn:name="coregen/fifoDist8x16.ngc"/>
      <outfile xil_pn:name="coregen/fifoDist8x16.vhd"/>
      <outfile xil_pn:name="coregen/udp64kfifo.ngc"/>
      <outfile xil_pn:name="coregen/udp64kfifo.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1542411417" xil_pn:in_ck="-2226149638259056079" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1542411417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542411417" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3559764968199475465" xil_pn:start_ts="1542411417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542411417" xil_pn:in_ck="-2226149638259056079" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-563469029221826088" xil_pn:start_ts="1542411417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542411417" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7960687402011470308" xil_pn:start_ts="1542411417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543067393" xil_pn:in_ck="5813227894643045950" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-747309185908525570" xil_pn:start_ts="1543067365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="scrodEthernetExample.lso"/>
      <outfile xil_pn:name="scrodEthernetExample.ngc"/>
      <outfile xil_pn:name="scrodEthernetExample.ngr"/>
      <outfile xil_pn:name="scrodEthernetExample.prj"/>
      <outfile xil_pn:name="scrodEthernetExample.stx"/>
      <outfile xil_pn:name="scrodEthernetExample.syr"/>
      <outfile xil_pn:name="scrodEthernetExample.xst"/>
      <outfile xil_pn:name="scrodEthernetExample_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1542411452" xil_pn:in_ck="850379483374752107" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5124647783092455138" xil_pn:start_ts="1542411452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543067418" xil_pn:in_ck="64210519104827154" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2386396517740767973" xil_pn:start_ts="1543067404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="scrodEthernetExample.bld"/>
      <outfile xil_pn:name="scrodEthernetExample.ngd"/>
      <outfile xil_pn:name="scrodEthernetExample_cs.blc"/>
      <outfile xil_pn:name="scrodEthernetExample_cs.ngc"/>
      <outfile xil_pn:name="scrodEthernetExample_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1543067535" xil_pn:in_ck="-2848211151440128328" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="346394261158932323" xil_pn:start_ts="1543067418">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="scrodEthernetExample.pcf"/>
      <outfile xil_pn:name="scrodEthernetExample_map.map"/>
      <outfile xil_pn:name="scrodEthernetExample_map.mrp"/>
      <outfile xil_pn:name="scrodEthernetExample_map.ncd"/>
      <outfile xil_pn:name="scrodEthernetExample_map.ngm"/>
      <outfile xil_pn:name="scrodEthernetExample_map.xrpt"/>
      <outfile xil_pn:name="scrodEthernetExample_summary.xml"/>
      <outfile xil_pn:name="scrodEthernetExample_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1543067609" xil_pn:in_ck="-7003076133056134703" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3717135755049403020" xil_pn:start_ts="1543067535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="scrodEthernetExample.ncd"/>
      <outfile xil_pn:name="scrodEthernetExample.pad"/>
      <outfile xil_pn:name="scrodEthernetExample.par"/>
      <outfile xil_pn:name="scrodEthernetExample.ptwx"/>
      <outfile xil_pn:name="scrodEthernetExample.unroutes"/>
      <outfile xil_pn:name="scrodEthernetExample.xpi"/>
      <outfile xil_pn:name="scrodEthernetExample_pad.csv"/>
      <outfile xil_pn:name="scrodEthernetExample_pad.txt"/>
      <outfile xil_pn:name="scrodEthernetExample_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1543067637" xil_pn:in_ck="-8600878992102779959" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="-3099295751571307176" xil_pn:start_ts="1543067609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="scrodEthernetExample.bgn"/>
      <outfile xil_pn:name="scrodEthernetExample.bit"/>
      <outfile xil_pn:name="scrodEthernetExample.drc"/>
      <outfile xil_pn:name="scrodEthernetExample.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1537838226" xil_pn:in_ck="-8600878992102792813" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1537838222">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1543014866" xil_pn:in_ck="-8600878992102792813" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="2386396517740767973" xil_pn:start_ts="1543014865">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1543067609" xil_pn:in_ck="-2848211151440128460" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1543067594">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="scrodEthernetExample.twr"/>
      <outfile xil_pn:name="scrodEthernetExample.twx"/>
    </transform>
    <transform xil_pn:end_ts="1542998000" xil_pn:in_ck="-1900330400781680154" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="-8920253632216238541" xil_pn:start_ts="1542997939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
