# Sanyo LC8951

## Ratings
VDD -0.3 to 7.0V (recommended 4.5-5.5V)
I/O -0.3 to VDD+0.3V



## Pinout
I = Input  
O = Output  
B = Bidirectional  
P = Power  

![image](https://github.com/user-attachments/assets/8bd0f1b0-6942-4444-a04d-076ead1504be)


1. GND [P] - Ground
2. RA6 [O] - Data buffer RAM and erasure flag RAM address outputs
3. RA7 [O] - Data buffer RAM and erasure flag RAM address outputs
4. RA8 [O] - Data buffer RAM and erasure flag RAM address outputs
5. RA9 [O] - Data buffer RAM and erasure flag RAM address outputs
6. RA10 [O] - Data buffer RAM and erasure flag RAM address outputs
7. RA11 [O] - Data buffer RAM and erasure flag RAM address outputs
8. RA12 [O] - Data buffer RAM and erasure flag RAM address outputs
9. RA13 [O] - Data buffer RAM and erasure flag RAM address outputs
10. RA14 [O] - Data buffer RAM and erasure flag RAM address outputs
11. RA15 [O] - Data buffer RAM and erasure flag RAM address outputs
12. RWE [O] - RAM write enable
13. GND [P] - Ground
14. ROE [O] - RAM output enable
15. ERA [B] - Erasure flag RAM input/output
16. IO8 [B] - Data buffer RAM I/O
17. IO7 [B] - Data buffer RAM I/O
18. IO6 [B] - Data buffer RAM I/O
19. IO5 [B] - Data buffer RAM I/O
20. IO4 [B] - Data buffer RAM I/O
21. IO3 [B] - Data buffer RAM I/O
22. IO2 [B] - Data buffer RAM I/O
23. IO1 [B] - Data buffer RAM I/O
24. GND [P] - Ground
25. XTALCK [I] - Clock input
26. XTAL [O] - Clock Output
27. TEST1 [I] - Test inputs
28. TEST2 [I] - Test inputs
29. CSEL [I] - Serial data clock phase select
30. LMSEL [I] - Serial data byte order control (LSB/MSB first)
31. VDD [P] - Power
32. LRCK [I] - 44.1 KHz left & right channel separator strobe
33. SDATA [I] - Serial data input
34. BCK [I] - Buffer input clock
35. C4LR [I] - C2 error flag pointer strobe (NOT required on LC8951, should be tied to VDD or VSS).
36. C2PO [I] - C2 flag pointer
37. MCK [O] - Master clock output
38. D0 [B] - Controller data I/O
39. D1 [B] - Controller data I/O
40. D2 [B] - Controller data I/O
41. GND [B] - Ground
42. D3 [B] - Controller data I/O
43. D4 [B] - Controller data I/O
44. D5 [B] - Controller data I/O
45. D6 [B] - Controller data I/O
46. D7 [B] - Controller data I/O
47. RS [I] - Register select
48. RD [I] - Controller data read
49. WR [I] - Controller data write
50. CS [I] - Controller chip select
51. INT [O] - Controller interrupt
52. GND [P] - Ground
53. RESET [I] - LC8951 chip reset
54. ENABLE [I] - Host interface enable
55. HWR [I] - Host data write input
56. HRD [I] - host data read input
57. CMD [I] - Host command/data select
58. WAIT [O] - Data transfer WAIT signal/DRQ signal
59. DTEN [O] - Data enable output
60. STEN [O] - Status enable output
61. EOP [O] - End-of-process flag output
62. DOUT / RCS [O] - Host computer data buffer control output (The LC8951 uses this pin differently from the LC8950's DOUT pin. Tying it to the CS pin decreases the power consumption of the external RAM buffer. If not used for this purpose, the pin should be left open.)
63. HDE [O] - Host data erasure flag tristate output
64. GND [P] - ground
65. HD7 [B] - Host data I/O
66. HD6 [B] - Host data I/O
67. HD5 [B] - Host data I/O
68. HD4 [B] - Host data I/O
69. HD3 [B] - Host data I/O
70. HD2 [B] - Host data I/O
71. HD1 [B] - Host data I/O
72. HD0 [B] - Host data I/O
73. VDD [P] - Power
74. SELDRQ [I] - Data transfer mode select (WAIT control/DRQ control)
75. RA0 [O] - Data buffer RAM and erasure flag RAM address outputs
76. RA1 [O] - Data buffer RAM and erasure flag RAM address outputs
77. RA2 [O] - Data buffer RAM and erasure flag RAM address outputs
78. RA3 [O] - Data buffer RAM and erasure flag RAM address outputs
79. RA4 [O] - Data buffer RAM and erasure flag RAM address outputs
80. RA5 [O] - Data buffer RAM and erasure flag RAM address outputs

## Sources
1. https://wiki.console5.com/wiki/LC8951
