Synthesizing design: comparator.sv
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
dc_shell> dc_shell> Running PRESTO HDLC
Compiling source file ./source/comparator.sv
Warning:  ./source/comparator.sv:20: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ./source/comparator.sv:21: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
1
dc_shell> Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'comparator'.
1
dc_shell> dc_shell> 1
dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'comparator'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'comparator' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'comparator_DW01_cmp6_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'comparator'
  Mapping 'comparator'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          
    0:00:00   22266.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> Writing verilog file '/home/ecegrid/a/mg30/ece337/Lab1/mapped/comparator.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
dc_shell> 
Script Done

dc_shell> 
Checking Design

dc_shell>  
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Wed Aug 26 23:26:25 2015
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      4
    Unconnected ports (LINT-28)                                     4

Cells                                                               1
    Connected to power or ground (LINT-32)                          1
--------------------------------------------------------------------------------

Warning: In design 'comparator_DW01_cmp6_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'comparator_DW01_cmp6_0', port 'LE' is not connected to any nets. (LINT-28)
Warning: In design 'comparator_DW01_cmp6_0', port 'GE' is not connected to any nets. (LINT-28)
Warning: In design 'comparator_DW01_cmp6_0', port 'NE' is not connected to any nets. (LINT-28)
Warning: In design 'comparator', a pin on submodule 'r303' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
1
dc_shell> 
Thank you...
Done


