## Hi, Welcome to My GitHub

### **About Me**
------------------------------------------------------------------------------------------------------
**Engineer**    : SANTHOSH R  
**Role**        : Design & Verification Engineer  
**Company**     : Silicon Craft  
**Description** : Exploring the art of logic design & verification  
**Tools Used**  : Icarus Verilog | QuestaSim | Vivado | GTKWave | EDA Playground  
**Languages**   : Verilog | SystemVerilog | UVM  
------------------------------------------------------------------------------------------------------

### My Portfolio
Hey there! I’m **SANTHOSH R**, a passionate **Design & Verification Engineer** at *Silicon Craft*.  

I love turning digital logic into real hardware through **RTL Design**, **Verification**, and **FPGA implementation**.  

My core interests revolve around **Digital Electronics**, **SystemVerilog**, and **UVM-based Verification**, where I enjoy building robust testbenches, debugging simulations, and improving functional coverage.  

I believe in the process of **learning by building**, and every failed simulation is just another step toward success.  

I’m continuously exploring new verification methodologies and EDA tools to push the limits of my designs.  

Beyond work, I enjoy creating structured notes, maintaining GitHub repositories, and helping others learn **VLSI concepts** in a practical way.  

---

### **Core Skills**
- `=>` Digital Logic Design  
- `<=` Verilog HDL  
- `&&` Protocols  
- `||` SystemVerilog  
- `::` Universal Verification Methodology  
- `==` Functional & Assertion-Based Verification  
- `->` RTL Coding and Simulation  
- `!` Constrained Random Verification  
- `#` FPGA / ASIC Design Flow  

---

### **Tools I Use**
- `|->` Icarus Verilog  
- `~^` GTKWave  
- `>>` Vivado 2019  
- `<<` QuestaSim  
- `::` EDA Playground  

---

### **GitHub Stats**
[![My Awesome Stats](https://awesome-github-stats.azurewebsites.net/user-stats/ravisaanthosh?cardType=level-alternate&theme=great-gatsby&preferLogin=false)](https://git.io/awesome-stats-card)  

![](https://nirzak-streak-stats.vercel.app/?user=ravisaanthosh&theme=great-gatsby&hide_border=false)  

![](https://github-readme-stats.vercel.app/api/top-langs/?username=ravisaanthosh&theme=great-gatsby&hide_border=false&include_all_commits=true&count_private=true&layout=compact)  

---

### **Repositories**
[![Verilog HDL](https://img.shields.io/badge/Verilog_HDL-blue?style=for-the-badge&logo=github)](https://github.com/ravisaanthosh/VERILOG)  
[![Protocols](https://img.shields.io/badge/Protocols-green?style=for-the-badge&logo=github)](https://github.com/ravisaanthosh/PROTOCOLS)  
[![SystemVerilog](https://img.shields.io/badge/SystemVerilog-red?style=for-the-badge&logo=github)](https://github.com/ravisaanthosh/SYSTEM-VERILOG)  
[![FPGA Implementation](https://img.shields.io/badge/FPGA_Implementation-orange?style=for-the-badge&logo=github)](https://github.com/ravisaanthosh/FPGA-IMPLEMENTATION)  

---

### **Quote I Follow**
```text
// Trust your own process; it takes time, but trust it — every failed simulation brings you one step closer to success.  
// Time is the silent engineer — it validates what you cannot see immediately.


