

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:31:56 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_5 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69|  0.690 us|  0.690 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fiat_25519_carry_square_Pipeline_1_fu_432                |fiat_25519_carry_square_Pipeline_1                |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |       13|       13|   0.130 us|   0.130 us|   13|   13|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    3105|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|   164|    1786|    4266|    0|
|Memory           |        0|     -|     566|      17|    0|
|Multiplexer      |        -|     -|       -|    1158|    -|
|Register         |        -|     -|    1975|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|   164|    4327|    8546|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     6|      ~0|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                              |control_s_axi                                     |        0|   0|  176|   296|    0|
    |grp_fiat_25519_carry_square_Pipeline_1_fu_432                |fiat_25519_carry_square_Pipeline_1                |        0|   0|    6|    51|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |        0|   0|  331|    73|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |        0|   0|   37|    73|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1  |        0|  16|   80|   682|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3  |        0|   8|   64|   562|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7  |        0|  32|  262|  1248|    0|
    |mem_m_axi_U                                                  |mem_m_axi                                         |        4|   0|  830|   694|    0|
    |mul_32ns_32ns_63_1_1_U99                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U100                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U101                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U102                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U103                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U104                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U105                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U106                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U107                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U108                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U109                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U110                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U111                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U112                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U113                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U114                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U115                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U116                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U117                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U118                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U119                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U120                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U121                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U122                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U123                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32s_6ns_32_1_1_U125                                      |mul_32s_6ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U124                                      |mul_32s_7ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U126                                      |mul_32s_7ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_39ns_6ns_44_1_1_U127                                     |mul_39ns_6ns_44_1_1                               |        0|   2|    0|    27|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                        |                                                  |        4| 164| 1786|  4266|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |arr_U     |arr_RAM_AUTO_1R1W     |        0|  128|   3|    0|     3|   64|     1|          192|
    |arr_1_U   |arr_RAM_AUTO_1R1W     |        0|  128|   3|    0|     3|   64|     1|          192|
    |arr_2_U   |arr_RAM_AUTO_1R1W     |        0|  128|   3|    0|     3|   64|     1|          192|
    |arr_3_U   |arr_RAM_AUTO_1R1W     |        0|  128|   3|    0|     3|   64|     1|          192|
    |out1_w_U  |out1_w_RAM_AUTO_1R1W  |        0|   54|   5|    0|    10|   27|     1|          270|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total     |                      |        0|  566|  17|    0|    22|  283|     5|         1038|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln100_1_fu_1153_p2            |         +|   0|  0|  64|          64|          64|
    |add_ln100_2_fu_1159_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln100_fu_1165_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln105_1_fu_1171_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln105_2_fu_1177_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln105_fu_1258_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln106_1_fu_1266_p2            |         +|   0|  0|  26|          26|          26|
    |add_ln106_fu_1270_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln113_10_fu_1203_p2           |         +|   0|  0|  26|          26|          26|
    |add_ln113_11_fu_1191_p2           |         +|   0|  0|  26|          26|          26|
    |add_ln113_12_fu_1197_p2           |         +|   0|  0|  33|          26|          26|
    |add_ln113_1_fu_1309_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_2_fu_1338_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_3_fu_1368_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_4_fu_1489_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_5_fu_1523_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_6_fu_1557_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_7_fu_1587_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_8_fu_1617_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_9_fu_1679_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln113_fu_1280_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln114_1_fu_1716_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln114_2_fu_1398_p2            |         +|   0|  0|  25|          25|          25|
    |add_ln114_3_fu_1394_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln114_fu_1692_p2              |         +|   0|  0|  51|          44|          44|
    |add_ln115_1_fu_1749_p2            |         +|   0|  0|  34|          27|          27|
    |add_ln115_2_fu_1414_p2            |         +|   0|  0|  26|          26|          26|
    |add_ln115_3_fu_1404_p2            |         +|   0|  0|  26|          26|          26|
    |add_ln115_4_fu_1409_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln115_fu_1729_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln116_1_fu_1420_p2            |         +|   0|  0|  25|          25|          25|
    |add_ln116_fu_1426_p2              |         +|   0|  0|  25|          25|          25|
    |add_ln117_1_fu_1436_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln117_fu_1442_p2              |         +|   0|  0|  26|          26|          26|
    |add_ln118_fu_1632_p2              |         +|   0|  0|  32|          25|          25|
    |add_ln119_fu_1637_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln120_fu_1643_p2              |         +|   0|  0|  32|          25|          25|
    |add_ln121_1_fu_1649_p2            |         +|   0|  0|  26|          26|          26|
    |add_ln121_fu_1655_p2              |         +|   0|  0|  26|          26|          26|
    |add_ln122_1_fu_1660_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln122_fu_1665_p2              |         +|   0|  0|  25|          25|          25|
    |add_ln50_1_fu_844_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln50_2_fu_850_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln50_3_fu_864_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln50_4_fu_874_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln50_5_fu_1453_p2             |         +|   0|  0|  25|          25|          25|
    |add_ln50_fu_838_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln77_fu_1021_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln78_fu_1476_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln82_1_fu_1031_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln82_fu_1037_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln83_fu_1233_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln87_1_fu_1047_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln87_fu_1053_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln89_1_fu_1071_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln89_fu_1077_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln93_1_fu_1084_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln93_fu_1098_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln94_1_fu_1253_p2             |         +|   0|  0|  25|          25|          25|
    |add_ln94_fu_1108_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln97_fu_1115_p2               |         +|   0|  0|  71|          64|          64|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|3105|        2887|        2887|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  148|         32|    1|         32|
    |arr_1_address0   |   37|          7|    2|         14|
    |arr_1_address1   |   31|          6|    2|         12|
    |arr_1_ce0        |   26|          5|    1|          5|
    |arr_1_ce1        |   20|          4|    1|          4|
    |arr_1_d0         |   31|          6|   64|        384|
    |arr_1_we0        |   26|          5|    1|          5|
    |arr_2_address0   |   31|          6|    2|         12|
    |arr_2_address1   |   26|          5|    2|         10|
    |arr_2_ce0        |   26|          5|    1|          5|
    |arr_2_ce1        |   20|          4|    1|          4|
    |arr_2_d0         |   26|          5|   64|        320|
    |arr_2_we0        |   26|          5|    1|          5|
    |arr_3_address0   |   31|          6|    2|         12|
    |arr_3_address1   |   26|          5|    2|         10|
    |arr_3_ce0        |   26|          5|    1|          5|
    |arr_3_ce1        |   20|          4|    1|          4|
    |arr_3_d0         |   26|          5|   64|        320|
    |arr_3_we0        |   26|          5|    1|          5|
    |arr_address0     |   37|          7|    2|         14|
    |arr_address1     |   31|          6|    2|         12|
    |arr_ce0          |   26|          5|    1|          5|
    |arr_ce1          |   20|          4|    1|          4|
    |arr_d0           |   26|          5|   64|        320|
    |arr_d1           |   14|          3|   64|        192|
    |arr_we0          |   26|          5|    1|          5|
    |grp_fu_540_p0    |   14|          3|   32|         96|
    |grp_fu_540_p1    |   14|          3|   32|         96|
    |grp_fu_624_p0    |   20|          4|   32|        128|
    |grp_fu_624_p1    |   14|          3|    7|         21|
    |mem_ARADDR       |   14|          3|   64|        192|
    |mem_ARLEN        |   14|          3|   32|         96|
    |mem_ARVALID      |   14|          3|    1|          3|
    |mem_AWADDR       |   14|          3|   64|        192|
    |mem_AWLEN        |   14|          3|   32|         96|
    |mem_AWVALID      |   14|          3|    1|          3|
    |mem_BREADY       |   14|          3|    1|          3|
    |mem_RREADY       |    9|          2|    1|          2|
    |mem_WVALID       |    9|          2|    1|          2|
    |mem_blk_n_AR     |    9|          2|    1|          2|
    |mem_blk_n_AW     |    9|          2|    1|          2|
    |mem_blk_n_B      |    9|          2|    1|          2|
    |out1_w_address0  |   37|          7|    4|         28|
    |out1_w_address1  |   31|          6|    4|         24|
    |out1_w_ce0       |   14|          3|    1|          3|
    |out1_w_d0        |   31|          6|   27|        162|
    |out1_w_d1        |   31|          6|   27|        162|
    +-----------------+-----+-----------+-----+-----------+
    |Total            | 1158|        232|  715|       3035|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln100_reg_2119                                                        |  64|   0|   64|          0|
    |add_ln105_1_reg_2124                                                      |  64|   0|   64|          0|
    |add_ln105_2_reg_2129                                                      |  64|   0|   64|          0|
    |add_ln113_10_reg_2144                                                     |  26|   0|   26|          0|
    |add_ln114_2_reg_2170                                                      |  25|   0|   25|          0|
    |add_ln115_2_reg_2176                                                      |  26|   0|   26|          0|
    |add_ln118_reg_2186                                                        |  25|   0|   25|          0|
    |add_ln119_reg_2191                                                        |  26|   0|   26|          0|
    |add_ln120_reg_2196                                                        |  25|   0|   25|          0|
    |add_ln121_reg_2201                                                        |  26|   0|   26|          0|
    |add_ln122_reg_2206                                                        |  25|   0|   25|          0|
    |add_ln50_4_reg_2022                                                       |  64|   0|   64|          0|
    |add_ln77_reg_2059                                                         |  64|   0|   64|          0|
    |add_ln82_reg_2069                                                         |  64|   0|   64|          0|
    |add_ln89_reg_2094                                                         |  64|   0|   64|          0|
    |add_ln94_reg_2114                                                         |  64|   0|   64|          0|
    |ap_CS_fsm                                                                 |  31|   0|   31|          0|
    |arr_1_load_2_reg_2032                                                     |  64|   0|   64|          0|
    |arr_2_load_reg_2037                                                       |  64|   0|   64|          0|
    |arr_3_load_reg_2042                                                       |  64|   0|   64|          0|
    |arr_load_reg_2027                                                         |  64|   0|   64|          0|
    |empty_26_reg_1912                                                         |  31|   0|   31|          0|
    |empty_27_reg_1926                                                         |  31|   0|   31|          0|
    |empty_28_reg_1931                                                         |  31|   0|   31|          0|
    |grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_start_reg                |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_ap_start_reg     |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_ap_start_reg      |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_start_reg  |   1|   0|    1|          0|
    |lshr_ln113_4_reg_2160                                                     |  38|   0|   38|          0|
    |lshr_ln2_reg_2150                                                         |  38|   0|   38|          0|
    |mul157_reg_1973                                                           |  64|   0|   64|          0|
    |mul16_reg_1890                                                            |  32|   0|   32|          0|
    |mul244_reg_1978                                                           |  32|   0|   32|          0|
    |mul316_reg_1999                                                           |  32|   0|   32|          0|
    |reg_645                                                                   |  32|   0|   32|          0|
    |tmp_reg_2211                                                              |   1|   0|    1|          0|
    |trunc_ln105_1_reg_2139                                                    |  26|   0|   26|          0|
    |trunc_ln105_reg_2134                                                      |  26|   0|   26|          0|
    |trunc_ln113_10_reg_2181                                                   |  39|   0|   39|          0|
    |trunc_ln113_6_reg_2165                                                    |  25|   0|   25|          0|
    |trunc_ln17_1_reg_1870                                                     |  62|   0|   62|          0|
    |trunc_ln1_reg_1876                                                        |  62|   0|   62|          0|
    |trunc_ln50_1_reg_1941                                                     |  31|   0|   31|          0|
    |trunc_ln50_2_reg_2007                                                     |  25|   0|   25|          0|
    |trunc_ln50_3_reg_2012                                                     |  25|   0|   25|          0|
    |trunc_ln50_4_reg_2017                                                     |  25|   0|   25|          0|
    |trunc_ln50_reg_1936                                                       |  31|   0|   31|          0|
    |trunc_ln78_1_reg_2064                                                     |  26|   0|   26|          0|
    |trunc_ln83_1_reg_2074                                                     |  25|   0|   25|          0|
    |trunc_ln88_1_reg_2084                                                     |  26|   0|   26|          0|
    |trunc_ln88_reg_2079                                                       |  25|   0|   25|          0|
    |trunc_ln89_reg_2089                                                       |  26|   0|   26|          0|
    |trunc_ln93_1_reg_2104                                                     |  25|   0|   25|          0|
    |trunc_ln93_reg_2099                                                       |  24|   0|   24|          0|
    |trunc_ln94_reg_2109                                                       |  25|   0|   25|          0|
    |trunc_ln_reg_2155                                                         |  25|   0|   25|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |1975|   0| 1975|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                  control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                  control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                  control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                  control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                  control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|                      mem|       pointer|
+-----------------------+-----+-----+------------+-------------------------+--------------+

