AMDGPU_FW_LOAD_DIRECT,VAR_0
CHIP_ARCTURUS,VAR_1
CHIP_RENOIR,VAR_2
CLIENT18_IS_STORM_CLIENT,VAR_3
DRM_ERROR,FUNC_0
ETIMEDOUT,VAR_4
FLOOD_CNTL_ENABLE,VAR_5
IH_CHICKEN,VAR_6
IH_INT_FLOOD_CNTL,VAR_7
IH_RB_CNTL,VAR_8
IH_STORM_CLIENT_LIST_CNTL,VAR_9
MC_SPACE_FBPA_ENABLE,VAR_10
MC_SPACE_GPA_ENABLE,VAR_11
OSSSYS,VAR_12
PSP_REG_IH_RB_CNTL,VAR_13
PSP_REG_IH_RB_CNTL_RING1,VAR_14
PSP_REG_IH_RB_CNTL_RING2,VAR_15
RB_FULL_DRAIN_ENABLE,VAR_16
REG_SET_FIELD,FUNC_1
RPTR_REARM,VAR_17
RREG32_SOC15,FUNC_2
WPTR_OVERFLOW_ENABLE,VAR_18
WREG32_SOC15,FUNC_3
amdgpu_sriov_vf,FUNC_4
lower_32_bits,FUNC_5
mmIH_CHICKEN,VAR_19
mmIH_DOORBELL_RPTR,VAR_20
mmIH_DOORBELL_RPTR_RING1,VAR_21
mmIH_DOORBELL_RPTR_RING2,VAR_22
mmIH_INT_FLOOD_CNTL,VAR_23
mmIH_RB_BASE,VAR_24
mmIH_RB_BASE_HI,VAR_25
mmIH_RB_BASE_HI_RING1,VAR_26
mmIH_RB_BASE_HI_RING2,VAR_27
mmIH_RB_BASE_RING1,VAR_28
mmIH_RB_BASE_RING2,VAR_29
mmIH_RB_CNTL,VAR_30
mmIH_RB_CNTL_RING1,VAR_31
mmIH_RB_CNTL_RING2,VAR_32
mmIH_RB_RPTR,VAR_33
mmIH_RB_RPTR_RING1,VAR_34
mmIH_RB_RPTR_RING2,VAR_35
mmIH_RB_WPTR,VAR_36
mmIH_RB_WPTR_ADDR_HI,VAR_37
mmIH_RB_WPTR_ADDR_LO,VAR_38
mmIH_RB_WPTR_RING1,VAR_39
mmIH_RB_WPTR_RING2,VAR_40
mmIH_STORM_CLIENT_LIST_CNTL,VAR_41
pci_set_master,FUNC_6
psp_reg_program,FUNC_7
stub1,FUNC_8
upper_32_bits,FUNC_9
vega10_ih_disable_interrupts,FUNC_10
vega10_ih_doorbell_rptr,FUNC_11
vega10_ih_enable_interrupts,FUNC_12
vega10_ih_rb_cntl,FUNC_13
vega10_ih_irq_init,FUNC_14
adev,VAR_42
ih,VAR_43
ih_rb_cntl,VAR_44
ih_chicken,VAR_45
ret,VAR_46
tmp,VAR_47
