Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Nov  7 16:28:15 2015
| Host         : swalters-Latitude-E6430 running 64-bit Ubuntu 14.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file spiMemory_timing_summary_routed.rpt -rpx spiMemory_timing_summary_routed.rpx
| Design       : spiMemory
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: sclkConditioner/positiveedge_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.035        0.000                      0                   36        0.126        0.000                      0                   36        2.750        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.035        0.000                      0                   36        0.126        0.000                      0                   36        2.750        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 sclkConditioner/positiveedge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shiftRegister/shiftregistermem_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.774ns (28.286%)  route 1.962ns (71.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.739     5.191    sclkConditioner/clk_IBUF_BUFG
    SLICE_X42Y91         FDRE                                         r  sclkConditioner/positiveedge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.478     5.669 r  sclkConditioner/positiveedge_reg/Q
                         net (fo=13, routed)          1.570     7.240    Fsm/positiveedgeSclk
    SLICE_X42Y93         LUT2 (Prop_lut2_I1_O)        0.296     7.536 r  Fsm/shiftregistermem[7]_i_1/O
                         net (fo=7, routed)           0.392     7.928    shiftRegister/shiftRegWriteEnable_reg
    SLICE_X42Y93         FDRE                                         r  shiftRegister/shiftregistermem_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.563    12.757    shiftRegister/clk_IBUF_BUFG
    SLICE_X42Y93         FDRE                                         r  shiftRegister/shiftregistermem_reg[3]/C
                         clock pessimism              0.410    13.167    
                         clock uncertainty           -0.035    13.132    
    SLICE_X42Y93         FDRE (Setup_fdre_C_CE)      -0.169    12.963    shiftRegister/shiftregistermem_reg[3]
  -------------------------------------------------------------------
                         required time                         12.963    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 sclkConditioner/positiveedge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shiftRegister/shiftregistermem_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.774ns (28.286%)  route 1.962ns (71.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.739     5.191    sclkConditioner/clk_IBUF_BUFG
    SLICE_X42Y91         FDRE                                         r  sclkConditioner/positiveedge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.478     5.669 r  sclkConditioner/positiveedge_reg/Q
                         net (fo=13, routed)          1.570     7.240    Fsm/positiveedgeSclk
    SLICE_X42Y93         LUT2 (Prop_lut2_I1_O)        0.296     7.536 r  Fsm/shiftregistermem[7]_i_1/O
                         net (fo=7, routed)           0.392     7.928    shiftRegister/shiftRegWriteEnable_reg
    SLICE_X42Y93         FDRE                                         r  shiftRegister/shiftregistermem_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.563    12.757    shiftRegister/clk_IBUF_BUFG
    SLICE_X42Y93         FDRE                                         r  shiftRegister/shiftregistermem_reg[4]/C
                         clock pessimism              0.410    13.167    
                         clock uncertainty           -0.035    13.132    
    SLICE_X42Y93         FDRE (Setup_fdre_C_CE)      -0.169    12.963    shiftRegister/shiftregistermem_reg[4]
  -------------------------------------------------------------------
                         required time                         12.963    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 sclkConditioner/positiveedge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shiftRegister/shiftregistermem_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.774ns (28.286%)  route 1.962ns (71.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.739     5.191    sclkConditioner/clk_IBUF_BUFG
    SLICE_X42Y91         FDRE                                         r  sclkConditioner/positiveedge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.478     5.669 r  sclkConditioner/positiveedge_reg/Q
                         net (fo=13, routed)          1.570     7.240    Fsm/positiveedgeSclk
    SLICE_X42Y93         LUT2 (Prop_lut2_I1_O)        0.296     7.536 r  Fsm/shiftregistermem[7]_i_1/O
                         net (fo=7, routed)           0.392     7.928    shiftRegister/shiftRegWriteEnable_reg
    SLICE_X42Y93         FDRE                                         r  shiftRegister/shiftregistermem_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.563    12.757    shiftRegister/clk_IBUF_BUFG
    SLICE_X42Y93         FDRE                                         r  shiftRegister/shiftregistermem_reg[5]/C
                         clock pessimism              0.410    13.167    
                         clock uncertainty           -0.035    13.132    
    SLICE_X42Y93         FDRE (Setup_fdre_C_CE)      -0.169    12.963    shiftRegister/shiftregistermem_reg[5]
  -------------------------------------------------------------------
                         required time                         12.963    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 sclkConditioner/positiveedge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shiftRegister/shiftregistermem_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.774ns (28.286%)  route 1.962ns (71.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.739     5.191    sclkConditioner/clk_IBUF_BUFG
    SLICE_X42Y91         FDRE                                         r  sclkConditioner/positiveedge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.478     5.669 r  sclkConditioner/positiveedge_reg/Q
                         net (fo=13, routed)          1.570     7.240    Fsm/positiveedgeSclk
    SLICE_X42Y93         LUT2 (Prop_lut2_I1_O)        0.296     7.536 r  Fsm/shiftregistermem[7]_i_1/O
                         net (fo=7, routed)           0.392     7.928    shiftRegister/shiftRegWriteEnable_reg
    SLICE_X42Y93         FDRE                                         r  shiftRegister/shiftregistermem_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.563    12.757    shiftRegister/clk_IBUF_BUFG
    SLICE_X42Y93         FDRE                                         r  shiftRegister/shiftregistermem_reg[6]/C
                         clock pessimism              0.410    13.167    
                         clock uncertainty           -0.035    13.132    
    SLICE_X42Y93         FDRE (Setup_fdre_C_CE)      -0.169    12.963    shiftRegister/shiftregistermem_reg[6]
  -------------------------------------------------------------------
                         required time                         12.963    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 sclkConditioner/positiveedge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shiftRegister/shiftregistermem_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.774ns (28.286%)  route 1.962ns (71.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.739     5.191    sclkConditioner/clk_IBUF_BUFG
    SLICE_X42Y91         FDRE                                         r  sclkConditioner/positiveedge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.478     5.669 r  sclkConditioner/positiveedge_reg/Q
                         net (fo=13, routed)          1.570     7.240    Fsm/positiveedgeSclk
    SLICE_X42Y93         LUT2 (Prop_lut2_I1_O)        0.296     7.536 r  Fsm/shiftregistermem[7]_i_1/O
                         net (fo=7, routed)           0.392     7.928    shiftRegister/shiftRegWriteEnable_reg
    SLICE_X42Y93         FDRE                                         r  shiftRegister/shiftregistermem_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.563    12.757    shiftRegister/clk_IBUF_BUFG
    SLICE_X42Y93         FDRE                                         r  shiftRegister/shiftregistermem_reg[7]/C
                         clock pessimism              0.410    13.167    
                         clock uncertainty           -0.035    13.132    
    SLICE_X42Y93         FDRE (Setup_fdre_C_CE)      -0.169    12.963    shiftRegister/shiftregistermem_reg[7]
  -------------------------------------------------------------------
                         required time                         12.963    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 sclkConditioner/positiveedge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shiftRegister/shiftregistermem_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.774ns (28.881%)  route 1.906ns (71.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.739     5.191    sclkConditioner/clk_IBUF_BUFG
    SLICE_X42Y91         FDRE                                         r  sclkConditioner/positiveedge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.478     5.669 r  sclkConditioner/positiveedge_reg/Q
                         net (fo=13, routed)          1.570     7.240    Fsm/positiveedgeSclk
    SLICE_X42Y93         LUT2 (Prop_lut2_I1_O)        0.296     7.536 r  Fsm/shiftregistermem[7]_i_1/O
                         net (fo=7, routed)           0.335     7.871    shiftRegister/shiftRegWriteEnable_reg
    SLICE_X41Y93         FDRE                                         r  shiftRegister/shiftregistermem_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.563    12.757    shiftRegister/clk_IBUF_BUFG
    SLICE_X41Y93         FDRE                                         r  shiftRegister/shiftregistermem_reg[1]/C
                         clock pessimism              0.410    13.167    
                         clock uncertainty           -0.035    13.132    
    SLICE_X41Y93         FDRE (Setup_fdre_C_CE)      -0.205    12.927    shiftRegister/shiftregistermem_reg[1]
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 sclkConditioner/positiveedge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shiftRegister/shiftregistermem_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.774ns (28.881%)  route 1.906ns (71.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.739     5.191    sclkConditioner/clk_IBUF_BUFG
    SLICE_X42Y91         FDRE                                         r  sclkConditioner/positiveedge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.478     5.669 r  sclkConditioner/positiveedge_reg/Q
                         net (fo=13, routed)          1.570     7.240    Fsm/positiveedgeSclk
    SLICE_X42Y93         LUT2 (Prop_lut2_I1_O)        0.296     7.536 r  Fsm/shiftregistermem[7]_i_1/O
                         net (fo=7, routed)           0.335     7.871    shiftRegister/shiftRegWriteEnable_reg
    SLICE_X41Y93         FDRE                                         r  shiftRegister/shiftregistermem_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.563    12.757    shiftRegister/clk_IBUF_BUFG
    SLICE_X41Y93         FDRE                                         r  shiftRegister/shiftregistermem_reg[2]/C
                         clock pessimism              0.410    13.167    
                         clock uncertainty           -0.035    13.132    
    SLICE_X41Y93         FDRE (Setup_fdre_C_CE)      -0.205    12.927    shiftRegister/shiftregistermem_reg[2]
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 sclkConditioner/positiveedge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shiftRegister/shiftregistermem_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.774ns (35.351%)  route 1.415ns (64.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.739     5.191    sclkConditioner/clk_IBUF_BUFG
    SLICE_X42Y91         FDRE                                         r  sclkConditioner/positiveedge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.478     5.669 r  sclkConditioner/positiveedge_reg/Q
                         net (fo=13, routed)          1.415     7.085    shiftRegister/positiveedgeSclk
    SLICE_X43Y94         LUT5 (Prop_lut5_I3_O)        0.296     7.381 r  shiftRegister/shiftregistermem[0]_i_1/O
                         net (fo=1, routed)           0.000     7.381    shiftRegister/shiftregistermem[0]_i_1_n_0
    SLICE_X43Y94         FDRE                                         r  shiftRegister/shiftregistermem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.563    12.757    shiftRegister/clk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  shiftRegister/shiftregistermem_reg[0]/C
                         clock pessimism              0.410    13.167    
                         clock uncertainty           -0.035    13.132    
    SLICE_X43Y94         FDRE (Setup_fdre_C_D)        0.029    13.161    shiftRegister/shiftregistermem_reg[0]
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 csConditioner/synchronizer1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            csConditioner/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.608ns (37.628%)  route 1.008ns (62.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 12.756 - 8.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.739     5.191    csConditioner/clk_IBUF_BUFG
    SLICE_X41Y92         FDRE                                         r  csConditioner/synchronizer1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.456     5.647 r  csConditioner/synchronizer1_reg/Q
                         net (fo=3, routed)           0.666     6.314    csConditioner/synchronizer1_reg_n_0
    SLICE_X41Y92         LUT3 (Prop_lut3_I2_O)        0.152     6.466 r  csConditioner/counter[0]_i_1/O
                         net (fo=1, routed)           0.342     6.807    csConditioner/counter[0]_i_1_n_0
    SLICE_X40Y92         FDRE                                         r  csConditioner/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.562    12.756    csConditioner/clk_IBUF_BUFG
    SLICE_X40Y92         FDRE                                         r  csConditioner/counter_reg[0]/C
                         clock pessimism              0.413    13.169    
                         clock uncertainty           -0.035    13.134    
    SLICE_X40Y92         FDRE (Setup_fdre_C_D)       -0.275    12.859    csConditioner/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 shiftRegister/shiftregistermem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dataMemory/memory_reg_0_127_0_0/HIGH/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.456ns (35.932%)  route 0.813ns (64.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.740     5.192    shiftRegister/clk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  shiftRegister/shiftregistermem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  shiftRegister/shiftregistermem_reg[0]/Q
                         net (fo=8, routed)           0.813     6.461    dataMemory/memory_reg_0_127_0_0/D
    SLICE_X42Y94         RAMS64E                                      r  dataMemory/memory_reg_0_127_0_0/HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.563    12.757    dataMemory/memory_reg_0_127_0_0/WCLK
    SLICE_X42Y94         RAMS64E                                      r  dataMemory/memory_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.413    13.170    
                         clock uncertainty           -0.035    13.135    
    SLICE_X42Y94         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.438    12.697    dataMemory/memory_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                  6.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 addressLatch/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dataMemory/memory_reg_0_127_0_0/LOW/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.164%)  route 0.311ns (68.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.588     1.431    addressLatch/clk_IBUF_BUFG
    SLICE_X41Y94         FDRE                                         r  addressLatch/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  addressLatch/q_reg[0]/Q
                         net (fo=3, routed)           0.311     1.883    dataMemory/memory_reg_0_127_0_0/A0
    SLICE_X42Y94         RAMS64E                                      r  dataMemory/memory_reg_0_127_0_0/LOW/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     1.936    dataMemory/memory_reg_0_127_0_0/WCLK
    SLICE_X42Y94         RAMS64E                                      r  dataMemory/memory_reg_0_127_0_0/LOW/CLK
                         clock pessimism             -0.489     1.447    
    SLICE_X42Y94         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.757    dataMemory/memory_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 addressLatch/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dataMemory/memory_reg_0_127_0_0/HIGH/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.165%)  route 0.342ns (70.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.588     1.431    addressLatch/clk_IBUF_BUFG
    SLICE_X41Y94         FDRE                                         r  addressLatch/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  addressLatch/q_reg[0]/Q
                         net (fo=3, routed)           0.342     1.914    dataMemory/memory_reg_0_127_0_0/A0
    SLICE_X42Y94         RAMS64E                                      r  dataMemory/memory_reg_0_127_0_0/HIGH/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     1.936    dataMemory/memory_reg_0_127_0_0/WCLK
    SLICE_X42Y94         RAMS64E                                      r  dataMemory/memory_reg_0_127_0_0/HIGH/CLK
                         clock pessimism             -0.489     1.447    
    SLICE_X42Y94         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.341     1.788    dataMemory/memory_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 sclkConditioner/synchronizer1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sclkConditioner/negativeedge_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.587     1.430    sclkConditioner/clk_IBUF_BUFG
    SLICE_X43Y91         FDRE                                         r  sclkConditioner/synchronizer1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141     1.571 f  sclkConditioner/synchronizer1_reg/Q
                         net (fo=5, routed)           0.109     1.680    sclkConditioner/synchronizer1_reg_n_0
    SLICE_X42Y91         LUT4 (Prop_lut4_I0_O)        0.048     1.728 r  sclkConditioner/negativeedge_i_1/O
                         net (fo=1, routed)           0.000     1.728    sclkConditioner/negativeedge_i_1_n_0
    SLICE_X42Y91         FDRE                                         r  sclkConditioner/negativeedge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.857     1.935    sclkConditioner/clk_IBUF_BUFG
    SLICE_X42Y91         FDRE                                         r  sclkConditioner/negativeedge_reg/C
                         clock pessimism             -0.492     1.443    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.131     1.574    sclkConditioner/negativeedge_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dataMemory/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shiftRegister/shiftregistermem_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.588     1.431    dataMemory/clk_IBUF_BUFG
    SLICE_X42Y94         FDRE                                         r  dataMemory/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  dataMemory/dataOut_reg[0]/Q
                         net (fo=1, routed)           0.051     1.646    shiftRegister/dataOut_reg[0]
    SLICE_X43Y94         LUT5 (Prop_lut5_I0_O)        0.045     1.691 r  shiftRegister/shiftregistermem[0]_i_1/O
                         net (fo=1, routed)           0.000     1.691    shiftRegister/shiftregistermem[0]_i_1_n_0
    SLICE_X43Y94         FDRE                                         r  shiftRegister/shiftregistermem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     1.936    shiftRegister/clk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  shiftRegister/shiftregistermem_reg[0]/C
                         clock pessimism             -0.492     1.444    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.091     1.535    shiftRegister/shiftregistermem_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 sclkConditioner/synchronizer1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sclkConditioner/conditioned_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.587     1.430    sclkConditioner/clk_IBUF_BUFG
    SLICE_X43Y91         FDRE                                         r  sclkConditioner/synchronizer1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  sclkConditioner/synchronizer1_reg/Q
                         net (fo=5, routed)           0.109     1.680    sclkConditioner/synchronizer1_reg_n_0
    SLICE_X42Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.725 r  sclkConditioner/conditioned_i_1__0/O
                         net (fo=1, routed)           0.000     1.725    sclkConditioner/conditioned_i_1__0_n_0
    SLICE_X42Y91         FDRE                                         r  sclkConditioner/conditioned_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.857     1.935    sclkConditioner/clk_IBUF_BUFG
    SLICE_X42Y91         FDRE                                         r  sclkConditioner/conditioned_reg/C
                         clock pessimism             -0.492     1.443    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.120     1.563    sclkConditioner/conditioned_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 sclkConditioner/synchronizer1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sclkConditioner/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.587     1.430    sclkConditioner/clk_IBUF_BUFG
    SLICE_X43Y91         FDRE                                         r  sclkConditioner/synchronizer1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  sclkConditioner/synchronizer1_reg/Q
                         net (fo=5, routed)           0.113     1.684    sclkConditioner/synchronizer1_reg_n_0
    SLICE_X42Y91         LUT3 (Prop_lut3_I2_O)        0.045     1.729 r  sclkConditioner/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.729    sclkConditioner/counter[0]_i_1_n_0
    SLICE_X42Y91         FDRE                                         r  sclkConditioner/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.857     1.935    sclkConditioner/clk_IBUF_BUFG
    SLICE_X42Y91         FDRE                                         r  sclkConditioner/counter_reg[0]/C
                         clock pessimism             -0.492     1.443    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.121     1.564    sclkConditioner/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 csConditioner/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            csConditioner/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.134%)  route 0.097ns (33.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.587     1.430    csConditioner/clk_IBUF_BUFG
    SLICE_X40Y92         FDRE                                         r  csConditioner/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  csConditioner/counter_reg[0]/Q
                         net (fo=3, routed)           0.097     1.668    csConditioner/counter[0]
    SLICE_X41Y92         LUT4 (Prop_lut4_I1_O)        0.048     1.716 r  csConditioner/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.716    csConditioner/counter[1]_i_1_n_0
    SLICE_X41Y92         FDRE                                         r  csConditioner/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.857     1.935    csConditioner/clk_IBUF_BUFG
    SLICE_X41Y92         FDRE                                         r  csConditioner/counter_reg[1]/C
                         clock pessimism             -0.492     1.443    
    SLICE_X41Y92         FDRE (Hold_fdre_C_D)         0.107     1.550    csConditioner/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 csConditioner/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            csConditioner/conditioned_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.587     1.430    csConditioner/clk_IBUF_BUFG
    SLICE_X40Y92         FDRE                                         r  csConditioner/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  csConditioner/counter_reg[0]/Q
                         net (fo=3, routed)           0.097     1.668    csConditioner/counter[0]
    SLICE_X41Y92         LUT4 (Prop_lut4_I2_O)        0.045     1.713 r  csConditioner/conditioned_i_1__1/O
                         net (fo=1, routed)           0.000     1.713    csConditioner/conditioned_i_1__1_n_0
    SLICE_X41Y92         FDRE                                         r  csConditioner/conditioned_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.857     1.935    csConditioner/clk_IBUF_BUFG
    SLICE_X41Y92         FDRE                                         r  csConditioner/conditioned_reg/C
                         clock pessimism             -0.492     1.443    
    SLICE_X41Y92         FDRE (Hold_fdre_C_D)         0.091     1.534    csConditioner/conditioned_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mosiConditioner/synchronizer1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mosiConditioner/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.258%)  route 0.103ns (35.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.587     1.430    mosiConditioner/clk_IBUF_BUFG
    SLICE_X41Y92         FDRE                                         r  mosiConditioner/synchronizer1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  mosiConditioner/synchronizer1_reg/Q
                         net (fo=3, routed)           0.103     1.674    mosiConditioner/synchronizer1
    SLICE_X43Y93         LUT3 (Prop_lut3_I2_O)        0.045     1.719 r  mosiConditioner/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.719    mosiConditioner/counter[0]_i_1_n_0
    SLICE_X43Y93         FDRE                                         r  mosiConditioner/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     1.936    mosiConditioner/clk_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  mosiConditioner/counter_reg[0]/C
                         clock pessimism             -0.489     1.447    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.092     1.539    mosiConditioner/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 shiftRegister/shiftregistermem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shiftRegister/shiftregistermem_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.713%)  route 0.143ns (50.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.588     1.431    shiftRegister/clk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  shiftRegister/shiftregistermem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  shiftRegister/shiftregistermem_reg[0]/Q
                         net (fo=8, routed)           0.143     1.714    shiftRegister/shiftregistermem_reg[1]_0[0]
    SLICE_X41Y93         FDRE                                         r  shiftRegister/shiftregistermem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     1.936    shiftRegister/clk_IBUF_BUFG
    SLICE_X41Y93         FDRE                                         r  shiftRegister/shiftregistermem_reg[1]/C
                         clock pessimism             -0.489     1.447    
    SLICE_X41Y93         FDRE (Hold_fdre_C_D)         0.070     1.517    shiftRegister/shiftregistermem_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X41Y94    addressLatch/q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X41Y92    csConditioner/conditioned_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y92    csConditioner/counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X41Y92    csConditioner/counter_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X41Y76    csConditioner/synchronizer0_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X41Y92    csConditioner/synchronizer1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X42Y94    dataMemory/dataOut_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X43Y93    misoDff/q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X43Y93    mosiConditioner/conditioned_reg/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y94    dataMemory/memory_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y94    dataMemory/memory_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y94    dataMemory/memory_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y94    dataMemory/memory_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X41Y94    addressLatch/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X41Y94    addressLatch/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X41Y92    csConditioner/conditioned_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X41Y92    csConditioner/conditioned_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X40Y92    csConditioner/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X40Y92    csConditioner/counter_reg[0]/C
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y94    dataMemory/memory_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y94    dataMemory/memory_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y94    dataMemory/memory_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y94    dataMemory/memory_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X41Y94    addressLatch/q_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X41Y94    addressLatch/q_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X41Y92    csConditioner/conditioned_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X41Y92    csConditioner/conditioned_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X40Y92    csConditioner/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X40Y92    csConditioner/counter_reg[0]/C



