Block Name			X	Y		#Block ID
---------------------------
cim_stencil$d_reg__U2		9	15		#r130
cim_stencil$d_reg__U3		8	16		#r131
cim_stencil$d_reg__U4		13	16		#r132
cim_stencil$d_reg__U5		9	18		#r133
cim_stencil$d_reg__U6		15	18		#r134
cim_stencil$d_reg__U7		16	18		#r135
cim_stencil$ub_cim_stencil_BANK_0_garnet		11	16		#m88
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I103
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		1	0		#i2
lxx_stencil$d_reg__U10		6	8		#r124
lxx_stencil$d_reg__U11		7	9		#r125
lxx_stencil$d_reg__U12		5	8		#r126
lxx_stencil$d_reg__U13		6	9		#r127
lxx_stencil$d_reg__U14		7	10		#r128
lxx_stencil$d_reg__U15		7	12		#r129
lxx_stencil$ub_lxx_stencil_BANK_0_garnet		7	8		#m27
lxy_stencil$d_reg__U18		12	13		#r118
lxy_stencil$d_reg__U19		13	12		#r119
lxy_stencil$d_reg__U20		9	12		#r120
lxy_stencil$d_reg__U21		9	13		#r121
lxy_stencil$d_reg__U22		11	13		#r122
lxy_stencil$d_reg__U23		11	14		#r123
lxy_stencil$ub_lxy_stencil_BANK_0_garnet		11	12		#m74
lyy_stencil$d_reg__U26		11	5		#r112
lyy_stencil$d_reg__U27		12	4		#r113
lyy_stencil$d_reg__U28		12	5		#r114
lyy_stencil$d_reg__U29		13	5		#r115
lyy_stencil$d_reg__U30		14	6		#r116
lyy_stencil$d_reg__U31		14	8		#r117
lyy_stencil$ub_lyy_stencil_BANK_0_garnet		11	6		#m51
op_hcompute_cim_output_stencil$inner_compute$i139643717334032_i139643720680976		10	17		#p98
op_hcompute_cim_output_stencil$inner_compute$i139643717334416_i139643725603152		8	10		#p3
op_hcompute_cim_output_stencil$inner_compute$i139643717335760_i139643720267152		8	17		#p87
op_hcompute_cim_output_stencil$inner_compute$i139643717339984_i139643725603152		16	14		#p5
op_hcompute_cim_output_stencil$inner_compute$i139643717341072_i139643725603152		10	10		#p4
op_hcompute_cim_output_stencil$inner_compute$i139643717379728_i139643720267152		8	15		#p85
op_hcompute_cim_output_stencil$inner_compute$i139643717406800_i139643730548944		16	15		#p6
op_hcompute_cim_output_stencil$inner_compute$i139643717407120_i139643720267152		14	18		#p91
op_hcompute_cim_output_stencil$inner_compute$i139643717407888_i139643720267152		16	19		#p92
op_hcompute_cim_output_stencil$inner_compute$i139643717407952_i139643720680976		8	16		#p100
op_hcompute_cim_output_stencil$inner_compute$i139643717408336_i139643720680976		13	18		#p95
op_hcompute_cim_output_stencil$inner_compute$i139643717409040_i139643720680976		16	18		#p94
op_hcompute_cim_output_stencil$inner_compute$i139643717409616_i139643720267152		16	17		#p93
op_hcompute_cim_output_stencil$inner_compute$i139643717409808_i139643720680976		9	15		#p101
op_hcompute_cim_output_stencil$inner_compute$i139643717419472_i139643720267152		9	16		#p86
op_hcompute_cim_output_stencil$inner_compute$i139643717419728_i139643720680976		12	18		#p96
op_hcompute_cim_output_stencil$inner_compute$i139643717421264_i139643720267152		12	16		#p89
op_hcompute_cim_output_stencil$inner_compute$i139643717421456_i139643720267152		10	18		#p90
op_hcompute_cim_output_stencil$inner_compute$i139643717421840_i139643720680976		12	17		#p97
op_hcompute_cim_output_stencil$inner_compute$i139643717421968_i139643720680976		9	17		#p99
op_hcompute_cim_output_stencil$inner_compute$i139643722624592_i139643720460112		9	10		#p102
op_hcompute_cim_stencil$inner_compute$i139643729548816_i139643720812112		6	13		#p33
op_hcompute_cim_stencil$inner_compute$i139643730268368_i139643725603152		4	15		#p7
op_hcompute_cim_stencil$inner_compute$i139643730269200_i139643725603152		4	10		#p34
op_hcompute_cim_stencil$inner_compute$i139643730270672_i139643725603152		13	14		#p61
op_hcompute_cim_stencil$inner_compute$i139643730271440_i139643725603152		5	13		#p8
op_hcompute_cim_stencil$inner_compute$i139643730727888_i139643721060432		4	13		#p58
op_hcompute_cim_stencil$inner_compute$i139643730729808_i139643715248592		5	14		#p82
op_hcompute_cim_stencil$inner_compute$i139643730810448_i139643720812112		5	15		#p60
op_hcompute_cim_stencil$inner_compute$i139643730810960_i139643715248592		4	14		#p59
op_hcompute_cim_stencil$inner_compute$i139643730812752_i139643721052496		6	15		#p84
op_hcompute_cim_stencil$inner_compute$i139643737649232_i139643715248592		8	14		#p81
op_hcompute_cim_stencil$inner_compute$i139643737649424_i139643720812112		13	15		#p80
op_hcompute_cim_stencil$inner_compute$i139643737651408_i139643721052496		6	14		#p83
op_hcompute_cim_stencil$inner_compute$i139643737999376_i139643720812112		5	10		#p57
op_hcompute_grad_x_unclamp_stencil$inner_compute$i139643726832272_i139643725603152		13	10		#p13
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i139643715586384_i139643721052496		14	8		#p20
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i139643715587472_i139643721052496		14	6		#p21
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i139643720127696_i139643722995600		9	8		#p12
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i139643720128080_i139643722995600		10	9		#p16
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i139643720128336_i139643721052496		14	9		#p19
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i139643720130128_i139643706780240		12	9		#p17
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i139643720130192_i139643721060432		13	9		#p18
op_hcompute_grad_y_unclamp_stencil$inner_compute$i139643707713296_i139643725603152		17	7		#p39
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i139643706428112_i139643706780240		16	6		#p41
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i139643706428880_i139643721060432		17	6		#p42
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i139643706429136_i139643722995600		16	5		#p40
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i139643706536272_i139643721052496		17	8		#p43
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i139643706537104_i139643722995600		16	9		#p38
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i139643706537424_i139643721052496		17	9		#p44
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i139643706537552_i139643721052496		16	10		#p45
op_hcompute_hw_output_stencil_port_controller_garnet		3	2		#m1
op_hcompute_lgxx_stencil$inner_compute$i139643660588304_i139643725603152		9	11		#p30
op_hcompute_lgxx_stencil_1$inner_compute$i139643659505872_i139643721060432		8	12		#p32
op_hcompute_lgxx_stencil_1$inner_compute$i139643659507472_i139643706780240		6	8		#p28
op_hcompute_lgxx_stencil_1$inner_compute$i139643659507728_i139643706780240		6	10		#p29
op_hcompute_lgxx_stencil_1$inner_compute$i139643659509136_i139643706780240		6	9		#p26
op_hcompute_lgxx_stencil_1$inner_compute$i139643659958224_i139643706780240		8	11		#p31
op_hcompute_lgxy_stencil$inner_compute$i139643658478096_i139643725603152		12	13		#p77
op_hcompute_lgxy_stencil_1$inner_compute$i139643657417296_i139643706780240		12	14		#p78
op_hcompute_lgxy_stencil_1$inner_compute$i139643657417488_i139643721060432		12	15		#p79
op_hcompute_lgxy_stencil_1$inner_compute$i139643657418704_i139643706780240		12	12		#p73
op_hcompute_lgxy_stencil_1$inner_compute$i139643657419984_i139643706780240		10	12		#p75
op_hcompute_lgxy_stencil_1$inner_compute$i139643657857936_i139643706780240		10	13		#p76
op_hcompute_lgyy_stencil$inner_compute$i139643656360848_i139643725603152		14	7		#p54
op_hcompute_lgyy_stencil_1$inner_compute$i139643655311760_i139643721060432		13	8		#p56
op_hcompute_lgyy_stencil_1$inner_compute$i139643655311824_i139643706780240		13	7		#p55
op_hcompute_lgyy_stencil_1$inner_compute$i139643655312528_i139643706780240		12	5		#p50
op_hcompute_lgyy_stencil_1$inner_compute$i139643655791632_i139643706780240		13	6		#p53
op_hcompute_lgyy_stencil_1$inner_compute$i139643655793040_i139643706780240		12	6		#p52
op_hcompute_lxx_stencil$inner_compute$i139643654788752_i139643720812112		9	7		#p25
op_hcompute_lxx_stencil$inner_compute$i139643654797008_i139643715248592		12	7		#p24
op_hcompute_lxx_stencil$inner_compute$i139643654797264_i139643725918992		12	4		#p22
op_hcompute_lxx_stencil$inner_compute$i139643654797328_i139643715096912		12	3		#p23
op_hcompute_lxx_stencil$inner_compute$i139643654798864_i139643725603152		8	7		#p9
op_hcompute_lxx_stencil$inner_compute$i139643654798992_i139643725603152		13	4		#p11
op_hcompute_lxx_stencil$inner_compute$i139643654799056_i139643725603152		13	3		#p10
op_hcompute_lxy_stencil$inner_compute$i139643653816848_i139643725918992		17	10		#p65
op_hcompute_lxy_stencil$inner_compute$i139643653817552_i139643715096912		10	7		#p70
op_hcompute_lxy_stencil$inner_compute$i139643653818192_i139643715096912		17	11		#p66
op_hcompute_lxy_stencil$inner_compute$i139643653819856_i139643715248592		12	10		#p71
op_hcompute_lxy_stencil$inner_compute$i139643653820304_i139643720812112		12	11		#p72
op_hcompute_lxy_stencil$inner_compute$i139643653869840_i139643725603152		9	5		#p68
op_hcompute_lxy_stencil$inner_compute$i139643653870224_i139643725603152		10	6		#p67
op_hcompute_lxy_stencil$inner_compute$i139643653870416_i139643725603152		13	11		#p62
op_hcompute_lxy_stencil$inner_compute$i139643653870672_i139643725603152		17	12		#p63
op_hcompute_lxy_stencil$inner_compute$i139643653871184_i139643725603152		18	10		#p64
op_hcompute_lxy_stencil$inner_compute$i139643655176080_i139643725918992		10	5		#p69
op_hcompute_lyy_stencil$inner_compute$i139643652414608_i139643715248592		16	8		#p48
op_hcompute_lyy_stencil$inner_compute$i139643652414928_i139643715096912		16	11		#p47
op_hcompute_lyy_stencil$inner_compute$i139643652415376_i139643720812112		12	8		#p49
op_hcompute_lyy_stencil$inner_compute$i139643652907216_i139643725603152		10	8		#p35
op_hcompute_lyy_stencil$inner_compute$i139643652907344_i139643725603152		16	12		#p36
op_hcompute_lyy_stencil$inner_compute$i139643652908688_i139643725603152		14	10		#p37
op_hcompute_lyy_stencil$inner_compute$i139643652909008_i139643725918992		14	11		#p46
op_hcompute_padded16_global_wrapper_stencil_port_controller_garnet		3	1		#m104
padded16_global_wrapper_stencil$d_reg__U34		15	5		#r106
padded16_global_wrapper_stencil$d_reg__U35		15	6		#r107
padded16_global_wrapper_stencil$d_reg__U36		8	9		#r108
padded16_global_wrapper_stencil$d_reg__U37		8	8		#r109
padded16_global_wrapper_stencil$d_reg__U38		15	9		#r110
padded16_global_wrapper_stencil$d_reg__U39		17	9		#r111
padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_BANK_0_garnet		11	9		#m15
padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_0		3	0		#I14
padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_en		0	0		#i105
reset		2	0		#i0
