## I/O Delays

#[Synth 8-3917] design astep24_3l_multitarget_top has port vadj_en driven by constant 1
# -id "Synth 8-3917"
set_msg_config -string vadj_en -suppress
set_msg_config -string set_vadj -suppress

## Async inputs: First constraint to dummy virtual clock, then set falsepath so that warnings go away from reports
create_clock -name async_io_dummy_clk -period 10

# Uart I/O Delay can be ignored
# Interrupt is fully async, synced internally layers_sr_ld* ext_timestamp*ext_timestamp*
set async_in {uart_tx_in layer_*_interruptn *resn layers_sr_sout* sw* btn* }
set async_out {uart_rx_out layers_sr_sin* layers_sr_ck* layers_sr_ld* *_hold  layers_sr_rb led* layer*_inj layer*_resn gecco_inj* gecco_sr*}

set_output_delay -max -clock async_io_dummy_clk 1.0 [get_ports $async_out ]
set_output_delay -min -clock async_io_dummy_clk 0.5 [get_ports $async_out ]

set_input_delay  -max -clock async_io_dummy_clk 1.0 [get_ports -filter {DIRECTION == IN} $async_in  ]
set_input_delay  -min -clock async_io_dummy_clk 0.5 [get_ports -filter {DIRECTION == IN} $async_in  ]

set_false_path -from [get_ports -filter {DIRECTION == IN} $async_in  ]
set_false_path -to   [get_ports $async_out ]


## SPI SW IF Clock
if {[llength [get_ports -quiet spi_clk]]>0} {
    set spi_min_period 30
    set spi_io_delay [expr $spi_min_period * 0.5 + 2]
    create_clock -period $spi_min_period -name sw_spi_clk [get_ports spi_clk]

    set_input_delay -max -clock sw_spi_clk 2                [get_ports spi_csn]
    set_input_delay -min -clock sw_spi_clk -1               [get_ports spi_csn]

    set_input_delay -max -clock sw_spi_clk 2                [get_ports spi_mosi]  -clock_fall
    set_input_delay -min -clock sw_spi_clk -1               [get_ports spi_mosi]  -clock_fall

    set_output_delay  -max -clock sw_spi_clk $spi_io_delay  [get_ports spi_miso]
    set_output_delay  -min -clock sw_spi_clk 1              [get_ports spi_miso]
}

##################################
## Clocking
#################################

## External FPGA Timestamp clock that can be used to count in FPGA, and also timestamp Astropix
#####

## External clock single ended on all platforms
## 40 Mhz for external clocks diff or not
create_clock -name ext_clk_se   -period 25 [get_ports clk_ext]

## Diff Clock only on specific boards
if {$::IC_BOARD=="astropix-nexys"} {

    create_clock -name ext_clk_diff -period 25 [get_ports clk_ext_p]
    set_clock_groups -physically_exclusive -group {ext_clk_diff} -group {ext_clk_se}
}

create_generated_clock -name clkts_apix4 -divide_by 8 -source [get_pins astep24_3l_top_I/clocking_reset_I/intern_or_ext_to_internal/clk_20] [get_pins astep24_3l_top_I/clocking_reset_I/clk_2_5_buffer/O]


## Layers SPI Clocks
###############

set layersCount 3

## Generated Clock for SPI divided clock output
create_generated_clock -name layers_spi_divided -source [get_pins -hierarchical *spi_layers_ckdivider_divided_clk_reg/C] -divide_by 2 [get_pins -hierarchical *spi_layers_ckdivider_divided_clk_reg/Q]


set hkDividedPin [get_pins -quiet -hierarchical *spi_hk_ckdivider_divided_clk*]
if {[llength $hkDividedPin]>0} {
    #create_generated_clock -name hk_spi_divided     -source [get_pins -of_objects [get_clocks -of_objects [get_pins -hierarchical *spi_hk_ckdivider_divided_clk*]]] -divide_by 2 [get_pins -hierarchical *spi_hk_ckdivider_divided_clk*/Q]
    create_generated_clock -name hk_spi_divided     -source  [get_pins -hierarchical *spi_hk_ckdivider_divided_clk_reg/C] -divide_by 2 [get_pins -hierarchical *spi_hk_ckdivider_divided_clk*/Q]
}

#create_generated_clock -name spi_layer0_clock -source [get_pins -of_objects [get_clocks layers_spi_divided]] -divide_by 1 -combinational [get_ports layer_0_spi_clk]
#create_generated_clock -name spi_layer1_clock -source [get_pins -of_objects [get_clocks layers_spi_divided]] -divide_by 1 -combinational [get_ports layer_1_spi_clk]
#create_generated_clock -name spi_layer2_clock -source [get_pins -of_objects [get_clocks layers_spi_divided]] -divide_by 1 -combinational [get_ports layer_2_spi_clk]

## Generated SPI Clock output which is produced by spi master, twice as slow as reference spi clock
set numberOfLayerClocks [llength [get_ports -quiet layer_*_spi_clk]]
for {set i 0} {$i < $layersCount} {incr i} {
    #create_generated_clock -name spi_layer${i}_clock_out -source [get_pins -of_objects [get_clocks layers_spi_divided]] -divide_by 1 -combinational [get_ports layer_${i}_spi_clk]
    create_generated_clock -name spi_layer${i}_clock_internal -source [get_pins -of_objects [get_clocks layers_spi_divided]] -divide_by 2  [get_pins astep24_3l_top_I/switched_readout/genblk1\[$i\].layer_if_I/spi_io/spi_clk_reg_reg/Q]
}

## Generated HK SPI Clouck output produced by spi master, twice as slow as reference spi clock
create_generated_clock -name hk_spi_divided_clock_internal -source [get_pins -of_objects [get_clocks hk_spi_divided]] -divide_by 2  [get_pins astep24_3l_top_I/housekeeping/ext_adcdac_driver/spi_io/spi_clk_reg_reg/Q]

#set i 0
#foreach layer_clk [get_ports -quiet layer_*_spi_clk] {
#    create_generated_clock -name spi_layer${i}_clock_out -source [get_pins -of_objects [get_clocks layers_spi_divided]] -divide_by 1 -combinational [get_ports layer_${i}_spi_clk]
#}

#create_generated_clock -name ext_spi_clk_out -source [get_pins -of_objects [get_clocks hk_spi_divided]] -divide_by 1 -combinational [get_ports ext_spi_clk]



#### Layer SPI delays, assume maximum 20 Mhz (50ns) - reserve 75% of period
set layer_spi_min_period 50
set layer_spi_io_delay [expr $layer_spi_min_period * 0.5 + 10]
set layer_spi_io_delay 5

## Common csn - remove timing, signal is sw driven
set_false_path -to [get_ports layers_spi_csn ]


## Layers SPI Constraints
for {set i 0} {$i < $numberOfLayerClocks} {incr i} {

    ## Layer 1
    set layerPorts [get_ports -quiet layer_${i}*]
    if {[llength $layerPorts]>0} {

        #set_false_path -through [get_ports [list layer_${i}_inj layer_${i}_resn] ]

        set refclk layers_spi_divided
        #set refclk spi_layer${i}_clock_internal

        set_output_delay -max -clock $refclk $layer_spi_io_delay    [get_ports layer_${i}_spi_mosi ]
        set_output_delay -min -clock $refclk -2                      [get_ports layer_${i}_spi_mosi ]

        set_input_delay  -max -clock $refclk  2                      [get_ports layer_${i}_spi_miso* ] -clock_fall
        set_input_delay  -min -clock $refclk  -1                     [get_ports layer_${i}_spi_miso* ] -clock_fall

    }

}


## ADC + DAC
if {[llength [get_ports -quiet ext_spi*]]>0} {

    # CSN is sw driven, deactivate timing
    set_false_path -to [get_ports {ext_spi_dac_csn ext_spi_adc_csn} ]
    set_output_delay -max -clock hk_spi_divided $layer_spi_io_delay     [get_ports {ext_spi_mosi}  ]
    set_output_delay -min -clock hk_spi_divided 2                       [get_ports {ext_spi_mosi}]

    set_input_delay  -max -clock hk_spi_divided  2                      [get_ports ext_spi_adc_miso ] -clock_fall
    set_input_delay  -min -clock hk_spi_divided  -1                     [get_ports ext_spi_adc_miso ] -clock_fall
}

## TLU
###############

set_input_delay  -max -clock ext_clk_se  2                          [get_ports tlu_t0 ]
set_input_delay  -min -clock ext_clk_se  -1                         [get_ports tlu_t0 ]


if {$::IC_BOARD=="astropix-nexys"} {
    set_input_delay  -max -clock ext_clk_se  2                      [get_ports tlu_trigger_p ]
    set_input_delay  -min -clock ext_clk_se  -1                     [get_ports tlu_trigger_p ]

    set_output_delay -max -clock ext_clk_se 5                           [get_ports {tlu_busy_p tlu_busy_n }  ]
    set_output_delay -min -clock ext_clk_se 2                           [get_ports {tlu_busy_p tlu_busy_n}  ]

} else {
    set_input_delay  -max -clock ext_clk_se  2                      [get_ports tlu_trigger ]
    set_input_delay  -min -clock ext_clk_se  -1                     [get_ports tlu_trigger ]

    set_output_delay -max -clock ext_clk_se 5                           [get_ports {tlu_busy }  ]
    set_output_delay -min -clock ext_clk_se 2                           [get_ports {tlu_busy}  ]
}
