
Motor_driver.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000046  00800100  00001ab8  00001b4c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001ab8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000007  00800146  00800146  00001b92  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001b92  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001bf0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000100  00000000  00000000  00001c30  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001400  00000000  00000000  00001d30  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a85  00000000  00000000  00003130  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000009f4  00000000  00000000  00003bb5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000224  00000000  00000000  000045ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005c2  00000000  00000000  000047d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000aaa  00000000  00000000  00004d92  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000c0  00000000  00000000  0000583c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 8b 00 	jmp	0x116	; 0x116 <__ctors_end>
       4:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
       8:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
       c:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      10:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      14:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      18:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      1c:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      20:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      24:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      28:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      2c:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      30:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      34:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      38:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      3c:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      40:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      44:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      48:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      4c:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      50:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      54:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      58:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      5c:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      60:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      64:	0c 94 a8 00 	jmp	0x150	; 0x150 <__bad_interrupt>
      68:	72 02       	muls	r23, r18
      6a:	0f 02       	muls	r16, r31
      6c:	75 02       	muls	r23, r21
      6e:	12 02       	muls	r17, r18
      70:	6c 02       	muls	r22, r28
      72:	0c 02       	muls	r16, r28
      74:	6f 02       	muls	r22, r31
      76:	15 02       	muls	r17, r21
      78:	96 02       	muls	r25, r22
      7a:	9b 02       	muls	r25, r27
      7c:	a0 02       	muls	r26, r16
      7e:	a5 02       	muls	r26, r21
      80:	aa 02       	muls	r26, r26
      82:	af 02       	muls	r26, r31
      84:	b4 02       	muls	r27, r20
      86:	b9 02       	muls	r27, r25
      88:	07 63       	ori	r16, 0x37	; 55
      8a:	42 36       	cpi	r20, 0x62	; 98
      8c:	b7 9b       	sbis	0x16, 7	; 22
      8e:	d8 a7       	std	Y+40, r29	; 0x28
      90:	1a 39       	cpi	r17, 0x9A	; 154
      92:	68 56       	subi	r22, 0x68	; 104
      94:	18 ae       	std	Y+56, r1	; 0x38
      96:	ba ab       	std	Y+50, r27	; 0x32
      98:	55 8c       	ldd	r5, Z+29	; 0x1d
      9a:	1d 3c       	cpi	r17, 0xCD	; 205
      9c:	b7 cc       	rjmp	.-1682   	; 0xfffffa0c <__eeprom_end+0xff7efa0c>
      9e:	57 63       	ori	r21, 0x37	; 55
      a0:	bd 6d       	ori	r27, 0xDD	; 221
      a2:	ed fd       	.word	0xfded	; ????
      a4:	75 3e       	cpi	r23, 0xE5	; 229
      a6:	f6 17       	cp	r31, r22
      a8:	72 31       	cpi	r23, 0x12	; 18
      aa:	bf 00       	.word	0x00bf	; ????
      ac:	00 00       	nop
      ae:	80 3f       	cpi	r24, 0xF0	; 240
      b0:	08 00       	.word	0x0008	; ????
      b2:	00 00       	nop
      b4:	be 92       	st	-X, r11
      b6:	24 49       	sbci	r18, 0x94	; 148
      b8:	12 3e       	cpi	r17, 0xE2	; 226
      ba:	ab aa       	std	Y+51, r10	; 0x33
      bc:	aa 2a       	or	r10, r26
      be:	be cd       	rjmp	.-1156   	; 0xfffffc3c <__eeprom_end+0xff7efc3c>
      c0:	cc cc       	rjmp	.-1640   	; 0xfffffa5a <__eeprom_end+0xff7efa5a>
      c2:	4c 3e       	cpi	r20, 0xEC	; 236
      c4:	00 00       	nop
      c6:	00 80       	ld	r0, Z
      c8:	be ab       	std	Y+54, r27	; 0x36
      ca:	aa aa       	std	Y+50, r10	; 0x32
      cc:	aa 3e       	cpi	r26, 0xEA	; 234
      ce:	00 00       	nop
      d0:	00 00       	nop
      d2:	bf 00       	.word	0x00bf	; ????
      d4:	00 00       	nop
      d6:	80 3f       	cpi	r24, 0xF0	; 240
      d8:	00 00       	nop
      da:	00 00       	nop
      dc:	00 08       	sbc	r0, r0
      de:	41 78       	andi	r20, 0x81	; 129
      e0:	d3 bb       	out	0x13, r29	; 19
      e2:	43 87       	std	Z+11, r20	; 0x0b
      e4:	d1 13       	cpse	r29, r17
      e6:	3d 19       	sub	r19, r13
      e8:	0e 3c       	cpi	r16, 0xCE	; 206
      ea:	c3 bd       	out	0x23, r28	; 35
      ec:	42 82       	std	Z+2, r4	; 0x02
      ee:	ad 2b       	or	r26, r29
      f0:	3e 68       	ori	r19, 0x8E	; 142
      f2:	ec 82       	std	Y+4, r14	; 0x04
      f4:	76 be       	out	0x36, r7	; 54
      f6:	d9 8f       	std	Y+25, r29	; 0x19
      f8:	e1 a9       	ldd	r30, Z+49	; 0x31
      fa:	3e 4c       	sbci	r19, 0xCE	; 206
      fc:	80 ef       	ldi	r24, 0xF0	; 240
      fe:	ff be       	out	0x3f, r15	; 63
     100:	01 c4       	rjmp	.+2050   	; 0x904 <__stack+0x5>
     102:	ff 7f       	andi	r31, 0xFF	; 255
     104:	3f 00       	.word	0x003f	; ????
     106:	00 00       	nop
	...

0000010a <__trampolines_end>:
     10a:	63 64       	ori	r22, 0x43	; 67
     10c:	69 6e       	ori	r22, 0xE9	; 233
     10e:	6f 70       	andi	r22, 0x0F	; 15
     110:	73 75       	andi	r23, 0x53	; 83
     112:	78 58       	subi	r23, 0x88	; 136
     114:	5b 00       	.word	0x005b	; ????

00000116 <__ctors_end>:
     116:	11 24       	eor	r1, r1
     118:	1f be       	out	0x3f, r1	; 63
     11a:	cf ef       	ldi	r28, 0xFF	; 255
     11c:	d8 e0       	ldi	r29, 0x08	; 8
     11e:	de bf       	out	0x3e, r29	; 62
     120:	cd bf       	out	0x3d, r28	; 61

00000122 <__do_copy_data>:
     122:	11 e0       	ldi	r17, 0x01	; 1
     124:	a0 e0       	ldi	r26, 0x00	; 0
     126:	b1 e0       	ldi	r27, 0x01	; 1
     128:	e8 eb       	ldi	r30, 0xB8	; 184
     12a:	fa e1       	ldi	r31, 0x1A	; 26
     12c:	02 c0       	rjmp	.+4      	; 0x132 <__do_copy_data+0x10>
     12e:	05 90       	lpm	r0, Z+
     130:	0d 92       	st	X+, r0
     132:	a6 34       	cpi	r26, 0x46	; 70
     134:	b1 07       	cpc	r27, r17
     136:	d9 f7       	brne	.-10     	; 0x12e <__do_copy_data+0xc>

00000138 <__do_clear_bss>:
     138:	21 e0       	ldi	r18, 0x01	; 1
     13a:	a6 e4       	ldi	r26, 0x46	; 70
     13c:	b1 e0       	ldi	r27, 0x01	; 1
     13e:	01 c0       	rjmp	.+2      	; 0x142 <.do_clear_bss_start>

00000140 <.do_clear_bss_loop>:
     140:	1d 92       	st	X+, r1

00000142 <.do_clear_bss_start>:
     142:	ad 34       	cpi	r26, 0x4D	; 77
     144:	b2 07       	cpc	r27, r18
     146:	e1 f7       	brne	.-8      	; 0x140 <.do_clear_bss_loop>
     148:	0e 94 17 01 	call	0x22e	; 0x22e <main>
     14c:	0c 94 5a 0d 	jmp	0x1ab4	; 0x1ab4 <_exit>

00000150 <__bad_interrupt>:
     150:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000154 <control_motor>:
		*/
		
	}
}
// A control motor function.
void control_motor(unsigned char motor_id, int on_value){
     154:	1f 93       	push	r17
     156:	cf 93       	push	r28
     158:	df 93       	push	r29
     15a:	18 2f       	mov	r17, r24
     15c:	eb 01       	movw	r28, r22
	if(on_value>=0){ // If the run value (speed?) is greater than 0, make it run clockwise.
     15e:	dd 23       	and	r29, r29
     160:	54 f0       	brlt	.+20     	; 0x176 <control_motor+0x22>
		motor_set_state(motor_id,CCW);
     162:	62 e0       	ldi	r22, 0x02	; 2
     164:	0e 94 ff 01 	call	0x3fe	; 0x3fe <motor_set_state>
		motor_set_pwm(motor_id,on_value,0);
     168:	40 e0       	ldi	r20, 0x00	; 0
     16a:	50 e0       	ldi	r21, 0x00	; 0
     16c:	be 01       	movw	r22, r28
     16e:	81 2f       	mov	r24, r17
     170:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <motor_set_pwm>
	}
	if(on_value<0){
		motor_set_state(motor_id,CW); // If speed is less than 0, make it run counter clockwise (It is opposite of what it does irl).
		motor_set_pwm(motor_id,(-1)*on_value,0); // Since 'on_value' is below 0, it is multiplied by (-1) to make it positive.
	}
}
     174:	0c c0       	rjmp	.+24     	; 0x18e <control_motor+0x3a>
	if(on_value>=0){ // If the run value (speed?) is greater than 0, make it run clockwise.
		motor_set_state(motor_id,CCW);
		motor_set_pwm(motor_id,on_value,0);
	}
	if(on_value<0){
		motor_set_state(motor_id,CW); // If speed is less than 0, make it run counter clockwise (It is opposite of what it does irl).
     176:	61 e0       	ldi	r22, 0x01	; 1
     178:	0e 94 ff 01 	call	0x3fe	; 0x3fe <motor_set_state>
		motor_set_pwm(motor_id,(-1)*on_value,0); // Since 'on_value' is below 0, it is multiplied by (-1) to make it positive.
     17c:	66 27       	eor	r22, r22
     17e:	77 27       	eor	r23, r23
     180:	6c 1b       	sub	r22, r28
     182:	7d 0b       	sbc	r23, r29
     184:	40 e0       	ldi	r20, 0x00	; 0
     186:	50 e0       	ldi	r21, 0x00	; 0
     188:	81 2f       	mov	r24, r17
     18a:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <motor_set_pwm>
	}
}
     18e:	df 91       	pop	r29
     190:	cf 91       	pop	r28
     192:	1f 91       	pop	r17
     194:	08 95       	ret

00000196 <grabber_rps_to_spe>:
int grabber_rps_to_spe(float rps){
     196:	8f 92       	push	r8
     198:	9f 92       	push	r9
     19a:	af 92       	push	r10
     19c:	bf 92       	push	r11
     19e:	cf 92       	push	r12
     1a0:	df 92       	push	r13
     1a2:	ef 92       	push	r14
     1a4:	ff 92       	push	r15
     1a6:	6b 01       	movw	r12, r22
     1a8:	7c 01       	movw	r14, r24
	return 22314*pow(rps,3)-114919*pow(rps,2)+189965*rps-99601;
     1aa:	20 e0       	ldi	r18, 0x00	; 0
     1ac:	30 e0       	ldi	r19, 0x00	; 0
     1ae:	40 e4       	ldi	r20, 0x40	; 64
     1b0:	50 e4       	ldi	r21, 0x40	; 64
     1b2:	0e 94 1e 05 	call	0xa3c	; 0xa3c <pow>
     1b6:	20 e0       	ldi	r18, 0x00	; 0
     1b8:	34 e5       	ldi	r19, 0x54	; 84
     1ba:	4e ea       	ldi	r20, 0xAE	; 174
     1bc:	56 e4       	ldi	r21, 0x46	; 70
     1be:	0e 94 b1 04 	call	0x962	; 0x962 <__mulsf3>
     1c2:	4b 01       	movw	r8, r22
     1c4:	5c 01       	movw	r10, r24
     1c6:	a7 01       	movw	r20, r14
     1c8:	96 01       	movw	r18, r12
     1ca:	c7 01       	movw	r24, r14
     1cc:	b6 01       	movw	r22, r12
     1ce:	0e 94 b1 04 	call	0x962	; 0x962 <__mulsf3>
     1d2:	20 e8       	ldi	r18, 0x80	; 128
     1d4:	33 e7       	ldi	r19, 0x73	; 115
     1d6:	40 ee       	ldi	r20, 0xE0	; 224
     1d8:	57 e4       	ldi	r21, 0x47	; 71
     1da:	0e 94 b1 04 	call	0x962	; 0x962 <__mulsf3>
     1de:	9b 01       	movw	r18, r22
     1e0:	ac 01       	movw	r20, r24
     1e2:	c5 01       	movw	r24, r10
     1e4:	b4 01       	movw	r22, r8
     1e6:	0e 94 80 03 	call	0x700	; 0x700 <__subsf3>
     1ea:	4b 01       	movw	r8, r22
     1ec:	5c 01       	movw	r10, r24
     1ee:	20 e4       	ldi	r18, 0x40	; 64
     1f0:	33 e8       	ldi	r19, 0x83	; 131
     1f2:	49 e3       	ldi	r20, 0x39	; 57
     1f4:	58 e4       	ldi	r21, 0x48	; 72
     1f6:	c7 01       	movw	r24, r14
     1f8:	b6 01       	movw	r22, r12
     1fa:	0e 94 b1 04 	call	0x962	; 0x962 <__mulsf3>
     1fe:	9b 01       	movw	r18, r22
     200:	ac 01       	movw	r20, r24
     202:	c5 01       	movw	r24, r10
     204:	b4 01       	movw	r22, r8
     206:	0e 94 81 03 	call	0x702	; 0x702 <__addsf3>
     20a:	20 e8       	ldi	r18, 0x80	; 128
     20c:	38 e8       	ldi	r19, 0x88	; 136
     20e:	42 ec       	ldi	r20, 0xC2	; 194
     210:	57 e4       	ldi	r21, 0x47	; 71
     212:	0e 94 80 03 	call	0x700	; 0x700 <__subsf3>
     216:	0e 94 ed 03 	call	0x7da	; 0x7da <__fixsfsi>
     21a:	cb 01       	movw	r24, r22
     21c:	ff 90       	pop	r15
     21e:	ef 90       	pop	r14
     220:	df 90       	pop	r13
     222:	cf 90       	pop	r12
     224:	bf 90       	pop	r11
     226:	af 90       	pop	r10
     228:	9f 90       	pop	r9
     22a:	8f 90       	pop	r8
     22c:	08 95       	ret

0000022e <main>:
// Function prototypes
void control_motor(unsigned char, int);
int grabber_rps_to_spe(float);

int main(void)
{
     22e:	cf 93       	push	r28
     230:	df 93       	push	r29
     232:	00 d0       	rcall	.+0      	; 0x234 <main+0x6>
     234:	cd b7       	in	r28, 0x3d	; 61
     236:	de b7       	in	r29, 0x3e	; 62
	
	uart_init(); // Open the communication to the micro controller
     238:	0e 94 64 03 	call	0x6c8	; 0x6c8 <uart_init>
	i2c_init(); // Initialize the i2c communication.
     23c:	0e 94 04 03 	call	0x608	; 0x608 <i2c_init>
	io_redirect(); // Redirect the input/output to the computer.
     240:	0e 94 75 03 	call	0x6ea	; 0x6ea <io_redirect>
	
	DDRD = 0xFF; //I/O board:PD4…7 as outputs, for LEDs
     244:	8f ef       	ldi	r24, 0xFF	; 255
     246:	8a b9       	out	0x0a, r24	; 10
	DDRC = 0xF0; //I/O board PC0…3 as inputs, for buttons
     248:	80 ef       	ldi	r24, 0xF0	; 240
     24a:	87 b9       	out	0x07, r24	; 7
	PORTC = 0x3F; // Enable internal pull at PC0..3 inputs
     24c:	8f e3       	ldi	r24, 0x3F	; 63
     24e:	88 b9       	out	0x08, r24	; 8
	PORTD = 0x00; // Set output LEDs to off
     250:	1b b8       	out	0x0b, r1	; 11
	
	// Make sure all the motors are stopped from the beginning (Initialization)
	motor_init_pwm(PWM_FREQUENCY_1500);
     252:	83 e0       	ldi	r24, 0x03	; 3
     254:	0e 94 d9 02 	call	0x5b2	; 0x5b2 <motor_init_pwm>
	
	printf("Adafruit 1438\n");
     258:	8c e1       	ldi	r24, 0x1C	; 28
     25a:	91 e0       	ldi	r25, 0x01	; 1
     25c:	0e 94 31 07 	call	0xe62	; 0xe62 <puts>
	
	// M1,..,M4 are ports on the "Adafruit 1438"
	motor_set_state(M1, STOP);
     260:	60 e0       	ldi	r22, 0x00	; 0
     262:	81 e0       	ldi	r24, 0x01	; 1
     264:	0e 94 ff 01 	call	0x3fe	; 0x3fe <motor_set_state>
	motor_set_state(M2, STOP);
     268:	60 e0       	ldi	r22, 0x00	; 0
     26a:	82 e0       	ldi	r24, 0x02	; 2
     26c:	0e 94 ff 01 	call	0x3fe	; 0x3fe <motor_set_state>
	motor_set_state(M3, STOP);
     270:	60 e0       	ldi	r22, 0x00	; 0
     272:	83 e0       	ldi	r24, 0x03	; 3
     274:	0e 94 ff 01 	call	0x3fe	; 0x3fe <motor_set_state>
	motor_set_state(M4, STOP);
     278:	60 e0       	ldi	r22, 0x00	; 0
     27a:	84 e0       	ldi	r24, 0x04	; 4
     27c:	0e 94 ff 01 	call	0x3fe	; 0x3fe <motor_set_state>
	motor_set_state(M5, STOP);
     280:	60 e0       	ldi	r22, 0x00	; 0
     282:	85 e0       	ldi	r24, 0x05	; 5
     284:	0e 94 ff 01 	call	0x3fe	; 0x3fe <motor_set_state>
	motor_set_state(M6, STOP);
     288:	60 e0       	ldi	r22, 0x00	; 0
     28a:	86 e0       	ldi	r24, 0x06	; 6
     28c:	0e 94 ff 01 	call	0x3fe	; 0x3fe <motor_set_state>
	motor_set_state(M7, STOP);
     290:	60 e0       	ldi	r22, 0x00	; 0
     292:	87 e0       	ldi	r24, 0x07	; 7
     294:	0e 94 ff 01 	call	0x3fe	; 0x3fe <motor_set_state>
	motor_set_pwm(M1, 0, 0x1ff);
	*/
	
	// Initializing variables
	int spe, motor_n, flag;
	motor_n = 1;
     298:	81 e0       	ldi	r24, 0x01	; 1
     29a:	90 e0       	ldi	r25, 0x00	; 0
     29c:	9a 83       	std	Y+2, r25	; 0x02
     29e:	89 83       	std	Y+1, r24	; 0x01
	printf("Motor number:\n"); // Ask for what motor you want to test.
     2a0:	8a e2       	ldi	r24, 0x2A	; 42
     2a2:	91 e0       	ldi	r25, 0x01	; 1
     2a4:	0e 94 31 07 	call	0xe62	; 0xe62 <puts>
	scanf("%d", &motor_n);
     2a8:	ce 01       	movw	r24, r28
     2aa:	01 96       	adiw	r24, 0x01	; 1
     2ac:	9f 93       	push	r25
     2ae:	8f 93       	push	r24
     2b0:	88 e3       	ldi	r24, 0x38	; 56
     2b2:	91 e0       	ldi	r25, 0x01	; 1
     2b4:	9f 93       	push	r25
     2b6:	8f 93       	push	r24
     2b8:	0e 94 61 07 	call	0xec2	; 0xec2 <scanf>
	
	spe = 0;
	control_motor(5, grabber_rps_to_spe(1.5));
     2bc:	60 e0       	ldi	r22, 0x00	; 0
     2be:	70 e0       	ldi	r23, 0x00	; 0
     2c0:	80 ec       	ldi	r24, 0xC0	; 192
     2c2:	9f e3       	ldi	r25, 0x3F	; 63
     2c4:	0e 94 cb 00 	call	0x196	; 0x196 <grabber_rps_to_spe>
     2c8:	bc 01       	movw	r22, r24
     2ca:	85 e0       	ldi	r24, 0x05	; 5
     2cc:	0e 94 aa 00 	call	0x154	; 0x154 <control_motor>
     2d0:	0f 90       	pop	r0
     2d2:	0f 90       	pop	r0
     2d4:	0f 90       	pop	r0
     2d6:	0f 90       	pop	r0
	int spe, motor_n, flag;
	motor_n = 1;
	printf("Motor number:\n"); // Ask for what motor you want to test.
	scanf("%d", &motor_n);
	
	spe = 0;
     2d8:	00 e0       	ldi	r16, 0x00	; 0
     2da:	10 e0       	ldi	r17, 0x00	; 0
			_delay_ms(100);
		}
		if(PINC == 0b00111101){ // Second button on the SDU Nano shield 
			spe -= 50;
			flag = 1;
			printf("Speed: %d\n", spe);
     2dc:	0f 2e       	mov	r0, r31
     2de:	fb e3       	ldi	r31, 0x3B	; 59
     2e0:	ef 2e       	mov	r14, r31
     2e2:	f1 e0       	ldi	r31, 0x01	; 1
     2e4:	ff 2e       	mov	r15, r31
     2e6:	f0 2d       	mov	r31, r0
	spe = 0;
	control_motor(5, grabber_rps_to_spe(1.5));
	while(1){
		flag = 0; // Checks whether a button has been pressed.
		
		if(PINC == 0b00111110){ // First button on the SDU Nano shield
     2e8:	86 b1       	in	r24, 0x06	; 6
     2ea:	8e 33       	cpi	r24, 0x3E	; 62
     2ec:	91 f5       	brne	.+100    	; 0x352 <main+0x124>
			spe += 50;
     2ee:	0e 5c       	subi	r16, 0xCE	; 206
     2f0:	1f 4f       	sbci	r17, 0xFF	; 255
			flag = 1;
			printf("Speed: %d\n", spe);
     2f2:	1f 93       	push	r17
     2f4:	0f 93       	push	r16
     2f6:	ff 92       	push	r15
     2f8:	ef 92       	push	r14
     2fa:	0e 94 1b 07 	call	0xe36	; 0xe36 <printf>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     2fe:	2f ef       	ldi	r18, 0xFF	; 255
     300:	81 ee       	ldi	r24, 0xE1	; 225
     302:	94 e0       	ldi	r25, 0x04	; 4
     304:	21 50       	subi	r18, 0x01	; 1
     306:	80 40       	sbci	r24, 0x00	; 0
     308:	90 40       	sbci	r25, 0x00	; 0
     30a:	e1 f7       	brne	.-8      	; 0x304 <main+0xd6>
     30c:	00 c0       	rjmp	.+0      	; 0x30e <main+0xe0>
     30e:	00 00       	nop
			_delay_ms(100);
		}
		if(PINC == 0b00111101){ // Second button on the SDU Nano shield 
     310:	86 b1       	in	r24, 0x06	; 6
     312:	0f 90       	pop	r0
     314:	0f 90       	pop	r0
     316:	0f 90       	pop	r0
     318:	0f 90       	pop	r0
     31a:	8d 33       	cpi	r24, 0x3D	; 61
     31c:	a9 f4       	brne	.+42     	; 0x348 <main+0x11a>
			spe -= 50;
     31e:	02 53       	subi	r16, 0x32	; 50
     320:	11 09       	sbc	r17, r1
			flag = 1;
			printf("Speed: %d\n", spe);
     322:	1f 93       	push	r17
     324:	0f 93       	push	r16
     326:	ff 92       	push	r15
     328:	ef 92       	push	r14
     32a:	0e 94 1b 07 	call	0xe36	; 0xe36 <printf>
     32e:	2f ef       	ldi	r18, 0xFF	; 255
     330:	81 ee       	ldi	r24, 0xE1	; 225
     332:	94 e0       	ldi	r25, 0x04	; 4
     334:	21 50       	subi	r18, 0x01	; 1
     336:	80 40       	sbci	r24, 0x00	; 0
     338:	90 40       	sbci	r25, 0x00	; 0
     33a:	e1 f7       	brne	.-8      	; 0x334 <main+0x106>
     33c:	00 c0       	rjmp	.+0      	; 0x33e <main+0x110>
     33e:	00 00       	nop
     340:	0f 90       	pop	r0
     342:	0f 90       	pop	r0
     344:	0f 90       	pop	r0
     346:	0f 90       	pop	r0
			_delay_ms(100);
		}
		if(flag){
			control_motor(motor_n, spe);
     348:	b8 01       	movw	r22, r16
     34a:	89 81       	ldd	r24, Y+1	; 0x01
     34c:	0e 94 aa 00 	call	0x154	; 0x154 <control_motor>
     350:	cb cf       	rjmp	.-106    	; 0x2e8 <main+0xba>
			spe += 50;
			flag = 1;
			printf("Speed: %d\n", spe);
			_delay_ms(100);
		}
		if(PINC == 0b00111101){ // Second button on the SDU Nano shield 
     352:	86 b1       	in	r24, 0x06	; 6
     354:	8d 33       	cpi	r24, 0x3D	; 61
     356:	41 f6       	brne	.-112    	; 0x2e8 <main+0xba>
     358:	e2 cf       	rjmp	.-60     	; 0x31e <main+0xf0>

0000035a <motor_set8574_controlpin>:
#include "i2cmaster.h"

void motor_set8574_controlpin(unsigned char bit_number, unsigned char level)
{
	static unsigned char out_byte = 0;
	if(level == LOW)
     35a:	61 11       	cpse	r22, r1
     35c:	10 c0       	rjmp	.+32     	; 0x37e <motor_set8574_controlpin+0x24>
		out_byte &= ~(1<<bit_number);
     35e:	21 e0       	ldi	r18, 0x01	; 1
     360:	30 e0       	ldi	r19, 0x00	; 0
     362:	a9 01       	movw	r20, r18
     364:	02 c0       	rjmp	.+4      	; 0x36a <motor_set8574_controlpin+0x10>
     366:	44 0f       	add	r20, r20
     368:	55 1f       	adc	r21, r21
     36a:	8a 95       	dec	r24
     36c:	e2 f7       	brpl	.-8      	; 0x366 <motor_set8574_controlpin+0xc>
     36e:	ca 01       	movw	r24, r20
     370:	80 95       	com	r24
     372:	90 91 46 01 	lds	r25, 0x0146	; 0x800146 <__data_end>
     376:	89 23       	and	r24, r25
     378:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <__data_end>
     37c:	10 c0       	rjmp	.+32     	; 0x39e <motor_set8574_controlpin+0x44>
	if(level==HIGH)
     37e:	61 30       	cpi	r22, 0x01	; 1
     380:	71 f4       	brne	.+28     	; 0x39e <motor_set8574_controlpin+0x44>
		out_byte |= (1<<bit_number);
     382:	21 e0       	ldi	r18, 0x01	; 1
     384:	30 e0       	ldi	r19, 0x00	; 0
     386:	a9 01       	movw	r20, r18
     388:	02 c0       	rjmp	.+4      	; 0x38e <motor_set8574_controlpin+0x34>
     38a:	44 0f       	add	r20, r20
     38c:	55 1f       	adc	r21, r21
     38e:	8a 95       	dec	r24
     390:	e2 f7       	brpl	.-8      	; 0x38a <motor_set8574_controlpin+0x30>
     392:	ca 01       	movw	r24, r20
     394:	90 91 46 01 	lds	r25, 0x0146	; 0x800146 <__data_end>
     398:	89 2b       	or	r24, r25
     39a:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <__data_end>
	i2c_start(PCF8574_ADR + I2C_WRITE);
     39e:	80 e7       	ldi	r24, 0x70	; 112
     3a0:	0e 94 0a 03 	call	0x614	; 0x614 <i2c_start>
	i2c_write(out_byte);
     3a4:	80 91 46 01 	lds	r24, 0x0146	; 0x800146 <__data_end>
     3a8:	0e 94 3a 03 	call	0x674	; 0x674 <i2c_write>
	i2c_stop();
     3ac:	0e 94 31 03 	call	0x662	; 0x662 <i2c_stop>
     3b0:	08 95       	ret

000003b2 <motor_set1438_controlpin>:
}


void motor_set1438_controlpin(unsigned char pin_adr, unsigned char level)
{
     3b2:	cf 93       	push	r28
     3b4:	df 93       	push	r29
     3b6:	d8 2f       	mov	r29, r24
     3b8:	c6 2f       	mov	r28, r22
	i2c_start(PCA_ADR + I2C_WRITE);
     3ba:	80 ec       	ldi	r24, 0xC0	; 192
     3bc:	0e 94 0a 03 	call	0x614	; 0x614 <i2c_start>
	i2c_write(pin_adr);
     3c0:	8d 2f       	mov	r24, r29
     3c2:	0e 94 3a 03 	call	0x674	; 0x674 <i2c_write>
	if(level == LOW)
     3c6:	c1 11       	cpse	r28, r1
     3c8:	0a c0       	rjmp	.+20     	; 0x3de <motor_set1438_controlpin+0x2c>
	{
		i2c_write(0x00); i2c_write(0x00); i2c_write(0x10);
     3ca:	80 e0       	ldi	r24, 0x00	; 0
     3cc:	0e 94 3a 03 	call	0x674	; 0x674 <i2c_write>
     3d0:	80 e0       	ldi	r24, 0x00	; 0
     3d2:	0e 94 3a 03 	call	0x674	; 0x674 <i2c_write>
     3d6:	80 e1       	ldi	r24, 0x10	; 16
     3d8:	0e 94 3a 03 	call	0x674	; 0x674 <i2c_write>
     3dc:	0b c0       	rjmp	.+22     	; 0x3f4 <motor_set1438_controlpin+0x42>
	}
	if(level==HIGH)
     3de:	c1 30       	cpi	r28, 0x01	; 1
     3e0:	49 f4       	brne	.+18     	; 0x3f4 <motor_set1438_controlpin+0x42>
	{
		i2c_write(0x10); i2c_write(0x00); i2c_write(0x00);
     3e2:	80 e1       	ldi	r24, 0x10	; 16
     3e4:	0e 94 3a 03 	call	0x674	; 0x674 <i2c_write>
     3e8:	80 e0       	ldi	r24, 0x00	; 0
     3ea:	0e 94 3a 03 	call	0x674	; 0x674 <i2c_write>
     3ee:	80 e0       	ldi	r24, 0x00	; 0
     3f0:	0e 94 3a 03 	call	0x674	; 0x674 <i2c_write>
	}
	i2c_stop();
     3f4:	0e 94 31 03 	call	0x662	; 0x662 <i2c_stop>
}
     3f8:	df 91       	pop	r29
     3fa:	cf 91       	pop	r28
     3fc:	08 95       	ret

000003fe <motor_set_state>:

void motor_set_state(unsigned char motor_number, unsigned char state)
{
     3fe:	cf 93       	push	r28
     400:	96 2f       	mov	r25, r22
	unsigned char in1=0, in2=0;
	
	switch(motor_number)
     402:	48 2f       	mov	r20, r24
     404:	50 e0       	ldi	r21, 0x00	; 0
     406:	fa 01       	movw	r30, r20
     408:	31 97       	sbiw	r30, 0x01	; 1
     40a:	e8 30       	cpi	r30, 0x08	; 8
     40c:	f1 05       	cpc	r31, r1
     40e:	80 f4       	brcc	.+32     	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
     410:	ec 5c       	subi	r30, 0xCC	; 204
     412:	ff 4f       	sbci	r31, 0xFF	; 255
     414:	0c 94 15 07 	jmp	0xe2a	; 0xe2a <__tablejump2__>
		case M1:	in1=M1_IN1+1; in2=M1_IN2+1; break; // High byte of reg
		case M2: 	in1=M2_IN1+1; in2=M2_IN2+1; break; // High byte of reg
		case M3:	in1=M3_IN1+1; in2=M3_IN2+1; break; // High byte of reg
		case M4:	in1=M4_IN1+1; in2=M4_IN2+1; break; // High byte of reg
		case M5:	in1=M5_IN1; in2=M5_IN2; break;		// Set bit position
		case M6:	in1=M6_IN1; in2=M6_IN2; break;		// Set bit position
     418:	c3 e0       	ldi	r28, 0x03	; 3
     41a:	82 e0       	ldi	r24, 0x02	; 2
     41c:	36 c0       	rjmp	.+108    	; 0x48a <__LOCK_REGION_LENGTH__+0x8a>
	unsigned char in1=0, in2=0;
	
	switch(motor_number)
	{
		case M1:	in1=M1_IN1+1; in2=M1_IN2+1; break; // High byte of reg
		case M2: 	in1=M2_IN1+1; in2=M2_IN2+1; break; // High byte of reg
     41e:	c7 e3       	ldi	r28, 0x37	; 55
     420:	83 e3       	ldi	r24, 0x33	; 51
     422:	0a c0       	rjmp	.+20     	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
		case M3:	in1=M3_IN1+1; in2=M3_IN2+1; break; // High byte of reg
		case M4:	in1=M4_IN1+1; in2=M4_IN2+1; break; // High byte of reg
     424:	cf e1       	ldi	r28, 0x1F	; 31
     426:	8b e1       	ldi	r24, 0x1B	; 27
     428:	07 c0       	rjmp	.+14     	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
		case M5:	in1=M5_IN1; in2=M5_IN2; break;		// Set bit position
		case M6:	in1=M6_IN1; in2=M6_IN2; break;		// Set bit position
		case M7:	in1=M7_IN1; in2=M7_IN2; break;		// Set bit position
		case M8:	in1=M8_IN1; in2=M8_IN2; break;		// Set bit position
     42a:	c7 e0       	ldi	r28, 0x07	; 7
     42c:	86 e0       	ldi	r24, 0x06	; 6
     42e:	2d c0       	rjmp	.+90     	; 0x48a <__LOCK_REGION_LENGTH__+0x8a>
	}
	if(motor_number < 5)			// M1 - M4
     430:	85 30       	cpi	r24, 0x05	; 5
     432:	48 f5       	brcc	.+82     	; 0x486 <__LOCK_REGION_LENGTH__+0x86>
	i2c_stop();
}

void motor_set_state(unsigned char motor_number, unsigned char state)
{
	unsigned char in1=0, in2=0;
     434:	c0 e0       	ldi	r28, 0x00	; 0
     436:	80 e0       	ldi	r24, 0x00	; 0
		case M7:	in1=M7_IN1; in2=M7_IN2; break;		// Set bit position
		case M8:	in1=M8_IN1; in2=M8_IN2; break;		// Set bit position
	}
	if(motor_number < 5)			// M1 - M4
	{
		switch(state)
     438:	92 30       	cpi	r25, 0x02	; 2
     43a:	29 f0       	breq	.+10     	; 0x446 <__LOCK_REGION_LENGTH__+0x46>
     43c:	93 30       	cpi	r25, 0x03	; 3
     43e:	99 f0       	breq	.+38     	; 0x466 <__LOCK_REGION_LENGTH__+0x66>
     440:	91 30       	cpi	r25, 0x01	; 1
     442:	c9 f4       	brne	.+50     	; 0x476 <__LOCK_REGION_LENGTH__+0x76>
     444:	08 c0       	rjmp	.+16     	; 0x456 <__LOCK_REGION_LENGTH__+0x56>
		{
		
			case CCW:		motor_set1438_controlpin(in1, LOW); motor_set1438_controlpin(in2, HIGH); break;  // IN1=0, IN2=1
     446:	60 e0       	ldi	r22, 0x00	; 0
     448:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <motor_set1438_controlpin>
     44c:	61 e0       	ldi	r22, 0x01	; 1
     44e:	8c 2f       	mov	r24, r28
     450:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <motor_set1438_controlpin>
     454:	4d c0       	rjmp	.+154    	; 0x4f0 <__LOCK_REGION_LENGTH__+0xf0>
			case CW:		motor_set1438_controlpin(in1, HIGH); motor_set1438_controlpin(in2, LOW); break;	// IN1=1, IN2=0
     456:	61 e0       	ldi	r22, 0x01	; 1
     458:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <motor_set1438_controlpin>
     45c:	60 e0       	ldi	r22, 0x00	; 0
     45e:	8c 2f       	mov	r24, r28
     460:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <motor_set1438_controlpin>
     464:	45 c0       	rjmp	.+138    	; 0x4f0 <__LOCK_REGION_LENGTH__+0xf0>
			case BRAKE:		motor_set1438_controlpin(in1, HIGH); motor_set1438_controlpin(in2, HIGH);break;	// IN1=1, IN2=1
     466:	61 e0       	ldi	r22, 0x01	; 1
     468:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <motor_set1438_controlpin>
     46c:	61 e0       	ldi	r22, 0x01	; 1
     46e:	8c 2f       	mov	r24, r28
     470:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <motor_set1438_controlpin>
     474:	3d c0       	rjmp	.+122    	; 0x4f0 <__LOCK_REGION_LENGTH__+0xf0>
			case STOP:
			default:		motor_set1438_controlpin(in1, LOW); motor_set1438_controlpin(in2, LOW);	// IN1=0, IN2=0
     476:	60 e0       	ldi	r22, 0x00	; 0
     478:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <motor_set1438_controlpin>
     47c:	60 e0       	ldi	r22, 0x00	; 0
     47e:	8c 2f       	mov	r24, r28
     480:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <motor_set1438_controlpin>
     484:	35 c0       	rjmp	.+106    	; 0x4f0 <__LOCK_REGION_LENGTH__+0xf0>
	i2c_stop();
}

void motor_set_state(unsigned char motor_number, unsigned char state)
{
	unsigned char in1=0, in2=0;
     486:	c0 e0       	ldi	r28, 0x00	; 0
     488:	80 e0       	ldi	r24, 0x00	; 0
			default:		motor_set1438_controlpin(in1, LOW); motor_set1438_controlpin(in2, LOW);	// IN1=0, IN2=0
		}
	}
	else							// M5 - M8
	{
		switch(state)
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	29 f0       	breq	.+10     	; 0x498 <__LOCK_REGION_LENGTH__+0x98>
     48e:	93 30       	cpi	r25, 0x03	; 3
     490:	99 f0       	breq	.+38     	; 0x4b8 <__LOCK_REGION_LENGTH__+0xb8>
     492:	91 30       	cpi	r25, 0x01	; 1
     494:	c9 f4       	brne	.+50     	; 0x4c8 <__LOCK_REGION_LENGTH__+0xc8>
     496:	08 c0       	rjmp	.+16     	; 0x4a8 <__LOCK_REGION_LENGTH__+0xa8>
		{
			case CCW:		motor_set8574_controlpin(in1, LOW); motor_set8574_controlpin(in2, HIGH); break;  // IN1=0, IN2=1
     498:	60 e0       	ldi	r22, 0x00	; 0
     49a:	0e 94 ad 01 	call	0x35a	; 0x35a <motor_set8574_controlpin>
     49e:	61 e0       	ldi	r22, 0x01	; 1
     4a0:	8c 2f       	mov	r24, r28
     4a2:	0e 94 ad 01 	call	0x35a	; 0x35a <motor_set8574_controlpin>
     4a6:	24 c0       	rjmp	.+72     	; 0x4f0 <__LOCK_REGION_LENGTH__+0xf0>
			case CW:		motor_set8574_controlpin(in1, HIGH); motor_set8574_controlpin(in2, LOW); break;	// IN1=1, IN2=0
     4a8:	61 e0       	ldi	r22, 0x01	; 1
     4aa:	0e 94 ad 01 	call	0x35a	; 0x35a <motor_set8574_controlpin>
     4ae:	60 e0       	ldi	r22, 0x00	; 0
     4b0:	8c 2f       	mov	r24, r28
     4b2:	0e 94 ad 01 	call	0x35a	; 0x35a <motor_set8574_controlpin>
     4b6:	1c c0       	rjmp	.+56     	; 0x4f0 <__LOCK_REGION_LENGTH__+0xf0>
			case BRAKE:		motor_set8574_controlpin(in1, HIGH); motor_set8574_controlpin(in2, HIGH);break;	// IN1=1, IN2=1
     4b8:	61 e0       	ldi	r22, 0x01	; 1
     4ba:	0e 94 ad 01 	call	0x35a	; 0x35a <motor_set8574_controlpin>
     4be:	61 e0       	ldi	r22, 0x01	; 1
     4c0:	8c 2f       	mov	r24, r28
     4c2:	0e 94 ad 01 	call	0x35a	; 0x35a <motor_set8574_controlpin>
     4c6:	14 c0       	rjmp	.+40     	; 0x4f0 <__LOCK_REGION_LENGTH__+0xf0>
			case STOP:
			default:		motor_set8574_controlpin(in1, LOW); motor_set8574_controlpin(in2, LOW);	// IN1=0, IN2=0
     4c8:	60 e0       	ldi	r22, 0x00	; 0
     4ca:	0e 94 ad 01 	call	0x35a	; 0x35a <motor_set8574_controlpin>
     4ce:	60 e0       	ldi	r22, 0x00	; 0
     4d0:	8c 2f       	mov	r24, r28
     4d2:	0e 94 ad 01 	call	0x35a	; 0x35a <motor_set8574_controlpin>
		}
	}
}
     4d6:	0c c0       	rjmp	.+24     	; 0x4f0 <__LOCK_REGION_LENGTH__+0xf0>
	{
		case M1:	in1=M1_IN1+1; in2=M1_IN2+1; break; // High byte of reg
		case M2: 	in1=M2_IN1+1; in2=M2_IN2+1; break; // High byte of reg
		case M3:	in1=M3_IN1+1; in2=M3_IN2+1; break; // High byte of reg
		case M4:	in1=M4_IN1+1; in2=M4_IN2+1; break; // High byte of reg
		case M5:	in1=M5_IN1; in2=M5_IN2; break;		// Set bit position
     4d8:	c1 e0       	ldi	r28, 0x01	; 1
     4da:	80 e0       	ldi	r24, 0x00	; 0
     4dc:	d6 cf       	rjmp	.-84     	; 0x48a <__LOCK_REGION_LENGTH__+0x8a>
		case M6:	in1=M6_IN1; in2=M6_IN2; break;		// Set bit position
		case M7:	in1=M7_IN1; in2=M7_IN2; break;		// Set bit position
     4de:	c5 e0       	ldi	r28, 0x05	; 5
     4e0:	84 e0       	ldi	r24, 0x04	; 4
     4e2:	d3 cf       	rjmp	.-90     	; 0x48a <__LOCK_REGION_LENGTH__+0x8a>
{
	unsigned char in1=0, in2=0;
	
	switch(motor_number)
	{
		case M1:	in1=M1_IN1+1; in2=M1_IN2+1; break; // High byte of reg
     4e4:	cb e2       	ldi	r28, 0x2B	; 43
     4e6:	8f e2       	ldi	r24, 0x2F	; 47
     4e8:	a7 cf       	rjmp	.-178    	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
		case M2: 	in1=M2_IN1+1; in2=M2_IN2+1; break; // High byte of reg
		case M3:	in1=M3_IN1+1; in2=M3_IN2+1; break; // High byte of reg
     4ea:	c3 e1       	ldi	r28, 0x13	; 19
     4ec:	87 e1       	ldi	r24, 0x17	; 23
     4ee:	a4 cf       	rjmp	.-184    	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
			case BRAKE:		motor_set8574_controlpin(in1, HIGH); motor_set8574_controlpin(in2, HIGH);break;	// IN1=1, IN2=1
			case STOP:
			default:		motor_set8574_controlpin(in1, LOW); motor_set8574_controlpin(in2, LOW);	// IN1=0, IN2=0
		}
	}
}
     4f0:	cf 91       	pop	r28
     4f2:	08 95       	ret

000004f4 <motor_set_pwm>:

void motor_set_pwm(unsigned char motor_number, unsigned int on_value, unsigned int off_value)
{
     4f4:	ff 92       	push	r15
     4f6:	0f 93       	push	r16
     4f8:	1f 93       	push	r17
     4fa:	cf 93       	push	r28
     4fc:	df 93       	push	r29
     4fe:	8b 01       	movw	r16, r22
     500:	ea 01       	movw	r28, r20
	unsigned char pwm_reg=0;
	if(on_value > 0xFFF) on_value = 0;
     502:	61 15       	cp	r22, r1
     504:	70 41       	sbci	r23, 0x10	; 16
     506:	10 f0       	brcs	.+4      	; 0x50c <motor_set_pwm+0x18>
     508:	00 e0       	ldi	r16, 0x00	; 0
     50a:	10 e0       	ldi	r17, 0x00	; 0
	if(off_value > 0xFFF) off_value = 0;
     50c:	c1 15       	cp	r28, r1
     50e:	90 e1       	ldi	r25, 0x10	; 16
     510:	d9 07       	cpc	r29, r25
     512:	10 f0       	brcs	.+4      	; 0x518 <motor_set_pwm+0x24>
     514:	c0 e0       	ldi	r28, 0x00	; 0
     516:	d0 e0       	ldi	r29, 0x00	; 0
	
	switch(motor_number)
     518:	90 e0       	ldi	r25, 0x00	; 0
     51a:	fc 01       	movw	r30, r24
     51c:	31 97       	sbiw	r30, 0x01	; 1
     51e:	e8 30       	cpi	r30, 0x08	; 8
     520:	f1 05       	cpc	r31, r1
     522:	60 f5       	brcc	.+88     	; 0x57c <motor_set_pwm+0x88>
     524:	e4 5c       	subi	r30, 0xC4	; 196
     526:	ff 4f       	sbci	r31, 0xFF	; 255
     528:	0c 94 15 07 	jmp	0xe2a	; 0xe2a <__tablejump2__>
	{
		case M1:	pwm_reg = M1_PWM; break;
     52c:	0f 2e       	mov	r0, r31
     52e:	f6 e2       	ldi	r31, 0x26	; 38
     530:	ff 2e       	mov	r15, r31
     532:	f0 2d       	mov	r31, r0
     534:	24 c0       	rjmp	.+72     	; 0x57e <motor_set_pwm+0x8a>
		case M2:	pwm_reg = M2_PWM; break;
     536:	0f 2e       	mov	r0, r31
     538:	fa e3       	ldi	r31, 0x3A	; 58
     53a:	ff 2e       	mov	r15, r31
     53c:	f0 2d       	mov	r31, r0
     53e:	1f c0       	rjmp	.+62     	; 0x57e <motor_set_pwm+0x8a>
		case M3:	pwm_reg = M3_PWM; break;
     540:	0f 2e       	mov	r0, r31
     542:	fe e0       	ldi	r31, 0x0E	; 14
     544:	ff 2e       	mov	r15, r31
     546:	f0 2d       	mov	r31, r0
     548:	1a c0       	rjmp	.+52     	; 0x57e <motor_set_pwm+0x8a>
		case M4:	pwm_reg = M4_PWM; break;
     54a:	0f 2e       	mov	r0, r31
     54c:	f2 e2       	ldi	r31, 0x22	; 34
     54e:	ff 2e       	mov	r15, r31
     550:	f0 2d       	mov	r31, r0
     552:	15 c0       	rjmp	.+42     	; 0x57e <motor_set_pwm+0x8a>
		case M5:	pwm_reg = M5_PWM; break;
     554:	0f 2e       	mov	r0, r31
     556:	f6 e0       	ldi	r31, 0x06	; 6
     558:	ff 2e       	mov	r15, r31
     55a:	f0 2d       	mov	r31, r0
     55c:	10 c0       	rjmp	.+32     	; 0x57e <motor_set_pwm+0x8a>
		case M6:	pwm_reg = M6_PWM; break;
     55e:	0f 2e       	mov	r0, r31
     560:	fa e0       	ldi	r31, 0x0A	; 10
     562:	ff 2e       	mov	r15, r31
     564:	f0 2d       	mov	r31, r0
     566:	0b c0       	rjmp	.+22     	; 0x57e <motor_set_pwm+0x8a>
		case M7:	pwm_reg = M7_PWM; break;
     568:	0f 2e       	mov	r0, r31
     56a:	fe e3       	ldi	r31, 0x3E	; 62
     56c:	ff 2e       	mov	r15, r31
     56e:	f0 2d       	mov	r31, r0
     570:	06 c0       	rjmp	.+12     	; 0x57e <motor_set_pwm+0x8a>
		case M8:	pwm_reg = M8_PWM; break;
     572:	0f 2e       	mov	r0, r31
     574:	f2 e4       	ldi	r31, 0x42	; 66
     576:	ff 2e       	mov	r15, r31
     578:	f0 2d       	mov	r31, r0
     57a:	01 c0       	rjmp	.+2      	; 0x57e <motor_set_pwm+0x8a>
	}
}

void motor_set_pwm(unsigned char motor_number, unsigned int on_value, unsigned int off_value)
{
	unsigned char pwm_reg=0;
     57c:	f1 2c       	mov	r15, r1
		case M5:	pwm_reg = M5_PWM; break;
		case M6:	pwm_reg = M6_PWM; break;
		case M7:	pwm_reg = M7_PWM; break;
		case M8:	pwm_reg = M8_PWM; break;
	}
	i2c_start(PCA_ADR + I2C_WRITE);
     57e:	80 ec       	ldi	r24, 0xC0	; 192
     580:	0e 94 0a 03 	call	0x614	; 0x614 <i2c_start>
	i2c_write(pwm_reg);
     584:	8f 2d       	mov	r24, r15
     586:	0e 94 3a 03 	call	0x674	; 0x674 <i2c_write>
	i2c_write(on_value&0x0FF);
     58a:	80 2f       	mov	r24, r16
     58c:	0e 94 3a 03 	call	0x674	; 0x674 <i2c_write>
	on_value >>= 8;
	i2c_write(on_value);
     590:	81 2f       	mov	r24, r17
     592:	0e 94 3a 03 	call	0x674	; 0x674 <i2c_write>
	i2c_write(off_value & 0x0FF);
     596:	8c 2f       	mov	r24, r28
     598:	0e 94 3a 03 	call	0x674	; 0x674 <i2c_write>
	off_value >>= 8;
	i2c_write(off_value);
     59c:	8d 2f       	mov	r24, r29
     59e:	0e 94 3a 03 	call	0x674	; 0x674 <i2c_write>
	i2c_stop();
     5a2:	0e 94 31 03 	call	0x662	; 0x662 <i2c_stop>
}
     5a6:	df 91       	pop	r29
     5a8:	cf 91       	pop	r28
     5aa:	1f 91       	pop	r17
     5ac:	0f 91       	pop	r16
     5ae:	ff 90       	pop	r15
     5b0:	08 95       	ret

000005b2 <motor_init_pwm>:

void motor_init_pwm(unsigned char frequency)  // INIT PCA9685 AND PCA8574
{
     5b2:	cf 93       	push	r28
     5b4:	c8 2f       	mov	r28, r24
	i2c_start(PCA_ADR + I2C_WRITE);
     5b6:	80 ec       	ldi	r24, 0xC0	; 192
     5b8:	0e 94 0a 03 	call	0x614	; 0x614 <i2c_start>
	i2c_write(0x00);
     5bc:	80 e0       	ldi	r24, 0x00	; 0
     5be:	0e 94 3a 03 	call	0x674	; 0x674 <i2c_write>
	i2c_write(0b00110000);					// sleep and autoinc
     5c2:	80 e3       	ldi	r24, 0x30	; 48
     5c4:	0e 94 3a 03 	call	0x674	; 0x674 <i2c_write>
	i2c_stop();
     5c8:	0e 94 31 03 	call	0x662	; 0x662 <i2c_stop>
	
	i2c_start(PCA_ADR + I2C_WRITE);
     5cc:	80 ec       	ldi	r24, 0xC0	; 192
     5ce:	0e 94 0a 03 	call	0x614	; 0x614 <i2c_start>
	i2c_write(0xFE);
     5d2:	8e ef       	ldi	r24, 0xFE	; 254
     5d4:	0e 94 3a 03 	call	0x674	; 0x674 <i2c_write>
	i2c_write(frequency);						
     5d8:	8c 2f       	mov	r24, r28
     5da:	0e 94 3a 03 	call	0x674	; 0x674 <i2c_write>
	
	i2c_start(PCA_ADR + I2C_WRITE);
     5de:	80 ec       	ldi	r24, 0xC0	; 192
     5e0:	0e 94 0a 03 	call	0x614	; 0x614 <i2c_start>
	i2c_write(0x00);
     5e4:	80 e0       	ldi	r24, 0x00	; 0
     5e6:	0e 94 3a 03 	call	0x674	; 0x674 <i2c_write>
	i2c_write(0b00100000);					// autoinc
     5ea:	80 e2       	ldi	r24, 0x20	; 32
     5ec:	0e 94 3a 03 	call	0x674	; 0x674 <i2c_write>
	i2c_stop();	
     5f0:	0e 94 31 03 	call	0x662	; 0x662 <i2c_stop>
	
	i2c_start(PCF8574_ADR + I2C_WRITE);		// All PCF8574 outputs low
     5f4:	80 e7       	ldi	r24, 0x70	; 112
     5f6:	0e 94 0a 03 	call	0x614	; 0x614 <i2c_start>
	i2c_write(0x00);
     5fa:	80 e0       	ldi	r24, 0x00	; 0
     5fc:	0e 94 3a 03 	call	0x674	; 0x674 <i2c_write>
	i2c_stop();
     600:	0e 94 31 03 	call	0x662	; 0x662 <i2c_stop>
     604:	cf 91       	pop	r28
     606:	08 95       	ret

00000608 <i2c_init>:
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );

}/* i2c_rep_start */
     608:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
     60c:	8c e0       	ldi	r24, 0x0C	; 12
     60e:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__DATA_REGION_ORIGIN__+0x58>
     612:	08 95       	ret

00000614 <i2c_start>:
     614:	94 ea       	ldi	r25, 0xA4	; 164
     616:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
     61a:	ec eb       	ldi	r30, 0xBC	; 188
     61c:	f0 e0       	ldi	r31, 0x00	; 0
     61e:	90 81       	ld	r25, Z
     620:	99 23       	and	r25, r25
     622:	ec f7       	brge	.-6      	; 0x61e <i2c_start+0xa>
     624:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
     628:	98 7f       	andi	r25, 0xF8	; 248
     62a:	98 30       	cpi	r25, 0x08	; 8
     62c:	11 f0       	breq	.+4      	; 0x632 <i2c_start+0x1e>
     62e:	90 31       	cpi	r25, 0x10	; 16
     630:	a1 f4       	brne	.+40     	; 0x65a <i2c_start+0x46>
     632:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
     636:	84 e8       	ldi	r24, 0x84	; 132
     638:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
     63c:	ec eb       	ldi	r30, 0xBC	; 188
     63e:	f0 e0       	ldi	r31, 0x00	; 0
     640:	80 81       	ld	r24, Z
     642:	88 23       	and	r24, r24
     644:	ec f7       	brge	.-6      	; 0x640 <i2c_start+0x2c>
     646:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
     64a:	98 7f       	andi	r25, 0xF8	; 248
     64c:	98 31       	cpi	r25, 0x18	; 24
     64e:	39 f0       	breq	.+14     	; 0x65e <i2c_start+0x4a>
     650:	81 e0       	ldi	r24, 0x01	; 1
     652:	90 34       	cpi	r25, 0x40	; 64
     654:	29 f4       	brne	.+10     	; 0x660 <i2c_start+0x4c>
     656:	80 e0       	ldi	r24, 0x00	; 0
     658:	08 95       	ret
     65a:	81 e0       	ldi	r24, 0x01	; 1
     65c:	08 95       	ret
     65e:	80 e0       	ldi	r24, 0x00	; 0
     660:	08 95       	ret

00000662 <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     662:	84 e9       	ldi	r24, 0x94	; 148
     664:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
     668:	ec eb       	ldi	r30, 0xBC	; 188
     66a:	f0 e0       	ldi	r31, 0x00	; 0
     66c:	80 81       	ld	r24, Z
     66e:	84 fd       	sbrc	r24, 4
     670:	fd cf       	rjmp	.-6      	; 0x66c <i2c_stop+0xa>

}/* i2c_stop */
     672:	08 95       	ret

00000674 <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
     674:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
	TWCR = (1<<TWINT) | (1<<TWEN);
     678:	84 e8       	ldi	r24, 0x84	; 132
     67a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
     67e:	ec eb       	ldi	r30, 0xBC	; 188
     680:	f0 e0       	ldi	r31, 0x00	; 0
     682:	80 81       	ld	r24, Z
     684:	88 23       	and	r24, r24
     686:	ec f7       	brge	.-6      	; 0x682 <i2c_write+0xe>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
     688:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
     68c:	98 7f       	andi	r25, 0xF8	; 248
     68e:	81 e0       	ldi	r24, 0x01	; 1
     690:	98 32       	cpi	r25, 0x28	; 40
     692:	09 f4       	brne	.+2      	; 0x696 <i2c_write+0x22>
     694:	80 e0       	ldi	r24, 0x00	; 0
	if( twst != TW_MT_DATA_ACK) return 1;
	return 0;

}/* i2c_write */
     696:	08 95       	ret

00000698 <uart_putchar>:
		stdout = &uart_output;	//redirect standard output to uart
		stdin  = &uart_input;  //redirect standard input to uart
}
	

void uart_putchar(char c, FILE *stream) {
     698:	cf 93       	push	r28
     69a:	c8 2f       	mov	r28, r24
	if (c == '\n') {
     69c:	8a 30       	cpi	r24, 0x0A	; 10
     69e:	19 f4       	brne	.+6      	; 0x6a6 <uart_putchar+0xe>
		uart_putchar('\r', stream);
     6a0:	8d e0       	ldi	r24, 0x0D	; 13
     6a2:	0e 94 4c 03 	call	0x698	; 0x698 <uart_putchar>
	}
	loop_until_bit_is_set(UCSR0A, UDRE0);
     6a6:	e0 ec       	ldi	r30, 0xC0	; 192
     6a8:	f0 e0       	ldi	r31, 0x00	; 0
     6aa:	80 81       	ld	r24, Z
     6ac:	85 ff       	sbrs	r24, 5
     6ae:	fd cf       	rjmp	.-6      	; 0x6aa <uart_putchar+0x12>
	UDR0 = c;
     6b0:	c0 93 c6 00 	sts	0x00C6, r28	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
}
     6b4:	cf 91       	pop	r28
     6b6:	08 95       	ret

000006b8 <uart_getchar>:

char uart_getchar(FILE *stream) {
	loop_until_bit_is_set(UCSR0A, RXC0);
     6b8:	e0 ec       	ldi	r30, 0xC0	; 192
     6ba:	f0 e0       	ldi	r31, 0x00	; 0
     6bc:	80 81       	ld	r24, Z
     6be:	88 23       	and	r24, r24
     6c0:	ec f7       	brge	.-6      	; 0x6bc <uart_getchar+0x4>
	return UDR0;
     6c2:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
     6c6:	08 95       	ret

000006c8 <uart_init>:
FILE uart_input = FDEV_SETUP_STREAM(NULL, uart_getchar, _FDEV_SETUP_READ);


void uart_init(void) {
	
	UBRR0H = UBRRH_VALUE;
     6c8:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
	UBRR0L = UBRRL_VALUE;
     6cc:	87 e6       	ldi	r24, 0x67	; 103
     6ce:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
	
	#if USE_2X
	UCSR0A |= _BV(U2X0);
	#else
	UCSR0A &= ~(_BV(U2X0));
     6d2:	e0 ec       	ldi	r30, 0xC0	; 192
     6d4:	f0 e0       	ldi	r31, 0x00	; 0
     6d6:	80 81       	ld	r24, Z
     6d8:	8d 7f       	andi	r24, 0xFD	; 253
     6da:	80 83       	st	Z, r24
	#endif

	UCSR0C = _BV(UCSZ01) | _BV(UCSZ00); /* 8-bit data */
     6dc:	86 e0       	ldi	r24, 0x06	; 6
     6de:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
	UCSR0B = _BV(RXEN0) | _BV(TXEN0);   /* Enable RX and TX */
     6e2:	88 e1       	ldi	r24, 0x18	; 24
     6e4:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
     6e8:	08 95       	ret

000006ea <io_redirect>:
}

void io_redirect(void ){
		
		
		stdout = &uart_output;	//redirect standard output to uart
     6ea:	e7 e4       	ldi	r30, 0x47	; 71
     6ec:	f1 e0       	ldi	r31, 0x01	; 1
     6ee:	8e e0       	ldi	r24, 0x0E	; 14
     6f0:	91 e0       	ldi	r25, 0x01	; 1
     6f2:	93 83       	std	Z+3, r25	; 0x03
     6f4:	82 83       	std	Z+2, r24	; 0x02
		stdin  = &uart_input;  //redirect standard input to uart
     6f6:	80 e0       	ldi	r24, 0x00	; 0
     6f8:	91 e0       	ldi	r25, 0x01	; 1
     6fa:	91 83       	std	Z+1, r25	; 0x01
     6fc:	80 83       	st	Z, r24
     6fe:	08 95       	ret

00000700 <__subsf3>:
     700:	50 58       	subi	r21, 0x80	; 128

00000702 <__addsf3>:
     702:	bb 27       	eor	r27, r27
     704:	aa 27       	eor	r26, r26
     706:	0e 94 98 03 	call	0x730	; 0x730 <__addsf3x>
     70a:	0c 94 77 04 	jmp	0x8ee	; 0x8ee <__fp_round>
     70e:	0e 94 69 04 	call	0x8d2	; 0x8d2 <__fp_pscA>
     712:	38 f0       	brcs	.+14     	; 0x722 <__addsf3+0x20>
     714:	0e 94 70 04 	call	0x8e0	; 0x8e0 <__fp_pscB>
     718:	20 f0       	brcs	.+8      	; 0x722 <__addsf3+0x20>
     71a:	39 f4       	brne	.+14     	; 0x72a <__addsf3+0x28>
     71c:	9f 3f       	cpi	r25, 0xFF	; 255
     71e:	19 f4       	brne	.+6      	; 0x726 <__addsf3+0x24>
     720:	26 f4       	brtc	.+8      	; 0x72a <__addsf3+0x28>
     722:	0c 94 66 04 	jmp	0x8cc	; 0x8cc <__fp_nan>
     726:	0e f4       	brtc	.+2      	; 0x72a <__addsf3+0x28>
     728:	e0 95       	com	r30
     72a:	e7 fb       	bst	r30, 7
     72c:	0c 94 60 04 	jmp	0x8c0	; 0x8c0 <__fp_inf>

00000730 <__addsf3x>:
     730:	e9 2f       	mov	r30, r25
     732:	0e 94 88 04 	call	0x910	; 0x910 <__fp_split3>
     736:	58 f3       	brcs	.-42     	; 0x70e <__addsf3+0xc>
     738:	ba 17       	cp	r27, r26
     73a:	62 07       	cpc	r22, r18
     73c:	73 07       	cpc	r23, r19
     73e:	84 07       	cpc	r24, r20
     740:	95 07       	cpc	r25, r21
     742:	20 f0       	brcs	.+8      	; 0x74c <__addsf3x+0x1c>
     744:	79 f4       	brne	.+30     	; 0x764 <__addsf3x+0x34>
     746:	a6 f5       	brtc	.+104    	; 0x7b0 <__addsf3x+0x80>
     748:	0c 94 aa 04 	jmp	0x954	; 0x954 <__fp_zero>
     74c:	0e f4       	brtc	.+2      	; 0x750 <__addsf3x+0x20>
     74e:	e0 95       	com	r30
     750:	0b 2e       	mov	r0, r27
     752:	ba 2f       	mov	r27, r26
     754:	a0 2d       	mov	r26, r0
     756:	0b 01       	movw	r0, r22
     758:	b9 01       	movw	r22, r18
     75a:	90 01       	movw	r18, r0
     75c:	0c 01       	movw	r0, r24
     75e:	ca 01       	movw	r24, r20
     760:	a0 01       	movw	r20, r0
     762:	11 24       	eor	r1, r1
     764:	ff 27       	eor	r31, r31
     766:	59 1b       	sub	r21, r25
     768:	99 f0       	breq	.+38     	; 0x790 <__addsf3x+0x60>
     76a:	59 3f       	cpi	r21, 0xF9	; 249
     76c:	50 f4       	brcc	.+20     	; 0x782 <__addsf3x+0x52>
     76e:	50 3e       	cpi	r21, 0xE0	; 224
     770:	68 f1       	brcs	.+90     	; 0x7cc <__addsf3x+0x9c>
     772:	1a 16       	cp	r1, r26
     774:	f0 40       	sbci	r31, 0x00	; 0
     776:	a2 2f       	mov	r26, r18
     778:	23 2f       	mov	r18, r19
     77a:	34 2f       	mov	r19, r20
     77c:	44 27       	eor	r20, r20
     77e:	58 5f       	subi	r21, 0xF8	; 248
     780:	f3 cf       	rjmp	.-26     	; 0x768 <__addsf3x+0x38>
     782:	46 95       	lsr	r20
     784:	37 95       	ror	r19
     786:	27 95       	ror	r18
     788:	a7 95       	ror	r26
     78a:	f0 40       	sbci	r31, 0x00	; 0
     78c:	53 95       	inc	r21
     78e:	c9 f7       	brne	.-14     	; 0x782 <__addsf3x+0x52>
     790:	7e f4       	brtc	.+30     	; 0x7b0 <__addsf3x+0x80>
     792:	1f 16       	cp	r1, r31
     794:	ba 0b       	sbc	r27, r26
     796:	62 0b       	sbc	r22, r18
     798:	73 0b       	sbc	r23, r19
     79a:	84 0b       	sbc	r24, r20
     79c:	ba f0       	brmi	.+46     	; 0x7cc <__addsf3x+0x9c>
     79e:	91 50       	subi	r25, 0x01	; 1
     7a0:	a1 f0       	breq	.+40     	; 0x7ca <__addsf3x+0x9a>
     7a2:	ff 0f       	add	r31, r31
     7a4:	bb 1f       	adc	r27, r27
     7a6:	66 1f       	adc	r22, r22
     7a8:	77 1f       	adc	r23, r23
     7aa:	88 1f       	adc	r24, r24
     7ac:	c2 f7       	brpl	.-16     	; 0x79e <__addsf3x+0x6e>
     7ae:	0e c0       	rjmp	.+28     	; 0x7cc <__addsf3x+0x9c>
     7b0:	ba 0f       	add	r27, r26
     7b2:	62 1f       	adc	r22, r18
     7b4:	73 1f       	adc	r23, r19
     7b6:	84 1f       	adc	r24, r20
     7b8:	48 f4       	brcc	.+18     	; 0x7cc <__addsf3x+0x9c>
     7ba:	87 95       	ror	r24
     7bc:	77 95       	ror	r23
     7be:	67 95       	ror	r22
     7c0:	b7 95       	ror	r27
     7c2:	f7 95       	ror	r31
     7c4:	9e 3f       	cpi	r25, 0xFE	; 254
     7c6:	08 f0       	brcs	.+2      	; 0x7ca <__addsf3x+0x9a>
     7c8:	b0 cf       	rjmp	.-160    	; 0x72a <__addsf3+0x28>
     7ca:	93 95       	inc	r25
     7cc:	88 0f       	add	r24, r24
     7ce:	08 f0       	brcs	.+2      	; 0x7d2 <__addsf3x+0xa2>
     7d0:	99 27       	eor	r25, r25
     7d2:	ee 0f       	add	r30, r30
     7d4:	97 95       	ror	r25
     7d6:	87 95       	ror	r24
     7d8:	08 95       	ret

000007da <__fixsfsi>:
     7da:	0e 94 f4 03 	call	0x7e8	; 0x7e8 <__fixunssfsi>
     7de:	68 94       	set
     7e0:	b1 11       	cpse	r27, r1
     7e2:	0c 94 ab 04 	jmp	0x956	; 0x956 <__fp_szero>
     7e6:	08 95       	ret

000007e8 <__fixunssfsi>:
     7e8:	0e 94 90 04 	call	0x920	; 0x920 <__fp_splitA>
     7ec:	88 f0       	brcs	.+34     	; 0x810 <__fixunssfsi+0x28>
     7ee:	9f 57       	subi	r25, 0x7F	; 127
     7f0:	98 f0       	brcs	.+38     	; 0x818 <__fixunssfsi+0x30>
     7f2:	b9 2f       	mov	r27, r25
     7f4:	99 27       	eor	r25, r25
     7f6:	b7 51       	subi	r27, 0x17	; 23
     7f8:	b0 f0       	brcs	.+44     	; 0x826 <__fixunssfsi+0x3e>
     7fa:	e1 f0       	breq	.+56     	; 0x834 <__fixunssfsi+0x4c>
     7fc:	66 0f       	add	r22, r22
     7fe:	77 1f       	adc	r23, r23
     800:	88 1f       	adc	r24, r24
     802:	99 1f       	adc	r25, r25
     804:	1a f0       	brmi	.+6      	; 0x80c <__fixunssfsi+0x24>
     806:	ba 95       	dec	r27
     808:	c9 f7       	brne	.-14     	; 0x7fc <__fixunssfsi+0x14>
     80a:	14 c0       	rjmp	.+40     	; 0x834 <__fixunssfsi+0x4c>
     80c:	b1 30       	cpi	r27, 0x01	; 1
     80e:	91 f0       	breq	.+36     	; 0x834 <__fixunssfsi+0x4c>
     810:	0e 94 aa 04 	call	0x954	; 0x954 <__fp_zero>
     814:	b1 e0       	ldi	r27, 0x01	; 1
     816:	08 95       	ret
     818:	0c 94 aa 04 	jmp	0x954	; 0x954 <__fp_zero>
     81c:	67 2f       	mov	r22, r23
     81e:	78 2f       	mov	r23, r24
     820:	88 27       	eor	r24, r24
     822:	b8 5f       	subi	r27, 0xF8	; 248
     824:	39 f0       	breq	.+14     	; 0x834 <__fixunssfsi+0x4c>
     826:	b9 3f       	cpi	r27, 0xF9	; 249
     828:	cc f3       	brlt	.-14     	; 0x81c <__fixunssfsi+0x34>
     82a:	86 95       	lsr	r24
     82c:	77 95       	ror	r23
     82e:	67 95       	ror	r22
     830:	b3 95       	inc	r27
     832:	d9 f7       	brne	.-10     	; 0x82a <__fixunssfsi+0x42>
     834:	3e f4       	brtc	.+14     	; 0x844 <__fixunssfsi+0x5c>
     836:	90 95       	com	r25
     838:	80 95       	com	r24
     83a:	70 95       	com	r23
     83c:	61 95       	neg	r22
     83e:	7f 4f       	sbci	r23, 0xFF	; 255
     840:	8f 4f       	sbci	r24, 0xFF	; 255
     842:	9f 4f       	sbci	r25, 0xFF	; 255
     844:	08 95       	ret

00000846 <__floatunsisf>:
     846:	e8 94       	clt
     848:	09 c0       	rjmp	.+18     	; 0x85c <__floatsisf+0x12>

0000084a <__floatsisf>:
     84a:	97 fb       	bst	r25, 7
     84c:	3e f4       	brtc	.+14     	; 0x85c <__floatsisf+0x12>
     84e:	90 95       	com	r25
     850:	80 95       	com	r24
     852:	70 95       	com	r23
     854:	61 95       	neg	r22
     856:	7f 4f       	sbci	r23, 0xFF	; 255
     858:	8f 4f       	sbci	r24, 0xFF	; 255
     85a:	9f 4f       	sbci	r25, 0xFF	; 255
     85c:	99 23       	and	r25, r25
     85e:	a9 f0       	breq	.+42     	; 0x88a <__floatsisf+0x40>
     860:	f9 2f       	mov	r31, r25
     862:	96 e9       	ldi	r25, 0x96	; 150
     864:	bb 27       	eor	r27, r27
     866:	93 95       	inc	r25
     868:	f6 95       	lsr	r31
     86a:	87 95       	ror	r24
     86c:	77 95       	ror	r23
     86e:	67 95       	ror	r22
     870:	b7 95       	ror	r27
     872:	f1 11       	cpse	r31, r1
     874:	f8 cf       	rjmp	.-16     	; 0x866 <__floatsisf+0x1c>
     876:	fa f4       	brpl	.+62     	; 0x8b6 <__floatsisf+0x6c>
     878:	bb 0f       	add	r27, r27
     87a:	11 f4       	brne	.+4      	; 0x880 <__floatsisf+0x36>
     87c:	60 ff       	sbrs	r22, 0
     87e:	1b c0       	rjmp	.+54     	; 0x8b6 <__floatsisf+0x6c>
     880:	6f 5f       	subi	r22, 0xFF	; 255
     882:	7f 4f       	sbci	r23, 0xFF	; 255
     884:	8f 4f       	sbci	r24, 0xFF	; 255
     886:	9f 4f       	sbci	r25, 0xFF	; 255
     888:	16 c0       	rjmp	.+44     	; 0x8b6 <__floatsisf+0x6c>
     88a:	88 23       	and	r24, r24
     88c:	11 f0       	breq	.+4      	; 0x892 <__floatsisf+0x48>
     88e:	96 e9       	ldi	r25, 0x96	; 150
     890:	11 c0       	rjmp	.+34     	; 0x8b4 <__floatsisf+0x6a>
     892:	77 23       	and	r23, r23
     894:	21 f0       	breq	.+8      	; 0x89e <__floatsisf+0x54>
     896:	9e e8       	ldi	r25, 0x8E	; 142
     898:	87 2f       	mov	r24, r23
     89a:	76 2f       	mov	r23, r22
     89c:	05 c0       	rjmp	.+10     	; 0x8a8 <__floatsisf+0x5e>
     89e:	66 23       	and	r22, r22
     8a0:	71 f0       	breq	.+28     	; 0x8be <__floatsisf+0x74>
     8a2:	96 e8       	ldi	r25, 0x86	; 134
     8a4:	86 2f       	mov	r24, r22
     8a6:	70 e0       	ldi	r23, 0x00	; 0
     8a8:	60 e0       	ldi	r22, 0x00	; 0
     8aa:	2a f0       	brmi	.+10     	; 0x8b6 <__floatsisf+0x6c>
     8ac:	9a 95       	dec	r25
     8ae:	66 0f       	add	r22, r22
     8b0:	77 1f       	adc	r23, r23
     8b2:	88 1f       	adc	r24, r24
     8b4:	da f7       	brpl	.-10     	; 0x8ac <__floatsisf+0x62>
     8b6:	88 0f       	add	r24, r24
     8b8:	96 95       	lsr	r25
     8ba:	87 95       	ror	r24
     8bc:	97 f9       	bld	r25, 7
     8be:	08 95       	ret

000008c0 <__fp_inf>:
     8c0:	97 f9       	bld	r25, 7
     8c2:	9f 67       	ori	r25, 0x7F	; 127
     8c4:	80 e8       	ldi	r24, 0x80	; 128
     8c6:	70 e0       	ldi	r23, 0x00	; 0
     8c8:	60 e0       	ldi	r22, 0x00	; 0
     8ca:	08 95       	ret

000008cc <__fp_nan>:
     8cc:	9f ef       	ldi	r25, 0xFF	; 255
     8ce:	80 ec       	ldi	r24, 0xC0	; 192
     8d0:	08 95       	ret

000008d2 <__fp_pscA>:
     8d2:	00 24       	eor	r0, r0
     8d4:	0a 94       	dec	r0
     8d6:	16 16       	cp	r1, r22
     8d8:	17 06       	cpc	r1, r23
     8da:	18 06       	cpc	r1, r24
     8dc:	09 06       	cpc	r0, r25
     8de:	08 95       	ret

000008e0 <__fp_pscB>:
     8e0:	00 24       	eor	r0, r0
     8e2:	0a 94       	dec	r0
     8e4:	12 16       	cp	r1, r18
     8e6:	13 06       	cpc	r1, r19
     8e8:	14 06       	cpc	r1, r20
     8ea:	05 06       	cpc	r0, r21
     8ec:	08 95       	ret

000008ee <__fp_round>:
     8ee:	09 2e       	mov	r0, r25
     8f0:	03 94       	inc	r0
     8f2:	00 0c       	add	r0, r0
     8f4:	11 f4       	brne	.+4      	; 0x8fa <__fp_round+0xc>
     8f6:	88 23       	and	r24, r24
     8f8:	52 f0       	brmi	.+20     	; 0x90e <__stack+0xf>
     8fa:	bb 0f       	add	r27, r27
     8fc:	40 f4       	brcc	.+16     	; 0x90e <__stack+0xf>
     8fe:	bf 2b       	or	r27, r31
     900:	11 f4       	brne	.+4      	; 0x906 <__stack+0x7>
     902:	60 ff       	sbrs	r22, 0
     904:	04 c0       	rjmp	.+8      	; 0x90e <__stack+0xf>
     906:	6f 5f       	subi	r22, 0xFF	; 255
     908:	7f 4f       	sbci	r23, 0xFF	; 255
     90a:	8f 4f       	sbci	r24, 0xFF	; 255
     90c:	9f 4f       	sbci	r25, 0xFF	; 255
     90e:	08 95       	ret

00000910 <__fp_split3>:
     910:	57 fd       	sbrc	r21, 7
     912:	90 58       	subi	r25, 0x80	; 128
     914:	44 0f       	add	r20, r20
     916:	55 1f       	adc	r21, r21
     918:	59 f0       	breq	.+22     	; 0x930 <__fp_splitA+0x10>
     91a:	5f 3f       	cpi	r21, 0xFF	; 255
     91c:	71 f0       	breq	.+28     	; 0x93a <__fp_splitA+0x1a>
     91e:	47 95       	ror	r20

00000920 <__fp_splitA>:
     920:	88 0f       	add	r24, r24
     922:	97 fb       	bst	r25, 7
     924:	99 1f       	adc	r25, r25
     926:	61 f0       	breq	.+24     	; 0x940 <__fp_splitA+0x20>
     928:	9f 3f       	cpi	r25, 0xFF	; 255
     92a:	79 f0       	breq	.+30     	; 0x94a <__fp_splitA+0x2a>
     92c:	87 95       	ror	r24
     92e:	08 95       	ret
     930:	12 16       	cp	r1, r18
     932:	13 06       	cpc	r1, r19
     934:	14 06       	cpc	r1, r20
     936:	55 1f       	adc	r21, r21
     938:	f2 cf       	rjmp	.-28     	; 0x91e <__fp_split3+0xe>
     93a:	46 95       	lsr	r20
     93c:	f1 df       	rcall	.-30     	; 0x920 <__fp_splitA>
     93e:	08 c0       	rjmp	.+16     	; 0x950 <__fp_splitA+0x30>
     940:	16 16       	cp	r1, r22
     942:	17 06       	cpc	r1, r23
     944:	18 06       	cpc	r1, r24
     946:	99 1f       	adc	r25, r25
     948:	f1 cf       	rjmp	.-30     	; 0x92c <__fp_splitA+0xc>
     94a:	86 95       	lsr	r24
     94c:	71 05       	cpc	r23, r1
     94e:	61 05       	cpc	r22, r1
     950:	08 94       	sec
     952:	08 95       	ret

00000954 <__fp_zero>:
     954:	e8 94       	clt

00000956 <__fp_szero>:
     956:	bb 27       	eor	r27, r27
     958:	66 27       	eor	r22, r22
     95a:	77 27       	eor	r23, r23
     95c:	cb 01       	movw	r24, r22
     95e:	97 f9       	bld	r25, 7
     960:	08 95       	ret

00000962 <__mulsf3>:
     962:	0e 94 c4 04 	call	0x988	; 0x988 <__mulsf3x>
     966:	0c 94 77 04 	jmp	0x8ee	; 0x8ee <__fp_round>
     96a:	0e 94 69 04 	call	0x8d2	; 0x8d2 <__fp_pscA>
     96e:	38 f0       	brcs	.+14     	; 0x97e <__mulsf3+0x1c>
     970:	0e 94 70 04 	call	0x8e0	; 0x8e0 <__fp_pscB>
     974:	20 f0       	brcs	.+8      	; 0x97e <__mulsf3+0x1c>
     976:	95 23       	and	r25, r21
     978:	11 f0       	breq	.+4      	; 0x97e <__mulsf3+0x1c>
     97a:	0c 94 60 04 	jmp	0x8c0	; 0x8c0 <__fp_inf>
     97e:	0c 94 66 04 	jmp	0x8cc	; 0x8cc <__fp_nan>
     982:	11 24       	eor	r1, r1
     984:	0c 94 ab 04 	jmp	0x956	; 0x956 <__fp_szero>

00000988 <__mulsf3x>:
     988:	0e 94 88 04 	call	0x910	; 0x910 <__fp_split3>
     98c:	70 f3       	brcs	.-36     	; 0x96a <__mulsf3+0x8>

0000098e <__mulsf3_pse>:
     98e:	95 9f       	mul	r25, r21
     990:	c1 f3       	breq	.-16     	; 0x982 <__mulsf3+0x20>
     992:	95 0f       	add	r25, r21
     994:	50 e0       	ldi	r21, 0x00	; 0
     996:	55 1f       	adc	r21, r21
     998:	62 9f       	mul	r22, r18
     99a:	f0 01       	movw	r30, r0
     99c:	72 9f       	mul	r23, r18
     99e:	bb 27       	eor	r27, r27
     9a0:	f0 0d       	add	r31, r0
     9a2:	b1 1d       	adc	r27, r1
     9a4:	63 9f       	mul	r22, r19
     9a6:	aa 27       	eor	r26, r26
     9a8:	f0 0d       	add	r31, r0
     9aa:	b1 1d       	adc	r27, r1
     9ac:	aa 1f       	adc	r26, r26
     9ae:	64 9f       	mul	r22, r20
     9b0:	66 27       	eor	r22, r22
     9b2:	b0 0d       	add	r27, r0
     9b4:	a1 1d       	adc	r26, r1
     9b6:	66 1f       	adc	r22, r22
     9b8:	82 9f       	mul	r24, r18
     9ba:	22 27       	eor	r18, r18
     9bc:	b0 0d       	add	r27, r0
     9be:	a1 1d       	adc	r26, r1
     9c0:	62 1f       	adc	r22, r18
     9c2:	73 9f       	mul	r23, r19
     9c4:	b0 0d       	add	r27, r0
     9c6:	a1 1d       	adc	r26, r1
     9c8:	62 1f       	adc	r22, r18
     9ca:	83 9f       	mul	r24, r19
     9cc:	a0 0d       	add	r26, r0
     9ce:	61 1d       	adc	r22, r1
     9d0:	22 1f       	adc	r18, r18
     9d2:	74 9f       	mul	r23, r20
     9d4:	33 27       	eor	r19, r19
     9d6:	a0 0d       	add	r26, r0
     9d8:	61 1d       	adc	r22, r1
     9da:	23 1f       	adc	r18, r19
     9dc:	84 9f       	mul	r24, r20
     9de:	60 0d       	add	r22, r0
     9e0:	21 1d       	adc	r18, r1
     9e2:	82 2f       	mov	r24, r18
     9e4:	76 2f       	mov	r23, r22
     9e6:	6a 2f       	mov	r22, r26
     9e8:	11 24       	eor	r1, r1
     9ea:	9f 57       	subi	r25, 0x7F	; 127
     9ec:	50 40       	sbci	r21, 0x00	; 0
     9ee:	9a f0       	brmi	.+38     	; 0xa16 <__mulsf3_pse+0x88>
     9f0:	f1 f0       	breq	.+60     	; 0xa2e <__mulsf3_pse+0xa0>
     9f2:	88 23       	and	r24, r24
     9f4:	4a f0       	brmi	.+18     	; 0xa08 <__mulsf3_pse+0x7a>
     9f6:	ee 0f       	add	r30, r30
     9f8:	ff 1f       	adc	r31, r31
     9fa:	bb 1f       	adc	r27, r27
     9fc:	66 1f       	adc	r22, r22
     9fe:	77 1f       	adc	r23, r23
     a00:	88 1f       	adc	r24, r24
     a02:	91 50       	subi	r25, 0x01	; 1
     a04:	50 40       	sbci	r21, 0x00	; 0
     a06:	a9 f7       	brne	.-22     	; 0x9f2 <__mulsf3_pse+0x64>
     a08:	9e 3f       	cpi	r25, 0xFE	; 254
     a0a:	51 05       	cpc	r21, r1
     a0c:	80 f0       	brcs	.+32     	; 0xa2e <__mulsf3_pse+0xa0>
     a0e:	0c 94 60 04 	jmp	0x8c0	; 0x8c0 <__fp_inf>
     a12:	0c 94 ab 04 	jmp	0x956	; 0x956 <__fp_szero>
     a16:	5f 3f       	cpi	r21, 0xFF	; 255
     a18:	e4 f3       	brlt	.-8      	; 0xa12 <__mulsf3_pse+0x84>
     a1a:	98 3e       	cpi	r25, 0xE8	; 232
     a1c:	d4 f3       	brlt	.-12     	; 0xa12 <__mulsf3_pse+0x84>
     a1e:	86 95       	lsr	r24
     a20:	77 95       	ror	r23
     a22:	67 95       	ror	r22
     a24:	b7 95       	ror	r27
     a26:	f7 95       	ror	r31
     a28:	e7 95       	ror	r30
     a2a:	9f 5f       	subi	r25, 0xFF	; 255
     a2c:	c1 f7       	brne	.-16     	; 0xa1e <__mulsf3_pse+0x90>
     a2e:	fe 2b       	or	r31, r30
     a30:	88 0f       	add	r24, r24
     a32:	91 1d       	adc	r25, r1
     a34:	96 95       	lsr	r25
     a36:	87 95       	ror	r24
     a38:	97 f9       	bld	r25, 7
     a3a:	08 95       	ret

00000a3c <pow>:
     a3c:	fa 01       	movw	r30, r20
     a3e:	ee 0f       	add	r30, r30
     a40:	ff 1f       	adc	r31, r31
     a42:	30 96       	adiw	r30, 0x00	; 0
     a44:	21 05       	cpc	r18, r1
     a46:	31 05       	cpc	r19, r1
     a48:	a1 f1       	breq	.+104    	; 0xab2 <pow+0x76>
     a4a:	61 15       	cp	r22, r1
     a4c:	71 05       	cpc	r23, r1
     a4e:	61 f4       	brne	.+24     	; 0xa68 <pow+0x2c>
     a50:	80 38       	cpi	r24, 0x80	; 128
     a52:	bf e3       	ldi	r27, 0x3F	; 63
     a54:	9b 07       	cpc	r25, r27
     a56:	49 f1       	breq	.+82     	; 0xaaa <pow+0x6e>
     a58:	68 94       	set
     a5a:	90 38       	cpi	r25, 0x80	; 128
     a5c:	81 05       	cpc	r24, r1
     a5e:	61 f0       	breq	.+24     	; 0xa78 <pow+0x3c>
     a60:	80 38       	cpi	r24, 0x80	; 128
     a62:	bf ef       	ldi	r27, 0xFF	; 255
     a64:	9b 07       	cpc	r25, r27
     a66:	41 f0       	breq	.+16     	; 0xa78 <pow+0x3c>
     a68:	99 23       	and	r25, r25
     a6a:	4a f5       	brpl	.+82     	; 0xabe <pow+0x82>
     a6c:	ff 3f       	cpi	r31, 0xFF	; 255
     a6e:	e1 05       	cpc	r30, r1
     a70:	31 05       	cpc	r19, r1
     a72:	21 05       	cpc	r18, r1
     a74:	19 f1       	breq	.+70     	; 0xabc <pow+0x80>
     a76:	e8 94       	clt
     a78:	08 94       	sec
     a7a:	e7 95       	ror	r30
     a7c:	d9 01       	movw	r26, r18
     a7e:	aa 23       	and	r26, r26
     a80:	29 f4       	brne	.+10     	; 0xa8c <pow+0x50>
     a82:	ab 2f       	mov	r26, r27
     a84:	be 2f       	mov	r27, r30
     a86:	f8 5f       	subi	r31, 0xF8	; 248
     a88:	d0 f3       	brcs	.-12     	; 0xa7e <pow+0x42>
     a8a:	10 c0       	rjmp	.+32     	; 0xaac <pow+0x70>
     a8c:	ff 5f       	subi	r31, 0xFF	; 255
     a8e:	70 f4       	brcc	.+28     	; 0xaac <pow+0x70>
     a90:	a6 95       	lsr	r26
     a92:	e0 f7       	brcc	.-8      	; 0xa8c <pow+0x50>
     a94:	f7 39       	cpi	r31, 0x97	; 151
     a96:	50 f0       	brcs	.+20     	; 0xaac <pow+0x70>
     a98:	19 f0       	breq	.+6      	; 0xaa0 <pow+0x64>
     a9a:	ff 3a       	cpi	r31, 0xAF	; 175
     a9c:	38 f4       	brcc	.+14     	; 0xaac <pow+0x70>
     a9e:	9f 77       	andi	r25, 0x7F	; 127
     aa0:	9f 93       	push	r25
     aa2:	0d d0       	rcall	.+26     	; 0xabe <pow+0x82>
     aa4:	0f 90       	pop	r0
     aa6:	07 fc       	sbrc	r0, 7
     aa8:	90 58       	subi	r25, 0x80	; 128
     aaa:	08 95       	ret
     aac:	46 f0       	brts	.+16     	; 0xabe <pow+0x82>
     aae:	0c 94 66 04 	jmp	0x8cc	; 0x8cc <__fp_nan>
     ab2:	60 e0       	ldi	r22, 0x00	; 0
     ab4:	70 e0       	ldi	r23, 0x00	; 0
     ab6:	80 e8       	ldi	r24, 0x80	; 128
     ab8:	9f e3       	ldi	r25, 0x3F	; 63
     aba:	08 95       	ret
     abc:	4f e7       	ldi	r20, 0x7F	; 127
     abe:	9f 77       	andi	r25, 0x7F	; 127
     ac0:	5f 93       	push	r21
     ac2:	4f 93       	push	r20
     ac4:	3f 93       	push	r19
     ac6:	2f 93       	push	r18
     ac8:	0e 94 19 06 	call	0xc32	; 0xc32 <log>
     acc:	2f 91       	pop	r18
     ace:	3f 91       	pop	r19
     ad0:	4f 91       	pop	r20
     ad2:	5f 91       	pop	r21
     ad4:	0e 94 b1 04 	call	0x962	; 0x962 <__mulsf3>
     ad8:	0c 94 76 05 	jmp	0xaec	; 0xaec <exp>
     adc:	29 f4       	brne	.+10     	; 0xae8 <pow+0xac>
     ade:	16 f0       	brts	.+4      	; 0xae4 <pow+0xa8>
     ae0:	0c 94 60 04 	jmp	0x8c0	; 0x8c0 <__fp_inf>
     ae4:	0c 94 aa 04 	jmp	0x954	; 0x954 <__fp_zero>
     ae8:	0c 94 66 04 	jmp	0x8cc	; 0x8cc <__fp_nan>

00000aec <exp>:
     aec:	0e 94 90 04 	call	0x920	; 0x920 <__fp_splitA>
     af0:	a8 f3       	brcs	.-22     	; 0xadc <pow+0xa0>
     af2:	96 38       	cpi	r25, 0x86	; 134
     af4:	a0 f7       	brcc	.-24     	; 0xade <pow+0xa2>
     af6:	07 f8       	bld	r0, 7
     af8:	0f 92       	push	r0
     afa:	e8 94       	clt
     afc:	2b e3       	ldi	r18, 0x3B	; 59
     afe:	3a ea       	ldi	r19, 0xAA	; 170
     b00:	48 eb       	ldi	r20, 0xB8	; 184
     b02:	5f e7       	ldi	r21, 0x7F	; 127
     b04:	0e 94 c7 04 	call	0x98e	; 0x98e <__mulsf3_pse>
     b08:	0f 92       	push	r0
     b0a:	0f 92       	push	r0
     b0c:	0f 92       	push	r0
     b0e:	4d b7       	in	r20, 0x3d	; 61
     b10:	5e b7       	in	r21, 0x3e	; 62
     b12:	0f 92       	push	r0
     b14:	0e 94 61 06 	call	0xcc2	; 0xcc2 <modf>
     b18:	e8 e8       	ldi	r30, 0x88	; 136
     b1a:	f0 e0       	ldi	r31, 0x00	; 0
     b1c:	0e 94 a8 05 	call	0xb50	; 0xb50 <__fp_powser>
     b20:	4f 91       	pop	r20
     b22:	5f 91       	pop	r21
     b24:	ef 91       	pop	r30
     b26:	ff 91       	pop	r31
     b28:	e5 95       	asr	r30
     b2a:	ee 1f       	adc	r30, r30
     b2c:	ff 1f       	adc	r31, r31
     b2e:	49 f0       	breq	.+18     	; 0xb42 <exp+0x56>
     b30:	fe 57       	subi	r31, 0x7E	; 126
     b32:	e0 68       	ori	r30, 0x80	; 128
     b34:	44 27       	eor	r20, r20
     b36:	ee 0f       	add	r30, r30
     b38:	44 1f       	adc	r20, r20
     b3a:	fa 95       	dec	r31
     b3c:	e1 f7       	brne	.-8      	; 0xb36 <exp+0x4a>
     b3e:	41 95       	neg	r20
     b40:	55 0b       	sbc	r21, r21
     b42:	0e 94 db 05 	call	0xbb6	; 0xbb6 <ldexp>
     b46:	0f 90       	pop	r0
     b48:	07 fe       	sbrs	r0, 7
     b4a:	0c 94 cf 05 	jmp	0xb9e	; 0xb9e <inverse>
     b4e:	08 95       	ret

00000b50 <__fp_powser>:
     b50:	df 93       	push	r29
     b52:	cf 93       	push	r28
     b54:	1f 93       	push	r17
     b56:	0f 93       	push	r16
     b58:	ff 92       	push	r15
     b5a:	ef 92       	push	r14
     b5c:	df 92       	push	r13
     b5e:	7b 01       	movw	r14, r22
     b60:	8c 01       	movw	r16, r24
     b62:	68 94       	set
     b64:	06 c0       	rjmp	.+12     	; 0xb72 <__fp_powser+0x22>
     b66:	da 2e       	mov	r13, r26
     b68:	ef 01       	movw	r28, r30
     b6a:	0e 94 c4 04 	call	0x988	; 0x988 <__mulsf3x>
     b6e:	fe 01       	movw	r30, r28
     b70:	e8 94       	clt
     b72:	a5 91       	lpm	r26, Z+
     b74:	25 91       	lpm	r18, Z+
     b76:	35 91       	lpm	r19, Z+
     b78:	45 91       	lpm	r20, Z+
     b7a:	55 91       	lpm	r21, Z+
     b7c:	a6 f3       	brts	.-24     	; 0xb66 <__fp_powser+0x16>
     b7e:	ef 01       	movw	r28, r30
     b80:	0e 94 98 03 	call	0x730	; 0x730 <__addsf3x>
     b84:	fe 01       	movw	r30, r28
     b86:	97 01       	movw	r18, r14
     b88:	a8 01       	movw	r20, r16
     b8a:	da 94       	dec	r13
     b8c:	69 f7       	brne	.-38     	; 0xb68 <__fp_powser+0x18>
     b8e:	df 90       	pop	r13
     b90:	ef 90       	pop	r14
     b92:	ff 90       	pop	r15
     b94:	0f 91       	pop	r16
     b96:	1f 91       	pop	r17
     b98:	cf 91       	pop	r28
     b9a:	df 91       	pop	r29
     b9c:	08 95       	ret

00000b9e <inverse>:
     b9e:	9b 01       	movw	r18, r22
     ba0:	ac 01       	movw	r20, r24
     ba2:	60 e0       	ldi	r22, 0x00	; 0
     ba4:	70 e0       	ldi	r23, 0x00	; 0
     ba6:	80 e8       	ldi	r24, 0x80	; 128
     ba8:	9f e3       	ldi	r25, 0x3F	; 63
     baa:	0c 94 95 06 	jmp	0xd2a	; 0xd2a <__divsf3>
     bae:	0c 94 60 04 	jmp	0x8c0	; 0x8c0 <__fp_inf>
     bb2:	0c 94 07 07 	jmp	0xe0e	; 0xe0e <__fp_mpack>

00000bb6 <ldexp>:
     bb6:	0e 94 90 04 	call	0x920	; 0x920 <__fp_splitA>
     bba:	d8 f3       	brcs	.-10     	; 0xbb2 <inverse+0x14>
     bbc:	99 23       	and	r25, r25
     bbe:	c9 f3       	breq	.-14     	; 0xbb2 <inverse+0x14>
     bc0:	94 0f       	add	r25, r20
     bc2:	51 1d       	adc	r21, r1
     bc4:	a3 f3       	brvs	.-24     	; 0xbae <inverse+0x10>
     bc6:	91 50       	subi	r25, 0x01	; 1
     bc8:	50 40       	sbci	r21, 0x00	; 0
     bca:	94 f0       	brlt	.+36     	; 0xbf0 <ldexp+0x3a>
     bcc:	59 f0       	breq	.+22     	; 0xbe4 <ldexp+0x2e>
     bce:	88 23       	and	r24, r24
     bd0:	32 f0       	brmi	.+12     	; 0xbde <ldexp+0x28>
     bd2:	66 0f       	add	r22, r22
     bd4:	77 1f       	adc	r23, r23
     bd6:	88 1f       	adc	r24, r24
     bd8:	91 50       	subi	r25, 0x01	; 1
     bda:	50 40       	sbci	r21, 0x00	; 0
     bdc:	c1 f7       	brne	.-16     	; 0xbce <ldexp+0x18>
     bde:	9e 3f       	cpi	r25, 0xFE	; 254
     be0:	51 05       	cpc	r21, r1
     be2:	2c f7       	brge	.-54     	; 0xbae <inverse+0x10>
     be4:	88 0f       	add	r24, r24
     be6:	91 1d       	adc	r25, r1
     be8:	96 95       	lsr	r25
     bea:	87 95       	ror	r24
     bec:	97 f9       	bld	r25, 7
     bee:	08 95       	ret
     bf0:	5f 3f       	cpi	r21, 0xFF	; 255
     bf2:	ac f0       	brlt	.+42     	; 0xc1e <ldexp+0x68>
     bf4:	98 3e       	cpi	r25, 0xE8	; 232
     bf6:	9c f0       	brlt	.+38     	; 0xc1e <ldexp+0x68>
     bf8:	bb 27       	eor	r27, r27
     bfa:	86 95       	lsr	r24
     bfc:	77 95       	ror	r23
     bfe:	67 95       	ror	r22
     c00:	b7 95       	ror	r27
     c02:	08 f4       	brcc	.+2      	; 0xc06 <ldexp+0x50>
     c04:	b1 60       	ori	r27, 0x01	; 1
     c06:	93 95       	inc	r25
     c08:	c1 f7       	brne	.-16     	; 0xbfa <ldexp+0x44>
     c0a:	bb 0f       	add	r27, r27
     c0c:	58 f7       	brcc	.-42     	; 0xbe4 <ldexp+0x2e>
     c0e:	11 f4       	brne	.+4      	; 0xc14 <ldexp+0x5e>
     c10:	60 ff       	sbrs	r22, 0
     c12:	e8 cf       	rjmp	.-48     	; 0xbe4 <ldexp+0x2e>
     c14:	6f 5f       	subi	r22, 0xFF	; 255
     c16:	7f 4f       	sbci	r23, 0xFF	; 255
     c18:	8f 4f       	sbci	r24, 0xFF	; 255
     c1a:	9f 4f       	sbci	r25, 0xFF	; 255
     c1c:	e3 cf       	rjmp	.-58     	; 0xbe4 <ldexp+0x2e>
     c1e:	0c 94 ab 04 	jmp	0x956	; 0x956 <__fp_szero>
     c22:	16 f0       	brts	.+4      	; 0xc28 <ldexp+0x72>
     c24:	0c 94 07 07 	jmp	0xe0e	; 0xe0e <__fp_mpack>
     c28:	0c 94 66 04 	jmp	0x8cc	; 0x8cc <__fp_nan>
     c2c:	68 94       	set
     c2e:	0c 94 60 04 	jmp	0x8c0	; 0x8c0 <__fp_inf>

00000c32 <log>:
     c32:	0e 94 90 04 	call	0x920	; 0x920 <__fp_splitA>
     c36:	a8 f3       	brcs	.-22     	; 0xc22 <ldexp+0x6c>
     c38:	99 23       	and	r25, r25
     c3a:	c1 f3       	breq	.-16     	; 0xc2c <ldexp+0x76>
     c3c:	ae f3       	brts	.-22     	; 0xc28 <ldexp+0x72>
     c3e:	df 93       	push	r29
     c40:	cf 93       	push	r28
     c42:	1f 93       	push	r17
     c44:	0f 93       	push	r16
     c46:	ff 92       	push	r15
     c48:	c9 2f       	mov	r28, r25
     c4a:	dd 27       	eor	r29, r29
     c4c:	88 23       	and	r24, r24
     c4e:	2a f0       	brmi	.+10     	; 0xc5a <log+0x28>
     c50:	21 97       	sbiw	r28, 0x01	; 1
     c52:	66 0f       	add	r22, r22
     c54:	77 1f       	adc	r23, r23
     c56:	88 1f       	adc	r24, r24
     c58:	da f7       	brpl	.-10     	; 0xc50 <log+0x1e>
     c5a:	20 e0       	ldi	r18, 0x00	; 0
     c5c:	30 e0       	ldi	r19, 0x00	; 0
     c5e:	40 e8       	ldi	r20, 0x80	; 128
     c60:	5f eb       	ldi	r21, 0xBF	; 191
     c62:	9f e3       	ldi	r25, 0x3F	; 63
     c64:	88 39       	cpi	r24, 0x98	; 152
     c66:	20 f0       	brcs	.+8      	; 0xc70 <log+0x3e>
     c68:	80 3e       	cpi	r24, 0xE0	; 224
     c6a:	38 f0       	brcs	.+14     	; 0xc7a <log+0x48>
     c6c:	21 96       	adiw	r28, 0x01	; 1
     c6e:	8f 77       	andi	r24, 0x7F	; 127
     c70:	0e 94 81 03 	call	0x702	; 0x702 <__addsf3>
     c74:	e0 eb       	ldi	r30, 0xB0	; 176
     c76:	f0 e0       	ldi	r31, 0x00	; 0
     c78:	04 c0       	rjmp	.+8      	; 0xc82 <log+0x50>
     c7a:	0e 94 81 03 	call	0x702	; 0x702 <__addsf3>
     c7e:	ed ed       	ldi	r30, 0xDD	; 221
     c80:	f0 e0       	ldi	r31, 0x00	; 0
     c82:	0e 94 a8 05 	call	0xb50	; 0xb50 <__fp_powser>
     c86:	8b 01       	movw	r16, r22
     c88:	be 01       	movw	r22, r28
     c8a:	ec 01       	movw	r28, r24
     c8c:	fb 2e       	mov	r15, r27
     c8e:	6f 57       	subi	r22, 0x7F	; 127
     c90:	71 09       	sbc	r23, r1
     c92:	75 95       	asr	r23
     c94:	77 1f       	adc	r23, r23
     c96:	88 0b       	sbc	r24, r24
     c98:	99 0b       	sbc	r25, r25
     c9a:	0e 94 25 04 	call	0x84a	; 0x84a <__floatsisf>
     c9e:	28 e1       	ldi	r18, 0x18	; 24
     ca0:	32 e7       	ldi	r19, 0x72	; 114
     ca2:	41 e3       	ldi	r20, 0x31	; 49
     ca4:	5f e3       	ldi	r21, 0x3F	; 63
     ca6:	0e 94 c4 04 	call	0x988	; 0x988 <__mulsf3x>
     caa:	af 2d       	mov	r26, r15
     cac:	98 01       	movw	r18, r16
     cae:	ae 01       	movw	r20, r28
     cb0:	ff 90       	pop	r15
     cb2:	0f 91       	pop	r16
     cb4:	1f 91       	pop	r17
     cb6:	cf 91       	pop	r28
     cb8:	df 91       	pop	r29
     cba:	0e 94 98 03 	call	0x730	; 0x730 <__addsf3x>
     cbe:	0c 94 77 04 	jmp	0x8ee	; 0x8ee <__fp_round>

00000cc2 <modf>:
     cc2:	fa 01       	movw	r30, r20
     cc4:	dc 01       	movw	r26, r24
     cc6:	aa 0f       	add	r26, r26
     cc8:	bb 1f       	adc	r27, r27
     cca:	9b 01       	movw	r18, r22
     ccc:	ac 01       	movw	r20, r24
     cce:	bf 57       	subi	r27, 0x7F	; 127
     cd0:	28 f4       	brcc	.+10     	; 0xcdc <modf+0x1a>
     cd2:	22 27       	eor	r18, r18
     cd4:	33 27       	eor	r19, r19
     cd6:	44 27       	eor	r20, r20
     cd8:	50 78       	andi	r21, 0x80	; 128
     cda:	20 c0       	rjmp	.+64     	; 0xd1c <modf+0x5a>
     cdc:	b7 51       	subi	r27, 0x17	; 23
     cde:	90 f4       	brcc	.+36     	; 0xd04 <modf+0x42>
     ce0:	ab 2f       	mov	r26, r27
     ce2:	00 24       	eor	r0, r0
     ce4:	46 95       	lsr	r20
     ce6:	37 95       	ror	r19
     ce8:	27 95       	ror	r18
     cea:	01 1c       	adc	r0, r1
     cec:	a3 95       	inc	r26
     cee:	d2 f3       	brmi	.-12     	; 0xce4 <modf+0x22>
     cf0:	00 20       	and	r0, r0
     cf2:	71 f0       	breq	.+28     	; 0xd10 <modf+0x4e>
     cf4:	22 0f       	add	r18, r18
     cf6:	33 1f       	adc	r19, r19
     cf8:	44 1f       	adc	r20, r20
     cfa:	b3 95       	inc	r27
     cfc:	da f3       	brmi	.-10     	; 0xcf4 <modf+0x32>
     cfe:	0e d0       	rcall	.+28     	; 0xd1c <modf+0x5a>
     d00:	0c 94 80 03 	jmp	0x700	; 0x700 <__subsf3>
     d04:	61 30       	cpi	r22, 0x01	; 1
     d06:	71 05       	cpc	r23, r1
     d08:	a0 e8       	ldi	r26, 0x80	; 128
     d0a:	8a 07       	cpc	r24, r26
     d0c:	b9 46       	sbci	r27, 0x69	; 105
     d0e:	30 f4       	brcc	.+12     	; 0xd1c <modf+0x5a>
     d10:	9b 01       	movw	r18, r22
     d12:	ac 01       	movw	r20, r24
     d14:	66 27       	eor	r22, r22
     d16:	77 27       	eor	r23, r23
     d18:	88 27       	eor	r24, r24
     d1a:	90 78       	andi	r25, 0x80	; 128
     d1c:	30 96       	adiw	r30, 0x00	; 0
     d1e:	21 f0       	breq	.+8      	; 0xd28 <modf+0x66>
     d20:	20 83       	st	Z, r18
     d22:	31 83       	std	Z+1, r19	; 0x01
     d24:	42 83       	std	Z+2, r20	; 0x02
     d26:	53 83       	std	Z+3, r21	; 0x03
     d28:	08 95       	ret

00000d2a <__divsf3>:
     d2a:	0e 94 a9 06 	call	0xd52	; 0xd52 <__divsf3x>
     d2e:	0c 94 77 04 	jmp	0x8ee	; 0x8ee <__fp_round>
     d32:	0e 94 70 04 	call	0x8e0	; 0x8e0 <__fp_pscB>
     d36:	58 f0       	brcs	.+22     	; 0xd4e <__divsf3+0x24>
     d38:	0e 94 69 04 	call	0x8d2	; 0x8d2 <__fp_pscA>
     d3c:	40 f0       	brcs	.+16     	; 0xd4e <__divsf3+0x24>
     d3e:	29 f4       	brne	.+10     	; 0xd4a <__divsf3+0x20>
     d40:	5f 3f       	cpi	r21, 0xFF	; 255
     d42:	29 f0       	breq	.+10     	; 0xd4e <__divsf3+0x24>
     d44:	0c 94 60 04 	jmp	0x8c0	; 0x8c0 <__fp_inf>
     d48:	51 11       	cpse	r21, r1
     d4a:	0c 94 ab 04 	jmp	0x956	; 0x956 <__fp_szero>
     d4e:	0c 94 66 04 	jmp	0x8cc	; 0x8cc <__fp_nan>

00000d52 <__divsf3x>:
     d52:	0e 94 88 04 	call	0x910	; 0x910 <__fp_split3>
     d56:	68 f3       	brcs	.-38     	; 0xd32 <__divsf3+0x8>

00000d58 <__divsf3_pse>:
     d58:	99 23       	and	r25, r25
     d5a:	b1 f3       	breq	.-20     	; 0xd48 <__divsf3+0x1e>
     d5c:	55 23       	and	r21, r21
     d5e:	91 f3       	breq	.-28     	; 0xd44 <__divsf3+0x1a>
     d60:	95 1b       	sub	r25, r21
     d62:	55 0b       	sbc	r21, r21
     d64:	bb 27       	eor	r27, r27
     d66:	aa 27       	eor	r26, r26
     d68:	62 17       	cp	r22, r18
     d6a:	73 07       	cpc	r23, r19
     d6c:	84 07       	cpc	r24, r20
     d6e:	38 f0       	brcs	.+14     	; 0xd7e <__divsf3_pse+0x26>
     d70:	9f 5f       	subi	r25, 0xFF	; 255
     d72:	5f 4f       	sbci	r21, 0xFF	; 255
     d74:	22 0f       	add	r18, r18
     d76:	33 1f       	adc	r19, r19
     d78:	44 1f       	adc	r20, r20
     d7a:	aa 1f       	adc	r26, r26
     d7c:	a9 f3       	breq	.-22     	; 0xd68 <__divsf3_pse+0x10>
     d7e:	35 d0       	rcall	.+106    	; 0xdea <__divsf3_pse+0x92>
     d80:	0e 2e       	mov	r0, r30
     d82:	3a f0       	brmi	.+14     	; 0xd92 <__divsf3_pse+0x3a>
     d84:	e0 e8       	ldi	r30, 0x80	; 128
     d86:	32 d0       	rcall	.+100    	; 0xdec <__divsf3_pse+0x94>
     d88:	91 50       	subi	r25, 0x01	; 1
     d8a:	50 40       	sbci	r21, 0x00	; 0
     d8c:	e6 95       	lsr	r30
     d8e:	00 1c       	adc	r0, r0
     d90:	ca f7       	brpl	.-14     	; 0xd84 <__divsf3_pse+0x2c>
     d92:	2b d0       	rcall	.+86     	; 0xdea <__divsf3_pse+0x92>
     d94:	fe 2f       	mov	r31, r30
     d96:	29 d0       	rcall	.+82     	; 0xdea <__divsf3_pse+0x92>
     d98:	66 0f       	add	r22, r22
     d9a:	77 1f       	adc	r23, r23
     d9c:	88 1f       	adc	r24, r24
     d9e:	bb 1f       	adc	r27, r27
     da0:	26 17       	cp	r18, r22
     da2:	37 07       	cpc	r19, r23
     da4:	48 07       	cpc	r20, r24
     da6:	ab 07       	cpc	r26, r27
     da8:	b0 e8       	ldi	r27, 0x80	; 128
     daa:	09 f0       	breq	.+2      	; 0xdae <__divsf3_pse+0x56>
     dac:	bb 0b       	sbc	r27, r27
     dae:	80 2d       	mov	r24, r0
     db0:	bf 01       	movw	r22, r30
     db2:	ff 27       	eor	r31, r31
     db4:	93 58       	subi	r25, 0x83	; 131
     db6:	5f 4f       	sbci	r21, 0xFF	; 255
     db8:	3a f0       	brmi	.+14     	; 0xdc8 <__divsf3_pse+0x70>
     dba:	9e 3f       	cpi	r25, 0xFE	; 254
     dbc:	51 05       	cpc	r21, r1
     dbe:	78 f0       	brcs	.+30     	; 0xdde <__divsf3_pse+0x86>
     dc0:	0c 94 60 04 	jmp	0x8c0	; 0x8c0 <__fp_inf>
     dc4:	0c 94 ab 04 	jmp	0x956	; 0x956 <__fp_szero>
     dc8:	5f 3f       	cpi	r21, 0xFF	; 255
     dca:	e4 f3       	brlt	.-8      	; 0xdc4 <__divsf3_pse+0x6c>
     dcc:	98 3e       	cpi	r25, 0xE8	; 232
     dce:	d4 f3       	brlt	.-12     	; 0xdc4 <__divsf3_pse+0x6c>
     dd0:	86 95       	lsr	r24
     dd2:	77 95       	ror	r23
     dd4:	67 95       	ror	r22
     dd6:	b7 95       	ror	r27
     dd8:	f7 95       	ror	r31
     dda:	9f 5f       	subi	r25, 0xFF	; 255
     ddc:	c9 f7       	brne	.-14     	; 0xdd0 <__divsf3_pse+0x78>
     dde:	88 0f       	add	r24, r24
     de0:	91 1d       	adc	r25, r1
     de2:	96 95       	lsr	r25
     de4:	87 95       	ror	r24
     de6:	97 f9       	bld	r25, 7
     de8:	08 95       	ret
     dea:	e1 e0       	ldi	r30, 0x01	; 1
     dec:	66 0f       	add	r22, r22
     dee:	77 1f       	adc	r23, r23
     df0:	88 1f       	adc	r24, r24
     df2:	bb 1f       	adc	r27, r27
     df4:	62 17       	cp	r22, r18
     df6:	73 07       	cpc	r23, r19
     df8:	84 07       	cpc	r24, r20
     dfa:	ba 07       	cpc	r27, r26
     dfc:	20 f0       	brcs	.+8      	; 0xe06 <__divsf3_pse+0xae>
     dfe:	62 1b       	sub	r22, r18
     e00:	73 0b       	sbc	r23, r19
     e02:	84 0b       	sbc	r24, r20
     e04:	ba 0b       	sbc	r27, r26
     e06:	ee 1f       	adc	r30, r30
     e08:	88 f7       	brcc	.-30     	; 0xdec <__divsf3_pse+0x94>
     e0a:	e0 95       	com	r30
     e0c:	08 95       	ret

00000e0e <__fp_mpack>:
     e0e:	9f 3f       	cpi	r25, 0xFF	; 255
     e10:	31 f0       	breq	.+12     	; 0xe1e <__fp_mpack_finite+0xc>

00000e12 <__fp_mpack_finite>:
     e12:	91 50       	subi	r25, 0x01	; 1
     e14:	20 f4       	brcc	.+8      	; 0xe1e <__fp_mpack_finite+0xc>
     e16:	87 95       	ror	r24
     e18:	77 95       	ror	r23
     e1a:	67 95       	ror	r22
     e1c:	b7 95       	ror	r27
     e1e:	88 0f       	add	r24, r24
     e20:	91 1d       	adc	r25, r1
     e22:	96 95       	lsr	r25
     e24:	87 95       	ror	r24
     e26:	97 f9       	bld	r25, 7
     e28:	08 95       	ret

00000e2a <__tablejump2__>:
     e2a:	ee 0f       	add	r30, r30
     e2c:	ff 1f       	adc	r31, r31
     e2e:	05 90       	lpm	r0, Z+
     e30:	f4 91       	lpm	r31, Z
     e32:	e0 2d       	mov	r30, r0
     e34:	09 94       	ijmp

00000e36 <printf>:
     e36:	a0 e0       	ldi	r26, 0x00	; 0
     e38:	b0 e0       	ldi	r27, 0x00	; 0
     e3a:	e1 e2       	ldi	r30, 0x21	; 33
     e3c:	f7 e0       	ldi	r31, 0x07	; 7
     e3e:	0c 94 33 0d 	jmp	0x1a66	; 0x1a66 <__prologue_saves__+0x20>
     e42:	ae 01       	movw	r20, r28
     e44:	4b 5f       	subi	r20, 0xFB	; 251
     e46:	5f 4f       	sbci	r21, 0xFF	; 255
     e48:	fa 01       	movw	r30, r20
     e4a:	61 91       	ld	r22, Z+
     e4c:	71 91       	ld	r23, Z+
     e4e:	af 01       	movw	r20, r30
     e50:	80 91 49 01 	lds	r24, 0x0149	; 0x800149 <__iob+0x2>
     e54:	90 91 4a 01 	lds	r25, 0x014A	; 0x80014a <__iob+0x3>
     e58:	0e 94 77 07 	call	0xeee	; 0xeee <vfprintf>
     e5c:	e2 e0       	ldi	r30, 0x02	; 2
     e5e:	0c 94 4f 0d 	jmp	0x1a9e	; 0x1a9e <__epilogue_restores__+0x20>

00000e62 <puts>:
     e62:	0f 93       	push	r16
     e64:	1f 93       	push	r17
     e66:	cf 93       	push	r28
     e68:	df 93       	push	r29
     e6a:	e0 91 49 01 	lds	r30, 0x0149	; 0x800149 <__iob+0x2>
     e6e:	f0 91 4a 01 	lds	r31, 0x014A	; 0x80014a <__iob+0x3>
     e72:	23 81       	ldd	r18, Z+3	; 0x03
     e74:	21 ff       	sbrs	r18, 1
     e76:	1b c0       	rjmp	.+54     	; 0xeae <puts+0x4c>
     e78:	8c 01       	movw	r16, r24
     e7a:	d0 e0       	ldi	r29, 0x00	; 0
     e7c:	c0 e0       	ldi	r28, 0x00	; 0
     e7e:	f8 01       	movw	r30, r16
     e80:	81 91       	ld	r24, Z+
     e82:	8f 01       	movw	r16, r30
     e84:	60 91 49 01 	lds	r22, 0x0149	; 0x800149 <__iob+0x2>
     e88:	70 91 4a 01 	lds	r23, 0x014A	; 0x80014a <__iob+0x3>
     e8c:	db 01       	movw	r26, r22
     e8e:	18 96       	adiw	r26, 0x08	; 8
     e90:	ed 91       	ld	r30, X+
     e92:	fc 91       	ld	r31, X
     e94:	19 97       	sbiw	r26, 0x09	; 9
     e96:	88 23       	and	r24, r24
     e98:	31 f0       	breq	.+12     	; 0xea6 <puts+0x44>
     e9a:	09 95       	icall
     e9c:	89 2b       	or	r24, r25
     e9e:	79 f3       	breq	.-34     	; 0xe7e <puts+0x1c>
     ea0:	df ef       	ldi	r29, 0xFF	; 255
     ea2:	cf ef       	ldi	r28, 0xFF	; 255
     ea4:	ec cf       	rjmp	.-40     	; 0xe7e <puts+0x1c>
     ea6:	8a e0       	ldi	r24, 0x0A	; 10
     ea8:	09 95       	icall
     eaa:	89 2b       	or	r24, r25
     eac:	19 f0       	breq	.+6      	; 0xeb4 <puts+0x52>
     eae:	8f ef       	ldi	r24, 0xFF	; 255
     eb0:	9f ef       	ldi	r25, 0xFF	; 255
     eb2:	02 c0       	rjmp	.+4      	; 0xeb8 <puts+0x56>
     eb4:	8d 2f       	mov	r24, r29
     eb6:	9c 2f       	mov	r25, r28
     eb8:	df 91       	pop	r29
     eba:	cf 91       	pop	r28
     ebc:	1f 91       	pop	r17
     ebe:	0f 91       	pop	r16
     ec0:	08 95       	ret

00000ec2 <scanf>:
     ec2:	a0 e0       	ldi	r26, 0x00	; 0
     ec4:	b0 e0       	ldi	r27, 0x00	; 0
     ec6:	e7 e6       	ldi	r30, 0x67	; 103
     ec8:	f7 e0       	ldi	r31, 0x07	; 7
     eca:	0c 94 33 0d 	jmp	0x1a66	; 0x1a66 <__prologue_saves__+0x20>
     ece:	ae 01       	movw	r20, r28
     ed0:	4b 5f       	subi	r20, 0xFB	; 251
     ed2:	5f 4f       	sbci	r21, 0xFF	; 255
     ed4:	fa 01       	movw	r30, r20
     ed6:	61 91       	ld	r22, Z+
     ed8:	71 91       	ld	r23, Z+
     eda:	af 01       	movw	r20, r30
     edc:	80 91 47 01 	lds	r24, 0x0147	; 0x800147 <__iob>
     ee0:	90 91 48 01 	lds	r25, 0x0148	; 0x800148 <__iob+0x1>
     ee4:	0e 94 f4 0a 	call	0x15e8	; 0x15e8 <vfscanf>
     ee8:	e2 e0       	ldi	r30, 0x02	; 2
     eea:	0c 94 4f 0d 	jmp	0x1a9e	; 0x1a9e <__epilogue_restores__+0x20>

00000eee <vfprintf>:
     eee:	ab e0       	ldi	r26, 0x0B	; 11
     ef0:	b0 e0       	ldi	r27, 0x00	; 0
     ef2:	ed e7       	ldi	r30, 0x7D	; 125
     ef4:	f7 e0       	ldi	r31, 0x07	; 7
     ef6:	0c 94 23 0d 	jmp	0x1a46	; 0x1a46 <__prologue_saves__>
     efa:	6c 01       	movw	r12, r24
     efc:	7b 01       	movw	r14, r22
     efe:	8a 01       	movw	r16, r20
     f00:	fc 01       	movw	r30, r24
     f02:	17 82       	std	Z+7, r1	; 0x07
     f04:	16 82       	std	Z+6, r1	; 0x06
     f06:	83 81       	ldd	r24, Z+3	; 0x03
     f08:	81 ff       	sbrs	r24, 1
     f0a:	cc c1       	rjmp	.+920    	; 0x12a4 <vfprintf+0x3b6>
     f0c:	ce 01       	movw	r24, r28
     f0e:	01 96       	adiw	r24, 0x01	; 1
     f10:	3c 01       	movw	r6, r24
     f12:	f6 01       	movw	r30, r12
     f14:	93 81       	ldd	r25, Z+3	; 0x03
     f16:	f7 01       	movw	r30, r14
     f18:	93 fd       	sbrc	r25, 3
     f1a:	85 91       	lpm	r24, Z+
     f1c:	93 ff       	sbrs	r25, 3
     f1e:	81 91       	ld	r24, Z+
     f20:	7f 01       	movw	r14, r30
     f22:	88 23       	and	r24, r24
     f24:	09 f4       	brne	.+2      	; 0xf28 <vfprintf+0x3a>
     f26:	ba c1       	rjmp	.+884    	; 0x129c <vfprintf+0x3ae>
     f28:	85 32       	cpi	r24, 0x25	; 37
     f2a:	39 f4       	brne	.+14     	; 0xf3a <vfprintf+0x4c>
     f2c:	93 fd       	sbrc	r25, 3
     f2e:	85 91       	lpm	r24, Z+
     f30:	93 ff       	sbrs	r25, 3
     f32:	81 91       	ld	r24, Z+
     f34:	7f 01       	movw	r14, r30
     f36:	85 32       	cpi	r24, 0x25	; 37
     f38:	29 f4       	brne	.+10     	; 0xf44 <vfprintf+0x56>
     f3a:	b6 01       	movw	r22, r12
     f3c:	90 e0       	ldi	r25, 0x00	; 0
     f3e:	0e 94 6d 0c 	call	0x18da	; 0x18da <fputc>
     f42:	e7 cf       	rjmp	.-50     	; 0xf12 <vfprintf+0x24>
     f44:	91 2c       	mov	r9, r1
     f46:	21 2c       	mov	r2, r1
     f48:	31 2c       	mov	r3, r1
     f4a:	ff e1       	ldi	r31, 0x1F	; 31
     f4c:	f3 15       	cp	r31, r3
     f4e:	d8 f0       	brcs	.+54     	; 0xf86 <vfprintf+0x98>
     f50:	8b 32       	cpi	r24, 0x2B	; 43
     f52:	79 f0       	breq	.+30     	; 0xf72 <vfprintf+0x84>
     f54:	38 f4       	brcc	.+14     	; 0xf64 <vfprintf+0x76>
     f56:	80 32       	cpi	r24, 0x20	; 32
     f58:	79 f0       	breq	.+30     	; 0xf78 <vfprintf+0x8a>
     f5a:	83 32       	cpi	r24, 0x23	; 35
     f5c:	a1 f4       	brne	.+40     	; 0xf86 <vfprintf+0x98>
     f5e:	23 2d       	mov	r18, r3
     f60:	20 61       	ori	r18, 0x10	; 16
     f62:	1d c0       	rjmp	.+58     	; 0xf9e <vfprintf+0xb0>
     f64:	8d 32       	cpi	r24, 0x2D	; 45
     f66:	61 f0       	breq	.+24     	; 0xf80 <vfprintf+0x92>
     f68:	80 33       	cpi	r24, 0x30	; 48
     f6a:	69 f4       	brne	.+26     	; 0xf86 <vfprintf+0x98>
     f6c:	23 2d       	mov	r18, r3
     f6e:	21 60       	ori	r18, 0x01	; 1
     f70:	16 c0       	rjmp	.+44     	; 0xf9e <vfprintf+0xb0>
     f72:	83 2d       	mov	r24, r3
     f74:	82 60       	ori	r24, 0x02	; 2
     f76:	38 2e       	mov	r3, r24
     f78:	e3 2d       	mov	r30, r3
     f7a:	e4 60       	ori	r30, 0x04	; 4
     f7c:	3e 2e       	mov	r3, r30
     f7e:	2a c0       	rjmp	.+84     	; 0xfd4 <vfprintf+0xe6>
     f80:	f3 2d       	mov	r31, r3
     f82:	f8 60       	ori	r31, 0x08	; 8
     f84:	1d c0       	rjmp	.+58     	; 0xfc0 <vfprintf+0xd2>
     f86:	37 fc       	sbrc	r3, 7
     f88:	2d c0       	rjmp	.+90     	; 0xfe4 <vfprintf+0xf6>
     f8a:	20 ed       	ldi	r18, 0xD0	; 208
     f8c:	28 0f       	add	r18, r24
     f8e:	2a 30       	cpi	r18, 0x0A	; 10
     f90:	40 f0       	brcs	.+16     	; 0xfa2 <vfprintf+0xb4>
     f92:	8e 32       	cpi	r24, 0x2E	; 46
     f94:	b9 f4       	brne	.+46     	; 0xfc4 <vfprintf+0xd6>
     f96:	36 fc       	sbrc	r3, 6
     f98:	81 c1       	rjmp	.+770    	; 0x129c <vfprintf+0x3ae>
     f9a:	23 2d       	mov	r18, r3
     f9c:	20 64       	ori	r18, 0x40	; 64
     f9e:	32 2e       	mov	r3, r18
     fa0:	19 c0       	rjmp	.+50     	; 0xfd4 <vfprintf+0xe6>
     fa2:	36 fe       	sbrs	r3, 6
     fa4:	06 c0       	rjmp	.+12     	; 0xfb2 <vfprintf+0xc4>
     fa6:	8a e0       	ldi	r24, 0x0A	; 10
     fa8:	98 9e       	mul	r9, r24
     faa:	20 0d       	add	r18, r0
     fac:	11 24       	eor	r1, r1
     fae:	92 2e       	mov	r9, r18
     fb0:	11 c0       	rjmp	.+34     	; 0xfd4 <vfprintf+0xe6>
     fb2:	ea e0       	ldi	r30, 0x0A	; 10
     fb4:	2e 9e       	mul	r2, r30
     fb6:	20 0d       	add	r18, r0
     fb8:	11 24       	eor	r1, r1
     fba:	22 2e       	mov	r2, r18
     fbc:	f3 2d       	mov	r31, r3
     fbe:	f0 62       	ori	r31, 0x20	; 32
     fc0:	3f 2e       	mov	r3, r31
     fc2:	08 c0       	rjmp	.+16     	; 0xfd4 <vfprintf+0xe6>
     fc4:	8c 36       	cpi	r24, 0x6C	; 108
     fc6:	21 f4       	brne	.+8      	; 0xfd0 <vfprintf+0xe2>
     fc8:	83 2d       	mov	r24, r3
     fca:	80 68       	ori	r24, 0x80	; 128
     fcc:	38 2e       	mov	r3, r24
     fce:	02 c0       	rjmp	.+4      	; 0xfd4 <vfprintf+0xe6>
     fd0:	88 36       	cpi	r24, 0x68	; 104
     fd2:	41 f4       	brne	.+16     	; 0xfe4 <vfprintf+0xf6>
     fd4:	f7 01       	movw	r30, r14
     fd6:	93 fd       	sbrc	r25, 3
     fd8:	85 91       	lpm	r24, Z+
     fda:	93 ff       	sbrs	r25, 3
     fdc:	81 91       	ld	r24, Z+
     fde:	7f 01       	movw	r14, r30
     fe0:	81 11       	cpse	r24, r1
     fe2:	b3 cf       	rjmp	.-154    	; 0xf4a <vfprintf+0x5c>
     fe4:	98 2f       	mov	r25, r24
     fe6:	9f 7d       	andi	r25, 0xDF	; 223
     fe8:	95 54       	subi	r25, 0x45	; 69
     fea:	93 30       	cpi	r25, 0x03	; 3
     fec:	28 f4       	brcc	.+10     	; 0xff8 <vfprintf+0x10a>
     fee:	0c 5f       	subi	r16, 0xFC	; 252
     ff0:	1f 4f       	sbci	r17, 0xFF	; 255
     ff2:	9f e3       	ldi	r25, 0x3F	; 63
     ff4:	99 83       	std	Y+1, r25	; 0x01
     ff6:	0d c0       	rjmp	.+26     	; 0x1012 <vfprintf+0x124>
     ff8:	83 36       	cpi	r24, 0x63	; 99
     ffa:	31 f0       	breq	.+12     	; 0x1008 <vfprintf+0x11a>
     ffc:	83 37       	cpi	r24, 0x73	; 115
     ffe:	71 f0       	breq	.+28     	; 0x101c <vfprintf+0x12e>
    1000:	83 35       	cpi	r24, 0x53	; 83
    1002:	09 f0       	breq	.+2      	; 0x1006 <vfprintf+0x118>
    1004:	59 c0       	rjmp	.+178    	; 0x10b8 <vfprintf+0x1ca>
    1006:	21 c0       	rjmp	.+66     	; 0x104a <vfprintf+0x15c>
    1008:	f8 01       	movw	r30, r16
    100a:	80 81       	ld	r24, Z
    100c:	89 83       	std	Y+1, r24	; 0x01
    100e:	0e 5f       	subi	r16, 0xFE	; 254
    1010:	1f 4f       	sbci	r17, 0xFF	; 255
    1012:	88 24       	eor	r8, r8
    1014:	83 94       	inc	r8
    1016:	91 2c       	mov	r9, r1
    1018:	53 01       	movw	r10, r6
    101a:	13 c0       	rjmp	.+38     	; 0x1042 <vfprintf+0x154>
    101c:	28 01       	movw	r4, r16
    101e:	f2 e0       	ldi	r31, 0x02	; 2
    1020:	4f 0e       	add	r4, r31
    1022:	51 1c       	adc	r5, r1
    1024:	f8 01       	movw	r30, r16
    1026:	a0 80       	ld	r10, Z
    1028:	b1 80       	ldd	r11, Z+1	; 0x01
    102a:	36 fe       	sbrs	r3, 6
    102c:	03 c0       	rjmp	.+6      	; 0x1034 <vfprintf+0x146>
    102e:	69 2d       	mov	r22, r9
    1030:	70 e0       	ldi	r23, 0x00	; 0
    1032:	02 c0       	rjmp	.+4      	; 0x1038 <vfprintf+0x14a>
    1034:	6f ef       	ldi	r22, 0xFF	; 255
    1036:	7f ef       	ldi	r23, 0xFF	; 255
    1038:	c5 01       	movw	r24, r10
    103a:	0e 94 24 0c 	call	0x1848	; 0x1848 <strnlen>
    103e:	4c 01       	movw	r8, r24
    1040:	82 01       	movw	r16, r4
    1042:	f3 2d       	mov	r31, r3
    1044:	ff 77       	andi	r31, 0x7F	; 127
    1046:	3f 2e       	mov	r3, r31
    1048:	16 c0       	rjmp	.+44     	; 0x1076 <vfprintf+0x188>
    104a:	28 01       	movw	r4, r16
    104c:	22 e0       	ldi	r18, 0x02	; 2
    104e:	42 0e       	add	r4, r18
    1050:	51 1c       	adc	r5, r1
    1052:	f8 01       	movw	r30, r16
    1054:	a0 80       	ld	r10, Z
    1056:	b1 80       	ldd	r11, Z+1	; 0x01
    1058:	36 fe       	sbrs	r3, 6
    105a:	03 c0       	rjmp	.+6      	; 0x1062 <vfprintf+0x174>
    105c:	69 2d       	mov	r22, r9
    105e:	70 e0       	ldi	r23, 0x00	; 0
    1060:	02 c0       	rjmp	.+4      	; 0x1066 <vfprintf+0x178>
    1062:	6f ef       	ldi	r22, 0xFF	; 255
    1064:	7f ef       	ldi	r23, 0xFF	; 255
    1066:	c5 01       	movw	r24, r10
    1068:	0e 94 19 0c 	call	0x1832	; 0x1832 <strnlen_P>
    106c:	4c 01       	movw	r8, r24
    106e:	f3 2d       	mov	r31, r3
    1070:	f0 68       	ori	r31, 0x80	; 128
    1072:	3f 2e       	mov	r3, r31
    1074:	82 01       	movw	r16, r4
    1076:	33 fc       	sbrc	r3, 3
    1078:	1b c0       	rjmp	.+54     	; 0x10b0 <vfprintf+0x1c2>
    107a:	82 2d       	mov	r24, r2
    107c:	90 e0       	ldi	r25, 0x00	; 0
    107e:	88 16       	cp	r8, r24
    1080:	99 06       	cpc	r9, r25
    1082:	b0 f4       	brcc	.+44     	; 0x10b0 <vfprintf+0x1c2>
    1084:	b6 01       	movw	r22, r12
    1086:	80 e2       	ldi	r24, 0x20	; 32
    1088:	90 e0       	ldi	r25, 0x00	; 0
    108a:	0e 94 6d 0c 	call	0x18da	; 0x18da <fputc>
    108e:	2a 94       	dec	r2
    1090:	f4 cf       	rjmp	.-24     	; 0x107a <vfprintf+0x18c>
    1092:	f5 01       	movw	r30, r10
    1094:	37 fc       	sbrc	r3, 7
    1096:	85 91       	lpm	r24, Z+
    1098:	37 fe       	sbrs	r3, 7
    109a:	81 91       	ld	r24, Z+
    109c:	5f 01       	movw	r10, r30
    109e:	b6 01       	movw	r22, r12
    10a0:	90 e0       	ldi	r25, 0x00	; 0
    10a2:	0e 94 6d 0c 	call	0x18da	; 0x18da <fputc>
    10a6:	21 10       	cpse	r2, r1
    10a8:	2a 94       	dec	r2
    10aa:	21 e0       	ldi	r18, 0x01	; 1
    10ac:	82 1a       	sub	r8, r18
    10ae:	91 08       	sbc	r9, r1
    10b0:	81 14       	cp	r8, r1
    10b2:	91 04       	cpc	r9, r1
    10b4:	71 f7       	brne	.-36     	; 0x1092 <vfprintf+0x1a4>
    10b6:	e8 c0       	rjmp	.+464    	; 0x1288 <vfprintf+0x39a>
    10b8:	84 36       	cpi	r24, 0x64	; 100
    10ba:	11 f0       	breq	.+4      	; 0x10c0 <vfprintf+0x1d2>
    10bc:	89 36       	cpi	r24, 0x69	; 105
    10be:	41 f5       	brne	.+80     	; 0x1110 <vfprintf+0x222>
    10c0:	f8 01       	movw	r30, r16
    10c2:	37 fe       	sbrs	r3, 7
    10c4:	07 c0       	rjmp	.+14     	; 0x10d4 <vfprintf+0x1e6>
    10c6:	60 81       	ld	r22, Z
    10c8:	71 81       	ldd	r23, Z+1	; 0x01
    10ca:	82 81       	ldd	r24, Z+2	; 0x02
    10cc:	93 81       	ldd	r25, Z+3	; 0x03
    10ce:	0c 5f       	subi	r16, 0xFC	; 252
    10d0:	1f 4f       	sbci	r17, 0xFF	; 255
    10d2:	08 c0       	rjmp	.+16     	; 0x10e4 <vfprintf+0x1f6>
    10d4:	60 81       	ld	r22, Z
    10d6:	71 81       	ldd	r23, Z+1	; 0x01
    10d8:	07 2e       	mov	r0, r23
    10da:	00 0c       	add	r0, r0
    10dc:	88 0b       	sbc	r24, r24
    10de:	99 0b       	sbc	r25, r25
    10e0:	0e 5f       	subi	r16, 0xFE	; 254
    10e2:	1f 4f       	sbci	r17, 0xFF	; 255
    10e4:	f3 2d       	mov	r31, r3
    10e6:	ff 76       	andi	r31, 0x6F	; 111
    10e8:	3f 2e       	mov	r3, r31
    10ea:	97 ff       	sbrs	r25, 7
    10ec:	09 c0       	rjmp	.+18     	; 0x1100 <vfprintf+0x212>
    10ee:	90 95       	com	r25
    10f0:	80 95       	com	r24
    10f2:	70 95       	com	r23
    10f4:	61 95       	neg	r22
    10f6:	7f 4f       	sbci	r23, 0xFF	; 255
    10f8:	8f 4f       	sbci	r24, 0xFF	; 255
    10fa:	9f 4f       	sbci	r25, 0xFF	; 255
    10fc:	f0 68       	ori	r31, 0x80	; 128
    10fe:	3f 2e       	mov	r3, r31
    1100:	2a e0       	ldi	r18, 0x0A	; 10
    1102:	30 e0       	ldi	r19, 0x00	; 0
    1104:	a3 01       	movw	r20, r6
    1106:	0e 94 c2 0c 	call	0x1984	; 0x1984 <__ultoa_invert>
    110a:	88 2e       	mov	r8, r24
    110c:	86 18       	sub	r8, r6
    110e:	45 c0       	rjmp	.+138    	; 0x119a <vfprintf+0x2ac>
    1110:	85 37       	cpi	r24, 0x75	; 117
    1112:	31 f4       	brne	.+12     	; 0x1120 <vfprintf+0x232>
    1114:	23 2d       	mov	r18, r3
    1116:	2f 7e       	andi	r18, 0xEF	; 239
    1118:	b2 2e       	mov	r11, r18
    111a:	2a e0       	ldi	r18, 0x0A	; 10
    111c:	30 e0       	ldi	r19, 0x00	; 0
    111e:	25 c0       	rjmp	.+74     	; 0x116a <vfprintf+0x27c>
    1120:	93 2d       	mov	r25, r3
    1122:	99 7f       	andi	r25, 0xF9	; 249
    1124:	b9 2e       	mov	r11, r25
    1126:	8f 36       	cpi	r24, 0x6F	; 111
    1128:	c1 f0       	breq	.+48     	; 0x115a <vfprintf+0x26c>
    112a:	18 f4       	brcc	.+6      	; 0x1132 <vfprintf+0x244>
    112c:	88 35       	cpi	r24, 0x58	; 88
    112e:	79 f0       	breq	.+30     	; 0x114e <vfprintf+0x260>
    1130:	b5 c0       	rjmp	.+362    	; 0x129c <vfprintf+0x3ae>
    1132:	80 37       	cpi	r24, 0x70	; 112
    1134:	19 f0       	breq	.+6      	; 0x113c <vfprintf+0x24e>
    1136:	88 37       	cpi	r24, 0x78	; 120
    1138:	21 f0       	breq	.+8      	; 0x1142 <vfprintf+0x254>
    113a:	b0 c0       	rjmp	.+352    	; 0x129c <vfprintf+0x3ae>
    113c:	e9 2f       	mov	r30, r25
    113e:	e0 61       	ori	r30, 0x10	; 16
    1140:	be 2e       	mov	r11, r30
    1142:	b4 fe       	sbrs	r11, 4
    1144:	0d c0       	rjmp	.+26     	; 0x1160 <vfprintf+0x272>
    1146:	fb 2d       	mov	r31, r11
    1148:	f4 60       	ori	r31, 0x04	; 4
    114a:	bf 2e       	mov	r11, r31
    114c:	09 c0       	rjmp	.+18     	; 0x1160 <vfprintf+0x272>
    114e:	34 fe       	sbrs	r3, 4
    1150:	0a c0       	rjmp	.+20     	; 0x1166 <vfprintf+0x278>
    1152:	29 2f       	mov	r18, r25
    1154:	26 60       	ori	r18, 0x06	; 6
    1156:	b2 2e       	mov	r11, r18
    1158:	06 c0       	rjmp	.+12     	; 0x1166 <vfprintf+0x278>
    115a:	28 e0       	ldi	r18, 0x08	; 8
    115c:	30 e0       	ldi	r19, 0x00	; 0
    115e:	05 c0       	rjmp	.+10     	; 0x116a <vfprintf+0x27c>
    1160:	20 e1       	ldi	r18, 0x10	; 16
    1162:	30 e0       	ldi	r19, 0x00	; 0
    1164:	02 c0       	rjmp	.+4      	; 0x116a <vfprintf+0x27c>
    1166:	20 e1       	ldi	r18, 0x10	; 16
    1168:	32 e0       	ldi	r19, 0x02	; 2
    116a:	f8 01       	movw	r30, r16
    116c:	b7 fe       	sbrs	r11, 7
    116e:	07 c0       	rjmp	.+14     	; 0x117e <vfprintf+0x290>
    1170:	60 81       	ld	r22, Z
    1172:	71 81       	ldd	r23, Z+1	; 0x01
    1174:	82 81       	ldd	r24, Z+2	; 0x02
    1176:	93 81       	ldd	r25, Z+3	; 0x03
    1178:	0c 5f       	subi	r16, 0xFC	; 252
    117a:	1f 4f       	sbci	r17, 0xFF	; 255
    117c:	06 c0       	rjmp	.+12     	; 0x118a <vfprintf+0x29c>
    117e:	60 81       	ld	r22, Z
    1180:	71 81       	ldd	r23, Z+1	; 0x01
    1182:	80 e0       	ldi	r24, 0x00	; 0
    1184:	90 e0       	ldi	r25, 0x00	; 0
    1186:	0e 5f       	subi	r16, 0xFE	; 254
    1188:	1f 4f       	sbci	r17, 0xFF	; 255
    118a:	a3 01       	movw	r20, r6
    118c:	0e 94 c2 0c 	call	0x1984	; 0x1984 <__ultoa_invert>
    1190:	88 2e       	mov	r8, r24
    1192:	86 18       	sub	r8, r6
    1194:	fb 2d       	mov	r31, r11
    1196:	ff 77       	andi	r31, 0x7F	; 127
    1198:	3f 2e       	mov	r3, r31
    119a:	36 fe       	sbrs	r3, 6
    119c:	0d c0       	rjmp	.+26     	; 0x11b8 <vfprintf+0x2ca>
    119e:	23 2d       	mov	r18, r3
    11a0:	2e 7f       	andi	r18, 0xFE	; 254
    11a2:	a2 2e       	mov	r10, r18
    11a4:	89 14       	cp	r8, r9
    11a6:	58 f4       	brcc	.+22     	; 0x11be <vfprintf+0x2d0>
    11a8:	34 fe       	sbrs	r3, 4
    11aa:	0b c0       	rjmp	.+22     	; 0x11c2 <vfprintf+0x2d4>
    11ac:	32 fc       	sbrc	r3, 2
    11ae:	09 c0       	rjmp	.+18     	; 0x11c2 <vfprintf+0x2d4>
    11b0:	83 2d       	mov	r24, r3
    11b2:	8e 7e       	andi	r24, 0xEE	; 238
    11b4:	a8 2e       	mov	r10, r24
    11b6:	05 c0       	rjmp	.+10     	; 0x11c2 <vfprintf+0x2d4>
    11b8:	b8 2c       	mov	r11, r8
    11ba:	a3 2c       	mov	r10, r3
    11bc:	03 c0       	rjmp	.+6      	; 0x11c4 <vfprintf+0x2d6>
    11be:	b8 2c       	mov	r11, r8
    11c0:	01 c0       	rjmp	.+2      	; 0x11c4 <vfprintf+0x2d6>
    11c2:	b9 2c       	mov	r11, r9
    11c4:	a4 fe       	sbrs	r10, 4
    11c6:	0f c0       	rjmp	.+30     	; 0x11e6 <vfprintf+0x2f8>
    11c8:	fe 01       	movw	r30, r28
    11ca:	e8 0d       	add	r30, r8
    11cc:	f1 1d       	adc	r31, r1
    11ce:	80 81       	ld	r24, Z
    11d0:	80 33       	cpi	r24, 0x30	; 48
    11d2:	21 f4       	brne	.+8      	; 0x11dc <vfprintf+0x2ee>
    11d4:	9a 2d       	mov	r25, r10
    11d6:	99 7e       	andi	r25, 0xE9	; 233
    11d8:	a9 2e       	mov	r10, r25
    11da:	09 c0       	rjmp	.+18     	; 0x11ee <vfprintf+0x300>
    11dc:	a2 fe       	sbrs	r10, 2
    11de:	06 c0       	rjmp	.+12     	; 0x11ec <vfprintf+0x2fe>
    11e0:	b3 94       	inc	r11
    11e2:	b3 94       	inc	r11
    11e4:	04 c0       	rjmp	.+8      	; 0x11ee <vfprintf+0x300>
    11e6:	8a 2d       	mov	r24, r10
    11e8:	86 78       	andi	r24, 0x86	; 134
    11ea:	09 f0       	breq	.+2      	; 0x11ee <vfprintf+0x300>
    11ec:	b3 94       	inc	r11
    11ee:	a3 fc       	sbrc	r10, 3
    11f0:	11 c0       	rjmp	.+34     	; 0x1214 <vfprintf+0x326>
    11f2:	a0 fe       	sbrs	r10, 0
    11f4:	06 c0       	rjmp	.+12     	; 0x1202 <vfprintf+0x314>
    11f6:	b2 14       	cp	r11, r2
    11f8:	88 f4       	brcc	.+34     	; 0x121c <vfprintf+0x32e>
    11fa:	28 0c       	add	r2, r8
    11fc:	92 2c       	mov	r9, r2
    11fe:	9b 18       	sub	r9, r11
    1200:	0e c0       	rjmp	.+28     	; 0x121e <vfprintf+0x330>
    1202:	b2 14       	cp	r11, r2
    1204:	60 f4       	brcc	.+24     	; 0x121e <vfprintf+0x330>
    1206:	b6 01       	movw	r22, r12
    1208:	80 e2       	ldi	r24, 0x20	; 32
    120a:	90 e0       	ldi	r25, 0x00	; 0
    120c:	0e 94 6d 0c 	call	0x18da	; 0x18da <fputc>
    1210:	b3 94       	inc	r11
    1212:	f7 cf       	rjmp	.-18     	; 0x1202 <vfprintf+0x314>
    1214:	b2 14       	cp	r11, r2
    1216:	18 f4       	brcc	.+6      	; 0x121e <vfprintf+0x330>
    1218:	2b 18       	sub	r2, r11
    121a:	02 c0       	rjmp	.+4      	; 0x1220 <vfprintf+0x332>
    121c:	98 2c       	mov	r9, r8
    121e:	21 2c       	mov	r2, r1
    1220:	a4 fe       	sbrs	r10, 4
    1222:	10 c0       	rjmp	.+32     	; 0x1244 <vfprintf+0x356>
    1224:	b6 01       	movw	r22, r12
    1226:	80 e3       	ldi	r24, 0x30	; 48
    1228:	90 e0       	ldi	r25, 0x00	; 0
    122a:	0e 94 6d 0c 	call	0x18da	; 0x18da <fputc>
    122e:	a2 fe       	sbrs	r10, 2
    1230:	17 c0       	rjmp	.+46     	; 0x1260 <vfprintf+0x372>
    1232:	a1 fc       	sbrc	r10, 1
    1234:	03 c0       	rjmp	.+6      	; 0x123c <vfprintf+0x34e>
    1236:	88 e7       	ldi	r24, 0x78	; 120
    1238:	90 e0       	ldi	r25, 0x00	; 0
    123a:	02 c0       	rjmp	.+4      	; 0x1240 <vfprintf+0x352>
    123c:	88 e5       	ldi	r24, 0x58	; 88
    123e:	90 e0       	ldi	r25, 0x00	; 0
    1240:	b6 01       	movw	r22, r12
    1242:	0c c0       	rjmp	.+24     	; 0x125c <vfprintf+0x36e>
    1244:	8a 2d       	mov	r24, r10
    1246:	86 78       	andi	r24, 0x86	; 134
    1248:	59 f0       	breq	.+22     	; 0x1260 <vfprintf+0x372>
    124a:	a1 fe       	sbrs	r10, 1
    124c:	02 c0       	rjmp	.+4      	; 0x1252 <vfprintf+0x364>
    124e:	8b e2       	ldi	r24, 0x2B	; 43
    1250:	01 c0       	rjmp	.+2      	; 0x1254 <vfprintf+0x366>
    1252:	80 e2       	ldi	r24, 0x20	; 32
    1254:	a7 fc       	sbrc	r10, 7
    1256:	8d e2       	ldi	r24, 0x2D	; 45
    1258:	b6 01       	movw	r22, r12
    125a:	90 e0       	ldi	r25, 0x00	; 0
    125c:	0e 94 6d 0c 	call	0x18da	; 0x18da <fputc>
    1260:	89 14       	cp	r8, r9
    1262:	38 f4       	brcc	.+14     	; 0x1272 <vfprintf+0x384>
    1264:	b6 01       	movw	r22, r12
    1266:	80 e3       	ldi	r24, 0x30	; 48
    1268:	90 e0       	ldi	r25, 0x00	; 0
    126a:	0e 94 6d 0c 	call	0x18da	; 0x18da <fputc>
    126e:	9a 94       	dec	r9
    1270:	f7 cf       	rjmp	.-18     	; 0x1260 <vfprintf+0x372>
    1272:	8a 94       	dec	r8
    1274:	f3 01       	movw	r30, r6
    1276:	e8 0d       	add	r30, r8
    1278:	f1 1d       	adc	r31, r1
    127a:	80 81       	ld	r24, Z
    127c:	b6 01       	movw	r22, r12
    127e:	90 e0       	ldi	r25, 0x00	; 0
    1280:	0e 94 6d 0c 	call	0x18da	; 0x18da <fputc>
    1284:	81 10       	cpse	r8, r1
    1286:	f5 cf       	rjmp	.-22     	; 0x1272 <vfprintf+0x384>
    1288:	22 20       	and	r2, r2
    128a:	09 f4       	brne	.+2      	; 0x128e <vfprintf+0x3a0>
    128c:	42 ce       	rjmp	.-892    	; 0xf12 <vfprintf+0x24>
    128e:	b6 01       	movw	r22, r12
    1290:	80 e2       	ldi	r24, 0x20	; 32
    1292:	90 e0       	ldi	r25, 0x00	; 0
    1294:	0e 94 6d 0c 	call	0x18da	; 0x18da <fputc>
    1298:	2a 94       	dec	r2
    129a:	f6 cf       	rjmp	.-20     	; 0x1288 <vfprintf+0x39a>
    129c:	f6 01       	movw	r30, r12
    129e:	86 81       	ldd	r24, Z+6	; 0x06
    12a0:	97 81       	ldd	r25, Z+7	; 0x07
    12a2:	02 c0       	rjmp	.+4      	; 0x12a8 <vfprintf+0x3ba>
    12a4:	8f ef       	ldi	r24, 0xFF	; 255
    12a6:	9f ef       	ldi	r25, 0xFF	; 255
    12a8:	2b 96       	adiw	r28, 0x0b	; 11
    12aa:	e2 e1       	ldi	r30, 0x12	; 18
    12ac:	0c 94 3f 0d 	jmp	0x1a7e	; 0x1a7e <__epilogue_restores__>

000012b0 <putval>:
    12b0:	20 fd       	sbrc	r18, 0
    12b2:	09 c0       	rjmp	.+18     	; 0x12c6 <putval+0x16>
    12b4:	fc 01       	movw	r30, r24
    12b6:	23 fd       	sbrc	r18, 3
    12b8:	05 c0       	rjmp	.+10     	; 0x12c4 <putval+0x14>
    12ba:	22 ff       	sbrs	r18, 2
    12bc:	02 c0       	rjmp	.+4      	; 0x12c2 <putval+0x12>
    12be:	73 83       	std	Z+3, r23	; 0x03
    12c0:	62 83       	std	Z+2, r22	; 0x02
    12c2:	51 83       	std	Z+1, r21	; 0x01
    12c4:	40 83       	st	Z, r20
    12c6:	08 95       	ret

000012c8 <mulacc>:
    12c8:	44 fd       	sbrc	r20, 4
    12ca:	17 c0       	rjmp	.+46     	; 0x12fa <mulacc+0x32>
    12cc:	46 fd       	sbrc	r20, 6
    12ce:	17 c0       	rjmp	.+46     	; 0x12fe <mulacc+0x36>
    12d0:	ab 01       	movw	r20, r22
    12d2:	bc 01       	movw	r22, r24
    12d4:	da 01       	movw	r26, r20
    12d6:	fb 01       	movw	r30, r22
    12d8:	aa 0f       	add	r26, r26
    12da:	bb 1f       	adc	r27, r27
    12dc:	ee 1f       	adc	r30, r30
    12de:	ff 1f       	adc	r31, r31
    12e0:	10 94       	com	r1
    12e2:	d1 f7       	brne	.-12     	; 0x12d8 <mulacc+0x10>
    12e4:	4a 0f       	add	r20, r26
    12e6:	5b 1f       	adc	r21, r27
    12e8:	6e 1f       	adc	r22, r30
    12ea:	7f 1f       	adc	r23, r31
    12ec:	cb 01       	movw	r24, r22
    12ee:	ba 01       	movw	r22, r20
    12f0:	66 0f       	add	r22, r22
    12f2:	77 1f       	adc	r23, r23
    12f4:	88 1f       	adc	r24, r24
    12f6:	99 1f       	adc	r25, r25
    12f8:	09 c0       	rjmp	.+18     	; 0x130c <mulacc+0x44>
    12fa:	33 e0       	ldi	r19, 0x03	; 3
    12fc:	01 c0       	rjmp	.+2      	; 0x1300 <mulacc+0x38>
    12fe:	34 e0       	ldi	r19, 0x04	; 4
    1300:	66 0f       	add	r22, r22
    1302:	77 1f       	adc	r23, r23
    1304:	88 1f       	adc	r24, r24
    1306:	99 1f       	adc	r25, r25
    1308:	31 50       	subi	r19, 0x01	; 1
    130a:	d1 f7       	brne	.-12     	; 0x1300 <mulacc+0x38>
    130c:	62 0f       	add	r22, r18
    130e:	71 1d       	adc	r23, r1
    1310:	81 1d       	adc	r24, r1
    1312:	91 1d       	adc	r25, r1
    1314:	08 95       	ret

00001316 <skip_spaces>:
    1316:	0f 93       	push	r16
    1318:	1f 93       	push	r17
    131a:	cf 93       	push	r28
    131c:	df 93       	push	r29
    131e:	8c 01       	movw	r16, r24
    1320:	c8 01       	movw	r24, r16
    1322:	0e 94 2f 0c 	call	0x185e	; 0x185e <fgetc>
    1326:	ec 01       	movw	r28, r24
    1328:	97 fd       	sbrc	r25, 7
    132a:	08 c0       	rjmp	.+16     	; 0x133c <skip_spaces+0x26>
    132c:	0e 94 05 0c 	call	0x180a	; 0x180a <isspace>
    1330:	89 2b       	or	r24, r25
    1332:	b1 f7       	brne	.-20     	; 0x1320 <skip_spaces+0xa>
    1334:	b8 01       	movw	r22, r16
    1336:	ce 01       	movw	r24, r28
    1338:	0e 94 a9 0c 	call	0x1952	; 0x1952 <ungetc>
    133c:	ce 01       	movw	r24, r28
    133e:	df 91       	pop	r29
    1340:	cf 91       	pop	r28
    1342:	1f 91       	pop	r17
    1344:	0f 91       	pop	r16
    1346:	08 95       	ret

00001348 <conv_int>:
    1348:	8f 92       	push	r8
    134a:	9f 92       	push	r9
    134c:	af 92       	push	r10
    134e:	bf 92       	push	r11
    1350:	ef 92       	push	r14
    1352:	ff 92       	push	r15
    1354:	0f 93       	push	r16
    1356:	1f 93       	push	r17
    1358:	cf 93       	push	r28
    135a:	df 93       	push	r29
    135c:	8c 01       	movw	r16, r24
    135e:	d6 2f       	mov	r29, r22
    1360:	7a 01       	movw	r14, r20
    1362:	b2 2e       	mov	r11, r18
    1364:	0e 94 2f 0c 	call	0x185e	; 0x185e <fgetc>
    1368:	9c 01       	movw	r18, r24
    136a:	33 27       	eor	r19, r19
    136c:	2b 32       	cpi	r18, 0x2B	; 43
    136e:	31 05       	cpc	r19, r1
    1370:	31 f0       	breq	.+12     	; 0x137e <conv_int+0x36>
    1372:	2d 32       	cpi	r18, 0x2D	; 45
    1374:	31 05       	cpc	r19, r1
    1376:	61 f4       	brne	.+24     	; 0x1390 <conv_int+0x48>
    1378:	8b 2d       	mov	r24, r11
    137a:	80 68       	ori	r24, 0x80	; 128
    137c:	b8 2e       	mov	r11, r24
    137e:	d1 50       	subi	r29, 0x01	; 1
    1380:	11 f4       	brne	.+4      	; 0x1386 <conv_int+0x3e>
    1382:	80 e0       	ldi	r24, 0x00	; 0
    1384:	68 c0       	rjmp	.+208    	; 0x1456 <conv_int+0x10e>
    1386:	c8 01       	movw	r24, r16
    1388:	0e 94 2f 0c 	call	0x185e	; 0x185e <fgetc>
    138c:	97 fd       	sbrc	r25, 7
    138e:	f9 cf       	rjmp	.-14     	; 0x1382 <conv_int+0x3a>
    1390:	cb 2d       	mov	r28, r11
    1392:	cd 7f       	andi	r28, 0xFD	; 253
    1394:	2b 2d       	mov	r18, r11
    1396:	20 73       	andi	r18, 0x30	; 48
    1398:	09 f5       	brne	.+66     	; 0x13dc <conv_int+0x94>
    139a:	80 33       	cpi	r24, 0x30	; 48
    139c:	f9 f4       	brne	.+62     	; 0x13dc <conv_int+0x94>
    139e:	aa 24       	eor	r10, r10
    13a0:	aa 94       	dec	r10
    13a2:	ad 0e       	add	r10, r29
    13a4:	09 f4       	brne	.+2      	; 0x13a8 <conv_int+0x60>
    13a6:	43 c0       	rjmp	.+134    	; 0x142e <conv_int+0xe6>
    13a8:	c8 01       	movw	r24, r16
    13aa:	0e 94 2f 0c 	call	0x185e	; 0x185e <fgetc>
    13ae:	97 fd       	sbrc	r25, 7
    13b0:	3e c0       	rjmp	.+124    	; 0x142e <conv_int+0xe6>
    13b2:	9c 01       	movw	r18, r24
    13b4:	2f 7d       	andi	r18, 0xDF	; 223
    13b6:	33 27       	eor	r19, r19
    13b8:	28 35       	cpi	r18, 0x58	; 88
    13ba:	31 05       	cpc	r19, r1
    13bc:	49 f4       	brne	.+18     	; 0x13d0 <conv_int+0x88>
    13be:	c2 64       	ori	r28, 0x42	; 66
    13c0:	d2 50       	subi	r29, 0x02	; 2
    13c2:	a9 f1       	breq	.+106    	; 0x142e <conv_int+0xe6>
    13c4:	c8 01       	movw	r24, r16
    13c6:	0e 94 2f 0c 	call	0x185e	; 0x185e <fgetc>
    13ca:	97 ff       	sbrs	r25, 7
    13cc:	07 c0       	rjmp	.+14     	; 0x13dc <conv_int+0x94>
    13ce:	2f c0       	rjmp	.+94     	; 0x142e <conv_int+0xe6>
    13d0:	b6 fe       	sbrs	r11, 6
    13d2:	02 c0       	rjmp	.+4      	; 0x13d8 <conv_int+0x90>
    13d4:	c2 60       	ori	r28, 0x02	; 2
    13d6:	01 c0       	rjmp	.+2      	; 0x13da <conv_int+0x92>
    13d8:	c2 61       	ori	r28, 0x12	; 18
    13da:	da 2d       	mov	r29, r10
    13dc:	81 2c       	mov	r8, r1
    13de:	91 2c       	mov	r9, r1
    13e0:	54 01       	movw	r10, r8
    13e2:	20 ed       	ldi	r18, 0xD0	; 208
    13e4:	28 0f       	add	r18, r24
    13e6:	28 30       	cpi	r18, 0x08	; 8
    13e8:	80 f0       	brcs	.+32     	; 0x140a <conv_int+0xc2>
    13ea:	c4 ff       	sbrs	r28, 4
    13ec:	04 c0       	rjmp	.+8      	; 0x13f6 <conv_int+0xae>
    13ee:	b8 01       	movw	r22, r16
    13f0:	0e 94 a9 0c 	call	0x1952	; 0x1952 <ungetc>
    13f4:	19 c0       	rjmp	.+50     	; 0x1428 <conv_int+0xe0>
    13f6:	2a 30       	cpi	r18, 0x0A	; 10
    13f8:	40 f0       	brcs	.+16     	; 0x140a <conv_int+0xc2>
    13fa:	c6 ff       	sbrs	r28, 6
    13fc:	f8 cf       	rjmp	.-16     	; 0x13ee <conv_int+0xa6>
    13fe:	2f 7d       	andi	r18, 0xDF	; 223
    1400:	3f ee       	ldi	r19, 0xEF	; 239
    1402:	32 0f       	add	r19, r18
    1404:	36 30       	cpi	r19, 0x06	; 6
    1406:	98 f7       	brcc	.-26     	; 0x13ee <conv_int+0xa6>
    1408:	27 50       	subi	r18, 0x07	; 7
    140a:	4c 2f       	mov	r20, r28
    140c:	c5 01       	movw	r24, r10
    140e:	b4 01       	movw	r22, r8
    1410:	0e 94 64 09 	call	0x12c8	; 0x12c8 <mulacc>
    1414:	4b 01       	movw	r8, r22
    1416:	5c 01       	movw	r10, r24
    1418:	c2 60       	ori	r28, 0x02	; 2
    141a:	d1 50       	subi	r29, 0x01	; 1
    141c:	59 f0       	breq	.+22     	; 0x1434 <conv_int+0xec>
    141e:	c8 01       	movw	r24, r16
    1420:	0e 94 2f 0c 	call	0x185e	; 0x185e <fgetc>
    1424:	97 ff       	sbrs	r25, 7
    1426:	dd cf       	rjmp	.-70     	; 0x13e2 <conv_int+0x9a>
    1428:	c1 fd       	sbrc	r28, 1
    142a:	04 c0       	rjmp	.+8      	; 0x1434 <conv_int+0xec>
    142c:	aa cf       	rjmp	.-172    	; 0x1382 <conv_int+0x3a>
    142e:	81 2c       	mov	r8, r1
    1430:	91 2c       	mov	r9, r1
    1432:	54 01       	movw	r10, r8
    1434:	c7 ff       	sbrs	r28, 7
    1436:	08 c0       	rjmp	.+16     	; 0x1448 <conv_int+0x100>
    1438:	b0 94       	com	r11
    143a:	a0 94       	com	r10
    143c:	90 94       	com	r9
    143e:	80 94       	com	r8
    1440:	81 1c       	adc	r8, r1
    1442:	91 1c       	adc	r9, r1
    1444:	a1 1c       	adc	r10, r1
    1446:	b1 1c       	adc	r11, r1
    1448:	2c 2f       	mov	r18, r28
    144a:	b5 01       	movw	r22, r10
    144c:	a4 01       	movw	r20, r8
    144e:	c7 01       	movw	r24, r14
    1450:	0e 94 58 09 	call	0x12b0	; 0x12b0 <putval>
    1454:	81 e0       	ldi	r24, 0x01	; 1
    1456:	df 91       	pop	r29
    1458:	cf 91       	pop	r28
    145a:	1f 91       	pop	r17
    145c:	0f 91       	pop	r16
    145e:	ff 90       	pop	r15
    1460:	ef 90       	pop	r14
    1462:	bf 90       	pop	r11
    1464:	af 90       	pop	r10
    1466:	9f 90       	pop	r9
    1468:	8f 90       	pop	r8
    146a:	08 95       	ret

0000146c <conv_brk>:
    146c:	a0 e2       	ldi	r26, 0x20	; 32
    146e:	b0 e0       	ldi	r27, 0x00	; 0
    1470:	ec e3       	ldi	r30, 0x3C	; 60
    1472:	fa e0       	ldi	r31, 0x0A	; 10
    1474:	0c 94 26 0d 	jmp	0x1a4c	; 0x1a4c <__prologue_saves__+0x6>
    1478:	5c 01       	movw	r10, r24
    147a:	96 2e       	mov	r9, r22
    147c:	7a 01       	movw	r14, r20
    147e:	f9 01       	movw	r30, r18
    1480:	8e 01       	movw	r16, r28
    1482:	0f 5f       	subi	r16, 0xFF	; 255
    1484:	1f 4f       	sbci	r17, 0xFF	; 255
    1486:	68 01       	movw	r12, r16
    1488:	80 e2       	ldi	r24, 0x20	; 32
    148a:	d8 01       	movw	r26, r16
    148c:	1d 92       	st	X+, r1
    148e:	8a 95       	dec	r24
    1490:	e9 f7       	brne	.-6      	; 0x148c <conv_brk+0x20>
    1492:	d5 01       	movw	r26, r10
    1494:	13 96       	adiw	r26, 0x03	; 3
    1496:	8c 90       	ld	r8, X
    1498:	80 e0       	ldi	r24, 0x00	; 0
    149a:	90 e0       	ldi	r25, 0x00	; 0
    149c:	61 2c       	mov	r6, r1
    149e:	71 2c       	mov	r7, r1
    14a0:	30 e0       	ldi	r19, 0x00	; 0
    14a2:	61 e0       	ldi	r22, 0x01	; 1
    14a4:	70 e0       	ldi	r23, 0x00	; 0
    14a6:	83 fc       	sbrc	r8, 3
    14a8:	25 91       	lpm	r18, Z+
    14aa:	83 fe       	sbrs	r8, 3
    14ac:	21 91       	ld	r18, Z+
    14ae:	8f 01       	movw	r16, r30
    14b0:	52 2e       	mov	r5, r18
    14b2:	21 11       	cpse	r18, r1
    14b4:	03 c0       	rjmp	.+6      	; 0x14bc <conv_brk+0x50>
    14b6:	80 e0       	ldi	r24, 0x00	; 0
    14b8:	90 e0       	ldi	r25, 0x00	; 0
    14ba:	92 c0       	rjmp	.+292    	; 0x15e0 <conv_brk+0x174>
    14bc:	2e 35       	cpi	r18, 0x5E	; 94
    14be:	11 f4       	brne	.+4      	; 0x14c4 <conv_brk+0x58>
    14c0:	00 97       	sbiw	r24, 0x00	; 0
    14c2:	51 f1       	breq	.+84     	; 0x1518 <conv_brk+0xac>
    14c4:	43 2f       	mov	r20, r19
    14c6:	50 e0       	ldi	r21, 0x00	; 0
    14c8:	48 17       	cp	r20, r24
    14ca:	59 07       	cpc	r21, r25
    14cc:	3c f4       	brge	.+14     	; 0x14dc <conv_brk+0x70>
    14ce:	2d 35       	cpi	r18, 0x5D	; 93
    14d0:	59 f1       	breq	.+86     	; 0x1528 <conv_brk+0xbc>
    14d2:	2d 32       	cpi	r18, 0x2D	; 45
    14d4:	19 f4       	brne	.+6      	; 0x14dc <conv_brk+0x70>
    14d6:	77 20       	and	r7, r7
    14d8:	09 f1       	breq	.+66     	; 0x151c <conv_brk+0xb0>
    14da:	03 c0       	rjmp	.+6      	; 0x14e2 <conv_brk+0x76>
    14dc:	77 20       	and	r7, r7
    14de:	09 f4       	brne	.+2      	; 0x14e2 <conv_brk+0x76>
    14e0:	6a c0       	rjmp	.+212    	; 0x15b6 <conv_brk+0x14a>
    14e2:	45 2d       	mov	r20, r5
    14e4:	46 95       	lsr	r20
    14e6:	46 95       	lsr	r20
    14e8:	46 95       	lsr	r20
    14ea:	d6 01       	movw	r26, r12
    14ec:	a4 0f       	add	r26, r20
    14ee:	b1 1d       	adc	r27, r1
    14f0:	45 2d       	mov	r20, r5
    14f2:	47 70       	andi	r20, 0x07	; 7
    14f4:	8b 01       	movw	r16, r22
    14f6:	02 c0       	rjmp	.+4      	; 0x14fc <conv_brk+0x90>
    14f8:	00 0f       	add	r16, r16
    14fa:	11 1f       	adc	r17, r17
    14fc:	4a 95       	dec	r20
    14fe:	e2 f7       	brpl	.-8      	; 0x14f8 <conv_brk+0x8c>
    1500:	a8 01       	movw	r20, r16
    1502:	5c 91       	ld	r21, X
    1504:	45 2b       	or	r20, r21
    1506:	4c 93       	st	X, r20
    1508:	65 14       	cp	r6, r5
    150a:	59 f0       	breq	.+22     	; 0x1522 <conv_brk+0xb6>
    150c:	56 14       	cp	r5, r6
    150e:	10 f4       	brcc	.+4      	; 0x1514 <conv_brk+0xa8>
    1510:	53 94       	inc	r5
    1512:	e7 cf       	rjmp	.-50     	; 0x14e2 <conv_brk+0x76>
    1514:	5a 94       	dec	r5
    1516:	e5 cf       	rjmp	.-54     	; 0x14e2 <conv_brk+0x76>
    1518:	31 e0       	ldi	r19, 0x01	; 1
    151a:	04 c0       	rjmp	.+8      	; 0x1524 <conv_brk+0xb8>
    151c:	77 24       	eor	r7, r7
    151e:	73 94       	inc	r7
    1520:	01 c0       	rjmp	.+2      	; 0x1524 <conv_brk+0xb8>
    1522:	71 2c       	mov	r7, r1
    1524:	01 96       	adiw	r24, 0x01	; 1
    1526:	bf cf       	rjmp	.-130    	; 0x14a6 <conv_brk+0x3a>
    1528:	77 20       	and	r7, r7
    152a:	19 f0       	breq	.+6      	; 0x1532 <conv_brk+0xc6>
    152c:	8e 81       	ldd	r24, Y+6	; 0x06
    152e:	80 62       	ori	r24, 0x20	; 32
    1530:	8e 83       	std	Y+6, r24	; 0x06
    1532:	31 11       	cpse	r19, r1
    1534:	03 c0       	rjmp	.+6      	; 0x153c <conv_brk+0xd0>
    1536:	88 24       	eor	r8, r8
    1538:	83 94       	inc	r8
    153a:	17 c0       	rjmp	.+46     	; 0x156a <conv_brk+0xfe>
    153c:	f6 01       	movw	r30, r12
    153e:	9e 01       	movw	r18, r28
    1540:	2f 5d       	subi	r18, 0xDF	; 223
    1542:	3f 4f       	sbci	r19, 0xFF	; 255
    1544:	80 81       	ld	r24, Z
    1546:	80 95       	com	r24
    1548:	81 93       	st	Z+, r24
    154a:	2e 17       	cp	r18, r30
    154c:	3f 07       	cpc	r19, r31
    154e:	d1 f7       	brne	.-12     	; 0x1544 <conv_brk+0xd8>
    1550:	f2 cf       	rjmp	.-28     	; 0x1536 <conv_brk+0xca>
    1552:	e1 14       	cp	r14, r1
    1554:	f1 04       	cpc	r15, r1
    1556:	29 f0       	breq	.+10     	; 0x1562 <conv_brk+0xf6>
    1558:	d7 01       	movw	r26, r14
    155a:	8c 93       	st	X, r24
    155c:	f7 01       	movw	r30, r14
    155e:	31 96       	adiw	r30, 0x01	; 1
    1560:	7f 01       	movw	r14, r30
    1562:	9a 94       	dec	r9
    1564:	81 2c       	mov	r8, r1
    1566:	99 20       	and	r9, r9
    1568:	f9 f0       	breq	.+62     	; 0x15a8 <conv_brk+0x13c>
    156a:	c5 01       	movw	r24, r10
    156c:	0e 94 2f 0c 	call	0x185e	; 0x185e <fgetc>
    1570:	97 fd       	sbrc	r25, 7
    1572:	18 c0       	rjmp	.+48     	; 0x15a4 <conv_brk+0x138>
    1574:	fc 01       	movw	r30, r24
    1576:	ff 27       	eor	r31, r31
    1578:	23 e0       	ldi	r18, 0x03	; 3
    157a:	f5 95       	asr	r31
    157c:	e7 95       	ror	r30
    157e:	2a 95       	dec	r18
    1580:	e1 f7       	brne	.-8      	; 0x157a <conv_brk+0x10e>
    1582:	ec 0d       	add	r30, r12
    1584:	fd 1d       	adc	r31, r13
    1586:	20 81       	ld	r18, Z
    1588:	30 e0       	ldi	r19, 0x00	; 0
    158a:	ac 01       	movw	r20, r24
    158c:	47 70       	andi	r20, 0x07	; 7
    158e:	55 27       	eor	r21, r21
    1590:	02 c0       	rjmp	.+4      	; 0x1596 <conv_brk+0x12a>
    1592:	35 95       	asr	r19
    1594:	27 95       	ror	r18
    1596:	4a 95       	dec	r20
    1598:	e2 f7       	brpl	.-8      	; 0x1592 <conv_brk+0x126>
    159a:	20 fd       	sbrc	r18, 0
    159c:	da cf       	rjmp	.-76     	; 0x1552 <conv_brk+0xe6>
    159e:	b5 01       	movw	r22, r10
    15a0:	0e 94 a9 0c 	call	0x1952	; 0x1952 <ungetc>
    15a4:	81 10       	cpse	r8, r1
    15a6:	87 cf       	rjmp	.-242    	; 0x14b6 <conv_brk+0x4a>
    15a8:	e1 14       	cp	r14, r1
    15aa:	f1 04       	cpc	r15, r1
    15ac:	11 f0       	breq	.+4      	; 0x15b2 <conv_brk+0x146>
    15ae:	d7 01       	movw	r26, r14
    15b0:	1c 92       	st	X, r1
    15b2:	c8 01       	movw	r24, r16
    15b4:	15 c0       	rjmp	.+42     	; 0x15e0 <conv_brk+0x174>
    15b6:	42 2f       	mov	r20, r18
    15b8:	46 95       	lsr	r20
    15ba:	46 95       	lsr	r20
    15bc:	46 95       	lsr	r20
    15be:	d6 01       	movw	r26, r12
    15c0:	a4 0f       	add	r26, r20
    15c2:	b1 1d       	adc	r27, r1
    15c4:	42 2f       	mov	r20, r18
    15c6:	47 70       	andi	r20, 0x07	; 7
    15c8:	8b 01       	movw	r16, r22
    15ca:	02 c0       	rjmp	.+4      	; 0x15d0 <conv_brk+0x164>
    15cc:	00 0f       	add	r16, r16
    15ce:	11 1f       	adc	r17, r17
    15d0:	4a 95       	dec	r20
    15d2:	e2 f7       	brpl	.-8      	; 0x15cc <conv_brk+0x160>
    15d4:	a8 01       	movw	r20, r16
    15d6:	5c 91       	ld	r21, X
    15d8:	45 2b       	or	r20, r21
    15da:	4c 93       	st	X, r20
    15dc:	62 2e       	mov	r6, r18
    15de:	a2 cf       	rjmp	.-188    	; 0x1524 <conv_brk+0xb8>
    15e0:	a0 96       	adiw	r28, 0x20	; 32
    15e2:	ef e0       	ldi	r30, 0x0F	; 15
    15e4:	0c 94 42 0d 	jmp	0x1a84	; 0x1a84 <__epilogue_restores__+0x6>

000015e8 <vfscanf>:
    15e8:	a0 e0       	ldi	r26, 0x00	; 0
    15ea:	b0 e0       	ldi	r27, 0x00	; 0
    15ec:	ea ef       	ldi	r30, 0xFA	; 250
    15ee:	fa e0       	ldi	r31, 0x0A	; 10
    15f0:	0c 94 26 0d 	jmp	0x1a4c	; 0x1a4c <__prologue_saves__+0x6>
    15f4:	6c 01       	movw	r12, r24
    15f6:	eb 01       	movw	r28, r22
    15f8:	5a 01       	movw	r10, r20
    15fa:	fc 01       	movw	r30, r24
    15fc:	17 82       	std	Z+7, r1	; 0x07
    15fe:	16 82       	std	Z+6, r1	; 0x06
    1600:	51 2c       	mov	r5, r1
    1602:	f6 01       	movw	r30, r12
    1604:	e3 80       	ldd	r14, Z+3	; 0x03
    1606:	fe 01       	movw	r30, r28
    1608:	e3 fc       	sbrc	r14, 3
    160a:	85 91       	lpm	r24, Z+
    160c:	e3 fe       	sbrs	r14, 3
    160e:	81 91       	ld	r24, Z+
    1610:	18 2f       	mov	r17, r24
    1612:	ef 01       	movw	r28, r30
    1614:	88 23       	and	r24, r24
    1616:	09 f4       	brne	.+2      	; 0x161a <vfscanf+0x32>
    1618:	ee c0       	rjmp	.+476    	; 0x17f6 <vfscanf+0x20e>
    161a:	90 e0       	ldi	r25, 0x00	; 0
    161c:	0e 94 05 0c 	call	0x180a	; 0x180a <isspace>
    1620:	89 2b       	or	r24, r25
    1622:	21 f0       	breq	.+8      	; 0x162c <vfscanf+0x44>
    1624:	c6 01       	movw	r24, r12
    1626:	0e 94 8b 09 	call	0x1316	; 0x1316 <skip_spaces>
    162a:	eb cf       	rjmp	.-42     	; 0x1602 <vfscanf+0x1a>
    162c:	15 32       	cpi	r17, 0x25	; 37
    162e:	41 f4       	brne	.+16     	; 0x1640 <vfscanf+0x58>
    1630:	fe 01       	movw	r30, r28
    1632:	e3 fc       	sbrc	r14, 3
    1634:	15 91       	lpm	r17, Z+
    1636:	e3 fe       	sbrs	r14, 3
    1638:	11 91       	ld	r17, Z+
    163a:	ef 01       	movw	r28, r30
    163c:	15 32       	cpi	r17, 0x25	; 37
    163e:	81 f4       	brne	.+32     	; 0x1660 <vfscanf+0x78>
    1640:	c6 01       	movw	r24, r12
    1642:	0e 94 2f 0c 	call	0x185e	; 0x185e <fgetc>
    1646:	97 fd       	sbrc	r25, 7
    1648:	d4 c0       	rjmp	.+424    	; 0x17f2 <vfscanf+0x20a>
    164a:	41 2f       	mov	r20, r17
    164c:	50 e0       	ldi	r21, 0x00	; 0
    164e:	9c 01       	movw	r18, r24
    1650:	33 27       	eor	r19, r19
    1652:	24 17       	cp	r18, r20
    1654:	35 07       	cpc	r19, r21
    1656:	a9 f2       	breq	.-86     	; 0x1602 <vfscanf+0x1a>
    1658:	b6 01       	movw	r22, r12
    165a:	0e 94 a9 0c 	call	0x1952	; 0x1952 <ungetc>
    165e:	cb c0       	rjmp	.+406    	; 0x17f6 <vfscanf+0x20e>
    1660:	1a 32       	cpi	r17, 0x2A	; 42
    1662:	39 f4       	brne	.+14     	; 0x1672 <vfscanf+0x8a>
    1664:	e3 fc       	sbrc	r14, 3
    1666:	15 91       	lpm	r17, Z+
    1668:	e3 fe       	sbrs	r14, 3
    166a:	11 91       	ld	r17, Z+
    166c:	ef 01       	movw	r28, r30
    166e:	01 e0       	ldi	r16, 0x01	; 1
    1670:	01 c0       	rjmp	.+2      	; 0x1674 <vfscanf+0x8c>
    1672:	00 e0       	ldi	r16, 0x00	; 0
    1674:	f1 2c       	mov	r15, r1
    1676:	20 ed       	ldi	r18, 0xD0	; 208
    1678:	21 0f       	add	r18, r17
    167a:	2a 30       	cpi	r18, 0x0A	; 10
    167c:	80 f4       	brcc	.+32     	; 0x169e <vfscanf+0xb6>
    167e:	02 60       	ori	r16, 0x02	; 2
    1680:	6f 2d       	mov	r22, r15
    1682:	70 e0       	ldi	r23, 0x00	; 0
    1684:	80 e0       	ldi	r24, 0x00	; 0
    1686:	90 e0       	ldi	r25, 0x00	; 0
    1688:	40 e2       	ldi	r20, 0x20	; 32
    168a:	0e 94 64 09 	call	0x12c8	; 0x12c8 <mulacc>
    168e:	f6 2e       	mov	r15, r22
    1690:	fe 01       	movw	r30, r28
    1692:	e3 fc       	sbrc	r14, 3
    1694:	15 91       	lpm	r17, Z+
    1696:	e3 fe       	sbrs	r14, 3
    1698:	11 91       	ld	r17, Z+
    169a:	ef 01       	movw	r28, r30
    169c:	ec cf       	rjmp	.-40     	; 0x1676 <vfscanf+0x8e>
    169e:	01 ff       	sbrs	r16, 1
    16a0:	03 c0       	rjmp	.+6      	; 0x16a8 <vfscanf+0xc0>
    16a2:	f1 10       	cpse	r15, r1
    16a4:	03 c0       	rjmp	.+6      	; 0x16ac <vfscanf+0xc4>
    16a6:	a7 c0       	rjmp	.+334    	; 0x17f6 <vfscanf+0x20e>
    16a8:	ff 24       	eor	r15, r15
    16aa:	fa 94       	dec	r15
    16ac:	18 36       	cpi	r17, 0x68	; 104
    16ae:	19 f0       	breq	.+6      	; 0x16b6 <vfscanf+0xce>
    16b0:	1c 36       	cpi	r17, 0x6C	; 108
    16b2:	51 f0       	breq	.+20     	; 0x16c8 <vfscanf+0xe0>
    16b4:	10 c0       	rjmp	.+32     	; 0x16d6 <vfscanf+0xee>
    16b6:	fe 01       	movw	r30, r28
    16b8:	e3 fc       	sbrc	r14, 3
    16ba:	15 91       	lpm	r17, Z+
    16bc:	e3 fe       	sbrs	r14, 3
    16be:	11 91       	ld	r17, Z+
    16c0:	ef 01       	movw	r28, r30
    16c2:	18 36       	cpi	r17, 0x68	; 104
    16c4:	41 f4       	brne	.+16     	; 0x16d6 <vfscanf+0xee>
    16c6:	08 60       	ori	r16, 0x08	; 8
    16c8:	04 60       	ori	r16, 0x04	; 4
    16ca:	fe 01       	movw	r30, r28
    16cc:	e3 fc       	sbrc	r14, 3
    16ce:	15 91       	lpm	r17, Z+
    16d0:	e3 fe       	sbrs	r14, 3
    16d2:	11 91       	ld	r17, Z+
    16d4:	ef 01       	movw	r28, r30
    16d6:	11 23       	and	r17, r17
    16d8:	09 f4       	brne	.+2      	; 0x16dc <vfscanf+0xf4>
    16da:	8d c0       	rjmp	.+282    	; 0x17f6 <vfscanf+0x20e>
    16dc:	61 2f       	mov	r22, r17
    16de:	70 e0       	ldi	r23, 0x00	; 0
    16e0:	8a e0       	ldi	r24, 0x0A	; 10
    16e2:	91 e0       	ldi	r25, 0x01	; 1
    16e4:	0e 94 0e 0c 	call	0x181c	; 0x181c <strchr_P>
    16e8:	89 2b       	or	r24, r25
    16ea:	09 f4       	brne	.+2      	; 0x16ee <vfscanf+0x106>
    16ec:	84 c0       	rjmp	.+264    	; 0x17f6 <vfscanf+0x20e>
    16ee:	00 fd       	sbrc	r16, 0
    16f0:	07 c0       	rjmp	.+14     	; 0x1700 <vfscanf+0x118>
    16f2:	f5 01       	movw	r30, r10
    16f4:	80 80       	ld	r8, Z
    16f6:	91 80       	ldd	r9, Z+1	; 0x01
    16f8:	c5 01       	movw	r24, r10
    16fa:	02 96       	adiw	r24, 0x02	; 2
    16fc:	5c 01       	movw	r10, r24
    16fe:	02 c0       	rjmp	.+4      	; 0x1704 <vfscanf+0x11c>
    1700:	81 2c       	mov	r8, r1
    1702:	91 2c       	mov	r9, r1
    1704:	1e 36       	cpi	r17, 0x6E	; 110
    1706:	51 f4       	brne	.+20     	; 0x171c <vfscanf+0x134>
    1708:	f6 01       	movw	r30, r12
    170a:	46 81       	ldd	r20, Z+6	; 0x06
    170c:	57 81       	ldd	r21, Z+7	; 0x07
    170e:	60 e0       	ldi	r22, 0x00	; 0
    1710:	70 e0       	ldi	r23, 0x00	; 0
    1712:	20 2f       	mov	r18, r16
    1714:	c4 01       	movw	r24, r8
    1716:	0e 94 58 09 	call	0x12b0	; 0x12b0 <putval>
    171a:	73 cf       	rjmp	.-282    	; 0x1602 <vfscanf+0x1a>
    171c:	13 36       	cpi	r17, 0x63	; 99
    171e:	a9 f4       	brne	.+42     	; 0x174a <vfscanf+0x162>
    1720:	01 fd       	sbrc	r16, 1
    1722:	02 c0       	rjmp	.+4      	; 0x1728 <vfscanf+0x140>
    1724:	ff 24       	eor	r15, r15
    1726:	f3 94       	inc	r15
    1728:	c6 01       	movw	r24, r12
    172a:	0e 94 2f 0c 	call	0x185e	; 0x185e <fgetc>
    172e:	97 fd       	sbrc	r25, 7
    1730:	60 c0       	rjmp	.+192    	; 0x17f2 <vfscanf+0x20a>
    1732:	81 14       	cp	r8, r1
    1734:	91 04       	cpc	r9, r1
    1736:	29 f0       	breq	.+10     	; 0x1742 <vfscanf+0x15a>
    1738:	f4 01       	movw	r30, r8
    173a:	80 83       	st	Z, r24
    173c:	c4 01       	movw	r24, r8
    173e:	01 96       	adiw	r24, 0x01	; 1
    1740:	4c 01       	movw	r8, r24
    1742:	fa 94       	dec	r15
    1744:	f1 10       	cpse	r15, r1
    1746:	f0 cf       	rjmp	.-32     	; 0x1728 <vfscanf+0x140>
    1748:	50 c0       	rjmp	.+160    	; 0x17ea <vfscanf+0x202>
    174a:	1b 35       	cpi	r17, 0x5B	; 91
    174c:	59 f4       	brne	.+22     	; 0x1764 <vfscanf+0x17c>
    174e:	9e 01       	movw	r18, r28
    1750:	a4 01       	movw	r20, r8
    1752:	6f 2d       	mov	r22, r15
    1754:	c6 01       	movw	r24, r12
    1756:	0e 94 36 0a 	call	0x146c	; 0x146c <conv_brk>
    175a:	ec 01       	movw	r28, r24
    175c:	89 2b       	or	r24, r25
    175e:	09 f0       	breq	.+2      	; 0x1762 <vfscanf+0x17a>
    1760:	44 c0       	rjmp	.+136    	; 0x17ea <vfscanf+0x202>
    1762:	3e c0       	rjmp	.+124    	; 0x17e0 <vfscanf+0x1f8>
    1764:	c6 01       	movw	r24, r12
    1766:	0e 94 8b 09 	call	0x1316	; 0x1316 <skip_spaces>
    176a:	97 fd       	sbrc	r25, 7
    176c:	42 c0       	rjmp	.+132    	; 0x17f2 <vfscanf+0x20a>
    176e:	1f 36       	cpi	r17, 0x6F	; 111
    1770:	61 f1       	breq	.+88     	; 0x17ca <vfscanf+0x1e2>
    1772:	28 f4       	brcc	.+10     	; 0x177e <vfscanf+0x196>
    1774:	14 36       	cpi	r17, 0x64	; 100
    1776:	39 f1       	breq	.+78     	; 0x17c6 <vfscanf+0x1de>
    1778:	19 36       	cpi	r17, 0x69	; 105
    177a:	51 f1       	breq	.+84     	; 0x17d0 <vfscanf+0x1e8>
    177c:	28 c0       	rjmp	.+80     	; 0x17ce <vfscanf+0x1e6>
    177e:	13 37       	cpi	r17, 0x73	; 115
    1780:	71 f0       	breq	.+28     	; 0x179e <vfscanf+0x1b6>
    1782:	15 37       	cpi	r17, 0x75	; 117
    1784:	01 f1       	breq	.+64     	; 0x17c6 <vfscanf+0x1de>
    1786:	23 c0       	rjmp	.+70     	; 0x17ce <vfscanf+0x1e6>
    1788:	81 14       	cp	r8, r1
    178a:	91 04       	cpc	r9, r1
    178c:	29 f0       	breq	.+10     	; 0x1798 <vfscanf+0x1b0>
    178e:	f4 01       	movw	r30, r8
    1790:	60 82       	st	Z, r6
    1792:	c4 01       	movw	r24, r8
    1794:	01 96       	adiw	r24, 0x01	; 1
    1796:	4c 01       	movw	r8, r24
    1798:	fa 94       	dec	r15
    179a:	ff 20       	and	r15, r15
    179c:	71 f0       	breq	.+28     	; 0x17ba <vfscanf+0x1d2>
    179e:	c6 01       	movw	r24, r12
    17a0:	0e 94 2f 0c 	call	0x185e	; 0x185e <fgetc>
    17a4:	3c 01       	movw	r6, r24
    17a6:	97 fd       	sbrc	r25, 7
    17a8:	08 c0       	rjmp	.+16     	; 0x17ba <vfscanf+0x1d2>
    17aa:	0e 94 05 0c 	call	0x180a	; 0x180a <isspace>
    17ae:	89 2b       	or	r24, r25
    17b0:	59 f3       	breq	.-42     	; 0x1788 <vfscanf+0x1a0>
    17b2:	b6 01       	movw	r22, r12
    17b4:	c3 01       	movw	r24, r6
    17b6:	0e 94 a9 0c 	call	0x1952	; 0x1952 <ungetc>
    17ba:	81 14       	cp	r8, r1
    17bc:	91 04       	cpc	r9, r1
    17be:	a9 f0       	breq	.+42     	; 0x17ea <vfscanf+0x202>
    17c0:	f4 01       	movw	r30, r8
    17c2:	10 82       	st	Z, r1
    17c4:	12 c0       	rjmp	.+36     	; 0x17ea <vfscanf+0x202>
    17c6:	00 62       	ori	r16, 0x20	; 32
    17c8:	03 c0       	rjmp	.+6      	; 0x17d0 <vfscanf+0x1e8>
    17ca:	00 61       	ori	r16, 0x10	; 16
    17cc:	01 c0       	rjmp	.+2      	; 0x17d0 <vfscanf+0x1e8>
    17ce:	00 64       	ori	r16, 0x40	; 64
    17d0:	20 2f       	mov	r18, r16
    17d2:	a4 01       	movw	r20, r8
    17d4:	6f 2d       	mov	r22, r15
    17d6:	c6 01       	movw	r24, r12
    17d8:	0e 94 a4 09 	call	0x1348	; 0x1348 <conv_int>
    17dc:	81 11       	cpse	r24, r1
    17de:	05 c0       	rjmp	.+10     	; 0x17ea <vfscanf+0x202>
    17e0:	f6 01       	movw	r30, r12
    17e2:	83 81       	ldd	r24, Z+3	; 0x03
    17e4:	80 73       	andi	r24, 0x30	; 48
    17e6:	29 f4       	brne	.+10     	; 0x17f2 <vfscanf+0x20a>
    17e8:	06 c0       	rjmp	.+12     	; 0x17f6 <vfscanf+0x20e>
    17ea:	00 fd       	sbrc	r16, 0
    17ec:	0a cf       	rjmp	.-492    	; 0x1602 <vfscanf+0x1a>
    17ee:	53 94       	inc	r5
    17f0:	08 cf       	rjmp	.-496    	; 0x1602 <vfscanf+0x1a>
    17f2:	55 20       	and	r5, r5
    17f4:	19 f0       	breq	.+6      	; 0x17fc <vfscanf+0x214>
    17f6:	85 2d       	mov	r24, r5
    17f8:	90 e0       	ldi	r25, 0x00	; 0
    17fa:	02 c0       	rjmp	.+4      	; 0x1800 <vfscanf+0x218>
    17fc:	8f ef       	ldi	r24, 0xFF	; 255
    17fe:	9f ef       	ldi	r25, 0xFF	; 255
    1800:	cd b7       	in	r28, 0x3d	; 61
    1802:	de b7       	in	r29, 0x3e	; 62
    1804:	ef e0       	ldi	r30, 0x0F	; 15
    1806:	0c 94 42 0d 	jmp	0x1a84	; 0x1a84 <__epilogue_restores__+0x6>

0000180a <isspace>:
    180a:	91 11       	cpse	r25, r1
    180c:	0c 94 20 0d 	jmp	0x1a40	; 0x1a40 <__ctype_isfalse>
    1810:	80 32       	cpi	r24, 0x20	; 32
    1812:	19 f0       	breq	.+6      	; 0x181a <isspace+0x10>
    1814:	89 50       	subi	r24, 0x09	; 9
    1816:	85 50       	subi	r24, 0x05	; 5
    1818:	c8 f7       	brcc	.-14     	; 0x180c <isspace+0x2>
    181a:	08 95       	ret

0000181c <strchr_P>:
    181c:	fc 01       	movw	r30, r24
    181e:	05 90       	lpm	r0, Z+
    1820:	06 16       	cp	r0, r22
    1822:	21 f0       	breq	.+8      	; 0x182c <strchr_P+0x10>
    1824:	00 20       	and	r0, r0
    1826:	d9 f7       	brne	.-10     	; 0x181e <strchr_P+0x2>
    1828:	c0 01       	movw	r24, r0
    182a:	08 95       	ret
    182c:	31 97       	sbiw	r30, 0x01	; 1
    182e:	cf 01       	movw	r24, r30
    1830:	08 95       	ret

00001832 <strnlen_P>:
    1832:	fc 01       	movw	r30, r24
    1834:	05 90       	lpm	r0, Z+
    1836:	61 50       	subi	r22, 0x01	; 1
    1838:	70 40       	sbci	r23, 0x00	; 0
    183a:	01 10       	cpse	r0, r1
    183c:	d8 f7       	brcc	.-10     	; 0x1834 <strnlen_P+0x2>
    183e:	80 95       	com	r24
    1840:	90 95       	com	r25
    1842:	8e 0f       	add	r24, r30
    1844:	9f 1f       	adc	r25, r31
    1846:	08 95       	ret

00001848 <strnlen>:
    1848:	fc 01       	movw	r30, r24
    184a:	61 50       	subi	r22, 0x01	; 1
    184c:	70 40       	sbci	r23, 0x00	; 0
    184e:	01 90       	ld	r0, Z+
    1850:	01 10       	cpse	r0, r1
    1852:	d8 f7       	brcc	.-10     	; 0x184a <strnlen+0x2>
    1854:	80 95       	com	r24
    1856:	90 95       	com	r25
    1858:	8e 0f       	add	r24, r30
    185a:	9f 1f       	adc	r25, r31
    185c:	08 95       	ret

0000185e <fgetc>:
    185e:	cf 93       	push	r28
    1860:	df 93       	push	r29
    1862:	ec 01       	movw	r28, r24
    1864:	2b 81       	ldd	r18, Y+3	; 0x03
    1866:	20 ff       	sbrs	r18, 0
    1868:	33 c0       	rjmp	.+102    	; 0x18d0 <fgetc+0x72>
    186a:	26 ff       	sbrs	r18, 6
    186c:	0a c0       	rjmp	.+20     	; 0x1882 <fgetc+0x24>
    186e:	2f 7b       	andi	r18, 0xBF	; 191
    1870:	2b 83       	std	Y+3, r18	; 0x03
    1872:	8e 81       	ldd	r24, Y+6	; 0x06
    1874:	9f 81       	ldd	r25, Y+7	; 0x07
    1876:	01 96       	adiw	r24, 0x01	; 1
    1878:	9f 83       	std	Y+7, r25	; 0x07
    187a:	8e 83       	std	Y+6, r24	; 0x06
    187c:	8a 81       	ldd	r24, Y+2	; 0x02
    187e:	90 e0       	ldi	r25, 0x00	; 0
    1880:	29 c0       	rjmp	.+82     	; 0x18d4 <fgetc+0x76>
    1882:	22 ff       	sbrs	r18, 2
    1884:	0f c0       	rjmp	.+30     	; 0x18a4 <fgetc+0x46>
    1886:	e8 81       	ld	r30, Y
    1888:	f9 81       	ldd	r31, Y+1	; 0x01
    188a:	80 81       	ld	r24, Z
    188c:	08 2e       	mov	r0, r24
    188e:	00 0c       	add	r0, r0
    1890:	99 0b       	sbc	r25, r25
    1892:	00 97       	sbiw	r24, 0x00	; 0
    1894:	19 f4       	brne	.+6      	; 0x189c <fgetc+0x3e>
    1896:	20 62       	ori	r18, 0x20	; 32
    1898:	2b 83       	std	Y+3, r18	; 0x03
    189a:	1a c0       	rjmp	.+52     	; 0x18d0 <fgetc+0x72>
    189c:	31 96       	adiw	r30, 0x01	; 1
    189e:	f9 83       	std	Y+1, r31	; 0x01
    18a0:	e8 83       	st	Y, r30
    18a2:	0e c0       	rjmp	.+28     	; 0x18c0 <fgetc+0x62>
    18a4:	ea 85       	ldd	r30, Y+10	; 0x0a
    18a6:	fb 85       	ldd	r31, Y+11	; 0x0b
    18a8:	09 95       	icall
    18aa:	97 ff       	sbrs	r25, 7
    18ac:	09 c0       	rjmp	.+18     	; 0x18c0 <fgetc+0x62>
    18ae:	2b 81       	ldd	r18, Y+3	; 0x03
    18b0:	01 96       	adiw	r24, 0x01	; 1
    18b2:	11 f0       	breq	.+4      	; 0x18b8 <fgetc+0x5a>
    18b4:	80 e2       	ldi	r24, 0x20	; 32
    18b6:	01 c0       	rjmp	.+2      	; 0x18ba <fgetc+0x5c>
    18b8:	80 e1       	ldi	r24, 0x10	; 16
    18ba:	82 2b       	or	r24, r18
    18bc:	8b 83       	std	Y+3, r24	; 0x03
    18be:	08 c0       	rjmp	.+16     	; 0x18d0 <fgetc+0x72>
    18c0:	2e 81       	ldd	r18, Y+6	; 0x06
    18c2:	3f 81       	ldd	r19, Y+7	; 0x07
    18c4:	2f 5f       	subi	r18, 0xFF	; 255
    18c6:	3f 4f       	sbci	r19, 0xFF	; 255
    18c8:	3f 83       	std	Y+7, r19	; 0x07
    18ca:	2e 83       	std	Y+6, r18	; 0x06
    18cc:	99 27       	eor	r25, r25
    18ce:	02 c0       	rjmp	.+4      	; 0x18d4 <fgetc+0x76>
    18d0:	8f ef       	ldi	r24, 0xFF	; 255
    18d2:	9f ef       	ldi	r25, 0xFF	; 255
    18d4:	df 91       	pop	r29
    18d6:	cf 91       	pop	r28
    18d8:	08 95       	ret

000018da <fputc>:
    18da:	0f 93       	push	r16
    18dc:	1f 93       	push	r17
    18de:	cf 93       	push	r28
    18e0:	df 93       	push	r29
    18e2:	fb 01       	movw	r30, r22
    18e4:	23 81       	ldd	r18, Z+3	; 0x03
    18e6:	21 fd       	sbrc	r18, 1
    18e8:	03 c0       	rjmp	.+6      	; 0x18f0 <fputc+0x16>
    18ea:	8f ef       	ldi	r24, 0xFF	; 255
    18ec:	9f ef       	ldi	r25, 0xFF	; 255
    18ee:	2c c0       	rjmp	.+88     	; 0x1948 <fputc+0x6e>
    18f0:	22 ff       	sbrs	r18, 2
    18f2:	16 c0       	rjmp	.+44     	; 0x1920 <fputc+0x46>
    18f4:	46 81       	ldd	r20, Z+6	; 0x06
    18f6:	57 81       	ldd	r21, Z+7	; 0x07
    18f8:	24 81       	ldd	r18, Z+4	; 0x04
    18fa:	35 81       	ldd	r19, Z+5	; 0x05
    18fc:	42 17       	cp	r20, r18
    18fe:	53 07       	cpc	r21, r19
    1900:	44 f4       	brge	.+16     	; 0x1912 <fputc+0x38>
    1902:	a0 81       	ld	r26, Z
    1904:	b1 81       	ldd	r27, Z+1	; 0x01
    1906:	9d 01       	movw	r18, r26
    1908:	2f 5f       	subi	r18, 0xFF	; 255
    190a:	3f 4f       	sbci	r19, 0xFF	; 255
    190c:	31 83       	std	Z+1, r19	; 0x01
    190e:	20 83       	st	Z, r18
    1910:	8c 93       	st	X, r24
    1912:	26 81       	ldd	r18, Z+6	; 0x06
    1914:	37 81       	ldd	r19, Z+7	; 0x07
    1916:	2f 5f       	subi	r18, 0xFF	; 255
    1918:	3f 4f       	sbci	r19, 0xFF	; 255
    191a:	37 83       	std	Z+7, r19	; 0x07
    191c:	26 83       	std	Z+6, r18	; 0x06
    191e:	14 c0       	rjmp	.+40     	; 0x1948 <fputc+0x6e>
    1920:	8b 01       	movw	r16, r22
    1922:	ec 01       	movw	r28, r24
    1924:	fb 01       	movw	r30, r22
    1926:	00 84       	ldd	r0, Z+8	; 0x08
    1928:	f1 85       	ldd	r31, Z+9	; 0x09
    192a:	e0 2d       	mov	r30, r0
    192c:	09 95       	icall
    192e:	89 2b       	or	r24, r25
    1930:	e1 f6       	brne	.-72     	; 0x18ea <fputc+0x10>
    1932:	d8 01       	movw	r26, r16
    1934:	16 96       	adiw	r26, 0x06	; 6
    1936:	8d 91       	ld	r24, X+
    1938:	9c 91       	ld	r25, X
    193a:	17 97       	sbiw	r26, 0x07	; 7
    193c:	01 96       	adiw	r24, 0x01	; 1
    193e:	17 96       	adiw	r26, 0x07	; 7
    1940:	9c 93       	st	X, r25
    1942:	8e 93       	st	-X, r24
    1944:	16 97       	sbiw	r26, 0x06	; 6
    1946:	ce 01       	movw	r24, r28
    1948:	df 91       	pop	r29
    194a:	cf 91       	pop	r28
    194c:	1f 91       	pop	r17
    194e:	0f 91       	pop	r16
    1950:	08 95       	ret

00001952 <ungetc>:
    1952:	fb 01       	movw	r30, r22
    1954:	23 81       	ldd	r18, Z+3	; 0x03
    1956:	20 ff       	sbrs	r18, 0
    1958:	12 c0       	rjmp	.+36     	; 0x197e <ungetc+0x2c>
    195a:	26 fd       	sbrc	r18, 6
    195c:	10 c0       	rjmp	.+32     	; 0x197e <ungetc+0x2c>
    195e:	8f 3f       	cpi	r24, 0xFF	; 255
    1960:	3f ef       	ldi	r19, 0xFF	; 255
    1962:	93 07       	cpc	r25, r19
    1964:	61 f0       	breq	.+24     	; 0x197e <ungetc+0x2c>
    1966:	82 83       	std	Z+2, r24	; 0x02
    1968:	2f 7d       	andi	r18, 0xDF	; 223
    196a:	20 64       	ori	r18, 0x40	; 64
    196c:	23 83       	std	Z+3, r18	; 0x03
    196e:	26 81       	ldd	r18, Z+6	; 0x06
    1970:	37 81       	ldd	r19, Z+7	; 0x07
    1972:	21 50       	subi	r18, 0x01	; 1
    1974:	31 09       	sbc	r19, r1
    1976:	37 83       	std	Z+7, r19	; 0x07
    1978:	26 83       	std	Z+6, r18	; 0x06
    197a:	99 27       	eor	r25, r25
    197c:	08 95       	ret
    197e:	8f ef       	ldi	r24, 0xFF	; 255
    1980:	9f ef       	ldi	r25, 0xFF	; 255
    1982:	08 95       	ret

00001984 <__ultoa_invert>:
    1984:	fa 01       	movw	r30, r20
    1986:	aa 27       	eor	r26, r26
    1988:	28 30       	cpi	r18, 0x08	; 8
    198a:	51 f1       	breq	.+84     	; 0x19e0 <__ultoa_invert+0x5c>
    198c:	20 31       	cpi	r18, 0x10	; 16
    198e:	81 f1       	breq	.+96     	; 0x19f0 <__ultoa_invert+0x6c>
    1990:	e8 94       	clt
    1992:	6f 93       	push	r22
    1994:	6e 7f       	andi	r22, 0xFE	; 254
    1996:	6e 5f       	subi	r22, 0xFE	; 254
    1998:	7f 4f       	sbci	r23, 0xFF	; 255
    199a:	8f 4f       	sbci	r24, 0xFF	; 255
    199c:	9f 4f       	sbci	r25, 0xFF	; 255
    199e:	af 4f       	sbci	r26, 0xFF	; 255
    19a0:	b1 e0       	ldi	r27, 0x01	; 1
    19a2:	3e d0       	rcall	.+124    	; 0x1a20 <__ultoa_invert+0x9c>
    19a4:	b4 e0       	ldi	r27, 0x04	; 4
    19a6:	3c d0       	rcall	.+120    	; 0x1a20 <__ultoa_invert+0x9c>
    19a8:	67 0f       	add	r22, r23
    19aa:	78 1f       	adc	r23, r24
    19ac:	89 1f       	adc	r24, r25
    19ae:	9a 1f       	adc	r25, r26
    19b0:	a1 1d       	adc	r26, r1
    19b2:	68 0f       	add	r22, r24
    19b4:	79 1f       	adc	r23, r25
    19b6:	8a 1f       	adc	r24, r26
    19b8:	91 1d       	adc	r25, r1
    19ba:	a1 1d       	adc	r26, r1
    19bc:	6a 0f       	add	r22, r26
    19be:	71 1d       	adc	r23, r1
    19c0:	81 1d       	adc	r24, r1
    19c2:	91 1d       	adc	r25, r1
    19c4:	a1 1d       	adc	r26, r1
    19c6:	20 d0       	rcall	.+64     	; 0x1a08 <__ultoa_invert+0x84>
    19c8:	09 f4       	brne	.+2      	; 0x19cc <__ultoa_invert+0x48>
    19ca:	68 94       	set
    19cc:	3f 91       	pop	r19
    19ce:	2a e0       	ldi	r18, 0x0A	; 10
    19d0:	26 9f       	mul	r18, r22
    19d2:	11 24       	eor	r1, r1
    19d4:	30 19       	sub	r19, r0
    19d6:	30 5d       	subi	r19, 0xD0	; 208
    19d8:	31 93       	st	Z+, r19
    19da:	de f6       	brtc	.-74     	; 0x1992 <__ultoa_invert+0xe>
    19dc:	cf 01       	movw	r24, r30
    19de:	08 95       	ret
    19e0:	46 2f       	mov	r20, r22
    19e2:	47 70       	andi	r20, 0x07	; 7
    19e4:	40 5d       	subi	r20, 0xD0	; 208
    19e6:	41 93       	st	Z+, r20
    19e8:	b3 e0       	ldi	r27, 0x03	; 3
    19ea:	0f d0       	rcall	.+30     	; 0x1a0a <__ultoa_invert+0x86>
    19ec:	c9 f7       	brne	.-14     	; 0x19e0 <__ultoa_invert+0x5c>
    19ee:	f6 cf       	rjmp	.-20     	; 0x19dc <__ultoa_invert+0x58>
    19f0:	46 2f       	mov	r20, r22
    19f2:	4f 70       	andi	r20, 0x0F	; 15
    19f4:	40 5d       	subi	r20, 0xD0	; 208
    19f6:	4a 33       	cpi	r20, 0x3A	; 58
    19f8:	18 f0       	brcs	.+6      	; 0x1a00 <__ultoa_invert+0x7c>
    19fa:	49 5d       	subi	r20, 0xD9	; 217
    19fc:	31 fd       	sbrc	r19, 1
    19fe:	40 52       	subi	r20, 0x20	; 32
    1a00:	41 93       	st	Z+, r20
    1a02:	02 d0       	rcall	.+4      	; 0x1a08 <__ultoa_invert+0x84>
    1a04:	a9 f7       	brne	.-22     	; 0x19f0 <__ultoa_invert+0x6c>
    1a06:	ea cf       	rjmp	.-44     	; 0x19dc <__ultoa_invert+0x58>
    1a08:	b4 e0       	ldi	r27, 0x04	; 4
    1a0a:	a6 95       	lsr	r26
    1a0c:	97 95       	ror	r25
    1a0e:	87 95       	ror	r24
    1a10:	77 95       	ror	r23
    1a12:	67 95       	ror	r22
    1a14:	ba 95       	dec	r27
    1a16:	c9 f7       	brne	.-14     	; 0x1a0a <__ultoa_invert+0x86>
    1a18:	00 97       	sbiw	r24, 0x00	; 0
    1a1a:	61 05       	cpc	r22, r1
    1a1c:	71 05       	cpc	r23, r1
    1a1e:	08 95       	ret
    1a20:	9b 01       	movw	r18, r22
    1a22:	ac 01       	movw	r20, r24
    1a24:	0a 2e       	mov	r0, r26
    1a26:	06 94       	lsr	r0
    1a28:	57 95       	ror	r21
    1a2a:	47 95       	ror	r20
    1a2c:	37 95       	ror	r19
    1a2e:	27 95       	ror	r18
    1a30:	ba 95       	dec	r27
    1a32:	c9 f7       	brne	.-14     	; 0x1a26 <__ultoa_invert+0xa2>
    1a34:	62 0f       	add	r22, r18
    1a36:	73 1f       	adc	r23, r19
    1a38:	84 1f       	adc	r24, r20
    1a3a:	95 1f       	adc	r25, r21
    1a3c:	a0 1d       	adc	r26, r0
    1a3e:	08 95       	ret

00001a40 <__ctype_isfalse>:
    1a40:	99 27       	eor	r25, r25
    1a42:	88 27       	eor	r24, r24

00001a44 <__ctype_istrue>:
    1a44:	08 95       	ret

00001a46 <__prologue_saves__>:
    1a46:	2f 92       	push	r2
    1a48:	3f 92       	push	r3
    1a4a:	4f 92       	push	r4
    1a4c:	5f 92       	push	r5
    1a4e:	6f 92       	push	r6
    1a50:	7f 92       	push	r7
    1a52:	8f 92       	push	r8
    1a54:	9f 92       	push	r9
    1a56:	af 92       	push	r10
    1a58:	bf 92       	push	r11
    1a5a:	cf 92       	push	r12
    1a5c:	df 92       	push	r13
    1a5e:	ef 92       	push	r14
    1a60:	ff 92       	push	r15
    1a62:	0f 93       	push	r16
    1a64:	1f 93       	push	r17
    1a66:	cf 93       	push	r28
    1a68:	df 93       	push	r29
    1a6a:	cd b7       	in	r28, 0x3d	; 61
    1a6c:	de b7       	in	r29, 0x3e	; 62
    1a6e:	ca 1b       	sub	r28, r26
    1a70:	db 0b       	sbc	r29, r27
    1a72:	0f b6       	in	r0, 0x3f	; 63
    1a74:	f8 94       	cli
    1a76:	de bf       	out	0x3e, r29	; 62
    1a78:	0f be       	out	0x3f, r0	; 63
    1a7a:	cd bf       	out	0x3d, r28	; 61
    1a7c:	09 94       	ijmp

00001a7e <__epilogue_restores__>:
    1a7e:	2a 88       	ldd	r2, Y+18	; 0x12
    1a80:	39 88       	ldd	r3, Y+17	; 0x11
    1a82:	48 88       	ldd	r4, Y+16	; 0x10
    1a84:	5f 84       	ldd	r5, Y+15	; 0x0f
    1a86:	6e 84       	ldd	r6, Y+14	; 0x0e
    1a88:	7d 84       	ldd	r7, Y+13	; 0x0d
    1a8a:	8c 84       	ldd	r8, Y+12	; 0x0c
    1a8c:	9b 84       	ldd	r9, Y+11	; 0x0b
    1a8e:	aa 84       	ldd	r10, Y+10	; 0x0a
    1a90:	b9 84       	ldd	r11, Y+9	; 0x09
    1a92:	c8 84       	ldd	r12, Y+8	; 0x08
    1a94:	df 80       	ldd	r13, Y+7	; 0x07
    1a96:	ee 80       	ldd	r14, Y+6	; 0x06
    1a98:	fd 80       	ldd	r15, Y+5	; 0x05
    1a9a:	0c 81       	ldd	r16, Y+4	; 0x04
    1a9c:	1b 81       	ldd	r17, Y+3	; 0x03
    1a9e:	aa 81       	ldd	r26, Y+2	; 0x02
    1aa0:	b9 81       	ldd	r27, Y+1	; 0x01
    1aa2:	ce 0f       	add	r28, r30
    1aa4:	d1 1d       	adc	r29, r1
    1aa6:	0f b6       	in	r0, 0x3f	; 63
    1aa8:	f8 94       	cli
    1aaa:	de bf       	out	0x3e, r29	; 62
    1aac:	0f be       	out	0x3f, r0	; 63
    1aae:	cd bf       	out	0x3d, r28	; 61
    1ab0:	ed 01       	movw	r28, r26
    1ab2:	08 95       	ret

00001ab4 <_exit>:
    1ab4:	f8 94       	cli

00001ab6 <__stop_program>:
    1ab6:	ff cf       	rjmp	.-2      	; 0x1ab6 <__stop_program>
