[2025-09-17 23:40:20] START suite=cs trace=cassandra_phase1_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 5604009 heartbeat IPC: 1.784 cumulative IPC: 1.784 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 9427361 heartbeat IPC: 2.616 cumulative IPC: 2.121 (Simulation time: 00 hr 01 min 39 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 9427361 cumulative IPC: 2.121 (Simulation time: 00 hr 01 min 39 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 9427361 cumulative IPC: 2.121 (Simulation time: 00 hr 01 min 39 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 23645567 heartbeat IPC: 0.7033 cumulative IPC: 0.7033 (Simulation time: 00 hr 03 min 13 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 38513450 heartbeat IPC: 0.6726 cumulative IPC: 0.6876 (Simulation time: 00 hr 04 min 48 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 52271583 heartbeat IPC: 0.7268 cumulative IPC: 0.7002 (Simulation time: 00 hr 06 min 16 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 66677646 heartbeat IPC: 0.6942 cumulative IPC: 0.6987 (Simulation time: 00 hr 07 min 42 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 82270180 heartbeat IPC: 0.6413 cumulative IPC: 0.6864 (Simulation time: 00 hr 09 min 20 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 97508962 heartbeat IPC: 0.6562 cumulative IPC: 0.6812 (Simulation time: 00 hr 10 min 48 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 111705798 heartbeat IPC: 0.7044 cumulative IPC: 0.6844 (Simulation time: 00 hr 12 min 21 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000019 cycles: 126568925 heartbeat IPC: 0.6728 cumulative IPC: 0.6829 (Simulation time: 00 hr 13 min 55 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 141252388 heartbeat IPC: 0.681 cumulative IPC: 0.6827 (Simulation time: 00 hr 15 min 26 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 146924237 cumulative IPC: 0.6806 (Simulation time: 00 hr 16 min 47 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 146924237 cumulative IPC: 0.6806 (Simulation time: 00 hr 16 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6806 instructions: 100000002 cycles: 146924237
CPU 0 Branch Prediction Accuracy: 98.54% MPKI: 0.05182 Average ROB Occupancy at Mispredict: 8.638e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00464
BRANCH_INDIRECT: 0.04561
BRANCH_CONDITIONAL: 0.00157
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 7317185
LQ_STALL: 80750
SQ_STALL: 399580


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 160.70331
REPLAY_LOAD: 86.65169
NON_REPLAY_LOAD: 37.357395

== Total ==
ADDR_TRANS: 2830628
REPLAY_LOAD: 3100224
NON_REPLAY_LOAD: 1386333

== Counts ==
ADDR_TRANS: 17614
REPLAY_LOAD: 35778
NON_REPLAY_LOAD: 37110

cpu0->cpu0_STLB TOTAL        ACCESS:     774358 HIT:     532284 MISS:     242074 MSHR_MERGE:         14
cpu0->cpu0_STLB LOAD         ACCESS:     774358 HIT:     532284 MISS:     242074 MSHR_MERGE:         14
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 264.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2875920 HIT:    1302918 MISS:    1573002 MSHR_MERGE:     111773
cpu0->cpu0_L2C LOAD         ACCESS:    1382705 HIT:     615849 MISS:     766856 MSHR_MERGE:      18858
cpu0->cpu0_L2C RFO          ACCESS:     119905 HIT:      50719 MISS:      69186 MSHR_MERGE:          4
cpu0->cpu0_L2C PREFETCH     ACCESS:     573595 HIT:     258961 MISS:     314634 MSHR_MERGE:      92911
cpu0->cpu0_L2C WRITE        ACCESS:     314928 HIT:     314325 MISS:        603 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     484787 HIT:      63064 MISS:     421723 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     416897 ISSUED:     416897 USEFUL:     136605 USELESS:       8045
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 95.38 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3891127 HIT:    3008767 MISS:     882360 MSHR_MERGE:     276120
cpu0->cpu0_L1I LOAD         ACCESS:    3891127 HIT:    3008767 MISS:     882360 MSHR_MERGE:     276120
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 39.34 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   15340943 HIT:   13112165 MISS:    2228778 MSHR_MERGE:     690862
cpu0->cpu0_L1D LOAD         ACCESS:    9916229 HIT:    8886490 MISS:    1029739 MSHR_MERGE:     253271
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     842378 HIT:     618169 MISS:     224209 MSHR_MERGE:      67460
cpu0->cpu0_L1D WRITE        ACCESS:    4021848 HIT:    3540699 MISS:     481149 MSHR_MERGE:     361237
cpu0->cpu0_L1D TRANSLATION  ACCESS:     560488 HIT:      66807 MISS:     493681 MSHR_MERGE:       8894
cpu0->cpu0_L1D PREFETCH REQUESTED:     919781 ISSUED:     842378 USEFUL:     129210 USELESS:       8906
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 84.88 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3125006 HIT:    2916469 MISS:     208537 MSHR_MERGE:     116130
cpu0->cpu0_ITLB LOAD         ACCESS:    3125006 HIT:    2916469 MISS:     208537 MSHR_MERGE:     116130
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 55.34 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13653978 HIT:   12784209 MISS:     869769 MSHR_MERGE:     187818
cpu0->cpu0_DTLB LOAD         ACCESS:   13653978 HIT:   12784209 MISS:     869769 MSHR_MERGE:     187818
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 91.09 cycles
cpu0->LLC TOTAL        ACCESS:    1692125 HIT:     608034 MISS:    1084091 MSHR_MERGE:       3249
cpu0->LLC LOAD         ACCESS:     747998 HIT:     246788 MISS:     501210 MSHR_MERGE:         46
cpu0->LLC RFO          ACCESS:      69182 HIT:      24436 MISS:      44746 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     221723 HIT:       6352 MISS:     215371 MSHR_MERGE:       3203
cpu0->LLC WRITE        ACCESS:     231499 HIT:     231020 MISS:        479 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     421723 HIT:      99438 MISS:     322285 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30776
  ROW_BUFFER_MISS:    1049521
  AVG DBUS CONGESTED CYCLE: 8.175
Channel 0 WQ ROW_BUFFER_HIT:      66600
  ROW_BUFFER_MISS:     125795
  FULL:          0
Channel 0 REFRESHES ISSUED:      12244

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       275396        89295        37658        80632
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1449        10336        13470       108646
  STLB miss resolved @ L2C                0         1488         8004        20863        76928
  STLB miss resolved @ LLC                0         1098        12950        41283        51686
  STLB miss resolved @ MEM                0         1830        24635        42953       279529

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              31732         4576        72572        22225        12083
---------------------------------------------------------------
  STLB miss resolved @ L1D              152          122         1132         5011         3447
  STLB miss resolved @ L2C              278          152         1599         3834         1722
  STLB miss resolved @ LLC              479          217         2416        16268         4500
  STLB miss resolved @ MEM              310          170         2075        12957        15068
[2025-09-17 23:57:08] END   suite=cs trace=cassandra_phase1_core1 (rc=0)
