// Seed: 2129192009
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  parameter id_4 = -1;
  bufif1 primCall (id_1, id_2, id_3);
endmodule
module module_2 (
    output tri   id_0,
    output tri1  id_1,
    input  tri1  id_2,
    output wand  id_3,
    output uwire id_4,
    output wire  id_5,
    output tri   id_6,
    input  tri0  id_7,
    input  wand  id_8,
    output uwire id_9
    , id_13,
    output tri0  id_10,
    input  wor   id_11
);
  generate
    assign id_10 = 1;
  endgenerate
  module_0 modCall_1 ();
endmodule
