

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_63_6'
================================================================
* Date:           Mon Jun 19 16:49:57 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        a9crc
* Solution:       solution_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.992 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_6  |       24|       24|         1|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.99>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%f_V = alloca i32 1"   --->   Operation 5 'alloca' 'f_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%f_V_1 = alloca i32 1"   --->   Operation 6 'alloca' 'f_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%f_V_2 = alloca i32 1"   --->   Operation 7 'alloca' 'f_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%f_V_3 = alloca i32 1"   --->   Operation 8 'alloca' 'f_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%f_V_4 = alloca i32 1"   --->   Operation 9 'alloca' 'f_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%f_V_5 = alloca i32 1"   --->   Operation 10 'alloca' 'f_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%f_V_6 = alloca i32 1"   --->   Operation 11 'alloca' 'f_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%f_V_7 = alloca i32 1"   --->   Operation 12 'alloca' 'f_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%f_V_8 = alloca i32 1"   --->   Operation 13 'alloca' 'f_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%f_V_9 = alloca i32 1"   --->   Operation 14 'alloca' 'f_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%f_V_10 = alloca i32 1"   --->   Operation 15 'alloca' 'f_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%f_V_11 = alloca i32 1"   --->   Operation 16 'alloca' 'f_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%f_V_12 = alloca i32 1"   --->   Operation 17 'alloca' 'f_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%f_V_13 = alloca i32 1"   --->   Operation 18 'alloca' 'f_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%f_V_14 = alloca i32 1"   --->   Operation 19 'alloca' 'f_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%f_V_15 = alloca i32 1"   --->   Operation 20 'alloca' 'f_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%f_V_16 = alloca i32 1"   --->   Operation 21 'alloca' 'f_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%f_V_17 = alloca i32 1"   --->   Operation 22 'alloca' 'f_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%f_V_18 = alloca i32 1"   --->   Operation 23 'alloca' 'f_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%f_V_19 = alloca i32 1"   --->   Operation 24 'alloca' 'f_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%f_V_20 = alloca i32 1"   --->   Operation 25 'alloca' 'f_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%f_V_21 = alloca i32 1"   --->   Operation 26 'alloca' 'f_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%f_V_22 = alloca i32 1"   --->   Operation 27 'alloca' 'f_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%f_V_23 = alloca i32 1"   --->   Operation 28 'alloca' 'f_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_3146316811852_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_3146316811852_reload"   --->   Operation 29 'read' 'mux_case_3146316811852_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lhs_V_13_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_13_reload"   --->   Operation 30 'read' 'lhs_V_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lhs_V_12_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_12_reload"   --->   Operation 31 'read' 'lhs_V_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_2814871843_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_2814871843_reload"   --->   Operation 32 'read' 'mux_case_2814871843_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lhs_V_11_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_11_reload"   --->   Operation 33 'read' 'lhs_V_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%lhs_V_10_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_10_reload"   --->   Operation 34 'read' 'lhs_V_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lhs_V_9_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_9_reload"   --->   Operation 35 'read' 'lhs_V_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%lhs_V_8_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_8_reload"   --->   Operation 36 'read' 'lhs_V_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%lhs_V_7_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_7_reload"   --->   Operation 37 'read' 'lhs_V_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mux_case_2210971825_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_2210971825_reload"   --->   Operation 38 'read' 'mux_case_2210971825_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mux_case_2110021822_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_2110021822_reload"   --->   Operation 39 'read' 'mux_case_2110021822_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%lhs_V_6_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_6_reload"   --->   Operation 40 'read' 'lhs_V_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%lhs_V_5_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_5_reload"   --->   Operation 41 'read' 'lhs_V_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mux_case_189031813_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_189031813_reload"   --->   Operation 42 'read' 'mux_case_189031813_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mux_case_178081810_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_178081810_reload"   --->   Operation 43 'read' 'mux_case_178081810_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%lhs_V_4_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_4_reload"   --->   Operation 44 'read' 'lhs_V_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mux_case_158061804_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_158061804_reload"   --->   Operation 45 'read' 'mux_case_158061804_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mux_case_147111801_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_147111801_reload"   --->   Operation 46 'read' 'mux_case_147111801_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%lhs_V_3_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_3_reload"   --->   Operation 47 'read' 'lhs_V_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%lhs_V_2_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_2_reload"   --->   Operation 48 'read' 'lhs_V_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mux_case_116121792_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_116121792_reload"   --->   Operation 49 'read' 'mux_case_116121792_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mux_case_106111789_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_106111789_reload"   --->   Operation 50 'read' 'mux_case_106111789_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mux_case_96101786_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_96101786_reload"   --->   Operation 51 'read' 'mux_case_96101786_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mux_case_85171783_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_85171783_reload"   --->   Operation 52 'read' 'mux_case_85171783_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%lhs_V_1_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_1_reload"   --->   Operation 53 'read' 'lhs_V_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%conv3_i_66181777_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv3_i_66181777_reload"   --->   Operation 54 'read' 'conv3_i_66181777_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv3_i_15771774_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv3_i_15771774_reload"   --->   Operation 55 'read' 'conv3_i_15771774_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv3_i_15631771_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv3_i_15631771_reload"   --->   Operation 56 'read' 'conv3_i_15631771_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%conv3_i_15491768_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv3_i_15491768_reload"   --->   Operation 57 'read' 'conv3_i_15491768_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv3_i_15351765_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv3_i_15351765_reload"   --->   Operation 58 'read' 'conv3_i_15351765_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv3_i_15211762_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv3_i_15211762_reload"   --->   Operation 59 'read' 'conv3_i_15211762_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mux_case_01759_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_01759_reload"   --->   Operation 60 'read' 'mux_case_01759_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%icmp_ln53_lcssa_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln53_lcssa"   --->   Operation 61 'read' 'icmp_ln53_lcssa_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln3_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln3"   --->   Operation 62 'read' 'trunc_ln3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body80"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [../codes/crc.cpp:65]   --->   Operation 65 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.75ns)   --->   "%icmp_ln63 = icmp_eq  i5 %i_2, i5 24" [../codes/crc.cpp:63]   --->   Operation 66 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 67 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.78ns)   --->   "%add_ln63 = add i5 %i_2, i5 1" [../codes/crc.cpp:63]   --->   Operation 68 'add' 'add_ln63' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %for.body80.split, void %for.body96.preheader.exitStub" [../codes/crc.cpp:63]   --->   Operation 69 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../codes/crc.cpp:64]   --->   Operation 70 'specpipeline' 'specpipeline_ln64' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../codes/crc.cpp:61]   --->   Operation 71 'specloopname' 'specloopname_ln61' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.78ns)   --->   "%add_ln65 = add i5 %i_2, i5 %trunc_ln3_read" [../codes/crc.cpp:65]   --->   Operation 72 'add' 'add_ln65' <Predicate = (!icmp_ln63 & !icmp_ln53_lcssa_read)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.41ns)   --->   "%select_ln65 = select i1 %icmp_ln53_lcssa_read, i5 %i_2, i5 %add_ln65" [../codes/crc.cpp:65]   --->   Operation 73 'select' 'select_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.78ns)   --->   "%f_V_24 = mux i1 @_ssdm_op_Mux.ap_auto.32i1.i5, i1 %mux_case_01759_reload_read, i1 %conv3_i_15211762_reload_read, i1 %conv3_i_15351765_reload_read, i1 %conv3_i_15491768_reload_read, i1 %conv3_i_15631771_reload_read, i1 %conv3_i_15771774_reload_read, i1 %conv3_i_66181777_reload_read, i1 %lhs_V_1_reload_read, i1 %mux_case_85171783_reload_read, i1 %mux_case_96101786_reload_read, i1 %mux_case_106111789_reload_read, i1 %mux_case_116121792_reload_read, i1 %lhs_V_2_reload_read, i1 %lhs_V_3_reload_read, i1 %mux_case_147111801_reload_read, i1 %mux_case_158061804_reload_read, i1 %lhs_V_4_reload_read, i1 %mux_case_178081810_reload_read, i1 %mux_case_189031813_reload_read, i1 %lhs_V_5_reload_read, i1 %lhs_V_6_reload_read, i1 %mux_case_2110021822_reload_read, i1 %mux_case_2210971825_reload_read, i1 %lhs_V_7_reload_read, i1 %lhs_V_8_reload_read, i1 %lhs_V_9_reload_read, i1 %lhs_V_10_reload_read, i1 %lhs_V_11_reload_read, i1 %mux_case_2814871843_reload_read, i1 %lhs_V_12_reload_read, i1 %lhs_V_13_reload_read, i1 %mux_case_3146316811852_reload_read, i5 %select_ln65" [../codes/crc.cpp:65]   --->   Operation 74 'mux' 'f_V_24' <Predicate = (!icmp_ln63)> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.44ns)   --->   "%switch_ln65 = switch i5 %i_2, void %arrayidx88.case.23, i5 0, void %for.body80.split.arrayidx88.exit_crit_edge35, i5 1, void %arrayidx88.case.1, i5 2, void %arrayidx88.case.2, i5 3, void %arrayidx88.case.3, i5 4, void %arrayidx88.case.4, i5 5, void %arrayidx88.case.5, i5 6, void %arrayidx88.case.6, i5 7, void %arrayidx88.case.7, i5 8, void %arrayidx88.case.8, i5 9, void %arrayidx88.case.9, i5 10, void %arrayidx88.case.10, i5 11, void %arrayidx88.case.11, i5 12, void %arrayidx88.case.12, i5 13, void %arrayidx88.case.13, i5 14, void %arrayidx88.case.14, i5 15, void %arrayidx88.case.15, i5 16, void %arrayidx88.case.16, i5 17, void %arrayidx88.case.17, i5 18, void %arrayidx88.case.18, i5 19, void %arrayidx88.case.19, i5 20, void %arrayidx88.case.20, i5 21, void %arrayidx88.case.21, i5 22, void %for.body80.split.arrayidx88.exit_crit_edge" [../codes/crc.cpp:65]   --->   Operation 75 'switch' 'switch_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.44>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_22" [../codes/crc.cpp:65]   --->   Operation 76 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 22)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 77 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 22)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_21" [../codes/crc.cpp:65]   --->   Operation 78 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 21)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 79 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 21)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_20" [../codes/crc.cpp:65]   --->   Operation 80 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 20)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 81 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 20)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_19" [../codes/crc.cpp:65]   --->   Operation 82 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 19)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 83 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 19)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_18" [../codes/crc.cpp:65]   --->   Operation 84 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 18)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 85 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 18)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_17" [../codes/crc.cpp:65]   --->   Operation 86 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 17)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 87 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 17)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_16" [../codes/crc.cpp:65]   --->   Operation 88 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 16)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 89 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 16)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_15" [../codes/crc.cpp:65]   --->   Operation 90 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 15)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 91 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 15)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_14" [../codes/crc.cpp:65]   --->   Operation 92 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 14)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 93 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 14)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_13" [../codes/crc.cpp:65]   --->   Operation 94 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 13)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 95 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 13)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_12" [../codes/crc.cpp:65]   --->   Operation 96 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 12)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 97 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 12)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_11" [../codes/crc.cpp:65]   --->   Operation 98 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 11)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 99 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 11)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_10" [../codes/crc.cpp:65]   --->   Operation 100 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 10)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 101 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 10)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_9" [../codes/crc.cpp:65]   --->   Operation 102 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 9)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 103 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 9)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_8" [../codes/crc.cpp:65]   --->   Operation 104 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 8)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 105 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 8)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_7" [../codes/crc.cpp:65]   --->   Operation 106 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 7)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 107 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 7)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_6" [../codes/crc.cpp:65]   --->   Operation 108 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 6)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 109 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 6)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_5" [../codes/crc.cpp:65]   --->   Operation 110 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 5)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 111 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 5)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_4" [../codes/crc.cpp:65]   --->   Operation 112 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 4)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 113 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 4)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_3" [../codes/crc.cpp:65]   --->   Operation 114 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 3)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 115 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 3)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_2" [../codes/crc.cpp:65]   --->   Operation 116 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 2)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 117 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 2)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_1" [../codes/crc.cpp:65]   --->   Operation 118 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 1)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 119 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 1)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V" [../codes/crc.cpp:65]   --->   Operation 120 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 0)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 121 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 0)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %f_V_24, i1 %f_V_23" [../codes/crc.cpp:65]   --->   Operation 122 'store' 'store_ln65' <Predicate = (!icmp_ln63 & i_2 == 31) | (!icmp_ln63 & i_2 == 30) | (!icmp_ln63 & i_2 == 29) | (!icmp_ln63 & i_2 == 28) | (!icmp_ln63 & i_2 == 27) | (!icmp_ln63 & i_2 == 26) | (!icmp_ln63 & i_2 == 25) | (!icmp_ln63 & i_2 == 24) | (!icmp_ln63 & i_2 == 23)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx88.exit" [../codes/crc.cpp:65]   --->   Operation 123 'br' 'br_ln65' <Predicate = (!icmp_ln63 & i_2 == 31) | (!icmp_ln63 & i_2 == 30) | (!icmp_ln63 & i_2 == 29) | (!icmp_ln63 & i_2 == 28) | (!icmp_ln63 & i_2 == 27) | (!icmp_ln63 & i_2 == 26) | (!icmp_ln63 & i_2 == 25) | (!icmp_ln63 & i_2 == 24) | (!icmp_ln63 & i_2 == 23)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln63 = store i5 %add_ln63, i5 %i" [../codes/crc.cpp:63]   --->   Operation 124 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.42>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.body80" [../codes/crc.cpp:63]   --->   Operation 125 'br' 'br_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%f_V_load = load i1 %f_V"   --->   Operation 126 'load' 'f_V_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%f_V_1_load = load i1 %f_V_1"   --->   Operation 127 'load' 'f_V_1_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%f_V_2_load = load i1 %f_V_2"   --->   Operation 128 'load' 'f_V_2_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%f_V_3_load = load i1 %f_V_3"   --->   Operation 129 'load' 'f_V_3_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%f_V_4_load = load i1 %f_V_4"   --->   Operation 130 'load' 'f_V_4_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%f_V_5_load = load i1 %f_V_5"   --->   Operation 131 'load' 'f_V_5_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%f_V_6_load = load i1 %f_V_6"   --->   Operation 132 'load' 'f_V_6_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%f_V_7_load = load i1 %f_V_7"   --->   Operation 133 'load' 'f_V_7_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%f_V_8_load = load i1 %f_V_8"   --->   Operation 134 'load' 'f_V_8_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%f_V_9_load = load i1 %f_V_9"   --->   Operation 135 'load' 'f_V_9_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%f_V_10_load = load i1 %f_V_10"   --->   Operation 136 'load' 'f_V_10_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%f_V_11_load = load i1 %f_V_11"   --->   Operation 137 'load' 'f_V_11_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%f_V_12_load = load i1 %f_V_12"   --->   Operation 138 'load' 'f_V_12_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%f_V_13_load = load i1 %f_V_13"   --->   Operation 139 'load' 'f_V_13_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%f_V_14_load = load i1 %f_V_14"   --->   Operation 140 'load' 'f_V_14_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%f_V_15_load = load i1 %f_V_15"   --->   Operation 141 'load' 'f_V_15_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%f_V_16_load = load i1 %f_V_16"   --->   Operation 142 'load' 'f_V_16_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%f_V_17_load = load i1 %f_V_17"   --->   Operation 143 'load' 'f_V_17_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%f_V_18_load = load i1 %f_V_18"   --->   Operation 144 'load' 'f_V_18_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%f_V_19_load = load i1 %f_V_19"   --->   Operation 145 'load' 'f_V_19_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%f_V_20_load = load i1 %f_V_20"   --->   Operation 146 'load' 'f_V_20_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%f_V_21_load = load i1 %f_V_21"   --->   Operation 147 'load' 'f_V_21_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%f_V_22_load = load i1 %f_V_22"   --->   Operation 148 'load' 'f_V_22_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%f_V_23_load = load i1 %f_V_23"   --->   Operation 149 'load' 'f_V_23_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_23_out, i1 %f_V_23_load"   --->   Operation 150 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_22_out, i1 %f_V_22_load"   --->   Operation 151 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_21_out, i1 %f_V_21_load"   --->   Operation 152 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_20_out, i1 %f_V_20_load"   --->   Operation 153 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_19_out, i1 %f_V_19_load"   --->   Operation 154 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_18_out, i1 %f_V_18_load"   --->   Operation 155 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_17_out, i1 %f_V_17_load"   --->   Operation 156 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_16_out, i1 %f_V_16_load"   --->   Operation 157 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_15_out, i1 %f_V_15_load"   --->   Operation 158 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_14_out, i1 %f_V_14_load"   --->   Operation 159 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_13_out, i1 %f_V_13_load"   --->   Operation 160 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_12_out, i1 %f_V_12_load"   --->   Operation 161 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_11_out, i1 %f_V_11_load"   --->   Operation 162 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_10_out, i1 %f_V_10_load"   --->   Operation 163 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_9_out, i1 %f_V_9_load"   --->   Operation 164 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_8_out, i1 %f_V_8_load"   --->   Operation 165 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_7_out, i1 %f_V_7_load"   --->   Operation 166 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_6_out, i1 %f_V_6_load"   --->   Operation 167 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_5_out, i1 %f_V_5_load"   --->   Operation 168 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_4_out, i1 %f_V_4_load"   --->   Operation 169 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_3_out, i1 %f_V_3_load"   --->   Operation 170 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_2_out, i1 %f_V_2_load"   --->   Operation 171 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_1_out, i1 %f_V_1_load"   --->   Operation 172 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %f_V_out, i1 %f_V_load"   --->   Operation 173 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 174 'ret' 'ret_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.99ns
The critical path consists of the following:
	'alloca' operation ('i') [59]  (0 ns)
	'load' operation ('i', ../codes/crc.cpp:65) on local variable 'i' [121]  (0 ns)
	'add' operation ('add_ln65', ../codes/crc.cpp:65) [129]  (0.789 ns)
	'select' operation ('select_ln65', ../codes/crc.cpp:65) [130]  (0.414 ns)
	'mux' operation ('f.V', ../codes/crc.cpp:65) [131]  (0.789 ns)
	'store' operation ('store_ln65', ../codes/crc.cpp:65) of variable 'f.V', ../codes/crc.cpp:65 on local variable 'f.V' [164]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
