{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 01:11:47 2019 " "Info: Processing started: Fri May 03 01:11:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=on --write_settings_files=off part2er1 -c part2er1 --speed=6 " "Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off part2er1 -c part2er1 --speed=6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[7\] 0 " "Info: Pin \"Q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[6\] 0 " "Info: Pin \"Q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[5\] 0 " "Info: Pin \"Q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[4\] 0 " "Info: Pin \"Q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[3\] 0 " "Info: Pin \"Q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[2\] 0 " "Info: Pin \"Q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[1\] 0 " "Info: Pin \"Q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[0\] 0 " "Info: Pin \"Q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dfreg:inst\|Q\[7\]~latch " "Warning: Node \"dfreg:inst\|Q\[7\]~latch\" is a latch" {  } { { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "reg.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/reg.bdf" { { 152 128 296 168 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dfreg:inst\|Q\[1\]~_emulated D\[1\] CLK 4.784 ns register " "Info: tsu for register \"dfreg:inst\|Q\[1\]~_emulated\" (data pin = \"D\[1\]\", clock pin = \"CLK\") is 4.784 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.500 ns + Longest pin register " "Info: + Longest pin to register delay is 7.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns D\[1\] 1 PIN PIN_AD10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AD10; Fanout = 1; PIN Node = 'D\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/reg.bdf" { { 200 128 296 216 "D\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.138 ns) + CELL(0.438 ns) 7.416 ns dfreg:inst\|Q\[1\]~data_lut 2 COMB LCCOMB_X23_Y31_N20 1 " "Info: 2: + IC(6.138 ns) + CELL(0.438 ns) = 7.416 ns; Loc. = LCCOMB_X23_Y31_N20; Fanout = 1; COMB Node = 'dfreg:inst\|Q\[1\]~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.576 ns" { D[1] dfreg:inst|Q[1]~data_lut } "NODE_NAME" } } { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.500 ns dfreg:inst\|Q\[1\]~_emulated 3 REG LCFF_X23_Y31_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.500 ns; Loc. = LCFF_X23_Y31_N21; Fanout = 1; REG Node = 'dfreg:inst\|Q\[1\]~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { dfreg:inst|Q[1]~data_lut dfreg:inst|Q[1]~_emulated } "NODE_NAME" } } { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.362 ns ( 18.16 % ) " "Info: Total cell delay = 1.362 ns ( 18.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.138 ns ( 81.84 % ) " "Info: Total interconnect delay = 6.138 ns ( 81.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { D[1] dfreg:inst|Q[1]~data_lut dfreg:inst|Q[1]~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { D[1] {} D[1]~combout {} dfreg:inst|Q[1]~data_lut {} dfreg:inst|Q[1]~_emulated {} } { 0.000ns 0.000ns 6.138ns 0.000ns } { 0.000ns 0.840ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/reg.bdf" { { 152 128 296 168 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/reg.bdf" { { 152 128 296 168 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns dfreg:inst\|Q\[1\]~_emulated 3 REG LCFF_X23_Y31_N21 1 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X23_Y31_N21; Fanout = 1; REG Node = 'dfreg:inst\|Q\[1\]~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLK~clkctrl dfreg:inst|Q[1]~_emulated } "NODE_NAME" } } { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl dfreg:inst|Q[1]~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} dfreg:inst|Q[1]~_emulated {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { D[1] dfreg:inst|Q[1]~data_lut dfreg:inst|Q[1]~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { D[1] {} D[1]~combout {} dfreg:inst|Q[1]~data_lut {} dfreg:inst|Q[1]~_emulated {} } { 0.000ns 0.000ns 6.138ns 0.000ns } { 0.000ns 0.840ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl dfreg:inst|Q[1]~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} dfreg:inst|Q[1]~_emulated {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q\[5\] dfreg:inst\|Q\[5\]~_emulated 9.816 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q\[5\]\" through register \"dfreg:inst\|Q\[5\]~_emulated\" is 9.816 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.680 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/reg.bdf" { { 152 128 296 168 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/reg.bdf" { { 152 128 296 168 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns dfreg:inst\|Q\[5\]~_emulated 3 REG LCFF_X23_Y31_N9 1 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X23_Y31_N9; Fanout = 1; REG Node = 'dfreg:inst\|Q\[5\]~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLK~clkctrl dfreg:inst|Q[5]~_emulated } "NODE_NAME" } } { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl dfreg:inst|Q[5]~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} dfreg:inst|Q[5]~_emulated {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.886 ns + Longest register pin " "Info: + Longest register to pin delay is 6.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dfreg:inst\|Q\[5\]~_emulated 1 REG LCFF_X23_Y31_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y31_N9; Fanout = 1; REG Node = 'dfreg:inst\|Q\[5\]~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dfreg:inst|Q[5]~_emulated } "NODE_NAME" } } { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.438 ns) 1.282 ns dfreg:inst\|Q\[5\]~head_lut 2 COMB LCCOMB_X24_Y32_N0 1 " "Info: 2: + IC(0.844 ns) + CELL(0.438 ns) = 1.282 ns; Loc. = LCCOMB_X24_Y32_N0; Fanout = 1; COMB Node = 'dfreg:inst\|Q\[5\]~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { dfreg:inst|Q[5]~_emulated dfreg:inst|Q[5]~head_lut } "NODE_NAME" } } { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.932 ns) + CELL(2.672 ns) 6.886 ns Q\[5\] 3 PIN PIN_B24 0 " "Info: 3: + IC(2.932 ns) + CELL(2.672 ns) = 6.886 ns; Loc. = PIN_B24; Fanout = 0; PIN Node = 'Q\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.604 ns" { dfreg:inst|Q[5]~head_lut Q[5] } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/reg.bdf" { { 152 680 856 168 "Q\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 45.16 % ) " "Info: Total cell delay = 3.110 ns ( 45.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.776 ns ( 54.84 % ) " "Info: Total interconnect delay = 3.776 ns ( 54.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.886 ns" { dfreg:inst|Q[5]~_emulated dfreg:inst|Q[5]~head_lut Q[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.886 ns" { dfreg:inst|Q[5]~_emulated {} dfreg:inst|Q[5]~head_lut {} Q[5] {} } { 0.000ns 0.844ns 2.932ns } { 0.000ns 0.438ns 2.672ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl dfreg:inst|Q[5]~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} dfreg:inst|Q[5]~_emulated {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.886 ns" { dfreg:inst|Q[5]~_emulated dfreg:inst|Q[5]~head_lut Q[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.886 ns" { dfreg:inst|Q[5]~_emulated {} dfreg:inst|Q[5]~head_lut {} Q[5] {} } { 0.000ns 0.844ns 2.932ns } { 0.000ns 0.438ns 2.672ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SET Q\[6\] 13.572 ns Longest " "Info: Longest tpd from source pin \"SET\" to destination pin \"Q\[6\]\" is 13.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns SET 1 PIN PIN_AC12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC12; Fanout = 1; PIN Node = 'SET'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SET } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/reg.bdf" { { 184 128 296 200 "SET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.796 ns) + CELL(0.275 ns) 6.901 ns dfreg:inst\|Q\[7\]~1 2 COMB LCCOMB_X24_Y32_N4 10 " "Info: 2: + IC(5.796 ns) + CELL(0.275 ns) = 6.901 ns; Loc. = LCCOMB_X24_Y32_N4; Fanout = 10; COMB Node = 'dfreg:inst\|Q\[7\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.071 ns" { SET dfreg:inst|Q[7]~1 } "NODE_NAME" } } { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.275 ns) 7.501 ns dfreg:inst\|Q\[6\]~head_lut 3 COMB LCCOMB_X24_Y32_N22 1 " "Info: 3: + IC(0.325 ns) + CELL(0.275 ns) = 7.501 ns; Loc. = LCCOMB_X24_Y32_N22; Fanout = 1; COMB Node = 'dfreg:inst\|Q\[6\]~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { dfreg:inst|Q[7]~1 dfreg:inst|Q[6]~head_lut } "NODE_NAME" } } { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.273 ns) + CELL(2.798 ns) 13.572 ns Q\[6\] 4 PIN PIN_AE13 0 " "Info: 4: + IC(3.273 ns) + CELL(2.798 ns) = 13.572 ns; Loc. = PIN_AE13; Fanout = 0; PIN Node = 'Q\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.071 ns" { dfreg:inst|Q[6]~head_lut Q[6] } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/reg.bdf" { { 152 680 856 168 "Q\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.178 ns ( 30.78 % ) " "Info: Total cell delay = 4.178 ns ( 30.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.394 ns ( 69.22 % ) " "Info: Total interconnect delay = 9.394 ns ( 69.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.572 ns" { SET dfreg:inst|Q[7]~1 dfreg:inst|Q[6]~head_lut Q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.572 ns" { SET {} SET~combout {} dfreg:inst|Q[7]~1 {} dfreg:inst|Q[6]~head_lut {} Q[6] {} } { 0.000ns 0.000ns 5.796ns 0.325ns 3.273ns } { 0.000ns 0.830ns 0.275ns 0.275ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dfreg:inst\|Q\[7\]~_emulated D\[7\] CLK 0.519 ns register " "Info: th for register \"dfreg:inst\|Q\[7\]~_emulated\" (data pin = \"D\[7\]\", clock pin = \"CLK\") is 0.519 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.686 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/reg.bdf" { { 152 128 296 168 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/reg.bdf" { { 152 128 296 168 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns dfreg:inst\|Q\[7\]~_emulated 3 REG LCFF_X24_Y32_N25 1 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X24_Y32_N25; Fanout = 1; REG Node = 'dfreg:inst\|Q\[7\]~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLK~clkctrl dfreg:inst|Q[7]~_emulated } "NODE_NAME" } } { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLK CLK~clkctrl dfreg:inst|Q[7]~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLK {} CLK~combout {} CLK~clkctrl {} dfreg:inst|Q[7]~_emulated {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.433 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns D\[7\] 1 PIN PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'D\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[7] } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/reg.bdf" { { 200 128 296 216 "D\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.150 ns) 2.349 ns dfreg:inst\|Q\[7\]~data_lut 2 COMB LCCOMB_X24_Y32_N24 1 " "Info: 2: + IC(1.220 ns) + CELL(0.150 ns) = 2.349 ns; Loc. = LCCOMB_X24_Y32_N24; Fanout = 1; COMB Node = 'dfreg:inst\|Q\[7\]~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { D[7] dfreg:inst|Q[7]~data_lut } "NODE_NAME" } } { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.433 ns dfreg:inst\|Q\[7\]~_emulated 3 REG LCFF_X24_Y32_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.433 ns; Loc. = LCFF_X24_Y32_N25; Fanout = 1; REG Node = 'dfreg:inst\|Q\[7\]~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { dfreg:inst|Q[7]~data_lut dfreg:inst|Q[7]~_emulated } "NODE_NAME" } } { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 49.86 % ) " "Info: Total cell delay = 1.213 ns ( 49.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.220 ns ( 50.14 % ) " "Info: Total interconnect delay = 1.220 ns ( 50.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { D[7] dfreg:inst|Q[7]~data_lut dfreg:inst|Q[7]~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.433 ns" { D[7] {} D[7]~combout {} dfreg:inst|Q[7]~data_lut {} dfreg:inst|Q[7]~_emulated {} } { 0.000ns 0.000ns 1.220ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLK CLK~clkctrl dfreg:inst|Q[7]~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLK {} CLK~combout {} CLK~clkctrl {} dfreg:inst|Q[7]~_emulated {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { D[7] dfreg:inst|Q[7]~data_lut dfreg:inst|Q[7]~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.433 ns" { D[7] {} D[7]~combout {} dfreg:inst|Q[7]~data_lut {} dfreg:inst|Q[7]~_emulated {} } { 0.000ns 0.000ns 1.220ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 01:11:48 2019 " "Info: Processing ended: Fri May 03 01:11:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
