<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='14991' type='14976'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='22329'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='36780'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='727'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='275258' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='275258' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='275288' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='275288' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='2937'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5131' c='_ZL17hasUndefRegUpdatejjb'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5900' c='_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='7775' c='_ZNK4llvm12X86InstrInfo16isHighLatencyDefEi'/>
