# Verilog
This repo contains all my personal work on Verilog projects, both based on labs from previous classes but optimized and improved, as well as any personal Verilog projects.
