INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ecelab/Lab1/Lab1.srcs/sources_1/new/Full_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
