0.6
2017.4
Jan 30 2018
15:48:17
C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.sim/tests/impl/timing/xsim/risc_controller_8_test_time_impl.v,1521468729,verilog,,,,LDCP_HD46;LDCP_HD47;LDCP_HD48;LDCP_HD49;LDCP_HD50;LDCP_HD51;LDCP_HD52;LDCP_UNIQ_BASE_;glbl;risc_controller_8,,,,,,,,
C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/tests/new/risc_controller_8_test.vhd,1521468539,vhdl,,,,risc_controller_8_test,,,,,,,,
