// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_D_drain_IO_L1_out_boundary_wrapper_1_x0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_din,
        fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_full_n,
        fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_write,
        fifo_D_drain_PE_3_1_x0148_dout,
        fifo_D_drain_PE_3_1_x0148_empty_n,
        fifo_D_drain_PE_3_1_x0148_read
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [127:0] fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_din;
input   fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_full_n;
output   fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_write;
input  [31:0] fifo_D_drain_PE_3_1_x0148_dout;
input   fifo_D_drain_PE_3_1_x0148_empty_n;
output   fifo_D_drain_PE_3_1_x0148_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_write;
reg fifo_D_drain_PE_3_1_x0148_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_blk_n;
wire    ap_CS_fsm_state10;
reg    fifo_D_drain_PE_3_1_x0148_blk_n;
wire    ap_CS_fsm_state6;
wire   [2:0] add_ln691_fu_409_p2;
reg   [2:0] add_ln691_reg_632;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_1011_fu_421_p2;
reg   [2:0] add_ln691_1011_reg_640;
wire    ap_CS_fsm_state3;
wire   [3:0] add_ln691_1012_fu_433_p2;
reg   [3:0] add_ln691_1012_reg_648;
wire    ap_CS_fsm_state4;
reg   [0:0] tmp_reg_656;
wire   [0:0] icmp_ln890_1048_fu_439_p2;
wire   [1:0] empty_fu_453_p1;
reg   [1:0] empty_reg_661;
wire   [4:0] add_ln691_1015_fu_457_p2;
reg   [4:0] add_ln691_1015_reg_665;
wire    ap_CS_fsm_state5;
reg   [4:0] local_D_V_addr_reg_682;
reg   [31:0] data_split_V_0_reg_690;
wire   [127:0] local_D_V_q0;
wire   [2:0] add_ln691_1016_fu_493_p2;
wire    ap_CS_fsm_state7;
wire   [127:0] zext_ln1497_fu_527_p1;
wire   [0:0] icmp_ln878_fu_499_p2;
wire   [4:0] add_ln691_1013_fu_564_p2;
reg   [4:0] add_ln691_1013_reg_719;
wire    ap_CS_fsm_state8;
wire   [4:0] shl_ln890_fu_570_p2;
reg   [4:0] shl_ln890_reg_724;
wire   [1:0] add_ln691_1014_fu_582_p2;
reg   [1:0] add_ln691_1014_reg_732;
wire    ap_CS_fsm_state9;
reg   [4:0] local_D_V_address0;
reg    local_D_V_ce0;
reg    local_D_V_we0;
wire   [127:0] local_D_V_d0;
reg   [2:0] c0_V_reg_151;
reg    ap_block_state1;
wire   [0:0] icmp_ln890_1047_fu_427_p2;
reg   [2:0] c1_V_reg_162;
wire   [0:0] icmp_ln890_fu_415_p2;
wire   [0:0] icmp_ln890_1049_fu_576_p2;
reg   [3:0] c7_V_reg_173;
wire   [0:0] icmp_ln890_1050_fu_487_p2;
reg   [4:0] c8_V_reg_184;
reg   [31:0] data_split_V_3_4_reg_195;
reg   [31:0] ap_phi_mux_data_split_V_3_5_phi_fu_255_p8;
reg   [31:0] data_split_V_2_4_reg_204;
reg   [31:0] ap_phi_mux_data_split_V_2_5_phi_fu_273_p8;
reg   [31:0] data_split_V_1_4_reg_213;
reg   [31:0] ap_phi_mux_data_split_V_1_5_phi_fu_291_p8;
reg   [31:0] data_split_V_0_4_reg_222;
reg   [31:0] ap_phi_mux_data_split_V_0_5_phi_fu_309_p8;
reg   [2:0] n_V_reg_231;
reg   [127:0] p_Val2_s_reg_242;
wire   [31:0] data_split_V_0_62_fu_505_p1;
wire   [1:0] trunc_ln11351_fu_513_p1;
reg   [31:0] ap_phi_mux_v1_V_phi_fu_326_p8;
reg   [31:0] ap_phi_mux_v2_V_1098_phi_fu_342_p8;
reg   [31:0] ap_phi_mux_v2_V_1097_phi_fu_358_p8;
reg   [31:0] ap_phi_mux_v2_V_phi_fu_374_p8;
reg   [4:0] c5_V_reg_387;
wire   [0:0] icmp_ln890_1051_fu_602_p2;
reg   [1:0] c6_V_reg_398;
wire   [63:0] zext_ln11349_fu_482_p1;
wire   [63:0] zext_ln11375_1_fu_597_p1;
reg   [31:0] p_Repl2_s_fu_98;
reg   [31:0] p_Repl2_1391_fu_102;
reg   [31:0] p_Repl2_1392_fu_106;
reg   [31:0] p_Repl2_1393_fu_110;
wire   [5:0] tmp_s_fu_475_p3;
wire   [95:0] r_fu_517_p4;
wire   [4:0] zext_ln11375_fu_588_p1;
wire   [4:0] add_ln11375_fu_592_p2;
reg   [9:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 10'd1;
end

top_D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V #(
    .DataWidth( 128 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
local_D_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_D_V_address0),
    .ce0(local_D_V_ce0),
    .we0(local_D_V_we0),
    .d0(local_D_V_d0),
    .q0(local_D_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_415_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1047_fu_427_p2 == 1'd1))) begin
        c0_V_reg_151 <= add_ln691_reg_632;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_151 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln890_1049_fu_576_p2 == 1'd1))) begin
        c1_V_reg_162 <= add_ln691_1011_reg_640;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_415_p2 == 1'd0))) begin
        c1_V_reg_162 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1048_fu_439_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c5_V_reg_387 <= 5'd0;
    end else if (((icmp_ln890_1051_fu_602_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        c5_V_reg_387 <= add_ln691_1013_reg_719;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln890_1049_fu_576_p2 == 1'd0))) begin
        c6_V_reg_398 <= 2'd0;
    end else if (((fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        c6_V_reg_398 <= add_ln691_1014_reg_732;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_1050_fu_487_p2 == 1'd1))) begin
        c7_V_reg_173 <= add_ln691_1012_reg_648;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1047_fu_427_p2 == 1'd0))) begin
        c7_V_reg_173 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd1))) begin
        c8_V_reg_184 <= add_ln691_1015_reg_665;
    end else if (((icmp_ln890_1048_fu_439_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c8_V_reg_184 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd0))) begin
        data_split_V_0_4_reg_222 <= ap_phi_mux_data_split_V_0_5_phi_fu_309_p8;
    end else if (((fifo_D_drain_PE_3_1_x0148_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_split_V_0_4_reg_222 <= p_Repl2_s_fu_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd0))) begin
        data_split_V_1_4_reg_213 <= ap_phi_mux_data_split_V_1_5_phi_fu_291_p8;
    end else if (((fifo_D_drain_PE_3_1_x0148_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_split_V_1_4_reg_213 <= p_Repl2_1391_fu_102;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd0))) begin
        data_split_V_2_4_reg_204 <= ap_phi_mux_data_split_V_2_5_phi_fu_273_p8;
    end else if (((fifo_D_drain_PE_3_1_x0148_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_split_V_2_4_reg_204 <= p_Repl2_1392_fu_106;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd0))) begin
        data_split_V_3_4_reg_195 <= ap_phi_mux_data_split_V_3_5_phi_fu_255_p8;
    end else if (((fifo_D_drain_PE_3_1_x0148_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_split_V_3_4_reg_195 <= p_Repl2_1393_fu_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd0))) begin
        n_V_reg_231 <= add_ln691_1016_fu_493_p2;
    end else if (((fifo_D_drain_PE_3_1_x0148_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        n_V_reg_231 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd0))) begin
        p_Val2_s_reg_242 <= zext_ln1497_fu_527_p1;
    end else if (((fifo_D_drain_PE_3_1_x0148_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        p_Val2_s_reg_242 <= local_D_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_1011_reg_640 <= add_ln691_1011_fu_421_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln691_1012_reg_648 <= add_ln691_1012_fu_433_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln691_1013_reg_719 <= add_ln691_1013_fu_564_p2;
        shl_ln890_reg_724[4 : 1] <= shl_ln890_fu_570_p2[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln691_1014_reg_732 <= add_ln691_1014_fu_582_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln691_1015_reg_665 <= add_ln691_1015_fu_457_p2;
        local_D_V_addr_reg_682 <= zext_ln11349_fu_482_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_632 <= add_ln691_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        data_split_V_0_reg_690 <= fifo_D_drain_PE_3_1_x0148_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1048_fu_439_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_reg_661 <= empty_fu_453_p1;
        tmp_reg_656 <= c7_V_reg_173[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd1))) begin
        p_Repl2_1391_fu_102 <= ap_phi_mux_v2_V_1097_phi_fu_358_p8;
        p_Repl2_1392_fu_106 <= ap_phi_mux_v2_V_1098_phi_fu_342_p8;
        p_Repl2_1393_fu_110 <= ap_phi_mux_v1_V_phi_fu_326_p8;
        p_Repl2_s_fu_98 <= ap_phi_mux_v2_V_phi_fu_374_p8;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_415_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (trunc_ln11351_fu_513_p1 == 2'd0) & (icmp_ln878_fu_499_p2 == 1'd0))) begin
        ap_phi_mux_data_split_V_0_5_phi_fu_309_p8 = data_split_V_0_62_fu_505_p1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln11351_fu_513_p1 == 2'd1) & (icmp_ln878_fu_499_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln11351_fu_513_p1 == 2'd2) & (icmp_ln878_fu_499_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln11351_fu_513_p1 == 2'd3) & (icmp_ln878_fu_499_p2 == 1'd0)))) begin
        ap_phi_mux_data_split_V_0_5_phi_fu_309_p8 = data_split_V_0_4_reg_222;
    end else begin
        ap_phi_mux_data_split_V_0_5_phi_fu_309_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (trunc_ln11351_fu_513_p1 == 2'd1) & (icmp_ln878_fu_499_p2 == 1'd0))) begin
        ap_phi_mux_data_split_V_1_5_phi_fu_291_p8 = data_split_V_0_62_fu_505_p1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln11351_fu_513_p1 == 2'd0) & (icmp_ln878_fu_499_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln11351_fu_513_p1 == 2'd2) & (icmp_ln878_fu_499_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln11351_fu_513_p1 == 2'd3) & (icmp_ln878_fu_499_p2 == 1'd0)))) begin
        ap_phi_mux_data_split_V_1_5_phi_fu_291_p8 = data_split_V_1_4_reg_213;
    end else begin
        ap_phi_mux_data_split_V_1_5_phi_fu_291_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (trunc_ln11351_fu_513_p1 == 2'd2) & (icmp_ln878_fu_499_p2 == 1'd0))) begin
        ap_phi_mux_data_split_V_2_5_phi_fu_273_p8 = data_split_V_0_62_fu_505_p1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln11351_fu_513_p1 == 2'd0) & (icmp_ln878_fu_499_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln11351_fu_513_p1 == 2'd1) & (icmp_ln878_fu_499_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln11351_fu_513_p1 == 2'd3) & (icmp_ln878_fu_499_p2 == 1'd0)))) begin
        ap_phi_mux_data_split_V_2_5_phi_fu_273_p8 = data_split_V_2_4_reg_204;
    end else begin
        ap_phi_mux_data_split_V_2_5_phi_fu_273_p8 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln11351_fu_513_p1 == 2'd0) & (icmp_ln878_fu_499_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln11351_fu_513_p1 == 2'd1) & (icmp_ln878_fu_499_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln11351_fu_513_p1 == 2'd2) & (icmp_ln878_fu_499_p2 == 1'd0)))) begin
        ap_phi_mux_data_split_V_3_5_phi_fu_255_p8 = data_split_V_3_4_reg_195;
    end else if (((1'b1 == ap_CS_fsm_state7) & (trunc_ln11351_fu_513_p1 == 2'd3) & (icmp_ln878_fu_499_p2 == 1'd0))) begin
        ap_phi_mux_data_split_V_3_5_phi_fu_255_p8 = data_split_V_0_62_fu_505_p1;
    end else begin
        ap_phi_mux_data_split_V_3_5_phi_fu_255_p8 = 'bx;
    end
end

always @ (*) begin
    if ((((empty_reg_661 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd1)) | ((empty_reg_661 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd1)) | ((empty_reg_661 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd1)))) begin
        ap_phi_mux_v1_V_phi_fu_326_p8 = data_split_V_3_4_reg_195;
    end else if (((empty_reg_661 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd1))) begin
        ap_phi_mux_v1_V_phi_fu_326_p8 = data_split_V_0_reg_690;
    end else begin
        ap_phi_mux_v1_V_phi_fu_326_p8 = 'bx;
    end
end

always @ (*) begin
    if (((empty_reg_661 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd1))) begin
        ap_phi_mux_v2_V_1097_phi_fu_358_p8 = data_split_V_0_reg_690;
    end else if ((((empty_reg_661 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd1)) | ((empty_reg_661 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd1)) | ((empty_reg_661 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd1)))) begin
        ap_phi_mux_v2_V_1097_phi_fu_358_p8 = data_split_V_1_4_reg_213;
    end else begin
        ap_phi_mux_v2_V_1097_phi_fu_358_p8 = 'bx;
    end
end

always @ (*) begin
    if (((empty_reg_661 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd1))) begin
        ap_phi_mux_v2_V_1098_phi_fu_342_p8 = data_split_V_0_reg_690;
    end else if ((((empty_reg_661 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd1)) | ((empty_reg_661 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd1)) | ((empty_reg_661 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd1)))) begin
        ap_phi_mux_v2_V_1098_phi_fu_342_p8 = data_split_V_2_4_reg_204;
    end else begin
        ap_phi_mux_v2_V_1098_phi_fu_342_p8 = 'bx;
    end
end

always @ (*) begin
    if (((empty_reg_661 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd1))) begin
        ap_phi_mux_v2_V_phi_fu_374_p8 = data_split_V_0_reg_690;
    end else if ((((empty_reg_661 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd1)) | ((empty_reg_661 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd1)) | ((empty_reg_661 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd1)))) begin
        ap_phi_mux_v2_V_phi_fu_374_p8 = data_split_V_0_4_reg_222;
    end else begin
        ap_phi_mux_v2_V_phi_fu_374_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_415_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_blk_n = fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_full_n;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_write = 1'b1;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        fifo_D_drain_PE_3_1_x0148_blk_n = fifo_D_drain_PE_3_1_x0148_empty_n;
    end else begin
        fifo_D_drain_PE_3_1_x0148_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((fifo_D_drain_PE_3_1_x0148_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        fifo_D_drain_PE_3_1_x0148_read = 1'b1;
    end else begin
        fifo_D_drain_PE_3_1_x0148_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        local_D_V_address0 = zext_ln11375_1_fu_597_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        local_D_V_address0 = local_D_V_addr_reg_682;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_D_V_address0 = zext_ln11349_fu_482_p1;
    end else begin
        local_D_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state9))) begin
        local_D_V_ce0 = 1'b1;
    end else begin
        local_D_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd1))) begin
        local_D_V_we0 = 1'b1;
    end else begin
        local_D_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_415_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1047_fu_427_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln890_1048_fu_439_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_1050_fu_487_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((fifo_D_drain_PE_3_1_x0148_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_499_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln890_1049_fu_576_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln890_1051_fu_602_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln11375_fu_592_p2 = (shl_ln890_reg_724 + zext_ln11375_fu_588_p1);

assign add_ln691_1011_fu_421_p2 = (c1_V_reg_162 + 3'd1);

assign add_ln691_1012_fu_433_p2 = (c7_V_reg_173 + 4'd1);

assign add_ln691_1013_fu_564_p2 = (c5_V_reg_387 + 5'd1);

assign add_ln691_1014_fu_582_p2 = (c6_V_reg_398 + 2'd1);

assign add_ln691_1015_fu_457_p2 = (c8_V_reg_184 + 5'd1);

assign add_ln691_1016_fu_493_p2 = (n_V_reg_231 + 3'd1);

assign add_ln691_fu_409_p2 = (c0_V_reg_151 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign data_split_V_0_62_fu_505_p1 = p_Val2_s_reg_242[31:0];

assign empty_fu_453_p1 = c7_V_reg_173[1:0];

assign fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_din = local_D_V_q0;

assign icmp_ln878_fu_499_p2 = ((n_V_reg_231 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln890_1047_fu_427_p2 = ((c1_V_reg_162 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1048_fu_439_p2 = ((c7_V_reg_173 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1049_fu_576_p2 = ((c5_V_reg_387 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1050_fu_487_p2 = ((c8_V_reg_184 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1051_fu_602_p2 = ((c6_V_reg_398 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_415_p2 = ((c0_V_reg_151 == 3'd4) ? 1'b1 : 1'b0);

assign local_D_V_d0 = {{{{ap_phi_mux_v1_V_phi_fu_326_p8}, {ap_phi_mux_v2_V_1098_phi_fu_342_p8}}, {ap_phi_mux_v2_V_1097_phi_fu_358_p8}}, {ap_phi_mux_v2_V_phi_fu_374_p8}};

assign r_fu_517_p4 = {{p_Val2_s_reg_242[127:32]}};

assign shl_ln890_fu_570_p2 = c5_V_reg_387 << 5'd1;

assign tmp_s_fu_475_p3 = {{c8_V_reg_184}, {tmp_reg_656}};

assign trunc_ln11351_fu_513_p1 = n_V_reg_231[1:0];

assign zext_ln11349_fu_482_p1 = tmp_s_fu_475_p3;

assign zext_ln11375_1_fu_597_p1 = add_ln11375_fu_592_p2;

assign zext_ln11375_fu_588_p1 = c6_V_reg_398;

assign zext_ln1497_fu_527_p1 = r_fu_517_p4;

always @ (posedge ap_clk) begin
    shl_ln890_reg_724[0] <= 1'b0;
end

endmodule //top_D_drain_IO_L1_out_boundary_wrapper_1_x0
