$date
	Thu Dec 21 00:54:47 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module bcd_test $end
$var wire 1 ! en $end
$var wire 16 " o [15:0] $end
$var reg 1 # clk $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 ! en $end
$var wire 16 $ o [15:0] $end
$var reg 4 % a [3:0] $end
$var reg 4 & b [3:0] $end
$var reg 4 ' c [3:0] $end
$var reg 4 ( d [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
b1 %
b1 $
1#
b1 "
z!
$end
#10
0#
#20
b10 "
b10 $
b10 %
1#
#30
0#
#40
b11 "
b11 $
b11 %
1#
#50
0#
#60
b100 "
b100 $
b100 %
1#
#70
0#
#80
b101 "
b101 $
b101 %
1#
#90
0#
#100
b110 "
b110 $
b110 %
1#
#110
0#
#120
b111 "
b111 $
b111 %
1#
#130
0#
#140
b1000 "
b1000 $
b1000 %
1#
#150
0#
#160
b1001 "
b1001 $
b1001 %
1#
#170
0#
#180
b10000 "
b10000 $
b1 &
b0 %
1#
#190
0#
#200
b10001 "
b10001 $
b1 %
1#
#210
0#
#220
