#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jan 18 16:06:53 2019
# Process ID: 9456
# Current directory: C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/VHDL_COUNTER_5/VHDL_COUNTER_5.runs/synth_1
# Command line: vivado.exe -log maquina_contador.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source maquina_contador.tcl
# Log file: C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/VHDL_COUNTER_5/VHDL_COUNTER_5.runs/synth_1/maquina_contador.vds
# Journal file: C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/VHDL_COUNTER_5/VHDL_COUNTER_5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source maquina_contador.tcl -notrace
Command: synth_design -top maquina_contador -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13712 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 371.594 ; gain = 98.289
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'maquina_contador' [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/maquina_contador.vhd:44]
INFO: [Synth 8-3491] module 'PulsadorAntiRebotes' declared at 'C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/PulsadorAntiRebotes.vhd:38' bound to instance 'pulsador' of component 'PulsadorAntiRebotes' [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/maquina_contador.vhd:80]
INFO: [Synth 8-638] synthesizing module 'PulsadorAntiRebotes' [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/PulsadorAntiRebotes.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'PulsadorAntiRebotes' (1#1) [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/PulsadorAntiRebotes.vhd:47]
INFO: [Synth 8-3491] module 'just_counter' declared at 'C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/just_counter.vhd:4' bound to instance 'modulo_contador' of component 'just_counter' [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/maquina_contador.vhd:86]
INFO: [Synth 8-638] synthesizing module 'just_counter' [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/just_counter.vhd:14]
INFO: [Synth 8-3491] module 'clkdivider1000' declared at 'C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/clk_divider1000.vhd:4' bound to instance 'clk1' of component 'clkdivider1000' [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/just_counter.vhd:79]
INFO: [Synth 8-638] synthesizing module 'clkdivider1000' [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/clk_divider1000.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'clkdivider1000' (2#1) [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/clk_divider1000.vhd:12]
INFO: [Synth 8-3491] module 'clkdivider1' declared at 'C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/clk_divider1.vhd:4' bound to instance 'clk2' of component 'clkdivider1' [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/just_counter.vhd:84]
INFO: [Synth 8-638] synthesizing module 'clkdivider1' [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/clk_divider1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'clkdivider1' (3#1) [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/clk_divider1.vhd:12]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'bin_counter' declared at 'C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/bin_counter.vhd:35' bound to instance 'countunid' of component 'bin_counter' [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/just_counter.vhd:90]
INFO: [Synth 8-638] synthesizing module 'bin_counter' [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/bin_counter.vhd:47]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bin_counter' (4#1) [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/bin_counter.vhd:47]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'bin_counter' declared at 'C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/bin_counter.vhd:35' bound to instance 'countdec' of component 'bin_counter' [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/just_counter.vhd:98]
INFO: [Synth 8-3491] module 'bcd7seg' declared at 'C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/bcd7seg.vhd:23' bound to instance 'decodificadorunidades' of component 'bcd7seg' [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/just_counter.vhd:105]
INFO: [Synth 8-638] synthesizing module 'bcd7seg' [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/bcd7seg.vhd:30]
INFO: [Synth 8-226] default block is never used [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/bcd7seg.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'bcd7seg' (5#1) [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/bcd7seg.vhd:30]
INFO: [Synth 8-3491] module 'bcd7seg' declared at 'C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/bcd7seg.vhd:23' bound to instance 'decodificadordecenas' of component 'bcd7seg' [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/just_counter.vhd:110]
INFO: [Synth 8-3491] module 'DisplayRefresh' declared at 'C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/DisplayRefresh.vhd:35' bound to instance 'displayRe' of component 'DisplayRefresh' [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/just_counter.vhd:115]
INFO: [Synth 8-638] synthesizing module 'DisplayRefresh' [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/DisplayRefresh.vhd:45]
INFO: [Synth 8-226] default block is never used [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/DisplayRefresh.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'DisplayRefresh' (6#1) [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/DisplayRefresh.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'just_counter' (7#1) [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/just_counter.vhd:14]
WARNING: [Synth 8-614] signal 'state_register' is read in the process but is not in the sensitivity list [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/maquina_contador.vhd:98]
WARNING: [Synth 8-614] signal 'salida_antirrebotes' is read in the process but is not in the sensitivity list [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/maquina_contador.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'maquina_contador' (8#1) [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/maquina_contador.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 426.875 ; gain = 153.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 426.875 ; gain = 153.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 426.875 ; gain = 153.570
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/VHDL_COUNTER_5/VHDL_COUNTER_5.srcs/sources_1/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/VHDL_COUNTER_5/VHDL_COUNTER_5.srcs/sources_1/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/VHDL_COUNTER_5/VHDL_COUNTER_5.srcs/sources_1/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/maquina_contador_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/maquina_contador_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 758.227 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 758.227 ; gain = 484.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 758.227 ; gain = 484.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 758.227 ; gain = 484.922
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "temporal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "temporal" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sal" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/maquina_contador.vhd:103]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 758.227 ; gain = 484.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module maquina_contador 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module PulsadorAntiRebotes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module clkdivider1000 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdivider1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bin_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DisplayRefresh 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element modulo_contador/countdec/sal_reg was removed.  [C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/src/bin_counter.vhd:57]
INFO: [Synth 8-5546] ROM "modulo_contador/clk1/temporal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "modulo_contador/clk2/temporal" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\modulo_contador/displayRe/contador_reg[2] )
WARNING: [Synth 8-3332] Sequential element (modulo_contador/displayRe/contador_reg[2]) is unused and will be removed from module maquina_contador.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 758.227 ; gain = 484.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 764.785 ; gain = 491.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 764.934 ; gain = 491.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 785.316 ; gain = 512.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 785.316 ; gain = 512.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 785.316 ; gain = 512.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 785.316 ; gain = 512.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 785.316 ; gain = 512.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 785.316 ; gain = 512.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 785.316 ; gain = 512.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     6|
|4     |LUT2   |    41|
|5     |LUT3   |     5|
|6     |LUT4   |    14|
|7     |LUT5   |    16|
|8     |LUT6   |    17|
|9     |FDCE   |    55|
|10    |FDRE   |    21|
|11    |LDCP   |     2|
|12    |IBUF   |     3|
|13    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------------+------+
|      |Instance          |Module              |Cells |
+------+------------------+--------------------+------+
|1     |top               |                    |   203|
|2     |  modulo_contador |just_counter        |   167|
|3     |    clk1          |clkdivider1000      |    42|
|4     |    clk2          |clkdivider1         |    68|
|5     |    countdec      |bin_counter         |    15|
|6     |    countunid     |bin_counter_0       |    18|
|7     |    displayRe     |DisplayRefresh      |    24|
|8     |  pulsador        |PulsadorAntiRebotes |    13|
+------+------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 785.316 ; gain = 512.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 785.316 ; gain = 180.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 785.316 ; gain = 512.012
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 785.316 ; gain = 524.539
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gmari/Documents/Mis_documentos/Universidad/UPM/565000172/Proyectos/SED_VHDL/VHDL_COUNTER_5/VHDL_COUNTER_5.runs/synth_1/maquina_contador.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file maquina_contador_utilization_synth.rpt -pb maquina_contador_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 785.316 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jan 18 16:08:11 2019...
