Analysis & Synthesis report for DE2_115
Sun Apr 15 16:00:32 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2_115|uart_top:uart_top|contr_fifo_send_ram:contr_fifo_send_ram|state
 11. State Machine - |DE2_115|uart_top:uart_top|contr_fifo_send_ram:contr_fifo_send_ram|state2
 12. State Machine - |DE2_115|uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram|state2
 13. State Machine - |DE2_115|uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram|state1
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component
 19. Source assignments for uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated
 20. Source assignments for uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_nn6:rdptr_g1p
 21. Source assignments for uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_j5c:wrptr_g1p
 22. Source assignments for uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram
 23. Source assignments for uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp
 24. Source assignments for uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12
 25. Source assignments for uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp
 26. Source assignments for uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15
 27. Source assignments for uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated
 28. Source assignments for uart_top:uart_top|my_ram:my_ram_send|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated
 29. Parameter Settings for User Entity Instance: uart_top:uart_top|rec:uartrec
 30. Parameter Settings for User Entity Instance: uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component
 31. Parameter Settings for User Entity Instance: uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram
 33. Parameter Settings for User Entity Instance: uart_top:uart_top|send:uartsend
 34. Parameter Settings for User Entity Instance: uart_top:uart_top|my_ram:my_ram_send|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: uart_top:uart_top|contr_fifo_send_ram:contr_fifo_send_ram
 36. dcfifo Parameter Settings by Entity Instance
 37. altsyncram Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "uart_top:uart_top|contr_fifo_send_ram:contr_fifo_send_ram"
 39. Port Connectivity Checks: "uart_top:uart_top|send:uartsend"
 40. Port Connectivity Checks: "uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"
 41. Port Connectivity Checks: "uart_top:uart_top|my_ram:my_ram_rec"
 42. Port Connectivity Checks: "uart_top:uart_top|rec:uartrec"
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 15 16:00:32 2018       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; DE2_115                                     ;
; Top-level Entity Name              ; DE2_115                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 84                                          ;
;     Total combinational functions  ; 83                                          ;
;     Dedicated logic registers      ; 57                                          ;
; Total registers                    ; 57                                          ;
; Total pins                         ; 512                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115            ; DE2_115            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; FIFO/contr_fifo_send_ram.v       ; yes             ; User Verilog HDL File        ; C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_send_ram.v ;         ;
; FIFO/contr_fifo_rec_ram.v        ; yes             ; User Verilog HDL File        ; C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v  ;         ;
; RAM/my_ram.v                     ; yes             ; User Wizard-Generated File   ; C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v               ;         ;
; FIFO/my_fifo.v                   ; yes             ; User Wizard-Generated File   ; C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v             ;         ;
; UART/send.v                      ; yes             ; User Verilog HDL File        ; C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/UART/send.v                ;         ;
; UART/rec.v                       ; yes             ; User Verilog HDL File        ; C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/UART/rec.v                 ;         ;
; main/uart_top.v                  ; yes             ; User Verilog HDL File        ; C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v            ;         ;
; main/DE2_115.v                   ; yes             ; User Verilog HDL File        ; C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v             ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf                             ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                        ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                        ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_graycounter.inc                      ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc                           ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_gray2bin.inc                         ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc                            ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                      ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                        ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                    ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                         ;         ;
; db/dcfifo_lvg1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf         ;         ;
; db/a_graycounter_nn6.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/a_graycounter_nn6.tdf   ;         ;
; db/a_graycounter_j5c.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/a_graycounter_j5c.tdf   ;         ;
; db/altsyncram_2t01.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_2t01.tdf     ;         ;
; db/alt_synch_pipe_v5d.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/alt_synch_pipe_v5d.tdf  ;         ;
; db/dffpipe_uu8.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dffpipe_uu8.tdf         ;         ;
; db/alt_synch_pipe_06d.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/alt_synch_pipe_06d.tdf  ;         ;
; db/dffpipe_vu8.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dffpipe_vu8.tdf         ;         ;
; db/cmpr_b66.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/cmpr_b66.tdf            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                         ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                            ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                         ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                          ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                             ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                             ;         ;
; db/altsyncram_75g1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_75g1.tdf     ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 84             ;
;                                             ;                ;
; Total combinational functions               ; 83             ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 28             ;
;     -- 3 input functions                    ; 10             ;
;     -- <=2 input functions                  ; 45             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 54             ;
;     -- arithmetic mode                      ; 29             ;
;                                             ;                ;
; Total registers                             ; 57             ;
;     -- Dedicated logic registers            ; 57             ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 512            ;
; Total memory bits                           ; 2048           ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 65             ;
; Total fan-out                               ; 1177           ;
; Average fan-out                             ; 0.90           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                       ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115                                        ; 83 (0)            ; 57 (0)       ; 2048        ; 0            ; 0       ; 0         ; 512  ; 0            ; |DE2_115                                                                                                     ; work         ;
;    |uart_top:uart_top|                          ; 83 (0)            ; 57 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|uart_top:uart_top                                                                                   ; work         ;
;       |contr_fifo_send_ram:contr_fifo_send_ram| ; 32 (32)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|uart_top:uart_top|contr_fifo_send_ram:contr_fifo_send_ram                                           ; work         ;
;       |my_ram:my_ram_send|                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|uart_top:uart_top|my_ram:my_ram_send                                                                ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|uart_top:uart_top|my_ram:my_ram_send|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_75g1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|uart_top:uart_top|my_ram:my_ram_send|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated ; work         ;
;       |send:uartsend|                           ; 51 (51)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|uart_top:uart_top|send:uartsend                                                                     ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                           ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; uart_top:uart_top|my_ram:my_ram_send|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; None ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+---------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File                                                           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+---------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |DE2_115|uart_top:uart_top|my_ram:my_ram_rec  ; C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v   ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |DE2_115|uart_top:uart_top|my_ram:my_ram_send ; C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v   ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |DE2_115|uart_top:uart_top|my_fifo:rec_fifo   ; C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|uart_top:uart_top|contr_fifo_send_ram:contr_fifo_send_ram|state ;
+----------+----------+----------+---------------------------------------------------------+
; Name     ; state.00 ; state.10 ; state.01                                                ;
+----------+----------+----------+---------------------------------------------------------+
; state.00 ; 0        ; 0        ; 0                                                       ;
; state.01 ; 1        ; 0        ; 1                                                       ;
; state.10 ; 1        ; 1        ; 0                                                       ;
+----------+----------+----------+---------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|uart_top:uart_top|contr_fifo_send_ram:contr_fifo_send_ram|state2 ;
+---------------+--------------+---------------+---------------+----------------------------+
; Name          ; state2.wtran ; state2.wwtran ; state2.wwrite ; state2.00                  ;
+---------------+--------------+---------------+---------------+----------------------------+
; state2.00     ; 0            ; 0             ; 0             ; 0                          ;
; state2.wwrite ; 0            ; 0             ; 1             ; 1                          ;
; state2.wwtran ; 0            ; 1             ; 0             ; 1                          ;
; state2.wtran  ; 1            ; 0             ; 0             ; 1                          ;
+---------------+--------------+---------------+---------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |DE2_115|uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram|state2 ;
+---------------+-------------------------------------------------------------------------+
; Name          ; state2.wwrite                                                           ;
+---------------+-------------------------------------------------------------------------+
; state2.rfree  ; 0                                                                       ;
; state2.wwrite ; 1                                                                       ;
+---------------+-------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |DE2_115|uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram|state1 ;
+--------------+-------------+------------+-----------------------------------------------+
; Name         ; state1.free ; state1.wat ; state1.write                                  ;
+--------------+-------------+------------+-----------------------------------------------+
; state1.free  ; 0           ; 0          ; 0                                             ;
; state1.write ; 1           ; 0          ; 1                                             ;
; state1.wat   ; 1           ; 1          ; 0                                             ;
+--------------+-------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                     ; Reason for Removal                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram|addr[0]                                                                                   ; Lost fanout                            ;
; uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram|wren                                                                                      ; Lost fanout                            ;
; uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram|addr[1..7]                                                                                ; Lost fanout                            ;
; uart_top:uart_top|rec:uartrec|UartBuff[1..8]                                                                                                      ; Lost fanout                            ;
; uart_top:uart_top|send:uartsend|Datainbuf[0]                                                                                                      ; Stuck at GND due to stuck port data_in ;
; uart_top:uart_top|contr_fifo_send_ram:contr_fifo_send_ram|state2~8                                                                                ; Lost fanout                            ;
; uart_top:uart_top|contr_fifo_send_ram:contr_fifo_send_ram|state2~9                                                                                ; Lost fanout                            ;
; uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram|state2~6                                                                                  ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|rdptr_g[4]                                                  ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|rdptr_g[2]                                                  ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[2] ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|rdptr_g[3]                                                  ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|rdptr_g[0]                                                  ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0] ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|rdptr_g[1]                                                  ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ; Lost fanout                            ;
; uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram|en_2                                                                                      ; Lost fanout                            ;
; uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram|en_1                                                                                      ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|wrptr_g[4]                                                  ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[4] ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|wrptr_g[2]                                                  ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[2] ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|wrptr_g[3]                                                  ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[3] ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|wrptr_g[0]                                                  ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[0] ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|wrptr_g[1]                                                  ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[1] ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter5a4                      ; Lost fanout                            ;
; uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram|rdreq                                                                                     ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter5a2                      ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter5a3                      ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter5a0                      ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter5a1                      ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; Lost fanout                            ;
; uart_top:uart_top|rec:uartrec|en                                                                                                                  ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter8a4                      ; Lost fanout                            ;
; uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram|wrreq                                                                                     ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[4] ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter8a2                      ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[2] ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter8a3                      ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[3] ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter8a0                      ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[0] ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter8a1                      ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[1] ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity6                         ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|delayed_wrptr_g[0..4]                                       ; Lost fanout                            ;
; uart_top:uart_top|rec:uartrec|count[0..3]                                                                                                         ; Lost fanout                            ;
; uart_top:uart_top|rec:uartrec|count_bit[1..3]                                                                                                     ; Lost fanout                            ;
; uart_top:uart_top|rec:uartrec|StartF                                                                                                              ; Lost fanout                            ;
; uart_top:uart_top|rec:uartrec|cnt[0..15]                                                                                                          ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity9                         ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity7a[0,1]               ; Lost fanout                            ;
; uart_top:uart_top|rec:uartrec|count_bit[0]                                                                                                        ; Lost fanout                            ;
; uart_top:uart_top|rec:uartrec|UartBuff[0]                                                                                                         ; Lost fanout                            ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity10a[0,1]              ; Lost fanout                            ;
; uart_top:uart_top|rec:uartrec|bit_collect[0..2]                                                                                                   ; Lost fanout                            ;
; uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram|state2.wwrite                                                                             ; Lost fanout                            ;
; uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram|state1.write                                                                              ; Lost fanout                            ;
; uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram|state1.wat                                                                                ; Lost fanout                            ;
; uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram|state1.free                                                                               ; Lost fanout                            ;
; Total Number of Removed Registers = 110                                                                                                           ;                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal ; Registers Removed due to This Register                                                                                                             ;
+--------------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram|addr[0]                                  ; Lost Fanouts       ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|rdptr_g[4],                                                  ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4], ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|rdptr_g[2],                                                  ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[2], ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|rdptr_g[3],                                                  ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3], ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|rdptr_g[0],                                                  ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0], ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|rdptr_g[1],                                                  ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1], ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter5a4,                      ;
;                                                                                                  ;                    ; uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram|rdreq,                                                                                     ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4], ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter5a2,                      ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2], ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter5a3,                      ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3], ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter5a0,                      ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0], ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter5a1,                      ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1], ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity6,                         ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|delayed_wrptr_g[4],                                          ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|delayed_wrptr_g[2],                                          ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|delayed_wrptr_g[3],                                          ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|delayed_wrptr_g[0],                                          ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|delayed_wrptr_g[1],                                          ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity7a[1],                 ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity7a[0],                 ;
;                                                                                                  ;                    ; uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram|state2.wwrite                                                                              ;
; uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram|en_2                                     ; Lost Fanouts       ; uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram|en_1,                                                                                      ;
;                                                                                                  ;                    ; uart_top:uart_top|rec:uartrec|en, uart_top:uart_top|rec:uartrec|count[3],                                                                          ;
;                                                                                                  ;                    ; uart_top:uart_top|rec:uartrec|count[2], uart_top:uart_top|rec:uartrec|count[1],                                                                    ;
;                                                                                                  ;                    ; uart_top:uart_top|rec:uartrec|count[0], uart_top:uart_top|rec:uartrec|count_bit[3],                                                                ;
;                                                                                                  ;                    ; uart_top:uart_top|rec:uartrec|count_bit[2],                                                                                                        ;
;                                                                                                  ;                    ; uart_top:uart_top|rec:uartrec|count_bit[1], uart_top:uart_top|rec:uartrec|StartF,                                                                  ;
;                                                                                                  ;                    ; uart_top:uart_top|rec:uartrec|cnt[15], uart_top:uart_top|rec:uartrec|cnt[14],                                                                      ;
;                                                                                                  ;                    ; uart_top:uart_top|rec:uartrec|cnt[13], uart_top:uart_top|rec:uartrec|cnt[12],                                                                      ;
;                                                                                                  ;                    ; uart_top:uart_top|rec:uartrec|cnt[11], uart_top:uart_top|rec:uartrec|cnt[10],                                                                      ;
;                                                                                                  ;                    ; uart_top:uart_top|rec:uartrec|cnt[9], uart_top:uart_top|rec:uartrec|cnt[7],                                                                        ;
;                                                                                                  ;                    ; uart_top:uart_top|rec:uartrec|count_bit[0],                                                                                                        ;
;                                                                                                  ;                    ; uart_top:uart_top|rec:uartrec|UartBuff[0],                                                                                                         ;
;                                                                                                  ;                    ; uart_top:uart_top|rec:uartrec|bit_collect[1],                                                                                                      ;
;                                                                                                  ;                    ; uart_top:uart_top|rec:uartrec|bit_collect[2],                                                                                                      ;
;                                                                                                  ;                    ; uart_top:uart_top|rec:uartrec|bit_collect[0]                                                                                                       ;
; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|wrptr_g[4] ; Lost Fanouts       ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[4], ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|wrptr_g[2],                                                  ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[2], ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|wrptr_g[3],                                                  ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[3], ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|wrptr_g[0],                                                  ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[0], ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|wrptr_g[1],                                                  ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[1], ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter8a4,                      ;
;                                                                                                  ;                    ; uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram|wrreq,                                                                                     ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[4], ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter8a2,                      ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[2], ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter8a3,                      ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[3], ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter8a0,                      ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[0], ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter8a1,                      ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[1], ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity9,                         ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity10a[1],                ;
;                                                                                                  ;                    ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity10a[0]                 ;
; uart_top:uart_top|rec:uartrec|UartBuff[8]                                                        ; Lost Fanouts       ; uart_top:uart_top|rec:uartrec|cnt[8], uart_top:uart_top|rec:uartrec|cnt[6],                                                                        ;
;                                                                                                  ;                    ; uart_top:uart_top|rec:uartrec|cnt[5], uart_top:uart_top|rec:uartrec|cnt[4],                                                                        ;
;                                                                                                  ;                    ; uart_top:uart_top|rec:uartrec|cnt[3], uart_top:uart_top|rec:uartrec|cnt[2],                                                                        ;
;                                                                                                  ;                    ; uart_top:uart_top|rec:uartrec|cnt[1], uart_top:uart_top|rec:uartrec|cnt[0]                                                                         ;
+--------------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 57    ;
; Number of registers using Synchronous Clear  ; 34    ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 25    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 31    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115|uart_top:uart_top|send:uartsend|cnt[12]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115|uart_top:uart_top|send:uartsend|Datainbuf[5]                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115|uart_top:uart_top|rec:uartrec|count[1]                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115|uart_top:uart_top|rec:uartrec|count_bit[3]                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_115|uart_top:uart_top|send:uartsend|bincnt[3]                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |DE2_115|uart_top:uart_top|contr_fifo_send_ram:contr_fifo_send_ram|addr[7]    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |DE2_115|uart_top:uart_top|contr_fifo_send_ram:contr_fifo_send_ram|Selector17 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------+
; Assignment                      ; Value ; From ; To                               ;
+---------------------------------+-------+------+----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                ;
+---------------------------------+-------+------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                    ;
+---------------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                               ;
+---------------------------------------+-------+------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                  ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                  ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_top:uart_top|my_ram:my_ram_send|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart_top|rec:uartrec ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; cout           ; 325   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                           ;
+-------------------------+--------------+----------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                        ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                 ;
; LPM_WIDTH               ; 8            ; Signed Integer                                                 ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                 ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                        ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                        ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                        ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                 ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                        ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                        ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                        ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                        ;
; CBXI_PARAMETER          ; dcfifo_lvg1  ; Untyped                                                        ;
+-------------------------+--------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_75g1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; free           ; 00    ; Unsigned Binary                                                             ;
; write          ; 01    ; Unsigned Binary                                                             ;
; wat            ; 10    ; Unsigned Binary                                                             ;
; rfree          ; 00    ; Unsigned Binary                                                             ;
; wwrite         ; 01    ; Unsigned Binary                                                             ;
; wwtran         ; 10    ; Unsigned Binary                                                             ;
; wtran          ; 11    ; Unsigned Binary                                                             ;
; count1         ; 999   ; Signed Integer                                                              ;
; countk         ; 999   ; Signed Integer                                                              ;
; countM         ; 499   ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart_top|send:uartsend ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; cout           ; 5207  ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart_top|my_ram:my_ram_send|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_75g1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart_top|contr_fifo_send_ram:contr_fifo_send_ram ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; rfree          ; 00    ; Unsigned Binary                                                               ;
; wwrite         ; 01    ; Unsigned Binary                                                               ;
; wwtran         ; 10    ; Unsigned Binary                                                               ;
; wtran          ; 11    ; Unsigned Binary                                                               ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                            ;
+----------------------------+------------------------------------------------------------+
; Name                       ; Value                                                      ;
+----------------------------+------------------------------------------------------------+
; Number of entity instances ; 1                                                          ;
; Entity Instance            ; uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                 ;
;     -- LPM_WIDTH           ; 8                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                        ;
;     -- USE_EAB             ; ON                                                         ;
+----------------------------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                    ;
; Entity Instance                           ; uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; uart_top:uart_top|my_ram:my_ram_send|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:uart_top|contr_fifo_send_ram:contr_fifo_send_ram"                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; rdreq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:uart_top|send:uartsend"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; clkout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:uart_top|my_ram:my_ram_rec"                                                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:uart_top|rec:uartrec"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; clkout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sun Apr 15 16:00:28 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file ram/ram_top_demo.v
    Info (12023): Found entity 1: ram_top_demo
Info (12021): Found 1 design units, including 1 entities, in source file ram/ram_control_demo.v
    Info (12023): Found entity 1: ram_control_demo
Info (12021): Found 1 design units, including 1 entities, in source file fifo/contr_fifo_send_ram.v
    Info (12023): Found entity 1: contr_fifo_send_ram
Info (12021): Found 1 design units, including 1 entities, in source file main/uart_top_tf.v
    Info (12023): Found entity 1: uart_top_tf
Info (12021): Found 1 design units, including 1 entities, in source file fifo/contr_fifo_rec_ram.v
    Info (12023): Found entity 1: contr_fifo_rec_ram
Info (12021): Found 1 design units, including 1 entities, in source file ram/my_ram.v
    Info (12023): Found entity 1: my_ram
Info (12021): Found 1 design units, including 1 entities, in source file fifo/my_fifo.v
    Info (12023): Found entity 1: my_fifo
Info (12021): Found 1 design units, including 1 entities, in source file uart/send.v
    Info (12023): Found entity 1: send
Info (12021): Found 1 design units, including 1 entities, in source file uart/rec.v
    Info (12023): Found entity 1: rec
Info (12021): Found 1 design units, including 1 entities, in source file main/uart_top.v
    Info (12023): Found entity 1: uart_top
Info (12021): Found 1 design units, including 1 entities, in source file main/de2_115.v
    Info (12023): Found entity 1: DE2_115
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Warning (10034): Output port "LEDG" at DE2_115.v(225) has no driver
Warning (10034): Output port "LEDR" at DE2_115.v(226) has no driver
Warning (10034): Output port "HEX0" at DE2_115.v(238) has no driver
Warning (10034): Output port "HEX1" at DE2_115.v(239) has no driver
Warning (10034): Output port "HEX2" at DE2_115.v(240) has no driver
Warning (10034): Output port "HEX3" at DE2_115.v(241) has no driver
Warning (10034): Output port "HEX4" at DE2_115.v(242) has no driver
Warning (10034): Output port "HEX5" at DE2_115.v(243) has no driver
Warning (10034): Output port "HEX6" at DE2_115.v(244) has no driver
Warning (10034): Output port "HEX7" at DE2_115.v(245) has no driver
Warning (10034): Output port "VGA_B" at DE2_115.v(274) has no driver
Warning (10034): Output port "VGA_G" at DE2_115.v(277) has no driver
Warning (10034): Output port "VGA_R" at DE2_115.v(279) has no driver
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115.v(313) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115.v(332) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_115.v(344) has no driver
Warning (10034): Output port "OTG_DACK_N" at DE2_115.v(346) has no driver
Warning (10034): Output port "DRAM_ADDR" at DE2_115.v(360) has no driver
Warning (10034): Output port "DRAM_BA" at DE2_115.v(361) has no driver
Warning (10034): Output port "DRAM_DQM" at DE2_115.v(367) has no driver
Warning (10034): Output port "SRAM_ADDR" at DE2_115.v(372) has no driver
Warning (10034): Output port "FL_ADDR" at DE2_115.v(381) has no driver
Warning (10034): Output port "DAC_DA" at DE2_115.v(404) has no driver
Warning (10034): Output port "DAC_DB" at DE2_115.v(405) has no driver
Warning (10034): Output port "SMA_CLKOUT" at DE2_115.v(222) has no driver
Warning (10034): Output port "LCD_BLON" at DE2_115.v(248) has no driver
Warning (10034): Output port "LCD_EN" at DE2_115.v(250) has no driver
Warning (10034): Output port "LCD_ON" at DE2_115.v(251) has no driver
Warning (10034): Output port "LCD_RS" at DE2_115.v(252) has no driver
Warning (10034): Output port "LCD_RW" at DE2_115.v(253) has no driver
Warning (10034): Output port "UART_CTS" at DE2_115.v(256) has no driver
Warning (10034): Output port "SD_CLK" at DE2_115.v(268) has no driver
Warning (10034): Output port "VGA_BLANK_N" at DE2_115.v(275) has no driver
Warning (10034): Output port "VGA_CLK" at DE2_115.v(276) has no driver
Warning (10034): Output port "VGA_HS" at DE2_115.v(278) has no driver
Warning (10034): Output port "VGA_SYNC_N" at DE2_115.v(280) has no driver
Warning (10034): Output port "VGA_VS" at DE2_115.v(281) has no driver
Warning (10034): Output port "AUD_DACDAT" at DE2_115.v(287) has no driver
Warning (10034): Output port "AUD_XCK" at DE2_115.v(289) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115.v(292) has no driver
Warning (10034): Output port "I2C_SCLK" at DE2_115.v(296) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115.v(300) has no driver
Warning (10034): Output port "ENET0_MDC" at DE2_115.v(303) has no driver
Warning (10034): Output port "ENET0_RST_N" at DE2_115.v(305) has no driver
Warning (10034): Output port "ENET0_TX_EN" at DE2_115.v(314) has no driver
Warning (10034): Output port "ENET0_TX_ER" at DE2_115.v(315) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115.v(319) has no driver
Warning (10034): Output port "ENET1_MDC" at DE2_115.v(322) has no driver
Warning (10034): Output port "ENET1_RST_N" at DE2_115.v(324) has no driver
Warning (10034): Output port "ENET1_TX_EN" at DE2_115.v(333) has no driver
Warning (10034): Output port "ENET1_TX_ER" at DE2_115.v(334) has no driver
Warning (10034): Output port "TD_RESET_N" at DE2_115.v(340) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_115.v(345) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_115.v(352) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_115.v(353) has no driver
Warning (10034): Output port "OTG_WE_N" at DE2_115.v(354) has no driver
Warning (10034): Output port "DRAM_CAS_N" at DE2_115.v(362) has no driver
Warning (10034): Output port "DRAM_CKE" at DE2_115.v(363) has no driver
Warning (10034): Output port "DRAM_CLK" at DE2_115.v(364) has no driver
Warning (10034): Output port "DRAM_CS_N" at DE2_115.v(365) has no driver
Warning (10034): Output port "DRAM_RAS_N" at DE2_115.v(368) has no driver
Warning (10034): Output port "DRAM_WE_N" at DE2_115.v(369) has no driver
Warning (10034): Output port "SRAM_CE_N" at DE2_115.v(373) has no driver
Warning (10034): Output port "SRAM_LB_N" at DE2_115.v(375) has no driver
Warning (10034): Output port "SRAM_OE_N" at DE2_115.v(376) has no driver
Warning (10034): Output port "SRAM_UB_N" at DE2_115.v(377) has no driver
Warning (10034): Output port "SRAM_WE_N" at DE2_115.v(378) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_115.v(382) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_115.v(384) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_115.v(385) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_115.v(387) has no driver
Warning (10034): Output port "FL_WP_N" at DE2_115.v(388) has no driver
Warning (10034): Output port "ADC_CLK_A" at DE2_115.v(394) has no driver
Warning (10034): Output port "ADC_CLK_B" at DE2_115.v(395) has no driver
Warning (10034): Output port "ADC_OEB_A" at DE2_115.v(398) has no driver
Warning (10034): Output port "ADC_OEB_B" at DE2_115.v(399) has no driver
Warning (10034): Output port "DAC_CLK_A" at DE2_115.v(402) has no driver
Warning (10034): Output port "DAC_CLK_B" at DE2_115.v(403) has no driver
Warning (10034): Output port "DAC_MODE" at DE2_115.v(406) has no driver
Warning (10034): Output port "DAC_WRT_A" at DE2_115.v(407) has no driver
Warning (10034): Output port "DAC_WRT_B" at DE2_115.v(408) has no driver
Info (12128): Elaborating entity "uart_top" for hierarchy "uart_top:uart_top"
Info (12128): Elaborating entity "rec" for hierarchy "uart_top:uart_top|rec:uartrec"
Warning (10036): Verilog HDL or VHDL warning at rec.v(9): object "RI" assigned a value but never read
Info (12128): Elaborating entity "my_fifo" for hierarchy "uart_top:uart_top|my_fifo:rec_fifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_lvg1.tdf
    Info (12023): Found entity 1: dcfifo_lvg1
Info (12128): Elaborating entity "dcfifo_lvg1" for hierarchy "uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nn6.tdf
    Info (12023): Found entity 1: a_graycounter_nn6
Info (12128): Elaborating entity "a_graycounter_nn6" for hierarchy "uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_nn6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_j5c.tdf
    Info (12023): Found entity 1: a_graycounter_j5c
Info (12128): Elaborating entity "a_graycounter_j5c" for hierarchy "uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|a_graycounter_j5c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2t01.tdf
    Info (12023): Found entity 1: altsyncram_2t01
Info (12128): Elaborating entity "altsyncram_2t01" for hierarchy "uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_v5d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_v5d
Info (12128): Elaborating entity "alt_synch_pipe_v5d" for hierarchy "uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf
    Info (12023): Found entity 1: dffpipe_uu8
Info (12128): Elaborating entity "dffpipe_uu8" for hierarchy "uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_06d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_06d
Info (12128): Elaborating entity "alt_synch_pipe_06d" for hierarchy "uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf
    Info (12023): Found entity 1: dffpipe_vu8
Info (12128): Elaborating entity "dffpipe_vu8" for hierarchy "uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|cmpr_b66:rdempty_eq_comp"
Info (12128): Elaborating entity "my_ram" for hierarchy "uart_top:uart_top|my_ram:my_ram_rec"
Info (12128): Elaborating entity "altsyncram" for hierarchy "uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_75g1.tdf
    Info (12023): Found entity 1: altsyncram_75g1
Info (12128): Elaborating entity "altsyncram_75g1" for hierarchy "uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated"
Info (12128): Elaborating entity "contr_fifo_rec_ram" for hierarchy "uart_top:uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"
Warning (10240): Verilog HDL Always Construct warning at contr_fifo_rec_ram.v(133): inferring latch(es) for variable "data", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at contr_fifo_rec_ram.v(199): truncated value with size 32 to match size of target (8)
Info (10041): Inferred latch for "data[0]" at contr_fifo_rec_ram.v(133)
Info (10041): Inferred latch for "data[1]" at contr_fifo_rec_ram.v(133)
Info (10041): Inferred latch for "data[2]" at contr_fifo_rec_ram.v(133)
Info (10041): Inferred latch for "data[3]" at contr_fifo_rec_ram.v(133)
Info (10041): Inferred latch for "data[4]" at contr_fifo_rec_ram.v(133)
Info (10041): Inferred latch for "data[5]" at contr_fifo_rec_ram.v(133)
Info (10041): Inferred latch for "data[6]" at contr_fifo_rec_ram.v(133)
Info (10041): Inferred latch for "data[7]" at contr_fifo_rec_ram.v(133)
Info (12128): Elaborating entity "send" for hierarchy "uart_top:uart_top|send:uartsend"
Info (12128): Elaborating entity "contr_fifo_send_ram" for hierarchy "uart_top:uart_top|contr_fifo_send_ram:contr_fifo_send_ram"
Warning (10230): Verilog HDL assignment warning at contr_fifo_send_ram.v(65): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at contr_fifo_send_ram.v(75): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at contr_fifo_send_ram.v(108): truncated value with size 32 to match size of target (8)
Warning (10034): Output port "rdreq" at contr_fifo_send_ram.v(23) has no driver
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|q_b[7]"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "EX_IO[0]" has no driver
    Warning (13040): Bidir "EX_IO[1]" has no driver
    Warning (13040): Bidir "EX_IO[2]" has no driver
    Warning (13040): Bidir "EX_IO[3]" has no driver
    Warning (13040): Bidir "EX_IO[4]" has no driver
    Warning (13040): Bidir "EX_IO[5]" has no driver
    Warning (13040): Bidir "EX_IO[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "PS2_CLK" has no driver
    Warning (13040): Bidir "PS2_CLK2" has no driver
    Warning (13040): Bidir "PS2_DAT" has no driver
    Warning (13040): Bidir "PS2_DAT2" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "SD_DAT[0]" has no driver
    Warning (13040): Bidir "SD_DAT[1]" has no driver
    Warning (13040): Bidir "SD_DAT[2]" has no driver
    Warning (13040): Bidir "SD_DAT[3]" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "EEP_I2C_SDAT" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "ENET0_MDIO" has no driver
    Warning (13040): Bidir "ENET1_MDIO" has no driver
    Warning (13040): Bidir "OTG_DATA[0]" has no driver
    Warning (13040): Bidir "OTG_DATA[1]" has no driver
    Warning (13040): Bidir "OTG_DATA[2]" has no driver
    Warning (13040): Bidir "OTG_DATA[3]" has no driver
    Warning (13040): Bidir "OTG_DATA[4]" has no driver
    Warning (13040): Bidir "OTG_DATA[5]" has no driver
    Warning (13040): Bidir "OTG_DATA[6]" has no driver
    Warning (13040): Bidir "OTG_DATA[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[8]" has no driver
    Warning (13040): Bidir "OTG_DATA[9]" has no driver
    Warning (13040): Bidir "OTG_DATA[10]" has no driver
    Warning (13040): Bidir "OTG_DATA[11]" has no driver
    Warning (13040): Bidir "OTG_DATA[12]" has no driver
    Warning (13040): Bidir "OTG_DATA[13]" has no driver
    Warning (13040): Bidir "OTG_DATA[14]" has no driver
    Warning (13040): Bidir "OTG_DATA[15]" has no driver
    Warning (13040): Bidir "OTG_FSPEED" has no driver
    Warning (13040): Bidir "OTG_LSPEED" has no driver
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "DRAM_DQ[16]" has no driver
    Warning (13040): Bidir "DRAM_DQ[17]" has no driver
    Warning (13040): Bidir "DRAM_DQ[18]" has no driver
    Warning (13040): Bidir "DRAM_DQ[19]" has no driver
    Warning (13040): Bidir "DRAM_DQ[20]" has no driver
    Warning (13040): Bidir "DRAM_DQ[21]" has no driver
    Warning (13040): Bidir "DRAM_DQ[22]" has no driver
    Warning (13040): Bidir "DRAM_DQ[23]" has no driver
    Warning (13040): Bidir "DRAM_DQ[24]" has no driver
    Warning (13040): Bidir "DRAM_DQ[25]" has no driver
    Warning (13040): Bidir "DRAM_DQ[26]" has no driver
    Warning (13040): Bidir "DRAM_DQ[27]" has no driver
    Warning (13040): Bidir "DRAM_DQ[28]" has no driver
    Warning (13040): Bidir "DRAM_DQ[29]" has no driver
    Warning (13040): Bidir "DRAM_DQ[30]" has no driver
    Warning (13040): Bidir "DRAM_DQ[31]" has no driver
    Warning (13040): Bidir "SRAM_DQ[0]" has no driver
    Warning (13040): Bidir "SRAM_DQ[1]" has no driver
    Warning (13040): Bidir "SRAM_DQ[2]" has no driver
    Warning (13040): Bidir "SRAM_DQ[3]" has no driver
    Warning (13040): Bidir "SRAM_DQ[4]" has no driver
    Warning (13040): Bidir "SRAM_DQ[5]" has no driver
    Warning (13040): Bidir "SRAM_DQ[6]" has no driver
    Warning (13040): Bidir "SRAM_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[8]" has no driver
    Warning (13040): Bidir "SRAM_DQ[9]" has no driver
    Warning (13040): Bidir "SRAM_DQ[10]" has no driver
    Warning (13040): Bidir "SRAM_DQ[11]" has no driver
    Warning (13040): Bidir "SRAM_DQ[12]" has no driver
    Warning (13040): Bidir "SRAM_DQ[13]" has no driver
    Warning (13040): Bidir "SRAM_DQ[14]" has no driver
    Warning (13040): Bidir "SRAM_DQ[15]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "GPIO[0]" has no driver
    Warning (13040): Bidir "GPIO[1]" has no driver
    Warning (13040): Bidir "GPIO[2]" has no driver
    Warning (13040): Bidir "GPIO[3]" has no driver
    Warning (13040): Bidir "GPIO[4]" has no driver
    Warning (13040): Bidir "GPIO[5]" has no driver
    Warning (13040): Bidir "GPIO[6]" has no driver
    Warning (13040): Bidir "GPIO[7]" has no driver
    Warning (13040): Bidir "GPIO[8]" has no driver
    Warning (13040): Bidir "GPIO[9]" has no driver
    Warning (13040): Bidir "GPIO[10]" has no driver
    Warning (13040): Bidir "GPIO[11]" has no driver
    Warning (13040): Bidir "GPIO[12]" has no driver
    Warning (13040): Bidir "GPIO[13]" has no driver
    Warning (13040): Bidir "GPIO[14]" has no driver
    Warning (13040): Bidir "GPIO[15]" has no driver
    Warning (13040): Bidir "GPIO[16]" has no driver
    Warning (13040): Bidir "GPIO[17]" has no driver
    Warning (13040): Bidir "GPIO[18]" has no driver
    Warning (13040): Bidir "GPIO[19]" has no driver
    Warning (13040): Bidir "GPIO[20]" has no driver
    Warning (13040): Bidir "GPIO[21]" has no driver
    Warning (13040): Bidir "GPIO[22]" has no driver
    Warning (13040): Bidir "GPIO[23]" has no driver
    Warning (13040): Bidir "GPIO[24]" has no driver
    Warning (13040): Bidir "GPIO[25]" has no driver
    Warning (13040): Bidir "GPIO[26]" has no driver
    Warning (13040): Bidir "GPIO[27]" has no driver
    Warning (13040): Bidir "GPIO[28]" has no driver
    Warning (13040): Bidir "GPIO[29]" has no driver
    Warning (13040): Bidir "GPIO[30]" has no driver
    Warning (13040): Bidir "GPIO[31]" has no driver
    Warning (13040): Bidir "GPIO[32]" has no driver
    Warning (13040): Bidir "GPIO[33]" has no driver
    Warning (13040): Bidir "GPIO[34]" has no driver
    Warning (13040): Bidir "GPIO[35]" has no driver
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[0]" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[1]" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "ADC_CLK_A" is stuck at GND
    Warning (13410): Pin "ADC_CLK_B" is stuck at GND
    Warning (13410): Pin "ADC_OEB_A" is stuck at GND
    Warning (13410): Pin "ADC_OEB_B" is stuck at GND
    Warning (13410): Pin "DAC_CLK_A" is stuck at GND
    Warning (13410): Pin "DAC_CLK_B" is stuck at GND
    Warning (13410): Pin "DAC_DA[0]" is stuck at GND
    Warning (13410): Pin "DAC_DA[1]" is stuck at GND
    Warning (13410): Pin "DAC_DA[2]" is stuck at GND
    Warning (13410): Pin "DAC_DA[3]" is stuck at GND
    Warning (13410): Pin "DAC_DA[4]" is stuck at GND
    Warning (13410): Pin "DAC_DA[5]" is stuck at GND
    Warning (13410): Pin "DAC_DA[6]" is stuck at GND
    Warning (13410): Pin "DAC_DA[7]" is stuck at GND
    Warning (13410): Pin "DAC_DA[8]" is stuck at GND
    Warning (13410): Pin "DAC_DA[9]" is stuck at GND
    Warning (13410): Pin "DAC_DA[10]" is stuck at GND
    Warning (13410): Pin "DAC_DA[11]" is stuck at GND
    Warning (13410): Pin "DAC_DA[12]" is stuck at GND
    Warning (13410): Pin "DAC_DA[13]" is stuck at GND
    Warning (13410): Pin "DAC_DB[0]" is stuck at GND
    Warning (13410): Pin "DAC_DB[1]" is stuck at GND
    Warning (13410): Pin "DAC_DB[2]" is stuck at GND
    Warning (13410): Pin "DAC_DB[3]" is stuck at GND
    Warning (13410): Pin "DAC_DB[4]" is stuck at GND
    Warning (13410): Pin "DAC_DB[5]" is stuck at GND
    Warning (13410): Pin "DAC_DB[6]" is stuck at GND
    Warning (13410): Pin "DAC_DB[7]" is stuck at GND
    Warning (13410): Pin "DAC_DB[8]" is stuck at GND
    Warning (13410): Pin "DAC_DB[9]" is stuck at GND
    Warning (13410): Pin "DAC_DB[10]" is stuck at GND
    Warning (13410): Pin "DAC_DB[11]" is stuck at GND
    Warning (13410): Pin "DAC_DB[12]" is stuck at GND
    Warning (13410): Pin "DAC_DB[13]" is stuck at GND
    Warning (13410): Pin "DAC_MODE" is stuck at GND
    Warning (13410): Pin "DAC_WRT_A" is stuck at GND
    Warning (13410): Pin "DAC_WRT_B" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 109 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/DE2_115.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 102 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_DREQ[0]"
    Warning (15610): No output dependent on input pin "OTG_DREQ[1]"
    Warning (15610): No output dependent on input pin "OTG_INT[0]"
    Warning (15610): No output dependent on input pin "OTG_INT[1]"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "ADC_DA[0]"
    Warning (15610): No output dependent on input pin "ADC_DA[1]"
    Warning (15610): No output dependent on input pin "ADC_DA[2]"
    Warning (15610): No output dependent on input pin "ADC_DA[3]"
    Warning (15610): No output dependent on input pin "ADC_DA[4]"
    Warning (15610): No output dependent on input pin "ADC_DA[5]"
    Warning (15610): No output dependent on input pin "ADC_DA[6]"
    Warning (15610): No output dependent on input pin "ADC_DA[7]"
    Warning (15610): No output dependent on input pin "ADC_DA[8]"
    Warning (15610): No output dependent on input pin "ADC_DA[9]"
    Warning (15610): No output dependent on input pin "ADC_DA[10]"
    Warning (15610): No output dependent on input pin "ADC_DA[11]"
    Warning (15610): No output dependent on input pin "ADC_DA[12]"
    Warning (15610): No output dependent on input pin "ADC_DA[13]"
    Warning (15610): No output dependent on input pin "ADC_DB[0]"
    Warning (15610): No output dependent on input pin "ADC_DB[1]"
    Warning (15610): No output dependent on input pin "ADC_DB[2]"
    Warning (15610): No output dependent on input pin "ADC_DB[3]"
    Warning (15610): No output dependent on input pin "ADC_DB[4]"
    Warning (15610): No output dependent on input pin "ADC_DB[5]"
    Warning (15610): No output dependent on input pin "ADC_DB[6]"
    Warning (15610): No output dependent on input pin "ADC_DB[7]"
    Warning (15610): No output dependent on input pin "ADC_DB[8]"
    Warning (15610): No output dependent on input pin "ADC_DB[9]"
    Warning (15610): No output dependent on input pin "ADC_DB[10]"
    Warning (15610): No output dependent on input pin "ADC_DB[11]"
    Warning (15610): No output dependent on input pin "ADC_DB[12]"
    Warning (15610): No output dependent on input pin "ADC_DB[13]"
    Warning (15610): No output dependent on input pin "ADC_OTR_A"
    Warning (15610): No output dependent on input pin "ADC_OTR_B"
    Warning (15610): No output dependent on input pin "OSC_SMA_ADC4"
    Warning (15610): No output dependent on input pin "SMA_DAC4"
    Warning (15610): No output dependent on input pin "UART_RXD"
Info (21057): Implemented 604 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 104 input pins
    Info (21059): Implemented 267 output pins
    Info (21060): Implemented 141 bidirectional pins
    Info (21061): Implemented 84 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 619 warnings
    Info: Peak virtual memory: 560 megabytes
    Info: Processing ended: Sun Apr 15 16:00:32 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/DE2_115.map.smsg.


