

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Fri Nov  7 12:30:54 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dft.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+-------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     |                     Pipeline                    |
    |   min   |   max   |    min    |    max    |   min   |   max   |                       Type                      |
    +---------+---------+-----------+-----------+---------+---------+-------------------------------------------------+
    |  4194322|  4194322|  41.943 ms|  41.943 ms|  4194323|  4194323|  loop auto-rewind stp (delay=19 clock cycles(s))|
    +---------+---------+-----------+-----------+---------+---------+-------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_14_1_VITIS_LOOP_18_2  |  4194320|  4194320|        21|          4|          1|  1048576|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    184|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|   1034|    -|
|Memory           |       32|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|    357|    -|
|Register         |        -|    -|     847|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       32|    5|    1195|   1703|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       11|    2|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |mul_10s_10s_10_1_1_U3                  |mul_10s_10s_10_1_1                  |        0|   0|    0|   63|    0|
    |sparsemux_33_4_32_1_1_U4               |sparsemux_33_4_32_1_1               |        0|   0|    0|   65|    0|
    |sparsemux_33_4_32_1_1_U5               |sparsemux_33_4_32_1_1               |        0|   0|    0|   65|    0|
    |sparsemux_33_4_32_1_1_U6               |sparsemux_33_4_32_1_1               |        0|   0|    0|   65|    0|
    |sparsemux_33_4_32_1_1_U7               |sparsemux_33_4_32_1_1               |        0|   0|    0|   65|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|   5|  348| 1034|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |               Memory              |                    Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |p_ZL22cos_coefficients_table_0_U   |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22sin_coefficients_table_12_U  |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22cos_coefficients_table_10_U  |p_ZL22cos_coefficients_table_10_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22sin_coefficients_table_6_U   |p_ZL22cos_coefficients_table_10_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22cos_coefficients_table_11_U  |p_ZL22cos_coefficients_table_11_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22sin_coefficients_table_7_U   |p_ZL22cos_coefficients_table_11_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22cos_coefficients_table_12_U  |p_ZL22cos_coefficients_table_12_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22sin_coefficients_table_8_U   |p_ZL22cos_coefficients_table_12_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22cos_coefficients_table_13_U  |p_ZL22cos_coefficients_table_13_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22sin_coefficients_table_9_U   |p_ZL22cos_coefficients_table_13_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22cos_coefficients_table_14_U  |p_ZL22cos_coefficients_table_14_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22sin_coefficients_table_10_U  |p_ZL22cos_coefficients_table_14_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22cos_coefficients_table_15_U  |p_ZL22cos_coefficients_table_15_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22sin_coefficients_table_11_U  |p_ZL22cos_coefficients_table_15_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22cos_coefficients_table_1_U   |p_ZL22cos_coefficients_table_1_ROM_AUTO_1R   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22sin_coefficients_table_13_U  |p_ZL22cos_coefficients_table_1_ROM_AUTO_1R   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22cos_coefficients_table_2_U   |p_ZL22cos_coefficients_table_2_ROM_AUTO_1R   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22sin_coefficients_table_14_U  |p_ZL22cos_coefficients_table_2_ROM_AUTO_1R   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22cos_coefficients_table_3_U   |p_ZL22cos_coefficients_table_3_ROM_AUTO_1R   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22sin_coefficients_table_15_U  |p_ZL22cos_coefficients_table_3_ROM_AUTO_1R   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22cos_coefficients_table_4_U   |p_ZL22cos_coefficients_table_4_ROM_AUTO_1R   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22sin_coefficients_table_0_U   |p_ZL22cos_coefficients_table_4_ROM_AUTO_1R   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22cos_coefficients_table_5_U   |p_ZL22cos_coefficients_table_5_ROM_AUTO_1R   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22sin_coefficients_table_1_U   |p_ZL22cos_coefficients_table_5_ROM_AUTO_1R   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22cos_coefficients_table_6_U   |p_ZL22cos_coefficients_table_6_ROM_AUTO_1R   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22sin_coefficients_table_2_U   |p_ZL22cos_coefficients_table_6_ROM_AUTO_1R   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22cos_coefficients_table_7_U   |p_ZL22cos_coefficients_table_7_ROM_AUTO_1R   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22sin_coefficients_table_3_U   |p_ZL22cos_coefficients_table_7_ROM_AUTO_1R   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22cos_coefficients_table_8_U   |p_ZL22cos_coefficients_table_8_ROM_AUTO_1R   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22sin_coefficients_table_4_U   |p_ZL22cos_coefficients_table_8_ROM_AUTO_1R   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22cos_coefficients_table_9_U   |p_ZL22cos_coefficients_table_9_ROM_AUTO_1R   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZL22sin_coefficients_table_5_U   |p_ZL22cos_coefficients_table_9_ROM_AUTO_1R   |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-----------------------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                              |                                             |       32|  0|   0|    0|  2048| 1024|    32|        65536|
    +-----------------------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln14_1_fu_1272_p2     |         +|   0|  0|  27|          20|           1|
    |add_ln14_fu_1278_p2       |         +|   0|  0|  12|          11|           1|
    |j_fu_1260_p2              |         +|   0|  0|  12|          11|           1|
    |ap_condition_1700         |       and|   0|  0|   2|           1|           1|
    |ap_condition_1705         |       and|   0|  0|   2|           1|           1|
    |ap_condition_606          |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_1284_p2      |      icmp|   0|  0|  27|          20|           2|
    |icmp_ln18_fu_1266_p2      |      icmp|   0|  0|  12|          11|          12|
    |i_fu_1174_p3              |    select|   0|  0|  11|           1|          11|
    |select_ln12_1_fu_1772_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln12_2_fu_1760_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln12_fu_1166_p3    |    select|   0|  0|  11|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 184|          81|          36|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |add_ln148_fu_244                                  |   9|          2|   11|         22|
    |ap_NS_fsm                                         |  25|          5|    1|          5|
    |ap_condition_exit_pp0_iter0_stage3_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage3_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage3_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage3_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_done_int                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln187_phi_fu_1108_p4              |   9|          2|    1|          2|
    |ap_sig_allocacmp_add_ln148_load                   |   9|          2|   11|         22|
    |ap_sig_allocacmp_i3_load                          |   9|          2|   11|         22|
    |ap_sig_allocacmp_imag_sum5_load                   |   9|          2|   32|         64|
    |ap_sig_allocacmp_indvar_flatten2_load             |   9|          2|   20|         40|
    |ap_sig_allocacmp_j4_load                          |   9|          2|   11|         22|
    |ap_sig_allocacmp_real_sum6_load                   |   9|          2|   32|         64|
    |grp_fu_1116_opcode                                |  14|          3|    2|          6|
    |grp_fu_1116_p0                                    |  25|          5|   32|        160|
    |grp_fu_1116_p1                                    |  25|          5|   32|        160|
    |grp_fu_1120_p0                                    |  20|          4|   32|        128|
    |grp_fu_1120_p1                                    |  14|          3|   32|         96|
    |i3_fu_228                                         |   9|          2|   11|         22|
    |icmp_ln187_reg_1105                               |   9|          2|    1|          2|
    |imag_sum5_fu_236                                  |   9|          2|   32|         64|
    |indvar_flatten2_fu_224                            |   9|          2|   20|         40|
    |j4_fu_232                                         |   9|          2|   11|         22|
    |real_sum6_fu_240                                  |   9|          2|   32|         64|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 357|         77|  379|       1051|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add1_reg_2247                                     |  32|   0|   32|          0|
    |add_ln148_fu_244                                  |  11|   0|   11|          0|
    |ap_CS_fsm                                         |   4|   0|    4|          0|
    |ap_condition_exit_pp0_iter0_stage3_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage3_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage3_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage3_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |bitcast_ln27_reg_2267                             |  32|   0|   32|          0|
    |c_reg_2207                                        |  32|   0|   32|          0|
    |i3_fu_228                                         |  11|   0|   11|          0|
    |i_reg_1846                                        |  11|   0|   11|          0|
    |icmp_ln14_reg_2033                                |   1|   0|    1|          0|
    |icmp_ln187_reg_1105                               |   1|   0|    1|          0|
    |icmp_ln18_reg_2028                                |   1|   0|    1|          0|
    |imag_op_addr_reg_2262                             |  10|   0|   10|          0|
    |imag_sum5_fu_236                                  |  32|   0|   32|          0|
    |indvar_flatten2_fu_224                            |  20|   0|   20|          0|
    |j4_fu_232                                         |  11|   0|   11|          0|
    |mul1_reg_2222                                     |  32|   0|   32|          0|
    |mul2_reg_2227                                     |  32|   0|   32|          0|
    |mul3_reg_2232                                     |  32|   0|   32|          0|
    |mul_reg_2217                                      |  32|   0|   32|          0|
    |real_sum6_fu_240                                  |  32|   0|   32|          0|
    |real_sum_reg_2257                                 |  32|   0|   32|          0|
    |s_reg_2212                                        |  32|   0|   32|          0|
    |sub_reg_2237                                      |  32|   0|   32|          0|
    |tmp_1_reg_2202                                    |  32|   0|   32|          0|
    |tmp_1_reg_2202_pp0_iter1_reg                      |  32|   0|   32|          0|
    |tmp_reg_2197                                      |  32|   0|   32|          0|
    |trunc_ln18_reg_1851                               |   4|   0|    4|          0|
    |trunc_ln20_2_reg_1857                             |   6|   0|    6|          0|
    |trunc_ln20_3_reg_1862                             |   4|   0|    4|          0|
    |i_reg_1846                                        |  64|  32|   11|          0|
    |icmp_ln14_reg_2033                                |  64|  32|    1|          0|
    |icmp_ln187_reg_1105                               |  64|  32|    1|          0|
    |icmp_ln18_reg_2028                                |  64|  32|    1|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 847| 128|  605|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|             dft|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|             dft|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|             dft|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|             dft|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|             dft|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|             dft|  return value|
|real_sample_0_address0   |  out|    6|   ap_memory|   real_sample_0|         array|
|real_sample_0_ce0        |  out|    1|   ap_memory|   real_sample_0|         array|
|real_sample_0_q0         |   in|   32|   ap_memory|   real_sample_0|         array|
|real_sample_1_address0   |  out|    6|   ap_memory|   real_sample_1|         array|
|real_sample_1_ce0        |  out|    1|   ap_memory|   real_sample_1|         array|
|real_sample_1_q0         |   in|   32|   ap_memory|   real_sample_1|         array|
|real_sample_2_address0   |  out|    6|   ap_memory|   real_sample_2|         array|
|real_sample_2_ce0        |  out|    1|   ap_memory|   real_sample_2|         array|
|real_sample_2_q0         |   in|   32|   ap_memory|   real_sample_2|         array|
|real_sample_3_address0   |  out|    6|   ap_memory|   real_sample_3|         array|
|real_sample_3_ce0        |  out|    1|   ap_memory|   real_sample_3|         array|
|real_sample_3_q0         |   in|   32|   ap_memory|   real_sample_3|         array|
|real_sample_4_address0   |  out|    6|   ap_memory|   real_sample_4|         array|
|real_sample_4_ce0        |  out|    1|   ap_memory|   real_sample_4|         array|
|real_sample_4_q0         |   in|   32|   ap_memory|   real_sample_4|         array|
|real_sample_5_address0   |  out|    6|   ap_memory|   real_sample_5|         array|
|real_sample_5_ce0        |  out|    1|   ap_memory|   real_sample_5|         array|
|real_sample_5_q0         |   in|   32|   ap_memory|   real_sample_5|         array|
|real_sample_6_address0   |  out|    6|   ap_memory|   real_sample_6|         array|
|real_sample_6_ce0        |  out|    1|   ap_memory|   real_sample_6|         array|
|real_sample_6_q0         |   in|   32|   ap_memory|   real_sample_6|         array|
|real_sample_7_address0   |  out|    6|   ap_memory|   real_sample_7|         array|
|real_sample_7_ce0        |  out|    1|   ap_memory|   real_sample_7|         array|
|real_sample_7_q0         |   in|   32|   ap_memory|   real_sample_7|         array|
|real_sample_8_address0   |  out|    6|   ap_memory|   real_sample_8|         array|
|real_sample_8_ce0        |  out|    1|   ap_memory|   real_sample_8|         array|
|real_sample_8_q0         |   in|   32|   ap_memory|   real_sample_8|         array|
|real_sample_9_address0   |  out|    6|   ap_memory|   real_sample_9|         array|
|real_sample_9_ce0        |  out|    1|   ap_memory|   real_sample_9|         array|
|real_sample_9_q0         |   in|   32|   ap_memory|   real_sample_9|         array|
|real_sample_10_address0  |  out|    6|   ap_memory|  real_sample_10|         array|
|real_sample_10_ce0       |  out|    1|   ap_memory|  real_sample_10|         array|
|real_sample_10_q0        |   in|   32|   ap_memory|  real_sample_10|         array|
|real_sample_11_address0  |  out|    6|   ap_memory|  real_sample_11|         array|
|real_sample_11_ce0       |  out|    1|   ap_memory|  real_sample_11|         array|
|real_sample_11_q0        |   in|   32|   ap_memory|  real_sample_11|         array|
|real_sample_12_address0  |  out|    6|   ap_memory|  real_sample_12|         array|
|real_sample_12_ce0       |  out|    1|   ap_memory|  real_sample_12|         array|
|real_sample_12_q0        |   in|   32|   ap_memory|  real_sample_12|         array|
|real_sample_13_address0  |  out|    6|   ap_memory|  real_sample_13|         array|
|real_sample_13_ce0       |  out|    1|   ap_memory|  real_sample_13|         array|
|real_sample_13_q0        |   in|   32|   ap_memory|  real_sample_13|         array|
|real_sample_14_address0  |  out|    6|   ap_memory|  real_sample_14|         array|
|real_sample_14_ce0       |  out|    1|   ap_memory|  real_sample_14|         array|
|real_sample_14_q0        |   in|   32|   ap_memory|  real_sample_14|         array|
|real_sample_15_address0  |  out|    6|   ap_memory|  real_sample_15|         array|
|real_sample_15_ce0       |  out|    1|   ap_memory|  real_sample_15|         array|
|real_sample_15_q0        |   in|   32|   ap_memory|  real_sample_15|         array|
|imag_sample_0_address0   |  out|    6|   ap_memory|   imag_sample_0|         array|
|imag_sample_0_ce0        |  out|    1|   ap_memory|   imag_sample_0|         array|
|imag_sample_0_q0         |   in|   32|   ap_memory|   imag_sample_0|         array|
|imag_sample_1_address0   |  out|    6|   ap_memory|   imag_sample_1|         array|
|imag_sample_1_ce0        |  out|    1|   ap_memory|   imag_sample_1|         array|
|imag_sample_1_q0         |   in|   32|   ap_memory|   imag_sample_1|         array|
|imag_sample_2_address0   |  out|    6|   ap_memory|   imag_sample_2|         array|
|imag_sample_2_ce0        |  out|    1|   ap_memory|   imag_sample_2|         array|
|imag_sample_2_q0         |   in|   32|   ap_memory|   imag_sample_2|         array|
|imag_sample_3_address0   |  out|    6|   ap_memory|   imag_sample_3|         array|
|imag_sample_3_ce0        |  out|    1|   ap_memory|   imag_sample_3|         array|
|imag_sample_3_q0         |   in|   32|   ap_memory|   imag_sample_3|         array|
|imag_sample_4_address0   |  out|    6|   ap_memory|   imag_sample_4|         array|
|imag_sample_4_ce0        |  out|    1|   ap_memory|   imag_sample_4|         array|
|imag_sample_4_q0         |   in|   32|   ap_memory|   imag_sample_4|         array|
|imag_sample_5_address0   |  out|    6|   ap_memory|   imag_sample_5|         array|
|imag_sample_5_ce0        |  out|    1|   ap_memory|   imag_sample_5|         array|
|imag_sample_5_q0         |   in|   32|   ap_memory|   imag_sample_5|         array|
|imag_sample_6_address0   |  out|    6|   ap_memory|   imag_sample_6|         array|
|imag_sample_6_ce0        |  out|    1|   ap_memory|   imag_sample_6|         array|
|imag_sample_6_q0         |   in|   32|   ap_memory|   imag_sample_6|         array|
|imag_sample_7_address0   |  out|    6|   ap_memory|   imag_sample_7|         array|
|imag_sample_7_ce0        |  out|    1|   ap_memory|   imag_sample_7|         array|
|imag_sample_7_q0         |   in|   32|   ap_memory|   imag_sample_7|         array|
|imag_sample_8_address0   |  out|    6|   ap_memory|   imag_sample_8|         array|
|imag_sample_8_ce0        |  out|    1|   ap_memory|   imag_sample_8|         array|
|imag_sample_8_q0         |   in|   32|   ap_memory|   imag_sample_8|         array|
|imag_sample_9_address0   |  out|    6|   ap_memory|   imag_sample_9|         array|
|imag_sample_9_ce0        |  out|    1|   ap_memory|   imag_sample_9|         array|
|imag_sample_9_q0         |   in|   32|   ap_memory|   imag_sample_9|         array|
|imag_sample_10_address0  |  out|    6|   ap_memory|  imag_sample_10|         array|
|imag_sample_10_ce0       |  out|    1|   ap_memory|  imag_sample_10|         array|
|imag_sample_10_q0        |   in|   32|   ap_memory|  imag_sample_10|         array|
|imag_sample_11_address0  |  out|    6|   ap_memory|  imag_sample_11|         array|
|imag_sample_11_ce0       |  out|    1|   ap_memory|  imag_sample_11|         array|
|imag_sample_11_q0        |   in|   32|   ap_memory|  imag_sample_11|         array|
|imag_sample_12_address0  |  out|    6|   ap_memory|  imag_sample_12|         array|
|imag_sample_12_ce0       |  out|    1|   ap_memory|  imag_sample_12|         array|
|imag_sample_12_q0        |   in|   32|   ap_memory|  imag_sample_12|         array|
|imag_sample_13_address0  |  out|    6|   ap_memory|  imag_sample_13|         array|
|imag_sample_13_ce0       |  out|    1|   ap_memory|  imag_sample_13|         array|
|imag_sample_13_q0        |   in|   32|   ap_memory|  imag_sample_13|         array|
|imag_sample_14_address0  |  out|    6|   ap_memory|  imag_sample_14|         array|
|imag_sample_14_ce0       |  out|    1|   ap_memory|  imag_sample_14|         array|
|imag_sample_14_q0        |   in|   32|   ap_memory|  imag_sample_14|         array|
|imag_sample_15_address0  |  out|    6|   ap_memory|  imag_sample_15|         array|
|imag_sample_15_ce0       |  out|    1|   ap_memory|  imag_sample_15|         array|
|imag_sample_15_q0        |   in|   32|   ap_memory|  imag_sample_15|         array|
|real_op_address0         |  out|   10|   ap_memory|         real_op|         array|
|real_op_ce0              |  out|    1|   ap_memory|         real_op|         array|
|real_op_we0              |  out|    1|   ap_memory|         real_op|         array|
|real_op_d0               |  out|   32|   ap_memory|         real_op|         array|
|imag_op_address0         |  out|   10|   ap_memory|         imag_op|         array|
|imag_op_ce0              |  out|    1|   ap_memory|         imag_op|         array|
|imag_op_we0              |  out|    1|   ap_memory|         imag_op|         array|
|imag_op_d0               |  out|   32|   ap_memory|         imag_op|         array|
+-------------------------+-----+-----+------------+----------------+--------------+

