Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Tue Nov 28 18:16:31 2023
| Host             : luigi-desk running 64-bit Ubuntu 23.04
| Command          : report_power -file CW305_designstart_top_power_routed.rpt -pb CW305_designstart_top_power_summary_routed.pb -rpx CW305_designstart_top_power_routed.rpx
| Design           : CW305_designstart_top
| Device           : xc7a100tftg256-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.193        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.095        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.005 |       10 |       --- |             --- |
| Slice Logic             |     0.003 |    20481 |       --- |             --- |
|   LUT as Logic          |     0.003 |    14140 |     63400 |           22.30 |
|   CARRY4                |    <0.001 |      277 |     15850 |            1.75 |
|   Register              |    <0.001 |     5344 |    126800 |            4.21 |
|   F7/F8 Muxes           |    <0.001 |      207 |     63400 |            0.33 |
|   LUT as Shift Register |    <0.001 |       45 |     19000 |            0.24 |
|   Others                |     0.000 |      242 |       --- |             --- |
| Signals                 |     0.004 |    17576 |       --- |             --- |
| Block RAM               |     0.002 |       18 |       135 |           13.33 |
| MMCM                    |     0.079 |        1 |         6 |           16.67 |
| DSPs                    |    <0.001 |        3 |       240 |            1.25 |
| I/O                     |     0.002 |       44 |       170 |           25.88 |
| Static Power            |     0.098 |          |           |                 |
| Total                   |     0.193 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.029 |       0.014 |      0.016 |
| Vccaux    |       1.800 |     0.062 |       0.044 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+------------------------------------------------+-----------------+
| Clock              | Domain                                         | Constraint (ns) |
+--------------------+------------------------------------------------+-----------------+
| clkfbout_clk_wiz_0 | U_clk_select/clk_wiz_0/inst/clkfbout_clk_wiz_0 |            20.0 |
| cpu_clk            | U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0 |           100.0 |
| pll_clk1           | U_clk_select/sys_clock_nopll                   |            20.0 |
| pll_clk1           | pll_clk1                                       |            20.0 |
| swclk              | swclk                                          |            20.0 |
| tio_clkin          | tio_clkin                                      |            20.0 |
| usb_clk            | USB_clk                                        |            10.0 |
+--------------------+------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| CW305_designstart_top |     0.095 |
|   U_clk_select        |     0.080 |
|     clk_wiz_0         |     0.080 |
|       inst            |     0.080 |
|   m3_for_arty_a7_i    |     0.012 |
|     Cortex_M3_0       |     0.011 |
|       inst            |     0.011 |
+-----------------------+-----------+


