{
  "family": "nrf52811",
  "architecture": "arm-cortex-m4",
  "vendor": "Nordic Semiconductor",
  "mcus": {
    "nrf52811": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FICR": {
          "instances": [
            {
              "name": "FICR",
              "base": "0x10000000"
            }
          ],
          "registers": {
            "CODEPAGESIZE": {
              "offset": "0x10",
              "size": 32,
              "description": "Code memory page size"
            },
            "CODESIZE": {
              "offset": "0x14",
              "size": 32,
              "description": "Code memory size"
            },
            "DEVICEID[%s]": {
              "offset": "0x60",
              "size": 32,
              "description": "Description collection: Device identifier"
            },
            "ER[%s]": {
              "offset": "0x80",
              "size": 32,
              "description": "Description collection: Encryption root, word n"
            },
            "IR[%s]": {
              "offset": "0x90",
              "size": 32,
              "description": "Description collection: Identity root, word n"
            },
            "DEVICEADDRTYPE": {
              "offset": "0xA0",
              "size": 32,
              "description": "Device address type"
            },
            "DEVICEADDR[%s]": {
              "offset": "0xA4",
              "size": 32,
              "description": "Description collection: Device address n"
            },
            "PART": {
              "offset": "0x00",
              "size": 32,
              "description": "Part code"
            },
            "VARIANT": {
              "offset": "0x04",
              "size": 32,
              "description": "Part variant, hardware version and production configuration"
            },
            "PACKAGE": {
              "offset": "0x08",
              "size": 32,
              "description": "Package option"
            },
            "RAM": {
              "offset": "0x0C",
              "size": 32,
              "description": "RAM variant"
            },
            "FLASH": {
              "offset": "0x10",
              "size": 32,
              "description": "Flash variant"
            },
            "A0": {
              "offset": "0x00",
              "size": 32,
              "description": "Slope definition A0"
            },
            "A1": {
              "offset": "0x04",
              "size": 32,
              "description": "Slope definition A1"
            },
            "A2": {
              "offset": "0x08",
              "size": 32,
              "description": "Slope definition A2"
            },
            "A3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Slope definition A3"
            },
            "A4": {
              "offset": "0x10",
              "size": 32,
              "description": "Slope definition A4"
            },
            "A5": {
              "offset": "0x14",
              "size": 32,
              "description": "Slope definition A5"
            },
            "B0": {
              "offset": "0x18",
              "size": 32,
              "description": "Y-intercept B0"
            },
            "B1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Y-intercept B1"
            },
            "B2": {
              "offset": "0x20",
              "size": 32,
              "description": "Y-intercept B2"
            },
            "B3": {
              "offset": "0x24",
              "size": 32,
              "description": "Y-intercept B3"
            },
            "B4": {
              "offset": "0x28",
              "size": 32,
              "description": "Y-intercept B4"
            },
            "B5": {
              "offset": "0x2C",
              "size": 32,
              "description": "Y-intercept B5"
            },
            "T0": {
              "offset": "0x30",
              "size": 32,
              "description": "Segment end T0"
            },
            "T1": {
              "offset": "0x34",
              "size": 32,
              "description": "Segment end T1"
            },
            "T2": {
              "offset": "0x38",
              "size": 32,
              "description": "Segment end T2"
            },
            "T3": {
              "offset": "0x3C",
              "size": 32,
              "description": "Segment end T3"
            },
            "T4": {
              "offset": "0x40",
              "size": 32,
              "description": "Segment end T4"
            }
          },
          "bits": {
            "CODEPAGESIZE": {
              "CODEPAGESIZE": {
                "bit": 0,
                "description": "Code memory page size",
                "width": 32
              }
            },
            "CODESIZE": {
              "CODESIZE": {
                "bit": 0,
                "description": "Code memory size in number of pages",
                "width": 32
              }
            },
            "DEVICEID[%s]": {
              "DEVICEID": {
                "bit": 0,
                "description": "64 bit unique device identifier",
                "width": 32
              }
            },
            "ER[%s]": {
              "ER": {
                "bit": 0,
                "description": "Encryption root, word n",
                "width": 32
              }
            },
            "IR[%s]": {
              "IR": {
                "bit": 0,
                "description": "Identity root, word n",
                "width": 32
              }
            },
            "DEVICEADDRTYPE": {
              "DEVICEADDRTYPE": {
                "bit": 0,
                "description": "Device address type"
              }
            },
            "DEVICEADDR[%s]": {
              "DEVICEADDR": {
                "bit": 0,
                "description": "48 bit device address",
                "width": 32
              }
            },
            "PART": {
              "PART": {
                "bit": 0,
                "description": "Part code",
                "width": 32
              }
            },
            "VARIANT": {
              "VARIANT": {
                "bit": 0,
                "description": "Part variant, hardware version and production configuration, encoded as ASCII",
                "width": 32
              }
            },
            "PACKAGE": {
              "PACKAGE": {
                "bit": 0,
                "description": "Package option",
                "width": 32
              }
            },
            "RAM": {
              "RAM": {
                "bit": 0,
                "description": "RAM variant",
                "width": 32
              }
            },
            "FLASH": {
              "FLASH": {
                "bit": 0,
                "description": "Flash variant",
                "width": 32
              }
            },
            "A0": {
              "A": {
                "bit": 0,
                "description": "A (slope definition) register",
                "width": 12
              }
            },
            "A1": {
              "A": {
                "bit": 0,
                "description": "A (slope definition) register",
                "width": 12
              }
            },
            "A2": {
              "A": {
                "bit": 0,
                "description": "A (slope definition) register",
                "width": 12
              }
            },
            "A3": {
              "A": {
                "bit": 0,
                "description": "A (slope definition) register",
                "width": 12
              }
            },
            "A4": {
              "A": {
                "bit": 0,
                "description": "A (slope definition) register",
                "width": 12
              }
            },
            "A5": {
              "A": {
                "bit": 0,
                "description": "A (slope definition) register",
                "width": 12
              }
            },
            "B0": {
              "B": {
                "bit": 0,
                "description": "B (y-intercept)",
                "width": 14
              }
            },
            "B1": {
              "B": {
                "bit": 0,
                "description": "B (y-intercept)",
                "width": 14
              }
            },
            "B2": {
              "B": {
                "bit": 0,
                "description": "B (y-intercept)",
                "width": 14
              }
            },
            "B3": {
              "B": {
                "bit": 0,
                "description": "B (y-intercept)",
                "width": 14
              }
            },
            "B4": {
              "B": {
                "bit": 0,
                "description": "B (y-intercept)",
                "width": 14
              }
            },
            "B5": {
              "B": {
                "bit": 0,
                "description": "B (y-intercept)",
                "width": 14
              }
            },
            "T0": {
              "T": {
                "bit": 0,
                "description": "T (segment end) register",
                "width": 8
              }
            },
            "T1": {
              "T": {
                "bit": 0,
                "description": "T (segment end) register",
                "width": 8
              }
            },
            "T2": {
              "T": {
                "bit": 0,
                "description": "T (segment end) register",
                "width": 8
              }
            },
            "T3": {
              "T": {
                "bit": 0,
                "description": "T (segment end) register",
                "width": 8
              }
            },
            "T4": {
              "T": {
                "bit": 0,
                "description": "T (segment end) register",
                "width": 8
              }
            }
          }
        },
        "UICR": {
          "instances": [
            {
              "name": "UICR",
              "base": "0x10001000"
            }
          ],
          "registers": {
            "NRFFW[%s]": {
              "offset": "0x14",
              "size": 32,
              "description": "Description collection: Reserved for Nordic firmware design"
            },
            "NRFHW[%s]": {
              "offset": "0x50",
              "size": 32,
              "description": "Description collection: Reserved for Nordic hardware design"
            },
            "CUSTOMER[%s]": {
              "offset": "0x80",
              "size": 32,
              "description": "Description collection: Reserved for customer"
            },
            "PSELRESET[%s]": {
              "offset": "0x200",
              "size": 32,
              "description": "Description collection: Mapping of the nRESET function (see POWER chapter for details)"
            },
            "APPROTECT": {
              "offset": "0x208",
              "size": 32,
              "description": "Access port protection"
            }
          },
          "bits": {
            "NRFFW[%s]": {
              "NRFFW": {
                "bit": 0,
                "description": "Reserved for Nordic firmware design",
                "width": 32
              }
            },
            "NRFHW[%s]": {
              "NRFHW": {
                "bit": 0,
                "description": "Reserved for Nordic hardware design",
                "width": 32
              }
            },
            "CUSTOMER[%s]": {
              "CUSTOMER": {
                "bit": 0,
                "description": "Reserved for customer",
                "width": 32
              }
            },
            "PSELRESET[%s]": {
              "PIN": {
                "bit": 0,
                "description": "GPIO pin number onto which nRESET is exposed",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "APPROTECT": {
              "PALL": {
                "bit": 0,
                "description": "Enable or disable access port protection.",
                "width": 8
              }
            }
          }
        },
        "BPROT": {
          "instances": [
            {
              "name": "BPROT",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "CONFIG0": {
              "offset": "0x600",
              "size": 32,
              "description": "Block protect configuration register 0"
            },
            "CONFIG1": {
              "offset": "0x604",
              "size": 32,
              "description": "Block protect configuration register 1"
            },
            "DISABLEINDEBUG": {
              "offset": "0x608",
              "size": 32,
              "description": "Disable protection mechanism in debug mode"
            }
          },
          "bits": {
            "CONFIG0": {
              "REGION0": {
                "bit": 0,
                "description": "Enable protection for region 0. Write '0' has no effect."
              },
              "REGION1": {
                "bit": 1,
                "description": "Enable protection for region 1. Write '0' has no effect."
              },
              "REGION2": {
                "bit": 2,
                "description": "Enable protection for region 2. Write '0' has no effect."
              },
              "REGION3": {
                "bit": 3,
                "description": "Enable protection for region 3. Write '0' has no effect."
              },
              "REGION4": {
                "bit": 4,
                "description": "Enable protection for region 4. Write '0' has no effect."
              },
              "REGION5": {
                "bit": 5,
                "description": "Enable protection for region 5. Write '0' has no effect."
              },
              "REGION6": {
                "bit": 6,
                "description": "Enable protection for region 6. Write '0' has no effect."
              },
              "REGION7": {
                "bit": 7,
                "description": "Enable protection for region 7. Write '0' has no effect."
              },
              "REGION8": {
                "bit": 8,
                "description": "Enable protection for region 8. Write '0' has no effect."
              },
              "REGION9": {
                "bit": 9,
                "description": "Enable protection for region 9. Write '0' has no effect."
              },
              "REGION10": {
                "bit": 10,
                "description": "Enable protection for region 10. Write '0' has no effect."
              },
              "REGION11": {
                "bit": 11,
                "description": "Enable protection for region 11. Write '0' has no effect."
              },
              "REGION12": {
                "bit": 12,
                "description": "Enable protection for region 12. Write '0' has no effect."
              },
              "REGION13": {
                "bit": 13,
                "description": "Enable protection for region 13. Write '0' has no effect."
              },
              "REGION14": {
                "bit": 14,
                "description": "Enable protection for region 14. Write '0' has no effect."
              },
              "REGION15": {
                "bit": 15,
                "description": "Enable protection for region 15. Write '0' has no effect."
              },
              "REGION16": {
                "bit": 16,
                "description": "Enable protection for region 16. Write '0' has no effect."
              },
              "REGION17": {
                "bit": 17,
                "description": "Enable protection for region 17. Write '0' has no effect."
              },
              "REGION18": {
                "bit": 18,
                "description": "Enable protection for region 18. Write '0' has no effect."
              },
              "REGION19": {
                "bit": 19,
                "description": "Enable protection for region 19. Write '0' has no effect."
              },
              "REGION20": {
                "bit": 20,
                "description": "Enable protection for region 20. Write '0' has no effect."
              },
              "REGION21": {
                "bit": 21,
                "description": "Enable protection for region 21. Write '0' has no effect."
              },
              "REGION22": {
                "bit": 22,
                "description": "Enable protection for region 22. Write '0' has no effect."
              },
              "REGION23": {
                "bit": 23,
                "description": "Enable protection for region 23. Write '0' has no effect."
              },
              "REGION24": {
                "bit": 24,
                "description": "Enable protection for region 24. Write '0' has no effect."
              },
              "REGION25": {
                "bit": 25,
                "description": "Enable protection for region 25. Write '0' has no effect."
              },
              "REGION26": {
                "bit": 26,
                "description": "Enable protection for region 26. Write '0' has no effect."
              },
              "REGION27": {
                "bit": 27,
                "description": "Enable protection for region 27. Write '0' has no effect."
              },
              "REGION28": {
                "bit": 28,
                "description": "Enable protection for region 28. Write '0' has no effect."
              },
              "REGION29": {
                "bit": 29,
                "description": "Enable protection for region 29. Write '0' has no effect."
              },
              "REGION30": {
                "bit": 30,
                "description": "Enable protection for region 30. Write '0' has no effect."
              },
              "REGION31": {
                "bit": 31,
                "description": "Enable protection for region 31. Write '0' has no effect."
              }
            },
            "CONFIG1": {
              "REGION32": {
                "bit": 0,
                "description": "Enable protection for region 32. Write '0' has no effect."
              },
              "REGION33": {
                "bit": 1,
                "description": "Enable protection for region 33. Write '0' has no effect."
              },
              "REGION34": {
                "bit": 2,
                "description": "Enable protection for region 34. Write '0' has no effect."
              },
              "REGION35": {
                "bit": 3,
                "description": "Enable protection for region 35. Write '0' has no effect."
              },
              "REGION36": {
                "bit": 4,
                "description": "Enable protection for region 36. Write '0' has no effect."
              },
              "REGION37": {
                "bit": 5,
                "description": "Enable protection for region 37. Write '0' has no effect."
              },
              "REGION38": {
                "bit": 6,
                "description": "Enable protection for region 38. Write '0' has no effect."
              },
              "REGION39": {
                "bit": 7,
                "description": "Enable protection for region 39. Write '0' has no effect."
              },
              "REGION40": {
                "bit": 8,
                "description": "Enable protection for region 40. Write '0' has no effect."
              },
              "REGION41": {
                "bit": 9,
                "description": "Enable protection for region 41. Write '0' has no effect."
              },
              "REGION42": {
                "bit": 10,
                "description": "Enable protection for region 42. Write '0' has no effect."
              },
              "REGION43": {
                "bit": 11,
                "description": "Enable protection for region 43. Write '0' has no effect."
              },
              "REGION44": {
                "bit": 12,
                "description": "Enable protection for region 44. Write '0' has no effect."
              },
              "REGION45": {
                "bit": 13,
                "description": "Enable protection for region 45. Write '0' has no effect."
              },
              "REGION46": {
                "bit": 14,
                "description": "Enable protection for region 46. Write '0' has no effect."
              },
              "REGION47": {
                "bit": 15,
                "description": "Enable protection for region 47. Write '0' has no effect."
              }
            },
            "DISABLEINDEBUG": {
              "DISABLEINDEBUG": {
                "bit": 0,
                "description": "Disable the protection mechanism for NVM regions while in debug mode. This register will only disable the protection mechanism if the device is in debug mode."
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "CLOCK",
              "base": "0x40000000",
              "irq": 0
            }
          ],
          "registers": {
            "TASKS_HFCLKSTART": {
              "offset": "0x00",
              "size": 32,
              "description": "Start HFCLK crystal oscillator"
            },
            "TASKS_HFCLKSTOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop HFCLK crystal oscillator"
            },
            "TASKS_LFCLKSTART": {
              "offset": "0x08",
              "size": 32,
              "description": "Start LFCLK source"
            },
            "TASKS_LFCLKSTOP": {
              "offset": "0x0C",
              "size": 32,
              "description": "Stop LFCLK source"
            },
            "TASKS_CAL": {
              "offset": "0x10",
              "size": 32,
              "description": "Start calibration of LFRC oscillator"
            },
            "TASKS_CTSTART": {
              "offset": "0x14",
              "size": 32,
              "description": "Start calibration timer"
            },
            "TASKS_CTSTOP": {
              "offset": "0x18",
              "size": 32,
              "description": "Stop calibration timer"
            },
            "EVENTS_HFCLKSTARTED": {
              "offset": "0x100",
              "size": 32,
              "description": "HFCLK oscillator started"
            },
            "EVENTS_LFCLKSTARTED": {
              "offset": "0x104",
              "size": 32,
              "description": "LFCLK started"
            },
            "EVENTS_DONE": {
              "offset": "0x10C",
              "size": 32,
              "description": "Calibration of LFCLK RC oscillator complete event"
            },
            "EVENTS_CTTO": {
              "offset": "0x110",
              "size": 32,
              "description": "Calibration timer timeout"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "HFCLKRUN": {
              "offset": "0x408",
              "size": 32,
              "description": "Status indicating that HFCLKSTART task has been triggered"
            },
            "HFCLKSTAT": {
              "offset": "0x40C",
              "size": 32,
              "description": "HFCLK status"
            },
            "LFCLKRUN": {
              "offset": "0x414",
              "size": 32,
              "description": "Status indicating that LFCLKSTART task has been triggered"
            },
            "LFCLKSTAT": {
              "offset": "0x418",
              "size": 32,
              "description": "LFCLK status"
            },
            "LFCLKSRCCOPY": {
              "offset": "0x41C",
              "size": 32,
              "description": "Copy of LFCLKSRC register, set when LFCLKSTART task was triggered"
            },
            "LFCLKSRC": {
              "offset": "0x518",
              "size": 32,
              "description": "Clock source for the LFCLK"
            },
            "CTIV": {
              "offset": "0x538",
              "size": 32,
              "description": "Calibration timer interval"
            }
          },
          "bits": {
            "TASKS_HFCLKSTART": {
              "TASKS_HFCLKSTART": {
                "bit": 0,
                "description": "Start HFCLK crystal oscillator"
              }
            },
            "TASKS_HFCLKSTOP": {
              "TASKS_HFCLKSTOP": {
                "bit": 0,
                "description": "Stop HFCLK crystal oscillator"
              }
            },
            "TASKS_LFCLKSTART": {
              "TASKS_LFCLKSTART": {
                "bit": 0,
                "description": "Start LFCLK source"
              }
            },
            "TASKS_LFCLKSTOP": {
              "TASKS_LFCLKSTOP": {
                "bit": 0,
                "description": "Stop LFCLK source"
              }
            },
            "TASKS_CAL": {
              "TASKS_CAL": {
                "bit": 0,
                "description": "Start calibration of LFRC oscillator"
              }
            },
            "TASKS_CTSTART": {
              "TASKS_CTSTART": {
                "bit": 0,
                "description": "Start calibration timer"
              }
            },
            "TASKS_CTSTOP": {
              "TASKS_CTSTOP": {
                "bit": 0,
                "description": "Stop calibration timer"
              }
            },
            "EVENTS_HFCLKSTARTED": {
              "EVENTS_HFCLKSTARTED": {
                "bit": 0,
                "description": "HFCLK oscillator started"
              }
            },
            "EVENTS_LFCLKSTARTED": {
              "EVENTS_LFCLKSTARTED": {
                "bit": 0,
                "description": "LFCLK started"
              }
            },
            "EVENTS_DONE": {
              "EVENTS_DONE": {
                "bit": 0,
                "description": "Calibration of LFCLK RC oscillator complete event"
              }
            },
            "EVENTS_CTTO": {
              "EVENTS_CTTO": {
                "bit": 0,
                "description": "Calibration timer timeout"
              }
            },
            "INTENSET": {
              "HFCLKSTARTED": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event HFCLKSTARTED"
              },
              "LFCLKSTARTED": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event LFCLKSTARTED"
              },
              "DONE": {
                "bit": 3,
                "description": "Write '1' to enable interrupt for event DONE"
              },
              "CTTO": {
                "bit": 4,
                "description": "Write '1' to enable interrupt for event CTTO"
              }
            },
            "INTENCLR": {
              "HFCLKSTARTED": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event HFCLKSTARTED"
              },
              "LFCLKSTARTED": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event LFCLKSTARTED"
              },
              "DONE": {
                "bit": 3,
                "description": "Write '1' to disable interrupt for event DONE"
              },
              "CTTO": {
                "bit": 4,
                "description": "Write '1' to disable interrupt for event CTTO"
              }
            },
            "HFCLKRUN": {
              "STATUS": {
                "bit": 0,
                "description": "HFCLKSTART task triggered or not"
              }
            },
            "HFCLKSTAT": {
              "SRC": {
                "bit": 0,
                "description": "Source of HFCLK"
              },
              "STATE": {
                "bit": 16,
                "description": "HFCLK state"
              }
            },
            "LFCLKRUN": {
              "STATUS": {
                "bit": 0,
                "description": "LFCLKSTART task triggered or not"
              }
            },
            "LFCLKSTAT": {
              "SRC": {
                "bit": 0,
                "description": "Source of LFCLK",
                "width": 2
              },
              "STATE": {
                "bit": 16,
                "description": "LFCLK state"
              }
            },
            "LFCLKSRCCOPY": {
              "SRC": {
                "bit": 0,
                "description": "Clock source",
                "width": 2
              }
            },
            "LFCLKSRC": {
              "SRC": {
                "bit": 0,
                "description": "Clock source",
                "width": 2
              },
              "BYPASS": {
                "bit": 16,
                "description": "Enable or disable bypass of LFCLK crystal oscillator with external clock source"
              },
              "EXTERNAL": {
                "bit": 17,
                "description": "Enable or disable external source for LFCLK"
              }
            },
            "CTIV": {
              "CTIV": {
                "bit": 0,
                "description": "Calibration timer interval in multiple of 0.25 seconds. Range: 0.25 seconds to 31.75 seconds.",
                "width": 7
              }
            }
          }
        },
        "PWR": {
          "instances": [
            {
              "name": "POWER",
              "base": "0x40000000",
              "irq": 0
            }
          ],
          "registers": {
            "TASKS_CONSTLAT": {
              "offset": "0x78",
              "size": 32,
              "description": "Enable Constant Latency mode"
            },
            "TASKS_LOWPWR": {
              "offset": "0x7C",
              "size": 32,
              "description": "Enable Low-power mode (variable latency)"
            },
            "EVENTS_POFWARN": {
              "offset": "0x108",
              "size": 32,
              "description": "Power failure warning"
            },
            "EVENTS_SLEEPENTER": {
              "offset": "0x114",
              "size": 32,
              "description": "CPU entered WFI/WFE sleep"
            },
            "EVENTS_SLEEPEXIT": {
              "offset": "0x118",
              "size": 32,
              "description": "CPU exited WFI/WFE sleep"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "RESETREAS": {
              "offset": "0x400",
              "size": 32,
              "description": "Reset reason"
            },
            "SYSTEMOFF": {
              "offset": "0x500",
              "size": 32,
              "description": "System OFF register"
            },
            "POFCON": {
              "offset": "0x510",
              "size": 32,
              "description": "Power failure comparator configuration"
            },
            "GPREGRET": {
              "offset": "0x51C",
              "size": 32,
              "description": "General purpose retention register"
            },
            "GPREGRET2": {
              "offset": "0x520",
              "size": 32,
              "description": "General purpose retention register"
            },
            "DCDCEN": {
              "offset": "0x578",
              "size": 32,
              "description": "DC/DC enable register"
            },
            "POWER": {
              "offset": "0x00",
              "size": 32,
              "description": "Description cluster: RAMn power control register. The RAM size will vary depending on product variant, and the RAMn register will only be present if the corresponding RAM AHB slave is present on the device."
            },
            "POWERSET": {
              "offset": "0x04",
              "size": 32,
              "description": "Description cluster: RAMn power control set register"
            },
            "POWERCLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Description cluster: RAMn power control clear register"
            }
          },
          "bits": {
            "TASKS_CONSTLAT": {
              "TASKS_CONSTLAT": {
                "bit": 0,
                "description": "Enable Constant Latency mode"
              }
            },
            "TASKS_LOWPWR": {
              "TASKS_LOWPWR": {
                "bit": 0,
                "description": "Enable Low-power mode (variable latency)"
              }
            },
            "EVENTS_POFWARN": {
              "EVENTS_POFWARN": {
                "bit": 0,
                "description": "Power failure warning"
              }
            },
            "EVENTS_SLEEPENTER": {
              "EVENTS_SLEEPENTER": {
                "bit": 0,
                "description": "CPU entered WFI/WFE sleep"
              }
            },
            "EVENTS_SLEEPEXIT": {
              "EVENTS_SLEEPEXIT": {
                "bit": 0,
                "description": "CPU exited WFI/WFE sleep"
              }
            },
            "INTENSET": {
              "POFWARN": {
                "bit": 2,
                "description": "Write '1' to enable interrupt for event POFWARN"
              },
              "SLEEPENTER": {
                "bit": 5,
                "description": "Write '1' to enable interrupt for event SLEEPENTER"
              },
              "SLEEPEXIT": {
                "bit": 6,
                "description": "Write '1' to enable interrupt for event SLEEPEXIT"
              }
            },
            "INTENCLR": {
              "POFWARN": {
                "bit": 2,
                "description": "Write '1' to disable interrupt for event POFWARN"
              },
              "SLEEPENTER": {
                "bit": 5,
                "description": "Write '1' to disable interrupt for event SLEEPENTER"
              },
              "SLEEPEXIT": {
                "bit": 6,
                "description": "Write '1' to disable interrupt for event SLEEPEXIT"
              }
            },
            "RESETREAS": {
              "RESETPIN": {
                "bit": 0,
                "description": "Reset from pin-reset detected"
              },
              "DOG": {
                "bit": 1,
                "description": "Reset from watchdog detected"
              },
              "SREQ": {
                "bit": 2,
                "description": "Reset from soft reset detected"
              },
              "LOCKUP": {
                "bit": 3,
                "description": "Reset from CPU lock-up detected"
              },
              "OFF": {
                "bit": 16,
                "description": "Reset due to wake up from System OFF mode when wakeup is triggered from DETECT signal from GPIO"
              },
              "DIF": {
                "bit": 18,
                "description": "Reset due to wake up from System OFF mode when wakeup is triggered from entering into debug interface mode"
              }
            },
            "SYSTEMOFF": {
              "SYSTEMOFF": {
                "bit": 0,
                "description": "Enable System OFF mode"
              }
            },
            "POFCON": {
              "POF": {
                "bit": 0,
                "description": "Enable or disable power failure comparator"
              },
              "THRESHOLD": {
                "bit": 1,
                "description": "Power failure comparator threshold setting",
                "width": 4
              }
            },
            "GPREGRET": {
              "GPREGRET": {
                "bit": 0,
                "description": "General purpose retention register",
                "width": 8
              }
            },
            "GPREGRET2": {
              "GPREGRET": {
                "bit": 0,
                "description": "General purpose retention register",
                "width": 8
              }
            },
            "DCDCEN": {
              "DCDCEN": {
                "bit": 0,
                "description": "Enable or disable DC/DC converter"
              }
            },
            "POWER": {
              "S0POWER": {
                "bit": 0,
                "description": "Keep RAM section S0 ON or OFF in System ON mode."
              },
              "S1POWER": {
                "bit": 1,
                "description": "Keep RAM section S1 ON or OFF in System ON mode."
              },
              "S0RETENTION": {
                "bit": 16,
                "description": "Keep retention on RAM section S0 when RAM section is in OFF"
              },
              "S1RETENTION": {
                "bit": 17,
                "description": "Keep retention on RAM section S1 when RAM section is in OFF"
              }
            },
            "POWERSET": {
              "S0POWER": {
                "bit": 0,
                "description": "Keep RAM section S0 of RAMn on or off in System ON mode"
              },
              "S1POWER": {
                "bit": 1,
                "description": "Keep RAM section S1 of RAMn on or off in System ON mode"
              },
              "S0RETENTION": {
                "bit": 16,
                "description": "Keep retention on RAM section S0 when RAM section is switched off"
              },
              "S1RETENTION": {
                "bit": 17,
                "description": "Keep retention on RAM section S1 when RAM section is switched off"
              }
            },
            "POWERCLR": {
              "S0POWER": {
                "bit": 0,
                "description": "Keep RAM section S0 of RAMn on or off in System ON mode"
              },
              "S1POWER": {
                "bit": 1,
                "description": "Keep RAM section S1 of RAMn on or off in System ON mode"
              },
              "S0RETENTION": {
                "bit": 16,
                "description": "Keep retention on RAM section S0 when RAM section is switched off"
              },
              "S1RETENTION": {
                "bit": 17,
                "description": "Keep retention on RAM section S1 when RAM section is switched off"
              }
            }
          }
        },
        "P0": {
          "instances": [
            {
              "name": "P0",
              "base": "0x50000000"
            }
          ],
          "registers": {
            "OUT": {
              "offset": "0x504",
              "size": 32,
              "description": "Write GPIO port"
            },
            "OUTSET": {
              "offset": "0x508",
              "size": 32,
              "description": "Set individual bits in GPIO port"
            },
            "OUTCLR": {
              "offset": "0x50C",
              "size": 32,
              "description": "Clear individual bits in GPIO port"
            },
            "IN": {
              "offset": "0x510",
              "size": 32,
              "description": "Read GPIO port"
            },
            "DIR": {
              "offset": "0x514",
              "size": 32,
              "description": "Direction of GPIO pins"
            },
            "DIRSET": {
              "offset": "0x518",
              "size": 32,
              "description": "DIR set register"
            },
            "DIRCLR": {
              "offset": "0x51C",
              "size": 32,
              "description": "DIR clear register"
            },
            "LATCH": {
              "offset": "0x520",
              "size": 32,
              "description": "Latch register indicating what GPIO pins that have met the criteria set in the PIN_CNF[n].SENSE registers"
            },
            "DETECTMODE": {
              "offset": "0x524",
              "size": 32,
              "description": "Select between default DETECT signal behaviour and LDETECT mode"
            },
            "PIN_CNF[%s]": {
              "offset": "0x700",
              "size": 32,
              "description": "Description collection: Configuration of GPIO pins"
            }
          },
          "bits": {
            "OUT": {
              "PIN0": {
                "bit": 0,
                "description": "Pin 0"
              },
              "PIN1": {
                "bit": 1,
                "description": "Pin 1"
              },
              "PIN2": {
                "bit": 2,
                "description": "Pin 2"
              },
              "PIN3": {
                "bit": 3,
                "description": "Pin 3"
              },
              "PIN4": {
                "bit": 4,
                "description": "Pin 4"
              },
              "PIN5": {
                "bit": 5,
                "description": "Pin 5"
              },
              "PIN6": {
                "bit": 6,
                "description": "Pin 6"
              },
              "PIN7": {
                "bit": 7,
                "description": "Pin 7"
              },
              "PIN8": {
                "bit": 8,
                "description": "Pin 8"
              },
              "PIN9": {
                "bit": 9,
                "description": "Pin 9"
              },
              "PIN10": {
                "bit": 10,
                "description": "Pin 10"
              },
              "PIN11": {
                "bit": 11,
                "description": "Pin 11"
              },
              "PIN12": {
                "bit": 12,
                "description": "Pin 12"
              },
              "PIN13": {
                "bit": 13,
                "description": "Pin 13"
              },
              "PIN14": {
                "bit": 14,
                "description": "Pin 14"
              },
              "PIN15": {
                "bit": 15,
                "description": "Pin 15"
              },
              "PIN16": {
                "bit": 16,
                "description": "Pin 16"
              },
              "PIN17": {
                "bit": 17,
                "description": "Pin 17"
              },
              "PIN18": {
                "bit": 18,
                "description": "Pin 18"
              },
              "PIN19": {
                "bit": 19,
                "description": "Pin 19"
              },
              "PIN20": {
                "bit": 20,
                "description": "Pin 20"
              },
              "PIN21": {
                "bit": 21,
                "description": "Pin 21"
              },
              "PIN22": {
                "bit": 22,
                "description": "Pin 22"
              },
              "PIN23": {
                "bit": 23,
                "description": "Pin 23"
              },
              "PIN24": {
                "bit": 24,
                "description": "Pin 24"
              },
              "PIN25": {
                "bit": 25,
                "description": "Pin 25"
              },
              "PIN26": {
                "bit": 26,
                "description": "Pin 26"
              },
              "PIN27": {
                "bit": 27,
                "description": "Pin 27"
              },
              "PIN28": {
                "bit": 28,
                "description": "Pin 28"
              },
              "PIN29": {
                "bit": 29,
                "description": "Pin 29"
              },
              "PIN30": {
                "bit": 30,
                "description": "Pin 30"
              },
              "PIN31": {
                "bit": 31,
                "description": "Pin 31"
              }
            },
            "OUTSET": {
              "PIN0": {
                "bit": 0,
                "description": "Pin 0"
              },
              "PIN1": {
                "bit": 1,
                "description": "Pin 1"
              },
              "PIN2": {
                "bit": 2,
                "description": "Pin 2"
              },
              "PIN3": {
                "bit": 3,
                "description": "Pin 3"
              },
              "PIN4": {
                "bit": 4,
                "description": "Pin 4"
              },
              "PIN5": {
                "bit": 5,
                "description": "Pin 5"
              },
              "PIN6": {
                "bit": 6,
                "description": "Pin 6"
              },
              "PIN7": {
                "bit": 7,
                "description": "Pin 7"
              },
              "PIN8": {
                "bit": 8,
                "description": "Pin 8"
              },
              "PIN9": {
                "bit": 9,
                "description": "Pin 9"
              },
              "PIN10": {
                "bit": 10,
                "description": "Pin 10"
              },
              "PIN11": {
                "bit": 11,
                "description": "Pin 11"
              },
              "PIN12": {
                "bit": 12,
                "description": "Pin 12"
              },
              "PIN13": {
                "bit": 13,
                "description": "Pin 13"
              },
              "PIN14": {
                "bit": 14,
                "description": "Pin 14"
              },
              "PIN15": {
                "bit": 15,
                "description": "Pin 15"
              },
              "PIN16": {
                "bit": 16,
                "description": "Pin 16"
              },
              "PIN17": {
                "bit": 17,
                "description": "Pin 17"
              },
              "PIN18": {
                "bit": 18,
                "description": "Pin 18"
              },
              "PIN19": {
                "bit": 19,
                "description": "Pin 19"
              },
              "PIN20": {
                "bit": 20,
                "description": "Pin 20"
              },
              "PIN21": {
                "bit": 21,
                "description": "Pin 21"
              },
              "PIN22": {
                "bit": 22,
                "description": "Pin 22"
              },
              "PIN23": {
                "bit": 23,
                "description": "Pin 23"
              },
              "PIN24": {
                "bit": 24,
                "description": "Pin 24"
              },
              "PIN25": {
                "bit": 25,
                "description": "Pin 25"
              },
              "PIN26": {
                "bit": 26,
                "description": "Pin 26"
              },
              "PIN27": {
                "bit": 27,
                "description": "Pin 27"
              },
              "PIN28": {
                "bit": 28,
                "description": "Pin 28"
              },
              "PIN29": {
                "bit": 29,
                "description": "Pin 29"
              },
              "PIN30": {
                "bit": 30,
                "description": "Pin 30"
              },
              "PIN31": {
                "bit": 31,
                "description": "Pin 31"
              }
            },
            "OUTCLR": {
              "PIN0": {
                "bit": 0,
                "description": "Pin 0"
              },
              "PIN1": {
                "bit": 1,
                "description": "Pin 1"
              },
              "PIN2": {
                "bit": 2,
                "description": "Pin 2"
              },
              "PIN3": {
                "bit": 3,
                "description": "Pin 3"
              },
              "PIN4": {
                "bit": 4,
                "description": "Pin 4"
              },
              "PIN5": {
                "bit": 5,
                "description": "Pin 5"
              },
              "PIN6": {
                "bit": 6,
                "description": "Pin 6"
              },
              "PIN7": {
                "bit": 7,
                "description": "Pin 7"
              },
              "PIN8": {
                "bit": 8,
                "description": "Pin 8"
              },
              "PIN9": {
                "bit": 9,
                "description": "Pin 9"
              },
              "PIN10": {
                "bit": 10,
                "description": "Pin 10"
              },
              "PIN11": {
                "bit": 11,
                "description": "Pin 11"
              },
              "PIN12": {
                "bit": 12,
                "description": "Pin 12"
              },
              "PIN13": {
                "bit": 13,
                "description": "Pin 13"
              },
              "PIN14": {
                "bit": 14,
                "description": "Pin 14"
              },
              "PIN15": {
                "bit": 15,
                "description": "Pin 15"
              },
              "PIN16": {
                "bit": 16,
                "description": "Pin 16"
              },
              "PIN17": {
                "bit": 17,
                "description": "Pin 17"
              },
              "PIN18": {
                "bit": 18,
                "description": "Pin 18"
              },
              "PIN19": {
                "bit": 19,
                "description": "Pin 19"
              },
              "PIN20": {
                "bit": 20,
                "description": "Pin 20"
              },
              "PIN21": {
                "bit": 21,
                "description": "Pin 21"
              },
              "PIN22": {
                "bit": 22,
                "description": "Pin 22"
              },
              "PIN23": {
                "bit": 23,
                "description": "Pin 23"
              },
              "PIN24": {
                "bit": 24,
                "description": "Pin 24"
              },
              "PIN25": {
                "bit": 25,
                "description": "Pin 25"
              },
              "PIN26": {
                "bit": 26,
                "description": "Pin 26"
              },
              "PIN27": {
                "bit": 27,
                "description": "Pin 27"
              },
              "PIN28": {
                "bit": 28,
                "description": "Pin 28"
              },
              "PIN29": {
                "bit": 29,
                "description": "Pin 29"
              },
              "PIN30": {
                "bit": 30,
                "description": "Pin 30"
              },
              "PIN31": {
                "bit": 31,
                "description": "Pin 31"
              }
            },
            "IN": {
              "PIN0": {
                "bit": 0,
                "description": "Pin 0"
              },
              "PIN1": {
                "bit": 1,
                "description": "Pin 1"
              },
              "PIN2": {
                "bit": 2,
                "description": "Pin 2"
              },
              "PIN3": {
                "bit": 3,
                "description": "Pin 3"
              },
              "PIN4": {
                "bit": 4,
                "description": "Pin 4"
              },
              "PIN5": {
                "bit": 5,
                "description": "Pin 5"
              },
              "PIN6": {
                "bit": 6,
                "description": "Pin 6"
              },
              "PIN7": {
                "bit": 7,
                "description": "Pin 7"
              },
              "PIN8": {
                "bit": 8,
                "description": "Pin 8"
              },
              "PIN9": {
                "bit": 9,
                "description": "Pin 9"
              },
              "PIN10": {
                "bit": 10,
                "description": "Pin 10"
              },
              "PIN11": {
                "bit": 11,
                "description": "Pin 11"
              },
              "PIN12": {
                "bit": 12,
                "description": "Pin 12"
              },
              "PIN13": {
                "bit": 13,
                "description": "Pin 13"
              },
              "PIN14": {
                "bit": 14,
                "description": "Pin 14"
              },
              "PIN15": {
                "bit": 15,
                "description": "Pin 15"
              },
              "PIN16": {
                "bit": 16,
                "description": "Pin 16"
              },
              "PIN17": {
                "bit": 17,
                "description": "Pin 17"
              },
              "PIN18": {
                "bit": 18,
                "description": "Pin 18"
              },
              "PIN19": {
                "bit": 19,
                "description": "Pin 19"
              },
              "PIN20": {
                "bit": 20,
                "description": "Pin 20"
              },
              "PIN21": {
                "bit": 21,
                "description": "Pin 21"
              },
              "PIN22": {
                "bit": 22,
                "description": "Pin 22"
              },
              "PIN23": {
                "bit": 23,
                "description": "Pin 23"
              },
              "PIN24": {
                "bit": 24,
                "description": "Pin 24"
              },
              "PIN25": {
                "bit": 25,
                "description": "Pin 25"
              },
              "PIN26": {
                "bit": 26,
                "description": "Pin 26"
              },
              "PIN27": {
                "bit": 27,
                "description": "Pin 27"
              },
              "PIN28": {
                "bit": 28,
                "description": "Pin 28"
              },
              "PIN29": {
                "bit": 29,
                "description": "Pin 29"
              },
              "PIN30": {
                "bit": 30,
                "description": "Pin 30"
              },
              "PIN31": {
                "bit": 31,
                "description": "Pin 31"
              }
            },
            "DIR": {
              "PIN0": {
                "bit": 0,
                "description": "Pin 0"
              },
              "PIN1": {
                "bit": 1,
                "description": "Pin 1"
              },
              "PIN2": {
                "bit": 2,
                "description": "Pin 2"
              },
              "PIN3": {
                "bit": 3,
                "description": "Pin 3"
              },
              "PIN4": {
                "bit": 4,
                "description": "Pin 4"
              },
              "PIN5": {
                "bit": 5,
                "description": "Pin 5"
              },
              "PIN6": {
                "bit": 6,
                "description": "Pin 6"
              },
              "PIN7": {
                "bit": 7,
                "description": "Pin 7"
              },
              "PIN8": {
                "bit": 8,
                "description": "Pin 8"
              },
              "PIN9": {
                "bit": 9,
                "description": "Pin 9"
              },
              "PIN10": {
                "bit": 10,
                "description": "Pin 10"
              },
              "PIN11": {
                "bit": 11,
                "description": "Pin 11"
              },
              "PIN12": {
                "bit": 12,
                "description": "Pin 12"
              },
              "PIN13": {
                "bit": 13,
                "description": "Pin 13"
              },
              "PIN14": {
                "bit": 14,
                "description": "Pin 14"
              },
              "PIN15": {
                "bit": 15,
                "description": "Pin 15"
              },
              "PIN16": {
                "bit": 16,
                "description": "Pin 16"
              },
              "PIN17": {
                "bit": 17,
                "description": "Pin 17"
              },
              "PIN18": {
                "bit": 18,
                "description": "Pin 18"
              },
              "PIN19": {
                "bit": 19,
                "description": "Pin 19"
              },
              "PIN20": {
                "bit": 20,
                "description": "Pin 20"
              },
              "PIN21": {
                "bit": 21,
                "description": "Pin 21"
              },
              "PIN22": {
                "bit": 22,
                "description": "Pin 22"
              },
              "PIN23": {
                "bit": 23,
                "description": "Pin 23"
              },
              "PIN24": {
                "bit": 24,
                "description": "Pin 24"
              },
              "PIN25": {
                "bit": 25,
                "description": "Pin 25"
              },
              "PIN26": {
                "bit": 26,
                "description": "Pin 26"
              },
              "PIN27": {
                "bit": 27,
                "description": "Pin 27"
              },
              "PIN28": {
                "bit": 28,
                "description": "Pin 28"
              },
              "PIN29": {
                "bit": 29,
                "description": "Pin 29"
              },
              "PIN30": {
                "bit": 30,
                "description": "Pin 30"
              },
              "PIN31": {
                "bit": 31,
                "description": "Pin 31"
              }
            },
            "DIRSET": {
              "PIN0": {
                "bit": 0,
                "description": "Set as output pin 0"
              },
              "PIN1": {
                "bit": 1,
                "description": "Set as output pin 1"
              },
              "PIN2": {
                "bit": 2,
                "description": "Set as output pin 2"
              },
              "PIN3": {
                "bit": 3,
                "description": "Set as output pin 3"
              },
              "PIN4": {
                "bit": 4,
                "description": "Set as output pin 4"
              },
              "PIN5": {
                "bit": 5,
                "description": "Set as output pin 5"
              },
              "PIN6": {
                "bit": 6,
                "description": "Set as output pin 6"
              },
              "PIN7": {
                "bit": 7,
                "description": "Set as output pin 7"
              },
              "PIN8": {
                "bit": 8,
                "description": "Set as output pin 8"
              },
              "PIN9": {
                "bit": 9,
                "description": "Set as output pin 9"
              },
              "PIN10": {
                "bit": 10,
                "description": "Set as output pin 10"
              },
              "PIN11": {
                "bit": 11,
                "description": "Set as output pin 11"
              },
              "PIN12": {
                "bit": 12,
                "description": "Set as output pin 12"
              },
              "PIN13": {
                "bit": 13,
                "description": "Set as output pin 13"
              },
              "PIN14": {
                "bit": 14,
                "description": "Set as output pin 14"
              },
              "PIN15": {
                "bit": 15,
                "description": "Set as output pin 15"
              },
              "PIN16": {
                "bit": 16,
                "description": "Set as output pin 16"
              },
              "PIN17": {
                "bit": 17,
                "description": "Set as output pin 17"
              },
              "PIN18": {
                "bit": 18,
                "description": "Set as output pin 18"
              },
              "PIN19": {
                "bit": 19,
                "description": "Set as output pin 19"
              },
              "PIN20": {
                "bit": 20,
                "description": "Set as output pin 20"
              },
              "PIN21": {
                "bit": 21,
                "description": "Set as output pin 21"
              },
              "PIN22": {
                "bit": 22,
                "description": "Set as output pin 22"
              },
              "PIN23": {
                "bit": 23,
                "description": "Set as output pin 23"
              },
              "PIN24": {
                "bit": 24,
                "description": "Set as output pin 24"
              },
              "PIN25": {
                "bit": 25,
                "description": "Set as output pin 25"
              },
              "PIN26": {
                "bit": 26,
                "description": "Set as output pin 26"
              },
              "PIN27": {
                "bit": 27,
                "description": "Set as output pin 27"
              },
              "PIN28": {
                "bit": 28,
                "description": "Set as output pin 28"
              },
              "PIN29": {
                "bit": 29,
                "description": "Set as output pin 29"
              },
              "PIN30": {
                "bit": 30,
                "description": "Set as output pin 30"
              },
              "PIN31": {
                "bit": 31,
                "description": "Set as output pin 31"
              }
            },
            "DIRCLR": {
              "PIN0": {
                "bit": 0,
                "description": "Set as input pin 0"
              },
              "PIN1": {
                "bit": 1,
                "description": "Set as input pin 1"
              },
              "PIN2": {
                "bit": 2,
                "description": "Set as input pin 2"
              },
              "PIN3": {
                "bit": 3,
                "description": "Set as input pin 3"
              },
              "PIN4": {
                "bit": 4,
                "description": "Set as input pin 4"
              },
              "PIN5": {
                "bit": 5,
                "description": "Set as input pin 5"
              },
              "PIN6": {
                "bit": 6,
                "description": "Set as input pin 6"
              },
              "PIN7": {
                "bit": 7,
                "description": "Set as input pin 7"
              },
              "PIN8": {
                "bit": 8,
                "description": "Set as input pin 8"
              },
              "PIN9": {
                "bit": 9,
                "description": "Set as input pin 9"
              },
              "PIN10": {
                "bit": 10,
                "description": "Set as input pin 10"
              },
              "PIN11": {
                "bit": 11,
                "description": "Set as input pin 11"
              },
              "PIN12": {
                "bit": 12,
                "description": "Set as input pin 12"
              },
              "PIN13": {
                "bit": 13,
                "description": "Set as input pin 13"
              },
              "PIN14": {
                "bit": 14,
                "description": "Set as input pin 14"
              },
              "PIN15": {
                "bit": 15,
                "description": "Set as input pin 15"
              },
              "PIN16": {
                "bit": 16,
                "description": "Set as input pin 16"
              },
              "PIN17": {
                "bit": 17,
                "description": "Set as input pin 17"
              },
              "PIN18": {
                "bit": 18,
                "description": "Set as input pin 18"
              },
              "PIN19": {
                "bit": 19,
                "description": "Set as input pin 19"
              },
              "PIN20": {
                "bit": 20,
                "description": "Set as input pin 20"
              },
              "PIN21": {
                "bit": 21,
                "description": "Set as input pin 21"
              },
              "PIN22": {
                "bit": 22,
                "description": "Set as input pin 22"
              },
              "PIN23": {
                "bit": 23,
                "description": "Set as input pin 23"
              },
              "PIN24": {
                "bit": 24,
                "description": "Set as input pin 24"
              },
              "PIN25": {
                "bit": 25,
                "description": "Set as input pin 25"
              },
              "PIN26": {
                "bit": 26,
                "description": "Set as input pin 26"
              },
              "PIN27": {
                "bit": 27,
                "description": "Set as input pin 27"
              },
              "PIN28": {
                "bit": 28,
                "description": "Set as input pin 28"
              },
              "PIN29": {
                "bit": 29,
                "description": "Set as input pin 29"
              },
              "PIN30": {
                "bit": 30,
                "description": "Set as input pin 30"
              },
              "PIN31": {
                "bit": 31,
                "description": "Set as input pin 31"
              }
            },
            "LATCH": {
              "PIN0": {
                "bit": 0,
                "description": "Status on whether PIN0 has met criteria set in PIN_CNF0.SENSE register. Write '1' to clear."
              },
              "PIN1": {
                "bit": 1,
                "description": "Status on whether PIN1 has met criteria set in PIN_CNF1.SENSE register. Write '1' to clear."
              },
              "PIN2": {
                "bit": 2,
                "description": "Status on whether PIN2 has met criteria set in PIN_CNF2.SENSE register. Write '1' to clear."
              },
              "PIN3": {
                "bit": 3,
                "description": "Status on whether PIN3 has met criteria set in PIN_CNF3.SENSE register. Write '1' to clear."
              },
              "PIN4": {
                "bit": 4,
                "description": "Status on whether PIN4 has met criteria set in PIN_CNF4.SENSE register. Write '1' to clear."
              },
              "PIN5": {
                "bit": 5,
                "description": "Status on whether PIN5 has met criteria set in PIN_CNF5.SENSE register. Write '1' to clear."
              },
              "PIN6": {
                "bit": 6,
                "description": "Status on whether PIN6 has met criteria set in PIN_CNF6.SENSE register. Write '1' to clear."
              },
              "PIN7": {
                "bit": 7,
                "description": "Status on whether PIN7 has met criteria set in PIN_CNF7.SENSE register. Write '1' to clear."
              },
              "PIN8": {
                "bit": 8,
                "description": "Status on whether PIN8 has met criteria set in PIN_CNF8.SENSE register. Write '1' to clear."
              },
              "PIN9": {
                "bit": 9,
                "description": "Status on whether PIN9 has met criteria set in PIN_CNF9.SENSE register. Write '1' to clear."
              },
              "PIN10": {
                "bit": 10,
                "description": "Status on whether PIN10 has met criteria set in PIN_CNF10.SENSE register. Write '1' to clear."
              },
              "PIN11": {
                "bit": 11,
                "description": "Status on whether PIN11 has met criteria set in PIN_CNF11.SENSE register. Write '1' to clear."
              },
              "PIN12": {
                "bit": 12,
                "description": "Status on whether PIN12 has met criteria set in PIN_CNF12.SENSE register. Write '1' to clear."
              },
              "PIN13": {
                "bit": 13,
                "description": "Status on whether PIN13 has met criteria set in PIN_CNF13.SENSE register. Write '1' to clear."
              },
              "PIN14": {
                "bit": 14,
                "description": "Status on whether PIN14 has met criteria set in PIN_CNF14.SENSE register. Write '1' to clear."
              },
              "PIN15": {
                "bit": 15,
                "description": "Status on whether PIN15 has met criteria set in PIN_CNF15.SENSE register. Write '1' to clear."
              },
              "PIN16": {
                "bit": 16,
                "description": "Status on whether PIN16 has met criteria set in PIN_CNF16.SENSE register. Write '1' to clear."
              },
              "PIN17": {
                "bit": 17,
                "description": "Status on whether PIN17 has met criteria set in PIN_CNF17.SENSE register. Write '1' to clear."
              },
              "PIN18": {
                "bit": 18,
                "description": "Status on whether PIN18 has met criteria set in PIN_CNF18.SENSE register. Write '1' to clear."
              },
              "PIN19": {
                "bit": 19,
                "description": "Status on whether PIN19 has met criteria set in PIN_CNF19.SENSE register. Write '1' to clear."
              },
              "PIN20": {
                "bit": 20,
                "description": "Status on whether PIN20 has met criteria set in PIN_CNF20.SENSE register. Write '1' to clear."
              },
              "PIN21": {
                "bit": 21,
                "description": "Status on whether PIN21 has met criteria set in PIN_CNF21.SENSE register. Write '1' to clear."
              },
              "PIN22": {
                "bit": 22,
                "description": "Status on whether PIN22 has met criteria set in PIN_CNF22.SENSE register. Write '1' to clear."
              },
              "PIN23": {
                "bit": 23,
                "description": "Status on whether PIN23 has met criteria set in PIN_CNF23.SENSE register. Write '1' to clear."
              },
              "PIN24": {
                "bit": 24,
                "description": "Status on whether PIN24 has met criteria set in PIN_CNF24.SENSE register. Write '1' to clear."
              },
              "PIN25": {
                "bit": 25,
                "description": "Status on whether PIN25 has met criteria set in PIN_CNF25.SENSE register. Write '1' to clear."
              },
              "PIN26": {
                "bit": 26,
                "description": "Status on whether PIN26 has met criteria set in PIN_CNF26.SENSE register. Write '1' to clear."
              },
              "PIN27": {
                "bit": 27,
                "description": "Status on whether PIN27 has met criteria set in PIN_CNF27.SENSE register. Write '1' to clear."
              },
              "PIN28": {
                "bit": 28,
                "description": "Status on whether PIN28 has met criteria set in PIN_CNF28.SENSE register. Write '1' to clear."
              },
              "PIN29": {
                "bit": 29,
                "description": "Status on whether PIN29 has met criteria set in PIN_CNF29.SENSE register. Write '1' to clear."
              },
              "PIN30": {
                "bit": 30,
                "description": "Status on whether PIN30 has met criteria set in PIN_CNF30.SENSE register. Write '1' to clear."
              },
              "PIN31": {
                "bit": 31,
                "description": "Status on whether PIN31 has met criteria set in PIN_CNF31.SENSE register. Write '1' to clear."
              }
            },
            "DETECTMODE": {
              "DETECTMODE": {
                "bit": 0,
                "description": "Select between default DETECT signal behaviour and LDETECT mode"
              }
            },
            "PIN_CNF[%s]": {
              "DIR": {
                "bit": 0,
                "description": "Pin direction. Same physical register as DIR register"
              },
              "INPUT": {
                "bit": 1,
                "description": "Connect or disconnect input buffer"
              },
              "PULL": {
                "bit": 2,
                "description": "Pull configuration",
                "width": 2
              },
              "DRIVE": {
                "bit": 8,
                "description": "Drive configuration",
                "width": 3
              },
              "SENSE": {
                "bit": 16,
                "description": "Pin sensing mechanism",
                "width": 2
              }
            }
          }
        },
        "RADIO": {
          "instances": [
            {
              "name": "RADIO",
              "base": "0x40001000",
              "irq": 1
            }
          ],
          "registers": {
            "TASKS_TXEN": {
              "offset": "0x00",
              "size": 32,
              "description": "Enable RADIO in TX mode"
            },
            "TASKS_RXEN": {
              "offset": "0x04",
              "size": 32,
              "description": "Enable RADIO in RX mode"
            },
            "TASKS_START": {
              "offset": "0x08",
              "size": 32,
              "description": "Start RADIO"
            },
            "TASKS_STOP": {
              "offset": "0x0C",
              "size": 32,
              "description": "Stop RADIO"
            },
            "TASKS_DISABLE": {
              "offset": "0x10",
              "size": 32,
              "description": "Disable RADIO"
            },
            "TASKS_RSSISTART": {
              "offset": "0x14",
              "size": 32,
              "description": "Start the RSSI and take one single sample of the receive signal strength"
            },
            "TASKS_RSSISTOP": {
              "offset": "0x18",
              "size": 32,
              "description": "Stop the RSSI measurement"
            },
            "TASKS_BCSTART": {
              "offset": "0x1C",
              "size": 32,
              "description": "Start the bit counter"
            },
            "TASKS_BCSTOP": {
              "offset": "0x20",
              "size": 32,
              "description": "Stop the bit counter"
            },
            "TASKS_EDSTART": {
              "offset": "0x24",
              "size": 32,
              "description": "Start the energy detect measurement used in IEEE 802.15.4 mode"
            },
            "TASKS_EDSTOP": {
              "offset": "0x28",
              "size": 32,
              "description": "Stop the energy detect measurement"
            },
            "TASKS_CCASTART": {
              "offset": "0x2C",
              "size": 32,
              "description": "Start the clear channel assessment used in IEEE 802.15.4 mode"
            },
            "TASKS_CCASTOP": {
              "offset": "0x30",
              "size": 32,
              "description": "Stop the clear channel assessment"
            },
            "EVENTS_READY": {
              "offset": "0x100",
              "size": 32,
              "description": "RADIO has ramped up and is ready to be started"
            },
            "EVENTS_ADDRESS": {
              "offset": "0x104",
              "size": 32,
              "description": "Address sent or received"
            },
            "EVENTS_PAYLOAD": {
              "offset": "0x108",
              "size": 32,
              "description": "Packet payload sent or received"
            },
            "EVENTS_END": {
              "offset": "0x10C",
              "size": 32,
              "description": "Packet sent or received"
            },
            "EVENTS_DISABLED": {
              "offset": "0x110",
              "size": 32,
              "description": "RADIO has been disabled"
            },
            "EVENTS_DEVMATCH": {
              "offset": "0x114",
              "size": 32,
              "description": "A device address match occurred on the last received packet"
            },
            "EVENTS_DEVMISS": {
              "offset": "0x118",
              "size": 32,
              "description": "No device address match occurred on the last received packet"
            },
            "EVENTS_RSSIEND": {
              "offset": "0x11C",
              "size": 32,
              "description": "Sampling of receive signal strength complete"
            },
            "EVENTS_BCMATCH": {
              "offset": "0x128",
              "size": 32,
              "description": "Bit counter reached bit count value"
            },
            "EVENTS_CRCOK": {
              "offset": "0x130",
              "size": 32,
              "description": "Packet received with CRC ok"
            },
            "EVENTS_CRCERROR": {
              "offset": "0x134",
              "size": 32,
              "description": "Packet received with CRC error"
            },
            "EVENTS_FRAMESTART": {
              "offset": "0x138",
              "size": 32,
              "description": "IEEE 802.15.4 length field received"
            },
            "EVENTS_EDEND": {
              "offset": "0x13C",
              "size": 32,
              "description": "Sampling of energy detection complete. A new ED sample is ready for readout from the RADIO.EDSAMPLE register"
            },
            "EVENTS_EDSTOPPED": {
              "offset": "0x140",
              "size": 32,
              "description": "The sampling of energy detection has stopped"
            },
            "EVENTS_CCAIDLE": {
              "offset": "0x144",
              "size": 32,
              "description": "Wireless medium in idle - clear to send"
            },
            "EVENTS_CCABUSY": {
              "offset": "0x148",
              "size": 32,
              "description": "Wireless medium busy - do not send"
            },
            "EVENTS_CCASTOPPED": {
              "offset": "0x14C",
              "size": 32,
              "description": "The CCA has stopped"
            },
            "EVENTS_RATEBOOST": {
              "offset": "0x150",
              "size": 32,
              "description": "Ble_LR CI field received, receive mode is changed from Ble_LR125Kbit to Ble_LR500Kbit."
            },
            "EVENTS_TXREADY": {
              "offset": "0x154",
              "size": 32,
              "description": "RADIO has ramped up and is ready to be started TX path"
            },
            "EVENTS_RXREADY": {
              "offset": "0x158",
              "size": 32,
              "description": "RADIO has ramped up and is ready to be started RX path"
            },
            "EVENTS_MHRMATCH": {
              "offset": "0x15C",
              "size": 32,
              "description": "MAC header match found"
            },
            "EVENTS_PHYEND": {
              "offset": "0x16C",
              "size": 32,
              "description": "Generated when last bit is sent on air"
            },
            "EVENTS_CTEPRESENT": {
              "offset": "0x170",
              "size": 32,
              "description": "CTE is present (early warning right after receiving CTEInfo byte)"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts between local events and tasks"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "CRCSTATUS": {
              "offset": "0x400",
              "size": 32,
              "description": "CRC status"
            },
            "RXMATCH": {
              "offset": "0x408",
              "size": 32,
              "description": "Received address"
            },
            "RXCRC": {
              "offset": "0x40C",
              "size": 32,
              "description": "CRC field of previously received packet"
            },
            "DAI": {
              "offset": "0x410",
              "size": 32,
              "description": "Device address match index"
            },
            "PDUSTAT": {
              "offset": "0x414",
              "size": 32,
              "description": "Payload status"
            },
            "CTESTATUS": {
              "offset": "0x44C",
              "size": 32,
              "description": "CTEInfo parsed from received packet"
            },
            "DFESTATUS": {
              "offset": "0x458",
              "size": 32,
              "description": "DFE status information"
            },
            "PACKETPTR": {
              "offset": "0x504",
              "size": 32,
              "description": "Packet pointer"
            },
            "FREQUENCY": {
              "offset": "0x508",
              "size": 32,
              "description": "Frequency"
            },
            "TXPOWER": {
              "offset": "0x50C",
              "size": 32,
              "description": "Output power"
            },
            "MODE": {
              "offset": "0x510",
              "size": 32,
              "description": "Data rate and modulation"
            },
            "PCNF0": {
              "offset": "0x514",
              "size": 32,
              "description": "Packet configuration register 0"
            },
            "PCNF1": {
              "offset": "0x518",
              "size": 32,
              "description": "Packet configuration register 1"
            },
            "BASE0": {
              "offset": "0x51C",
              "size": 32,
              "description": "Base address 0"
            },
            "BASE1": {
              "offset": "0x520",
              "size": 32,
              "description": "Base address 1"
            },
            "PREFIX0": {
              "offset": "0x524",
              "size": 32,
              "description": "Prefixes bytes for logical addresses 0-3"
            },
            "PREFIX1": {
              "offset": "0x528",
              "size": 32,
              "description": "Prefixes bytes for logical addresses 4-7"
            },
            "TXADDRESS": {
              "offset": "0x52C",
              "size": 32,
              "description": "Transmit address select"
            },
            "RXADDRESSES": {
              "offset": "0x530",
              "size": 32,
              "description": "Receive address select"
            },
            "CRCCNF": {
              "offset": "0x534",
              "size": 32,
              "description": "CRC configuration"
            },
            "CRCPOLY": {
              "offset": "0x538",
              "size": 32,
              "description": "CRC polynomial"
            },
            "CRCINIT": {
              "offset": "0x53C",
              "size": 32,
              "description": "CRC initial value"
            },
            "TIFS": {
              "offset": "0x544",
              "size": 32,
              "description": "Interframe spacing in us"
            },
            "RSSISAMPLE": {
              "offset": "0x548",
              "size": 32,
              "description": "RSSI sample"
            },
            "STATE": {
              "offset": "0x550",
              "size": 32,
              "description": "Current radio state"
            },
            "DATAWHITEIV": {
              "offset": "0x554",
              "size": 32,
              "description": "Data whitening initial value"
            },
            "BCC": {
              "offset": "0x560",
              "size": 32,
              "description": "Bit counter compare"
            },
            "DAB[%s]": {
              "offset": "0x600",
              "size": 32,
              "description": "Description collection: Device address base segment n"
            },
            "DAP[%s]": {
              "offset": "0x620",
              "size": 32,
              "description": "Description collection: Device address prefix n"
            },
            "DACNF": {
              "offset": "0x640",
              "size": 32,
              "description": "Device address match configuration"
            },
            "MHRMATCHCONF": {
              "offset": "0x644",
              "size": 32,
              "description": "Search pattern configuration"
            },
            "MHRMATCHMAS": {
              "offset": "0x648",
              "size": 32,
              "description": "Pattern mask"
            },
            "MODECNF0": {
              "offset": "0x650",
              "size": 32,
              "description": "Radio mode configuration register 0"
            },
            "SFD": {
              "offset": "0x660",
              "size": 32,
              "description": "IEEE 802.15.4 start of frame delimiter"
            },
            "EDCNT": {
              "offset": "0x664",
              "size": 32,
              "description": "IEEE 802.15.4 energy detect loop count"
            },
            "EDSAMPLE": {
              "offset": "0x668",
              "size": 32,
              "description": "IEEE 802.15.4 energy detect level"
            },
            "CCACTRL": {
              "offset": "0x66C",
              "size": 32,
              "description": "IEEE 802.15.4 clear channel assessment control"
            },
            "DFEMODE": {
              "offset": "0x900",
              "size": 32,
              "description": "Whether to use Angle-of-Arrival (AOA) or Angle-of-Departure (AOD)"
            },
            "CTEINLINECONF": {
              "offset": "0x904",
              "size": 32,
              "description": "Configuration for CTE inline mode"
            },
            "DFECTRL1": {
              "offset": "0x910",
              "size": 32,
              "description": "Various configuration for Direction finding"
            },
            "DFECTRL2": {
              "offset": "0x914",
              "size": 32,
              "description": "Start offset for Direction finding"
            },
            "SWITCHPATTERN": {
              "offset": "0x928",
              "size": 32,
              "description": "GPIO patterns to be used for each antenna"
            },
            "CLEARPATTERN": {
              "offset": "0x92C",
              "size": 32,
              "description": "Clear the GPIO pattern array for antenna control"
            },
            "DFEGPIO[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Description collection: Pin select for DFE pin n"
            },
            "PTR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data pointer"
            },
            "MAXCNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Maximum number of buffer words to transfer"
            },
            "AMOUNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Number of samples transferred in the last transaction"
            },
            "POWER": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Peripheral power control"
            }
          },
          "bits": {
            "TASKS_TXEN": {
              "TASKS_TXEN": {
                "bit": 0,
                "description": "Enable RADIO in TX mode"
              }
            },
            "TASKS_RXEN": {
              "TASKS_RXEN": {
                "bit": 0,
                "description": "Enable RADIO in RX mode"
              }
            },
            "TASKS_START": {
              "TASKS_START": {
                "bit": 0,
                "description": "Start RADIO"
              }
            },
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Stop RADIO"
              }
            },
            "TASKS_DISABLE": {
              "TASKS_DISABLE": {
                "bit": 0,
                "description": "Disable RADIO"
              }
            },
            "TASKS_RSSISTART": {
              "TASKS_RSSISTART": {
                "bit": 0,
                "description": "Start the RSSI and take one single sample of the receive signal strength"
              }
            },
            "TASKS_RSSISTOP": {
              "TASKS_RSSISTOP": {
                "bit": 0,
                "description": "Stop the RSSI measurement"
              }
            },
            "TASKS_BCSTART": {
              "TASKS_BCSTART": {
                "bit": 0,
                "description": "Start the bit counter"
              }
            },
            "TASKS_BCSTOP": {
              "TASKS_BCSTOP": {
                "bit": 0,
                "description": "Stop the bit counter"
              }
            },
            "TASKS_EDSTART": {
              "TASKS_EDSTART": {
                "bit": 0,
                "description": "Start the energy detect measurement used in IEEE 802.15.4 mode"
              }
            },
            "TASKS_EDSTOP": {
              "TASKS_EDSTOP": {
                "bit": 0,
                "description": "Stop the energy detect measurement"
              }
            },
            "TASKS_CCASTART": {
              "TASKS_CCASTART": {
                "bit": 0,
                "description": "Start the clear channel assessment used in IEEE 802.15.4 mode"
              }
            },
            "TASKS_CCASTOP": {
              "TASKS_CCASTOP": {
                "bit": 0,
                "description": "Stop the clear channel assessment"
              }
            },
            "EVENTS_READY": {
              "EVENTS_READY": {
                "bit": 0,
                "description": "RADIO has ramped up and is ready to be started"
              }
            },
            "EVENTS_ADDRESS": {
              "EVENTS_ADDRESS": {
                "bit": 0,
                "description": "Address sent or received"
              }
            },
            "EVENTS_PAYLOAD": {
              "EVENTS_PAYLOAD": {
                "bit": 0,
                "description": "Packet payload sent or received"
              }
            },
            "EVENTS_END": {
              "EVENTS_END": {
                "bit": 0,
                "description": "Packet sent or received"
              }
            },
            "EVENTS_DISABLED": {
              "EVENTS_DISABLED": {
                "bit": 0,
                "description": "RADIO has been disabled"
              }
            },
            "EVENTS_DEVMATCH": {
              "EVENTS_DEVMATCH": {
                "bit": 0,
                "description": "A device address match occurred on the last received packet"
              }
            },
            "EVENTS_DEVMISS": {
              "EVENTS_DEVMISS": {
                "bit": 0,
                "description": "No device address match occurred on the last received packet"
              }
            },
            "EVENTS_RSSIEND": {
              "EVENTS_RSSIEND": {
                "bit": 0,
                "description": "Sampling of receive signal strength complete"
              }
            },
            "EVENTS_BCMATCH": {
              "EVENTS_BCMATCH": {
                "bit": 0,
                "description": "Bit counter reached bit count value"
              }
            },
            "EVENTS_CRCOK": {
              "EVENTS_CRCOK": {
                "bit": 0,
                "description": "Packet received with CRC ok"
              }
            },
            "EVENTS_CRCERROR": {
              "EVENTS_CRCERROR": {
                "bit": 0,
                "description": "Packet received with CRC error"
              }
            },
            "EVENTS_FRAMESTART": {
              "EVENTS_FRAMESTART": {
                "bit": 0,
                "description": "IEEE 802.15.4 length field received"
              }
            },
            "EVENTS_EDEND": {
              "EVENTS_EDEND": {
                "bit": 0,
                "description": "Sampling of energy detection complete. A new ED sample is ready for readout from the RADIO.EDSAMPLE register"
              }
            },
            "EVENTS_EDSTOPPED": {
              "EVENTS_EDSTOPPED": {
                "bit": 0,
                "description": "The sampling of energy detection has stopped"
              }
            },
            "EVENTS_CCAIDLE": {
              "EVENTS_CCAIDLE": {
                "bit": 0,
                "description": "Wireless medium in idle - clear to send"
              }
            },
            "EVENTS_CCABUSY": {
              "EVENTS_CCABUSY": {
                "bit": 0,
                "description": "Wireless medium busy - do not send"
              }
            },
            "EVENTS_CCASTOPPED": {
              "EVENTS_CCASTOPPED": {
                "bit": 0,
                "description": "The CCA has stopped"
              }
            },
            "EVENTS_RATEBOOST": {
              "EVENTS_RATEBOOST": {
                "bit": 0,
                "description": "Ble_LR CI field received, receive mode is changed from Ble_LR125Kbit to Ble_LR500Kbit."
              }
            },
            "EVENTS_TXREADY": {
              "EVENTS_TXREADY": {
                "bit": 0,
                "description": "RADIO has ramped up and is ready to be started TX path"
              }
            },
            "EVENTS_RXREADY": {
              "EVENTS_RXREADY": {
                "bit": 0,
                "description": "RADIO has ramped up and is ready to be started RX path"
              }
            },
            "EVENTS_MHRMATCH": {
              "EVENTS_MHRMATCH": {
                "bit": 0,
                "description": "MAC header match found"
              }
            },
            "EVENTS_PHYEND": {
              "EVENTS_PHYEND": {
                "bit": 0,
                "description": "Generated when last bit is sent on air"
              }
            },
            "EVENTS_CTEPRESENT": {
              "EVENTS_CTEPRESENT": {
                "bit": 0,
                "description": "CTE is present (early warning right after receiving CTEInfo byte)"
              }
            },
            "SHORTS": {
              "READY_START": {
                "bit": 0,
                "description": "Shortcut between event READY and task START"
              },
              "END_DISABLE": {
                "bit": 1,
                "description": "Shortcut between event END and task DISABLE"
              },
              "DISABLED_TXEN": {
                "bit": 2,
                "description": "Shortcut between event DISABLED and task TXEN"
              },
              "DISABLED_RXEN": {
                "bit": 3,
                "description": "Shortcut between event DISABLED and task RXEN"
              },
              "ADDRESS_RSSISTART": {
                "bit": 4,
                "description": "Shortcut between event ADDRESS and task RSSISTART"
              },
              "END_START": {
                "bit": 5,
                "description": "Shortcut between event END and task START"
              },
              "ADDRESS_BCSTART": {
                "bit": 6,
                "description": "Shortcut between event ADDRESS and task BCSTART"
              },
              "DISABLED_RSSISTOP": {
                "bit": 8,
                "description": "Shortcut between event DISABLED and task RSSISTOP"
              },
              "RXREADY_CCASTART": {
                "bit": 11,
                "description": "Shortcut between event RXREADY and task CCASTART"
              },
              "CCAIDLE_TXEN": {
                "bit": 12,
                "description": "Shortcut between event CCAIDLE and task TXEN"
              },
              "CCABUSY_DISABLE": {
                "bit": 13,
                "description": "Shortcut between event CCABUSY and task DISABLE"
              },
              "FRAMESTART_BCSTART": {
                "bit": 14,
                "description": "Shortcut between event FRAMESTART and task BCSTART"
              },
              "READY_EDSTART": {
                "bit": 15,
                "description": "Shortcut between event READY and task EDSTART"
              },
              "EDEND_DISABLE": {
                "bit": 16,
                "description": "Shortcut between event EDEND and task DISABLE"
              },
              "CCAIDLE_STOP": {
                "bit": 17,
                "description": "Shortcut between event CCAIDLE and task STOP"
              },
              "TXREADY_START": {
                "bit": 18,
                "description": "Shortcut between event TXREADY and task START"
              },
              "RXREADY_START": {
                "bit": 19,
                "description": "Shortcut between event RXREADY and task START"
              },
              "PHYEND_DISABLE": {
                "bit": 20,
                "description": "Shortcut between event PHYEND and task DISABLE"
              },
              "PHYEND_START": {
                "bit": 21,
                "description": "Shortcut between event PHYEND and task START"
              }
            },
            "INTENSET": {
              "READY": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event READY"
              },
              "ADDRESS": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event ADDRESS"
              },
              "PAYLOAD": {
                "bit": 2,
                "description": "Write '1' to enable interrupt for event PAYLOAD"
              },
              "END": {
                "bit": 3,
                "description": "Write '1' to enable interrupt for event END"
              },
              "DISABLED": {
                "bit": 4,
                "description": "Write '1' to enable interrupt for event DISABLED"
              },
              "DEVMATCH": {
                "bit": 5,
                "description": "Write '1' to enable interrupt for event DEVMATCH"
              },
              "DEVMISS": {
                "bit": 6,
                "description": "Write '1' to enable interrupt for event DEVMISS"
              },
              "RSSIEND": {
                "bit": 7,
                "description": "Write '1' to enable interrupt for event RSSIEND"
              },
              "BCMATCH": {
                "bit": 10,
                "description": "Write '1' to enable interrupt for event BCMATCH"
              },
              "CRCOK": {
                "bit": 12,
                "description": "Write '1' to enable interrupt for event CRCOK"
              },
              "CRCERROR": {
                "bit": 13,
                "description": "Write '1' to enable interrupt for event CRCERROR"
              },
              "FRAMESTART": {
                "bit": 14,
                "description": "Write '1' to enable interrupt for event FRAMESTART"
              },
              "EDEND": {
                "bit": 15,
                "description": "Write '1' to enable interrupt for event EDEND"
              },
              "EDSTOPPED": {
                "bit": 16,
                "description": "Write '1' to enable interrupt for event EDSTOPPED"
              },
              "CCAIDLE": {
                "bit": 17,
                "description": "Write '1' to enable interrupt for event CCAIDLE"
              },
              "CCABUSY": {
                "bit": 18,
                "description": "Write '1' to enable interrupt for event CCABUSY"
              },
              "CCASTOPPED": {
                "bit": 19,
                "description": "Write '1' to enable interrupt for event CCASTOPPED"
              },
              "RATEBOOST": {
                "bit": 20,
                "description": "Write '1' to enable interrupt for event RATEBOOST"
              },
              "TXREADY": {
                "bit": 21,
                "description": "Write '1' to enable interrupt for event TXREADY"
              },
              "RXREADY": {
                "bit": 22,
                "description": "Write '1' to enable interrupt for event RXREADY"
              },
              "MHRMATCH": {
                "bit": 23,
                "description": "Write '1' to enable interrupt for event MHRMATCH"
              },
              "PHYEND": {
                "bit": 27,
                "description": "Write '1' to enable interrupt for event PHYEND"
              },
              "CTEPRESENT": {
                "bit": 28,
                "description": "Write '1' to enable interrupt for event CTEPRESENT"
              }
            },
            "INTENCLR": {
              "READY": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event READY"
              },
              "ADDRESS": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event ADDRESS"
              },
              "PAYLOAD": {
                "bit": 2,
                "description": "Write '1' to disable interrupt for event PAYLOAD"
              },
              "END": {
                "bit": 3,
                "description": "Write '1' to disable interrupt for event END"
              },
              "DISABLED": {
                "bit": 4,
                "description": "Write '1' to disable interrupt for event DISABLED"
              },
              "DEVMATCH": {
                "bit": 5,
                "description": "Write '1' to disable interrupt for event DEVMATCH"
              },
              "DEVMISS": {
                "bit": 6,
                "description": "Write '1' to disable interrupt for event DEVMISS"
              },
              "RSSIEND": {
                "bit": 7,
                "description": "Write '1' to disable interrupt for event RSSIEND"
              },
              "BCMATCH": {
                "bit": 10,
                "description": "Write '1' to disable interrupt for event BCMATCH"
              },
              "CRCOK": {
                "bit": 12,
                "description": "Write '1' to disable interrupt for event CRCOK"
              },
              "CRCERROR": {
                "bit": 13,
                "description": "Write '1' to disable interrupt for event CRCERROR"
              },
              "FRAMESTART": {
                "bit": 14,
                "description": "Write '1' to disable interrupt for event FRAMESTART"
              },
              "EDEND": {
                "bit": 15,
                "description": "Write '1' to disable interrupt for event EDEND"
              },
              "EDSTOPPED": {
                "bit": 16,
                "description": "Write '1' to disable interrupt for event EDSTOPPED"
              },
              "CCAIDLE": {
                "bit": 17,
                "description": "Write '1' to disable interrupt for event CCAIDLE"
              },
              "CCABUSY": {
                "bit": 18,
                "description": "Write '1' to disable interrupt for event CCABUSY"
              },
              "CCASTOPPED": {
                "bit": 19,
                "description": "Write '1' to disable interrupt for event CCASTOPPED"
              },
              "RATEBOOST": {
                "bit": 20,
                "description": "Write '1' to disable interrupt for event RATEBOOST"
              },
              "TXREADY": {
                "bit": 21,
                "description": "Write '1' to disable interrupt for event TXREADY"
              },
              "RXREADY": {
                "bit": 22,
                "description": "Write '1' to disable interrupt for event RXREADY"
              },
              "MHRMATCH": {
                "bit": 23,
                "description": "Write '1' to disable interrupt for event MHRMATCH"
              },
              "PHYEND": {
                "bit": 27,
                "description": "Write '1' to disable interrupt for event PHYEND"
              },
              "CTEPRESENT": {
                "bit": 28,
                "description": "Write '1' to disable interrupt for event CTEPRESENT"
              }
            },
            "CRCSTATUS": {
              "CRCSTATUS": {
                "bit": 0,
                "description": "CRC status of packet received"
              }
            },
            "RXMATCH": {
              "RXMATCH": {
                "bit": 0,
                "description": "Received address",
                "width": 3
              }
            },
            "RXCRC": {
              "RXCRC": {
                "bit": 0,
                "description": "CRC field of previously received packet",
                "width": 24
              }
            },
            "DAI": {
              "DAI": {
                "bit": 0,
                "description": "Device address match index",
                "width": 3
              }
            },
            "PDUSTAT": {
              "PDUSTAT": {
                "bit": 0,
                "description": "Status on payload length vs. PCNF1.MAXLEN"
              },
              "CISTAT": {
                "bit": 1,
                "description": "Status on what rate packet is received with in Long Range",
                "width": 2
              }
            },
            "CTESTATUS": {
              "CTETIME": {
                "bit": 0,
                "description": "CTETime parsed from packet",
                "width": 5
              },
              "RFU": {
                "bit": 5,
                "description": "RFU parsed from packet"
              },
              "CTETYPE": {
                "bit": 6,
                "description": "CTEType parsed from packet",
                "width": 2
              }
            },
            "DFESTATUS": {
              "SWITCHINGSTATE": {
                "bit": 0,
                "description": "Internal state of switching state machine",
                "width": 3
              },
              "SAMPLINGSTATE": {
                "bit": 4,
                "description": "Internal state of sampling state machine"
              }
            },
            "PACKETPTR": {
              "PACKETPTR": {
                "bit": 0,
                "description": "Packet pointer",
                "width": 32
              }
            },
            "FREQUENCY": {
              "FREQUENCY": {
                "bit": 0,
                "description": "Radio channel frequency",
                "width": 7
              },
              "MAP": {
                "bit": 8,
                "description": "Channel map selection."
              }
            },
            "TXPOWER": {
              "TXPOWER": {
                "bit": 0,
                "description": "RADIO output power",
                "width": 8
              }
            },
            "MODE": {
              "MODE": {
                "bit": 0,
                "description": "Radio data rate and modulation setting. The radio supports frequency-shift keying (FSK) modulation.",
                "width": 4
              }
            },
            "PCNF0": {
              "LFLEN": {
                "bit": 0,
                "description": "Length on air of LENGTH field in number of bits.",
                "width": 4
              },
              "S0LEN": {
                "bit": 8,
                "description": "Length on air of S0 field in number of bytes."
              },
              "S1LEN": {
                "bit": 16,
                "description": "Length on air of S1 field in number of bits.",
                "width": 4
              },
              "S1INCL": {
                "bit": 20,
                "description": "Include or exclude S1 field in RAM"
              },
              "CILEN": {
                "bit": 22,
                "description": "Length of code indicator - long range",
                "width": 2
              },
              "PLEN": {
                "bit": 24,
                "description": "Length of preamble on air. Decision point: TASKS_START task",
                "width": 2
              },
              "CRCINC": {
                "bit": 26,
                "description": "Indicates if LENGTH field contains CRC or not"
              },
              "TERMLEN": {
                "bit": 29,
                "description": "Length of TERM field in Long Range operation",
                "width": 2
              }
            },
            "PCNF1": {
              "MAXLEN": {
                "bit": 0,
                "description": "Maximum length of packet payload. If the packet payload is larger than MAXLEN, the radio will truncate the payload to MAXLEN.",
                "width": 8
              },
              "STATLEN": {
                "bit": 8,
                "description": "Static length in number of bytes",
                "width": 8
              },
              "BALEN": {
                "bit": 16,
                "description": "Base address length in number of bytes",
                "width": 3
              },
              "ENDIAN": {
                "bit": 24,
                "description": "On-air endianness of packet, this applies to the S0, LENGTH, S1, and the PAYLOAD fields."
              },
              "WHITEEN": {
                "bit": 25,
                "description": "Enable or disable packet whitening"
              }
            },
            "BASE0": {
              "BASE0": {
                "bit": 0,
                "description": "Base address 0",
                "width": 32
              }
            },
            "BASE1": {
              "BASE1": {
                "bit": 0,
                "description": "Base address 1",
                "width": 32
              }
            },
            "PREFIX0": {
              "AP0": {
                "bit": 0,
                "description": "Address prefix 0.",
                "width": 8
              },
              "AP1": {
                "bit": 8,
                "description": "Address prefix 1.",
                "width": 8
              },
              "AP2": {
                "bit": 16,
                "description": "Address prefix 2.",
                "width": 8
              },
              "AP3": {
                "bit": 24,
                "description": "Address prefix 3.",
                "width": 8
              }
            },
            "PREFIX1": {
              "AP4": {
                "bit": 0,
                "description": "Address prefix 4.",
                "width": 8
              },
              "AP5": {
                "bit": 8,
                "description": "Address prefix 5.",
                "width": 8
              },
              "AP6": {
                "bit": 16,
                "description": "Address prefix 6.",
                "width": 8
              },
              "AP7": {
                "bit": 24,
                "description": "Address prefix 7.",
                "width": 8
              }
            },
            "TXADDRESS": {
              "TXADDRESS": {
                "bit": 0,
                "description": "Transmit address select",
                "width": 3
              }
            },
            "RXADDRESSES": {
              "ADDR0": {
                "bit": 0,
                "description": "Enable or disable reception on logical address 0."
              },
              "ADDR1": {
                "bit": 1,
                "description": "Enable or disable reception on logical address 1."
              },
              "ADDR2": {
                "bit": 2,
                "description": "Enable or disable reception on logical address 2."
              },
              "ADDR3": {
                "bit": 3,
                "description": "Enable or disable reception on logical address 3."
              },
              "ADDR4": {
                "bit": 4,
                "description": "Enable or disable reception on logical address 4."
              },
              "ADDR5": {
                "bit": 5,
                "description": "Enable or disable reception on logical address 5."
              },
              "ADDR6": {
                "bit": 6,
                "description": "Enable or disable reception on logical address 6."
              },
              "ADDR7": {
                "bit": 7,
                "description": "Enable or disable reception on logical address 7."
              }
            },
            "CRCCNF": {
              "LEN": {
                "bit": 0,
                "description": "CRC length in number of bytes.",
                "width": 2
              },
              "SKIPADDR": {
                "bit": 8,
                "description": "Include or exclude packet address field out of CRC calculation.",
                "width": 2
              }
            },
            "CRCPOLY": {
              "CRCPOLY": {
                "bit": 0,
                "description": "CRC polynomial",
                "width": 24
              }
            },
            "CRCINIT": {
              "CRCINIT": {
                "bit": 0,
                "description": "CRC initial value",
                "width": 24
              }
            },
            "TIFS": {
              "TIFS": {
                "bit": 0,
                "description": "Interframe spacing in us",
                "width": 10
              }
            },
            "RSSISAMPLE": {
              "RSSISAMPLE": {
                "bit": 0,
                "description": "RSSI sample",
                "width": 7
              }
            },
            "STATE": {
              "STATE": {
                "bit": 0,
                "description": "Current radio state",
                "width": 4
              }
            },
            "DATAWHITEIV": {
              "DATAWHITEIV": {
                "bit": 0,
                "description": "Data whitening initial value. Bit 6 is hardwired to '1', writing '0' to it has no effect, and it will always be read back and used by the device as '1'.",
                "width": 7
              }
            },
            "BCC": {
              "BCC": {
                "bit": 0,
                "description": "Bit counter compare",
                "width": 32
              }
            },
            "DAB[%s]": {
              "DAB": {
                "bit": 0,
                "description": "Device address base segment n",
                "width": 32
              }
            },
            "DAP[%s]": {
              "DAP": {
                "bit": 0,
                "description": "Device address prefix n",
                "width": 16
              }
            },
            "DACNF": {
              "ENA0": {
                "bit": 0,
                "description": "Enable or disable device address matching using device address 0"
              },
              "ENA1": {
                "bit": 1,
                "description": "Enable or disable device address matching using device address 1"
              },
              "ENA2": {
                "bit": 2,
                "description": "Enable or disable device address matching using device address 2"
              },
              "ENA3": {
                "bit": 3,
                "description": "Enable or disable device address matching using device address 3"
              },
              "ENA4": {
                "bit": 4,
                "description": "Enable or disable device address matching using device address 4"
              },
              "ENA5": {
                "bit": 5,
                "description": "Enable or disable device address matching using device address 5"
              },
              "ENA6": {
                "bit": 6,
                "description": "Enable or disable device address matching using device address 6"
              },
              "ENA7": {
                "bit": 7,
                "description": "Enable or disable device address matching using device address 7"
              },
              "TXADD0": {
                "bit": 8,
                "description": "TxAdd for device address 0"
              },
              "TXADD1": {
                "bit": 9,
                "description": "TxAdd for device address 1"
              },
              "TXADD2": {
                "bit": 10,
                "description": "TxAdd for device address 2"
              },
              "TXADD3": {
                "bit": 11,
                "description": "TxAdd for device address 3"
              },
              "TXADD4": {
                "bit": 12,
                "description": "TxAdd for device address 4"
              },
              "TXADD5": {
                "bit": 13,
                "description": "TxAdd for device address 5"
              },
              "TXADD6": {
                "bit": 14,
                "description": "TxAdd for device address 6"
              },
              "TXADD7": {
                "bit": 15,
                "description": "TxAdd for device address 7"
              }
            },
            "MHRMATCHCONF": {
              "MHRMATCHCONF": {
                "bit": 0,
                "description": "Search pattern configuration",
                "width": 32
              }
            },
            "MHRMATCHMAS": {
              "MHRMATCHMAS": {
                "bit": 0,
                "description": "Pattern mask",
                "width": 32
              }
            },
            "MODECNF0": {
              "RU": {
                "bit": 0,
                "description": "Radio ramp-up time"
              },
              "DTX": {
                "bit": 8,
                "description": "Default TX value",
                "width": 2
              }
            },
            "SFD": {
              "SFD": {
                "bit": 0,
                "description": "IEEE 802.15.4 start of frame delimiter",
                "width": 8
              }
            },
            "EDCNT": {
              "EDCNT": {
                "bit": 0,
                "description": "IEEE 802.15.4 energy detect loop count",
                "width": 21
              }
            },
            "EDSAMPLE": {
              "EDLVL": {
                "bit": 0,
                "description": "IEEE 802.15.4 energy detect level",
                "width": 8
              }
            },
            "CCACTRL": {
              "CCAMODE": {
                "bit": 0,
                "description": "CCA mode of operation",
                "width": 3
              },
              "CCAEDTHRES": {
                "bit": 8,
                "description": "CCA energy busy threshold. Used in all the CCA modes except CarrierMode.",
                "width": 8
              },
              "CCACORRTHRES": {
                "bit": 16,
                "description": "CCA correlator busy threshold. Only relevant to CarrierMode, CarrierAndEdMode, and CarrierOrEdMode.",
                "width": 8
              },
              "CCACORRCNT": {
                "bit": 24,
                "description": "Limit for occurances above CCACORRTHRES. When not equal to zero the corrolator based signal detect is enabled.",
                "width": 8
              }
            },
            "DFEMODE": {
              "DFEOPMODE": {
                "bit": 0,
                "description": "Direction finding operation mode",
                "width": 2
              }
            },
            "CTEINLINECONF": {
              "CTEINLINECTRLEN": {
                "bit": 0,
                "description": "Enable parsing of CTEInfo from received packet in BLE modes"
              },
              "CTEINFOINS1": {
                "bit": 3,
                "description": "CTEInfo is S1 byte or not"
              },
              "CTEERRORHANDLING": {
                "bit": 4,
                "description": "Sampling/switching if CRC is not OK"
              },
              "CTETIMEVALIDRANGE": {
                "bit": 6,
                "description": "Max range of CTETime",
                "width": 2
              },
              "CTEINLINERXMODE1US": {
                "bit": 10,
                "description": "Spacing between samples for the samples in the SWITCHING period when CTEINLINEMODE is set",
                "width": 3
              },
              "CTEINLINERXMODE2US": {
                "bit": 13,
                "description": "Spacing between samples for the samples in the SWITCHING period when CTEINLINEMODE is set",
                "width": 3
              },
              "S0CONF": {
                "bit": 16,
                "description": "S0 bit pattern to match",
                "width": 8
              },
              "S0MASK": {
                "bit": 24,
                "description": "S0 bit mask to set which bit to match",
                "width": 8
              }
            },
            "DFECTRL1": {
              "NUMBEROF8US": {
                "bit": 0,
                "description": "Length of the AoA/AoD procedure in number of 8 us units",
                "width": 6
              },
              "DFEINEXTENSION": {
                "bit": 7,
                "description": "Add CTE extension and do antenna switching/sampling in this extension"
              },
              "TSWITCHSPACING": {
                "bit": 8,
                "description": "Interval between every time the antenna is changed in the SWITCHING state",
                "width": 3
              },
              "TSAMPLESPACINGREF": {
                "bit": 12,
                "description": "Interval between samples in the REFERENCE period",
                "width": 3
              },
              "SAMPLETYPE": {
                "bit": 15,
                "description": "Whether to sample I/Q or magnitude/phase"
              },
              "TSAMPLESPACING": {
                "bit": 16,
                "description": "Interval between samples in the SWITCHING period when CTEINLINECTRLEN is 0",
                "width": 3
              },
              "AGCBACKOFFGAIN": {
                "bit": 24,
                "description": "Gain will be lowered by the specified number of gain steps at the start of CTE",
                "width": 4
              }
            },
            "DFECTRL2": {
              "TSWITCHOFFSET": {
                "bit": 0,
                "description": "Signed value offset after the end of the CRC before starting switching in number of 16M cycles",
                "width": 13
              },
              "TSAMPLEOFFSET": {
                "bit": 16,
                "description": "Signed value offset before starting sampling in number of 16M cycles relative to the beginning of the REFERENCE state - 12 us after switching start",
                "width": 12
              }
            },
            "SWITCHPATTERN": {
              "SWITCHPATTERN": {
                "bit": 0,
                "description": "Fill array of GPIO patterns for antenna control",
                "width": 8
              }
            },
            "CLEARPATTERN": {
              "CLEARPATTERN": {
                "bit": 0,
                "description": "Clears GPIO pattern array for antenna control"
              }
            },
            "DFEGPIO[%s]": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "PORT": {
                "bit": 5,
                "description": "Port number"
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "PTR": {
              "PTR": {
                "bit": 0,
                "description": "Data pointer",
                "width": 32
              }
            },
            "MAXCNT": {
              "MAXCNT": {
                "bit": 0,
                "description": "Maximum number of buffer words to transfer",
                "width": 13
              }
            },
            "AMOUNT": {
              "AMOUNT": {
                "bit": 0,
                "description": "Number of samples transferred in the last transaction",
                "width": 16
              }
            },
            "POWER": {
              "POWER": {
                "bit": 0,
                "description": "Peripheral power control. The peripheral and its registers will be reset to its initial state by switching the peripheral off and then back on again."
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "UART0",
              "base": "0x40002000",
              "irq": 2
            },
            {
              "name": "UARTE0",
              "base": "0x40002000",
              "irq": 2
            }
          ],
          "registers": {
            "TASKS_STARTRX": {
              "offset": "0x00",
              "size": 32,
              "description": "Start UART receiver"
            },
            "TASKS_STOPRX": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop UART receiver"
            },
            "TASKS_STARTTX": {
              "offset": "0x08",
              "size": 32,
              "description": "Start UART transmitter"
            },
            "TASKS_STOPTX": {
              "offset": "0x0C",
              "size": 32,
              "description": "Stop UART transmitter"
            },
            "TASKS_SUSPEND": {
              "offset": "0x1C",
              "size": 32,
              "description": "Suspend UART"
            },
            "EVENTS_CTS": {
              "offset": "0x100",
              "size": 32,
              "description": "CTS is activated (set low). Clear To Send."
            },
            "EVENTS_NCTS": {
              "offset": "0x104",
              "size": 32,
              "description": "CTS is deactivated (set high). Not Clear To Send."
            },
            "EVENTS_RXDRDY": {
              "offset": "0x108",
              "size": 32,
              "description": "Data received in RXD"
            },
            "EVENTS_TXDRDY": {
              "offset": "0x11C",
              "size": 32,
              "description": "Data sent from TXD"
            },
            "EVENTS_ERROR": {
              "offset": "0x124",
              "size": 32,
              "description": "Error detected"
            },
            "EVENTS_RXTO": {
              "offset": "0x144",
              "size": 32,
              "description": "Receiver timeout"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts between local events and tasks"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "ERRORSRC": {
              "offset": "0x480",
              "size": 32,
              "description": "Error source"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable UART"
            },
            "RTS": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin select for RTS"
            },
            "TXD": {
              "offset": "0x51C",
              "size": 32,
              "description": "TXD register"
            },
            "CTS": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin select for CTS"
            },
            "RXD": {
              "offset": "0x518",
              "size": 32,
              "description": "RXD register"
            },
            "BAUDRATE": {
              "offset": "0x524",
              "size": 32,
              "description": "Baud rate. Accuracy depends on the HFCLK source selected."
            },
            "CONFIG": {
              "offset": "0x56C",
              "size": 32,
              "description": "Configuration of parity and hardware flow control"
            }
          },
          "bits": {
            "TASKS_STARTRX": {
              "TASKS_STARTRX": {
                "bit": 0,
                "description": "Start UART receiver"
              }
            },
            "TASKS_STOPRX": {
              "TASKS_STOPRX": {
                "bit": 0,
                "description": "Stop UART receiver"
              }
            },
            "TASKS_STARTTX": {
              "TASKS_STARTTX": {
                "bit": 0,
                "description": "Start UART transmitter"
              }
            },
            "TASKS_STOPTX": {
              "TASKS_STOPTX": {
                "bit": 0,
                "description": "Stop UART transmitter"
              }
            },
            "TASKS_SUSPEND": {
              "TASKS_SUSPEND": {
                "bit": 0,
                "description": "Suspend UART"
              }
            },
            "EVENTS_CTS": {
              "EVENTS_CTS": {
                "bit": 0,
                "description": "CTS is activated (set low). Clear To Send."
              }
            },
            "EVENTS_NCTS": {
              "EVENTS_NCTS": {
                "bit": 0,
                "description": "CTS is deactivated (set high). Not Clear To Send."
              }
            },
            "EVENTS_RXDRDY": {
              "EVENTS_RXDRDY": {
                "bit": 0,
                "description": "Data received in RXD"
              }
            },
            "EVENTS_TXDRDY": {
              "EVENTS_TXDRDY": {
                "bit": 0,
                "description": "Data sent from TXD"
              }
            },
            "EVENTS_ERROR": {
              "EVENTS_ERROR": {
                "bit": 0,
                "description": "Error detected"
              }
            },
            "EVENTS_RXTO": {
              "EVENTS_RXTO": {
                "bit": 0,
                "description": "Receiver timeout"
              }
            },
            "SHORTS": {
              "CTS_STARTRX": {
                "bit": 3,
                "description": "Shortcut between event CTS and task STARTRX"
              },
              "NCTS_STOPRX": {
                "bit": 4,
                "description": "Shortcut between event NCTS and task STOPRX"
              }
            },
            "INTENSET": {
              "CTS": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event CTS"
              },
              "NCTS": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event NCTS"
              },
              "RXDRDY": {
                "bit": 2,
                "description": "Write '1' to enable interrupt for event RXDRDY"
              },
              "TXDRDY": {
                "bit": 7,
                "description": "Write '1' to enable interrupt for event TXDRDY"
              },
              "ERROR": {
                "bit": 9,
                "description": "Write '1' to enable interrupt for event ERROR"
              },
              "RXTO": {
                "bit": 17,
                "description": "Write '1' to enable interrupt for event RXTO"
              }
            },
            "INTENCLR": {
              "CTS": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event CTS"
              },
              "NCTS": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event NCTS"
              },
              "RXDRDY": {
                "bit": 2,
                "description": "Write '1' to disable interrupt for event RXDRDY"
              },
              "TXDRDY": {
                "bit": 7,
                "description": "Write '1' to disable interrupt for event TXDRDY"
              },
              "ERROR": {
                "bit": 9,
                "description": "Write '1' to disable interrupt for event ERROR"
              },
              "RXTO": {
                "bit": 17,
                "description": "Write '1' to disable interrupt for event RXTO"
              }
            },
            "ERRORSRC": {
              "OVERRUN": {
                "bit": 0,
                "description": "Overrun error"
              },
              "PARITY": {
                "bit": 1,
                "description": "Parity error"
              },
              "FRAMING": {
                "bit": 2,
                "description": "Framing error occurred"
              },
              "BREAK": {
                "bit": 3,
                "description": "Break condition"
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable UART",
                "width": 4
              }
            },
            "RTS": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "TXD": {
              "TXD": {
                "bit": 0,
                "description": "TX data to be transferred",
                "width": 8
              }
            },
            "CTS": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "RXD": {
              "RXD": {
                "bit": 0,
                "description": "RX data received in previous transfers, double buffered",
                "width": 8
              }
            },
            "BAUDRATE": {
              "BAUDRATE": {
                "bit": 0,
                "description": "Baud rate",
                "width": 32
              }
            },
            "CONFIG": {
              "HWFC": {
                "bit": 0,
                "description": "Hardware flow control"
              },
              "PARITY": {
                "bit": 1,
                "description": "Parity",
                "width": 3
              },
              "STOP": {
                "bit": 4,
                "description": "Stop bits"
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI1",
              "base": "0x40003000",
              "irq": 3
            },
            {
              "name": "SPIM1",
              "base": "0x40003000",
              "irq": 3
            },
            {
              "name": "SPIS1",
              "base": "0x40003000",
              "irq": 3
            },
            {
              "name": "SPI0",
              "base": "0x40004000",
              "irq": 4
            },
            {
              "name": "SPIM0",
              "base": "0x40004000",
              "irq": 4
            },
            {
              "name": "SPIS0",
              "base": "0x40004000",
              "irq": 4
            }
          ],
          "registers": {
            "EVENTS_READY": {
              "offset": "0x108",
              "size": 32,
              "description": "TXD byte sent and RXD byte received"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable SPI"
            },
            "SCK": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin select for SCK"
            },
            "MOSI": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin select for MOSI signal"
            },
            "MISO": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin select for MISO signal"
            },
            "RXD": {
              "offset": "0x518",
              "size": 32,
              "description": "RXD register"
            },
            "TXD": {
              "offset": "0x51C",
              "size": 32,
              "description": "TXD register"
            },
            "FREQUENCY": {
              "offset": "0x524",
              "size": 32,
              "description": "SPI frequency. Accuracy depends on the HFCLK source selected."
            },
            "CONFIG": {
              "offset": "0x554",
              "size": 32,
              "description": "Configuration register"
            }
          },
          "bits": {
            "EVENTS_READY": {
              "EVENTS_READY": {
                "bit": 0,
                "description": "TXD byte sent and RXD byte received"
              }
            },
            "INTENSET": {
              "READY": {
                "bit": 2,
                "description": "Write '1' to enable interrupt for event READY"
              }
            },
            "INTENCLR": {
              "READY": {
                "bit": 2,
                "description": "Write '1' to disable interrupt for event READY"
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable SPI",
                "width": 4
              }
            },
            "SCK": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "MOSI": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "MISO": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "RXD": {
              "RXD": {
                "bit": 0,
                "description": "RX data received. Double buffered",
                "width": 8
              }
            },
            "TXD": {
              "TXD": {
                "bit": 0,
                "description": "TX data to send. Double buffered",
                "width": 8
              }
            },
            "FREQUENCY": {
              "FREQUENCY": {
                "bit": 0,
                "description": "SPI master data rate",
                "width": 32
              }
            },
            "CONFIG": {
              "ORDER": {
                "bit": 0,
                "description": "Bit order"
              },
              "CPHA": {
                "bit": 1,
                "description": "Serial clock (SCK) phase"
              },
              "CPOL": {
                "bit": 2,
                "description": "Serial clock (SCK) polarity"
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "TWI0",
              "base": "0x40003000",
              "irq": 3
            },
            {
              "name": "TWIM0",
              "base": "0x40003000",
              "irq": 3
            },
            {
              "name": "TWIS0",
              "base": "0x40003000",
              "irq": 3
            }
          ],
          "registers": {
            "TASKS_STARTRX": {
              "offset": "0x00",
              "size": 32,
              "description": "Start TWI receive sequence"
            },
            "TASKS_STARTTX": {
              "offset": "0x08",
              "size": 32,
              "description": "Start TWI transmit sequence"
            },
            "TASKS_STOP": {
              "offset": "0x14",
              "size": 32,
              "description": "Stop TWI transaction"
            },
            "TASKS_SUSPEND": {
              "offset": "0x1C",
              "size": 32,
              "description": "Suspend TWI transaction"
            },
            "TASKS_RESUME": {
              "offset": "0x20",
              "size": 32,
              "description": "Resume TWI transaction"
            },
            "EVENTS_STOPPED": {
              "offset": "0x104",
              "size": 32,
              "description": "TWI stopped"
            },
            "EVENTS_RXDREADY": {
              "offset": "0x108",
              "size": 32,
              "description": "TWI RXD byte received"
            },
            "EVENTS_TXDSENT": {
              "offset": "0x11C",
              "size": 32,
              "description": "TWI TXD byte sent"
            },
            "EVENTS_ERROR": {
              "offset": "0x124",
              "size": 32,
              "description": "TWI error"
            },
            "EVENTS_BB": {
              "offset": "0x138",
              "size": 32,
              "description": "TWI byte boundary, generated before each byte that is sent or received"
            },
            "EVENTS_SUSPENDED": {
              "offset": "0x148",
              "size": 32,
              "description": "TWI entered the suspended state"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts between local events and tasks"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "ERRORSRC": {
              "offset": "0x4C4",
              "size": 32,
              "description": "Error source"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable TWI"
            },
            "SCL": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin select for SCL"
            },
            "SDA": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin select for SDA"
            },
            "RXD": {
              "offset": "0x518",
              "size": 32,
              "description": "RXD register"
            },
            "TXD": {
              "offset": "0x51C",
              "size": 32,
              "description": "TXD register"
            },
            "FREQUENCY": {
              "offset": "0x524",
              "size": 32,
              "description": "TWI frequency. Accuracy depends on the HFCLK source selected."
            },
            "ADDRESS": {
              "offset": "0x588",
              "size": 32,
              "description": "Address used in the TWI transfer"
            }
          },
          "bits": {
            "TASKS_STARTRX": {
              "TASKS_STARTRX": {
                "bit": 0,
                "description": "Start TWI receive sequence"
              }
            },
            "TASKS_STARTTX": {
              "TASKS_STARTTX": {
                "bit": 0,
                "description": "Start TWI transmit sequence"
              }
            },
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Stop TWI transaction"
              }
            },
            "TASKS_SUSPEND": {
              "TASKS_SUSPEND": {
                "bit": 0,
                "description": "Suspend TWI transaction"
              }
            },
            "TASKS_RESUME": {
              "TASKS_RESUME": {
                "bit": 0,
                "description": "Resume TWI transaction"
              }
            },
            "EVENTS_STOPPED": {
              "EVENTS_STOPPED": {
                "bit": 0,
                "description": "TWI stopped"
              }
            },
            "EVENTS_RXDREADY": {
              "EVENTS_RXDREADY": {
                "bit": 0,
                "description": "TWI RXD byte received"
              }
            },
            "EVENTS_TXDSENT": {
              "EVENTS_TXDSENT": {
                "bit": 0,
                "description": "TWI TXD byte sent"
              }
            },
            "EVENTS_ERROR": {
              "EVENTS_ERROR": {
                "bit": 0,
                "description": "TWI error"
              }
            },
            "EVENTS_BB": {
              "EVENTS_BB": {
                "bit": 0,
                "description": "TWI byte boundary, generated before each byte that is sent or received"
              }
            },
            "EVENTS_SUSPENDED": {
              "EVENTS_SUSPENDED": {
                "bit": 0,
                "description": "TWI entered the suspended state"
              }
            },
            "SHORTS": {
              "BB_SUSPEND": {
                "bit": 0,
                "description": "Shortcut between event BB and task SUSPEND"
              },
              "BB_STOP": {
                "bit": 1,
                "description": "Shortcut between event BB and task STOP"
              }
            },
            "INTENSET": {
              "STOPPED": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event STOPPED"
              },
              "RXDREADY": {
                "bit": 2,
                "description": "Write '1' to enable interrupt for event RXDREADY"
              },
              "TXDSENT": {
                "bit": 7,
                "description": "Write '1' to enable interrupt for event TXDSENT"
              },
              "ERROR": {
                "bit": 9,
                "description": "Write '1' to enable interrupt for event ERROR"
              },
              "BB": {
                "bit": 14,
                "description": "Write '1' to enable interrupt for event BB"
              },
              "SUSPENDED": {
                "bit": 18,
                "description": "Write '1' to enable interrupt for event SUSPENDED"
              }
            },
            "INTENCLR": {
              "STOPPED": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event STOPPED"
              },
              "RXDREADY": {
                "bit": 2,
                "description": "Write '1' to disable interrupt for event RXDREADY"
              },
              "TXDSENT": {
                "bit": 7,
                "description": "Write '1' to disable interrupt for event TXDSENT"
              },
              "ERROR": {
                "bit": 9,
                "description": "Write '1' to disable interrupt for event ERROR"
              },
              "BB": {
                "bit": 14,
                "description": "Write '1' to disable interrupt for event BB"
              },
              "SUSPENDED": {
                "bit": 18,
                "description": "Write '1' to disable interrupt for event SUSPENDED"
              }
            },
            "ERRORSRC": {
              "OVERRUN": {
                "bit": 0,
                "description": "Overrun error"
              },
              "ANACK": {
                "bit": 1,
                "description": "NACK received after sending the address (write '1' to clear)"
              },
              "DNACK": {
                "bit": 2,
                "description": "NACK received after sending a data byte (write '1' to clear)"
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable TWI",
                "width": 4
              }
            },
            "SCL": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "SDA": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "RXD": {
              "RXD": {
                "bit": 0,
                "description": "RXD register",
                "width": 8
              }
            },
            "TXD": {
              "TXD": {
                "bit": 0,
                "description": "TXD register",
                "width": 8
              }
            },
            "FREQUENCY": {
              "FREQUENCY": {
                "bit": 0,
                "description": "TWI master clock frequency",
                "width": 32
              }
            },
            "ADDRESS": {
              "ADDRESS": {
                "bit": 0,
                "description": "Address used in the TWI transfer",
                "width": 7
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOTE",
              "base": "0x40006000",
              "irq": 6
            }
          ],
          "registers": {
            "TASKS_OUT[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Description collection: Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is configured in CONFIG[n].POLARITY."
            },
            "TASKS_SET[%s]": {
              "offset": "0x30",
              "size": 32,
              "description": "Description collection: Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it high."
            },
            "TASKS_CLR[%s]": {
              "offset": "0x60",
              "size": 32,
              "description": "Description collection: Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it low."
            },
            "EVENTS_IN[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "Description collection: Event generated from pin specified in CONFIG[n].PSEL"
            },
            "EVENTS_PORT": {
              "offset": "0x17C",
              "size": 32,
              "description": "Event generated from multiple input GPIO pins with SENSE mechanism enabled"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "CONFIG[%s]": {
              "offset": "0x510",
              "size": 32,
              "description": "Description collection: Configuration for OUT[n], SET[n] and CLR[n] tasks and IN[n] event"
            }
          },
          "bits": {
            "TASKS_OUT[%s]": {
              "TASKS_OUT": {
                "bit": 0,
                "description": "Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is configured in CONFIG[n].POLARITY."
              }
            },
            "TASKS_SET[%s]": {
              "TASKS_SET": {
                "bit": 0,
                "description": "Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it high."
              }
            },
            "TASKS_CLR[%s]": {
              "TASKS_CLR": {
                "bit": 0,
                "description": "Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it low."
              }
            },
            "EVENTS_IN[%s]": {
              "EVENTS_IN": {
                "bit": 0,
                "description": "Event generated from pin specified in CONFIG[n].PSEL"
              }
            },
            "EVENTS_PORT": {
              "EVENTS_PORT": {
                "bit": 0,
                "description": "Event generated from multiple input GPIO pins with SENSE mechanism enabled"
              }
            },
            "INTENSET": {
              "IN0": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event IN[0]"
              },
              "IN1": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event IN[1]"
              },
              "IN2": {
                "bit": 2,
                "description": "Write '1' to enable interrupt for event IN[2]"
              },
              "IN3": {
                "bit": 3,
                "description": "Write '1' to enable interrupt for event IN[3]"
              },
              "IN4": {
                "bit": 4,
                "description": "Write '1' to enable interrupt for event IN[4]"
              },
              "IN5": {
                "bit": 5,
                "description": "Write '1' to enable interrupt for event IN[5]"
              },
              "IN6": {
                "bit": 6,
                "description": "Write '1' to enable interrupt for event IN[6]"
              },
              "IN7": {
                "bit": 7,
                "description": "Write '1' to enable interrupt for event IN[7]"
              },
              "PORT": {
                "bit": 31,
                "description": "Write '1' to enable interrupt for event PORT"
              }
            },
            "INTENCLR": {
              "IN0": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event IN[0]"
              },
              "IN1": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event IN[1]"
              },
              "IN2": {
                "bit": 2,
                "description": "Write '1' to disable interrupt for event IN[2]"
              },
              "IN3": {
                "bit": 3,
                "description": "Write '1' to disable interrupt for event IN[3]"
              },
              "IN4": {
                "bit": 4,
                "description": "Write '1' to disable interrupt for event IN[4]"
              },
              "IN5": {
                "bit": 5,
                "description": "Write '1' to disable interrupt for event IN[5]"
              },
              "IN6": {
                "bit": 6,
                "description": "Write '1' to disable interrupt for event IN[6]"
              },
              "IN7": {
                "bit": 7,
                "description": "Write '1' to disable interrupt for event IN[7]"
              },
              "PORT": {
                "bit": 31,
                "description": "Write '1' to disable interrupt for event PORT"
              }
            },
            "CONFIG[%s]": {
              "MODE": {
                "bit": 0,
                "description": "Mode",
                "width": 2
              },
              "PSEL": {
                "bit": 8,
                "description": "GPIO number associated with SET[n], CLR[n] and OUT[n] tasks and IN[n] event",
                "width": 5
              },
              "POLARITY": {
                "bit": 16,
                "description": "When In task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Operation on input that shall trigger IN[n] event.",
                "width": 2
              },
              "OUTINIT": {
                "bit": 20,
                "description": "When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect."
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "SAADC",
              "base": "0x40007000",
              "irq": 7
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start the ADC and prepare the result buffer in RAM"
            },
            "TASKS_SAMPLE": {
              "offset": "0x04",
              "size": 32,
              "description": "Take one ADC sample, if scan is enabled all channels are sampled"
            },
            "TASKS_STOP": {
              "offset": "0x08",
              "size": 32,
              "description": "Stop the ADC and terminate any on-going conversion"
            },
            "TASKS_CALIBRATEOFFSET": {
              "offset": "0x0C",
              "size": 32,
              "description": "Starts offset auto-calibration"
            },
            "EVENTS_STARTED": {
              "offset": "0x100",
              "size": 32,
              "description": "The ADC has started"
            },
            "EVENTS_END": {
              "offset": "0x104",
              "size": 32,
              "description": "The ADC has filled up the Result buffer"
            },
            "EVENTS_DONE": {
              "offset": "0x108",
              "size": 32,
              "description": "A conversion task has been completed. Depending on the mode, multiple conversions might be needed for a result to be transferred to RAM."
            },
            "EVENTS_RESULTDONE": {
              "offset": "0x10C",
              "size": 32,
              "description": "A result is ready to get transferred to RAM."
            },
            "EVENTS_CALIBRATEDONE": {
              "offset": "0x110",
              "size": 32,
              "description": "Calibration is complete"
            },
            "EVENTS_STOPPED": {
              "offset": "0x114",
              "size": 32,
              "description": "The ADC has stopped"
            },
            "LIMITH": {
              "offset": "0x00",
              "size": 32,
              "description": "Description cluster: Last results is equal or above CH[n].LIMIT.HIGH"
            },
            "LIMITL": {
              "offset": "0x04",
              "size": 32,
              "description": "Description cluster: Last results is equal or below CH[n].LIMIT.LOW"
            },
            "INTEN": {
              "offset": "0x300",
              "size": 32,
              "description": "Enable or disable interrupt"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "STATUS": {
              "offset": "0x400",
              "size": 32,
              "description": "Status"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable or disable ADC"
            },
            "PSELP": {
              "offset": "0x00",
              "size": 32,
              "description": "Description cluster: Input positive pin selection for CH[n]"
            },
            "PSELN": {
              "offset": "0x04",
              "size": 32,
              "description": "Description cluster: Input negative pin selection for CH[n]"
            },
            "CONFIG": {
              "offset": "0x08",
              "size": 32,
              "description": "Description cluster: Input configuration for CH[n]"
            },
            "LIMIT": {
              "offset": "0x0C",
              "size": 32,
              "description": "Description cluster: High/low limits for event monitoring a channel"
            },
            "RESOLUTION": {
              "offset": "0x5F0",
              "size": 32,
              "description": "Resolution configuration"
            },
            "OVERSAMPLE": {
              "offset": "0x5F4",
              "size": 32,
              "description": "Oversampling configuration. OVERSAMPLE should not be combined with SCAN. The RESOLUTION is applied before averaging, thus for high OVERSAMPLE a higher RESOLUTION should be used."
            },
            "SAMPLERATE": {
              "offset": "0x5F8",
              "size": 32,
              "description": "Controls normal or continuous sample rate"
            },
            "PTR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data pointer"
            },
            "MAXCNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Maximum number of buffer words to transfer"
            },
            "AMOUNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Number of buffer words transferred since last START"
            }
          },
          "bits": {
            "TASKS_START": {
              "TASKS_START": {
                "bit": 0,
                "description": "Start the ADC and prepare the result buffer in RAM"
              }
            },
            "TASKS_SAMPLE": {
              "TASKS_SAMPLE": {
                "bit": 0,
                "description": "Take one ADC sample, if scan is enabled all channels are sampled"
              }
            },
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Stop the ADC and terminate any on-going conversion"
              }
            },
            "TASKS_CALIBRATEOFFSET": {
              "TASKS_CALIBRATEOFFSET": {
                "bit": 0,
                "description": "Starts offset auto-calibration"
              }
            },
            "EVENTS_STARTED": {
              "EVENTS_STARTED": {
                "bit": 0,
                "description": "The ADC has started"
              }
            },
            "EVENTS_END": {
              "EVENTS_END": {
                "bit": 0,
                "description": "The ADC has filled up the Result buffer"
              }
            },
            "EVENTS_DONE": {
              "EVENTS_DONE": {
                "bit": 0,
                "description": "A conversion task has been completed. Depending on the mode, multiple conversions might be needed for a result to be transferred to RAM."
              }
            },
            "EVENTS_RESULTDONE": {
              "EVENTS_RESULTDONE": {
                "bit": 0,
                "description": "A result is ready to get transferred to RAM."
              }
            },
            "EVENTS_CALIBRATEDONE": {
              "EVENTS_CALIBRATEDONE": {
                "bit": 0,
                "description": "Calibration is complete"
              }
            },
            "EVENTS_STOPPED": {
              "EVENTS_STOPPED": {
                "bit": 0,
                "description": "The ADC has stopped"
              }
            },
            "LIMITH": {
              "LIMITH": {
                "bit": 0,
                "description": "Last results is equal or above CH[n].LIMIT.HIGH"
              }
            },
            "LIMITL": {
              "LIMITL": {
                "bit": 0,
                "description": "Last results is equal or below CH[n].LIMIT.LOW"
              }
            },
            "INTEN": {
              "STARTED": {
                "bit": 0,
                "description": "Enable or disable interrupt for event STARTED"
              },
              "END": {
                "bit": 1,
                "description": "Enable or disable interrupt for event END"
              },
              "DONE": {
                "bit": 2,
                "description": "Enable or disable interrupt for event DONE"
              },
              "RESULTDONE": {
                "bit": 3,
                "description": "Enable or disable interrupt for event RESULTDONE"
              },
              "CALIBRATEDONE": {
                "bit": 4,
                "description": "Enable or disable interrupt for event CALIBRATEDONE"
              },
              "STOPPED": {
                "bit": 5,
                "description": "Enable or disable interrupt for event STOPPED"
              },
              "CH0LIMITH": {
                "bit": 6,
                "description": "Enable or disable interrupt for event CH0LIMITH"
              },
              "CH0LIMITL": {
                "bit": 7,
                "description": "Enable or disable interrupt for event CH0LIMITL"
              },
              "CH1LIMITH": {
                "bit": 8,
                "description": "Enable or disable interrupt for event CH1LIMITH"
              },
              "CH1LIMITL": {
                "bit": 9,
                "description": "Enable or disable interrupt for event CH1LIMITL"
              },
              "CH2LIMITH": {
                "bit": 10,
                "description": "Enable or disable interrupt for event CH2LIMITH"
              },
              "CH2LIMITL": {
                "bit": 11,
                "description": "Enable or disable interrupt for event CH2LIMITL"
              },
              "CH3LIMITH": {
                "bit": 12,
                "description": "Enable or disable interrupt for event CH3LIMITH"
              },
              "CH3LIMITL": {
                "bit": 13,
                "description": "Enable or disable interrupt for event CH3LIMITL"
              },
              "CH4LIMITH": {
                "bit": 14,
                "description": "Enable or disable interrupt for event CH4LIMITH"
              },
              "CH4LIMITL": {
                "bit": 15,
                "description": "Enable or disable interrupt for event CH4LIMITL"
              },
              "CH5LIMITH": {
                "bit": 16,
                "description": "Enable or disable interrupt for event CH5LIMITH"
              },
              "CH5LIMITL": {
                "bit": 17,
                "description": "Enable or disable interrupt for event CH5LIMITL"
              },
              "CH6LIMITH": {
                "bit": 18,
                "description": "Enable or disable interrupt for event CH6LIMITH"
              },
              "CH6LIMITL": {
                "bit": 19,
                "description": "Enable or disable interrupt for event CH6LIMITL"
              },
              "CH7LIMITH": {
                "bit": 20,
                "description": "Enable or disable interrupt for event CH7LIMITH"
              },
              "CH7LIMITL": {
                "bit": 21,
                "description": "Enable or disable interrupt for event CH7LIMITL"
              }
            },
            "INTENSET": {
              "STARTED": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event STARTED"
              },
              "END": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event END"
              },
              "DONE": {
                "bit": 2,
                "description": "Write '1' to enable interrupt for event DONE"
              },
              "RESULTDONE": {
                "bit": 3,
                "description": "Write '1' to enable interrupt for event RESULTDONE"
              },
              "CALIBRATEDONE": {
                "bit": 4,
                "description": "Write '1' to enable interrupt for event CALIBRATEDONE"
              },
              "STOPPED": {
                "bit": 5,
                "description": "Write '1' to enable interrupt for event STOPPED"
              },
              "CH0LIMITH": {
                "bit": 6,
                "description": "Write '1' to enable interrupt for event CH0LIMITH"
              },
              "CH0LIMITL": {
                "bit": 7,
                "description": "Write '1' to enable interrupt for event CH0LIMITL"
              },
              "CH1LIMITH": {
                "bit": 8,
                "description": "Write '1' to enable interrupt for event CH1LIMITH"
              },
              "CH1LIMITL": {
                "bit": 9,
                "description": "Write '1' to enable interrupt for event CH1LIMITL"
              },
              "CH2LIMITH": {
                "bit": 10,
                "description": "Write '1' to enable interrupt for event CH2LIMITH"
              },
              "CH2LIMITL": {
                "bit": 11,
                "description": "Write '1' to enable interrupt for event CH2LIMITL"
              },
              "CH3LIMITH": {
                "bit": 12,
                "description": "Write '1' to enable interrupt for event CH3LIMITH"
              },
              "CH3LIMITL": {
                "bit": 13,
                "description": "Write '1' to enable interrupt for event CH3LIMITL"
              },
              "CH4LIMITH": {
                "bit": 14,
                "description": "Write '1' to enable interrupt for event CH4LIMITH"
              },
              "CH4LIMITL": {
                "bit": 15,
                "description": "Write '1' to enable interrupt for event CH4LIMITL"
              },
              "CH5LIMITH": {
                "bit": 16,
                "description": "Write '1' to enable interrupt for event CH5LIMITH"
              },
              "CH5LIMITL": {
                "bit": 17,
                "description": "Write '1' to enable interrupt for event CH5LIMITL"
              },
              "CH6LIMITH": {
                "bit": 18,
                "description": "Write '1' to enable interrupt for event CH6LIMITH"
              },
              "CH6LIMITL": {
                "bit": 19,
                "description": "Write '1' to enable interrupt for event CH6LIMITL"
              },
              "CH7LIMITH": {
                "bit": 20,
                "description": "Write '1' to enable interrupt for event CH7LIMITH"
              },
              "CH7LIMITL": {
                "bit": 21,
                "description": "Write '1' to enable interrupt for event CH7LIMITL"
              }
            },
            "INTENCLR": {
              "STARTED": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event STARTED"
              },
              "END": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event END"
              },
              "DONE": {
                "bit": 2,
                "description": "Write '1' to disable interrupt for event DONE"
              },
              "RESULTDONE": {
                "bit": 3,
                "description": "Write '1' to disable interrupt for event RESULTDONE"
              },
              "CALIBRATEDONE": {
                "bit": 4,
                "description": "Write '1' to disable interrupt for event CALIBRATEDONE"
              },
              "STOPPED": {
                "bit": 5,
                "description": "Write '1' to disable interrupt for event STOPPED"
              },
              "CH0LIMITH": {
                "bit": 6,
                "description": "Write '1' to disable interrupt for event CH0LIMITH"
              },
              "CH0LIMITL": {
                "bit": 7,
                "description": "Write '1' to disable interrupt for event CH0LIMITL"
              },
              "CH1LIMITH": {
                "bit": 8,
                "description": "Write '1' to disable interrupt for event CH1LIMITH"
              },
              "CH1LIMITL": {
                "bit": 9,
                "description": "Write '1' to disable interrupt for event CH1LIMITL"
              },
              "CH2LIMITH": {
                "bit": 10,
                "description": "Write '1' to disable interrupt for event CH2LIMITH"
              },
              "CH2LIMITL": {
                "bit": 11,
                "description": "Write '1' to disable interrupt for event CH2LIMITL"
              },
              "CH3LIMITH": {
                "bit": 12,
                "description": "Write '1' to disable interrupt for event CH3LIMITH"
              },
              "CH3LIMITL": {
                "bit": 13,
                "description": "Write '1' to disable interrupt for event CH3LIMITL"
              },
              "CH4LIMITH": {
                "bit": 14,
                "description": "Write '1' to disable interrupt for event CH4LIMITH"
              },
              "CH4LIMITL": {
                "bit": 15,
                "description": "Write '1' to disable interrupt for event CH4LIMITL"
              },
              "CH5LIMITH": {
                "bit": 16,
                "description": "Write '1' to disable interrupt for event CH5LIMITH"
              },
              "CH5LIMITL": {
                "bit": 17,
                "description": "Write '1' to disable interrupt for event CH5LIMITL"
              },
              "CH6LIMITH": {
                "bit": 18,
                "description": "Write '1' to disable interrupt for event CH6LIMITH"
              },
              "CH6LIMITL": {
                "bit": 19,
                "description": "Write '1' to disable interrupt for event CH6LIMITL"
              },
              "CH7LIMITH": {
                "bit": 20,
                "description": "Write '1' to disable interrupt for event CH7LIMITH"
              },
              "CH7LIMITL": {
                "bit": 21,
                "description": "Write '1' to disable interrupt for event CH7LIMITL"
              }
            },
            "STATUS": {
              "STATUS": {
                "bit": 0,
                "description": "Status"
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable ADC"
              }
            },
            "PSELP": {
              "PSELP": {
                "bit": 0,
                "description": "Analog positive input channel",
                "width": 5
              }
            },
            "PSELN": {
              "PSELN": {
                "bit": 0,
                "description": "Analog negative input, enables differential channel",
                "width": 5
              }
            },
            "CONFIG": {
              "RESP": {
                "bit": 0,
                "description": "Positive channel resistor control",
                "width": 2
              },
              "RESN": {
                "bit": 4,
                "description": "Negative channel resistor control",
                "width": 2
              },
              "GAIN": {
                "bit": 8,
                "description": "Gain control",
                "width": 3
              },
              "REFSEL": {
                "bit": 12,
                "description": "Reference control"
              },
              "TACQ": {
                "bit": 16,
                "description": "Acquisition time, the time the ADC uses to sample the input voltage",
                "width": 3
              },
              "MODE": {
                "bit": 20,
                "description": "Enable differential mode"
              },
              "BURST": {
                "bit": 24,
                "description": "Enable burst mode"
              }
            },
            "LIMIT": {
              "LOW": {
                "bit": 0,
                "description": "Low level limit",
                "width": 16
              },
              "HIGH": {
                "bit": 16,
                "description": "High level limit",
                "width": 16
              }
            },
            "RESOLUTION": {
              "VAL": {
                "bit": 0,
                "description": "Set the resolution",
                "width": 3
              }
            },
            "OVERSAMPLE": {
              "OVERSAMPLE": {
                "bit": 0,
                "description": "Oversample control",
                "width": 4
              }
            },
            "SAMPLERATE": {
              "CC": {
                "bit": 0,
                "description": "Capture and compare value. Sample rate is 16 MHz/CC",
                "width": 11
              },
              "MODE": {
                "bit": 12,
                "description": "Select mode for sample rate control"
              }
            },
            "PTR": {
              "PTR": {
                "bit": 0,
                "description": "Data pointer",
                "width": 32
              }
            },
            "MAXCNT": {
              "MAXCNT": {
                "bit": 0,
                "description": "Maximum number of buffer words to transfer",
                "width": 15
              }
            },
            "AMOUNT": {
              "AMOUNT": {
                "bit": 0,
                "description": "Number of buffer words transferred since last START. This register can be read after an END or STOPPED event.",
                "width": 15
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TIMER0",
              "base": "0x40008000",
              "irq": 8
            },
            {
              "name": "TIMER1",
              "base": "0x40009000",
              "irq": 9
            },
            {
              "name": "TIMER2",
              "base": "0x4000A000",
              "irq": 10
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start Timer"
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop Timer"
            },
            "TASKS_COUNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Increment Timer (Counter mode only)"
            },
            "TASKS_CLEAR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clear time"
            },
            "TASKS_SHUTDOWN": {
              "offset": "0x10",
              "size": 32,
              "description": "Deprecated register - Shut down timer"
            },
            "TASKS_CAPTURE[%s]": {
              "offset": "0x40",
              "size": 32,
              "description": "Description collection: Capture Timer value to CC[n] register"
            },
            "EVENTS_COMPARE[%s]": {
              "offset": "0x140",
              "size": 32,
              "description": "Description collection: Compare event on CC[n] match"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts between local events and tasks"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "MODE": {
              "offset": "0x504",
              "size": 32,
              "description": "Timer mode selection"
            },
            "BITMODE": {
              "offset": "0x508",
              "size": 32,
              "description": "Configure the number of bits used by the TIMER"
            },
            "PRESCALER": {
              "offset": "0x510",
              "size": 32,
              "description": "Timer prescaler register"
            },
            "CC[%s]": {
              "offset": "0x540",
              "size": 32,
              "description": "Description collection: Capture/Compare register n"
            }
          },
          "bits": {
            "TASKS_START": {
              "TASKS_START": {
                "bit": 0,
                "description": "Start Timer"
              }
            },
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Stop Timer"
              }
            },
            "TASKS_COUNT": {
              "TASKS_COUNT": {
                "bit": 0,
                "description": "Increment Timer (Counter mode only)"
              }
            },
            "TASKS_CLEAR": {
              "TASKS_CLEAR": {
                "bit": 0,
                "description": "Clear time"
              }
            },
            "TASKS_SHUTDOWN": {
              "TASKS_SHUTDOWN": {
                "bit": 0,
                "description": "Deprecated field -  Shut down timer"
              }
            },
            "TASKS_CAPTURE[%s]": {
              "TASKS_CAPTURE": {
                "bit": 0,
                "description": "Capture Timer value to CC[n] register"
              }
            },
            "EVENTS_COMPARE[%s]": {
              "EVENTS_COMPARE": {
                "bit": 0,
                "description": "Compare event on CC[n] match"
              }
            },
            "SHORTS": {
              "COMPARE0_CLEAR": {
                "bit": 0,
                "description": "Shortcut between event COMPARE[0] and task CLEAR"
              },
              "COMPARE1_CLEAR": {
                "bit": 1,
                "description": "Shortcut between event COMPARE[1] and task CLEAR"
              },
              "COMPARE2_CLEAR": {
                "bit": 2,
                "description": "Shortcut between event COMPARE[2] and task CLEAR"
              },
              "COMPARE3_CLEAR": {
                "bit": 3,
                "description": "Shortcut between event COMPARE[3] and task CLEAR"
              },
              "COMPARE4_CLEAR": {
                "bit": 4,
                "description": "Shortcut between event COMPARE[4] and task CLEAR"
              },
              "COMPARE5_CLEAR": {
                "bit": 5,
                "description": "Shortcut between event COMPARE[5] and task CLEAR"
              },
              "COMPARE0_STOP": {
                "bit": 8,
                "description": "Shortcut between event COMPARE[0] and task STOP"
              },
              "COMPARE1_STOP": {
                "bit": 9,
                "description": "Shortcut between event COMPARE[1] and task STOP"
              },
              "COMPARE2_STOP": {
                "bit": 10,
                "description": "Shortcut between event COMPARE[2] and task STOP"
              },
              "COMPARE3_STOP": {
                "bit": 11,
                "description": "Shortcut between event COMPARE[3] and task STOP"
              },
              "COMPARE4_STOP": {
                "bit": 12,
                "description": "Shortcut between event COMPARE[4] and task STOP"
              },
              "COMPARE5_STOP": {
                "bit": 13,
                "description": "Shortcut between event COMPARE[5] and task STOP"
              }
            },
            "INTENSET": {
              "COMPARE0": {
                "bit": 16,
                "description": "Write '1' to enable interrupt for event COMPARE[0]"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Write '1' to enable interrupt for event COMPARE[1]"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Write '1' to enable interrupt for event COMPARE[2]"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Write '1' to enable interrupt for event COMPARE[3]"
              },
              "COMPARE4": {
                "bit": 20,
                "description": "Write '1' to enable interrupt for event COMPARE[4]"
              },
              "COMPARE5": {
                "bit": 21,
                "description": "Write '1' to enable interrupt for event COMPARE[5]"
              }
            },
            "INTENCLR": {
              "COMPARE0": {
                "bit": 16,
                "description": "Write '1' to disable interrupt for event COMPARE[0]"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Write '1' to disable interrupt for event COMPARE[1]"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Write '1' to disable interrupt for event COMPARE[2]"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Write '1' to disable interrupt for event COMPARE[3]"
              },
              "COMPARE4": {
                "bit": 20,
                "description": "Write '1' to disable interrupt for event COMPARE[4]"
              },
              "COMPARE5": {
                "bit": 21,
                "description": "Write '1' to disable interrupt for event COMPARE[5]"
              }
            },
            "MODE": {
              "MODE": {
                "bit": 0,
                "description": "Timer mode",
                "width": 2
              }
            },
            "BITMODE": {
              "BITMODE": {
                "bit": 0,
                "description": "Timer bit width",
                "width": 2
              }
            },
            "PRESCALER": {
              "PRESCALER": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 4
              }
            },
            "CC[%s]": {
              "CC": {
                "bit": 0,
                "description": "Capture/Compare value",
                "width": 32
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC0",
              "base": "0x4000B000",
              "irq": 11
            },
            {
              "name": "RTC1",
              "base": "0x40011000",
              "irq": 17
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start RTC COUNTER"
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop RTC COUNTER"
            },
            "TASKS_CLEAR": {
              "offset": "0x08",
              "size": 32,
              "description": "Clear RTC COUNTER"
            },
            "TASKS_TRIGOVRFLW": {
              "offset": "0x0C",
              "size": 32,
              "description": "Set COUNTER to 0xFFFFF0"
            },
            "EVENTS_TICK": {
              "offset": "0x100",
              "size": 32,
              "description": "Event on COUNTER increment"
            },
            "EVENTS_OVRFLW": {
              "offset": "0x104",
              "size": 32,
              "description": "Event on COUNTER overflow"
            },
            "EVENTS_COMPARE[%s]": {
              "offset": "0x140",
              "size": 32,
              "description": "Description collection: Compare event on CC[n] match"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "EVTEN": {
              "offset": "0x340",
              "size": 32,
              "description": "Enable or disable event routing"
            },
            "EVTENSET": {
              "offset": "0x344",
              "size": 32,
              "description": "Enable event routing"
            },
            "EVTENCLR": {
              "offset": "0x348",
              "size": 32,
              "description": "Disable event routing"
            },
            "COUNTER": {
              "offset": "0x504",
              "size": 32,
              "description": "Current COUNTER value"
            },
            "PRESCALER": {
              "offset": "0x508",
              "size": 32,
              "description": "12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)).Must be written when RTC is stopped"
            },
            "CC[%s]": {
              "offset": "0x540",
              "size": 32,
              "description": "Description collection: Compare register n"
            }
          },
          "bits": {
            "TASKS_START": {
              "TASKS_START": {
                "bit": 0,
                "description": "Start RTC COUNTER"
              }
            },
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Stop RTC COUNTER"
              }
            },
            "TASKS_CLEAR": {
              "TASKS_CLEAR": {
                "bit": 0,
                "description": "Clear RTC COUNTER"
              }
            },
            "TASKS_TRIGOVRFLW": {
              "TASKS_TRIGOVRFLW": {
                "bit": 0,
                "description": "Set COUNTER to 0xFFFFF0"
              }
            },
            "EVENTS_TICK": {
              "EVENTS_TICK": {
                "bit": 0,
                "description": "Event on COUNTER increment"
              }
            },
            "EVENTS_OVRFLW": {
              "EVENTS_OVRFLW": {
                "bit": 0,
                "description": "Event on COUNTER overflow"
              }
            },
            "EVENTS_COMPARE[%s]": {
              "EVENTS_COMPARE": {
                "bit": 0,
                "description": "Compare event on CC[n] match"
              }
            },
            "INTENSET": {
              "TICK": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event TICK"
              },
              "OVRFLW": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event OVRFLW"
              },
              "COMPARE0": {
                "bit": 16,
                "description": "Write '1' to enable interrupt for event COMPARE[0]"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Write '1' to enable interrupt for event COMPARE[1]"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Write '1' to enable interrupt for event COMPARE[2]"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Write '1' to enable interrupt for event COMPARE[3]"
              }
            },
            "INTENCLR": {
              "TICK": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event TICK"
              },
              "OVRFLW": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event OVRFLW"
              },
              "COMPARE0": {
                "bit": 16,
                "description": "Write '1' to disable interrupt for event COMPARE[0]"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Write '1' to disable interrupt for event COMPARE[1]"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Write '1' to disable interrupt for event COMPARE[2]"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Write '1' to disable interrupt for event COMPARE[3]"
              }
            },
            "EVTEN": {
              "TICK": {
                "bit": 0,
                "description": "Enable or disable event routing for event TICK"
              },
              "OVRFLW": {
                "bit": 1,
                "description": "Enable or disable event routing for event OVRFLW"
              },
              "COMPARE0": {
                "bit": 16,
                "description": "Enable or disable event routing for event COMPARE[0]"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Enable or disable event routing for event COMPARE[1]"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Enable or disable event routing for event COMPARE[2]"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Enable or disable event routing for event COMPARE[3]"
              }
            },
            "EVTENSET": {
              "TICK": {
                "bit": 0,
                "description": "Write '1' to enable event routing for event TICK"
              },
              "OVRFLW": {
                "bit": 1,
                "description": "Write '1' to enable event routing for event OVRFLW"
              },
              "COMPARE0": {
                "bit": 16,
                "description": "Write '1' to enable event routing for event COMPARE[0]"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Write '1' to enable event routing for event COMPARE[1]"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Write '1' to enable event routing for event COMPARE[2]"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Write '1' to enable event routing for event COMPARE[3]"
              }
            },
            "EVTENCLR": {
              "TICK": {
                "bit": 0,
                "description": "Write '1' to disable event routing for event TICK"
              },
              "OVRFLW": {
                "bit": 1,
                "description": "Write '1' to disable event routing for event OVRFLW"
              },
              "COMPARE0": {
                "bit": 16,
                "description": "Write '1' to disable event routing for event COMPARE[0]"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Write '1' to disable event routing for event COMPARE[1]"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Write '1' to disable event routing for event COMPARE[2]"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Write '1' to disable event routing for event COMPARE[3]"
              }
            },
            "COUNTER": {
              "COUNTER": {
                "bit": 0,
                "description": "Counter value",
                "width": 24
              }
            },
            "PRESCALER": {
              "PRESCALER": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 12
              }
            },
            "CC[%s]": {
              "COMPARE": {
                "bit": 0,
                "description": "Compare value",
                "width": 24
              }
            }
          }
        },
        "TEMP": {
          "instances": [
            {
              "name": "TEMP",
              "base": "0x4000C000",
              "irq": 12
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start temperature measurement"
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop temperature measurement"
            },
            "EVENTS_DATARDY": {
              "offset": "0x100",
              "size": 32,
              "description": "Temperature measurement complete, data ready"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "TEMP": {
              "offset": "0x508",
              "size": 32,
              "description": "Temperature in degC (0.25deg steps)"
            },
            "A0": {
              "offset": "0x520",
              "size": 32,
              "description": "Slope of 1st piece wise linear function"
            },
            "A1": {
              "offset": "0x524",
              "size": 32,
              "description": "Slope of 2nd piece wise linear function"
            },
            "A2": {
              "offset": "0x528",
              "size": 32,
              "description": "Slope of 3rd piece wise linear function"
            },
            "A3": {
              "offset": "0x52C",
              "size": 32,
              "description": "Slope of 4th piece wise linear function"
            },
            "A4": {
              "offset": "0x530",
              "size": 32,
              "description": "Slope of 5th piece wise linear function"
            },
            "A5": {
              "offset": "0x534",
              "size": 32,
              "description": "Slope of 6th piece wise linear function"
            },
            "B0": {
              "offset": "0x540",
              "size": 32,
              "description": "y-intercept of 1st piece wise linear function"
            },
            "B1": {
              "offset": "0x544",
              "size": 32,
              "description": "y-intercept of 2nd piece wise linear function"
            },
            "B2": {
              "offset": "0x548",
              "size": 32,
              "description": "y-intercept of 3rd piece wise linear function"
            },
            "B3": {
              "offset": "0x54C",
              "size": 32,
              "description": "y-intercept of 4th piece wise linear function"
            },
            "B4": {
              "offset": "0x550",
              "size": 32,
              "description": "y-intercept of 5th piece wise linear function"
            },
            "B5": {
              "offset": "0x554",
              "size": 32,
              "description": "y-intercept of 6th piece wise linear function"
            },
            "T0": {
              "offset": "0x560",
              "size": 32,
              "description": "End point of 1st piece wise linear function"
            },
            "T1": {
              "offset": "0x564",
              "size": 32,
              "description": "End point of 2nd piece wise linear function"
            },
            "T2": {
              "offset": "0x568",
              "size": 32,
              "description": "End point of 3rd piece wise linear function"
            },
            "T3": {
              "offset": "0x56C",
              "size": 32,
              "description": "End point of 4th piece wise linear function"
            },
            "T4": {
              "offset": "0x570",
              "size": 32,
              "description": "End point of 5th piece wise linear function"
            }
          },
          "bits": {
            "TASKS_START": {
              "TASKS_START": {
                "bit": 0,
                "description": "Start temperature measurement"
              }
            },
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Stop temperature measurement"
              }
            },
            "EVENTS_DATARDY": {
              "EVENTS_DATARDY": {
                "bit": 0,
                "description": "Temperature measurement complete, data ready"
              }
            },
            "INTENSET": {
              "DATARDY": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event DATARDY"
              }
            },
            "INTENCLR": {
              "DATARDY": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event DATARDY"
              }
            },
            "TEMP": {
              "TEMP": {
                "bit": 0,
                "description": "Temperature in degC (0.25deg steps)",
                "width": 32
              }
            },
            "A0": {
              "A0": {
                "bit": 0,
                "description": "Slope of 1st piece wise linear function",
                "width": 12
              }
            },
            "A1": {
              "A1": {
                "bit": 0,
                "description": "Slope of 2nd piece wise linear function",
                "width": 12
              }
            },
            "A2": {
              "A2": {
                "bit": 0,
                "description": "Slope of 3rd piece wise linear function",
                "width": 12
              }
            },
            "A3": {
              "A3": {
                "bit": 0,
                "description": "Slope of 4th piece wise linear function",
                "width": 12
              }
            },
            "A4": {
              "A4": {
                "bit": 0,
                "description": "Slope of 5th piece wise linear function",
                "width": 12
              }
            },
            "A5": {
              "A5": {
                "bit": 0,
                "description": "Slope of 6th piece wise linear function",
                "width": 12
              }
            },
            "B0": {
              "B0": {
                "bit": 0,
                "description": "y-intercept of 1st piece wise linear function",
                "width": 14
              }
            },
            "B1": {
              "B1": {
                "bit": 0,
                "description": "y-intercept of 2nd piece wise linear function",
                "width": 14
              }
            },
            "B2": {
              "B2": {
                "bit": 0,
                "description": "y-intercept of 3rd piece wise linear function",
                "width": 14
              }
            },
            "B3": {
              "B3": {
                "bit": 0,
                "description": "y-intercept of 4th piece wise linear function",
                "width": 14
              }
            },
            "B4": {
              "B4": {
                "bit": 0,
                "description": "y-intercept of 5th piece wise linear function",
                "width": 14
              }
            },
            "B5": {
              "B5": {
                "bit": 0,
                "description": "y-intercept of 6th piece wise linear function",
                "width": 14
              }
            },
            "T0": {
              "T0": {
                "bit": 0,
                "description": "End point of 1st piece wise linear function",
                "width": 8
              }
            },
            "T1": {
              "T1": {
                "bit": 0,
                "description": "End point of 2nd piece wise linear function",
                "width": 8
              }
            },
            "T2": {
              "T2": {
                "bit": 0,
                "description": "End point of 3rd piece wise linear function",
                "width": 8
              }
            },
            "T3": {
              "T3": {
                "bit": 0,
                "description": "End point of 4th piece wise linear function",
                "width": 8
              }
            },
            "T4": {
              "T4": {
                "bit": 0,
                "description": "End point of 5th piece wise linear function",
                "width": 8
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "RNG",
              "base": "0x4000D000",
              "irq": 13
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Task starting the random number generator"
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Task stopping the random number generator"
            },
            "EVENTS_VALRDY": {
              "offset": "0x100",
              "size": 32,
              "description": "Event being generated for every new random number written to the VALUE register"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts between local events and tasks"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "CONFIG": {
              "offset": "0x504",
              "size": 32,
              "description": "Configuration register"
            },
            "VALUE": {
              "offset": "0x508",
              "size": 32,
              "description": "Output random number"
            }
          },
          "bits": {
            "TASKS_START": {
              "TASKS_START": {
                "bit": 0,
                "description": "Task starting the random number generator"
              }
            },
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Task stopping the random number generator"
              }
            },
            "EVENTS_VALRDY": {
              "EVENTS_VALRDY": {
                "bit": 0,
                "description": "Event being generated for every new random number written to the VALUE register"
              }
            },
            "SHORTS": {
              "VALRDY_STOP": {
                "bit": 0,
                "description": "Shortcut between event VALRDY and task STOP"
              }
            },
            "INTENSET": {
              "VALRDY": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event VALRDY"
              }
            },
            "INTENCLR": {
              "VALRDY": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event VALRDY"
              }
            },
            "CONFIG": {
              "DERCEN": {
                "bit": 0,
                "description": "Bias correction"
              }
            },
            "VALUE": {
              "VALUE": {
                "bit": 0,
                "description": "Generated random number",
                "width": 8
              }
            }
          }
        },
        "ECB": {
          "instances": [
            {
              "name": "ECB",
              "base": "0x4000E000",
              "irq": 14
            }
          ],
          "registers": {
            "TASKS_STARTECB": {
              "offset": "0x00",
              "size": 32,
              "description": "Start ECB block encrypt"
            },
            "TASKS_STOPECB": {
              "offset": "0x04",
              "size": 32,
              "description": "Abort a possible executing ECB operation"
            },
            "EVENTS_ENDECB": {
              "offset": "0x100",
              "size": 32,
              "description": "ECB block encrypt complete"
            },
            "EVENTS_ERRORECB": {
              "offset": "0x104",
              "size": 32,
              "description": "ECB block encrypt aborted because of a STOPECB task or due to an error"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "ECBDATAPTR": {
              "offset": "0x504",
              "size": 32,
              "description": "ECB block encrypt memory pointers"
            }
          },
          "bits": {
            "TASKS_STARTECB": {
              "TASKS_STARTECB": {
                "bit": 0,
                "description": "Start ECB block encrypt"
              }
            },
            "TASKS_STOPECB": {
              "TASKS_STOPECB": {
                "bit": 0,
                "description": "Abort a possible executing ECB operation"
              }
            },
            "EVENTS_ENDECB": {
              "EVENTS_ENDECB": {
                "bit": 0,
                "description": "ECB block encrypt complete"
              }
            },
            "EVENTS_ERRORECB": {
              "EVENTS_ERRORECB": {
                "bit": 0,
                "description": "ECB block encrypt aborted because of a STOPECB task or due to an error"
              }
            },
            "INTENSET": {
              "ENDECB": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event ENDECB"
              },
              "ERRORECB": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event ERRORECB"
              }
            },
            "INTENCLR": {
              "ENDECB": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event ENDECB"
              },
              "ERRORECB": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event ERRORECB"
              }
            },
            "ECBDATAPTR": {
              "ECBDATAPTR": {
                "bit": 0,
                "description": "Pointer to the ECB data structure (see Table 1 ECB data structure overview)",
                "width": 32
              }
            }
          }
        },
        "AAR": {
          "instances": [
            {
              "name": "AAR",
              "base": "0x4000F000",
              "irq": 15
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start resolving addresses based on IRKs specified in the IRK data structure"
            },
            "TASKS_STOP": {
              "offset": "0x08",
              "size": 32,
              "description": "Stop resolving addresses"
            },
            "EVENTS_END": {
              "offset": "0x100",
              "size": 32,
              "description": "Address resolution procedure complete"
            },
            "EVENTS_RESOLVED": {
              "offset": "0x104",
              "size": 32,
              "description": "Address resolved"
            },
            "EVENTS_NOTRESOLVED": {
              "offset": "0x108",
              "size": 32,
              "description": "Address not resolved"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "STATUS": {
              "offset": "0x400",
              "size": 32,
              "description": "Resolution status"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable AAR"
            },
            "NIRK": {
              "offset": "0x504",
              "size": 32,
              "description": "Number of IRKs"
            },
            "IRKPTR": {
              "offset": "0x508",
              "size": 32,
              "description": "Pointer to IRK data structure"
            },
            "ADDRPTR": {
              "offset": "0x510",
              "size": 32,
              "description": "Pointer to the resolvable address"
            },
            "SCRATCHPTR": {
              "offset": "0x514",
              "size": 32,
              "description": "Pointer to data area used for temporary storage"
            }
          },
          "bits": {
            "TASKS_START": {
              "TASKS_START": {
                "bit": 0,
                "description": "Start resolving addresses based on IRKs specified in the IRK data structure"
              }
            },
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Stop resolving addresses"
              }
            },
            "EVENTS_END": {
              "EVENTS_END": {
                "bit": 0,
                "description": "Address resolution procedure complete"
              }
            },
            "EVENTS_RESOLVED": {
              "EVENTS_RESOLVED": {
                "bit": 0,
                "description": "Address resolved"
              }
            },
            "EVENTS_NOTRESOLVED": {
              "EVENTS_NOTRESOLVED": {
                "bit": 0,
                "description": "Address not resolved"
              }
            },
            "INTENSET": {
              "END": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event END"
              },
              "RESOLVED": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event RESOLVED"
              },
              "NOTRESOLVED": {
                "bit": 2,
                "description": "Write '1' to enable interrupt for event NOTRESOLVED"
              }
            },
            "INTENCLR": {
              "END": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event END"
              },
              "RESOLVED": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event RESOLVED"
              },
              "NOTRESOLVED": {
                "bit": 2,
                "description": "Write '1' to disable interrupt for event NOTRESOLVED"
              }
            },
            "STATUS": {
              "STATUS": {
                "bit": 0,
                "description": "The IRK that was used last time an address was resolved",
                "width": 4
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable AAR",
                "width": 2
              }
            },
            "NIRK": {
              "NIRK": {
                "bit": 0,
                "description": "Number of Identity root keys available in the IRK data structure",
                "width": 5
              }
            },
            "IRKPTR": {
              "IRKPTR": {
                "bit": 0,
                "description": "Pointer to the IRK data structure",
                "width": 32
              }
            },
            "ADDRPTR": {
              "ADDRPTR": {
                "bit": 0,
                "description": "Pointer to the resolvable address (6-bytes)",
                "width": 32
              }
            },
            "SCRATCHPTR": {
              "SCRATCHPTR": {
                "bit": 0,
                "description": "Pointer to a scratch data area used for temporary storage during resolution. A space of minimum 3 bytes must be reserved.",
                "width": 32
              }
            }
          }
        },
        "CCM": {
          "instances": [
            {
              "name": "CCM",
              "base": "0x4000F000",
              "irq": 15
            }
          ],
          "registers": {
            "TASKS_KSGEN": {
              "offset": "0x00",
              "size": 32,
              "description": "Start generation of key-stream. This operation will stop by itself when completed."
            },
            "TASKS_CRYPT": {
              "offset": "0x04",
              "size": 32,
              "description": "Start encryption/decryption. This operation will stop by itself when completed."
            },
            "TASKS_STOP": {
              "offset": "0x08",
              "size": 32,
              "description": "Stop encryption/decryption"
            },
            "TASKS_RATEOVERRIDE": {
              "offset": "0x0C",
              "size": 32,
              "description": "Override DATARATE setting in MODE register with the contents of the RATEOVERRIDE register for any ongoing encryption/decryption"
            },
            "EVENTS_ENDKSGEN": {
              "offset": "0x100",
              "size": 32,
              "description": "Key-stream generation complete"
            },
            "EVENTS_ENDCRYPT": {
              "offset": "0x104",
              "size": 32,
              "description": "Encrypt/decrypt complete"
            },
            "EVENTS_ERROR": {
              "offset": "0x108",
              "size": 32,
              "description": "Deprecated register - CCM error event"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts between local events and tasks"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "MICSTATUS": {
              "offset": "0x400",
              "size": 32,
              "description": "MIC check result"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable"
            },
            "MODE": {
              "offset": "0x504",
              "size": 32,
              "description": "Operation mode"
            },
            "CNFPTR": {
              "offset": "0x508",
              "size": 32,
              "description": "Pointer to data structure holding AES key and NONCE vector"
            },
            "INPTR": {
              "offset": "0x50C",
              "size": 32,
              "description": "Input pointer"
            },
            "OUTPTR": {
              "offset": "0x510",
              "size": 32,
              "description": "Output pointer"
            },
            "SCRATCHPTR": {
              "offset": "0x514",
              "size": 32,
              "description": "Pointer to data area used for temporary storage"
            },
            "MAXPACKETSIZE": {
              "offset": "0x518",
              "size": 32,
              "description": "Length of key-stream generated when MODE.LENGTH = Extended."
            },
            "RATEOVERRIDE": {
              "offset": "0x51C",
              "size": 32,
              "description": "Data rate override setting."
            }
          },
          "bits": {
            "TASKS_KSGEN": {
              "TASKS_KSGEN": {
                "bit": 0,
                "description": "Start generation of key-stream. This operation will stop by itself when completed."
              }
            },
            "TASKS_CRYPT": {
              "TASKS_CRYPT": {
                "bit": 0,
                "description": "Start encryption/decryption. This operation will stop by itself when completed."
              }
            },
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Stop encryption/decryption"
              }
            },
            "TASKS_RATEOVERRIDE": {
              "TASKS_RATEOVERRIDE": {
                "bit": 0,
                "description": "Override DATARATE setting in MODE register with the contents of the RATEOVERRIDE register for any ongoing encryption/decryption"
              }
            },
            "EVENTS_ENDKSGEN": {
              "EVENTS_ENDKSGEN": {
                "bit": 0,
                "description": "Key-stream generation complete"
              }
            },
            "EVENTS_ENDCRYPT": {
              "EVENTS_ENDCRYPT": {
                "bit": 0,
                "description": "Encrypt/decrypt complete"
              }
            },
            "EVENTS_ERROR": {
              "EVENTS_ERROR": {
                "bit": 0,
                "description": "Deprecated field -  CCM error event"
              }
            },
            "SHORTS": {
              "ENDKSGEN_CRYPT": {
                "bit": 0,
                "description": "Shortcut between event ENDKSGEN and task CRYPT"
              }
            },
            "INTENSET": {
              "ENDKSGEN": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event ENDKSGEN"
              },
              "ENDCRYPT": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event ENDCRYPT"
              },
              "ERROR": {
                "bit": 2,
                "description": "Deprecated intsetfield -  Write '1' to enable interrupt for event ERROR"
              }
            },
            "INTENCLR": {
              "ENDKSGEN": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event ENDKSGEN"
              },
              "ENDCRYPT": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event ENDCRYPT"
              },
              "ERROR": {
                "bit": 2,
                "description": "Deprecated intclrfield -  Write '1' to disable interrupt for event ERROR"
              }
            },
            "MICSTATUS": {
              "MICSTATUS": {
                "bit": 0,
                "description": "The result of the MIC check performed during the previous decryption operation"
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable CCM",
                "width": 2
              }
            },
            "MODE": {
              "MODE": {
                "bit": 0,
                "description": "The mode of operation to be used. The settings in this register apply whenever either the KSGEN or CRYPT tasks are triggered."
              },
              "DATARATE": {
                "bit": 16,
                "description": "Radio data rate that the CCM shall run synchronous with",
                "width": 2
              },
              "LENGTH": {
                "bit": 24,
                "description": "Packet length configuration"
              }
            },
            "CNFPTR": {
              "CNFPTR": {
                "bit": 0,
                "description": "Pointer to the data structure holding the AES key and the CCM NONCE vector (see Table 1 CCM data structure overview)",
                "width": 32
              }
            },
            "INPTR": {
              "INPTR": {
                "bit": 0,
                "description": "Input pointer",
                "width": 32
              }
            },
            "OUTPTR": {
              "OUTPTR": {
                "bit": 0,
                "description": "Output pointer",
                "width": 32
              }
            },
            "SCRATCHPTR": {
              "SCRATCHPTR": {
                "bit": 0,
                "description": "Pointer to a scratch data area used for temporary storage during key-stream generation,\n        MIC generation and encryption/decryption.",
                "width": 32
              }
            },
            "MAXPACKETSIZE": {
              "MAXPACKETSIZE": {
                "bit": 0,
                "description": "Length of key-stream generated when MODE.LENGTH = Extended. This value must be greater or equal to the subsequent packet payload to be encrypted/decrypted.",
                "width": 8
              }
            },
            "RATEOVERRIDE": {
              "RATEOVERRIDE": {
                "bit": 0,
                "description": "Data rate override setting.",
                "width": 2
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "WDT",
              "base": "0x40010000",
              "irq": 16
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start the watchdog"
            },
            "EVENTS_TIMEOUT": {
              "offset": "0x100",
              "size": 32,
              "description": "Watchdog timeout"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "RUNSTATUS": {
              "offset": "0x400",
              "size": 32,
              "description": "Run status"
            },
            "REQSTATUS": {
              "offset": "0x404",
              "size": 32,
              "description": "Request status"
            },
            "CRV": {
              "offset": "0x504",
              "size": 32,
              "description": "Counter reload value"
            },
            "RREN": {
              "offset": "0x508",
              "size": 32,
              "description": "Enable register for reload request registers"
            },
            "CONFIG": {
              "offset": "0x50C",
              "size": 32,
              "description": "Configuration register"
            },
            "RR[%s]": {
              "offset": "0x600",
              "size": 32,
              "description": "Description collection: Reload request n"
            }
          },
          "bits": {
            "TASKS_START": {
              "TASKS_START": {
                "bit": 0,
                "description": "Start the watchdog"
              }
            },
            "EVENTS_TIMEOUT": {
              "EVENTS_TIMEOUT": {
                "bit": 0,
                "description": "Watchdog timeout"
              }
            },
            "INTENSET": {
              "TIMEOUT": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event TIMEOUT"
              }
            },
            "INTENCLR": {
              "TIMEOUT": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event TIMEOUT"
              }
            },
            "RUNSTATUS": {
              "RUNSTATUS": {
                "bit": 0,
                "description": "Indicates whether or not the watchdog is running"
              }
            },
            "REQSTATUS": {
              "RR0": {
                "bit": 0,
                "description": "Request status for RR[0] register"
              },
              "RR1": {
                "bit": 1,
                "description": "Request status for RR[1] register"
              },
              "RR2": {
                "bit": 2,
                "description": "Request status for RR[2] register"
              },
              "RR3": {
                "bit": 3,
                "description": "Request status for RR[3] register"
              },
              "RR4": {
                "bit": 4,
                "description": "Request status for RR[4] register"
              },
              "RR5": {
                "bit": 5,
                "description": "Request status for RR[5] register"
              },
              "RR6": {
                "bit": 6,
                "description": "Request status for RR[6] register"
              },
              "RR7": {
                "bit": 7,
                "description": "Request status for RR[7] register"
              }
            },
            "CRV": {
              "CRV": {
                "bit": 0,
                "description": "Counter reload value in number of cycles of the 32.768 kHz clock",
                "width": 32
              }
            },
            "RREN": {
              "RR0": {
                "bit": 0,
                "description": "Enable or disable RR[0] register"
              },
              "RR1": {
                "bit": 1,
                "description": "Enable or disable RR[1] register"
              },
              "RR2": {
                "bit": 2,
                "description": "Enable or disable RR[2] register"
              },
              "RR3": {
                "bit": 3,
                "description": "Enable or disable RR[3] register"
              },
              "RR4": {
                "bit": 4,
                "description": "Enable or disable RR[4] register"
              },
              "RR5": {
                "bit": 5,
                "description": "Enable or disable RR[5] register"
              },
              "RR6": {
                "bit": 6,
                "description": "Enable or disable RR[6] register"
              },
              "RR7": {
                "bit": 7,
                "description": "Enable or disable RR[7] register"
              }
            },
            "CONFIG": {
              "SLEEP": {
                "bit": 0,
                "description": "Configure the watchdog to either be paused, or kept running, while the CPU is sleeping"
              },
              "HALT": {
                "bit": 3,
                "description": "Configure the watchdog to either be paused, or kept running, while the CPU is halted by the debugger"
              }
            },
            "RR[%s]": {
              "RR": {
                "bit": 0,
                "description": "Reload request register",
                "width": 32
              }
            }
          }
        },
        "QDEC": {
          "instances": [
            {
              "name": "QDEC",
              "base": "0x40012000",
              "irq": 18
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Task starting the quadrature decoder"
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Task stopping the quadrature decoder"
            },
            "TASKS_READCLRACC": {
              "offset": "0x08",
              "size": 32,
              "description": "Read and clear ACC and ACCDBL"
            },
            "TASKS_RDCLRACC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Read and clear ACC"
            },
            "TASKS_RDCLRDBL": {
              "offset": "0x10",
              "size": 32,
              "description": "Read and clear ACCDBL"
            },
            "EVENTS_SAMPLERDY": {
              "offset": "0x100",
              "size": 32,
              "description": "Event being generated for every new sample value written to the SAMPLE register"
            },
            "EVENTS_REPORTRDY": {
              "offset": "0x104",
              "size": 32,
              "description": "Non-null report ready"
            },
            "EVENTS_ACCOF": {
              "offset": "0x108",
              "size": 32,
              "description": "ACC or ACCDBL register overflow"
            },
            "EVENTS_DBLRDY": {
              "offset": "0x10C",
              "size": 32,
              "description": "Double displacement(s) detected"
            },
            "EVENTS_STOPPED": {
              "offset": "0x110",
              "size": 32,
              "description": "QDEC has been stopped"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts between local events and tasks"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable the quadrature decoder"
            },
            "LEDPOL": {
              "offset": "0x504",
              "size": 32,
              "description": "LED output pin polarity"
            },
            "SAMPLEPER": {
              "offset": "0x508",
              "size": 32,
              "description": "Sample period"
            },
            "SAMPLE": {
              "offset": "0x50C",
              "size": 32,
              "description": "Motion sample value"
            },
            "REPORTPER": {
              "offset": "0x510",
              "size": 32,
              "description": "Number of samples to be taken before REPORTRDY and DBLRDY events can be generated"
            },
            "ACC": {
              "offset": "0x514",
              "size": 32,
              "description": "Register accumulating the valid transitions"
            },
            "ACCREAD": {
              "offset": "0x518",
              "size": 32,
              "description": "Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC task"
            },
            "LED": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin select for LED signal"
            },
            "A": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin select for A signal"
            },
            "B": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin select for B signal"
            },
            "DBFEN": {
              "offset": "0x528",
              "size": 32,
              "description": "Enable input debounce filters"
            },
            "LEDPRE": {
              "offset": "0x540",
              "size": 32,
              "description": "Time period the LED is switched ON prior to sampling"
            },
            "ACCDBL": {
              "offset": "0x544",
              "size": 32,
              "description": "Register accumulating the number of detected double transitions"
            },
            "ACCDBLREAD": {
              "offset": "0x548",
              "size": 32,
              "description": "Snapshot of the ACCDBL, updated by the READCLRACC or RDCLRDBL task"
            }
          },
          "bits": {
            "TASKS_START": {
              "TASKS_START": {
                "bit": 0,
                "description": "Task starting the quadrature decoder"
              }
            },
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Task stopping the quadrature decoder"
              }
            },
            "TASKS_READCLRACC": {
              "TASKS_READCLRACC": {
                "bit": 0,
                "description": "Read and clear ACC and ACCDBL"
              }
            },
            "TASKS_RDCLRACC": {
              "TASKS_RDCLRACC": {
                "bit": 0,
                "description": "Read and clear ACC"
              }
            },
            "TASKS_RDCLRDBL": {
              "TASKS_RDCLRDBL": {
                "bit": 0,
                "description": "Read and clear ACCDBL"
              }
            },
            "EVENTS_SAMPLERDY": {
              "EVENTS_SAMPLERDY": {
                "bit": 0,
                "description": "Event being generated for every new sample value written to the SAMPLE register"
              }
            },
            "EVENTS_REPORTRDY": {
              "EVENTS_REPORTRDY": {
                "bit": 0,
                "description": "Non-null report ready"
              }
            },
            "EVENTS_ACCOF": {
              "EVENTS_ACCOF": {
                "bit": 0,
                "description": "ACC or ACCDBL register overflow"
              }
            },
            "EVENTS_DBLRDY": {
              "EVENTS_DBLRDY": {
                "bit": 0,
                "description": "Double displacement(s) detected"
              }
            },
            "EVENTS_STOPPED": {
              "EVENTS_STOPPED": {
                "bit": 0,
                "description": "QDEC has been stopped"
              }
            },
            "SHORTS": {
              "REPORTRDY_READCLRACC": {
                "bit": 0,
                "description": "Shortcut between event REPORTRDY and task READCLRACC"
              },
              "SAMPLERDY_STOP": {
                "bit": 1,
                "description": "Shortcut between event SAMPLERDY and task STOP"
              },
              "REPORTRDY_RDCLRACC": {
                "bit": 2,
                "description": "Shortcut between event REPORTRDY and task RDCLRACC"
              },
              "REPORTRDY_STOP": {
                "bit": 3,
                "description": "Shortcut between event REPORTRDY and task STOP"
              },
              "DBLRDY_RDCLRDBL": {
                "bit": 4,
                "description": "Shortcut between event DBLRDY and task RDCLRDBL"
              },
              "DBLRDY_STOP": {
                "bit": 5,
                "description": "Shortcut between event DBLRDY and task STOP"
              },
              "SAMPLERDY_READCLRACC": {
                "bit": 6,
                "description": "Shortcut between event SAMPLERDY and task READCLRACC"
              }
            },
            "INTENSET": {
              "SAMPLERDY": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event SAMPLERDY"
              },
              "REPORTRDY": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event REPORTRDY"
              },
              "ACCOF": {
                "bit": 2,
                "description": "Write '1' to enable interrupt for event ACCOF"
              },
              "DBLRDY": {
                "bit": 3,
                "description": "Write '1' to enable interrupt for event DBLRDY"
              },
              "STOPPED": {
                "bit": 4,
                "description": "Write '1' to enable interrupt for event STOPPED"
              }
            },
            "INTENCLR": {
              "SAMPLERDY": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event SAMPLERDY"
              },
              "REPORTRDY": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event REPORTRDY"
              },
              "ACCOF": {
                "bit": 2,
                "description": "Write '1' to disable interrupt for event ACCOF"
              },
              "DBLRDY": {
                "bit": 3,
                "description": "Write '1' to disable interrupt for event DBLRDY"
              },
              "STOPPED": {
                "bit": 4,
                "description": "Write '1' to disable interrupt for event STOPPED"
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable the quadrature decoder"
              }
            },
            "LEDPOL": {
              "LEDPOL": {
                "bit": 0,
                "description": "LED output pin polarity"
              }
            },
            "SAMPLEPER": {
              "SAMPLEPER": {
                "bit": 0,
                "description": "Sample period. The SAMPLE register will be updated for every new sample",
                "width": 4
              }
            },
            "SAMPLE": {
              "SAMPLE": {
                "bit": 0,
                "description": "Last motion sample",
                "width": 32
              }
            },
            "REPORTPER": {
              "REPORTPER": {
                "bit": 0,
                "description": "Specifies the number of samples to be accumulated in the ACC register before the REPORTRDY and DBLRDY events can be generated",
                "width": 4
              }
            },
            "ACC": {
              "ACC": {
                "bit": 0,
                "description": "Register accumulating all valid samples (not double transition) read from the SAMPLE register",
                "width": 32
              }
            },
            "ACCREAD": {
              "ACCREAD": {
                "bit": 0,
                "description": "Snapshot of the ACC register.",
                "width": 32
              }
            },
            "LED": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "A": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "B": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "DBFEN": {
              "DBFEN": {
                "bit": 0,
                "description": "Enable input debounce filters"
              }
            },
            "LEDPRE": {
              "LEDPRE": {
                "bit": 0,
                "description": "Period in us the LED is switched on prior to sampling",
                "width": 9
              }
            },
            "ACCDBL": {
              "ACCDBL": {
                "bit": 0,
                "description": "Register accumulating the number of detected double or illegal transitions. ( SAMPLE = 2 ).",
                "width": 4
              }
            },
            "ACCDBLREAD": {
              "ACCDBLREAD": {
                "bit": 0,
                "description": "Snapshot of the ACCDBL register. This field is updated when the READCLRACC or RDCLRDBL task is triggered.",
                "width": 4
              }
            }
          }
        },
        "COMP": {
          "instances": [
            {
              "name": "COMP",
              "base": "0x40013000",
              "irq": 19
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start comparator"
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop comparator"
            },
            "TASKS_SAMPLE": {
              "offset": "0x08",
              "size": 32,
              "description": "Sample comparator value"
            },
            "EVENTS_READY": {
              "offset": "0x100",
              "size": 32,
              "description": "COMP is ready and output is valid"
            },
            "EVENTS_DOWN": {
              "offset": "0x104",
              "size": 32,
              "description": "Downward crossing"
            },
            "EVENTS_UP": {
              "offset": "0x108",
              "size": 32,
              "description": "Upward crossing"
            },
            "EVENTS_CROSS": {
              "offset": "0x10C",
              "size": 32,
              "description": "Downward or upward crossing"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts between local events and tasks"
            },
            "INTEN": {
              "offset": "0x300",
              "size": 32,
              "description": "Enable or disable interrupt"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "RESULT": {
              "offset": "0x400",
              "size": 32,
              "description": "Compare result"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "COMP enable"
            },
            "PSEL": {
              "offset": "0x504",
              "size": 32,
              "description": "Pin select"
            },
            "REFSEL": {
              "offset": "0x508",
              "size": 32,
              "description": "Reference source select for single-ended mode"
            },
            "EXTREFSEL": {
              "offset": "0x50C",
              "size": 32,
              "description": "External reference select"
            },
            "TH": {
              "offset": "0x530",
              "size": 32,
              "description": "Threshold configuration for hysteresis unit"
            },
            "MODE": {
              "offset": "0x534",
              "size": 32,
              "description": "Mode configuration"
            },
            "HYST": {
              "offset": "0x538",
              "size": 32,
              "description": "Comparator hysteresis enable"
            }
          },
          "bits": {
            "TASKS_START": {
              "TASKS_START": {
                "bit": 0,
                "description": "Start comparator"
              }
            },
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Stop comparator"
              }
            },
            "TASKS_SAMPLE": {
              "TASKS_SAMPLE": {
                "bit": 0,
                "description": "Sample comparator value"
              }
            },
            "EVENTS_READY": {
              "EVENTS_READY": {
                "bit": 0,
                "description": "COMP is ready and output is valid"
              }
            },
            "EVENTS_DOWN": {
              "EVENTS_DOWN": {
                "bit": 0,
                "description": "Downward crossing"
              }
            },
            "EVENTS_UP": {
              "EVENTS_UP": {
                "bit": 0,
                "description": "Upward crossing"
              }
            },
            "EVENTS_CROSS": {
              "EVENTS_CROSS": {
                "bit": 0,
                "description": "Downward or upward crossing"
              }
            },
            "SHORTS": {
              "READY_SAMPLE": {
                "bit": 0,
                "description": "Shortcut between event READY and task SAMPLE"
              },
              "READY_STOP": {
                "bit": 1,
                "description": "Shortcut between event READY and task STOP"
              },
              "DOWN_STOP": {
                "bit": 2,
                "description": "Shortcut between event DOWN and task STOP"
              },
              "UP_STOP": {
                "bit": 3,
                "description": "Shortcut between event UP and task STOP"
              },
              "CROSS_STOP": {
                "bit": 4,
                "description": "Shortcut between event CROSS and task STOP"
              }
            },
            "INTEN": {
              "READY": {
                "bit": 0,
                "description": "Enable or disable interrupt for event READY"
              },
              "DOWN": {
                "bit": 1,
                "description": "Enable or disable interrupt for event DOWN"
              },
              "UP": {
                "bit": 2,
                "description": "Enable or disable interrupt for event UP"
              },
              "CROSS": {
                "bit": 3,
                "description": "Enable or disable interrupt for event CROSS"
              }
            },
            "INTENSET": {
              "READY": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event READY"
              },
              "DOWN": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event DOWN"
              },
              "UP": {
                "bit": 2,
                "description": "Write '1' to enable interrupt for event UP"
              },
              "CROSS": {
                "bit": 3,
                "description": "Write '1' to enable interrupt for event CROSS"
              }
            },
            "INTENCLR": {
              "READY": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event READY"
              },
              "DOWN": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event DOWN"
              },
              "UP": {
                "bit": 2,
                "description": "Write '1' to disable interrupt for event UP"
              },
              "CROSS": {
                "bit": 3,
                "description": "Write '1' to disable interrupt for event CROSS"
              }
            },
            "RESULT": {
              "RESULT": {
                "bit": 0,
                "description": "Result of last compare. Decision point SAMPLE task."
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable COMP",
                "width": 2
              }
            },
            "PSEL": {
              "PSEL": {
                "bit": 0,
                "description": "Analog pin select",
                "width": 3
              }
            },
            "REFSEL": {
              "REFSEL": {
                "bit": 0,
                "description": "Reference select",
                "width": 3
              }
            },
            "EXTREFSEL": {
              "EXTREFSEL": {
                "bit": 0,
                "description": "External analog reference select",
                "width": 3
              }
            },
            "TH": {
              "THDOWN": {
                "bit": 0,
                "description": "VDOWN = (THDOWN+1)/64*VREF",
                "width": 6
              },
              "THUP": {
                "bit": 8,
                "description": "VUP = (THUP+1)/64*VREF",
                "width": 6
              }
            },
            "MODE": {
              "SP": {
                "bit": 0,
                "description": "Speed and power modes",
                "width": 2
              },
              "MAIN": {
                "bit": 8,
                "description": "Main operation modes"
              }
            },
            "HYST": {
              "HYST": {
                "bit": 0,
                "description": "Comparator hysteresis"
              }
            }
          }
        },
        "EGU0": {
          "instances": [
            {
              "name": "EGU0",
              "base": "0x40014000",
              "irq": 20
            }
          ],
          "registers": {
            "TASKS_TRIGGER[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Description collection: Trigger n for triggering the corresponding TRIGGERED[n] event"
            },
            "EVENTS_TRIGGERED[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "Description collection: Event number n generated by triggering the corresponding TRIGGER[n] task"
            },
            "INTEN": {
              "offset": "0x300",
              "size": 32,
              "description": "Enable or disable interrupt"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            }
          },
          "bits": {
            "TASKS_TRIGGER[%s]": {
              "TASKS_TRIGGER": {
                "bit": 0,
                "description": "Trigger n for triggering the corresponding TRIGGERED[n] event"
              }
            },
            "EVENTS_TRIGGERED[%s]": {
              "EVENTS_TRIGGERED": {
                "bit": 0,
                "description": "Event number n generated by triggering the corresponding TRIGGER[n] task"
              }
            },
            "INTEN": {
              "TRIGGERED0": {
                "bit": 0,
                "description": "Enable or disable interrupt for event TRIGGERED[0]"
              },
              "TRIGGERED1": {
                "bit": 1,
                "description": "Enable or disable interrupt for event TRIGGERED[1]"
              },
              "TRIGGERED2": {
                "bit": 2,
                "description": "Enable or disable interrupt for event TRIGGERED[2]"
              },
              "TRIGGERED3": {
                "bit": 3,
                "description": "Enable or disable interrupt for event TRIGGERED[3]"
              },
              "TRIGGERED4": {
                "bit": 4,
                "description": "Enable or disable interrupt for event TRIGGERED[4]"
              },
              "TRIGGERED5": {
                "bit": 5,
                "description": "Enable or disable interrupt for event TRIGGERED[5]"
              },
              "TRIGGERED6": {
                "bit": 6,
                "description": "Enable or disable interrupt for event TRIGGERED[6]"
              },
              "TRIGGERED7": {
                "bit": 7,
                "description": "Enable or disable interrupt for event TRIGGERED[7]"
              },
              "TRIGGERED8": {
                "bit": 8,
                "description": "Enable or disable interrupt for event TRIGGERED[8]"
              },
              "TRIGGERED9": {
                "bit": 9,
                "description": "Enable or disable interrupt for event TRIGGERED[9]"
              },
              "TRIGGERED10": {
                "bit": 10,
                "description": "Enable or disable interrupt for event TRIGGERED[10]"
              },
              "TRIGGERED11": {
                "bit": 11,
                "description": "Enable or disable interrupt for event TRIGGERED[11]"
              },
              "TRIGGERED12": {
                "bit": 12,
                "description": "Enable or disable interrupt for event TRIGGERED[12]"
              },
              "TRIGGERED13": {
                "bit": 13,
                "description": "Enable or disable interrupt for event TRIGGERED[13]"
              },
              "TRIGGERED14": {
                "bit": 14,
                "description": "Enable or disable interrupt for event TRIGGERED[14]"
              },
              "TRIGGERED15": {
                "bit": 15,
                "description": "Enable or disable interrupt for event TRIGGERED[15]"
              }
            },
            "INTENSET": {
              "TRIGGERED0": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event TRIGGERED[0]"
              },
              "TRIGGERED1": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event TRIGGERED[1]"
              },
              "TRIGGERED2": {
                "bit": 2,
                "description": "Write '1' to enable interrupt for event TRIGGERED[2]"
              },
              "TRIGGERED3": {
                "bit": 3,
                "description": "Write '1' to enable interrupt for event TRIGGERED[3]"
              },
              "TRIGGERED4": {
                "bit": 4,
                "description": "Write '1' to enable interrupt for event TRIGGERED[4]"
              },
              "TRIGGERED5": {
                "bit": 5,
                "description": "Write '1' to enable interrupt for event TRIGGERED[5]"
              },
              "TRIGGERED6": {
                "bit": 6,
                "description": "Write '1' to enable interrupt for event TRIGGERED[6]"
              },
              "TRIGGERED7": {
                "bit": 7,
                "description": "Write '1' to enable interrupt for event TRIGGERED[7]"
              },
              "TRIGGERED8": {
                "bit": 8,
                "description": "Write '1' to enable interrupt for event TRIGGERED[8]"
              },
              "TRIGGERED9": {
                "bit": 9,
                "description": "Write '1' to enable interrupt for event TRIGGERED[9]"
              },
              "TRIGGERED10": {
                "bit": 10,
                "description": "Write '1' to enable interrupt for event TRIGGERED[10]"
              },
              "TRIGGERED11": {
                "bit": 11,
                "description": "Write '1' to enable interrupt for event TRIGGERED[11]"
              },
              "TRIGGERED12": {
                "bit": 12,
                "description": "Write '1' to enable interrupt for event TRIGGERED[12]"
              },
              "TRIGGERED13": {
                "bit": 13,
                "description": "Write '1' to enable interrupt for event TRIGGERED[13]"
              },
              "TRIGGERED14": {
                "bit": 14,
                "description": "Write '1' to enable interrupt for event TRIGGERED[14]"
              },
              "TRIGGERED15": {
                "bit": 15,
                "description": "Write '1' to enable interrupt for event TRIGGERED[15]"
              }
            },
            "INTENCLR": {
              "TRIGGERED0": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event TRIGGERED[0]"
              },
              "TRIGGERED1": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event TRIGGERED[1]"
              },
              "TRIGGERED2": {
                "bit": 2,
                "description": "Write '1' to disable interrupt for event TRIGGERED[2]"
              },
              "TRIGGERED3": {
                "bit": 3,
                "description": "Write '1' to disable interrupt for event TRIGGERED[3]"
              },
              "TRIGGERED4": {
                "bit": 4,
                "description": "Write '1' to disable interrupt for event TRIGGERED[4]"
              },
              "TRIGGERED5": {
                "bit": 5,
                "description": "Write '1' to disable interrupt for event TRIGGERED[5]"
              },
              "TRIGGERED6": {
                "bit": 6,
                "description": "Write '1' to disable interrupt for event TRIGGERED[6]"
              },
              "TRIGGERED7": {
                "bit": 7,
                "description": "Write '1' to disable interrupt for event TRIGGERED[7]"
              },
              "TRIGGERED8": {
                "bit": 8,
                "description": "Write '1' to disable interrupt for event TRIGGERED[8]"
              },
              "TRIGGERED9": {
                "bit": 9,
                "description": "Write '1' to disable interrupt for event TRIGGERED[9]"
              },
              "TRIGGERED10": {
                "bit": 10,
                "description": "Write '1' to disable interrupt for event TRIGGERED[10]"
              },
              "TRIGGERED11": {
                "bit": 11,
                "description": "Write '1' to disable interrupt for event TRIGGERED[11]"
              },
              "TRIGGERED12": {
                "bit": 12,
                "description": "Write '1' to disable interrupt for event TRIGGERED[12]"
              },
              "TRIGGERED13": {
                "bit": 13,
                "description": "Write '1' to disable interrupt for event TRIGGERED[13]"
              },
              "TRIGGERED14": {
                "bit": 14,
                "description": "Write '1' to disable interrupt for event TRIGGERED[14]"
              },
              "TRIGGERED15": {
                "bit": 15,
                "description": "Write '1' to disable interrupt for event TRIGGERED[15]"
              }
            }
          }
        },
        "SWI0": {
          "instances": [
            {
              "name": "SWI0",
              "base": "0x40014000",
              "irq": 20
            }
          ],
          "registers": {
            "UNUSED": {
              "offset": "0x00",
              "size": 32,
              "description": "Unused."
            }
          }
        },
        "EGU1": {
          "instances": [
            {
              "name": "EGU1",
              "base": "0x40015000",
              "irq": 21
            }
          ],
          "registers": {}
        },
        "SWI1": {
          "instances": [
            {
              "name": "SWI1",
              "base": "0x40015000",
              "irq": 21
            }
          ],
          "registers": {}
        },
        "SWI2": {
          "instances": [
            {
              "name": "SWI2",
              "base": "0x40016000",
              "irq": 22
            }
          ],
          "registers": {}
        },
        "SWI3": {
          "instances": [
            {
              "name": "SWI3",
              "base": "0x40017000",
              "irq": 23
            }
          ],
          "registers": {}
        },
        "SWI4": {
          "instances": [
            {
              "name": "SWI4",
              "base": "0x40018000",
              "irq": 24
            }
          ],
          "registers": {}
        },
        "SWI5": {
          "instances": [
            {
              "name": "SWI5",
              "base": "0x40019000",
              "irq": 25
            }
          ],
          "registers": {}
        },
        "PWM": {
          "instances": [
            {
              "name": "PWM0",
              "base": "0x4001C000",
              "irq": 28
            }
          ],
          "registers": {
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stops PWM pulse generation on all channels at the end of current PWM period, and stops sequence playback"
            },
            "TASKS_SEQSTART[%s]": {
              "offset": "0x08",
              "size": 32,
              "description": "Description collection: Loads the first PWM value on all enabled channels from sequence n, and starts playing that sequence at the rate defined in SEQ[n]REFRESH and/or DECODER.MODE. Causes PWM generation to start if not running."
            },
            "TASKS_NEXTSTEP": {
              "offset": "0x10",
              "size": 32,
              "description": "Steps by one value in the current sequence on all enabled channels if DECODER.MODE=NextStep. Does not cause PWM generation to start if not running."
            },
            "EVENTS_STOPPED": {
              "offset": "0x104",
              "size": 32,
              "description": "Response to STOP task, emitted when PWM pulses are no longer generated"
            },
            "EVENTS_SEQSTARTED[%s]": {
              "offset": "0x108",
              "size": 32,
              "description": "Description collection: First PWM period started on sequence n"
            },
            "EVENTS_SEQEND[%s]": {
              "offset": "0x110",
              "size": 32,
              "description": "Description collection: Emitted at end of every sequence n, when last value from RAM has been applied to wave counter"
            },
            "EVENTS_PWMPERIODEND": {
              "offset": "0x118",
              "size": 32,
              "description": "Emitted at the end of each PWM period"
            },
            "EVENTS_LOOPSDONE": {
              "offset": "0x11C",
              "size": 32,
              "description": "Concatenated sequences have been played the amount of times defined in LOOP.CNT"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts between local events and tasks"
            },
            "INTEN": {
              "offset": "0x300",
              "size": 32,
              "description": "Enable or disable interrupt"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "PWM module enable register"
            },
            "MODE": {
              "offset": "0x504",
              "size": 32,
              "description": "Selects operating mode of the wave counter"
            },
            "COUNTERTOP": {
              "offset": "0x508",
              "size": 32,
              "description": "Value up to which the pulse generator counter counts"
            },
            "PRESCALER": {
              "offset": "0x50C",
              "size": 32,
              "description": "Configuration for PWM_CLK"
            },
            "DECODER": {
              "offset": "0x510",
              "size": 32,
              "description": "Configuration of the decoder"
            },
            "LOOP": {
              "offset": "0x514",
              "size": 32,
              "description": "Number of playbacks of a loop"
            },
            "PTR": {
              "offset": "0x00",
              "size": 32,
              "description": "Description cluster: Beginning address in RAM of this sequence"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Description cluster: Number of values (duty cycles) in this sequence"
            },
            "REFRESH": {
              "offset": "0x08",
              "size": 32,
              "description": "Description cluster: Number of additional PWM periods between samples loaded into compare register"
            },
            "ENDDELAY": {
              "offset": "0x0C",
              "size": 32,
              "description": "Description cluster: Time added after the sequence"
            },
            "OUT[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Description collection: Output pin select for PWM channel n"
            }
          },
          "bits": {
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Stops PWM pulse generation on all channels at the end of current PWM period, and stops sequence playback"
              }
            },
            "TASKS_SEQSTART[%s]": {
              "TASKS_SEQSTART": {
                "bit": 0,
                "description": "Loads the first PWM value on all enabled channels from sequence n, and starts playing that sequence at the rate defined in SEQ[n]REFRESH and/or DECODER.MODE. Causes PWM generation to start if not running."
              }
            },
            "TASKS_NEXTSTEP": {
              "TASKS_NEXTSTEP": {
                "bit": 0,
                "description": "Steps by one value in the current sequence on all enabled channels if DECODER.MODE=NextStep. Does not cause PWM generation to start if not running."
              }
            },
            "EVENTS_STOPPED": {
              "EVENTS_STOPPED": {
                "bit": 0,
                "description": "Response to STOP task, emitted when PWM pulses are no longer generated"
              }
            },
            "EVENTS_SEQSTARTED[%s]": {
              "EVENTS_SEQSTARTED": {
                "bit": 0,
                "description": "First PWM period started on sequence n"
              }
            },
            "EVENTS_SEQEND[%s]": {
              "EVENTS_SEQEND": {
                "bit": 0,
                "description": "Emitted at end of every sequence n, when last value from RAM has been applied to wave counter"
              }
            },
            "EVENTS_PWMPERIODEND": {
              "EVENTS_PWMPERIODEND": {
                "bit": 0,
                "description": "Emitted at the end of each PWM period"
              }
            },
            "EVENTS_LOOPSDONE": {
              "EVENTS_LOOPSDONE": {
                "bit": 0,
                "description": "Concatenated sequences have been played the amount of times defined in LOOP.CNT"
              }
            },
            "SHORTS": {
              "SEQEND0_STOP": {
                "bit": 0,
                "description": "Shortcut between event SEQEND[0] and task STOP"
              },
              "SEQEND1_STOP": {
                "bit": 1,
                "description": "Shortcut between event SEQEND[1] and task STOP"
              },
              "LOOPSDONE_SEQSTART0": {
                "bit": 2,
                "description": "Shortcut between event LOOPSDONE and task SEQSTART[0]"
              },
              "LOOPSDONE_SEQSTART1": {
                "bit": 3,
                "description": "Shortcut between event LOOPSDONE and task SEQSTART[1]"
              },
              "LOOPSDONE_STOP": {
                "bit": 4,
                "description": "Shortcut between event LOOPSDONE and task STOP"
              }
            },
            "INTEN": {
              "STOPPED": {
                "bit": 1,
                "description": "Enable or disable interrupt for event STOPPED"
              },
              "SEQSTARTED0": {
                "bit": 2,
                "description": "Enable or disable interrupt for event SEQSTARTED[0]"
              },
              "SEQSTARTED1": {
                "bit": 3,
                "description": "Enable or disable interrupt for event SEQSTARTED[1]"
              },
              "SEQEND0": {
                "bit": 4,
                "description": "Enable or disable interrupt for event SEQEND[0]"
              },
              "SEQEND1": {
                "bit": 5,
                "description": "Enable or disable interrupt for event SEQEND[1]"
              },
              "PWMPERIODEND": {
                "bit": 6,
                "description": "Enable or disable interrupt for event PWMPERIODEND"
              },
              "LOOPSDONE": {
                "bit": 7,
                "description": "Enable or disable interrupt for event LOOPSDONE"
              }
            },
            "INTENSET": {
              "STOPPED": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event STOPPED"
              },
              "SEQSTARTED0": {
                "bit": 2,
                "description": "Write '1' to enable interrupt for event SEQSTARTED[0]"
              },
              "SEQSTARTED1": {
                "bit": 3,
                "description": "Write '1' to enable interrupt for event SEQSTARTED[1]"
              },
              "SEQEND0": {
                "bit": 4,
                "description": "Write '1' to enable interrupt for event SEQEND[0]"
              },
              "SEQEND1": {
                "bit": 5,
                "description": "Write '1' to enable interrupt for event SEQEND[1]"
              },
              "PWMPERIODEND": {
                "bit": 6,
                "description": "Write '1' to enable interrupt for event PWMPERIODEND"
              },
              "LOOPSDONE": {
                "bit": 7,
                "description": "Write '1' to enable interrupt for event LOOPSDONE"
              }
            },
            "INTENCLR": {
              "STOPPED": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event STOPPED"
              },
              "SEQSTARTED0": {
                "bit": 2,
                "description": "Write '1' to disable interrupt for event SEQSTARTED[0]"
              },
              "SEQSTARTED1": {
                "bit": 3,
                "description": "Write '1' to disable interrupt for event SEQSTARTED[1]"
              },
              "SEQEND0": {
                "bit": 4,
                "description": "Write '1' to disable interrupt for event SEQEND[0]"
              },
              "SEQEND1": {
                "bit": 5,
                "description": "Write '1' to disable interrupt for event SEQEND[1]"
              },
              "PWMPERIODEND": {
                "bit": 6,
                "description": "Write '1' to disable interrupt for event PWMPERIODEND"
              },
              "LOOPSDONE": {
                "bit": 7,
                "description": "Write '1' to disable interrupt for event LOOPSDONE"
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable PWM module"
              }
            },
            "MODE": {
              "UPDOWN": {
                "bit": 0,
                "description": "Selects up mode or up-and-down mode for the counter"
              }
            },
            "COUNTERTOP": {
              "COUNTERTOP": {
                "bit": 0,
                "description": "Value up to which the pulse generator counter counts. This register is ignored when DECODER.MODE=WaveForm and only values from RAM are used.",
                "width": 15
              }
            },
            "PRESCALER": {
              "PRESCALER": {
                "bit": 0,
                "description": "Prescaler of PWM_CLK",
                "width": 3
              }
            },
            "DECODER": {
              "LOAD": {
                "bit": 0,
                "description": "How a sequence is read from RAM and spread to the compare register",
                "width": 2
              },
              "MODE": {
                "bit": 8,
                "description": "Selects source for advancing the active sequence"
              }
            },
            "LOOP": {
              "CNT": {
                "bit": 0,
                "description": "Number of playbacks of pattern cycles",
                "width": 16
              }
            },
            "PTR": {
              "PTR": {
                "bit": 0,
                "description": "Beginning address in RAM of this sequence",
                "width": 32
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "Number of values (duty cycles) in this sequence",
                "width": 15
              }
            },
            "REFRESH": {
              "CNT": {
                "bit": 0,
                "description": "Number of additional PWM periods between samples loaded into compare register (load every REFRESH.CNT+1 PWM periods)",
                "width": 24
              }
            },
            "ENDDELAY": {
              "CNT": {
                "bit": 0,
                "description": "Time added after the sequence in PWM periods",
                "width": 24
              }
            },
            "OUT[%s]": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            }
          }
        },
        "PDM": {
          "instances": [
            {
              "name": "PDM",
              "base": "0x4001D000",
              "irq": 29
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Starts continuous PDM transfer"
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stops PDM transfer"
            },
            "EVENTS_STARTED": {
              "offset": "0x100",
              "size": 32,
              "description": "PDM transfer has started"
            },
            "EVENTS_STOPPED": {
              "offset": "0x104",
              "size": 32,
              "description": "PDM transfer has finished"
            },
            "EVENTS_END": {
              "offset": "0x108",
              "size": 32,
              "description": "The PDM has written the last sample specified by SAMPLE.MAXCNT (or the last sample after a STOP task has been received) to Data RAM"
            },
            "INTEN": {
              "offset": "0x300",
              "size": 32,
              "description": "Enable or disable interrupt"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "PDM module enable register"
            },
            "PDMCLKCTRL": {
              "offset": "0x504",
              "size": 32,
              "description": "PDM clock generator control"
            },
            "MODE": {
              "offset": "0x508",
              "size": 32,
              "description": "Defines the routing of the connected PDM microphones' signals"
            },
            "GAINL": {
              "offset": "0x518",
              "size": 32,
              "description": "Left output gain adjustment"
            },
            "GAINR": {
              "offset": "0x51C",
              "size": 32,
              "description": "Right output gain adjustment"
            },
            "CLK": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin number configuration for PDM CLK signal"
            },
            "DIN": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin number configuration for PDM DIN signal"
            },
            "PTR": {
              "offset": "0x00",
              "size": 32,
              "description": "RAM address pointer to write samples to with EasyDMA"
            },
            "MAXCNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Number of samples to allocate memory for in EasyDMA mode"
            }
          },
          "bits": {
            "TASKS_START": {
              "TASKS_START": {
                "bit": 0,
                "description": "Starts continuous PDM transfer"
              }
            },
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Stops PDM transfer"
              }
            },
            "EVENTS_STARTED": {
              "EVENTS_STARTED": {
                "bit": 0,
                "description": "PDM transfer has started"
              }
            },
            "EVENTS_STOPPED": {
              "EVENTS_STOPPED": {
                "bit": 0,
                "description": "PDM transfer has finished"
              }
            },
            "EVENTS_END": {
              "EVENTS_END": {
                "bit": 0,
                "description": "The PDM has written the last sample specified by SAMPLE.MAXCNT (or the last sample after a STOP task has been received) to Data RAM"
              }
            },
            "INTEN": {
              "STARTED": {
                "bit": 0,
                "description": "Enable or disable interrupt for event STARTED"
              },
              "STOPPED": {
                "bit": 1,
                "description": "Enable or disable interrupt for event STOPPED"
              },
              "END": {
                "bit": 2,
                "description": "Enable or disable interrupt for event END"
              }
            },
            "INTENSET": {
              "STARTED": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event STARTED"
              },
              "STOPPED": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event STOPPED"
              },
              "END": {
                "bit": 2,
                "description": "Write '1' to enable interrupt for event END"
              }
            },
            "INTENCLR": {
              "STARTED": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event STARTED"
              },
              "STOPPED": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event STOPPED"
              },
              "END": {
                "bit": 2,
                "description": "Write '1' to disable interrupt for event END"
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable PDM module"
              }
            },
            "PDMCLKCTRL": {
              "FREQ": {
                "bit": 0,
                "description": "PDM_CLK frequency",
                "width": 32
              }
            },
            "MODE": {
              "OPERATION": {
                "bit": 0,
                "description": "Mono or stereo operation"
              },
              "EDGE": {
                "bit": 1,
                "description": "Defines on which PDM_CLK edge Left (or mono) is sampled"
              }
            },
            "GAINL": {
              "GAINL": {
                "bit": 0,
                "description": "Left output gain adjustment, in 0.5 dB steps, around the default module gain (see electrical parameters) 0x00    -20 dB gain adjust 0x01  -19.5 dB gain adjust (...) 0x27   -0.5 dB gain adjust 0x28      0 dB gain adjust 0x29   +0.5 dB gain adjust (...) 0x4F  +19.5 dB gain adjust 0x50    +20 dB gain adjust",
                "width": 7
              }
            },
            "GAINR": {
              "GAINR": {
                "bit": 0,
                "description": "Right output gain adjustment, in 0.5 dB steps, around the default module gain (see electrical parameters)",
                "width": 8
              }
            },
            "CLK": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "DIN": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "PTR": {
              "SAMPLEPTR": {
                "bit": 0,
                "description": "Address to write PDM samples to over DMA",
                "width": 32
              }
            },
            "MAXCNT": {
              "BUFFSIZE": {
                "bit": 0,
                "description": "Length of DMA RAM allocation in number of samples",
                "width": 15
              }
            }
          }
        },
        "NVMC": {
          "instances": [
            {
              "name": "NVMC",
              "base": "0x4001E000"
            }
          ],
          "registers": {
            "READY": {
              "offset": "0x400",
              "size": 32,
              "description": "Ready flag"
            },
            "CONFIG": {
              "offset": "0x504",
              "size": 32,
              "description": "Configuration register"
            },
            "ERASEPAGE": {
              "offset": "0x508",
              "size": 32,
              "description": "Register for erasing a page in code area"
            },
            "ERASEPCR1": {
              "offset": "0x508",
              "size": 32,
              "description": "Deprecated register - Register for erasing a page in code area. Equivalent to ERASEPAGE."
            },
            "ERASEALL": {
              "offset": "0x50C",
              "size": 32,
              "description": "Register for erasing all non-volatile user memory"
            },
            "ERASEPCR0": {
              "offset": "0x510",
              "size": 32,
              "description": "Deprecated register - Register for erasing a page in code area. Equivalent to ERASEPAGE."
            },
            "ERASEUICR": {
              "offset": "0x514",
              "size": 32,
              "description": "Register for erasing user information configuration registers"
            },
            "ERASEPAGEPARTIAL": {
              "offset": "0x518",
              "size": 32,
              "description": "Register for partial erase of a page in code area"
            },
            "ERASEPAGEPARTIALCFG": {
              "offset": "0x51C",
              "size": 32,
              "description": "Register for partial erase configuration"
            }
          },
          "bits": {
            "READY": {
              "READY": {
                "bit": 0,
                "description": "NVMC is ready or busy"
              }
            },
            "CONFIG": {
              "WEN": {
                "bit": 0,
                "description": "Program memory access mode. It is strongly recommended to activate erase and write modes only when they are actively used.",
                "width": 2
              }
            },
            "ERASEPAGE": {
              "ERASEPAGE": {
                "bit": 0,
                "description": "Register for starting erase of a page in code area.",
                "width": 32
              }
            },
            "ERASEPCR1": {
              "ERASEPCR1": {
                "bit": 0,
                "description": "Register for erasing a page in code area. Equivalent to ERASEPAGE.",
                "width": 32
              }
            },
            "ERASEALL": {
              "ERASEALL": {
                "bit": 0,
                "description": "Erase all non-volatile memory including UICR registers. Note that the erase must be enabled using CONFIG.WEN before the non-volatile memory can be erased."
              }
            },
            "ERASEPCR0": {
              "ERASEPCR0": {
                "bit": 0,
                "description": "Register for starting erase of a page in code area. Equivalent to ERASEPAGE.",
                "width": 32
              }
            },
            "ERASEUICR": {
              "ERASEUICR": {
                "bit": 0,
                "description": "Register starting erase of all user information configuration registers. Note that the erase must be enabled using CONFIG.WEN before the UICR can be erased."
              }
            },
            "ERASEPAGEPARTIAL": {
              "ERASEPAGEPARTIAL": {
                "bit": 0,
                "description": "Register for starting partial erase of a page in code area",
                "width": 32
              }
            },
            "ERASEPAGEPARTIALCFG": {
              "DURATION": {
                "bit": 0,
                "description": "Duration of the partial erase in milliseconds",
                "width": 7
              }
            }
          }
        },
        "PPI": {
          "instances": [
            {
              "name": "PPI",
              "base": "0x4001F000"
            }
          ],
          "registers": {
            "EN": {
              "offset": "0x00",
              "size": 32,
              "description": "Description cluster: Enable channel group n"
            },
            "DIS": {
              "offset": "0x04",
              "size": 32,
              "description": "Description cluster: Disable channel group n"
            },
            "CHEN": {
              "offset": "0x500",
              "size": 32,
              "description": "Channel enable register"
            },
            "CHENSET": {
              "offset": "0x504",
              "size": 32,
              "description": "Channel enable set register"
            },
            "CHENCLR": {
              "offset": "0x508",
              "size": 32,
              "description": "Channel enable clear register"
            },
            "EEP": {
              "offset": "0x00",
              "size": 32,
              "description": "Description cluster: Channel n event end-point"
            },
            "TEP": {
              "offset": "0x00",
              "size": 32,
              "description": "Description cluster: Channel n task end-point"
            },
            "CHG[%s]": {
              "offset": "0x800",
              "size": 32,
              "description": "Description collection: Channel group n"
            }
          },
          "bits": {
            "EN": {
              "EN": {
                "bit": 0,
                "description": "Enable channel group n"
              }
            },
            "DIS": {
              "DIS": {
                "bit": 0,
                "description": "Disable channel group n"
              }
            },
            "CHEN": {
              "CH0": {
                "bit": 0,
                "description": "Enable or disable channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Enable or disable channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Enable or disable channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Enable or disable channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Enable or disable channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Enable or disable channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Enable or disable channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Enable or disable channel 7"
              },
              "CH8": {
                "bit": 8,
                "description": "Enable or disable channel 8"
              },
              "CH9": {
                "bit": 9,
                "description": "Enable or disable channel 9"
              },
              "CH10": {
                "bit": 10,
                "description": "Enable or disable channel 10"
              },
              "CH11": {
                "bit": 11,
                "description": "Enable or disable channel 11"
              },
              "CH12": {
                "bit": 12,
                "description": "Enable or disable channel 12"
              },
              "CH13": {
                "bit": 13,
                "description": "Enable or disable channel 13"
              },
              "CH14": {
                "bit": 14,
                "description": "Enable or disable channel 14"
              },
              "CH15": {
                "bit": 15,
                "description": "Enable or disable channel 15"
              },
              "CH16": {
                "bit": 16,
                "description": "Enable or disable channel 16"
              },
              "CH17": {
                "bit": 17,
                "description": "Enable or disable channel 17"
              },
              "CH18": {
                "bit": 18,
                "description": "Enable or disable channel 18"
              },
              "CH19": {
                "bit": 19,
                "description": "Enable or disable channel 19"
              },
              "CH20": {
                "bit": 20,
                "description": "Enable or disable channel 20"
              },
              "CH21": {
                "bit": 21,
                "description": "Enable or disable channel 21"
              },
              "CH22": {
                "bit": 22,
                "description": "Enable or disable channel 22"
              },
              "CH23": {
                "bit": 23,
                "description": "Enable or disable channel 23"
              },
              "CH24": {
                "bit": 24,
                "description": "Enable or disable channel 24"
              },
              "CH25": {
                "bit": 25,
                "description": "Enable or disable channel 25"
              },
              "CH26": {
                "bit": 26,
                "description": "Enable or disable channel 26"
              },
              "CH27": {
                "bit": 27,
                "description": "Enable or disable channel 27"
              },
              "CH28": {
                "bit": 28,
                "description": "Enable or disable channel 28"
              },
              "CH29": {
                "bit": 29,
                "description": "Enable or disable channel 29"
              },
              "CH30": {
                "bit": 30,
                "description": "Enable or disable channel 30"
              },
              "CH31": {
                "bit": 31,
                "description": "Enable or disable channel 31"
              }
            },
            "CHENSET": {
              "CH0": {
                "bit": 0,
                "description": "Channel 0 enable set register.  Writing '0' has no effect"
              },
              "CH1": {
                "bit": 1,
                "description": "Channel 1 enable set register.  Writing '0' has no effect"
              },
              "CH2": {
                "bit": 2,
                "description": "Channel 2 enable set register.  Writing '0' has no effect"
              },
              "CH3": {
                "bit": 3,
                "description": "Channel 3 enable set register.  Writing '0' has no effect"
              },
              "CH4": {
                "bit": 4,
                "description": "Channel 4 enable set register.  Writing '0' has no effect"
              },
              "CH5": {
                "bit": 5,
                "description": "Channel 5 enable set register.  Writing '0' has no effect"
              },
              "CH6": {
                "bit": 6,
                "description": "Channel 6 enable set register.  Writing '0' has no effect"
              },
              "CH7": {
                "bit": 7,
                "description": "Channel 7 enable set register.  Writing '0' has no effect"
              },
              "CH8": {
                "bit": 8,
                "description": "Channel 8 enable set register.  Writing '0' has no effect"
              },
              "CH9": {
                "bit": 9,
                "description": "Channel 9 enable set register.  Writing '0' has no effect"
              },
              "CH10": {
                "bit": 10,
                "description": "Channel 10 enable set register.  Writing '0' has no effect"
              },
              "CH11": {
                "bit": 11,
                "description": "Channel 11 enable set register.  Writing '0' has no effect"
              },
              "CH12": {
                "bit": 12,
                "description": "Channel 12 enable set register.  Writing '0' has no effect"
              },
              "CH13": {
                "bit": 13,
                "description": "Channel 13 enable set register.  Writing '0' has no effect"
              },
              "CH14": {
                "bit": 14,
                "description": "Channel 14 enable set register.  Writing '0' has no effect"
              },
              "CH15": {
                "bit": 15,
                "description": "Channel 15 enable set register.  Writing '0' has no effect"
              },
              "CH16": {
                "bit": 16,
                "description": "Channel 16 enable set register.  Writing '0' has no effect"
              },
              "CH17": {
                "bit": 17,
                "description": "Channel 17 enable set register.  Writing '0' has no effect"
              },
              "CH18": {
                "bit": 18,
                "description": "Channel 18 enable set register.  Writing '0' has no effect"
              },
              "CH19": {
                "bit": 19,
                "description": "Channel 19 enable set register.  Writing '0' has no effect"
              },
              "CH20": {
                "bit": 20,
                "description": "Channel 20 enable set register.  Writing '0' has no effect"
              },
              "CH21": {
                "bit": 21,
                "description": "Channel 21 enable set register.  Writing '0' has no effect"
              },
              "CH22": {
                "bit": 22,
                "description": "Channel 22 enable set register.  Writing '0' has no effect"
              },
              "CH23": {
                "bit": 23,
                "description": "Channel 23 enable set register.  Writing '0' has no effect"
              },
              "CH24": {
                "bit": 24,
                "description": "Channel 24 enable set register.  Writing '0' has no effect"
              },
              "CH25": {
                "bit": 25,
                "description": "Channel 25 enable set register.  Writing '0' has no effect"
              },
              "CH26": {
                "bit": 26,
                "description": "Channel 26 enable set register.  Writing '0' has no effect"
              },
              "CH27": {
                "bit": 27,
                "description": "Channel 27 enable set register.  Writing '0' has no effect"
              },
              "CH28": {
                "bit": 28,
                "description": "Channel 28 enable set register.  Writing '0' has no effect"
              },
              "CH29": {
                "bit": 29,
                "description": "Channel 29 enable set register.  Writing '0' has no effect"
              },
              "CH30": {
                "bit": 30,
                "description": "Channel 30 enable set register.  Writing '0' has no effect"
              },
              "CH31": {
                "bit": 31,
                "description": "Channel 31 enable set register.  Writing '0' has no effect"
              }
            },
            "CHENCLR": {
              "CH0": {
                "bit": 0,
                "description": "Channel 0 enable clear register.  Writing '0' has no effect"
              },
              "CH1": {
                "bit": 1,
                "description": "Channel 1 enable clear register.  Writing '0' has no effect"
              },
              "CH2": {
                "bit": 2,
                "description": "Channel 2 enable clear register.  Writing '0' has no effect"
              },
              "CH3": {
                "bit": 3,
                "description": "Channel 3 enable clear register.  Writing '0' has no effect"
              },
              "CH4": {
                "bit": 4,
                "description": "Channel 4 enable clear register.  Writing '0' has no effect"
              },
              "CH5": {
                "bit": 5,
                "description": "Channel 5 enable clear register.  Writing '0' has no effect"
              },
              "CH6": {
                "bit": 6,
                "description": "Channel 6 enable clear register.  Writing '0' has no effect"
              },
              "CH7": {
                "bit": 7,
                "description": "Channel 7 enable clear register.  Writing '0' has no effect"
              },
              "CH8": {
                "bit": 8,
                "description": "Channel 8 enable clear register.  Writing '0' has no effect"
              },
              "CH9": {
                "bit": 9,
                "description": "Channel 9 enable clear register.  Writing '0' has no effect"
              },
              "CH10": {
                "bit": 10,
                "description": "Channel 10 enable clear register.  Writing '0' has no effect"
              },
              "CH11": {
                "bit": 11,
                "description": "Channel 11 enable clear register.  Writing '0' has no effect"
              },
              "CH12": {
                "bit": 12,
                "description": "Channel 12 enable clear register.  Writing '0' has no effect"
              },
              "CH13": {
                "bit": 13,
                "description": "Channel 13 enable clear register.  Writing '0' has no effect"
              },
              "CH14": {
                "bit": 14,
                "description": "Channel 14 enable clear register.  Writing '0' has no effect"
              },
              "CH15": {
                "bit": 15,
                "description": "Channel 15 enable clear register.  Writing '0' has no effect"
              },
              "CH16": {
                "bit": 16,
                "description": "Channel 16 enable clear register.  Writing '0' has no effect"
              },
              "CH17": {
                "bit": 17,
                "description": "Channel 17 enable clear register.  Writing '0' has no effect"
              },
              "CH18": {
                "bit": 18,
                "description": "Channel 18 enable clear register.  Writing '0' has no effect"
              },
              "CH19": {
                "bit": 19,
                "description": "Channel 19 enable clear register.  Writing '0' has no effect"
              },
              "CH20": {
                "bit": 20,
                "description": "Channel 20 enable clear register.  Writing '0' has no effect"
              },
              "CH21": {
                "bit": 21,
                "description": "Channel 21 enable clear register.  Writing '0' has no effect"
              },
              "CH22": {
                "bit": 22,
                "description": "Channel 22 enable clear register.  Writing '0' has no effect"
              },
              "CH23": {
                "bit": 23,
                "description": "Channel 23 enable clear register.  Writing '0' has no effect"
              },
              "CH24": {
                "bit": 24,
                "description": "Channel 24 enable clear register.  Writing '0' has no effect"
              },
              "CH25": {
                "bit": 25,
                "description": "Channel 25 enable clear register.  Writing '0' has no effect"
              },
              "CH26": {
                "bit": 26,
                "description": "Channel 26 enable clear register.  Writing '0' has no effect"
              },
              "CH27": {
                "bit": 27,
                "description": "Channel 27 enable clear register.  Writing '0' has no effect"
              },
              "CH28": {
                "bit": 28,
                "description": "Channel 28 enable clear register.  Writing '0' has no effect"
              },
              "CH29": {
                "bit": 29,
                "description": "Channel 29 enable clear register.  Writing '0' has no effect"
              },
              "CH30": {
                "bit": 30,
                "description": "Channel 30 enable clear register.  Writing '0' has no effect"
              },
              "CH31": {
                "bit": 31,
                "description": "Channel 31 enable clear register.  Writing '0' has no effect"
              }
            },
            "EEP": {
              "EEP": {
                "bit": 0,
                "description": "Pointer to event register. Accepts only addresses to registers from the Event group.",
                "width": 32
              }
            },
            "TEP": {
              "TEP": {
                "bit": 0,
                "description": "Pointer to task register",
                "width": 32
              }
            },
            "CHG[%s]": {
              "CH0": {
                "bit": 0,
                "description": "Include or exclude channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Include or exclude channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Include or exclude channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Include or exclude channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Include or exclude channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Include or exclude channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Include or exclude channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Include or exclude channel 7"
              },
              "CH8": {
                "bit": 8,
                "description": "Include or exclude channel 8"
              },
              "CH9": {
                "bit": 9,
                "description": "Include or exclude channel 9"
              },
              "CH10": {
                "bit": 10,
                "description": "Include or exclude channel 10"
              },
              "CH11": {
                "bit": 11,
                "description": "Include or exclude channel 11"
              },
              "CH12": {
                "bit": 12,
                "description": "Include or exclude channel 12"
              },
              "CH13": {
                "bit": 13,
                "description": "Include or exclude channel 13"
              },
              "CH14": {
                "bit": 14,
                "description": "Include or exclude channel 14"
              },
              "CH15": {
                "bit": 15,
                "description": "Include or exclude channel 15"
              },
              "CH16": {
                "bit": 16,
                "description": "Include or exclude channel 16"
              },
              "CH17": {
                "bit": 17,
                "description": "Include or exclude channel 17"
              },
              "CH18": {
                "bit": 18,
                "description": "Include or exclude channel 18"
              },
              "CH19": {
                "bit": 19,
                "description": "Include or exclude channel 19"
              },
              "CH20": {
                "bit": 20,
                "description": "Include or exclude channel 20"
              },
              "CH21": {
                "bit": 21,
                "description": "Include or exclude channel 21"
              },
              "CH22": {
                "bit": 22,
                "description": "Include or exclude channel 22"
              },
              "CH23": {
                "bit": 23,
                "description": "Include or exclude channel 23"
              },
              "CH24": {
                "bit": 24,
                "description": "Include or exclude channel 24"
              },
              "CH25": {
                "bit": 25,
                "description": "Include or exclude channel 25"
              },
              "CH26": {
                "bit": 26,
                "description": "Include or exclude channel 26"
              },
              "CH27": {
                "bit": 27,
                "description": "Include or exclude channel 27"
              },
              "CH28": {
                "bit": 28,
                "description": "Include or exclude channel 28"
              },
              "CH29": {
                "bit": 29,
                "description": "Include or exclude channel 29"
              },
              "CH30": {
                "bit": 30,
                "description": "Include or exclude channel 30"
              },
              "CH31": {
                "bit": 31,
                "description": "Include or exclude channel 31"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 46,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "POWER_CLOCK_IRQHandler"
          },
          {
            "number": 17,
            "name": "RADIO_IRQHandler"
          },
          {
            "number": 18,
            "name": "UARTE0_UART0_IRQHandler"
          },
          {
            "number": 19,
            "name": "TWIM0_TWIS0_TWI0_SPIM1_SPIS1_SPI1_IRQHandler"
          },
          {
            "number": 20,
            "name": "SPIM0_SPIS0_SPI0_IRQHandler"
          },
          {
            "number": 22,
            "name": "GPIOTE_IRQHandler"
          },
          {
            "number": 23,
            "name": "SAADC_IRQHandler"
          },
          {
            "number": 24,
            "name": "TIMER0_IRQHandler"
          },
          {
            "number": 25,
            "name": "TIMER1_IRQHandler"
          },
          {
            "number": 26,
            "name": "TIMER2_IRQHandler"
          },
          {
            "number": 27,
            "name": "RTC0_IRQHandler"
          },
          {
            "number": 28,
            "name": "TEMP_IRQHandler"
          },
          {
            "number": 29,
            "name": "RNG_IRQHandler"
          },
          {
            "number": 30,
            "name": "ECB_IRQHandler"
          },
          {
            "number": 31,
            "name": "CCM_AAR_IRQHandler"
          },
          {
            "number": 32,
            "name": "WDT_IRQHandler"
          },
          {
            "number": 33,
            "name": "RTC1_IRQHandler"
          },
          {
            "number": 34,
            "name": "QDEC_IRQHandler"
          },
          {
            "number": 35,
            "name": "COMP_IRQHandler"
          },
          {
            "number": 36,
            "name": "SWI0_EGU0_IRQHandler"
          },
          {
            "number": 37,
            "name": "SWI1_EGU1_IRQHandler"
          },
          {
            "number": 38,
            "name": "SWI2_IRQHandler"
          },
          {
            "number": 39,
            "name": "SWI3_IRQHandler"
          },
          {
            "number": 40,
            "name": "SWI4_IRQHandler"
          },
          {
            "number": 41,
            "name": "SWI5_IRQHandler"
          },
          {
            "number": 44,
            "name": "PWM0_IRQHandler"
          },
          {
            "number": 45,
            "name": "PDM_IRQHandler"
          }
        ]
      }
    }
  }
}