
*** Running vivado
    with args -log LMAC_DFIFO_TOP.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source LMAC_DFIFO_TOP.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source LMAC_DFIFO_TOP.tcl -notrace
Command: link_design -top LMAC_DFIFO_TOP -part xczu15eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO/RX_DFIFO.dcp' for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO_BCNT/RX_DFIFO_BCNT.dcp' for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_1/TX_DFIFO.dcp' for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_BCNT_1/TX_DFIFO_BCNT.dcp' for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/br_sfifo_ip_4x32/br_sfifo_ip_4x32.dcp' for cell 'LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/bfsof_sfifo/br_sfifo_ip_4x32'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/ipcs_fifo_ip/ipcs_fifo_ip.dcp' for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/pktctrl_fifo_ip/pktctrl_fifo_ip.dcp' for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/pktctrl_fifo/pktctrl_fifo_ip'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/rxfifo_ip_4Kx64/rxfifo_ip_4Kx64.dcp' for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/txfifo_ip_1024x64/txfifo_ip_1024x64.dcp' for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_bcnt_fifo_ip_256x16/gigerx_bcnt_fifo_ip_256x16.dcp' for cell 'LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_fifo_ip_256x64/gigerx_fifo_ip_256x64.dcp' for cell 'LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_fifo_ip_256x8/gigerx_fifo_ip_256x8.dcp' for cell 'LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x8/gigerx_fifo_ip_256x8'
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO_BCNT/RX_DFIFO_BCNT.xdc] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO_BCNT/RX_DFIFO_BCNT.xdc] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_BCNT_1/TX_DFIFO_BCNT.xdc] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_BCNT_1/TX_DFIFO_BCNT.xdc] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_1/TX_DFIFO.xdc] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_1/TX_DFIFO.xdc] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/rxfifo_ip_4Kx64/rxfifo_ip_4Kx64.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/rxfifo_ip_4Kx64/rxfifo_ip_4Kx64.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/pktctrl_fifo_ip/pktctrl_fifo_ip.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/pktctrl_fifo/pktctrl_fifo_ip/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/pktctrl_fifo_ip/pktctrl_fifo_ip.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/pktctrl_fifo/pktctrl_fifo_ip/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/ipcs_fifo_ip/ipcs_fifo_ip.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/ipcs_fifo_ip/ipcs_fifo_ip.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/br_sfifo_ip_4x32/br_sfifo_ip_4x32.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/bfsof_sfifo/br_sfifo_ip_4x32/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/br_sfifo_ip_4x32/br_sfifo_ip_4x32.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/bfsof_sfifo/br_sfifo_ip_4x32/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/br_sfifo_ip_4x32/br_sfifo_ip_4x32.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/rf_sfifo/br_sfifo_ip_4x32/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/br_sfifo_ip_4x32/br_sfifo_ip_4x32.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/rf_sfifo/br_sfifo_ip_4x32/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_fifo_ip_256x64/gigerx_fifo_ip_256x64.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_fifo_ip_256x64/gigerx_fifo_ip_256x64.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_fifo_ip_256x8/gigerx_fifo_ip_256x8.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_fifo_ip_256x8/gigerx_fifo_ip_256x8.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_bcnt_fifo_ip_256x16/gigerx_bcnt_fifo_ip_256x16.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_bcnt_fifo_ip_256x16/gigerx_bcnt_fifo_ip_256x16.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/txfifo_ip_1024x64/txfifo_ip_1024x64.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/txfifo_ip_1024x64/txfifo_ip_1024x64.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO/RX_DFIFO.xdc] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO/RX_DFIFO.xdc] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO_BCNT/RX_DFIFO_BCNT_clocks.xdc] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO_BCNT/RX_DFIFO_BCNT_clocks.xdc] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_BCNT_1/TX_DFIFO_BCNT_clocks.xdc] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_BCNT_1/TX_DFIFO_BCNT_clocks.xdc] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_1/TX_DFIFO_clocks.xdc] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_1/TX_DFIFO_clocks.xdc] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO/RX_DFIFO_clocks.xdc] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO/RX_DFIFO_clocks.xdc] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 53 instances

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2483.016 ; gain = 817.207 ; free physical = 3349 ; free virtual = 11039
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2555.051 ; gain = 64.031 ; free physical = 3333 ; free virtual = 11023

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15fdb03be

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2555.051 ; gain = 0.000 ; free physical = 3331 ; free virtual = 11021

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 1394 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1185ec9d1

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2555.051 ; gain = 0.000 ; free physical = 3333 ; free virtual = 11023
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 149c65cce

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2555.051 ; gain = 0.000 ; free physical = 3333 ; free virtual = 11023
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10abce17e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2555.051 ; gain = 0.000 ; free physical = 3333 ; free virtual = 11023
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 332 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10abce17e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2555.051 ; gain = 0.000 ; free physical = 3333 ; free virtual = 11023
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 68e78239

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2555.051 ; gain = 0.000 ; free physical = 3333 ; free virtual = 11023
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 68e78239

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2555.051 ; gain = 0.000 ; free physical = 3333 ; free virtual = 11023
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2555.051 ; gain = 0.000 ; free physical = 3333 ; free virtual = 11023
Ending Logic Optimization Task | Checksum: 68e78239

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2555.051 ; gain = 0.000 ; free physical = 3333 ; free virtual = 11023

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=999.712 | TNS=0.000 |
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 14 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 68e78239

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4293.945 ; gain = 0.000 ; free physical = 2204 ; free virtual = 10026
Ending Power Optimization Task | Checksum: 68e78239

Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 4293.945 ; gain = 1738.895 ; free physical = 2211 ; free virtual = 10033

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 68e78239

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4293.945 ; gain = 0.000 ; free physical = 2211 ; free virtual = 10033
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:03 . Memory (MB): peak = 4293.945 ; gain = 1810.930 ; free physical = 2211 ; free virtual = 10033
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.runs/impl_1/LMAC_DFIFO_TOP_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file LMAC_DFIFO_TOP_drc_opted.rpt -pb LMAC_DFIFO_TOP_drc_opted.pb -rpx LMAC_DFIFO_TOP_drc_opted.rpx
Command: report_drc -file LMAC_DFIFO_TOP_drc_opted.rpt -pb LMAC_DFIFO_TOP_drc_opted.pb -rpx LMAC_DFIFO_TOP_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.runs/impl_1/LMAC_DFIFO_TOP_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4331.910 ; gain = 37.965 ; free physical = 2196 ; free virtual = 10020
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4331.910 ; gain = 0.000 ; free physical = 2862 ; free virtual = 10680
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5926f900

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4331.910 ; gain = 0.000 ; free physical = 2862 ; free virtual = 10680
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4331.910 ; gain = 0.000 ; free physical = 2862 ; free virtual = 10680

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9b760137

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4331.910 ; gain = 0.000 ; free physical = 2845 ; free virtual = 10662

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9e33e3ad

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4331.910 ; gain = 0.000 ; free physical = 2842 ; free virtual = 10660

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9e33e3ad

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4331.910 ; gain = 0.000 ; free physical = 2842 ; free virtual = 10660
Phase 1 Placer Initialization | Checksum: 9e33e3ad

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4331.910 ; gain = 0.000 ; free physical = 2842 ; free virtual = 10660

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18dff89d1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 2831 ; free virtual = 10649

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4403.945 ; gain = 0.000 ; free physical = 2868 ; free virtual = 10685

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 5ad653be

Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 2868 ; free virtual = 10686
Phase 2 Global Placement | Checksum: 1156267f8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 2870 ; free virtual = 10688

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1156267f8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 2870 ; free virtual = 10688

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c1ac4389

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 2943 ; free virtual = 10760

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16f43f318

Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 3093 ; free virtual = 10910

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16f43f318

Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 3133 ; free virtual = 10950

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1088afc93

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 6563 ; free virtual = 14374

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 18f347255

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 6563 ; free virtual = 14374

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: ec4e5e59

Time (s): cpu = 00:00:42 ; elapsed = 00:00:14 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 6561 ; free virtual = 14372

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 123b49543

Time (s): cpu = 00:00:42 ; elapsed = 00:00:15 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 6536 ; free virtual = 14346

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 10dfd7c30

Time (s): cpu = 00:00:43 ; elapsed = 00:00:15 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 6560 ; free virtual = 14370

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 64045252

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 6558 ; free virtual = 14369

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 64045252

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 6560 ; free virtual = 14371
Phase 3 Detail Placement | Checksum: 64045252

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 6560 ; free virtual = 14371

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e8cbd748

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e8cbd748

Time (s): cpu = 00:00:47 ; elapsed = 00:00:16 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 6561 ; free virtual = 14372
INFO: [Place 30-746] Post Placement Timing Summary WNS=999.668. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d8e81a2d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:16 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 6561 ; free virtual = 14372
Phase 4.1 Post Commit Optimization | Checksum: 1d8e81a2d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:16 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 6561 ; free virtual = 14372

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d8e81a2d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:16 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 6576 ; free virtual = 14387

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 222a5273a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 6571 ; free virtual = 14349

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 16d98ff74

Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 6572 ; free virtual = 14350
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16d98ff74

Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 6572 ; free virtual = 14350
Ending Placer Task | Checksum: c041a7fb

Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 6664 ; free virtual = 14442
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:30 . Memory (MB): peak = 4403.945 ; gain = 72.035 ; free physical = 6664 ; free virtual = 14442
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.20 . Memory (MB): peak = 4403.945 ; gain = 0.000 ; free physical = 6654 ; free virtual = 14442
INFO: [Common 17-1381] The checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE/LMAC_DFIFO_BRIDGE.runs/impl_1/LMAC_DFIFO_TOP_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file LMAC_DFIFO_TOP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4403.945 ; gain = 0.000 ; free physical = 6629 ; free virtual = 14410
INFO: [runtcl-4] Executing : report_utilization -file LMAC_DFIFO_TOP_utilization_placed.rpt -pb LMAC_DFIFO_TOP_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.60 . Memory (MB): peak = 4403.945 ; gain = 0.000 ; free physical = 6655 ; free virtual = 14436
INFO: [runtcl-4] Executing : report_control_sets -verbose -file LMAC_DFIFO_TOP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4403.945 ; gain = 0.000 ; free physical = 6655 ; free virtual = 14436
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 478a11ea ConstDB: 0 ShapeSum: 2efa8904 RouteDB: 49bd0d0d

Phase 1 Build RT Design

*** Running vivado
    with args -log LMAC_DFIFO_TOP.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source LMAC_DFIFO_TOP.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source LMAC_DFIFO_TOP.tcl -notrace
Command: link_design -top LMAC_DFIFO_TOP -part xczu15eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO/RX_DFIFO.dcp' for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO_BCNT/RX_DFIFO_BCNT.dcp' for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_1/TX_DFIFO.dcp' for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_BCNT_1/TX_DFIFO_BCNT.dcp' for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/br_sfifo_ip_4x32/br_sfifo_ip_4x32.dcp' for cell 'LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/bfsof_sfifo/br_sfifo_ip_4x32'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/ipcs_fifo_ip/ipcs_fifo_ip.dcp' for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/pktctrl_fifo_ip/pktctrl_fifo_ip.dcp' for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/pktctrl_fifo/pktctrl_fifo_ip'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/rxfifo_ip_4Kx64/rxfifo_ip_4Kx64.dcp' for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/txfifo_ip_1024x64/txfifo_ip_1024x64.dcp' for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_bcnt_fifo_ip_256x16/gigerx_bcnt_fifo_ip_256x16.dcp' for cell 'LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_fifo_ip_256x64/gigerx_fifo_ip_256x64.dcp' for cell 'LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64'
INFO: [Project 1-454] Reading design checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_fifo_ip_256x8/gigerx_fifo_ip_256x8.dcp' for cell 'LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x8/gigerx_fifo_ip_256x8'
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO_BCNT/RX_DFIFO_BCNT.xdc] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO_BCNT/RX_DFIFO_BCNT.xdc] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_BCNT_1/TX_DFIFO_BCNT.xdc] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_BCNT_1/TX_DFIFO_BCNT.xdc] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_1/TX_DFIFO.xdc] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_1/TX_DFIFO.xdc] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/rxfifo_ip_4Kx64/rxfifo_ip_4Kx64.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/rxfifo_ip_4Kx64/rxfifo_ip_4Kx64.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/pktctrl_fifo_ip/pktctrl_fifo_ip.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/pktctrl_fifo/pktctrl_fifo_ip/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/pktctrl_fifo_ip/pktctrl_fifo_ip.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/pktctrl_fifo/pktctrl_fifo_ip/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/ipcs_fifo_ip/ipcs_fifo_ip.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/ipcs_fifo_ip/ipcs_fifo_ip.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/br_sfifo_ip_4x32/br_sfifo_ip_4x32.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/bfsof_sfifo/br_sfifo_ip_4x32/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/br_sfifo_ip_4x32/br_sfifo_ip_4x32.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/bfsof_sfifo/br_sfifo_ip_4x32/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/br_sfifo_ip_4x32/br_sfifo_ip_4x32.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/rf_sfifo/br_sfifo_ip_4x32/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/br_sfifo_ip_4x32/br_sfifo_ip_4x32.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/rf_sfifo/br_sfifo_ip_4x32/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_fifo_ip_256x64/gigerx_fifo_ip_256x64.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_fifo_ip_256x64/gigerx_fifo_ip_256x64.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_fifo_ip_256x8/gigerx_fifo_ip_256x8.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_fifo_ip_256x8/gigerx_fifo_ip_256x8.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_bcnt_fifo_ip_256x16/gigerx_bcnt_fifo_ip_256x16.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/gigerx_bcnt_fifo_ip_256x16/gigerx_bcnt_fifo_ip_256x16.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/txfifo_ip_1024x64/txfifo_ip_1024x64.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/txfifo_ip_1024x64/txfifo_ip_1024x64.xdc] for cell 'LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO/RX_DFIFO.xdc] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO/RX_DFIFO.xdc] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO_BCNT/RX_DFIFO_BCNT_clocks.xdc] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO_BCNT/RX_DFIFO_BCNT_clocks.xdc] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_BCNT_1/TX_DFIFO_BCNT_clocks.xdc] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_BCNT_1/TX_DFIFO_BCNT_clocks.xdc] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_1/TX_DFIFO_clocks.xdc] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/TX_DFIFO_1/TX_DFIFO_clocks.xdc] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0'
Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO/RX_DFIFO_clocks.xdc] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0'
Finished Parsing XDC File [/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/RX_DFIFO/RX_DFIFO_clocks.xdc] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 53 instances

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2484.020 ; gain = 817.207 ; free physical = 4078 ; free virtual = 12478
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2556.055 ; gain = 64.031 ; free physical = 4068 ; free virtual = 12468

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15fdb03be

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2556.055 ; gain = 0.000 ; free physical = 4066 ; free virtual = 12467

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 1394 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1185ec9d1

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2556.055 ; gain = 0.000 ; free physical = 4069 ; free virtual = 12469
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 149c65cce

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2556.055 ; gain = 0.000 ; free physical = 4068 ; free virtual = 12468
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10abce17e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2556.055 ; gain = 0.000 ; free physical = 4067 ; free virtual = 12468
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 332 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10abce17e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2556.055 ; gain = 0.000 ; free physical = 4068 ; free virtual = 12468
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 68e78239

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2556.055 ; gain = 0.000 ; free physical = 4071 ; free virtual = 12471
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 68e78239

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2556.055 ; gain = 0.000 ; free physical = 4071 ; free virtual = 12471
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2556.055 ; gain = 0.000 ; free physical = 4071 ; free virtual = 12471
Ending Logic Optimization Task | Checksum: 68e78239

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2556.055 ; gain = 0.000 ; free physical = 4071 ; free virtual = 12471

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=999.712 | TNS=0.000 |
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 14 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 68e78239

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4295.973 ; gain = 0.000 ; free physical = 2855 ; free virtual = 11256
Ending Power Optimization Task | Checksum: 68e78239

Time (s): cpu = 00:00:46 ; elapsed = 00:01:00 . Memory (MB): peak = 4295.973 ; gain = 1739.918 ; free physical = 2862 ; free virtual = 11263

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 68e78239

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4295.973 ; gain = 0.000 ; free physical = 2862 ; free virtual = 11263
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:03 . Memory (MB): peak = 4295.973 ; gain = 1811.953 ; free physical = 2862 ; free virtual = 11263
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.runs/impl_1/LMAC_DFIFO_TOP_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file LMAC_DFIFO_TOP_drc_opted.rpt -pb LMAC_DFIFO_TOP_drc_opted.pb -rpx LMAC_DFIFO_TOP_drc_opted.rpx
Command: report_drc -file LMAC_DFIFO_TOP_drc_opted.rpt -pb LMAC_DFIFO_TOP_drc_opted.pb -rpx LMAC_DFIFO_TOP_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.runs/impl_1/LMAC_DFIFO_TOP_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4332.938 ; gain = 36.965 ; free physical = 2852 ; free virtual = 11253
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4332.938 ; gain = 0.000 ; free physical = 2572 ; free virtual = 11056
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5926f900

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4332.938 ; gain = 0.000 ; free physical = 2572 ; free virtual = 11056
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4332.938 ; gain = 0.000 ; free physical = 2571 ; free virtual = 11055

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9b760137

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4332.938 ; gain = 0.000 ; free physical = 2474 ; free virtual = 10978

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9e33e3ad

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4332.938 ; gain = 0.000 ; free physical = 2442 ; free virtual = 10950

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9e33e3ad

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4332.938 ; gain = 0.000 ; free physical = 2442 ; free virtual = 10949
Phase 1 Placer Initialization | Checksum: 9e33e3ad

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4332.938 ; gain = 0.000 ; free physical = 2442 ; free virtual = 10949

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18dff89d1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4404.973 ; gain = 72.035 ; free physical = 2410 ; free virtual = 10923

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4412.977 ; gain = 0.000 ; free physical = 1988 ; free virtual = 10564

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 5ad653be

Time (s): cpu = 00:01:03 ; elapsed = 00:00:17 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1984 ; free virtual = 10560
Phase 2 Global Placement | Checksum: 1156267f8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:18 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1986 ; free virtual = 10564

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1156267f8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:18 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1986 ; free virtual = 10564

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c1ac4389

Time (s): cpu = 00:01:05 ; elapsed = 00:00:18 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1981 ; free virtual = 10560

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16f43f318

Time (s): cpu = 00:01:06 ; elapsed = 00:00:18 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1981 ; free virtual = 10559

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16f43f318

Time (s): cpu = 00:01:06 ; elapsed = 00:00:18 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1980 ; free virtual = 10559

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1088afc93

Time (s): cpu = 00:01:07 ; elapsed = 00:00:19 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1965 ; free virtual = 10546

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 18f347255

Time (s): cpu = 00:01:27 ; elapsed = 00:00:23 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1788 ; free virtual = 10403

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: ec4e5e59

Time (s): cpu = 00:01:28 ; elapsed = 00:00:23 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1787 ; free virtual = 10401

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 123b49543

Time (s): cpu = 00:01:28 ; elapsed = 00:00:23 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1761 ; free virtual = 10376

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 10dfd7c30

Time (s): cpu = 00:01:30 ; elapsed = 00:00:24 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1785 ; free virtual = 10400

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 64045252

Time (s): cpu = 00:01:30 ; elapsed = 00:00:24 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1786 ; free virtual = 10400

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 64045252

Time (s): cpu = 00:01:30 ; elapsed = 00:00:24 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1789 ; free virtual = 10403
Phase 3 Detail Placement | Checksum: 64045252

Time (s): cpu = 00:01:30 ; elapsed = 00:00:24 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1788 ; free virtual = 10402

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e8cbd748

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e8cbd748

Time (s): cpu = 00:01:34 ; elapsed = 00:00:25 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1774 ; free virtual = 10388
INFO: [Place 30-746] Post Placement Timing Summary WNS=999.668. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d8e81a2d

Time (s): cpu = 00:01:34 ; elapsed = 00:00:25 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1773 ; free virtual = 10388
Phase 4.1 Post Commit Optimization | Checksum: 1d8e81a2d

Time (s): cpu = 00:01:34 ; elapsed = 00:00:25 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1774 ; free virtual = 10388

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d8e81a2d

Time (s): cpu = 00:01:34 ; elapsed = 00:00:25 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1788 ; free virtual = 10402

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 222a5273a

Time (s): cpu = 00:01:41 ; elapsed = 00:00:32 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1731 ; free virtual = 10345

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 16d98ff74

Time (s): cpu = 00:01:41 ; elapsed = 00:00:32 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1731 ; free virtual = 10345
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16d98ff74

Time (s): cpu = 00:01:41 ; elapsed = 00:00:32 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1731 ; free virtual = 10345
Ending Placer Task | Checksum: c041a7fb

Time (s): cpu = 00:01:41 ; elapsed = 00:00:32 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1824 ; free virtual = 10439
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:49 ; elapsed = 00:00:39 . Memory (MB): peak = 4412.977 ; gain = 80.039 ; free physical = 1824 ; free virtual = 10439
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4412.977 ; gain = 0.000 ; free physical = 1813 ; free virtual = 10437
INFO: [Common 17-1381] The checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.runs/impl_1/LMAC_DFIFO_TOP_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file LMAC_DFIFO_TOP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4412.977 ; gain = 0.000 ; free physical = 1811 ; free virtual = 10425
INFO: [runtcl-4] Executing : report_utilization -file LMAC_DFIFO_TOP_utilization_placed.rpt -pb LMAC_DFIFO_TOP_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.61 . Memory (MB): peak = 4412.977 ; gain = 0.000 ; free physical = 1838 ; free virtual = 10453
INFO: [runtcl-4] Executing : report_control_sets -verbose -file LMAC_DFIFO_TOP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4412.977 ; gain = 0.000 ; free physical = 1837 ; free virtual = 10452
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 478a11ea ConstDB: 0 ShapeSum: 2efa8904 RouteDB: 49bd0d0d

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1925bc28c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:56 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1390 ; free virtual = 10036
Post Restoration Checksum: NetGraph: cc660dbd NumContArr: 5c52193d Constraints: 6c22366e Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 194da5d68

Time (s): cpu = 00:01:11 ; elapsed = 00:00:56 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1391 ; free virtual = 10037

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 194da5d68

Time (s): cpu = 00:01:11 ; elapsed = 00:00:56 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1330 ; free virtual = 9975

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 194da5d68

Time (s): cpu = 00:01:11 ; elapsed = 00:00:56 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1330 ; free virtual = 9975

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 13aed077b

Time (s): cpu = 00:01:14 ; elapsed = 00:00:59 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1226 ; free virtual = 9872

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 16e95b957

Time (s): cpu = 00:01:17 ; elapsed = 00:01:00 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1228 ; free virtual = 9873
INFO: [Route 35-416] Intermediate Timing Summary | WNS=999.659| TNS=0.000  | WHS=N/A    | THS=N/A    |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1bd23e36f

Time (s): cpu = 00:01:19 ; elapsed = 00:01:00 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1223 ; free virtual = 9868
INFO: [Route 35-416] Intermediate Timing Summary | WNS=999.659| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1bd23e36f

Time (s): cpu = 00:01:19 ; elapsed = 00:01:00 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1223 ; free virtual = 9868
Phase 2 Router Initialization | Checksum: 16752597d

Time (s): cpu = 00:01:19 ; elapsed = 00:01:00 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1223 ; free virtual = 9868

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f2c15ccd

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1209 ; free virtual = 9854

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: f2c15ccd

Time (s): cpu = 00:01:24 ; elapsed = 00:01:02 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1211 ; free virtual = 9857
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: f2c15ccd

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1211 ; free virtual = 9857

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1081
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=999.480| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 34f5fd164

Time (s): cpu = 00:01:48 ; elapsed = 00:01:06 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1221 ; free virtual = 9866

Phase 4.3 Additional Iteration for Hold
Phase 4.3 Additional Iteration for Hold | Checksum: 34f5fd164

Time (s): cpu = 00:01:48 ; elapsed = 00:01:06 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1221 ; free virtual = 9866
Phase 4 Rip-up And Reroute | Checksum: 34f5fd164

Time (s): cpu = 00:01:48 ; elapsed = 00:01:06 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1221 ; free virtual = 9866

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2be3b2d7b

Time (s): cpu = 00:01:48 ; elapsed = 00:01:06 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1228 ; free virtual = 9874

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2be3b2d7b

Time (s): cpu = 00:01:48 ; elapsed = 00:01:06 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1228 ; free virtual = 9874
Phase 5 Delay and Skew Optimization | Checksum: 2be3b2d7b

Time (s): cpu = 00:01:48 ; elapsed = 00:01:06 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1228 ; free virtual = 9874

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2be3b2d7b

Time (s): cpu = 00:01:49 ; elapsed = 00:01:07 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1227 ; free virtual = 9873
INFO: [Route 35-416] Intermediate Timing Summary | WNS=999.480| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Hold Fix Iter | Checksum: 2be3b2d7b

Time (s): cpu = 00:01:50 ; elapsed = 00:01:07 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1227 ; free virtual = 9873
Phase 6 Post Hold Fix | Checksum: 2be3b2d7b

Time (s): cpu = 00:01:50 ; elapsed = 00:01:07 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1227 ; free virtual = 9873

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.156296 %
  Global Horizontal Routing Utilization  = 0.210128 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2be3b2d7b

Time (s): cpu = 00:01:51 ; elapsed = 00:01:07 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1223 ; free virtual = 9868

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2be3b2d7b

Time (s): cpu = 00:01:51 ; elapsed = 00:01:07 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1223 ; free virtual = 9868

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2be3b2d7b

Time (s): cpu = 00:01:51 ; elapsed = 00:01:07 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1223 ; free virtual = 9868

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=999.480| TNS=0.000  | WHS=N/A    | THS=N/A    |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2be3b2d7b

Time (s): cpu = 00:01:51 ; elapsed = 00:01:07 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1228 ; free virtual = 9873
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:51 ; elapsed = 00:01:07 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1310 ; free virtual = 9955

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:59 ; elapsed = 00:01:13 . Memory (MB): peak = 4425.938 ; gain = 12.961 ; free physical = 1310 ; free virtual = 9955
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4425.938 ; gain = 0.000 ; free physical = 1292 ; free virtual = 9949
INFO: [Common 17-1381] The checkpoint '/home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.runs/impl_1/LMAC_DFIFO_TOP_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file LMAC_DFIFO_TOP_drc_routed.rpt -pb LMAC_DFIFO_TOP_drc_routed.pb -rpx LMAC_DFIFO_TOP_drc_routed.rpx
Command: report_drc -file LMAC_DFIFO_TOP_drc_routed.rpt -pb LMAC_DFIFO_TOP_drc_routed.pb -rpx LMAC_DFIFO_TOP_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.runs/impl_1/LMAC_DFIFO_TOP_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4865.953 ; gain = 440.016 ; free physical = 1291 ; free virtual = 9939
INFO: [runtcl-4] Executing : report_methodology -file LMAC_DFIFO_TOP_methodology_drc_routed.rpt -pb LMAC_DFIFO_TOP_methodology_drc_routed.pb -rpx LMAC_DFIFO_TOP_methodology_drc_routed.rpx
Command: report_methodology -file LMAC_DFIFO_TOP_methodology_drc_routed.rpt -pb LMAC_DFIFO_TOP_methodology_drc_routed.pb -rpx LMAC_DFIFO_TOP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lewiz/sambashare/KIRATEY/LMAC_DFIFO_BRIDGE_IP/LMAC_DFIFO_BRIDGE.runs/impl_1/LMAC_DFIFO_TOP_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file LMAC_DFIFO_TOP_power_routed.rpt -pb LMAC_DFIFO_TOP_power_summary_routed.pb -rpx LMAC_DFIFO_TOP_power_routed.rpx
Command: report_power -file LMAC_DFIFO_TOP_power_routed.rpt -pb LMAC_DFIFO_TOP_power_summary_routed.pb -rpx LMAC_DFIFO_TOP_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file LMAC_DFIFO_TOP_route_status.rpt -pb LMAC_DFIFO_TOP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file LMAC_DFIFO_TOP_timing_summary_routed.rpt -pb LMAC_DFIFO_TOP_timing_summary_routed.pb -rpx LMAC_DFIFO_TOP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file LMAC_DFIFO_TOP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file LMAC_DFIFO_TOP_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4865.953 ; gain = 0.000 ; free physical = 1280 ; free virtual = 9933
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file LMAC_DFIFO_TOP_bus_skew_routed.rpt -pb LMAC_DFIFO_TOP_bus_skew_routed.pb -rpx LMAC_DFIFO_TOP_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force LMAC_DFIFO_TOP.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 102 out of 102 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: fmac_speed[1:0], gmii_rxd[7:0], gmii_txd[7:0], m_axis_tdata[31:0], m_axis_tkeep[3:0], s_axis_tdata[31:0], s_axis_tkeep[3:0], s_axis_tvalid, gmii_rx_dv, gmii_tx_en, gmii_tx_er, s_axis_tready, m_axis_tlast, m_axis_tready, m_axis_tvalid... and (the first 15 of 19 listed).
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 102 out of 102 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: fmac_speed[1:0], gmii_rxd[7:0], gmii_txd[7:0], m_axis_tdata[31:0], m_axis_tkeep[3:0], s_axis_tdata[31:0], s_axis_tkeep[3:0], s_axis_tvalid, gmii_rx_dv, gmii_tx_en, gmii_tx_er, s_axis_tready, m_axis_tlast, m_axis_tready, m_axis_tvalid... and (the first 15 of 19 listed).
WARNING: [DRC RTSTAT-10] No routable loads: 29 net(s) have no routable loads. The problem bus(es) and/or net(s) are LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/rf_sfifo/br_sfifo_ip_4x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, LMAC_SYNTH/LMAC_CORE_TOP/core/pktctrl_fifo/pktctrl_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/bfsof_sfifo/br_sfifo_ip_4x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, LMAC_SYNTH/LMAC_CORE_TOP/core/pktctrl_fifo/pktctrl_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/bfsof_sfifo/br_sfifo_ip_4x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 29 listed).
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 1 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 5 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:02:16 . Memory (MB): peak = 4873.957 ; gain = 0.000 ; free physical = 1133 ; free virtual = 9937
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Mon Apr  8 14:34:33 2019...
