set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {archPCcomJK.vho archPCcomJK_vhd.sdo}}
	{{"Fast Model"} {archPCcomJK_fast.vho archPCcomJK_vhd_fast.sdo}}
}
