

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2'
================================================================
* Date:           Fri Jun  7 16:44:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.822 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      644|      644|  3.220 us|  3.220 us|  644|  644|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_channel_pool_2_loop_for_weight_pool_2  |      642|      642|         4|          1|          1|   640|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     260|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     198|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     198|     396|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln52_1_fu_160_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln52_fu_134_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln59_1_fu_255_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln59_fu_238_p2       |         +|   0|  0|  18|          11|          11|
    |add_ln63_1_fu_316_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln63_fu_326_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln65_fu_178_p2       |         +|   0|  0|  13|           6|           1|
    |empty_153_fu_221_p2      |         +|   0|  0|  18|          11|          11|
    |icmp_ln52_fu_128_p2      |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln55_fu_146_p2      |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln61_1_fu_305_p2    |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln61_fu_266_p2      |      icmp|   0|  0|  23|          16|          13|
    |or_ln59_fu_249_p2        |        or|   0|  0|  11|          11|           1|
    |OutPool2_d0              |    select|   0|  0|  16|           1|          16|
    |max_fu_272_p3            |    select|   0|  0|  16|           1|          16|
    |select_ln52_1_fu_166_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln52_fu_152_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 260|         136|         140|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten129_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_y_load                  |   9|          2|    6|         12|
    |ap_sig_allocacmp_z_load                  |   9|          2|    5|         10|
    |indvar_flatten129_fu_68                  |   9|          2|   10|         20|
    |y_fu_60                                  |   9|          2|    6|         12|
    |z_fu_64                                  |   9|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  72|         16|   44|         88|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_reg_368                     |   4|   0|    4|          0|
    |indvar_flatten129_fu_68           |  10|   0|   10|          0|
    |max_reg_386                       |  16|   0|   16|          0|
    |pool_value_2_reg_392              |  16|   0|   16|          0|
    |select_ln52_reg_362               |   6|   0|    6|          0|
    |y_fu_60                           |   6|   0|    6|          0|
    |z_fu_64                           |   5|   0|    5|          0|
    |empty_reg_368                     |  64|  32|    4|          0|
    |select_ln52_reg_362               |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 198|  64|   80|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+-------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|OutConv5_address0  |  out|   11|   ap_memory|                                                     OutConv5|         array|
|OutConv5_ce0       |  out|    1|   ap_memory|                                                     OutConv5|         array|
|OutConv5_q0        |   in|   16|   ap_memory|                                                     OutConv5|         array|
|OutConv5_address1  |  out|   11|   ap_memory|                                                     OutConv5|         array|
|OutConv5_ce1       |  out|    1|   ap_memory|                                                     OutConv5|         array|
|OutConv5_q1        |   in|   16|   ap_memory|                                                     OutConv5|         array|
|OutPool2_address0  |  out|   10|   ap_memory|                                                     OutPool2|         array|
|OutPool2_ce0       |  out|    1|   ap_memory|                                                     OutPool2|         array|
|OutPool2_we0       |  out|    1|   ap_memory|                                                     OutPool2|         array|
|OutPool2_d0        |  out|   16|   ap_memory|                                                     OutPool2|         array|
+-------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.80>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Pool.cpp:55->CNN.cpp:45]   --->   Operation 7 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%z = alloca i32 1" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 8 'alloca' 'z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten129 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten129"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln52 = store i5 0, i5 %z" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 11 'store' 'store_ln52' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln55 = store i6 0, i6 %y" [Pool.cpp:55->CNN.cpp:45]   --->   Operation 12 'store' 'store_ln55' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i.i.i.i345"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten129_load = load i10 %indvar_flatten129" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 14 'load' 'indvar_flatten129_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_eq  i10 %indvar_flatten129_load, i10 640" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 15 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln52 = add i10 %indvar_flatten129_load, i10 1" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 16 'add' 'add_ln52' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc19.i361, void %for.body4.i367.preheader.exitStub" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 17 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%y_load = load i6 %y" [Pool.cpp:55->CNN.cpp:45]   --->   Operation 18 'load' 'y_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%z_load = load i5 %z" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 19 'load' 'z_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_eq  i6 %y_load, i6 40" [Pool.cpp:55->CNN.cpp:45]   --->   Operation 20 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%select_ln52 = select i1 %icmp_ln55, i6 0, i6 %y_load" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 21 'select' 'select_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln52_1 = add i5 %z_load, i5 1" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 22 'add' 'add_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.41ns)   --->   "%select_ln52_1 = select i1 %icmp_ln55, i5 %add_ln52_1, i5 %z_load" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 23 'select' 'select_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i5 %select_ln52_1" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 24 'trunc' 'empty' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.78ns)   --->   "%add_ln65 = add i6 %select_ln52, i6 1" [Pool.cpp:65->CNN.cpp:45]   --->   Operation 25 'add' 'add_ln65' <Predicate = (!icmp_ln52)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln52 = store i10 %add_ln52, i10 %indvar_flatten129" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 26 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln52 = store i5 %select_ln52_1, i5 %z" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 27 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln55 = store i6 %add_ln65, i6 %y" [Pool.cpp:55->CNN.cpp:45]   --->   Operation 28 'store' 'store_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.82>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty, i6 0" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 29 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_shl42_cast = zext i10 %p_shl" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 30 'zext' 'p_shl42_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty, i4 0" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 31 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl43_cast = zext i8 %p_shl2" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 32 'zext' 'p_shl43_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.78ns)   --->   "%empty_153 = add i11 %p_shl42_cast, i11 %p_shl43_cast" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 33 'add' 'empty_153' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %select_ln52, i1 0" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 34 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i7 %tmp_s" [Pool.cpp:59->CNN.cpp:45]   --->   Operation 35 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.79ns)   --->   "%add_ln59 = add i11 %zext_ln59, i11 %empty_153" [Pool.cpp:59->CNN.cpp:45]   --->   Operation 36 'add' 'add_ln59' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i11 %add_ln59" [Pool.cpp:60->CNN.cpp:45]   --->   Operation 37 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%OutConv5_addr = getelementptr i16 %OutConv5, i64 0, i64 %zext_ln60" [Pool.cpp:60->CNN.cpp:45]   --->   Operation 38 'getelementptr' 'OutConv5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (1.23ns)   --->   "%pool_value = load i11 %OutConv5_addr" [Pool.cpp:60->CNN.cpp:45]   --->   Operation 39 'load' 'pool_value' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_1)   --->   "%or_ln59 = or i11 %empty_153, i11 1" [Pool.cpp:59->CNN.cpp:45]   --->   Operation 40 'or' 'or_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln59_1 = add i11 %zext_ln59, i11 %or_ln59" [Pool.cpp:59->CNN.cpp:45]   --->   Operation 41 'add' 'add_ln59_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i11 %add_ln59_1" [Pool.cpp:60->CNN.cpp:45]   --->   Operation 42 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%OutConv5_addr_1 = getelementptr i16 %OutConv5, i64 0, i64 %zext_ln60_1" [Pool.cpp:60->CNN.cpp:45]   --->   Operation 43 'getelementptr' 'OutConv5_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.23ns)   --->   "%pool_value_2 = load i11 %OutConv5_addr_1" [Pool.cpp:60->CNN.cpp:45]   --->   Operation 44 'load' 'pool_value_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>

State 3 <SV = 2> <Delay = 2.44>
ST_3 : Operation 45 [1/2] (1.23ns)   --->   "%pool_value = load i11 %OutConv5_addr" [Pool.cpp:60->CNN.cpp:45]   --->   Operation 45 'load' 'pool_value' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_3 : Operation 46 [1/1] (0.85ns)   --->   "%icmp_ln61 = icmp_sgt  i16 %pool_value, i16 62976" [Pool.cpp:61->CNN.cpp:45]   --->   Operation 46 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.35ns)   --->   "%max = select i1 %icmp_ln61, i16 %pool_value, i16 62976" [Pool.cpp:61->CNN.cpp:45]   --->   Operation 47 'select' 'max' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/2] (1.23ns)   --->   "%pool_value_2 = load i11 %OutConv5_addr_1" [Pool.cpp:60->CNN.cpp:45]   --->   Operation 48 'load' 'pool_value_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_channel_pool_2_loop_for_weight_pool_2_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 640, i64 640, i64 640"   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty, i5 0" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 51 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl40_cast = zext i9 %p_shl3" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 52 'zext' 'p_shl40_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3 0" [Pool.cpp:52->CNN.cpp:45]   --->   Operation 53 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i7 %p_shl4" [Pool.cpp:55->CNN.cpp:45]   --->   Operation 54 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i6 %select_ln52" [Pool.cpp:55->CNN.cpp:45]   --->   Operation 55 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Pool.cpp:50->CNN.cpp:45]   --->   Operation 56 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.85ns)   --->   "%icmp_ln61_1 = icmp_sgt  i16 %pool_value_2, i16 %max" [Pool.cpp:61->CNN.cpp:45]   --->   Operation 57 'icmp' 'icmp_ln61_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.35ns)   --->   "%max_2 = select i1 %icmp_ln61_1, i16 %pool_value_2, i16 %max" [Pool.cpp:61->CNN.cpp:45]   --->   Operation 58 'select' 'max_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.77ns)   --->   "%add_ln63_1 = add i8 %zext_ln55, i8 %zext_ln55_1" [Pool.cpp:63->CNN.cpp:45]   --->   Operation 59 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i8 %add_ln63_1" [Pool.cpp:63->CNN.cpp:45]   --->   Operation 60 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.77ns)   --->   "%add_ln63 = add i10 %zext_ln63, i10 %p_shl40_cast" [Pool.cpp:63->CNN.cpp:45]   --->   Operation 61 'add' 'add_ln63' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i10 %add_ln63" [Pool.cpp:64->CNN.cpp:45]   --->   Operation 62 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%OutPool2_addr = getelementptr i16 %OutPool2, i64 0, i64 %zext_ln64" [Pool.cpp:64->CNN.cpp:45]   --->   Operation 63 'getelementptr' 'OutPool2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln64 = store i16 %max_2, i10 %OutPool2_addr" [Pool.cpp:64->CNN.cpp:45]   --->   Operation 64 'store' 'store_ln64' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln55 = br void %if.end.i.i.i.i345" [Pool.cpp:55->CNN.cpp:45]   --->   Operation 65 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OutConv5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OutPool2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                      (alloca           ) [ 01000]
z                      (alloca           ) [ 01000]
indvar_flatten129      (alloca           ) [ 01000]
store_ln0              (store            ) [ 00000]
store_ln52             (store            ) [ 00000]
store_ln55             (store            ) [ 00000]
br_ln0                 (br               ) [ 00000]
indvar_flatten129_load (load             ) [ 00000]
icmp_ln52              (icmp             ) [ 01110]
add_ln52               (add              ) [ 00000]
br_ln52                (br               ) [ 00000]
y_load                 (load             ) [ 00000]
z_load                 (load             ) [ 00000]
icmp_ln55              (icmp             ) [ 00000]
select_ln52            (select           ) [ 01111]
add_ln52_1             (add              ) [ 00000]
select_ln52_1          (select           ) [ 00000]
empty                  (trunc            ) [ 01111]
add_ln65               (add              ) [ 00000]
store_ln52             (store            ) [ 00000]
store_ln52             (store            ) [ 00000]
store_ln55             (store            ) [ 00000]
p_shl                  (bitconcatenate   ) [ 00000]
p_shl42_cast           (zext             ) [ 00000]
p_shl2                 (bitconcatenate   ) [ 00000]
p_shl43_cast           (zext             ) [ 00000]
empty_153              (add              ) [ 00000]
tmp_s                  (bitconcatenate   ) [ 00000]
zext_ln59              (zext             ) [ 00000]
add_ln59               (add              ) [ 00000]
zext_ln60              (zext             ) [ 00000]
OutConv5_addr          (getelementptr    ) [ 01010]
or_ln59                (or               ) [ 00000]
add_ln59_1             (add              ) [ 00000]
zext_ln60_1            (zext             ) [ 00000]
OutConv5_addr_1        (getelementptr    ) [ 01010]
pool_value             (load             ) [ 00000]
icmp_ln61              (icmp             ) [ 00000]
max                    (select           ) [ 01001]
pool_value_2           (load             ) [ 01001]
specloopname_ln0       (specloopname     ) [ 00000]
speclooptripcount_ln0  (speclooptripcount) [ 00000]
p_shl3                 (bitconcatenate   ) [ 00000]
p_shl40_cast           (zext             ) [ 00000]
p_shl4                 (bitconcatenate   ) [ 00000]
zext_ln55              (zext             ) [ 00000]
zext_ln55_1            (zext             ) [ 00000]
specpipeline_ln50      (specpipeline     ) [ 00000]
icmp_ln61_1            (icmp             ) [ 00000]
max_2                  (select           ) [ 00000]
add_ln63_1             (add              ) [ 00000]
zext_ln63              (zext             ) [ 00000]
add_ln63               (add              ) [ 00000]
zext_ln64              (zext             ) [ 00000]
OutPool2_addr          (getelementptr    ) [ 00000]
store_ln64             (store            ) [ 00000]
br_ln55                (br               ) [ 00000]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OutConv5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutConv5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OutPool2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPool2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_for_channel_pool_2_loop_for_weight_pool_2_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="y_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="z_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten129_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten129/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="OutConv5_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="11" slack="0"/>
<pin id="76" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutConv5_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="11" slack="0"/>
<pin id="81" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="0"/>
<pin id="84" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="85" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="86" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="16" slack="1"/>
<pin id="87" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_value/2 pool_value_2/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="OutConv5_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="11" slack="0"/>
<pin id="93" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutConv5_addr_1/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="OutPool2_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="10" slack="0"/>
<pin id="101" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPool2_addr/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln64_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="10" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln52_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="5" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln55_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="6" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="indvar_flatten129_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="0"/>
<pin id="127" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten129_load/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln52_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="0"/>
<pin id="130" dir="0" index="1" bw="10" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln52_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="y_load_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="z_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln55_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="6" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="select_ln52_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="6" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln52_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="select_ln52_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="5" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="empty_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln65_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln52_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="10" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln52_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="5" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln55_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="0" index="1" bw="6" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_shl_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="0" index="1" bw="4" slack="1"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_shl42_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl42_cast/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_shl2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="4" slack="1"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_shl43_cast_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl43_cast/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="empty_153_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_153/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_s_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="6" slack="1"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln59_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln59_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="0"/>
<pin id="240" dir="0" index="1" bw="11" slack="0"/>
<pin id="241" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln60_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="or_ln59_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="11" slack="0"/>
<pin id="251" dir="0" index="1" bw="11" slack="0"/>
<pin id="252" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln59_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="0" index="1" bw="11" slack="0"/>
<pin id="258" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln60_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln61_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="max_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="0" index="2" bw="16" slack="0"/>
<pin id="276" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_shl3_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="9" slack="0"/>
<pin id="282" dir="0" index="1" bw="4" slack="3"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_shl40_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl40_cast/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_shl4_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="0" index="1" bw="4" slack="3"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln55_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln55_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="3"/>
<pin id="304" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln61_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="1"/>
<pin id="307" dir="0" index="1" bw="16" slack="1"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_1/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="max_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="16" slack="1"/>
<pin id="312" dir="0" index="2" bw="16" slack="1"/>
<pin id="313" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_2/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln63_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="0"/>
<pin id="318" dir="0" index="1" bw="6" slack="0"/>
<pin id="319" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln63_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln63_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="9" slack="0"/>
<pin id="329" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln64_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/4 "/>
</bind>
</comp>

<comp id="337" class="1005" name="y_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="0"/>
<pin id="339" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="344" class="1005" name="z_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="351" class="1005" name="indvar_flatten129_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten129 "/>
</bind>
</comp>

<comp id="358" class="1005" name="icmp_ln52_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="2"/>
<pin id="360" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="362" class="1005" name="select_ln52_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="1"/>
<pin id="364" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln52 "/>
</bind>
</comp>

<comp id="368" class="1005" name="empty_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="1"/>
<pin id="370" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="376" class="1005" name="OutConv5_addr_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="11" slack="1"/>
<pin id="378" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="OutConv5_addr "/>
</bind>
</comp>

<comp id="381" class="1005" name="OutConv5_addr_1_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="11" slack="1"/>
<pin id="383" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="OutConv5_addr_1 "/>
</bind>
</comp>

<comp id="386" class="1005" name="max_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="1"/>
<pin id="388" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="max "/>
</bind>
</comp>

<comp id="392" class="1005" name="pool_value_2_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="1"/>
<pin id="394" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_value_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="88"><net_src comp="72" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="32" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="89" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="132"><net_src comp="125" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="125" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="140" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="143" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="146" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="160" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="143" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="166" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="152" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="134" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="166" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="178" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="209"><net_src comp="199" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="220"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="206" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="217" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="237"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="221" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="253"><net_src comp="221" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="234" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="249" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="270"><net_src comp="79" pin="7"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="36" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="79" pin="7"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="285"><net_src comp="46" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="8" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="290"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="48" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="50" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="301"><net_src comp="291" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="309" pin="3"/><net_sink comp="104" pin=1"/></net>

<net id="320"><net_src comp="298" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="302" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="287" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="340"><net_src comp="60" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="347"><net_src comp="64" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="354"><net_src comp="68" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="361"><net_src comp="128" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="152" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="371"><net_src comp="174" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="374"><net_src comp="368" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="375"><net_src comp="368" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="379"><net_src comp="72" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="384"><net_src comp="89" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="389"><net_src comp="272" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="395"><net_src comp="79" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="309" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OutPool2 | {4 }
 - Input state : 
	Port: CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 : OutConv5 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln52 : 1
		store_ln55 : 1
		indvar_flatten129_load : 1
		icmp_ln52 : 2
		add_ln52 : 2
		br_ln52 : 3
		y_load : 1
		z_load : 1
		icmp_ln55 : 2
		select_ln52 : 3
		add_ln52_1 : 2
		select_ln52_1 : 3
		empty : 4
		add_ln65 : 4
		store_ln52 : 3
		store_ln52 : 4
		store_ln55 : 5
	State 2
		p_shl42_cast : 1
		p_shl43_cast : 1
		empty_153 : 2
		zext_ln59 : 1
		add_ln59 : 3
		zext_ln60 : 4
		OutConv5_addr : 5
		pool_value : 6
		or_ln59 : 3
		add_ln59_1 : 3
		zext_ln60_1 : 4
		OutConv5_addr_1 : 5
		pool_value_2 : 6
	State 3
		icmp_ln61 : 1
		max : 2
	State 4
		p_shl40_cast : 1
		zext_ln55 : 1
		max_2 : 1
		add_ln63_1 : 2
		zext_ln63 : 3
		add_ln63 : 4
		zext_ln64 : 5
		OutPool2_addr : 6
		store_ln64 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    add_ln52_fu_134   |    0    |    17   |
|          |   add_ln52_1_fu_160  |    0    |    12   |
|          |    add_ln65_fu_178   |    0    |    13   |
|    add   |   empty_153_fu_221   |    0    |    17   |
|          |    add_ln59_fu_238   |    0    |    18   |
|          |   add_ln59_1_fu_255  |    0    |    18   |
|          |   add_ln63_1_fu_316  |    0    |    14   |
|          |    add_ln63_fu_326   |    0    |    16   |
|----------|----------------------|---------|---------|
|          |   icmp_ln52_fu_128   |    0    |    17   |
|   icmp   |   icmp_ln55_fu_146   |    0    |    13   |
|          |   icmp_ln61_fu_266   |    0    |    23   |
|          |  icmp_ln61_1_fu_305  |    0    |    23   |
|----------|----------------------|---------|---------|
|          |  select_ln52_fu_152  |    0    |    6    |
|  select  | select_ln52_1_fu_166 |    0    |    5    |
|          |      max_fu_272      |    0    |    16   |
|          |     max_2_fu_309     |    0    |    16   |
|----------|----------------------|---------|---------|
|   trunc  |     empty_fu_174     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     p_shl_fu_199     |    0    |    0    |
|          |     p_shl2_fu_210    |    0    |    0    |
|bitconcatenate|     tmp_s_fu_227     |    0    |    0    |
|          |     p_shl3_fu_280    |    0    |    0    |
|          |     p_shl4_fu_291    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  p_shl42_cast_fu_206 |    0    |    0    |
|          |  p_shl43_cast_fu_217 |    0    |    0    |
|          |   zext_ln59_fu_234   |    0    |    0    |
|          |   zext_ln60_fu_244   |    0    |    0    |
|   zext   |  zext_ln60_1_fu_261  |    0    |    0    |
|          |  p_shl40_cast_fu_287 |    0    |    0    |
|          |   zext_ln55_fu_298   |    0    |    0    |
|          |  zext_ln55_1_fu_302  |    0    |    0    |
|          |   zext_ln63_fu_322   |    0    |    0    |
|          |   zext_ln64_fu_332   |    0    |    0    |
|----------|----------------------|---------|---------|
|    or    |    or_ln59_fu_249    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   244   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| OutConv5_addr_1_reg_381 |   11   |
|  OutConv5_addr_reg_376  |   11   |
|      empty_reg_368      |    4   |
|    icmp_ln52_reg_358    |    1   |
|indvar_flatten129_reg_351|   10   |
|       max_reg_386       |   16   |
|   pool_value_2_reg_392  |   16   |
|   select_ln52_reg_362   |    6   |
|        y_reg_337        |    6   |
|        z_reg_344        |    5   |
+-------------------------+--------+
|          Total          |   86   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_79 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   22   ||  0.854  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   244  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   86   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   86   |   262  |
+-----------+--------+--------+--------+
