<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>RISC-V CPU â€” Alba Soldevilla</title>
  <link rel="stylesheet" href="style.css" />

  <link rel="preconnect" href="https://fonts.googleapis.com">
  <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
  <link href="https://fonts.googleapis.com/css2?family=Press+Start+2P&display=swap" rel="stylesheet">
  <link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;600;800&display=swap" rel="stylesheet">

</head>

<body>
  <header class="topbar">
    <div class="topbar-inner">
      <a class="brand" href="index.html">
        <span class="brand-dot" aria-hidden="true"></span>
        Alba Soldevilla
      </a>

      <nav class="nav">
        <a href="index.html#projects">Projects</a>
        <a href="index.html#contact">Contact</a>
      </nav>
    </div>
  </header>

  <main class="container project-page">
    <section class="card">
      <div class="card-titlebar">
        <span class="title">cpu.sv</span>
        <div class="win-dots" aria-hidden="true"><span></span><span></span><span></span></div>
      </div>

      <div class="card-body">
        <p class="kicker">Processor Architecture</p>
        <h1 class="headline">Implementation of a RISC-V CPU in Verilog</h1>

        <p class="subtitle">
          This project presents the design and implementation of a single-core out-of-order processor written in Verilog. 
          The architecture supports speculative execution, register renaming, dynamic instruction scheduling, and precise exception handling through a Graduation List mechanism.
        </p>

        <p class="subtitle">
          The processor features an instruction window with wake-up and pick logic, a store buffer with coherence guarantees, and support for multi-cycle arithmetic operations including integer and floating-point multiplication and division. 
          To handle control flow speculation, a branch predictor based on a two-bit saturating counter was implemented, along with a robust cancellation mechanism capable of safely removing incorrectly speculated instruction ranges.
        </p>

        <p class="subtitle">
          Special attention was given to memory consistency and correctness. Load and store operations interact with the cache and store buffer while handling partial overlaps, line replacements, and cache misses without violating program order at commit time. 
          Exceptions are resolved in-order using the Graduation List, ensuring precise state recovery even under out-of-order execution.
        </p>

        <p class="subtitle">
          The resulting design demonstrates a fully functional out-of-order pipeline with coherence guarantees, variable-latency execution units, and correct recovery from mispredictions and exceptions, validating the feasibility of a complex speculative processor architecture within a single-core design.
        </p>


        <div class="project-image">
          <figure>
            <img src="project-files/pipeline-diagram.png" alt="Interactive API interface visualization" />
            <figcaption style="font-style:italic;">Pipeline diagram.</figcaption>
          </figure>
        </div>


        <div class="actions">
          <a class="chip primary" href="https://github.com/AlbaSolde/pa-project.git" target="_blank" rel="noreferrer">GitHub</a>
          <a class="chip" href="project-files/pa-report.pdf" download>Download PDF</a>
          <a class="chip" href="index.html#projects">Back</a>
        </div>

        <hr style="border:0;border-top:1px solid var(--border);margin:18px 0;">

        <p class="muted">
          <b>Highlights:</b> SystemVerilog, RISC-V, Out of Order.
        </p>
      </div>
    </section>
  </main>
</body>
</html>
