// Seed: 1174461459
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_1.id_5 = 0;
  tri  id_13;
  wire id_14;
  assign id_14 = id_10;
  wire id_15 = id_5;
  wire id_16 = id_2;
  wire id_17;
  id_18 :
  assert property (@(1 or id_13) $display(id_13, 1'b0, 1))
  else;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input tri0 id_2,
    input tri id_3,
    output wand id_4,
    input tri id_5,
    input supply1 id_6,
    input supply0 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
