// Id := 100664438, Name := Z0.bit Z0.Logix.LogicOps::f6d(Z0.bit,Z0.bit,Z0.bit)
// bit f6d(bit a, bit b, bit c)
// AggressiveInlining
bit f6d(bit a, bit b, bit c)
{
    IL_0000: ldloca.s V_0
    IL_0002: initobj Z0.bit
    IL_0008: ldloc.0
    IL_0009: ret
}
------------------------------------------------------------------------------------------------------------------------
