// Seed: 98758426
module module_0 (
    input tri id_0,
    output wor id_1,
    output tri1 id_2,
    output wire id_3,
    output uwire id_4,
    input wand id_5,
    input tri0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    output tri0 id_9,
    output tri0 id_10,
    output wand id_11,
    input tri1 id_12,
    input wand id_13,
    input tri0 id_14,
    output wand id_15,
    input tri id_16
);
endmodule
module module_1 (
    input  wand id_0,
    input  tri1 id_1,
    input  wor  id_2,
    output wor  id_3,
    input  tri0 id_4,
    output tri0 id_5,
    input  wand id_6,
    output wand id_7,
    input  tri  id_8,
    input  wand id_9,
    output tri1 id_10
);
  logic id_12;
  ;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_3,
      id_5,
      id_5,
      id_4,
      id_4,
      id_9,
      id_1,
      id_7,
      id_10,
      id_10,
      id_1,
      id_0,
      id_0,
      id_5,
      id_6
  );
  assign modCall_1.id_12 = 0;
endmodule
