Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Oct  9 19:38:12 2025
| Host         : DESKTOP-SL0FT3E running 64-bit major release  (build 9200)
| Command      : report_drc -file lock_drc_routed.rpt -pb lock_drc_routed.pb -rpx lock_drc_routed.rpx
| Design       : lock
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 3
+-------------+----------+-------------------------------------------------------------+--------+
| Rule        | Severity | Description                                                 | Checks |
+-------------+----------+-------------------------------------------------------------+--------+
| PDRC-153    | Warning  | Gated clock check                                           | 2      |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1      |
+-------------+----------+-------------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net U1/CLK is a gated clock net sourced by a combinational pin U1/FSM_onehot_state_reg[8]_i_1/O, cell U1/FSM_onehot_state_reg[8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net U1/E[0] is a gated clock net sourced by a combinational pin U1/FSM_onehot_state_next_reg[8]_i_2/O, cell U1/FSM_onehot_state_next_reg[8]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT U1/FSM_onehot_state_reg[8]_i_1 is driving clock pin of 9 cells. This could lead to large hold time violations. Involved cells are:
FSM_onehot_state_reg_reg[0], FSM_onehot_state_reg_reg[1],
FSM_onehot_state_reg_reg[2], FSM_onehot_state_reg_reg[3],
FSM_onehot_state_reg_reg[4], FSM_onehot_state_reg_reg[5],
FSM_onehot_state_reg_reg[6], FSM_onehot_state_reg_reg[7]
FSM_onehot_state_reg_reg[8]
Related violations: <none>


