<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="ADC1" id="ADC1">
  
  
  <register acronym="ADC1_REVISION" description="" id="ADC1_REVISION" offset="0x0" width="32">
    
  <bitfield begin="31" description=" HL 0.8 scheme" end="30" id="SCHEME" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" " end="28" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="27" description=" Functional Number" end="16" id="FUNC" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="15" description=" RTL revision. [[br]]Will vary depending on release." end="11" id="R_RTL" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" Major revision." end="8" id="X_MAJOR" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description=" Custom revision." end="6" id="CUSTOM" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Minor revision" end="0" id="Y_MINOR" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="ADC1_SYSCONFIG" description="" id="ADC1_SYSCONFIG" offset="0x10" width="32">
    
  <bitfield begin="3" description=" [[br]]00 -> Force Idle (always acknowledges). [[br]]01 -> No Idle Mode (never acknowledges). [[br]]10 -> Smart-Idle Mode. [[br]]11 -> Reserved." end="2" id="IDLEMODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="1" description=" " end="0" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="ADC1_IRQSTS_RAW" description="" id="ADC1_IRQSTS_RAW" offset="0x24" width="32">
    
  <bitfield begin="9" description=" [[br]]Write 0: No action. [[br]]Write 1: Set event (debug). [[br]]Read 0: No event pending. [[br]]Read 1: Event pending." end="9" id="START_OF_SWIPE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" [[br]]Write 0: No action. [[br]]Write 1: Set event (debug). [[br]]Read 0: No event pending. [[br]]Read 1: Event pending." end="8" id="OUT_OF_RANGE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description=" [[br]]Write 0: No action. [[br]]Write 1: Set event (debug). [[br]]Read 0: No event pending. [[br]]Read 1: Event pending." end="7" id="FIFO1_UNDERFLOW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description=" [[br]]Write 0: No action. [[br]]Write 1: Set event (debug). [[br]]Read 0: No event pending. [[br]]Read 1: Event pending." end="6" id="FIFO1_OVERRUN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description=" [[br]]Write 0: No action. [[br]]Write 1: Set event (debug). [[br]]Read 0: No event pending. [[br]]Read 1: Event pending." end="5" id="FIFO1_THR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description=" [[br]]Write 0: No action. [[br]]Write 1: Set event (debug). [[br]]Read 0: No event pending. [[br]]Read 1: Event pending." end="4" id="FIFO0_UNDERFLOW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description=" [[br]]Write 0: No action. [[br]]Write 1: Set event (debug). [[br]]Read 0: No event pending. [[br]]Read 1: Event pending." end="3" id="FIFO0_OVERRUN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description=" [[br]]Write 0: No action. [[br]]Write 1: Set event (debug). [[br]]Read 0: No event pending. [[br]]Read 1: Event pending." end="2" id="FIFO0_THR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" [[br]]Write 0: No action. [[br]]Write 1: Set event (debug). [[br]]Read 0: No event pending. [[br]]Read 1: Event pending." end="1" id="END_OF_SEQUENCE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" " end="0" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="ADC1_IRQSTS" description="" id="ADC1_IRQSTS" offset="0x28" width="32">
    
  <bitfield begin="9" description=" [[br]]Write 0: No action. [[br]]Read 0: No (enabled) event pending. [[br]]Read 1: Event pending. [[br]]Write 1: Clear (raw) event." end="9" id="START_OF_SWIPE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" [[br]]Write 0: No action. [[br]]Read 0: No (enabled) event pending. [[br]]Read 1: Event pending. [[br]]Write 1: Clear (raw) event." end="8" id="OUT_OF_RANGE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description=" [[br]]Write 0: No action. [[br]]Read 0: No (enabled) event pending. [[br]]Read 1: Event pending. [[br]]Write 1: Clear (raw) event." end="7" id="FIFO1_UNDERFLOW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description=" [[br]]Write 0: No action. [[br]]Read 0: No (enabled) event pending. [[br]]Read 1: Event pending. [[br]]Write 1: Clear (raw) event." end="6" id="FIFO1_OVERRUN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description=" [[br]]Write 0: No action. [[br]]Read 0: No (enabled) event pending. [[br]]Read 1: Event pending. [[br]]Write 1: Clear (raw) event." end="5" id="FIFO1_THR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description=" [[br]]Write 0: No action. [[br]]Read 0: No (enabled) event pending. [[br]]Read 1: Event pending. [[br]]Write 1: Clear (raw) event." end="4" id="FIFO0_UNDERFLOW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description=" [[br]]Write 0: No action. [[br]]Read 0: No (enabled) event pending. [[br]]Read 1: Event pending. [[br]]Write 1: Clear (raw) event." end="3" id="FIFO0_OVERRUN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description=" [[br]]Write 0: No action. [[br]]Read 0: No (enabled) event pending. [[br]]Read 1: Event pending. [[br]]Write 1: Clear (raw) event." end="2" id="FIFO0_THR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" [[br]]Write 0: No action. [[br]]Read 0: No (enabled) event pending. [[br]]Read 1: Event pending. [[br]]Write 1: Clear (raw) event." end="1" id="END_OF_SEQUENCE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" " end="0" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="ADC1_IRQEN_SET" description="" id="ADC1_IRQEN_SET" offset="0x2C" width="32">
    
  <bitfield begin="9" description=" [[br]]Write 0: No action. [[br]]Read 0: Interrupt disabled (masked). [[br]]Read 1: Interrupt enabled. [[br]]Write 1: Enable interrupt." end="9" id="START_OF_SWIPE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" [[br]]Write 0: No action. [[br]]Read 0: Interrupt disabled (masked). [[br]]Read 1: Interrupt enabled. [[br]]Write 1: Enable interrupt." end="8" id="OUT_OF_RANGE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description=" [[br]]Write 0: No action. [[br]]Read 0: Interrupt disabled (masked). [[br]]Read 1: Interrupt enabled. [[br]]Write 1: Enable interrupt." end="7" id="FIFO1_UNDERFLOW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description=" [[br]]Write 0: No action. [[br]]Read 0: Interrupt disabled (masked). [[br]]Read 1: Interrupt enabled. [[br]]Write 1: Enable interrupt." end="6" id="FIFO1_OVERRUN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description=" [[br]]Write 0: No action. [[br]]Read 0: Interrupt disabled (masked). [[br]]Read 1: Interrupt enabled. [[br]]Write 1: Enable interrupt." end="5" id="FIFO1_THR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description=" [[br]]Write 0: No action. [[br]]Read 0: Interrupt disabled (masked). [[br]]Read 1: Interrupt enabled. [[br]]Write 1: Enable interrupt." end="4" id="FIFO0_UNDERFLOW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description=" [[br]]Write 0: No action. [[br]]Read 0: Interrupt disabled (masked). [[br]]Read 1: Interrupt enabled. [[br]]Write 1: Enable interrupt." end="3" id="FIFO0_OVERRUN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description=" [[br]]Write 0: No action. [[br]]Read 0: Interrupt disabled (masked). [[br]]Read 1: Interrupt enabled. [[br]]Write 1: Enable interrupt." end="2" id="FIFO0_THR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" [[br]]Write 0: No action. [[br]]Read 0: Interrupt disabled (masked). [[br]]Read 1: Interrupt enabled. [[br]]Write 1: Enable interrupt." end="1" id="END_OF_SEQUENCE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" " end="0" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="ADC1_IRQEN_CLR" description="" id="ADC1_IRQEN_CLR" offset="0x30" width="32">
    
  <bitfield begin="9" description=" [[br]]Write 0: No action. [[br]]Read 0: Interrupt disabled (masked). [[br]]Read 1: Interrupt enabled. [[br]]Write 1: Disable interrupt." end="9" id="START_OF_SWIPE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" [[br]]Write 0: No action. [[br]]Read 0: Interrupt disabled (masked). [[br]]Read 1: Interrupt enabled. [[br]]Write 1: Disable interrupt." end="8" id="OUT_OF_RANGE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description=" [[br]]Write 0: No action. [[br]]Read 0: Interrupt disabled (masked). [[br]]Read 1: Interrupt enabled. [[br]]Write 1: Disable interrupt." end="7" id="FIFO1_UNDERFLOW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description=" [[br]]Write 0: No action. [[br]]Read 0: Interrupt disabled (masked). [[br]]Read 1: Interrupt enabled. [[br]]Write 1: Disable interrupt." end="6" id="FIFO1_OVERRUN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description=" [[br]]Write 0: No action. [[br]]Read 0: Interrupt disabled (masked). [[br]]Read 1: Interrupt enabled. [[br]]Write 1: Disable interrupt." end="5" id="FIFO1_THR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description=" [[br]]Write 0: No action. [[br]]Read 0: Interrupt disabled (masked). [[br]]Read 1: Interrupt enabled. [[br]]Write 1: Disable interrupt." end="4" id="FIFO0_UNDERFLOW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description=" [[br]]Write 0: No action. [[br]]Read 0: Interrupt disabled (masked). [[br]]Read 1: Interrupt enabled. [[br]]Write 1: Disable interrupt." end="3" id="FIFO0_OVERRUN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description=" [[br]]Write 0: No action. [[br]]Read 0: Interrupt disabled (masked). [[br]]Read 1: Interrupt enabled. [[br]]Write 1: Disable interrupt." end="2" id="FIFO0_THR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" [[br]]Write 0: No action. [[br]]Read 0: Interrupt disabled (masked). [[br]]Read 1: Interrupt enabled. [[br]]Write 1: Disable interrupt." end="1" id="END_OF_SEQUENCE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" " end="0" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="ADC1_DMAEN_SET" description="" id="ADC1_DMAEN_SET" offset="0x38" width="32">
    
  <bitfield begin="1" description=" Enable DMA request FIFO1. [[br]]Write 0: No action. [[br]]Read 0:  DMA line disabled. [[br]]Read 1:   DMA line enabled. [[br]]Write 1:  Enable DMA line." end="1" id="EN1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Enable DMA request FIFO0. [[br]]Write 0: No action. [[br]]Read 0:  DMA line disabled. [[br]]Read 1:   DMA line enabled. [[br]]Write 1:  Enable DMA line." end="0" id="EN0" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ADC1_DMAEN_CLR" description="" id="ADC1_DMAEN_CLR" offset="0x3C" width="32">
    
  <bitfield begin="1" description=" Disable DMA request FIFO1. [[br]]Write 0: No action. [[br]]Read 0:  DMA line disabled. [[br]]Read 1:   DMA line enabled. [[br]]Write 1:  Disable DMA line." end="1" id="EN1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Disable DMA request FIFO0. [[br]]Write 0 : No action. [[br]]Read 0 :  DMA line disabled. [[br]]Read 1:   DMA line enabled. [[br]]Write 1:  Disable DMA line." end="0" id="EN0" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ADC1_CTRL" description="" id="ADC1_CTRL" offset="0x40" width="32">
    
  <bitfield begin="9" description=" " end="9" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description=" [[br]]0->Map hardware event to the start of swipe interrupt. [[br]]1->Map hardware event to hardware event input (external)." end="8" id="HW_EVT_MAPPING" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Analog input will bypass the PreAmplifier: 0:  PreAmp is enabled by default. [[br]]1 : Write 1 to bypass PreAmp." end="6" id="PREAMP_BYPASS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description=" PreAmp Power Down control. [[br]]0: PreAmp is powered up (default). [[br]]1 : Write 1 to power down  PreAmp." end="5" id="PREAMP_PD" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description=" ADC Power Down control. [[br]]0: AFE is powered up (default). [[br]]1 : Write 1 to power down  AFE." end="4" id="ADC_POWER_DOWN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Enables Simultaneous Control of both AFEs. [[br]]0 -> Control only  MCR_AFE. [[br]]1 -> Control both MCR_AFE and TSC_AFE. [[br]]See the Programmers/Usage guide section for Simultaneous Mode Features/Limitations." end="2" id="SIMULTANEOUS_CTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Writing    1    to this bit will store the Step ID number with the captured ADC data in the FIFO. [[br]]0: Write zeros. [[br]]1: Store the channel ID tag." end="1" id="STEP_ID_TAG" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" ADC1 module enable bit. [[br]]After programming all the steps and configuration registers, write a    1    to this bit to turn on ADC1. [[br]]Writing a    0    will disable the module (after the current conversion is completed)." end="0" id="ADC1_EN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ADC1_ADCSTAT" description="" id="ADC1_ADCSTAT" offset="0x44" width="32">
    
  <bitfield begin="5" description=" Status of OCP FSM and ADC FSM. [[br]]0     idle. [[br]]1 - busy." end="5" id="FSM_BUSY" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description=" Below are encoded values: 10000     Idle. [[br]]10001     Reserved. [[br]]00000     Step 1. [[br]]00001     Step 2. [[br]]00010     Step 3. [[br]]00011     Step 4. [[br]]00100     Step 5. [[br]]00101     Step 6. [[br]]00110     Step 7. [[br]]00111     Step 8. [[br]]01000     Step 9. [[br]]01001     Step 10. [[br]]01010     Step 11. [[br]]01011     Step 12. [[br]]01100     Step 13. [[br]]01101     Step 14. [[br]]01110     Step 15. [[br]]01111     Step 16." end="0" id="STEP_ID" rwaccess="R" width="5"></bitfield>
  </register>
  
  
  <register acronym="ADC1_ADCRANGE" description="" id="ADC1_ADCRANGE" offset="0x48" width="32">
    
  <bitfield begin="27" description=" Sampled ADC data is compared to this value. [[br]]If the interrupt is enabled, and if the sampled data is > value then interrupt is generated. [[br]]Each step can enable or disable this check." end="16" id="THR_HIGH_RANGE_DATA" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="15" description=" " end="12" id="RESERVED_1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="11" description=" Sampled ADC data is compared to this value. [[br]]If the interrupt is enabled, and if the sampled data is &lt; value then interrupt is generated. [[br]]Each step can enable or disable this check." end="0" id="THR_LOW_RANGE_DATA" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="ADC1_CLKDIV" description="" id="ADC1_CLKDIV" offset="0x4C" width="16">
    
  <bitfield begin="15" description=" The input ADC clock will be divided by this value and sent to the AFE. [[br]]Program to the value minus 1." end="0" id="ADC_CLKDIV" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPEN" description="" id="ADC1_STEPEN" offset="0x54" width="32">
    
  <bitfield begin="16" description=" Enable step 16." end="16" id="STEP16" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" Enable step 15." end="15" id="STEP15" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description=" Enable step 14." end="14" id="STEP14" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description=" Enable step 13." end="13" id="STEP13" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description=" Enable step 12." end="12" id="STEP12" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description=" Enable step 11." end="11" id="STEP11" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" Enable step 10." end="10" id="STEP10" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description=" Enable step 9." end="9" id="STEP9" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" Enable step 8." end="8" id="STEP8" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description=" Enable step 7." end="7" id="STEP7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description=" Enable step 6." end="6" id="STEP6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description=" Enable step 5." end="5" id="STEP5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description=" Enable step 4." end="4" id="STEP4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description=" Enable step 3." end="3" id="STEP3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description=" Enable step  2." end="2" id="STEP2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Enable step  1." end="1" id="STEP1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" " end="0" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="ADC1_IDLECONFIG" description="" id="ADC1_IDLECONFIG" offset="0x58" width="32">
    
  <bitfield begin="29" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="28" id="GAIN_CTRL4" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="27" description=" " end="26" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="25" description=" Differential Control Pin. [[br]]0 -> Single Ended. [[br]]1 -> Differential Pair Enable." end="25" id="DIFF_CNTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" SEL_RFM pins software configuration. [[br]]00 - VSSA. [[br]]01 - VSSA. [[br]]10 - VSSA. [[br]]11     ADCREFM." end="23" id="SEL_RFM_SWC_1_0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description=" SEL_INP pins software configuration. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM." end="19" id="SEL_INP_SWC_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="18" description=" SEL_INM pins for neg differential. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM." end="15" id="SEL_INM_SWM_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="14" description=" SEL_RFP pins software configuration. [[br]]000 -  VDDA. [[br]]001  - VDDA. [[br]]010  - VDDA. [[br]]011  - ADCREFP. [[br]]1xx - Reserved." end="12" id="SEL_RFP_SWC_2_0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="9" id="GAIN_CTRL3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="8" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="7" id="GAIN_CTRL2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="6" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="5" id="GAIN_CTRL1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description=" " end="0" id="RESERVED_3" rwaccess="R" width="5"></bitfield>
  </register>
  
  
  <register acronym="ADC1_SWIPE_COMPARE_REG1_2" description="" id="ADC1_SWIPE_COMPARE_REG1_2" offset="0x5C" width="32">
    
  <bitfield begin="27" description=" Sampled ADC data is compared to this value. [[br]]If the swipe feature is enabled, and if the sampled data is >= value then data is saved in the FIFO (and also subsequent data is saved for all steps). [[br]]" end="16" id="THR_DATA1" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="15" description=" " end="12" id="RESERVED_1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="11" description=" Sampled ADC data is compared to this value. [[br]]If the swipe feature is enabled, and if the sampled data is >= value then data is saved in the FIFO (and also subsequent data is saved for all steps). [[br]]" end="0" id="THR_DATA2" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="ADC1_SWIPE_COMPARE_REG3_4" description="" id="ADC1_SWIPE_COMPARE_REG3_4" offset="0x60" width="32">
    
  <bitfield begin="27" description=" Sampled ADC data is compared to this value. [[br]]If the swipe feature is enabled, and if the sampled data is >= value then data is saved in the FIFO (and also subsequent data is saved for all steps). [[br]]" end="16" id="THR_DATA3" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="15" description=" " end="12" id="RESERVED_1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="11" description=" Sampled ADC data is compared to this value. [[br]]If the swipe feature is enabled, and if the sampled data is >= value then data is saved in the FIFO (and also subsequent data is saved for all steps). [[br]]" end="0" id="THR_DATA4" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPCONFIG1" description="" id="ADC1_STEPCONFIG1" offset="0x64" width="32">
    
  <bitfield begin="31" description=" If the Swipe Data Compare feature is enabled (refer to  bit 11) then: 00     Trigger using swipe threshold reg1. [[br]]01     Trigger using swipe threshold reg 2. [[br]]10     Trigger using swipe threshold reg 3. [[br]]11     Trigger using swipe threshold reg 4." end="30" id="SWIPE_THR_REG_POINTER" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="28" id="GAIN_CTRL4" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="27" description=" [[br]]0 - disable out of range check. [[br]]1 - Compare adc data with range check register." end="27" id="RANGE_CHECK_INTR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" Sampled data will be stored in FIFO: [[br]]0 -> FIFO 0. [[br]]1 -> FIFO 1." end="26" id="FIFO_SELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" Differential Control Pin. [[br]]0 -> Single Ended. [[br]]1 -> Differential Pair Enable." end="25" id="DIFF_CNTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" SEL_RFM pins software configuration. [[br]]00 - VSSA. [[br]]01 - VSSA. [[br]]10 - VSSA. [[br]]11     ADCREFM." end="23" id="SEL_RFM_SWC_1_0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description=" SEL_INP pins software configuration. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM." end="19" id="SEL_INP_SWC_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="18" description=" SEL_INM pins for neg differential. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM." end="15" id="SEL_INM_SWM_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="14" description=" SEL_RFP pins software configuration. [[br]]000 -  VDDA. [[br]]001  - VDDA. [[br]]010  - VDDA. [[br]]011  - ADCREFP. [[br]]1xx - Reserved." end="12" id="SEL_RFP_SWC_2_0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" Set this bit to 1 to enable the swipe data comparing feature: [[br]]0:  Feature is off (data is always saved). [[br]]1:  Trigger feature is on [[br]] if adc data &lt; swipe data threshold map pointer value then discard data[[br]] otherwise data is saved (and all future steps are saved) until mag_adc enable (bit 0) is turned off." end="11" id="SWIPE_THR_COMPARE_FEATURE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="9" id="GAIN_CTRL3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="8" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="7" id="GAIN_CTRL2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="6" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="5" id="GAIN_CTRL1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description=" Number of samplings to average: [[br]]000 -> no average. [[br]]001 -> 2 samples average. [[br]]010 -> 4 samples average. [[br]]011 ->  8 samples average. [[br]]100 ->  16 samples average." end="2" id="AVERAGING" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="1" description=" 00     Software enabled, one-shot. [[br]]01     Software enabled, continuous. [[br]]10     Hardware synchronized, one-shot. [[br]]11     Hardware synchronized, continuous." end="0" id="MODE" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPDELAY1" description="" id="ADC1_STEPDELAY1" offset="0x68" width="32">
    
  <bitfield begin="31" description=" This register will control the number of ADC clock cycles to sample (hold SoC high). [[br]]Any value programmed here will be added to the minimum requirement of 1 clock cycle." end="24" id="SAMPLEDELAY" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" " end="18" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description=" Program the number of ADC clock cycles to wait after applying the step configuration registers and before sending the start of ADC conversion." end="0" id="OPENDELAY" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPCONFIG2" description="" id="ADC1_STEPCONFIG2" offset="0x6C" width="32">
    
  <bitfield begin="31" description=" If the Swipe Data Compare feature is enabled (refer to  bit 11) then: 00     Trigger using swipe threshold reg1. [[br]]01     Trigger using swipe threshold reg 2. [[br]]10     Trigger using swipe threshold reg 3. [[br]]11     Trigger using swipe threshold reg 4." end="30" id="SWIPE_THR_REG_POINTER" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="28" id="GAIN_CTRL4" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="27" description=" [[br]]0 - disable out of range check. [[br]]1 - Compare adc data with range check register." end="27" id="RANGE_CHECK_INTR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" Sampled data will be stored in FIFO: [[br]]0 -> FIFO 0. [[br]]1 -> FIFO 1." end="26" id="FIFO_SELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" Differential Control Pin. [[br]]0 -> Single Ended. [[br]]1 -> Differential Pair Enable." end="25" id="DIFF_CNTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" SEL_RFM pins software configuration. [[br]]00 - VSSA. [[br]]01 - VSSA. [[br]]10 - VSSA. [[br]]11     ADCREFM." end="23" id="SEL_RFM_SWC_1_0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description=" SEL_INP pins software configuration. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM." end="19" id="SEL_INP_SWC_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="18" description=" SEL_INM pins for neg differential. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM." end="15" id="SEL_INM_SWM_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="14" description=" SEL_RFP pins software configuration. [[br]]000 -  VDDA. [[br]]001  - VDDA. [[br]]010  - VDDA. [[br]]011  - ADCREFP. [[br]]1xx - Reserved." end="12" id="SEL_RFP_SWC_2_0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" Set this bit to 1 to enable the swipe data comparing feature: [[br]]0:  Feature is off (data is always saved). [[br]]1:  Trigger feature is on [[br]] if adc data &lt; swipe data threshold map pointer value then discard data[[br]] otherwise data is saved (and all future steps are saved) until mag_adc enable (bit 0) is turned off." end="11" id="SWIPE_THR_COMPARE_FEATURE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="9" id="GAIN_CTRL3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="8" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="7" id="GAIN_CTRL2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="6" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="5" id="GAIN_CTRL1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description=" Number of samplings to average: [[br]]000 -> no average. [[br]]001 -> 2 samples average. [[br]]010 -> 4 samples average. [[br]]011 ->  8 samples average. [[br]]100 ->  16 samples average." end="2" id="AVERAGING" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="1" description=" 00     Software enabled, one-shot. [[br]]01     Software enabled, continuous. [[br]]10     Hardware synchronized, one-shot. [[br]]11     Hardware synchronized, continuous." end="0" id="MODE" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPDELAY2" description="" id="ADC1_STEPDELAY2" offset="0x70" width="32">
    
  <bitfield begin="31" description=" This register will control the number of ADC clock cycles to sample (hold SoC high). [[br]]Any value programmed here will be added to the minimum requirement of 1 clock cycle." end="24" id="SAMPLEDELAY" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" " end="18" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description=" Program the number of ADC clock cycles to wait after applying the step configuration registers and before sending the start of ADC conversion." end="0" id="OPENDELAY" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPCONFIG3" description="" id="ADC1_STEPCONFIG3" offset="0x74" width="32">
    
  <bitfield begin="31" description=" If the Swipe Data Compare feature is enabled (refer to  bit 11) then: 00     Trigger using swipe threshold reg1. [[br]]01     Trigger using swipe threshold reg 2. [[br]]10     Trigger using swipe threshold reg 3. [[br]]11     Trigger using swipe threshold reg 4." end="30" id="SWIPE_THR_REG_POINTER" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="28" id="GAIN_CTRL4" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="27" description=" 0     disable out of range check. [[br]]1 - Compare adc data with range check register." end="27" id="RANGE_CHECK_INTR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" Sampled data will be stored in FIFO: [[br]]0 -> FIFO 0. [[br]]1 -> FIFO 1." end="26" id="FIFO_SELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" Differential Control Pin. [[br]]0 -> Single Ended. [[br]]1 -> Differential Pair Enable." end="25" id="DIFF_CNTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" SEL_RFM pins software configuration. [[br]]00 - VSSA. [[br]]01 - VSSA. [[br]]10 - VSSA. [[br]]11     ADCREFM. [[br]]" end="23" id="SEL_RFM_SWC_1_0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description=" SEL_INP pins software configuration. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM. [[br]]" end="19" id="SEL_INP_SWC_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="18" description=" SEL_INM pins for neg differential. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM." end="15" id="SEL_INM_SWM_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="14" description=" SEL_RFP pins software configuration. [[br]]000 -  VDDA. [[br]]001  - VDDA. [[br]]010  - VDDA. [[br]]011  - ADCREFP. [[br]]1xx - Reserved. [[br]]" end="12" id="SEL_RFP_SWC_2_0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" Set this bit to 1 to enable the swipe data comparing feature: [[br]]0:  Feature is off (data is always saved). [[br]]1:  Trigger feature is on [[br]] if adc data &lt; swipe data threshold map pointer value then discard data[[br]] otherwise data is saved (and all future steps are saved) until mag_adc enable (bit 0) is turned off." end="11" id="SWIPE_THR_COMPARE_FEATURE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="9" id="GAIN_CTRL3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="8" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="7" id="GAIN_CTRL2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="6" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="5" id="GAIN_CTRL1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description=" Number of samplings to average: [[br]]000 -> no average. [[br]]001 -> 2 samples average. [[br]]010 -> 4 samples average. [[br]]011 ->  8 samples average. [[br]]100 ->  16 samples average." end="2" id="AVERAGING" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="1" description=" 00     Software enabled, one-shot. [[br]]01     Software enabled,  continuous. [[br]]10     Hardware synchronized, one-shot. [[br]]11     Hardware synchronized, continuous." end="0" id="MODE" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPDELAY3" description="" id="ADC1_STEPDELAY3" offset="0x78" width="32">
    
  <bitfield begin="31" description=" This register will control the number of ADC clock cycles to sample (hold SoC high). [[br]]Any value programmed here will be added to the minimum requirement of 1 clock cycle." end="24" id="SAMPLEDELAY" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" " end="18" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description=" Program the number of ADC clock cycles to wait after applying the step configuration registers and before sending the start of ADC conversion." end="0" id="OPENDELAY" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPCONFIG4" description="" id="ADC1_STEPCONFIG4" offset="0x7C" width="32">
    
  <bitfield begin="31" description=" If the Swipe Data Compare feature is enabled (refer to  bit 11) then: 00     Trigger using swipe threshold reg1. [[br]]01     Trigger using swipe threshold reg 2. [[br]]10     Trigger using swipe threshold reg 3. [[br]]11     Trigger using swipe threshold reg 4." end="30" id="SWIPE_THR_REG_POINTER" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="28" id="GAIN_CTRL4" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="27" description=" 0     disable out of range check. [[br]]1 - Compare adc data with range check register." end="27" id="RANGE_CHECK_INTR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" Sampled data will be stored in FIFO: [[br]]0 -> FIFO 0. [[br]]1 -> FIFO 1." end="26" id="FIFO_SELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" Differential Control Pin. [[br]]0 -> Single Ended. [[br]]1 -> Differential Pair Enable." end="25" id="DIFF_CNTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" SEL_RFM pins software configuration. [[br]]00 - VSSA. [[br]]01 - VSSA. [[br]]10 - VSSA. [[br]]11     ADCREFM. [[br]]" end="23" id="SEL_RFM_SWC_1_0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description=" SEL_INP pins software configuration. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM. [[br]]" end="19" id="SEL_INP_SWC_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="18" description=" SEL_INM pins for neg differential. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM." end="15" id="SEL_INM_SWM_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="14" description=" SEL_RFP pins software configuration. [[br]]000 -  VDDA. [[br]]001  - VDDA. [[br]]010  - VDDA. [[br]]011  - ADCREFP. [[br]]1xx - Reserved. [[br]]" end="12" id="SEL_RFP_SWC_2_0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" Set this bit to 1 to enable the swipe data comparing feature: [[br]]0:  Feature is off (data is always saved). [[br]]1:  Trigger feature is on[[br]] if adc data &lt; swipe data threshold map pointer value then discard data[[br]] otherwise data is saved (and all future steps are saved) until mag_adc enable (bit 0) is turned off." end="11" id="SWIPE_THR_COMPARE_FEATURE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="9" id="GAIN_CTRL3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="8" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="7" id="GAIN_CTRL2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="6" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="5" id="GAIN_CTRL1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description=" Number of samplings to average: [[br]]000 -> no average. [[br]]001 -> 2 samples average. [[br]]010 -> 4 samples average. [[br]]011 ->  8 samples average. [[br]]100 ->  16 samples average." end="2" id="AVERAGING" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="1" description=" 00     Software enabled, one-shot. [[br]]01     Software enabled,  continuous. [[br]]10     Hardware synchronized, one-shot. [[br]]11     Hardware synchronized, continuous." end="0" id="MODE" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPDELAY4" description="" id="ADC1_STEPDELAY4" offset="0x80" width="32">
    
  <bitfield begin="31" description=" This register will control the number of ADC clock cycles to sample (hold SoC high). [[br]]Any value programmed here will be added to the minimum requirement of 1 clock cycle." end="24" id="SAMPLEDELAY" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" " end="18" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description=" Program the number of ADC clock cycles to wait after applying the step configuration registers and before sending the start of ADC conversion." end="0" id="OPENDELAY" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPCONFIG5" description="" id="ADC1_STEPCONFIG5" offset="0x84" width="32">
    
  <bitfield begin="31" description=" If the Swipe Data Compare feature is enabled (refer to  bit 11) then: 00     Trigger using swipe threshold reg1. [[br]]01     Trigger using swipe threshold reg 2. [[br]]10     Trigger using swipe threshold reg 3. [[br]]11     Trigger using swipe threshold reg 4." end="30" id="SWIPE_THR_REG_POINTER" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="28" id="GAIN_CTRL4" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="27" description=" 0     disable out of range check. [[br]]1 - Compare adc data with range check register." end="27" id="RANGE_CHECK_INTR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" Sampled data will be stored in FIFO: [[br]]0 -> FIFO 0. [[br]]1 -> FIFO 1." end="26" id="FIFO_SELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" Differential Control Pin. [[br]]0 -> Single Ended. [[br]]1 -> Differential Pair Enable." end="25" id="DIFF_CNTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" SEL_RFM pins software configuration. [[br]]00 - VSSA. [[br]]01 - VSSA. [[br]]10 - VSSA. [[br]]11     ADCREFM. [[br]]" end="23" id="SEL_RFM_SWC_1_0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description=" SEL_INP pins software configuration. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM. [[br]]" end="19" id="SEL_INP_SWC_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="18" description=" SEL_INM pins for neg differential. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM." end="15" id="SEL_INM_SWM_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="14" description=" SEL_RFP pins software configuration. [[br]]000 -  VDDA. [[br]]001  - VDDA. [[br]]010  - VDDA. [[br]]011  - ADCREFP. [[br]]1xx - Reserved. [[br]]" end="12" id="SEL_RFP_SWC_2_0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" Set this bit to 1 to enable the swipe data comparing feature: [[br]]0:  Feature is off (data is always saved). [[br]]1:  Trigger feature is on[[br]] if adc data &lt; swipe data threshold map pointer value then discard data[[br]] otherwise data is saved (and all future steps are saved) until mag_adc enable (bit 0) is turned off." end="11" id="SWIPE_THR_COMPARE_FEATURE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="9" id="GAIN_CTRL3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="8" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="7" id="GAIN_CTRL2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="6" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="5" id="GAIN_CTRL1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description=" Number of samplings to average: [[br]]000 -> no average. [[br]]001 -> 2 samples average. [[br]]010 -> 4 samples average. [[br]]011 ->  8 samples average. [[br]]100 ->  16 samples average." end="2" id="AVERAGING" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="1" description=" 00     Software enabled, one-shot. [[br]]01     Software enabled,  continuous. [[br]]10     Hardware synchronized, one-shot. [[br]]11     Hardware synchronized, continuous." end="0" id="MODE" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPDELAY5" description="" id="ADC1_STEPDELAY5" offset="0x88" width="32">
    
  <bitfield begin="31" description=" This register will control the number of ADC clock cycles to sample (hold SoC high). [[br]]Any value programmed here will be added to the minimum requirement of 1 clock cycle." end="24" id="SAMPLEDELAY" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" " end="18" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description=" Program the number of ADC clock cycles to wait after applying the step configuration registers and before sending the start of ADC conversion." end="0" id="OPENDELAY" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPCONFIG6" description="" id="ADC1_STEPCONFIG6" offset="0x8C" width="32">
    
  <bitfield begin="31" description=" If the Swipe Data Compare feature is enabled (refer to  bit 11) then: 00     Trigger using swipe threshold reg1. [[br]]01     Trigger using swipe threshold reg 2. [[br]]10     Trigger using swipe threshold reg 3. [[br]]11     Trigger using swipe threshold reg 4." end="30" id="SWIPE_THR_REG_POINTER" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="28" id="GAIN_CTRL4" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="27" description=" 0     disable out of range check. [[br]]1 - Compare adc data with range check register." end="27" id="RANGE_CHECK_INTR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" Sampled data will be stored in FIFO: [[br]]0 -> FIFO 0. [[br]]1 -> FIFO 1." end="26" id="FIFO_SELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" Differential Control Pin. [[br]]0 -> Single Ended. [[br]]1 -> Differential Pair Enable." end="25" id="DIFF_CNTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" SEL_RFM pins software configuration. [[br]]00 - VSSA. [[br]]01 - VSSA. [[br]]10 - VSSA. [[br]]11     ADCREFM. [[br]]" end="23" id="SEL_RFM_SWC_1_0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description=" SEL_INP pins software configuration. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM. [[br]]" end="19" id="SEL_INP_SWC_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="18" description=" SEL_INM pins for neg differential. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM." end="15" id="SEL_INM_SWM_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="14" description=" SEL_RFP pins software configuration. [[br]]000 -  VDDA. [[br]]001  - VDDA. [[br]]010  - VDDA. [[br]]011  - ADCREFP. [[br]]1xx - Reserved. [[br]]" end="12" id="SEL_RFP_SWC_2_0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" Set this bit to 1 to enable the swipe data comparing feature: [[br]]0:  Feature is off (data is always saved). [[br]]1:  Trigger feature is on[[br]] if adc data &lt; swipe data threshold map pointer value then discard data[[br]] otherwise data is saved (and all future steps are saved) until mag_adc enable (bit 0) is turned off." end="11" id="SWIPE_THR_COMPARE_FEATURE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="9" id="GAIN_CTRL3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="8" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="7" id="GAIN_CTRL2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="6" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="5" id="GAIN_CTRL1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description=" Number of samplings to average: [[br]]000 -> no average. [[br]]001 -> 2 samples average. [[br]]010 -> 4 samples average. [[br]]011 ->  8 samples average. [[br]]100 ->  16 samples average." end="2" id="AVERAGING" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="1" description=" 00     Software enabled, one-shot. [[br]]01     Software enabled,  continuous. [[br]]10     Hardware synchronized, one-shot. [[br]]11     Hardware synchronized, continuous." end="0" id="MODE" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPDELAY6" description="" id="ADC1_STEPDELAY6" offset="0x90" width="32">
    
  <bitfield begin="31" description=" This register will control the number of ADC clock cycles to sample (hold SoC high). [[br]]Any value programmed here will be added to the minimum requirement of 1 clock cycle." end="24" id="SAMPLEDELAY" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" " end="18" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description=" Program the number of ADC clock cycles to wait after applying the step configuration registers and before sending the start of ADC conversion." end="0" id="OPENDELAY" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPCONFIG7" description="" id="ADC1_STEPCONFIG7" offset="0x94" width="32">
    
  <bitfield begin="31" description=" If the Swipe Data Compare feature is enabled (refer to  bit 11) then: 00     Trigger using swipe threshold reg1. [[br]]01     Trigger using swipe threshold reg 2. [[br]]10     Trigger using swipe threshold reg 3. [[br]]11     Trigger using swipe threshold reg 4." end="30" id="SWIPE_THR_REG_POINTER" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="28" id="GAIN_CTRL4" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="27" description=" 0     disable out of range check. [[br]]1 - Compare adc data with range check register." end="27" id="RANGE_CHECK_INTR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" Sampled data will be stored in FIFO: [[br]]0 -> FIFO 0. [[br]]1 -> FIFO 1." end="26" id="FIFO_SELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" Differential Control Pin. [[br]]0 -> Single Ended. [[br]]1 -> Differential Pair Enable." end="25" id="DIFF_CNTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" SEL_RFM pins software configuration. [[br]]00 - VSSA. [[br]]01 - VSSA. [[br]]10 - VSSA. [[br]]11     ADCREFM. [[br]]" end="23" id="SEL_RFM_SWC_1_0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description=" SEL_INP pins software configuration. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM. [[br]]" end="19" id="SEL_INP_SWC_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="18" description=" SEL_INM pins for neg differential. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM." end="15" id="SEL_INM_SWM_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="14" description=" SEL_RFP pins software configuration. [[br]]000 -  VDDA. [[br]]001  - VDDA. [[br]]010  - VDDA. [[br]]011  - ADCREFP. [[br]]1xx - Reserved. [[br]]" end="12" id="SEL_RFP_SWC_2_0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" Set this bit to 1 to enable the swipe data comparing feature: [[br]]0:  Feature is off (data is always saved). [[br]]1:  Trigger feature is on[[br]] if adc data &lt; swipe data threshold map pointer value then discard data[[br]] otherwise data is saved (and all future steps are saved) until mag_adc enable (bit 0) is turned off." end="11" id="SWIPE_THR_COMPARE_FEATURE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="9" id="GAIN_CTRL3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="8" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="7" id="GAIN_CTRL2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="6" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="5" id="GAIN_CTRL1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description=" Number of samplings to average: [[br]]000 -> no average. [[br]]001 -> 2 samples average. [[br]]010 -> 4 samples average. [[br]]011 ->  8 samples average. [[br]]100 ->  16 samples average." end="2" id="AVERAGING" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="1" description=" 00     Software enabled, one-shot. [[br]]01     Software enabled,  continuous. [[br]]10     Hardware synchronized, one-shot. [[br]]11     Hardware synchronized, continuous." end="0" id="MODE" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPDELAY7" description="" id="ADC1_STEPDELAY7" offset="0x98" width="32">
    
  <bitfield begin="31" description=" This register will control the number of ADC clock cycles to sample (hold SoC high). [[br]]Any value programmed here will be added to the minimum requirement of 1 clock cycle." end="24" id="SAMPLEDELAY" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" " end="18" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description=" Program the number of ADC clock cycles to wait after applying the step configuration registers and before sending the start of ADC conversion." end="0" id="OPENDELAY" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPCONFIG8" description="" id="ADC1_STEPCONFIG8" offset="0x9C" width="32">
    
  <bitfield begin="31" description=" If the Swipe Data Compare feature is enabled (refer to  bit 11) then: 00     Trigger using swipe threshold reg1. [[br]]01     Trigger using swipe threshold reg 2. [[br]]10     Trigger using swipe threshold reg 3. [[br]]11     Trigger using swipe threshold reg 4." end="30" id="SWIPE_THR_REG_POINTER" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="28" id="GAIN_CTRL4" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="27" description=" 0     disable out of range check. [[br]]1 - Compare adc data with range check register." end="27" id="RANGE_CHECK_INTR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" Sampled data will be stored in FIFO: [[br]]0 -> FIFO 0. [[br]]1 -> FIFO 1." end="26" id="FIFO_SELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" Differential Control Pin. [[br]]0 -> Single Ended. [[br]]1 -> Differential Pair Enable." end="25" id="DIFF_CNTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" SEL_RFM pins software configuration. [[br]]00 - VSSA. [[br]]01 - VSSA. [[br]]10 - VSSA. [[br]]11     ADCREFM. [[br]]" end="23" id="SEL_RFM_SWC_1_0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description=" SEL_INP pins software configuration. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM. [[br]]" end="19" id="SEL_INP_SWC_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="18" description=" SEL_INM pins for neg differential. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM." end="15" id="SEL_INM_SWM_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="14" description=" SEL_RFP pins software configuration. [[br]]000 -  VDDA. [[br]]001  - VDDA. [[br]]010  - VDDA. [[br]]011  - ADCREFP. [[br]]1xx - Reserved. [[br]]" end="12" id="SEL_RFP_SWC_2_0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" Set this bit to 1 to enable the swipe data comparing feature: [[br]]0:  Feature is off (data is always saved). [[br]]1:  Trigger feature is on[[br]] if adc data &lt; swipe data threshold map pointer value then discard data[[br]] otherwise data is saved (and all future steps are saved) until mag_adc enable (bit 0) is turned off." end="11" id="SWIPE_THR_COMPARE_FEATURE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="9" id="GAIN_CTRL3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="8" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="7" id="GAIN_CTRL2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="6" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="5" id="GAIN_CTRL1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description=" Number of samplings to average: [[br]]000 -> no average. [[br]]001 -> 2 samples average. [[br]]010 -> 4 samples average. [[br]]011 ->  8 samples average. [[br]]100 ->  16 samples average." end="2" id="AVERAGING" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="1" description=" 00     Software enabled, one-shot. [[br]]01     Software enabled,  continuous. [[br]]10     Hardware synchronized, one-shot. [[br]]11     Hardware synchronized, continuous." end="0" id="MODE" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPDELAY8" description="" id="ADC1_STEPDELAY8" offset="0xA0" width="32">
    
  <bitfield begin="31" description=" This register will control the number of ADC clock cycles to sample (hold SoC high). [[br]]Any value programmed here will be added to the minimum requirement of 1 clock cycle." end="24" id="SAMPLEDELAY" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" " end="18" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description=" Program the number of ADC clock cycles to wait after applying the step configuration registers and before sending the start of ADC conversion." end="0" id="OPENDELAY" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPCONFIG9" description="" id="ADC1_STEPCONFIG9" offset="0xA4" width="32">
    
  <bitfield begin="31" description=" If the Swipe Data Compare feature is enabled (refer to  bit 11) then: 00     Trigger using swipe threshold reg1. [[br]]01     Trigger using swipe threshold reg 2. [[br]]10     Trigger using swipe threshold reg 3. [[br]]11     Trigger using swipe threshold reg 4." end="30" id="SWIPE_THR_REG_POINTER" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="28" id="GAIN_CTRL4" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="27" description=" 0     disable out of range check. [[br]]1 - Compare adc data with range check register." end="27" id="RANGE_CHECK_INTR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" Sampled data will be stored in FIFO: [[br]]0 -> FIFO 0. [[br]]1 -> FIFO 1." end="26" id="FIFO_SELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" Differential Control Pin. [[br]]0 -> Single Ended. [[br]]1 -> Differential Pair Enable." end="25" id="DIFF_CNTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" SEL_RFM pins software configuration. [[br]]00 - VSSA. [[br]]01 - VSSA. [[br]]10 - VSSA. [[br]]11     ADCREFM. [[br]]" end="23" id="SEL_RFM_SWC_1_0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description=" SEL_INP pins software configuration. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM. [[br]]" end="19" id="SEL_INP_SWC_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="18" description=" SEL_INM pins for neg differential. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM." end="15" id="SEL_INM_SWM_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="14" description=" SEL_RFP pins software configuration. [[br]]000 -  VDDA. [[br]]001  - VDDA. [[br]]010  - VDDA. [[br]]011  - ADCREFP. [[br]]1xx - Reserved. [[br]]" end="12" id="SEL_RFP_SWC_2_0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" Set this bit to 1 to enable the swipe data comparing feature: [[br]]0:  Feature is off (data is always saved). [[br]]1:  Trigger feature is on[[br]] if adc data &lt; swipe data threshold map pointer value then discard data[[br]] otherwise data is saved (and all future steps are saved) until mag_adc enable (bit 0) is turned off." end="11" id="SWIPE_THR_COMPARE_FEATURE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="9" id="GAIN_CTRL3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="8" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="7" id="GAIN_CTRL2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="6" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="5" id="GAIN_CTRL1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description=" Number of samplings to average: [[br]]000 -> no average. [[br]]001 -> 2 samples average. [[br]]010 -> 4 samples average. [[br]]011 ->  8 samples average. [[br]]100 ->  16 samples average." end="2" id="AVERAGING" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="1" description=" 00     Software enabled, one-shot. [[br]]01     Software enabled,  continuous. [[br]]10     Hardware synchronized, one-shot. [[br]]11     Hardware synchronized, continuous." end="0" id="MODE" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPDELAY9" description="" id="ADC1_STEPDELAY9" offset="0xA8" width="32">
    
  <bitfield begin="31" description=" This register will control the number of ADC clock cycles to sample (hold SoC high). [[br]]Any value programmed here will be added to the minimum requirement of 1 clock cycle." end="24" id="SAMPLEDELAY" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" " end="18" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description=" Program the number of ADC clock cycles to wait after applying the step configuration registers and before sending the start of ADC conversion." end="0" id="OPENDELAY" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPCONFIG10" description="" id="ADC1_STEPCONFIG10" offset="0xAC" width="32">
    
  <bitfield begin="31" description=" If the Swipe Data Compare feature is enabled (refer to  bit 11) then: 00     Trigger using swipe threshold reg1. [[br]]01     Trigger using swipe threshold reg 2. [[br]]10     Trigger using swipe threshold reg 3. [[br]]11     Trigger using swipe threshold reg 4." end="30" id="SWIPE_THR_REG_POINTER" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="28" id="GAIN_CTRL4" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="27" description=" 0     disable out of range check. [[br]]1 - Compare adc data with range check register." end="27" id="RANGE_CHECK_INTR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" Sampled data will be stored in FIFO: [[br]]0 -> FIFO 0. [[br]]1 -> FIFO 1." end="26" id="FIFO_SELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" Differential Control Pin. [[br]]0 -> Single Ended. [[br]]1 -> Differential Pair Enable." end="25" id="DIFF_CNTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" SEL_RFM pins software configuration. [[br]]00 - VSSA. [[br]]01 - VSSA. [[br]]10 - VSSA. [[br]]11     ADCREFM. [[br]]" end="23" id="SEL_RFM_SWC_1_0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description=" SEL_INP pins software configuration. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM. [[br]]" end="19" id="SEL_INP_SWC_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="18" description=" SEL_INM pins for neg differential. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM." end="15" id="SEL_INM_SWM_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="14" description=" SEL_RFP pins software configuration. [[br]]000 -  VDDA. [[br]]001  - VDDA. [[br]]010  - VDDA. [[br]]011  - ADCREFP. [[br]]1xx - Reserved. [[br]]" end="12" id="SEL_RFP_SWC_2_0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" Set this bit to 1 to enable the swipe data comparing feature: [[br]]0:  Feature is off (data is always saved). [[br]]1:  Trigger feature is on[[br]] if adc data &lt; swipe data threshold map pointer value then discard data[[br]] otherwise data is saved (and all future steps are saved) until mag_adc enable (bit 0) is turned off." end="11" id="SWIPE_THR_COMPARE_FEATURE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="9" id="GAIN_CTRL3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="8" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="7" id="GAIN_CTRL2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="6" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="5" id="GAIN_CTRL1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description=" Number of samplings to average: [[br]]000 -> no average. [[br]]001 -> 2 samples average. [[br]]010 -> 4 samples average. [[br]]011 ->  8 samples average. [[br]]100 ->  16 samples average." end="2" id="AVERAGING" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="1" description=" 00     Software enabled, one-shot. [[br]]01     Software enabled,  continuous. [[br]]10     Hardware synchronized, one-shot. [[br]]11     Hardware synchronized, continuous." end="0" id="MODE" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPDELAY10" description="" id="ADC1_STEPDELAY10" offset="0xB0" width="32">
    
  <bitfield begin="31" description=" This register will control the number of ADC clock cycles to sample (hold SoC high). [[br]]Any value programmed here will be added to the minimum requirement of 1 clock cycle." end="24" id="SAMPLEDELAY" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" " end="18" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description=" Program the number of ADC clock cycles to wait after applying the step configuration registers and before sending the start of ADC conversion." end="0" id="OPENDELAY" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPCONFIG11" description="" id="ADC1_STEPCONFIG11" offset="0xB4" width="32">
    
  <bitfield begin="31" description=" If the Swipe Data Compare feature is enabled (refer to  bit 11) then: 00     Trigger using swipe threshold reg1. [[br]]01     Trigger using swipe threshold reg 2. [[br]]10     Trigger using swipe threshold reg 3. [[br]]11     Trigger using swipe threshold reg 4." end="30" id="SWIPE_THR_REG_POINTER" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="28" id="GAIN_CTRL4" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="27" description=" 0     disable out of range check. [[br]]1 - Compare adc data with range check register." end="27" id="RANGE_CHECK_INTR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" Sampled data will be stored in FIFO: [[br]]0 -> FIFO 0. [[br]]1 -> FIFO 1." end="26" id="FIFO_SELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" Differential Control Pin. [[br]]0 -> Single Ended. [[br]]1 -> Differential Pair Enable." end="25" id="DIFF_CNTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" SEL_RFM pins software configuration. [[br]]00 - VSSA. [[br]]01 - VSSA. [[br]]10 - VSSA. [[br]]11     ADCREFM. [[br]]" end="23" id="SEL_RFM_SWC_1_0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description=" SEL_INP pins software configuration. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM. [[br]]" end="19" id="SEL_INP_SWC_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="18" description=" SEL_INM pins for neg differential. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM." end="15" id="SEL_INM_SWM_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="14" description=" SEL_RFP pins software configuration. [[br]]000 -  VDDA. [[br]]001  - VDDA. [[br]]010  - VDDA. [[br]]011  - ADCREFP. [[br]]1xx - Reserved. [[br]]" end="12" id="SEL_RFP_SWC_2_0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" Set this bit to 1 to enable the swipe data comparing feature: [[br]]0:  Feature is off (data is always saved). [[br]]1:  Trigger feature is on[[br]] if adc data &lt; swipe data threshold map pointer value then discard data[[br]] otherwise data is saved (and all future steps are saved) until mag_adc enable (bit 0) is turned off." end="11" id="SWIPE_THR_COMPARE_FEATURE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="9" id="GAIN_CTRL3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="8" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="7" id="GAIN_CTRL2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="6" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="5" id="GAIN_CTRL1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description=" Number of samplings to average: [[br]]000 -> no average. [[br]]001 -> 2 samples average. [[br]]010 -> 4 samples average. [[br]]011 ->  8 samples average. [[br]]100 ->  16 samples average." end="2" id="AVERAGING" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="1" description=" 00     Software enabled, one-shot. [[br]]01     Software enabled,  continuous. [[br]]10     Hardware synchronized, one-shot. [[br]]11     Hardware synchronized, continuous." end="0" id="MODE" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPDELAY11" description="" id="ADC1_STEPDELAY11" offset="0xB8" width="32">
    
  <bitfield begin="31" description=" This register will control the number of ADC clock cycles to sample (hold SoC high). [[br]]Any value programmed here will be added to the minimum requirement of 1 clock cycle." end="24" id="SAMPLEDELAY" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" " end="18" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description=" Program the number of ADC clock cycles to wait after applying the step configuration registers and before sending the start of ADC conversion." end="0" id="OPENDELAY" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPCONFIG12" description="" id="ADC1_STEPCONFIG12" offset="0xBC" width="32">
    
  <bitfield begin="31" description=" If the Swipe Data Compare feature is enabled (refer to  bit 11) then: 00     Trigger using swipe threshold reg1. [[br]]01     Trigger using swipe threshold reg 2. [[br]]10     Trigger using swipe threshold reg 3. [[br]]11     Trigger using swipe threshold reg 4." end="30" id="SWIPE_THR_REG_POINTER" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="28" id="GAIN_CTRL4" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="27" description=" 0     disable out of range check. [[br]]1 - Compare adc data with range check register." end="27" id="RANGE_CHECK_INTR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" Sampled data will be stored in FIFO: [[br]]0 -> FIFO 0. [[br]]1 -> FIFO 1." end="26" id="FIFO_SELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" Differential Control Pin. [[br]]0 -> Single Ended. [[br]]1 -> Differential Pair Enable." end="25" id="DIFF_CNTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" SEL_RFM pins software configuration. [[br]]00 - VSSA. [[br]]01 - VSSA. [[br]]10 - VSSA. [[br]]11     ADCREFM. [[br]]" end="23" id="SEL_RFM_SWC_1_0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description=" SEL_INP pins software configuration. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM. [[br]]" end="19" id="SEL_INP_SWC_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="18" description=" SEL_INM pins for neg differential. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM." end="15" id="SEL_INM_SWM_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="14" description=" SEL_RFP pins software configuration. [[br]]000 -  VDDA. [[br]]001  - VDDA. [[br]]010  - VDDA. [[br]]011  - ADCREFP. [[br]]1xx - Reserved. [[br]]" end="12" id="SEL_RFP_SWC_2_0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" Set this bit to 1 to enable the swipe data comparing feature: [[br]]0:  Feature is off (data is always saved). [[br]]1:  Trigger feature is on[[br]] if adc data &lt; swipe data threshold map pointer value then discard data[[br]] otherwise data is saved (and all future steps are saved) until mag_adc enable (bit 0) is turned off." end="11" id="SWIPE_THR_COMPARE_FEATURE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="9" id="GAIN_CTRL3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="8" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="7" id="GAIN_CTRL2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="6" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="5" id="GAIN_CTRL1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description=" Number of samplings to average: [[br]]000 -> no average. [[br]]001 -> 2 samples average. [[br]]010 -> 4 samples average. [[br]]011 ->  8 samples average. [[br]]100 ->  16 samples average." end="2" id="AVERAGING" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="1" description=" 00     Software enabled, one-shot. [[br]]01     Software enabled,  continuous. [[br]]10     Hardware synchronized, one-shot. [[br]]11     Hardware synchronized, continuous." end="0" id="MODE" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPDELAY12" description="" id="ADC1_STEPDELAY12" offset="0xC0" width="32">
    
  <bitfield begin="31" description=" This register will control the number of ADC clock cycles to sample (hold SoC high). [[br]]Any value programmed here will be added to the minimum requirement of 1 clock cycle." end="24" id="SAMPLEDELAY" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" " end="18" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description=" Program the number of ADC clock cycles to wait after applying the step configuration registers and before sending the start of ADC conversion." end="0" id="OPENDELAY" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPCONFIG13" description="" id="ADC1_STEPCONFIG13" offset="0xC4" width="32">
    
  <bitfield begin="31" description=" If the Swipe Data Compare feature is enabled (refer to  bit 11) then: 00     Trigger using swipe threshold reg1. [[br]]01     Trigger using swipe threshold reg 2. [[br]]10     Trigger using swipe threshold reg 3. [[br]]11     Trigger using swipe threshold reg 4." end="30" id="SWIPE_THR_REG_POINTER" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="28" id="GAIN_CTRL4" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="27" description=" 0     disable out of range check. [[br]]1 - Compare adc data with range check register." end="27" id="RANGE_CHECK_INTR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" Sampled data will be stored in FIFO: [[br]]0 -> FIFO 0. [[br]]1 -> FIFO 1." end="26" id="FIFO_SELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" Differential Control Pin. [[br]]0 -> Single Ended. [[br]]1 -> Differential Pair Enable." end="25" id="DIFF_CNTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" SEL_RFM pins software configuration. [[br]]00 - VSSA. [[br]]01 - VSSA. [[br]]10 - VSSA. [[br]]11     ADCREFM. [[br]]" end="23" id="SEL_RFM_SWC_1_0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description=" SEL_INP pins software configuration. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM. [[br]]" end="19" id="SEL_INP_SWC_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="18" description=" SEL_INM pins for neg differential. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM." end="15" id="SEL_INM_SWM_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="14" description=" SEL_RFP pins software configuration. [[br]]000 -  VDDA. [[br]]001  - VDDA. [[br]]010  - VDDA. [[br]]011  - ADCREFP. [[br]]1xx - Reserved. [[br]]" end="12" id="SEL_RFP_SWC_2_0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" Set this bit to 1 to enable the swipe data comparing feature: [[br]]0:  Feature is off (data is always saved). [[br]]1:  Trigger feature is on[[br]] if adc data &lt; swipe data threshold map pointer value then discard data[[br]] otherwise data is saved (and all future steps are saved) until mag_adc enable (bit 0) is turned off." end="11" id="SWIPE_THR_COMPARE_FEATURE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="9" id="GAIN_CTRL3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="8" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="7" id="GAIN_CTRL2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="6" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="5" id="GAIN_CTRL1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description=" Number of samplings to average: [[br]]000 -> no average. [[br]]001 -> 2 samples average. [[br]]010 -> 4 samples average. [[br]]011 ->  8 samples average. [[br]]100 ->  16 samples average." end="2" id="AVERAGING" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="1" description=" 00     Software enabled, one-shot. [[br]]01     Software enabled,  continuous. [[br]]10     Hardware synchronized, one-shot. [[br]]11     Hardware synchronized, continuous." end="0" id="MODE" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPDELAY13" description="" id="ADC1_STEPDELAY13" offset="0xC8" width="32">
    
  <bitfield begin="31" description=" This register will control the number of ADC clock cycles to sample (hold SoC high). [[br]]Any value programmed here will be added to the minimum requirement of 1 clock cycle." end="24" id="SAMPLEDELAY" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" " end="18" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description=" Program the number of ADC clock cycles to wait after applying the step configuration registers and before sending the start of ADC conversion." end="0" id="OPENDELAY" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPCONFIG14" description="" id="ADC1_STEPCONFIG14" offset="0xCC" width="32">
    
  <bitfield begin="31" description=" If the Swipe Data Compare feature is enabled (refer to  bit 11) then: 00     Trigger using swipe threshold reg1. [[br]]01     Trigger using swipe threshold reg 2. [[br]]10     Trigger using swipe threshold reg 3. [[br]]11     Trigger using swipe threshold reg 4." end="30" id="SWIPE_THR_REG_POINTER" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="28" id="GAIN_CTRL4" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="27" description=" 0     disable out of range check. [[br]]1 - Compare adc data with range check register." end="27" id="RANGE_CHECK_INTR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" Sampled data will be stored in FIFO: [[br]]0 -> FIFO 0. [[br]]1 -> FIFO 1." end="26" id="FIFO_SELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" Differential Control Pin. [[br]]0 -> Single Ended. [[br]]1 -> Differential Pair Enable." end="25" id="DIFF_CNTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" SEL_RFM pins software configuration. [[br]]00 - VSSA. [[br]]01 - VSSA. [[br]]10 - VSSA. [[br]]11     ADCREFM. [[br]]" end="23" id="SEL_RFM_SWC_1_0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description=" SEL_INP pins software configuration. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM. [[br]]" end="19" id="SEL_INP_SWC_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="18" description=" SEL_INM pins for neg differential. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM." end="15" id="SEL_INM_SWM_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="14" description=" SEL_RFP pins software configuration. [[br]]000 -  VDDA. [[br]]001  - VDDA. [[br]]010  - VDDA. [[br]]011  - ADCREFP. [[br]]1xx - Reserved. [[br]]" end="12" id="SEL_RFP_SWC_2_0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" Set this bit to 1 to enable the swipe data comparing feature: [[br]]0:  Feature is off (data is always saved). [[br]]1:  Trigger feature is on[[br]] if adc data &lt; swipe data threshold map pointer value then discard data[[br]] otherwise data is saved (and all future steps are saved) until mag_adc enable (bit 0) is turned off." end="11" id="SWIPE_THR_COMPARE_FEATURE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="9" id="GAIN_CTRL3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="8" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="7" id="GAIN_CTRL2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="6" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="5" id="GAIN_CTRL1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description=" Number of samplings to average: [[br]]000 -> no average. [[br]]001 -> 2 samples average. [[br]]010 -> 4 samples average. [[br]]011 ->  8 samples average. [[br]]100 ->  16 samples average." end="2" id="AVERAGING" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="1" description=" 00     Software enabled, one-shot. [[br]]01     Software enabled,  continuous. [[br]]10     Hardware synchronized, one-shot. [[br]]11     Hardware synchronized, continuous." end="0" id="MODE" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPDELAY14" description="" id="ADC1_STEPDELAY14" offset="0xD0" width="32">
    
  <bitfield begin="31" description=" This register will control the number of ADC clock cycles to sample (hold SoC high). [[br]]Any value programmed here will be added to the minimum requirement of 1 clock cycle." end="24" id="SAMPLEDELAY" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" " end="18" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description=" Program the number of ADC clock cycles to wait after applying the step configuration registers and before sending the start of ADC conversion." end="0" id="OPENDELAY" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPCONFIG15" description="" id="ADC1_STEPCONFIG15" offset="0xD4" width="32">
    
  <bitfield begin="31" description=" If the Swipe Data Compare feature is enabled (refer to  bit 11) then: 00     Trigger using swipe threshold reg1. [[br]]01     Trigger using swipe threshold reg 2. [[br]]10     Trigger using swipe threshold reg 3. [[br]]11     Trigger using swipe threshold reg 4." end="30" id="SWIPE_THR_REG_POINTER" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="28" id="GAIN_CTRL4" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="27" description=" 0     disable out of range check. [[br]]1 - Compare adc data with range check register." end="27" id="RANGE_CHECK_INTR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" Sampled data will be stored in FIFO: [[br]]0 -> FIFO 0. [[br]]1 -> FIFO 1." end="26" id="FIFO_SELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" Differential Control Pin. [[br]]0 -> Single Ended. [[br]]1 -> Differential Pair Enable." end="25" id="DIFF_CNTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" SEL_RFM pins software configuration. [[br]]00 - VSSA. [[br]]01 - VSSA. [[br]]10 - VSSA. [[br]]11     ADCREFM. [[br]]" end="23" id="SEL_RFM_SWC_1_0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description=" SEL_INP pins software configuration. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM. [[br]]" end="19" id="SEL_INP_SWC_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="18" description=" SEL_INM pins for neg differential. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM." end="15" id="SEL_INM_SWM_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="14" description=" SEL_RFP pins software configuration. [[br]]000 -  VDDA. [[br]]001  - VDDA. [[br]]010  - VDDA. [[br]]011  - ADCREFP. [[br]]1xx - Reserved. [[br]]" end="12" id="SEL_RFP_SWC_2_0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" Set this bit to 1 to enable the swipe data comparing feature: [[br]]0:  Feature is off (data is always saved). [[br]]1:  Trigger feature is on[[br]] if adc data &lt; swipe data threshold map pointer value then discard data[[br]] otherwise data is saved (and all future steps are saved) until mag_adc enable (bit 0) is turned off." end="11" id="SWIPE_THR_COMPARE_FEATURE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="9" id="GAIN_CTRL3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="8" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="7" id="GAIN_CTRL2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="6" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="5" id="GAIN_CTRL1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description=" Number of samplings to average: [[br]]000 -> no average. [[br]]001 -> 2 samples average. [[br]]010 -> 4 samples average. [[br]]011 ->  8 samples average. [[br]]100 ->  16 samples average." end="2" id="AVERAGING" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="1" description=" 00     Software enabled, one-shot. [[br]]01     Software enabled,  continuous. [[br]]10     Hardware synchronized, one-shot. [[br]]11     Hardware synchronized, continuous." end="0" id="MODE" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPDELAY15" description="" id="ADC1_STEPDELAY15" offset="0xD8" width="32">
    
  <bitfield begin="31" description=" This register will control the number of ADC clock cycles to sample (hold SoC high). [[br]]Any value programmed here will be added to the minimum requirement of 1 clock cycle." end="24" id="SAMPLEDELAY" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" " end="18" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description=" Program the number of ADC clock cycles to wait after applying the step configuration registers and before sending the start of ADC conversion." end="0" id="OPENDELAY" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPCONFIG16" description="" id="ADC1_STEPCONFIG16" offset="0xDC" width="32">
    
  <bitfield begin="31" description=" If the Swipe Data Compare feature is enabled (refer to  bit 11) then: 00     Trigger using swipe threshold reg1. [[br]]01     Trigger using swipe threshold reg 2. [[br]]10     Trigger using swipe threshold reg 3. [[br]]11     Trigger using swipe threshold reg 4." end="30" id="SWIPE_THR_REG_POINTER" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="28" id="GAIN_CTRL4" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="27" description=" 0     disable out of range check. [[br]]1 - Compare adc data with range check register." end="27" id="RANGE_CHECK_INTR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" Sampled data will be stored in FIFO: [[br]]0 -> FIFO 0. [[br]]1 -> FIFO 1." end="26" id="FIFO_SELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" Differential Control Pin. [[br]]0 -> Single Ended. [[br]]1 -> Differential Pair Enable." end="25" id="DIFF_CNTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" SEL_RFM pins software configuration. [[br]]00 - VSSA. [[br]]01 - VSSA. [[br]]10 - VSSA. [[br]]11     ADCREFM. [[br]]" end="23" id="SEL_RFM_SWC_1_0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description=" SEL_INP pins software configuration. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM. [[br]]" end="19" id="SEL_INP_SWC_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="18" description=" SEL_INM pins for neg differential. [[br]]0000 -> Channel 1. [[br]]0111 -> Channel 8. [[br]]1xxx -> ADCREFM." end="15" id="SEL_INM_SWM_3_0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="14" description=" SEL_RFP pins software configuration. [[br]]000 -  VDDA. [[br]]001  - VDDA. [[br]]010  - VDDA. [[br]]011  - ADCREFP. [[br]]1xx - Reserved. [[br]]" end="12" id="SEL_RFP_SWC_2_0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" Set this bit to 1 to enable the swipe data comparing feature: [[br]]0:  Feature is off (data is always saved). [[br]]1:  Trigger feature is on[[br]] if adc data &lt; swipe data threshold map pointer value then discard data[[br]] otherwise data is saved (and all future steps are saved) until mag_adc enable (bit 0) is turned off." end="11" id="SWIPE_THR_COMPARE_FEATURE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="9" id="GAIN_CTRL3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="8" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="7" id="GAIN_CTRL2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="6" description=" [[br]]00: Gain of 12. [[br]]01: Gain of 14. [[br]]10: Gain of 16. [[br]]11: Gain of 18." end="5" id="GAIN_CTRL1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description=" Number of samplings to average: [[br]]000 -> no average. [[br]]001 -> 2 samples average. [[br]]010 -> 4 samples average. [[br]]011 ->  8 samples average. [[br]]100 ->  16 samples average." end="2" id="AVERAGING" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="1" description=" 00     Software enabled, one-shot. [[br]]01     Software enabled,  continuous. [[br]]10     Hardware synchronized, one-shot. [[br]]11     Hardware synchronized, continuous." end="0" id="MODE" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ADC1_STEPDELAY16" description="" id="ADC1_STEPDELAY16" offset="0xE0" width="32">
    
  <bitfield begin="31" description=" This register will control the number of ADC clock cycles to sample (hold SoC high). [[br]]Any value programmed here will be added to the minimum requirement of 1 clock cycle." end="24" id="SAMPLEDELAY" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" " end="18" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description=" Program the number of ADC clock cycles to wait after applying the step configuration registers and before sending the start of ADC conversion." end="0" id="OPENDELAY" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="ADC1_FIFO0COUNT" description="" id="ADC1_FIFO0COUNT" offset="0xE4" width="32">
    
  <bitfield begin="6" description=" Number of words currently in the FIFO0." end="0" id="WORDS_IN_FIFO0" rwaccess="R" width="7"></bitfield>
  </register>
  
  
  <register acronym="ADC1_FIFO0THR" description="" id="ADC1_FIFO0THR" offset="0xE8" width="32">
    
  <bitfield begin="5" description=" Program the desired FIFO0 data sample level to  reach before generating interrupt to CPU (program to value minus 1)." end="0" id="FIFO0_THR_LEVEL" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="ADC1_DMA0REQ" description="" id="ADC1_DMA0REQ" offset="0xEC" width="32">
    
  <bitfield begin="5" description=" Number of words in FIFO0 before generating a DMA request (program to value minus 1)." end="0" id="DMA_REQUEST_LEVEL" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="ADC1_FIFO1COUNT" description="" id="ADC1_FIFO1COUNT" offset="0xF0" width="32">
    
  <bitfield begin="6" description=" Number of words currently in the FIFO1." end="0" id="WORDS_IN_FIFO1" rwaccess="R" width="7"></bitfield>
  </register>
  
  
  <register acronym="ADC1_FIFO1THR" description="" id="ADC1_FIFO1THR" offset="0xF4" width="32">
    
  <bitfield begin="5" description=" Program the desired FIFO1 data sample level to  reach before generating interrupt to CPU (program to value minus 1)." end="0" id="FIFO1_THR_LEVEL" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="ADC1_DMA1REQ" description="" id="ADC1_DMA1REQ" offset="0xF8" width="32">
    
  <bitfield begin="5" description=" Number of words in FIFO1 before generating a DMA request (program to value minus 1)." end="0" id="DMA_REQUEST_LEVEL" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="ADC1_FIFO0DATA" description="" id="ADC1_FIFO0DATA" offset="0x100" width="32">
    
  <bitfield begin="19" description=" Optional ID tag of channel that captured the data. [[br]]If tag option is disabled, these bits will be 0." end="16" id="ADCCHNLID" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="15" description=" " end="12" id="RESERVED_1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="11" description=" 12 bit sampled ADC converted data value stored in FIFO0." end="1" id="ADCDATA" rwaccess="R" width="11"></bitfield>
    
  <bitfield begin="0" description=" " end="0" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="ADC1_FIFO1DATA" description="" id="ADC1_FIFO1DATA" offset="0x200" width="32">
    
  <bitfield begin="19" description=" Optional ID tag of channel that captured the data. [[br]]If tag option is disabled, these bits will be 0." end="16" id="ADCCHNLID" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="15" description=" " end="12" id="RESERVED_1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="11" description=" 12 bit sampled ADC converted data value stored in FIFO1." end="1" id="ADCDATA" rwaccess="R" width="11"></bitfield>
    
  <bitfield begin="0" description=" " end="0" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
  </register>
</module>
