$date
	Tue Nov 21 13:52:23 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module LAB1_CS303_tb $end
$var wire 1 ! out $end
$var reg 1 " x0 $end
$var reg 1 # x1 $end
$var reg 1 $ x2 $end
$var reg 1 % x3 $end
$scope module dut $end
$var wire 1 ! out $end
$var wire 1 " x0 $end
$var wire 1 # x1 $end
$var wire 1 $ x2 $end
$var wire 1 % x3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1"
#20
1!
1#
0"
#30
1"
#40
0!
1$
0#
0"
#50
1!
1"
#60
0!
1#
0"
#70
1!
1"
#80
0!
1%
0$
0#
0"
#90
1"
#100
1#
0"
#110
1!
1"
#120
0!
1$
0#
0"
#130
1!
1"
#140
0!
1#
0"
#150
1"
#160
