
LAMP_USB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00029160  080000c0  080000c0  000010c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002490  08029220  08029220  0002a220  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802b6b0  0802b6b0  0002d2d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0802b6b0  0802b6b0  0002c6b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802b6b8  0802b6b8  0002d2d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802b6b8  0802b6b8  0002c6b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0802b6bc  0802b6bc  0002c6bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002d4  20000000  0802b6c0  0002d000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          0000670c  200002d8  0802b994  0002d2d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200069e4  0802b994  0002d9e4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002d2d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00050569  00000000  00000000  0002d2fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000b428  00000000  00000000  0007d865  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000030f8  00000000  00000000  00088c90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002549  00000000  00000000  0008bd88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f857  00000000  00000000  0008e2d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00050a14  00000000  00000000  000bdb28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e46e0  00000000  00000000  0010e53c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001f2c1c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c05c  00000000  00000000  001f2c60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  001fecbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200002d8 	.word	0x200002d8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080291f8 	.word	0x080291f8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200002dc 	.word	0x200002dc
 8000104:	080291f8 	.word	0x080291f8

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			@ (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	@ 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	@ 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	@ 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	0010      	movs	r0, r2
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	0019      	movs	r1, r3
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f002 fa7d 	bl	8002950 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f002 f9c1 	bl	80027e8 <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f002 fa6f 	bl	8002950 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f002 fa65 	bl	8002950 <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f002 f9eb 	bl	8002870 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f002 f9e1 	bl	8002870 <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			@ (mov r8, r8)

080004bc <__aeabi_cfrcmple>:
 80004bc:	4684      	mov	ip, r0
 80004be:	0008      	movs	r0, r1
 80004c0:	4661      	mov	r1, ip
 80004c2:	e7ff      	b.n	80004c4 <__aeabi_cfcmpeq>

080004c4 <__aeabi_cfcmpeq>:
 80004c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004c6:	f000 fddf 	bl	8001088 <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	d401      	bmi.n	80004d2 <__aeabi_cfcmpeq+0xe>
 80004ce:	2100      	movs	r1, #0
 80004d0:	42c8      	cmn	r0, r1
 80004d2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d4 <__aeabi_fcmpeq>:
 80004d4:	b510      	push	{r4, lr}
 80004d6:	f000 fd67 	bl	8000fa8 <__eqsf2>
 80004da:	4240      	negs	r0, r0
 80004dc:	3001      	adds	r0, #1
 80004de:	bd10      	pop	{r4, pc}

080004e0 <__aeabi_fcmplt>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fdd1 	bl	8001088 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	db01      	blt.n	80004ee <__aeabi_fcmplt+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)

080004f4 <__aeabi_fcmple>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fdc7 	bl	8001088 <__lesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dd01      	ble.n	8000502 <__aeabi_fcmple+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)

08000508 <__aeabi_fcmpgt>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fd75 	bl	8000ff8 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	dc01      	bgt.n	8000516 <__aeabi_fcmpgt+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			@ (mov r8, r8)

0800051c <__aeabi_fcmpge>:
 800051c:	b510      	push	{r4, lr}
 800051e:	f000 fd6b 	bl	8000ff8 <__gesf2>
 8000522:	2800      	cmp	r0, #0
 8000524:	da01      	bge.n	800052a <__aeabi_fcmpge+0xe>
 8000526:	2000      	movs	r0, #0
 8000528:	bd10      	pop	{r4, pc}
 800052a:	2001      	movs	r0, #1
 800052c:	bd10      	pop	{r4, pc}
 800052e:	46c0      	nop			@ (mov r8, r8)

08000530 <__clzsi2>:
 8000530:	211c      	movs	r1, #28
 8000532:	2301      	movs	r3, #1
 8000534:	041b      	lsls	r3, r3, #16
 8000536:	4298      	cmp	r0, r3
 8000538:	d301      	bcc.n	800053e <__clzsi2+0xe>
 800053a:	0c00      	lsrs	r0, r0, #16
 800053c:	3910      	subs	r1, #16
 800053e:	0a1b      	lsrs	r3, r3, #8
 8000540:	4298      	cmp	r0, r3
 8000542:	d301      	bcc.n	8000548 <__clzsi2+0x18>
 8000544:	0a00      	lsrs	r0, r0, #8
 8000546:	3908      	subs	r1, #8
 8000548:	091b      	lsrs	r3, r3, #4
 800054a:	4298      	cmp	r0, r3
 800054c:	d301      	bcc.n	8000552 <__clzsi2+0x22>
 800054e:	0900      	lsrs	r0, r0, #4
 8000550:	3904      	subs	r1, #4
 8000552:	a202      	add	r2, pc, #8	@ (adr r2, 800055c <__clzsi2+0x2c>)
 8000554:	5c10      	ldrb	r0, [r2, r0]
 8000556:	1840      	adds	r0, r0, r1
 8000558:	4770      	bx	lr
 800055a:	46c0      	nop			@ (mov r8, r8)
 800055c:	02020304 	.word	0x02020304
 8000560:	01010101 	.word	0x01010101
	...

0800056c <__aeabi_ldivmod>:
 800056c:	2b00      	cmp	r3, #0
 800056e:	d115      	bne.n	800059c <__aeabi_ldivmod+0x30>
 8000570:	2a00      	cmp	r2, #0
 8000572:	d113      	bne.n	800059c <__aeabi_ldivmod+0x30>
 8000574:	2900      	cmp	r1, #0
 8000576:	db06      	blt.n	8000586 <__aeabi_ldivmod+0x1a>
 8000578:	dc01      	bgt.n	800057e <__aeabi_ldivmod+0x12>
 800057a:	2800      	cmp	r0, #0
 800057c:	d006      	beq.n	800058c <__aeabi_ldivmod+0x20>
 800057e:	2000      	movs	r0, #0
 8000580:	43c0      	mvns	r0, r0
 8000582:	0841      	lsrs	r1, r0, #1
 8000584:	e002      	b.n	800058c <__aeabi_ldivmod+0x20>
 8000586:	2180      	movs	r1, #128	@ 0x80
 8000588:	0609      	lsls	r1, r1, #24
 800058a:	2000      	movs	r0, #0
 800058c:	b407      	push	{r0, r1, r2}
 800058e:	4802      	ldr	r0, [pc, #8]	@ (8000598 <__aeabi_ldivmod+0x2c>)
 8000590:	a101      	add	r1, pc, #4	@ (adr r1, 8000598 <__aeabi_ldivmod+0x2c>)
 8000592:	1840      	adds	r0, r0, r1
 8000594:	9002      	str	r0, [sp, #8]
 8000596:	bd03      	pop	{r0, r1, pc}
 8000598:	fffffea5 	.word	0xfffffea5
 800059c:	b403      	push	{r0, r1}
 800059e:	4668      	mov	r0, sp
 80005a0:	b501      	push	{r0, lr}
 80005a2:	9802      	ldr	r0, [sp, #8]
 80005a4:	f000 f9da 	bl	800095c <__gnu_ldivmod_helper>
 80005a8:	9b01      	ldr	r3, [sp, #4]
 80005aa:	469e      	mov	lr, r3
 80005ac:	b002      	add	sp, #8
 80005ae:	bc0c      	pop	{r2, r3}
 80005b0:	4770      	bx	lr
 80005b2:	46c0      	nop			@ (mov r8, r8)

080005b4 <__aeabi_uldivmod>:
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d111      	bne.n	80005dc <__aeabi_uldivmod+0x28>
 80005b8:	2a00      	cmp	r2, #0
 80005ba:	d10f      	bne.n	80005dc <__aeabi_uldivmod+0x28>
 80005bc:	2900      	cmp	r1, #0
 80005be:	d100      	bne.n	80005c2 <__aeabi_uldivmod+0xe>
 80005c0:	2800      	cmp	r0, #0
 80005c2:	d002      	beq.n	80005ca <__aeabi_uldivmod+0x16>
 80005c4:	2100      	movs	r1, #0
 80005c6:	43c9      	mvns	r1, r1
 80005c8:	0008      	movs	r0, r1
 80005ca:	b407      	push	{r0, r1, r2}
 80005cc:	4802      	ldr	r0, [pc, #8]	@ (80005d8 <__aeabi_uldivmod+0x24>)
 80005ce:	a102      	add	r1, pc, #8	@ (adr r1, 80005d8 <__aeabi_uldivmod+0x24>)
 80005d0:	1840      	adds	r0, r0, r1
 80005d2:	9002      	str	r0, [sp, #8]
 80005d4:	bd03      	pop	{r0, r1, pc}
 80005d6:	46c0      	nop			@ (mov r8, r8)
 80005d8:	fffffe65 	.word	0xfffffe65
 80005dc:	b403      	push	{r0, r1}
 80005de:	4668      	mov	r0, sp
 80005e0:	b501      	push	{r0, lr}
 80005e2:	9802      	ldr	r0, [sp, #8]
 80005e4:	f000 f8ee 	bl	80007c4 <__udivmoddi4>
 80005e8:	9b01      	ldr	r3, [sp, #4]
 80005ea:	469e      	mov	lr, r3
 80005ec:	b002      	add	sp, #8
 80005ee:	bc0c      	pop	{r2, r3}
 80005f0:	4770      	bx	lr
 80005f2:	46c0      	nop			@ (mov r8, r8)

080005f4 <__aeabi_lmul>:
 80005f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005f6:	46ce      	mov	lr, r9
 80005f8:	4699      	mov	r9, r3
 80005fa:	0c03      	lsrs	r3, r0, #16
 80005fc:	469c      	mov	ip, r3
 80005fe:	0413      	lsls	r3, r2, #16
 8000600:	4647      	mov	r7, r8
 8000602:	0c1b      	lsrs	r3, r3, #16
 8000604:	001d      	movs	r5, r3
 8000606:	000e      	movs	r6, r1
 8000608:	4661      	mov	r1, ip
 800060a:	0404      	lsls	r4, r0, #16
 800060c:	0c24      	lsrs	r4, r4, #16
 800060e:	b580      	push	{r7, lr}
 8000610:	0007      	movs	r7, r0
 8000612:	0c10      	lsrs	r0, r2, #16
 8000614:	434b      	muls	r3, r1
 8000616:	4365      	muls	r5, r4
 8000618:	4341      	muls	r1, r0
 800061a:	4360      	muls	r0, r4
 800061c:	0c2c      	lsrs	r4, r5, #16
 800061e:	18c0      	adds	r0, r0, r3
 8000620:	1824      	adds	r4, r4, r0
 8000622:	468c      	mov	ip, r1
 8000624:	42a3      	cmp	r3, r4
 8000626:	d903      	bls.n	8000630 <__aeabi_lmul+0x3c>
 8000628:	2380      	movs	r3, #128	@ 0x80
 800062a:	025b      	lsls	r3, r3, #9
 800062c:	4698      	mov	r8, r3
 800062e:	44c4      	add	ip, r8
 8000630:	4649      	mov	r1, r9
 8000632:	4379      	muls	r1, r7
 8000634:	4356      	muls	r6, r2
 8000636:	0c23      	lsrs	r3, r4, #16
 8000638:	042d      	lsls	r5, r5, #16
 800063a:	0c2d      	lsrs	r5, r5, #16
 800063c:	1989      	adds	r1, r1, r6
 800063e:	4463      	add	r3, ip
 8000640:	0424      	lsls	r4, r4, #16
 8000642:	1960      	adds	r0, r4, r5
 8000644:	18c9      	adds	r1, r1, r3
 8000646:	bcc0      	pop	{r6, r7}
 8000648:	46b9      	mov	r9, r7
 800064a:	46b0      	mov	r8, r6
 800064c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800064e:	46c0      	nop			@ (mov r8, r8)

08000650 <__aeabi_f2uiz>:
 8000650:	219e      	movs	r1, #158	@ 0x9e
 8000652:	b510      	push	{r4, lr}
 8000654:	05c9      	lsls	r1, r1, #23
 8000656:	1c04      	adds	r4, r0, #0
 8000658:	f7ff ff60 	bl	800051c <__aeabi_fcmpge>
 800065c:	2800      	cmp	r0, #0
 800065e:	d103      	bne.n	8000668 <__aeabi_f2uiz+0x18>
 8000660:	1c20      	adds	r0, r4, #0
 8000662:	f001 f92d 	bl	80018c0 <__aeabi_f2iz>
 8000666:	bd10      	pop	{r4, pc}
 8000668:	219e      	movs	r1, #158	@ 0x9e
 800066a:	1c20      	adds	r0, r4, #0
 800066c:	05c9      	lsls	r1, r1, #23
 800066e:	f000 fead 	bl	80013cc <__aeabi_fsub>
 8000672:	f001 f925 	bl	80018c0 <__aeabi_f2iz>
 8000676:	2380      	movs	r3, #128	@ 0x80
 8000678:	061b      	lsls	r3, r3, #24
 800067a:	469c      	mov	ip, r3
 800067c:	4460      	add	r0, ip
 800067e:	e7f2      	b.n	8000666 <__aeabi_f2uiz+0x16>

08000680 <__aeabi_d2uiz>:
 8000680:	b570      	push	{r4, r5, r6, lr}
 8000682:	2200      	movs	r2, #0
 8000684:	4b0c      	ldr	r3, [pc, #48]	@ (80006b8 <__aeabi_d2uiz+0x38>)
 8000686:	0004      	movs	r4, r0
 8000688:	000d      	movs	r5, r1
 800068a:	f7ff ff0d 	bl	80004a8 <__aeabi_dcmpge>
 800068e:	2800      	cmp	r0, #0
 8000690:	d104      	bne.n	800069c <__aeabi_d2uiz+0x1c>
 8000692:	0020      	movs	r0, r4
 8000694:	0029      	movs	r1, r5
 8000696:	f003 f8db 	bl	8003850 <__aeabi_d2iz>
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	4b06      	ldr	r3, [pc, #24]	@ (80006b8 <__aeabi_d2uiz+0x38>)
 800069e:	2200      	movs	r2, #0
 80006a0:	0020      	movs	r0, r4
 80006a2:	0029      	movs	r1, r5
 80006a4:	f002 fca8 	bl	8002ff8 <__aeabi_dsub>
 80006a8:	f003 f8d2 	bl	8003850 <__aeabi_d2iz>
 80006ac:	2380      	movs	r3, #128	@ 0x80
 80006ae:	061b      	lsls	r3, r3, #24
 80006b0:	469c      	mov	ip, r3
 80006b2:	4460      	add	r0, ip
 80006b4:	e7f1      	b.n	800069a <__aeabi_d2uiz+0x1a>
 80006b6:	46c0      	nop			@ (mov r8, r8)
 80006b8:	41e00000 	.word	0x41e00000

080006bc <__aeabi_d2lz>:
 80006bc:	b570      	push	{r4, r5, r6, lr}
 80006be:	2200      	movs	r2, #0
 80006c0:	2300      	movs	r3, #0
 80006c2:	0004      	movs	r4, r0
 80006c4:	000d      	movs	r5, r1
 80006c6:	f7ff fed1 	bl	800046c <__aeabi_dcmplt>
 80006ca:	2800      	cmp	r0, #0
 80006cc:	d108      	bne.n	80006e0 <__aeabi_d2lz+0x24>
 80006ce:	0020      	movs	r0, r4
 80006d0:	0029      	movs	r1, r5
 80006d2:	f000 f80f 	bl	80006f4 <__aeabi_d2ulz>
 80006d6:	0002      	movs	r2, r0
 80006d8:	000b      	movs	r3, r1
 80006da:	0010      	movs	r0, r2
 80006dc:	0019      	movs	r1, r3
 80006de:	bd70      	pop	{r4, r5, r6, pc}
 80006e0:	2380      	movs	r3, #128	@ 0x80
 80006e2:	061b      	lsls	r3, r3, #24
 80006e4:	18e9      	adds	r1, r5, r3
 80006e6:	0020      	movs	r0, r4
 80006e8:	f000 f804 	bl	80006f4 <__aeabi_d2ulz>
 80006ec:	2300      	movs	r3, #0
 80006ee:	4242      	negs	r2, r0
 80006f0:	418b      	sbcs	r3, r1
 80006f2:	e7f2      	b.n	80006da <__aeabi_d2lz+0x1e>

080006f4 <__aeabi_d2ulz>:
 80006f4:	b570      	push	{r4, r5, r6, lr}
 80006f6:	2200      	movs	r2, #0
 80006f8:	4b0b      	ldr	r3, [pc, #44]	@ (8000728 <__aeabi_d2ulz+0x34>)
 80006fa:	000d      	movs	r5, r1
 80006fc:	0004      	movs	r4, r0
 80006fe:	f002 f995 	bl	8002a2c <__aeabi_dmul>
 8000702:	f7ff ffbd 	bl	8000680 <__aeabi_d2uiz>
 8000706:	0006      	movs	r6, r0
 8000708:	f003 f90c 	bl	8003924 <__aeabi_ui2d>
 800070c:	2200      	movs	r2, #0
 800070e:	4b07      	ldr	r3, [pc, #28]	@ (800072c <__aeabi_d2ulz+0x38>)
 8000710:	f002 f98c 	bl	8002a2c <__aeabi_dmul>
 8000714:	0002      	movs	r2, r0
 8000716:	000b      	movs	r3, r1
 8000718:	0020      	movs	r0, r4
 800071a:	0029      	movs	r1, r5
 800071c:	f002 fc6c 	bl	8002ff8 <__aeabi_dsub>
 8000720:	f7ff ffae 	bl	8000680 <__aeabi_d2uiz>
 8000724:	0031      	movs	r1, r6
 8000726:	bd70      	pop	{r4, r5, r6, pc}
 8000728:	3df00000 	.word	0x3df00000
 800072c:	41f00000 	.word	0x41f00000

08000730 <__aeabi_l2f>:
 8000730:	2201      	movs	r2, #1
 8000732:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000734:	000d      	movs	r5, r1
 8000736:	0004      	movs	r4, r0
 8000738:	4b14      	ldr	r3, [pc, #80]	@ (800078c <__aeabi_l2f+0x5c>)
 800073a:	4252      	negs	r2, r2
 800073c:	2180      	movs	r1, #128	@ 0x80
 800073e:	1912      	adds	r2, r2, r4
 8000740:	416b      	adcs	r3, r5
 8000742:	03c9      	lsls	r1, r1, #15
 8000744:	428b      	cmp	r3, r1
 8000746:	d217      	bcs.n	8000778 <__aeabi_l2f+0x48>
 8000748:	4911      	ldr	r1, [pc, #68]	@ (8000790 <__aeabi_l2f+0x60>)
 800074a:	428b      	cmp	r3, r1
 800074c:	d012      	beq.n	8000774 <__aeabi_l2f+0x44>
 800074e:	0028      	movs	r0, r5
 8000750:	f003 f8ba 	bl	80038c8 <__aeabi_i2d>
 8000754:	2200      	movs	r2, #0
 8000756:	4b0f      	ldr	r3, [pc, #60]	@ (8000794 <__aeabi_l2f+0x64>)
 8000758:	f002 f968 	bl	8002a2c <__aeabi_dmul>
 800075c:	0006      	movs	r6, r0
 800075e:	000f      	movs	r7, r1
 8000760:	0020      	movs	r0, r4
 8000762:	f003 f8df 	bl	8003924 <__aeabi_ui2d>
 8000766:	0032      	movs	r2, r6
 8000768:	003b      	movs	r3, r7
 800076a:	f001 f95f 	bl	8001a2c <__aeabi_dadd>
 800076e:	f003 f945 	bl	80039fc <__aeabi_d2f>
 8000772:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000774:	3202      	adds	r2, #2
 8000776:	d9ea      	bls.n	800074e <__aeabi_l2f+0x1e>
 8000778:	0563      	lsls	r3, r4, #21
 800077a:	d0e8      	beq.n	800074e <__aeabi_l2f+0x1e>
 800077c:	2180      	movs	r1, #128	@ 0x80
 800077e:	0ae3      	lsrs	r3, r4, #11
 8000780:	02db      	lsls	r3, r3, #11
 8000782:	0109      	lsls	r1, r1, #4
 8000784:	4319      	orrs	r1, r3
 8000786:	000c      	movs	r4, r1
 8000788:	e7e1      	b.n	800074e <__aeabi_l2f+0x1e>
 800078a:	46c0      	nop			@ (mov r8, r8)
 800078c:	001fffff 	.word	0x001fffff
 8000790:	003fffff 	.word	0x003fffff
 8000794:	41f00000 	.word	0x41f00000

08000798 <__aeabi_l2d>:
 8000798:	b570      	push	{r4, r5, r6, lr}
 800079a:	0006      	movs	r6, r0
 800079c:	0008      	movs	r0, r1
 800079e:	f003 f893 	bl	80038c8 <__aeabi_i2d>
 80007a2:	2200      	movs	r2, #0
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <__aeabi_l2d+0x28>)
 80007a6:	f002 f941 	bl	8002a2c <__aeabi_dmul>
 80007aa:	000d      	movs	r5, r1
 80007ac:	0004      	movs	r4, r0
 80007ae:	0030      	movs	r0, r6
 80007b0:	f003 f8b8 	bl	8003924 <__aeabi_ui2d>
 80007b4:	002b      	movs	r3, r5
 80007b6:	0022      	movs	r2, r4
 80007b8:	f001 f938 	bl	8001a2c <__aeabi_dadd>
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	46c0      	nop			@ (mov r8, r8)
 80007c0:	41f00000 	.word	0x41f00000

080007c4 <__udivmoddi4>:
 80007c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007c6:	4657      	mov	r7, sl
 80007c8:	464e      	mov	r6, r9
 80007ca:	4645      	mov	r5, r8
 80007cc:	46de      	mov	lr, fp
 80007ce:	b5e0      	push	{r5, r6, r7, lr}
 80007d0:	0004      	movs	r4, r0
 80007d2:	000d      	movs	r5, r1
 80007d4:	4692      	mov	sl, r2
 80007d6:	4699      	mov	r9, r3
 80007d8:	b083      	sub	sp, #12
 80007da:	428b      	cmp	r3, r1
 80007dc:	d830      	bhi.n	8000840 <__udivmoddi4+0x7c>
 80007de:	d02d      	beq.n	800083c <__udivmoddi4+0x78>
 80007e0:	4649      	mov	r1, r9
 80007e2:	4650      	mov	r0, sl
 80007e4:	f003 f98c 	bl	8003b00 <__clzdi2>
 80007e8:	0029      	movs	r1, r5
 80007ea:	0006      	movs	r6, r0
 80007ec:	0020      	movs	r0, r4
 80007ee:	f003 f987 	bl	8003b00 <__clzdi2>
 80007f2:	1a33      	subs	r3, r6, r0
 80007f4:	4698      	mov	r8, r3
 80007f6:	3b20      	subs	r3, #32
 80007f8:	d434      	bmi.n	8000864 <__udivmoddi4+0xa0>
 80007fa:	469b      	mov	fp, r3
 80007fc:	4653      	mov	r3, sl
 80007fe:	465a      	mov	r2, fp
 8000800:	4093      	lsls	r3, r2
 8000802:	4642      	mov	r2, r8
 8000804:	001f      	movs	r7, r3
 8000806:	4653      	mov	r3, sl
 8000808:	4093      	lsls	r3, r2
 800080a:	001e      	movs	r6, r3
 800080c:	42af      	cmp	r7, r5
 800080e:	d83b      	bhi.n	8000888 <__udivmoddi4+0xc4>
 8000810:	42af      	cmp	r7, r5
 8000812:	d100      	bne.n	8000816 <__udivmoddi4+0x52>
 8000814:	e079      	b.n	800090a <__udivmoddi4+0x146>
 8000816:	465b      	mov	r3, fp
 8000818:	1ba4      	subs	r4, r4, r6
 800081a:	41bd      	sbcs	r5, r7
 800081c:	2b00      	cmp	r3, #0
 800081e:	da00      	bge.n	8000822 <__udivmoddi4+0x5e>
 8000820:	e076      	b.n	8000910 <__udivmoddi4+0x14c>
 8000822:	2200      	movs	r2, #0
 8000824:	2300      	movs	r3, #0
 8000826:	9200      	str	r2, [sp, #0]
 8000828:	9301      	str	r3, [sp, #4]
 800082a:	2301      	movs	r3, #1
 800082c:	465a      	mov	r2, fp
 800082e:	4093      	lsls	r3, r2
 8000830:	9301      	str	r3, [sp, #4]
 8000832:	2301      	movs	r3, #1
 8000834:	4642      	mov	r2, r8
 8000836:	4093      	lsls	r3, r2
 8000838:	9300      	str	r3, [sp, #0]
 800083a:	e029      	b.n	8000890 <__udivmoddi4+0xcc>
 800083c:	4282      	cmp	r2, r0
 800083e:	d9cf      	bls.n	80007e0 <__udivmoddi4+0x1c>
 8000840:	2200      	movs	r2, #0
 8000842:	2300      	movs	r3, #0
 8000844:	9200      	str	r2, [sp, #0]
 8000846:	9301      	str	r3, [sp, #4]
 8000848:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <__udivmoddi4+0x8e>
 800084e:	601c      	str	r4, [r3, #0]
 8000850:	605d      	str	r5, [r3, #4]
 8000852:	9800      	ldr	r0, [sp, #0]
 8000854:	9901      	ldr	r1, [sp, #4]
 8000856:	b003      	add	sp, #12
 8000858:	bcf0      	pop	{r4, r5, r6, r7}
 800085a:	46bb      	mov	fp, r7
 800085c:	46b2      	mov	sl, r6
 800085e:	46a9      	mov	r9, r5
 8000860:	46a0      	mov	r8, r4
 8000862:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000864:	4642      	mov	r2, r8
 8000866:	469b      	mov	fp, r3
 8000868:	2320      	movs	r3, #32
 800086a:	1a9b      	subs	r3, r3, r2
 800086c:	4652      	mov	r2, sl
 800086e:	40da      	lsrs	r2, r3
 8000870:	4641      	mov	r1, r8
 8000872:	0013      	movs	r3, r2
 8000874:	464a      	mov	r2, r9
 8000876:	408a      	lsls	r2, r1
 8000878:	0017      	movs	r7, r2
 800087a:	4642      	mov	r2, r8
 800087c:	431f      	orrs	r7, r3
 800087e:	4653      	mov	r3, sl
 8000880:	4093      	lsls	r3, r2
 8000882:	001e      	movs	r6, r3
 8000884:	42af      	cmp	r7, r5
 8000886:	d9c3      	bls.n	8000810 <__udivmoddi4+0x4c>
 8000888:	2200      	movs	r2, #0
 800088a:	2300      	movs	r3, #0
 800088c:	9200      	str	r2, [sp, #0]
 800088e:	9301      	str	r3, [sp, #4]
 8000890:	4643      	mov	r3, r8
 8000892:	2b00      	cmp	r3, #0
 8000894:	d0d8      	beq.n	8000848 <__udivmoddi4+0x84>
 8000896:	07fb      	lsls	r3, r7, #31
 8000898:	0872      	lsrs	r2, r6, #1
 800089a:	431a      	orrs	r2, r3
 800089c:	4646      	mov	r6, r8
 800089e:	087b      	lsrs	r3, r7, #1
 80008a0:	e00e      	b.n	80008c0 <__udivmoddi4+0xfc>
 80008a2:	42ab      	cmp	r3, r5
 80008a4:	d101      	bne.n	80008aa <__udivmoddi4+0xe6>
 80008a6:	42a2      	cmp	r2, r4
 80008a8:	d80c      	bhi.n	80008c4 <__udivmoddi4+0x100>
 80008aa:	1aa4      	subs	r4, r4, r2
 80008ac:	419d      	sbcs	r5, r3
 80008ae:	2001      	movs	r0, #1
 80008b0:	1924      	adds	r4, r4, r4
 80008b2:	416d      	adcs	r5, r5
 80008b4:	2100      	movs	r1, #0
 80008b6:	3e01      	subs	r6, #1
 80008b8:	1824      	adds	r4, r4, r0
 80008ba:	414d      	adcs	r5, r1
 80008bc:	2e00      	cmp	r6, #0
 80008be:	d006      	beq.n	80008ce <__udivmoddi4+0x10a>
 80008c0:	42ab      	cmp	r3, r5
 80008c2:	d9ee      	bls.n	80008a2 <__udivmoddi4+0xde>
 80008c4:	3e01      	subs	r6, #1
 80008c6:	1924      	adds	r4, r4, r4
 80008c8:	416d      	adcs	r5, r5
 80008ca:	2e00      	cmp	r6, #0
 80008cc:	d1f8      	bne.n	80008c0 <__udivmoddi4+0xfc>
 80008ce:	9800      	ldr	r0, [sp, #0]
 80008d0:	9901      	ldr	r1, [sp, #4]
 80008d2:	465b      	mov	r3, fp
 80008d4:	1900      	adds	r0, r0, r4
 80008d6:	4169      	adcs	r1, r5
 80008d8:	2b00      	cmp	r3, #0
 80008da:	db24      	blt.n	8000926 <__udivmoddi4+0x162>
 80008dc:	002b      	movs	r3, r5
 80008de:	465a      	mov	r2, fp
 80008e0:	4644      	mov	r4, r8
 80008e2:	40d3      	lsrs	r3, r2
 80008e4:	002a      	movs	r2, r5
 80008e6:	40e2      	lsrs	r2, r4
 80008e8:	001c      	movs	r4, r3
 80008ea:	465b      	mov	r3, fp
 80008ec:	0015      	movs	r5, r2
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	db2a      	blt.n	8000948 <__udivmoddi4+0x184>
 80008f2:	0026      	movs	r6, r4
 80008f4:	409e      	lsls	r6, r3
 80008f6:	0033      	movs	r3, r6
 80008f8:	0026      	movs	r6, r4
 80008fa:	4647      	mov	r7, r8
 80008fc:	40be      	lsls	r6, r7
 80008fe:	0032      	movs	r2, r6
 8000900:	1a80      	subs	r0, r0, r2
 8000902:	4199      	sbcs	r1, r3
 8000904:	9000      	str	r0, [sp, #0]
 8000906:	9101      	str	r1, [sp, #4]
 8000908:	e79e      	b.n	8000848 <__udivmoddi4+0x84>
 800090a:	42a3      	cmp	r3, r4
 800090c:	d8bc      	bhi.n	8000888 <__udivmoddi4+0xc4>
 800090e:	e782      	b.n	8000816 <__udivmoddi4+0x52>
 8000910:	4642      	mov	r2, r8
 8000912:	2320      	movs	r3, #32
 8000914:	2100      	movs	r1, #0
 8000916:	1a9b      	subs	r3, r3, r2
 8000918:	2200      	movs	r2, #0
 800091a:	9100      	str	r1, [sp, #0]
 800091c:	9201      	str	r2, [sp, #4]
 800091e:	2201      	movs	r2, #1
 8000920:	40da      	lsrs	r2, r3
 8000922:	9201      	str	r2, [sp, #4]
 8000924:	e785      	b.n	8000832 <__udivmoddi4+0x6e>
 8000926:	4642      	mov	r2, r8
 8000928:	2320      	movs	r3, #32
 800092a:	1a9b      	subs	r3, r3, r2
 800092c:	002a      	movs	r2, r5
 800092e:	4646      	mov	r6, r8
 8000930:	409a      	lsls	r2, r3
 8000932:	0023      	movs	r3, r4
 8000934:	40f3      	lsrs	r3, r6
 8000936:	4644      	mov	r4, r8
 8000938:	4313      	orrs	r3, r2
 800093a:	002a      	movs	r2, r5
 800093c:	40e2      	lsrs	r2, r4
 800093e:	001c      	movs	r4, r3
 8000940:	465b      	mov	r3, fp
 8000942:	0015      	movs	r5, r2
 8000944:	2b00      	cmp	r3, #0
 8000946:	dad4      	bge.n	80008f2 <__udivmoddi4+0x12e>
 8000948:	4642      	mov	r2, r8
 800094a:	002f      	movs	r7, r5
 800094c:	2320      	movs	r3, #32
 800094e:	0026      	movs	r6, r4
 8000950:	4097      	lsls	r7, r2
 8000952:	1a9b      	subs	r3, r3, r2
 8000954:	40de      	lsrs	r6, r3
 8000956:	003b      	movs	r3, r7
 8000958:	4333      	orrs	r3, r6
 800095a:	e7cd      	b.n	80008f8 <__udivmoddi4+0x134>

0800095c <__gnu_ldivmod_helper>:
 800095c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800095e:	46ce      	mov	lr, r9
 8000960:	4647      	mov	r7, r8
 8000962:	b580      	push	{r7, lr}
 8000964:	4691      	mov	r9, r2
 8000966:	4698      	mov	r8, r3
 8000968:	0004      	movs	r4, r0
 800096a:	000d      	movs	r5, r1
 800096c:	f003 f8d4 	bl	8003b18 <__divdi3>
 8000970:	0007      	movs	r7, r0
 8000972:	000e      	movs	r6, r1
 8000974:	0002      	movs	r2, r0
 8000976:	000b      	movs	r3, r1
 8000978:	4648      	mov	r0, r9
 800097a:	4641      	mov	r1, r8
 800097c:	f7ff fe3a 	bl	80005f4 <__aeabi_lmul>
 8000980:	1a24      	subs	r4, r4, r0
 8000982:	418d      	sbcs	r5, r1
 8000984:	9b08      	ldr	r3, [sp, #32]
 8000986:	0038      	movs	r0, r7
 8000988:	0031      	movs	r1, r6
 800098a:	601c      	str	r4, [r3, #0]
 800098c:	605d      	str	r5, [r3, #4]
 800098e:	bcc0      	pop	{r6, r7}
 8000990:	46b9      	mov	r9, r7
 8000992:	46b0      	mov	r8, r6
 8000994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000996:	46c0      	nop			@ (mov r8, r8)

08000998 <__aeabi_fadd>:
 8000998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800099a:	024b      	lsls	r3, r1, #9
 800099c:	0a5a      	lsrs	r2, r3, #9
 800099e:	4694      	mov	ip, r2
 80009a0:	004a      	lsls	r2, r1, #1
 80009a2:	0fc9      	lsrs	r1, r1, #31
 80009a4:	46ce      	mov	lr, r9
 80009a6:	4647      	mov	r7, r8
 80009a8:	4689      	mov	r9, r1
 80009aa:	0045      	lsls	r5, r0, #1
 80009ac:	0246      	lsls	r6, r0, #9
 80009ae:	0e2d      	lsrs	r5, r5, #24
 80009b0:	0e12      	lsrs	r2, r2, #24
 80009b2:	b580      	push	{r7, lr}
 80009b4:	0999      	lsrs	r1, r3, #6
 80009b6:	0a77      	lsrs	r7, r6, #9
 80009b8:	0fc4      	lsrs	r4, r0, #31
 80009ba:	09b6      	lsrs	r6, r6, #6
 80009bc:	1aab      	subs	r3, r5, r2
 80009be:	454c      	cmp	r4, r9
 80009c0:	d020      	beq.n	8000a04 <__aeabi_fadd+0x6c>
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	dd0c      	ble.n	80009e0 <__aeabi_fadd+0x48>
 80009c6:	2a00      	cmp	r2, #0
 80009c8:	d134      	bne.n	8000a34 <__aeabi_fadd+0x9c>
 80009ca:	2900      	cmp	r1, #0
 80009cc:	d02a      	beq.n	8000a24 <__aeabi_fadd+0x8c>
 80009ce:	1e5a      	subs	r2, r3, #1
 80009d0:	2b01      	cmp	r3, #1
 80009d2:	d100      	bne.n	80009d6 <__aeabi_fadd+0x3e>
 80009d4:	e08f      	b.n	8000af6 <__aeabi_fadd+0x15e>
 80009d6:	2bff      	cmp	r3, #255	@ 0xff
 80009d8:	d100      	bne.n	80009dc <__aeabi_fadd+0x44>
 80009da:	e0cd      	b.n	8000b78 <__aeabi_fadd+0x1e0>
 80009dc:	0013      	movs	r3, r2
 80009de:	e02f      	b.n	8000a40 <__aeabi_fadd+0xa8>
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d060      	beq.n	8000aa6 <__aeabi_fadd+0x10e>
 80009e4:	1b53      	subs	r3, r2, r5
 80009e6:	2d00      	cmp	r5, #0
 80009e8:	d000      	beq.n	80009ec <__aeabi_fadd+0x54>
 80009ea:	e0ee      	b.n	8000bca <__aeabi_fadd+0x232>
 80009ec:	2e00      	cmp	r6, #0
 80009ee:	d100      	bne.n	80009f2 <__aeabi_fadd+0x5a>
 80009f0:	e13e      	b.n	8000c70 <__aeabi_fadd+0x2d8>
 80009f2:	1e5c      	subs	r4, r3, #1
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d100      	bne.n	80009fa <__aeabi_fadd+0x62>
 80009f8:	e16b      	b.n	8000cd2 <__aeabi_fadd+0x33a>
 80009fa:	2bff      	cmp	r3, #255	@ 0xff
 80009fc:	d100      	bne.n	8000a00 <__aeabi_fadd+0x68>
 80009fe:	e0b9      	b.n	8000b74 <__aeabi_fadd+0x1dc>
 8000a00:	0023      	movs	r3, r4
 8000a02:	e0e7      	b.n	8000bd4 <__aeabi_fadd+0x23c>
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	dc00      	bgt.n	8000a0a <__aeabi_fadd+0x72>
 8000a08:	e0a4      	b.n	8000b54 <__aeabi_fadd+0x1bc>
 8000a0a:	2a00      	cmp	r2, #0
 8000a0c:	d069      	beq.n	8000ae2 <__aeabi_fadd+0x14a>
 8000a0e:	2dff      	cmp	r5, #255	@ 0xff
 8000a10:	d100      	bne.n	8000a14 <__aeabi_fadd+0x7c>
 8000a12:	e0b1      	b.n	8000b78 <__aeabi_fadd+0x1e0>
 8000a14:	2280      	movs	r2, #128	@ 0x80
 8000a16:	04d2      	lsls	r2, r2, #19
 8000a18:	4311      	orrs	r1, r2
 8000a1a:	2b1b      	cmp	r3, #27
 8000a1c:	dc00      	bgt.n	8000a20 <__aeabi_fadd+0x88>
 8000a1e:	e0e9      	b.n	8000bf4 <__aeabi_fadd+0x25c>
 8000a20:	002b      	movs	r3, r5
 8000a22:	3605      	adds	r6, #5
 8000a24:	08f7      	lsrs	r7, r6, #3
 8000a26:	2bff      	cmp	r3, #255	@ 0xff
 8000a28:	d100      	bne.n	8000a2c <__aeabi_fadd+0x94>
 8000a2a:	e0a5      	b.n	8000b78 <__aeabi_fadd+0x1e0>
 8000a2c:	027a      	lsls	r2, r7, #9
 8000a2e:	0a52      	lsrs	r2, r2, #9
 8000a30:	b2d8      	uxtb	r0, r3
 8000a32:	e030      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000a34:	2dff      	cmp	r5, #255	@ 0xff
 8000a36:	d100      	bne.n	8000a3a <__aeabi_fadd+0xa2>
 8000a38:	e09e      	b.n	8000b78 <__aeabi_fadd+0x1e0>
 8000a3a:	2280      	movs	r2, #128	@ 0x80
 8000a3c:	04d2      	lsls	r2, r2, #19
 8000a3e:	4311      	orrs	r1, r2
 8000a40:	2001      	movs	r0, #1
 8000a42:	2b1b      	cmp	r3, #27
 8000a44:	dc08      	bgt.n	8000a58 <__aeabi_fadd+0xc0>
 8000a46:	0008      	movs	r0, r1
 8000a48:	2220      	movs	r2, #32
 8000a4a:	40d8      	lsrs	r0, r3
 8000a4c:	1ad3      	subs	r3, r2, r3
 8000a4e:	4099      	lsls	r1, r3
 8000a50:	000b      	movs	r3, r1
 8000a52:	1e5a      	subs	r2, r3, #1
 8000a54:	4193      	sbcs	r3, r2
 8000a56:	4318      	orrs	r0, r3
 8000a58:	1a36      	subs	r6, r6, r0
 8000a5a:	0173      	lsls	r3, r6, #5
 8000a5c:	d400      	bmi.n	8000a60 <__aeabi_fadd+0xc8>
 8000a5e:	e071      	b.n	8000b44 <__aeabi_fadd+0x1ac>
 8000a60:	01b6      	lsls	r6, r6, #6
 8000a62:	09b7      	lsrs	r7, r6, #6
 8000a64:	0038      	movs	r0, r7
 8000a66:	f7ff fd63 	bl	8000530 <__clzsi2>
 8000a6a:	003b      	movs	r3, r7
 8000a6c:	3805      	subs	r0, #5
 8000a6e:	4083      	lsls	r3, r0
 8000a70:	4285      	cmp	r5, r0
 8000a72:	dd4d      	ble.n	8000b10 <__aeabi_fadd+0x178>
 8000a74:	4eb4      	ldr	r6, [pc, #720]	@ (8000d48 <__aeabi_fadd+0x3b0>)
 8000a76:	1a2d      	subs	r5, r5, r0
 8000a78:	401e      	ands	r6, r3
 8000a7a:	075a      	lsls	r2, r3, #29
 8000a7c:	d068      	beq.n	8000b50 <__aeabi_fadd+0x1b8>
 8000a7e:	220f      	movs	r2, #15
 8000a80:	4013      	ands	r3, r2
 8000a82:	2b04      	cmp	r3, #4
 8000a84:	d064      	beq.n	8000b50 <__aeabi_fadd+0x1b8>
 8000a86:	3604      	adds	r6, #4
 8000a88:	0173      	lsls	r3, r6, #5
 8000a8a:	d561      	bpl.n	8000b50 <__aeabi_fadd+0x1b8>
 8000a8c:	1c68      	adds	r0, r5, #1
 8000a8e:	2dfe      	cmp	r5, #254	@ 0xfe
 8000a90:	d154      	bne.n	8000b3c <__aeabi_fadd+0x1a4>
 8000a92:	20ff      	movs	r0, #255	@ 0xff
 8000a94:	2200      	movs	r2, #0
 8000a96:	05c0      	lsls	r0, r0, #23
 8000a98:	4310      	orrs	r0, r2
 8000a9a:	07e4      	lsls	r4, r4, #31
 8000a9c:	4320      	orrs	r0, r4
 8000a9e:	bcc0      	pop	{r6, r7}
 8000aa0:	46b9      	mov	r9, r7
 8000aa2:	46b0      	mov	r8, r6
 8000aa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000aa6:	22fe      	movs	r2, #254	@ 0xfe
 8000aa8:	4690      	mov	r8, r2
 8000aaa:	1c68      	adds	r0, r5, #1
 8000aac:	0002      	movs	r2, r0
 8000aae:	4640      	mov	r0, r8
 8000ab0:	4210      	tst	r0, r2
 8000ab2:	d16b      	bne.n	8000b8c <__aeabi_fadd+0x1f4>
 8000ab4:	2d00      	cmp	r5, #0
 8000ab6:	d000      	beq.n	8000aba <__aeabi_fadd+0x122>
 8000ab8:	e0dd      	b.n	8000c76 <__aeabi_fadd+0x2de>
 8000aba:	2e00      	cmp	r6, #0
 8000abc:	d100      	bne.n	8000ac0 <__aeabi_fadd+0x128>
 8000abe:	e102      	b.n	8000cc6 <__aeabi_fadd+0x32e>
 8000ac0:	2900      	cmp	r1, #0
 8000ac2:	d0b3      	beq.n	8000a2c <__aeabi_fadd+0x94>
 8000ac4:	2280      	movs	r2, #128	@ 0x80
 8000ac6:	1a77      	subs	r7, r6, r1
 8000ac8:	04d2      	lsls	r2, r2, #19
 8000aca:	4217      	tst	r7, r2
 8000acc:	d100      	bne.n	8000ad0 <__aeabi_fadd+0x138>
 8000ace:	e136      	b.n	8000d3e <__aeabi_fadd+0x3a6>
 8000ad0:	464c      	mov	r4, r9
 8000ad2:	1b8e      	subs	r6, r1, r6
 8000ad4:	d061      	beq.n	8000b9a <__aeabi_fadd+0x202>
 8000ad6:	2001      	movs	r0, #1
 8000ad8:	4216      	tst	r6, r2
 8000ada:	d130      	bne.n	8000b3e <__aeabi_fadd+0x1a6>
 8000adc:	2300      	movs	r3, #0
 8000ade:	08f7      	lsrs	r7, r6, #3
 8000ae0:	e7a4      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000ae2:	2900      	cmp	r1, #0
 8000ae4:	d09e      	beq.n	8000a24 <__aeabi_fadd+0x8c>
 8000ae6:	1e5a      	subs	r2, r3, #1
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d100      	bne.n	8000aee <__aeabi_fadd+0x156>
 8000aec:	e0ca      	b.n	8000c84 <__aeabi_fadd+0x2ec>
 8000aee:	2bff      	cmp	r3, #255	@ 0xff
 8000af0:	d042      	beq.n	8000b78 <__aeabi_fadd+0x1e0>
 8000af2:	0013      	movs	r3, r2
 8000af4:	e791      	b.n	8000a1a <__aeabi_fadd+0x82>
 8000af6:	1a71      	subs	r1, r6, r1
 8000af8:	014b      	lsls	r3, r1, #5
 8000afa:	d400      	bmi.n	8000afe <__aeabi_fadd+0x166>
 8000afc:	e0d1      	b.n	8000ca2 <__aeabi_fadd+0x30a>
 8000afe:	018f      	lsls	r7, r1, #6
 8000b00:	09bf      	lsrs	r7, r7, #6
 8000b02:	0038      	movs	r0, r7
 8000b04:	f7ff fd14 	bl	8000530 <__clzsi2>
 8000b08:	003b      	movs	r3, r7
 8000b0a:	3805      	subs	r0, #5
 8000b0c:	4083      	lsls	r3, r0
 8000b0e:	2501      	movs	r5, #1
 8000b10:	2220      	movs	r2, #32
 8000b12:	1b40      	subs	r0, r0, r5
 8000b14:	3001      	adds	r0, #1
 8000b16:	1a12      	subs	r2, r2, r0
 8000b18:	001e      	movs	r6, r3
 8000b1a:	4093      	lsls	r3, r2
 8000b1c:	40c6      	lsrs	r6, r0
 8000b1e:	1e5a      	subs	r2, r3, #1
 8000b20:	4193      	sbcs	r3, r2
 8000b22:	431e      	orrs	r6, r3
 8000b24:	d039      	beq.n	8000b9a <__aeabi_fadd+0x202>
 8000b26:	0773      	lsls	r3, r6, #29
 8000b28:	d100      	bne.n	8000b2c <__aeabi_fadd+0x194>
 8000b2a:	e11b      	b.n	8000d64 <__aeabi_fadd+0x3cc>
 8000b2c:	230f      	movs	r3, #15
 8000b2e:	2500      	movs	r5, #0
 8000b30:	4033      	ands	r3, r6
 8000b32:	2b04      	cmp	r3, #4
 8000b34:	d1a7      	bne.n	8000a86 <__aeabi_fadd+0xee>
 8000b36:	2001      	movs	r0, #1
 8000b38:	0172      	lsls	r2, r6, #5
 8000b3a:	d57c      	bpl.n	8000c36 <__aeabi_fadd+0x29e>
 8000b3c:	b2c0      	uxtb	r0, r0
 8000b3e:	01b2      	lsls	r2, r6, #6
 8000b40:	0a52      	lsrs	r2, r2, #9
 8000b42:	e7a8      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000b44:	0773      	lsls	r3, r6, #29
 8000b46:	d003      	beq.n	8000b50 <__aeabi_fadd+0x1b8>
 8000b48:	230f      	movs	r3, #15
 8000b4a:	4033      	ands	r3, r6
 8000b4c:	2b04      	cmp	r3, #4
 8000b4e:	d19a      	bne.n	8000a86 <__aeabi_fadd+0xee>
 8000b50:	002b      	movs	r3, r5
 8000b52:	e767      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d023      	beq.n	8000ba0 <__aeabi_fadd+0x208>
 8000b58:	1b53      	subs	r3, r2, r5
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	d17b      	bne.n	8000c56 <__aeabi_fadd+0x2be>
 8000b5e:	2e00      	cmp	r6, #0
 8000b60:	d100      	bne.n	8000b64 <__aeabi_fadd+0x1cc>
 8000b62:	e086      	b.n	8000c72 <__aeabi_fadd+0x2da>
 8000b64:	1e5d      	subs	r5, r3, #1
 8000b66:	2b01      	cmp	r3, #1
 8000b68:	d100      	bne.n	8000b6c <__aeabi_fadd+0x1d4>
 8000b6a:	e08b      	b.n	8000c84 <__aeabi_fadd+0x2ec>
 8000b6c:	2bff      	cmp	r3, #255	@ 0xff
 8000b6e:	d002      	beq.n	8000b76 <__aeabi_fadd+0x1de>
 8000b70:	002b      	movs	r3, r5
 8000b72:	e075      	b.n	8000c60 <__aeabi_fadd+0x2c8>
 8000b74:	464c      	mov	r4, r9
 8000b76:	4667      	mov	r7, ip
 8000b78:	2f00      	cmp	r7, #0
 8000b7a:	d100      	bne.n	8000b7e <__aeabi_fadd+0x1e6>
 8000b7c:	e789      	b.n	8000a92 <__aeabi_fadd+0xfa>
 8000b7e:	2280      	movs	r2, #128	@ 0x80
 8000b80:	03d2      	lsls	r2, r2, #15
 8000b82:	433a      	orrs	r2, r7
 8000b84:	0252      	lsls	r2, r2, #9
 8000b86:	20ff      	movs	r0, #255	@ 0xff
 8000b88:	0a52      	lsrs	r2, r2, #9
 8000b8a:	e784      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000b8c:	1a77      	subs	r7, r6, r1
 8000b8e:	017b      	lsls	r3, r7, #5
 8000b90:	d46b      	bmi.n	8000c6a <__aeabi_fadd+0x2d2>
 8000b92:	2f00      	cmp	r7, #0
 8000b94:	d000      	beq.n	8000b98 <__aeabi_fadd+0x200>
 8000b96:	e765      	b.n	8000a64 <__aeabi_fadd+0xcc>
 8000b98:	2400      	movs	r4, #0
 8000b9a:	2000      	movs	r0, #0
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	e77a      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000ba0:	22fe      	movs	r2, #254	@ 0xfe
 8000ba2:	1c6b      	adds	r3, r5, #1
 8000ba4:	421a      	tst	r2, r3
 8000ba6:	d149      	bne.n	8000c3c <__aeabi_fadd+0x2a4>
 8000ba8:	2d00      	cmp	r5, #0
 8000baa:	d000      	beq.n	8000bae <__aeabi_fadd+0x216>
 8000bac:	e09f      	b.n	8000cee <__aeabi_fadd+0x356>
 8000bae:	2e00      	cmp	r6, #0
 8000bb0:	d100      	bne.n	8000bb4 <__aeabi_fadd+0x21c>
 8000bb2:	e0ba      	b.n	8000d2a <__aeabi_fadd+0x392>
 8000bb4:	2900      	cmp	r1, #0
 8000bb6:	d100      	bne.n	8000bba <__aeabi_fadd+0x222>
 8000bb8:	e0cf      	b.n	8000d5a <__aeabi_fadd+0x3c2>
 8000bba:	1872      	adds	r2, r6, r1
 8000bbc:	0153      	lsls	r3, r2, #5
 8000bbe:	d400      	bmi.n	8000bc2 <__aeabi_fadd+0x22a>
 8000bc0:	e0cd      	b.n	8000d5e <__aeabi_fadd+0x3c6>
 8000bc2:	0192      	lsls	r2, r2, #6
 8000bc4:	2001      	movs	r0, #1
 8000bc6:	0a52      	lsrs	r2, r2, #9
 8000bc8:	e765      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000bca:	2aff      	cmp	r2, #255	@ 0xff
 8000bcc:	d0d2      	beq.n	8000b74 <__aeabi_fadd+0x1dc>
 8000bce:	2080      	movs	r0, #128	@ 0x80
 8000bd0:	04c0      	lsls	r0, r0, #19
 8000bd2:	4306      	orrs	r6, r0
 8000bd4:	2001      	movs	r0, #1
 8000bd6:	2b1b      	cmp	r3, #27
 8000bd8:	dc08      	bgt.n	8000bec <__aeabi_fadd+0x254>
 8000bda:	0030      	movs	r0, r6
 8000bdc:	2420      	movs	r4, #32
 8000bde:	40d8      	lsrs	r0, r3
 8000be0:	1ae3      	subs	r3, r4, r3
 8000be2:	409e      	lsls	r6, r3
 8000be4:	0033      	movs	r3, r6
 8000be6:	1e5c      	subs	r4, r3, #1
 8000be8:	41a3      	sbcs	r3, r4
 8000bea:	4318      	orrs	r0, r3
 8000bec:	464c      	mov	r4, r9
 8000bee:	0015      	movs	r5, r2
 8000bf0:	1a0e      	subs	r6, r1, r0
 8000bf2:	e732      	b.n	8000a5a <__aeabi_fadd+0xc2>
 8000bf4:	0008      	movs	r0, r1
 8000bf6:	2220      	movs	r2, #32
 8000bf8:	40d8      	lsrs	r0, r3
 8000bfa:	1ad3      	subs	r3, r2, r3
 8000bfc:	4099      	lsls	r1, r3
 8000bfe:	000b      	movs	r3, r1
 8000c00:	1e5a      	subs	r2, r3, #1
 8000c02:	4193      	sbcs	r3, r2
 8000c04:	4303      	orrs	r3, r0
 8000c06:	18f6      	adds	r6, r6, r3
 8000c08:	0173      	lsls	r3, r6, #5
 8000c0a:	d59b      	bpl.n	8000b44 <__aeabi_fadd+0x1ac>
 8000c0c:	3501      	adds	r5, #1
 8000c0e:	2dff      	cmp	r5, #255	@ 0xff
 8000c10:	d100      	bne.n	8000c14 <__aeabi_fadd+0x27c>
 8000c12:	e73e      	b.n	8000a92 <__aeabi_fadd+0xfa>
 8000c14:	2301      	movs	r3, #1
 8000c16:	494d      	ldr	r1, [pc, #308]	@ (8000d4c <__aeabi_fadd+0x3b4>)
 8000c18:	0872      	lsrs	r2, r6, #1
 8000c1a:	4033      	ands	r3, r6
 8000c1c:	400a      	ands	r2, r1
 8000c1e:	431a      	orrs	r2, r3
 8000c20:	0016      	movs	r6, r2
 8000c22:	0753      	lsls	r3, r2, #29
 8000c24:	d004      	beq.n	8000c30 <__aeabi_fadd+0x298>
 8000c26:	230f      	movs	r3, #15
 8000c28:	4013      	ands	r3, r2
 8000c2a:	2b04      	cmp	r3, #4
 8000c2c:	d000      	beq.n	8000c30 <__aeabi_fadd+0x298>
 8000c2e:	e72a      	b.n	8000a86 <__aeabi_fadd+0xee>
 8000c30:	0173      	lsls	r3, r6, #5
 8000c32:	d500      	bpl.n	8000c36 <__aeabi_fadd+0x29e>
 8000c34:	e72a      	b.n	8000a8c <__aeabi_fadd+0xf4>
 8000c36:	002b      	movs	r3, r5
 8000c38:	08f7      	lsrs	r7, r6, #3
 8000c3a:	e6f7      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000c3c:	2bff      	cmp	r3, #255	@ 0xff
 8000c3e:	d100      	bne.n	8000c42 <__aeabi_fadd+0x2aa>
 8000c40:	e727      	b.n	8000a92 <__aeabi_fadd+0xfa>
 8000c42:	1871      	adds	r1, r6, r1
 8000c44:	0849      	lsrs	r1, r1, #1
 8000c46:	074a      	lsls	r2, r1, #29
 8000c48:	d02f      	beq.n	8000caa <__aeabi_fadd+0x312>
 8000c4a:	220f      	movs	r2, #15
 8000c4c:	400a      	ands	r2, r1
 8000c4e:	2a04      	cmp	r2, #4
 8000c50:	d02b      	beq.n	8000caa <__aeabi_fadd+0x312>
 8000c52:	1d0e      	adds	r6, r1, #4
 8000c54:	e6e6      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000c56:	2aff      	cmp	r2, #255	@ 0xff
 8000c58:	d08d      	beq.n	8000b76 <__aeabi_fadd+0x1de>
 8000c5a:	2080      	movs	r0, #128	@ 0x80
 8000c5c:	04c0      	lsls	r0, r0, #19
 8000c5e:	4306      	orrs	r6, r0
 8000c60:	2b1b      	cmp	r3, #27
 8000c62:	dd24      	ble.n	8000cae <__aeabi_fadd+0x316>
 8000c64:	0013      	movs	r3, r2
 8000c66:	1d4e      	adds	r6, r1, #5
 8000c68:	e6dc      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000c6a:	464c      	mov	r4, r9
 8000c6c:	1b8f      	subs	r7, r1, r6
 8000c6e:	e6f9      	b.n	8000a64 <__aeabi_fadd+0xcc>
 8000c70:	464c      	mov	r4, r9
 8000c72:	000e      	movs	r6, r1
 8000c74:	e6d6      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000c76:	2e00      	cmp	r6, #0
 8000c78:	d149      	bne.n	8000d0e <__aeabi_fadd+0x376>
 8000c7a:	2900      	cmp	r1, #0
 8000c7c:	d068      	beq.n	8000d50 <__aeabi_fadd+0x3b8>
 8000c7e:	4667      	mov	r7, ip
 8000c80:	464c      	mov	r4, r9
 8000c82:	e77c      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000c84:	1870      	adds	r0, r6, r1
 8000c86:	0143      	lsls	r3, r0, #5
 8000c88:	d574      	bpl.n	8000d74 <__aeabi_fadd+0x3dc>
 8000c8a:	4930      	ldr	r1, [pc, #192]	@ (8000d4c <__aeabi_fadd+0x3b4>)
 8000c8c:	0840      	lsrs	r0, r0, #1
 8000c8e:	4001      	ands	r1, r0
 8000c90:	0743      	lsls	r3, r0, #29
 8000c92:	d009      	beq.n	8000ca8 <__aeabi_fadd+0x310>
 8000c94:	230f      	movs	r3, #15
 8000c96:	4003      	ands	r3, r0
 8000c98:	2b04      	cmp	r3, #4
 8000c9a:	d005      	beq.n	8000ca8 <__aeabi_fadd+0x310>
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	1d0e      	adds	r6, r1, #4
 8000ca0:	e6c0      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	08cf      	lsrs	r7, r1, #3
 8000ca6:	e6c1      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000ca8:	2302      	movs	r3, #2
 8000caa:	08cf      	lsrs	r7, r1, #3
 8000cac:	e6be      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000cae:	2520      	movs	r5, #32
 8000cb0:	0030      	movs	r0, r6
 8000cb2:	40d8      	lsrs	r0, r3
 8000cb4:	1aeb      	subs	r3, r5, r3
 8000cb6:	409e      	lsls	r6, r3
 8000cb8:	0033      	movs	r3, r6
 8000cba:	1e5d      	subs	r5, r3, #1
 8000cbc:	41ab      	sbcs	r3, r5
 8000cbe:	4303      	orrs	r3, r0
 8000cc0:	0015      	movs	r5, r2
 8000cc2:	185e      	adds	r6, r3, r1
 8000cc4:	e7a0      	b.n	8000c08 <__aeabi_fadd+0x270>
 8000cc6:	2900      	cmp	r1, #0
 8000cc8:	d100      	bne.n	8000ccc <__aeabi_fadd+0x334>
 8000cca:	e765      	b.n	8000b98 <__aeabi_fadd+0x200>
 8000ccc:	464c      	mov	r4, r9
 8000cce:	4667      	mov	r7, ip
 8000cd0:	e6ac      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000cd2:	1b8f      	subs	r7, r1, r6
 8000cd4:	017b      	lsls	r3, r7, #5
 8000cd6:	d52e      	bpl.n	8000d36 <__aeabi_fadd+0x39e>
 8000cd8:	01bf      	lsls	r7, r7, #6
 8000cda:	09bf      	lsrs	r7, r7, #6
 8000cdc:	0038      	movs	r0, r7
 8000cde:	f7ff fc27 	bl	8000530 <__clzsi2>
 8000ce2:	003b      	movs	r3, r7
 8000ce4:	3805      	subs	r0, #5
 8000ce6:	4083      	lsls	r3, r0
 8000ce8:	464c      	mov	r4, r9
 8000cea:	3501      	adds	r5, #1
 8000cec:	e710      	b.n	8000b10 <__aeabi_fadd+0x178>
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	d100      	bne.n	8000cf4 <__aeabi_fadd+0x35c>
 8000cf2:	e740      	b.n	8000b76 <__aeabi_fadd+0x1de>
 8000cf4:	2900      	cmp	r1, #0
 8000cf6:	d100      	bne.n	8000cfa <__aeabi_fadd+0x362>
 8000cf8:	e741      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000cfa:	2380      	movs	r3, #128	@ 0x80
 8000cfc:	03db      	lsls	r3, r3, #15
 8000cfe:	429f      	cmp	r7, r3
 8000d00:	d200      	bcs.n	8000d04 <__aeabi_fadd+0x36c>
 8000d02:	e73c      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d04:	459c      	cmp	ip, r3
 8000d06:	d300      	bcc.n	8000d0a <__aeabi_fadd+0x372>
 8000d08:	e739      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d0a:	4667      	mov	r7, ip
 8000d0c:	e737      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d0e:	2900      	cmp	r1, #0
 8000d10:	d100      	bne.n	8000d14 <__aeabi_fadd+0x37c>
 8000d12:	e734      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d14:	2380      	movs	r3, #128	@ 0x80
 8000d16:	03db      	lsls	r3, r3, #15
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	d200      	bcs.n	8000d1e <__aeabi_fadd+0x386>
 8000d1c:	e72f      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d1e:	459c      	cmp	ip, r3
 8000d20:	d300      	bcc.n	8000d24 <__aeabi_fadd+0x38c>
 8000d22:	e72c      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d24:	464c      	mov	r4, r9
 8000d26:	4667      	mov	r7, ip
 8000d28:	e729      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d2a:	2900      	cmp	r1, #0
 8000d2c:	d100      	bne.n	8000d30 <__aeabi_fadd+0x398>
 8000d2e:	e734      	b.n	8000b9a <__aeabi_fadd+0x202>
 8000d30:	2300      	movs	r3, #0
 8000d32:	08cf      	lsrs	r7, r1, #3
 8000d34:	e67a      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d36:	464c      	mov	r4, r9
 8000d38:	2301      	movs	r3, #1
 8000d3a:	08ff      	lsrs	r7, r7, #3
 8000d3c:	e676      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d3e:	2f00      	cmp	r7, #0
 8000d40:	d100      	bne.n	8000d44 <__aeabi_fadd+0x3ac>
 8000d42:	e729      	b.n	8000b98 <__aeabi_fadd+0x200>
 8000d44:	08ff      	lsrs	r7, r7, #3
 8000d46:	e671      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d48:	fbffffff 	.word	0xfbffffff
 8000d4c:	7dffffff 	.word	0x7dffffff
 8000d50:	2280      	movs	r2, #128	@ 0x80
 8000d52:	2400      	movs	r4, #0
 8000d54:	20ff      	movs	r0, #255	@ 0xff
 8000d56:	03d2      	lsls	r2, r2, #15
 8000d58:	e69d      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	e666      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d5e:	2300      	movs	r3, #0
 8000d60:	08d7      	lsrs	r7, r2, #3
 8000d62:	e663      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d64:	2001      	movs	r0, #1
 8000d66:	0172      	lsls	r2, r6, #5
 8000d68:	d500      	bpl.n	8000d6c <__aeabi_fadd+0x3d4>
 8000d6a:	e6e7      	b.n	8000b3c <__aeabi_fadd+0x1a4>
 8000d6c:	0031      	movs	r1, r6
 8000d6e:	2300      	movs	r3, #0
 8000d70:	08cf      	lsrs	r7, r1, #3
 8000d72:	e65b      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d74:	2301      	movs	r3, #1
 8000d76:	08c7      	lsrs	r7, r0, #3
 8000d78:	e658      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d7a:	46c0      	nop			@ (mov r8, r8)

08000d7c <__aeabi_fdiv>:
 8000d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d7e:	4646      	mov	r6, r8
 8000d80:	464f      	mov	r7, r9
 8000d82:	46d6      	mov	lr, sl
 8000d84:	0245      	lsls	r5, r0, #9
 8000d86:	b5c0      	push	{r6, r7, lr}
 8000d88:	0fc3      	lsrs	r3, r0, #31
 8000d8a:	0047      	lsls	r7, r0, #1
 8000d8c:	4698      	mov	r8, r3
 8000d8e:	1c0e      	adds	r6, r1, #0
 8000d90:	0a6d      	lsrs	r5, r5, #9
 8000d92:	0e3f      	lsrs	r7, r7, #24
 8000d94:	d05b      	beq.n	8000e4e <__aeabi_fdiv+0xd2>
 8000d96:	2fff      	cmp	r7, #255	@ 0xff
 8000d98:	d021      	beq.n	8000dde <__aeabi_fdiv+0x62>
 8000d9a:	2380      	movs	r3, #128	@ 0x80
 8000d9c:	00ed      	lsls	r5, r5, #3
 8000d9e:	04db      	lsls	r3, r3, #19
 8000da0:	431d      	orrs	r5, r3
 8000da2:	2300      	movs	r3, #0
 8000da4:	4699      	mov	r9, r3
 8000da6:	469a      	mov	sl, r3
 8000da8:	3f7f      	subs	r7, #127	@ 0x7f
 8000daa:	0274      	lsls	r4, r6, #9
 8000dac:	0073      	lsls	r3, r6, #1
 8000dae:	0a64      	lsrs	r4, r4, #9
 8000db0:	0e1b      	lsrs	r3, r3, #24
 8000db2:	0ff6      	lsrs	r6, r6, #31
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d020      	beq.n	8000dfa <__aeabi_fdiv+0x7e>
 8000db8:	2bff      	cmp	r3, #255	@ 0xff
 8000dba:	d043      	beq.n	8000e44 <__aeabi_fdiv+0xc8>
 8000dbc:	2280      	movs	r2, #128	@ 0x80
 8000dbe:	2000      	movs	r0, #0
 8000dc0:	00e4      	lsls	r4, r4, #3
 8000dc2:	04d2      	lsls	r2, r2, #19
 8000dc4:	4314      	orrs	r4, r2
 8000dc6:	3b7f      	subs	r3, #127	@ 0x7f
 8000dc8:	4642      	mov	r2, r8
 8000dca:	1aff      	subs	r7, r7, r3
 8000dcc:	464b      	mov	r3, r9
 8000dce:	4072      	eors	r2, r6
 8000dd0:	2b0f      	cmp	r3, #15
 8000dd2:	d900      	bls.n	8000dd6 <__aeabi_fdiv+0x5a>
 8000dd4:	e09d      	b.n	8000f12 <__aeabi_fdiv+0x196>
 8000dd6:	4971      	ldr	r1, [pc, #452]	@ (8000f9c <__aeabi_fdiv+0x220>)
 8000dd8:	009b      	lsls	r3, r3, #2
 8000dda:	58cb      	ldr	r3, [r1, r3]
 8000ddc:	469f      	mov	pc, r3
 8000dde:	2d00      	cmp	r5, #0
 8000de0:	d15a      	bne.n	8000e98 <__aeabi_fdiv+0x11c>
 8000de2:	2308      	movs	r3, #8
 8000de4:	4699      	mov	r9, r3
 8000de6:	3b06      	subs	r3, #6
 8000de8:	0274      	lsls	r4, r6, #9
 8000dea:	469a      	mov	sl, r3
 8000dec:	0073      	lsls	r3, r6, #1
 8000dee:	27ff      	movs	r7, #255	@ 0xff
 8000df0:	0a64      	lsrs	r4, r4, #9
 8000df2:	0e1b      	lsrs	r3, r3, #24
 8000df4:	0ff6      	lsrs	r6, r6, #31
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d1de      	bne.n	8000db8 <__aeabi_fdiv+0x3c>
 8000dfa:	2c00      	cmp	r4, #0
 8000dfc:	d13b      	bne.n	8000e76 <__aeabi_fdiv+0xfa>
 8000dfe:	2301      	movs	r3, #1
 8000e00:	4642      	mov	r2, r8
 8000e02:	4649      	mov	r1, r9
 8000e04:	4072      	eors	r2, r6
 8000e06:	4319      	orrs	r1, r3
 8000e08:	290e      	cmp	r1, #14
 8000e0a:	d818      	bhi.n	8000e3e <__aeabi_fdiv+0xc2>
 8000e0c:	4864      	ldr	r0, [pc, #400]	@ (8000fa0 <__aeabi_fdiv+0x224>)
 8000e0e:	0089      	lsls	r1, r1, #2
 8000e10:	5841      	ldr	r1, [r0, r1]
 8000e12:	468f      	mov	pc, r1
 8000e14:	4653      	mov	r3, sl
 8000e16:	2b02      	cmp	r3, #2
 8000e18:	d100      	bne.n	8000e1c <__aeabi_fdiv+0xa0>
 8000e1a:	e0b8      	b.n	8000f8e <__aeabi_fdiv+0x212>
 8000e1c:	2b03      	cmp	r3, #3
 8000e1e:	d06e      	beq.n	8000efe <__aeabi_fdiv+0x182>
 8000e20:	4642      	mov	r2, r8
 8000e22:	002c      	movs	r4, r5
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d140      	bne.n	8000eaa <__aeabi_fdiv+0x12e>
 8000e28:	2000      	movs	r0, #0
 8000e2a:	2400      	movs	r4, #0
 8000e2c:	05c0      	lsls	r0, r0, #23
 8000e2e:	4320      	orrs	r0, r4
 8000e30:	07d2      	lsls	r2, r2, #31
 8000e32:	4310      	orrs	r0, r2
 8000e34:	bce0      	pop	{r5, r6, r7}
 8000e36:	46ba      	mov	sl, r7
 8000e38:	46b1      	mov	r9, r6
 8000e3a:	46a8      	mov	r8, r5
 8000e3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e3e:	20ff      	movs	r0, #255	@ 0xff
 8000e40:	2400      	movs	r4, #0
 8000e42:	e7f3      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000e44:	2c00      	cmp	r4, #0
 8000e46:	d120      	bne.n	8000e8a <__aeabi_fdiv+0x10e>
 8000e48:	2302      	movs	r3, #2
 8000e4a:	3fff      	subs	r7, #255	@ 0xff
 8000e4c:	e7d8      	b.n	8000e00 <__aeabi_fdiv+0x84>
 8000e4e:	2d00      	cmp	r5, #0
 8000e50:	d105      	bne.n	8000e5e <__aeabi_fdiv+0xe2>
 8000e52:	2304      	movs	r3, #4
 8000e54:	4699      	mov	r9, r3
 8000e56:	3b03      	subs	r3, #3
 8000e58:	2700      	movs	r7, #0
 8000e5a:	469a      	mov	sl, r3
 8000e5c:	e7a5      	b.n	8000daa <__aeabi_fdiv+0x2e>
 8000e5e:	0028      	movs	r0, r5
 8000e60:	f7ff fb66 	bl	8000530 <__clzsi2>
 8000e64:	2776      	movs	r7, #118	@ 0x76
 8000e66:	1f43      	subs	r3, r0, #5
 8000e68:	409d      	lsls	r5, r3
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	427f      	negs	r7, r7
 8000e6e:	4699      	mov	r9, r3
 8000e70:	469a      	mov	sl, r3
 8000e72:	1a3f      	subs	r7, r7, r0
 8000e74:	e799      	b.n	8000daa <__aeabi_fdiv+0x2e>
 8000e76:	0020      	movs	r0, r4
 8000e78:	f7ff fb5a 	bl	8000530 <__clzsi2>
 8000e7c:	1f43      	subs	r3, r0, #5
 8000e7e:	409c      	lsls	r4, r3
 8000e80:	2376      	movs	r3, #118	@ 0x76
 8000e82:	425b      	negs	r3, r3
 8000e84:	1a1b      	subs	r3, r3, r0
 8000e86:	2000      	movs	r0, #0
 8000e88:	e79e      	b.n	8000dc8 <__aeabi_fdiv+0x4c>
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	464a      	mov	r2, r9
 8000e8e:	431a      	orrs	r2, r3
 8000e90:	4691      	mov	r9, r2
 8000e92:	2003      	movs	r0, #3
 8000e94:	33fc      	adds	r3, #252	@ 0xfc
 8000e96:	e797      	b.n	8000dc8 <__aeabi_fdiv+0x4c>
 8000e98:	230c      	movs	r3, #12
 8000e9a:	4699      	mov	r9, r3
 8000e9c:	3b09      	subs	r3, #9
 8000e9e:	27ff      	movs	r7, #255	@ 0xff
 8000ea0:	469a      	mov	sl, r3
 8000ea2:	e782      	b.n	8000daa <__aeabi_fdiv+0x2e>
 8000ea4:	2803      	cmp	r0, #3
 8000ea6:	d02c      	beq.n	8000f02 <__aeabi_fdiv+0x186>
 8000ea8:	0032      	movs	r2, r6
 8000eaa:	0038      	movs	r0, r7
 8000eac:	307f      	adds	r0, #127	@ 0x7f
 8000eae:	2800      	cmp	r0, #0
 8000eb0:	dd47      	ble.n	8000f42 <__aeabi_fdiv+0x1c6>
 8000eb2:	0763      	lsls	r3, r4, #29
 8000eb4:	d004      	beq.n	8000ec0 <__aeabi_fdiv+0x144>
 8000eb6:	230f      	movs	r3, #15
 8000eb8:	4023      	ands	r3, r4
 8000eba:	2b04      	cmp	r3, #4
 8000ebc:	d000      	beq.n	8000ec0 <__aeabi_fdiv+0x144>
 8000ebe:	3404      	adds	r4, #4
 8000ec0:	0123      	lsls	r3, r4, #4
 8000ec2:	d503      	bpl.n	8000ecc <__aeabi_fdiv+0x150>
 8000ec4:	0038      	movs	r0, r7
 8000ec6:	4b37      	ldr	r3, [pc, #220]	@ (8000fa4 <__aeabi_fdiv+0x228>)
 8000ec8:	3080      	adds	r0, #128	@ 0x80
 8000eca:	401c      	ands	r4, r3
 8000ecc:	28fe      	cmp	r0, #254	@ 0xfe
 8000ece:	dcb6      	bgt.n	8000e3e <__aeabi_fdiv+0xc2>
 8000ed0:	01a4      	lsls	r4, r4, #6
 8000ed2:	0a64      	lsrs	r4, r4, #9
 8000ed4:	b2c0      	uxtb	r0, r0
 8000ed6:	e7a9      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000ed8:	2480      	movs	r4, #128	@ 0x80
 8000eda:	2200      	movs	r2, #0
 8000edc:	20ff      	movs	r0, #255	@ 0xff
 8000ede:	03e4      	lsls	r4, r4, #15
 8000ee0:	e7a4      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000ee2:	2380      	movs	r3, #128	@ 0x80
 8000ee4:	03db      	lsls	r3, r3, #15
 8000ee6:	421d      	tst	r5, r3
 8000ee8:	d001      	beq.n	8000eee <__aeabi_fdiv+0x172>
 8000eea:	421c      	tst	r4, r3
 8000eec:	d00b      	beq.n	8000f06 <__aeabi_fdiv+0x18a>
 8000eee:	2480      	movs	r4, #128	@ 0x80
 8000ef0:	03e4      	lsls	r4, r4, #15
 8000ef2:	432c      	orrs	r4, r5
 8000ef4:	0264      	lsls	r4, r4, #9
 8000ef6:	4642      	mov	r2, r8
 8000ef8:	20ff      	movs	r0, #255	@ 0xff
 8000efa:	0a64      	lsrs	r4, r4, #9
 8000efc:	e796      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000efe:	4646      	mov	r6, r8
 8000f00:	002c      	movs	r4, r5
 8000f02:	2380      	movs	r3, #128	@ 0x80
 8000f04:	03db      	lsls	r3, r3, #15
 8000f06:	431c      	orrs	r4, r3
 8000f08:	0264      	lsls	r4, r4, #9
 8000f0a:	0032      	movs	r2, r6
 8000f0c:	20ff      	movs	r0, #255	@ 0xff
 8000f0e:	0a64      	lsrs	r4, r4, #9
 8000f10:	e78c      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f12:	016d      	lsls	r5, r5, #5
 8000f14:	0160      	lsls	r0, r4, #5
 8000f16:	4285      	cmp	r5, r0
 8000f18:	d22d      	bcs.n	8000f76 <__aeabi_fdiv+0x1fa>
 8000f1a:	231b      	movs	r3, #27
 8000f1c:	2400      	movs	r4, #0
 8000f1e:	3f01      	subs	r7, #1
 8000f20:	2601      	movs	r6, #1
 8000f22:	0029      	movs	r1, r5
 8000f24:	0064      	lsls	r4, r4, #1
 8000f26:	006d      	lsls	r5, r5, #1
 8000f28:	2900      	cmp	r1, #0
 8000f2a:	db01      	blt.n	8000f30 <__aeabi_fdiv+0x1b4>
 8000f2c:	4285      	cmp	r5, r0
 8000f2e:	d301      	bcc.n	8000f34 <__aeabi_fdiv+0x1b8>
 8000f30:	1a2d      	subs	r5, r5, r0
 8000f32:	4334      	orrs	r4, r6
 8000f34:	3b01      	subs	r3, #1
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d1f3      	bne.n	8000f22 <__aeabi_fdiv+0x1a6>
 8000f3a:	1e6b      	subs	r3, r5, #1
 8000f3c:	419d      	sbcs	r5, r3
 8000f3e:	432c      	orrs	r4, r5
 8000f40:	e7b3      	b.n	8000eaa <__aeabi_fdiv+0x12e>
 8000f42:	2301      	movs	r3, #1
 8000f44:	1a1b      	subs	r3, r3, r0
 8000f46:	2b1b      	cmp	r3, #27
 8000f48:	dd00      	ble.n	8000f4c <__aeabi_fdiv+0x1d0>
 8000f4a:	e76d      	b.n	8000e28 <__aeabi_fdiv+0xac>
 8000f4c:	0021      	movs	r1, r4
 8000f4e:	379e      	adds	r7, #158	@ 0x9e
 8000f50:	40d9      	lsrs	r1, r3
 8000f52:	40bc      	lsls	r4, r7
 8000f54:	000b      	movs	r3, r1
 8000f56:	1e61      	subs	r1, r4, #1
 8000f58:	418c      	sbcs	r4, r1
 8000f5a:	4323      	orrs	r3, r4
 8000f5c:	0759      	lsls	r1, r3, #29
 8000f5e:	d004      	beq.n	8000f6a <__aeabi_fdiv+0x1ee>
 8000f60:	210f      	movs	r1, #15
 8000f62:	4019      	ands	r1, r3
 8000f64:	2904      	cmp	r1, #4
 8000f66:	d000      	beq.n	8000f6a <__aeabi_fdiv+0x1ee>
 8000f68:	3304      	adds	r3, #4
 8000f6a:	0159      	lsls	r1, r3, #5
 8000f6c:	d413      	bmi.n	8000f96 <__aeabi_fdiv+0x21a>
 8000f6e:	019b      	lsls	r3, r3, #6
 8000f70:	2000      	movs	r0, #0
 8000f72:	0a5c      	lsrs	r4, r3, #9
 8000f74:	e75a      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f76:	231a      	movs	r3, #26
 8000f78:	2401      	movs	r4, #1
 8000f7a:	1a2d      	subs	r5, r5, r0
 8000f7c:	e7d0      	b.n	8000f20 <__aeabi_fdiv+0x1a4>
 8000f7e:	1e98      	subs	r0, r3, #2
 8000f80:	4243      	negs	r3, r0
 8000f82:	4158      	adcs	r0, r3
 8000f84:	4240      	negs	r0, r0
 8000f86:	0032      	movs	r2, r6
 8000f88:	2400      	movs	r4, #0
 8000f8a:	b2c0      	uxtb	r0, r0
 8000f8c:	e74e      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f8e:	4642      	mov	r2, r8
 8000f90:	20ff      	movs	r0, #255	@ 0xff
 8000f92:	2400      	movs	r4, #0
 8000f94:	e74a      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f96:	2001      	movs	r0, #1
 8000f98:	2400      	movs	r4, #0
 8000f9a:	e747      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f9c:	0802adb4 	.word	0x0802adb4
 8000fa0:	0802adf4 	.word	0x0802adf4
 8000fa4:	f7ffffff 	.word	0xf7ffffff

08000fa8 <__eqsf2>:
 8000fa8:	b570      	push	{r4, r5, r6, lr}
 8000faa:	0042      	lsls	r2, r0, #1
 8000fac:	024e      	lsls	r6, r1, #9
 8000fae:	004c      	lsls	r4, r1, #1
 8000fb0:	0245      	lsls	r5, r0, #9
 8000fb2:	0a6d      	lsrs	r5, r5, #9
 8000fb4:	0e12      	lsrs	r2, r2, #24
 8000fb6:	0fc3      	lsrs	r3, r0, #31
 8000fb8:	0a76      	lsrs	r6, r6, #9
 8000fba:	0e24      	lsrs	r4, r4, #24
 8000fbc:	0fc9      	lsrs	r1, r1, #31
 8000fbe:	2aff      	cmp	r2, #255	@ 0xff
 8000fc0:	d010      	beq.n	8000fe4 <__eqsf2+0x3c>
 8000fc2:	2cff      	cmp	r4, #255	@ 0xff
 8000fc4:	d00c      	beq.n	8000fe0 <__eqsf2+0x38>
 8000fc6:	2001      	movs	r0, #1
 8000fc8:	42a2      	cmp	r2, r4
 8000fca:	d10a      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fcc:	42b5      	cmp	r5, r6
 8000fce:	d108      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fd0:	428b      	cmp	r3, r1
 8000fd2:	d00f      	beq.n	8000ff4 <__eqsf2+0x4c>
 8000fd4:	2a00      	cmp	r2, #0
 8000fd6:	d104      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fd8:	0028      	movs	r0, r5
 8000fda:	1e43      	subs	r3, r0, #1
 8000fdc:	4198      	sbcs	r0, r3
 8000fde:	e000      	b.n	8000fe2 <__eqsf2+0x3a>
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	bd70      	pop	{r4, r5, r6, pc}
 8000fe4:	2001      	movs	r0, #1
 8000fe6:	2cff      	cmp	r4, #255	@ 0xff
 8000fe8:	d1fb      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fea:	4335      	orrs	r5, r6
 8000fec:	d1f9      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fee:	404b      	eors	r3, r1
 8000ff0:	0018      	movs	r0, r3
 8000ff2:	e7f6      	b.n	8000fe2 <__eqsf2+0x3a>
 8000ff4:	2000      	movs	r0, #0
 8000ff6:	e7f4      	b.n	8000fe2 <__eqsf2+0x3a>

08000ff8 <__gesf2>:
 8000ff8:	b530      	push	{r4, r5, lr}
 8000ffa:	0042      	lsls	r2, r0, #1
 8000ffc:	0244      	lsls	r4, r0, #9
 8000ffe:	024d      	lsls	r5, r1, #9
 8001000:	0fc3      	lsrs	r3, r0, #31
 8001002:	0048      	lsls	r0, r1, #1
 8001004:	0a64      	lsrs	r4, r4, #9
 8001006:	0e12      	lsrs	r2, r2, #24
 8001008:	0a6d      	lsrs	r5, r5, #9
 800100a:	0e00      	lsrs	r0, r0, #24
 800100c:	0fc9      	lsrs	r1, r1, #31
 800100e:	2aff      	cmp	r2, #255	@ 0xff
 8001010:	d018      	beq.n	8001044 <__gesf2+0x4c>
 8001012:	28ff      	cmp	r0, #255	@ 0xff
 8001014:	d00a      	beq.n	800102c <__gesf2+0x34>
 8001016:	2a00      	cmp	r2, #0
 8001018:	d11e      	bne.n	8001058 <__gesf2+0x60>
 800101a:	2800      	cmp	r0, #0
 800101c:	d10a      	bne.n	8001034 <__gesf2+0x3c>
 800101e:	2d00      	cmp	r5, #0
 8001020:	d029      	beq.n	8001076 <__gesf2+0x7e>
 8001022:	2c00      	cmp	r4, #0
 8001024:	d12d      	bne.n	8001082 <__gesf2+0x8a>
 8001026:	0048      	lsls	r0, r1, #1
 8001028:	3801      	subs	r0, #1
 800102a:	bd30      	pop	{r4, r5, pc}
 800102c:	2d00      	cmp	r5, #0
 800102e:	d125      	bne.n	800107c <__gesf2+0x84>
 8001030:	2a00      	cmp	r2, #0
 8001032:	d101      	bne.n	8001038 <__gesf2+0x40>
 8001034:	2c00      	cmp	r4, #0
 8001036:	d0f6      	beq.n	8001026 <__gesf2+0x2e>
 8001038:	428b      	cmp	r3, r1
 800103a:	d019      	beq.n	8001070 <__gesf2+0x78>
 800103c:	2001      	movs	r0, #1
 800103e:	425b      	negs	r3, r3
 8001040:	4318      	orrs	r0, r3
 8001042:	e7f2      	b.n	800102a <__gesf2+0x32>
 8001044:	2c00      	cmp	r4, #0
 8001046:	d119      	bne.n	800107c <__gesf2+0x84>
 8001048:	28ff      	cmp	r0, #255	@ 0xff
 800104a:	d1f7      	bne.n	800103c <__gesf2+0x44>
 800104c:	2d00      	cmp	r5, #0
 800104e:	d115      	bne.n	800107c <__gesf2+0x84>
 8001050:	2000      	movs	r0, #0
 8001052:	428b      	cmp	r3, r1
 8001054:	d1f2      	bne.n	800103c <__gesf2+0x44>
 8001056:	e7e8      	b.n	800102a <__gesf2+0x32>
 8001058:	2800      	cmp	r0, #0
 800105a:	d0ef      	beq.n	800103c <__gesf2+0x44>
 800105c:	428b      	cmp	r3, r1
 800105e:	d1ed      	bne.n	800103c <__gesf2+0x44>
 8001060:	4282      	cmp	r2, r0
 8001062:	dceb      	bgt.n	800103c <__gesf2+0x44>
 8001064:	db04      	blt.n	8001070 <__gesf2+0x78>
 8001066:	42ac      	cmp	r4, r5
 8001068:	d8e8      	bhi.n	800103c <__gesf2+0x44>
 800106a:	2000      	movs	r0, #0
 800106c:	42ac      	cmp	r4, r5
 800106e:	d2dc      	bcs.n	800102a <__gesf2+0x32>
 8001070:	0058      	lsls	r0, r3, #1
 8001072:	3801      	subs	r0, #1
 8001074:	e7d9      	b.n	800102a <__gesf2+0x32>
 8001076:	2c00      	cmp	r4, #0
 8001078:	d0d7      	beq.n	800102a <__gesf2+0x32>
 800107a:	e7df      	b.n	800103c <__gesf2+0x44>
 800107c:	2002      	movs	r0, #2
 800107e:	4240      	negs	r0, r0
 8001080:	e7d3      	b.n	800102a <__gesf2+0x32>
 8001082:	428b      	cmp	r3, r1
 8001084:	d1da      	bne.n	800103c <__gesf2+0x44>
 8001086:	e7ee      	b.n	8001066 <__gesf2+0x6e>

08001088 <__lesf2>:
 8001088:	b530      	push	{r4, r5, lr}
 800108a:	0042      	lsls	r2, r0, #1
 800108c:	0244      	lsls	r4, r0, #9
 800108e:	024d      	lsls	r5, r1, #9
 8001090:	0fc3      	lsrs	r3, r0, #31
 8001092:	0048      	lsls	r0, r1, #1
 8001094:	0a64      	lsrs	r4, r4, #9
 8001096:	0e12      	lsrs	r2, r2, #24
 8001098:	0a6d      	lsrs	r5, r5, #9
 800109a:	0e00      	lsrs	r0, r0, #24
 800109c:	0fc9      	lsrs	r1, r1, #31
 800109e:	2aff      	cmp	r2, #255	@ 0xff
 80010a0:	d017      	beq.n	80010d2 <__lesf2+0x4a>
 80010a2:	28ff      	cmp	r0, #255	@ 0xff
 80010a4:	d00a      	beq.n	80010bc <__lesf2+0x34>
 80010a6:	2a00      	cmp	r2, #0
 80010a8:	d11b      	bne.n	80010e2 <__lesf2+0x5a>
 80010aa:	2800      	cmp	r0, #0
 80010ac:	d10a      	bne.n	80010c4 <__lesf2+0x3c>
 80010ae:	2d00      	cmp	r5, #0
 80010b0:	d01d      	beq.n	80010ee <__lesf2+0x66>
 80010b2:	2c00      	cmp	r4, #0
 80010b4:	d12d      	bne.n	8001112 <__lesf2+0x8a>
 80010b6:	0048      	lsls	r0, r1, #1
 80010b8:	3801      	subs	r0, #1
 80010ba:	e011      	b.n	80010e0 <__lesf2+0x58>
 80010bc:	2d00      	cmp	r5, #0
 80010be:	d10e      	bne.n	80010de <__lesf2+0x56>
 80010c0:	2a00      	cmp	r2, #0
 80010c2:	d101      	bne.n	80010c8 <__lesf2+0x40>
 80010c4:	2c00      	cmp	r4, #0
 80010c6:	d0f6      	beq.n	80010b6 <__lesf2+0x2e>
 80010c8:	428b      	cmp	r3, r1
 80010ca:	d10c      	bne.n	80010e6 <__lesf2+0x5e>
 80010cc:	0058      	lsls	r0, r3, #1
 80010ce:	3801      	subs	r0, #1
 80010d0:	e006      	b.n	80010e0 <__lesf2+0x58>
 80010d2:	2c00      	cmp	r4, #0
 80010d4:	d103      	bne.n	80010de <__lesf2+0x56>
 80010d6:	28ff      	cmp	r0, #255	@ 0xff
 80010d8:	d105      	bne.n	80010e6 <__lesf2+0x5e>
 80010da:	2d00      	cmp	r5, #0
 80010dc:	d015      	beq.n	800110a <__lesf2+0x82>
 80010de:	2002      	movs	r0, #2
 80010e0:	bd30      	pop	{r4, r5, pc}
 80010e2:	2800      	cmp	r0, #0
 80010e4:	d106      	bne.n	80010f4 <__lesf2+0x6c>
 80010e6:	2001      	movs	r0, #1
 80010e8:	425b      	negs	r3, r3
 80010ea:	4318      	orrs	r0, r3
 80010ec:	e7f8      	b.n	80010e0 <__lesf2+0x58>
 80010ee:	2c00      	cmp	r4, #0
 80010f0:	d0f6      	beq.n	80010e0 <__lesf2+0x58>
 80010f2:	e7f8      	b.n	80010e6 <__lesf2+0x5e>
 80010f4:	428b      	cmp	r3, r1
 80010f6:	d1f6      	bne.n	80010e6 <__lesf2+0x5e>
 80010f8:	4282      	cmp	r2, r0
 80010fa:	dcf4      	bgt.n	80010e6 <__lesf2+0x5e>
 80010fc:	dbe6      	blt.n	80010cc <__lesf2+0x44>
 80010fe:	42ac      	cmp	r4, r5
 8001100:	d8f1      	bhi.n	80010e6 <__lesf2+0x5e>
 8001102:	2000      	movs	r0, #0
 8001104:	42ac      	cmp	r4, r5
 8001106:	d2eb      	bcs.n	80010e0 <__lesf2+0x58>
 8001108:	e7e0      	b.n	80010cc <__lesf2+0x44>
 800110a:	2000      	movs	r0, #0
 800110c:	428b      	cmp	r3, r1
 800110e:	d1ea      	bne.n	80010e6 <__lesf2+0x5e>
 8001110:	e7e6      	b.n	80010e0 <__lesf2+0x58>
 8001112:	428b      	cmp	r3, r1
 8001114:	d1e7      	bne.n	80010e6 <__lesf2+0x5e>
 8001116:	e7f2      	b.n	80010fe <__lesf2+0x76>

08001118 <__aeabi_fmul>:
 8001118:	b5f0      	push	{r4, r5, r6, r7, lr}
 800111a:	464f      	mov	r7, r9
 800111c:	4646      	mov	r6, r8
 800111e:	46d6      	mov	lr, sl
 8001120:	0044      	lsls	r4, r0, #1
 8001122:	b5c0      	push	{r6, r7, lr}
 8001124:	0246      	lsls	r6, r0, #9
 8001126:	1c0f      	adds	r7, r1, #0
 8001128:	0a76      	lsrs	r6, r6, #9
 800112a:	0e24      	lsrs	r4, r4, #24
 800112c:	0fc5      	lsrs	r5, r0, #31
 800112e:	2c00      	cmp	r4, #0
 8001130:	d100      	bne.n	8001134 <__aeabi_fmul+0x1c>
 8001132:	e0da      	b.n	80012ea <__aeabi_fmul+0x1d2>
 8001134:	2cff      	cmp	r4, #255	@ 0xff
 8001136:	d074      	beq.n	8001222 <__aeabi_fmul+0x10a>
 8001138:	2380      	movs	r3, #128	@ 0x80
 800113a:	00f6      	lsls	r6, r6, #3
 800113c:	04db      	lsls	r3, r3, #19
 800113e:	431e      	orrs	r6, r3
 8001140:	2300      	movs	r3, #0
 8001142:	4699      	mov	r9, r3
 8001144:	469a      	mov	sl, r3
 8001146:	3c7f      	subs	r4, #127	@ 0x7f
 8001148:	027b      	lsls	r3, r7, #9
 800114a:	0a5b      	lsrs	r3, r3, #9
 800114c:	4698      	mov	r8, r3
 800114e:	007b      	lsls	r3, r7, #1
 8001150:	0e1b      	lsrs	r3, r3, #24
 8001152:	0fff      	lsrs	r7, r7, #31
 8001154:	2b00      	cmp	r3, #0
 8001156:	d074      	beq.n	8001242 <__aeabi_fmul+0x12a>
 8001158:	2bff      	cmp	r3, #255	@ 0xff
 800115a:	d100      	bne.n	800115e <__aeabi_fmul+0x46>
 800115c:	e08e      	b.n	800127c <__aeabi_fmul+0x164>
 800115e:	4642      	mov	r2, r8
 8001160:	2180      	movs	r1, #128	@ 0x80
 8001162:	00d2      	lsls	r2, r2, #3
 8001164:	04c9      	lsls	r1, r1, #19
 8001166:	4311      	orrs	r1, r2
 8001168:	3b7f      	subs	r3, #127	@ 0x7f
 800116a:	002a      	movs	r2, r5
 800116c:	18e4      	adds	r4, r4, r3
 800116e:	464b      	mov	r3, r9
 8001170:	407a      	eors	r2, r7
 8001172:	4688      	mov	r8, r1
 8001174:	b2d2      	uxtb	r2, r2
 8001176:	2b0a      	cmp	r3, #10
 8001178:	dc75      	bgt.n	8001266 <__aeabi_fmul+0x14e>
 800117a:	464b      	mov	r3, r9
 800117c:	2000      	movs	r0, #0
 800117e:	2b02      	cmp	r3, #2
 8001180:	dd0f      	ble.n	80011a2 <__aeabi_fmul+0x8a>
 8001182:	4649      	mov	r1, r9
 8001184:	2301      	movs	r3, #1
 8001186:	408b      	lsls	r3, r1
 8001188:	21a6      	movs	r1, #166	@ 0xa6
 800118a:	00c9      	lsls	r1, r1, #3
 800118c:	420b      	tst	r3, r1
 800118e:	d169      	bne.n	8001264 <__aeabi_fmul+0x14c>
 8001190:	2190      	movs	r1, #144	@ 0x90
 8001192:	0089      	lsls	r1, r1, #2
 8001194:	420b      	tst	r3, r1
 8001196:	d000      	beq.n	800119a <__aeabi_fmul+0x82>
 8001198:	e100      	b.n	800139c <__aeabi_fmul+0x284>
 800119a:	2188      	movs	r1, #136	@ 0x88
 800119c:	4219      	tst	r1, r3
 800119e:	d000      	beq.n	80011a2 <__aeabi_fmul+0x8a>
 80011a0:	e0f5      	b.n	800138e <__aeabi_fmul+0x276>
 80011a2:	4641      	mov	r1, r8
 80011a4:	0409      	lsls	r1, r1, #16
 80011a6:	0c09      	lsrs	r1, r1, #16
 80011a8:	4643      	mov	r3, r8
 80011aa:	0008      	movs	r0, r1
 80011ac:	0c35      	lsrs	r5, r6, #16
 80011ae:	0436      	lsls	r6, r6, #16
 80011b0:	0c1b      	lsrs	r3, r3, #16
 80011b2:	0c36      	lsrs	r6, r6, #16
 80011b4:	4370      	muls	r0, r6
 80011b6:	4369      	muls	r1, r5
 80011b8:	435e      	muls	r6, r3
 80011ba:	435d      	muls	r5, r3
 80011bc:	1876      	adds	r6, r6, r1
 80011be:	0c03      	lsrs	r3, r0, #16
 80011c0:	199b      	adds	r3, r3, r6
 80011c2:	4299      	cmp	r1, r3
 80011c4:	d903      	bls.n	80011ce <__aeabi_fmul+0xb6>
 80011c6:	2180      	movs	r1, #128	@ 0x80
 80011c8:	0249      	lsls	r1, r1, #9
 80011ca:	468c      	mov	ip, r1
 80011cc:	4465      	add	r5, ip
 80011ce:	0400      	lsls	r0, r0, #16
 80011d0:	0419      	lsls	r1, r3, #16
 80011d2:	0c00      	lsrs	r0, r0, #16
 80011d4:	1809      	adds	r1, r1, r0
 80011d6:	018e      	lsls	r6, r1, #6
 80011d8:	1e70      	subs	r0, r6, #1
 80011da:	4186      	sbcs	r6, r0
 80011dc:	0c1b      	lsrs	r3, r3, #16
 80011de:	0e89      	lsrs	r1, r1, #26
 80011e0:	195b      	adds	r3, r3, r5
 80011e2:	430e      	orrs	r6, r1
 80011e4:	019b      	lsls	r3, r3, #6
 80011e6:	431e      	orrs	r6, r3
 80011e8:	011b      	lsls	r3, r3, #4
 80011ea:	d46c      	bmi.n	80012c6 <__aeabi_fmul+0x1ae>
 80011ec:	0023      	movs	r3, r4
 80011ee:	337f      	adds	r3, #127	@ 0x7f
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	dc00      	bgt.n	80011f6 <__aeabi_fmul+0xde>
 80011f4:	e0b1      	b.n	800135a <__aeabi_fmul+0x242>
 80011f6:	0015      	movs	r5, r2
 80011f8:	0771      	lsls	r1, r6, #29
 80011fa:	d00b      	beq.n	8001214 <__aeabi_fmul+0xfc>
 80011fc:	200f      	movs	r0, #15
 80011fe:	0021      	movs	r1, r4
 8001200:	4030      	ands	r0, r6
 8001202:	2804      	cmp	r0, #4
 8001204:	d006      	beq.n	8001214 <__aeabi_fmul+0xfc>
 8001206:	3604      	adds	r6, #4
 8001208:	0132      	lsls	r2, r6, #4
 800120a:	d503      	bpl.n	8001214 <__aeabi_fmul+0xfc>
 800120c:	4b6e      	ldr	r3, [pc, #440]	@ (80013c8 <__aeabi_fmul+0x2b0>)
 800120e:	401e      	ands	r6, r3
 8001210:	000b      	movs	r3, r1
 8001212:	3380      	adds	r3, #128	@ 0x80
 8001214:	2bfe      	cmp	r3, #254	@ 0xfe
 8001216:	dd00      	ble.n	800121a <__aeabi_fmul+0x102>
 8001218:	e0bd      	b.n	8001396 <__aeabi_fmul+0x27e>
 800121a:	01b2      	lsls	r2, r6, #6
 800121c:	0a52      	lsrs	r2, r2, #9
 800121e:	b2db      	uxtb	r3, r3
 8001220:	e048      	b.n	80012b4 <__aeabi_fmul+0x19c>
 8001222:	2e00      	cmp	r6, #0
 8001224:	d000      	beq.n	8001228 <__aeabi_fmul+0x110>
 8001226:	e092      	b.n	800134e <__aeabi_fmul+0x236>
 8001228:	2308      	movs	r3, #8
 800122a:	4699      	mov	r9, r3
 800122c:	3b06      	subs	r3, #6
 800122e:	469a      	mov	sl, r3
 8001230:	027b      	lsls	r3, r7, #9
 8001232:	0a5b      	lsrs	r3, r3, #9
 8001234:	4698      	mov	r8, r3
 8001236:	007b      	lsls	r3, r7, #1
 8001238:	24ff      	movs	r4, #255	@ 0xff
 800123a:	0e1b      	lsrs	r3, r3, #24
 800123c:	0fff      	lsrs	r7, r7, #31
 800123e:	2b00      	cmp	r3, #0
 8001240:	d18a      	bne.n	8001158 <__aeabi_fmul+0x40>
 8001242:	4642      	mov	r2, r8
 8001244:	2a00      	cmp	r2, #0
 8001246:	d164      	bne.n	8001312 <__aeabi_fmul+0x1fa>
 8001248:	4649      	mov	r1, r9
 800124a:	3201      	adds	r2, #1
 800124c:	4311      	orrs	r1, r2
 800124e:	4689      	mov	r9, r1
 8001250:	290a      	cmp	r1, #10
 8001252:	dc08      	bgt.n	8001266 <__aeabi_fmul+0x14e>
 8001254:	407d      	eors	r5, r7
 8001256:	2001      	movs	r0, #1
 8001258:	b2ea      	uxtb	r2, r5
 800125a:	2902      	cmp	r1, #2
 800125c:	dc91      	bgt.n	8001182 <__aeabi_fmul+0x6a>
 800125e:	0015      	movs	r5, r2
 8001260:	2200      	movs	r2, #0
 8001262:	e027      	b.n	80012b4 <__aeabi_fmul+0x19c>
 8001264:	0015      	movs	r5, r2
 8001266:	4653      	mov	r3, sl
 8001268:	2b02      	cmp	r3, #2
 800126a:	d100      	bne.n	800126e <__aeabi_fmul+0x156>
 800126c:	e093      	b.n	8001396 <__aeabi_fmul+0x27e>
 800126e:	2b03      	cmp	r3, #3
 8001270:	d01a      	beq.n	80012a8 <__aeabi_fmul+0x190>
 8001272:	2b01      	cmp	r3, #1
 8001274:	d12c      	bne.n	80012d0 <__aeabi_fmul+0x1b8>
 8001276:	2300      	movs	r3, #0
 8001278:	2200      	movs	r2, #0
 800127a:	e01b      	b.n	80012b4 <__aeabi_fmul+0x19c>
 800127c:	4643      	mov	r3, r8
 800127e:	34ff      	adds	r4, #255	@ 0xff
 8001280:	2b00      	cmp	r3, #0
 8001282:	d055      	beq.n	8001330 <__aeabi_fmul+0x218>
 8001284:	2103      	movs	r1, #3
 8001286:	464b      	mov	r3, r9
 8001288:	430b      	orrs	r3, r1
 800128a:	0019      	movs	r1, r3
 800128c:	2b0a      	cmp	r3, #10
 800128e:	dc00      	bgt.n	8001292 <__aeabi_fmul+0x17a>
 8001290:	e092      	b.n	80013b8 <__aeabi_fmul+0x2a0>
 8001292:	2b0f      	cmp	r3, #15
 8001294:	d000      	beq.n	8001298 <__aeabi_fmul+0x180>
 8001296:	e08c      	b.n	80013b2 <__aeabi_fmul+0x29a>
 8001298:	2280      	movs	r2, #128	@ 0x80
 800129a:	03d2      	lsls	r2, r2, #15
 800129c:	4216      	tst	r6, r2
 800129e:	d003      	beq.n	80012a8 <__aeabi_fmul+0x190>
 80012a0:	4643      	mov	r3, r8
 80012a2:	4213      	tst	r3, r2
 80012a4:	d100      	bne.n	80012a8 <__aeabi_fmul+0x190>
 80012a6:	e07d      	b.n	80013a4 <__aeabi_fmul+0x28c>
 80012a8:	2280      	movs	r2, #128	@ 0x80
 80012aa:	03d2      	lsls	r2, r2, #15
 80012ac:	4332      	orrs	r2, r6
 80012ae:	0252      	lsls	r2, r2, #9
 80012b0:	0a52      	lsrs	r2, r2, #9
 80012b2:	23ff      	movs	r3, #255	@ 0xff
 80012b4:	05d8      	lsls	r0, r3, #23
 80012b6:	07ed      	lsls	r5, r5, #31
 80012b8:	4310      	orrs	r0, r2
 80012ba:	4328      	orrs	r0, r5
 80012bc:	bce0      	pop	{r5, r6, r7}
 80012be:	46ba      	mov	sl, r7
 80012c0:	46b1      	mov	r9, r6
 80012c2:	46a8      	mov	r8, r5
 80012c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012c6:	2301      	movs	r3, #1
 80012c8:	0015      	movs	r5, r2
 80012ca:	0871      	lsrs	r1, r6, #1
 80012cc:	401e      	ands	r6, r3
 80012ce:	430e      	orrs	r6, r1
 80012d0:	0023      	movs	r3, r4
 80012d2:	3380      	adds	r3, #128	@ 0x80
 80012d4:	1c61      	adds	r1, r4, #1
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	dd41      	ble.n	800135e <__aeabi_fmul+0x246>
 80012da:	0772      	lsls	r2, r6, #29
 80012dc:	d094      	beq.n	8001208 <__aeabi_fmul+0xf0>
 80012de:	220f      	movs	r2, #15
 80012e0:	4032      	ands	r2, r6
 80012e2:	2a04      	cmp	r2, #4
 80012e4:	d000      	beq.n	80012e8 <__aeabi_fmul+0x1d0>
 80012e6:	e78e      	b.n	8001206 <__aeabi_fmul+0xee>
 80012e8:	e78e      	b.n	8001208 <__aeabi_fmul+0xf0>
 80012ea:	2e00      	cmp	r6, #0
 80012ec:	d105      	bne.n	80012fa <__aeabi_fmul+0x1e2>
 80012ee:	2304      	movs	r3, #4
 80012f0:	4699      	mov	r9, r3
 80012f2:	3b03      	subs	r3, #3
 80012f4:	2400      	movs	r4, #0
 80012f6:	469a      	mov	sl, r3
 80012f8:	e726      	b.n	8001148 <__aeabi_fmul+0x30>
 80012fa:	0030      	movs	r0, r6
 80012fc:	f7ff f918 	bl	8000530 <__clzsi2>
 8001300:	2476      	movs	r4, #118	@ 0x76
 8001302:	1f43      	subs	r3, r0, #5
 8001304:	409e      	lsls	r6, r3
 8001306:	2300      	movs	r3, #0
 8001308:	4264      	negs	r4, r4
 800130a:	4699      	mov	r9, r3
 800130c:	469a      	mov	sl, r3
 800130e:	1a24      	subs	r4, r4, r0
 8001310:	e71a      	b.n	8001148 <__aeabi_fmul+0x30>
 8001312:	4640      	mov	r0, r8
 8001314:	f7ff f90c 	bl	8000530 <__clzsi2>
 8001318:	464b      	mov	r3, r9
 800131a:	1a24      	subs	r4, r4, r0
 800131c:	3c76      	subs	r4, #118	@ 0x76
 800131e:	2b0a      	cmp	r3, #10
 8001320:	dca1      	bgt.n	8001266 <__aeabi_fmul+0x14e>
 8001322:	4643      	mov	r3, r8
 8001324:	3805      	subs	r0, #5
 8001326:	4083      	lsls	r3, r0
 8001328:	407d      	eors	r5, r7
 800132a:	4698      	mov	r8, r3
 800132c:	b2ea      	uxtb	r2, r5
 800132e:	e724      	b.n	800117a <__aeabi_fmul+0x62>
 8001330:	464a      	mov	r2, r9
 8001332:	3302      	adds	r3, #2
 8001334:	4313      	orrs	r3, r2
 8001336:	002a      	movs	r2, r5
 8001338:	407a      	eors	r2, r7
 800133a:	b2d2      	uxtb	r2, r2
 800133c:	2b0a      	cmp	r3, #10
 800133e:	dc92      	bgt.n	8001266 <__aeabi_fmul+0x14e>
 8001340:	4649      	mov	r1, r9
 8001342:	0015      	movs	r5, r2
 8001344:	2900      	cmp	r1, #0
 8001346:	d026      	beq.n	8001396 <__aeabi_fmul+0x27e>
 8001348:	4699      	mov	r9, r3
 800134a:	2002      	movs	r0, #2
 800134c:	e719      	b.n	8001182 <__aeabi_fmul+0x6a>
 800134e:	230c      	movs	r3, #12
 8001350:	4699      	mov	r9, r3
 8001352:	3b09      	subs	r3, #9
 8001354:	24ff      	movs	r4, #255	@ 0xff
 8001356:	469a      	mov	sl, r3
 8001358:	e6f6      	b.n	8001148 <__aeabi_fmul+0x30>
 800135a:	0015      	movs	r5, r2
 800135c:	0021      	movs	r1, r4
 800135e:	2201      	movs	r2, #1
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	2b1b      	cmp	r3, #27
 8001364:	dd00      	ble.n	8001368 <__aeabi_fmul+0x250>
 8001366:	e786      	b.n	8001276 <__aeabi_fmul+0x15e>
 8001368:	319e      	adds	r1, #158	@ 0x9e
 800136a:	0032      	movs	r2, r6
 800136c:	408e      	lsls	r6, r1
 800136e:	40da      	lsrs	r2, r3
 8001370:	1e73      	subs	r3, r6, #1
 8001372:	419e      	sbcs	r6, r3
 8001374:	4332      	orrs	r2, r6
 8001376:	0753      	lsls	r3, r2, #29
 8001378:	d004      	beq.n	8001384 <__aeabi_fmul+0x26c>
 800137a:	230f      	movs	r3, #15
 800137c:	4013      	ands	r3, r2
 800137e:	2b04      	cmp	r3, #4
 8001380:	d000      	beq.n	8001384 <__aeabi_fmul+0x26c>
 8001382:	3204      	adds	r2, #4
 8001384:	0153      	lsls	r3, r2, #5
 8001386:	d510      	bpl.n	80013aa <__aeabi_fmul+0x292>
 8001388:	2301      	movs	r3, #1
 800138a:	2200      	movs	r2, #0
 800138c:	e792      	b.n	80012b4 <__aeabi_fmul+0x19c>
 800138e:	003d      	movs	r5, r7
 8001390:	4646      	mov	r6, r8
 8001392:	4682      	mov	sl, r0
 8001394:	e767      	b.n	8001266 <__aeabi_fmul+0x14e>
 8001396:	23ff      	movs	r3, #255	@ 0xff
 8001398:	2200      	movs	r2, #0
 800139a:	e78b      	b.n	80012b4 <__aeabi_fmul+0x19c>
 800139c:	2280      	movs	r2, #128	@ 0x80
 800139e:	2500      	movs	r5, #0
 80013a0:	03d2      	lsls	r2, r2, #15
 80013a2:	e786      	b.n	80012b2 <__aeabi_fmul+0x19a>
 80013a4:	003d      	movs	r5, r7
 80013a6:	431a      	orrs	r2, r3
 80013a8:	e783      	b.n	80012b2 <__aeabi_fmul+0x19a>
 80013aa:	0192      	lsls	r2, r2, #6
 80013ac:	2300      	movs	r3, #0
 80013ae:	0a52      	lsrs	r2, r2, #9
 80013b0:	e780      	b.n	80012b4 <__aeabi_fmul+0x19c>
 80013b2:	003d      	movs	r5, r7
 80013b4:	4646      	mov	r6, r8
 80013b6:	e777      	b.n	80012a8 <__aeabi_fmul+0x190>
 80013b8:	002a      	movs	r2, r5
 80013ba:	2301      	movs	r3, #1
 80013bc:	407a      	eors	r2, r7
 80013be:	408b      	lsls	r3, r1
 80013c0:	2003      	movs	r0, #3
 80013c2:	b2d2      	uxtb	r2, r2
 80013c4:	e6e9      	b.n	800119a <__aeabi_fmul+0x82>
 80013c6:	46c0      	nop			@ (mov r8, r8)
 80013c8:	f7ffffff 	.word	0xf7ffffff

080013cc <__aeabi_fsub>:
 80013cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013ce:	4647      	mov	r7, r8
 80013d0:	46ce      	mov	lr, r9
 80013d2:	0243      	lsls	r3, r0, #9
 80013d4:	b580      	push	{r7, lr}
 80013d6:	0a5f      	lsrs	r7, r3, #9
 80013d8:	099b      	lsrs	r3, r3, #6
 80013da:	0045      	lsls	r5, r0, #1
 80013dc:	004a      	lsls	r2, r1, #1
 80013de:	469c      	mov	ip, r3
 80013e0:	024b      	lsls	r3, r1, #9
 80013e2:	0fc4      	lsrs	r4, r0, #31
 80013e4:	0fce      	lsrs	r6, r1, #31
 80013e6:	0e2d      	lsrs	r5, r5, #24
 80013e8:	0a58      	lsrs	r0, r3, #9
 80013ea:	0e12      	lsrs	r2, r2, #24
 80013ec:	0999      	lsrs	r1, r3, #6
 80013ee:	2aff      	cmp	r2, #255	@ 0xff
 80013f0:	d06b      	beq.n	80014ca <__aeabi_fsub+0xfe>
 80013f2:	2301      	movs	r3, #1
 80013f4:	405e      	eors	r6, r3
 80013f6:	1aab      	subs	r3, r5, r2
 80013f8:	42b4      	cmp	r4, r6
 80013fa:	d04b      	beq.n	8001494 <__aeabi_fsub+0xc8>
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	dc00      	bgt.n	8001402 <__aeabi_fsub+0x36>
 8001400:	e0ff      	b.n	8001602 <__aeabi_fsub+0x236>
 8001402:	2a00      	cmp	r2, #0
 8001404:	d100      	bne.n	8001408 <__aeabi_fsub+0x3c>
 8001406:	e088      	b.n	800151a <__aeabi_fsub+0x14e>
 8001408:	2dff      	cmp	r5, #255	@ 0xff
 800140a:	d100      	bne.n	800140e <__aeabi_fsub+0x42>
 800140c:	e0ef      	b.n	80015ee <__aeabi_fsub+0x222>
 800140e:	2280      	movs	r2, #128	@ 0x80
 8001410:	04d2      	lsls	r2, r2, #19
 8001412:	4311      	orrs	r1, r2
 8001414:	2001      	movs	r0, #1
 8001416:	2b1b      	cmp	r3, #27
 8001418:	dc08      	bgt.n	800142c <__aeabi_fsub+0x60>
 800141a:	0008      	movs	r0, r1
 800141c:	2220      	movs	r2, #32
 800141e:	40d8      	lsrs	r0, r3
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	4099      	lsls	r1, r3
 8001424:	000b      	movs	r3, r1
 8001426:	1e5a      	subs	r2, r3, #1
 8001428:	4193      	sbcs	r3, r2
 800142a:	4318      	orrs	r0, r3
 800142c:	4663      	mov	r3, ip
 800142e:	1a1b      	subs	r3, r3, r0
 8001430:	469c      	mov	ip, r3
 8001432:	4663      	mov	r3, ip
 8001434:	015b      	lsls	r3, r3, #5
 8001436:	d400      	bmi.n	800143a <__aeabi_fsub+0x6e>
 8001438:	e0cd      	b.n	80015d6 <__aeabi_fsub+0x20a>
 800143a:	4663      	mov	r3, ip
 800143c:	019f      	lsls	r7, r3, #6
 800143e:	09bf      	lsrs	r7, r7, #6
 8001440:	0038      	movs	r0, r7
 8001442:	f7ff f875 	bl	8000530 <__clzsi2>
 8001446:	003b      	movs	r3, r7
 8001448:	3805      	subs	r0, #5
 800144a:	4083      	lsls	r3, r0
 800144c:	4285      	cmp	r5, r0
 800144e:	dc00      	bgt.n	8001452 <__aeabi_fsub+0x86>
 8001450:	e0a2      	b.n	8001598 <__aeabi_fsub+0x1cc>
 8001452:	4ab7      	ldr	r2, [pc, #732]	@ (8001730 <__aeabi_fsub+0x364>)
 8001454:	1a2d      	subs	r5, r5, r0
 8001456:	401a      	ands	r2, r3
 8001458:	4694      	mov	ip, r2
 800145a:	075a      	lsls	r2, r3, #29
 800145c:	d100      	bne.n	8001460 <__aeabi_fsub+0x94>
 800145e:	e0c3      	b.n	80015e8 <__aeabi_fsub+0x21c>
 8001460:	220f      	movs	r2, #15
 8001462:	4013      	ands	r3, r2
 8001464:	2b04      	cmp	r3, #4
 8001466:	d100      	bne.n	800146a <__aeabi_fsub+0x9e>
 8001468:	e0be      	b.n	80015e8 <__aeabi_fsub+0x21c>
 800146a:	2304      	movs	r3, #4
 800146c:	4698      	mov	r8, r3
 800146e:	44c4      	add	ip, r8
 8001470:	4663      	mov	r3, ip
 8001472:	015b      	lsls	r3, r3, #5
 8001474:	d400      	bmi.n	8001478 <__aeabi_fsub+0xac>
 8001476:	e0b7      	b.n	80015e8 <__aeabi_fsub+0x21c>
 8001478:	1c68      	adds	r0, r5, #1
 800147a:	2dfe      	cmp	r5, #254	@ 0xfe
 800147c:	d000      	beq.n	8001480 <__aeabi_fsub+0xb4>
 800147e:	e0a5      	b.n	80015cc <__aeabi_fsub+0x200>
 8001480:	20ff      	movs	r0, #255	@ 0xff
 8001482:	2200      	movs	r2, #0
 8001484:	05c0      	lsls	r0, r0, #23
 8001486:	4310      	orrs	r0, r2
 8001488:	07e4      	lsls	r4, r4, #31
 800148a:	4320      	orrs	r0, r4
 800148c:	bcc0      	pop	{r6, r7}
 800148e:	46b9      	mov	r9, r7
 8001490:	46b0      	mov	r8, r6
 8001492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001494:	2b00      	cmp	r3, #0
 8001496:	dc00      	bgt.n	800149a <__aeabi_fsub+0xce>
 8001498:	e1eb      	b.n	8001872 <__aeabi_fsub+0x4a6>
 800149a:	2a00      	cmp	r2, #0
 800149c:	d046      	beq.n	800152c <__aeabi_fsub+0x160>
 800149e:	2dff      	cmp	r5, #255	@ 0xff
 80014a0:	d100      	bne.n	80014a4 <__aeabi_fsub+0xd8>
 80014a2:	e0a4      	b.n	80015ee <__aeabi_fsub+0x222>
 80014a4:	2280      	movs	r2, #128	@ 0x80
 80014a6:	04d2      	lsls	r2, r2, #19
 80014a8:	4311      	orrs	r1, r2
 80014aa:	2b1b      	cmp	r3, #27
 80014ac:	dc00      	bgt.n	80014b0 <__aeabi_fsub+0xe4>
 80014ae:	e0fb      	b.n	80016a8 <__aeabi_fsub+0x2dc>
 80014b0:	2305      	movs	r3, #5
 80014b2:	4698      	mov	r8, r3
 80014b4:	002b      	movs	r3, r5
 80014b6:	44c4      	add	ip, r8
 80014b8:	4662      	mov	r2, ip
 80014ba:	08d7      	lsrs	r7, r2, #3
 80014bc:	2bff      	cmp	r3, #255	@ 0xff
 80014be:	d100      	bne.n	80014c2 <__aeabi_fsub+0xf6>
 80014c0:	e095      	b.n	80015ee <__aeabi_fsub+0x222>
 80014c2:	027a      	lsls	r2, r7, #9
 80014c4:	0a52      	lsrs	r2, r2, #9
 80014c6:	b2d8      	uxtb	r0, r3
 80014c8:	e7dc      	b.n	8001484 <__aeabi_fsub+0xb8>
 80014ca:	002b      	movs	r3, r5
 80014cc:	3bff      	subs	r3, #255	@ 0xff
 80014ce:	4699      	mov	r9, r3
 80014d0:	2900      	cmp	r1, #0
 80014d2:	d118      	bne.n	8001506 <__aeabi_fsub+0x13a>
 80014d4:	2301      	movs	r3, #1
 80014d6:	405e      	eors	r6, r3
 80014d8:	42b4      	cmp	r4, r6
 80014da:	d100      	bne.n	80014de <__aeabi_fsub+0x112>
 80014dc:	e0ca      	b.n	8001674 <__aeabi_fsub+0x2a8>
 80014de:	464b      	mov	r3, r9
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d02d      	beq.n	8001540 <__aeabi_fsub+0x174>
 80014e4:	2d00      	cmp	r5, #0
 80014e6:	d000      	beq.n	80014ea <__aeabi_fsub+0x11e>
 80014e8:	e13c      	b.n	8001764 <__aeabi_fsub+0x398>
 80014ea:	23ff      	movs	r3, #255	@ 0xff
 80014ec:	4664      	mov	r4, ip
 80014ee:	2c00      	cmp	r4, #0
 80014f0:	d100      	bne.n	80014f4 <__aeabi_fsub+0x128>
 80014f2:	e15f      	b.n	80017b4 <__aeabi_fsub+0x3e8>
 80014f4:	1e5d      	subs	r5, r3, #1
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d100      	bne.n	80014fc <__aeabi_fsub+0x130>
 80014fa:	e174      	b.n	80017e6 <__aeabi_fsub+0x41a>
 80014fc:	0034      	movs	r4, r6
 80014fe:	2bff      	cmp	r3, #255	@ 0xff
 8001500:	d074      	beq.n	80015ec <__aeabi_fsub+0x220>
 8001502:	002b      	movs	r3, r5
 8001504:	e103      	b.n	800170e <__aeabi_fsub+0x342>
 8001506:	42b4      	cmp	r4, r6
 8001508:	d100      	bne.n	800150c <__aeabi_fsub+0x140>
 800150a:	e09c      	b.n	8001646 <__aeabi_fsub+0x27a>
 800150c:	2b00      	cmp	r3, #0
 800150e:	d017      	beq.n	8001540 <__aeabi_fsub+0x174>
 8001510:	2d00      	cmp	r5, #0
 8001512:	d0ea      	beq.n	80014ea <__aeabi_fsub+0x11e>
 8001514:	0007      	movs	r7, r0
 8001516:	0034      	movs	r4, r6
 8001518:	e06c      	b.n	80015f4 <__aeabi_fsub+0x228>
 800151a:	2900      	cmp	r1, #0
 800151c:	d0cc      	beq.n	80014b8 <__aeabi_fsub+0xec>
 800151e:	1e5a      	subs	r2, r3, #1
 8001520:	2b01      	cmp	r3, #1
 8001522:	d02b      	beq.n	800157c <__aeabi_fsub+0x1b0>
 8001524:	2bff      	cmp	r3, #255	@ 0xff
 8001526:	d062      	beq.n	80015ee <__aeabi_fsub+0x222>
 8001528:	0013      	movs	r3, r2
 800152a:	e773      	b.n	8001414 <__aeabi_fsub+0x48>
 800152c:	2900      	cmp	r1, #0
 800152e:	d0c3      	beq.n	80014b8 <__aeabi_fsub+0xec>
 8001530:	1e5a      	subs	r2, r3, #1
 8001532:	2b01      	cmp	r3, #1
 8001534:	d100      	bne.n	8001538 <__aeabi_fsub+0x16c>
 8001536:	e11e      	b.n	8001776 <__aeabi_fsub+0x3aa>
 8001538:	2bff      	cmp	r3, #255	@ 0xff
 800153a:	d058      	beq.n	80015ee <__aeabi_fsub+0x222>
 800153c:	0013      	movs	r3, r2
 800153e:	e7b4      	b.n	80014aa <__aeabi_fsub+0xde>
 8001540:	22fe      	movs	r2, #254	@ 0xfe
 8001542:	1c6b      	adds	r3, r5, #1
 8001544:	421a      	tst	r2, r3
 8001546:	d10d      	bne.n	8001564 <__aeabi_fsub+0x198>
 8001548:	2d00      	cmp	r5, #0
 800154a:	d060      	beq.n	800160e <__aeabi_fsub+0x242>
 800154c:	4663      	mov	r3, ip
 800154e:	2b00      	cmp	r3, #0
 8001550:	d000      	beq.n	8001554 <__aeabi_fsub+0x188>
 8001552:	e120      	b.n	8001796 <__aeabi_fsub+0x3ca>
 8001554:	2900      	cmp	r1, #0
 8001556:	d000      	beq.n	800155a <__aeabi_fsub+0x18e>
 8001558:	e128      	b.n	80017ac <__aeabi_fsub+0x3e0>
 800155a:	2280      	movs	r2, #128	@ 0x80
 800155c:	2400      	movs	r4, #0
 800155e:	20ff      	movs	r0, #255	@ 0xff
 8001560:	03d2      	lsls	r2, r2, #15
 8001562:	e78f      	b.n	8001484 <__aeabi_fsub+0xb8>
 8001564:	4663      	mov	r3, ip
 8001566:	1a5f      	subs	r7, r3, r1
 8001568:	017b      	lsls	r3, r7, #5
 800156a:	d500      	bpl.n	800156e <__aeabi_fsub+0x1a2>
 800156c:	e0fe      	b.n	800176c <__aeabi_fsub+0x3a0>
 800156e:	2f00      	cmp	r7, #0
 8001570:	d000      	beq.n	8001574 <__aeabi_fsub+0x1a8>
 8001572:	e765      	b.n	8001440 <__aeabi_fsub+0x74>
 8001574:	2400      	movs	r4, #0
 8001576:	2000      	movs	r0, #0
 8001578:	2200      	movs	r2, #0
 800157a:	e783      	b.n	8001484 <__aeabi_fsub+0xb8>
 800157c:	4663      	mov	r3, ip
 800157e:	1a59      	subs	r1, r3, r1
 8001580:	014b      	lsls	r3, r1, #5
 8001582:	d400      	bmi.n	8001586 <__aeabi_fsub+0x1ba>
 8001584:	e119      	b.n	80017ba <__aeabi_fsub+0x3ee>
 8001586:	018f      	lsls	r7, r1, #6
 8001588:	09bf      	lsrs	r7, r7, #6
 800158a:	0038      	movs	r0, r7
 800158c:	f7fe ffd0 	bl	8000530 <__clzsi2>
 8001590:	003b      	movs	r3, r7
 8001592:	3805      	subs	r0, #5
 8001594:	4083      	lsls	r3, r0
 8001596:	2501      	movs	r5, #1
 8001598:	2220      	movs	r2, #32
 800159a:	1b40      	subs	r0, r0, r5
 800159c:	3001      	adds	r0, #1
 800159e:	1a12      	subs	r2, r2, r0
 80015a0:	0019      	movs	r1, r3
 80015a2:	4093      	lsls	r3, r2
 80015a4:	40c1      	lsrs	r1, r0
 80015a6:	1e5a      	subs	r2, r3, #1
 80015a8:	4193      	sbcs	r3, r2
 80015aa:	4319      	orrs	r1, r3
 80015ac:	468c      	mov	ip, r1
 80015ae:	1e0b      	subs	r3, r1, #0
 80015b0:	d0e1      	beq.n	8001576 <__aeabi_fsub+0x1aa>
 80015b2:	075b      	lsls	r3, r3, #29
 80015b4:	d100      	bne.n	80015b8 <__aeabi_fsub+0x1ec>
 80015b6:	e152      	b.n	800185e <__aeabi_fsub+0x492>
 80015b8:	230f      	movs	r3, #15
 80015ba:	2500      	movs	r5, #0
 80015bc:	400b      	ands	r3, r1
 80015be:	2b04      	cmp	r3, #4
 80015c0:	d000      	beq.n	80015c4 <__aeabi_fsub+0x1f8>
 80015c2:	e752      	b.n	800146a <__aeabi_fsub+0x9e>
 80015c4:	2001      	movs	r0, #1
 80015c6:	014a      	lsls	r2, r1, #5
 80015c8:	d400      	bmi.n	80015cc <__aeabi_fsub+0x200>
 80015ca:	e092      	b.n	80016f2 <__aeabi_fsub+0x326>
 80015cc:	b2c0      	uxtb	r0, r0
 80015ce:	4663      	mov	r3, ip
 80015d0:	019a      	lsls	r2, r3, #6
 80015d2:	0a52      	lsrs	r2, r2, #9
 80015d4:	e756      	b.n	8001484 <__aeabi_fsub+0xb8>
 80015d6:	4663      	mov	r3, ip
 80015d8:	075b      	lsls	r3, r3, #29
 80015da:	d005      	beq.n	80015e8 <__aeabi_fsub+0x21c>
 80015dc:	230f      	movs	r3, #15
 80015de:	4662      	mov	r2, ip
 80015e0:	4013      	ands	r3, r2
 80015e2:	2b04      	cmp	r3, #4
 80015e4:	d000      	beq.n	80015e8 <__aeabi_fsub+0x21c>
 80015e6:	e740      	b.n	800146a <__aeabi_fsub+0x9e>
 80015e8:	002b      	movs	r3, r5
 80015ea:	e765      	b.n	80014b8 <__aeabi_fsub+0xec>
 80015ec:	0007      	movs	r7, r0
 80015ee:	2f00      	cmp	r7, #0
 80015f0:	d100      	bne.n	80015f4 <__aeabi_fsub+0x228>
 80015f2:	e745      	b.n	8001480 <__aeabi_fsub+0xb4>
 80015f4:	2280      	movs	r2, #128	@ 0x80
 80015f6:	03d2      	lsls	r2, r2, #15
 80015f8:	433a      	orrs	r2, r7
 80015fa:	0252      	lsls	r2, r2, #9
 80015fc:	20ff      	movs	r0, #255	@ 0xff
 80015fe:	0a52      	lsrs	r2, r2, #9
 8001600:	e740      	b.n	8001484 <__aeabi_fsub+0xb8>
 8001602:	2b00      	cmp	r3, #0
 8001604:	d179      	bne.n	80016fa <__aeabi_fsub+0x32e>
 8001606:	22fe      	movs	r2, #254	@ 0xfe
 8001608:	1c6b      	adds	r3, r5, #1
 800160a:	421a      	tst	r2, r3
 800160c:	d1aa      	bne.n	8001564 <__aeabi_fsub+0x198>
 800160e:	4663      	mov	r3, ip
 8001610:	2b00      	cmp	r3, #0
 8001612:	d100      	bne.n	8001616 <__aeabi_fsub+0x24a>
 8001614:	e0f5      	b.n	8001802 <__aeabi_fsub+0x436>
 8001616:	2900      	cmp	r1, #0
 8001618:	d100      	bne.n	800161c <__aeabi_fsub+0x250>
 800161a:	e0d1      	b.n	80017c0 <__aeabi_fsub+0x3f4>
 800161c:	1a5f      	subs	r7, r3, r1
 800161e:	2380      	movs	r3, #128	@ 0x80
 8001620:	04db      	lsls	r3, r3, #19
 8001622:	421f      	tst	r7, r3
 8001624:	d100      	bne.n	8001628 <__aeabi_fsub+0x25c>
 8001626:	e10e      	b.n	8001846 <__aeabi_fsub+0x47a>
 8001628:	4662      	mov	r2, ip
 800162a:	2401      	movs	r4, #1
 800162c:	1a8a      	subs	r2, r1, r2
 800162e:	4694      	mov	ip, r2
 8001630:	2000      	movs	r0, #0
 8001632:	4034      	ands	r4, r6
 8001634:	2a00      	cmp	r2, #0
 8001636:	d100      	bne.n	800163a <__aeabi_fsub+0x26e>
 8001638:	e724      	b.n	8001484 <__aeabi_fsub+0xb8>
 800163a:	2001      	movs	r0, #1
 800163c:	421a      	tst	r2, r3
 800163e:	d1c6      	bne.n	80015ce <__aeabi_fsub+0x202>
 8001640:	2300      	movs	r3, #0
 8001642:	08d7      	lsrs	r7, r2, #3
 8001644:	e73d      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001646:	2b00      	cmp	r3, #0
 8001648:	d017      	beq.n	800167a <__aeabi_fsub+0x2ae>
 800164a:	2d00      	cmp	r5, #0
 800164c:	d000      	beq.n	8001650 <__aeabi_fsub+0x284>
 800164e:	e0af      	b.n	80017b0 <__aeabi_fsub+0x3e4>
 8001650:	23ff      	movs	r3, #255	@ 0xff
 8001652:	4665      	mov	r5, ip
 8001654:	2d00      	cmp	r5, #0
 8001656:	d100      	bne.n	800165a <__aeabi_fsub+0x28e>
 8001658:	e0ad      	b.n	80017b6 <__aeabi_fsub+0x3ea>
 800165a:	1e5e      	subs	r6, r3, #1
 800165c:	2b01      	cmp	r3, #1
 800165e:	d100      	bne.n	8001662 <__aeabi_fsub+0x296>
 8001660:	e089      	b.n	8001776 <__aeabi_fsub+0x3aa>
 8001662:	2bff      	cmp	r3, #255	@ 0xff
 8001664:	d0c2      	beq.n	80015ec <__aeabi_fsub+0x220>
 8001666:	2e1b      	cmp	r6, #27
 8001668:	dc00      	bgt.n	800166c <__aeabi_fsub+0x2a0>
 800166a:	e0ab      	b.n	80017c4 <__aeabi_fsub+0x3f8>
 800166c:	1d4b      	adds	r3, r1, #5
 800166e:	469c      	mov	ip, r3
 8001670:	0013      	movs	r3, r2
 8001672:	e721      	b.n	80014b8 <__aeabi_fsub+0xec>
 8001674:	464b      	mov	r3, r9
 8001676:	2b00      	cmp	r3, #0
 8001678:	d170      	bne.n	800175c <__aeabi_fsub+0x390>
 800167a:	22fe      	movs	r2, #254	@ 0xfe
 800167c:	1c6b      	adds	r3, r5, #1
 800167e:	421a      	tst	r2, r3
 8001680:	d15e      	bne.n	8001740 <__aeabi_fsub+0x374>
 8001682:	2d00      	cmp	r5, #0
 8001684:	d000      	beq.n	8001688 <__aeabi_fsub+0x2bc>
 8001686:	e0c3      	b.n	8001810 <__aeabi_fsub+0x444>
 8001688:	4663      	mov	r3, ip
 800168a:	2b00      	cmp	r3, #0
 800168c:	d100      	bne.n	8001690 <__aeabi_fsub+0x2c4>
 800168e:	e0d0      	b.n	8001832 <__aeabi_fsub+0x466>
 8001690:	2900      	cmp	r1, #0
 8001692:	d100      	bne.n	8001696 <__aeabi_fsub+0x2ca>
 8001694:	e094      	b.n	80017c0 <__aeabi_fsub+0x3f4>
 8001696:	000a      	movs	r2, r1
 8001698:	4462      	add	r2, ip
 800169a:	0153      	lsls	r3, r2, #5
 800169c:	d400      	bmi.n	80016a0 <__aeabi_fsub+0x2d4>
 800169e:	e0d8      	b.n	8001852 <__aeabi_fsub+0x486>
 80016a0:	0192      	lsls	r2, r2, #6
 80016a2:	2001      	movs	r0, #1
 80016a4:	0a52      	lsrs	r2, r2, #9
 80016a6:	e6ed      	b.n	8001484 <__aeabi_fsub+0xb8>
 80016a8:	0008      	movs	r0, r1
 80016aa:	2220      	movs	r2, #32
 80016ac:	40d8      	lsrs	r0, r3
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	4099      	lsls	r1, r3
 80016b2:	000b      	movs	r3, r1
 80016b4:	1e5a      	subs	r2, r3, #1
 80016b6:	4193      	sbcs	r3, r2
 80016b8:	4303      	orrs	r3, r0
 80016ba:	449c      	add	ip, r3
 80016bc:	4663      	mov	r3, ip
 80016be:	015b      	lsls	r3, r3, #5
 80016c0:	d589      	bpl.n	80015d6 <__aeabi_fsub+0x20a>
 80016c2:	3501      	adds	r5, #1
 80016c4:	2dff      	cmp	r5, #255	@ 0xff
 80016c6:	d100      	bne.n	80016ca <__aeabi_fsub+0x2fe>
 80016c8:	e6da      	b.n	8001480 <__aeabi_fsub+0xb4>
 80016ca:	4662      	mov	r2, ip
 80016cc:	2301      	movs	r3, #1
 80016ce:	4919      	ldr	r1, [pc, #100]	@ (8001734 <__aeabi_fsub+0x368>)
 80016d0:	4013      	ands	r3, r2
 80016d2:	0852      	lsrs	r2, r2, #1
 80016d4:	400a      	ands	r2, r1
 80016d6:	431a      	orrs	r2, r3
 80016d8:	0013      	movs	r3, r2
 80016da:	4694      	mov	ip, r2
 80016dc:	075b      	lsls	r3, r3, #29
 80016de:	d004      	beq.n	80016ea <__aeabi_fsub+0x31e>
 80016e0:	230f      	movs	r3, #15
 80016e2:	4013      	ands	r3, r2
 80016e4:	2b04      	cmp	r3, #4
 80016e6:	d000      	beq.n	80016ea <__aeabi_fsub+0x31e>
 80016e8:	e6bf      	b.n	800146a <__aeabi_fsub+0x9e>
 80016ea:	4663      	mov	r3, ip
 80016ec:	015b      	lsls	r3, r3, #5
 80016ee:	d500      	bpl.n	80016f2 <__aeabi_fsub+0x326>
 80016f0:	e6c2      	b.n	8001478 <__aeabi_fsub+0xac>
 80016f2:	4663      	mov	r3, ip
 80016f4:	08df      	lsrs	r7, r3, #3
 80016f6:	002b      	movs	r3, r5
 80016f8:	e6e3      	b.n	80014c2 <__aeabi_fsub+0xf6>
 80016fa:	1b53      	subs	r3, r2, r5
 80016fc:	2d00      	cmp	r5, #0
 80016fe:	d100      	bne.n	8001702 <__aeabi_fsub+0x336>
 8001700:	e6f4      	b.n	80014ec <__aeabi_fsub+0x120>
 8001702:	2080      	movs	r0, #128	@ 0x80
 8001704:	4664      	mov	r4, ip
 8001706:	04c0      	lsls	r0, r0, #19
 8001708:	4304      	orrs	r4, r0
 800170a:	46a4      	mov	ip, r4
 800170c:	0034      	movs	r4, r6
 800170e:	2001      	movs	r0, #1
 8001710:	2b1b      	cmp	r3, #27
 8001712:	dc09      	bgt.n	8001728 <__aeabi_fsub+0x35c>
 8001714:	2520      	movs	r5, #32
 8001716:	4660      	mov	r0, ip
 8001718:	40d8      	lsrs	r0, r3
 800171a:	1aeb      	subs	r3, r5, r3
 800171c:	4665      	mov	r5, ip
 800171e:	409d      	lsls	r5, r3
 8001720:	002b      	movs	r3, r5
 8001722:	1e5d      	subs	r5, r3, #1
 8001724:	41ab      	sbcs	r3, r5
 8001726:	4318      	orrs	r0, r3
 8001728:	1a0b      	subs	r3, r1, r0
 800172a:	469c      	mov	ip, r3
 800172c:	0015      	movs	r5, r2
 800172e:	e680      	b.n	8001432 <__aeabi_fsub+0x66>
 8001730:	fbffffff 	.word	0xfbffffff
 8001734:	7dffffff 	.word	0x7dffffff
 8001738:	22fe      	movs	r2, #254	@ 0xfe
 800173a:	1c6b      	adds	r3, r5, #1
 800173c:	4213      	tst	r3, r2
 800173e:	d0a3      	beq.n	8001688 <__aeabi_fsub+0x2bc>
 8001740:	2bff      	cmp	r3, #255	@ 0xff
 8001742:	d100      	bne.n	8001746 <__aeabi_fsub+0x37a>
 8001744:	e69c      	b.n	8001480 <__aeabi_fsub+0xb4>
 8001746:	4461      	add	r1, ip
 8001748:	0849      	lsrs	r1, r1, #1
 800174a:	074a      	lsls	r2, r1, #29
 800174c:	d049      	beq.n	80017e2 <__aeabi_fsub+0x416>
 800174e:	220f      	movs	r2, #15
 8001750:	400a      	ands	r2, r1
 8001752:	2a04      	cmp	r2, #4
 8001754:	d045      	beq.n	80017e2 <__aeabi_fsub+0x416>
 8001756:	1d0a      	adds	r2, r1, #4
 8001758:	4694      	mov	ip, r2
 800175a:	e6ad      	b.n	80014b8 <__aeabi_fsub+0xec>
 800175c:	2d00      	cmp	r5, #0
 800175e:	d100      	bne.n	8001762 <__aeabi_fsub+0x396>
 8001760:	e776      	b.n	8001650 <__aeabi_fsub+0x284>
 8001762:	e68d      	b.n	8001480 <__aeabi_fsub+0xb4>
 8001764:	0034      	movs	r4, r6
 8001766:	20ff      	movs	r0, #255	@ 0xff
 8001768:	2200      	movs	r2, #0
 800176a:	e68b      	b.n	8001484 <__aeabi_fsub+0xb8>
 800176c:	4663      	mov	r3, ip
 800176e:	2401      	movs	r4, #1
 8001770:	1acf      	subs	r7, r1, r3
 8001772:	4034      	ands	r4, r6
 8001774:	e664      	b.n	8001440 <__aeabi_fsub+0x74>
 8001776:	4461      	add	r1, ip
 8001778:	014b      	lsls	r3, r1, #5
 800177a:	d56d      	bpl.n	8001858 <__aeabi_fsub+0x48c>
 800177c:	0848      	lsrs	r0, r1, #1
 800177e:	4944      	ldr	r1, [pc, #272]	@ (8001890 <__aeabi_fsub+0x4c4>)
 8001780:	4001      	ands	r1, r0
 8001782:	0743      	lsls	r3, r0, #29
 8001784:	d02c      	beq.n	80017e0 <__aeabi_fsub+0x414>
 8001786:	230f      	movs	r3, #15
 8001788:	4003      	ands	r3, r0
 800178a:	2b04      	cmp	r3, #4
 800178c:	d028      	beq.n	80017e0 <__aeabi_fsub+0x414>
 800178e:	1d0b      	adds	r3, r1, #4
 8001790:	469c      	mov	ip, r3
 8001792:	2302      	movs	r3, #2
 8001794:	e690      	b.n	80014b8 <__aeabi_fsub+0xec>
 8001796:	2900      	cmp	r1, #0
 8001798:	d100      	bne.n	800179c <__aeabi_fsub+0x3d0>
 800179a:	e72b      	b.n	80015f4 <__aeabi_fsub+0x228>
 800179c:	2380      	movs	r3, #128	@ 0x80
 800179e:	03db      	lsls	r3, r3, #15
 80017a0:	429f      	cmp	r7, r3
 80017a2:	d200      	bcs.n	80017a6 <__aeabi_fsub+0x3da>
 80017a4:	e726      	b.n	80015f4 <__aeabi_fsub+0x228>
 80017a6:	4298      	cmp	r0, r3
 80017a8:	d300      	bcc.n	80017ac <__aeabi_fsub+0x3e0>
 80017aa:	e723      	b.n	80015f4 <__aeabi_fsub+0x228>
 80017ac:	2401      	movs	r4, #1
 80017ae:	4034      	ands	r4, r6
 80017b0:	0007      	movs	r7, r0
 80017b2:	e71f      	b.n	80015f4 <__aeabi_fsub+0x228>
 80017b4:	0034      	movs	r4, r6
 80017b6:	468c      	mov	ip, r1
 80017b8:	e67e      	b.n	80014b8 <__aeabi_fsub+0xec>
 80017ba:	2301      	movs	r3, #1
 80017bc:	08cf      	lsrs	r7, r1, #3
 80017be:	e680      	b.n	80014c2 <__aeabi_fsub+0xf6>
 80017c0:	2300      	movs	r3, #0
 80017c2:	e67e      	b.n	80014c2 <__aeabi_fsub+0xf6>
 80017c4:	2020      	movs	r0, #32
 80017c6:	4665      	mov	r5, ip
 80017c8:	1b80      	subs	r0, r0, r6
 80017ca:	4085      	lsls	r5, r0
 80017cc:	4663      	mov	r3, ip
 80017ce:	0028      	movs	r0, r5
 80017d0:	40f3      	lsrs	r3, r6
 80017d2:	1e45      	subs	r5, r0, #1
 80017d4:	41a8      	sbcs	r0, r5
 80017d6:	4303      	orrs	r3, r0
 80017d8:	469c      	mov	ip, r3
 80017da:	0015      	movs	r5, r2
 80017dc:	448c      	add	ip, r1
 80017de:	e76d      	b.n	80016bc <__aeabi_fsub+0x2f0>
 80017e0:	2302      	movs	r3, #2
 80017e2:	08cf      	lsrs	r7, r1, #3
 80017e4:	e66d      	b.n	80014c2 <__aeabi_fsub+0xf6>
 80017e6:	1b0f      	subs	r7, r1, r4
 80017e8:	017b      	lsls	r3, r7, #5
 80017ea:	d528      	bpl.n	800183e <__aeabi_fsub+0x472>
 80017ec:	01bf      	lsls	r7, r7, #6
 80017ee:	09bf      	lsrs	r7, r7, #6
 80017f0:	0038      	movs	r0, r7
 80017f2:	f7fe fe9d 	bl	8000530 <__clzsi2>
 80017f6:	003b      	movs	r3, r7
 80017f8:	3805      	subs	r0, #5
 80017fa:	4083      	lsls	r3, r0
 80017fc:	0034      	movs	r4, r6
 80017fe:	2501      	movs	r5, #1
 8001800:	e6ca      	b.n	8001598 <__aeabi_fsub+0x1cc>
 8001802:	2900      	cmp	r1, #0
 8001804:	d100      	bne.n	8001808 <__aeabi_fsub+0x43c>
 8001806:	e6b5      	b.n	8001574 <__aeabi_fsub+0x1a8>
 8001808:	2401      	movs	r4, #1
 800180a:	0007      	movs	r7, r0
 800180c:	4034      	ands	r4, r6
 800180e:	e658      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001810:	4663      	mov	r3, ip
 8001812:	2b00      	cmp	r3, #0
 8001814:	d100      	bne.n	8001818 <__aeabi_fsub+0x44c>
 8001816:	e6e9      	b.n	80015ec <__aeabi_fsub+0x220>
 8001818:	2900      	cmp	r1, #0
 800181a:	d100      	bne.n	800181e <__aeabi_fsub+0x452>
 800181c:	e6ea      	b.n	80015f4 <__aeabi_fsub+0x228>
 800181e:	2380      	movs	r3, #128	@ 0x80
 8001820:	03db      	lsls	r3, r3, #15
 8001822:	429f      	cmp	r7, r3
 8001824:	d200      	bcs.n	8001828 <__aeabi_fsub+0x45c>
 8001826:	e6e5      	b.n	80015f4 <__aeabi_fsub+0x228>
 8001828:	4298      	cmp	r0, r3
 800182a:	d300      	bcc.n	800182e <__aeabi_fsub+0x462>
 800182c:	e6e2      	b.n	80015f4 <__aeabi_fsub+0x228>
 800182e:	0007      	movs	r7, r0
 8001830:	e6e0      	b.n	80015f4 <__aeabi_fsub+0x228>
 8001832:	2900      	cmp	r1, #0
 8001834:	d100      	bne.n	8001838 <__aeabi_fsub+0x46c>
 8001836:	e69e      	b.n	8001576 <__aeabi_fsub+0x1aa>
 8001838:	2300      	movs	r3, #0
 800183a:	08cf      	lsrs	r7, r1, #3
 800183c:	e641      	b.n	80014c2 <__aeabi_fsub+0xf6>
 800183e:	0034      	movs	r4, r6
 8001840:	2301      	movs	r3, #1
 8001842:	08ff      	lsrs	r7, r7, #3
 8001844:	e63d      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001846:	2f00      	cmp	r7, #0
 8001848:	d100      	bne.n	800184c <__aeabi_fsub+0x480>
 800184a:	e693      	b.n	8001574 <__aeabi_fsub+0x1a8>
 800184c:	2300      	movs	r3, #0
 800184e:	08ff      	lsrs	r7, r7, #3
 8001850:	e637      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001852:	2300      	movs	r3, #0
 8001854:	08d7      	lsrs	r7, r2, #3
 8001856:	e634      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001858:	2301      	movs	r3, #1
 800185a:	08cf      	lsrs	r7, r1, #3
 800185c:	e631      	b.n	80014c2 <__aeabi_fsub+0xf6>
 800185e:	2280      	movs	r2, #128	@ 0x80
 8001860:	000b      	movs	r3, r1
 8001862:	04d2      	lsls	r2, r2, #19
 8001864:	2001      	movs	r0, #1
 8001866:	4013      	ands	r3, r2
 8001868:	4211      	tst	r1, r2
 800186a:	d000      	beq.n	800186e <__aeabi_fsub+0x4a2>
 800186c:	e6ae      	b.n	80015cc <__aeabi_fsub+0x200>
 800186e:	08cf      	lsrs	r7, r1, #3
 8001870:	e627      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001872:	2b00      	cmp	r3, #0
 8001874:	d100      	bne.n	8001878 <__aeabi_fsub+0x4ac>
 8001876:	e75f      	b.n	8001738 <__aeabi_fsub+0x36c>
 8001878:	1b56      	subs	r6, r2, r5
 800187a:	2d00      	cmp	r5, #0
 800187c:	d101      	bne.n	8001882 <__aeabi_fsub+0x4b6>
 800187e:	0033      	movs	r3, r6
 8001880:	e6e7      	b.n	8001652 <__aeabi_fsub+0x286>
 8001882:	2380      	movs	r3, #128	@ 0x80
 8001884:	4660      	mov	r0, ip
 8001886:	04db      	lsls	r3, r3, #19
 8001888:	4318      	orrs	r0, r3
 800188a:	4684      	mov	ip, r0
 800188c:	e6eb      	b.n	8001666 <__aeabi_fsub+0x29a>
 800188e:	46c0      	nop			@ (mov r8, r8)
 8001890:	7dffffff 	.word	0x7dffffff

08001894 <__aeabi_fcmpun>:
 8001894:	0243      	lsls	r3, r0, #9
 8001896:	024a      	lsls	r2, r1, #9
 8001898:	0040      	lsls	r0, r0, #1
 800189a:	0049      	lsls	r1, r1, #1
 800189c:	0a5b      	lsrs	r3, r3, #9
 800189e:	0a52      	lsrs	r2, r2, #9
 80018a0:	0e09      	lsrs	r1, r1, #24
 80018a2:	0e00      	lsrs	r0, r0, #24
 80018a4:	28ff      	cmp	r0, #255	@ 0xff
 80018a6:	d006      	beq.n	80018b6 <__aeabi_fcmpun+0x22>
 80018a8:	2000      	movs	r0, #0
 80018aa:	29ff      	cmp	r1, #255	@ 0xff
 80018ac:	d102      	bne.n	80018b4 <__aeabi_fcmpun+0x20>
 80018ae:	1e53      	subs	r3, r2, #1
 80018b0:	419a      	sbcs	r2, r3
 80018b2:	0010      	movs	r0, r2
 80018b4:	4770      	bx	lr
 80018b6:	38fe      	subs	r0, #254	@ 0xfe
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d1fb      	bne.n	80018b4 <__aeabi_fcmpun+0x20>
 80018bc:	e7f4      	b.n	80018a8 <__aeabi_fcmpun+0x14>
 80018be:	46c0      	nop			@ (mov r8, r8)

080018c0 <__aeabi_f2iz>:
 80018c0:	0241      	lsls	r1, r0, #9
 80018c2:	0042      	lsls	r2, r0, #1
 80018c4:	0fc3      	lsrs	r3, r0, #31
 80018c6:	0a49      	lsrs	r1, r1, #9
 80018c8:	2000      	movs	r0, #0
 80018ca:	0e12      	lsrs	r2, r2, #24
 80018cc:	2a7e      	cmp	r2, #126	@ 0x7e
 80018ce:	dd03      	ble.n	80018d8 <__aeabi_f2iz+0x18>
 80018d0:	2a9d      	cmp	r2, #157	@ 0x9d
 80018d2:	dd02      	ble.n	80018da <__aeabi_f2iz+0x1a>
 80018d4:	4a09      	ldr	r2, [pc, #36]	@ (80018fc <__aeabi_f2iz+0x3c>)
 80018d6:	1898      	adds	r0, r3, r2
 80018d8:	4770      	bx	lr
 80018da:	2080      	movs	r0, #128	@ 0x80
 80018dc:	0400      	lsls	r0, r0, #16
 80018de:	4301      	orrs	r1, r0
 80018e0:	2a95      	cmp	r2, #149	@ 0x95
 80018e2:	dc07      	bgt.n	80018f4 <__aeabi_f2iz+0x34>
 80018e4:	2096      	movs	r0, #150	@ 0x96
 80018e6:	1a82      	subs	r2, r0, r2
 80018e8:	40d1      	lsrs	r1, r2
 80018ea:	4248      	negs	r0, r1
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d1f3      	bne.n	80018d8 <__aeabi_f2iz+0x18>
 80018f0:	0008      	movs	r0, r1
 80018f2:	e7f1      	b.n	80018d8 <__aeabi_f2iz+0x18>
 80018f4:	3a96      	subs	r2, #150	@ 0x96
 80018f6:	4091      	lsls	r1, r2
 80018f8:	e7f7      	b.n	80018ea <__aeabi_f2iz+0x2a>
 80018fa:	46c0      	nop			@ (mov r8, r8)
 80018fc:	7fffffff 	.word	0x7fffffff

08001900 <__aeabi_i2f>:
 8001900:	b570      	push	{r4, r5, r6, lr}
 8001902:	2800      	cmp	r0, #0
 8001904:	d012      	beq.n	800192c <__aeabi_i2f+0x2c>
 8001906:	17c3      	asrs	r3, r0, #31
 8001908:	18c5      	adds	r5, r0, r3
 800190a:	405d      	eors	r5, r3
 800190c:	0fc4      	lsrs	r4, r0, #31
 800190e:	0028      	movs	r0, r5
 8001910:	f7fe fe0e 	bl	8000530 <__clzsi2>
 8001914:	239e      	movs	r3, #158	@ 0x9e
 8001916:	1a1b      	subs	r3, r3, r0
 8001918:	2b96      	cmp	r3, #150	@ 0x96
 800191a:	dc0f      	bgt.n	800193c <__aeabi_i2f+0x3c>
 800191c:	2808      	cmp	r0, #8
 800191e:	d038      	beq.n	8001992 <__aeabi_i2f+0x92>
 8001920:	3808      	subs	r0, #8
 8001922:	4085      	lsls	r5, r0
 8001924:	026d      	lsls	r5, r5, #9
 8001926:	0a6d      	lsrs	r5, r5, #9
 8001928:	b2d8      	uxtb	r0, r3
 800192a:	e002      	b.n	8001932 <__aeabi_i2f+0x32>
 800192c:	2400      	movs	r4, #0
 800192e:	2000      	movs	r0, #0
 8001930:	2500      	movs	r5, #0
 8001932:	05c0      	lsls	r0, r0, #23
 8001934:	4328      	orrs	r0, r5
 8001936:	07e4      	lsls	r4, r4, #31
 8001938:	4320      	orrs	r0, r4
 800193a:	bd70      	pop	{r4, r5, r6, pc}
 800193c:	2b99      	cmp	r3, #153	@ 0x99
 800193e:	dc14      	bgt.n	800196a <__aeabi_i2f+0x6a>
 8001940:	1f42      	subs	r2, r0, #5
 8001942:	4095      	lsls	r5, r2
 8001944:	002a      	movs	r2, r5
 8001946:	4915      	ldr	r1, [pc, #84]	@ (800199c <__aeabi_i2f+0x9c>)
 8001948:	4011      	ands	r1, r2
 800194a:	0755      	lsls	r5, r2, #29
 800194c:	d01c      	beq.n	8001988 <__aeabi_i2f+0x88>
 800194e:	250f      	movs	r5, #15
 8001950:	402a      	ands	r2, r5
 8001952:	2a04      	cmp	r2, #4
 8001954:	d018      	beq.n	8001988 <__aeabi_i2f+0x88>
 8001956:	3104      	adds	r1, #4
 8001958:	08ca      	lsrs	r2, r1, #3
 800195a:	0149      	lsls	r1, r1, #5
 800195c:	d515      	bpl.n	800198a <__aeabi_i2f+0x8a>
 800195e:	239f      	movs	r3, #159	@ 0x9f
 8001960:	0252      	lsls	r2, r2, #9
 8001962:	1a18      	subs	r0, r3, r0
 8001964:	0a55      	lsrs	r5, r2, #9
 8001966:	b2c0      	uxtb	r0, r0
 8001968:	e7e3      	b.n	8001932 <__aeabi_i2f+0x32>
 800196a:	2205      	movs	r2, #5
 800196c:	0029      	movs	r1, r5
 800196e:	1a12      	subs	r2, r2, r0
 8001970:	40d1      	lsrs	r1, r2
 8001972:	0002      	movs	r2, r0
 8001974:	321b      	adds	r2, #27
 8001976:	4095      	lsls	r5, r2
 8001978:	002a      	movs	r2, r5
 800197a:	1e55      	subs	r5, r2, #1
 800197c:	41aa      	sbcs	r2, r5
 800197e:	430a      	orrs	r2, r1
 8001980:	4906      	ldr	r1, [pc, #24]	@ (800199c <__aeabi_i2f+0x9c>)
 8001982:	4011      	ands	r1, r2
 8001984:	0755      	lsls	r5, r2, #29
 8001986:	d1e2      	bne.n	800194e <__aeabi_i2f+0x4e>
 8001988:	08ca      	lsrs	r2, r1, #3
 800198a:	0252      	lsls	r2, r2, #9
 800198c:	0a55      	lsrs	r5, r2, #9
 800198e:	b2d8      	uxtb	r0, r3
 8001990:	e7cf      	b.n	8001932 <__aeabi_i2f+0x32>
 8001992:	026d      	lsls	r5, r5, #9
 8001994:	0a6d      	lsrs	r5, r5, #9
 8001996:	308e      	adds	r0, #142	@ 0x8e
 8001998:	e7cb      	b.n	8001932 <__aeabi_i2f+0x32>
 800199a:	46c0      	nop			@ (mov r8, r8)
 800199c:	fbffffff 	.word	0xfbffffff

080019a0 <__aeabi_ui2f>:
 80019a0:	b510      	push	{r4, lr}
 80019a2:	1e04      	subs	r4, r0, #0
 80019a4:	d00d      	beq.n	80019c2 <__aeabi_ui2f+0x22>
 80019a6:	f7fe fdc3 	bl	8000530 <__clzsi2>
 80019aa:	239e      	movs	r3, #158	@ 0x9e
 80019ac:	1a1b      	subs	r3, r3, r0
 80019ae:	2b96      	cmp	r3, #150	@ 0x96
 80019b0:	dc0c      	bgt.n	80019cc <__aeabi_ui2f+0x2c>
 80019b2:	2808      	cmp	r0, #8
 80019b4:	d034      	beq.n	8001a20 <__aeabi_ui2f+0x80>
 80019b6:	3808      	subs	r0, #8
 80019b8:	4084      	lsls	r4, r0
 80019ba:	0264      	lsls	r4, r4, #9
 80019bc:	0a64      	lsrs	r4, r4, #9
 80019be:	b2d8      	uxtb	r0, r3
 80019c0:	e001      	b.n	80019c6 <__aeabi_ui2f+0x26>
 80019c2:	2000      	movs	r0, #0
 80019c4:	2400      	movs	r4, #0
 80019c6:	05c0      	lsls	r0, r0, #23
 80019c8:	4320      	orrs	r0, r4
 80019ca:	bd10      	pop	{r4, pc}
 80019cc:	2b99      	cmp	r3, #153	@ 0x99
 80019ce:	dc13      	bgt.n	80019f8 <__aeabi_ui2f+0x58>
 80019d0:	1f42      	subs	r2, r0, #5
 80019d2:	4094      	lsls	r4, r2
 80019d4:	4a14      	ldr	r2, [pc, #80]	@ (8001a28 <__aeabi_ui2f+0x88>)
 80019d6:	4022      	ands	r2, r4
 80019d8:	0761      	lsls	r1, r4, #29
 80019da:	d01c      	beq.n	8001a16 <__aeabi_ui2f+0x76>
 80019dc:	210f      	movs	r1, #15
 80019de:	4021      	ands	r1, r4
 80019e0:	2904      	cmp	r1, #4
 80019e2:	d018      	beq.n	8001a16 <__aeabi_ui2f+0x76>
 80019e4:	3204      	adds	r2, #4
 80019e6:	08d4      	lsrs	r4, r2, #3
 80019e8:	0152      	lsls	r2, r2, #5
 80019ea:	d515      	bpl.n	8001a18 <__aeabi_ui2f+0x78>
 80019ec:	239f      	movs	r3, #159	@ 0x9f
 80019ee:	0264      	lsls	r4, r4, #9
 80019f0:	1a18      	subs	r0, r3, r0
 80019f2:	0a64      	lsrs	r4, r4, #9
 80019f4:	b2c0      	uxtb	r0, r0
 80019f6:	e7e6      	b.n	80019c6 <__aeabi_ui2f+0x26>
 80019f8:	0002      	movs	r2, r0
 80019fa:	0021      	movs	r1, r4
 80019fc:	321b      	adds	r2, #27
 80019fe:	4091      	lsls	r1, r2
 8001a00:	000a      	movs	r2, r1
 8001a02:	1e51      	subs	r1, r2, #1
 8001a04:	418a      	sbcs	r2, r1
 8001a06:	2105      	movs	r1, #5
 8001a08:	1a09      	subs	r1, r1, r0
 8001a0a:	40cc      	lsrs	r4, r1
 8001a0c:	4314      	orrs	r4, r2
 8001a0e:	4a06      	ldr	r2, [pc, #24]	@ (8001a28 <__aeabi_ui2f+0x88>)
 8001a10:	4022      	ands	r2, r4
 8001a12:	0761      	lsls	r1, r4, #29
 8001a14:	d1e2      	bne.n	80019dc <__aeabi_ui2f+0x3c>
 8001a16:	08d4      	lsrs	r4, r2, #3
 8001a18:	0264      	lsls	r4, r4, #9
 8001a1a:	0a64      	lsrs	r4, r4, #9
 8001a1c:	b2d8      	uxtb	r0, r3
 8001a1e:	e7d2      	b.n	80019c6 <__aeabi_ui2f+0x26>
 8001a20:	0264      	lsls	r4, r4, #9
 8001a22:	0a64      	lsrs	r4, r4, #9
 8001a24:	308e      	adds	r0, #142	@ 0x8e
 8001a26:	e7ce      	b.n	80019c6 <__aeabi_ui2f+0x26>
 8001a28:	fbffffff 	.word	0xfbffffff

08001a2c <__aeabi_dadd>:
 8001a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a2e:	464f      	mov	r7, r9
 8001a30:	4646      	mov	r6, r8
 8001a32:	46d6      	mov	lr, sl
 8001a34:	b5c0      	push	{r6, r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	9000      	str	r0, [sp, #0]
 8001a3a:	9101      	str	r1, [sp, #4]
 8001a3c:	030e      	lsls	r6, r1, #12
 8001a3e:	004c      	lsls	r4, r1, #1
 8001a40:	0fcd      	lsrs	r5, r1, #31
 8001a42:	0a71      	lsrs	r1, r6, #9
 8001a44:	9e00      	ldr	r6, [sp, #0]
 8001a46:	005f      	lsls	r7, r3, #1
 8001a48:	0f76      	lsrs	r6, r6, #29
 8001a4a:	430e      	orrs	r6, r1
 8001a4c:	9900      	ldr	r1, [sp, #0]
 8001a4e:	9200      	str	r2, [sp, #0]
 8001a50:	9301      	str	r3, [sp, #4]
 8001a52:	00c9      	lsls	r1, r1, #3
 8001a54:	4689      	mov	r9, r1
 8001a56:	0319      	lsls	r1, r3, #12
 8001a58:	0d7b      	lsrs	r3, r7, #21
 8001a5a:	4698      	mov	r8, r3
 8001a5c:	9b01      	ldr	r3, [sp, #4]
 8001a5e:	0a49      	lsrs	r1, r1, #9
 8001a60:	0fdb      	lsrs	r3, r3, #31
 8001a62:	469c      	mov	ip, r3
 8001a64:	9b00      	ldr	r3, [sp, #0]
 8001a66:	9a00      	ldr	r2, [sp, #0]
 8001a68:	0f5b      	lsrs	r3, r3, #29
 8001a6a:	430b      	orrs	r3, r1
 8001a6c:	4641      	mov	r1, r8
 8001a6e:	0d64      	lsrs	r4, r4, #21
 8001a70:	00d2      	lsls	r2, r2, #3
 8001a72:	1a61      	subs	r1, r4, r1
 8001a74:	4565      	cmp	r5, ip
 8001a76:	d100      	bne.n	8001a7a <__aeabi_dadd+0x4e>
 8001a78:	e0a6      	b.n	8001bc8 <__aeabi_dadd+0x19c>
 8001a7a:	2900      	cmp	r1, #0
 8001a7c:	dd72      	ble.n	8001b64 <__aeabi_dadd+0x138>
 8001a7e:	4647      	mov	r7, r8
 8001a80:	2f00      	cmp	r7, #0
 8001a82:	d100      	bne.n	8001a86 <__aeabi_dadd+0x5a>
 8001a84:	e0dd      	b.n	8001c42 <__aeabi_dadd+0x216>
 8001a86:	4fcc      	ldr	r7, [pc, #816]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001a88:	42bc      	cmp	r4, r7
 8001a8a:	d100      	bne.n	8001a8e <__aeabi_dadd+0x62>
 8001a8c:	e19a      	b.n	8001dc4 <__aeabi_dadd+0x398>
 8001a8e:	2701      	movs	r7, #1
 8001a90:	2938      	cmp	r1, #56	@ 0x38
 8001a92:	dc17      	bgt.n	8001ac4 <__aeabi_dadd+0x98>
 8001a94:	2780      	movs	r7, #128	@ 0x80
 8001a96:	043f      	lsls	r7, r7, #16
 8001a98:	433b      	orrs	r3, r7
 8001a9a:	291f      	cmp	r1, #31
 8001a9c:	dd00      	ble.n	8001aa0 <__aeabi_dadd+0x74>
 8001a9e:	e1dd      	b.n	8001e5c <__aeabi_dadd+0x430>
 8001aa0:	2720      	movs	r7, #32
 8001aa2:	1a78      	subs	r0, r7, r1
 8001aa4:	001f      	movs	r7, r3
 8001aa6:	4087      	lsls	r7, r0
 8001aa8:	46ba      	mov	sl, r7
 8001aaa:	0017      	movs	r7, r2
 8001aac:	40cf      	lsrs	r7, r1
 8001aae:	4684      	mov	ip, r0
 8001ab0:	0038      	movs	r0, r7
 8001ab2:	4657      	mov	r7, sl
 8001ab4:	4307      	orrs	r7, r0
 8001ab6:	4660      	mov	r0, ip
 8001ab8:	4082      	lsls	r2, r0
 8001aba:	40cb      	lsrs	r3, r1
 8001abc:	1e50      	subs	r0, r2, #1
 8001abe:	4182      	sbcs	r2, r0
 8001ac0:	1af6      	subs	r6, r6, r3
 8001ac2:	4317      	orrs	r7, r2
 8001ac4:	464b      	mov	r3, r9
 8001ac6:	1bdf      	subs	r7, r3, r7
 8001ac8:	45b9      	cmp	r9, r7
 8001aca:	4180      	sbcs	r0, r0
 8001acc:	4240      	negs	r0, r0
 8001ace:	1a36      	subs	r6, r6, r0
 8001ad0:	0233      	lsls	r3, r6, #8
 8001ad2:	d400      	bmi.n	8001ad6 <__aeabi_dadd+0xaa>
 8001ad4:	e0ff      	b.n	8001cd6 <__aeabi_dadd+0x2aa>
 8001ad6:	0276      	lsls	r6, r6, #9
 8001ad8:	0a76      	lsrs	r6, r6, #9
 8001ada:	2e00      	cmp	r6, #0
 8001adc:	d100      	bne.n	8001ae0 <__aeabi_dadd+0xb4>
 8001ade:	e13c      	b.n	8001d5a <__aeabi_dadd+0x32e>
 8001ae0:	0030      	movs	r0, r6
 8001ae2:	f7fe fd25 	bl	8000530 <__clzsi2>
 8001ae6:	0003      	movs	r3, r0
 8001ae8:	3b08      	subs	r3, #8
 8001aea:	2120      	movs	r1, #32
 8001aec:	0038      	movs	r0, r7
 8001aee:	1aca      	subs	r2, r1, r3
 8001af0:	40d0      	lsrs	r0, r2
 8001af2:	409e      	lsls	r6, r3
 8001af4:	0002      	movs	r2, r0
 8001af6:	409f      	lsls	r7, r3
 8001af8:	4332      	orrs	r2, r6
 8001afa:	429c      	cmp	r4, r3
 8001afc:	dd00      	ble.n	8001b00 <__aeabi_dadd+0xd4>
 8001afe:	e1a6      	b.n	8001e4e <__aeabi_dadd+0x422>
 8001b00:	1b18      	subs	r0, r3, r4
 8001b02:	3001      	adds	r0, #1
 8001b04:	1a09      	subs	r1, r1, r0
 8001b06:	003e      	movs	r6, r7
 8001b08:	408f      	lsls	r7, r1
 8001b0a:	40c6      	lsrs	r6, r0
 8001b0c:	1e7b      	subs	r3, r7, #1
 8001b0e:	419f      	sbcs	r7, r3
 8001b10:	0013      	movs	r3, r2
 8001b12:	408b      	lsls	r3, r1
 8001b14:	4337      	orrs	r7, r6
 8001b16:	431f      	orrs	r7, r3
 8001b18:	40c2      	lsrs	r2, r0
 8001b1a:	003b      	movs	r3, r7
 8001b1c:	0016      	movs	r6, r2
 8001b1e:	2400      	movs	r4, #0
 8001b20:	4313      	orrs	r3, r2
 8001b22:	d100      	bne.n	8001b26 <__aeabi_dadd+0xfa>
 8001b24:	e1df      	b.n	8001ee6 <__aeabi_dadd+0x4ba>
 8001b26:	077b      	lsls	r3, r7, #29
 8001b28:	d100      	bne.n	8001b2c <__aeabi_dadd+0x100>
 8001b2a:	e332      	b.n	8002192 <__aeabi_dadd+0x766>
 8001b2c:	230f      	movs	r3, #15
 8001b2e:	003a      	movs	r2, r7
 8001b30:	403b      	ands	r3, r7
 8001b32:	2b04      	cmp	r3, #4
 8001b34:	d004      	beq.n	8001b40 <__aeabi_dadd+0x114>
 8001b36:	1d3a      	adds	r2, r7, #4
 8001b38:	42ba      	cmp	r2, r7
 8001b3a:	41bf      	sbcs	r7, r7
 8001b3c:	427f      	negs	r7, r7
 8001b3e:	19f6      	adds	r6, r6, r7
 8001b40:	0233      	lsls	r3, r6, #8
 8001b42:	d400      	bmi.n	8001b46 <__aeabi_dadd+0x11a>
 8001b44:	e323      	b.n	800218e <__aeabi_dadd+0x762>
 8001b46:	4b9c      	ldr	r3, [pc, #624]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001b48:	3401      	adds	r4, #1
 8001b4a:	429c      	cmp	r4, r3
 8001b4c:	d100      	bne.n	8001b50 <__aeabi_dadd+0x124>
 8001b4e:	e0b4      	b.n	8001cba <__aeabi_dadd+0x28e>
 8001b50:	4b9a      	ldr	r3, [pc, #616]	@ (8001dbc <__aeabi_dadd+0x390>)
 8001b52:	0564      	lsls	r4, r4, #21
 8001b54:	401e      	ands	r6, r3
 8001b56:	0d64      	lsrs	r4, r4, #21
 8001b58:	0777      	lsls	r7, r6, #29
 8001b5a:	08d2      	lsrs	r2, r2, #3
 8001b5c:	0276      	lsls	r6, r6, #9
 8001b5e:	4317      	orrs	r7, r2
 8001b60:	0b36      	lsrs	r6, r6, #12
 8001b62:	e0ac      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001b64:	2900      	cmp	r1, #0
 8001b66:	d100      	bne.n	8001b6a <__aeabi_dadd+0x13e>
 8001b68:	e07e      	b.n	8001c68 <__aeabi_dadd+0x23c>
 8001b6a:	4641      	mov	r1, r8
 8001b6c:	1b09      	subs	r1, r1, r4
 8001b6e:	2c00      	cmp	r4, #0
 8001b70:	d000      	beq.n	8001b74 <__aeabi_dadd+0x148>
 8001b72:	e160      	b.n	8001e36 <__aeabi_dadd+0x40a>
 8001b74:	0034      	movs	r4, r6
 8001b76:	4648      	mov	r0, r9
 8001b78:	4304      	orrs	r4, r0
 8001b7a:	d100      	bne.n	8001b7e <__aeabi_dadd+0x152>
 8001b7c:	e1c9      	b.n	8001f12 <__aeabi_dadd+0x4e6>
 8001b7e:	1e4c      	subs	r4, r1, #1
 8001b80:	2901      	cmp	r1, #1
 8001b82:	d100      	bne.n	8001b86 <__aeabi_dadd+0x15a>
 8001b84:	e22e      	b.n	8001fe4 <__aeabi_dadd+0x5b8>
 8001b86:	4d8c      	ldr	r5, [pc, #560]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001b88:	42a9      	cmp	r1, r5
 8001b8a:	d100      	bne.n	8001b8e <__aeabi_dadd+0x162>
 8001b8c:	e224      	b.n	8001fd8 <__aeabi_dadd+0x5ac>
 8001b8e:	2701      	movs	r7, #1
 8001b90:	2c38      	cmp	r4, #56	@ 0x38
 8001b92:	dc11      	bgt.n	8001bb8 <__aeabi_dadd+0x18c>
 8001b94:	0021      	movs	r1, r4
 8001b96:	291f      	cmp	r1, #31
 8001b98:	dd00      	ble.n	8001b9c <__aeabi_dadd+0x170>
 8001b9a:	e20b      	b.n	8001fb4 <__aeabi_dadd+0x588>
 8001b9c:	2420      	movs	r4, #32
 8001b9e:	0037      	movs	r7, r6
 8001ba0:	4648      	mov	r0, r9
 8001ba2:	1a64      	subs	r4, r4, r1
 8001ba4:	40a7      	lsls	r7, r4
 8001ba6:	40c8      	lsrs	r0, r1
 8001ba8:	4307      	orrs	r7, r0
 8001baa:	4648      	mov	r0, r9
 8001bac:	40a0      	lsls	r0, r4
 8001bae:	40ce      	lsrs	r6, r1
 8001bb0:	1e44      	subs	r4, r0, #1
 8001bb2:	41a0      	sbcs	r0, r4
 8001bb4:	1b9b      	subs	r3, r3, r6
 8001bb6:	4307      	orrs	r7, r0
 8001bb8:	1bd7      	subs	r7, r2, r7
 8001bba:	42ba      	cmp	r2, r7
 8001bbc:	4192      	sbcs	r2, r2
 8001bbe:	4252      	negs	r2, r2
 8001bc0:	4665      	mov	r5, ip
 8001bc2:	4644      	mov	r4, r8
 8001bc4:	1a9e      	subs	r6, r3, r2
 8001bc6:	e783      	b.n	8001ad0 <__aeabi_dadd+0xa4>
 8001bc8:	2900      	cmp	r1, #0
 8001bca:	dc00      	bgt.n	8001bce <__aeabi_dadd+0x1a2>
 8001bcc:	e09c      	b.n	8001d08 <__aeabi_dadd+0x2dc>
 8001bce:	4647      	mov	r7, r8
 8001bd0:	2f00      	cmp	r7, #0
 8001bd2:	d167      	bne.n	8001ca4 <__aeabi_dadd+0x278>
 8001bd4:	001f      	movs	r7, r3
 8001bd6:	4317      	orrs	r7, r2
 8001bd8:	d100      	bne.n	8001bdc <__aeabi_dadd+0x1b0>
 8001bda:	e0e4      	b.n	8001da6 <__aeabi_dadd+0x37a>
 8001bdc:	1e48      	subs	r0, r1, #1
 8001bde:	2901      	cmp	r1, #1
 8001be0:	d100      	bne.n	8001be4 <__aeabi_dadd+0x1b8>
 8001be2:	e19b      	b.n	8001f1c <__aeabi_dadd+0x4f0>
 8001be4:	4f74      	ldr	r7, [pc, #464]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001be6:	42b9      	cmp	r1, r7
 8001be8:	d100      	bne.n	8001bec <__aeabi_dadd+0x1c0>
 8001bea:	e0eb      	b.n	8001dc4 <__aeabi_dadd+0x398>
 8001bec:	2701      	movs	r7, #1
 8001bee:	0001      	movs	r1, r0
 8001bf0:	2838      	cmp	r0, #56	@ 0x38
 8001bf2:	dc11      	bgt.n	8001c18 <__aeabi_dadd+0x1ec>
 8001bf4:	291f      	cmp	r1, #31
 8001bf6:	dd00      	ble.n	8001bfa <__aeabi_dadd+0x1ce>
 8001bf8:	e1c7      	b.n	8001f8a <__aeabi_dadd+0x55e>
 8001bfa:	2720      	movs	r7, #32
 8001bfc:	1a78      	subs	r0, r7, r1
 8001bfe:	001f      	movs	r7, r3
 8001c00:	4684      	mov	ip, r0
 8001c02:	4087      	lsls	r7, r0
 8001c04:	0010      	movs	r0, r2
 8001c06:	40c8      	lsrs	r0, r1
 8001c08:	4307      	orrs	r7, r0
 8001c0a:	4660      	mov	r0, ip
 8001c0c:	4082      	lsls	r2, r0
 8001c0e:	40cb      	lsrs	r3, r1
 8001c10:	1e50      	subs	r0, r2, #1
 8001c12:	4182      	sbcs	r2, r0
 8001c14:	18f6      	adds	r6, r6, r3
 8001c16:	4317      	orrs	r7, r2
 8001c18:	444f      	add	r7, r9
 8001c1a:	454f      	cmp	r7, r9
 8001c1c:	4180      	sbcs	r0, r0
 8001c1e:	4240      	negs	r0, r0
 8001c20:	1836      	adds	r6, r6, r0
 8001c22:	0233      	lsls	r3, r6, #8
 8001c24:	d557      	bpl.n	8001cd6 <__aeabi_dadd+0x2aa>
 8001c26:	4b64      	ldr	r3, [pc, #400]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001c28:	3401      	adds	r4, #1
 8001c2a:	429c      	cmp	r4, r3
 8001c2c:	d045      	beq.n	8001cba <__aeabi_dadd+0x28e>
 8001c2e:	2101      	movs	r1, #1
 8001c30:	4b62      	ldr	r3, [pc, #392]	@ (8001dbc <__aeabi_dadd+0x390>)
 8001c32:	087a      	lsrs	r2, r7, #1
 8001c34:	401e      	ands	r6, r3
 8001c36:	4039      	ands	r1, r7
 8001c38:	430a      	orrs	r2, r1
 8001c3a:	07f7      	lsls	r7, r6, #31
 8001c3c:	4317      	orrs	r7, r2
 8001c3e:	0876      	lsrs	r6, r6, #1
 8001c40:	e771      	b.n	8001b26 <__aeabi_dadd+0xfa>
 8001c42:	001f      	movs	r7, r3
 8001c44:	4317      	orrs	r7, r2
 8001c46:	d100      	bne.n	8001c4a <__aeabi_dadd+0x21e>
 8001c48:	e0ad      	b.n	8001da6 <__aeabi_dadd+0x37a>
 8001c4a:	1e4f      	subs	r7, r1, #1
 8001c4c:	46bc      	mov	ip, r7
 8001c4e:	2901      	cmp	r1, #1
 8001c50:	d100      	bne.n	8001c54 <__aeabi_dadd+0x228>
 8001c52:	e182      	b.n	8001f5a <__aeabi_dadd+0x52e>
 8001c54:	4f58      	ldr	r7, [pc, #352]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001c56:	42b9      	cmp	r1, r7
 8001c58:	d100      	bne.n	8001c5c <__aeabi_dadd+0x230>
 8001c5a:	e190      	b.n	8001f7e <__aeabi_dadd+0x552>
 8001c5c:	4661      	mov	r1, ip
 8001c5e:	2701      	movs	r7, #1
 8001c60:	2938      	cmp	r1, #56	@ 0x38
 8001c62:	dd00      	ble.n	8001c66 <__aeabi_dadd+0x23a>
 8001c64:	e72e      	b.n	8001ac4 <__aeabi_dadd+0x98>
 8001c66:	e718      	b.n	8001a9a <__aeabi_dadd+0x6e>
 8001c68:	4f55      	ldr	r7, [pc, #340]	@ (8001dc0 <__aeabi_dadd+0x394>)
 8001c6a:	1c61      	adds	r1, r4, #1
 8001c6c:	4239      	tst	r1, r7
 8001c6e:	d000      	beq.n	8001c72 <__aeabi_dadd+0x246>
 8001c70:	e0d0      	b.n	8001e14 <__aeabi_dadd+0x3e8>
 8001c72:	0031      	movs	r1, r6
 8001c74:	4648      	mov	r0, r9
 8001c76:	001f      	movs	r7, r3
 8001c78:	4301      	orrs	r1, r0
 8001c7a:	4317      	orrs	r7, r2
 8001c7c:	2c00      	cmp	r4, #0
 8001c7e:	d000      	beq.n	8001c82 <__aeabi_dadd+0x256>
 8001c80:	e13d      	b.n	8001efe <__aeabi_dadd+0x4d2>
 8001c82:	2900      	cmp	r1, #0
 8001c84:	d100      	bne.n	8001c88 <__aeabi_dadd+0x25c>
 8001c86:	e1bc      	b.n	8002002 <__aeabi_dadd+0x5d6>
 8001c88:	2f00      	cmp	r7, #0
 8001c8a:	d000      	beq.n	8001c8e <__aeabi_dadd+0x262>
 8001c8c:	e1bf      	b.n	800200e <__aeabi_dadd+0x5e2>
 8001c8e:	464b      	mov	r3, r9
 8001c90:	2100      	movs	r1, #0
 8001c92:	08d8      	lsrs	r0, r3, #3
 8001c94:	0777      	lsls	r7, r6, #29
 8001c96:	4307      	orrs	r7, r0
 8001c98:	08f0      	lsrs	r0, r6, #3
 8001c9a:	0306      	lsls	r6, r0, #12
 8001c9c:	054c      	lsls	r4, r1, #21
 8001c9e:	0b36      	lsrs	r6, r6, #12
 8001ca0:	0d64      	lsrs	r4, r4, #21
 8001ca2:	e00c      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001ca4:	4f44      	ldr	r7, [pc, #272]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001ca6:	42bc      	cmp	r4, r7
 8001ca8:	d100      	bne.n	8001cac <__aeabi_dadd+0x280>
 8001caa:	e08b      	b.n	8001dc4 <__aeabi_dadd+0x398>
 8001cac:	2701      	movs	r7, #1
 8001cae:	2938      	cmp	r1, #56	@ 0x38
 8001cb0:	dcb2      	bgt.n	8001c18 <__aeabi_dadd+0x1ec>
 8001cb2:	2780      	movs	r7, #128	@ 0x80
 8001cb4:	043f      	lsls	r7, r7, #16
 8001cb6:	433b      	orrs	r3, r7
 8001cb8:	e79c      	b.n	8001bf4 <__aeabi_dadd+0x1c8>
 8001cba:	2600      	movs	r6, #0
 8001cbc:	2700      	movs	r7, #0
 8001cbe:	0524      	lsls	r4, r4, #20
 8001cc0:	4334      	orrs	r4, r6
 8001cc2:	07ed      	lsls	r5, r5, #31
 8001cc4:	432c      	orrs	r4, r5
 8001cc6:	0038      	movs	r0, r7
 8001cc8:	0021      	movs	r1, r4
 8001cca:	b002      	add	sp, #8
 8001ccc:	bce0      	pop	{r5, r6, r7}
 8001cce:	46ba      	mov	sl, r7
 8001cd0:	46b1      	mov	r9, r6
 8001cd2:	46a8      	mov	r8, r5
 8001cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cd6:	077b      	lsls	r3, r7, #29
 8001cd8:	d004      	beq.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001cda:	230f      	movs	r3, #15
 8001cdc:	403b      	ands	r3, r7
 8001cde:	2b04      	cmp	r3, #4
 8001ce0:	d000      	beq.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001ce2:	e728      	b.n	8001b36 <__aeabi_dadd+0x10a>
 8001ce4:	08f8      	lsrs	r0, r7, #3
 8001ce6:	4b34      	ldr	r3, [pc, #208]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001ce8:	0777      	lsls	r7, r6, #29
 8001cea:	4307      	orrs	r7, r0
 8001cec:	08f0      	lsrs	r0, r6, #3
 8001cee:	429c      	cmp	r4, r3
 8001cf0:	d000      	beq.n	8001cf4 <__aeabi_dadd+0x2c8>
 8001cf2:	e24a      	b.n	800218a <__aeabi_dadd+0x75e>
 8001cf4:	003b      	movs	r3, r7
 8001cf6:	4303      	orrs	r3, r0
 8001cf8:	d059      	beq.n	8001dae <__aeabi_dadd+0x382>
 8001cfa:	2680      	movs	r6, #128	@ 0x80
 8001cfc:	0336      	lsls	r6, r6, #12
 8001cfe:	4306      	orrs	r6, r0
 8001d00:	0336      	lsls	r6, r6, #12
 8001d02:	4c2d      	ldr	r4, [pc, #180]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001d04:	0b36      	lsrs	r6, r6, #12
 8001d06:	e7da      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001d08:	2900      	cmp	r1, #0
 8001d0a:	d061      	beq.n	8001dd0 <__aeabi_dadd+0x3a4>
 8001d0c:	4641      	mov	r1, r8
 8001d0e:	1b09      	subs	r1, r1, r4
 8001d10:	2c00      	cmp	r4, #0
 8001d12:	d100      	bne.n	8001d16 <__aeabi_dadd+0x2ea>
 8001d14:	e0b9      	b.n	8001e8a <__aeabi_dadd+0x45e>
 8001d16:	4c28      	ldr	r4, [pc, #160]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001d18:	45a0      	cmp	r8, r4
 8001d1a:	d100      	bne.n	8001d1e <__aeabi_dadd+0x2f2>
 8001d1c:	e1a5      	b.n	800206a <__aeabi_dadd+0x63e>
 8001d1e:	2701      	movs	r7, #1
 8001d20:	2938      	cmp	r1, #56	@ 0x38
 8001d22:	dc13      	bgt.n	8001d4c <__aeabi_dadd+0x320>
 8001d24:	2480      	movs	r4, #128	@ 0x80
 8001d26:	0424      	lsls	r4, r4, #16
 8001d28:	4326      	orrs	r6, r4
 8001d2a:	291f      	cmp	r1, #31
 8001d2c:	dd00      	ble.n	8001d30 <__aeabi_dadd+0x304>
 8001d2e:	e1c8      	b.n	80020c2 <__aeabi_dadd+0x696>
 8001d30:	2420      	movs	r4, #32
 8001d32:	0037      	movs	r7, r6
 8001d34:	4648      	mov	r0, r9
 8001d36:	1a64      	subs	r4, r4, r1
 8001d38:	40a7      	lsls	r7, r4
 8001d3a:	40c8      	lsrs	r0, r1
 8001d3c:	4307      	orrs	r7, r0
 8001d3e:	4648      	mov	r0, r9
 8001d40:	40a0      	lsls	r0, r4
 8001d42:	40ce      	lsrs	r6, r1
 8001d44:	1e44      	subs	r4, r0, #1
 8001d46:	41a0      	sbcs	r0, r4
 8001d48:	199b      	adds	r3, r3, r6
 8001d4a:	4307      	orrs	r7, r0
 8001d4c:	18bf      	adds	r7, r7, r2
 8001d4e:	4297      	cmp	r7, r2
 8001d50:	4192      	sbcs	r2, r2
 8001d52:	4252      	negs	r2, r2
 8001d54:	4644      	mov	r4, r8
 8001d56:	18d6      	adds	r6, r2, r3
 8001d58:	e763      	b.n	8001c22 <__aeabi_dadd+0x1f6>
 8001d5a:	0038      	movs	r0, r7
 8001d5c:	f7fe fbe8 	bl	8000530 <__clzsi2>
 8001d60:	0003      	movs	r3, r0
 8001d62:	3318      	adds	r3, #24
 8001d64:	2b1f      	cmp	r3, #31
 8001d66:	dc00      	bgt.n	8001d6a <__aeabi_dadd+0x33e>
 8001d68:	e6bf      	b.n	8001aea <__aeabi_dadd+0xbe>
 8001d6a:	003a      	movs	r2, r7
 8001d6c:	3808      	subs	r0, #8
 8001d6e:	4082      	lsls	r2, r0
 8001d70:	429c      	cmp	r4, r3
 8001d72:	dd00      	ble.n	8001d76 <__aeabi_dadd+0x34a>
 8001d74:	e083      	b.n	8001e7e <__aeabi_dadd+0x452>
 8001d76:	1b1b      	subs	r3, r3, r4
 8001d78:	1c58      	adds	r0, r3, #1
 8001d7a:	281f      	cmp	r0, #31
 8001d7c:	dc00      	bgt.n	8001d80 <__aeabi_dadd+0x354>
 8001d7e:	e1b4      	b.n	80020ea <__aeabi_dadd+0x6be>
 8001d80:	0017      	movs	r7, r2
 8001d82:	3b1f      	subs	r3, #31
 8001d84:	40df      	lsrs	r7, r3
 8001d86:	2820      	cmp	r0, #32
 8001d88:	d005      	beq.n	8001d96 <__aeabi_dadd+0x36a>
 8001d8a:	2340      	movs	r3, #64	@ 0x40
 8001d8c:	1a1b      	subs	r3, r3, r0
 8001d8e:	409a      	lsls	r2, r3
 8001d90:	1e53      	subs	r3, r2, #1
 8001d92:	419a      	sbcs	r2, r3
 8001d94:	4317      	orrs	r7, r2
 8001d96:	2400      	movs	r4, #0
 8001d98:	2f00      	cmp	r7, #0
 8001d9a:	d00a      	beq.n	8001db2 <__aeabi_dadd+0x386>
 8001d9c:	077b      	lsls	r3, r7, #29
 8001d9e:	d000      	beq.n	8001da2 <__aeabi_dadd+0x376>
 8001da0:	e6c4      	b.n	8001b2c <__aeabi_dadd+0x100>
 8001da2:	0026      	movs	r6, r4
 8001da4:	e79e      	b.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001da6:	464b      	mov	r3, r9
 8001da8:	000c      	movs	r4, r1
 8001daa:	08d8      	lsrs	r0, r3, #3
 8001dac:	e79b      	b.n	8001ce6 <__aeabi_dadd+0x2ba>
 8001dae:	2700      	movs	r7, #0
 8001db0:	4c01      	ldr	r4, [pc, #4]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001db2:	2600      	movs	r6, #0
 8001db4:	e783      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001db6:	46c0      	nop			@ (mov r8, r8)
 8001db8:	000007ff 	.word	0x000007ff
 8001dbc:	ff7fffff 	.word	0xff7fffff
 8001dc0:	000007fe 	.word	0x000007fe
 8001dc4:	464b      	mov	r3, r9
 8001dc6:	0777      	lsls	r7, r6, #29
 8001dc8:	08d8      	lsrs	r0, r3, #3
 8001dca:	4307      	orrs	r7, r0
 8001dcc:	08f0      	lsrs	r0, r6, #3
 8001dce:	e791      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8001dd0:	4fcd      	ldr	r7, [pc, #820]	@ (8002108 <__aeabi_dadd+0x6dc>)
 8001dd2:	1c61      	adds	r1, r4, #1
 8001dd4:	4239      	tst	r1, r7
 8001dd6:	d16b      	bne.n	8001eb0 <__aeabi_dadd+0x484>
 8001dd8:	0031      	movs	r1, r6
 8001dda:	4648      	mov	r0, r9
 8001ddc:	4301      	orrs	r1, r0
 8001dde:	2c00      	cmp	r4, #0
 8001de0:	d000      	beq.n	8001de4 <__aeabi_dadd+0x3b8>
 8001de2:	e14b      	b.n	800207c <__aeabi_dadd+0x650>
 8001de4:	001f      	movs	r7, r3
 8001de6:	4317      	orrs	r7, r2
 8001de8:	2900      	cmp	r1, #0
 8001dea:	d100      	bne.n	8001dee <__aeabi_dadd+0x3c2>
 8001dec:	e181      	b.n	80020f2 <__aeabi_dadd+0x6c6>
 8001dee:	2f00      	cmp	r7, #0
 8001df0:	d100      	bne.n	8001df4 <__aeabi_dadd+0x3c8>
 8001df2:	e74c      	b.n	8001c8e <__aeabi_dadd+0x262>
 8001df4:	444a      	add	r2, r9
 8001df6:	454a      	cmp	r2, r9
 8001df8:	4180      	sbcs	r0, r0
 8001dfa:	18f6      	adds	r6, r6, r3
 8001dfc:	4240      	negs	r0, r0
 8001dfe:	1836      	adds	r6, r6, r0
 8001e00:	0233      	lsls	r3, r6, #8
 8001e02:	d500      	bpl.n	8001e06 <__aeabi_dadd+0x3da>
 8001e04:	e1b0      	b.n	8002168 <__aeabi_dadd+0x73c>
 8001e06:	0017      	movs	r7, r2
 8001e08:	4691      	mov	r9, r2
 8001e0a:	4337      	orrs	r7, r6
 8001e0c:	d000      	beq.n	8001e10 <__aeabi_dadd+0x3e4>
 8001e0e:	e73e      	b.n	8001c8e <__aeabi_dadd+0x262>
 8001e10:	2600      	movs	r6, #0
 8001e12:	e754      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001e14:	4649      	mov	r1, r9
 8001e16:	1a89      	subs	r1, r1, r2
 8001e18:	4688      	mov	r8, r1
 8001e1a:	45c1      	cmp	r9, r8
 8001e1c:	41bf      	sbcs	r7, r7
 8001e1e:	1af1      	subs	r1, r6, r3
 8001e20:	427f      	negs	r7, r7
 8001e22:	1bc9      	subs	r1, r1, r7
 8001e24:	020f      	lsls	r7, r1, #8
 8001e26:	d461      	bmi.n	8001eec <__aeabi_dadd+0x4c0>
 8001e28:	4647      	mov	r7, r8
 8001e2a:	430f      	orrs	r7, r1
 8001e2c:	d100      	bne.n	8001e30 <__aeabi_dadd+0x404>
 8001e2e:	e0bd      	b.n	8001fac <__aeabi_dadd+0x580>
 8001e30:	000e      	movs	r6, r1
 8001e32:	4647      	mov	r7, r8
 8001e34:	e651      	b.n	8001ada <__aeabi_dadd+0xae>
 8001e36:	4cb5      	ldr	r4, [pc, #724]	@ (800210c <__aeabi_dadd+0x6e0>)
 8001e38:	45a0      	cmp	r8, r4
 8001e3a:	d100      	bne.n	8001e3e <__aeabi_dadd+0x412>
 8001e3c:	e100      	b.n	8002040 <__aeabi_dadd+0x614>
 8001e3e:	2701      	movs	r7, #1
 8001e40:	2938      	cmp	r1, #56	@ 0x38
 8001e42:	dd00      	ble.n	8001e46 <__aeabi_dadd+0x41a>
 8001e44:	e6b8      	b.n	8001bb8 <__aeabi_dadd+0x18c>
 8001e46:	2480      	movs	r4, #128	@ 0x80
 8001e48:	0424      	lsls	r4, r4, #16
 8001e4a:	4326      	orrs	r6, r4
 8001e4c:	e6a3      	b.n	8001b96 <__aeabi_dadd+0x16a>
 8001e4e:	4eb0      	ldr	r6, [pc, #704]	@ (8002110 <__aeabi_dadd+0x6e4>)
 8001e50:	1ae4      	subs	r4, r4, r3
 8001e52:	4016      	ands	r6, r2
 8001e54:	077b      	lsls	r3, r7, #29
 8001e56:	d000      	beq.n	8001e5a <__aeabi_dadd+0x42e>
 8001e58:	e73f      	b.n	8001cda <__aeabi_dadd+0x2ae>
 8001e5a:	e743      	b.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001e5c:	000f      	movs	r7, r1
 8001e5e:	0018      	movs	r0, r3
 8001e60:	3f20      	subs	r7, #32
 8001e62:	40f8      	lsrs	r0, r7
 8001e64:	4684      	mov	ip, r0
 8001e66:	2920      	cmp	r1, #32
 8001e68:	d003      	beq.n	8001e72 <__aeabi_dadd+0x446>
 8001e6a:	2740      	movs	r7, #64	@ 0x40
 8001e6c:	1a79      	subs	r1, r7, r1
 8001e6e:	408b      	lsls	r3, r1
 8001e70:	431a      	orrs	r2, r3
 8001e72:	1e53      	subs	r3, r2, #1
 8001e74:	419a      	sbcs	r2, r3
 8001e76:	4663      	mov	r3, ip
 8001e78:	0017      	movs	r7, r2
 8001e7a:	431f      	orrs	r7, r3
 8001e7c:	e622      	b.n	8001ac4 <__aeabi_dadd+0x98>
 8001e7e:	48a4      	ldr	r0, [pc, #656]	@ (8002110 <__aeabi_dadd+0x6e4>)
 8001e80:	1ae1      	subs	r1, r4, r3
 8001e82:	4010      	ands	r0, r2
 8001e84:	0747      	lsls	r7, r0, #29
 8001e86:	08c0      	lsrs	r0, r0, #3
 8001e88:	e707      	b.n	8001c9a <__aeabi_dadd+0x26e>
 8001e8a:	0034      	movs	r4, r6
 8001e8c:	4648      	mov	r0, r9
 8001e8e:	4304      	orrs	r4, r0
 8001e90:	d100      	bne.n	8001e94 <__aeabi_dadd+0x468>
 8001e92:	e0fa      	b.n	800208a <__aeabi_dadd+0x65e>
 8001e94:	1e4c      	subs	r4, r1, #1
 8001e96:	2901      	cmp	r1, #1
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dadd+0x470>
 8001e9a:	e0d7      	b.n	800204c <__aeabi_dadd+0x620>
 8001e9c:	4f9b      	ldr	r7, [pc, #620]	@ (800210c <__aeabi_dadd+0x6e0>)
 8001e9e:	42b9      	cmp	r1, r7
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dadd+0x478>
 8001ea2:	e0e2      	b.n	800206a <__aeabi_dadd+0x63e>
 8001ea4:	2701      	movs	r7, #1
 8001ea6:	2c38      	cmp	r4, #56	@ 0x38
 8001ea8:	dd00      	ble.n	8001eac <__aeabi_dadd+0x480>
 8001eaa:	e74f      	b.n	8001d4c <__aeabi_dadd+0x320>
 8001eac:	0021      	movs	r1, r4
 8001eae:	e73c      	b.n	8001d2a <__aeabi_dadd+0x2fe>
 8001eb0:	4c96      	ldr	r4, [pc, #600]	@ (800210c <__aeabi_dadd+0x6e0>)
 8001eb2:	42a1      	cmp	r1, r4
 8001eb4:	d100      	bne.n	8001eb8 <__aeabi_dadd+0x48c>
 8001eb6:	e0dd      	b.n	8002074 <__aeabi_dadd+0x648>
 8001eb8:	444a      	add	r2, r9
 8001eba:	454a      	cmp	r2, r9
 8001ebc:	4180      	sbcs	r0, r0
 8001ebe:	18f3      	adds	r3, r6, r3
 8001ec0:	4240      	negs	r0, r0
 8001ec2:	1818      	adds	r0, r3, r0
 8001ec4:	07c7      	lsls	r7, r0, #31
 8001ec6:	0852      	lsrs	r2, r2, #1
 8001ec8:	4317      	orrs	r7, r2
 8001eca:	0846      	lsrs	r6, r0, #1
 8001ecc:	0752      	lsls	r2, r2, #29
 8001ece:	d005      	beq.n	8001edc <__aeabi_dadd+0x4b0>
 8001ed0:	220f      	movs	r2, #15
 8001ed2:	000c      	movs	r4, r1
 8001ed4:	403a      	ands	r2, r7
 8001ed6:	2a04      	cmp	r2, #4
 8001ed8:	d000      	beq.n	8001edc <__aeabi_dadd+0x4b0>
 8001eda:	e62c      	b.n	8001b36 <__aeabi_dadd+0x10a>
 8001edc:	0776      	lsls	r6, r6, #29
 8001ede:	08ff      	lsrs	r7, r7, #3
 8001ee0:	4337      	orrs	r7, r6
 8001ee2:	0900      	lsrs	r0, r0, #4
 8001ee4:	e6d9      	b.n	8001c9a <__aeabi_dadd+0x26e>
 8001ee6:	2700      	movs	r7, #0
 8001ee8:	2600      	movs	r6, #0
 8001eea:	e6e8      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001eec:	4649      	mov	r1, r9
 8001eee:	1a57      	subs	r7, r2, r1
 8001ef0:	42ba      	cmp	r2, r7
 8001ef2:	4192      	sbcs	r2, r2
 8001ef4:	1b9e      	subs	r6, r3, r6
 8001ef6:	4252      	negs	r2, r2
 8001ef8:	4665      	mov	r5, ip
 8001efa:	1ab6      	subs	r6, r6, r2
 8001efc:	e5ed      	b.n	8001ada <__aeabi_dadd+0xae>
 8001efe:	2900      	cmp	r1, #0
 8001f00:	d000      	beq.n	8001f04 <__aeabi_dadd+0x4d8>
 8001f02:	e0c6      	b.n	8002092 <__aeabi_dadd+0x666>
 8001f04:	2f00      	cmp	r7, #0
 8001f06:	d167      	bne.n	8001fd8 <__aeabi_dadd+0x5ac>
 8001f08:	2680      	movs	r6, #128	@ 0x80
 8001f0a:	2500      	movs	r5, #0
 8001f0c:	4c7f      	ldr	r4, [pc, #508]	@ (800210c <__aeabi_dadd+0x6e0>)
 8001f0e:	0336      	lsls	r6, r6, #12
 8001f10:	e6d5      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001f12:	4665      	mov	r5, ip
 8001f14:	000c      	movs	r4, r1
 8001f16:	001e      	movs	r6, r3
 8001f18:	08d0      	lsrs	r0, r2, #3
 8001f1a:	e6e4      	b.n	8001ce6 <__aeabi_dadd+0x2ba>
 8001f1c:	444a      	add	r2, r9
 8001f1e:	454a      	cmp	r2, r9
 8001f20:	4180      	sbcs	r0, r0
 8001f22:	18f3      	adds	r3, r6, r3
 8001f24:	4240      	negs	r0, r0
 8001f26:	1818      	adds	r0, r3, r0
 8001f28:	0011      	movs	r1, r2
 8001f2a:	0203      	lsls	r3, r0, #8
 8001f2c:	d400      	bmi.n	8001f30 <__aeabi_dadd+0x504>
 8001f2e:	e096      	b.n	800205e <__aeabi_dadd+0x632>
 8001f30:	4b77      	ldr	r3, [pc, #476]	@ (8002110 <__aeabi_dadd+0x6e4>)
 8001f32:	0849      	lsrs	r1, r1, #1
 8001f34:	4018      	ands	r0, r3
 8001f36:	07c3      	lsls	r3, r0, #31
 8001f38:	430b      	orrs	r3, r1
 8001f3a:	0844      	lsrs	r4, r0, #1
 8001f3c:	0749      	lsls	r1, r1, #29
 8001f3e:	d100      	bne.n	8001f42 <__aeabi_dadd+0x516>
 8001f40:	e129      	b.n	8002196 <__aeabi_dadd+0x76a>
 8001f42:	220f      	movs	r2, #15
 8001f44:	401a      	ands	r2, r3
 8001f46:	2a04      	cmp	r2, #4
 8001f48:	d100      	bne.n	8001f4c <__aeabi_dadd+0x520>
 8001f4a:	e0ea      	b.n	8002122 <__aeabi_dadd+0x6f6>
 8001f4c:	1d1f      	adds	r7, r3, #4
 8001f4e:	429f      	cmp	r7, r3
 8001f50:	41b6      	sbcs	r6, r6
 8001f52:	4276      	negs	r6, r6
 8001f54:	1936      	adds	r6, r6, r4
 8001f56:	2402      	movs	r4, #2
 8001f58:	e6c4      	b.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001f5a:	4649      	mov	r1, r9
 8001f5c:	1a8f      	subs	r7, r1, r2
 8001f5e:	45b9      	cmp	r9, r7
 8001f60:	4180      	sbcs	r0, r0
 8001f62:	1af6      	subs	r6, r6, r3
 8001f64:	4240      	negs	r0, r0
 8001f66:	1a36      	subs	r6, r6, r0
 8001f68:	0233      	lsls	r3, r6, #8
 8001f6a:	d406      	bmi.n	8001f7a <__aeabi_dadd+0x54e>
 8001f6c:	0773      	lsls	r3, r6, #29
 8001f6e:	08ff      	lsrs	r7, r7, #3
 8001f70:	2101      	movs	r1, #1
 8001f72:	431f      	orrs	r7, r3
 8001f74:	08f0      	lsrs	r0, r6, #3
 8001f76:	e690      	b.n	8001c9a <__aeabi_dadd+0x26e>
 8001f78:	4665      	mov	r5, ip
 8001f7a:	2401      	movs	r4, #1
 8001f7c:	e5ab      	b.n	8001ad6 <__aeabi_dadd+0xaa>
 8001f7e:	464b      	mov	r3, r9
 8001f80:	0777      	lsls	r7, r6, #29
 8001f82:	08d8      	lsrs	r0, r3, #3
 8001f84:	4307      	orrs	r7, r0
 8001f86:	08f0      	lsrs	r0, r6, #3
 8001f88:	e6b4      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8001f8a:	000f      	movs	r7, r1
 8001f8c:	0018      	movs	r0, r3
 8001f8e:	3f20      	subs	r7, #32
 8001f90:	40f8      	lsrs	r0, r7
 8001f92:	4684      	mov	ip, r0
 8001f94:	2920      	cmp	r1, #32
 8001f96:	d003      	beq.n	8001fa0 <__aeabi_dadd+0x574>
 8001f98:	2740      	movs	r7, #64	@ 0x40
 8001f9a:	1a79      	subs	r1, r7, r1
 8001f9c:	408b      	lsls	r3, r1
 8001f9e:	431a      	orrs	r2, r3
 8001fa0:	1e53      	subs	r3, r2, #1
 8001fa2:	419a      	sbcs	r2, r3
 8001fa4:	4663      	mov	r3, ip
 8001fa6:	0017      	movs	r7, r2
 8001fa8:	431f      	orrs	r7, r3
 8001faa:	e635      	b.n	8001c18 <__aeabi_dadd+0x1ec>
 8001fac:	2500      	movs	r5, #0
 8001fae:	2400      	movs	r4, #0
 8001fb0:	2600      	movs	r6, #0
 8001fb2:	e684      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001fb4:	000c      	movs	r4, r1
 8001fb6:	0035      	movs	r5, r6
 8001fb8:	3c20      	subs	r4, #32
 8001fba:	40e5      	lsrs	r5, r4
 8001fbc:	2920      	cmp	r1, #32
 8001fbe:	d005      	beq.n	8001fcc <__aeabi_dadd+0x5a0>
 8001fc0:	2440      	movs	r4, #64	@ 0x40
 8001fc2:	1a61      	subs	r1, r4, r1
 8001fc4:	408e      	lsls	r6, r1
 8001fc6:	4649      	mov	r1, r9
 8001fc8:	4331      	orrs	r1, r6
 8001fca:	4689      	mov	r9, r1
 8001fcc:	4648      	mov	r0, r9
 8001fce:	1e41      	subs	r1, r0, #1
 8001fd0:	4188      	sbcs	r0, r1
 8001fd2:	0007      	movs	r7, r0
 8001fd4:	432f      	orrs	r7, r5
 8001fd6:	e5ef      	b.n	8001bb8 <__aeabi_dadd+0x18c>
 8001fd8:	08d2      	lsrs	r2, r2, #3
 8001fda:	075f      	lsls	r7, r3, #29
 8001fdc:	4665      	mov	r5, ip
 8001fde:	4317      	orrs	r7, r2
 8001fe0:	08d8      	lsrs	r0, r3, #3
 8001fe2:	e687      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8001fe4:	1a17      	subs	r7, r2, r0
 8001fe6:	42ba      	cmp	r2, r7
 8001fe8:	4192      	sbcs	r2, r2
 8001fea:	1b9e      	subs	r6, r3, r6
 8001fec:	4252      	negs	r2, r2
 8001fee:	1ab6      	subs	r6, r6, r2
 8001ff0:	0233      	lsls	r3, r6, #8
 8001ff2:	d4c1      	bmi.n	8001f78 <__aeabi_dadd+0x54c>
 8001ff4:	0773      	lsls	r3, r6, #29
 8001ff6:	08ff      	lsrs	r7, r7, #3
 8001ff8:	4665      	mov	r5, ip
 8001ffa:	2101      	movs	r1, #1
 8001ffc:	431f      	orrs	r7, r3
 8001ffe:	08f0      	lsrs	r0, r6, #3
 8002000:	e64b      	b.n	8001c9a <__aeabi_dadd+0x26e>
 8002002:	2f00      	cmp	r7, #0
 8002004:	d07b      	beq.n	80020fe <__aeabi_dadd+0x6d2>
 8002006:	4665      	mov	r5, ip
 8002008:	001e      	movs	r6, r3
 800200a:	4691      	mov	r9, r2
 800200c:	e63f      	b.n	8001c8e <__aeabi_dadd+0x262>
 800200e:	1a81      	subs	r1, r0, r2
 8002010:	4688      	mov	r8, r1
 8002012:	45c1      	cmp	r9, r8
 8002014:	41a4      	sbcs	r4, r4
 8002016:	1af1      	subs	r1, r6, r3
 8002018:	4264      	negs	r4, r4
 800201a:	1b09      	subs	r1, r1, r4
 800201c:	2480      	movs	r4, #128	@ 0x80
 800201e:	0424      	lsls	r4, r4, #16
 8002020:	4221      	tst	r1, r4
 8002022:	d077      	beq.n	8002114 <__aeabi_dadd+0x6e8>
 8002024:	1a10      	subs	r0, r2, r0
 8002026:	4282      	cmp	r2, r0
 8002028:	4192      	sbcs	r2, r2
 800202a:	0007      	movs	r7, r0
 800202c:	1b9e      	subs	r6, r3, r6
 800202e:	4252      	negs	r2, r2
 8002030:	1ab6      	subs	r6, r6, r2
 8002032:	4337      	orrs	r7, r6
 8002034:	d000      	beq.n	8002038 <__aeabi_dadd+0x60c>
 8002036:	e0a0      	b.n	800217a <__aeabi_dadd+0x74e>
 8002038:	4665      	mov	r5, ip
 800203a:	2400      	movs	r4, #0
 800203c:	2600      	movs	r6, #0
 800203e:	e63e      	b.n	8001cbe <__aeabi_dadd+0x292>
 8002040:	075f      	lsls	r7, r3, #29
 8002042:	08d2      	lsrs	r2, r2, #3
 8002044:	4665      	mov	r5, ip
 8002046:	4317      	orrs	r7, r2
 8002048:	08d8      	lsrs	r0, r3, #3
 800204a:	e653      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 800204c:	1881      	adds	r1, r0, r2
 800204e:	4291      	cmp	r1, r2
 8002050:	4192      	sbcs	r2, r2
 8002052:	18f0      	adds	r0, r6, r3
 8002054:	4252      	negs	r2, r2
 8002056:	1880      	adds	r0, r0, r2
 8002058:	0203      	lsls	r3, r0, #8
 800205a:	d500      	bpl.n	800205e <__aeabi_dadd+0x632>
 800205c:	e768      	b.n	8001f30 <__aeabi_dadd+0x504>
 800205e:	0747      	lsls	r7, r0, #29
 8002060:	08c9      	lsrs	r1, r1, #3
 8002062:	430f      	orrs	r7, r1
 8002064:	08c0      	lsrs	r0, r0, #3
 8002066:	2101      	movs	r1, #1
 8002068:	e617      	b.n	8001c9a <__aeabi_dadd+0x26e>
 800206a:	08d2      	lsrs	r2, r2, #3
 800206c:	075f      	lsls	r7, r3, #29
 800206e:	4317      	orrs	r7, r2
 8002070:	08d8      	lsrs	r0, r3, #3
 8002072:	e63f      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8002074:	000c      	movs	r4, r1
 8002076:	2600      	movs	r6, #0
 8002078:	2700      	movs	r7, #0
 800207a:	e620      	b.n	8001cbe <__aeabi_dadd+0x292>
 800207c:	2900      	cmp	r1, #0
 800207e:	d156      	bne.n	800212e <__aeabi_dadd+0x702>
 8002080:	075f      	lsls	r7, r3, #29
 8002082:	08d2      	lsrs	r2, r2, #3
 8002084:	4317      	orrs	r7, r2
 8002086:	08d8      	lsrs	r0, r3, #3
 8002088:	e634      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 800208a:	000c      	movs	r4, r1
 800208c:	001e      	movs	r6, r3
 800208e:	08d0      	lsrs	r0, r2, #3
 8002090:	e629      	b.n	8001ce6 <__aeabi_dadd+0x2ba>
 8002092:	08c1      	lsrs	r1, r0, #3
 8002094:	0770      	lsls	r0, r6, #29
 8002096:	4301      	orrs	r1, r0
 8002098:	08f0      	lsrs	r0, r6, #3
 800209a:	2f00      	cmp	r7, #0
 800209c:	d062      	beq.n	8002164 <__aeabi_dadd+0x738>
 800209e:	2480      	movs	r4, #128	@ 0x80
 80020a0:	0324      	lsls	r4, r4, #12
 80020a2:	4220      	tst	r0, r4
 80020a4:	d007      	beq.n	80020b6 <__aeabi_dadd+0x68a>
 80020a6:	08de      	lsrs	r6, r3, #3
 80020a8:	4226      	tst	r6, r4
 80020aa:	d104      	bne.n	80020b6 <__aeabi_dadd+0x68a>
 80020ac:	4665      	mov	r5, ip
 80020ae:	0030      	movs	r0, r6
 80020b0:	08d1      	lsrs	r1, r2, #3
 80020b2:	075b      	lsls	r3, r3, #29
 80020b4:	4319      	orrs	r1, r3
 80020b6:	0f4f      	lsrs	r7, r1, #29
 80020b8:	00c9      	lsls	r1, r1, #3
 80020ba:	08c9      	lsrs	r1, r1, #3
 80020bc:	077f      	lsls	r7, r7, #29
 80020be:	430f      	orrs	r7, r1
 80020c0:	e618      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 80020c2:	000c      	movs	r4, r1
 80020c4:	0030      	movs	r0, r6
 80020c6:	3c20      	subs	r4, #32
 80020c8:	40e0      	lsrs	r0, r4
 80020ca:	4684      	mov	ip, r0
 80020cc:	2920      	cmp	r1, #32
 80020ce:	d005      	beq.n	80020dc <__aeabi_dadd+0x6b0>
 80020d0:	2440      	movs	r4, #64	@ 0x40
 80020d2:	1a61      	subs	r1, r4, r1
 80020d4:	408e      	lsls	r6, r1
 80020d6:	4649      	mov	r1, r9
 80020d8:	4331      	orrs	r1, r6
 80020da:	4689      	mov	r9, r1
 80020dc:	4648      	mov	r0, r9
 80020de:	1e41      	subs	r1, r0, #1
 80020e0:	4188      	sbcs	r0, r1
 80020e2:	4661      	mov	r1, ip
 80020e4:	0007      	movs	r7, r0
 80020e6:	430f      	orrs	r7, r1
 80020e8:	e630      	b.n	8001d4c <__aeabi_dadd+0x320>
 80020ea:	2120      	movs	r1, #32
 80020ec:	2700      	movs	r7, #0
 80020ee:	1a09      	subs	r1, r1, r0
 80020f0:	e50e      	b.n	8001b10 <__aeabi_dadd+0xe4>
 80020f2:	001e      	movs	r6, r3
 80020f4:	2f00      	cmp	r7, #0
 80020f6:	d000      	beq.n	80020fa <__aeabi_dadd+0x6ce>
 80020f8:	e522      	b.n	8001b40 <__aeabi_dadd+0x114>
 80020fa:	2400      	movs	r4, #0
 80020fc:	e758      	b.n	8001fb0 <__aeabi_dadd+0x584>
 80020fe:	2500      	movs	r5, #0
 8002100:	2400      	movs	r4, #0
 8002102:	2600      	movs	r6, #0
 8002104:	e5db      	b.n	8001cbe <__aeabi_dadd+0x292>
 8002106:	46c0      	nop			@ (mov r8, r8)
 8002108:	000007fe 	.word	0x000007fe
 800210c:	000007ff 	.word	0x000007ff
 8002110:	ff7fffff 	.word	0xff7fffff
 8002114:	4647      	mov	r7, r8
 8002116:	430f      	orrs	r7, r1
 8002118:	d100      	bne.n	800211c <__aeabi_dadd+0x6f0>
 800211a:	e747      	b.n	8001fac <__aeabi_dadd+0x580>
 800211c:	000e      	movs	r6, r1
 800211e:	46c1      	mov	r9, r8
 8002120:	e5b5      	b.n	8001c8e <__aeabi_dadd+0x262>
 8002122:	08df      	lsrs	r7, r3, #3
 8002124:	0764      	lsls	r4, r4, #29
 8002126:	2102      	movs	r1, #2
 8002128:	4327      	orrs	r7, r4
 800212a:	0900      	lsrs	r0, r0, #4
 800212c:	e5b5      	b.n	8001c9a <__aeabi_dadd+0x26e>
 800212e:	0019      	movs	r1, r3
 8002130:	08c0      	lsrs	r0, r0, #3
 8002132:	0777      	lsls	r7, r6, #29
 8002134:	4307      	orrs	r7, r0
 8002136:	4311      	orrs	r1, r2
 8002138:	08f0      	lsrs	r0, r6, #3
 800213a:	2900      	cmp	r1, #0
 800213c:	d100      	bne.n	8002140 <__aeabi_dadd+0x714>
 800213e:	e5d9      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8002140:	2180      	movs	r1, #128	@ 0x80
 8002142:	0309      	lsls	r1, r1, #12
 8002144:	4208      	tst	r0, r1
 8002146:	d007      	beq.n	8002158 <__aeabi_dadd+0x72c>
 8002148:	08dc      	lsrs	r4, r3, #3
 800214a:	420c      	tst	r4, r1
 800214c:	d104      	bne.n	8002158 <__aeabi_dadd+0x72c>
 800214e:	08d2      	lsrs	r2, r2, #3
 8002150:	075b      	lsls	r3, r3, #29
 8002152:	431a      	orrs	r2, r3
 8002154:	0017      	movs	r7, r2
 8002156:	0020      	movs	r0, r4
 8002158:	0f7b      	lsrs	r3, r7, #29
 800215a:	00ff      	lsls	r7, r7, #3
 800215c:	08ff      	lsrs	r7, r7, #3
 800215e:	075b      	lsls	r3, r3, #29
 8002160:	431f      	orrs	r7, r3
 8002162:	e5c7      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8002164:	000f      	movs	r7, r1
 8002166:	e5c5      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8002168:	4b12      	ldr	r3, [pc, #72]	@ (80021b4 <__aeabi_dadd+0x788>)
 800216a:	08d2      	lsrs	r2, r2, #3
 800216c:	4033      	ands	r3, r6
 800216e:	075f      	lsls	r7, r3, #29
 8002170:	025b      	lsls	r3, r3, #9
 8002172:	2401      	movs	r4, #1
 8002174:	4317      	orrs	r7, r2
 8002176:	0b1e      	lsrs	r6, r3, #12
 8002178:	e5a1      	b.n	8001cbe <__aeabi_dadd+0x292>
 800217a:	4226      	tst	r6, r4
 800217c:	d012      	beq.n	80021a4 <__aeabi_dadd+0x778>
 800217e:	4b0d      	ldr	r3, [pc, #52]	@ (80021b4 <__aeabi_dadd+0x788>)
 8002180:	4665      	mov	r5, ip
 8002182:	0002      	movs	r2, r0
 8002184:	2401      	movs	r4, #1
 8002186:	401e      	ands	r6, r3
 8002188:	e4e6      	b.n	8001b58 <__aeabi_dadd+0x12c>
 800218a:	0021      	movs	r1, r4
 800218c:	e585      	b.n	8001c9a <__aeabi_dadd+0x26e>
 800218e:	0017      	movs	r7, r2
 8002190:	e5a8      	b.n	8001ce4 <__aeabi_dadd+0x2b8>
 8002192:	003a      	movs	r2, r7
 8002194:	e4d4      	b.n	8001b40 <__aeabi_dadd+0x114>
 8002196:	08db      	lsrs	r3, r3, #3
 8002198:	0764      	lsls	r4, r4, #29
 800219a:	431c      	orrs	r4, r3
 800219c:	0027      	movs	r7, r4
 800219e:	2102      	movs	r1, #2
 80021a0:	0900      	lsrs	r0, r0, #4
 80021a2:	e57a      	b.n	8001c9a <__aeabi_dadd+0x26e>
 80021a4:	08c0      	lsrs	r0, r0, #3
 80021a6:	0777      	lsls	r7, r6, #29
 80021a8:	4307      	orrs	r7, r0
 80021aa:	4665      	mov	r5, ip
 80021ac:	2100      	movs	r1, #0
 80021ae:	08f0      	lsrs	r0, r6, #3
 80021b0:	e573      	b.n	8001c9a <__aeabi_dadd+0x26e>
 80021b2:	46c0      	nop			@ (mov r8, r8)
 80021b4:	ff7fffff 	.word	0xff7fffff

080021b8 <__aeabi_ddiv>:
 80021b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021ba:	46de      	mov	lr, fp
 80021bc:	4645      	mov	r5, r8
 80021be:	4657      	mov	r7, sl
 80021c0:	464e      	mov	r6, r9
 80021c2:	b5e0      	push	{r5, r6, r7, lr}
 80021c4:	b087      	sub	sp, #28
 80021c6:	9200      	str	r2, [sp, #0]
 80021c8:	9301      	str	r3, [sp, #4]
 80021ca:	030b      	lsls	r3, r1, #12
 80021cc:	0b1b      	lsrs	r3, r3, #12
 80021ce:	469b      	mov	fp, r3
 80021d0:	0fca      	lsrs	r2, r1, #31
 80021d2:	004b      	lsls	r3, r1, #1
 80021d4:	0004      	movs	r4, r0
 80021d6:	4680      	mov	r8, r0
 80021d8:	0d5b      	lsrs	r3, r3, #21
 80021da:	9202      	str	r2, [sp, #8]
 80021dc:	d100      	bne.n	80021e0 <__aeabi_ddiv+0x28>
 80021de:	e098      	b.n	8002312 <__aeabi_ddiv+0x15a>
 80021e0:	4a7c      	ldr	r2, [pc, #496]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d037      	beq.n	8002256 <__aeabi_ddiv+0x9e>
 80021e6:	4659      	mov	r1, fp
 80021e8:	0f42      	lsrs	r2, r0, #29
 80021ea:	00c9      	lsls	r1, r1, #3
 80021ec:	430a      	orrs	r2, r1
 80021ee:	2180      	movs	r1, #128	@ 0x80
 80021f0:	0409      	lsls	r1, r1, #16
 80021f2:	4311      	orrs	r1, r2
 80021f4:	00c2      	lsls	r2, r0, #3
 80021f6:	4690      	mov	r8, r2
 80021f8:	4a77      	ldr	r2, [pc, #476]	@ (80023d8 <__aeabi_ddiv+0x220>)
 80021fa:	4689      	mov	r9, r1
 80021fc:	4692      	mov	sl, r2
 80021fe:	449a      	add	sl, r3
 8002200:	2300      	movs	r3, #0
 8002202:	2400      	movs	r4, #0
 8002204:	9303      	str	r3, [sp, #12]
 8002206:	9e00      	ldr	r6, [sp, #0]
 8002208:	9f01      	ldr	r7, [sp, #4]
 800220a:	033b      	lsls	r3, r7, #12
 800220c:	0b1b      	lsrs	r3, r3, #12
 800220e:	469b      	mov	fp, r3
 8002210:	007b      	lsls	r3, r7, #1
 8002212:	0030      	movs	r0, r6
 8002214:	0d5b      	lsrs	r3, r3, #21
 8002216:	0ffd      	lsrs	r5, r7, #31
 8002218:	2b00      	cmp	r3, #0
 800221a:	d059      	beq.n	80022d0 <__aeabi_ddiv+0x118>
 800221c:	4a6d      	ldr	r2, [pc, #436]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d048      	beq.n	80022b4 <__aeabi_ddiv+0xfc>
 8002222:	4659      	mov	r1, fp
 8002224:	0f72      	lsrs	r2, r6, #29
 8002226:	00c9      	lsls	r1, r1, #3
 8002228:	430a      	orrs	r2, r1
 800222a:	2180      	movs	r1, #128	@ 0x80
 800222c:	0409      	lsls	r1, r1, #16
 800222e:	4311      	orrs	r1, r2
 8002230:	468b      	mov	fp, r1
 8002232:	4969      	ldr	r1, [pc, #420]	@ (80023d8 <__aeabi_ddiv+0x220>)
 8002234:	00f2      	lsls	r2, r6, #3
 8002236:	468c      	mov	ip, r1
 8002238:	4651      	mov	r1, sl
 800223a:	4463      	add	r3, ip
 800223c:	1acb      	subs	r3, r1, r3
 800223e:	469a      	mov	sl, r3
 8002240:	2100      	movs	r1, #0
 8002242:	9e02      	ldr	r6, [sp, #8]
 8002244:	406e      	eors	r6, r5
 8002246:	b2f6      	uxtb	r6, r6
 8002248:	2c0f      	cmp	r4, #15
 800224a:	d900      	bls.n	800224e <__aeabi_ddiv+0x96>
 800224c:	e0ce      	b.n	80023ec <__aeabi_ddiv+0x234>
 800224e:	4b63      	ldr	r3, [pc, #396]	@ (80023dc <__aeabi_ddiv+0x224>)
 8002250:	00a4      	lsls	r4, r4, #2
 8002252:	591b      	ldr	r3, [r3, r4]
 8002254:	469f      	mov	pc, r3
 8002256:	465a      	mov	r2, fp
 8002258:	4302      	orrs	r2, r0
 800225a:	4691      	mov	r9, r2
 800225c:	d000      	beq.n	8002260 <__aeabi_ddiv+0xa8>
 800225e:	e090      	b.n	8002382 <__aeabi_ddiv+0x1ca>
 8002260:	469a      	mov	sl, r3
 8002262:	2302      	movs	r3, #2
 8002264:	4690      	mov	r8, r2
 8002266:	2408      	movs	r4, #8
 8002268:	9303      	str	r3, [sp, #12]
 800226a:	e7cc      	b.n	8002206 <__aeabi_ddiv+0x4e>
 800226c:	46cb      	mov	fp, r9
 800226e:	4642      	mov	r2, r8
 8002270:	9d02      	ldr	r5, [sp, #8]
 8002272:	9903      	ldr	r1, [sp, #12]
 8002274:	2902      	cmp	r1, #2
 8002276:	d100      	bne.n	800227a <__aeabi_ddiv+0xc2>
 8002278:	e1de      	b.n	8002638 <__aeabi_ddiv+0x480>
 800227a:	2903      	cmp	r1, #3
 800227c:	d100      	bne.n	8002280 <__aeabi_ddiv+0xc8>
 800227e:	e08d      	b.n	800239c <__aeabi_ddiv+0x1e4>
 8002280:	2901      	cmp	r1, #1
 8002282:	d000      	beq.n	8002286 <__aeabi_ddiv+0xce>
 8002284:	e179      	b.n	800257a <__aeabi_ddiv+0x3c2>
 8002286:	002e      	movs	r6, r5
 8002288:	2200      	movs	r2, #0
 800228a:	2300      	movs	r3, #0
 800228c:	2400      	movs	r4, #0
 800228e:	4690      	mov	r8, r2
 8002290:	051b      	lsls	r3, r3, #20
 8002292:	4323      	orrs	r3, r4
 8002294:	07f6      	lsls	r6, r6, #31
 8002296:	4333      	orrs	r3, r6
 8002298:	4640      	mov	r0, r8
 800229a:	0019      	movs	r1, r3
 800229c:	b007      	add	sp, #28
 800229e:	bcf0      	pop	{r4, r5, r6, r7}
 80022a0:	46bb      	mov	fp, r7
 80022a2:	46b2      	mov	sl, r6
 80022a4:	46a9      	mov	r9, r5
 80022a6:	46a0      	mov	r8, r4
 80022a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022aa:	2200      	movs	r2, #0
 80022ac:	2400      	movs	r4, #0
 80022ae:	4690      	mov	r8, r2
 80022b0:	4b48      	ldr	r3, [pc, #288]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 80022b2:	e7ed      	b.n	8002290 <__aeabi_ddiv+0xd8>
 80022b4:	465a      	mov	r2, fp
 80022b6:	9b00      	ldr	r3, [sp, #0]
 80022b8:	431a      	orrs	r2, r3
 80022ba:	4b49      	ldr	r3, [pc, #292]	@ (80023e0 <__aeabi_ddiv+0x228>)
 80022bc:	469c      	mov	ip, r3
 80022be:	44e2      	add	sl, ip
 80022c0:	2a00      	cmp	r2, #0
 80022c2:	d159      	bne.n	8002378 <__aeabi_ddiv+0x1c0>
 80022c4:	2302      	movs	r3, #2
 80022c6:	431c      	orrs	r4, r3
 80022c8:	2300      	movs	r3, #0
 80022ca:	2102      	movs	r1, #2
 80022cc:	469b      	mov	fp, r3
 80022ce:	e7b8      	b.n	8002242 <__aeabi_ddiv+0x8a>
 80022d0:	465a      	mov	r2, fp
 80022d2:	9b00      	ldr	r3, [sp, #0]
 80022d4:	431a      	orrs	r2, r3
 80022d6:	d049      	beq.n	800236c <__aeabi_ddiv+0x1b4>
 80022d8:	465b      	mov	r3, fp
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d100      	bne.n	80022e0 <__aeabi_ddiv+0x128>
 80022de:	e19c      	b.n	800261a <__aeabi_ddiv+0x462>
 80022e0:	4658      	mov	r0, fp
 80022e2:	f7fe f925 	bl	8000530 <__clzsi2>
 80022e6:	0002      	movs	r2, r0
 80022e8:	0003      	movs	r3, r0
 80022ea:	3a0b      	subs	r2, #11
 80022ec:	271d      	movs	r7, #29
 80022ee:	9e00      	ldr	r6, [sp, #0]
 80022f0:	1aba      	subs	r2, r7, r2
 80022f2:	0019      	movs	r1, r3
 80022f4:	4658      	mov	r0, fp
 80022f6:	40d6      	lsrs	r6, r2
 80022f8:	3908      	subs	r1, #8
 80022fa:	4088      	lsls	r0, r1
 80022fc:	0032      	movs	r2, r6
 80022fe:	4302      	orrs	r2, r0
 8002300:	4693      	mov	fp, r2
 8002302:	9a00      	ldr	r2, [sp, #0]
 8002304:	408a      	lsls	r2, r1
 8002306:	4937      	ldr	r1, [pc, #220]	@ (80023e4 <__aeabi_ddiv+0x22c>)
 8002308:	4453      	add	r3, sl
 800230a:	468a      	mov	sl, r1
 800230c:	2100      	movs	r1, #0
 800230e:	449a      	add	sl, r3
 8002310:	e797      	b.n	8002242 <__aeabi_ddiv+0x8a>
 8002312:	465b      	mov	r3, fp
 8002314:	4303      	orrs	r3, r0
 8002316:	4699      	mov	r9, r3
 8002318:	d021      	beq.n	800235e <__aeabi_ddiv+0x1a6>
 800231a:	465b      	mov	r3, fp
 800231c:	2b00      	cmp	r3, #0
 800231e:	d100      	bne.n	8002322 <__aeabi_ddiv+0x16a>
 8002320:	e169      	b.n	80025f6 <__aeabi_ddiv+0x43e>
 8002322:	4658      	mov	r0, fp
 8002324:	f7fe f904 	bl	8000530 <__clzsi2>
 8002328:	230b      	movs	r3, #11
 800232a:	425b      	negs	r3, r3
 800232c:	469c      	mov	ip, r3
 800232e:	0002      	movs	r2, r0
 8002330:	4484      	add	ip, r0
 8002332:	4666      	mov	r6, ip
 8002334:	231d      	movs	r3, #29
 8002336:	1b9b      	subs	r3, r3, r6
 8002338:	0026      	movs	r6, r4
 800233a:	0011      	movs	r1, r2
 800233c:	4658      	mov	r0, fp
 800233e:	40de      	lsrs	r6, r3
 8002340:	3908      	subs	r1, #8
 8002342:	4088      	lsls	r0, r1
 8002344:	0033      	movs	r3, r6
 8002346:	4303      	orrs	r3, r0
 8002348:	4699      	mov	r9, r3
 800234a:	0023      	movs	r3, r4
 800234c:	408b      	lsls	r3, r1
 800234e:	4698      	mov	r8, r3
 8002350:	4b25      	ldr	r3, [pc, #148]	@ (80023e8 <__aeabi_ddiv+0x230>)
 8002352:	2400      	movs	r4, #0
 8002354:	1a9b      	subs	r3, r3, r2
 8002356:	469a      	mov	sl, r3
 8002358:	2300      	movs	r3, #0
 800235a:	9303      	str	r3, [sp, #12]
 800235c:	e753      	b.n	8002206 <__aeabi_ddiv+0x4e>
 800235e:	2300      	movs	r3, #0
 8002360:	4698      	mov	r8, r3
 8002362:	469a      	mov	sl, r3
 8002364:	3301      	adds	r3, #1
 8002366:	2404      	movs	r4, #4
 8002368:	9303      	str	r3, [sp, #12]
 800236a:	e74c      	b.n	8002206 <__aeabi_ddiv+0x4e>
 800236c:	2301      	movs	r3, #1
 800236e:	431c      	orrs	r4, r3
 8002370:	2300      	movs	r3, #0
 8002372:	2101      	movs	r1, #1
 8002374:	469b      	mov	fp, r3
 8002376:	e764      	b.n	8002242 <__aeabi_ddiv+0x8a>
 8002378:	2303      	movs	r3, #3
 800237a:	0032      	movs	r2, r6
 800237c:	2103      	movs	r1, #3
 800237e:	431c      	orrs	r4, r3
 8002380:	e75f      	b.n	8002242 <__aeabi_ddiv+0x8a>
 8002382:	469a      	mov	sl, r3
 8002384:	2303      	movs	r3, #3
 8002386:	46d9      	mov	r9, fp
 8002388:	240c      	movs	r4, #12
 800238a:	9303      	str	r3, [sp, #12]
 800238c:	e73b      	b.n	8002206 <__aeabi_ddiv+0x4e>
 800238e:	2300      	movs	r3, #0
 8002390:	2480      	movs	r4, #128	@ 0x80
 8002392:	4698      	mov	r8, r3
 8002394:	2600      	movs	r6, #0
 8002396:	4b0f      	ldr	r3, [pc, #60]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 8002398:	0324      	lsls	r4, r4, #12
 800239a:	e779      	b.n	8002290 <__aeabi_ddiv+0xd8>
 800239c:	2480      	movs	r4, #128	@ 0x80
 800239e:	465b      	mov	r3, fp
 80023a0:	0324      	lsls	r4, r4, #12
 80023a2:	431c      	orrs	r4, r3
 80023a4:	0324      	lsls	r4, r4, #12
 80023a6:	002e      	movs	r6, r5
 80023a8:	4690      	mov	r8, r2
 80023aa:	4b0a      	ldr	r3, [pc, #40]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 80023ac:	0b24      	lsrs	r4, r4, #12
 80023ae:	e76f      	b.n	8002290 <__aeabi_ddiv+0xd8>
 80023b0:	2480      	movs	r4, #128	@ 0x80
 80023b2:	464b      	mov	r3, r9
 80023b4:	0324      	lsls	r4, r4, #12
 80023b6:	4223      	tst	r3, r4
 80023b8:	d002      	beq.n	80023c0 <__aeabi_ddiv+0x208>
 80023ba:	465b      	mov	r3, fp
 80023bc:	4223      	tst	r3, r4
 80023be:	d0f0      	beq.n	80023a2 <__aeabi_ddiv+0x1ea>
 80023c0:	2480      	movs	r4, #128	@ 0x80
 80023c2:	464b      	mov	r3, r9
 80023c4:	0324      	lsls	r4, r4, #12
 80023c6:	431c      	orrs	r4, r3
 80023c8:	0324      	lsls	r4, r4, #12
 80023ca:	9e02      	ldr	r6, [sp, #8]
 80023cc:	4b01      	ldr	r3, [pc, #4]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 80023ce:	0b24      	lsrs	r4, r4, #12
 80023d0:	e75e      	b.n	8002290 <__aeabi_ddiv+0xd8>
 80023d2:	46c0      	nop			@ (mov r8, r8)
 80023d4:	000007ff 	.word	0x000007ff
 80023d8:	fffffc01 	.word	0xfffffc01
 80023dc:	0802ae30 	.word	0x0802ae30
 80023e0:	fffff801 	.word	0xfffff801
 80023e4:	000003f3 	.word	0x000003f3
 80023e8:	fffffc0d 	.word	0xfffffc0d
 80023ec:	45cb      	cmp	fp, r9
 80023ee:	d200      	bcs.n	80023f2 <__aeabi_ddiv+0x23a>
 80023f0:	e0f8      	b.n	80025e4 <__aeabi_ddiv+0x42c>
 80023f2:	d100      	bne.n	80023f6 <__aeabi_ddiv+0x23e>
 80023f4:	e0f3      	b.n	80025de <__aeabi_ddiv+0x426>
 80023f6:	2301      	movs	r3, #1
 80023f8:	425b      	negs	r3, r3
 80023fa:	469c      	mov	ip, r3
 80023fc:	4644      	mov	r4, r8
 80023fe:	4648      	mov	r0, r9
 8002400:	2500      	movs	r5, #0
 8002402:	44e2      	add	sl, ip
 8002404:	465b      	mov	r3, fp
 8002406:	0e17      	lsrs	r7, r2, #24
 8002408:	021b      	lsls	r3, r3, #8
 800240a:	431f      	orrs	r7, r3
 800240c:	0c19      	lsrs	r1, r3, #16
 800240e:	043b      	lsls	r3, r7, #16
 8002410:	0212      	lsls	r2, r2, #8
 8002412:	9700      	str	r7, [sp, #0]
 8002414:	0c1f      	lsrs	r7, r3, #16
 8002416:	4691      	mov	r9, r2
 8002418:	9102      	str	r1, [sp, #8]
 800241a:	9703      	str	r7, [sp, #12]
 800241c:	f7fd ff20 	bl	8000260 <__aeabi_uidivmod>
 8002420:	0002      	movs	r2, r0
 8002422:	437a      	muls	r2, r7
 8002424:	040b      	lsls	r3, r1, #16
 8002426:	0c21      	lsrs	r1, r4, #16
 8002428:	4680      	mov	r8, r0
 800242a:	4319      	orrs	r1, r3
 800242c:	428a      	cmp	r2, r1
 800242e:	d909      	bls.n	8002444 <__aeabi_ddiv+0x28c>
 8002430:	9f00      	ldr	r7, [sp, #0]
 8002432:	2301      	movs	r3, #1
 8002434:	46bc      	mov	ip, r7
 8002436:	425b      	negs	r3, r3
 8002438:	4461      	add	r1, ip
 800243a:	469c      	mov	ip, r3
 800243c:	44e0      	add	r8, ip
 800243e:	428f      	cmp	r7, r1
 8002440:	d800      	bhi.n	8002444 <__aeabi_ddiv+0x28c>
 8002442:	e15c      	b.n	80026fe <__aeabi_ddiv+0x546>
 8002444:	1a88      	subs	r0, r1, r2
 8002446:	9902      	ldr	r1, [sp, #8]
 8002448:	f7fd ff0a 	bl	8000260 <__aeabi_uidivmod>
 800244c:	9a03      	ldr	r2, [sp, #12]
 800244e:	0424      	lsls	r4, r4, #16
 8002450:	4342      	muls	r2, r0
 8002452:	0409      	lsls	r1, r1, #16
 8002454:	0c24      	lsrs	r4, r4, #16
 8002456:	0003      	movs	r3, r0
 8002458:	430c      	orrs	r4, r1
 800245a:	42a2      	cmp	r2, r4
 800245c:	d906      	bls.n	800246c <__aeabi_ddiv+0x2b4>
 800245e:	9900      	ldr	r1, [sp, #0]
 8002460:	3b01      	subs	r3, #1
 8002462:	468c      	mov	ip, r1
 8002464:	4464      	add	r4, ip
 8002466:	42a1      	cmp	r1, r4
 8002468:	d800      	bhi.n	800246c <__aeabi_ddiv+0x2b4>
 800246a:	e142      	b.n	80026f2 <__aeabi_ddiv+0x53a>
 800246c:	1aa0      	subs	r0, r4, r2
 800246e:	4642      	mov	r2, r8
 8002470:	0412      	lsls	r2, r2, #16
 8002472:	431a      	orrs	r2, r3
 8002474:	4693      	mov	fp, r2
 8002476:	464b      	mov	r3, r9
 8002478:	4659      	mov	r1, fp
 800247a:	0c1b      	lsrs	r3, r3, #16
 800247c:	001f      	movs	r7, r3
 800247e:	9304      	str	r3, [sp, #16]
 8002480:	040b      	lsls	r3, r1, #16
 8002482:	4649      	mov	r1, r9
 8002484:	0409      	lsls	r1, r1, #16
 8002486:	0c09      	lsrs	r1, r1, #16
 8002488:	000c      	movs	r4, r1
 800248a:	0c1b      	lsrs	r3, r3, #16
 800248c:	435c      	muls	r4, r3
 800248e:	0c12      	lsrs	r2, r2, #16
 8002490:	437b      	muls	r3, r7
 8002492:	4688      	mov	r8, r1
 8002494:	4351      	muls	r1, r2
 8002496:	437a      	muls	r2, r7
 8002498:	0c27      	lsrs	r7, r4, #16
 800249a:	46bc      	mov	ip, r7
 800249c:	185b      	adds	r3, r3, r1
 800249e:	4463      	add	r3, ip
 80024a0:	4299      	cmp	r1, r3
 80024a2:	d903      	bls.n	80024ac <__aeabi_ddiv+0x2f4>
 80024a4:	2180      	movs	r1, #128	@ 0x80
 80024a6:	0249      	lsls	r1, r1, #9
 80024a8:	468c      	mov	ip, r1
 80024aa:	4462      	add	r2, ip
 80024ac:	0c19      	lsrs	r1, r3, #16
 80024ae:	0424      	lsls	r4, r4, #16
 80024b0:	041b      	lsls	r3, r3, #16
 80024b2:	0c24      	lsrs	r4, r4, #16
 80024b4:	188a      	adds	r2, r1, r2
 80024b6:	191c      	adds	r4, r3, r4
 80024b8:	4290      	cmp	r0, r2
 80024ba:	d302      	bcc.n	80024c2 <__aeabi_ddiv+0x30a>
 80024bc:	d116      	bne.n	80024ec <__aeabi_ddiv+0x334>
 80024be:	42a5      	cmp	r5, r4
 80024c0:	d214      	bcs.n	80024ec <__aeabi_ddiv+0x334>
 80024c2:	465b      	mov	r3, fp
 80024c4:	9f00      	ldr	r7, [sp, #0]
 80024c6:	3b01      	subs	r3, #1
 80024c8:	444d      	add	r5, r9
 80024ca:	9305      	str	r3, [sp, #20]
 80024cc:	454d      	cmp	r5, r9
 80024ce:	419b      	sbcs	r3, r3
 80024d0:	46bc      	mov	ip, r7
 80024d2:	425b      	negs	r3, r3
 80024d4:	4463      	add	r3, ip
 80024d6:	18c0      	adds	r0, r0, r3
 80024d8:	4287      	cmp	r7, r0
 80024da:	d300      	bcc.n	80024de <__aeabi_ddiv+0x326>
 80024dc:	e102      	b.n	80026e4 <__aeabi_ddiv+0x52c>
 80024de:	4282      	cmp	r2, r0
 80024e0:	d900      	bls.n	80024e4 <__aeabi_ddiv+0x32c>
 80024e2:	e129      	b.n	8002738 <__aeabi_ddiv+0x580>
 80024e4:	d100      	bne.n	80024e8 <__aeabi_ddiv+0x330>
 80024e6:	e124      	b.n	8002732 <__aeabi_ddiv+0x57a>
 80024e8:	9b05      	ldr	r3, [sp, #20]
 80024ea:	469b      	mov	fp, r3
 80024ec:	1b2c      	subs	r4, r5, r4
 80024ee:	42a5      	cmp	r5, r4
 80024f0:	41ad      	sbcs	r5, r5
 80024f2:	9b00      	ldr	r3, [sp, #0]
 80024f4:	1a80      	subs	r0, r0, r2
 80024f6:	426d      	negs	r5, r5
 80024f8:	1b40      	subs	r0, r0, r5
 80024fa:	4283      	cmp	r3, r0
 80024fc:	d100      	bne.n	8002500 <__aeabi_ddiv+0x348>
 80024fe:	e10f      	b.n	8002720 <__aeabi_ddiv+0x568>
 8002500:	9902      	ldr	r1, [sp, #8]
 8002502:	f7fd fead 	bl	8000260 <__aeabi_uidivmod>
 8002506:	9a03      	ldr	r2, [sp, #12]
 8002508:	040b      	lsls	r3, r1, #16
 800250a:	4342      	muls	r2, r0
 800250c:	0c21      	lsrs	r1, r4, #16
 800250e:	0005      	movs	r5, r0
 8002510:	4319      	orrs	r1, r3
 8002512:	428a      	cmp	r2, r1
 8002514:	d900      	bls.n	8002518 <__aeabi_ddiv+0x360>
 8002516:	e0cb      	b.n	80026b0 <__aeabi_ddiv+0x4f8>
 8002518:	1a88      	subs	r0, r1, r2
 800251a:	9902      	ldr	r1, [sp, #8]
 800251c:	f7fd fea0 	bl	8000260 <__aeabi_uidivmod>
 8002520:	9a03      	ldr	r2, [sp, #12]
 8002522:	0424      	lsls	r4, r4, #16
 8002524:	4342      	muls	r2, r0
 8002526:	0409      	lsls	r1, r1, #16
 8002528:	0c24      	lsrs	r4, r4, #16
 800252a:	0003      	movs	r3, r0
 800252c:	430c      	orrs	r4, r1
 800252e:	42a2      	cmp	r2, r4
 8002530:	d900      	bls.n	8002534 <__aeabi_ddiv+0x37c>
 8002532:	e0ca      	b.n	80026ca <__aeabi_ddiv+0x512>
 8002534:	4641      	mov	r1, r8
 8002536:	1aa4      	subs	r4, r4, r2
 8002538:	042a      	lsls	r2, r5, #16
 800253a:	431a      	orrs	r2, r3
 800253c:	9f04      	ldr	r7, [sp, #16]
 800253e:	0413      	lsls	r3, r2, #16
 8002540:	0c1b      	lsrs	r3, r3, #16
 8002542:	4359      	muls	r1, r3
 8002544:	4640      	mov	r0, r8
 8002546:	437b      	muls	r3, r7
 8002548:	469c      	mov	ip, r3
 800254a:	0c15      	lsrs	r5, r2, #16
 800254c:	4368      	muls	r0, r5
 800254e:	0c0b      	lsrs	r3, r1, #16
 8002550:	4484      	add	ip, r0
 8002552:	4463      	add	r3, ip
 8002554:	437d      	muls	r5, r7
 8002556:	4298      	cmp	r0, r3
 8002558:	d903      	bls.n	8002562 <__aeabi_ddiv+0x3aa>
 800255a:	2080      	movs	r0, #128	@ 0x80
 800255c:	0240      	lsls	r0, r0, #9
 800255e:	4684      	mov	ip, r0
 8002560:	4465      	add	r5, ip
 8002562:	0c18      	lsrs	r0, r3, #16
 8002564:	0409      	lsls	r1, r1, #16
 8002566:	041b      	lsls	r3, r3, #16
 8002568:	0c09      	lsrs	r1, r1, #16
 800256a:	1940      	adds	r0, r0, r5
 800256c:	185b      	adds	r3, r3, r1
 800256e:	4284      	cmp	r4, r0
 8002570:	d327      	bcc.n	80025c2 <__aeabi_ddiv+0x40a>
 8002572:	d023      	beq.n	80025bc <__aeabi_ddiv+0x404>
 8002574:	2301      	movs	r3, #1
 8002576:	0035      	movs	r5, r6
 8002578:	431a      	orrs	r2, r3
 800257a:	4b94      	ldr	r3, [pc, #592]	@ (80027cc <__aeabi_ddiv+0x614>)
 800257c:	4453      	add	r3, sl
 800257e:	2b00      	cmp	r3, #0
 8002580:	dd60      	ble.n	8002644 <__aeabi_ddiv+0x48c>
 8002582:	0751      	lsls	r1, r2, #29
 8002584:	d000      	beq.n	8002588 <__aeabi_ddiv+0x3d0>
 8002586:	e086      	b.n	8002696 <__aeabi_ddiv+0x4de>
 8002588:	002e      	movs	r6, r5
 800258a:	08d1      	lsrs	r1, r2, #3
 800258c:	465a      	mov	r2, fp
 800258e:	01d2      	lsls	r2, r2, #7
 8002590:	d506      	bpl.n	80025a0 <__aeabi_ddiv+0x3e8>
 8002592:	465a      	mov	r2, fp
 8002594:	4b8e      	ldr	r3, [pc, #568]	@ (80027d0 <__aeabi_ddiv+0x618>)
 8002596:	401a      	ands	r2, r3
 8002598:	2380      	movs	r3, #128	@ 0x80
 800259a:	4693      	mov	fp, r2
 800259c:	00db      	lsls	r3, r3, #3
 800259e:	4453      	add	r3, sl
 80025a0:	4a8c      	ldr	r2, [pc, #560]	@ (80027d4 <__aeabi_ddiv+0x61c>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	dd00      	ble.n	80025a8 <__aeabi_ddiv+0x3f0>
 80025a6:	e680      	b.n	80022aa <__aeabi_ddiv+0xf2>
 80025a8:	465a      	mov	r2, fp
 80025aa:	0752      	lsls	r2, r2, #29
 80025ac:	430a      	orrs	r2, r1
 80025ae:	4690      	mov	r8, r2
 80025b0:	465a      	mov	r2, fp
 80025b2:	055b      	lsls	r3, r3, #21
 80025b4:	0254      	lsls	r4, r2, #9
 80025b6:	0b24      	lsrs	r4, r4, #12
 80025b8:	0d5b      	lsrs	r3, r3, #21
 80025ba:	e669      	b.n	8002290 <__aeabi_ddiv+0xd8>
 80025bc:	0035      	movs	r5, r6
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d0db      	beq.n	800257a <__aeabi_ddiv+0x3c2>
 80025c2:	9d00      	ldr	r5, [sp, #0]
 80025c4:	1e51      	subs	r1, r2, #1
 80025c6:	46ac      	mov	ip, r5
 80025c8:	4464      	add	r4, ip
 80025ca:	42ac      	cmp	r4, r5
 80025cc:	d200      	bcs.n	80025d0 <__aeabi_ddiv+0x418>
 80025ce:	e09e      	b.n	800270e <__aeabi_ddiv+0x556>
 80025d0:	4284      	cmp	r4, r0
 80025d2:	d200      	bcs.n	80025d6 <__aeabi_ddiv+0x41e>
 80025d4:	e0e1      	b.n	800279a <__aeabi_ddiv+0x5e2>
 80025d6:	d100      	bne.n	80025da <__aeabi_ddiv+0x422>
 80025d8:	e0ee      	b.n	80027b8 <__aeabi_ddiv+0x600>
 80025da:	000a      	movs	r2, r1
 80025dc:	e7ca      	b.n	8002574 <__aeabi_ddiv+0x3bc>
 80025de:	4542      	cmp	r2, r8
 80025e0:	d900      	bls.n	80025e4 <__aeabi_ddiv+0x42c>
 80025e2:	e708      	b.n	80023f6 <__aeabi_ddiv+0x23e>
 80025e4:	464b      	mov	r3, r9
 80025e6:	07dc      	lsls	r4, r3, #31
 80025e8:	0858      	lsrs	r0, r3, #1
 80025ea:	4643      	mov	r3, r8
 80025ec:	085b      	lsrs	r3, r3, #1
 80025ee:	431c      	orrs	r4, r3
 80025f0:	4643      	mov	r3, r8
 80025f2:	07dd      	lsls	r5, r3, #31
 80025f4:	e706      	b.n	8002404 <__aeabi_ddiv+0x24c>
 80025f6:	f7fd ff9b 	bl	8000530 <__clzsi2>
 80025fa:	2315      	movs	r3, #21
 80025fc:	469c      	mov	ip, r3
 80025fe:	4484      	add	ip, r0
 8002600:	0002      	movs	r2, r0
 8002602:	4663      	mov	r3, ip
 8002604:	3220      	adds	r2, #32
 8002606:	2b1c      	cmp	r3, #28
 8002608:	dc00      	bgt.n	800260c <__aeabi_ddiv+0x454>
 800260a:	e692      	b.n	8002332 <__aeabi_ddiv+0x17a>
 800260c:	0023      	movs	r3, r4
 800260e:	3808      	subs	r0, #8
 8002610:	4083      	lsls	r3, r0
 8002612:	4699      	mov	r9, r3
 8002614:	2300      	movs	r3, #0
 8002616:	4698      	mov	r8, r3
 8002618:	e69a      	b.n	8002350 <__aeabi_ddiv+0x198>
 800261a:	f7fd ff89 	bl	8000530 <__clzsi2>
 800261e:	0002      	movs	r2, r0
 8002620:	0003      	movs	r3, r0
 8002622:	3215      	adds	r2, #21
 8002624:	3320      	adds	r3, #32
 8002626:	2a1c      	cmp	r2, #28
 8002628:	dc00      	bgt.n	800262c <__aeabi_ddiv+0x474>
 800262a:	e65f      	b.n	80022ec <__aeabi_ddiv+0x134>
 800262c:	9900      	ldr	r1, [sp, #0]
 800262e:	3808      	subs	r0, #8
 8002630:	4081      	lsls	r1, r0
 8002632:	2200      	movs	r2, #0
 8002634:	468b      	mov	fp, r1
 8002636:	e666      	b.n	8002306 <__aeabi_ddiv+0x14e>
 8002638:	2200      	movs	r2, #0
 800263a:	002e      	movs	r6, r5
 800263c:	2400      	movs	r4, #0
 800263e:	4690      	mov	r8, r2
 8002640:	4b65      	ldr	r3, [pc, #404]	@ (80027d8 <__aeabi_ddiv+0x620>)
 8002642:	e625      	b.n	8002290 <__aeabi_ddiv+0xd8>
 8002644:	002e      	movs	r6, r5
 8002646:	2101      	movs	r1, #1
 8002648:	1ac9      	subs	r1, r1, r3
 800264a:	2938      	cmp	r1, #56	@ 0x38
 800264c:	dd00      	ble.n	8002650 <__aeabi_ddiv+0x498>
 800264e:	e61b      	b.n	8002288 <__aeabi_ddiv+0xd0>
 8002650:	291f      	cmp	r1, #31
 8002652:	dc7e      	bgt.n	8002752 <__aeabi_ddiv+0x59a>
 8002654:	4861      	ldr	r0, [pc, #388]	@ (80027dc <__aeabi_ddiv+0x624>)
 8002656:	0014      	movs	r4, r2
 8002658:	4450      	add	r0, sl
 800265a:	465b      	mov	r3, fp
 800265c:	4082      	lsls	r2, r0
 800265e:	4083      	lsls	r3, r0
 8002660:	40cc      	lsrs	r4, r1
 8002662:	1e50      	subs	r0, r2, #1
 8002664:	4182      	sbcs	r2, r0
 8002666:	4323      	orrs	r3, r4
 8002668:	431a      	orrs	r2, r3
 800266a:	465b      	mov	r3, fp
 800266c:	40cb      	lsrs	r3, r1
 800266e:	0751      	lsls	r1, r2, #29
 8002670:	d009      	beq.n	8002686 <__aeabi_ddiv+0x4ce>
 8002672:	210f      	movs	r1, #15
 8002674:	4011      	ands	r1, r2
 8002676:	2904      	cmp	r1, #4
 8002678:	d005      	beq.n	8002686 <__aeabi_ddiv+0x4ce>
 800267a:	1d11      	adds	r1, r2, #4
 800267c:	4291      	cmp	r1, r2
 800267e:	4192      	sbcs	r2, r2
 8002680:	4252      	negs	r2, r2
 8002682:	189b      	adds	r3, r3, r2
 8002684:	000a      	movs	r2, r1
 8002686:	0219      	lsls	r1, r3, #8
 8002688:	d400      	bmi.n	800268c <__aeabi_ddiv+0x4d4>
 800268a:	e09b      	b.n	80027c4 <__aeabi_ddiv+0x60c>
 800268c:	2200      	movs	r2, #0
 800268e:	2301      	movs	r3, #1
 8002690:	2400      	movs	r4, #0
 8002692:	4690      	mov	r8, r2
 8002694:	e5fc      	b.n	8002290 <__aeabi_ddiv+0xd8>
 8002696:	210f      	movs	r1, #15
 8002698:	4011      	ands	r1, r2
 800269a:	2904      	cmp	r1, #4
 800269c:	d100      	bne.n	80026a0 <__aeabi_ddiv+0x4e8>
 800269e:	e773      	b.n	8002588 <__aeabi_ddiv+0x3d0>
 80026a0:	1d11      	adds	r1, r2, #4
 80026a2:	4291      	cmp	r1, r2
 80026a4:	4192      	sbcs	r2, r2
 80026a6:	4252      	negs	r2, r2
 80026a8:	002e      	movs	r6, r5
 80026aa:	08c9      	lsrs	r1, r1, #3
 80026ac:	4493      	add	fp, r2
 80026ae:	e76d      	b.n	800258c <__aeabi_ddiv+0x3d4>
 80026b0:	9b00      	ldr	r3, [sp, #0]
 80026b2:	3d01      	subs	r5, #1
 80026b4:	469c      	mov	ip, r3
 80026b6:	4461      	add	r1, ip
 80026b8:	428b      	cmp	r3, r1
 80026ba:	d900      	bls.n	80026be <__aeabi_ddiv+0x506>
 80026bc:	e72c      	b.n	8002518 <__aeabi_ddiv+0x360>
 80026be:	428a      	cmp	r2, r1
 80026c0:	d800      	bhi.n	80026c4 <__aeabi_ddiv+0x50c>
 80026c2:	e729      	b.n	8002518 <__aeabi_ddiv+0x360>
 80026c4:	1e85      	subs	r5, r0, #2
 80026c6:	4461      	add	r1, ip
 80026c8:	e726      	b.n	8002518 <__aeabi_ddiv+0x360>
 80026ca:	9900      	ldr	r1, [sp, #0]
 80026cc:	3b01      	subs	r3, #1
 80026ce:	468c      	mov	ip, r1
 80026d0:	4464      	add	r4, ip
 80026d2:	42a1      	cmp	r1, r4
 80026d4:	d900      	bls.n	80026d8 <__aeabi_ddiv+0x520>
 80026d6:	e72d      	b.n	8002534 <__aeabi_ddiv+0x37c>
 80026d8:	42a2      	cmp	r2, r4
 80026da:	d800      	bhi.n	80026de <__aeabi_ddiv+0x526>
 80026dc:	e72a      	b.n	8002534 <__aeabi_ddiv+0x37c>
 80026de:	1e83      	subs	r3, r0, #2
 80026e0:	4464      	add	r4, ip
 80026e2:	e727      	b.n	8002534 <__aeabi_ddiv+0x37c>
 80026e4:	4287      	cmp	r7, r0
 80026e6:	d000      	beq.n	80026ea <__aeabi_ddiv+0x532>
 80026e8:	e6fe      	b.n	80024e8 <__aeabi_ddiv+0x330>
 80026ea:	45a9      	cmp	r9, r5
 80026ec:	d900      	bls.n	80026f0 <__aeabi_ddiv+0x538>
 80026ee:	e6fb      	b.n	80024e8 <__aeabi_ddiv+0x330>
 80026f0:	e6f5      	b.n	80024de <__aeabi_ddiv+0x326>
 80026f2:	42a2      	cmp	r2, r4
 80026f4:	d800      	bhi.n	80026f8 <__aeabi_ddiv+0x540>
 80026f6:	e6b9      	b.n	800246c <__aeabi_ddiv+0x2b4>
 80026f8:	1e83      	subs	r3, r0, #2
 80026fa:	4464      	add	r4, ip
 80026fc:	e6b6      	b.n	800246c <__aeabi_ddiv+0x2b4>
 80026fe:	428a      	cmp	r2, r1
 8002700:	d800      	bhi.n	8002704 <__aeabi_ddiv+0x54c>
 8002702:	e69f      	b.n	8002444 <__aeabi_ddiv+0x28c>
 8002704:	46bc      	mov	ip, r7
 8002706:	1e83      	subs	r3, r0, #2
 8002708:	4698      	mov	r8, r3
 800270a:	4461      	add	r1, ip
 800270c:	e69a      	b.n	8002444 <__aeabi_ddiv+0x28c>
 800270e:	000a      	movs	r2, r1
 8002710:	4284      	cmp	r4, r0
 8002712:	d000      	beq.n	8002716 <__aeabi_ddiv+0x55e>
 8002714:	e72e      	b.n	8002574 <__aeabi_ddiv+0x3bc>
 8002716:	454b      	cmp	r3, r9
 8002718:	d000      	beq.n	800271c <__aeabi_ddiv+0x564>
 800271a:	e72b      	b.n	8002574 <__aeabi_ddiv+0x3bc>
 800271c:	0035      	movs	r5, r6
 800271e:	e72c      	b.n	800257a <__aeabi_ddiv+0x3c2>
 8002720:	4b2a      	ldr	r3, [pc, #168]	@ (80027cc <__aeabi_ddiv+0x614>)
 8002722:	4a2f      	ldr	r2, [pc, #188]	@ (80027e0 <__aeabi_ddiv+0x628>)
 8002724:	4453      	add	r3, sl
 8002726:	4592      	cmp	sl, r2
 8002728:	db43      	blt.n	80027b2 <__aeabi_ddiv+0x5fa>
 800272a:	2201      	movs	r2, #1
 800272c:	2100      	movs	r1, #0
 800272e:	4493      	add	fp, r2
 8002730:	e72c      	b.n	800258c <__aeabi_ddiv+0x3d4>
 8002732:	42ac      	cmp	r4, r5
 8002734:	d800      	bhi.n	8002738 <__aeabi_ddiv+0x580>
 8002736:	e6d7      	b.n	80024e8 <__aeabi_ddiv+0x330>
 8002738:	2302      	movs	r3, #2
 800273a:	425b      	negs	r3, r3
 800273c:	469c      	mov	ip, r3
 800273e:	9900      	ldr	r1, [sp, #0]
 8002740:	444d      	add	r5, r9
 8002742:	454d      	cmp	r5, r9
 8002744:	419b      	sbcs	r3, r3
 8002746:	44e3      	add	fp, ip
 8002748:	468c      	mov	ip, r1
 800274a:	425b      	negs	r3, r3
 800274c:	4463      	add	r3, ip
 800274e:	18c0      	adds	r0, r0, r3
 8002750:	e6cc      	b.n	80024ec <__aeabi_ddiv+0x334>
 8002752:	201f      	movs	r0, #31
 8002754:	4240      	negs	r0, r0
 8002756:	1ac3      	subs	r3, r0, r3
 8002758:	4658      	mov	r0, fp
 800275a:	40d8      	lsrs	r0, r3
 800275c:	2920      	cmp	r1, #32
 800275e:	d004      	beq.n	800276a <__aeabi_ddiv+0x5b2>
 8002760:	4659      	mov	r1, fp
 8002762:	4b20      	ldr	r3, [pc, #128]	@ (80027e4 <__aeabi_ddiv+0x62c>)
 8002764:	4453      	add	r3, sl
 8002766:	4099      	lsls	r1, r3
 8002768:	430a      	orrs	r2, r1
 800276a:	1e53      	subs	r3, r2, #1
 800276c:	419a      	sbcs	r2, r3
 800276e:	2307      	movs	r3, #7
 8002770:	0019      	movs	r1, r3
 8002772:	4302      	orrs	r2, r0
 8002774:	2400      	movs	r4, #0
 8002776:	4011      	ands	r1, r2
 8002778:	4213      	tst	r3, r2
 800277a:	d009      	beq.n	8002790 <__aeabi_ddiv+0x5d8>
 800277c:	3308      	adds	r3, #8
 800277e:	4013      	ands	r3, r2
 8002780:	2b04      	cmp	r3, #4
 8002782:	d01d      	beq.n	80027c0 <__aeabi_ddiv+0x608>
 8002784:	1d13      	adds	r3, r2, #4
 8002786:	4293      	cmp	r3, r2
 8002788:	4189      	sbcs	r1, r1
 800278a:	001a      	movs	r2, r3
 800278c:	4249      	negs	r1, r1
 800278e:	0749      	lsls	r1, r1, #29
 8002790:	08d2      	lsrs	r2, r2, #3
 8002792:	430a      	orrs	r2, r1
 8002794:	4690      	mov	r8, r2
 8002796:	2300      	movs	r3, #0
 8002798:	e57a      	b.n	8002290 <__aeabi_ddiv+0xd8>
 800279a:	4649      	mov	r1, r9
 800279c:	9f00      	ldr	r7, [sp, #0]
 800279e:	004d      	lsls	r5, r1, #1
 80027a0:	454d      	cmp	r5, r9
 80027a2:	4189      	sbcs	r1, r1
 80027a4:	46bc      	mov	ip, r7
 80027a6:	4249      	negs	r1, r1
 80027a8:	4461      	add	r1, ip
 80027aa:	46a9      	mov	r9, r5
 80027ac:	3a02      	subs	r2, #2
 80027ae:	1864      	adds	r4, r4, r1
 80027b0:	e7ae      	b.n	8002710 <__aeabi_ddiv+0x558>
 80027b2:	2201      	movs	r2, #1
 80027b4:	4252      	negs	r2, r2
 80027b6:	e746      	b.n	8002646 <__aeabi_ddiv+0x48e>
 80027b8:	4599      	cmp	r9, r3
 80027ba:	d3ee      	bcc.n	800279a <__aeabi_ddiv+0x5e2>
 80027bc:	000a      	movs	r2, r1
 80027be:	e7aa      	b.n	8002716 <__aeabi_ddiv+0x55e>
 80027c0:	2100      	movs	r1, #0
 80027c2:	e7e5      	b.n	8002790 <__aeabi_ddiv+0x5d8>
 80027c4:	0759      	lsls	r1, r3, #29
 80027c6:	025b      	lsls	r3, r3, #9
 80027c8:	0b1c      	lsrs	r4, r3, #12
 80027ca:	e7e1      	b.n	8002790 <__aeabi_ddiv+0x5d8>
 80027cc:	000003ff 	.word	0x000003ff
 80027d0:	feffffff 	.word	0xfeffffff
 80027d4:	000007fe 	.word	0x000007fe
 80027d8:	000007ff 	.word	0x000007ff
 80027dc:	0000041e 	.word	0x0000041e
 80027e0:	fffffc02 	.word	0xfffffc02
 80027e4:	0000043e 	.word	0x0000043e

080027e8 <__eqdf2>:
 80027e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027ea:	4657      	mov	r7, sl
 80027ec:	46de      	mov	lr, fp
 80027ee:	464e      	mov	r6, r9
 80027f0:	4645      	mov	r5, r8
 80027f2:	b5e0      	push	{r5, r6, r7, lr}
 80027f4:	000d      	movs	r5, r1
 80027f6:	0004      	movs	r4, r0
 80027f8:	0fe8      	lsrs	r0, r5, #31
 80027fa:	4683      	mov	fp, r0
 80027fc:	0309      	lsls	r1, r1, #12
 80027fe:	0fd8      	lsrs	r0, r3, #31
 8002800:	0b09      	lsrs	r1, r1, #12
 8002802:	4682      	mov	sl, r0
 8002804:	4819      	ldr	r0, [pc, #100]	@ (800286c <__eqdf2+0x84>)
 8002806:	468c      	mov	ip, r1
 8002808:	031f      	lsls	r7, r3, #12
 800280a:	0069      	lsls	r1, r5, #1
 800280c:	005e      	lsls	r6, r3, #1
 800280e:	0d49      	lsrs	r1, r1, #21
 8002810:	0b3f      	lsrs	r7, r7, #12
 8002812:	0d76      	lsrs	r6, r6, #21
 8002814:	4281      	cmp	r1, r0
 8002816:	d018      	beq.n	800284a <__eqdf2+0x62>
 8002818:	4286      	cmp	r6, r0
 800281a:	d00f      	beq.n	800283c <__eqdf2+0x54>
 800281c:	2001      	movs	r0, #1
 800281e:	42b1      	cmp	r1, r6
 8002820:	d10d      	bne.n	800283e <__eqdf2+0x56>
 8002822:	45bc      	cmp	ip, r7
 8002824:	d10b      	bne.n	800283e <__eqdf2+0x56>
 8002826:	4294      	cmp	r4, r2
 8002828:	d109      	bne.n	800283e <__eqdf2+0x56>
 800282a:	45d3      	cmp	fp, sl
 800282c:	d01c      	beq.n	8002868 <__eqdf2+0x80>
 800282e:	2900      	cmp	r1, #0
 8002830:	d105      	bne.n	800283e <__eqdf2+0x56>
 8002832:	4660      	mov	r0, ip
 8002834:	4320      	orrs	r0, r4
 8002836:	1e43      	subs	r3, r0, #1
 8002838:	4198      	sbcs	r0, r3
 800283a:	e000      	b.n	800283e <__eqdf2+0x56>
 800283c:	2001      	movs	r0, #1
 800283e:	bcf0      	pop	{r4, r5, r6, r7}
 8002840:	46bb      	mov	fp, r7
 8002842:	46b2      	mov	sl, r6
 8002844:	46a9      	mov	r9, r5
 8002846:	46a0      	mov	r8, r4
 8002848:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800284a:	2001      	movs	r0, #1
 800284c:	428e      	cmp	r6, r1
 800284e:	d1f6      	bne.n	800283e <__eqdf2+0x56>
 8002850:	4661      	mov	r1, ip
 8002852:	4339      	orrs	r1, r7
 8002854:	000f      	movs	r7, r1
 8002856:	4317      	orrs	r7, r2
 8002858:	4327      	orrs	r7, r4
 800285a:	d1f0      	bne.n	800283e <__eqdf2+0x56>
 800285c:	465b      	mov	r3, fp
 800285e:	4652      	mov	r2, sl
 8002860:	1a98      	subs	r0, r3, r2
 8002862:	1e43      	subs	r3, r0, #1
 8002864:	4198      	sbcs	r0, r3
 8002866:	e7ea      	b.n	800283e <__eqdf2+0x56>
 8002868:	2000      	movs	r0, #0
 800286a:	e7e8      	b.n	800283e <__eqdf2+0x56>
 800286c:	000007ff 	.word	0x000007ff

08002870 <__gedf2>:
 8002870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002872:	4657      	mov	r7, sl
 8002874:	464e      	mov	r6, r9
 8002876:	4645      	mov	r5, r8
 8002878:	46de      	mov	lr, fp
 800287a:	b5e0      	push	{r5, r6, r7, lr}
 800287c:	000d      	movs	r5, r1
 800287e:	030e      	lsls	r6, r1, #12
 8002880:	0049      	lsls	r1, r1, #1
 8002882:	0d49      	lsrs	r1, r1, #21
 8002884:	468a      	mov	sl, r1
 8002886:	0fdf      	lsrs	r7, r3, #31
 8002888:	0fe9      	lsrs	r1, r5, #31
 800288a:	46bc      	mov	ip, r7
 800288c:	b083      	sub	sp, #12
 800288e:	4f2f      	ldr	r7, [pc, #188]	@ (800294c <__gedf2+0xdc>)
 8002890:	0004      	movs	r4, r0
 8002892:	4680      	mov	r8, r0
 8002894:	9101      	str	r1, [sp, #4]
 8002896:	0058      	lsls	r0, r3, #1
 8002898:	0319      	lsls	r1, r3, #12
 800289a:	4691      	mov	r9, r2
 800289c:	0b36      	lsrs	r6, r6, #12
 800289e:	0b09      	lsrs	r1, r1, #12
 80028a0:	0d40      	lsrs	r0, r0, #21
 80028a2:	45ba      	cmp	sl, r7
 80028a4:	d01d      	beq.n	80028e2 <__gedf2+0x72>
 80028a6:	42b8      	cmp	r0, r7
 80028a8:	d00d      	beq.n	80028c6 <__gedf2+0x56>
 80028aa:	4657      	mov	r7, sl
 80028ac:	2f00      	cmp	r7, #0
 80028ae:	d12a      	bne.n	8002906 <__gedf2+0x96>
 80028b0:	4334      	orrs	r4, r6
 80028b2:	2800      	cmp	r0, #0
 80028b4:	d124      	bne.n	8002900 <__gedf2+0x90>
 80028b6:	430a      	orrs	r2, r1
 80028b8:	d036      	beq.n	8002928 <__gedf2+0xb8>
 80028ba:	2c00      	cmp	r4, #0
 80028bc:	d141      	bne.n	8002942 <__gedf2+0xd2>
 80028be:	4663      	mov	r3, ip
 80028c0:	0058      	lsls	r0, r3, #1
 80028c2:	3801      	subs	r0, #1
 80028c4:	e015      	b.n	80028f2 <__gedf2+0x82>
 80028c6:	4311      	orrs	r1, r2
 80028c8:	d138      	bne.n	800293c <__gedf2+0xcc>
 80028ca:	4653      	mov	r3, sl
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d101      	bne.n	80028d4 <__gedf2+0x64>
 80028d0:	4326      	orrs	r6, r4
 80028d2:	d0f4      	beq.n	80028be <__gedf2+0x4e>
 80028d4:	9b01      	ldr	r3, [sp, #4]
 80028d6:	4563      	cmp	r3, ip
 80028d8:	d107      	bne.n	80028ea <__gedf2+0x7a>
 80028da:	9b01      	ldr	r3, [sp, #4]
 80028dc:	0058      	lsls	r0, r3, #1
 80028de:	3801      	subs	r0, #1
 80028e0:	e007      	b.n	80028f2 <__gedf2+0x82>
 80028e2:	4326      	orrs	r6, r4
 80028e4:	d12a      	bne.n	800293c <__gedf2+0xcc>
 80028e6:	4550      	cmp	r0, sl
 80028e8:	d021      	beq.n	800292e <__gedf2+0xbe>
 80028ea:	2001      	movs	r0, #1
 80028ec:	9b01      	ldr	r3, [sp, #4]
 80028ee:	425f      	negs	r7, r3
 80028f0:	4338      	orrs	r0, r7
 80028f2:	b003      	add	sp, #12
 80028f4:	bcf0      	pop	{r4, r5, r6, r7}
 80028f6:	46bb      	mov	fp, r7
 80028f8:	46b2      	mov	sl, r6
 80028fa:	46a9      	mov	r9, r5
 80028fc:	46a0      	mov	r8, r4
 80028fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002900:	2c00      	cmp	r4, #0
 8002902:	d0dc      	beq.n	80028be <__gedf2+0x4e>
 8002904:	e7e6      	b.n	80028d4 <__gedf2+0x64>
 8002906:	2800      	cmp	r0, #0
 8002908:	d0ef      	beq.n	80028ea <__gedf2+0x7a>
 800290a:	9b01      	ldr	r3, [sp, #4]
 800290c:	4563      	cmp	r3, ip
 800290e:	d1ec      	bne.n	80028ea <__gedf2+0x7a>
 8002910:	4582      	cmp	sl, r0
 8002912:	dcea      	bgt.n	80028ea <__gedf2+0x7a>
 8002914:	dbe1      	blt.n	80028da <__gedf2+0x6a>
 8002916:	428e      	cmp	r6, r1
 8002918:	d8e7      	bhi.n	80028ea <__gedf2+0x7a>
 800291a:	d1de      	bne.n	80028da <__gedf2+0x6a>
 800291c:	45c8      	cmp	r8, r9
 800291e:	d8e4      	bhi.n	80028ea <__gedf2+0x7a>
 8002920:	2000      	movs	r0, #0
 8002922:	45c8      	cmp	r8, r9
 8002924:	d2e5      	bcs.n	80028f2 <__gedf2+0x82>
 8002926:	e7d8      	b.n	80028da <__gedf2+0x6a>
 8002928:	2c00      	cmp	r4, #0
 800292a:	d0e2      	beq.n	80028f2 <__gedf2+0x82>
 800292c:	e7dd      	b.n	80028ea <__gedf2+0x7a>
 800292e:	4311      	orrs	r1, r2
 8002930:	d104      	bne.n	800293c <__gedf2+0xcc>
 8002932:	9b01      	ldr	r3, [sp, #4]
 8002934:	4563      	cmp	r3, ip
 8002936:	d1d8      	bne.n	80028ea <__gedf2+0x7a>
 8002938:	2000      	movs	r0, #0
 800293a:	e7da      	b.n	80028f2 <__gedf2+0x82>
 800293c:	2002      	movs	r0, #2
 800293e:	4240      	negs	r0, r0
 8002940:	e7d7      	b.n	80028f2 <__gedf2+0x82>
 8002942:	9b01      	ldr	r3, [sp, #4]
 8002944:	4563      	cmp	r3, ip
 8002946:	d0e6      	beq.n	8002916 <__gedf2+0xa6>
 8002948:	e7cf      	b.n	80028ea <__gedf2+0x7a>
 800294a:	46c0      	nop			@ (mov r8, r8)
 800294c:	000007ff 	.word	0x000007ff

08002950 <__ledf2>:
 8002950:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002952:	4657      	mov	r7, sl
 8002954:	464e      	mov	r6, r9
 8002956:	4645      	mov	r5, r8
 8002958:	46de      	mov	lr, fp
 800295a:	b5e0      	push	{r5, r6, r7, lr}
 800295c:	000d      	movs	r5, r1
 800295e:	030e      	lsls	r6, r1, #12
 8002960:	0049      	lsls	r1, r1, #1
 8002962:	0d49      	lsrs	r1, r1, #21
 8002964:	468a      	mov	sl, r1
 8002966:	0fdf      	lsrs	r7, r3, #31
 8002968:	0fe9      	lsrs	r1, r5, #31
 800296a:	46bc      	mov	ip, r7
 800296c:	b083      	sub	sp, #12
 800296e:	4f2e      	ldr	r7, [pc, #184]	@ (8002a28 <__ledf2+0xd8>)
 8002970:	0004      	movs	r4, r0
 8002972:	4680      	mov	r8, r0
 8002974:	9101      	str	r1, [sp, #4]
 8002976:	0058      	lsls	r0, r3, #1
 8002978:	0319      	lsls	r1, r3, #12
 800297a:	4691      	mov	r9, r2
 800297c:	0b36      	lsrs	r6, r6, #12
 800297e:	0b09      	lsrs	r1, r1, #12
 8002980:	0d40      	lsrs	r0, r0, #21
 8002982:	45ba      	cmp	sl, r7
 8002984:	d01e      	beq.n	80029c4 <__ledf2+0x74>
 8002986:	42b8      	cmp	r0, r7
 8002988:	d00d      	beq.n	80029a6 <__ledf2+0x56>
 800298a:	4657      	mov	r7, sl
 800298c:	2f00      	cmp	r7, #0
 800298e:	d127      	bne.n	80029e0 <__ledf2+0x90>
 8002990:	4334      	orrs	r4, r6
 8002992:	2800      	cmp	r0, #0
 8002994:	d133      	bne.n	80029fe <__ledf2+0xae>
 8002996:	430a      	orrs	r2, r1
 8002998:	d034      	beq.n	8002a04 <__ledf2+0xb4>
 800299a:	2c00      	cmp	r4, #0
 800299c:	d140      	bne.n	8002a20 <__ledf2+0xd0>
 800299e:	4663      	mov	r3, ip
 80029a0:	0058      	lsls	r0, r3, #1
 80029a2:	3801      	subs	r0, #1
 80029a4:	e015      	b.n	80029d2 <__ledf2+0x82>
 80029a6:	4311      	orrs	r1, r2
 80029a8:	d112      	bne.n	80029d0 <__ledf2+0x80>
 80029aa:	4653      	mov	r3, sl
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d101      	bne.n	80029b4 <__ledf2+0x64>
 80029b0:	4326      	orrs	r6, r4
 80029b2:	d0f4      	beq.n	800299e <__ledf2+0x4e>
 80029b4:	9b01      	ldr	r3, [sp, #4]
 80029b6:	4563      	cmp	r3, ip
 80029b8:	d01d      	beq.n	80029f6 <__ledf2+0xa6>
 80029ba:	2001      	movs	r0, #1
 80029bc:	9b01      	ldr	r3, [sp, #4]
 80029be:	425f      	negs	r7, r3
 80029c0:	4338      	orrs	r0, r7
 80029c2:	e006      	b.n	80029d2 <__ledf2+0x82>
 80029c4:	4326      	orrs	r6, r4
 80029c6:	d103      	bne.n	80029d0 <__ledf2+0x80>
 80029c8:	4550      	cmp	r0, sl
 80029ca:	d1f6      	bne.n	80029ba <__ledf2+0x6a>
 80029cc:	4311      	orrs	r1, r2
 80029ce:	d01c      	beq.n	8002a0a <__ledf2+0xba>
 80029d0:	2002      	movs	r0, #2
 80029d2:	b003      	add	sp, #12
 80029d4:	bcf0      	pop	{r4, r5, r6, r7}
 80029d6:	46bb      	mov	fp, r7
 80029d8:	46b2      	mov	sl, r6
 80029da:	46a9      	mov	r9, r5
 80029dc:	46a0      	mov	r8, r4
 80029de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029e0:	2800      	cmp	r0, #0
 80029e2:	d0ea      	beq.n	80029ba <__ledf2+0x6a>
 80029e4:	9b01      	ldr	r3, [sp, #4]
 80029e6:	4563      	cmp	r3, ip
 80029e8:	d1e7      	bne.n	80029ba <__ledf2+0x6a>
 80029ea:	4582      	cmp	sl, r0
 80029ec:	dce5      	bgt.n	80029ba <__ledf2+0x6a>
 80029ee:	db02      	blt.n	80029f6 <__ledf2+0xa6>
 80029f0:	428e      	cmp	r6, r1
 80029f2:	d8e2      	bhi.n	80029ba <__ledf2+0x6a>
 80029f4:	d00e      	beq.n	8002a14 <__ledf2+0xc4>
 80029f6:	9b01      	ldr	r3, [sp, #4]
 80029f8:	0058      	lsls	r0, r3, #1
 80029fa:	3801      	subs	r0, #1
 80029fc:	e7e9      	b.n	80029d2 <__ledf2+0x82>
 80029fe:	2c00      	cmp	r4, #0
 8002a00:	d0cd      	beq.n	800299e <__ledf2+0x4e>
 8002a02:	e7d7      	b.n	80029b4 <__ledf2+0x64>
 8002a04:	2c00      	cmp	r4, #0
 8002a06:	d0e4      	beq.n	80029d2 <__ledf2+0x82>
 8002a08:	e7d7      	b.n	80029ba <__ledf2+0x6a>
 8002a0a:	9b01      	ldr	r3, [sp, #4]
 8002a0c:	2000      	movs	r0, #0
 8002a0e:	4563      	cmp	r3, ip
 8002a10:	d0df      	beq.n	80029d2 <__ledf2+0x82>
 8002a12:	e7d2      	b.n	80029ba <__ledf2+0x6a>
 8002a14:	45c8      	cmp	r8, r9
 8002a16:	d8d0      	bhi.n	80029ba <__ledf2+0x6a>
 8002a18:	2000      	movs	r0, #0
 8002a1a:	45c8      	cmp	r8, r9
 8002a1c:	d2d9      	bcs.n	80029d2 <__ledf2+0x82>
 8002a1e:	e7ea      	b.n	80029f6 <__ledf2+0xa6>
 8002a20:	9b01      	ldr	r3, [sp, #4]
 8002a22:	4563      	cmp	r3, ip
 8002a24:	d0e4      	beq.n	80029f0 <__ledf2+0xa0>
 8002a26:	e7c8      	b.n	80029ba <__ledf2+0x6a>
 8002a28:	000007ff 	.word	0x000007ff

08002a2c <__aeabi_dmul>:
 8002a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a2e:	4657      	mov	r7, sl
 8002a30:	464e      	mov	r6, r9
 8002a32:	46de      	mov	lr, fp
 8002a34:	4645      	mov	r5, r8
 8002a36:	b5e0      	push	{r5, r6, r7, lr}
 8002a38:	001f      	movs	r7, r3
 8002a3a:	030b      	lsls	r3, r1, #12
 8002a3c:	0b1b      	lsrs	r3, r3, #12
 8002a3e:	0016      	movs	r6, r2
 8002a40:	469a      	mov	sl, r3
 8002a42:	0fca      	lsrs	r2, r1, #31
 8002a44:	004b      	lsls	r3, r1, #1
 8002a46:	0004      	movs	r4, r0
 8002a48:	4691      	mov	r9, r2
 8002a4a:	b085      	sub	sp, #20
 8002a4c:	0d5b      	lsrs	r3, r3, #21
 8002a4e:	d100      	bne.n	8002a52 <__aeabi_dmul+0x26>
 8002a50:	e1cf      	b.n	8002df2 <__aeabi_dmul+0x3c6>
 8002a52:	4acd      	ldr	r2, [pc, #820]	@ (8002d88 <__aeabi_dmul+0x35c>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d055      	beq.n	8002b04 <__aeabi_dmul+0xd8>
 8002a58:	4651      	mov	r1, sl
 8002a5a:	0f42      	lsrs	r2, r0, #29
 8002a5c:	00c9      	lsls	r1, r1, #3
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	2180      	movs	r1, #128	@ 0x80
 8002a62:	0409      	lsls	r1, r1, #16
 8002a64:	4311      	orrs	r1, r2
 8002a66:	00c2      	lsls	r2, r0, #3
 8002a68:	4690      	mov	r8, r2
 8002a6a:	4ac8      	ldr	r2, [pc, #800]	@ (8002d8c <__aeabi_dmul+0x360>)
 8002a6c:	468a      	mov	sl, r1
 8002a6e:	4693      	mov	fp, r2
 8002a70:	449b      	add	fp, r3
 8002a72:	2300      	movs	r3, #0
 8002a74:	2500      	movs	r5, #0
 8002a76:	9302      	str	r3, [sp, #8]
 8002a78:	033c      	lsls	r4, r7, #12
 8002a7a:	007b      	lsls	r3, r7, #1
 8002a7c:	0ffa      	lsrs	r2, r7, #31
 8002a7e:	9601      	str	r6, [sp, #4]
 8002a80:	0b24      	lsrs	r4, r4, #12
 8002a82:	0d5b      	lsrs	r3, r3, #21
 8002a84:	9200      	str	r2, [sp, #0]
 8002a86:	d100      	bne.n	8002a8a <__aeabi_dmul+0x5e>
 8002a88:	e188      	b.n	8002d9c <__aeabi_dmul+0x370>
 8002a8a:	4abf      	ldr	r2, [pc, #764]	@ (8002d88 <__aeabi_dmul+0x35c>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d100      	bne.n	8002a92 <__aeabi_dmul+0x66>
 8002a90:	e092      	b.n	8002bb8 <__aeabi_dmul+0x18c>
 8002a92:	4abe      	ldr	r2, [pc, #760]	@ (8002d8c <__aeabi_dmul+0x360>)
 8002a94:	4694      	mov	ip, r2
 8002a96:	4463      	add	r3, ip
 8002a98:	449b      	add	fp, r3
 8002a9a:	2d0a      	cmp	r5, #10
 8002a9c:	dc42      	bgt.n	8002b24 <__aeabi_dmul+0xf8>
 8002a9e:	00e4      	lsls	r4, r4, #3
 8002aa0:	0f73      	lsrs	r3, r6, #29
 8002aa2:	4323      	orrs	r3, r4
 8002aa4:	2480      	movs	r4, #128	@ 0x80
 8002aa6:	4649      	mov	r1, r9
 8002aa8:	0424      	lsls	r4, r4, #16
 8002aaa:	431c      	orrs	r4, r3
 8002aac:	00f3      	lsls	r3, r6, #3
 8002aae:	9301      	str	r3, [sp, #4]
 8002ab0:	9b00      	ldr	r3, [sp, #0]
 8002ab2:	2000      	movs	r0, #0
 8002ab4:	4059      	eors	r1, r3
 8002ab6:	b2cb      	uxtb	r3, r1
 8002ab8:	9303      	str	r3, [sp, #12]
 8002aba:	2d02      	cmp	r5, #2
 8002abc:	dc00      	bgt.n	8002ac0 <__aeabi_dmul+0x94>
 8002abe:	e094      	b.n	8002bea <__aeabi_dmul+0x1be>
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	40ab      	lsls	r3, r5
 8002ac4:	001d      	movs	r5, r3
 8002ac6:	23a6      	movs	r3, #166	@ 0xa6
 8002ac8:	002a      	movs	r2, r5
 8002aca:	00db      	lsls	r3, r3, #3
 8002acc:	401a      	ands	r2, r3
 8002ace:	421d      	tst	r5, r3
 8002ad0:	d000      	beq.n	8002ad4 <__aeabi_dmul+0xa8>
 8002ad2:	e229      	b.n	8002f28 <__aeabi_dmul+0x4fc>
 8002ad4:	2390      	movs	r3, #144	@ 0x90
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	421d      	tst	r5, r3
 8002ada:	d100      	bne.n	8002ade <__aeabi_dmul+0xb2>
 8002adc:	e24d      	b.n	8002f7a <__aeabi_dmul+0x54e>
 8002ade:	2300      	movs	r3, #0
 8002ae0:	2480      	movs	r4, #128	@ 0x80
 8002ae2:	4699      	mov	r9, r3
 8002ae4:	0324      	lsls	r4, r4, #12
 8002ae6:	4ba8      	ldr	r3, [pc, #672]	@ (8002d88 <__aeabi_dmul+0x35c>)
 8002ae8:	0010      	movs	r0, r2
 8002aea:	464a      	mov	r2, r9
 8002aec:	051b      	lsls	r3, r3, #20
 8002aee:	4323      	orrs	r3, r4
 8002af0:	07d2      	lsls	r2, r2, #31
 8002af2:	4313      	orrs	r3, r2
 8002af4:	0019      	movs	r1, r3
 8002af6:	b005      	add	sp, #20
 8002af8:	bcf0      	pop	{r4, r5, r6, r7}
 8002afa:	46bb      	mov	fp, r7
 8002afc:	46b2      	mov	sl, r6
 8002afe:	46a9      	mov	r9, r5
 8002b00:	46a0      	mov	r8, r4
 8002b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b04:	4652      	mov	r2, sl
 8002b06:	4302      	orrs	r2, r0
 8002b08:	4690      	mov	r8, r2
 8002b0a:	d000      	beq.n	8002b0e <__aeabi_dmul+0xe2>
 8002b0c:	e1ac      	b.n	8002e68 <__aeabi_dmul+0x43c>
 8002b0e:	469b      	mov	fp, r3
 8002b10:	2302      	movs	r3, #2
 8002b12:	4692      	mov	sl, r2
 8002b14:	2508      	movs	r5, #8
 8002b16:	9302      	str	r3, [sp, #8]
 8002b18:	e7ae      	b.n	8002a78 <__aeabi_dmul+0x4c>
 8002b1a:	9b00      	ldr	r3, [sp, #0]
 8002b1c:	46a2      	mov	sl, r4
 8002b1e:	4699      	mov	r9, r3
 8002b20:	9b01      	ldr	r3, [sp, #4]
 8002b22:	4698      	mov	r8, r3
 8002b24:	9b02      	ldr	r3, [sp, #8]
 8002b26:	2b02      	cmp	r3, #2
 8002b28:	d100      	bne.n	8002b2c <__aeabi_dmul+0x100>
 8002b2a:	e1ca      	b.n	8002ec2 <__aeabi_dmul+0x496>
 8002b2c:	2b03      	cmp	r3, #3
 8002b2e:	d100      	bne.n	8002b32 <__aeabi_dmul+0x106>
 8002b30:	e192      	b.n	8002e58 <__aeabi_dmul+0x42c>
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d110      	bne.n	8002b58 <__aeabi_dmul+0x12c>
 8002b36:	2300      	movs	r3, #0
 8002b38:	2400      	movs	r4, #0
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	e7d4      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002b3e:	2201      	movs	r2, #1
 8002b40:	087b      	lsrs	r3, r7, #1
 8002b42:	403a      	ands	r2, r7
 8002b44:	4313      	orrs	r3, r2
 8002b46:	4652      	mov	r2, sl
 8002b48:	07d2      	lsls	r2, r2, #31
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	4698      	mov	r8, r3
 8002b4e:	4653      	mov	r3, sl
 8002b50:	085b      	lsrs	r3, r3, #1
 8002b52:	469a      	mov	sl, r3
 8002b54:	9b03      	ldr	r3, [sp, #12]
 8002b56:	4699      	mov	r9, r3
 8002b58:	465b      	mov	r3, fp
 8002b5a:	1c58      	adds	r0, r3, #1
 8002b5c:	2380      	movs	r3, #128	@ 0x80
 8002b5e:	00db      	lsls	r3, r3, #3
 8002b60:	445b      	add	r3, fp
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	dc00      	bgt.n	8002b68 <__aeabi_dmul+0x13c>
 8002b66:	e1b1      	b.n	8002ecc <__aeabi_dmul+0x4a0>
 8002b68:	4642      	mov	r2, r8
 8002b6a:	0752      	lsls	r2, r2, #29
 8002b6c:	d00b      	beq.n	8002b86 <__aeabi_dmul+0x15a>
 8002b6e:	220f      	movs	r2, #15
 8002b70:	4641      	mov	r1, r8
 8002b72:	400a      	ands	r2, r1
 8002b74:	2a04      	cmp	r2, #4
 8002b76:	d006      	beq.n	8002b86 <__aeabi_dmul+0x15a>
 8002b78:	4642      	mov	r2, r8
 8002b7a:	1d11      	adds	r1, r2, #4
 8002b7c:	4541      	cmp	r1, r8
 8002b7e:	4192      	sbcs	r2, r2
 8002b80:	4688      	mov	r8, r1
 8002b82:	4252      	negs	r2, r2
 8002b84:	4492      	add	sl, r2
 8002b86:	4652      	mov	r2, sl
 8002b88:	01d2      	lsls	r2, r2, #7
 8002b8a:	d506      	bpl.n	8002b9a <__aeabi_dmul+0x16e>
 8002b8c:	4652      	mov	r2, sl
 8002b8e:	4b80      	ldr	r3, [pc, #512]	@ (8002d90 <__aeabi_dmul+0x364>)
 8002b90:	401a      	ands	r2, r3
 8002b92:	2380      	movs	r3, #128	@ 0x80
 8002b94:	4692      	mov	sl, r2
 8002b96:	00db      	lsls	r3, r3, #3
 8002b98:	18c3      	adds	r3, r0, r3
 8002b9a:	4a7e      	ldr	r2, [pc, #504]	@ (8002d94 <__aeabi_dmul+0x368>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	dd00      	ble.n	8002ba2 <__aeabi_dmul+0x176>
 8002ba0:	e18f      	b.n	8002ec2 <__aeabi_dmul+0x496>
 8002ba2:	4642      	mov	r2, r8
 8002ba4:	08d1      	lsrs	r1, r2, #3
 8002ba6:	4652      	mov	r2, sl
 8002ba8:	0752      	lsls	r2, r2, #29
 8002baa:	430a      	orrs	r2, r1
 8002bac:	4651      	mov	r1, sl
 8002bae:	055b      	lsls	r3, r3, #21
 8002bb0:	024c      	lsls	r4, r1, #9
 8002bb2:	0b24      	lsrs	r4, r4, #12
 8002bb4:	0d5b      	lsrs	r3, r3, #21
 8002bb6:	e797      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002bb8:	4b73      	ldr	r3, [pc, #460]	@ (8002d88 <__aeabi_dmul+0x35c>)
 8002bba:	4326      	orrs	r6, r4
 8002bbc:	469c      	mov	ip, r3
 8002bbe:	44e3      	add	fp, ip
 8002bc0:	2e00      	cmp	r6, #0
 8002bc2:	d100      	bne.n	8002bc6 <__aeabi_dmul+0x19a>
 8002bc4:	e16f      	b.n	8002ea6 <__aeabi_dmul+0x47a>
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	4649      	mov	r1, r9
 8002bca:	431d      	orrs	r5, r3
 8002bcc:	9b00      	ldr	r3, [sp, #0]
 8002bce:	4059      	eors	r1, r3
 8002bd0:	b2cb      	uxtb	r3, r1
 8002bd2:	9303      	str	r3, [sp, #12]
 8002bd4:	2d0a      	cmp	r5, #10
 8002bd6:	dd00      	ble.n	8002bda <__aeabi_dmul+0x1ae>
 8002bd8:	e133      	b.n	8002e42 <__aeabi_dmul+0x416>
 8002bda:	2301      	movs	r3, #1
 8002bdc:	40ab      	lsls	r3, r5
 8002bde:	001d      	movs	r5, r3
 8002be0:	2303      	movs	r3, #3
 8002be2:	9302      	str	r3, [sp, #8]
 8002be4:	2288      	movs	r2, #136	@ 0x88
 8002be6:	422a      	tst	r2, r5
 8002be8:	d197      	bne.n	8002b1a <__aeabi_dmul+0xee>
 8002bea:	4642      	mov	r2, r8
 8002bec:	4643      	mov	r3, r8
 8002bee:	0412      	lsls	r2, r2, #16
 8002bf0:	0c12      	lsrs	r2, r2, #16
 8002bf2:	0016      	movs	r6, r2
 8002bf4:	9801      	ldr	r0, [sp, #4]
 8002bf6:	0c1d      	lsrs	r5, r3, #16
 8002bf8:	0c03      	lsrs	r3, r0, #16
 8002bfa:	0400      	lsls	r0, r0, #16
 8002bfc:	0c00      	lsrs	r0, r0, #16
 8002bfe:	4346      	muls	r6, r0
 8002c00:	46b4      	mov	ip, r6
 8002c02:	001e      	movs	r6, r3
 8002c04:	436e      	muls	r6, r5
 8002c06:	9600      	str	r6, [sp, #0]
 8002c08:	0016      	movs	r6, r2
 8002c0a:	0007      	movs	r7, r0
 8002c0c:	435e      	muls	r6, r3
 8002c0e:	4661      	mov	r1, ip
 8002c10:	46b0      	mov	r8, r6
 8002c12:	436f      	muls	r7, r5
 8002c14:	0c0e      	lsrs	r6, r1, #16
 8002c16:	44b8      	add	r8, r7
 8002c18:	4446      	add	r6, r8
 8002c1a:	42b7      	cmp	r7, r6
 8002c1c:	d905      	bls.n	8002c2a <__aeabi_dmul+0x1fe>
 8002c1e:	2180      	movs	r1, #128	@ 0x80
 8002c20:	0249      	lsls	r1, r1, #9
 8002c22:	4688      	mov	r8, r1
 8002c24:	9f00      	ldr	r7, [sp, #0]
 8002c26:	4447      	add	r7, r8
 8002c28:	9700      	str	r7, [sp, #0]
 8002c2a:	4661      	mov	r1, ip
 8002c2c:	0409      	lsls	r1, r1, #16
 8002c2e:	0c09      	lsrs	r1, r1, #16
 8002c30:	0c37      	lsrs	r7, r6, #16
 8002c32:	0436      	lsls	r6, r6, #16
 8002c34:	468c      	mov	ip, r1
 8002c36:	0031      	movs	r1, r6
 8002c38:	4461      	add	r1, ip
 8002c3a:	9101      	str	r1, [sp, #4]
 8002c3c:	0011      	movs	r1, r2
 8002c3e:	0c26      	lsrs	r6, r4, #16
 8002c40:	0424      	lsls	r4, r4, #16
 8002c42:	0c24      	lsrs	r4, r4, #16
 8002c44:	4361      	muls	r1, r4
 8002c46:	468c      	mov	ip, r1
 8002c48:	0021      	movs	r1, r4
 8002c4a:	4369      	muls	r1, r5
 8002c4c:	4689      	mov	r9, r1
 8002c4e:	4661      	mov	r1, ip
 8002c50:	0c09      	lsrs	r1, r1, #16
 8002c52:	4688      	mov	r8, r1
 8002c54:	4372      	muls	r2, r6
 8002c56:	444a      	add	r2, r9
 8002c58:	4442      	add	r2, r8
 8002c5a:	4375      	muls	r5, r6
 8002c5c:	4591      	cmp	r9, r2
 8002c5e:	d903      	bls.n	8002c68 <__aeabi_dmul+0x23c>
 8002c60:	2180      	movs	r1, #128	@ 0x80
 8002c62:	0249      	lsls	r1, r1, #9
 8002c64:	4688      	mov	r8, r1
 8002c66:	4445      	add	r5, r8
 8002c68:	0c11      	lsrs	r1, r2, #16
 8002c6a:	4688      	mov	r8, r1
 8002c6c:	4661      	mov	r1, ip
 8002c6e:	0409      	lsls	r1, r1, #16
 8002c70:	0c09      	lsrs	r1, r1, #16
 8002c72:	468c      	mov	ip, r1
 8002c74:	0412      	lsls	r2, r2, #16
 8002c76:	4462      	add	r2, ip
 8002c78:	18b9      	adds	r1, r7, r2
 8002c7a:	9102      	str	r1, [sp, #8]
 8002c7c:	4651      	mov	r1, sl
 8002c7e:	0c09      	lsrs	r1, r1, #16
 8002c80:	468c      	mov	ip, r1
 8002c82:	4651      	mov	r1, sl
 8002c84:	040f      	lsls	r7, r1, #16
 8002c86:	0c3f      	lsrs	r7, r7, #16
 8002c88:	0039      	movs	r1, r7
 8002c8a:	4341      	muls	r1, r0
 8002c8c:	4445      	add	r5, r8
 8002c8e:	4688      	mov	r8, r1
 8002c90:	4661      	mov	r1, ip
 8002c92:	4341      	muls	r1, r0
 8002c94:	468a      	mov	sl, r1
 8002c96:	4641      	mov	r1, r8
 8002c98:	4660      	mov	r0, ip
 8002c9a:	0c09      	lsrs	r1, r1, #16
 8002c9c:	4689      	mov	r9, r1
 8002c9e:	4358      	muls	r0, r3
 8002ca0:	437b      	muls	r3, r7
 8002ca2:	4453      	add	r3, sl
 8002ca4:	444b      	add	r3, r9
 8002ca6:	459a      	cmp	sl, r3
 8002ca8:	d903      	bls.n	8002cb2 <__aeabi_dmul+0x286>
 8002caa:	2180      	movs	r1, #128	@ 0x80
 8002cac:	0249      	lsls	r1, r1, #9
 8002cae:	4689      	mov	r9, r1
 8002cb0:	4448      	add	r0, r9
 8002cb2:	0c19      	lsrs	r1, r3, #16
 8002cb4:	4689      	mov	r9, r1
 8002cb6:	4641      	mov	r1, r8
 8002cb8:	0409      	lsls	r1, r1, #16
 8002cba:	0c09      	lsrs	r1, r1, #16
 8002cbc:	4688      	mov	r8, r1
 8002cbe:	0039      	movs	r1, r7
 8002cc0:	4361      	muls	r1, r4
 8002cc2:	041b      	lsls	r3, r3, #16
 8002cc4:	4443      	add	r3, r8
 8002cc6:	4688      	mov	r8, r1
 8002cc8:	4661      	mov	r1, ip
 8002cca:	434c      	muls	r4, r1
 8002ccc:	4371      	muls	r1, r6
 8002cce:	468c      	mov	ip, r1
 8002cd0:	4641      	mov	r1, r8
 8002cd2:	4377      	muls	r7, r6
 8002cd4:	0c0e      	lsrs	r6, r1, #16
 8002cd6:	193f      	adds	r7, r7, r4
 8002cd8:	19f6      	adds	r6, r6, r7
 8002cda:	4448      	add	r0, r9
 8002cdc:	42b4      	cmp	r4, r6
 8002cde:	d903      	bls.n	8002ce8 <__aeabi_dmul+0x2bc>
 8002ce0:	2180      	movs	r1, #128	@ 0x80
 8002ce2:	0249      	lsls	r1, r1, #9
 8002ce4:	4689      	mov	r9, r1
 8002ce6:	44cc      	add	ip, r9
 8002ce8:	9902      	ldr	r1, [sp, #8]
 8002cea:	9f00      	ldr	r7, [sp, #0]
 8002cec:	4689      	mov	r9, r1
 8002cee:	0431      	lsls	r1, r6, #16
 8002cf0:	444f      	add	r7, r9
 8002cf2:	4689      	mov	r9, r1
 8002cf4:	4641      	mov	r1, r8
 8002cf6:	4297      	cmp	r7, r2
 8002cf8:	4192      	sbcs	r2, r2
 8002cfa:	040c      	lsls	r4, r1, #16
 8002cfc:	0c24      	lsrs	r4, r4, #16
 8002cfe:	444c      	add	r4, r9
 8002d00:	18ff      	adds	r7, r7, r3
 8002d02:	4252      	negs	r2, r2
 8002d04:	1964      	adds	r4, r4, r5
 8002d06:	18a1      	adds	r1, r4, r2
 8002d08:	429f      	cmp	r7, r3
 8002d0a:	419b      	sbcs	r3, r3
 8002d0c:	4688      	mov	r8, r1
 8002d0e:	4682      	mov	sl, r0
 8002d10:	425b      	negs	r3, r3
 8002d12:	4699      	mov	r9, r3
 8002d14:	4590      	cmp	r8, r2
 8002d16:	4192      	sbcs	r2, r2
 8002d18:	42ac      	cmp	r4, r5
 8002d1a:	41a4      	sbcs	r4, r4
 8002d1c:	44c2      	add	sl, r8
 8002d1e:	44d1      	add	r9, sl
 8002d20:	4252      	negs	r2, r2
 8002d22:	4264      	negs	r4, r4
 8002d24:	4314      	orrs	r4, r2
 8002d26:	4599      	cmp	r9, r3
 8002d28:	419b      	sbcs	r3, r3
 8002d2a:	4582      	cmp	sl, r0
 8002d2c:	4192      	sbcs	r2, r2
 8002d2e:	425b      	negs	r3, r3
 8002d30:	4252      	negs	r2, r2
 8002d32:	4313      	orrs	r3, r2
 8002d34:	464a      	mov	r2, r9
 8002d36:	0c36      	lsrs	r6, r6, #16
 8002d38:	19a4      	adds	r4, r4, r6
 8002d3a:	18e3      	adds	r3, r4, r3
 8002d3c:	4463      	add	r3, ip
 8002d3e:	025b      	lsls	r3, r3, #9
 8002d40:	0dd2      	lsrs	r2, r2, #23
 8002d42:	431a      	orrs	r2, r3
 8002d44:	9901      	ldr	r1, [sp, #4]
 8002d46:	4692      	mov	sl, r2
 8002d48:	027a      	lsls	r2, r7, #9
 8002d4a:	430a      	orrs	r2, r1
 8002d4c:	1e50      	subs	r0, r2, #1
 8002d4e:	4182      	sbcs	r2, r0
 8002d50:	0dff      	lsrs	r7, r7, #23
 8002d52:	4317      	orrs	r7, r2
 8002d54:	464a      	mov	r2, r9
 8002d56:	0252      	lsls	r2, r2, #9
 8002d58:	4317      	orrs	r7, r2
 8002d5a:	46b8      	mov	r8, r7
 8002d5c:	01db      	lsls	r3, r3, #7
 8002d5e:	d500      	bpl.n	8002d62 <__aeabi_dmul+0x336>
 8002d60:	e6ed      	b.n	8002b3e <__aeabi_dmul+0x112>
 8002d62:	4b0d      	ldr	r3, [pc, #52]	@ (8002d98 <__aeabi_dmul+0x36c>)
 8002d64:	9a03      	ldr	r2, [sp, #12]
 8002d66:	445b      	add	r3, fp
 8002d68:	4691      	mov	r9, r2
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	dc00      	bgt.n	8002d70 <__aeabi_dmul+0x344>
 8002d6e:	e0ac      	b.n	8002eca <__aeabi_dmul+0x49e>
 8002d70:	003a      	movs	r2, r7
 8002d72:	0752      	lsls	r2, r2, #29
 8002d74:	d100      	bne.n	8002d78 <__aeabi_dmul+0x34c>
 8002d76:	e710      	b.n	8002b9a <__aeabi_dmul+0x16e>
 8002d78:	220f      	movs	r2, #15
 8002d7a:	4658      	mov	r0, fp
 8002d7c:	403a      	ands	r2, r7
 8002d7e:	2a04      	cmp	r2, #4
 8002d80:	d000      	beq.n	8002d84 <__aeabi_dmul+0x358>
 8002d82:	e6f9      	b.n	8002b78 <__aeabi_dmul+0x14c>
 8002d84:	e709      	b.n	8002b9a <__aeabi_dmul+0x16e>
 8002d86:	46c0      	nop			@ (mov r8, r8)
 8002d88:	000007ff 	.word	0x000007ff
 8002d8c:	fffffc01 	.word	0xfffffc01
 8002d90:	feffffff 	.word	0xfeffffff
 8002d94:	000007fe 	.word	0x000007fe
 8002d98:	000003ff 	.word	0x000003ff
 8002d9c:	0022      	movs	r2, r4
 8002d9e:	4332      	orrs	r2, r6
 8002da0:	d06f      	beq.n	8002e82 <__aeabi_dmul+0x456>
 8002da2:	2c00      	cmp	r4, #0
 8002da4:	d100      	bne.n	8002da8 <__aeabi_dmul+0x37c>
 8002da6:	e0c2      	b.n	8002f2e <__aeabi_dmul+0x502>
 8002da8:	0020      	movs	r0, r4
 8002daa:	f7fd fbc1 	bl	8000530 <__clzsi2>
 8002dae:	0002      	movs	r2, r0
 8002db0:	0003      	movs	r3, r0
 8002db2:	3a0b      	subs	r2, #11
 8002db4:	201d      	movs	r0, #29
 8002db6:	1a82      	subs	r2, r0, r2
 8002db8:	0030      	movs	r0, r6
 8002dba:	0019      	movs	r1, r3
 8002dbc:	40d0      	lsrs	r0, r2
 8002dbe:	3908      	subs	r1, #8
 8002dc0:	408c      	lsls	r4, r1
 8002dc2:	0002      	movs	r2, r0
 8002dc4:	4322      	orrs	r2, r4
 8002dc6:	0034      	movs	r4, r6
 8002dc8:	408c      	lsls	r4, r1
 8002dca:	4659      	mov	r1, fp
 8002dcc:	1acb      	subs	r3, r1, r3
 8002dce:	4986      	ldr	r1, [pc, #536]	@ (8002fe8 <__aeabi_dmul+0x5bc>)
 8002dd0:	468b      	mov	fp, r1
 8002dd2:	449b      	add	fp, r3
 8002dd4:	2d0a      	cmp	r5, #10
 8002dd6:	dd00      	ble.n	8002dda <__aeabi_dmul+0x3ae>
 8002dd8:	e6a4      	b.n	8002b24 <__aeabi_dmul+0xf8>
 8002dda:	4649      	mov	r1, r9
 8002ddc:	9b00      	ldr	r3, [sp, #0]
 8002dde:	9401      	str	r4, [sp, #4]
 8002de0:	4059      	eors	r1, r3
 8002de2:	b2cb      	uxtb	r3, r1
 8002de4:	0014      	movs	r4, r2
 8002de6:	2000      	movs	r0, #0
 8002de8:	9303      	str	r3, [sp, #12]
 8002dea:	2d02      	cmp	r5, #2
 8002dec:	dd00      	ble.n	8002df0 <__aeabi_dmul+0x3c4>
 8002dee:	e667      	b.n	8002ac0 <__aeabi_dmul+0x94>
 8002df0:	e6fb      	b.n	8002bea <__aeabi_dmul+0x1be>
 8002df2:	4653      	mov	r3, sl
 8002df4:	4303      	orrs	r3, r0
 8002df6:	4698      	mov	r8, r3
 8002df8:	d03c      	beq.n	8002e74 <__aeabi_dmul+0x448>
 8002dfa:	4653      	mov	r3, sl
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d100      	bne.n	8002e02 <__aeabi_dmul+0x3d6>
 8002e00:	e0a3      	b.n	8002f4a <__aeabi_dmul+0x51e>
 8002e02:	4650      	mov	r0, sl
 8002e04:	f7fd fb94 	bl	8000530 <__clzsi2>
 8002e08:	230b      	movs	r3, #11
 8002e0a:	425b      	negs	r3, r3
 8002e0c:	469c      	mov	ip, r3
 8002e0e:	0002      	movs	r2, r0
 8002e10:	4484      	add	ip, r0
 8002e12:	0011      	movs	r1, r2
 8002e14:	4650      	mov	r0, sl
 8002e16:	3908      	subs	r1, #8
 8002e18:	4088      	lsls	r0, r1
 8002e1a:	231d      	movs	r3, #29
 8002e1c:	4680      	mov	r8, r0
 8002e1e:	4660      	mov	r0, ip
 8002e20:	1a1b      	subs	r3, r3, r0
 8002e22:	0020      	movs	r0, r4
 8002e24:	40d8      	lsrs	r0, r3
 8002e26:	0003      	movs	r3, r0
 8002e28:	4640      	mov	r0, r8
 8002e2a:	4303      	orrs	r3, r0
 8002e2c:	469a      	mov	sl, r3
 8002e2e:	0023      	movs	r3, r4
 8002e30:	408b      	lsls	r3, r1
 8002e32:	4698      	mov	r8, r3
 8002e34:	4b6c      	ldr	r3, [pc, #432]	@ (8002fe8 <__aeabi_dmul+0x5bc>)
 8002e36:	2500      	movs	r5, #0
 8002e38:	1a9b      	subs	r3, r3, r2
 8002e3a:	469b      	mov	fp, r3
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	9302      	str	r3, [sp, #8]
 8002e40:	e61a      	b.n	8002a78 <__aeabi_dmul+0x4c>
 8002e42:	2d0f      	cmp	r5, #15
 8002e44:	d000      	beq.n	8002e48 <__aeabi_dmul+0x41c>
 8002e46:	e0c9      	b.n	8002fdc <__aeabi_dmul+0x5b0>
 8002e48:	2380      	movs	r3, #128	@ 0x80
 8002e4a:	4652      	mov	r2, sl
 8002e4c:	031b      	lsls	r3, r3, #12
 8002e4e:	421a      	tst	r2, r3
 8002e50:	d002      	beq.n	8002e58 <__aeabi_dmul+0x42c>
 8002e52:	421c      	tst	r4, r3
 8002e54:	d100      	bne.n	8002e58 <__aeabi_dmul+0x42c>
 8002e56:	e092      	b.n	8002f7e <__aeabi_dmul+0x552>
 8002e58:	2480      	movs	r4, #128	@ 0x80
 8002e5a:	4653      	mov	r3, sl
 8002e5c:	0324      	lsls	r4, r4, #12
 8002e5e:	431c      	orrs	r4, r3
 8002e60:	0324      	lsls	r4, r4, #12
 8002e62:	4642      	mov	r2, r8
 8002e64:	0b24      	lsrs	r4, r4, #12
 8002e66:	e63e      	b.n	8002ae6 <__aeabi_dmul+0xba>
 8002e68:	469b      	mov	fp, r3
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	4680      	mov	r8, r0
 8002e6e:	250c      	movs	r5, #12
 8002e70:	9302      	str	r3, [sp, #8]
 8002e72:	e601      	b.n	8002a78 <__aeabi_dmul+0x4c>
 8002e74:	2300      	movs	r3, #0
 8002e76:	469a      	mov	sl, r3
 8002e78:	469b      	mov	fp, r3
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	2504      	movs	r5, #4
 8002e7e:	9302      	str	r3, [sp, #8]
 8002e80:	e5fa      	b.n	8002a78 <__aeabi_dmul+0x4c>
 8002e82:	2101      	movs	r1, #1
 8002e84:	430d      	orrs	r5, r1
 8002e86:	2d0a      	cmp	r5, #10
 8002e88:	dd00      	ble.n	8002e8c <__aeabi_dmul+0x460>
 8002e8a:	e64b      	b.n	8002b24 <__aeabi_dmul+0xf8>
 8002e8c:	4649      	mov	r1, r9
 8002e8e:	9800      	ldr	r0, [sp, #0]
 8002e90:	4041      	eors	r1, r0
 8002e92:	b2c9      	uxtb	r1, r1
 8002e94:	9103      	str	r1, [sp, #12]
 8002e96:	2d02      	cmp	r5, #2
 8002e98:	dc00      	bgt.n	8002e9c <__aeabi_dmul+0x470>
 8002e9a:	e096      	b.n	8002fca <__aeabi_dmul+0x59e>
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	2400      	movs	r4, #0
 8002ea0:	2001      	movs	r0, #1
 8002ea2:	9301      	str	r3, [sp, #4]
 8002ea4:	e60c      	b.n	8002ac0 <__aeabi_dmul+0x94>
 8002ea6:	4649      	mov	r1, r9
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	9a00      	ldr	r2, [sp, #0]
 8002eac:	432b      	orrs	r3, r5
 8002eae:	4051      	eors	r1, r2
 8002eb0:	b2ca      	uxtb	r2, r1
 8002eb2:	9203      	str	r2, [sp, #12]
 8002eb4:	2b0a      	cmp	r3, #10
 8002eb6:	dd00      	ble.n	8002eba <__aeabi_dmul+0x48e>
 8002eb8:	e634      	b.n	8002b24 <__aeabi_dmul+0xf8>
 8002eba:	2d00      	cmp	r5, #0
 8002ebc:	d157      	bne.n	8002f6e <__aeabi_dmul+0x542>
 8002ebe:	9b03      	ldr	r3, [sp, #12]
 8002ec0:	4699      	mov	r9, r3
 8002ec2:	2400      	movs	r4, #0
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	4b49      	ldr	r3, [pc, #292]	@ (8002fec <__aeabi_dmul+0x5c0>)
 8002ec8:	e60e      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002eca:	4658      	mov	r0, fp
 8002ecc:	2101      	movs	r1, #1
 8002ece:	1ac9      	subs	r1, r1, r3
 8002ed0:	2938      	cmp	r1, #56	@ 0x38
 8002ed2:	dd00      	ble.n	8002ed6 <__aeabi_dmul+0x4aa>
 8002ed4:	e62f      	b.n	8002b36 <__aeabi_dmul+0x10a>
 8002ed6:	291f      	cmp	r1, #31
 8002ed8:	dd56      	ble.n	8002f88 <__aeabi_dmul+0x55c>
 8002eda:	221f      	movs	r2, #31
 8002edc:	4654      	mov	r4, sl
 8002ede:	4252      	negs	r2, r2
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	40dc      	lsrs	r4, r3
 8002ee4:	2920      	cmp	r1, #32
 8002ee6:	d007      	beq.n	8002ef8 <__aeabi_dmul+0x4cc>
 8002ee8:	4b41      	ldr	r3, [pc, #260]	@ (8002ff0 <__aeabi_dmul+0x5c4>)
 8002eea:	4642      	mov	r2, r8
 8002eec:	469c      	mov	ip, r3
 8002eee:	4653      	mov	r3, sl
 8002ef0:	4460      	add	r0, ip
 8002ef2:	4083      	lsls	r3, r0
 8002ef4:	431a      	orrs	r2, r3
 8002ef6:	4690      	mov	r8, r2
 8002ef8:	4642      	mov	r2, r8
 8002efa:	2107      	movs	r1, #7
 8002efc:	1e53      	subs	r3, r2, #1
 8002efe:	419a      	sbcs	r2, r3
 8002f00:	000b      	movs	r3, r1
 8002f02:	4322      	orrs	r2, r4
 8002f04:	4013      	ands	r3, r2
 8002f06:	2400      	movs	r4, #0
 8002f08:	4211      	tst	r1, r2
 8002f0a:	d009      	beq.n	8002f20 <__aeabi_dmul+0x4f4>
 8002f0c:	230f      	movs	r3, #15
 8002f0e:	4013      	ands	r3, r2
 8002f10:	2b04      	cmp	r3, #4
 8002f12:	d05d      	beq.n	8002fd0 <__aeabi_dmul+0x5a4>
 8002f14:	1d11      	adds	r1, r2, #4
 8002f16:	4291      	cmp	r1, r2
 8002f18:	419b      	sbcs	r3, r3
 8002f1a:	000a      	movs	r2, r1
 8002f1c:	425b      	negs	r3, r3
 8002f1e:	075b      	lsls	r3, r3, #29
 8002f20:	08d2      	lsrs	r2, r2, #3
 8002f22:	431a      	orrs	r2, r3
 8002f24:	2300      	movs	r3, #0
 8002f26:	e5df      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002f28:	9b03      	ldr	r3, [sp, #12]
 8002f2a:	4699      	mov	r9, r3
 8002f2c:	e5fa      	b.n	8002b24 <__aeabi_dmul+0xf8>
 8002f2e:	9801      	ldr	r0, [sp, #4]
 8002f30:	f7fd fafe 	bl	8000530 <__clzsi2>
 8002f34:	0002      	movs	r2, r0
 8002f36:	0003      	movs	r3, r0
 8002f38:	3215      	adds	r2, #21
 8002f3a:	3320      	adds	r3, #32
 8002f3c:	2a1c      	cmp	r2, #28
 8002f3e:	dc00      	bgt.n	8002f42 <__aeabi_dmul+0x516>
 8002f40:	e738      	b.n	8002db4 <__aeabi_dmul+0x388>
 8002f42:	9a01      	ldr	r2, [sp, #4]
 8002f44:	3808      	subs	r0, #8
 8002f46:	4082      	lsls	r2, r0
 8002f48:	e73f      	b.n	8002dca <__aeabi_dmul+0x39e>
 8002f4a:	f7fd faf1 	bl	8000530 <__clzsi2>
 8002f4e:	2315      	movs	r3, #21
 8002f50:	469c      	mov	ip, r3
 8002f52:	4484      	add	ip, r0
 8002f54:	0002      	movs	r2, r0
 8002f56:	4663      	mov	r3, ip
 8002f58:	3220      	adds	r2, #32
 8002f5a:	2b1c      	cmp	r3, #28
 8002f5c:	dc00      	bgt.n	8002f60 <__aeabi_dmul+0x534>
 8002f5e:	e758      	b.n	8002e12 <__aeabi_dmul+0x3e6>
 8002f60:	2300      	movs	r3, #0
 8002f62:	4698      	mov	r8, r3
 8002f64:	0023      	movs	r3, r4
 8002f66:	3808      	subs	r0, #8
 8002f68:	4083      	lsls	r3, r0
 8002f6a:	469a      	mov	sl, r3
 8002f6c:	e762      	b.n	8002e34 <__aeabi_dmul+0x408>
 8002f6e:	001d      	movs	r5, r3
 8002f70:	2300      	movs	r3, #0
 8002f72:	2400      	movs	r4, #0
 8002f74:	2002      	movs	r0, #2
 8002f76:	9301      	str	r3, [sp, #4]
 8002f78:	e5a2      	b.n	8002ac0 <__aeabi_dmul+0x94>
 8002f7a:	9002      	str	r0, [sp, #8]
 8002f7c:	e632      	b.n	8002be4 <__aeabi_dmul+0x1b8>
 8002f7e:	431c      	orrs	r4, r3
 8002f80:	9b00      	ldr	r3, [sp, #0]
 8002f82:	9a01      	ldr	r2, [sp, #4]
 8002f84:	4699      	mov	r9, r3
 8002f86:	e5ae      	b.n	8002ae6 <__aeabi_dmul+0xba>
 8002f88:	4b1a      	ldr	r3, [pc, #104]	@ (8002ff4 <__aeabi_dmul+0x5c8>)
 8002f8a:	4652      	mov	r2, sl
 8002f8c:	18c3      	adds	r3, r0, r3
 8002f8e:	4640      	mov	r0, r8
 8002f90:	409a      	lsls	r2, r3
 8002f92:	40c8      	lsrs	r0, r1
 8002f94:	4302      	orrs	r2, r0
 8002f96:	4640      	mov	r0, r8
 8002f98:	4098      	lsls	r0, r3
 8002f9a:	0003      	movs	r3, r0
 8002f9c:	1e58      	subs	r0, r3, #1
 8002f9e:	4183      	sbcs	r3, r0
 8002fa0:	4654      	mov	r4, sl
 8002fa2:	431a      	orrs	r2, r3
 8002fa4:	40cc      	lsrs	r4, r1
 8002fa6:	0753      	lsls	r3, r2, #29
 8002fa8:	d009      	beq.n	8002fbe <__aeabi_dmul+0x592>
 8002faa:	230f      	movs	r3, #15
 8002fac:	4013      	ands	r3, r2
 8002fae:	2b04      	cmp	r3, #4
 8002fb0:	d005      	beq.n	8002fbe <__aeabi_dmul+0x592>
 8002fb2:	1d13      	adds	r3, r2, #4
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	4192      	sbcs	r2, r2
 8002fb8:	4252      	negs	r2, r2
 8002fba:	18a4      	adds	r4, r4, r2
 8002fbc:	001a      	movs	r2, r3
 8002fbe:	0223      	lsls	r3, r4, #8
 8002fc0:	d508      	bpl.n	8002fd4 <__aeabi_dmul+0x5a8>
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	2400      	movs	r4, #0
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	e58e      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002fca:	4689      	mov	r9, r1
 8002fcc:	2400      	movs	r4, #0
 8002fce:	e58b      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	e7a5      	b.n	8002f20 <__aeabi_dmul+0x4f4>
 8002fd4:	0763      	lsls	r3, r4, #29
 8002fd6:	0264      	lsls	r4, r4, #9
 8002fd8:	0b24      	lsrs	r4, r4, #12
 8002fda:	e7a1      	b.n	8002f20 <__aeabi_dmul+0x4f4>
 8002fdc:	9b00      	ldr	r3, [sp, #0]
 8002fde:	46a2      	mov	sl, r4
 8002fe0:	4699      	mov	r9, r3
 8002fe2:	9b01      	ldr	r3, [sp, #4]
 8002fe4:	4698      	mov	r8, r3
 8002fe6:	e737      	b.n	8002e58 <__aeabi_dmul+0x42c>
 8002fe8:	fffffc0d 	.word	0xfffffc0d
 8002fec:	000007ff 	.word	0x000007ff
 8002ff0:	0000043e 	.word	0x0000043e
 8002ff4:	0000041e 	.word	0x0000041e

08002ff8 <__aeabi_dsub>:
 8002ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ffa:	4657      	mov	r7, sl
 8002ffc:	464e      	mov	r6, r9
 8002ffe:	4645      	mov	r5, r8
 8003000:	46de      	mov	lr, fp
 8003002:	b5e0      	push	{r5, r6, r7, lr}
 8003004:	b083      	sub	sp, #12
 8003006:	9000      	str	r0, [sp, #0]
 8003008:	9101      	str	r1, [sp, #4]
 800300a:	030c      	lsls	r4, r1, #12
 800300c:	004d      	lsls	r5, r1, #1
 800300e:	0fce      	lsrs	r6, r1, #31
 8003010:	0a61      	lsrs	r1, r4, #9
 8003012:	9c00      	ldr	r4, [sp, #0]
 8003014:	005f      	lsls	r7, r3, #1
 8003016:	0f64      	lsrs	r4, r4, #29
 8003018:	430c      	orrs	r4, r1
 800301a:	9900      	ldr	r1, [sp, #0]
 800301c:	9200      	str	r2, [sp, #0]
 800301e:	9301      	str	r3, [sp, #4]
 8003020:	00c8      	lsls	r0, r1, #3
 8003022:	0319      	lsls	r1, r3, #12
 8003024:	0d7b      	lsrs	r3, r7, #21
 8003026:	4699      	mov	r9, r3
 8003028:	9b01      	ldr	r3, [sp, #4]
 800302a:	4fcc      	ldr	r7, [pc, #816]	@ (800335c <__aeabi_dsub+0x364>)
 800302c:	0fdb      	lsrs	r3, r3, #31
 800302e:	469c      	mov	ip, r3
 8003030:	0a4b      	lsrs	r3, r1, #9
 8003032:	9900      	ldr	r1, [sp, #0]
 8003034:	4680      	mov	r8, r0
 8003036:	0f49      	lsrs	r1, r1, #29
 8003038:	4319      	orrs	r1, r3
 800303a:	9b00      	ldr	r3, [sp, #0]
 800303c:	468b      	mov	fp, r1
 800303e:	00da      	lsls	r2, r3, #3
 8003040:	4692      	mov	sl, r2
 8003042:	0d6d      	lsrs	r5, r5, #21
 8003044:	45b9      	cmp	r9, r7
 8003046:	d100      	bne.n	800304a <__aeabi_dsub+0x52>
 8003048:	e0bf      	b.n	80031ca <__aeabi_dsub+0x1d2>
 800304a:	2301      	movs	r3, #1
 800304c:	4661      	mov	r1, ip
 800304e:	4059      	eors	r1, r3
 8003050:	464b      	mov	r3, r9
 8003052:	468c      	mov	ip, r1
 8003054:	1aeb      	subs	r3, r5, r3
 8003056:	428e      	cmp	r6, r1
 8003058:	d075      	beq.n	8003146 <__aeabi_dsub+0x14e>
 800305a:	2b00      	cmp	r3, #0
 800305c:	dc00      	bgt.n	8003060 <__aeabi_dsub+0x68>
 800305e:	e2a3      	b.n	80035a8 <__aeabi_dsub+0x5b0>
 8003060:	4649      	mov	r1, r9
 8003062:	2900      	cmp	r1, #0
 8003064:	d100      	bne.n	8003068 <__aeabi_dsub+0x70>
 8003066:	e0ce      	b.n	8003206 <__aeabi_dsub+0x20e>
 8003068:	42bd      	cmp	r5, r7
 800306a:	d100      	bne.n	800306e <__aeabi_dsub+0x76>
 800306c:	e200      	b.n	8003470 <__aeabi_dsub+0x478>
 800306e:	2701      	movs	r7, #1
 8003070:	2b38      	cmp	r3, #56	@ 0x38
 8003072:	dc19      	bgt.n	80030a8 <__aeabi_dsub+0xb0>
 8003074:	2780      	movs	r7, #128	@ 0x80
 8003076:	4659      	mov	r1, fp
 8003078:	043f      	lsls	r7, r7, #16
 800307a:	4339      	orrs	r1, r7
 800307c:	468b      	mov	fp, r1
 800307e:	2b1f      	cmp	r3, #31
 8003080:	dd00      	ble.n	8003084 <__aeabi_dsub+0x8c>
 8003082:	e1fa      	b.n	800347a <__aeabi_dsub+0x482>
 8003084:	2720      	movs	r7, #32
 8003086:	1af9      	subs	r1, r7, r3
 8003088:	468c      	mov	ip, r1
 800308a:	4659      	mov	r1, fp
 800308c:	4667      	mov	r7, ip
 800308e:	40b9      	lsls	r1, r7
 8003090:	000f      	movs	r7, r1
 8003092:	0011      	movs	r1, r2
 8003094:	40d9      	lsrs	r1, r3
 8003096:	430f      	orrs	r7, r1
 8003098:	4661      	mov	r1, ip
 800309a:	408a      	lsls	r2, r1
 800309c:	1e51      	subs	r1, r2, #1
 800309e:	418a      	sbcs	r2, r1
 80030a0:	4659      	mov	r1, fp
 80030a2:	40d9      	lsrs	r1, r3
 80030a4:	4317      	orrs	r7, r2
 80030a6:	1a64      	subs	r4, r4, r1
 80030a8:	1bc7      	subs	r7, r0, r7
 80030aa:	42b8      	cmp	r0, r7
 80030ac:	4180      	sbcs	r0, r0
 80030ae:	4240      	negs	r0, r0
 80030b0:	1a24      	subs	r4, r4, r0
 80030b2:	0223      	lsls	r3, r4, #8
 80030b4:	d400      	bmi.n	80030b8 <__aeabi_dsub+0xc0>
 80030b6:	e140      	b.n	800333a <__aeabi_dsub+0x342>
 80030b8:	0264      	lsls	r4, r4, #9
 80030ba:	0a64      	lsrs	r4, r4, #9
 80030bc:	2c00      	cmp	r4, #0
 80030be:	d100      	bne.n	80030c2 <__aeabi_dsub+0xca>
 80030c0:	e154      	b.n	800336c <__aeabi_dsub+0x374>
 80030c2:	0020      	movs	r0, r4
 80030c4:	f7fd fa34 	bl	8000530 <__clzsi2>
 80030c8:	0003      	movs	r3, r0
 80030ca:	3b08      	subs	r3, #8
 80030cc:	2120      	movs	r1, #32
 80030ce:	0038      	movs	r0, r7
 80030d0:	1aca      	subs	r2, r1, r3
 80030d2:	40d0      	lsrs	r0, r2
 80030d4:	409c      	lsls	r4, r3
 80030d6:	0002      	movs	r2, r0
 80030d8:	409f      	lsls	r7, r3
 80030da:	4322      	orrs	r2, r4
 80030dc:	429d      	cmp	r5, r3
 80030de:	dd00      	ble.n	80030e2 <__aeabi_dsub+0xea>
 80030e0:	e1a6      	b.n	8003430 <__aeabi_dsub+0x438>
 80030e2:	1b58      	subs	r0, r3, r5
 80030e4:	3001      	adds	r0, #1
 80030e6:	1a09      	subs	r1, r1, r0
 80030e8:	003c      	movs	r4, r7
 80030ea:	408f      	lsls	r7, r1
 80030ec:	40c4      	lsrs	r4, r0
 80030ee:	1e7b      	subs	r3, r7, #1
 80030f0:	419f      	sbcs	r7, r3
 80030f2:	0013      	movs	r3, r2
 80030f4:	408b      	lsls	r3, r1
 80030f6:	4327      	orrs	r7, r4
 80030f8:	431f      	orrs	r7, r3
 80030fa:	40c2      	lsrs	r2, r0
 80030fc:	003b      	movs	r3, r7
 80030fe:	0014      	movs	r4, r2
 8003100:	2500      	movs	r5, #0
 8003102:	4313      	orrs	r3, r2
 8003104:	d100      	bne.n	8003108 <__aeabi_dsub+0x110>
 8003106:	e1f7      	b.n	80034f8 <__aeabi_dsub+0x500>
 8003108:	077b      	lsls	r3, r7, #29
 800310a:	d100      	bne.n	800310e <__aeabi_dsub+0x116>
 800310c:	e377      	b.n	80037fe <__aeabi_dsub+0x806>
 800310e:	230f      	movs	r3, #15
 8003110:	0038      	movs	r0, r7
 8003112:	403b      	ands	r3, r7
 8003114:	2b04      	cmp	r3, #4
 8003116:	d004      	beq.n	8003122 <__aeabi_dsub+0x12a>
 8003118:	1d38      	adds	r0, r7, #4
 800311a:	42b8      	cmp	r0, r7
 800311c:	41bf      	sbcs	r7, r7
 800311e:	427f      	negs	r7, r7
 8003120:	19e4      	adds	r4, r4, r7
 8003122:	0223      	lsls	r3, r4, #8
 8003124:	d400      	bmi.n	8003128 <__aeabi_dsub+0x130>
 8003126:	e368      	b.n	80037fa <__aeabi_dsub+0x802>
 8003128:	4b8c      	ldr	r3, [pc, #560]	@ (800335c <__aeabi_dsub+0x364>)
 800312a:	3501      	adds	r5, #1
 800312c:	429d      	cmp	r5, r3
 800312e:	d100      	bne.n	8003132 <__aeabi_dsub+0x13a>
 8003130:	e0f4      	b.n	800331c <__aeabi_dsub+0x324>
 8003132:	4b8b      	ldr	r3, [pc, #556]	@ (8003360 <__aeabi_dsub+0x368>)
 8003134:	056d      	lsls	r5, r5, #21
 8003136:	401c      	ands	r4, r3
 8003138:	0d6d      	lsrs	r5, r5, #21
 800313a:	0767      	lsls	r7, r4, #29
 800313c:	08c0      	lsrs	r0, r0, #3
 800313e:	0264      	lsls	r4, r4, #9
 8003140:	4307      	orrs	r7, r0
 8003142:	0b24      	lsrs	r4, r4, #12
 8003144:	e0ec      	b.n	8003320 <__aeabi_dsub+0x328>
 8003146:	2b00      	cmp	r3, #0
 8003148:	dc00      	bgt.n	800314c <__aeabi_dsub+0x154>
 800314a:	e329      	b.n	80037a0 <__aeabi_dsub+0x7a8>
 800314c:	4649      	mov	r1, r9
 800314e:	2900      	cmp	r1, #0
 8003150:	d000      	beq.n	8003154 <__aeabi_dsub+0x15c>
 8003152:	e0d6      	b.n	8003302 <__aeabi_dsub+0x30a>
 8003154:	4659      	mov	r1, fp
 8003156:	4311      	orrs	r1, r2
 8003158:	d100      	bne.n	800315c <__aeabi_dsub+0x164>
 800315a:	e12e      	b.n	80033ba <__aeabi_dsub+0x3c2>
 800315c:	1e59      	subs	r1, r3, #1
 800315e:	2b01      	cmp	r3, #1
 8003160:	d100      	bne.n	8003164 <__aeabi_dsub+0x16c>
 8003162:	e1e6      	b.n	8003532 <__aeabi_dsub+0x53a>
 8003164:	42bb      	cmp	r3, r7
 8003166:	d100      	bne.n	800316a <__aeabi_dsub+0x172>
 8003168:	e182      	b.n	8003470 <__aeabi_dsub+0x478>
 800316a:	2701      	movs	r7, #1
 800316c:	000b      	movs	r3, r1
 800316e:	2938      	cmp	r1, #56	@ 0x38
 8003170:	dc14      	bgt.n	800319c <__aeabi_dsub+0x1a4>
 8003172:	2b1f      	cmp	r3, #31
 8003174:	dd00      	ble.n	8003178 <__aeabi_dsub+0x180>
 8003176:	e23c      	b.n	80035f2 <__aeabi_dsub+0x5fa>
 8003178:	2720      	movs	r7, #32
 800317a:	1af9      	subs	r1, r7, r3
 800317c:	468c      	mov	ip, r1
 800317e:	4659      	mov	r1, fp
 8003180:	4667      	mov	r7, ip
 8003182:	40b9      	lsls	r1, r7
 8003184:	000f      	movs	r7, r1
 8003186:	0011      	movs	r1, r2
 8003188:	40d9      	lsrs	r1, r3
 800318a:	430f      	orrs	r7, r1
 800318c:	4661      	mov	r1, ip
 800318e:	408a      	lsls	r2, r1
 8003190:	1e51      	subs	r1, r2, #1
 8003192:	418a      	sbcs	r2, r1
 8003194:	4659      	mov	r1, fp
 8003196:	40d9      	lsrs	r1, r3
 8003198:	4317      	orrs	r7, r2
 800319a:	1864      	adds	r4, r4, r1
 800319c:	183f      	adds	r7, r7, r0
 800319e:	4287      	cmp	r7, r0
 80031a0:	4180      	sbcs	r0, r0
 80031a2:	4240      	negs	r0, r0
 80031a4:	1824      	adds	r4, r4, r0
 80031a6:	0223      	lsls	r3, r4, #8
 80031a8:	d400      	bmi.n	80031ac <__aeabi_dsub+0x1b4>
 80031aa:	e0c6      	b.n	800333a <__aeabi_dsub+0x342>
 80031ac:	4b6b      	ldr	r3, [pc, #428]	@ (800335c <__aeabi_dsub+0x364>)
 80031ae:	3501      	adds	r5, #1
 80031b0:	429d      	cmp	r5, r3
 80031b2:	d100      	bne.n	80031b6 <__aeabi_dsub+0x1be>
 80031b4:	e0b2      	b.n	800331c <__aeabi_dsub+0x324>
 80031b6:	2101      	movs	r1, #1
 80031b8:	4b69      	ldr	r3, [pc, #420]	@ (8003360 <__aeabi_dsub+0x368>)
 80031ba:	087a      	lsrs	r2, r7, #1
 80031bc:	401c      	ands	r4, r3
 80031be:	4039      	ands	r1, r7
 80031c0:	430a      	orrs	r2, r1
 80031c2:	07e7      	lsls	r7, r4, #31
 80031c4:	4317      	orrs	r7, r2
 80031c6:	0864      	lsrs	r4, r4, #1
 80031c8:	e79e      	b.n	8003108 <__aeabi_dsub+0x110>
 80031ca:	4b66      	ldr	r3, [pc, #408]	@ (8003364 <__aeabi_dsub+0x36c>)
 80031cc:	4311      	orrs	r1, r2
 80031ce:	468a      	mov	sl, r1
 80031d0:	18eb      	adds	r3, r5, r3
 80031d2:	2900      	cmp	r1, #0
 80031d4:	d028      	beq.n	8003228 <__aeabi_dsub+0x230>
 80031d6:	4566      	cmp	r6, ip
 80031d8:	d02c      	beq.n	8003234 <__aeabi_dsub+0x23c>
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d05b      	beq.n	8003296 <__aeabi_dsub+0x29e>
 80031de:	2d00      	cmp	r5, #0
 80031e0:	d100      	bne.n	80031e4 <__aeabi_dsub+0x1ec>
 80031e2:	e12c      	b.n	800343e <__aeabi_dsub+0x446>
 80031e4:	465b      	mov	r3, fp
 80031e6:	4666      	mov	r6, ip
 80031e8:	075f      	lsls	r7, r3, #29
 80031ea:	08d2      	lsrs	r2, r2, #3
 80031ec:	4317      	orrs	r7, r2
 80031ee:	08dd      	lsrs	r5, r3, #3
 80031f0:	003b      	movs	r3, r7
 80031f2:	432b      	orrs	r3, r5
 80031f4:	d100      	bne.n	80031f8 <__aeabi_dsub+0x200>
 80031f6:	e0e2      	b.n	80033be <__aeabi_dsub+0x3c6>
 80031f8:	2480      	movs	r4, #128	@ 0x80
 80031fa:	0324      	lsls	r4, r4, #12
 80031fc:	432c      	orrs	r4, r5
 80031fe:	0324      	lsls	r4, r4, #12
 8003200:	4d56      	ldr	r5, [pc, #344]	@ (800335c <__aeabi_dsub+0x364>)
 8003202:	0b24      	lsrs	r4, r4, #12
 8003204:	e08c      	b.n	8003320 <__aeabi_dsub+0x328>
 8003206:	4659      	mov	r1, fp
 8003208:	4311      	orrs	r1, r2
 800320a:	d100      	bne.n	800320e <__aeabi_dsub+0x216>
 800320c:	e0d5      	b.n	80033ba <__aeabi_dsub+0x3c2>
 800320e:	1e59      	subs	r1, r3, #1
 8003210:	2b01      	cmp	r3, #1
 8003212:	d100      	bne.n	8003216 <__aeabi_dsub+0x21e>
 8003214:	e1b9      	b.n	800358a <__aeabi_dsub+0x592>
 8003216:	42bb      	cmp	r3, r7
 8003218:	d100      	bne.n	800321c <__aeabi_dsub+0x224>
 800321a:	e1b1      	b.n	8003580 <__aeabi_dsub+0x588>
 800321c:	2701      	movs	r7, #1
 800321e:	000b      	movs	r3, r1
 8003220:	2938      	cmp	r1, #56	@ 0x38
 8003222:	dd00      	ble.n	8003226 <__aeabi_dsub+0x22e>
 8003224:	e740      	b.n	80030a8 <__aeabi_dsub+0xb0>
 8003226:	e72a      	b.n	800307e <__aeabi_dsub+0x86>
 8003228:	4661      	mov	r1, ip
 800322a:	2701      	movs	r7, #1
 800322c:	4079      	eors	r1, r7
 800322e:	468c      	mov	ip, r1
 8003230:	4566      	cmp	r6, ip
 8003232:	d1d2      	bne.n	80031da <__aeabi_dsub+0x1e2>
 8003234:	2b00      	cmp	r3, #0
 8003236:	d100      	bne.n	800323a <__aeabi_dsub+0x242>
 8003238:	e0c5      	b.n	80033c6 <__aeabi_dsub+0x3ce>
 800323a:	2d00      	cmp	r5, #0
 800323c:	d000      	beq.n	8003240 <__aeabi_dsub+0x248>
 800323e:	e155      	b.n	80034ec <__aeabi_dsub+0x4f4>
 8003240:	464b      	mov	r3, r9
 8003242:	0025      	movs	r5, r4
 8003244:	4305      	orrs	r5, r0
 8003246:	d100      	bne.n	800324a <__aeabi_dsub+0x252>
 8003248:	e212      	b.n	8003670 <__aeabi_dsub+0x678>
 800324a:	1e59      	subs	r1, r3, #1
 800324c:	468c      	mov	ip, r1
 800324e:	2b01      	cmp	r3, #1
 8003250:	d100      	bne.n	8003254 <__aeabi_dsub+0x25c>
 8003252:	e249      	b.n	80036e8 <__aeabi_dsub+0x6f0>
 8003254:	4d41      	ldr	r5, [pc, #260]	@ (800335c <__aeabi_dsub+0x364>)
 8003256:	42ab      	cmp	r3, r5
 8003258:	d100      	bne.n	800325c <__aeabi_dsub+0x264>
 800325a:	e28f      	b.n	800377c <__aeabi_dsub+0x784>
 800325c:	2701      	movs	r7, #1
 800325e:	2938      	cmp	r1, #56	@ 0x38
 8003260:	dc11      	bgt.n	8003286 <__aeabi_dsub+0x28e>
 8003262:	4663      	mov	r3, ip
 8003264:	2b1f      	cmp	r3, #31
 8003266:	dd00      	ble.n	800326a <__aeabi_dsub+0x272>
 8003268:	e25b      	b.n	8003722 <__aeabi_dsub+0x72a>
 800326a:	4661      	mov	r1, ip
 800326c:	2320      	movs	r3, #32
 800326e:	0027      	movs	r7, r4
 8003270:	1a5b      	subs	r3, r3, r1
 8003272:	0005      	movs	r5, r0
 8003274:	4098      	lsls	r0, r3
 8003276:	409f      	lsls	r7, r3
 8003278:	40cd      	lsrs	r5, r1
 800327a:	1e43      	subs	r3, r0, #1
 800327c:	4198      	sbcs	r0, r3
 800327e:	40cc      	lsrs	r4, r1
 8003280:	432f      	orrs	r7, r5
 8003282:	4307      	orrs	r7, r0
 8003284:	44a3      	add	fp, r4
 8003286:	18bf      	adds	r7, r7, r2
 8003288:	4297      	cmp	r7, r2
 800328a:	4192      	sbcs	r2, r2
 800328c:	4252      	negs	r2, r2
 800328e:	445a      	add	r2, fp
 8003290:	0014      	movs	r4, r2
 8003292:	464d      	mov	r5, r9
 8003294:	e787      	b.n	80031a6 <__aeabi_dsub+0x1ae>
 8003296:	4f34      	ldr	r7, [pc, #208]	@ (8003368 <__aeabi_dsub+0x370>)
 8003298:	1c6b      	adds	r3, r5, #1
 800329a:	423b      	tst	r3, r7
 800329c:	d000      	beq.n	80032a0 <__aeabi_dsub+0x2a8>
 800329e:	e0b6      	b.n	800340e <__aeabi_dsub+0x416>
 80032a0:	4659      	mov	r1, fp
 80032a2:	0023      	movs	r3, r4
 80032a4:	4311      	orrs	r1, r2
 80032a6:	000f      	movs	r7, r1
 80032a8:	4303      	orrs	r3, r0
 80032aa:	2d00      	cmp	r5, #0
 80032ac:	d000      	beq.n	80032b0 <__aeabi_dsub+0x2b8>
 80032ae:	e126      	b.n	80034fe <__aeabi_dsub+0x506>
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d100      	bne.n	80032b6 <__aeabi_dsub+0x2be>
 80032b4:	e1c0      	b.n	8003638 <__aeabi_dsub+0x640>
 80032b6:	2900      	cmp	r1, #0
 80032b8:	d100      	bne.n	80032bc <__aeabi_dsub+0x2c4>
 80032ba:	e0a1      	b.n	8003400 <__aeabi_dsub+0x408>
 80032bc:	1a83      	subs	r3, r0, r2
 80032be:	4698      	mov	r8, r3
 80032c0:	465b      	mov	r3, fp
 80032c2:	4540      	cmp	r0, r8
 80032c4:	41ad      	sbcs	r5, r5
 80032c6:	1ae3      	subs	r3, r4, r3
 80032c8:	426d      	negs	r5, r5
 80032ca:	1b5b      	subs	r3, r3, r5
 80032cc:	2580      	movs	r5, #128	@ 0x80
 80032ce:	042d      	lsls	r5, r5, #16
 80032d0:	422b      	tst	r3, r5
 80032d2:	d100      	bne.n	80032d6 <__aeabi_dsub+0x2de>
 80032d4:	e14b      	b.n	800356e <__aeabi_dsub+0x576>
 80032d6:	465b      	mov	r3, fp
 80032d8:	1a10      	subs	r0, r2, r0
 80032da:	4282      	cmp	r2, r0
 80032dc:	4192      	sbcs	r2, r2
 80032de:	1b1c      	subs	r4, r3, r4
 80032e0:	0007      	movs	r7, r0
 80032e2:	2601      	movs	r6, #1
 80032e4:	4663      	mov	r3, ip
 80032e6:	4252      	negs	r2, r2
 80032e8:	1aa4      	subs	r4, r4, r2
 80032ea:	4327      	orrs	r7, r4
 80032ec:	401e      	ands	r6, r3
 80032ee:	2f00      	cmp	r7, #0
 80032f0:	d100      	bne.n	80032f4 <__aeabi_dsub+0x2fc>
 80032f2:	e142      	b.n	800357a <__aeabi_dsub+0x582>
 80032f4:	422c      	tst	r4, r5
 80032f6:	d100      	bne.n	80032fa <__aeabi_dsub+0x302>
 80032f8:	e26d      	b.n	80037d6 <__aeabi_dsub+0x7de>
 80032fa:	4b19      	ldr	r3, [pc, #100]	@ (8003360 <__aeabi_dsub+0x368>)
 80032fc:	2501      	movs	r5, #1
 80032fe:	401c      	ands	r4, r3
 8003300:	e71b      	b.n	800313a <__aeabi_dsub+0x142>
 8003302:	42bd      	cmp	r5, r7
 8003304:	d100      	bne.n	8003308 <__aeabi_dsub+0x310>
 8003306:	e13b      	b.n	8003580 <__aeabi_dsub+0x588>
 8003308:	2701      	movs	r7, #1
 800330a:	2b38      	cmp	r3, #56	@ 0x38
 800330c:	dd00      	ble.n	8003310 <__aeabi_dsub+0x318>
 800330e:	e745      	b.n	800319c <__aeabi_dsub+0x1a4>
 8003310:	2780      	movs	r7, #128	@ 0x80
 8003312:	4659      	mov	r1, fp
 8003314:	043f      	lsls	r7, r7, #16
 8003316:	4339      	orrs	r1, r7
 8003318:	468b      	mov	fp, r1
 800331a:	e72a      	b.n	8003172 <__aeabi_dsub+0x17a>
 800331c:	2400      	movs	r4, #0
 800331e:	2700      	movs	r7, #0
 8003320:	052d      	lsls	r5, r5, #20
 8003322:	4325      	orrs	r5, r4
 8003324:	07f6      	lsls	r6, r6, #31
 8003326:	4335      	orrs	r5, r6
 8003328:	0038      	movs	r0, r7
 800332a:	0029      	movs	r1, r5
 800332c:	b003      	add	sp, #12
 800332e:	bcf0      	pop	{r4, r5, r6, r7}
 8003330:	46bb      	mov	fp, r7
 8003332:	46b2      	mov	sl, r6
 8003334:	46a9      	mov	r9, r5
 8003336:	46a0      	mov	r8, r4
 8003338:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800333a:	077b      	lsls	r3, r7, #29
 800333c:	d004      	beq.n	8003348 <__aeabi_dsub+0x350>
 800333e:	230f      	movs	r3, #15
 8003340:	403b      	ands	r3, r7
 8003342:	2b04      	cmp	r3, #4
 8003344:	d000      	beq.n	8003348 <__aeabi_dsub+0x350>
 8003346:	e6e7      	b.n	8003118 <__aeabi_dsub+0x120>
 8003348:	002b      	movs	r3, r5
 800334a:	08f8      	lsrs	r0, r7, #3
 800334c:	4a03      	ldr	r2, [pc, #12]	@ (800335c <__aeabi_dsub+0x364>)
 800334e:	0767      	lsls	r7, r4, #29
 8003350:	4307      	orrs	r7, r0
 8003352:	08e5      	lsrs	r5, r4, #3
 8003354:	4293      	cmp	r3, r2
 8003356:	d100      	bne.n	800335a <__aeabi_dsub+0x362>
 8003358:	e74a      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800335a:	e0a5      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 800335c:	000007ff 	.word	0x000007ff
 8003360:	ff7fffff 	.word	0xff7fffff
 8003364:	fffff801 	.word	0xfffff801
 8003368:	000007fe 	.word	0x000007fe
 800336c:	0038      	movs	r0, r7
 800336e:	f7fd f8df 	bl	8000530 <__clzsi2>
 8003372:	0003      	movs	r3, r0
 8003374:	3318      	adds	r3, #24
 8003376:	2b1f      	cmp	r3, #31
 8003378:	dc00      	bgt.n	800337c <__aeabi_dsub+0x384>
 800337a:	e6a7      	b.n	80030cc <__aeabi_dsub+0xd4>
 800337c:	003a      	movs	r2, r7
 800337e:	3808      	subs	r0, #8
 8003380:	4082      	lsls	r2, r0
 8003382:	429d      	cmp	r5, r3
 8003384:	dd00      	ble.n	8003388 <__aeabi_dsub+0x390>
 8003386:	e08a      	b.n	800349e <__aeabi_dsub+0x4a6>
 8003388:	1b5b      	subs	r3, r3, r5
 800338a:	1c58      	adds	r0, r3, #1
 800338c:	281f      	cmp	r0, #31
 800338e:	dc00      	bgt.n	8003392 <__aeabi_dsub+0x39a>
 8003390:	e1d8      	b.n	8003744 <__aeabi_dsub+0x74c>
 8003392:	0017      	movs	r7, r2
 8003394:	3b1f      	subs	r3, #31
 8003396:	40df      	lsrs	r7, r3
 8003398:	2820      	cmp	r0, #32
 800339a:	d005      	beq.n	80033a8 <__aeabi_dsub+0x3b0>
 800339c:	2340      	movs	r3, #64	@ 0x40
 800339e:	1a1b      	subs	r3, r3, r0
 80033a0:	409a      	lsls	r2, r3
 80033a2:	1e53      	subs	r3, r2, #1
 80033a4:	419a      	sbcs	r2, r3
 80033a6:	4317      	orrs	r7, r2
 80033a8:	2500      	movs	r5, #0
 80033aa:	2f00      	cmp	r7, #0
 80033ac:	d100      	bne.n	80033b0 <__aeabi_dsub+0x3b8>
 80033ae:	e0e5      	b.n	800357c <__aeabi_dsub+0x584>
 80033b0:	077b      	lsls	r3, r7, #29
 80033b2:	d000      	beq.n	80033b6 <__aeabi_dsub+0x3be>
 80033b4:	e6ab      	b.n	800310e <__aeabi_dsub+0x116>
 80033b6:	002c      	movs	r4, r5
 80033b8:	e7c6      	b.n	8003348 <__aeabi_dsub+0x350>
 80033ba:	08c0      	lsrs	r0, r0, #3
 80033bc:	e7c6      	b.n	800334c <__aeabi_dsub+0x354>
 80033be:	2700      	movs	r7, #0
 80033c0:	2400      	movs	r4, #0
 80033c2:	4dd1      	ldr	r5, [pc, #836]	@ (8003708 <__aeabi_dsub+0x710>)
 80033c4:	e7ac      	b.n	8003320 <__aeabi_dsub+0x328>
 80033c6:	4fd1      	ldr	r7, [pc, #836]	@ (800370c <__aeabi_dsub+0x714>)
 80033c8:	1c6b      	adds	r3, r5, #1
 80033ca:	423b      	tst	r3, r7
 80033cc:	d171      	bne.n	80034b2 <__aeabi_dsub+0x4ba>
 80033ce:	0023      	movs	r3, r4
 80033d0:	4303      	orrs	r3, r0
 80033d2:	2d00      	cmp	r5, #0
 80033d4:	d000      	beq.n	80033d8 <__aeabi_dsub+0x3e0>
 80033d6:	e14e      	b.n	8003676 <__aeabi_dsub+0x67e>
 80033d8:	4657      	mov	r7, sl
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d100      	bne.n	80033e0 <__aeabi_dsub+0x3e8>
 80033de:	e1b5      	b.n	800374c <__aeabi_dsub+0x754>
 80033e0:	2f00      	cmp	r7, #0
 80033e2:	d00d      	beq.n	8003400 <__aeabi_dsub+0x408>
 80033e4:	1883      	adds	r3, r0, r2
 80033e6:	4283      	cmp	r3, r0
 80033e8:	4180      	sbcs	r0, r0
 80033ea:	445c      	add	r4, fp
 80033ec:	4240      	negs	r0, r0
 80033ee:	1824      	adds	r4, r4, r0
 80033f0:	0222      	lsls	r2, r4, #8
 80033f2:	d500      	bpl.n	80033f6 <__aeabi_dsub+0x3fe>
 80033f4:	e1c8      	b.n	8003788 <__aeabi_dsub+0x790>
 80033f6:	001f      	movs	r7, r3
 80033f8:	4698      	mov	r8, r3
 80033fa:	4327      	orrs	r7, r4
 80033fc:	d100      	bne.n	8003400 <__aeabi_dsub+0x408>
 80033fe:	e0bc      	b.n	800357a <__aeabi_dsub+0x582>
 8003400:	4643      	mov	r3, r8
 8003402:	0767      	lsls	r7, r4, #29
 8003404:	08db      	lsrs	r3, r3, #3
 8003406:	431f      	orrs	r7, r3
 8003408:	08e5      	lsrs	r5, r4, #3
 800340a:	2300      	movs	r3, #0
 800340c:	e04c      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 800340e:	1a83      	subs	r3, r0, r2
 8003410:	4698      	mov	r8, r3
 8003412:	465b      	mov	r3, fp
 8003414:	4540      	cmp	r0, r8
 8003416:	41bf      	sbcs	r7, r7
 8003418:	1ae3      	subs	r3, r4, r3
 800341a:	427f      	negs	r7, r7
 800341c:	1bdb      	subs	r3, r3, r7
 800341e:	021f      	lsls	r7, r3, #8
 8003420:	d47c      	bmi.n	800351c <__aeabi_dsub+0x524>
 8003422:	4647      	mov	r7, r8
 8003424:	431f      	orrs	r7, r3
 8003426:	d100      	bne.n	800342a <__aeabi_dsub+0x432>
 8003428:	e0a6      	b.n	8003578 <__aeabi_dsub+0x580>
 800342a:	001c      	movs	r4, r3
 800342c:	4647      	mov	r7, r8
 800342e:	e645      	b.n	80030bc <__aeabi_dsub+0xc4>
 8003430:	4cb7      	ldr	r4, [pc, #732]	@ (8003710 <__aeabi_dsub+0x718>)
 8003432:	1aed      	subs	r5, r5, r3
 8003434:	4014      	ands	r4, r2
 8003436:	077b      	lsls	r3, r7, #29
 8003438:	d000      	beq.n	800343c <__aeabi_dsub+0x444>
 800343a:	e780      	b.n	800333e <__aeabi_dsub+0x346>
 800343c:	e784      	b.n	8003348 <__aeabi_dsub+0x350>
 800343e:	464b      	mov	r3, r9
 8003440:	0025      	movs	r5, r4
 8003442:	4305      	orrs	r5, r0
 8003444:	d066      	beq.n	8003514 <__aeabi_dsub+0x51c>
 8003446:	1e5f      	subs	r7, r3, #1
 8003448:	2b01      	cmp	r3, #1
 800344a:	d100      	bne.n	800344e <__aeabi_dsub+0x456>
 800344c:	e0fc      	b.n	8003648 <__aeabi_dsub+0x650>
 800344e:	4dae      	ldr	r5, [pc, #696]	@ (8003708 <__aeabi_dsub+0x710>)
 8003450:	42ab      	cmp	r3, r5
 8003452:	d100      	bne.n	8003456 <__aeabi_dsub+0x45e>
 8003454:	e15e      	b.n	8003714 <__aeabi_dsub+0x71c>
 8003456:	4666      	mov	r6, ip
 8003458:	2f38      	cmp	r7, #56	@ 0x38
 800345a:	dc00      	bgt.n	800345e <__aeabi_dsub+0x466>
 800345c:	e0b4      	b.n	80035c8 <__aeabi_dsub+0x5d0>
 800345e:	2001      	movs	r0, #1
 8003460:	1a17      	subs	r7, r2, r0
 8003462:	42ba      	cmp	r2, r7
 8003464:	4192      	sbcs	r2, r2
 8003466:	465b      	mov	r3, fp
 8003468:	4252      	negs	r2, r2
 800346a:	464d      	mov	r5, r9
 800346c:	1a9c      	subs	r4, r3, r2
 800346e:	e620      	b.n	80030b2 <__aeabi_dsub+0xba>
 8003470:	0767      	lsls	r7, r4, #29
 8003472:	08c0      	lsrs	r0, r0, #3
 8003474:	4307      	orrs	r7, r0
 8003476:	08e5      	lsrs	r5, r4, #3
 8003478:	e6ba      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800347a:	001f      	movs	r7, r3
 800347c:	4659      	mov	r1, fp
 800347e:	3f20      	subs	r7, #32
 8003480:	40f9      	lsrs	r1, r7
 8003482:	000f      	movs	r7, r1
 8003484:	2b20      	cmp	r3, #32
 8003486:	d005      	beq.n	8003494 <__aeabi_dsub+0x49c>
 8003488:	2140      	movs	r1, #64	@ 0x40
 800348a:	1acb      	subs	r3, r1, r3
 800348c:	4659      	mov	r1, fp
 800348e:	4099      	lsls	r1, r3
 8003490:	430a      	orrs	r2, r1
 8003492:	4692      	mov	sl, r2
 8003494:	4653      	mov	r3, sl
 8003496:	1e5a      	subs	r2, r3, #1
 8003498:	4193      	sbcs	r3, r2
 800349a:	431f      	orrs	r7, r3
 800349c:	e604      	b.n	80030a8 <__aeabi_dsub+0xb0>
 800349e:	1aeb      	subs	r3, r5, r3
 80034a0:	4d9b      	ldr	r5, [pc, #620]	@ (8003710 <__aeabi_dsub+0x718>)
 80034a2:	4015      	ands	r5, r2
 80034a4:	076f      	lsls	r7, r5, #29
 80034a6:	08ed      	lsrs	r5, r5, #3
 80034a8:	032c      	lsls	r4, r5, #12
 80034aa:	055d      	lsls	r5, r3, #21
 80034ac:	0b24      	lsrs	r4, r4, #12
 80034ae:	0d6d      	lsrs	r5, r5, #21
 80034b0:	e736      	b.n	8003320 <__aeabi_dsub+0x328>
 80034b2:	4d95      	ldr	r5, [pc, #596]	@ (8003708 <__aeabi_dsub+0x710>)
 80034b4:	42ab      	cmp	r3, r5
 80034b6:	d100      	bne.n	80034ba <__aeabi_dsub+0x4c2>
 80034b8:	e0d6      	b.n	8003668 <__aeabi_dsub+0x670>
 80034ba:	1882      	adds	r2, r0, r2
 80034bc:	0021      	movs	r1, r4
 80034be:	4282      	cmp	r2, r0
 80034c0:	4180      	sbcs	r0, r0
 80034c2:	4459      	add	r1, fp
 80034c4:	4240      	negs	r0, r0
 80034c6:	1808      	adds	r0, r1, r0
 80034c8:	07c7      	lsls	r7, r0, #31
 80034ca:	0852      	lsrs	r2, r2, #1
 80034cc:	4317      	orrs	r7, r2
 80034ce:	0844      	lsrs	r4, r0, #1
 80034d0:	0752      	lsls	r2, r2, #29
 80034d2:	d400      	bmi.n	80034d6 <__aeabi_dsub+0x4de>
 80034d4:	e185      	b.n	80037e2 <__aeabi_dsub+0x7ea>
 80034d6:	220f      	movs	r2, #15
 80034d8:	001d      	movs	r5, r3
 80034da:	403a      	ands	r2, r7
 80034dc:	2a04      	cmp	r2, #4
 80034de:	d000      	beq.n	80034e2 <__aeabi_dsub+0x4ea>
 80034e0:	e61a      	b.n	8003118 <__aeabi_dsub+0x120>
 80034e2:	08ff      	lsrs	r7, r7, #3
 80034e4:	0764      	lsls	r4, r4, #29
 80034e6:	4327      	orrs	r7, r4
 80034e8:	0905      	lsrs	r5, r0, #4
 80034ea:	e7dd      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80034ec:	465b      	mov	r3, fp
 80034ee:	08d2      	lsrs	r2, r2, #3
 80034f0:	075f      	lsls	r7, r3, #29
 80034f2:	4317      	orrs	r7, r2
 80034f4:	08dd      	lsrs	r5, r3, #3
 80034f6:	e67b      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 80034f8:	2700      	movs	r7, #0
 80034fa:	2400      	movs	r4, #0
 80034fc:	e710      	b.n	8003320 <__aeabi_dsub+0x328>
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d000      	beq.n	8003504 <__aeabi_dsub+0x50c>
 8003502:	e0d6      	b.n	80036b2 <__aeabi_dsub+0x6ba>
 8003504:	2900      	cmp	r1, #0
 8003506:	d000      	beq.n	800350a <__aeabi_dsub+0x512>
 8003508:	e12f      	b.n	800376a <__aeabi_dsub+0x772>
 800350a:	2480      	movs	r4, #128	@ 0x80
 800350c:	2600      	movs	r6, #0
 800350e:	4d7e      	ldr	r5, [pc, #504]	@ (8003708 <__aeabi_dsub+0x710>)
 8003510:	0324      	lsls	r4, r4, #12
 8003512:	e705      	b.n	8003320 <__aeabi_dsub+0x328>
 8003514:	4666      	mov	r6, ip
 8003516:	465c      	mov	r4, fp
 8003518:	08d0      	lsrs	r0, r2, #3
 800351a:	e717      	b.n	800334c <__aeabi_dsub+0x354>
 800351c:	465b      	mov	r3, fp
 800351e:	1a17      	subs	r7, r2, r0
 8003520:	42ba      	cmp	r2, r7
 8003522:	4192      	sbcs	r2, r2
 8003524:	1b1c      	subs	r4, r3, r4
 8003526:	2601      	movs	r6, #1
 8003528:	4663      	mov	r3, ip
 800352a:	4252      	negs	r2, r2
 800352c:	1aa4      	subs	r4, r4, r2
 800352e:	401e      	ands	r6, r3
 8003530:	e5c4      	b.n	80030bc <__aeabi_dsub+0xc4>
 8003532:	1883      	adds	r3, r0, r2
 8003534:	4283      	cmp	r3, r0
 8003536:	4180      	sbcs	r0, r0
 8003538:	445c      	add	r4, fp
 800353a:	4240      	negs	r0, r0
 800353c:	1825      	adds	r5, r4, r0
 800353e:	022a      	lsls	r2, r5, #8
 8003540:	d400      	bmi.n	8003544 <__aeabi_dsub+0x54c>
 8003542:	e0da      	b.n	80036fa <__aeabi_dsub+0x702>
 8003544:	4a72      	ldr	r2, [pc, #456]	@ (8003710 <__aeabi_dsub+0x718>)
 8003546:	085b      	lsrs	r3, r3, #1
 8003548:	4015      	ands	r5, r2
 800354a:	07ea      	lsls	r2, r5, #31
 800354c:	431a      	orrs	r2, r3
 800354e:	0869      	lsrs	r1, r5, #1
 8003550:	075b      	lsls	r3, r3, #29
 8003552:	d400      	bmi.n	8003556 <__aeabi_dsub+0x55e>
 8003554:	e14a      	b.n	80037ec <__aeabi_dsub+0x7f4>
 8003556:	230f      	movs	r3, #15
 8003558:	4013      	ands	r3, r2
 800355a:	2b04      	cmp	r3, #4
 800355c:	d100      	bne.n	8003560 <__aeabi_dsub+0x568>
 800355e:	e0fc      	b.n	800375a <__aeabi_dsub+0x762>
 8003560:	1d17      	adds	r7, r2, #4
 8003562:	4297      	cmp	r7, r2
 8003564:	41a4      	sbcs	r4, r4
 8003566:	4264      	negs	r4, r4
 8003568:	2502      	movs	r5, #2
 800356a:	1864      	adds	r4, r4, r1
 800356c:	e6ec      	b.n	8003348 <__aeabi_dsub+0x350>
 800356e:	4647      	mov	r7, r8
 8003570:	001c      	movs	r4, r3
 8003572:	431f      	orrs	r7, r3
 8003574:	d000      	beq.n	8003578 <__aeabi_dsub+0x580>
 8003576:	e743      	b.n	8003400 <__aeabi_dsub+0x408>
 8003578:	2600      	movs	r6, #0
 800357a:	2500      	movs	r5, #0
 800357c:	2400      	movs	r4, #0
 800357e:	e6cf      	b.n	8003320 <__aeabi_dsub+0x328>
 8003580:	08c0      	lsrs	r0, r0, #3
 8003582:	0767      	lsls	r7, r4, #29
 8003584:	4307      	orrs	r7, r0
 8003586:	08e5      	lsrs	r5, r4, #3
 8003588:	e632      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800358a:	1a87      	subs	r7, r0, r2
 800358c:	465b      	mov	r3, fp
 800358e:	42b8      	cmp	r0, r7
 8003590:	4180      	sbcs	r0, r0
 8003592:	1ae4      	subs	r4, r4, r3
 8003594:	4240      	negs	r0, r0
 8003596:	1a24      	subs	r4, r4, r0
 8003598:	0223      	lsls	r3, r4, #8
 800359a:	d428      	bmi.n	80035ee <__aeabi_dsub+0x5f6>
 800359c:	0763      	lsls	r3, r4, #29
 800359e:	08ff      	lsrs	r7, r7, #3
 80035a0:	431f      	orrs	r7, r3
 80035a2:	08e5      	lsrs	r5, r4, #3
 80035a4:	2301      	movs	r3, #1
 80035a6:	e77f      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d100      	bne.n	80035ae <__aeabi_dsub+0x5b6>
 80035ac:	e673      	b.n	8003296 <__aeabi_dsub+0x29e>
 80035ae:	464b      	mov	r3, r9
 80035b0:	1b5f      	subs	r7, r3, r5
 80035b2:	003b      	movs	r3, r7
 80035b4:	2d00      	cmp	r5, #0
 80035b6:	d100      	bne.n	80035ba <__aeabi_dsub+0x5c2>
 80035b8:	e742      	b.n	8003440 <__aeabi_dsub+0x448>
 80035ba:	2f38      	cmp	r7, #56	@ 0x38
 80035bc:	dd00      	ble.n	80035c0 <__aeabi_dsub+0x5c8>
 80035be:	e0ec      	b.n	800379a <__aeabi_dsub+0x7a2>
 80035c0:	2380      	movs	r3, #128	@ 0x80
 80035c2:	000e      	movs	r6, r1
 80035c4:	041b      	lsls	r3, r3, #16
 80035c6:	431c      	orrs	r4, r3
 80035c8:	2f1f      	cmp	r7, #31
 80035ca:	dc25      	bgt.n	8003618 <__aeabi_dsub+0x620>
 80035cc:	2520      	movs	r5, #32
 80035ce:	0023      	movs	r3, r4
 80035d0:	1bed      	subs	r5, r5, r7
 80035d2:	0001      	movs	r1, r0
 80035d4:	40a8      	lsls	r0, r5
 80035d6:	40ab      	lsls	r3, r5
 80035d8:	40f9      	lsrs	r1, r7
 80035da:	1e45      	subs	r5, r0, #1
 80035dc:	41a8      	sbcs	r0, r5
 80035de:	430b      	orrs	r3, r1
 80035e0:	40fc      	lsrs	r4, r7
 80035e2:	4318      	orrs	r0, r3
 80035e4:	465b      	mov	r3, fp
 80035e6:	1b1b      	subs	r3, r3, r4
 80035e8:	469b      	mov	fp, r3
 80035ea:	e739      	b.n	8003460 <__aeabi_dsub+0x468>
 80035ec:	4666      	mov	r6, ip
 80035ee:	2501      	movs	r5, #1
 80035f0:	e562      	b.n	80030b8 <__aeabi_dsub+0xc0>
 80035f2:	001f      	movs	r7, r3
 80035f4:	4659      	mov	r1, fp
 80035f6:	3f20      	subs	r7, #32
 80035f8:	40f9      	lsrs	r1, r7
 80035fa:	468c      	mov	ip, r1
 80035fc:	2b20      	cmp	r3, #32
 80035fe:	d005      	beq.n	800360c <__aeabi_dsub+0x614>
 8003600:	2740      	movs	r7, #64	@ 0x40
 8003602:	4659      	mov	r1, fp
 8003604:	1afb      	subs	r3, r7, r3
 8003606:	4099      	lsls	r1, r3
 8003608:	430a      	orrs	r2, r1
 800360a:	4692      	mov	sl, r2
 800360c:	4657      	mov	r7, sl
 800360e:	1e7b      	subs	r3, r7, #1
 8003610:	419f      	sbcs	r7, r3
 8003612:	4663      	mov	r3, ip
 8003614:	431f      	orrs	r7, r3
 8003616:	e5c1      	b.n	800319c <__aeabi_dsub+0x1a4>
 8003618:	003b      	movs	r3, r7
 800361a:	0025      	movs	r5, r4
 800361c:	3b20      	subs	r3, #32
 800361e:	40dd      	lsrs	r5, r3
 8003620:	2f20      	cmp	r7, #32
 8003622:	d004      	beq.n	800362e <__aeabi_dsub+0x636>
 8003624:	2340      	movs	r3, #64	@ 0x40
 8003626:	1bdb      	subs	r3, r3, r7
 8003628:	409c      	lsls	r4, r3
 800362a:	4320      	orrs	r0, r4
 800362c:	4680      	mov	r8, r0
 800362e:	4640      	mov	r0, r8
 8003630:	1e43      	subs	r3, r0, #1
 8003632:	4198      	sbcs	r0, r3
 8003634:	4328      	orrs	r0, r5
 8003636:	e713      	b.n	8003460 <__aeabi_dsub+0x468>
 8003638:	2900      	cmp	r1, #0
 800363a:	d09d      	beq.n	8003578 <__aeabi_dsub+0x580>
 800363c:	2601      	movs	r6, #1
 800363e:	4663      	mov	r3, ip
 8003640:	465c      	mov	r4, fp
 8003642:	4690      	mov	r8, r2
 8003644:	401e      	ands	r6, r3
 8003646:	e6db      	b.n	8003400 <__aeabi_dsub+0x408>
 8003648:	1a17      	subs	r7, r2, r0
 800364a:	465b      	mov	r3, fp
 800364c:	42ba      	cmp	r2, r7
 800364e:	4192      	sbcs	r2, r2
 8003650:	1b1c      	subs	r4, r3, r4
 8003652:	4252      	negs	r2, r2
 8003654:	1aa4      	subs	r4, r4, r2
 8003656:	0223      	lsls	r3, r4, #8
 8003658:	d4c8      	bmi.n	80035ec <__aeabi_dsub+0x5f4>
 800365a:	0763      	lsls	r3, r4, #29
 800365c:	08ff      	lsrs	r7, r7, #3
 800365e:	431f      	orrs	r7, r3
 8003660:	4666      	mov	r6, ip
 8003662:	2301      	movs	r3, #1
 8003664:	08e5      	lsrs	r5, r4, #3
 8003666:	e71f      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 8003668:	001d      	movs	r5, r3
 800366a:	2400      	movs	r4, #0
 800366c:	2700      	movs	r7, #0
 800366e:	e657      	b.n	8003320 <__aeabi_dsub+0x328>
 8003670:	465c      	mov	r4, fp
 8003672:	08d0      	lsrs	r0, r2, #3
 8003674:	e66a      	b.n	800334c <__aeabi_dsub+0x354>
 8003676:	2b00      	cmp	r3, #0
 8003678:	d100      	bne.n	800367c <__aeabi_dsub+0x684>
 800367a:	e737      	b.n	80034ec <__aeabi_dsub+0x4f4>
 800367c:	4653      	mov	r3, sl
 800367e:	08c0      	lsrs	r0, r0, #3
 8003680:	0767      	lsls	r7, r4, #29
 8003682:	4307      	orrs	r7, r0
 8003684:	08e5      	lsrs	r5, r4, #3
 8003686:	2b00      	cmp	r3, #0
 8003688:	d100      	bne.n	800368c <__aeabi_dsub+0x694>
 800368a:	e5b1      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800368c:	2380      	movs	r3, #128	@ 0x80
 800368e:	031b      	lsls	r3, r3, #12
 8003690:	421d      	tst	r5, r3
 8003692:	d008      	beq.n	80036a6 <__aeabi_dsub+0x6ae>
 8003694:	4659      	mov	r1, fp
 8003696:	08c8      	lsrs	r0, r1, #3
 8003698:	4218      	tst	r0, r3
 800369a:	d104      	bne.n	80036a6 <__aeabi_dsub+0x6ae>
 800369c:	08d2      	lsrs	r2, r2, #3
 800369e:	0749      	lsls	r1, r1, #29
 80036a0:	430a      	orrs	r2, r1
 80036a2:	0017      	movs	r7, r2
 80036a4:	0005      	movs	r5, r0
 80036a6:	0f7b      	lsrs	r3, r7, #29
 80036a8:	00ff      	lsls	r7, r7, #3
 80036aa:	08ff      	lsrs	r7, r7, #3
 80036ac:	075b      	lsls	r3, r3, #29
 80036ae:	431f      	orrs	r7, r3
 80036b0:	e59e      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 80036b2:	08c0      	lsrs	r0, r0, #3
 80036b4:	0763      	lsls	r3, r4, #29
 80036b6:	4318      	orrs	r0, r3
 80036b8:	08e5      	lsrs	r5, r4, #3
 80036ba:	2900      	cmp	r1, #0
 80036bc:	d053      	beq.n	8003766 <__aeabi_dsub+0x76e>
 80036be:	2380      	movs	r3, #128	@ 0x80
 80036c0:	031b      	lsls	r3, r3, #12
 80036c2:	421d      	tst	r5, r3
 80036c4:	d00a      	beq.n	80036dc <__aeabi_dsub+0x6e4>
 80036c6:	4659      	mov	r1, fp
 80036c8:	08cc      	lsrs	r4, r1, #3
 80036ca:	421c      	tst	r4, r3
 80036cc:	d106      	bne.n	80036dc <__aeabi_dsub+0x6e4>
 80036ce:	2601      	movs	r6, #1
 80036d0:	4663      	mov	r3, ip
 80036d2:	0025      	movs	r5, r4
 80036d4:	08d0      	lsrs	r0, r2, #3
 80036d6:	0749      	lsls	r1, r1, #29
 80036d8:	4308      	orrs	r0, r1
 80036da:	401e      	ands	r6, r3
 80036dc:	0f47      	lsrs	r7, r0, #29
 80036de:	00c0      	lsls	r0, r0, #3
 80036e0:	08c0      	lsrs	r0, r0, #3
 80036e2:	077f      	lsls	r7, r7, #29
 80036e4:	4307      	orrs	r7, r0
 80036e6:	e583      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 80036e8:	1883      	adds	r3, r0, r2
 80036ea:	4293      	cmp	r3, r2
 80036ec:	4192      	sbcs	r2, r2
 80036ee:	445c      	add	r4, fp
 80036f0:	4252      	negs	r2, r2
 80036f2:	18a5      	adds	r5, r4, r2
 80036f4:	022a      	lsls	r2, r5, #8
 80036f6:	d500      	bpl.n	80036fa <__aeabi_dsub+0x702>
 80036f8:	e724      	b.n	8003544 <__aeabi_dsub+0x54c>
 80036fa:	076f      	lsls	r7, r5, #29
 80036fc:	08db      	lsrs	r3, r3, #3
 80036fe:	431f      	orrs	r7, r3
 8003700:	08ed      	lsrs	r5, r5, #3
 8003702:	2301      	movs	r3, #1
 8003704:	e6d0      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 8003706:	46c0      	nop			@ (mov r8, r8)
 8003708:	000007ff 	.word	0x000007ff
 800370c:	000007fe 	.word	0x000007fe
 8003710:	ff7fffff 	.word	0xff7fffff
 8003714:	465b      	mov	r3, fp
 8003716:	08d2      	lsrs	r2, r2, #3
 8003718:	075f      	lsls	r7, r3, #29
 800371a:	4666      	mov	r6, ip
 800371c:	4317      	orrs	r7, r2
 800371e:	08dd      	lsrs	r5, r3, #3
 8003720:	e566      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 8003722:	0025      	movs	r5, r4
 8003724:	3b20      	subs	r3, #32
 8003726:	40dd      	lsrs	r5, r3
 8003728:	4663      	mov	r3, ip
 800372a:	2b20      	cmp	r3, #32
 800372c:	d005      	beq.n	800373a <__aeabi_dsub+0x742>
 800372e:	2340      	movs	r3, #64	@ 0x40
 8003730:	4661      	mov	r1, ip
 8003732:	1a5b      	subs	r3, r3, r1
 8003734:	409c      	lsls	r4, r3
 8003736:	4320      	orrs	r0, r4
 8003738:	4680      	mov	r8, r0
 800373a:	4647      	mov	r7, r8
 800373c:	1e7b      	subs	r3, r7, #1
 800373e:	419f      	sbcs	r7, r3
 8003740:	432f      	orrs	r7, r5
 8003742:	e5a0      	b.n	8003286 <__aeabi_dsub+0x28e>
 8003744:	2120      	movs	r1, #32
 8003746:	2700      	movs	r7, #0
 8003748:	1a09      	subs	r1, r1, r0
 800374a:	e4d2      	b.n	80030f2 <__aeabi_dsub+0xfa>
 800374c:	2f00      	cmp	r7, #0
 800374e:	d100      	bne.n	8003752 <__aeabi_dsub+0x75a>
 8003750:	e713      	b.n	800357a <__aeabi_dsub+0x582>
 8003752:	465c      	mov	r4, fp
 8003754:	0017      	movs	r7, r2
 8003756:	2500      	movs	r5, #0
 8003758:	e5f6      	b.n	8003348 <__aeabi_dsub+0x350>
 800375a:	08d7      	lsrs	r7, r2, #3
 800375c:	0749      	lsls	r1, r1, #29
 800375e:	2302      	movs	r3, #2
 8003760:	430f      	orrs	r7, r1
 8003762:	092d      	lsrs	r5, r5, #4
 8003764:	e6a0      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 8003766:	0007      	movs	r7, r0
 8003768:	e542      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800376a:	465b      	mov	r3, fp
 800376c:	2601      	movs	r6, #1
 800376e:	075f      	lsls	r7, r3, #29
 8003770:	08dd      	lsrs	r5, r3, #3
 8003772:	4663      	mov	r3, ip
 8003774:	08d2      	lsrs	r2, r2, #3
 8003776:	4317      	orrs	r7, r2
 8003778:	401e      	ands	r6, r3
 800377a:	e539      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800377c:	465b      	mov	r3, fp
 800377e:	08d2      	lsrs	r2, r2, #3
 8003780:	075f      	lsls	r7, r3, #29
 8003782:	4317      	orrs	r7, r2
 8003784:	08dd      	lsrs	r5, r3, #3
 8003786:	e533      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 8003788:	4a1e      	ldr	r2, [pc, #120]	@ (8003804 <__aeabi_dsub+0x80c>)
 800378a:	08db      	lsrs	r3, r3, #3
 800378c:	4022      	ands	r2, r4
 800378e:	0757      	lsls	r7, r2, #29
 8003790:	0252      	lsls	r2, r2, #9
 8003792:	2501      	movs	r5, #1
 8003794:	431f      	orrs	r7, r3
 8003796:	0b14      	lsrs	r4, r2, #12
 8003798:	e5c2      	b.n	8003320 <__aeabi_dsub+0x328>
 800379a:	000e      	movs	r6, r1
 800379c:	2001      	movs	r0, #1
 800379e:	e65f      	b.n	8003460 <__aeabi_dsub+0x468>
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d00d      	beq.n	80037c0 <__aeabi_dsub+0x7c8>
 80037a4:	464b      	mov	r3, r9
 80037a6:	1b5b      	subs	r3, r3, r5
 80037a8:	469c      	mov	ip, r3
 80037aa:	2d00      	cmp	r5, #0
 80037ac:	d100      	bne.n	80037b0 <__aeabi_dsub+0x7b8>
 80037ae:	e548      	b.n	8003242 <__aeabi_dsub+0x24a>
 80037b0:	2701      	movs	r7, #1
 80037b2:	2b38      	cmp	r3, #56	@ 0x38
 80037b4:	dd00      	ble.n	80037b8 <__aeabi_dsub+0x7c0>
 80037b6:	e566      	b.n	8003286 <__aeabi_dsub+0x28e>
 80037b8:	2380      	movs	r3, #128	@ 0x80
 80037ba:	041b      	lsls	r3, r3, #16
 80037bc:	431c      	orrs	r4, r3
 80037be:	e550      	b.n	8003262 <__aeabi_dsub+0x26a>
 80037c0:	1c6b      	adds	r3, r5, #1
 80037c2:	4d11      	ldr	r5, [pc, #68]	@ (8003808 <__aeabi_dsub+0x810>)
 80037c4:	422b      	tst	r3, r5
 80037c6:	d000      	beq.n	80037ca <__aeabi_dsub+0x7d2>
 80037c8:	e673      	b.n	80034b2 <__aeabi_dsub+0x4ba>
 80037ca:	4659      	mov	r1, fp
 80037cc:	0023      	movs	r3, r4
 80037ce:	4311      	orrs	r1, r2
 80037d0:	468a      	mov	sl, r1
 80037d2:	4303      	orrs	r3, r0
 80037d4:	e600      	b.n	80033d8 <__aeabi_dsub+0x3e0>
 80037d6:	0767      	lsls	r7, r4, #29
 80037d8:	08c0      	lsrs	r0, r0, #3
 80037da:	2300      	movs	r3, #0
 80037dc:	4307      	orrs	r7, r0
 80037de:	08e5      	lsrs	r5, r4, #3
 80037e0:	e662      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80037e2:	0764      	lsls	r4, r4, #29
 80037e4:	08ff      	lsrs	r7, r7, #3
 80037e6:	4327      	orrs	r7, r4
 80037e8:	0905      	lsrs	r5, r0, #4
 80037ea:	e65d      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80037ec:	08d2      	lsrs	r2, r2, #3
 80037ee:	0749      	lsls	r1, r1, #29
 80037f0:	4311      	orrs	r1, r2
 80037f2:	000f      	movs	r7, r1
 80037f4:	2302      	movs	r3, #2
 80037f6:	092d      	lsrs	r5, r5, #4
 80037f8:	e656      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80037fa:	0007      	movs	r7, r0
 80037fc:	e5a4      	b.n	8003348 <__aeabi_dsub+0x350>
 80037fe:	0038      	movs	r0, r7
 8003800:	e48f      	b.n	8003122 <__aeabi_dsub+0x12a>
 8003802:	46c0      	nop			@ (mov r8, r8)
 8003804:	ff7fffff 	.word	0xff7fffff
 8003808:	000007fe 	.word	0x000007fe

0800380c <__aeabi_dcmpun>:
 800380c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800380e:	46c6      	mov	lr, r8
 8003810:	031e      	lsls	r6, r3, #12
 8003812:	0b36      	lsrs	r6, r6, #12
 8003814:	46b0      	mov	r8, r6
 8003816:	4e0d      	ldr	r6, [pc, #52]	@ (800384c <__aeabi_dcmpun+0x40>)
 8003818:	030c      	lsls	r4, r1, #12
 800381a:	004d      	lsls	r5, r1, #1
 800381c:	005f      	lsls	r7, r3, #1
 800381e:	b500      	push	{lr}
 8003820:	0b24      	lsrs	r4, r4, #12
 8003822:	0d6d      	lsrs	r5, r5, #21
 8003824:	0d7f      	lsrs	r7, r7, #21
 8003826:	42b5      	cmp	r5, r6
 8003828:	d00b      	beq.n	8003842 <__aeabi_dcmpun+0x36>
 800382a:	4908      	ldr	r1, [pc, #32]	@ (800384c <__aeabi_dcmpun+0x40>)
 800382c:	2000      	movs	r0, #0
 800382e:	428f      	cmp	r7, r1
 8003830:	d104      	bne.n	800383c <__aeabi_dcmpun+0x30>
 8003832:	4646      	mov	r6, r8
 8003834:	4316      	orrs	r6, r2
 8003836:	0030      	movs	r0, r6
 8003838:	1e43      	subs	r3, r0, #1
 800383a:	4198      	sbcs	r0, r3
 800383c:	bc80      	pop	{r7}
 800383e:	46b8      	mov	r8, r7
 8003840:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003842:	4304      	orrs	r4, r0
 8003844:	2001      	movs	r0, #1
 8003846:	2c00      	cmp	r4, #0
 8003848:	d1f8      	bne.n	800383c <__aeabi_dcmpun+0x30>
 800384a:	e7ee      	b.n	800382a <__aeabi_dcmpun+0x1e>
 800384c:	000007ff 	.word	0x000007ff

08003850 <__aeabi_d2iz>:
 8003850:	000b      	movs	r3, r1
 8003852:	0002      	movs	r2, r0
 8003854:	b570      	push	{r4, r5, r6, lr}
 8003856:	4d16      	ldr	r5, [pc, #88]	@ (80038b0 <__aeabi_d2iz+0x60>)
 8003858:	030c      	lsls	r4, r1, #12
 800385a:	b082      	sub	sp, #8
 800385c:	0049      	lsls	r1, r1, #1
 800385e:	2000      	movs	r0, #0
 8003860:	9200      	str	r2, [sp, #0]
 8003862:	9301      	str	r3, [sp, #4]
 8003864:	0b24      	lsrs	r4, r4, #12
 8003866:	0d49      	lsrs	r1, r1, #21
 8003868:	0fde      	lsrs	r6, r3, #31
 800386a:	42a9      	cmp	r1, r5
 800386c:	dd04      	ble.n	8003878 <__aeabi_d2iz+0x28>
 800386e:	4811      	ldr	r0, [pc, #68]	@ (80038b4 <__aeabi_d2iz+0x64>)
 8003870:	4281      	cmp	r1, r0
 8003872:	dd03      	ble.n	800387c <__aeabi_d2iz+0x2c>
 8003874:	4b10      	ldr	r3, [pc, #64]	@ (80038b8 <__aeabi_d2iz+0x68>)
 8003876:	18f0      	adds	r0, r6, r3
 8003878:	b002      	add	sp, #8
 800387a:	bd70      	pop	{r4, r5, r6, pc}
 800387c:	2080      	movs	r0, #128	@ 0x80
 800387e:	0340      	lsls	r0, r0, #13
 8003880:	4320      	orrs	r0, r4
 8003882:	4c0e      	ldr	r4, [pc, #56]	@ (80038bc <__aeabi_d2iz+0x6c>)
 8003884:	1a64      	subs	r4, r4, r1
 8003886:	2c1f      	cmp	r4, #31
 8003888:	dd08      	ble.n	800389c <__aeabi_d2iz+0x4c>
 800388a:	4b0d      	ldr	r3, [pc, #52]	@ (80038c0 <__aeabi_d2iz+0x70>)
 800388c:	1a5b      	subs	r3, r3, r1
 800388e:	40d8      	lsrs	r0, r3
 8003890:	0003      	movs	r3, r0
 8003892:	4258      	negs	r0, r3
 8003894:	2e00      	cmp	r6, #0
 8003896:	d1ef      	bne.n	8003878 <__aeabi_d2iz+0x28>
 8003898:	0018      	movs	r0, r3
 800389a:	e7ed      	b.n	8003878 <__aeabi_d2iz+0x28>
 800389c:	4b09      	ldr	r3, [pc, #36]	@ (80038c4 <__aeabi_d2iz+0x74>)
 800389e:	9a00      	ldr	r2, [sp, #0]
 80038a0:	469c      	mov	ip, r3
 80038a2:	0003      	movs	r3, r0
 80038a4:	4461      	add	r1, ip
 80038a6:	408b      	lsls	r3, r1
 80038a8:	40e2      	lsrs	r2, r4
 80038aa:	4313      	orrs	r3, r2
 80038ac:	e7f1      	b.n	8003892 <__aeabi_d2iz+0x42>
 80038ae:	46c0      	nop			@ (mov r8, r8)
 80038b0:	000003fe 	.word	0x000003fe
 80038b4:	0000041d 	.word	0x0000041d
 80038b8:	7fffffff 	.word	0x7fffffff
 80038bc:	00000433 	.word	0x00000433
 80038c0:	00000413 	.word	0x00000413
 80038c4:	fffffbed 	.word	0xfffffbed

080038c8 <__aeabi_i2d>:
 80038c8:	b570      	push	{r4, r5, r6, lr}
 80038ca:	2800      	cmp	r0, #0
 80038cc:	d016      	beq.n	80038fc <__aeabi_i2d+0x34>
 80038ce:	17c3      	asrs	r3, r0, #31
 80038d0:	18c5      	adds	r5, r0, r3
 80038d2:	405d      	eors	r5, r3
 80038d4:	0fc4      	lsrs	r4, r0, #31
 80038d6:	0028      	movs	r0, r5
 80038d8:	f7fc fe2a 	bl	8000530 <__clzsi2>
 80038dc:	4b10      	ldr	r3, [pc, #64]	@ (8003920 <__aeabi_i2d+0x58>)
 80038de:	1a1b      	subs	r3, r3, r0
 80038e0:	055b      	lsls	r3, r3, #21
 80038e2:	0d5b      	lsrs	r3, r3, #21
 80038e4:	280a      	cmp	r0, #10
 80038e6:	dc14      	bgt.n	8003912 <__aeabi_i2d+0x4a>
 80038e8:	0002      	movs	r2, r0
 80038ea:	002e      	movs	r6, r5
 80038ec:	3215      	adds	r2, #21
 80038ee:	4096      	lsls	r6, r2
 80038f0:	220b      	movs	r2, #11
 80038f2:	1a12      	subs	r2, r2, r0
 80038f4:	40d5      	lsrs	r5, r2
 80038f6:	032d      	lsls	r5, r5, #12
 80038f8:	0b2d      	lsrs	r5, r5, #12
 80038fa:	e003      	b.n	8003904 <__aeabi_i2d+0x3c>
 80038fc:	2400      	movs	r4, #0
 80038fe:	2300      	movs	r3, #0
 8003900:	2500      	movs	r5, #0
 8003902:	2600      	movs	r6, #0
 8003904:	051b      	lsls	r3, r3, #20
 8003906:	432b      	orrs	r3, r5
 8003908:	07e4      	lsls	r4, r4, #31
 800390a:	4323      	orrs	r3, r4
 800390c:	0030      	movs	r0, r6
 800390e:	0019      	movs	r1, r3
 8003910:	bd70      	pop	{r4, r5, r6, pc}
 8003912:	380b      	subs	r0, #11
 8003914:	4085      	lsls	r5, r0
 8003916:	032d      	lsls	r5, r5, #12
 8003918:	2600      	movs	r6, #0
 800391a:	0b2d      	lsrs	r5, r5, #12
 800391c:	e7f2      	b.n	8003904 <__aeabi_i2d+0x3c>
 800391e:	46c0      	nop			@ (mov r8, r8)
 8003920:	0000041e 	.word	0x0000041e

08003924 <__aeabi_ui2d>:
 8003924:	b510      	push	{r4, lr}
 8003926:	1e04      	subs	r4, r0, #0
 8003928:	d010      	beq.n	800394c <__aeabi_ui2d+0x28>
 800392a:	f7fc fe01 	bl	8000530 <__clzsi2>
 800392e:	4b0e      	ldr	r3, [pc, #56]	@ (8003968 <__aeabi_ui2d+0x44>)
 8003930:	1a1b      	subs	r3, r3, r0
 8003932:	055b      	lsls	r3, r3, #21
 8003934:	0d5b      	lsrs	r3, r3, #21
 8003936:	280a      	cmp	r0, #10
 8003938:	dc0f      	bgt.n	800395a <__aeabi_ui2d+0x36>
 800393a:	220b      	movs	r2, #11
 800393c:	0021      	movs	r1, r4
 800393e:	1a12      	subs	r2, r2, r0
 8003940:	40d1      	lsrs	r1, r2
 8003942:	3015      	adds	r0, #21
 8003944:	030a      	lsls	r2, r1, #12
 8003946:	4084      	lsls	r4, r0
 8003948:	0b12      	lsrs	r2, r2, #12
 800394a:	e001      	b.n	8003950 <__aeabi_ui2d+0x2c>
 800394c:	2300      	movs	r3, #0
 800394e:	2200      	movs	r2, #0
 8003950:	051b      	lsls	r3, r3, #20
 8003952:	4313      	orrs	r3, r2
 8003954:	0020      	movs	r0, r4
 8003956:	0019      	movs	r1, r3
 8003958:	bd10      	pop	{r4, pc}
 800395a:	0022      	movs	r2, r4
 800395c:	380b      	subs	r0, #11
 800395e:	4082      	lsls	r2, r0
 8003960:	0312      	lsls	r2, r2, #12
 8003962:	2400      	movs	r4, #0
 8003964:	0b12      	lsrs	r2, r2, #12
 8003966:	e7f3      	b.n	8003950 <__aeabi_ui2d+0x2c>
 8003968:	0000041e 	.word	0x0000041e

0800396c <__aeabi_f2d>:
 800396c:	b570      	push	{r4, r5, r6, lr}
 800396e:	0242      	lsls	r2, r0, #9
 8003970:	0043      	lsls	r3, r0, #1
 8003972:	0fc4      	lsrs	r4, r0, #31
 8003974:	20fe      	movs	r0, #254	@ 0xfe
 8003976:	0e1b      	lsrs	r3, r3, #24
 8003978:	1c59      	adds	r1, r3, #1
 800397a:	0a55      	lsrs	r5, r2, #9
 800397c:	4208      	tst	r0, r1
 800397e:	d00c      	beq.n	800399a <__aeabi_f2d+0x2e>
 8003980:	21e0      	movs	r1, #224	@ 0xe0
 8003982:	0089      	lsls	r1, r1, #2
 8003984:	468c      	mov	ip, r1
 8003986:	076d      	lsls	r5, r5, #29
 8003988:	0b12      	lsrs	r2, r2, #12
 800398a:	4463      	add	r3, ip
 800398c:	051b      	lsls	r3, r3, #20
 800398e:	4313      	orrs	r3, r2
 8003990:	07e4      	lsls	r4, r4, #31
 8003992:	4323      	orrs	r3, r4
 8003994:	0028      	movs	r0, r5
 8003996:	0019      	movs	r1, r3
 8003998:	bd70      	pop	{r4, r5, r6, pc}
 800399a:	2b00      	cmp	r3, #0
 800399c:	d114      	bne.n	80039c8 <__aeabi_f2d+0x5c>
 800399e:	2d00      	cmp	r5, #0
 80039a0:	d01b      	beq.n	80039da <__aeabi_f2d+0x6e>
 80039a2:	0028      	movs	r0, r5
 80039a4:	f7fc fdc4 	bl	8000530 <__clzsi2>
 80039a8:	280a      	cmp	r0, #10
 80039aa:	dc1c      	bgt.n	80039e6 <__aeabi_f2d+0x7a>
 80039ac:	230b      	movs	r3, #11
 80039ae:	002a      	movs	r2, r5
 80039b0:	1a1b      	subs	r3, r3, r0
 80039b2:	40da      	lsrs	r2, r3
 80039b4:	0003      	movs	r3, r0
 80039b6:	3315      	adds	r3, #21
 80039b8:	409d      	lsls	r5, r3
 80039ba:	4b0e      	ldr	r3, [pc, #56]	@ (80039f4 <__aeabi_f2d+0x88>)
 80039bc:	0312      	lsls	r2, r2, #12
 80039be:	1a1b      	subs	r3, r3, r0
 80039c0:	055b      	lsls	r3, r3, #21
 80039c2:	0b12      	lsrs	r2, r2, #12
 80039c4:	0d5b      	lsrs	r3, r3, #21
 80039c6:	e7e1      	b.n	800398c <__aeabi_f2d+0x20>
 80039c8:	2d00      	cmp	r5, #0
 80039ca:	d009      	beq.n	80039e0 <__aeabi_f2d+0x74>
 80039cc:	0b13      	lsrs	r3, r2, #12
 80039ce:	2280      	movs	r2, #128	@ 0x80
 80039d0:	0312      	lsls	r2, r2, #12
 80039d2:	431a      	orrs	r2, r3
 80039d4:	076d      	lsls	r5, r5, #29
 80039d6:	4b08      	ldr	r3, [pc, #32]	@ (80039f8 <__aeabi_f2d+0x8c>)
 80039d8:	e7d8      	b.n	800398c <__aeabi_f2d+0x20>
 80039da:	2300      	movs	r3, #0
 80039dc:	2200      	movs	r2, #0
 80039de:	e7d5      	b.n	800398c <__aeabi_f2d+0x20>
 80039e0:	2200      	movs	r2, #0
 80039e2:	4b05      	ldr	r3, [pc, #20]	@ (80039f8 <__aeabi_f2d+0x8c>)
 80039e4:	e7d2      	b.n	800398c <__aeabi_f2d+0x20>
 80039e6:	0003      	movs	r3, r0
 80039e8:	002a      	movs	r2, r5
 80039ea:	3b0b      	subs	r3, #11
 80039ec:	409a      	lsls	r2, r3
 80039ee:	2500      	movs	r5, #0
 80039f0:	e7e3      	b.n	80039ba <__aeabi_f2d+0x4e>
 80039f2:	46c0      	nop			@ (mov r8, r8)
 80039f4:	00000389 	.word	0x00000389
 80039f8:	000007ff 	.word	0x000007ff

080039fc <__aeabi_d2f>:
 80039fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039fe:	004b      	lsls	r3, r1, #1
 8003a00:	030f      	lsls	r7, r1, #12
 8003a02:	0d5b      	lsrs	r3, r3, #21
 8003a04:	4c3a      	ldr	r4, [pc, #232]	@ (8003af0 <__aeabi_d2f+0xf4>)
 8003a06:	0f45      	lsrs	r5, r0, #29
 8003a08:	b083      	sub	sp, #12
 8003a0a:	0a7f      	lsrs	r7, r7, #9
 8003a0c:	1c5e      	adds	r6, r3, #1
 8003a0e:	432f      	orrs	r7, r5
 8003a10:	9000      	str	r0, [sp, #0]
 8003a12:	9101      	str	r1, [sp, #4]
 8003a14:	0fca      	lsrs	r2, r1, #31
 8003a16:	00c5      	lsls	r5, r0, #3
 8003a18:	4226      	tst	r6, r4
 8003a1a:	d00b      	beq.n	8003a34 <__aeabi_d2f+0x38>
 8003a1c:	4935      	ldr	r1, [pc, #212]	@ (8003af4 <__aeabi_d2f+0xf8>)
 8003a1e:	185c      	adds	r4, r3, r1
 8003a20:	2cfe      	cmp	r4, #254	@ 0xfe
 8003a22:	dd13      	ble.n	8003a4c <__aeabi_d2f+0x50>
 8003a24:	20ff      	movs	r0, #255	@ 0xff
 8003a26:	2300      	movs	r3, #0
 8003a28:	05c0      	lsls	r0, r0, #23
 8003a2a:	4318      	orrs	r0, r3
 8003a2c:	07d2      	lsls	r2, r2, #31
 8003a2e:	4310      	orrs	r0, r2
 8003a30:	b003      	add	sp, #12
 8003a32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a34:	433d      	orrs	r5, r7
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d101      	bne.n	8003a3e <__aeabi_d2f+0x42>
 8003a3a:	2000      	movs	r0, #0
 8003a3c:	e7f4      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003a3e:	2d00      	cmp	r5, #0
 8003a40:	d0f0      	beq.n	8003a24 <__aeabi_d2f+0x28>
 8003a42:	2380      	movs	r3, #128	@ 0x80
 8003a44:	03db      	lsls	r3, r3, #15
 8003a46:	20ff      	movs	r0, #255	@ 0xff
 8003a48:	433b      	orrs	r3, r7
 8003a4a:	e7ed      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003a4c:	2c00      	cmp	r4, #0
 8003a4e:	dd0c      	ble.n	8003a6a <__aeabi_d2f+0x6e>
 8003a50:	9b00      	ldr	r3, [sp, #0]
 8003a52:	00ff      	lsls	r7, r7, #3
 8003a54:	019b      	lsls	r3, r3, #6
 8003a56:	1e58      	subs	r0, r3, #1
 8003a58:	4183      	sbcs	r3, r0
 8003a5a:	0f69      	lsrs	r1, r5, #29
 8003a5c:	433b      	orrs	r3, r7
 8003a5e:	430b      	orrs	r3, r1
 8003a60:	0759      	lsls	r1, r3, #29
 8003a62:	d127      	bne.n	8003ab4 <__aeabi_d2f+0xb8>
 8003a64:	08db      	lsrs	r3, r3, #3
 8003a66:	b2e0      	uxtb	r0, r4
 8003a68:	e7de      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003a6a:	0021      	movs	r1, r4
 8003a6c:	3117      	adds	r1, #23
 8003a6e:	db31      	blt.n	8003ad4 <__aeabi_d2f+0xd8>
 8003a70:	2180      	movs	r1, #128	@ 0x80
 8003a72:	201e      	movs	r0, #30
 8003a74:	0409      	lsls	r1, r1, #16
 8003a76:	4339      	orrs	r1, r7
 8003a78:	1b00      	subs	r0, r0, r4
 8003a7a:	281f      	cmp	r0, #31
 8003a7c:	dd2d      	ble.n	8003ada <__aeabi_d2f+0xde>
 8003a7e:	2602      	movs	r6, #2
 8003a80:	4276      	negs	r6, r6
 8003a82:	1b34      	subs	r4, r6, r4
 8003a84:	000e      	movs	r6, r1
 8003a86:	40e6      	lsrs	r6, r4
 8003a88:	0034      	movs	r4, r6
 8003a8a:	2820      	cmp	r0, #32
 8003a8c:	d004      	beq.n	8003a98 <__aeabi_d2f+0x9c>
 8003a8e:	481a      	ldr	r0, [pc, #104]	@ (8003af8 <__aeabi_d2f+0xfc>)
 8003a90:	4684      	mov	ip, r0
 8003a92:	4463      	add	r3, ip
 8003a94:	4099      	lsls	r1, r3
 8003a96:	430d      	orrs	r5, r1
 8003a98:	002b      	movs	r3, r5
 8003a9a:	1e59      	subs	r1, r3, #1
 8003a9c:	418b      	sbcs	r3, r1
 8003a9e:	4323      	orrs	r3, r4
 8003aa0:	0759      	lsls	r1, r3, #29
 8003aa2:	d003      	beq.n	8003aac <__aeabi_d2f+0xb0>
 8003aa4:	210f      	movs	r1, #15
 8003aa6:	4019      	ands	r1, r3
 8003aa8:	2904      	cmp	r1, #4
 8003aaa:	d10b      	bne.n	8003ac4 <__aeabi_d2f+0xc8>
 8003aac:	019b      	lsls	r3, r3, #6
 8003aae:	2000      	movs	r0, #0
 8003ab0:	0a5b      	lsrs	r3, r3, #9
 8003ab2:	e7b9      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003ab4:	210f      	movs	r1, #15
 8003ab6:	4019      	ands	r1, r3
 8003ab8:	2904      	cmp	r1, #4
 8003aba:	d104      	bne.n	8003ac6 <__aeabi_d2f+0xca>
 8003abc:	019b      	lsls	r3, r3, #6
 8003abe:	0a5b      	lsrs	r3, r3, #9
 8003ac0:	b2e0      	uxtb	r0, r4
 8003ac2:	e7b1      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003ac4:	2400      	movs	r4, #0
 8003ac6:	3304      	adds	r3, #4
 8003ac8:	0159      	lsls	r1, r3, #5
 8003aca:	d5f7      	bpl.n	8003abc <__aeabi_d2f+0xc0>
 8003acc:	3401      	adds	r4, #1
 8003ace:	2300      	movs	r3, #0
 8003ad0:	b2e0      	uxtb	r0, r4
 8003ad2:	e7a9      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003ad4:	2000      	movs	r0, #0
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	e7a6      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003ada:	4c08      	ldr	r4, [pc, #32]	@ (8003afc <__aeabi_d2f+0x100>)
 8003adc:	191c      	adds	r4, r3, r4
 8003ade:	002b      	movs	r3, r5
 8003ae0:	40a5      	lsls	r5, r4
 8003ae2:	40c3      	lsrs	r3, r0
 8003ae4:	40a1      	lsls	r1, r4
 8003ae6:	1e68      	subs	r0, r5, #1
 8003ae8:	4185      	sbcs	r5, r0
 8003aea:	4329      	orrs	r1, r5
 8003aec:	430b      	orrs	r3, r1
 8003aee:	e7d7      	b.n	8003aa0 <__aeabi_d2f+0xa4>
 8003af0:	000007fe 	.word	0x000007fe
 8003af4:	fffffc80 	.word	0xfffffc80
 8003af8:	fffffca2 	.word	0xfffffca2
 8003afc:	fffffc82 	.word	0xfffffc82

08003b00 <__clzdi2>:
 8003b00:	b510      	push	{r4, lr}
 8003b02:	2900      	cmp	r1, #0
 8003b04:	d103      	bne.n	8003b0e <__clzdi2+0xe>
 8003b06:	f7fc fd13 	bl	8000530 <__clzsi2>
 8003b0a:	3020      	adds	r0, #32
 8003b0c:	e002      	b.n	8003b14 <__clzdi2+0x14>
 8003b0e:	0008      	movs	r0, r1
 8003b10:	f7fc fd0e 	bl	8000530 <__clzsi2>
 8003b14:	bd10      	pop	{r4, pc}
 8003b16:	46c0      	nop			@ (mov r8, r8)

08003b18 <__divdi3>:
 8003b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b1a:	464f      	mov	r7, r9
 8003b1c:	4646      	mov	r6, r8
 8003b1e:	46d6      	mov	lr, sl
 8003b20:	b5c0      	push	{r6, r7, lr}
 8003b22:	0006      	movs	r6, r0
 8003b24:	000f      	movs	r7, r1
 8003b26:	0010      	movs	r0, r2
 8003b28:	0019      	movs	r1, r3
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	2f00      	cmp	r7, #0
 8003b2e:	db5d      	blt.n	8003bec <__divdi3+0xd4>
 8003b30:	0034      	movs	r4, r6
 8003b32:	003d      	movs	r5, r7
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	db0b      	blt.n	8003b50 <__divdi3+0x38>
 8003b38:	0016      	movs	r6, r2
 8003b3a:	001f      	movs	r7, r3
 8003b3c:	42ab      	cmp	r3, r5
 8003b3e:	d917      	bls.n	8003b70 <__divdi3+0x58>
 8003b40:	2000      	movs	r0, #0
 8003b42:	2100      	movs	r1, #0
 8003b44:	b002      	add	sp, #8
 8003b46:	bce0      	pop	{r5, r6, r7}
 8003b48:	46ba      	mov	sl, r7
 8003b4a:	46b1      	mov	r9, r6
 8003b4c:	46a8      	mov	r8, r5
 8003b4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b50:	2700      	movs	r7, #0
 8003b52:	4246      	negs	r6, r0
 8003b54:	418f      	sbcs	r7, r1
 8003b56:	42af      	cmp	r7, r5
 8003b58:	d8f2      	bhi.n	8003b40 <__divdi3+0x28>
 8003b5a:	d100      	bne.n	8003b5e <__divdi3+0x46>
 8003b5c:	e0a0      	b.n	8003ca0 <__divdi3+0x188>
 8003b5e:	2301      	movs	r3, #1
 8003b60:	425b      	negs	r3, r3
 8003b62:	4699      	mov	r9, r3
 8003b64:	e009      	b.n	8003b7a <__divdi3+0x62>
 8003b66:	2700      	movs	r7, #0
 8003b68:	4246      	negs	r6, r0
 8003b6a:	418f      	sbcs	r7, r1
 8003b6c:	42af      	cmp	r7, r5
 8003b6e:	d8e7      	bhi.n	8003b40 <__divdi3+0x28>
 8003b70:	42af      	cmp	r7, r5
 8003b72:	d100      	bne.n	8003b76 <__divdi3+0x5e>
 8003b74:	e090      	b.n	8003c98 <__divdi3+0x180>
 8003b76:	2300      	movs	r3, #0
 8003b78:	4699      	mov	r9, r3
 8003b7a:	0039      	movs	r1, r7
 8003b7c:	0030      	movs	r0, r6
 8003b7e:	f7ff ffbf 	bl	8003b00 <__clzdi2>
 8003b82:	4680      	mov	r8, r0
 8003b84:	0029      	movs	r1, r5
 8003b86:	0020      	movs	r0, r4
 8003b88:	f7ff ffba 	bl	8003b00 <__clzdi2>
 8003b8c:	4643      	mov	r3, r8
 8003b8e:	1a1b      	subs	r3, r3, r0
 8003b90:	4698      	mov	r8, r3
 8003b92:	3b20      	subs	r3, #32
 8003b94:	d475      	bmi.n	8003c82 <__divdi3+0x16a>
 8003b96:	0031      	movs	r1, r6
 8003b98:	4099      	lsls	r1, r3
 8003b9a:	469a      	mov	sl, r3
 8003b9c:	000b      	movs	r3, r1
 8003b9e:	0031      	movs	r1, r6
 8003ba0:	4640      	mov	r0, r8
 8003ba2:	4081      	lsls	r1, r0
 8003ba4:	000a      	movs	r2, r1
 8003ba6:	42ab      	cmp	r3, r5
 8003ba8:	d82e      	bhi.n	8003c08 <__divdi3+0xf0>
 8003baa:	d02b      	beq.n	8003c04 <__divdi3+0xec>
 8003bac:	4651      	mov	r1, sl
 8003bae:	1aa4      	subs	r4, r4, r2
 8003bb0:	419d      	sbcs	r5, r3
 8003bb2:	2900      	cmp	r1, #0
 8003bb4:	da00      	bge.n	8003bb8 <__divdi3+0xa0>
 8003bb6:	e090      	b.n	8003cda <__divdi3+0x1c2>
 8003bb8:	2100      	movs	r1, #0
 8003bba:	2000      	movs	r0, #0
 8003bbc:	2601      	movs	r6, #1
 8003bbe:	9000      	str	r0, [sp, #0]
 8003bc0:	9101      	str	r1, [sp, #4]
 8003bc2:	4651      	mov	r1, sl
 8003bc4:	408e      	lsls	r6, r1
 8003bc6:	9601      	str	r6, [sp, #4]
 8003bc8:	4641      	mov	r1, r8
 8003bca:	2601      	movs	r6, #1
 8003bcc:	408e      	lsls	r6, r1
 8003bce:	4641      	mov	r1, r8
 8003bd0:	9600      	str	r6, [sp, #0]
 8003bd2:	2900      	cmp	r1, #0
 8003bd4:	d11f      	bne.n	8003c16 <__divdi3+0xfe>
 8003bd6:	9800      	ldr	r0, [sp, #0]
 8003bd8:	9901      	ldr	r1, [sp, #4]
 8003bda:	464b      	mov	r3, r9
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d0b1      	beq.n	8003b44 <__divdi3+0x2c>
 8003be0:	0003      	movs	r3, r0
 8003be2:	000c      	movs	r4, r1
 8003be4:	2100      	movs	r1, #0
 8003be6:	4258      	negs	r0, r3
 8003be8:	41a1      	sbcs	r1, r4
 8003bea:	e7ab      	b.n	8003b44 <__divdi3+0x2c>
 8003bec:	2500      	movs	r5, #0
 8003bee:	4274      	negs	r4, r6
 8003bf0:	41bd      	sbcs	r5, r7
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	dbb7      	blt.n	8003b66 <__divdi3+0x4e>
 8003bf6:	0016      	movs	r6, r2
 8003bf8:	001f      	movs	r7, r3
 8003bfa:	42ab      	cmp	r3, r5
 8003bfc:	d8a0      	bhi.n	8003b40 <__divdi3+0x28>
 8003bfe:	42af      	cmp	r7, r5
 8003c00:	d1ad      	bne.n	8003b5e <__divdi3+0x46>
 8003c02:	e04d      	b.n	8003ca0 <__divdi3+0x188>
 8003c04:	42a1      	cmp	r1, r4
 8003c06:	d9d1      	bls.n	8003bac <__divdi3+0x94>
 8003c08:	2100      	movs	r1, #0
 8003c0a:	2000      	movs	r0, #0
 8003c0c:	9000      	str	r0, [sp, #0]
 8003c0e:	9101      	str	r1, [sp, #4]
 8003c10:	4641      	mov	r1, r8
 8003c12:	2900      	cmp	r1, #0
 8003c14:	d0df      	beq.n	8003bd6 <__divdi3+0xbe>
 8003c16:	07d9      	lsls	r1, r3, #31
 8003c18:	0856      	lsrs	r6, r2, #1
 8003c1a:	085f      	lsrs	r7, r3, #1
 8003c1c:	430e      	orrs	r6, r1
 8003c1e:	4643      	mov	r3, r8
 8003c20:	e00e      	b.n	8003c40 <__divdi3+0x128>
 8003c22:	42af      	cmp	r7, r5
 8003c24:	d101      	bne.n	8003c2a <__divdi3+0x112>
 8003c26:	42a6      	cmp	r6, r4
 8003c28:	d80c      	bhi.n	8003c44 <__divdi3+0x12c>
 8003c2a:	1ba4      	subs	r4, r4, r6
 8003c2c:	41bd      	sbcs	r5, r7
 8003c2e:	2101      	movs	r1, #1
 8003c30:	1924      	adds	r4, r4, r4
 8003c32:	416d      	adcs	r5, r5
 8003c34:	2200      	movs	r2, #0
 8003c36:	3b01      	subs	r3, #1
 8003c38:	1864      	adds	r4, r4, r1
 8003c3a:	4155      	adcs	r5, r2
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d006      	beq.n	8003c4e <__divdi3+0x136>
 8003c40:	42af      	cmp	r7, r5
 8003c42:	d9ee      	bls.n	8003c22 <__divdi3+0x10a>
 8003c44:	3b01      	subs	r3, #1
 8003c46:	1924      	adds	r4, r4, r4
 8003c48:	416d      	adcs	r5, r5
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d1f8      	bne.n	8003c40 <__divdi3+0x128>
 8003c4e:	9a00      	ldr	r2, [sp, #0]
 8003c50:	9b01      	ldr	r3, [sp, #4]
 8003c52:	4651      	mov	r1, sl
 8003c54:	1912      	adds	r2, r2, r4
 8003c56:	416b      	adcs	r3, r5
 8003c58:	2900      	cmp	r1, #0
 8003c5a:	db25      	blt.n	8003ca8 <__divdi3+0x190>
 8003c5c:	002e      	movs	r6, r5
 8003c5e:	002c      	movs	r4, r5
 8003c60:	40ce      	lsrs	r6, r1
 8003c62:	4641      	mov	r1, r8
 8003c64:	40cc      	lsrs	r4, r1
 8003c66:	4651      	mov	r1, sl
 8003c68:	2900      	cmp	r1, #0
 8003c6a:	db2d      	blt.n	8003cc8 <__divdi3+0x1b0>
 8003c6c:	0034      	movs	r4, r6
 8003c6e:	408c      	lsls	r4, r1
 8003c70:	0021      	movs	r1, r4
 8003c72:	4644      	mov	r4, r8
 8003c74:	40a6      	lsls	r6, r4
 8003c76:	0030      	movs	r0, r6
 8003c78:	1a12      	subs	r2, r2, r0
 8003c7a:	418b      	sbcs	r3, r1
 8003c7c:	9200      	str	r2, [sp, #0]
 8003c7e:	9301      	str	r3, [sp, #4]
 8003c80:	e7a9      	b.n	8003bd6 <__divdi3+0xbe>
 8003c82:	4642      	mov	r2, r8
 8003c84:	0038      	movs	r0, r7
 8003c86:	469a      	mov	sl, r3
 8003c88:	2320      	movs	r3, #32
 8003c8a:	0031      	movs	r1, r6
 8003c8c:	4090      	lsls	r0, r2
 8003c8e:	1a9b      	subs	r3, r3, r2
 8003c90:	40d9      	lsrs	r1, r3
 8003c92:	0003      	movs	r3, r0
 8003c94:	430b      	orrs	r3, r1
 8003c96:	e782      	b.n	8003b9e <__divdi3+0x86>
 8003c98:	42a6      	cmp	r6, r4
 8003c9a:	d900      	bls.n	8003c9e <__divdi3+0x186>
 8003c9c:	e750      	b.n	8003b40 <__divdi3+0x28>
 8003c9e:	e76a      	b.n	8003b76 <__divdi3+0x5e>
 8003ca0:	42a6      	cmp	r6, r4
 8003ca2:	d800      	bhi.n	8003ca6 <__divdi3+0x18e>
 8003ca4:	e75b      	b.n	8003b5e <__divdi3+0x46>
 8003ca6:	e74b      	b.n	8003b40 <__divdi3+0x28>
 8003ca8:	4640      	mov	r0, r8
 8003caa:	2120      	movs	r1, #32
 8003cac:	1a09      	subs	r1, r1, r0
 8003cae:	0028      	movs	r0, r5
 8003cb0:	4088      	lsls	r0, r1
 8003cb2:	0026      	movs	r6, r4
 8003cb4:	0001      	movs	r1, r0
 8003cb6:	4640      	mov	r0, r8
 8003cb8:	40c6      	lsrs	r6, r0
 8003cba:	002c      	movs	r4, r5
 8003cbc:	430e      	orrs	r6, r1
 8003cbe:	4641      	mov	r1, r8
 8003cc0:	40cc      	lsrs	r4, r1
 8003cc2:	4651      	mov	r1, sl
 8003cc4:	2900      	cmp	r1, #0
 8003cc6:	dad1      	bge.n	8003c6c <__divdi3+0x154>
 8003cc8:	4640      	mov	r0, r8
 8003cca:	2120      	movs	r1, #32
 8003ccc:	0035      	movs	r5, r6
 8003cce:	4084      	lsls	r4, r0
 8003cd0:	1a09      	subs	r1, r1, r0
 8003cd2:	40cd      	lsrs	r5, r1
 8003cd4:	0021      	movs	r1, r4
 8003cd6:	4329      	orrs	r1, r5
 8003cd8:	e7cb      	b.n	8003c72 <__divdi3+0x15a>
 8003cda:	4641      	mov	r1, r8
 8003cdc:	2620      	movs	r6, #32
 8003cde:	2701      	movs	r7, #1
 8003ce0:	1a76      	subs	r6, r6, r1
 8003ce2:	2000      	movs	r0, #0
 8003ce4:	2100      	movs	r1, #0
 8003ce6:	40f7      	lsrs	r7, r6
 8003ce8:	9000      	str	r0, [sp, #0]
 8003cea:	9101      	str	r1, [sp, #4]
 8003cec:	9701      	str	r7, [sp, #4]
 8003cee:	e76b      	b.n	8003bc8 <__divdi3+0xb0>

08003cf0 <IND_LED_On>:
#endif
#ifndef IND_LED_OFF_LEVEL
#define IND_LED_OFF_LEVEL GPIO_PIN_RESET
#endif

static inline void IND_LED_On(void)  { HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, IND_LED_ON_LEVEL); }
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	2380      	movs	r3, #128	@ 0x80
 8003cf6:	0059      	lsls	r1, r3, #1
 8003cf8:	23a0      	movs	r3, #160	@ 0xa0
 8003cfa:	05db      	lsls	r3, r3, #23
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	0018      	movs	r0, r3
 8003d00:	f00f ff71 	bl	8013be6 <HAL_GPIO_WritePin>
 8003d04:	46c0      	nop			@ (mov r8, r8)
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}

08003d0a <IND_LED_Off>:
static inline void IND_LED_Off(void) { HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, IND_LED_OFF_LEVEL); }
 8003d0a:	b580      	push	{r7, lr}
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	2380      	movs	r3, #128	@ 0x80
 8003d10:	0059      	lsls	r1, r3, #1
 8003d12:	23a0      	movs	r3, #160	@ 0xa0
 8003d14:	05db      	lsls	r3, r3, #23
 8003d16:	2200      	movs	r2, #0
 8003d18:	0018      	movs	r0, r3
 8003d1a:	f00f ff64 	bl	8013be6 <HAL_GPIO_WritePin>
 8003d1e:	46c0      	nop			@ (mov r8, r8)
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}

08003d24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003d24:	b590      	push	{r4, r7, lr}
 8003d26:	b083      	sub	sp, #12
 8003d28:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003d2a:	f00d f8eb 	bl	8010f04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003d2e:	f000 f8af 	bl	8003e90 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* GPIO init for bootloader check (B2 held 2s). */
  MX_GPIO_Init();
 8003d32:	f000 fcdd 	bl	80046f0 <MX_GPIO_Init>
  CheckBootloaderEntry();
 8003d36:	f000 ff49 	bl	8004bcc <CheckBootloaderEntry>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003d3a:	f000 fcd9 	bl	80046f0 <MX_GPIO_Init>
  MX_DMA_Init();
 8003d3e:	f000 fcb1 	bl	80046a4 <MX_DMA_Init>
  MX_USB_PCD_Init();
 8003d42:	f000 fc67 	bl	8004614 <MX_USB_PCD_Init>
  MX_USBX_Device_Init();
 8003d46:	f01e fded 	bl	8022924 <MX_USBX_Device_Init>
  MX_LPTIM2_Init();
 8003d4a:	f000 fa35 	bl	80041b8 <MX_LPTIM2_Init>
  MX_TIM2_Init();
 8003d4e:	f000 fbe3 	bl	8004518 <MX_TIM2_Init>
  MX_I2C1_Init();
 8003d52:	f000 f9f1 	bl	8004138 <MX_I2C1_Init>
  MX_RTC_Init();
 8003d56:	f000 fa95 	bl	8004284 <MX_RTC_Init>
  MX_ADC1_Init();
 8003d5a:	f000 f92b 	bl	8003fb4 <MX_ADC1_Init>
  MX_RNG_Init();
 8003d5e:	f000 fa79 	bl	8004254 <MX_RNG_Init>
  MX_SPI1_Init();
 8003d62:	f000 fb99 	bl	8004498 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  // LED power supply will be enabled via 'ledinit' command
  HAL_GPIO_WritePin(CTL_LEN_GPIO_Port, CTL_LEN_Pin, GPIO_PIN_SET);
 8003d66:	4b46      	ldr	r3, [pc, #280]	@ (8003e80 <main+0x15c>)
 8003d68:	2201      	movs	r2, #1
 8003d6a:	2120      	movs	r1, #32
 8003d6c:	0018      	movs	r0, r3
 8003d6e:	f00f ff3a 	bl	8013be6 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8003d72:	2064      	movs	r0, #100	@ 0x64
 8003d74:	f00d f944 	bl	8011000 <HAL_Delay>

  // Initialize ANALOG driver (ADC with VREFINT calibration)
  ANALOG_Init(&hadc1);
 8003d78:	4b42      	ldr	r3, [pc, #264]	@ (8003e84 <main+0x160>)
 8003d7a:	0018      	movs	r0, r3
 8003d7c:	f00a fcfa 	bl	800e774 <ANALOG_Init>

  // Initialize charger driver
  CHARGER_Init();
 8003d80:	f00b fcea 	bl	800f758 <CHARGER_Init>
  if (USB_IsPresent() != 0u)
 8003d84:	f000 fd96 	bl	80048b4 <USB_IsPresent>
 8003d88:	1e03      	subs	r3, r0, #0
 8003d8a:	d004      	beq.n	8003d96 <main+0x72>
  {
    CHARGER_Reset();
 8003d8c:	f00b fda0 	bl	800f8d0 <CHARGER_Reset>
    s_usb_chgrst_done = 1u;
 8003d90:	4b3d      	ldr	r3, [pc, #244]	@ (8003e88 <main+0x164>)
 8003d92:	2201      	movs	r2, #1
 8003d94:	701a      	strb	r2, [r3, #0]
  }

  // If battery is critically low (and no USB), park MCU in RTC-standby and retry every 1s
  LowBattery_EarlyGate();
 8003d96:	f000 ffbb 	bl	8004d10 <LowBattery_EarlyGate>

  // Initialize PDM microphone driver (SPI1+DMA). After this, MIC_Task() will process 50ms windows.
  MIC_Init();
 8003d9a:	f00c fa79 	bl	8010290 <MIC_Init>
  // MIC_Start() is handled by the driver automatically if needed (powersave/continuous).

  //inicialise usb interface comunication
  USB_CLI_Init();
 8003d9e:	f002 ff71 	bl	8006c84 <USB_CLI_Init>
  
  // Initialize MiniPascal interpreter
  mp_init();
 8003da2:	f008 fdd7 	bl	800c954 <mp_init>

  /* If running on battery and no programs exist, blink and wait in low power until USB is connected. */
  if ((USB_IsPresent() == 0u) && (mp_first_program_slot() == 0u))
 8003da6:	f000 fd85 	bl	80048b4 <USB_IsPresent>
 8003daa:	1e03      	subs	r3, r0, #0
 8003dac:	d106      	bne.n	8003dbc <main+0x98>
 8003dae:	f007 ff0d 	bl	800bbcc <mp_first_program_slot>
 8003db2:	1e03      	subs	r3, r0, #0
 8003db4:	d102      	bne.n	8003dbc <main+0x98>
  {
    NoProgram_SleepUntilUSB();
 8003db6:	f000 fe1f 	bl	80049f8 <NoProgram_SleepUntilUSB>
 8003dba:	e00a      	b.n	8003dd2 <main+0xae>
  }
  else if (USB_IsPresent() == 0u)
 8003dbc:	f000 fd7a 	bl	80048b4 <USB_IsPresent>
 8003dc0:	1e03      	subs	r3, r0, #0
 8003dc2:	d106      	bne.n	8003dd2 <main+0xae>
  {
    /* Battery boot OK: 1x blink 200ms */
    IND_LED_On();
 8003dc4:	f7ff ff94 	bl	8003cf0 <IND_LED_On>
    HAL_Delay(200);
 8003dc8:	20c8      	movs	r0, #200	@ 0xc8
 8003dca:	f00d f919 	bl	8011000 <HAL_Delay>
    IND_LED_Off();
 8003dce:	f7ff ff9c 	bl	8003d0a <IND_LED_Off>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      uint8_t usb_pin = USB_IsPresent();
 8003dd2:	1dfc      	adds	r4, r7, #7
 8003dd4:	f000 fd6e 	bl	80048b4 <USB_IsPresent>
 8003dd8:	0003      	movs	r3, r0
 8003dda:	7023      	strb	r3, [r4, #0]
      static uint8_t s_usb_pin_prev = 0u;

      /* On attach, reset charger once (EXTI attach normally triggers reset; this is a fallback). */
      if ((s_usb_pin_prev == 0u) && (usb_pin != 0u))
 8003ddc:	4b2b      	ldr	r3, [pc, #172]	@ (8003e8c <main+0x168>)
 8003dde:	781b      	ldrb	r3, [r3, #0]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d10d      	bne.n	8003e00 <main+0xdc>
 8003de4:	1dfb      	adds	r3, r7, #7
 8003de6:	781b      	ldrb	r3, [r3, #0]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d009      	beq.n	8003e00 <main+0xdc>
      {
        if (!s_usb_chgrst_done)
 8003dec:	4b26      	ldr	r3, [pc, #152]	@ (8003e88 <main+0x164>)
 8003dee:	781b      	ldrb	r3, [r3, #0]
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d104      	bne.n	8003e00 <main+0xdc>
        {
          CHARGER_Reset();
 8003df6:	f00b fd6b 	bl	800f8d0 <CHARGER_Reset>
          s_usb_chgrst_done = 1u;
 8003dfa:	4b23      	ldr	r3, [pc, #140]	@ (8003e88 <main+0x164>)
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	701a      	strb	r2, [r3, #0]
        }
      }

      /* Fallback: if EXTI detach interrupt is missed, still switch to battery mode. */
      if ((s_usb_pin_prev != 0u) && (usb_pin == 0u))
 8003e00:	4b22      	ldr	r3, [pc, #136]	@ (8003e8c <main+0x168>)
 8003e02:	781b      	ldrb	r3, [r3, #0]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d00c      	beq.n	8003e22 <main+0xfe>
 8003e08:	1dfb      	adds	r3, r7, #7
 8003e0a:	781b      	ldrb	r3, [r3, #0]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d108      	bne.n	8003e22 <main+0xfe>
      {
        USB_CLI_NotifyDetach();
 8003e10:	f002 fdfe 	bl	8006a10 <USB_CLI_NotifyDetach>
        mp_request_usb_detach();
 8003e14:	f008 fe12 	bl	800ca3c <mp_request_usb_detach>
        IND_LED_Off();
 8003e18:	f7ff ff77 	bl	8003d0a <IND_LED_Off>
        s_usb_chgrst_done = 0u;
 8003e1c:	4b1a      	ldr	r3, [pc, #104]	@ (8003e88 <main+0x164>)
 8003e1e:	2200      	movs	r2, #0
 8003e20:	701a      	strb	r2, [r3, #0]
      }
      s_usb_pin_prev = usb_pin;
 8003e22:	4b1a      	ldr	r3, [pc, #104]	@ (8003e8c <main+0x168>)
 8003e24:	1dfa      	adds	r2, r7, #7
 8003e26:	7812      	ldrb	r2, [r2, #0]
 8003e28:	701a      	strb	r2, [r3, #0]

      if (usb_pin)
 8003e2a:	1dfb      	adds	r3, r7, #7
 8003e2c:	781b      	ldrb	r3, [r3, #0]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d003      	beq.n	8003e3a <main+0x116>
      {
        ux_device_stack_tasks_run();
 8003e32:	f01c fd3b 	bl	80208ac <_ux_device_stack_tasks_run>
        USB_CLI_Task();
 8003e36:	f002 ff45 	bl	8006cc4 <USB_CLI_Task>
      }

      /* USB mode is controlled by USB detect pin. */
      uint8_t usb_mode = usb_pin;
 8003e3a:	1dbb      	adds	r3, r7, #6
 8003e3c:	1dfa      	adds	r2, r7, #7
 8003e3e:	7812      	ldrb	r2, [r2, #0]
 8003e40:	701a      	strb	r2, [r3, #0]
      if (!usb_mode)
 8003e42:	1dbb      	adds	r3, r7, #6
 8003e44:	781b      	ldrb	r3, [r3, #0]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d10b      	bne.n	8003e62 <main+0x13e>
      {
        if (mp_first_program_slot() == 0u)
 8003e4a:	f007 febf 	bl	800bbcc <mp_first_program_slot>
 8003e4e:	1e03      	subs	r3, r0, #0
 8003e50:	d101      	bne.n	8003e56 <main+0x132>
        {
          NoProgram_SleepUntilUSB();
 8003e52:	f000 fdd1 	bl	80049f8 <NoProgram_SleepUntilUSB>
        }
        mp_autorun_poll();
 8003e56:	f008 feab 	bl	800cbb0 <mp_autorun_poll>
        mp_task();
 8003e5a:	f008 fe97 	bl	800cb8c <mp_task>
        mp_buttons_poll();
 8003e5e:	f009 f8db 	bl	800d018 <mp_buttons_poll>
      }
      ANALOG_Task();
 8003e62:	f00a fd51 	bl	800e908 <ANALOG_Task>
      CHARGER_Task();
 8003e66:	f00b fc91 	bl	800f78c <CHARGER_Task>
      LowBattery_Task();
 8003e6a:	f000 ff9b 	bl	8004da4 <LowBattery_Task>
      BEEP_Task();
 8003e6e:	f00a fc1d 	bl	800e6ac <BEEP_Task>
      MIC_Task();
 8003e72:	f00c fb2d 	bl	80104d0 <MIC_Task>
      BL_Task();
 8003e76:	f000 fe17 	bl	8004aa8 <BL_Task>
      // Power save: MCU sleeps, wakes on interrupt (USB, UART, EXTI, SysTick...)
      __WFI();
 8003e7a:	bf30      	wfi
  {
 8003e7c:	e7a9      	b.n	8003dd2 <main+0xae>
 8003e7e:	46c0      	nop			@ (mov r8, r8)
 8003e80:	50000400 	.word	0x50000400
 8003e84:	200002f4 	.word	0x200002f4
 8003e88:	20000894 	.word	0x20000894
 8003e8c:	2000089a 	.word	0x2000089a

08003e90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003e90:	b590      	push	{r4, r7, lr}
 8003e92:	b09f      	sub	sp, #124	@ 0x7c
 8003e94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003e96:	242c      	movs	r4, #44	@ 0x2c
 8003e98:	193b      	adds	r3, r7, r4
 8003e9a:	0018      	movs	r0, r3
 8003e9c:	234c      	movs	r3, #76	@ 0x4c
 8003e9e:	001a      	movs	r2, r3
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	f020 fe13 	bl	8024acc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003ea6:	231c      	movs	r3, #28
 8003ea8:	18fb      	adds	r3, r7, r3
 8003eaa:	0018      	movs	r0, r3
 8003eac:	2310      	movs	r3, #16
 8003eae:	001a      	movs	r2, r3
 8003eb0:	2100      	movs	r1, #0
 8003eb2:	f020 fe0b 	bl	8024acc <memset>
  RCC_CRSInitTypeDef RCC_CRSInitStruct = {0};
 8003eb6:	1d3b      	adds	r3, r7, #4
 8003eb8:	0018      	movs	r0, r3
 8003eba:	2318      	movs	r3, #24
 8003ebc:	001a      	movs	r2, r3
 8003ebe:	2100      	movs	r1, #0
 8003ec0:	f020 fe04 	bl	8024acc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ec4:	2380      	movs	r3, #128	@ 0x80
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	0018      	movs	r0, r3
 8003eca:	f013 ff33 	bl	8017d34 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003ece:	f013 fe99 	bl	8017c04 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8003ed2:	4a36      	ldr	r2, [pc, #216]	@ (8003fac <SystemClock_Config+0x11c>)
 8003ed4:	2390      	movs	r3, #144	@ 0x90
 8003ed6:	58d3      	ldr	r3, [r2, r3]
 8003ed8:	4934      	ldr	r1, [pc, #208]	@ (8003fac <SystemClock_Config+0x11c>)
 8003eda:	2218      	movs	r2, #24
 8003edc:	4393      	bics	r3, r2
 8003ede:	2290      	movs	r2, #144	@ 0x90
 8003ee0:	508b      	str	r3, [r1, r2]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE
 8003ee2:	193b      	adds	r3, r7, r4
 8003ee4:	2236      	movs	r2, #54	@ 0x36
 8003ee6:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003ee8:	193b      	adds	r3, r7, r4
 8003eea:	2281      	movs	r2, #129	@ 0x81
 8003eec:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003eee:	193b      	adds	r3, r7, r4
 8003ef0:	2280      	movs	r2, #128	@ 0x80
 8003ef2:	0052      	lsls	r2, r2, #1
 8003ef4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003ef6:	0021      	movs	r1, r4
 8003ef8:	187b      	adds	r3, r7, r1
 8003efa:	2240      	movs	r2, #64	@ 0x40
 8003efc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003efe:	187b      	adds	r3, r7, r1
 8003f00:	2201      	movs	r2, #1
 8003f02:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8003f04:	187b      	adds	r3, r7, r1
 8003f06:	2200      	movs	r2, #0
 8003f08:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8003f0a:	187b      	adds	r3, r7, r1
 8003f0c:	22b0      	movs	r2, #176	@ 0xb0
 8003f0e:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8003f10:	187b      	adds	r3, r7, r1
 8003f12:	2201      	movs	r2, #1
 8003f14:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003f16:	187b      	adds	r3, r7, r1
 8003f18:	2200      	movs	r2, #0
 8003f1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003f1c:	187b      	adds	r3, r7, r1
 8003f1e:	0018      	movs	r0, r3
 8003f20:	f014 f89e 	bl	8018060 <HAL_RCC_OscConfig>
 8003f24:	1e03      	subs	r3, r0, #0
 8003f26:	d001      	beq.n	8003f2c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8003f28:	f000 ff74 	bl	8004e14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003f2c:	211c      	movs	r1, #28
 8003f2e:	187b      	adds	r3, r7, r1
 8003f30:	2207      	movs	r2, #7
 8003f32:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8003f34:	187b      	adds	r3, r7, r1
 8003f36:	2200      	movs	r2, #0
 8003f38:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003f3a:	187b      	adds	r3, r7, r1
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003f40:	187b      	adds	r3, r7, r1
 8003f42:	2200      	movs	r2, #0
 8003f44:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003f46:	187b      	adds	r3, r7, r1
 8003f48:	2101      	movs	r1, #1
 8003f4a:	0018      	movs	r0, r3
 8003f4c:	f014 fcb2 	bl	80188b4 <HAL_RCC_ClockConfig>
 8003f50:	1e03      	subs	r3, r0, #0
 8003f52:	d001      	beq.n	8003f58 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8003f54:	f000 ff5e 	bl	8004e14 <Error_Handler>
  }

  /** Enable the CRS clock
  */
  __HAL_RCC_CRS_CLK_ENABLE();
 8003f58:	4b14      	ldr	r3, [pc, #80]	@ (8003fac <SystemClock_Config+0x11c>)
 8003f5a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003f5c:	4b13      	ldr	r3, [pc, #76]	@ (8003fac <SystemClock_Config+0x11c>)
 8003f5e:	2180      	movs	r1, #128	@ 0x80
 8003f60:	0249      	lsls	r1, r1, #9
 8003f62:	430a      	orrs	r2, r1
 8003f64:	659a      	str	r2, [r3, #88]	@ 0x58
 8003f66:	4b11      	ldr	r3, [pc, #68]	@ (8003fac <SystemClock_Config+0x11c>)
 8003f68:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003f6a:	2380      	movs	r3, #128	@ 0x80
 8003f6c:	025b      	lsls	r3, r3, #9
 8003f6e:	4013      	ands	r3, r2
 8003f70:	603b      	str	r3, [r7, #0]
 8003f72:	683b      	ldr	r3, [r7, #0]

  /** Configures CRS
  */
  RCC_CRSInitStruct.Prescaler = RCC_CRS_SYNC_DIV1;
 8003f74:	1d3b      	adds	r3, r7, #4
 8003f76:	2200      	movs	r2, #0
 8003f78:	601a      	str	r2, [r3, #0]
  RCC_CRSInitStruct.Source = RCC_CRS_SYNC_SOURCE_USB;
 8003f7a:	1d3b      	adds	r3, r7, #4
 8003f7c:	2280      	movs	r2, #128	@ 0x80
 8003f7e:	0592      	lsls	r2, r2, #22
 8003f80:	605a      	str	r2, [r3, #4]
  RCC_CRSInitStruct.Polarity = RCC_CRS_SYNC_POLARITY_RISING;
 8003f82:	1d3b      	adds	r3, r7, #4
 8003f84:	2200      	movs	r2, #0
 8003f86:	609a      	str	r2, [r3, #8]
  RCC_CRSInitStruct.ReloadValue = __HAL_RCC_CRS_RELOADVALUE_CALCULATE(48000000,1000);
 8003f88:	1d3b      	adds	r3, r7, #4
 8003f8a:	4a09      	ldr	r2, [pc, #36]	@ (8003fb0 <SystemClock_Config+0x120>)
 8003f8c:	60da      	str	r2, [r3, #12]
  RCC_CRSInitStruct.ErrorLimitValue = 34;
 8003f8e:	1d3b      	adds	r3, r7, #4
 8003f90:	2222      	movs	r2, #34	@ 0x22
 8003f92:	611a      	str	r2, [r3, #16]
  RCC_CRSInitStruct.HSI48CalibrationValue = 32;
 8003f94:	1d3b      	adds	r3, r7, #4
 8003f96:	2220      	movs	r2, #32
 8003f98:	615a      	str	r2, [r3, #20]

  HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
 8003f9a:	1d3b      	adds	r3, r7, #4
 8003f9c:	0018      	movs	r0, r3
 8003f9e:	f015 f8a3 	bl	80190e8 <HAL_RCCEx_CRSConfig>
}
 8003fa2:	46c0      	nop			@ (mov r8, r8)
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	b01f      	add	sp, #124	@ 0x7c
 8003fa8:	bd90      	pop	{r4, r7, pc}
 8003faa:	46c0      	nop			@ (mov r8, r8)
 8003fac:	40021000 	.word	0x40021000
 8003fb0:	0000bb7f 	.word	0x0000bb7f

08003fb4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b08a      	sub	sp, #40	@ 0x28
 8003fb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003fba:	231c      	movs	r3, #28
 8003fbc:	18fb      	adds	r3, r7, r3
 8003fbe:	0018      	movs	r0, r3
 8003fc0:	230c      	movs	r3, #12
 8003fc2:	001a      	movs	r2, r3
 8003fc4:	2100      	movs	r1, #0
 8003fc6:	f020 fd81 	bl	8024acc <memset>
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8003fca:	1d3b      	adds	r3, r7, #4
 8003fcc:	0018      	movs	r0, r3
 8003fce:	2318      	movs	r3, #24
 8003fd0:	001a      	movs	r2, r3
 8003fd2:	2100      	movs	r1, #0
 8003fd4:	f020 fd7a 	bl	8024acc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003fd8:	4b4f      	ldr	r3, [pc, #316]	@ (8004118 <MX_ADC1_Init+0x164>)
 8003fda:	4a50      	ldr	r2, [pc, #320]	@ (800411c <MX_ADC1_Init+0x168>)
 8003fdc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8003fde:	4b4e      	ldr	r3, [pc, #312]	@ (8004118 <MX_ADC1_Init+0x164>)
 8003fe0:	22c0      	movs	r2, #192	@ 0xc0
 8003fe2:	0612      	lsls	r2, r2, #24
 8003fe4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003fe6:	4b4c      	ldr	r3, [pc, #304]	@ (8004118 <MX_ADC1_Init+0x164>)
 8003fe8:	2200      	movs	r2, #0
 8003fea:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003fec:	4b4a      	ldr	r3, [pc, #296]	@ (8004118 <MX_ADC1_Init+0x164>)
 8003fee:	2200      	movs	r2, #0
 8003ff0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 8003ff2:	4b49      	ldr	r3, [pc, #292]	@ (8004118 <MX_ADC1_Init+0x164>)
 8003ff4:	2280      	movs	r2, #128	@ 0x80
 8003ff6:	0612      	lsls	r2, r2, #24
 8003ff8:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003ffa:	4b47      	ldr	r3, [pc, #284]	@ (8004118 <MX_ADC1_Init+0x164>)
 8003ffc:	2204      	movs	r2, #4
 8003ffe:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004000:	4b45      	ldr	r3, [pc, #276]	@ (8004118 <MX_ADC1_Init+0x164>)
 8004002:	2200      	movs	r2, #0
 8004004:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8004006:	4b44      	ldr	r3, [pc, #272]	@ (8004118 <MX_ADC1_Init+0x164>)
 8004008:	2200      	movs	r2, #0
 800400a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800400c:	4b42      	ldr	r3, [pc, #264]	@ (8004118 <MX_ADC1_Init+0x164>)
 800400e:	2200      	movs	r2, #0
 8004010:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8004012:	4b41      	ldr	r3, [pc, #260]	@ (8004118 <MX_ADC1_Init+0x164>)
 8004014:	2201      	movs	r2, #1
 8004016:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004018:	4b3f      	ldr	r3, [pc, #252]	@ (8004118 <MX_ADC1_Init+0x164>)
 800401a:	2220      	movs	r2, #32
 800401c:	2100      	movs	r1, #0
 800401e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004020:	4b3d      	ldr	r3, [pc, #244]	@ (8004118 <MX_ADC1_Init+0x164>)
 8004022:	2200      	movs	r2, #0
 8004024:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004026:	4b3c      	ldr	r3, [pc, #240]	@ (8004118 <MX_ADC1_Init+0x164>)
 8004028:	2200      	movs	r2, #0
 800402a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800402c:	4b3a      	ldr	r3, [pc, #232]	@ (8004118 <MX_ADC1_Init+0x164>)
 800402e:	222c      	movs	r2, #44	@ 0x2c
 8004030:	2100      	movs	r1, #0
 8004032:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004034:	4b38      	ldr	r3, [pc, #224]	@ (8004118 <MX_ADC1_Init+0x164>)
 8004036:	2200      	movs	r2, #0
 8004038:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 800403a:	4b37      	ldr	r3, [pc, #220]	@ (8004118 <MX_ADC1_Init+0x164>)
 800403c:	2207      	movs	r2, #7
 800403e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8004040:	4b35      	ldr	r3, [pc, #212]	@ (8004118 <MX_ADC1_Init+0x164>)
 8004042:	223c      	movs	r2, #60	@ 0x3c
 8004044:	2100      	movs	r1, #0
 8004046:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8004048:	4b33      	ldr	r3, [pc, #204]	@ (8004118 <MX_ADC1_Init+0x164>)
 800404a:	2200      	movs	r2, #0
 800404c:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800404e:	4b32      	ldr	r3, [pc, #200]	@ (8004118 <MX_ADC1_Init+0x164>)
 8004050:	0018      	movs	r0, r3
 8004052:	f00d fa5f 	bl	8011514 <HAL_ADC_Init>
 8004056:	1e03      	subs	r3, r0, #0
 8004058:	d001      	beq.n	800405e <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 800405a:	f000 fedb 	bl	8004e14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800405e:	211c      	movs	r1, #28
 8004060:	187b      	adds	r3, r7, r1
 8004062:	4a2f      	ldr	r2, [pc, #188]	@ (8004120 <MX_ADC1_Init+0x16c>)
 8004064:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8004066:	187b      	adds	r3, r7, r1
 8004068:	2201      	movs	r2, #1
 800406a:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800406c:	187a      	adds	r2, r7, r1
 800406e:	4b2a      	ldr	r3, [pc, #168]	@ (8004118 <MX_ADC1_Init+0x164>)
 8004070:	0011      	movs	r1, r2
 8004072:	0018      	movs	r0, r3
 8004074:	f00d fe92 	bl	8011d9c <HAL_ADC_ConfigChannel>
 8004078:	1e03      	subs	r3, r0, #0
 800407a:	d001      	beq.n	8004080 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 800407c:	f000 feca 	bl	8004e14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8004080:	211c      	movs	r1, #28
 8004082:	187b      	adds	r3, r7, r1
 8004084:	4a27      	ldr	r2, [pc, #156]	@ (8004124 <MX_ADC1_Init+0x170>)
 8004086:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004088:	187a      	adds	r2, r7, r1
 800408a:	4b23      	ldr	r3, [pc, #140]	@ (8004118 <MX_ADC1_Init+0x164>)
 800408c:	0011      	movs	r1, r2
 800408e:	0018      	movs	r0, r3
 8004090:	f00d fe84 	bl	8011d9c <HAL_ADC_ConfigChannel>
 8004094:	1e03      	subs	r3, r0, #0
 8004096:	d001      	beq.n	800409c <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 8004098:	f000 febc 	bl	8004e14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 800409c:	211c      	movs	r1, #28
 800409e:	187b      	adds	r3, r7, r1
 80040a0:	4a21      	ldr	r2, [pc, #132]	@ (8004128 <MX_ADC1_Init+0x174>)
 80040a2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80040a4:	187a      	adds	r2, r7, r1
 80040a6:	4b1c      	ldr	r3, [pc, #112]	@ (8004118 <MX_ADC1_Init+0x164>)
 80040a8:	0011      	movs	r1, r2
 80040aa:	0018      	movs	r0, r3
 80040ac:	f00d fe76 	bl	8011d9c <HAL_ADC_ConfigChannel>
 80040b0:	1e03      	subs	r3, r0, #0
 80040b2:	d001      	beq.n	80040b8 <MX_ADC1_Init+0x104>
  {
    Error_Handler();
 80040b4:	f000 feae 	bl	8004e14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 80040b8:	211c      	movs	r1, #28
 80040ba:	187b      	adds	r3, r7, r1
 80040bc:	4a1b      	ldr	r2, [pc, #108]	@ (800412c <MX_ADC1_Init+0x178>)
 80040be:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80040c0:	187a      	adds	r2, r7, r1
 80040c2:	4b15      	ldr	r3, [pc, #84]	@ (8004118 <MX_ADC1_Init+0x164>)
 80040c4:	0011      	movs	r1, r2
 80040c6:	0018      	movs	r0, r3
 80040c8:	f00d fe68 	bl	8011d9c <HAL_ADC_ConfigChannel>
 80040cc:	1e03      	subs	r3, r0, #0
 80040ce:	d001      	beq.n	80040d4 <MX_ADC1_Init+0x120>
  {
    Error_Handler();
 80040d0:	f000 fea0 	bl	8004e14 <Error_Handler>
  }

  /** Configure the WatchDogs 2
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_2;
 80040d4:	1d3b      	adds	r3, r7, #4
 80040d6:	4a16      	ldr	r2, [pc, #88]	@ (8004130 <MX_ADC1_Init+0x17c>)
 80040d8:	601a      	str	r2, [r3, #0]
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 80040da:	1d3b      	adds	r3, r7, #4
 80040dc:	22c0      	movs	r2, #192	@ 0xc0
 80040de:	0412      	lsls	r2, r2, #16
 80040e0:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 80040e2:	1d3a      	adds	r2, r7, #4
 80040e4:	4b0c      	ldr	r3, [pc, #48]	@ (8004118 <MX_ADC1_Init+0x164>)
 80040e6:	0011      	movs	r1, r2
 80040e8:	0018      	movs	r0, r3
 80040ea:	f00d ffc3 	bl	8012074 <HAL_ADC_AnalogWDGConfig>
 80040ee:	1e03      	subs	r3, r0, #0
 80040f0:	d001      	beq.n	80040f6 <MX_ADC1_Init+0x142>
  {
    Error_Handler();
 80040f2:	f000 fe8f 	bl	8004e14 <Error_Handler>
  }

  /** Configure the WatchDogs 3
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_3;
 80040f6:	1d3b      	adds	r3, r7, #4
 80040f8:	4a0e      	ldr	r2, [pc, #56]	@ (8004134 <MX_ADC1_Init+0x180>)
 80040fa:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 80040fc:	1d3a      	adds	r2, r7, #4
 80040fe:	4b06      	ldr	r3, [pc, #24]	@ (8004118 <MX_ADC1_Init+0x164>)
 8004100:	0011      	movs	r1, r2
 8004102:	0018      	movs	r0, r3
 8004104:	f00d ffb6 	bl	8012074 <HAL_ADC_AnalogWDGConfig>
 8004108:	1e03      	subs	r3, r0, #0
 800410a:	d001      	beq.n	8004110 <MX_ADC1_Init+0x15c>
  {
    Error_Handler();
 800410c:	f000 fe82 	bl	8004e14 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004110:	46c0      	nop			@ (mov r8, r8)
 8004112:	46bd      	mov	sp, r7
 8004114:	b00a      	add	sp, #40	@ 0x28
 8004116:	bd80      	pop	{r7, pc}
 8004118:	200002f4 	.word	0x200002f4
 800411c:	40012400 	.word	0x40012400
 8004120:	b0001000 	.word	0xb0001000
 8004124:	38004000 	.word	0x38004000
 8004128:	44020000 	.word	0x44020000
 800412c:	b4002000 	.word	0xb4002000
 8004130:	0017ffff 	.word	0x0017ffff
 8004134:	0027ffff 	.word	0x0027ffff

08004138 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800413c:	4b1b      	ldr	r3, [pc, #108]	@ (80041ac <MX_I2C1_Init+0x74>)
 800413e:	4a1c      	ldr	r2, [pc, #112]	@ (80041b0 <MX_I2C1_Init+0x78>)
 8004140:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303EFD;
 8004142:	4b1a      	ldr	r3, [pc, #104]	@ (80041ac <MX_I2C1_Init+0x74>)
 8004144:	4a1b      	ldr	r2, [pc, #108]	@ (80041b4 <MX_I2C1_Init+0x7c>)
 8004146:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004148:	4b18      	ldr	r3, [pc, #96]	@ (80041ac <MX_I2C1_Init+0x74>)
 800414a:	2200      	movs	r2, #0
 800414c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800414e:	4b17      	ldr	r3, [pc, #92]	@ (80041ac <MX_I2C1_Init+0x74>)
 8004150:	2201      	movs	r2, #1
 8004152:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004154:	4b15      	ldr	r3, [pc, #84]	@ (80041ac <MX_I2C1_Init+0x74>)
 8004156:	2200      	movs	r2, #0
 8004158:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800415a:	4b14      	ldr	r3, [pc, #80]	@ (80041ac <MX_I2C1_Init+0x74>)
 800415c:	2200      	movs	r2, #0
 800415e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004160:	4b12      	ldr	r3, [pc, #72]	@ (80041ac <MX_I2C1_Init+0x74>)
 8004162:	2200      	movs	r2, #0
 8004164:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004166:	4b11      	ldr	r3, [pc, #68]	@ (80041ac <MX_I2C1_Init+0x74>)
 8004168:	2200      	movs	r2, #0
 800416a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800416c:	4b0f      	ldr	r3, [pc, #60]	@ (80041ac <MX_I2C1_Init+0x74>)
 800416e:	2200      	movs	r2, #0
 8004170:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004172:	4b0e      	ldr	r3, [pc, #56]	@ (80041ac <MX_I2C1_Init+0x74>)
 8004174:	0018      	movs	r0, r3
 8004176:	f00f fd91 	bl	8013c9c <HAL_I2C_Init>
 800417a:	1e03      	subs	r3, r0, #0
 800417c:	d001      	beq.n	8004182 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800417e:	f000 fe49 	bl	8004e14 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004182:	4b0a      	ldr	r3, [pc, #40]	@ (80041ac <MX_I2C1_Init+0x74>)
 8004184:	2100      	movs	r1, #0
 8004186:	0018      	movs	r0, r3
 8004188:	f010 fb8c 	bl	80148a4 <HAL_I2CEx_ConfigAnalogFilter>
 800418c:	1e03      	subs	r3, r0, #0
 800418e:	d001      	beq.n	8004194 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004190:	f000 fe40 	bl	8004e14 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004194:	4b05      	ldr	r3, [pc, #20]	@ (80041ac <MX_I2C1_Init+0x74>)
 8004196:	2100      	movs	r1, #0
 8004198:	0018      	movs	r0, r3
 800419a:	f010 fbcf 	bl	801493c <HAL_I2CEx_ConfigDigitalFilter>
 800419e:	1e03      	subs	r3, r0, #0
 80041a0:	d001      	beq.n	80041a6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80041a2:	f000 fe37 	bl	8004e14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80041a6:	46c0      	nop			@ (mov r8, r8)
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	20000358 	.word	0x20000358
 80041b0:	40005400 	.word	0x40005400
 80041b4:	20303efd 	.word	0x20303efd

080041b8 <MX_LPTIM2_Init>:
  * @brief LPTIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM2_Init(void)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b082      	sub	sp, #8
 80041bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LPTIM2_Init 0 */

  /* USER CODE END LPTIM2_Init 0 */

  LPTIM_OC_ConfigTypeDef sConfig1 = {0};
 80041be:	003b      	movs	r3, r7
 80041c0:	0018      	movs	r0, r3
 80041c2:	2308      	movs	r3, #8
 80041c4:	001a      	movs	r2, r3
 80041c6:	2100      	movs	r1, #0
 80041c8:	f020 fc80 	bl	8024acc <memset>

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  hlptim2.Instance = LPTIM2;
 80041cc:	4b1e      	ldr	r3, [pc, #120]	@ (8004248 <MX_LPTIM2_Init+0x90>)
 80041ce:	4a1f      	ldr	r2, [pc, #124]	@ (800424c <MX_LPTIM2_Init+0x94>)
 80041d0:	601a      	str	r2, [r3, #0]
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80041d2:	4b1d      	ldr	r3, [pc, #116]	@ (8004248 <MX_LPTIM2_Init+0x90>)
 80041d4:	2200      	movs	r2, #0
 80041d6:	605a      	str	r2, [r3, #4]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV16;
 80041d8:	4b1b      	ldr	r3, [pc, #108]	@ (8004248 <MX_LPTIM2_Init+0x90>)
 80041da:	2280      	movs	r2, #128	@ 0x80
 80041dc:	0112      	lsls	r2, r2, #4
 80041de:	609a      	str	r2, [r3, #8]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80041e0:	4b19      	ldr	r3, [pc, #100]	@ (8004248 <MX_LPTIM2_Init+0x90>)
 80041e2:	4a1b      	ldr	r2, [pc, #108]	@ (8004250 <MX_LPTIM2_Init+0x98>)
 80041e4:	615a      	str	r2, [r3, #20]
  hlptim2.Init.Period = 4000;
 80041e6:	4b18      	ldr	r3, [pc, #96]	@ (8004248 <MX_LPTIM2_Init+0x90>)
 80041e8:	22fa      	movs	r2, #250	@ 0xfa
 80041ea:	0112      	lsls	r2, r2, #4
 80041ec:	621a      	str	r2, [r3, #32]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_ENDOFPERIOD;
 80041ee:	4b16      	ldr	r3, [pc, #88]	@ (8004248 <MX_LPTIM2_Init+0x90>)
 80041f0:	2280      	movs	r2, #128	@ 0x80
 80041f2:	03d2      	lsls	r2, r2, #15
 80041f4:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80041f6:	4b14      	ldr	r3, [pc, #80]	@ (8004248 <MX_LPTIM2_Init+0x90>)
 80041f8:	2200      	movs	r2, #0
 80041fa:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim2.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80041fc:	4b12      	ldr	r3, [pc, #72]	@ (8004248 <MX_LPTIM2_Init+0x90>)
 80041fe:	2200      	movs	r2, #0
 8004200:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim2.Init.RepetitionCounter = 0;
 8004202:	4b11      	ldr	r3, [pc, #68]	@ (8004248 <MX_LPTIM2_Init+0x90>)
 8004204:	2200      	movs	r2, #0
 8004206:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 8004208:	4b0f      	ldr	r3, [pc, #60]	@ (8004248 <MX_LPTIM2_Init+0x90>)
 800420a:	0018      	movs	r0, r3
 800420c:	f010 fbe2 	bl	80149d4 <HAL_LPTIM_Init>
 8004210:	1e03      	subs	r3, r0, #0
 8004212:	d001      	beq.n	8004218 <MX_LPTIM2_Init+0x60>
  {
    Error_Handler();
 8004214:	f000 fdfe 	bl	8004e14 <Error_Handler>
  }
  sConfig1.Pulse = 0;
 8004218:	003b      	movs	r3, r7
 800421a:	2200      	movs	r2, #0
 800421c:	601a      	str	r2, [r3, #0]
  sConfig1.OCPolarity = LPTIM_OCPOLARITY_HIGH;
 800421e:	003b      	movs	r3, r7
 8004220:	2200      	movs	r2, #0
 8004222:	605a      	str	r2, [r3, #4]
  if (HAL_LPTIM_OC_ConfigChannel(&hlptim2, &sConfig1, LPTIM_CHANNEL_1) != HAL_OK)
 8004224:	0039      	movs	r1, r7
 8004226:	4b08      	ldr	r3, [pc, #32]	@ (8004248 <MX_LPTIM2_Init+0x90>)
 8004228:	2200      	movs	r2, #0
 800422a:	0018      	movs	r0, r3
 800422c:	f011 f93c 	bl	80154a8 <HAL_LPTIM_OC_ConfigChannel>
 8004230:	1e03      	subs	r3, r0, #0
 8004232:	d001      	beq.n	8004238 <MX_LPTIM2_Init+0x80>
  {
    Error_Handler();
 8004234:	f000 fdee 	bl	8004e14 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */
  HAL_LPTIM_MspPostInit(&hlptim2);
 8004238:	4b03      	ldr	r3, [pc, #12]	@ (8004248 <MX_LPTIM2_Init+0x90>)
 800423a:	0018      	movs	r0, r3
 800423c:	f000 ff40 	bl	80050c0 <HAL_LPTIM_MspPostInit>

}
 8004240:	46c0      	nop			@ (mov r8, r8)
 8004242:	46bd      	mov	sp, r7
 8004244:	b002      	add	sp, #8
 8004246:	bd80      	pop	{r7, pc}
 8004248:	200003ac 	.word	0x200003ac
 800424c:	40009400 	.word	0x40009400
 8004250:	0000ffff 	.word	0x0000ffff

08004254 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8004258:	4b08      	ldr	r3, [pc, #32]	@ (800427c <MX_RNG_Init+0x28>)
 800425a:	4a09      	ldr	r2, [pc, #36]	@ (8004280 <MX_RNG_Init+0x2c>)
 800425c:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 800425e:	4b07      	ldr	r3, [pc, #28]	@ (800427c <MX_RNG_Init+0x28>)
 8004260:	2200      	movs	r2, #0
 8004262:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8004264:	4b05      	ldr	r3, [pc, #20]	@ (800427c <MX_RNG_Init+0x28>)
 8004266:	0018      	movs	r0, r3
 8004268:	f014 ff84 	bl	8019174 <HAL_RNG_Init>
 800426c:	1e03      	subs	r3, r0, #0
 800426e:	d001      	beq.n	8004274 <MX_RNG_Init+0x20>
  {
    Error_Handler();
 8004270:	f000 fdd0 	bl	8004e14 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8004274:	46c0      	nop			@ (mov r8, r8)
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
 800427a:	46c0      	nop			@ (mov r8, r8)
 800427c:	20000404 	.word	0x20000404
 8004280:	40025000 	.word	0x40025000

08004284 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b094      	sub	sp, #80	@ 0x50
 8004288:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800428a:	2338      	movs	r3, #56	@ 0x38
 800428c:	18fb      	adds	r3, r7, r3
 800428e:	0018      	movs	r0, r3
 8004290:	2314      	movs	r3, #20
 8004292:	001a      	movs	r2, r3
 8004294:	2100      	movs	r1, #0
 8004296:	f020 fc19 	bl	8024acc <memset>
  RTC_DateTypeDef sDate = {0};
 800429a:	2334      	movs	r3, #52	@ 0x34
 800429c:	18fb      	adds	r3, r7, r3
 800429e:	2200      	movs	r2, #0
 80042a0:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 80042a2:	1d3b      	adds	r3, r7, #4
 80042a4:	0018      	movs	r0, r3
 80042a6:	2330      	movs	r3, #48	@ 0x30
 80042a8:	001a      	movs	r2, r3
 80042aa:	2100      	movs	r1, #0
 80042ac:	f020 fc0e 	bl	8024acc <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80042b0:	4b75      	ldr	r3, [pc, #468]	@ (8004488 <MX_RTC_Init+0x204>)
 80042b2:	4a76      	ldr	r2, [pc, #472]	@ (800448c <MX_RTC_Init+0x208>)
 80042b4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80042b6:	4b74      	ldr	r3, [pc, #464]	@ (8004488 <MX_RTC_Init+0x204>)
 80042b8:	2200      	movs	r2, #0
 80042ba:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80042bc:	4b72      	ldr	r3, [pc, #456]	@ (8004488 <MX_RTC_Init+0x204>)
 80042be:	227f      	movs	r2, #127	@ 0x7f
 80042c0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80042c2:	4b71      	ldr	r3, [pc, #452]	@ (8004488 <MX_RTC_Init+0x204>)
 80042c4:	22ff      	movs	r2, #255	@ 0xff
 80042c6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80042c8:	4b6f      	ldr	r3, [pc, #444]	@ (8004488 <MX_RTC_Init+0x204>)
 80042ca:	2200      	movs	r2, #0
 80042cc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80042ce:	4b6e      	ldr	r3, [pc, #440]	@ (8004488 <MX_RTC_Init+0x204>)
 80042d0:	2200      	movs	r2, #0
 80042d2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80042d4:	4b6c      	ldr	r3, [pc, #432]	@ (8004488 <MX_RTC_Init+0x204>)
 80042d6:	2200      	movs	r2, #0
 80042d8:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80042da:	4b6b      	ldr	r3, [pc, #428]	@ (8004488 <MX_RTC_Init+0x204>)
 80042dc:	2280      	movs	r2, #128	@ 0x80
 80042de:	05d2      	lsls	r2, r2, #23
 80042e0:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80042e2:	4b69      	ldr	r3, [pc, #420]	@ (8004488 <MX_RTC_Init+0x204>)
 80042e4:	2200      	movs	r2, #0
 80042e6:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 80042e8:	4b67      	ldr	r3, [pc, #412]	@ (8004488 <MX_RTC_Init+0x204>)
 80042ea:	2200      	movs	r2, #0
 80042ec:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80042ee:	4b66      	ldr	r3, [pc, #408]	@ (8004488 <MX_RTC_Init+0x204>)
 80042f0:	0018      	movs	r0, r3
 80042f2:	f015 f8fb 	bl	80194ec <HAL_RTC_Init>
 80042f6:	1e03      	subs	r3, r0, #0
 80042f8:	d001      	beq.n	80042fe <MX_RTC_Init+0x7a>
  {
    Error_Handler();
 80042fa:	f000 fd8b 	bl	8004e14 <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
  const uint32_t rtc_magic = 0x32F2u;
 80042fe:	4b64      	ldr	r3, [pc, #400]	@ (8004490 <MX_RTC_Init+0x20c>)
 8004300:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0) != rtc_magic)
 8004302:	4b61      	ldr	r3, [pc, #388]	@ (8004488 <MX_RTC_Init+0x204>)
 8004304:	2100      	movs	r1, #0
 8004306:	0018      	movs	r0, r3
 8004308:	f015 feae 	bl	801a068 <HAL_RTCEx_BKUPRead>
 800430c:	0002      	movs	r2, r0
 800430e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004310:	4293      	cmp	r3, r2
 8004312:	d05d      	beq.n	80043d0 <MX_RTC_Init+0x14c>
  {
    /* First-time init only */
    sTime.Hours = 0x0;
 8004314:	2138      	movs	r1, #56	@ 0x38
 8004316:	187b      	adds	r3, r7, r1
 8004318:	2200      	movs	r2, #0
 800431a:	701a      	strb	r2, [r3, #0]
    sTime.Minutes = 0x0;
 800431c:	187b      	adds	r3, r7, r1
 800431e:	2200      	movs	r2, #0
 8004320:	705a      	strb	r2, [r3, #1]
    sTime.Seconds = 0x0;
 8004322:	187b      	adds	r3, r7, r1
 8004324:	2200      	movs	r2, #0
 8004326:	709a      	strb	r2, [r3, #2]
    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004328:	187b      	adds	r3, r7, r1
 800432a:	2200      	movs	r2, #0
 800432c:	60da      	str	r2, [r3, #12]
    sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800432e:	187b      	adds	r3, r7, r1
 8004330:	2200      	movs	r2, #0
 8004332:	611a      	str	r2, [r3, #16]
    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8004334:	1879      	adds	r1, r7, r1
 8004336:	4b54      	ldr	r3, [pc, #336]	@ (8004488 <MX_RTC_Init+0x204>)
 8004338:	2201      	movs	r2, #1
 800433a:	0018      	movs	r0, r3
 800433c:	f015 f97c 	bl	8019638 <HAL_RTC_SetTime>
 8004340:	1e03      	subs	r3, r0, #0
 8004342:	d001      	beq.n	8004348 <MX_RTC_Init+0xc4>
    {
      Error_Handler();
 8004344:	f000 fd66 	bl	8004e14 <Error_Handler>
    }
    sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8004348:	2134      	movs	r1, #52	@ 0x34
 800434a:	187b      	adds	r3, r7, r1
 800434c:	2201      	movs	r2, #1
 800434e:	701a      	strb	r2, [r3, #0]
    sDate.Month = RTC_MONTH_JANUARY;
 8004350:	187b      	adds	r3, r7, r1
 8004352:	2201      	movs	r2, #1
 8004354:	705a      	strb	r2, [r3, #1]
    sDate.Date = 0x1;
 8004356:	187b      	adds	r3, r7, r1
 8004358:	2201      	movs	r2, #1
 800435a:	709a      	strb	r2, [r3, #2]
    sDate.Year = 0x0;
 800435c:	187b      	adds	r3, r7, r1
 800435e:	2200      	movs	r2, #0
 8004360:	70da      	strb	r2, [r3, #3]

    if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8004362:	1879      	adds	r1, r7, r1
 8004364:	4b48      	ldr	r3, [pc, #288]	@ (8004488 <MX_RTC_Init+0x204>)
 8004366:	2201      	movs	r2, #1
 8004368:	0018      	movs	r0, r3
 800436a:	f015 fa89 	bl	8019880 <HAL_RTC_SetDate>
 800436e:	1e03      	subs	r3, r0, #0
 8004370:	d001      	beq.n	8004376 <MX_RTC_Init+0xf2>
    {
      Error_Handler();
 8004372:	f000 fd4f 	bl	8004e14 <Error_Handler>
    }

    /* Enable the Alarm A */
    sAlarm.AlarmTime.Hours = 0x0;
 8004376:	1d3b      	adds	r3, r7, #4
 8004378:	2200      	movs	r2, #0
 800437a:	701a      	strb	r2, [r3, #0]
    sAlarm.AlarmTime.Minutes = 0x0;
 800437c:	1d3b      	adds	r3, r7, #4
 800437e:	2200      	movs	r2, #0
 8004380:	705a      	strb	r2, [r3, #1]
    sAlarm.AlarmTime.Seconds = 0x0;
 8004382:	1d3b      	adds	r3, r7, #4
 8004384:	2200      	movs	r2, #0
 8004386:	709a      	strb	r2, [r3, #2]
    sAlarm.AlarmTime.SubSeconds = 0x0;
 8004388:	1d3b      	adds	r3, r7, #4
 800438a:	2200      	movs	r2, #0
 800438c:	605a      	str	r2, [r3, #4]
    sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_SECONDS;
 800438e:	1d3b      	adds	r3, r7, #4
 8004390:	4a40      	ldr	r2, [pc, #256]	@ (8004494 <MX_RTC_Init+0x210>)
 8004392:	615a      	str	r2, [r3, #20]
    sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8004394:	1d3b      	adds	r3, r7, #4
 8004396:	2200      	movs	r2, #0
 8004398:	619a      	str	r2, [r3, #24]
    sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800439a:	1d3b      	adds	r3, r7, #4
 800439c:	2200      	movs	r2, #0
 800439e:	621a      	str	r2, [r3, #32]
    sAlarm.AlarmDateWeekDay = 0x1;
 80043a0:	1d3b      	adds	r3, r7, #4
 80043a2:	2224      	movs	r2, #36	@ 0x24
 80043a4:	2101      	movs	r1, #1
 80043a6:	5499      	strb	r1, [r3, r2]
    sAlarm.Alarm = RTC_ALARM_A;
 80043a8:	1d3b      	adds	r3, r7, #4
 80043aa:	2280      	movs	r2, #128	@ 0x80
 80043ac:	0052      	lsls	r2, r2, #1
 80043ae:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80043b0:	1d39      	adds	r1, r7, #4
 80043b2:	4b35      	ldr	r3, [pc, #212]	@ (8004488 <MX_RTC_Init+0x204>)
 80043b4:	2201      	movs	r2, #1
 80043b6:	0018      	movs	r0, r3
 80043b8:	f015 fb56 	bl	8019a68 <HAL_RTC_SetAlarm_IT>
 80043bc:	1e03      	subs	r3, r0, #0
 80043be:	d001      	beq.n	80043c4 <MX_RTC_Init+0x140>
    {
      Error_Handler();
 80043c0:	f000 fd28 	bl	8004e14 <Error_Handler>
    }

    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, rtc_magic);
 80043c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80043c6:	4b30      	ldr	r3, [pc, #192]	@ (8004488 <MX_RTC_Init+0x204>)
 80043c8:	2100      	movs	r1, #0
 80043ca:	0018      	movs	r0, r3
 80043cc:	f015 fe36 	bl	801a03c <HAL_RTCEx_BKUPWrite>
  }
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80043d0:	2138      	movs	r1, #56	@ 0x38
 80043d2:	187b      	adds	r3, r7, r1
 80043d4:	2200      	movs	r2, #0
 80043d6:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 80043d8:	187b      	adds	r3, r7, r1
 80043da:	2200      	movs	r2, #0
 80043dc:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 80043de:	187b      	adds	r3, r7, r1
 80043e0:	2200      	movs	r2, #0
 80043e2:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80043e4:	187b      	adds	r3, r7, r1
 80043e6:	2200      	movs	r2, #0
 80043e8:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80043ea:	187b      	adds	r3, r7, r1
 80043ec:	2200      	movs	r2, #0
 80043ee:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80043f0:	1879      	adds	r1, r7, r1
 80043f2:	4b25      	ldr	r3, [pc, #148]	@ (8004488 <MX_RTC_Init+0x204>)
 80043f4:	2201      	movs	r2, #1
 80043f6:	0018      	movs	r0, r3
 80043f8:	f015 f91e 	bl	8019638 <HAL_RTC_SetTime>
 80043fc:	1e03      	subs	r3, r0, #0
 80043fe:	d001      	beq.n	8004404 <MX_RTC_Init+0x180>
  {
    Error_Handler();
 8004400:	f000 fd08 	bl	8004e14 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8004404:	2134      	movs	r1, #52	@ 0x34
 8004406:	187b      	adds	r3, r7, r1
 8004408:	2201      	movs	r2, #1
 800440a:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800440c:	187b      	adds	r3, r7, r1
 800440e:	2201      	movs	r2, #1
 8004410:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8004412:	187b      	adds	r3, r7, r1
 8004414:	2201      	movs	r2, #1
 8004416:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8004418:	187b      	adds	r3, r7, r1
 800441a:	2200      	movs	r2, #0
 800441c:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800441e:	1879      	adds	r1, r7, r1
 8004420:	4b19      	ldr	r3, [pc, #100]	@ (8004488 <MX_RTC_Init+0x204>)
 8004422:	2201      	movs	r2, #1
 8004424:	0018      	movs	r0, r3
 8004426:	f015 fa2b 	bl	8019880 <HAL_RTC_SetDate>
 800442a:	1e03      	subs	r3, r0, #0
 800442c:	d001      	beq.n	8004432 <MX_RTC_Init+0x1ae>
  {
    Error_Handler();
 800442e:	f000 fcf1 	bl	8004e14 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8004432:	1d3b      	adds	r3, r7, #4
 8004434:	2200      	movs	r2, #0
 8004436:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8004438:	1d3b      	adds	r3, r7, #4
 800443a:	2200      	movs	r2, #0
 800443c:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 800443e:	1d3b      	adds	r3, r7, #4
 8004440:	2200      	movs	r2, #0
 8004442:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8004444:	1d3b      	adds	r3, r7, #4
 8004446:	2200      	movs	r2, #0
 8004448:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_SECONDS;
 800444a:	1d3b      	adds	r3, r7, #4
 800444c:	4a11      	ldr	r2, [pc, #68]	@ (8004494 <MX_RTC_Init+0x210>)
 800444e:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8004450:	1d3b      	adds	r3, r7, #4
 8004452:	2200      	movs	r2, #0
 8004454:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8004456:	1d3b      	adds	r3, r7, #4
 8004458:	2200      	movs	r2, #0
 800445a:	621a      	str	r2, [r3, #32]
  sAlarm.AlarmDateWeekDay = 0x1;
 800445c:	1d3b      	adds	r3, r7, #4
 800445e:	2224      	movs	r2, #36	@ 0x24
 8004460:	2101      	movs	r1, #1
 8004462:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8004464:	1d3b      	adds	r3, r7, #4
 8004466:	2280      	movs	r2, #128	@ 0x80
 8004468:	0052      	lsls	r2, r2, #1
 800446a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800446c:	1d39      	adds	r1, r7, #4
 800446e:	4b06      	ldr	r3, [pc, #24]	@ (8004488 <MX_RTC_Init+0x204>)
 8004470:	2201      	movs	r2, #1
 8004472:	0018      	movs	r0, r3
 8004474:	f015 faf8 	bl	8019a68 <HAL_RTC_SetAlarm_IT>
 8004478:	1e03      	subs	r3, r0, #0
 800447a:	d001      	beq.n	8004480 <MX_RTC_Init+0x1fc>
  {
    Error_Handler();
 800447c:	f000 fcca 	bl	8004e14 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8004480:	46c0      	nop			@ (mov r8, r8)
 8004482:	46bd      	mov	sp, r7
 8004484:	b014      	add	sp, #80	@ 0x50
 8004486:	bd80      	pop	{r7, pc}
 8004488:	20000418 	.word	0x20000418
 800448c:	40002800 	.word	0x40002800
 8004490:	000032f2 	.word	0x000032f2
 8004494:	80000080 	.word	0x80000080

08004498 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800449c:	4b1c      	ldr	r3, [pc, #112]	@ (8004510 <MX_SPI1_Init+0x78>)
 800449e:	4a1d      	ldr	r2, [pc, #116]	@ (8004514 <MX_SPI1_Init+0x7c>)
 80044a0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80044a2:	4b1b      	ldr	r3, [pc, #108]	@ (8004510 <MX_SPI1_Init+0x78>)
 80044a4:	2282      	movs	r2, #130	@ 0x82
 80044a6:	0052      	lsls	r2, r2, #1
 80044a8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80044aa:	4b19      	ldr	r3, [pc, #100]	@ (8004510 <MX_SPI1_Init+0x78>)
 80044ac:	2280      	movs	r2, #128	@ 0x80
 80044ae:	00d2      	lsls	r2, r2, #3
 80044b0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80044b2:	4b17      	ldr	r3, [pc, #92]	@ (8004510 <MX_SPI1_Init+0x78>)
 80044b4:	22f0      	movs	r2, #240	@ 0xf0
 80044b6:	0112      	lsls	r2, r2, #4
 80044b8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80044ba:	4b15      	ldr	r3, [pc, #84]	@ (8004510 <MX_SPI1_Init+0x78>)
 80044bc:	2202      	movs	r2, #2
 80044be:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80044c0:	4b13      	ldr	r3, [pc, #76]	@ (8004510 <MX_SPI1_Init+0x78>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80044c6:	4b12      	ldr	r3, [pc, #72]	@ (8004510 <MX_SPI1_Init+0x78>)
 80044c8:	2280      	movs	r2, #128	@ 0x80
 80044ca:	0092      	lsls	r2, r2, #2
 80044cc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80044ce:	4b10      	ldr	r3, [pc, #64]	@ (8004510 <MX_SPI1_Init+0x78>)
 80044d0:	2220      	movs	r2, #32
 80044d2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80044d4:	4b0e      	ldr	r3, [pc, #56]	@ (8004510 <MX_SPI1_Init+0x78>)
 80044d6:	2200      	movs	r2, #0
 80044d8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80044da:	4b0d      	ldr	r3, [pc, #52]	@ (8004510 <MX_SPI1_Init+0x78>)
 80044dc:	2200      	movs	r2, #0
 80044de:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044e0:	4b0b      	ldr	r3, [pc, #44]	@ (8004510 <MX_SPI1_Init+0x78>)
 80044e2:	2200      	movs	r2, #0
 80044e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80044e6:	4b0a      	ldr	r3, [pc, #40]	@ (8004510 <MX_SPI1_Init+0x78>)
 80044e8:	2207      	movs	r2, #7
 80044ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80044ec:	4b08      	ldr	r3, [pc, #32]	@ (8004510 <MX_SPI1_Init+0x78>)
 80044ee:	2200      	movs	r2, #0
 80044f0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80044f2:	4b07      	ldr	r3, [pc, #28]	@ (8004510 <MX_SPI1_Init+0x78>)
 80044f4:	2200      	movs	r2, #0
 80044f6:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80044f8:	4b05      	ldr	r3, [pc, #20]	@ (8004510 <MX_SPI1_Init+0x78>)
 80044fa:	0018      	movs	r0, r3
 80044fc:	f015 fdc8 	bl	801a090 <HAL_SPI_Init>
 8004500:	1e03      	subs	r3, r0, #0
 8004502:	d001      	beq.n	8004508 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8004504:	f000 fc86 	bl	8004e14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004508:	46c0      	nop			@ (mov r8, r8)
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	46c0      	nop			@ (mov r8, r8)
 8004510:	20000448 	.word	0x20000448
 8004514:	40013000 	.word	0x40013000

08004518 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b08e      	sub	sp, #56	@ 0x38
 800451c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800451e:	2328      	movs	r3, #40	@ 0x28
 8004520:	18fb      	adds	r3, r7, r3
 8004522:	0018      	movs	r0, r3
 8004524:	2310      	movs	r3, #16
 8004526:	001a      	movs	r2, r3
 8004528:	2100      	movs	r1, #0
 800452a:	f020 facf 	bl	8024acc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800452e:	231c      	movs	r3, #28
 8004530:	18fb      	adds	r3, r7, r3
 8004532:	0018      	movs	r0, r3
 8004534:	230c      	movs	r3, #12
 8004536:	001a      	movs	r2, r3
 8004538:	2100      	movs	r1, #0
 800453a:	f020 fac7 	bl	8024acc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800453e:	003b      	movs	r3, r7
 8004540:	0018      	movs	r0, r3
 8004542:	231c      	movs	r3, #28
 8004544:	001a      	movs	r2, r3
 8004546:	2100      	movs	r1, #0
 8004548:	f020 fac0 	bl	8024acc <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800454c:	4b30      	ldr	r3, [pc, #192]	@ (8004610 <MX_TIM2_Init+0xf8>)
 800454e:	2280      	movs	r2, #128	@ 0x80
 8004550:	05d2      	lsls	r2, r2, #23
 8004552:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8004554:	4b2e      	ldr	r3, [pc, #184]	@ (8004610 <MX_TIM2_Init+0xf8>)
 8004556:	2200      	movs	r2, #0
 8004558:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800455a:	4b2d      	ldr	r3, [pc, #180]	@ (8004610 <MX_TIM2_Init+0xf8>)
 800455c:	2200      	movs	r2, #0
 800455e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 59;
 8004560:	4b2b      	ldr	r3, [pc, #172]	@ (8004610 <MX_TIM2_Init+0xf8>)
 8004562:	223b      	movs	r2, #59	@ 0x3b
 8004564:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004566:	4b2a      	ldr	r3, [pc, #168]	@ (8004610 <MX_TIM2_Init+0xf8>)
 8004568:	2200      	movs	r2, #0
 800456a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800456c:	4b28      	ldr	r3, [pc, #160]	@ (8004610 <MX_TIM2_Init+0xf8>)
 800456e:	2200      	movs	r2, #0
 8004570:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004572:	4b27      	ldr	r3, [pc, #156]	@ (8004610 <MX_TIM2_Init+0xf8>)
 8004574:	0018      	movs	r0, r3
 8004576:	f017 fa5b 	bl	801ba30 <HAL_TIM_Base_Init>
 800457a:	1e03      	subs	r3, r0, #0
 800457c:	d001      	beq.n	8004582 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800457e:	f000 fc49 	bl	8004e14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004582:	2128      	movs	r1, #40	@ 0x28
 8004584:	187b      	adds	r3, r7, r1
 8004586:	2280      	movs	r2, #128	@ 0x80
 8004588:	0152      	lsls	r2, r2, #5
 800458a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800458c:	187a      	adds	r2, r7, r1
 800458e:	4b20      	ldr	r3, [pc, #128]	@ (8004610 <MX_TIM2_Init+0xf8>)
 8004590:	0011      	movs	r1, r2
 8004592:	0018      	movs	r0, r3
 8004594:	f017 ffee 	bl	801c574 <HAL_TIM_ConfigClockSource>
 8004598:	1e03      	subs	r3, r0, #0
 800459a:	d001      	beq.n	80045a0 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 800459c:	f000 fc3a 	bl	8004e14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80045a0:	4b1b      	ldr	r3, [pc, #108]	@ (8004610 <MX_TIM2_Init+0xf8>)
 80045a2:	0018      	movs	r0, r3
 80045a4:	f017 fa9c 	bl	801bae0 <HAL_TIM_PWM_Init>
 80045a8:	1e03      	subs	r3, r0, #0
 80045aa:	d001      	beq.n	80045b0 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80045ac:	f000 fc32 	bl	8004e14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80045b0:	211c      	movs	r1, #28
 80045b2:	187b      	adds	r3, r7, r1
 80045b4:	2200      	movs	r2, #0
 80045b6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80045b8:	187b      	adds	r3, r7, r1
 80045ba:	2200      	movs	r2, #0
 80045bc:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80045be:	187a      	adds	r2, r7, r1
 80045c0:	4b13      	ldr	r3, [pc, #76]	@ (8004610 <MX_TIM2_Init+0xf8>)
 80045c2:	0011      	movs	r1, r2
 80045c4:	0018      	movs	r0, r3
 80045c6:	f018 fd97 	bl	801d0f8 <HAL_TIMEx_MasterConfigSynchronization>
 80045ca:	1e03      	subs	r3, r0, #0
 80045cc:	d001      	beq.n	80045d2 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 80045ce:	f000 fc21 	bl	8004e14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80045d2:	003b      	movs	r3, r7
 80045d4:	2260      	movs	r2, #96	@ 0x60
 80045d6:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80045d8:	003b      	movs	r3, r7
 80045da:	2200      	movs	r2, #0
 80045dc:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80045de:	003b      	movs	r3, r7
 80045e0:	2200      	movs	r2, #0
 80045e2:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80045e4:	003b      	movs	r3, r7
 80045e6:	2200      	movs	r2, #0
 80045e8:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80045ea:	0039      	movs	r1, r7
 80045ec:	4b08      	ldr	r3, [pc, #32]	@ (8004610 <MX_TIM2_Init+0xf8>)
 80045ee:	2200      	movs	r2, #0
 80045f0:	0018      	movs	r0, r3
 80045f2:	f017 febf 	bl	801c374 <HAL_TIM_PWM_ConfigChannel>
 80045f6:	1e03      	subs	r3, r0, #0
 80045f8:	d001      	beq.n	80045fe <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 80045fa:	f000 fc0b 	bl	8004e14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80045fe:	4b04      	ldr	r3, [pc, #16]	@ (8004610 <MX_TIM2_Init+0xf8>)
 8004600:	0018      	movs	r0, r3
 8004602:	f000 ff49 	bl	8005498 <HAL_TIM_MspPostInit>

}
 8004606:	46c0      	nop			@ (mov r8, r8)
 8004608:	46bd      	mov	sp, r7
 800460a:	b00e      	add	sp, #56	@ 0x38
 800460c:	bd80      	pop	{r7, pc}
 800460e:	46c0      	nop			@ (mov r8, r8)
 8004610:	2000050c 	.word	0x2000050c

08004614 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 8004618:	4b20      	ldr	r3, [pc, #128]	@ (800469c <MX_USB_PCD_Init+0x88>)
 800461a:	4a21      	ldr	r2, [pc, #132]	@ (80046a0 <MX_USB_PCD_Init+0x8c>)
 800461c:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 800461e:	4b1f      	ldr	r3, [pc, #124]	@ (800469c <MX_USB_PCD_Init+0x88>)
 8004620:	2208      	movs	r2, #8
 8004622:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.speed = USBD_FS_SPEED;
 8004624:	4b1d      	ldr	r3, [pc, #116]	@ (800469c <MX_USB_PCD_Init+0x88>)
 8004626:	2202      	movs	r2, #2
 8004628:	715a      	strb	r2, [r3, #5]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800462a:	4b1c      	ldr	r3, [pc, #112]	@ (800469c <MX_USB_PCD_Init+0x88>)
 800462c:	2202      	movs	r2, #2
 800462e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 8004630:	4b1a      	ldr	r3, [pc, #104]	@ (800469c <MX_USB_PCD_Init+0x88>)
 8004632:	2200      	movs	r2, #0
 8004634:	721a      	strb	r2, [r3, #8]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 8004636:	4b19      	ldr	r3, [pc, #100]	@ (800469c <MX_USB_PCD_Init+0x88>)
 8004638:	2200      	movs	r2, #0
 800463a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 800463c:	4b17      	ldr	r3, [pc, #92]	@ (800469c <MX_USB_PCD_Init+0x88>)
 800463e:	2200      	movs	r2, #0
 8004640:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 8004642:	4b16      	ldr	r3, [pc, #88]	@ (800469c <MX_USB_PCD_Init+0x88>)
 8004644:	2200      	movs	r2, #0
 8004646:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 8004648:	4b14      	ldr	r3, [pc, #80]	@ (800469c <MX_USB_PCD_Init+0x88>)
 800464a:	0018      	movs	r0, r3
 800464c:	f011 fd52 	bl	80160f4 <HAL_PCD_Init>
 8004650:	1e03      	subs	r3, r0, #0
 8004652:	d001      	beq.n	8004658 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8004654:	f000 fbde 	bl	8004e14 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x00 , PCD_SNG_BUF, 0x20);//EP0 OUT
 8004658:	4810      	ldr	r0, [pc, #64]	@ (800469c <MX_USB_PCD_Init+0x88>)
 800465a:	2320      	movs	r3, #32
 800465c:	2200      	movs	r2, #0
 800465e:	2100      	movs	r1, #0
 8004660:	f013 fa54 	bl	8017b0c <HAL_PCDEx_PMAConfig>
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x80 , PCD_SNG_BUF, 0x60);//EP0 IN
 8004664:	480d      	ldr	r0, [pc, #52]	@ (800469c <MX_USB_PCD_Init+0x88>)
 8004666:	2360      	movs	r3, #96	@ 0x60
 8004668:	2200      	movs	r2, #0
 800466a:	2180      	movs	r1, #128	@ 0x80
 800466c:	f013 fa4e 	bl	8017b0c <HAL_PCDEx_PMAConfig>
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x81 , PCD_SNG_BUF, 0xA0);//EP1 IN
 8004670:	480a      	ldr	r0, [pc, #40]	@ (800469c <MX_USB_PCD_Init+0x88>)
 8004672:	23a0      	movs	r3, #160	@ 0xa0
 8004674:	2200      	movs	r2, #0
 8004676:	2181      	movs	r1, #129	@ 0x81
 8004678:	f013 fa48 	bl	8017b0c <HAL_PCDEx_PMAConfig>
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x82 , PCD_SNG_BUF, 0xE0);//EP2 IN
 800467c:	4807      	ldr	r0, [pc, #28]	@ (800469c <MX_USB_PCD_Init+0x88>)
 800467e:	23e0      	movs	r3, #224	@ 0xe0
 8004680:	2200      	movs	r2, #0
 8004682:	2182      	movs	r1, #130	@ 0x82
 8004684:	f013 fa42 	bl	8017b0c <HAL_PCDEx_PMAConfig>
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x03 , PCD_SNG_BUF, 0xF0);//EP3 OUT
 8004688:	4804      	ldr	r0, [pc, #16]	@ (800469c <MX_USB_PCD_Init+0x88>)
 800468a:	23f0      	movs	r3, #240	@ 0xf0
 800468c:	2200      	movs	r2, #0
 800468e:	2103      	movs	r1, #3
 8004690:	f013 fa3c 	bl	8017b0c <HAL_PCDEx_PMAConfig>
    /* NOTE: Do NOT start USB or init USBX DCD here.
     * It is done in MX_USBX_Device_Init() after USBX stack is ready.
     */
  /* USER CODE END USB_Init 2 */

}
 8004694:	46c0      	nop			@ (mov r8, r8)
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}
 800469a:	46c0      	nop			@ (mov r8, r8)
 800469c:	200005b8 	.word	0x200005b8
 80046a0:	40005c00 	.word	0x40005c00

080046a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b082      	sub	sp, #8
 80046a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80046aa:	4b10      	ldr	r3, [pc, #64]	@ (80046ec <MX_DMA_Init+0x48>)
 80046ac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80046ae:	4b0f      	ldr	r3, [pc, #60]	@ (80046ec <MX_DMA_Init+0x48>)
 80046b0:	2101      	movs	r1, #1
 80046b2:	430a      	orrs	r2, r1
 80046b4:	649a      	str	r2, [r3, #72]	@ 0x48
 80046b6:	4b0d      	ldr	r3, [pc, #52]	@ (80046ec <MX_DMA_Init+0x48>)
 80046b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046ba:	2201      	movs	r2, #1
 80046bc:	4013      	ands	r3, r2
 80046be:	607b      	str	r3, [r7, #4]
 80046c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80046c2:	2200      	movs	r2, #0
 80046c4:	2100      	movs	r1, #0
 80046c6:	2009      	movs	r0, #9
 80046c8:	f00e fa3a 	bl	8012b40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80046cc:	2009      	movs	r0, #9
 80046ce:	f00e fa4c 	bl	8012b6a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80046d2:	2200      	movs	r2, #0
 80046d4:	2100      	movs	r1, #0
 80046d6:	200a      	movs	r0, #10
 80046d8:	f00e fa32 	bl	8012b40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80046dc:	200a      	movs	r0, #10
 80046de:	f00e fa44 	bl	8012b6a <HAL_NVIC_EnableIRQ>

}
 80046e2:	46c0      	nop			@ (mov r8, r8)
 80046e4:	46bd      	mov	sp, r7
 80046e6:	b002      	add	sp, #8
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	46c0      	nop			@ (mov r8, r8)
 80046ec:	40021000 	.word	0x40021000

080046f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80046f0:	b590      	push	{r4, r7, lr}
 80046f2:	b08b      	sub	sp, #44	@ 0x2c
 80046f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046f6:	2414      	movs	r4, #20
 80046f8:	193b      	adds	r3, r7, r4
 80046fa:	0018      	movs	r0, r3
 80046fc:	2314      	movs	r3, #20
 80046fe:	001a      	movs	r2, r3
 8004700:	2100      	movs	r1, #0
 8004702:	f020 f9e3 	bl	8024acc <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004706:	4b67      	ldr	r3, [pc, #412]	@ (80048a4 <MX_GPIO_Init+0x1b4>)
 8004708:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800470a:	4b66      	ldr	r3, [pc, #408]	@ (80048a4 <MX_GPIO_Init+0x1b4>)
 800470c:	2104      	movs	r1, #4
 800470e:	430a      	orrs	r2, r1
 8004710:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004712:	4b64      	ldr	r3, [pc, #400]	@ (80048a4 <MX_GPIO_Init+0x1b4>)
 8004714:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004716:	2204      	movs	r2, #4
 8004718:	4013      	ands	r3, r2
 800471a:	613b      	str	r3, [r7, #16]
 800471c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800471e:	4b61      	ldr	r3, [pc, #388]	@ (80048a4 <MX_GPIO_Init+0x1b4>)
 8004720:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004722:	4b60      	ldr	r3, [pc, #384]	@ (80048a4 <MX_GPIO_Init+0x1b4>)
 8004724:	2101      	movs	r1, #1
 8004726:	430a      	orrs	r2, r1
 8004728:	64da      	str	r2, [r3, #76]	@ 0x4c
 800472a:	4b5e      	ldr	r3, [pc, #376]	@ (80048a4 <MX_GPIO_Init+0x1b4>)
 800472c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800472e:	2201      	movs	r2, #1
 8004730:	4013      	ands	r3, r2
 8004732:	60fb      	str	r3, [r7, #12]
 8004734:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004736:	4b5b      	ldr	r3, [pc, #364]	@ (80048a4 <MX_GPIO_Init+0x1b4>)
 8004738:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800473a:	4b5a      	ldr	r3, [pc, #360]	@ (80048a4 <MX_GPIO_Init+0x1b4>)
 800473c:	2102      	movs	r1, #2
 800473e:	430a      	orrs	r2, r1
 8004740:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004742:	4b58      	ldr	r3, [pc, #352]	@ (80048a4 <MX_GPIO_Init+0x1b4>)
 8004744:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004746:	2202      	movs	r2, #2
 8004748:	4013      	ands	r3, r2
 800474a:	60bb      	str	r3, [r7, #8]
 800474c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800474e:	4b55      	ldr	r3, [pc, #340]	@ (80048a4 <MX_GPIO_Init+0x1b4>)
 8004750:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004752:	4b54      	ldr	r3, [pc, #336]	@ (80048a4 <MX_GPIO_Init+0x1b4>)
 8004754:	2120      	movs	r1, #32
 8004756:	430a      	orrs	r2, r1
 8004758:	64da      	str	r2, [r3, #76]	@ 0x4c
 800475a:	4b52      	ldr	r3, [pc, #328]	@ (80048a4 <MX_GPIO_Init+0x1b4>)
 800475c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800475e:	2220      	movs	r2, #32
 8004760:	4013      	ands	r3, r2
 8004762:	607b      	str	r3, [r7, #4]
 8004764:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8004766:	2380      	movs	r3, #128	@ 0x80
 8004768:	0059      	lsls	r1, r3, #1
 800476a:	23a0      	movs	r3, #160	@ 0xa0
 800476c:	05db      	lsls	r3, r3, #23
 800476e:	2200      	movs	r2, #0
 8004770:	0018      	movs	r0, r3
 8004772:	f00f fa38 	bl	8013be6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CTL_CEN_Pin|CTL_LEN_Pin, GPIO_PIN_RESET);
 8004776:	4b4c      	ldr	r3, [pc, #304]	@ (80048a8 <MX_GPIO_Init+0x1b8>)
 8004778:	2200      	movs	r2, #0
 800477a:	2130      	movs	r1, #48	@ 0x30
 800477c:	0018      	movs	r0, r3
 800477e:	f00f fa32 	bl	8013be6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : B1_Pin B2_Pin */
  GPIO_InitStruct.Pin = B1_Pin|B2_Pin;
 8004782:	193b      	adds	r3, r7, r4
 8004784:	2205      	movs	r2, #5
 8004786:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004788:	193b      	adds	r3, r7, r4
 800478a:	2288      	movs	r2, #136	@ 0x88
 800478c:	0352      	lsls	r2, r2, #13
 800478e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004790:	193b      	adds	r3, r7, r4
 8004792:	2200      	movs	r2, #0
 8004794:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004796:	193a      	adds	r2, r7, r4
 8004798:	23a0      	movs	r3, #160	@ 0xa0
 800479a:	05db      	lsls	r3, r3, #23
 800479c:	0011      	movs	r1, r2
 800479e:	0018      	movs	r0, r3
 80047a0:	f00e ffb0 	bl	8013704 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_Pin */
  GPIO_InitStruct.Pin = USB_Pin;
 80047a4:	193b      	adds	r3, r7, r4
 80047a6:	2208      	movs	r2, #8
 80047a8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80047aa:	193b      	adds	r3, r7, r4
 80047ac:	22c4      	movs	r2, #196	@ 0xc4
 80047ae:	0392      	lsls	r2, r2, #14
 80047b0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80047b2:	193b      	adds	r3, r7, r4
 80047b4:	2202      	movs	r2, #2
 80047b6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(USB_GPIO_Port, &GPIO_InitStruct);
 80047b8:	193a      	adds	r2, r7, r4
 80047ba:	23a0      	movs	r3, #160	@ 0xa0
 80047bc:	05db      	lsls	r3, r3, #23
 80047be:	0011      	movs	r1, r2
 80047c0:	0018      	movs	r0, r3
 80047c2:	f00e ff9f 	bl	8013704 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80047c6:	0021      	movs	r1, r4
 80047c8:	187b      	adds	r3, r7, r1
 80047ca:	2280      	movs	r2, #128	@ 0x80
 80047cc:	0052      	lsls	r2, r2, #1
 80047ce:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80047d0:	000c      	movs	r4, r1
 80047d2:	193b      	adds	r3, r7, r4
 80047d4:	2201      	movs	r2, #1
 80047d6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047d8:	193b      	adds	r3, r7, r4
 80047da:	2200      	movs	r2, #0
 80047dc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047de:	193b      	adds	r3, r7, r4
 80047e0:	2200      	movs	r2, #0
 80047e2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80047e4:	193a      	adds	r2, r7, r4
 80047e6:	23a0      	movs	r3, #160	@ 0xa0
 80047e8:	05db      	lsls	r3, r3, #23
 80047ea:	0011      	movs	r1, r2
 80047ec:	0018      	movs	r0, r3
 80047ee:	f00e ff89 	bl	8013704 <HAL_GPIO_Init>

  /*Configure GPIO pin : STA_CHG_Pin */
  GPIO_InitStruct.Pin = STA_CHG_Pin;
 80047f2:	193b      	adds	r3, r7, r4
 80047f4:	2208      	movs	r2, #8
 80047f6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80047f8:	193b      	adds	r3, r7, r4
 80047fa:	2200      	movs	r2, #0
 80047fc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80047fe:	193b      	adds	r3, r7, r4
 8004800:	2201      	movs	r2, #1
 8004802:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(STA_CHG_GPIO_Port, &GPIO_InitStruct);
 8004804:	193b      	adds	r3, r7, r4
 8004806:	4a28      	ldr	r2, [pc, #160]	@ (80048a8 <MX_GPIO_Init+0x1b8>)
 8004808:	0019      	movs	r1, r3
 800480a:	0010      	movs	r0, r2
 800480c:	f00e ff7a 	bl	8013704 <HAL_GPIO_Init>

  /*Configure GPIO pins : CTL_CEN_Pin CTL_LEN_Pin */
  GPIO_InitStruct.Pin = CTL_CEN_Pin|CTL_LEN_Pin;
 8004810:	193b      	adds	r3, r7, r4
 8004812:	2230      	movs	r2, #48	@ 0x30
 8004814:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004816:	193b      	adds	r3, r7, r4
 8004818:	2201      	movs	r2, #1
 800481a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800481c:	193b      	adds	r3, r7, r4
 800481e:	2200      	movs	r2, #0
 8004820:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004822:	193b      	adds	r3, r7, r4
 8004824:	2200      	movs	r2, #0
 8004826:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004828:	193b      	adds	r3, r7, r4
 800482a:	4a1f      	ldr	r2, [pc, #124]	@ (80048a8 <MX_GPIO_Init+0x1b8>)
 800482c:	0019      	movs	r1, r3
 800482e:	0010      	movs	r0, r2
 8004830:	f00e ff68 	bl	8013704 <HAL_GPIO_Init>

  /*Configure GPIO pin : BL_Pin */
  GPIO_InitStruct.Pin = BL_Pin;
 8004834:	0021      	movs	r1, r4
 8004836:	187b      	adds	r3, r7, r1
 8004838:	2208      	movs	r2, #8
 800483a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800483c:	187b      	adds	r3, r7, r1
 800483e:	2200      	movs	r2, #0
 8004840:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004842:	187b      	adds	r3, r7, r1
 8004844:	2200      	movs	r2, #0
 8004846:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BL_GPIO_Port, &GPIO_InitStruct);
 8004848:	187b      	adds	r3, r7, r1
 800484a:	4a18      	ldr	r2, [pc, #96]	@ (80048ac <MX_GPIO_Init+0x1bc>)
 800484c:	0019      	movs	r1, r3
 800484e:	0010      	movs	r0, r2
 8004850:	f00e ff58 	bl	8013704 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* Clear any stale pending EXTI flags before enabling IRQ. */
  __HAL_GPIO_EXTI_CLEAR_IT(B1_Pin);
 8004854:	4b16      	ldr	r3, [pc, #88]	@ (80048b0 <MX_GPIO_Init+0x1c0>)
 8004856:	2201      	movs	r2, #1
 8004858:	60da      	str	r2, [r3, #12]
 800485a:	4b15      	ldr	r3, [pc, #84]	@ (80048b0 <MX_GPIO_Init+0x1c0>)
 800485c:	2201      	movs	r2, #1
 800485e:	611a      	str	r2, [r3, #16]
  __HAL_GPIO_EXTI_CLEAR_IT(B2_Pin);
 8004860:	4b13      	ldr	r3, [pc, #76]	@ (80048b0 <MX_GPIO_Init+0x1c0>)
 8004862:	2204      	movs	r2, #4
 8004864:	60da      	str	r2, [r3, #12]
 8004866:	4b12      	ldr	r3, [pc, #72]	@ (80048b0 <MX_GPIO_Init+0x1c0>)
 8004868:	2204      	movs	r2, #4
 800486a:	611a      	str	r2, [r3, #16]
  __HAL_GPIO_EXTI_CLEAR_IT(USB_Pin);
 800486c:	4b10      	ldr	r3, [pc, #64]	@ (80048b0 <MX_GPIO_Init+0x1c0>)
 800486e:	2208      	movs	r2, #8
 8004870:	60da      	str	r2, [r3, #12]
 8004872:	4b0f      	ldr	r3, [pc, #60]	@ (80048b0 <MX_GPIO_Init+0x1c0>)
 8004874:	2208      	movs	r2, #8
 8004876:	611a      	str	r2, [r3, #16]
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8004878:	2200      	movs	r2, #0
 800487a:	2100      	movs	r1, #0
 800487c:	2005      	movs	r0, #5
 800487e:	f00e f95f 	bl	8012b40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8004882:	2005      	movs	r0, #5
 8004884:	f00e f971 	bl	8012b6a <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8004888:	2200      	movs	r2, #0
 800488a:	2100      	movs	r1, #0
 800488c:	2006      	movs	r0, #6
 800488e:	f00e f957 	bl	8012b40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8004892:	2006      	movs	r0, #6
 8004894:	f00e f969 	bl	8012b6a <HAL_NVIC_EnableIRQ>

  /* Default indicator LED to OFF. */
  IND_LED_Off();
 8004898:	f7ff fa37 	bl	8003d0a <IND_LED_Off>
  /* USER CODE END MX_GPIO_Init_2 */
}
 800489c:	46c0      	nop			@ (mov r8, r8)
 800489e:	46bd      	mov	sp, r7
 80048a0:	b00b      	add	sp, #44	@ 0x2c
 80048a2:	bd90      	pop	{r4, r7, pc}
 80048a4:	40021000 	.word	0x40021000
 80048a8:	50000400 	.word	0x50000400
 80048ac:	50001400 	.word	0x50001400
 80048b0:	40021800 	.word	0x40021800

080048b4 <USB_IsPresent>:

/* USER CODE BEGIN 4 */
uint8_t USB_IsPresent(void)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(USB_GPIO_Port, USB_Pin) == GPIO_PIN_SET) ? 1u : 0u;
 80048b8:	23a0      	movs	r3, #160	@ 0xa0
 80048ba:	05db      	lsls	r3, r3, #23
 80048bc:	2108      	movs	r1, #8
 80048be:	0018      	movs	r0, r3
 80048c0:	f00f f974 	bl	8013bac <HAL_GPIO_ReadPin>
 80048c4:	0003      	movs	r3, r0
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d101      	bne.n	80048ce <USB_IsPresent+0x1a>
 80048ca:	2301      	movs	r3, #1
 80048cc:	e000      	b.n	80048d0 <USB_IsPresent+0x1c>
 80048ce:	2300      	movs	r3, #0
}
 80048d0:	0018      	movs	r0, r3
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}
	...

080048d8 <Power_MinimizeLoads>:
#define BL_ACTIVE_STATE GPIO_PIN_SET
static volatile uint32_t s_bl_hold_ms = 0u;
static volatile uint8_t s_bl_sleep_req = 0u;

static void Power_MinimizeLoads(void)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	af00      	add	r7, sp, #0
    mp_request_stop();
 80048dc:	f008 f898 	bl	800ca10 <mp_request_stop>

    /* Try to switch off the LED strip gracefully before cutting its power. */
    led_set_all_RGBW(0u, 0u, 0u, 0u);
 80048e0:	2300      	movs	r3, #0
 80048e2:	2200      	movs	r2, #0
 80048e4:	2100      	movs	r1, #0
 80048e6:	2000      	movs	r0, #0
 80048e8:	f00b f882 	bl	800f9f0 <led_set_all_RGBW>
    led_render();
 80048ec:	f00b f8b6 	bl	800fa5c <led_render>

    HAL_GPIO_WritePin(CTL_LEN_GPIO_Port, CTL_LEN_Pin, GPIO_PIN_RESET);
 80048f0:	4b05      	ldr	r3, [pc, #20]	@ (8004908 <Power_MinimizeLoads+0x30>)
 80048f2:	2200      	movs	r2, #0
 80048f4:	2120      	movs	r1, #32
 80048f6:	0018      	movs	r0, r3
 80048f8:	f00f f975 	bl	8013be6 <HAL_GPIO_WritePin>
    IND_LED_Off();
 80048fc:	f7ff fa05 	bl	8003d0a <IND_LED_Off>
}
 8004900:	46c0      	nop			@ (mov r8, r8)
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}
 8004906:	46c0      	nop			@ (mov r8, r8)
 8004908:	50000400 	.word	0x50000400

0800490c <EnterStop>:

static void EnterStop(void)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	af00      	add	r7, sp, #0
    Power_MinimizeLoads();
 8004910:	f7ff ffe2 	bl	80048d8 <Power_MinimizeLoads>

    /* Arm STOP2 wake tracking and clear any stale EXTI flags (prevents immediate wake). */
    s_stop2_armed = 1u;
 8004914:	4b17      	ldr	r3, [pc, #92]	@ (8004974 <EnterStop+0x68>)
 8004916:	2201      	movs	r2, #1
 8004918:	701a      	strb	r2, [r3, #0]
    s_stop2_woke_by_b1 = 0u;
 800491a:	4b17      	ldr	r3, [pc, #92]	@ (8004978 <EnterStop+0x6c>)
 800491c:	2200      	movs	r2, #0
 800491e:	701a      	strb	r2, [r3, #0]
    __HAL_GPIO_EXTI_CLEAR_IT(B1_Pin);
 8004920:	4b16      	ldr	r3, [pc, #88]	@ (800497c <EnterStop+0x70>)
 8004922:	2201      	movs	r2, #1
 8004924:	60da      	str	r2, [r3, #12]
 8004926:	4b15      	ldr	r3, [pc, #84]	@ (800497c <EnterStop+0x70>)
 8004928:	2201      	movs	r2, #1
 800492a:	611a      	str	r2, [r3, #16]
    __HAL_GPIO_EXTI_CLEAR_IT(B2_Pin);
 800492c:	4b13      	ldr	r3, [pc, #76]	@ (800497c <EnterStop+0x70>)
 800492e:	2204      	movs	r2, #4
 8004930:	60da      	str	r2, [r3, #12]
 8004932:	4b12      	ldr	r3, [pc, #72]	@ (800497c <EnterStop+0x70>)
 8004934:	2204      	movs	r2, #4
 8004936:	611a      	str	r2, [r3, #16]
    __HAL_GPIO_EXTI_CLEAR_IT(USB_Pin);
 8004938:	4b10      	ldr	r3, [pc, #64]	@ (800497c <EnterStop+0x70>)
 800493a:	2208      	movs	r2, #8
 800493c:	60da      	str	r2, [r3, #12]
 800493e:	4b0f      	ldr	r3, [pc, #60]	@ (800497c <EnterStop+0x70>)
 8004940:	2208      	movs	r2, #8
 8004942:	611a      	str	r2, [r3, #16]

    /* Clear wakeup flag and enter STOP2 mode (wake via EXTI). */
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8004944:	4b0e      	ldr	r3, [pc, #56]	@ (8004980 <EnterStop+0x74>)
 8004946:	225f      	movs	r2, #95	@ 0x5f
 8004948:	619a      	str	r2, [r3, #24]
    HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 800494a:	2001      	movs	r0, #1
 800494c:	f013 faa8 	bl	8017ea0 <HAL_PWREx_EnterSTOP2Mode>

    /* Reconfigure system clock after STOP2 wakeup. */
    SystemClock_Config();
 8004950:	f7ff fa9e 	bl	8003e90 <SystemClock_Config>

    s_stop2_armed = 0u;
 8004954:	4b07      	ldr	r3, [pc, #28]	@ (8004974 <EnterStop+0x68>)
 8004956:	2200      	movs	r2, #0
 8004958:	701a      	strb	r2, [r3, #0]
    if (s_stop2_woke_by_b1)
 800495a:	4b07      	ldr	r3, [pc, #28]	@ (8004978 <EnterStop+0x6c>)
 800495c:	781b      	ldrb	r3, [r3, #0]
 800495e:	b2db      	uxtb	r3, r3
 8004960:	2b00      	cmp	r3, #0
 8004962:	d004      	beq.n	800496e <EnterStop+0x62>
    {
        s_stop2_woke_by_b1 = 0u;
 8004964:	4b04      	ldr	r3, [pc, #16]	@ (8004978 <EnterStop+0x6c>)
 8004966:	2200      	movs	r2, #0
 8004968:	701a      	strb	r2, [r3, #0]
        mp_request_run_loaded();
 800496a:	f008 f85d 	bl	800ca28 <mp_request_run_loaded>
    }
}
 800496e:	46c0      	nop			@ (mov r8, r8)
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}
 8004974:	20000895 	.word	0x20000895
 8004978:	20000896 	.word	0x20000896
 800497c:	40021800 	.word	0x40021800
 8004980:	40007000 	.word	0x40007000

08004984 <Lamp_RequestOff>:

static volatile uint8_t s_lamp_off_req = 0u;
static volatile uint8_t s_lamp_off_stop2 = 0u;

void Lamp_RequestOff(uint8_t enter_stop2)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b082      	sub	sp, #8
 8004988:	af00      	add	r7, sp, #0
 800498a:	0002      	movs	r2, r0
 800498c:	1dfb      	adds	r3, r7, #7
 800498e:	701a      	strb	r2, [r3, #0]
    s_lamp_off_req = 1u;
 8004990:	4b07      	ldr	r3, [pc, #28]	@ (80049b0 <Lamp_RequestOff+0x2c>)
 8004992:	2201      	movs	r2, #1
 8004994:	701a      	strb	r2, [r3, #0]
    s_lamp_off_stop2 = (enter_stop2 != 0u) ? 1u : 0u;
 8004996:	1dfb      	adds	r3, r7, #7
 8004998:	781b      	ldrb	r3, [r3, #0]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d001      	beq.n	80049a2 <Lamp_RequestOff+0x1e>
 800499e:	2201      	movs	r2, #1
 80049a0:	e000      	b.n	80049a4 <Lamp_RequestOff+0x20>
 80049a2:	2200      	movs	r2, #0
 80049a4:	4b03      	ldr	r3, [pc, #12]	@ (80049b4 <Lamp_RequestOff+0x30>)
 80049a6:	701a      	strb	r2, [r3, #0]
}
 80049a8:	46c0      	nop			@ (mov r8, r8)
 80049aa:	46bd      	mov	sp, r7
 80049ac:	b002      	add	sp, #8
 80049ae:	bd80      	pop	{r7, pc}
 80049b0:	20000898 	.word	0x20000898
 80049b4:	20000899 	.word	0x20000899

080049b8 <Lamp_Off_Task>:

static void Lamp_Off_Task(void)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	af00      	add	r7, sp, #0
    if (!s_lamp_off_req) return;
 80049bc:	4b0c      	ldr	r3, [pc, #48]	@ (80049f0 <Lamp_Off_Task+0x38>)
 80049be:	781b      	ldrb	r3, [r3, #0]
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d010      	beq.n	80049e8 <Lamp_Off_Task+0x30>
    s_lamp_off_req = 0u;
 80049c6:	4b0a      	ldr	r3, [pc, #40]	@ (80049f0 <Lamp_Off_Task+0x38>)
 80049c8:	2200      	movs	r2, #0
 80049ca:	701a      	strb	r2, [r3, #0]

    if (s_lamp_off_stop2)
 80049cc:	4b09      	ldr	r3, [pc, #36]	@ (80049f4 <Lamp_Off_Task+0x3c>)
 80049ce:	781b      	ldrb	r3, [r3, #0]
 80049d0:	b2db      	uxtb	r3, r3
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d005      	beq.n	80049e2 <Lamp_Off_Task+0x2a>
    {
        s_lamp_off_stop2 = 0u;
 80049d6:	4b07      	ldr	r3, [pc, #28]	@ (80049f4 <Lamp_Off_Task+0x3c>)
 80049d8:	2200      	movs	r2, #0
 80049da:	701a      	strb	r2, [r3, #0]
        EnterStop(); /* Includes Power_MinimizeLoads() */
 80049dc:	f7ff ff96 	bl	800490c <EnterStop>
        return;
 80049e0:	e003      	b.n	80049ea <Lamp_Off_Task+0x32>
    }

    Power_MinimizeLoads();
 80049e2:	f7ff ff79 	bl	80048d8 <Power_MinimizeLoads>
 80049e6:	e000      	b.n	80049ea <Lamp_Off_Task+0x32>
    if (!s_lamp_off_req) return;
 80049e8:	46c0      	nop			@ (mov r8, r8)
}
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	46c0      	nop			@ (mov r8, r8)
 80049f0:	20000898 	.word	0x20000898
 80049f4:	20000899 	.word	0x20000899

080049f8 <NoProgram_SleepUntilUSB>:

static void NoProgram_SleepUntilUSB(void)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b082      	sub	sp, #8
 80049fc:	af00      	add	r7, sp, #0
    /* Blink 3x so user sees "no program" state (200ms on/off). */
    for (uint8_t i = 0; i < 3; i++)
 80049fe:	1dfb      	adds	r3, r7, #7
 8004a00:	2200      	movs	r2, #0
 8004a02:	701a      	strb	r2, [r3, #0]
 8004a04:	e00e      	b.n	8004a24 <NoProgram_SleepUntilUSB+0x2c>
    {
        IND_LED_On();
 8004a06:	f7ff f973 	bl	8003cf0 <IND_LED_On>
        HAL_Delay(200);
 8004a0a:	20c8      	movs	r0, #200	@ 0xc8
 8004a0c:	f00c faf8 	bl	8011000 <HAL_Delay>
        IND_LED_Off();
 8004a10:	f7ff f97b 	bl	8003d0a <IND_LED_Off>
        HAL_Delay(200);
 8004a14:	20c8      	movs	r0, #200	@ 0xc8
 8004a16:	f00c faf3 	bl	8011000 <HAL_Delay>
    for (uint8_t i = 0; i < 3; i++)
 8004a1a:	1dfb      	adds	r3, r7, #7
 8004a1c:	781a      	ldrb	r2, [r3, #0]
 8004a1e:	1dfb      	adds	r3, r7, #7
 8004a20:	3201      	adds	r2, #1
 8004a22:	701a      	strb	r2, [r3, #0]
 8004a24:	1dfb      	adds	r3, r7, #7
 8004a26:	781b      	ldrb	r3, [r3, #0]
 8004a28:	2b02      	cmp	r3, #2
 8004a2a:	d9ec      	bls.n	8004a06 <NoProgram_SleepUntilUSB+0xe>
    }

    /* Disable button EXTI lines so only USB connect can wake us. */
    uint32_t imr1 = EXTI->IMR1;
 8004a2c:	4a1c      	ldr	r2, [pc, #112]	@ (8004aa0 <NoProgram_SleepUntilUSB+0xa8>)
 8004a2e:	2380      	movs	r3, #128	@ 0x80
 8004a30:	58d3      	ldr	r3, [r2, r3]
 8004a32:	603b      	str	r3, [r7, #0]
    EXTI->IMR1 = (imr1 & ~(B1_Pin | B2_Pin)) | USB_Pin;
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	220d      	movs	r2, #13
 8004a38:	4393      	bics	r3, r2
 8004a3a:	4919      	ldr	r1, [pc, #100]	@ (8004aa0 <NoProgram_SleepUntilUSB+0xa8>)
 8004a3c:	2208      	movs	r2, #8
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	2280      	movs	r2, #128	@ 0x80
 8004a42:	508b      	str	r3, [r1, r2]
    __HAL_GPIO_EXTI_CLEAR_IT(B1_Pin);
 8004a44:	4b16      	ldr	r3, [pc, #88]	@ (8004aa0 <NoProgram_SleepUntilUSB+0xa8>)
 8004a46:	2201      	movs	r2, #1
 8004a48:	60da      	str	r2, [r3, #12]
 8004a4a:	4b15      	ldr	r3, [pc, #84]	@ (8004aa0 <NoProgram_SleepUntilUSB+0xa8>)
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	611a      	str	r2, [r3, #16]
    __HAL_GPIO_EXTI_CLEAR_IT(B2_Pin);
 8004a50:	4b13      	ldr	r3, [pc, #76]	@ (8004aa0 <NoProgram_SleepUntilUSB+0xa8>)
 8004a52:	2204      	movs	r2, #4
 8004a54:	60da      	str	r2, [r3, #12]
 8004a56:	4b12      	ldr	r3, [pc, #72]	@ (8004aa0 <NoProgram_SleepUntilUSB+0xa8>)
 8004a58:	2204      	movs	r2, #4
 8004a5a:	611a      	str	r2, [r3, #16]
    __HAL_GPIO_EXTI_CLEAR_IT(USB_Pin);
 8004a5c:	4b10      	ldr	r3, [pc, #64]	@ (8004aa0 <NoProgram_SleepUntilUSB+0xa8>)
 8004a5e:	2208      	movs	r2, #8
 8004a60:	60da      	str	r2, [r3, #12]
 8004a62:	4b0f      	ldr	r3, [pc, #60]	@ (8004aa0 <NoProgram_SleepUntilUSB+0xa8>)
 8004a64:	2208      	movs	r2, #8
 8004a66:	611a      	str	r2, [r3, #16]

    /* Wait for USB to be connected. */
    HAL_SuspendTick();
 8004a68:	f00c faee 	bl	8011048 <HAL_SuspendTick>
    while (USB_IsPresent() == 0u)
 8004a6c:	e00a      	b.n	8004a84 <NoProgram_SleepUntilUSB+0x8c>
    {
        Power_MinimizeLoads();
 8004a6e:	f7ff ff33 	bl	80048d8 <Power_MinimizeLoads>
        __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8004a72:	4b0c      	ldr	r3, [pc, #48]	@ (8004aa4 <NoProgram_SleepUntilUSB+0xac>)
 8004a74:	225f      	movs	r2, #95	@ 0x5f
 8004a76:	619a      	str	r2, [r3, #24]
        HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8004a78:	2380      	movs	r3, #128	@ 0x80
 8004a7a:	01db      	lsls	r3, r3, #7
 8004a7c:	2101      	movs	r1, #1
 8004a7e:	0018      	movs	r0, r3
 8004a80:	f013 f908 	bl	8017c94 <HAL_PWR_EnterSTOPMode>
    while (USB_IsPresent() == 0u)
 8004a84:	f7ff ff16 	bl	80048b4 <USB_IsPresent>
 8004a88:	1e03      	subs	r3, r0, #0
 8004a8a:	d0f0      	beq.n	8004a6e <NoProgram_SleepUntilUSB+0x76>
    }
    HAL_ResumeTick();
 8004a8c:	f00c faea 	bl	8011064 <HAL_ResumeTick>

    /* Restore EXTI masks (in practice USB attach will trigger reset). */
    EXTI->IMR1 = imr1;
 8004a90:	4903      	ldr	r1, [pc, #12]	@ (8004aa0 <NoProgram_SleepUntilUSB+0xa8>)
 8004a92:	2280      	movs	r2, #128	@ 0x80
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	508b      	str	r3, [r1, r2]
}
 8004a98:	46c0      	nop			@ (mov r8, r8)
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	b002      	add	sp, #8
 8004a9e:	bd80      	pop	{r7, pc}
 8004aa0:	40021800 	.word	0x40021800
 8004aa4:	40007000 	.word	0x40007000

08004aa8 <BL_Task>:

static void BL_Task(void)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	af00      	add	r7, sp, #0
    if (s_bl_sleep_req)
 8004aac:	4b07      	ldr	r3, [pc, #28]	@ (8004acc <BL_Task+0x24>)
 8004aae:	781b      	ldrb	r3, [r3, #0]
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d004      	beq.n	8004ac0 <BL_Task+0x18>
    {
        s_bl_sleep_req = 0u;
 8004ab6:	4b05      	ldr	r3, [pc, #20]	@ (8004acc <BL_Task+0x24>)
 8004ab8:	2200      	movs	r2, #0
 8004aba:	701a      	strb	r2, [r3, #0]
        EnterStop();
 8004abc:	f7ff ff26 	bl	800490c <EnterStop>
    }
    Lamp_Off_Task();
 8004ac0:	f7ff ff7a 	bl	80049b8 <Lamp_Off_Task>
}
 8004ac4:	46c0      	nop			@ (mov r8, r8)
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}
 8004aca:	46c0      	nop			@ (mov r8, r8)
 8004acc:	20000897 	.word	0x20000897

08004ad0 <JumpToBootloader>:
 * @brief Jump to STM32 system bootloader
 * @note Deinitializes all peripherals and jumps to system memory bootloader
 *       STM32U073: System memory 26KB at 0x1FFF0000 (from AN2606)
 */
static void JumpToBootloader(void)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b088      	sub	sp, #32
 8004ad4:	af00      	add	r7, sp, #0
    /* STM32U073 system memory bootloader address (AN2606 section 86) */
    #define BOOT_ADD 0x1FFF0000UL
    
    /* Visual indication - blink LED 2x before jumping */
    for (int i = 0; i < 2; i++)
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	61fb      	str	r3, [r7, #28]
 8004ada:	e00c      	b.n	8004af6 <JumpToBootloader+0x26>
    {
        IND_LED_On();
 8004adc:	f7ff f908 	bl	8003cf0 <IND_LED_On>
        HAL_Delay(100);
 8004ae0:	2064      	movs	r0, #100	@ 0x64
 8004ae2:	f00c fa8d 	bl	8011000 <HAL_Delay>
        IND_LED_Off();
 8004ae6:	f7ff f910 	bl	8003d0a <IND_LED_Off>
        HAL_Delay(100);
 8004aea:	2064      	movs	r0, #100	@ 0x64
 8004aec:	f00c fa88 	bl	8011000 <HAL_Delay>
    for (int i = 0; i < 2; i++)
 8004af0:	69fb      	ldr	r3, [r7, #28]
 8004af2:	3301      	adds	r3, #1
 8004af4:	61fb      	str	r3, [r7, #28]
 8004af6:	69fb      	ldr	r3, [r7, #28]
 8004af8:	2b01      	cmp	r3, #1
 8004afa:	ddef      	ble.n	8004adc <JumpToBootloader+0xc>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004afc:	b672      	cpsid	i
}
 8004afe:	46c0      	nop			@ (mov r8, r8)
    
    /* 1. Disable all interrupts */
    __disable_irq();
    
    /* 2. Reset USB peripheral */
    USB_DRD_FS->CNTR = 0x0003;
 8004b00:	4b2a      	ldr	r3, [pc, #168]	@ (8004bac <JumpToBootloader+0xdc>)
 8004b02:	2203      	movs	r2, #3
 8004b04:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* 3. De-init LPTIM */
    HAL_LPTIM_DeInit(&hlptim2);
 8004b06:	4b2a      	ldr	r3, [pc, #168]	@ (8004bb0 <JumpToBootloader+0xe0>)
 8004b08:	0018      	movs	r0, r3
 8004b0a:	f010 f8b5 	bl	8014c78 <HAL_LPTIM_DeInit>
    
    /* 4. Reset clock to default state (HSI) */
    HAL_RCC_DeInit();
 8004b0e:	f013 fa09 	bl	8017f24 <HAL_RCC_DeInit>
    
    /* 5. Disable Systick timer */
    SysTick->CTRL = 0;
 8004b12:	4b28      	ldr	r3, [pc, #160]	@ (8004bb4 <JumpToBootloader+0xe4>)
 8004b14:	2200      	movs	r2, #0
 8004b16:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 8004b18:	4b26      	ldr	r3, [pc, #152]	@ (8004bb4 <JumpToBootloader+0xe4>)
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	605a      	str	r2, [r3, #4]
    SysTick->VAL = 0;
 8004b1e:	4b25      	ldr	r3, [pc, #148]	@ (8004bb4 <JumpToBootloader+0xe4>)
 8004b20:	2200      	movs	r2, #0
 8004b22:	609a      	str	r2, [r3, #8]
    
    /* 6. Clear all NVIC interrupt bits */
    for (uint8_t i = 0; i < sizeof(NVIC->ICER) / sizeof(NVIC->ICER[0]); i++)
 8004b24:	231b      	movs	r3, #27
 8004b26:	18fb      	adds	r3, r7, r3
 8004b28:	2200      	movs	r2, #0
 8004b2a:	701a      	strb	r2, [r3, #0]
 8004b2c:	e015      	b.n	8004b5a <JumpToBootloader+0x8a>
    {
        NVIC->ICER[i] = 0xFFFFFFFF;
 8004b2e:	4922      	ldr	r1, [pc, #136]	@ (8004bb8 <JumpToBootloader+0xe8>)
 8004b30:	201b      	movs	r0, #27
 8004b32:	183b      	adds	r3, r7, r0
 8004b34:	781b      	ldrb	r3, [r3, #0]
 8004b36:	3320      	adds	r3, #32
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	4252      	negs	r2, r2
 8004b3e:	505a      	str	r2, [r3, r1]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 8004b40:	491d      	ldr	r1, [pc, #116]	@ (8004bb8 <JumpToBootloader+0xe8>)
 8004b42:	183b      	adds	r3, r7, r0
 8004b44:	781b      	ldrb	r3, [r3, #0]
 8004b46:	3360      	adds	r3, #96	@ 0x60
 8004b48:	009b      	lsls	r3, r3, #2
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	4252      	negs	r2, r2
 8004b4e:	505a      	str	r2, [r3, r1]
    for (uint8_t i = 0; i < sizeof(NVIC->ICER) / sizeof(NVIC->ICER[0]); i++)
 8004b50:	183b      	adds	r3, r7, r0
 8004b52:	781a      	ldrb	r2, [r3, #0]
 8004b54:	183b      	adds	r3, r7, r0
 8004b56:	3201      	adds	r2, #1
 8004b58:	701a      	strb	r2, [r3, #0]
 8004b5a:	231b      	movs	r3, #27
 8004b5c:	18fb      	adds	r3, r7, r3
 8004b5e:	781b      	ldrb	r3, [r3, #0]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d0e4      	beq.n	8004b2e <JumpToBootloader+0x5e>
    }
    
    /* 7. Enable SYSCFG clock for memory remap */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b64:	4b15      	ldr	r3, [pc, #84]	@ (8004bbc <JumpToBootloader+0xec>)
 8004b66:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004b68:	4b14      	ldr	r3, [pc, #80]	@ (8004bbc <JumpToBootloader+0xec>)
 8004b6a:	2101      	movs	r1, #1
 8004b6c:	430a      	orrs	r2, r1
 8004b6e:	661a      	str	r2, [r3, #96]	@ 0x60
 8004b70:	4b12      	ldr	r3, [pc, #72]	@ (8004bbc <JumpToBootloader+0xec>)
 8004b72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b74:	2201      	movs	r2, #1
 8004b76:	4013      	ands	r3, r2
 8004b78:	607b      	str	r3, [r7, #4]
 8004b7a:	687b      	ldr	r3, [r7, #4]
    
    /* 8. Remap system memory to 0x00000000 - MUST be before MSP/jump */
    SYSCFG->CFGR1 = SYSCFG_CFGR1_MEM_MODE_0;
 8004b7c:	4b10      	ldr	r3, [pc, #64]	@ (8004bc0 <JumpToBootloader+0xf0>)
 8004b7e:	2201      	movs	r2, #1
 8004b80:	601a      	str	r2, [r3, #0]
    
    /* 9. Read bootloader stack pointer and reset vector */
    uint32_t bootloader_stack = *(__IO uint32_t *)(BOOT_ADD);
 8004b82:	4b10      	ldr	r3, [pc, #64]	@ (8004bc4 <JumpToBootloader+0xf4>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	617b      	str	r3, [r7, #20]
    uint32_t bootloader_reset = *(__IO uint32_t *)(BOOT_ADD + 4);
 8004b88:	4b0f      	ldr	r3, [pc, #60]	@ (8004bc8 <JumpToBootloader+0xf8>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	613b      	str	r3, [r7, #16]
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	f383 8808 	msr	MSP, r3
}
 8004b98:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("cpsie i" : : : "memory");
 8004b9a:	b662      	cpsie	i
}
 8004b9c:	46c0      	nop			@ (mov r8, r8)
    
    /* 11. Re-enable interrupts */
    __enable_irq();
    
    /* 12. Jump to bootloader reset handler */
    void (*jump_to_boot)(void) = (void (*)(void))(bootloader_reset);
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	60fb      	str	r3, [r7, #12]
    jump_to_boot();
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	4798      	blx	r3
    
    /* Should never reach here */
    while (1);
 8004ba6:	46c0      	nop			@ (mov r8, r8)
 8004ba8:	e7fd      	b.n	8004ba6 <JumpToBootloader+0xd6>
 8004baa:	46c0      	nop			@ (mov r8, r8)
 8004bac:	40005c00 	.word	0x40005c00
 8004bb0:	200003ac 	.word	0x200003ac
 8004bb4:	e000e010 	.word	0xe000e010
 8004bb8:	e000e100 	.word	0xe000e100
 8004bbc:	40021000 	.word	0x40021000
 8004bc0:	40010000 	.word	0x40010000
 8004bc4:	1fff0000 	.word	0x1fff0000
 8004bc8:	1fff0004 	.word	0x1fff0004

08004bcc <CheckBootloaderEntry>:
 *       - Button pressed: blocks here (no other peripherals init)
 *       - Released before 2s: continues normal boot
 *       - Held for 2s: jumps to bootloader
 */
static void CheckBootloaderEntry(void)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b082      	sub	sp, #8
 8004bd0:	af00      	add	r7, sp, #0
    /* B2_Pin already initialized by MX_GPIO_Init() */
    
    /* If button not pressed, continue immediately */
    if (HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin) != GPIO_PIN_SET)
 8004bd2:	23a0      	movs	r3, #160	@ 0xa0
 8004bd4:	05db      	lsls	r3, r3, #23
 8004bd6:	2104      	movs	r1, #4
 8004bd8:	0018      	movs	r0, r3
 8004bda:	f00e ffe7 	bl	8013bac <HAL_GPIO_ReadPin>
 8004bde:	0003      	movs	r3, r0
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d11a      	bne.n	8004c1a <CheckBootloaderEntry+0x4e>
    {
        return;
    }
    
    /* Button is pressed - block here and wait */
    uint32_t start_tick = HAL_GetTick();
 8004be4:	f00c fa02 	bl	8010fec <HAL_GetTick>
 8004be8:	0003      	movs	r3, r0
 8004bea:	607b      	str	r3, [r7, #4]
    
    while (1)
    {
        /* Button released - continue normal boot */
        if (HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin) == GPIO_PIN_RESET)
 8004bec:	23a0      	movs	r3, #160	@ 0xa0
 8004bee:	05db      	lsls	r3, r3, #23
 8004bf0:	2104      	movs	r1, #4
 8004bf2:	0018      	movs	r0, r3
 8004bf4:	f00e ffda 	bl	8013bac <HAL_GPIO_ReadPin>
 8004bf8:	1e03      	subs	r3, r0, #0
 8004bfa:	d010      	beq.n	8004c1e <CheckBootloaderEntry+0x52>
        {
            return;  /* Exit and continue with peripheral initialization */
        }
        
        /* Button held for 2 seconds - jump to bootloader */
        if ((HAL_GetTick() - start_tick) >= 2000)
 8004bfc:	f00c f9f6 	bl	8010fec <HAL_GetTick>
 8004c00:	0002      	movs	r2, r0
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	1ad2      	subs	r2, r2, r3
 8004c06:	23fa      	movs	r3, #250	@ 0xfa
 8004c08:	00db      	lsls	r3, r3, #3
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d301      	bcc.n	8004c12 <CheckBootloaderEntry+0x46>
        {
            JumpToBootloader();
 8004c0e:	f7ff ff5f 	bl	8004ad0 <JumpToBootloader>
            /* Never returns */
        }
        
        HAL_Delay(10); /* Check every 10ms for faster response */
 8004c12:	200a      	movs	r0, #10
 8004c14:	f00c f9f4 	bl	8011000 <HAL_Delay>
        if (HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin) == GPIO_PIN_RESET)
 8004c18:	e7e8      	b.n	8004bec <CheckBootloaderEntry+0x20>
        return;
 8004c1a:	46c0      	nop			@ (mov r8, r8)
 8004c1c:	e000      	b.n	8004c20 <CheckBootloaderEntry+0x54>
            return;  /* Exit and continue with peripheral initialization */
 8004c1e:	46c0      	nop			@ (mov r8, r8)
    }
}
 8004c20:	46bd      	mov	sp, r7
 8004c22:	b002      	add	sp, #8
 8004c24:	bd80      	pop	{r7, pc}
	...

08004c28 <rtc_wakeup_1s_enable>:

static void rtc_wakeup_1s_enable(void)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	af00      	add	r7, sp, #0
    static uint8_t nvic_init = 0;
    if (!nvic_init)
 8004c2c:	4b0d      	ldr	r3, [pc, #52]	@ (8004c64 <rtc_wakeup_1s_enable+0x3c>)
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d10a      	bne.n	8004c4a <rtc_wakeup_1s_enable+0x22>
    {
        /* STM32U073: Wakeup/Alarm share RTC_TAMP_IRQn */
        HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8004c34:	2200      	movs	r2, #0
 8004c36:	2100      	movs	r1, #0
 8004c38:	2002      	movs	r0, #2
 8004c3a:	f00d ff81 	bl	8012b40 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8004c3e:	2002      	movs	r0, #2
 8004c40:	f00d ff93 	bl	8012b6a <HAL_NVIC_EnableIRQ>
        nvic_init = 1;
 8004c44:	4b07      	ldr	r3, [pc, #28]	@ (8004c64 <rtc_wakeup_1s_enable+0x3c>)
 8004c46:	2201      	movs	r2, #1
 8004c48:	701a      	strb	r2, [r3, #0]
    }

    (void)HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8004c4a:	4b07      	ldr	r3, [pc, #28]	@ (8004c68 <rtc_wakeup_1s_enable+0x40>)
 8004c4c:	0018      	movs	r0, r3
 8004c4e:	f015 f9c3 	bl	8019fd8 <HAL_RTCEx_DeactivateWakeUpTimer>
    (void)HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_CK_SPRE_16BITS, 0);
 8004c52:	4805      	ldr	r0, [pc, #20]	@ (8004c68 <rtc_wakeup_1s_enable+0x40>)
 8004c54:	2300      	movs	r3, #0
 8004c56:	2204      	movs	r2, #4
 8004c58:	2100      	movs	r1, #0
 8004c5a:	f015 f91b 	bl	8019e94 <HAL_RTCEx_SetWakeUpTimer_IT>
}
 8004c5e:	46c0      	nop			@ (mov r8, r8)
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}
 8004c64:	2000089b 	.word	0x2000089b
 8004c68:	20000418 	.word	0x20000418

08004c6c <rtc_wakeup_disable>:

static void rtc_wakeup_disable(void)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	af00      	add	r7, sp, #0
    (void)HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8004c70:	4b03      	ldr	r3, [pc, #12]	@ (8004c80 <rtc_wakeup_disable+0x14>)
 8004c72:	0018      	movs	r0, r3
 8004c74:	f015 f9b0 	bl	8019fd8 <HAL_RTCEx_DeactivateWakeUpTimer>
}
 8004c78:	46c0      	nop			@ (mov r8, r8)
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	46c0      	nop			@ (mov r8, r8)
 8004c80:	20000418 	.word	0x20000418

08004c84 <vbat_read_blocking>:

static float vbat_read_blocking(uint32_t timeout_ms)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b084      	sub	sp, #16
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
    uint32_t start = HAL_GetTick();
 8004c8c:	f00c f9ae 	bl	8010fec <HAL_GetTick>
 8004c90:	0003      	movs	r3, r0
 8004c92:	60fb      	str	r3, [r7, #12]
    uint32_t id0 = ANALOG_GetUpdateId();
 8004c94:	f009 ffc4 	bl	800ec20 <ANALOG_GetUpdateId>
 8004c98:	0003      	movs	r3, r0
 8004c9a:	60bb      	str	r3, [r7, #8]
    ANALOG_RequestUpdate();
 8004c9c:	f009 fe2a 	bl	800e8f4 <ANALOG_RequestUpdate>
    while ((HAL_GetTick() - start) < timeout_ms)
 8004ca0:	e008      	b.n	8004cb4 <vbat_read_blocking+0x30>
    {
        ANALOG_Task();
 8004ca2:	f009 fe31 	bl	800e908 <ANALOG_Task>
        if (ANALOG_GetUpdateId() != id0)
 8004ca6:	f009 ffbb 	bl	800ec20 <ANALOG_GetUpdateId>
 8004caa:	0002      	movs	r2, r0
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d109      	bne.n	8004cc6 <vbat_read_blocking+0x42>
            break;
        __WFI();
 8004cb2:	bf30      	wfi
    while ((HAL_GetTick() - start) < timeout_ms)
 8004cb4:	f00c f99a 	bl	8010fec <HAL_GetTick>
 8004cb8:	0002      	movs	r2, r0
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	1ad3      	subs	r3, r2, r3
 8004cbe:	687a      	ldr	r2, [r7, #4]
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	d8ee      	bhi.n	8004ca2 <vbat_read_blocking+0x1e>
 8004cc4:	e000      	b.n	8004cc8 <vbat_read_blocking+0x44>
            break;
 8004cc6:	46c0      	nop			@ (mov r8, r8)
    }
    return ANALOG_GetBat();
 8004cc8:	f009 ffbe 	bl	800ec48 <ANALOG_GetBat>
 8004ccc:	1c03      	adds	r3, r0, #0
}
 8004cce:	1c18      	adds	r0, r3, #0
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	b004      	add	sp, #16
 8004cd4:	bd80      	pop	{r7, pc}
	...

08004cd8 <EnterLowBatteryStandby>:

#define LOWBAT_MAGIC 0xB007u
#define LOWBAT_BKP_REG RTC_BKP_DR1

static void EnterLowBatteryStandby(void)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	af00      	add	r7, sp, #0
    if (USB_IsPresent() != 0u)
 8004cdc:	f7ff fdea 	bl	80048b4 <USB_IsPresent>
 8004ce0:	1e03      	subs	r3, r0, #0
 8004ce2:	d10f      	bne.n	8004d04 <EnterLowBatteryStandby+0x2c>
        return;

    rtc_wakeup_1s_enable();
 8004ce4:	f7ff ffa0 	bl	8004c28 <rtc_wakeup_1s_enable>

    /* Minimize loads */
    Power_MinimizeLoads();
 8004ce8:	f7ff fdf6 	bl	80048d8 <Power_MinimizeLoads>

    /* Standby with RTC wakeup: lowest power, wake causes reset */
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8004cec:	4b07      	ldr	r3, [pc, #28]	@ (8004d0c <EnterLowBatteryStandby+0x34>)
 8004cee:	225f      	movs	r2, #95	@ 0x5f
 8004cf0:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8004cf2:	4b06      	ldr	r3, [pc, #24]	@ (8004d0c <EnterLowBatteryStandby+0x34>)
 8004cf4:	2280      	movs	r2, #128	@ 0x80
 8004cf6:	0052      	lsls	r2, r2, #1
 8004cf8:	619a      	str	r2, [r3, #24]
    HAL_SuspendTick();
 8004cfa:	f00c f9a5 	bl	8011048 <HAL_SuspendTick>
    HAL_PWR_EnterSTANDBYMode();
 8004cfe:	f012 ffff 	bl	8017d00 <HAL_PWR_EnterSTANDBYMode>
 8004d02:	e000      	b.n	8004d06 <EnterLowBatteryStandby+0x2e>
        return;
 8004d04:	46c0      	nop			@ (mov r8, r8)
}
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	46c0      	nop			@ (mov r8, r8)
 8004d0c:	40007000 	.word	0x40007000

08004d10 <LowBattery_EarlyGate>:

static void LowBattery_EarlyGate(void)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b082      	sub	sp, #8
 8004d14:	af00      	add	r7, sp, #0
    if (USB_IsPresent() != 0u)
 8004d16:	f7ff fdcd 	bl	80048b4 <USB_IsPresent>
 8004d1a:	1e03      	subs	r3, r0, #0
 8004d1c:	d008      	beq.n	8004d30 <LowBattery_EarlyGate+0x20>
    {
        HAL_RTCEx_BKUPWrite(&hrtc, LOWBAT_BKP_REG, 0u);
 8004d1e:	4b1d      	ldr	r3, [pc, #116]	@ (8004d94 <LowBattery_EarlyGate+0x84>)
 8004d20:	2200      	movs	r2, #0
 8004d22:	2101      	movs	r1, #1
 8004d24:	0018      	movs	r0, r3
 8004d26:	f015 f989 	bl	801a03c <HAL_RTCEx_BKUPWrite>
        rtc_wakeup_disable();
 8004d2a:	f7ff ff9f 	bl	8004c6c <rtc_wakeup_disable>
        return;
 8004d2e:	e02e      	b.n	8004d8e <LowBattery_EarlyGate+0x7e>
    }

    uint32_t magic = HAL_RTCEx_BKUPRead(&hrtc, LOWBAT_BKP_REG);
 8004d30:	4b18      	ldr	r3, [pc, #96]	@ (8004d94 <LowBattery_EarlyGate+0x84>)
 8004d32:	2101      	movs	r1, #1
 8004d34:	0018      	movs	r0, r3
 8004d36:	f015 f997 	bl	801a068 <HAL_RTCEx_BKUPRead>
 8004d3a:	0003      	movs	r3, r0
 8004d3c:	607b      	str	r3, [r7, #4]
    float vbat = vbat_read_blocking(50);
 8004d3e:	2032      	movs	r0, #50	@ 0x32
 8004d40:	f7ff ffa0 	bl	8004c84 <vbat_read_blocking>
 8004d44:	1c03      	adds	r3, r0, #0
 8004d46:	603b      	str	r3, [r7, #0]

    if (magic == LOWBAT_MAGIC)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	4a13      	ldr	r2, [pc, #76]	@ (8004d98 <LowBattery_EarlyGate+0x88>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d110      	bne.n	8004d72 <LowBattery_EarlyGate+0x62>
    {
        if (vbat < CHARGER_VBAT_RECOVERY)
 8004d50:	4912      	ldr	r1, [pc, #72]	@ (8004d9c <LowBattery_EarlyGate+0x8c>)
 8004d52:	6838      	ldr	r0, [r7, #0]
 8004d54:	f7fb fbc4 	bl	80004e0 <__aeabi_fcmplt>
 8004d58:	1e03      	subs	r3, r0, #0
 8004d5a:	d001      	beq.n	8004d60 <LowBattery_EarlyGate+0x50>
        {
            EnterLowBatteryStandby();
 8004d5c:	f7ff ffbc 	bl	8004cd8 <EnterLowBatteryStandby>
        }
        HAL_RTCEx_BKUPWrite(&hrtc, LOWBAT_BKP_REG, 0u);
 8004d60:	4b0c      	ldr	r3, [pc, #48]	@ (8004d94 <LowBattery_EarlyGate+0x84>)
 8004d62:	2200      	movs	r2, #0
 8004d64:	2101      	movs	r1, #1
 8004d66:	0018      	movs	r0, r3
 8004d68:	f015 f968 	bl	801a03c <HAL_RTCEx_BKUPWrite>
        rtc_wakeup_disable();
 8004d6c:	f7ff ff7e 	bl	8004c6c <rtc_wakeup_disable>
        return;
 8004d70:	e00d      	b.n	8004d8e <LowBattery_EarlyGate+0x7e>
    }

    if (vbat < CHARGER_VBAT_CRITICAL)
 8004d72:	490b      	ldr	r1, [pc, #44]	@ (8004da0 <LowBattery_EarlyGate+0x90>)
 8004d74:	6838      	ldr	r0, [r7, #0]
 8004d76:	f7fb fbb3 	bl	80004e0 <__aeabi_fcmplt>
 8004d7a:	1e03      	subs	r3, r0, #0
 8004d7c:	d007      	beq.n	8004d8e <LowBattery_EarlyGate+0x7e>
    {
        HAL_RTCEx_BKUPWrite(&hrtc, LOWBAT_BKP_REG, LOWBAT_MAGIC);
 8004d7e:	4a06      	ldr	r2, [pc, #24]	@ (8004d98 <LowBattery_EarlyGate+0x88>)
 8004d80:	4b04      	ldr	r3, [pc, #16]	@ (8004d94 <LowBattery_EarlyGate+0x84>)
 8004d82:	2101      	movs	r1, #1
 8004d84:	0018      	movs	r0, r3
 8004d86:	f015 f959 	bl	801a03c <HAL_RTCEx_BKUPWrite>
        EnterLowBatteryStandby();
 8004d8a:	f7ff ffa5 	bl	8004cd8 <EnterLowBatteryStandby>
    }
}
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	b002      	add	sp, #8
 8004d92:	bd80      	pop	{r7, pc}
 8004d94:	20000418 	.word	0x20000418
 8004d98:	0000b007 	.word	0x0000b007
 8004d9c:	40466666 	.word	0x40466666
 8004da0:	4039999a 	.word	0x4039999a

08004da4 <LowBattery_Task>:

static void LowBattery_Task(void)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
    static uint32_t last_check_ms = 0;
    if (USB_IsPresent() != 0u)
 8004daa:	f7ff fd83 	bl	80048b4 <USB_IsPresent>
 8004dae:	1e03      	subs	r3, r0, #0
 8004db0:	d122      	bne.n	8004df8 <LowBattery_Task+0x54>
        return;

    uint32_t now = HAL_GetTick();
 8004db2:	f00c f91b 	bl	8010fec <HAL_GetTick>
 8004db6:	0003      	movs	r3, r0
 8004db8:	607b      	str	r3, [r7, #4]
    if ((now - last_check_ms) < 1000u)
 8004dba:	4b12      	ldr	r3, [pc, #72]	@ (8004e04 <LowBattery_Task+0x60>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	687a      	ldr	r2, [r7, #4]
 8004dc0:	1ad2      	subs	r2, r2, r3
 8004dc2:	23fa      	movs	r3, #250	@ 0xfa
 8004dc4:	009b      	lsls	r3, r3, #2
 8004dc6:	429a      	cmp	r2, r3
 8004dc8:	d318      	bcc.n	8004dfc <LowBattery_Task+0x58>
        return;
    last_check_ms = now;
 8004dca:	4b0e      	ldr	r3, [pc, #56]	@ (8004e04 <LowBattery_Task+0x60>)
 8004dcc:	687a      	ldr	r2, [r7, #4]
 8004dce:	601a      	str	r2, [r3, #0]

    float vbat = vbat_read_blocking(50);
 8004dd0:	2032      	movs	r0, #50	@ 0x32
 8004dd2:	f7ff ff57 	bl	8004c84 <vbat_read_blocking>
 8004dd6:	1c03      	adds	r3, r0, #0
 8004dd8:	603b      	str	r3, [r7, #0]
    if (vbat < CHARGER_VBAT_CRITICAL)
 8004dda:	490b      	ldr	r1, [pc, #44]	@ (8004e08 <LowBattery_Task+0x64>)
 8004ddc:	6838      	ldr	r0, [r7, #0]
 8004dde:	f7fb fb7f 	bl	80004e0 <__aeabi_fcmplt>
 8004de2:	1e03      	subs	r3, r0, #0
 8004de4:	d00b      	beq.n	8004dfe <LowBattery_Task+0x5a>
    {
        HAL_RTCEx_BKUPWrite(&hrtc, LOWBAT_BKP_REG, LOWBAT_MAGIC);
 8004de6:	4a09      	ldr	r2, [pc, #36]	@ (8004e0c <LowBattery_Task+0x68>)
 8004de8:	4b09      	ldr	r3, [pc, #36]	@ (8004e10 <LowBattery_Task+0x6c>)
 8004dea:	2101      	movs	r1, #1
 8004dec:	0018      	movs	r0, r3
 8004dee:	f015 f925 	bl	801a03c <HAL_RTCEx_BKUPWrite>
        EnterLowBatteryStandby();
 8004df2:	f7ff ff71 	bl	8004cd8 <EnterLowBatteryStandby>
 8004df6:	e002      	b.n	8004dfe <LowBattery_Task+0x5a>
        return;
 8004df8:	46c0      	nop			@ (mov r8, r8)
 8004dfa:	e000      	b.n	8004dfe <LowBattery_Task+0x5a>
        return;
 8004dfc:	46c0      	nop			@ (mov r8, r8)
    }
}
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	b002      	add	sp, #8
 8004e02:	bd80      	pop	{r7, pc}
 8004e04:	2000089c 	.word	0x2000089c
 8004e08:	4039999a 	.word	0x4039999a
 8004e0c:	0000b007 	.word	0x0000b007
 8004e10:	20000418 	.word	0x20000418

08004e14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004e18:	b672      	cpsid	i
}
 8004e1a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004e1c:	46c0      	nop			@ (mov r8, r8)
 8004e1e:	e7fd      	b.n	8004e1c <Error_Handler+0x8>

08004e20 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b082      	sub	sp, #8
 8004e24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004e26:	4b0f      	ldr	r3, [pc, #60]	@ (8004e64 <HAL_MspInit+0x44>)
 8004e28:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004e2a:	4b0e      	ldr	r3, [pc, #56]	@ (8004e64 <HAL_MspInit+0x44>)
 8004e2c:	2180      	movs	r1, #128	@ 0x80
 8004e2e:	0549      	lsls	r1, r1, #21
 8004e30:	430a      	orrs	r2, r1
 8004e32:	659a      	str	r2, [r3, #88]	@ 0x58
 8004e34:	4b0b      	ldr	r3, [pc, #44]	@ (8004e64 <HAL_MspInit+0x44>)
 8004e36:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004e38:	2380      	movs	r3, #128	@ 0x80
 8004e3a:	055b      	lsls	r3, r3, #21
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	607b      	str	r3, [r7, #4]
 8004e40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e42:	4b08      	ldr	r3, [pc, #32]	@ (8004e64 <HAL_MspInit+0x44>)
 8004e44:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004e46:	4b07      	ldr	r3, [pc, #28]	@ (8004e64 <HAL_MspInit+0x44>)
 8004e48:	2101      	movs	r1, #1
 8004e4a:	430a      	orrs	r2, r1
 8004e4c:	661a      	str	r2, [r3, #96]	@ 0x60
 8004e4e:	4b05      	ldr	r3, [pc, #20]	@ (8004e64 <HAL_MspInit+0x44>)
 8004e50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e52:	2201      	movs	r2, #1
 8004e54:	4013      	ands	r3, r2
 8004e56:	603b      	str	r3, [r7, #0]
 8004e58:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004e5a:	46c0      	nop			@ (mov r8, r8)
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	b002      	add	sp, #8
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	46c0      	nop			@ (mov r8, r8)
 8004e64:	40021000 	.word	0x40021000

08004e68 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004e68:	b590      	push	{r4, r7, lr}
 8004e6a:	b09d      	sub	sp, #116	@ 0x74
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e70:	235c      	movs	r3, #92	@ 0x5c
 8004e72:	18fb      	adds	r3, r7, r3
 8004e74:	0018      	movs	r0, r3
 8004e76:	2314      	movs	r3, #20
 8004e78:	001a      	movs	r2, r3
 8004e7a:	2100      	movs	r1, #0
 8004e7c:	f01f fe26 	bl	8024acc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004e80:	2418      	movs	r4, #24
 8004e82:	193b      	adds	r3, r7, r4
 8004e84:	0018      	movs	r0, r3
 8004e86:	2344      	movs	r3, #68	@ 0x44
 8004e88:	001a      	movs	r2, r3
 8004e8a:	2100      	movs	r1, #0
 8004e8c:	f01f fe1e 	bl	8024acc <memset>
  if(hadc->Instance==ADC1)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a36      	ldr	r2, [pc, #216]	@ (8004f70 <HAL_ADC_MspInit+0x108>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d165      	bne.n	8004f66 <HAL_ADC_MspInit+0xfe>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8004e9a:	193b      	adds	r3, r7, r4
 8004e9c:	2280      	movs	r2, #128	@ 0x80
 8004e9e:	01d2      	lsls	r2, r2, #7
 8004ea0:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_HSI;
 8004ea2:	193b      	adds	r3, r7, r4
 8004ea4:	2280      	movs	r2, #128	@ 0x80
 8004ea6:	0592      	lsls	r2, r2, #22
 8004ea8:	63da      	str	r2, [r3, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004eaa:	193b      	adds	r3, r7, r4
 8004eac:	0018      	movs	r0, r3
 8004eae:	f013 fef5 	bl	8018c9c <HAL_RCCEx_PeriphCLKConfig>
 8004eb2:	1e03      	subs	r3, r0, #0
 8004eb4:	d001      	beq.n	8004eba <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8004eb6:	f7ff ffad 	bl	8004e14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8004eba:	4b2e      	ldr	r3, [pc, #184]	@ (8004f74 <HAL_ADC_MspInit+0x10c>)
 8004ebc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004ebe:	4b2d      	ldr	r3, [pc, #180]	@ (8004f74 <HAL_ADC_MspInit+0x10c>)
 8004ec0:	2180      	movs	r1, #128	@ 0x80
 8004ec2:	0349      	lsls	r1, r1, #13
 8004ec4:	430a      	orrs	r2, r1
 8004ec6:	661a      	str	r2, [r3, #96]	@ 0x60
 8004ec8:	4b2a      	ldr	r3, [pc, #168]	@ (8004f74 <HAL_ADC_MspInit+0x10c>)
 8004eca:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004ecc:	2380      	movs	r3, #128	@ 0x80
 8004ece:	035b      	lsls	r3, r3, #13
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	617b      	str	r3, [r7, #20]
 8004ed4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ed6:	4b27      	ldr	r3, [pc, #156]	@ (8004f74 <HAL_ADC_MspInit+0x10c>)
 8004ed8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004eda:	4b26      	ldr	r3, [pc, #152]	@ (8004f74 <HAL_ADC_MspInit+0x10c>)
 8004edc:	2101      	movs	r1, #1
 8004ede:	430a      	orrs	r2, r1
 8004ee0:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004ee2:	4b24      	ldr	r3, [pc, #144]	@ (8004f74 <HAL_ADC_MspInit+0x10c>)
 8004ee4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	4013      	ands	r3, r2
 8004eea:	613b      	str	r3, [r7, #16]
 8004eec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004eee:	4b21      	ldr	r3, [pc, #132]	@ (8004f74 <HAL_ADC_MspInit+0x10c>)
 8004ef0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004ef2:	4b20      	ldr	r3, [pc, #128]	@ (8004f74 <HAL_ADC_MspInit+0x10c>)
 8004ef4:	2102      	movs	r1, #2
 8004ef6:	430a      	orrs	r2, r1
 8004ef8:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004efa:	4b1e      	ldr	r3, [pc, #120]	@ (8004f74 <HAL_ADC_MspInit+0x10c>)
 8004efc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004efe:	2202      	movs	r2, #2
 8004f00:	4013      	ands	r3, r2
 8004f02:	60fb      	str	r3, [r7, #12]
 8004f04:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN14
    PB0     ------> ADC1_IN17
    */
    GPIO_InitStruct.Pin = AN_LIGHT_Pin;
 8004f06:	245c      	movs	r4, #92	@ 0x5c
 8004f08:	193b      	adds	r3, r7, r4
 8004f0a:	2280      	movs	r2, #128	@ 0x80
 8004f0c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004f0e:	193b      	adds	r3, r7, r4
 8004f10:	2203      	movs	r2, #3
 8004f12:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f14:	193b      	adds	r3, r7, r4
 8004f16:	2200      	movs	r2, #0
 8004f18:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(AN_LIGHT_GPIO_Port, &GPIO_InitStruct);
 8004f1a:	193a      	adds	r2, r7, r4
 8004f1c:	23a0      	movs	r3, #160	@ 0xa0
 8004f1e:	05db      	lsls	r3, r3, #23
 8004f20:	0011      	movs	r1, r2
 8004f22:	0018      	movs	r0, r3
 8004f24:	f00e fbee 	bl	8013704 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AN_BATT_Pin;
 8004f28:	193b      	adds	r3, r7, r4
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004f2e:	193b      	adds	r3, r7, r4
 8004f30:	2203      	movs	r2, #3
 8004f32:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f34:	193b      	adds	r3, r7, r4
 8004f36:	2200      	movs	r2, #0
 8004f38:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(AN_BATT_GPIO_Port, &GPIO_InitStruct);
 8004f3a:	193b      	adds	r3, r7, r4
 8004f3c:	4a0e      	ldr	r2, [pc, #56]	@ (8004f78 <HAL_ADC_MspInit+0x110>)
 8004f3e:	0019      	movs	r1, r3
 8004f40:	0010      	movs	r0, r2
 8004f42:	f00e fbdf 	bl	8013704 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_COMP1_2_IRQn, 0, 0);
 8004f46:	2200      	movs	r2, #0
 8004f48:	2100      	movs	r1, #0
 8004f4a:	200c      	movs	r0, #12
 8004f4c:	f00d fdf8 	bl	8012b40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_COMP1_2_IRQn);
 8004f50:	200c      	movs	r0, #12
 8004f52:	f00d fe0a 	bl	8012b6a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN ADC1_MspInit 1 */

    /* ADC interrupt used by non-blocking analog driver (shared with COMP on STM32U073) */
    HAL_NVIC_SetPriority(ADC_COMP1_2_IRQn, 3, 0);
 8004f56:	2200      	movs	r2, #0
 8004f58:	2103      	movs	r1, #3
 8004f5a:	200c      	movs	r0, #12
 8004f5c:	f00d fdf0 	bl	8012b40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_COMP1_2_IRQn);
 8004f60:	200c      	movs	r0, #12
 8004f62:	f00d fe02 	bl	8012b6a <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004f66:	46c0      	nop			@ (mov r8, r8)
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	b01d      	add	sp, #116	@ 0x74
 8004f6c:	bd90      	pop	{r4, r7, pc}
 8004f6e:	46c0      	nop			@ (mov r8, r8)
 8004f70:	40012400 	.word	0x40012400
 8004f74:	40021000 	.word	0x40021000
 8004f78:	50000400 	.word	0x50000400

08004f7c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004f7c:	b590      	push	{r4, r7, lr}
 8004f7e:	b09b      	sub	sp, #108	@ 0x6c
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f84:	2354      	movs	r3, #84	@ 0x54
 8004f86:	18fb      	adds	r3, r7, r3
 8004f88:	0018      	movs	r0, r3
 8004f8a:	2314      	movs	r3, #20
 8004f8c:	001a      	movs	r2, r3
 8004f8e:	2100      	movs	r1, #0
 8004f90:	f01f fd9c 	bl	8024acc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004f94:	2410      	movs	r4, #16
 8004f96:	193b      	adds	r3, r7, r4
 8004f98:	0018      	movs	r0, r3
 8004f9a:	2344      	movs	r3, #68	@ 0x44
 8004f9c:	001a      	movs	r2, r3
 8004f9e:	2100      	movs	r1, #0
 8004fa0:	f01f fd94 	bl	8024acc <memset>
  if(hi2c->Instance==I2C1)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a22      	ldr	r2, [pc, #136]	@ (8005034 <HAL_I2C_MspInit+0xb8>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d13d      	bne.n	800502a <HAL_I2C_MspInit+0xae>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004fae:	193b      	adds	r3, r7, r4
 8004fb0:	2220      	movs	r2, #32
 8004fb2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004fb4:	193b      	adds	r3, r7, r4
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004fba:	193b      	adds	r3, r7, r4
 8004fbc:	0018      	movs	r0, r3
 8004fbe:	f013 fe6d 	bl	8018c9c <HAL_RCCEx_PeriphCLKConfig>
 8004fc2:	1e03      	subs	r3, r0, #0
 8004fc4:	d001      	beq.n	8004fca <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8004fc6:	f7ff ff25 	bl	8004e14 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004fca:	4b1b      	ldr	r3, [pc, #108]	@ (8005038 <HAL_I2C_MspInit+0xbc>)
 8004fcc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004fce:	4b1a      	ldr	r3, [pc, #104]	@ (8005038 <HAL_I2C_MspInit+0xbc>)
 8004fd0:	2102      	movs	r1, #2
 8004fd2:	430a      	orrs	r2, r1
 8004fd4:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004fd6:	4b18      	ldr	r3, [pc, #96]	@ (8005038 <HAL_I2C_MspInit+0xbc>)
 8004fd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fda:	2202      	movs	r2, #2
 8004fdc:	4013      	ands	r3, r2
 8004fde:	60fb      	str	r3, [r7, #12]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004fe2:	2154      	movs	r1, #84	@ 0x54
 8004fe4:	187b      	adds	r3, r7, r1
 8004fe6:	22c0      	movs	r2, #192	@ 0xc0
 8004fe8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004fea:	187b      	adds	r3, r7, r1
 8004fec:	2212      	movs	r2, #18
 8004fee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004ff0:	187b      	adds	r3, r7, r1
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ff6:	187b      	adds	r3, r7, r1
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004ffc:	187b      	adds	r3, r7, r1
 8004ffe:	2204      	movs	r2, #4
 8005000:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005002:	187b      	adds	r3, r7, r1
 8005004:	4a0d      	ldr	r2, [pc, #52]	@ (800503c <HAL_I2C_MspInit+0xc0>)
 8005006:	0019      	movs	r1, r3
 8005008:	0010      	movs	r0, r2
 800500a:	f00e fb7b 	bl	8013704 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800500e:	4b0a      	ldr	r3, [pc, #40]	@ (8005038 <HAL_I2C_MspInit+0xbc>)
 8005010:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005012:	4b09      	ldr	r3, [pc, #36]	@ (8005038 <HAL_I2C_MspInit+0xbc>)
 8005014:	2180      	movs	r1, #128	@ 0x80
 8005016:	0389      	lsls	r1, r1, #14
 8005018:	430a      	orrs	r2, r1
 800501a:	659a      	str	r2, [r3, #88]	@ 0x58
 800501c:	4b06      	ldr	r3, [pc, #24]	@ (8005038 <HAL_I2C_MspInit+0xbc>)
 800501e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005020:	2380      	movs	r3, #128	@ 0x80
 8005022:	039b      	lsls	r3, r3, #14
 8005024:	4013      	ands	r3, r2
 8005026:	60bb      	str	r3, [r7, #8]
 8005028:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800502a:	46c0      	nop			@ (mov r8, r8)
 800502c:	46bd      	mov	sp, r7
 800502e:	b01b      	add	sp, #108	@ 0x6c
 8005030:	bd90      	pop	{r4, r7, pc}
 8005032:	46c0      	nop			@ (mov r8, r8)
 8005034:	40005400 	.word	0x40005400
 8005038:	40021000 	.word	0x40021000
 800503c:	50000400 	.word	0x50000400

08005040 <HAL_LPTIM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hlptim: LPTIM handle pointer
  * @retval None
  */
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8005040:	b590      	push	{r4, r7, lr}
 8005042:	b095      	sub	sp, #84	@ 0x54
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005048:	240c      	movs	r4, #12
 800504a:	193b      	adds	r3, r7, r4
 800504c:	0018      	movs	r0, r3
 800504e:	2344      	movs	r3, #68	@ 0x44
 8005050:	001a      	movs	r2, r3
 8005052:	2100      	movs	r1, #0
 8005054:	f01f fd3a 	bl	8024acc <memset>
  if(hlptim->Instance==LPTIM2)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a16      	ldr	r2, [pc, #88]	@ (80050b8 <HAL_LPTIM_MspInit+0x78>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d125      	bne.n	80050ae <HAL_LPTIM_MspInit+0x6e>

    /* USER CODE END LPTIM2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM2;
 8005062:	193b      	adds	r3, r7, r4
 8005064:	2280      	movs	r2, #128	@ 0x80
 8005066:	0052      	lsls	r2, r2, #1
 8005068:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_HSI;
 800506a:	193b      	adds	r3, r7, r4
 800506c:	2280      	movs	r2, #128	@ 0x80
 800506e:	0392      	lsls	r2, r2, #14
 8005070:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005072:	193b      	adds	r3, r7, r4
 8005074:	0018      	movs	r0, r3
 8005076:	f013 fe11 	bl	8018c9c <HAL_RCCEx_PeriphCLKConfig>
 800507a:	1e03      	subs	r3, r0, #0
 800507c:	d001      	beq.n	8005082 <HAL_LPTIM_MspInit+0x42>
    {
      Error_Handler();
 800507e:	f7ff fec9 	bl	8004e14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8005082:	4b0e      	ldr	r3, [pc, #56]	@ (80050bc <HAL_LPTIM_MspInit+0x7c>)
 8005084:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005086:	4b0d      	ldr	r3, [pc, #52]	@ (80050bc <HAL_LPTIM_MspInit+0x7c>)
 8005088:	2180      	movs	r1, #128	@ 0x80
 800508a:	05c9      	lsls	r1, r1, #23
 800508c:	430a      	orrs	r2, r1
 800508e:	659a      	str	r2, [r3, #88]	@ 0x58
 8005090:	4b0a      	ldr	r3, [pc, #40]	@ (80050bc <HAL_LPTIM_MspInit+0x7c>)
 8005092:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005094:	2380      	movs	r3, #128	@ 0x80
 8005096:	05db      	lsls	r3, r3, #23
 8005098:	4013      	ands	r3, r2
 800509a:	60bb      	str	r3, [r7, #8]
 800509c:	68bb      	ldr	r3, [r7, #8]
    /* LPTIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_LPTIM2_IRQn, 0, 0);
 800509e:	2200      	movs	r2, #0
 80050a0:	2100      	movs	r1, #0
 80050a2:	2012      	movs	r0, #18
 80050a4:	f00d fd4c 	bl	8012b40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_LPTIM2_IRQn);
 80050a8:	2012      	movs	r0, #18
 80050aa:	f00d fd5e 	bl	8012b6a <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPTIM2_MspInit 1 */

  }

}
 80050ae:	46c0      	nop			@ (mov r8, r8)
 80050b0:	46bd      	mov	sp, r7
 80050b2:	b015      	add	sp, #84	@ 0x54
 80050b4:	bd90      	pop	{r4, r7, pc}
 80050b6:	46c0      	nop			@ (mov r8, r8)
 80050b8:	40009400 	.word	0x40009400
 80050bc:	40021000 	.word	0x40021000

080050c0 <HAL_LPTIM_MspPostInit>:

void HAL_LPTIM_MspPostInit(LPTIM_HandleTypeDef* hlptim)
{
 80050c0:	b590      	push	{r4, r7, lr}
 80050c2:	b089      	sub	sp, #36	@ 0x24
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050c8:	240c      	movs	r4, #12
 80050ca:	193b      	adds	r3, r7, r4
 80050cc:	0018      	movs	r0, r3
 80050ce:	2314      	movs	r3, #20
 80050d0:	001a      	movs	r2, r3
 80050d2:	2100      	movs	r1, #0
 80050d4:	f01f fcfa 	bl	8024acc <memset>
  if(hlptim->Instance==LPTIM2)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a14      	ldr	r2, [pc, #80]	@ (8005130 <HAL_LPTIM_MspPostInit+0x70>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d122      	bne.n	8005128 <HAL_LPTIM_MspPostInit+0x68>
  {
    /* USER CODE BEGIN LPTIM2_MspPostInit 0 */

    /* USER CODE END LPTIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80050e2:	4b14      	ldr	r3, [pc, #80]	@ (8005134 <HAL_LPTIM_MspPostInit+0x74>)
 80050e4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80050e6:	4b13      	ldr	r3, [pc, #76]	@ (8005134 <HAL_LPTIM_MspPostInit+0x74>)
 80050e8:	2101      	movs	r1, #1
 80050ea:	430a      	orrs	r2, r1
 80050ec:	64da      	str	r2, [r3, #76]	@ 0x4c
 80050ee:	4b11      	ldr	r3, [pc, #68]	@ (8005134 <HAL_LPTIM_MspPostInit+0x74>)
 80050f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050f2:	2201      	movs	r2, #1
 80050f4:	4013      	ands	r3, r2
 80050f6:	60bb      	str	r3, [r7, #8]
 80050f8:	68bb      	ldr	r3, [r7, #8]
    /**LPTIM2 GPIO Configuration
    PA4     ------> LPTIM2_CH1
    */
    GPIO_InitStruct.Pin = BUZZ_Pin;
 80050fa:	0021      	movs	r1, r4
 80050fc:	187b      	adds	r3, r7, r1
 80050fe:	2210      	movs	r2, #16
 8005100:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005102:	187b      	adds	r3, r7, r1
 8005104:	2202      	movs	r2, #2
 8005106:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005108:	187b      	adds	r3, r7, r1
 800510a:	2200      	movs	r2, #0
 800510c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800510e:	187b      	adds	r3, r7, r1
 8005110:	2200      	movs	r2, #0
 8005112:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF14_LPTIM2;
 8005114:	187b      	adds	r3, r7, r1
 8005116:	220e      	movs	r2, #14
 8005118:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 800511a:	187a      	adds	r2, r7, r1
 800511c:	23a0      	movs	r3, #160	@ 0xa0
 800511e:	05db      	lsls	r3, r3, #23
 8005120:	0011      	movs	r1, r2
 8005122:	0018      	movs	r0, r3
 8005124:	f00e faee 	bl	8013704 <HAL_GPIO_Init>
    /* USER CODE BEGIN LPTIM2_MspPostInit 1 */

    /* USER CODE END LPTIM2_MspPostInit 1 */
  }

}
 8005128:	46c0      	nop			@ (mov r8, r8)
 800512a:	46bd      	mov	sp, r7
 800512c:	b009      	add	sp, #36	@ 0x24
 800512e:	bd90      	pop	{r4, r7, pc}
 8005130:	40009400 	.word	0x40009400
 8005134:	40021000 	.word	0x40021000

08005138 <HAL_LPTIM_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hlptim: LPTIM handle pointer
  * @retval None
  */
void HAL_LPTIM_MspDeInit(LPTIM_HandleTypeDef* hlptim)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b082      	sub	sp, #8
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  if(hlptim->Instance==LPTIM2)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a07      	ldr	r2, [pc, #28]	@ (8005164 <HAL_LPTIM_MspDeInit+0x2c>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d108      	bne.n	800515c <HAL_LPTIM_MspDeInit+0x24>
  {
    /* USER CODE BEGIN LPTIM2_MspDeInit 0 */

    /* USER CODE END LPTIM2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPTIM2_CLK_DISABLE();
 800514a:	4b07      	ldr	r3, [pc, #28]	@ (8005168 <HAL_LPTIM_MspDeInit+0x30>)
 800514c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800514e:	4b06      	ldr	r3, [pc, #24]	@ (8005168 <HAL_LPTIM_MspDeInit+0x30>)
 8005150:	4906      	ldr	r1, [pc, #24]	@ (800516c <HAL_LPTIM_MspDeInit+0x34>)
 8005152:	400a      	ands	r2, r1
 8005154:	659a      	str	r2, [r3, #88]	@ 0x58

    /* LPTIM2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(TIM7_LPTIM2_IRQn);
 8005156:	2012      	movs	r0, #18
 8005158:	f00d fd17 	bl	8012b8a <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN LPTIM2_MspDeInit 1 */

    /* USER CODE END LPTIM2_MspDeInit 1 */
  }

}
 800515c:	46c0      	nop			@ (mov r8, r8)
 800515e:	46bd      	mov	sp, r7
 8005160:	b002      	add	sp, #8
 8005162:	bd80      	pop	{r7, pc}
 8005164:	40009400 	.word	0x40009400
 8005168:	40021000 	.word	0x40021000
 800516c:	bfffffff 	.word	0xbfffffff

08005170 <HAL_RNG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrng: RNG handle pointer
  * @retval None
  */
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8005170:	b590      	push	{r4, r7, lr}
 8005172:	b095      	sub	sp, #84	@ 0x54
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005178:	240c      	movs	r4, #12
 800517a:	193b      	adds	r3, r7, r4
 800517c:	0018      	movs	r0, r3
 800517e:	2344      	movs	r3, #68	@ 0x44
 8005180:	001a      	movs	r2, r3
 8005182:	2100      	movs	r1, #0
 8005184:	f01f fca2 	bl	8024acc <memset>
  if(hrng->Instance==RNG)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a12      	ldr	r2, [pc, #72]	@ (80051d8 <HAL_RNG_MspInit+0x68>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d11d      	bne.n	80051ce <HAL_RNG_MspInit+0x5e>

    /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8005192:	193b      	adds	r3, r7, r4
 8005194:	2280      	movs	r2, #128	@ 0x80
 8005196:	0192      	lsls	r2, r2, #6
 8005198:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_MSI;
 800519a:	193b      	adds	r3, r7, r4
 800519c:	2280      	movs	r2, #128	@ 0x80
 800519e:	04d2      	lsls	r2, r2, #19
 80051a0:	639a      	str	r2, [r3, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80051a2:	193b      	adds	r3, r7, r4
 80051a4:	0018      	movs	r0, r3
 80051a6:	f013 fd79 	bl	8018c9c <HAL_RCCEx_PeriphCLKConfig>
 80051aa:	1e03      	subs	r3, r0, #0
 80051ac:	d001      	beq.n	80051b2 <HAL_RNG_MspInit+0x42>
    {
      Error_Handler();
 80051ae:	f7ff fe31 	bl	8004e14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80051b2:	4b0a      	ldr	r3, [pc, #40]	@ (80051dc <HAL_RNG_MspInit+0x6c>)
 80051b4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80051b6:	4b09      	ldr	r3, [pc, #36]	@ (80051dc <HAL_RNG_MspInit+0x6c>)
 80051b8:	2180      	movs	r1, #128	@ 0x80
 80051ba:	02c9      	lsls	r1, r1, #11
 80051bc:	430a      	orrs	r2, r1
 80051be:	649a      	str	r2, [r3, #72]	@ 0x48
 80051c0:	4b06      	ldr	r3, [pc, #24]	@ (80051dc <HAL_RNG_MspInit+0x6c>)
 80051c2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80051c4:	2380      	movs	r3, #128	@ 0x80
 80051c6:	02db      	lsls	r3, r3, #11
 80051c8:	4013      	ands	r3, r2
 80051ca:	60bb      	str	r3, [r7, #8]
 80051cc:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END RNG_MspInit 1 */

  }

}
 80051ce:	46c0      	nop			@ (mov r8, r8)
 80051d0:	46bd      	mov	sp, r7
 80051d2:	b015      	add	sp, #84	@ 0x54
 80051d4:	bd90      	pop	{r4, r7, pc}
 80051d6:	46c0      	nop			@ (mov r8, r8)
 80051d8:	40025000 	.word	0x40025000
 80051dc:	40021000 	.word	0x40021000

080051e0 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80051e0:	b590      	push	{r4, r7, lr}
 80051e2:	b095      	sub	sp, #84	@ 0x54
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80051e8:	240c      	movs	r4, #12
 80051ea:	193b      	adds	r3, r7, r4
 80051ec:	0018      	movs	r0, r3
 80051ee:	2344      	movs	r3, #68	@ 0x44
 80051f0:	001a      	movs	r2, r3
 80051f2:	2100      	movs	r1, #0
 80051f4:	f01f fc6a 	bl	8024acc <memset>
  if(hrtc->Instance==RTC)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a1a      	ldr	r2, [pc, #104]	@ (8005268 <HAL_RTC_MspInit+0x88>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d12e      	bne.n	8005260 <HAL_RTC_MspInit+0x80>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8005202:	193b      	adds	r3, r7, r4
 8005204:	2280      	movs	r2, #128	@ 0x80
 8005206:	0212      	lsls	r2, r2, #8
 8005208:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800520a:	193b      	adds	r3, r7, r4
 800520c:	2280      	movs	r2, #128	@ 0x80
 800520e:	0052      	lsls	r2, r2, #1
 8005210:	641a      	str	r2, [r3, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005212:	193b      	adds	r3, r7, r4
 8005214:	0018      	movs	r0, r3
 8005216:	f013 fd41 	bl	8018c9c <HAL_RCCEx_PeriphCLKConfig>
 800521a:	1e03      	subs	r3, r0, #0
 800521c:	d001      	beq.n	8005222 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800521e:	f7ff fdf9 	bl	8004e14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8005222:	4a12      	ldr	r2, [pc, #72]	@ (800526c <HAL_RTC_MspInit+0x8c>)
 8005224:	2390      	movs	r3, #144	@ 0x90
 8005226:	58d3      	ldr	r3, [r2, r3]
 8005228:	4910      	ldr	r1, [pc, #64]	@ (800526c <HAL_RTC_MspInit+0x8c>)
 800522a:	2280      	movs	r2, #128	@ 0x80
 800522c:	0212      	lsls	r2, r2, #8
 800522e:	4313      	orrs	r3, r2
 8005230:	2290      	movs	r2, #144	@ 0x90
 8005232:	508b      	str	r3, [r1, r2]
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8005234:	4b0d      	ldr	r3, [pc, #52]	@ (800526c <HAL_RTC_MspInit+0x8c>)
 8005236:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005238:	4b0c      	ldr	r3, [pc, #48]	@ (800526c <HAL_RTC_MspInit+0x8c>)
 800523a:	2180      	movs	r1, #128	@ 0x80
 800523c:	00c9      	lsls	r1, r1, #3
 800523e:	430a      	orrs	r2, r1
 8005240:	659a      	str	r2, [r3, #88]	@ 0x58
 8005242:	4b0a      	ldr	r3, [pc, #40]	@ (800526c <HAL_RTC_MspInit+0x8c>)
 8005244:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005246:	2380      	movs	r3, #128	@ 0x80
 8005248:	00db      	lsls	r3, r3, #3
 800524a:	4013      	ands	r3, r2
 800524c:	60bb      	str	r3, [r7, #8]
 800524e:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8005250:	2200      	movs	r2, #0
 8005252:	2100      	movs	r1, #0
 8005254:	2002      	movs	r0, #2
 8005256:	f00d fc73 	bl	8012b40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 800525a:	2002      	movs	r0, #2
 800525c:	f00d fc85 	bl	8012b6a <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8005260:	46c0      	nop			@ (mov r8, r8)
 8005262:	46bd      	mov	sp, r7
 8005264:	b015      	add	sp, #84	@ 0x54
 8005266:	bd90      	pop	{r4, r7, pc}
 8005268:	40002800 	.word	0x40002800
 800526c:	40021000 	.word	0x40021000

08005270 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005270:	b590      	push	{r4, r7, lr}
 8005272:	b08b      	sub	sp, #44	@ 0x2c
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005278:	2414      	movs	r4, #20
 800527a:	193b      	adds	r3, r7, r4
 800527c:	0018      	movs	r0, r3
 800527e:	2314      	movs	r3, #20
 8005280:	001a      	movs	r2, r3
 8005282:	2100      	movs	r1, #0
 8005284:	f01f fc22 	bl	8024acc <memset>
  if(hspi->Instance==SPI1)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a40      	ldr	r2, [pc, #256]	@ (8005390 <HAL_SPI_MspInit+0x120>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d17a      	bne.n	8005388 <HAL_SPI_MspInit+0x118>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005292:	4b40      	ldr	r3, [pc, #256]	@ (8005394 <HAL_SPI_MspInit+0x124>)
 8005294:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005296:	4b3f      	ldr	r3, [pc, #252]	@ (8005394 <HAL_SPI_MspInit+0x124>)
 8005298:	2180      	movs	r1, #128	@ 0x80
 800529a:	0149      	lsls	r1, r1, #5
 800529c:	430a      	orrs	r2, r1
 800529e:	661a      	str	r2, [r3, #96]	@ 0x60
 80052a0:	4b3c      	ldr	r3, [pc, #240]	@ (8005394 <HAL_SPI_MspInit+0x124>)
 80052a2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80052a4:	2380      	movs	r3, #128	@ 0x80
 80052a6:	015b      	lsls	r3, r3, #5
 80052a8:	4013      	ands	r3, r2
 80052aa:	613b      	str	r3, [r7, #16]
 80052ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052ae:	4b39      	ldr	r3, [pc, #228]	@ (8005394 <HAL_SPI_MspInit+0x124>)
 80052b0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80052b2:	4b38      	ldr	r3, [pc, #224]	@ (8005394 <HAL_SPI_MspInit+0x124>)
 80052b4:	2101      	movs	r1, #1
 80052b6:	430a      	orrs	r2, r1
 80052b8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80052ba:	4b36      	ldr	r3, [pc, #216]	@ (8005394 <HAL_SPI_MspInit+0x124>)
 80052bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052be:	2201      	movs	r2, #1
 80052c0:	4013      	ands	r3, r2
 80052c2:	60fb      	str	r3, [r7, #12]
 80052c4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80052c6:	193b      	adds	r3, r7, r4
 80052c8:	2220      	movs	r2, #32
 80052ca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052cc:	193b      	adds	r3, r7, r4
 80052ce:	2202      	movs	r2, #2
 80052d0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052d2:	193b      	adds	r3, r7, r4
 80052d4:	2200      	movs	r2, #0
 80052d6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80052d8:	193b      	adds	r3, r7, r4
 80052da:	2203      	movs	r2, #3
 80052dc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80052de:	193b      	adds	r3, r7, r4
 80052e0:	2205      	movs	r2, #5
 80052e2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052e4:	193a      	adds	r2, r7, r4
 80052e6:	23a0      	movs	r3, #160	@ 0xa0
 80052e8:	05db      	lsls	r3, r3, #23
 80052ea:	0011      	movs	r1, r2
 80052ec:	0018      	movs	r0, r3
 80052ee:	f00e fa09 	bl	8013704 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80052f2:	0021      	movs	r1, r4
 80052f4:	187b      	adds	r3, r7, r1
 80052f6:	2240      	movs	r2, #64	@ 0x40
 80052f8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052fa:	187b      	adds	r3, r7, r1
 80052fc:	2202      	movs	r2, #2
 80052fe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005300:	187b      	adds	r3, r7, r1
 8005302:	2202      	movs	r2, #2
 8005304:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005306:	187b      	adds	r3, r7, r1
 8005308:	2203      	movs	r2, #3
 800530a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800530c:	187b      	adds	r3, r7, r1
 800530e:	2205      	movs	r2, #5
 8005310:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005312:	187a      	adds	r2, r7, r1
 8005314:	23a0      	movs	r3, #160	@ 0xa0
 8005316:	05db      	lsls	r3, r3, #23
 8005318:	0011      	movs	r1, r2
 800531a:	0018      	movs	r0, r3
 800531c:	f00e f9f2 	bl	8013704 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel1;
 8005320:	4b1d      	ldr	r3, [pc, #116]	@ (8005398 <HAL_SPI_MspInit+0x128>)
 8005322:	4a1e      	ldr	r2, [pc, #120]	@ (800539c <HAL_SPI_MspInit+0x12c>)
 8005324:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8005326:	4b1c      	ldr	r3, [pc, #112]	@ (8005398 <HAL_SPI_MspInit+0x128>)
 8005328:	2224      	movs	r2, #36	@ 0x24
 800532a:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800532c:	4b1a      	ldr	r3, [pc, #104]	@ (8005398 <HAL_SPI_MspInit+0x128>)
 800532e:	2200      	movs	r2, #0
 8005330:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005332:	4b19      	ldr	r3, [pc, #100]	@ (8005398 <HAL_SPI_MspInit+0x128>)
 8005334:	2200      	movs	r2, #0
 8005336:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005338:	4b17      	ldr	r3, [pc, #92]	@ (8005398 <HAL_SPI_MspInit+0x128>)
 800533a:	2280      	movs	r2, #128	@ 0x80
 800533c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800533e:	4b16      	ldr	r3, [pc, #88]	@ (8005398 <HAL_SPI_MspInit+0x128>)
 8005340:	2280      	movs	r2, #128	@ 0x80
 8005342:	0052      	lsls	r2, r2, #1
 8005344:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005346:	4b14      	ldr	r3, [pc, #80]	@ (8005398 <HAL_SPI_MspInit+0x128>)
 8005348:	2280      	movs	r2, #128	@ 0x80
 800534a:	00d2      	lsls	r2, r2, #3
 800534c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800534e:	4b12      	ldr	r3, [pc, #72]	@ (8005398 <HAL_SPI_MspInit+0x128>)
 8005350:	2200      	movs	r2, #0
 8005352:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005354:	4b10      	ldr	r3, [pc, #64]	@ (8005398 <HAL_SPI_MspInit+0x128>)
 8005356:	2280      	movs	r2, #128	@ 0x80
 8005358:	0152      	lsls	r2, r2, #5
 800535a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800535c:	4b0e      	ldr	r3, [pc, #56]	@ (8005398 <HAL_SPI_MspInit+0x128>)
 800535e:	0018      	movs	r0, r3
 8005360:	f00d fc30 	bl	8012bc4 <HAL_DMA_Init>
 8005364:	1e03      	subs	r3, r0, #0
 8005366:	d001      	beq.n	800536c <HAL_SPI_MspInit+0xfc>
    {
      Error_Handler();
 8005368:	f7ff fd54 	bl	8004e14 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4a0a      	ldr	r2, [pc, #40]	@ (8005398 <HAL_SPI_MspInit+0x128>)
 8005370:	659a      	str	r2, [r3, #88]	@ 0x58
 8005372:	4b09      	ldr	r3, [pc, #36]	@ (8005398 <HAL_SPI_MspInit+0x128>)
 8005374:	687a      	ldr	r2, [r7, #4]
 8005376:	629a      	str	r2, [r3, #40]	@ 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8005378:	2200      	movs	r2, #0
 800537a:	2100      	movs	r1, #0
 800537c:	2019      	movs	r0, #25
 800537e:	f00d fbdf 	bl	8012b40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8005382:	2019      	movs	r0, #25
 8005384:	f00d fbf1 	bl	8012b6a <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8005388:	46c0      	nop			@ (mov r8, r8)
 800538a:	46bd      	mov	sp, r7
 800538c:	b00b      	add	sp, #44	@ 0x2c
 800538e:	bd90      	pop	{r4, r7, pc}
 8005390:	40013000 	.word	0x40013000
 8005394:	40021000 	.word	0x40021000
 8005398:	200004ac 	.word	0x200004ac
 800539c:	40020008 	.word	0x40020008

080053a0 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b082      	sub	sp, #8
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a0d      	ldr	r2, [pc, #52]	@ (80053e4 <HAL_SPI_MspDeInit+0x44>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d113      	bne.n	80053da <HAL_SPI_MspDeInit+0x3a>
  {
    /* USER CODE BEGIN SPI1_MspDeInit 0 */

    /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 80053b2:	4b0d      	ldr	r3, [pc, #52]	@ (80053e8 <HAL_SPI_MspDeInit+0x48>)
 80053b4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80053b6:	4b0c      	ldr	r3, [pc, #48]	@ (80053e8 <HAL_SPI_MspDeInit+0x48>)
 80053b8:	490c      	ldr	r1, [pc, #48]	@ (80053ec <HAL_SPI_MspDeInit+0x4c>)
 80053ba:	400a      	ands	r2, r1
 80053bc:	661a      	str	r2, [r3, #96]	@ 0x60

    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6);
 80053be:	23a0      	movs	r3, #160	@ 0xa0
 80053c0:	05db      	lsls	r3, r3, #23
 80053c2:	2160      	movs	r1, #96	@ 0x60
 80053c4:	0018      	movs	r0, r3
 80053c6:	f00e fb11 	bl	80139ec <HAL_GPIO_DeInit>

    /* SPI1 DMA DeInit */
    HAL_DMA_DeInit(hspi->hdmarx);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053ce:	0018      	movs	r0, r3
 80053d0:	f00d fca4 	bl	8012d1c <HAL_DMA_DeInit>

    /* SPI1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SPI1_IRQn);
 80053d4:	2019      	movs	r0, #25
 80053d6:	f00d fbd8 	bl	8012b8a <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN SPI1_MspDeInit 1 */

    /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 80053da:	46c0      	nop			@ (mov r8, r8)
 80053dc:	46bd      	mov	sp, r7
 80053de:	b002      	add	sp, #8
 80053e0:	bd80      	pop	{r7, pc}
 80053e2:	46c0      	nop			@ (mov r8, r8)
 80053e4:	40013000 	.word	0x40013000
 80053e8:	40021000 	.word	0x40021000
 80053ec:	ffffefff 	.word	0xffffefff

080053f0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	2380      	movs	r3, #128	@ 0x80
 80053fe:	05db      	lsls	r3, r3, #23
 8005400:	429a      	cmp	r2, r3
 8005402:	d13f      	bne.n	8005484 <HAL_TIM_Base_MspInit+0x94>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005404:	4b21      	ldr	r3, [pc, #132]	@ (800548c <HAL_TIM_Base_MspInit+0x9c>)
 8005406:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005408:	4b20      	ldr	r3, [pc, #128]	@ (800548c <HAL_TIM_Base_MspInit+0x9c>)
 800540a:	2101      	movs	r1, #1
 800540c:	430a      	orrs	r2, r1
 800540e:	659a      	str	r2, [r3, #88]	@ 0x58
 8005410:	4b1e      	ldr	r3, [pc, #120]	@ (800548c <HAL_TIM_Base_MspInit+0x9c>)
 8005412:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005414:	2201      	movs	r2, #1
 8005416:	4013      	ands	r3, r2
 8005418:	60fb      	str	r3, [r7, #12]
 800541a:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel2;
 800541c:	4b1c      	ldr	r3, [pc, #112]	@ (8005490 <HAL_TIM_Base_MspInit+0xa0>)
 800541e:	4a1d      	ldr	r2, [pc, #116]	@ (8005494 <HAL_TIM_Base_MspInit+0xa4>)
 8005420:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 8005422:	4b1b      	ldr	r3, [pc, #108]	@ (8005490 <HAL_TIM_Base_MspInit+0xa0>)
 8005424:	2230      	movs	r2, #48	@ 0x30
 8005426:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005428:	4b19      	ldr	r3, [pc, #100]	@ (8005490 <HAL_TIM_Base_MspInit+0xa0>)
 800542a:	2210      	movs	r2, #16
 800542c:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800542e:	4b18      	ldr	r3, [pc, #96]	@ (8005490 <HAL_TIM_Base_MspInit+0xa0>)
 8005430:	2200      	movs	r2, #0
 8005432:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8005434:	4b16      	ldr	r3, [pc, #88]	@ (8005490 <HAL_TIM_Base_MspInit+0xa0>)
 8005436:	2280      	movs	r2, #128	@ 0x80
 8005438:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800543a:	4b15      	ldr	r3, [pc, #84]	@ (8005490 <HAL_TIM_Base_MspInit+0xa0>)
 800543c:	2280      	movs	r2, #128	@ 0x80
 800543e:	0092      	lsls	r2, r2, #2
 8005440:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005442:	4b13      	ldr	r3, [pc, #76]	@ (8005490 <HAL_TIM_Base_MspInit+0xa0>)
 8005444:	2280      	movs	r2, #128	@ 0x80
 8005446:	0112      	lsls	r2, r2, #4
 8005448:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 800544a:	4b11      	ldr	r3, [pc, #68]	@ (8005490 <HAL_TIM_Base_MspInit+0xa0>)
 800544c:	2200      	movs	r2, #0
 800544e:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8005450:	4b0f      	ldr	r3, [pc, #60]	@ (8005490 <HAL_TIM_Base_MspInit+0xa0>)
 8005452:	2280      	movs	r2, #128	@ 0x80
 8005454:	0192      	lsls	r2, r2, #6
 8005456:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8005458:	4b0d      	ldr	r3, [pc, #52]	@ (8005490 <HAL_TIM_Base_MspInit+0xa0>)
 800545a:	0018      	movs	r0, r3
 800545c:	f00d fbb2 	bl	8012bc4 <HAL_DMA_Init>
 8005460:	1e03      	subs	r3, r0, #0
 8005462:	d001      	beq.n	8005468 <HAL_TIM_Base_MspInit+0x78>
    {
      Error_Handler();
 8005464:	f7ff fcd6 	bl	8004e14 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	4a09      	ldr	r2, [pc, #36]	@ (8005490 <HAL_TIM_Base_MspInit+0xa0>)
 800546c:	625a      	str	r2, [r3, #36]	@ 0x24
 800546e:	4b08      	ldr	r3, [pc, #32]	@ (8005490 <HAL_TIM_Base_MspInit+0xa0>)
 8005470:	687a      	ldr	r2, [r7, #4]
 8005472:	629a      	str	r2, [r3, #40]	@ 0x28

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005474:	2200      	movs	r2, #0
 8005476:	2100      	movs	r1, #0
 8005478:	200f      	movs	r0, #15
 800547a:	f00d fb61 	bl	8012b40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800547e:	200f      	movs	r0, #15
 8005480:	f00d fb73 	bl	8012b6a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8005484:	46c0      	nop			@ (mov r8, r8)
 8005486:	46bd      	mov	sp, r7
 8005488:	b004      	add	sp, #16
 800548a:	bd80      	pop	{r7, pc}
 800548c:	40021000 	.word	0x40021000
 8005490:	20000558 	.word	0x20000558
 8005494:	4002001c 	.word	0x4002001c

08005498 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005498:	b590      	push	{r4, r7, lr}
 800549a:	b089      	sub	sp, #36	@ 0x24
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054a0:	240c      	movs	r4, #12
 80054a2:	193b      	adds	r3, r7, r4
 80054a4:	0018      	movs	r0, r3
 80054a6:	2314      	movs	r3, #20
 80054a8:	001a      	movs	r2, r3
 80054aa:	2100      	movs	r1, #0
 80054ac:	f01f fb0e 	bl	8024acc <memset>
  if(htim->Instance==TIM2)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	2380      	movs	r3, #128	@ 0x80
 80054b6:	05db      	lsls	r3, r3, #23
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d123      	bne.n	8005504 <HAL_TIM_MspPostInit+0x6c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80054bc:	4b13      	ldr	r3, [pc, #76]	@ (800550c <HAL_TIM_MspPostInit+0x74>)
 80054be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80054c0:	4b12      	ldr	r3, [pc, #72]	@ (800550c <HAL_TIM_MspPostInit+0x74>)
 80054c2:	2101      	movs	r1, #1
 80054c4:	430a      	orrs	r2, r1
 80054c6:	64da      	str	r2, [r3, #76]	@ 0x4c
 80054c8:	4b10      	ldr	r3, [pc, #64]	@ (800550c <HAL_TIM_MspPostInit+0x74>)
 80054ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054cc:	2201      	movs	r2, #1
 80054ce:	4013      	ands	r3, r2
 80054d0:	60bb      	str	r3, [r7, #8]
 80054d2:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = CTL_LED_Pin;
 80054d4:	193b      	adds	r3, r7, r4
 80054d6:	2280      	movs	r2, #128	@ 0x80
 80054d8:	0212      	lsls	r2, r2, #8
 80054da:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054dc:	0021      	movs	r1, r4
 80054de:	187b      	adds	r3, r7, r1
 80054e0:	2202      	movs	r2, #2
 80054e2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054e4:	187b      	adds	r3, r7, r1
 80054e6:	2200      	movs	r2, #0
 80054e8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054ea:	187b      	adds	r3, r7, r1
 80054ec:	2200      	movs	r2, #0
 80054ee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80054f0:	187b      	adds	r3, r7, r1
 80054f2:	2201      	movs	r2, #1
 80054f4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(CTL_LED_GPIO_Port, &GPIO_InitStruct);
 80054f6:	187a      	adds	r2, r7, r1
 80054f8:	23a0      	movs	r3, #160	@ 0xa0
 80054fa:	05db      	lsls	r3, r3, #23
 80054fc:	0011      	movs	r1, r2
 80054fe:	0018      	movs	r0, r3
 8005500:	f00e f900 	bl	8013704 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8005504:	46c0      	nop			@ (mov r8, r8)
 8005506:	46bd      	mov	sp, r7
 8005508:	b009      	add	sp, #36	@ 0x24
 800550a:	bd90      	pop	{r4, r7, pc}
 800550c:	40021000 	.word	0x40021000

08005510 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8005510:	b5b0      	push	{r4, r5, r7, lr}
 8005512:	b09a      	sub	sp, #104	@ 0x68
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005518:	2524      	movs	r5, #36	@ 0x24
 800551a:	197b      	adds	r3, r7, r5
 800551c:	0018      	movs	r0, r3
 800551e:	2344      	movs	r3, #68	@ 0x44
 8005520:	001a      	movs	r2, r3
 8005522:	2100      	movs	r1, #0
 8005524:	f01f fad2 	bl	8024acc <memset>
  if(hpcd->Instance==USB_DRD_FS)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a30      	ldr	r2, [pc, #192]	@ (80055f0 <HAL_PCD_MspInit+0xe0>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d159      	bne.n	80055e6 <HAL_PCD_MspInit+0xd6>
  {
    /* USER CODE BEGIN USB_DRD_FS_MspInit 0 */
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005532:	2410      	movs	r4, #16
 8005534:	193b      	adds	r3, r7, r4
 8005536:	0018      	movs	r0, r3
 8005538:	2314      	movs	r3, #20
 800553a:	001a      	movs	r2, r3
 800553c:	2100      	movs	r1, #0
 800553e:	f01f fac5 	bl	8024acc <memset>

    /* USB DM/DP are on PA11/PA12 on this HW (no remap). */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005542:	4b2c      	ldr	r3, [pc, #176]	@ (80055f4 <HAL_PCD_MspInit+0xe4>)
 8005544:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005546:	4b2b      	ldr	r3, [pc, #172]	@ (80055f4 <HAL_PCD_MspInit+0xe4>)
 8005548:	2101      	movs	r1, #1
 800554a:	430a      	orrs	r2, r1
 800554c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800554e:	4b29      	ldr	r3, [pc, #164]	@ (80055f4 <HAL_PCD_MspInit+0xe4>)
 8005550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005552:	2201      	movs	r2, #1
 8005554:	4013      	ands	r3, r2
 8005556:	60fb      	str	r3, [r7, #12]
 8005558:	68fb      	ldr	r3, [r7, #12]
    CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_PA11_RMP | SYSCFG_CFGR1_PA12_RMP);
 800555a:	4b27      	ldr	r3, [pc, #156]	@ (80055f8 <HAL_PCD_MspInit+0xe8>)
 800555c:	681a      	ldr	r2, [r3, #0]
 800555e:	4b26      	ldr	r3, [pc, #152]	@ (80055f8 <HAL_PCD_MspInit+0xe8>)
 8005560:	2118      	movs	r1, #24
 8005562:	438a      	bics	r2, r1
 8005564:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 8005566:	193b      	adds	r3, r7, r4
 8005568:	22c0      	movs	r2, #192	@ 0xc0
 800556a:	0152      	lsls	r2, r2, #5
 800556c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800556e:	0021      	movs	r1, r4
 8005570:	187b      	adds	r3, r7, r1
 8005572:	2202      	movs	r2, #2
 8005574:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005576:	187b      	adds	r3, r7, r1
 8005578:	2200      	movs	r2, #0
 800557a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800557c:	187b      	adds	r3, r7, r1
 800557e:	2203      	movs	r2, #3
 8005580:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8005582:	187b      	adds	r3, r7, r1
 8005584:	220a      	movs	r2, #10
 8005586:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005588:	187a      	adds	r2, r7, r1
 800558a:	23a0      	movs	r3, #160	@ 0xa0
 800558c:	05db      	lsls	r3, r3, #23
 800558e:	0011      	movs	r1, r2
 8005590:	0018      	movs	r0, r3
 8005592:	f00e f8b7 	bl	8013704 <HAL_GPIO_Init>

    /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8005596:	197b      	adds	r3, r7, r5
 8005598:	2280      	movs	r2, #128	@ 0x80
 800559a:	0152      	lsls	r2, r2, #5
 800559c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800559e:	197b      	adds	r3, r7, r5
 80055a0:	22c0      	movs	r2, #192	@ 0xc0
 80055a2:	0512      	lsls	r2, r2, #20
 80055a4:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80055a6:	197b      	adds	r3, r7, r5
 80055a8:	0018      	movs	r0, r3
 80055aa:	f013 fb77 	bl	8018c9c <HAL_RCCEx_PeriphCLKConfig>
 80055ae:	1e03      	subs	r3, r0, #0
 80055b0:	d001      	beq.n	80055b6 <HAL_PCD_MspInit+0xa6>
    {
      Error_Handler();
 80055b2:	f7ff fc2f 	bl	8004e14 <Error_Handler>
    }

    /* Enable VDDUSB */
    HAL_PWREx_EnableVddUSB();
 80055b6:	f012 fca7 	bl	8017f08 <HAL_PWREx_EnableVddUSB>
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80055ba:	4b0e      	ldr	r3, [pc, #56]	@ (80055f4 <HAL_PCD_MspInit+0xe4>)
 80055bc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80055be:	4b0d      	ldr	r3, [pc, #52]	@ (80055f4 <HAL_PCD_MspInit+0xe4>)
 80055c0:	2180      	movs	r1, #128	@ 0x80
 80055c2:	0189      	lsls	r1, r1, #6
 80055c4:	430a      	orrs	r2, r1
 80055c6:	659a      	str	r2, [r3, #88]	@ 0x58
 80055c8:	4b0a      	ldr	r3, [pc, #40]	@ (80055f4 <HAL_PCD_MspInit+0xe4>)
 80055ca:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80055cc:	2380      	movs	r3, #128	@ 0x80
 80055ce:	019b      	lsls	r3, r3, #6
 80055d0:	4013      	ands	r3, r2
 80055d2:	60bb      	str	r3, [r7, #8]
 80055d4:	68bb      	ldr	r3, [r7, #8]
    /* USB_DRD_FS interrupt Init */
    HAL_NVIC_SetPriority(USB_DRD_FS_IRQn, 0, 0);
 80055d6:	2200      	movs	r2, #0
 80055d8:	2100      	movs	r1, #0
 80055da:	2008      	movs	r0, #8
 80055dc:	f00d fab0 	bl	8012b40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_DRD_FS_IRQn);
 80055e0:	2008      	movs	r0, #8
 80055e2:	f00d fac2 	bl	8012b6a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_DRD_FS_MspInit 1 */

  }

}
 80055e6:	46c0      	nop			@ (mov r8, r8)
 80055e8:	46bd      	mov	sp, r7
 80055ea:	b01a      	add	sp, #104	@ 0x68
 80055ec:	bdb0      	pop	{r4, r5, r7, pc}
 80055ee:	46c0      	nop			@ (mov r8, r8)
 80055f0:	40005c00 	.word	0x40005c00
 80055f4:	40021000 	.word	0x40021000
 80055f8:	40010000 	.word	0x40010000

080055fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005600:	46c0      	nop			@ (mov r8, r8)
 8005602:	e7fd      	b.n	8005600 <NMI_Handler+0x4>

08005604 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005608:	46c0      	nop			@ (mov r8, r8)
 800560a:	e7fd      	b.n	8005608 <HardFault_Handler+0x4>

0800560c <SVC_Handler>:

/**
  * @brief This function handles System service call via SVC instruction.
  */
void SVC_Handler(void)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005610:	46c0      	nop			@ (mov r8, r8)
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}

08005616 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005616:	b580      	push	{r7, lr}
 8005618:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800561a:	46c0      	nop			@ (mov r8, r8)
 800561c:	46bd      	mov	sp, r7
 800561e:	bd80      	pop	{r7, pc}

08005620 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005624:	f00b fcd0 	bl	8010fc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005628:	46c0      	nop			@ (mov r8, r8)
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
	...

08005630 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts (combined EXTI lines 20 & 21).
  */
void RTC_TAMP_IRQHandler(void)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8005634:	4b03      	ldr	r3, [pc, #12]	@ (8005644 <RTC_TAMP_IRQHandler+0x14>)
 8005636:	0018      	movs	r0, r3
 8005638:	f014 fb6c 	bl	8019d14 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 800563c:	46c0      	nop			@ (mov r8, r8)
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
 8005642:	46c0      	nop			@ (mov r8, r8)
 8005644:	20000418 	.word	0x20000418

08005648 <USB_DRD_FS_IRQHandler>:

/**
  * @brief This function handles USB FS global interrupt.
  */
void USB_DRD_FS_IRQHandler(void)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DRD_FS_IRQn 0 */

  /* USER CODE END USB_DRD_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_DRD_FS);
 800564c:	4b03      	ldr	r3, [pc, #12]	@ (800565c <USB_DRD_FS_IRQHandler+0x14>)
 800564e:	0018      	movs	r0, r3
 8005650:	f010 fe8e 	bl	8016370 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_DRD_FS_IRQn 1 */

  /* USER CODE END USB_DRD_FS_IRQn 1 */
}
 8005654:	46c0      	nop			@ (mov r8, r8)
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}
 800565a:	46c0      	nop			@ (mov r8, r8)
 800565c:	200005b8 	.word	0x200005b8

08005660 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8005664:	4b03      	ldr	r3, [pc, #12]	@ (8005674 <DMA1_Channel1_IRQHandler+0x14>)
 8005666:	0018      	movs	r0, r3
 8005668:	f00d fd3e 	bl	80130e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800566c:	46c0      	nop			@ (mov r8, r8)
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
 8005672:	46c0      	nop			@ (mov r8, r8)
 8005674:	200004ac 	.word	0x200004ac

08005678 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 800567c:	4b03      	ldr	r3, [pc, #12]	@ (800568c <DMA1_Channel2_3_IRQHandler+0x14>)
 800567e:	0018      	movs	r0, r3
 8005680:	f00d fd32 	bl	80130e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8005684:	46c0      	nop			@ (mov r8, r8)
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}
 800568a:	46c0      	nop			@ (mov r8, r8)
 800568c:	20000558 	.word	0x20000558

08005690 <ADC_COMP1_2_IRQHandler>:

/**
  * @brief This function handles ADC1, COMP1 and COMP2 Interrupts (combined with EXTI 17 & 18).
  */
void ADC_COMP1_2_IRQHandler(void)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_COMP1_2_IRQn 0 */

  /* USER CODE END ADC_COMP1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005694:	4b03      	ldr	r3, [pc, #12]	@ (80056a4 <ADC_COMP1_2_IRQHandler+0x14>)
 8005696:	0018      	movs	r0, r3
 8005698:	f00c fa0e 	bl	8011ab8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_COMP1_2_IRQn 1 */

  /* USER CODE END ADC_COMP1_2_IRQn 1 */
}
 800569c:	46c0      	nop			@ (mov r8, r8)
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	46c0      	nop			@ (mov r8, r8)
 80056a4:	200002f4 	.word	0x200002f4

080056a8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 Global Interrupt.
  */
void TIM2_IRQHandler(void)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80056ac:	4b03      	ldr	r3, [pc, #12]	@ (80056bc <TIM2_IRQHandler+0x14>)
 80056ae:	0018      	movs	r0, r3
 80056b0:	f016 fd58 	bl	801c164 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80056b4:	46c0      	nop			@ (mov r8, r8)
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	46c0      	nop			@ (mov r8, r8)
 80056bc:	2000050c 	.word	0x2000050c

080056c0 <TIM7_LPTIM2_IRQHandler>:

/**
  * @brief This function handles TIM7 and LPTIM2 global Interrupt (combined with EXTI 32).
  */
void TIM7_LPTIM2_IRQHandler(void)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 0 */

  /* USER CODE END TIM7_LPTIM2_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim2);
 80056c4:	4b03      	ldr	r3, [pc, #12]	@ (80056d4 <TIM7_LPTIM2_IRQHandler+0x14>)
 80056c6:	0018      	movs	r0, r3
 80056c8:	f00f ff61 	bl	801558e <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 1 */

  /* USER CODE END TIM7_LPTIM2_IRQn 1 */
}
 80056cc:	46c0      	nop			@ (mov r8, r8)
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
 80056d2:	46c0      	nop			@ (mov r8, r8)
 80056d4:	200003ac 	.word	0x200003ac

080056d8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80056dc:	4b03      	ldr	r3, [pc, #12]	@ (80056ec <SPI1_IRQHandler+0x14>)
 80056de:	0018      	movs	r0, r3
 80056e0:	f015 fcbc 	bl	801b05c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80056e4:	46c0      	nop			@ (mov r8, r8)
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}
 80056ea:	46c0      	nop			@ (mov r8, r8)
 80056ec:	20000448 	.word	0x20000448

080056f0 <EXTI0_1_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI0_1_IRQHandler(void)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80056f4:	2001      	movs	r0, #1
 80056f6:	f00e fa93 	bl	8013c20 <HAL_GPIO_EXTI_IRQHandler>
}
 80056fa:	46c0      	nop			@ (mov r8, r8)
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}

08005700 <EXTI2_3_IRQHandler>:

void EXTI2_3_IRQHandler(void)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(B2_Pin);
 8005704:	2004      	movs	r0, #4
 8005706:	f00e fa8b 	bl	8013c20 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USB_Pin);
 800570a:	2008      	movs	r0, #8
 800570c:	f00e fa88 	bl	8013c20 <HAL_GPIO_EXTI_IRQHandler>
}
 8005710:	46c0      	nop			@ (mov r8, r8)
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}

08005716 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005716:	b580      	push	{r7, lr}
 8005718:	af00      	add	r7, sp, #0
  return 1;
 800571a:	2301      	movs	r3, #1
}
 800571c:	0018      	movs	r0, r3
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}

08005722 <_kill>:

int _kill(int pid, int sig)
{
 8005722:	b580      	push	{r7, lr}
 8005724:	b082      	sub	sp, #8
 8005726:	af00      	add	r7, sp, #0
 8005728:	6078      	str	r0, [r7, #4]
 800572a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800572c:	f01f fa58 	bl	8024be0 <__errno>
 8005730:	0003      	movs	r3, r0
 8005732:	2216      	movs	r2, #22
 8005734:	601a      	str	r2, [r3, #0]
  return -1;
 8005736:	2301      	movs	r3, #1
 8005738:	425b      	negs	r3, r3
}
 800573a:	0018      	movs	r0, r3
 800573c:	46bd      	mov	sp, r7
 800573e:	b002      	add	sp, #8
 8005740:	bd80      	pop	{r7, pc}

08005742 <_exit>:

void _exit (int status)
{
 8005742:	b580      	push	{r7, lr}
 8005744:	b082      	sub	sp, #8
 8005746:	af00      	add	r7, sp, #0
 8005748:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800574a:	2301      	movs	r3, #1
 800574c:	425a      	negs	r2, r3
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	0011      	movs	r1, r2
 8005752:	0018      	movs	r0, r3
 8005754:	f7ff ffe5 	bl	8005722 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005758:	46c0      	nop			@ (mov r8, r8)
 800575a:	e7fd      	b.n	8005758 <_exit+0x16>

0800575c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b086      	sub	sp, #24
 8005760:	af00      	add	r7, sp, #0
 8005762:	60f8      	str	r0, [r7, #12]
 8005764:	60b9      	str	r1, [r7, #8]
 8005766:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005768:	2300      	movs	r3, #0
 800576a:	617b      	str	r3, [r7, #20]
 800576c:	e00a      	b.n	8005784 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800576e:	e000      	b.n	8005772 <_read+0x16>
 8005770:	bf00      	nop
 8005772:	0001      	movs	r1, r0
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	1c5a      	adds	r2, r3, #1
 8005778:	60ba      	str	r2, [r7, #8]
 800577a:	b2ca      	uxtb	r2, r1
 800577c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	3301      	adds	r3, #1
 8005782:	617b      	str	r3, [r7, #20]
 8005784:	697a      	ldr	r2, [r7, #20]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	429a      	cmp	r2, r3
 800578a:	dbf0      	blt.n	800576e <_read+0x12>
  }

  return len;
 800578c:	687b      	ldr	r3, [r7, #4]
}
 800578e:	0018      	movs	r0, r3
 8005790:	46bd      	mov	sp, r7
 8005792:	b006      	add	sp, #24
 8005794:	bd80      	pop	{r7, pc}

08005796 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005796:	b580      	push	{r7, lr}
 8005798:	b086      	sub	sp, #24
 800579a:	af00      	add	r7, sp, #0
 800579c:	60f8      	str	r0, [r7, #12]
 800579e:	60b9      	str	r1, [r7, #8]
 80057a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80057a2:	2300      	movs	r3, #0
 80057a4:	617b      	str	r3, [r7, #20]
 80057a6:	e009      	b.n	80057bc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	1c5a      	adds	r2, r3, #1
 80057ac:	60ba      	str	r2, [r7, #8]
 80057ae:	781b      	ldrb	r3, [r3, #0]
 80057b0:	0018      	movs	r0, r3
 80057b2:	e000      	b.n	80057b6 <_write+0x20>
 80057b4:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	3301      	adds	r3, #1
 80057ba:	617b      	str	r3, [r7, #20]
 80057bc:	697a      	ldr	r2, [r7, #20]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	429a      	cmp	r2, r3
 80057c2:	dbf1      	blt.n	80057a8 <_write+0x12>
  }
  return len;
 80057c4:	687b      	ldr	r3, [r7, #4]
}
 80057c6:	0018      	movs	r0, r3
 80057c8:	46bd      	mov	sp, r7
 80057ca:	b006      	add	sp, #24
 80057cc:	bd80      	pop	{r7, pc}

080057ce <_close>:

int _close(int file)
{
 80057ce:	b580      	push	{r7, lr}
 80057d0:	b082      	sub	sp, #8
 80057d2:	af00      	add	r7, sp, #0
 80057d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80057d6:	2301      	movs	r3, #1
 80057d8:	425b      	negs	r3, r3
}
 80057da:	0018      	movs	r0, r3
 80057dc:	46bd      	mov	sp, r7
 80057de:	b002      	add	sp, #8
 80057e0:	bd80      	pop	{r7, pc}

080057e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80057e2:	b580      	push	{r7, lr}
 80057e4:	b082      	sub	sp, #8
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	6078      	str	r0, [r7, #4]
 80057ea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	2280      	movs	r2, #128	@ 0x80
 80057f0:	0192      	lsls	r2, r2, #6
 80057f2:	605a      	str	r2, [r3, #4]
  return 0;
 80057f4:	2300      	movs	r3, #0
}
 80057f6:	0018      	movs	r0, r3
 80057f8:	46bd      	mov	sp, r7
 80057fa:	b002      	add	sp, #8
 80057fc:	bd80      	pop	{r7, pc}

080057fe <_isatty>:

int _isatty(int file)
{
 80057fe:	b580      	push	{r7, lr}
 8005800:	b082      	sub	sp, #8
 8005802:	af00      	add	r7, sp, #0
 8005804:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005806:	2301      	movs	r3, #1
}
 8005808:	0018      	movs	r0, r3
 800580a:	46bd      	mov	sp, r7
 800580c:	b002      	add	sp, #8
 800580e:	bd80      	pop	{r7, pc}

08005810 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b084      	sub	sp, #16
 8005814:	af00      	add	r7, sp, #0
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	60b9      	str	r1, [r7, #8]
 800581a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800581c:	2300      	movs	r3, #0
}
 800581e:	0018      	movs	r0, r3
 8005820:	46bd      	mov	sp, r7
 8005822:	b004      	add	sp, #16
 8005824:	bd80      	pop	{r7, pc}
	...

08005828 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b086      	sub	sp, #24
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005830:	4a14      	ldr	r2, [pc, #80]	@ (8005884 <_sbrk+0x5c>)
 8005832:	4b15      	ldr	r3, [pc, #84]	@ (8005888 <_sbrk+0x60>)
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800583c:	4b13      	ldr	r3, [pc, #76]	@ (800588c <_sbrk+0x64>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d102      	bne.n	800584a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005844:	4b11      	ldr	r3, [pc, #68]	@ (800588c <_sbrk+0x64>)
 8005846:	4a12      	ldr	r2, [pc, #72]	@ (8005890 <_sbrk+0x68>)
 8005848:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800584a:	4b10      	ldr	r3, [pc, #64]	@ (800588c <_sbrk+0x64>)
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	18d3      	adds	r3, r2, r3
 8005852:	693a      	ldr	r2, [r7, #16]
 8005854:	429a      	cmp	r2, r3
 8005856:	d207      	bcs.n	8005868 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005858:	f01f f9c2 	bl	8024be0 <__errno>
 800585c:	0003      	movs	r3, r0
 800585e:	220c      	movs	r2, #12
 8005860:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005862:	2301      	movs	r3, #1
 8005864:	425b      	negs	r3, r3
 8005866:	e009      	b.n	800587c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005868:	4b08      	ldr	r3, [pc, #32]	@ (800588c <_sbrk+0x64>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800586e:	4b07      	ldr	r3, [pc, #28]	@ (800588c <_sbrk+0x64>)
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	18d2      	adds	r2, r2, r3
 8005876:	4b05      	ldr	r3, [pc, #20]	@ (800588c <_sbrk+0x64>)
 8005878:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800587a:	68fb      	ldr	r3, [r7, #12]
}
 800587c:	0018      	movs	r0, r3
 800587e:	46bd      	mov	sp, r7
 8005880:	b006      	add	sp, #24
 8005882:	bd80      	pop	{r7, pc}
 8005884:	2000a000 	.word	0x2000a000
 8005888:	00000400 	.word	0x00000400
 800588c:	200008a0 	.word	0x200008a0
 8005890:	200069e8 	.word	0x200069e8

08005894 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b082      	sub	sp, #8
 8005898:	af00      	add	r7, sp, #0
#endif /* ENABLE_DBG_SWEN */
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800589a:	4b12      	ldr	r3, [pc, #72]	@ (80058e4 <SystemInit+0x50>)
 800589c:	2280      	movs	r2, #128	@ 0x80
 800589e:	0512      	lsls	r2, r2, #20
 80058a0:	609a      	str	r2, [r3, #8]
#endif /* VECT_TAB_SRAM */

/* Software workaround added to keep Debug enabled after Boot_Lock activation and RDP=1  */
#ifdef ENABLE_DBG_SWEN
  tmp_seccr = FLASH->SECR;
 80058a2:	4a11      	ldr	r2, [pc, #68]	@ (80058e8 <SystemInit+0x54>)
 80058a4:	2380      	movs	r3, #128	@ 0x80
 80058a6:	58d3      	ldr	r3, [r2, r3]
 80058a8:	607b      	str	r3, [r7, #4]
  tmp_optr = FLASH->OPTR;
 80058aa:	4b0f      	ldr	r3, [pc, #60]	@ (80058e8 <SystemInit+0x54>)
 80058ac:	6a1b      	ldr	r3, [r3, #32]
 80058ae:	603b      	str	r3, [r7, #0]
  if (((tmp_seccr & FLASH_SECR_BOOT_LOCK) == FLASH_SECR_BOOT_LOCK)         \
 80058b0:	687a      	ldr	r2, [r7, #4]
 80058b2:	2380      	movs	r3, #128	@ 0x80
 80058b4:	025b      	lsls	r3, r3, #9
 80058b6:	4013      	ands	r3, r2
 80058b8:	d010      	beq.n	80058dc <SystemInit+0x48>
      && (((tmp_optr & FLASH_OPTR_RDP) != 0xCCU)                           \
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	22ff      	movs	r2, #255	@ 0xff
 80058be:	4013      	ands	r3, r2
 80058c0:	2bcc      	cmp	r3, #204	@ 0xcc
 80058c2:	d00b      	beq.n	80058dc <SystemInit+0x48>
      && ((tmp_optr & FLASH_OPTR_RDP) != 0xAAU)))
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	22ff      	movs	r2, #255	@ 0xff
 80058c8:	4013      	ands	r3, r2
 80058ca:	2baa      	cmp	r3, #170	@ 0xaa
 80058cc:	d006      	beq.n	80058dc <SystemInit+0x48>
  {
    FLASH->ACR |= FLASH_ACR_DBG_SWEN;  /* Debug access software enabled to avoid the chip
 80058ce:	4b06      	ldr	r3, [pc, #24]	@ (80058e8 <SystemInit+0x54>)
 80058d0:	681a      	ldr	r2, [r3, #0]
 80058d2:	4b05      	ldr	r3, [pc, #20]	@ (80058e8 <SystemInit+0x54>)
 80058d4:	2180      	movs	r1, #128	@ 0x80
 80058d6:	02c9      	lsls	r1, r1, #11
 80058d8:	430a      	orrs	r2, r1
 80058da:	601a      	str	r2, [r3, #0]
                                          to be locked when RDP=1 and Boot_Lock=1        */
  }
#endif /* ENABLE_DBG_SWEN */
}
 80058dc:	46c0      	nop			@ (mov r8, r8)
 80058de:	46bd      	mov	sp, r7
 80058e0:	b002      	add	sp, #8
 80058e2:	bd80      	pop	{r7, pc}
 80058e4:	e000ed00 	.word	0xe000ed00
 80058e8:	40022000 	.word	0x40022000

080058ec <IND_LED_On>:
static inline void IND_LED_On(void)  { HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, IND_LED_ON_LEVEL); }
 80058ec:	b580      	push	{r7, lr}
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	2380      	movs	r3, #128	@ 0x80
 80058f2:	0059      	lsls	r1, r3, #1
 80058f4:	23a0      	movs	r3, #160	@ 0xa0
 80058f6:	05db      	lsls	r3, r3, #23
 80058f8:	2201      	movs	r2, #1
 80058fa:	0018      	movs	r0, r3
 80058fc:	f00e f973 	bl	8013be6 <HAL_GPIO_WritePin>
 8005900:	46c0      	nop			@ (mov r8, r8)
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}

08005906 <IND_LED_Off>:
static inline void IND_LED_Off(void) { HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, IND_LED_OFF_LEVEL); }
 8005906:	b580      	push	{r7, lr}
 8005908:	af00      	add	r7, sp, #0
 800590a:	2380      	movs	r3, #128	@ 0x80
 800590c:	0059      	lsls	r1, r3, #1
 800590e:	23a0      	movs	r3, #160	@ 0xa0
 8005910:	05db      	lsls	r3, r3, #23
 8005912:	2200      	movs	r2, #0
 8005914:	0018      	movs	r0, r3
 8005916:	f00e f966 	bl	8013be6 <HAL_GPIO_WritePin>
 800591a:	46c0      	nop			@ (mov r8, r8)
 800591c:	46bd      	mov	sp, r7
 800591e:	bd80      	pop	{r7, pc}

08005920 <popcount16>:
static void cdc_writef(const char *fmt, ...);

extern SPI_HandleTypeDef hspi1;

static uint32_t popcount16(uint16_t v)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b084      	sub	sp, #16
 8005924:	af00      	add	r7, sp, #0
 8005926:	0002      	movs	r2, r0
 8005928:	1dbb      	adds	r3, r7, #6
 800592a:	801a      	strh	r2, [r3, #0]
    uint32_t c = 0;
 800592c:	2300      	movs	r3, #0
 800592e:	60fb      	str	r3, [r7, #12]
    while (v)
 8005930:	e00b      	b.n	800594a <popcount16+0x2a>
    {
        c += (uint32_t)(v & 1u);
 8005932:	1dbb      	adds	r3, r7, #6
 8005934:	881b      	ldrh	r3, [r3, #0]
 8005936:	2201      	movs	r2, #1
 8005938:	4013      	ands	r3, r2
 800593a:	68fa      	ldr	r2, [r7, #12]
 800593c:	18d3      	adds	r3, r2, r3
 800593e:	60fb      	str	r3, [r7, #12]
        v >>= 1;
 8005940:	1dbb      	adds	r3, r7, #6
 8005942:	1dba      	adds	r2, r7, #6
 8005944:	8812      	ldrh	r2, [r2, #0]
 8005946:	0852      	lsrs	r2, r2, #1
 8005948:	801a      	strh	r2, [r3, #0]
    while (v)
 800594a:	1dbb      	adds	r3, r7, #6
 800594c:	881b      	ldrh	r3, [r3, #0]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d1ef      	bne.n	8005932 <popcount16+0x12>
    }
    return c;
 8005952:	68fb      	ldr	r3, [r7, #12]
}
 8005954:	0018      	movs	r0, r3
 8005956:	46bd      	mov	sp, r7
 8005958:	b004      	add	sp, #16
 800595a:	bd80      	pop	{r7, pc}

0800595c <micprobe_pa6_set_input>:
    uint32_t first_n;
    HAL_StatusTypeDef last_hal;
} micprobe_stats_t;

static void micprobe_pa6_set_input(uint32_t pull)
{
 800595c:	b590      	push	{r4, r7, lr}
 800595e:	b089      	sub	sp, #36	@ 0x24
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005964:	4b15      	ldr	r3, [pc, #84]	@ (80059bc <micprobe_pa6_set_input+0x60>)
 8005966:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005968:	4b14      	ldr	r3, [pc, #80]	@ (80059bc <micprobe_pa6_set_input+0x60>)
 800596a:	2101      	movs	r1, #1
 800596c:	430a      	orrs	r2, r1
 800596e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8005970:	4b12      	ldr	r3, [pc, #72]	@ (80059bc <micprobe_pa6_set_input+0x60>)
 8005972:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005974:	2201      	movs	r2, #1
 8005976:	4013      	ands	r3, r2
 8005978:	60bb      	str	r3, [r7, #8]
 800597a:	68bb      	ldr	r3, [r7, #8]

    GPIO_InitTypeDef gi = {0};
 800597c:	240c      	movs	r4, #12
 800597e:	193b      	adds	r3, r7, r4
 8005980:	0018      	movs	r0, r3
 8005982:	2314      	movs	r3, #20
 8005984:	001a      	movs	r2, r3
 8005986:	2100      	movs	r1, #0
 8005988:	f01f f8a0 	bl	8024acc <memset>
    gi.Pin = GPIO_PIN_6;
 800598c:	0021      	movs	r1, r4
 800598e:	187b      	adds	r3, r7, r1
 8005990:	2240      	movs	r2, #64	@ 0x40
 8005992:	601a      	str	r2, [r3, #0]
    gi.Mode = GPIO_MODE_INPUT;
 8005994:	187b      	adds	r3, r7, r1
 8005996:	2200      	movs	r2, #0
 8005998:	605a      	str	r2, [r3, #4]
    gi.Pull = pull;
 800599a:	187b      	adds	r3, r7, r1
 800599c:	687a      	ldr	r2, [r7, #4]
 800599e:	609a      	str	r2, [r3, #8]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 80059a0:	187b      	adds	r3, r7, r1
 80059a2:	2200      	movs	r2, #0
 80059a4:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(GPIOA, &gi);
 80059a6:	187a      	adds	r2, r7, r1
 80059a8:	23a0      	movs	r3, #160	@ 0xa0
 80059aa:	05db      	lsls	r3, r3, #23
 80059ac:	0011      	movs	r1, r2
 80059ae:	0018      	movs	r0, r3
 80059b0:	f00d fea8 	bl	8013704 <HAL_GPIO_Init>
}
 80059b4:	46c0      	nop			@ (mov r8, r8)
 80059b6:	46bd      	mov	sp, r7
 80059b8:	b009      	add	sp, #36	@ 0x24
 80059ba:	bd90      	pop	{r4, r7, pc}
 80059bc:	40021000 	.word	0x40021000

080059c0 <micprobe_pa6_set_spi_af>:

static void micprobe_pa6_set_spi_af(uint32_t pull)
{
 80059c0:	b590      	push	{r4, r7, lr}
 80059c2:	b089      	sub	sp, #36	@ 0x24
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80059c8:	4b17      	ldr	r3, [pc, #92]	@ (8005a28 <micprobe_pa6_set_spi_af+0x68>)
 80059ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80059cc:	4b16      	ldr	r3, [pc, #88]	@ (8005a28 <micprobe_pa6_set_spi_af+0x68>)
 80059ce:	2101      	movs	r1, #1
 80059d0:	430a      	orrs	r2, r1
 80059d2:	64da      	str	r2, [r3, #76]	@ 0x4c
 80059d4:	4b14      	ldr	r3, [pc, #80]	@ (8005a28 <micprobe_pa6_set_spi_af+0x68>)
 80059d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059d8:	2201      	movs	r2, #1
 80059da:	4013      	ands	r3, r2
 80059dc:	60bb      	str	r3, [r7, #8]
 80059de:	68bb      	ldr	r3, [r7, #8]

    GPIO_InitTypeDef gi = {0};
 80059e0:	240c      	movs	r4, #12
 80059e2:	193b      	adds	r3, r7, r4
 80059e4:	0018      	movs	r0, r3
 80059e6:	2314      	movs	r3, #20
 80059e8:	001a      	movs	r2, r3
 80059ea:	2100      	movs	r1, #0
 80059ec:	f01f f86e 	bl	8024acc <memset>
    gi.Pin = GPIO_PIN_6;
 80059f0:	0021      	movs	r1, r4
 80059f2:	187b      	adds	r3, r7, r1
 80059f4:	2240      	movs	r2, #64	@ 0x40
 80059f6:	601a      	str	r2, [r3, #0]
    gi.Mode = GPIO_MODE_AF_PP;
 80059f8:	187b      	adds	r3, r7, r1
 80059fa:	2202      	movs	r2, #2
 80059fc:	605a      	str	r2, [r3, #4]
    gi.Pull = pull;
 80059fe:	187b      	adds	r3, r7, r1
 8005a00:	687a      	ldr	r2, [r7, #4]
 8005a02:	609a      	str	r2, [r3, #8]
    gi.Speed = GPIO_SPEED_FREQ_HIGH;
 8005a04:	187b      	adds	r3, r7, r1
 8005a06:	2202      	movs	r2, #2
 8005a08:	60da      	str	r2, [r3, #12]
    gi.Alternate = GPIO_AF5_SPI1;
 8005a0a:	187b      	adds	r3, r7, r1
 8005a0c:	2205      	movs	r2, #5
 8005a0e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &gi);
 8005a10:	187a      	adds	r2, r7, r1
 8005a12:	23a0      	movs	r3, #160	@ 0xa0
 8005a14:	05db      	lsls	r3, r3, #23
 8005a16:	0011      	movs	r1, r2
 8005a18:	0018      	movs	r0, r3
 8005a1a:	f00d fe73 	bl	8013704 <HAL_GPIO_Init>
}
 8005a1e:	46c0      	nop			@ (mov r8, r8)
 8005a20:	46bd      	mov	sp, r7
 8005a22:	b009      	add	sp, #36	@ 0x24
 8005a24:	bd90      	pop	{r4, r7, pc}
 8005a26:	46c0      	nop			@ (mov r8, r8)
 8005a28:	40021000 	.word	0x40021000

08005a2c <micprobe_pa6_read>:

static uint8_t micprobe_pa6_read(void)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET) ? 1u : 0u;
 8005a30:	23a0      	movs	r3, #160	@ 0xa0
 8005a32:	05db      	lsls	r3, r3, #23
 8005a34:	2140      	movs	r1, #64	@ 0x40
 8005a36:	0018      	movs	r0, r3
 8005a38:	f00e f8b8 	bl	8013bac <HAL_GPIO_ReadPin>
 8005a3c:	0003      	movs	r3, r0
 8005a3e:	2b01      	cmp	r3, #1
 8005a40:	d101      	bne.n	8005a46 <micprobe_pa6_read+0x1a>
 8005a42:	2301      	movs	r3, #1
 8005a44:	e000      	b.n	8005a48 <micprobe_pa6_read+0x1c>
 8005a46:	2300      	movs	r3, #0
}
 8005a48:	0018      	movs	r0, r3
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}
	...

08005a50 <micprobe_pa6_pull_diagnose>:

static void micprobe_pa6_pull_diagnose(void)
{
 8005a50:	b590      	push	{r4, r7, lr}
 8005a52:	b083      	sub	sp, #12
 8005a54:	af00      	add	r7, sp, #0
    /* Release SPI pin first (otherwise pull changes may be ignored by AF). */
    micprobe_pa6_set_input(GPIO_NOPULL);
 8005a56:	2000      	movs	r0, #0
 8005a58:	f7ff ff80 	bl	800595c <micprobe_pa6_set_input>
    HAL_Delay(1);
 8005a5c:	2001      	movs	r0, #1
 8005a5e:	f00b facf 	bl	8011000 <HAL_Delay>
    uint8_t np = micprobe_pa6_read();
 8005a62:	1dfc      	adds	r4, r7, #7
 8005a64:	f7ff ffe2 	bl	8005a2c <micprobe_pa6_read>
 8005a68:	0003      	movs	r3, r0
 8005a6a:	7023      	strb	r3, [r4, #0]

    micprobe_pa6_set_input(GPIO_PULLDOWN);
 8005a6c:	2002      	movs	r0, #2
 8005a6e:	f7ff ff75 	bl	800595c <micprobe_pa6_set_input>
    HAL_Delay(1);
 8005a72:	2001      	movs	r0, #1
 8005a74:	f00b fac4 	bl	8011000 <HAL_Delay>
    uint8_t pd = micprobe_pa6_read();
 8005a78:	1dbc      	adds	r4, r7, #6
 8005a7a:	f7ff ffd7 	bl	8005a2c <micprobe_pa6_read>
 8005a7e:	0003      	movs	r3, r0
 8005a80:	7023      	strb	r3, [r4, #0]

    micprobe_pa6_set_input(GPIO_PULLUP);
 8005a82:	2001      	movs	r0, #1
 8005a84:	f7ff ff6a 	bl	800595c <micprobe_pa6_set_input>
    HAL_Delay(1);
 8005a88:	2001      	movs	r0, #1
 8005a8a:	f00b fab9 	bl	8011000 <HAL_Delay>
    uint8_t pu = micprobe_pa6_read();
 8005a8e:	1d7c      	adds	r4, r7, #5
 8005a90:	f7ff ffcc 	bl	8005a2c <micprobe_pa6_read>
 8005a94:	0003      	movs	r3, r0
 8005a96:	7023      	strb	r3, [r4, #0]

    cdc_writef("MICPROBE: PA6(DATA) idle level: NOPULL=%u PULLDOWN=%u PULLUP=%u\r\n",
 8005a98:	1dfb      	adds	r3, r7, #7
 8005a9a:	7819      	ldrb	r1, [r3, #0]
 8005a9c:	1dbb      	adds	r3, r7, #6
 8005a9e:	781a      	ldrb	r2, [r3, #0]
 8005aa0:	1d7b      	adds	r3, r7, #5
 8005aa2:	781b      	ldrb	r3, [r3, #0]
 8005aa4:	4816      	ldr	r0, [pc, #88]	@ (8005b00 <micprobe_pa6_pull_diagnose+0xb0>)
 8005aa6:	f000 ff76 	bl	8006996 <cdc_writef>
               (unsigned)np, (unsigned)pd, (unsigned)pu);

    if ((pd == 0u) && (pu == 1u))
 8005aaa:	1dbb      	adds	r3, r7, #6
 8005aac:	781b      	ldrb	r3, [r3, #0]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d108      	bne.n	8005ac4 <micprobe_pa6_pull_diagnose+0x74>
 8005ab2:	1d7b      	adds	r3, r7, #5
 8005ab4:	781b      	ldrb	r3, [r3, #0]
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d104      	bne.n	8005ac4 <micprobe_pa6_pull_diagnose+0x74>
        cdc_write_str("MICPROBE: PA6 follows pulls => likely floating/Hi-Z (mic not driving / wrong pin / no power / level mismatch)\r\n");
 8005aba:	4b12      	ldr	r3, [pc, #72]	@ (8005b04 <micprobe_pa6_pull_diagnose+0xb4>)
 8005abc:	0018      	movs	r0, r3
 8005abe:	f000 ff51 	bl	8006964 <cdc_write_str>
 8005ac2:	e019      	b.n	8005af8 <micprobe_pa6_pull_diagnose+0xa8>
    else if ((pd == 0u) && (pu == 0u))
 8005ac4:	1dbb      	adds	r3, r7, #6
 8005ac6:	781b      	ldrb	r3, [r3, #0]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d108      	bne.n	8005ade <micprobe_pa6_pull_diagnose+0x8e>
 8005acc:	1d7b      	adds	r3, r7, #5
 8005ace:	781b      	ldrb	r3, [r3, #0]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d104      	bne.n	8005ade <micprobe_pa6_pull_diagnose+0x8e>
        cdc_write_str("MICPROBE: PA6 always LOW => short to GND / mic holding low / logic threshold issue\r\n");
 8005ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8005b08 <micprobe_pa6_pull_diagnose+0xb8>)
 8005ad6:	0018      	movs	r0, r3
 8005ad8:	f000 ff44 	bl	8006964 <cdc_write_str>
 8005adc:	e00c      	b.n	8005af8 <micprobe_pa6_pull_diagnose+0xa8>
    else if ((pd == 1u) && (pu == 1u))
 8005ade:	1dbb      	adds	r3, r7, #6
 8005ae0:	781b      	ldrb	r3, [r3, #0]
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	d108      	bne.n	8005af8 <micprobe_pa6_pull_diagnose+0xa8>
 8005ae6:	1d7b      	adds	r3, r7, #5
 8005ae8:	781b      	ldrb	r3, [r3, #0]
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d104      	bne.n	8005af8 <micprobe_pa6_pull_diagnose+0xa8>
        cdc_write_str("MICPROBE: PA6 always HIGH => short to VDD / external pull-up too strong\r\n");
 8005aee:	4b07      	ldr	r3, [pc, #28]	@ (8005b0c <micprobe_pa6_pull_diagnose+0xbc>)
 8005af0:	0018      	movs	r0, r3
 8005af2:	f000 ff37 	bl	8006964 <cdc_write_str>
}
 8005af6:	e7ff      	b.n	8005af8 <micprobe_pa6_pull_diagnose+0xa8>
 8005af8:	46c0      	nop			@ (mov r8, r8)
 8005afa:	46bd      	mov	sp, r7
 8005afc:	b003      	add	sp, #12
 8005afe:	bd90      	pop	{r4, r7, pc}
 8005b00:	08029220 	.word	0x08029220
 8005b04:	08029264 	.word	0x08029264
 8005b08:	080292d4 	.word	0x080292d4
 8005b0c:	0802932c 	.word	0x0802932c

08005b10 <micprobe_stats_reset>:

static void micprobe_stats_reset(micprobe_stats_t *s)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b082      	sub	sp, #8
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
    if (!s) return;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d011      	beq.n	8005b42 <micprobe_stats_reset+0x32>
    memset(s, 0, sizeof(*s));
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2230      	movs	r2, #48	@ 0x30
 8005b22:	2100      	movs	r1, #0
 8005b24:	0018      	movs	r0, r3
 8005b26:	f01e ffd1 	bl	8024acc <memset>
    s->minw = 0xFFFFu;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	4252      	negs	r2, r2
 8005b30:	829a      	strh	r2, [r3, #20]
    s->maxw = 0x0000u;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	82da      	strh	r2, [r3, #22]
    s->last_hal = HAL_OK;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	222c      	movs	r2, #44	@ 0x2c
 8005b3c:	2100      	movs	r1, #0
 8005b3e:	5499      	strb	r1, [r3, r2]
 8005b40:	e000      	b.n	8005b44 <micprobe_stats_reset+0x34>
    if (!s) return;
 8005b42:	46c0      	nop			@ (mov r8, r8)
}
 8005b44:	46bd      	mov	sp, r7
 8005b46:	b002      	add	sp, #8
 8005b48:	bd80      	pop	{r7, pc}
	...

08005b4c <micprobe_stats_feed>:

static void micprobe_stats_feed(micprobe_stats_t *s, const uint16_t *buf, uint32_t n, uint16_t *io_prev, uint8_t *io_have_prev)
{
 8005b4c:	b590      	push	{r4, r7, lr}
 8005b4e:	b087      	sub	sp, #28
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	60f8      	str	r0, [r7, #12]
 8005b54:	60b9      	str	r1, [r7, #8]
 8005b56:	607a      	str	r2, [r7, #4]
 8005b58:	603b      	str	r3, [r7, #0]
    if (!s || !buf || n == 0) return;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d100      	bne.n	8005b62 <micprobe_stats_feed+0x16>
 8005b60:	e084      	b.n	8005c6c <micprobe_stats_feed+0x120>
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d100      	bne.n	8005b6a <micprobe_stats_feed+0x1e>
 8005b68:	e080      	b.n	8005c6c <micprobe_stats_feed+0x120>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d100      	bne.n	8005b72 <micprobe_stats_feed+0x26>
 8005b70:	e07c      	b.n	8005c6c <micprobe_stats_feed+0x120>
    for (uint32_t i = 0; i < n; i++)
 8005b72:	2300      	movs	r3, #0
 8005b74:	617b      	str	r3, [r7, #20]
 8005b76:	e073      	b.n	8005c60 <micprobe_stats_feed+0x114>
    {
        uint16_t w = buf[i];
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	005b      	lsls	r3, r3, #1
 8005b7c:	68ba      	ldr	r2, [r7, #8]
 8005b7e:	18d2      	adds	r2, r2, r3
 8005b80:	2012      	movs	r0, #18
 8005b82:	183b      	adds	r3, r7, r0
 8005b84:	8812      	ldrh	r2, [r2, #0]
 8005b86:	801a      	strh	r2, [r3, #0]
        if (s->first_n < (uint32_t)(sizeof(s->first) / sizeof(s->first[0])))
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b8c:	2b07      	cmp	r3, #7
 8005b8e:	d80a      	bhi.n	8005ba6 <micprobe_stats_feed+0x5a>
            s->first[s->first_n++] = w;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b94:	1c59      	adds	r1, r3, #1
 8005b96:	68fa      	ldr	r2, [r7, #12]
 8005b98:	6291      	str	r1, [r2, #40]	@ 0x28
 8005b9a:	68fa      	ldr	r2, [r7, #12]
 8005b9c:	330c      	adds	r3, #12
 8005b9e:	005b      	lsls	r3, r3, #1
 8005ba0:	1839      	adds	r1, r7, r0
 8005ba2:	8809      	ldrh	r1, [r1, #0]
 8005ba4:	5299      	strh	r1, [r3, r2]

        if (w == 0x0000u) s->cnt_0000++;
 8005ba6:	2312      	movs	r3, #18
 8005ba8:	18fb      	adds	r3, r7, r3
 8005baa:	881b      	ldrh	r3, [r3, #0]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d104      	bne.n	8005bba <micprobe_stats_feed+0x6e>
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	1c5a      	adds	r2, r3, #1
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	605a      	str	r2, [r3, #4]
        if (w == 0xFFFFu) s->cnt_ffff++;
 8005bba:	2312      	movs	r3, #18
 8005bbc:	18fb      	adds	r3, r7, r3
 8005bbe:	881b      	ldrh	r3, [r3, #0]
 8005bc0:	4a2c      	ldr	r2, [pc, #176]	@ (8005c74 <micprobe_stats_feed+0x128>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d104      	bne.n	8005bd0 <micprobe_stats_feed+0x84>
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	1c5a      	adds	r2, r3, #1
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	609a      	str	r2, [r3, #8]
        if (w < s->minw) s->minw = w;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	8a9b      	ldrh	r3, [r3, #20]
 8005bd4:	2112      	movs	r1, #18
 8005bd6:	187a      	adds	r2, r7, r1
 8005bd8:	8812      	ldrh	r2, [r2, #0]
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	d203      	bcs.n	8005be6 <micprobe_stats_feed+0x9a>
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	187a      	adds	r2, r7, r1
 8005be2:	8812      	ldrh	r2, [r2, #0]
 8005be4:	829a      	strh	r2, [r3, #20]
        if (w > s->maxw) s->maxw = w;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	8adb      	ldrh	r3, [r3, #22]
 8005bea:	2112      	movs	r1, #18
 8005bec:	187a      	adds	r2, r7, r1
 8005bee:	8812      	ldrh	r2, [r2, #0]
 8005bf0:	429a      	cmp	r2, r3
 8005bf2:	d903      	bls.n	8005bfc <micprobe_stats_feed+0xb0>
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	187a      	adds	r2, r7, r1
 8005bf8:	8812      	ldrh	r2, [r2, #0]
 8005bfa:	82da      	strh	r2, [r3, #22]
        s->ones += popcount16(w);
 8005bfc:	2412      	movs	r4, #18
 8005bfe:	193b      	adds	r3, r7, r4
 8005c00:	881b      	ldrh	r3, [r3, #0]
 8005c02:	0018      	movs	r0, r3
 8005c04:	f7ff fe8c 	bl	8005920 <popcount16>
 8005c08:	0002      	movs	r2, r0
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	691b      	ldr	r3, [r3, #16]
 8005c0e:	18d2      	adds	r2, r2, r3
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	611a      	str	r2, [r3, #16]

        if (io_have_prev && io_prev)
 8005c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d01a      	beq.n	8005c50 <micprobe_stats_feed+0x104>
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d017      	beq.n	8005c50 <micprobe_stats_feed+0x104>
        {
            if (*io_have_prev)
 8005c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c22:	781b      	ldrb	r3, [r3, #0]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d00b      	beq.n	8005c40 <micprobe_stats_feed+0xf4>
            {
                if (w != *io_prev) s->transitions++;
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	881b      	ldrh	r3, [r3, #0]
 8005c2c:	193a      	adds	r2, r7, r4
 8005c2e:	8812      	ldrh	r2, [r2, #0]
 8005c30:	429a      	cmp	r2, r3
 8005c32:	d008      	beq.n	8005c46 <micprobe_stats_feed+0xfa>
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	68db      	ldr	r3, [r3, #12]
 8005c38:	1c5a      	adds	r2, r3, #1
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	60da      	str	r2, [r3, #12]
 8005c3e:	e002      	b.n	8005c46 <micprobe_stats_feed+0xfa>
            }
            else
            {
                *io_have_prev = 1u;
 8005c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c42:	2201      	movs	r2, #1
 8005c44:	701a      	strb	r2, [r3, #0]
            }
            *io_prev = w;
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	2212      	movs	r2, #18
 8005c4a:	18ba      	adds	r2, r7, r2
 8005c4c:	8812      	ldrh	r2, [r2, #0]
 8005c4e:	801a      	strh	r2, [r3, #0]
        }

        s->words++;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	1c5a      	adds	r2, r3, #1
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	601a      	str	r2, [r3, #0]
    for (uint32_t i = 0; i < n; i++)
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	3301      	adds	r3, #1
 8005c5e:	617b      	str	r3, [r7, #20]
 8005c60:	697a      	ldr	r2, [r7, #20]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	429a      	cmp	r2, r3
 8005c66:	d200      	bcs.n	8005c6a <micprobe_stats_feed+0x11e>
 8005c68:	e786      	b.n	8005b78 <micprobe_stats_feed+0x2c>
 8005c6a:	e000      	b.n	8005c6e <micprobe_stats_feed+0x122>
    if (!s || !buf || n == 0) return;
 8005c6c:	46c0      	nop			@ (mov r8, r8)
    }
}
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	b007      	add	sp, #28
 8005c72:	bd90      	pop	{r4, r7, pc}
 8005c74:	0000ffff 	.word	0x0000ffff

08005c78 <micprobe_rx_words>:

static HAL_StatusTypeDef micprobe_rx_words(uint16_t *buf, uint16_t words)
{
 8005c78:	b590      	push	{r4, r7, lr}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	000a      	movs	r2, r1
 8005c82:	1cbb      	adds	r3, r7, #2
 8005c84:	801a      	strh	r2, [r3, #0]
    if (!buf || words == 0) return HAL_ERROR;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d003      	beq.n	8005c94 <micprobe_rx_words+0x1c>
 8005c8c:	1cbb      	adds	r3, r7, #2
 8005c8e:	881b      	ldrh	r3, [r3, #0]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d101      	bne.n	8005c98 <micprobe_rx_words+0x20>
 8005c94:	2301      	movs	r3, #1
 8005c96:	e009      	b.n	8005cac <micprobe_rx_words+0x34>
    return HAL_SPI_Receive(&hspi1, (uint8_t*)buf, words, 500u);
 8005c98:	23fa      	movs	r3, #250	@ 0xfa
 8005c9a:	005c      	lsls	r4, r3, #1
 8005c9c:	1cbb      	adds	r3, r7, #2
 8005c9e:	881a      	ldrh	r2, [r3, #0]
 8005ca0:	6879      	ldr	r1, [r7, #4]
 8005ca2:	4804      	ldr	r0, [pc, #16]	@ (8005cb4 <micprobe_rx_words+0x3c>)
 8005ca4:	0023      	movs	r3, r4
 8005ca6:	f014 facb 	bl	801a240 <HAL_SPI_Receive>
 8005caa:	0003      	movs	r3, r0
}
 8005cac:	0018      	movs	r0, r3
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	b003      	add	sp, #12
 8005cb2:	bd90      	pop	{r4, r7, pc}
 8005cb4:	20000448 	.word	0x20000448

08005cb8 <micprobe_clock_for_ms>:

static void micprobe_clock_for_ms(uint32_t ms)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	4f13      	ldr	r7, [pc, #76]	@ (8005d08 <micprobe_clock_for_ms+0x50>)
 8005cbc:	44bd      	add	sp, r7
 8005cbe:	af00      	add	r7, sp, #0
 8005cc0:	6078      	str	r0, [r7, #4]
    uint16_t buf[256];
    uint32_t t0 = HAL_GetTick();
 8005cc2:	f00b f993 	bl	8010fec <HAL_GetTick>
 8005cc6:	0003      	movs	r3, r0
 8005cc8:	2283      	movs	r2, #131	@ 0x83
 8005cca:	0092      	lsls	r2, r2, #2
 8005ccc:	18ba      	adds	r2, r7, r2
 8005cce:	6013      	str	r3, [r2, #0]
    while ((HAL_GetTick() - t0) < ms)
 8005cd0:	e007      	b.n	8005ce2 <micprobe_clock_for_ms+0x2a>
    {
        (void)micprobe_rx_words(buf, (uint16_t)(sizeof(buf) / sizeof(buf[0])));
 8005cd2:	2380      	movs	r3, #128	@ 0x80
 8005cd4:	005a      	lsls	r2, r3, #1
 8005cd6:	230c      	movs	r3, #12
 8005cd8:	18fb      	adds	r3, r7, r3
 8005cda:	0011      	movs	r1, r2
 8005cdc:	0018      	movs	r0, r3
 8005cde:	f7ff ffcb 	bl	8005c78 <micprobe_rx_words>
    while ((HAL_GetTick() - t0) < ms)
 8005ce2:	f00b f983 	bl	8010fec <HAL_GetTick>
 8005ce6:	0002      	movs	r2, r0
 8005ce8:	2383      	movs	r3, #131	@ 0x83
 8005cea:	009b      	lsls	r3, r3, #2
 8005cec:	18fb      	adds	r3, r7, r3
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	1ad3      	subs	r3, r2, r3
 8005cf2:	687a      	ldr	r2, [r7, #4]
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d8ec      	bhi.n	8005cd2 <micprobe_clock_for_ms+0x1a>
    }
}
 8005cf8:	46c0      	nop			@ (mov r8, r8)
 8005cfa:	46c0      	nop			@ (mov r8, r8)
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	2384      	movs	r3, #132	@ 0x84
 8005d00:	009b      	lsls	r3, r3, #2
 8005d02:	449d      	add	sp, r3
 8005d04:	bd80      	pop	{r7, pc}
 8005d06:	46c0      	nop			@ (mov r8, r8)
 8005d08:	fffffdf0 	.word	0xfffffdf0

08005d0c <micprobe_print>:

static void micprobe_print(const char *tag, uint32_t cpol, uint32_t cpha, const micprobe_stats_t *s)
{
 8005d0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d0e:	b095      	sub	sp, #84	@ 0x54
 8005d10:	af0a      	add	r7, sp, #40	@ 0x28
 8005d12:	60f8      	str	r0, [r7, #12]
 8005d14:	60b9      	str	r1, [r7, #8]
 8005d16:	607a      	str	r2, [r7, #4]
 8005d18:	603b      	str	r3, [r7, #0]
    if (!s) return;
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d100      	bne.n	8005d22 <micprobe_print+0x16>
 8005d20:	e095      	b.n	8005e4e <micprobe_print+0x142>

    uint32_t bad = s->cnt_0000 + s->cnt_ffff;
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	685a      	ldr	r2, [r3, #4]
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	18d3      	adds	r3, r2, r3
 8005d2c:	623b      	str	r3, [r7, #32]
    double ones_pct = (s->words != 0u) ? (100.0 * (double)s->ones / (double)(s->words * 16u)) : 0.0;
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d01b      	beq.n	8005d6e <micprobe_print+0x62>
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	691b      	ldr	r3, [r3, #16]
 8005d3a:	0018      	movs	r0, r3
 8005d3c:	f7fd fdf2 	bl	8003924 <__aeabi_ui2d>
 8005d40:	2200      	movs	r2, #0
 8005d42:	4b45      	ldr	r3, [pc, #276]	@ (8005e58 <micprobe_print+0x14c>)
 8005d44:	f7fc fe72 	bl	8002a2c <__aeabi_dmul>
 8005d48:	0002      	movs	r2, r0
 8005d4a:	000b      	movs	r3, r1
 8005d4c:	0014      	movs	r4, r2
 8005d4e:	001d      	movs	r5, r3
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	011b      	lsls	r3, r3, #4
 8005d56:	0018      	movs	r0, r3
 8005d58:	f7fd fde4 	bl	8003924 <__aeabi_ui2d>
 8005d5c:	0002      	movs	r2, r0
 8005d5e:	000b      	movs	r3, r1
 8005d60:	0020      	movs	r0, r4
 8005d62:	0029      	movs	r1, r5
 8005d64:	f7fc fa28 	bl	80021b8 <__aeabi_ddiv>
 8005d68:	0002      	movs	r2, r0
 8005d6a:	000b      	movs	r3, r1
 8005d6c:	e001      	b.n	8005d72 <micprobe_print+0x66>
 8005d6e:	2200      	movs	r2, #0
 8005d70:	2300      	movs	r3, #0
 8005d72:	61ba      	str	r2, [r7, #24]
 8005d74:	61fb      	str	r3, [r7, #28]
    double bad_pct  = (s->words != 0u) ? (100.0 * (double)bad / (double)s->words) : 0.0;
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d018      	beq.n	8005db0 <micprobe_print+0xa4>
 8005d7e:	6a38      	ldr	r0, [r7, #32]
 8005d80:	f7fd fdd0 	bl	8003924 <__aeabi_ui2d>
 8005d84:	2200      	movs	r2, #0
 8005d86:	4b34      	ldr	r3, [pc, #208]	@ (8005e58 <micprobe_print+0x14c>)
 8005d88:	f7fc fe50 	bl	8002a2c <__aeabi_dmul>
 8005d8c:	0002      	movs	r2, r0
 8005d8e:	000b      	movs	r3, r1
 8005d90:	0014      	movs	r4, r2
 8005d92:	001d      	movs	r5, r3
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	0018      	movs	r0, r3
 8005d9a:	f7fd fdc3 	bl	8003924 <__aeabi_ui2d>
 8005d9e:	0002      	movs	r2, r0
 8005da0:	000b      	movs	r3, r1
 8005da2:	0020      	movs	r0, r4
 8005da4:	0029      	movs	r1, r5
 8005da6:	f7fc fa07 	bl	80021b8 <__aeabi_ddiv>
 8005daa:	0002      	movs	r2, r0
 8005dac:	000b      	movs	r3, r1
 8005dae:	e001      	b.n	8005db4 <micprobe_print+0xa8>
 8005db0:	2200      	movs	r2, #0
 8005db2:	2300      	movs	r3, #0
 8005db4:	613a      	str	r2, [r7, #16]
 8005db6:	617b      	str	r3, [r7, #20]

    cdc_writef("%s CPOL=%s CPHA=%s: words=%lu bad=%lu(%.1f%%) ones=%.1f%% trans=%lu min=0x%04X max=0x%04X\r\n",
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d101      	bne.n	8005dc2 <micprobe_print+0xb6>
 8005dbe:	4927      	ldr	r1, [pc, #156]	@ (8005e5c <micprobe_print+0x150>)
 8005dc0:	e000      	b.n	8005dc4 <micprobe_print+0xb8>
 8005dc2:	4927      	ldr	r1, [pc, #156]	@ (8005e60 <micprobe_print+0x154>)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d101      	bne.n	8005dce <micprobe_print+0xc2>
 8005dca:	4826      	ldr	r0, [pc, #152]	@ (8005e64 <micprobe_print+0x158>)
 8005dcc:	e000      	b.n	8005dd0 <micprobe_print+0xc4>
 8005dce:	4826      	ldr	r0, [pc, #152]	@ (8005e68 <micprobe_print+0x15c>)
               tag,
               (cpol == SPI_POLARITY_LOW) ? "LOW" : "HIGH",
               (cpha == SPI_PHASE_1EDGE) ? "1EDGE" : "2EDGE",
               (unsigned long)s->words,
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	681c      	ldr	r4, [r3, #0]
               (unsigned long)bad, bad_pct,
               ones_pct,
               (unsigned long)s->transitions,
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	68db      	ldr	r3, [r3, #12]
               (unsigned int)s->minw,
 8005dd8:	683a      	ldr	r2, [r7, #0]
 8005dda:	8a92      	ldrh	r2, [r2, #20]
    cdc_writef("%s CPOL=%s CPHA=%s: words=%lu bad=%lu(%.1f%%) ones=%.1f%% trans=%lu min=0x%04X max=0x%04X\r\n",
 8005ddc:	4694      	mov	ip, r2
               (unsigned int)s->maxw);
 8005dde:	683a      	ldr	r2, [r7, #0]
 8005de0:	8ad2      	ldrh	r2, [r2, #22]
    cdc_writef("%s CPOL=%s CPHA=%s: words=%lu bad=%lu(%.1f%%) ones=%.1f%% trans=%lu min=0x%04X max=0x%04X\r\n",
 8005de2:	68fe      	ldr	r6, [r7, #12]
 8005de4:	4d21      	ldr	r5, [pc, #132]	@ (8005e6c <micprobe_print+0x160>)
 8005de6:	9208      	str	r2, [sp, #32]
 8005de8:	4662      	mov	r2, ip
 8005dea:	9207      	str	r2, [sp, #28]
 8005dec:	9306      	str	r3, [sp, #24]
 8005dee:	69ba      	ldr	r2, [r7, #24]
 8005df0:	69fb      	ldr	r3, [r7, #28]
 8005df2:	9204      	str	r2, [sp, #16]
 8005df4:	9305      	str	r3, [sp, #20]
 8005df6:	693a      	ldr	r2, [r7, #16]
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	9202      	str	r2, [sp, #8]
 8005dfc:	9303      	str	r3, [sp, #12]
 8005dfe:	6a3b      	ldr	r3, [r7, #32]
 8005e00:	9301      	str	r3, [sp, #4]
 8005e02:	9400      	str	r4, [sp, #0]
 8005e04:	0003      	movs	r3, r0
 8005e06:	000a      	movs	r2, r1
 8005e08:	0031      	movs	r1, r6
 8005e0a:	0028      	movs	r0, r5
 8005e0c:	f000 fdc3 	bl	8006996 <cdc_writef>

    cdc_write_str("  first:");
 8005e10:	4b17      	ldr	r3, [pc, #92]	@ (8005e70 <micprobe_print+0x164>)
 8005e12:	0018      	movs	r0, r3
 8005e14:	f000 fda6 	bl	8006964 <cdc_write_str>
    for (uint32_t i = 0; i < s->first_n; i++)
 8005e18:	2300      	movs	r3, #0
 8005e1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e1c:	e00d      	b.n	8005e3a <micprobe_print+0x12e>
        cdc_writef(" %04X", (unsigned int)s->first[i]);
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e22:	320c      	adds	r2, #12
 8005e24:	0052      	lsls	r2, r2, #1
 8005e26:	5ad3      	ldrh	r3, [r2, r3]
 8005e28:	001a      	movs	r2, r3
 8005e2a:	4b12      	ldr	r3, [pc, #72]	@ (8005e74 <micprobe_print+0x168>)
 8005e2c:	0011      	movs	r1, r2
 8005e2e:	0018      	movs	r0, r3
 8005e30:	f000 fdb1 	bl	8006996 <cdc_writef>
    for (uint32_t i = 0; i < s->first_n; i++)
 8005e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e36:	3301      	adds	r3, #1
 8005e38:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d3ec      	bcc.n	8005e1e <micprobe_print+0x112>
    cdc_write_str("\r\n");
 8005e44:	4b0c      	ldr	r3, [pc, #48]	@ (8005e78 <micprobe_print+0x16c>)
 8005e46:	0018      	movs	r0, r3
 8005e48:	f000 fd8c 	bl	8006964 <cdc_write_str>
 8005e4c:	e000      	b.n	8005e50 <micprobe_print+0x144>
    if (!s) return;
 8005e4e:	46c0      	nop			@ (mov r8, r8)
}
 8005e50:	46bd      	mov	sp, r7
 8005e52:	b00b      	add	sp, #44	@ 0x2c
 8005e54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e56:	46c0      	nop			@ (mov r8, r8)
 8005e58:	40590000 	.word	0x40590000
 8005e5c:	08029378 	.word	0x08029378
 8005e60:	0802937c 	.word	0x0802937c
 8005e64:	08029384 	.word	0x08029384
 8005e68:	0802938c 	.word	0x0802938c
 8005e6c:	08029394 	.word	0x08029394
 8005e70:	080293f0 	.word	0x080293f0
 8005e74:	080293fc 	.word	0x080293fc
 8005e78:	08029404 	.word	0x08029404

08005e7c <micprobe_run>:

static void micprobe_run(void)
{
 8005e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e7e:	4cd3      	ldr	r4, [pc, #844]	@ (80061cc <micprobe_run+0x350>)
 8005e80:	44a5      	add	sp, r4
 8005e82:	af02      	add	r7, sp, #8
    cdc_write_str("MICPROBE: testing SPI1 edges for PDM data\r\n");
 8005e84:	4bd2      	ldr	r3, [pc, #840]	@ (80061d0 <micprobe_run+0x354>)
 8005e86:	0018      	movs	r0, r3
 8005e88:	f000 fd6c 	bl	8006964 <cdc_write_str>
    cdc_write_str("MICPROBE: expected wiring: PA5=CLK(SPI1_SCK), PA6=DATA(SPI1_MISO)\r\n");
 8005e8c:	4bd1      	ldr	r3, [pc, #836]	@ (80061d4 <micprobe_run+0x358>)
 8005e8e:	0018      	movs	r0, r3
 8005e90:	f000 fd68 	bl	8006964 <cdc_write_str>

    MIC_Stop();
 8005e94:	f00a fb00 	bl	8010498 <MIC_Stop>
    (void)HAL_SPI_Abort(&hspi1);
 8005e98:	4bcf      	ldr	r3, [pc, #828]	@ (80061d8 <micprobe_run+0x35c>)
 8005e9a:	0018      	movs	r0, r3
 8005e9c:	f014 ffbc 	bl	801ae18 <HAL_SPI_Abort>

    SPI_InitTypeDef saved = hspi1.Init;
 8005ea0:	4bce      	ldr	r3, [pc, #824]	@ (80061dc <micprobe_run+0x360>)
 8005ea2:	18fa      	adds	r2, r7, r3
 8005ea4:	4bcc      	ldr	r3, [pc, #816]	@ (80061d8 <micprobe_run+0x35c>)
 8005ea6:	0010      	movs	r0, r2
 8005ea8:	3304      	adds	r3, #4
 8005eaa:	2234      	movs	r2, #52	@ 0x34
 8005eac:	0019      	movs	r1, r3
 8005eae:	f01e fecf 	bl	8024c50 <memcpy>

    (void)HAL_SPI_DeInit(&hspi1);
 8005eb2:	4bc9      	ldr	r3, [pc, #804]	@ (80061d8 <micprobe_run+0x35c>)
 8005eb4:	0018      	movs	r0, r3
 8005eb6:	f014 f999 	bl	801a1ec <HAL_SPI_DeInit>
    micprobe_pa6_pull_diagnose();
 8005eba:	f7ff fdc9 	bl	8005a50 <micprobe_pa6_pull_diagnose>

    struct { uint32_t cpol; uint32_t cpha; const char *tag; } modes[] =
 8005ebe:	4bc8      	ldr	r3, [pc, #800]	@ (80061e0 <micprobe_run+0x364>)
 8005ec0:	18fb      	adds	r3, r7, r3
 8005ec2:	4ac8      	ldr	r2, [pc, #800]	@ (80061e4 <micprobe_run+0x368>)
 8005ec4:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005ec6:	c313      	stmia	r3!, {r0, r1, r4}
 8005ec8:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005eca:	c313      	stmia	r3!, {r0, r1, r4}
 8005ecc:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005ece:	c313      	stmia	r3!, {r0, r1, r4}
 8005ed0:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005ed2:	c313      	stmia	r3!, {r0, r1, r4}
        { SPI_POLARITY_LOW,  SPI_PHASE_2EDGE, "mode1" },
        { SPI_POLARITY_HIGH, SPI_PHASE_1EDGE, "mode2" },
        { SPI_POLARITY_HIGH, SPI_PHASE_2EDGE, "mode3" },
    };

    uint32_t best_i = 0xFFFFFFFFu;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	425b      	negs	r3, r3
 8005ed8:	4ac3      	ldr	r2, [pc, #780]	@ (80061e8 <micprobe_run+0x36c>)
 8005eda:	18ba      	adds	r2, r7, r2
 8005edc:	6013      	str	r3, [r2, #0]
    uint32_t best_bad = 0xFFFFFFFFu;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	425b      	negs	r3, r3
 8005ee2:	22a0      	movs	r2, #160	@ 0xa0
 8005ee4:	00d2      	lsls	r2, r2, #3
 8005ee6:	18ba      	adds	r2, r7, r2
 8005ee8:	6013      	str	r3, [r2, #0]
    uint32_t best_trans = 0u;
 8005eea:	2300      	movs	r3, #0
 8005eec:	4abf      	ldr	r2, [pc, #764]	@ (80061ec <micprobe_run+0x370>)
 8005eee:	18ba      	adds	r2, r7, r2
 8005ef0:	6013      	str	r3, [r2, #0]

    for (uint32_t i = 0; i < (uint32_t)(sizeof(modes) / sizeof(modes[0])); i++)
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	229f      	movs	r2, #159	@ 0x9f
 8005ef6:	00d2      	lsls	r2, r2, #3
 8005ef8:	18ba      	adds	r2, r7, r2
 8005efa:	6013      	str	r3, [r2, #0]
 8005efc:	e21a      	b.n	8006334 <micprobe_run+0x4b8>
    {
        (void)HAL_SPI_DeInit(&hspi1);
 8005efe:	4bb6      	ldr	r3, [pc, #728]	@ (80061d8 <micprobe_run+0x35c>)
 8005f00:	0018      	movs	r0, r3
 8005f02:	f014 f973 	bl	801a1ec <HAL_SPI_DeInit>
        hspi1.Init = saved;
 8005f06:	4bb4      	ldr	r3, [pc, #720]	@ (80061d8 <micprobe_run+0x35c>)
 8005f08:	4ab4      	ldr	r2, [pc, #720]	@ (80061dc <micprobe_run+0x360>)
 8005f0a:	18ba      	adds	r2, r7, r2
 8005f0c:	3304      	adds	r3, #4
 8005f0e:	0011      	movs	r1, r2
 8005f10:	2234      	movs	r2, #52	@ 0x34
 8005f12:	0018      	movs	r0, r3
 8005f14:	f01e fe9c 	bl	8024c50 <memcpy>
        hspi1.Init.CLKPolarity = modes[i].cpol;
 8005f18:	4cb1      	ldr	r4, [pc, #708]	@ (80061e0 <micprobe_run+0x364>)
 8005f1a:	1939      	adds	r1, r7, r4
 8005f1c:	259f      	movs	r5, #159	@ 0x9f
 8005f1e:	00ed      	lsls	r5, r5, #3
 8005f20:	197b      	adds	r3, r7, r5
 8005f22:	681a      	ldr	r2, [r3, #0]
 8005f24:	0013      	movs	r3, r2
 8005f26:	005b      	lsls	r3, r3, #1
 8005f28:	189b      	adds	r3, r3, r2
 8005f2a:	009b      	lsls	r3, r3, #2
 8005f2c:	585a      	ldr	r2, [r3, r1]
 8005f2e:	4baa      	ldr	r3, [pc, #680]	@ (80061d8 <micprobe_run+0x35c>)
 8005f30:	611a      	str	r2, [r3, #16]
        hspi1.Init.CLKPhase    = modes[i].cpha;
 8005f32:	1939      	adds	r1, r7, r4
 8005f34:	197b      	adds	r3, r7, r5
 8005f36:	681a      	ldr	r2, [r3, #0]
 8005f38:	0013      	movs	r3, r2
 8005f3a:	005b      	lsls	r3, r3, #1
 8005f3c:	189b      	adds	r3, r3, r2
 8005f3e:	009b      	lsls	r3, r3, #2
 8005f40:	18cb      	adds	r3, r1, r3
 8005f42:	3304      	adds	r3, #4
 8005f44:	681a      	ldr	r2, [r3, #0]
 8005f46:	4ba4      	ldr	r3, [pc, #656]	@ (80061d8 <micprobe_run+0x35c>)
 8005f48:	615a      	str	r2, [r3, #20]

        if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005f4a:	4ba3      	ldr	r3, [pc, #652]	@ (80061d8 <micprobe_run+0x35c>)
 8005f4c:	0018      	movs	r0, r3
 8005f4e:	f014 f89f 	bl	801a090 <HAL_SPI_Init>
 8005f52:	1e03      	subs	r3, r0, #0
 8005f54:	d00f      	beq.n	8005f76 <micprobe_run+0xfa>
        {
            cdc_writef("%s: HAL_SPI_Init failed\r\n", modes[i].tag);
 8005f56:	1939      	adds	r1, r7, r4
 8005f58:	197b      	adds	r3, r7, r5
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	0013      	movs	r3, r2
 8005f5e:	005b      	lsls	r3, r3, #1
 8005f60:	189b      	adds	r3, r3, r2
 8005f62:	009b      	lsls	r3, r3, #2
 8005f64:	18cb      	adds	r3, r1, r3
 8005f66:	3308      	adds	r3, #8
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	4ba1      	ldr	r3, [pc, #644]	@ (80061f0 <micprobe_run+0x374>)
 8005f6c:	0011      	movs	r1, r2
 8005f6e:	0018      	movs	r0, r3
 8005f70:	f000 fd11 	bl	8006996 <cdc_writef>
 8005f74:	e1d7      	b.n	8006326 <micprobe_run+0x4aa>
            continue;
        }

        /* Default CubeMX uses GPIO_PULLDOWN on PA6; keep as baseline. */
        micprobe_pa6_set_spi_af(GPIO_PULLDOWN);
 8005f76:	2002      	movs	r0, #2
 8005f78:	f7ff fd22 	bl	80059c0 <micprobe_pa6_set_spi_af>

        /* Provide clock for mic wake-up (CMM-4030DT-26154 ~52ms). */
        micprobe_clock_for_ms(MIC_WAKEUP_MS + 10u);
 8005f7c:	203e      	movs	r0, #62	@ 0x3e
 8005f7e:	f7ff fe9b 	bl	8005cb8 <micprobe_clock_for_ms>

        micprobe_stats_t st;
        micprobe_stats_reset(&st);
 8005f82:	003b      	movs	r3, r7
 8005f84:	0018      	movs	r0, r3
 8005f86:	f7ff fdc3 	bl	8005b10 <micprobe_stats_reset>

        uint16_t buf[256];
        uint16_t prev = 0;
 8005f8a:	4b9a      	ldr	r3, [pc, #616]	@ (80061f4 <micprobe_run+0x378>)
 8005f8c:	18fb      	adds	r3, r7, r3
 8005f8e:	2200      	movs	r2, #0
 8005f90:	801a      	strh	r2, [r3, #0]
        uint8_t have_prev = 0u;
 8005f92:	4b99      	ldr	r3, [pc, #612]	@ (80061f8 <micprobe_run+0x37c>)
 8005f94:	18fb      	adds	r3, r7, r3
 8005f96:	2200      	movs	r2, #0
 8005f98:	701a      	strb	r2, [r3, #0]

        const uint32_t total_words = 2048u;
 8005f9a:	2380      	movs	r3, #128	@ 0x80
 8005f9c:	011b      	lsls	r3, r3, #4
 8005f9e:	4a97      	ldr	r2, [pc, #604]	@ (80061fc <micprobe_run+0x380>)
 8005fa0:	18b9      	adds	r1, r7, r2
 8005fa2:	600b      	str	r3, [r1, #0]
        uint32_t left = total_words;
 8005fa4:	18bb      	adds	r3, r7, r2
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a95      	ldr	r2, [pc, #596]	@ (8006200 <micprobe_run+0x384>)
 8005faa:	18ba      	adds	r2, r7, r2
 8005fac:	6013      	str	r3, [r2, #0]
        while (left)
 8005fae:	e03c      	b.n	800602a <micprobe_run+0x1ae>
        {
            uint16_t chunk = (left > (uint32_t)(sizeof(buf) / sizeof(buf[0]))) ? (uint16_t)(sizeof(buf) / sizeof(buf[0])) : (uint16_t)left;
 8005fb0:	4993      	ldr	r1, [pc, #588]	@ (8006200 <micprobe_run+0x384>)
 8005fb2:	187b      	adds	r3, r7, r1
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	2380      	movs	r3, #128	@ 0x80
 8005fb8:	005b      	lsls	r3, r3, #1
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	d803      	bhi.n	8005fc6 <micprobe_run+0x14a>
 8005fbe:	187b      	adds	r3, r7, r1
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	b29b      	uxth	r3, r3
 8005fc4:	e001      	b.n	8005fca <micprobe_run+0x14e>
 8005fc6:	2380      	movs	r3, #128	@ 0x80
 8005fc8:	005b      	lsls	r3, r3, #1
 8005fca:	4c8e      	ldr	r4, [pc, #568]	@ (8006204 <micprobe_run+0x388>)
 8005fcc:	193a      	adds	r2, r7, r4
 8005fce:	8013      	strh	r3, [r2, #0]
            st.last_hal = micprobe_rx_words(buf, chunk);
 8005fd0:	193b      	adds	r3, r7, r4
 8005fd2:	881a      	ldrh	r2, [r3, #0]
 8005fd4:	2660      	movs	r6, #96	@ 0x60
 8005fd6:	19bb      	adds	r3, r7, r6
 8005fd8:	0011      	movs	r1, r2
 8005fda:	0018      	movs	r0, r3
 8005fdc:	f7ff fe4c 	bl	8005c78 <micprobe_rx_words>
 8005fe0:	0003      	movs	r3, r0
 8005fe2:	0019      	movs	r1, r3
 8005fe4:	4b88      	ldr	r3, [pc, #544]	@ (8006208 <micprobe_run+0x38c>)
 8005fe6:	20a1      	movs	r0, #161	@ 0xa1
 8005fe8:	00c0      	lsls	r0, r0, #3
 8005fea:	181b      	adds	r3, r3, r0
 8005fec:	19db      	adds	r3, r3, r7
 8005fee:	222c      	movs	r2, #44	@ 0x2c
 8005ff0:	5499      	strb	r1, [r3, r2]
            if (st.last_hal != HAL_OK) break;
 8005ff2:	4b85      	ldr	r3, [pc, #532]	@ (8006208 <micprobe_run+0x38c>)
 8005ff4:	181b      	adds	r3, r3, r0
 8005ff6:	19db      	adds	r3, r3, r7
 8005ff8:	222c      	movs	r2, #44	@ 0x2c
 8005ffa:	5c9b      	ldrb	r3, [r3, r2]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d11a      	bne.n	8006036 <micprobe_run+0x1ba>
            micprobe_stats_feed(&st, buf, chunk, &prev, &have_prev);
 8006000:	0025      	movs	r5, r4
 8006002:	193b      	adds	r3, r7, r4
 8006004:	881a      	ldrh	r2, [r3, #0]
 8006006:	4b7b      	ldr	r3, [pc, #492]	@ (80061f4 <micprobe_run+0x378>)
 8006008:	18fc      	adds	r4, r7, r3
 800600a:	19b9      	adds	r1, r7, r6
 800600c:	0038      	movs	r0, r7
 800600e:	4b7a      	ldr	r3, [pc, #488]	@ (80061f8 <micprobe_run+0x37c>)
 8006010:	18fb      	adds	r3, r7, r3
 8006012:	9300      	str	r3, [sp, #0]
 8006014:	0023      	movs	r3, r4
 8006016:	f7ff fd99 	bl	8005b4c <micprobe_stats_feed>
            left -= chunk;
 800601a:	197b      	adds	r3, r7, r5
 800601c:	881b      	ldrh	r3, [r3, #0]
 800601e:	4978      	ldr	r1, [pc, #480]	@ (8006200 <micprobe_run+0x384>)
 8006020:	187a      	adds	r2, r7, r1
 8006022:	6812      	ldr	r2, [r2, #0]
 8006024:	1ad3      	subs	r3, r2, r3
 8006026:	187a      	adds	r2, r7, r1
 8006028:	6013      	str	r3, [r2, #0]
        while (left)
 800602a:	4b75      	ldr	r3, [pc, #468]	@ (8006200 <micprobe_run+0x384>)
 800602c:	18fb      	adds	r3, r7, r3
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d1bd      	bne.n	8005fb0 <micprobe_run+0x134>
 8006034:	e000      	b.n	8006038 <micprobe_run+0x1bc>
            if (st.last_hal != HAL_OK) break;
 8006036:	46c0      	nop			@ (mov r8, r8)
        }

        micprobe_print(modes[i].tag, modes[i].cpol, modes[i].cpha, &st);
 8006038:	4c69      	ldr	r4, [pc, #420]	@ (80061e0 <micprobe_run+0x364>)
 800603a:	1939      	adds	r1, r7, r4
 800603c:	269f      	movs	r6, #159	@ 0x9f
 800603e:	00f6      	lsls	r6, r6, #3
 8006040:	19bb      	adds	r3, r7, r6
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	0013      	movs	r3, r2
 8006046:	005b      	lsls	r3, r3, #1
 8006048:	189b      	adds	r3, r3, r2
 800604a:	009b      	lsls	r3, r3, #2
 800604c:	18cb      	adds	r3, r1, r3
 800604e:	3308      	adds	r3, #8
 8006050:	6818      	ldr	r0, [r3, #0]
 8006052:	0025      	movs	r5, r4
 8006054:	1939      	adds	r1, r7, r4
 8006056:	19bb      	adds	r3, r7, r6
 8006058:	681a      	ldr	r2, [r3, #0]
 800605a:	0013      	movs	r3, r2
 800605c:	005b      	lsls	r3, r3, #1
 800605e:	189b      	adds	r3, r3, r2
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	585c      	ldr	r4, [r3, r1]
 8006064:	1979      	adds	r1, r7, r5
 8006066:	19bb      	adds	r3, r7, r6
 8006068:	681a      	ldr	r2, [r3, #0]
 800606a:	0013      	movs	r3, r2
 800606c:	005b      	lsls	r3, r3, #1
 800606e:	189b      	adds	r3, r3, r2
 8006070:	009b      	lsls	r3, r3, #2
 8006072:	18cb      	adds	r3, r1, r3
 8006074:	3304      	adds	r3, #4
 8006076:	681a      	ldr	r2, [r3, #0]
 8006078:	003b      	movs	r3, r7
 800607a:	0021      	movs	r1, r4
 800607c:	f7ff fe46 	bl	8005d0c <micprobe_print>

        /* If stuck at 0x0000/0xFFFF, quickly retry with opposite pull to detect floating/open-drain. */
        if ((st.last_hal == HAL_OK) && (st.words != 0u) && ((st.cnt_0000 == st.words) || (st.cnt_ffff == st.words)))
 8006080:	4b61      	ldr	r3, [pc, #388]	@ (8006208 <micprobe_run+0x38c>)
 8006082:	21a1      	movs	r1, #161	@ 0xa1
 8006084:	00c9      	lsls	r1, r1, #3
 8006086:	185b      	adds	r3, r3, r1
 8006088:	19db      	adds	r3, r3, r7
 800608a:	222c      	movs	r2, #44	@ 0x2c
 800608c:	5c9b      	ldrb	r3, [r3, r2]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d000      	beq.n	8006094 <micprobe_run+0x218>
 8006092:	e0fd      	b.n	8006290 <micprobe_run+0x414>
 8006094:	4b5c      	ldr	r3, [pc, #368]	@ (8006208 <micprobe_run+0x38c>)
 8006096:	185b      	adds	r3, r3, r1
 8006098:	19db      	adds	r3, r3, r7
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d100      	bne.n	80060a2 <micprobe_run+0x226>
 80060a0:	e0f6      	b.n	8006290 <micprobe_run+0x414>
 80060a2:	4b59      	ldr	r3, [pc, #356]	@ (8006208 <micprobe_run+0x38c>)
 80060a4:	185b      	adds	r3, r3, r1
 80060a6:	19db      	adds	r3, r3, r7
 80060a8:	685a      	ldr	r2, [r3, #4]
 80060aa:	4b57      	ldr	r3, [pc, #348]	@ (8006208 <micprobe_run+0x38c>)
 80060ac:	185b      	adds	r3, r3, r1
 80060ae:	19db      	adds	r3, r3, r7
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d00a      	beq.n	80060cc <micprobe_run+0x250>
 80060b6:	4b54      	ldr	r3, [pc, #336]	@ (8006208 <micprobe_run+0x38c>)
 80060b8:	185b      	adds	r3, r3, r1
 80060ba:	19db      	adds	r3, r3, r7
 80060bc:	689a      	ldr	r2, [r3, #8]
 80060be:	4b52      	ldr	r3, [pc, #328]	@ (8006208 <micprobe_run+0x38c>)
 80060c0:	185b      	adds	r3, r3, r1
 80060c2:	19db      	adds	r3, r3, r7
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d000      	beq.n	80060cc <micprobe_run+0x250>
 80060ca:	e0e1      	b.n	8006290 <micprobe_run+0x414>
        {
            uint32_t alt_pull = (st.cnt_0000 == st.words) ? GPIO_PULLUP : GPIO_PULLDOWN;
 80060cc:	4b4e      	ldr	r3, [pc, #312]	@ (8006208 <micprobe_run+0x38c>)
 80060ce:	21a1      	movs	r1, #161	@ 0xa1
 80060d0:	00c9      	lsls	r1, r1, #3
 80060d2:	185b      	adds	r3, r3, r1
 80060d4:	19db      	adds	r3, r3, r7
 80060d6:	685a      	ldr	r2, [r3, #4]
 80060d8:	4b4b      	ldr	r3, [pc, #300]	@ (8006208 <micprobe_run+0x38c>)
 80060da:	185b      	adds	r3, r3, r1
 80060dc:	19db      	adds	r3, r3, r7
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	429a      	cmp	r2, r3
 80060e2:	d101      	bne.n	80060e8 <micprobe_run+0x26c>
 80060e4:	2301      	movs	r3, #1
 80060e6:	e000      	b.n	80060ea <micprobe_run+0x26e>
 80060e8:	2302      	movs	r3, #2
 80060ea:	4a48      	ldr	r2, [pc, #288]	@ (800620c <micprobe_run+0x390>)
 80060ec:	18b9      	adds	r1, r7, r2
 80060ee:	600b      	str	r3, [r1, #0]
            const char *alt_tag = (alt_pull == GPIO_PULLUP) ? "+PU" : "+PD";
 80060f0:	18bb      	adds	r3, r7, r2
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d101      	bne.n	80060fc <micprobe_run+0x280>
 80060f8:	4b45      	ldr	r3, [pc, #276]	@ (8006210 <micprobe_run+0x394>)
 80060fa:	e000      	b.n	80060fe <micprobe_run+0x282>
 80060fc:	4b45      	ldr	r3, [pc, #276]	@ (8006214 <micprobe_run+0x398>)
 80060fe:	229c      	movs	r2, #156	@ 0x9c
 8006100:	00d2      	lsls	r2, r2, #3
 8006102:	18ba      	adds	r2, r7, r2
 8006104:	6013      	str	r3, [r2, #0]
            micprobe_pa6_set_spi_af(alt_pull);
 8006106:	4b41      	ldr	r3, [pc, #260]	@ (800620c <micprobe_run+0x390>)
 8006108:	18fb      	adds	r3, r7, r3
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	0018      	movs	r0, r3
 800610e:	f7ff fc57 	bl	80059c0 <micprobe_pa6_set_spi_af>

            micprobe_stats_t st2;
            micprobe_stats_reset(&st2);
 8006112:	2330      	movs	r3, #48	@ 0x30
 8006114:	18fb      	adds	r3, r7, r3
 8006116:	0018      	movs	r0, r3
 8006118:	f7ff fcfa 	bl	8005b10 <micprobe_stats_reset>
            uint16_t buf2[256];
            uint16_t prev2 = 0;
 800611c:	4b3e      	ldr	r3, [pc, #248]	@ (8006218 <micprobe_run+0x39c>)
 800611e:	18fb      	adds	r3, r7, r3
 8006120:	2200      	movs	r2, #0
 8006122:	801a      	strh	r2, [r3, #0]
            uint8_t have_prev2 = 0u;
 8006124:	4b3d      	ldr	r3, [pc, #244]	@ (800621c <micprobe_run+0x3a0>)
 8006126:	18fb      	adds	r3, r7, r3
 8006128:	2200      	movs	r2, #0
 800612a:	701a      	strb	r2, [r3, #0]
            uint32_t left2 = total_words;
 800612c:	4b33      	ldr	r3, [pc, #204]	@ (80061fc <micprobe_run+0x380>)
 800612e:	18fb      	adds	r3, r7, r3
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	229e      	movs	r2, #158	@ 0x9e
 8006134:	00d2      	lsls	r2, r2, #3
 8006136:	18ba      	adds	r2, r7, r2
 8006138:	6013      	str	r3, [r2, #0]
            while (left2)
 800613a:	e040      	b.n	80061be <micprobe_run+0x342>
            {
                uint16_t chunk2 = (left2 > (uint32_t)(sizeof(buf2) / sizeof(buf2[0]))) ? (uint16_t)(sizeof(buf2) / sizeof(buf2[0])) : (uint16_t)left2;
 800613c:	219e      	movs	r1, #158	@ 0x9e
 800613e:	00c9      	lsls	r1, r1, #3
 8006140:	187b      	adds	r3, r7, r1
 8006142:	681a      	ldr	r2, [r3, #0]
 8006144:	2380      	movs	r3, #128	@ 0x80
 8006146:	005b      	lsls	r3, r3, #1
 8006148:	429a      	cmp	r2, r3
 800614a:	d803      	bhi.n	8006154 <micprobe_run+0x2d8>
 800614c:	187b      	adds	r3, r7, r1
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	b29b      	uxth	r3, r3
 8006152:	e001      	b.n	8006158 <micprobe_run+0x2dc>
 8006154:	2380      	movs	r3, #128	@ 0x80
 8006156:	005b      	lsls	r3, r3, #1
 8006158:	4c31      	ldr	r4, [pc, #196]	@ (8006220 <micprobe_run+0x3a4>)
 800615a:	193a      	adds	r2, r7, r4
 800615c:	8013      	strh	r3, [r2, #0]
                st2.last_hal = micprobe_rx_words(buf2, chunk2);
 800615e:	193b      	adds	r3, r7, r4
 8006160:	881a      	ldrh	r2, [r3, #0]
 8006162:	2698      	movs	r6, #152	@ 0x98
 8006164:	00b6      	lsls	r6, r6, #2
 8006166:	19bb      	adds	r3, r7, r6
 8006168:	0011      	movs	r1, r2
 800616a:	0018      	movs	r0, r3
 800616c:	f7ff fd84 	bl	8005c78 <micprobe_rx_words>
 8006170:	0003      	movs	r3, r0
 8006172:	0019      	movs	r1, r3
 8006174:	4b2b      	ldr	r3, [pc, #172]	@ (8006224 <micprobe_run+0x3a8>)
 8006176:	20a1      	movs	r0, #161	@ 0xa1
 8006178:	00c0      	lsls	r0, r0, #3
 800617a:	181b      	adds	r3, r3, r0
 800617c:	19db      	adds	r3, r3, r7
 800617e:	222c      	movs	r2, #44	@ 0x2c
 8006180:	5499      	strb	r1, [r3, r2]
                if (st2.last_hal != HAL_OK) break;
 8006182:	4b28      	ldr	r3, [pc, #160]	@ (8006224 <micprobe_run+0x3a8>)
 8006184:	181b      	adds	r3, r3, r0
 8006186:	19db      	adds	r3, r3, r7
 8006188:	222c      	movs	r2, #44	@ 0x2c
 800618a:	5c9b      	ldrb	r3, [r3, r2]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d14b      	bne.n	8006228 <micprobe_run+0x3ac>
                micprobe_stats_feed(&st2, buf2, chunk2, &prev2, &have_prev2);
 8006190:	0025      	movs	r5, r4
 8006192:	193b      	adds	r3, r7, r4
 8006194:	881a      	ldrh	r2, [r3, #0]
 8006196:	4b20      	ldr	r3, [pc, #128]	@ (8006218 <micprobe_run+0x39c>)
 8006198:	18fc      	adds	r4, r7, r3
 800619a:	19b9      	adds	r1, r7, r6
 800619c:	2330      	movs	r3, #48	@ 0x30
 800619e:	18f8      	adds	r0, r7, r3
 80061a0:	4b1e      	ldr	r3, [pc, #120]	@ (800621c <micprobe_run+0x3a0>)
 80061a2:	18fb      	adds	r3, r7, r3
 80061a4:	9300      	str	r3, [sp, #0]
 80061a6:	0023      	movs	r3, r4
 80061a8:	f7ff fcd0 	bl	8005b4c <micprobe_stats_feed>
                left2 -= chunk2;
 80061ac:	197b      	adds	r3, r7, r5
 80061ae:	881b      	ldrh	r3, [r3, #0]
 80061b0:	219e      	movs	r1, #158	@ 0x9e
 80061b2:	00c9      	lsls	r1, r1, #3
 80061b4:	187a      	adds	r2, r7, r1
 80061b6:	6812      	ldr	r2, [r2, #0]
 80061b8:	1ad3      	subs	r3, r2, r3
 80061ba:	187a      	adds	r2, r7, r1
 80061bc:	6013      	str	r3, [r2, #0]
            while (left2)
 80061be:	239e      	movs	r3, #158	@ 0x9e
 80061c0:	00db      	lsls	r3, r3, #3
 80061c2:	18fb      	adds	r3, r7, r3
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d1b8      	bne.n	800613c <micprobe_run+0x2c0>
 80061ca:	e02e      	b.n	800622a <micprobe_run+0x3ae>
 80061cc:	fffffaec 	.word	0xfffffaec
 80061d0:	08029408 	.word	0x08029408
 80061d4:	08029434 	.word	0x08029434
 80061d8:	20000448 	.word	0x20000448
 80061dc:	000004a4 	.word	0x000004a4
 80061e0:	00000474 	.word	0x00000474
 80061e4:	08029568 	.word	0x08029568
 80061e8:	00000504 	.word	0x00000504
 80061ec:	000004fc 	.word	0x000004fc
 80061f0:	08029478 	.word	0x08029478
 80061f4:	00000472 	.word	0x00000472
 80061f8:	00000471 	.word	0x00000471
 80061fc:	000004ec 	.word	0x000004ec
 8006200:	000004f4 	.word	0x000004f4
 8006204:	000004ea 	.word	0x000004ea
 8006208:	fffffaf8 	.word	0xfffffaf8
 800620c:	000004e4 	.word	0x000004e4
 8006210:	08029494 	.word	0x08029494
 8006214:	08029498 	.word	0x08029498
 8006218:	0000046e 	.word	0x0000046e
 800621c:	0000046d 	.word	0x0000046d
 8006220:	000004de 	.word	0x000004de
 8006224:	fffffb28 	.word	0xfffffb28
                if (st2.last_hal != HAL_OK) break;
 8006228:	46c0      	nop			@ (mov r8, r8)
            }

            char tagbuf[12];
            snprintf(tagbuf, sizeof(tagbuf), "%s%s", modes[i].tag, alt_tag);
 800622a:	4c86      	ldr	r4, [pc, #536]	@ (8006444 <micprobe_run+0x5c8>)
 800622c:	1939      	adds	r1, r7, r4
 800622e:	259f      	movs	r5, #159	@ 0x9f
 8006230:	00ed      	lsls	r5, r5, #3
 8006232:	197b      	adds	r3, r7, r5
 8006234:	681a      	ldr	r2, [r3, #0]
 8006236:	0013      	movs	r3, r2
 8006238:	005b      	lsls	r3, r3, #1
 800623a:	189b      	adds	r3, r3, r2
 800623c:	009b      	lsls	r3, r3, #2
 800623e:	18cb      	adds	r3, r1, r3
 8006240:	3308      	adds	r3, #8
 8006242:	6819      	ldr	r1, [r3, #0]
 8006244:	4a80      	ldr	r2, [pc, #512]	@ (8006448 <micprobe_run+0x5cc>)
 8006246:	268c      	movs	r6, #140	@ 0x8c
 8006248:	00f6      	lsls	r6, r6, #3
 800624a:	19b8      	adds	r0, r7, r6
 800624c:	239c      	movs	r3, #156	@ 0x9c
 800624e:	00db      	lsls	r3, r3, #3
 8006250:	18fb      	adds	r3, r7, r3
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	9300      	str	r3, [sp, #0]
 8006256:	000b      	movs	r3, r1
 8006258:	210c      	movs	r1, #12
 800625a:	f01e fb2d 	bl	80248b8 <sniprintf>
            micprobe_print(tagbuf, modes[i].cpol, modes[i].cpha, &st2);
 800625e:	0020      	movs	r0, r4
 8006260:	1839      	adds	r1, r7, r0
 8006262:	197b      	adds	r3, r7, r5
 8006264:	681a      	ldr	r2, [r3, #0]
 8006266:	0013      	movs	r3, r2
 8006268:	005b      	lsls	r3, r3, #1
 800626a:	189b      	adds	r3, r3, r2
 800626c:	009b      	lsls	r3, r3, #2
 800626e:	585c      	ldr	r4, [r3, r1]
 8006270:	1839      	adds	r1, r7, r0
 8006272:	197b      	adds	r3, r7, r5
 8006274:	681a      	ldr	r2, [r3, #0]
 8006276:	0013      	movs	r3, r2
 8006278:	005b      	lsls	r3, r3, #1
 800627a:	189b      	adds	r3, r3, r2
 800627c:	009b      	lsls	r3, r3, #2
 800627e:	18cb      	adds	r3, r1, r3
 8006280:	3304      	adds	r3, #4
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	2330      	movs	r3, #48	@ 0x30
 8006286:	18fb      	adds	r3, r7, r3
 8006288:	19b8      	adds	r0, r7, r6
 800628a:	0021      	movs	r1, r4
 800628c:	f7ff fd3e 	bl	8005d0c <micprobe_print>
        }

        uint32_t bad = st.cnt_0000 + st.cnt_ffff;
 8006290:	4b6e      	ldr	r3, [pc, #440]	@ (800644c <micprobe_run+0x5d0>)
 8006292:	21a1      	movs	r1, #161	@ 0xa1
 8006294:	00c9      	lsls	r1, r1, #3
 8006296:	185b      	adds	r3, r3, r1
 8006298:	19db      	adds	r3, r3, r7
 800629a:	685a      	ldr	r2, [r3, #4]
 800629c:	4b6b      	ldr	r3, [pc, #428]	@ (800644c <micprobe_run+0x5d0>)
 800629e:	185b      	adds	r3, r3, r1
 80062a0:	19db      	adds	r3, r3, r7
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	18d3      	adds	r3, r2, r3
 80062a6:	209b      	movs	r0, #155	@ 0x9b
 80062a8:	00c0      	lsls	r0, r0, #3
 80062aa:	183a      	adds	r2, r7, r0
 80062ac:	6013      	str	r3, [r2, #0]
        if ((st.last_hal == HAL_OK) && (st.words != 0u))
 80062ae:	4b67      	ldr	r3, [pc, #412]	@ (800644c <micprobe_run+0x5d0>)
 80062b0:	185b      	adds	r3, r3, r1
 80062b2:	19db      	adds	r3, r3, r7
 80062b4:	222c      	movs	r2, #44	@ 0x2c
 80062b6:	5c9b      	ldrb	r3, [r3, r2]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d134      	bne.n	8006326 <micprobe_run+0x4aa>
 80062bc:	4b63      	ldr	r3, [pc, #396]	@ (800644c <micprobe_run+0x5d0>)
 80062be:	185b      	adds	r3, r3, r1
 80062c0:	19db      	adds	r3, r3, r7
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d02e      	beq.n	8006326 <micprobe_run+0x4aa>
        {
            if ((bad < best_bad) || ((bad == best_bad) && (st.transitions > best_trans)))
 80062c8:	183b      	adds	r3, r7, r0
 80062ca:	681a      	ldr	r2, [r3, #0]
 80062cc:	24a0      	movs	r4, #160	@ 0xa0
 80062ce:	00e4      	lsls	r4, r4, #3
 80062d0:	193b      	adds	r3, r7, r4
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d30e      	bcc.n	80062f6 <micprobe_run+0x47a>
 80062d8:	183b      	adds	r3, r7, r0
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	193b      	adds	r3, r7, r4
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d120      	bne.n	8006326 <micprobe_run+0x4aa>
 80062e4:	4b59      	ldr	r3, [pc, #356]	@ (800644c <micprobe_run+0x5d0>)
 80062e6:	185b      	adds	r3, r3, r1
 80062e8:	19db      	adds	r3, r3, r7
 80062ea:	68db      	ldr	r3, [r3, #12]
 80062ec:	4a58      	ldr	r2, [pc, #352]	@ (8006450 <micprobe_run+0x5d4>)
 80062ee:	18ba      	adds	r2, r7, r2
 80062f0:	6812      	ldr	r2, [r2, #0]
 80062f2:	429a      	cmp	r2, r3
 80062f4:	d217      	bcs.n	8006326 <micprobe_run+0x4aa>
            {
                best_bad = bad;
 80062f6:	239b      	movs	r3, #155	@ 0x9b
 80062f8:	00db      	lsls	r3, r3, #3
 80062fa:	18fb      	adds	r3, r7, r3
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	22a0      	movs	r2, #160	@ 0xa0
 8006300:	00d2      	lsls	r2, r2, #3
 8006302:	18ba      	adds	r2, r7, r2
 8006304:	6013      	str	r3, [r2, #0]
                best_trans = st.transitions;
 8006306:	4b51      	ldr	r3, [pc, #324]	@ (800644c <micprobe_run+0x5d0>)
 8006308:	22a1      	movs	r2, #161	@ 0xa1
 800630a:	00d2      	lsls	r2, r2, #3
 800630c:	189b      	adds	r3, r3, r2
 800630e:	19db      	adds	r3, r3, r7
 8006310:	68db      	ldr	r3, [r3, #12]
 8006312:	4a4f      	ldr	r2, [pc, #316]	@ (8006450 <micprobe_run+0x5d4>)
 8006314:	18ba      	adds	r2, r7, r2
 8006316:	6013      	str	r3, [r2, #0]
                best_i = i;
 8006318:	239f      	movs	r3, #159	@ 0x9f
 800631a:	00db      	lsls	r3, r3, #3
 800631c:	18fb      	adds	r3, r7, r3
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a4c      	ldr	r2, [pc, #304]	@ (8006454 <micprobe_run+0x5d8>)
 8006322:	18ba      	adds	r2, r7, r2
 8006324:	6013      	str	r3, [r2, #0]
    for (uint32_t i = 0; i < (uint32_t)(sizeof(modes) / sizeof(modes[0])); i++)
 8006326:	229f      	movs	r2, #159	@ 0x9f
 8006328:	00d2      	lsls	r2, r2, #3
 800632a:	18bb      	adds	r3, r7, r2
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	3301      	adds	r3, #1
 8006330:	18ba      	adds	r2, r7, r2
 8006332:	6013      	str	r3, [r2, #0]
 8006334:	239f      	movs	r3, #159	@ 0x9f
 8006336:	00db      	lsls	r3, r3, #3
 8006338:	18fb      	adds	r3, r7, r3
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	2b03      	cmp	r3, #3
 800633e:	d800      	bhi.n	8006342 <micprobe_run+0x4c6>
 8006340:	e5dd      	b.n	8005efe <micprobe_run+0x82>
            }
        }
    }

    if ((best_i != 0xFFFFFFFFu) && (best_bad < 2048u))
 8006342:	4c44      	ldr	r4, [pc, #272]	@ (8006454 <micprobe_run+0x5d8>)
 8006344:	193b      	adds	r3, r7, r4
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	3301      	adds	r3, #1
 800634a:	d05f      	beq.n	800640c <micprobe_run+0x590>
 800634c:	23a0      	movs	r3, #160	@ 0xa0
 800634e:	00db      	lsls	r3, r3, #3
 8006350:	18fb      	adds	r3, r7, r3
 8006352:	681a      	ldr	r2, [r3, #0]
 8006354:	2380      	movs	r3, #128	@ 0x80
 8006356:	011b      	lsls	r3, r3, #4
 8006358:	429a      	cmp	r2, r3
 800635a:	d257      	bcs.n	800640c <micprobe_run+0x590>
    {
        (void)HAL_SPI_DeInit(&hspi1);
 800635c:	4b3e      	ldr	r3, [pc, #248]	@ (8006458 <micprobe_run+0x5dc>)
 800635e:	0018      	movs	r0, r3
 8006360:	f013 ff44 	bl	801a1ec <HAL_SPI_DeInit>
        hspi1.Init = saved;
 8006364:	4b3c      	ldr	r3, [pc, #240]	@ (8006458 <micprobe_run+0x5dc>)
 8006366:	4a3d      	ldr	r2, [pc, #244]	@ (800645c <micprobe_run+0x5e0>)
 8006368:	18ba      	adds	r2, r7, r2
 800636a:	3304      	adds	r3, #4
 800636c:	0011      	movs	r1, r2
 800636e:	2234      	movs	r2, #52	@ 0x34
 8006370:	0018      	movs	r0, r3
 8006372:	f01e fc6d 	bl	8024c50 <memcpy>
        hspi1.Init.CLKPolarity = modes[best_i].cpol;
 8006376:	4d33      	ldr	r5, [pc, #204]	@ (8006444 <micprobe_run+0x5c8>)
 8006378:	1979      	adds	r1, r7, r5
 800637a:	193b      	adds	r3, r7, r4
 800637c:	681a      	ldr	r2, [r3, #0]
 800637e:	0013      	movs	r3, r2
 8006380:	005b      	lsls	r3, r3, #1
 8006382:	189b      	adds	r3, r3, r2
 8006384:	009b      	lsls	r3, r3, #2
 8006386:	585a      	ldr	r2, [r3, r1]
 8006388:	4b33      	ldr	r3, [pc, #204]	@ (8006458 <micprobe_run+0x5dc>)
 800638a:	611a      	str	r2, [r3, #16]
        hspi1.Init.CLKPhase    = modes[best_i].cpha;
 800638c:	1979      	adds	r1, r7, r5
 800638e:	193b      	adds	r3, r7, r4
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	0013      	movs	r3, r2
 8006394:	005b      	lsls	r3, r3, #1
 8006396:	189b      	adds	r3, r3, r2
 8006398:	009b      	lsls	r3, r3, #2
 800639a:	18cb      	adds	r3, r1, r3
 800639c:	3304      	adds	r3, #4
 800639e:	681a      	ldr	r2, [r3, #0]
 80063a0:	4b2d      	ldr	r3, [pc, #180]	@ (8006458 <micprobe_run+0x5dc>)
 80063a2:	615a      	str	r2, [r3, #20]
        if (HAL_SPI_Init(&hspi1) == HAL_OK)
 80063a4:	4b2c      	ldr	r3, [pc, #176]	@ (8006458 <micprobe_run+0x5dc>)
 80063a6:	0018      	movs	r0, r3
 80063a8:	f013 fe72 	bl	801a090 <HAL_SPI_Init>
 80063ac:	1e03      	subs	r3, r0, #0
 80063ae:	d142      	bne.n	8006436 <micprobe_run+0x5ba>
        {
            cdc_writef("MICPROBE: selected %s (apply now). Suggested MX_SPI1_Init: CLKPolarity=%s, CLKPhase=%s\r\n",
 80063b0:	1979      	adds	r1, r7, r5
 80063b2:	0020      	movs	r0, r4
 80063b4:	183b      	adds	r3, r7, r0
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	0013      	movs	r3, r2
 80063ba:	005b      	lsls	r3, r3, #1
 80063bc:	189b      	adds	r3, r3, r2
 80063be:	009b      	lsls	r3, r3, #2
 80063c0:	18cb      	adds	r3, r1, r3
 80063c2:	3308      	adds	r3, #8
 80063c4:	681c      	ldr	r4, [r3, #0]
                       modes[best_i].tag,
                       (modes[best_i].cpol == SPI_POLARITY_LOW) ? "LOW" : "HIGH",
 80063c6:	1979      	adds	r1, r7, r5
 80063c8:	183b      	adds	r3, r7, r0
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	0013      	movs	r3, r2
 80063ce:	005b      	lsls	r3, r3, #1
 80063d0:	189b      	adds	r3, r3, r2
 80063d2:	009b      	lsls	r3, r3, #2
 80063d4:	585b      	ldr	r3, [r3, r1]
            cdc_writef("MICPROBE: selected %s (apply now). Suggested MX_SPI1_Init: CLKPolarity=%s, CLKPhase=%s\r\n",
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d101      	bne.n	80063de <micprobe_run+0x562>
 80063da:	4a21      	ldr	r2, [pc, #132]	@ (8006460 <micprobe_run+0x5e4>)
 80063dc:	e000      	b.n	80063e0 <micprobe_run+0x564>
 80063de:	4a21      	ldr	r2, [pc, #132]	@ (8006464 <micprobe_run+0x5e8>)
                       (modes[best_i].cpha == SPI_PHASE_1EDGE) ? "1EDGE" : "2EDGE");
 80063e0:	4b18      	ldr	r3, [pc, #96]	@ (8006444 <micprobe_run+0x5c8>)
 80063e2:	18f8      	adds	r0, r7, r3
 80063e4:	4b1b      	ldr	r3, [pc, #108]	@ (8006454 <micprobe_run+0x5d8>)
 80063e6:	18fb      	adds	r3, r7, r3
 80063e8:	6819      	ldr	r1, [r3, #0]
 80063ea:	000b      	movs	r3, r1
 80063ec:	005b      	lsls	r3, r3, #1
 80063ee:	185b      	adds	r3, r3, r1
 80063f0:	009b      	lsls	r3, r3, #2
 80063f2:	18c3      	adds	r3, r0, r3
 80063f4:	3304      	adds	r3, #4
 80063f6:	681b      	ldr	r3, [r3, #0]
            cdc_writef("MICPROBE: selected %s (apply now). Suggested MX_SPI1_Init: CLKPolarity=%s, CLKPhase=%s\r\n",
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d101      	bne.n	8006400 <micprobe_run+0x584>
 80063fc:	4b1a      	ldr	r3, [pc, #104]	@ (8006468 <micprobe_run+0x5ec>)
 80063fe:	e000      	b.n	8006402 <micprobe_run+0x586>
 8006400:	4b1a      	ldr	r3, [pc, #104]	@ (800646c <micprobe_run+0x5f0>)
 8006402:	481b      	ldr	r0, [pc, #108]	@ (8006470 <micprobe_run+0x5f4>)
 8006404:	0021      	movs	r1, r4
 8006406:	f000 fac6 	bl	8006996 <cdc_writef>
        if (HAL_SPI_Init(&hspi1) == HAL_OK)
 800640a:	e014      	b.n	8006436 <micprobe_run+0x5ba>
        }
    }
    else
    {
        (void)HAL_SPI_DeInit(&hspi1);
 800640c:	4b12      	ldr	r3, [pc, #72]	@ (8006458 <micprobe_run+0x5dc>)
 800640e:	0018      	movs	r0, r3
 8006410:	f013 feec 	bl	801a1ec <HAL_SPI_DeInit>
        hspi1.Init = saved;
 8006414:	4b10      	ldr	r3, [pc, #64]	@ (8006458 <micprobe_run+0x5dc>)
 8006416:	4a11      	ldr	r2, [pc, #68]	@ (800645c <micprobe_run+0x5e0>)
 8006418:	18ba      	adds	r2, r7, r2
 800641a:	3304      	adds	r3, #4
 800641c:	0011      	movs	r1, r2
 800641e:	2234      	movs	r2, #52	@ 0x34
 8006420:	0018      	movs	r0, r3
 8006422:	f01e fc15 	bl	8024c50 <memcpy>
        (void)HAL_SPI_Init(&hspi1);
 8006426:	4b0c      	ldr	r3, [pc, #48]	@ (8006458 <micprobe_run+0x5dc>)
 8006428:	0018      	movs	r0, r3
 800642a:	f013 fe31 	bl	801a090 <HAL_SPI_Init>
        cdc_write_str("MICPROBE: no mode produced non-stuck data. Check wiring/power/LR pin.\r\n");
 800642e:	4b11      	ldr	r3, [pc, #68]	@ (8006474 <micprobe_run+0x5f8>)
 8006430:	0018      	movs	r0, r3
 8006432:	f000 fa97 	bl	8006964 <cdc_write_str>
    }

    MIC_Init();
 8006436:	f009 ff2b 	bl	8010290 <MIC_Init>
}
 800643a:	46c0      	nop			@ (mov r8, r8)
 800643c:	46bd      	mov	sp, r7
 800643e:	4b0e      	ldr	r3, [pc, #56]	@ (8006478 <micprobe_run+0x5fc>)
 8006440:	449d      	add	sp, r3
 8006442:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006444:	00000474 	.word	0x00000474
 8006448:	0802949c 	.word	0x0802949c
 800644c:	fffffaf8 	.word	0xfffffaf8
 8006450:	000004fc 	.word	0x000004fc
 8006454:	00000504 	.word	0x00000504
 8006458:	20000448 	.word	0x20000448
 800645c:	000004a4 	.word	0x000004a4
 8006460:	08029378 	.word	0x08029378
 8006464:	0802937c 	.word	0x0802937c
 8006468:	08029384 	.word	0x08029384
 800646c:	0802938c 	.word	0x0802938c
 8006470:	080294a4 	.word	0x080294a4
 8006474:	08029500 	.word	0x08029500
 8006478:	0000050c 	.word	0x0000050c

0800647c <cli_stricmp>:

static int cli_stricmp(const char *a, const char *b)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b084      	sub	sp, #16
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
 8006484:	6039      	str	r1, [r7, #0]
    while (*a && *b)
 8006486:	e044      	b.n	8006512 <cli_stricmp+0x96>
    {
        char ca = (char)tolower((unsigned char)*a++);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	1c5a      	adds	r2, r3, #1
 800648c:	607a      	str	r2, [r7, #4]
 800648e:	210f      	movs	r1, #15
 8006490:	187a      	adds	r2, r7, r1
 8006492:	781b      	ldrb	r3, [r3, #0]
 8006494:	7013      	strb	r3, [r2, #0]
 8006496:	187b      	adds	r3, r7, r1
 8006498:	781b      	ldrb	r3, [r3, #0]
 800649a:	1c5a      	adds	r2, r3, #1
 800649c:	4b26      	ldr	r3, [pc, #152]	@ (8006538 <cli_stricmp+0xbc>)
 800649e:	18d3      	adds	r3, r2, r3
 80064a0:	781b      	ldrb	r3, [r3, #0]
 80064a2:	001a      	movs	r2, r3
 80064a4:	2303      	movs	r3, #3
 80064a6:	4013      	ands	r3, r2
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	d103      	bne.n	80064b4 <cli_stricmp+0x38>
 80064ac:	187b      	adds	r3, r7, r1
 80064ae:	781b      	ldrb	r3, [r3, #0]
 80064b0:	3320      	adds	r3, #32
 80064b2:	e002      	b.n	80064ba <cli_stricmp+0x3e>
 80064b4:	230f      	movs	r3, #15
 80064b6:	18fb      	adds	r3, r7, r3
 80064b8:	781b      	ldrb	r3, [r3, #0]
 80064ba:	220e      	movs	r2, #14
 80064bc:	18ba      	adds	r2, r7, r2
 80064be:	7013      	strb	r3, [r2, #0]
        char cb = (char)tolower((unsigned char)*b++);
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	1c5a      	adds	r2, r3, #1
 80064c4:	603a      	str	r2, [r7, #0]
 80064c6:	210d      	movs	r1, #13
 80064c8:	187a      	adds	r2, r7, r1
 80064ca:	781b      	ldrb	r3, [r3, #0]
 80064cc:	7013      	strb	r3, [r2, #0]
 80064ce:	187b      	adds	r3, r7, r1
 80064d0:	781b      	ldrb	r3, [r3, #0]
 80064d2:	1c5a      	adds	r2, r3, #1
 80064d4:	4b18      	ldr	r3, [pc, #96]	@ (8006538 <cli_stricmp+0xbc>)
 80064d6:	18d3      	adds	r3, r2, r3
 80064d8:	781b      	ldrb	r3, [r3, #0]
 80064da:	001a      	movs	r2, r3
 80064dc:	2303      	movs	r3, #3
 80064de:	4013      	ands	r3, r2
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d103      	bne.n	80064ec <cli_stricmp+0x70>
 80064e4:	187b      	adds	r3, r7, r1
 80064e6:	781b      	ldrb	r3, [r3, #0]
 80064e8:	3320      	adds	r3, #32
 80064ea:	e002      	b.n	80064f2 <cli_stricmp+0x76>
 80064ec:	230d      	movs	r3, #13
 80064ee:	18fb      	adds	r3, r7, r3
 80064f0:	781b      	ldrb	r3, [r3, #0]
 80064f2:	210c      	movs	r1, #12
 80064f4:	187a      	adds	r2, r7, r1
 80064f6:	7013      	strb	r3, [r2, #0]
        if (ca != cb) return (int)ca - (int)cb;
 80064f8:	200e      	movs	r0, #14
 80064fa:	183a      	adds	r2, r7, r0
 80064fc:	187b      	adds	r3, r7, r1
 80064fe:	7812      	ldrb	r2, [r2, #0]
 8006500:	781b      	ldrb	r3, [r3, #0]
 8006502:	429a      	cmp	r2, r3
 8006504:	d005      	beq.n	8006512 <cli_stricmp+0x96>
 8006506:	183b      	adds	r3, r7, r0
 8006508:	781a      	ldrb	r2, [r3, #0]
 800650a:	187b      	adds	r3, r7, r1
 800650c:	781b      	ldrb	r3, [r3, #0]
 800650e:	1ad3      	subs	r3, r2, r3
 8006510:	e00d      	b.n	800652e <cli_stricmp+0xb2>
    while (*a && *b)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	781b      	ldrb	r3, [r3, #0]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d003      	beq.n	8006522 <cli_stricmp+0xa6>
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	781b      	ldrb	r3, [r3, #0]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d1b2      	bne.n	8006488 <cli_stricmp+0xc>
    }
    return (int)(unsigned char)*a - (int)(unsigned char)*b;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	781b      	ldrb	r3, [r3, #0]
 8006526:	001a      	movs	r2, r3
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	781b      	ldrb	r3, [r3, #0]
 800652c:	1ad3      	subs	r3, r2, r3
}
 800652e:	0018      	movs	r0, r3
 8006530:	46bd      	mov	sp, r7
 8006532:	b004      	add	sp, #16
 8006534:	bd80      	pop	{r7, pc}
 8006536:	46c0      	nop			@ (mov r8, r8)
 8006538:	0802b264 	.word	0x0802b264

0800653c <cli_is_time0_call>:

static bool cli_is_time0_call(const char *line)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b088      	sub	sp, #32
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
    const char *p = line;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	61fb      	str	r3, [r7, #28]
    while (*p == ' ' || *p == '\t') p++;
 8006548:	e002      	b.n	8006550 <cli_is_time0_call+0x14>
 800654a:	69fb      	ldr	r3, [r7, #28]
 800654c:	3301      	adds	r3, #1
 800654e:	61fb      	str	r3, [r7, #28]
 8006550:	69fb      	ldr	r3, [r7, #28]
 8006552:	781b      	ldrb	r3, [r3, #0]
 8006554:	2b20      	cmp	r3, #32
 8006556:	d0f8      	beq.n	800654a <cli_is_time0_call+0xe>
 8006558:	69fb      	ldr	r3, [r7, #28]
 800655a:	781b      	ldrb	r3, [r3, #0]
 800655c:	2b09      	cmp	r3, #9
 800655e:	d0f4      	beq.n	800654a <cli_is_time0_call+0xe>
    if (!isalpha((unsigned char)*p) && *p != '_') return false;
 8006560:	69fb      	ldr	r3, [r7, #28]
 8006562:	781b      	ldrb	r3, [r3, #0]
 8006564:	1c5a      	adds	r2, r3, #1
 8006566:	4b40      	ldr	r3, [pc, #256]	@ (8006668 <cli_is_time0_call+0x12c>)
 8006568:	18d3      	adds	r3, r2, r3
 800656a:	781b      	ldrb	r3, [r3, #0]
 800656c:	001a      	movs	r2, r3
 800656e:	2303      	movs	r3, #3
 8006570:	4013      	ands	r3, r2
 8006572:	d105      	bne.n	8006580 <cli_is_time0_call+0x44>
 8006574:	69fb      	ldr	r3, [r7, #28]
 8006576:	781b      	ldrb	r3, [r3, #0]
 8006578:	2b5f      	cmp	r3, #95	@ 0x5f
 800657a:	d001      	beq.n	8006580 <cli_is_time0_call+0x44>
 800657c:	2300      	movs	r3, #0
 800657e:	e06f      	b.n	8006660 <cli_is_time0_call+0x124>
    char name[16];
    uint8_t i = 0;
 8006580:	231b      	movs	r3, #27
 8006582:	18fb      	adds	r3, r7, r3
 8006584:	2200      	movs	r2, #0
 8006586:	701a      	strb	r2, [r3, #0]
    while ((*p == '_' || isalnum((unsigned char)*p)) && i < (sizeof(name) - 1))
 8006588:	e00c      	b.n	80065a4 <cli_is_time0_call+0x68>
        name[i++] = *p++;
 800658a:	69fb      	ldr	r3, [r7, #28]
 800658c:	1c5a      	adds	r2, r3, #1
 800658e:	61fa      	str	r2, [r7, #28]
 8006590:	211b      	movs	r1, #27
 8006592:	187a      	adds	r2, r7, r1
 8006594:	7812      	ldrb	r2, [r2, #0]
 8006596:	1879      	adds	r1, r7, r1
 8006598:	1c50      	adds	r0, r2, #1
 800659a:	7008      	strb	r0, [r1, #0]
 800659c:	7819      	ldrb	r1, [r3, #0]
 800659e:	2308      	movs	r3, #8
 80065a0:	18fb      	adds	r3, r7, r3
 80065a2:	5499      	strb	r1, [r3, r2]
    while ((*p == '_' || isalnum((unsigned char)*p)) && i < (sizeof(name) - 1))
 80065a4:	69fb      	ldr	r3, [r7, #28]
 80065a6:	781b      	ldrb	r3, [r3, #0]
 80065a8:	2b5f      	cmp	r3, #95	@ 0x5f
 80065aa:	d009      	beq.n	80065c0 <cli_is_time0_call+0x84>
 80065ac:	69fb      	ldr	r3, [r7, #28]
 80065ae:	781b      	ldrb	r3, [r3, #0]
 80065b0:	1c5a      	adds	r2, r3, #1
 80065b2:	4b2d      	ldr	r3, [pc, #180]	@ (8006668 <cli_is_time0_call+0x12c>)
 80065b4:	18d3      	adds	r3, r2, r3
 80065b6:	781b      	ldrb	r3, [r3, #0]
 80065b8:	001a      	movs	r2, r3
 80065ba:	2307      	movs	r3, #7
 80065bc:	4013      	ands	r3, r2
 80065be:	d004      	beq.n	80065ca <cli_is_time0_call+0x8e>
 80065c0:	231b      	movs	r3, #27
 80065c2:	18fb      	adds	r3, r7, r3
 80065c4:	781b      	ldrb	r3, [r3, #0]
 80065c6:	2b0e      	cmp	r3, #14
 80065c8:	d9df      	bls.n	800658a <cli_is_time0_call+0x4e>
    name[i] = 0;
 80065ca:	231b      	movs	r3, #27
 80065cc:	18fb      	adds	r3, r7, r3
 80065ce:	781b      	ldrb	r3, [r3, #0]
 80065d0:	2008      	movs	r0, #8
 80065d2:	183a      	adds	r2, r7, r0
 80065d4:	2100      	movs	r1, #0
 80065d6:	54d1      	strb	r1, [r2, r3]
    if (cli_stricmp(name, "time") != 0) return false;
 80065d8:	4a24      	ldr	r2, [pc, #144]	@ (800666c <cli_is_time0_call+0x130>)
 80065da:	183b      	adds	r3, r7, r0
 80065dc:	0011      	movs	r1, r2
 80065de:	0018      	movs	r0, r3
 80065e0:	f7ff ff4c 	bl	800647c <cli_stricmp>
 80065e4:	1e03      	subs	r3, r0, #0
 80065e6:	d004      	beq.n	80065f2 <cli_is_time0_call+0xb6>
 80065e8:	2300      	movs	r3, #0
 80065ea:	e039      	b.n	8006660 <cli_is_time0_call+0x124>
    while (*p == ' ' || *p == '\t') p++;
 80065ec:	69fb      	ldr	r3, [r7, #28]
 80065ee:	3301      	adds	r3, #1
 80065f0:	61fb      	str	r3, [r7, #28]
 80065f2:	69fb      	ldr	r3, [r7, #28]
 80065f4:	781b      	ldrb	r3, [r3, #0]
 80065f6:	2b20      	cmp	r3, #32
 80065f8:	d0f8      	beq.n	80065ec <cli_is_time0_call+0xb0>
 80065fa:	69fb      	ldr	r3, [r7, #28]
 80065fc:	781b      	ldrb	r3, [r3, #0]
 80065fe:	2b09      	cmp	r3, #9
 8006600:	d0f4      	beq.n	80065ec <cli_is_time0_call+0xb0>
    if (*p != '(') return false;
 8006602:	69fb      	ldr	r3, [r7, #28]
 8006604:	781b      	ldrb	r3, [r3, #0]
 8006606:	2b28      	cmp	r3, #40	@ 0x28
 8006608:	d001      	beq.n	800660e <cli_is_time0_call+0xd2>
 800660a:	2300      	movs	r3, #0
 800660c:	e028      	b.n	8006660 <cli_is_time0_call+0x124>
    p++;
 800660e:	69fb      	ldr	r3, [r7, #28]
 8006610:	3301      	adds	r3, #1
 8006612:	61fb      	str	r3, [r7, #28]
    while (*p == ' ' || *p == '\t') p++;
 8006614:	e002      	b.n	800661c <cli_is_time0_call+0xe0>
 8006616:	69fb      	ldr	r3, [r7, #28]
 8006618:	3301      	adds	r3, #1
 800661a:	61fb      	str	r3, [r7, #28]
 800661c:	69fb      	ldr	r3, [r7, #28]
 800661e:	781b      	ldrb	r3, [r3, #0]
 8006620:	2b20      	cmp	r3, #32
 8006622:	d0f8      	beq.n	8006616 <cli_is_time0_call+0xda>
 8006624:	69fb      	ldr	r3, [r7, #28]
 8006626:	781b      	ldrb	r3, [r3, #0]
 8006628:	2b09      	cmp	r3, #9
 800662a:	d0f4      	beq.n	8006616 <cli_is_time0_call+0xda>
    if (*p != ')') return false;
 800662c:	69fb      	ldr	r3, [r7, #28]
 800662e:	781b      	ldrb	r3, [r3, #0]
 8006630:	2b29      	cmp	r3, #41	@ 0x29
 8006632:	d001      	beq.n	8006638 <cli_is_time0_call+0xfc>
 8006634:	2300      	movs	r3, #0
 8006636:	e013      	b.n	8006660 <cli_is_time0_call+0x124>
    p++;
 8006638:	69fb      	ldr	r3, [r7, #28]
 800663a:	3301      	adds	r3, #1
 800663c:	61fb      	str	r3, [r7, #28]
    while (*p == ' ' || *p == '\t') p++;
 800663e:	e002      	b.n	8006646 <cli_is_time0_call+0x10a>
 8006640:	69fb      	ldr	r3, [r7, #28]
 8006642:	3301      	adds	r3, #1
 8006644:	61fb      	str	r3, [r7, #28]
 8006646:	69fb      	ldr	r3, [r7, #28]
 8006648:	781b      	ldrb	r3, [r3, #0]
 800664a:	2b20      	cmp	r3, #32
 800664c:	d0f8      	beq.n	8006640 <cli_is_time0_call+0x104>
 800664e:	69fb      	ldr	r3, [r7, #28]
 8006650:	781b      	ldrb	r3, [r3, #0]
 8006652:	2b09      	cmp	r3, #9
 8006654:	d0f4      	beq.n	8006640 <cli_is_time0_call+0x104>
    return (*p == 0);
 8006656:	69fb      	ldr	r3, [r7, #28]
 8006658:	781b      	ldrb	r3, [r3, #0]
 800665a:	425a      	negs	r2, r3
 800665c:	4153      	adcs	r3, r2
 800665e:	b2db      	uxtb	r3, r3
}
 8006660:	0018      	movs	r0, r3
 8006662:	46bd      	mov	sp, r7
 8006664:	b008      	add	sp, #32
 8006666:	bd80      	pop	{r7, pc}
 8006668:	0802b264 	.word	0x0802b264
 800666c:	08029598 	.word	0x08029598

08006670 <cli_is_call0>:

static bool cli_is_call0(const char *line, const char *fname)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b088      	sub	sp, #32
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
 8006678:	6039      	str	r1, [r7, #0]
    const char *p = line;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	61fb      	str	r3, [r7, #28]
    while (*p == ' ' || *p == '\t') p++;
 800667e:	e002      	b.n	8006686 <cli_is_call0+0x16>
 8006680:	69fb      	ldr	r3, [r7, #28]
 8006682:	3301      	adds	r3, #1
 8006684:	61fb      	str	r3, [r7, #28]
 8006686:	69fb      	ldr	r3, [r7, #28]
 8006688:	781b      	ldrb	r3, [r3, #0]
 800668a:	2b20      	cmp	r3, #32
 800668c:	d0f8      	beq.n	8006680 <cli_is_call0+0x10>
 800668e:	69fb      	ldr	r3, [r7, #28]
 8006690:	781b      	ldrb	r3, [r3, #0]
 8006692:	2b09      	cmp	r3, #9
 8006694:	d0f4      	beq.n	8006680 <cli_is_call0+0x10>
    if (!isalpha((unsigned char)*p) && *p != '_') return false;
 8006696:	69fb      	ldr	r3, [r7, #28]
 8006698:	781b      	ldrb	r3, [r3, #0]
 800669a:	1c5a      	adds	r2, r3, #1
 800669c:	4b40      	ldr	r3, [pc, #256]	@ (80067a0 <cli_is_call0+0x130>)
 800669e:	18d3      	adds	r3, r2, r3
 80066a0:	781b      	ldrb	r3, [r3, #0]
 80066a2:	001a      	movs	r2, r3
 80066a4:	2303      	movs	r3, #3
 80066a6:	4013      	ands	r3, r2
 80066a8:	d105      	bne.n	80066b6 <cli_is_call0+0x46>
 80066aa:	69fb      	ldr	r3, [r7, #28]
 80066ac:	781b      	ldrb	r3, [r3, #0]
 80066ae:	2b5f      	cmp	r3, #95	@ 0x5f
 80066b0:	d001      	beq.n	80066b6 <cli_is_call0+0x46>
 80066b2:	2300      	movs	r3, #0
 80066b4:	e06f      	b.n	8006796 <cli_is_call0+0x126>
    char name[16];
    uint8_t i = 0;
 80066b6:	231b      	movs	r3, #27
 80066b8:	18fb      	adds	r3, r7, r3
 80066ba:	2200      	movs	r2, #0
 80066bc:	701a      	strb	r2, [r3, #0]
    while ((*p == '_' || isalnum((unsigned char)*p)) && i < (sizeof(name) - 1))
 80066be:	e00c      	b.n	80066da <cli_is_call0+0x6a>
        name[i++] = *p++;
 80066c0:	69fb      	ldr	r3, [r7, #28]
 80066c2:	1c5a      	adds	r2, r3, #1
 80066c4:	61fa      	str	r2, [r7, #28]
 80066c6:	211b      	movs	r1, #27
 80066c8:	187a      	adds	r2, r7, r1
 80066ca:	7812      	ldrb	r2, [r2, #0]
 80066cc:	1879      	adds	r1, r7, r1
 80066ce:	1c50      	adds	r0, r2, #1
 80066d0:	7008      	strb	r0, [r1, #0]
 80066d2:	7819      	ldrb	r1, [r3, #0]
 80066d4:	2308      	movs	r3, #8
 80066d6:	18fb      	adds	r3, r7, r3
 80066d8:	5499      	strb	r1, [r3, r2]
    while ((*p == '_' || isalnum((unsigned char)*p)) && i < (sizeof(name) - 1))
 80066da:	69fb      	ldr	r3, [r7, #28]
 80066dc:	781b      	ldrb	r3, [r3, #0]
 80066de:	2b5f      	cmp	r3, #95	@ 0x5f
 80066e0:	d009      	beq.n	80066f6 <cli_is_call0+0x86>
 80066e2:	69fb      	ldr	r3, [r7, #28]
 80066e4:	781b      	ldrb	r3, [r3, #0]
 80066e6:	1c5a      	adds	r2, r3, #1
 80066e8:	4b2d      	ldr	r3, [pc, #180]	@ (80067a0 <cli_is_call0+0x130>)
 80066ea:	18d3      	adds	r3, r2, r3
 80066ec:	781b      	ldrb	r3, [r3, #0]
 80066ee:	001a      	movs	r2, r3
 80066f0:	2307      	movs	r3, #7
 80066f2:	4013      	ands	r3, r2
 80066f4:	d004      	beq.n	8006700 <cli_is_call0+0x90>
 80066f6:	231b      	movs	r3, #27
 80066f8:	18fb      	adds	r3, r7, r3
 80066fa:	781b      	ldrb	r3, [r3, #0]
 80066fc:	2b0e      	cmp	r3, #14
 80066fe:	d9df      	bls.n	80066c0 <cli_is_call0+0x50>
    name[i] = 0;
 8006700:	231b      	movs	r3, #27
 8006702:	18fb      	adds	r3, r7, r3
 8006704:	781b      	ldrb	r3, [r3, #0]
 8006706:	2008      	movs	r0, #8
 8006708:	183a      	adds	r2, r7, r0
 800670a:	2100      	movs	r1, #0
 800670c:	54d1      	strb	r1, [r2, r3]
    if (cli_stricmp(name, fname) != 0) return false;
 800670e:	683a      	ldr	r2, [r7, #0]
 8006710:	183b      	adds	r3, r7, r0
 8006712:	0011      	movs	r1, r2
 8006714:	0018      	movs	r0, r3
 8006716:	f7ff feb1 	bl	800647c <cli_stricmp>
 800671a:	1e03      	subs	r3, r0, #0
 800671c:	d004      	beq.n	8006728 <cli_is_call0+0xb8>
 800671e:	2300      	movs	r3, #0
 8006720:	e039      	b.n	8006796 <cli_is_call0+0x126>
    while (*p == ' ' || *p == '\t') p++;
 8006722:	69fb      	ldr	r3, [r7, #28]
 8006724:	3301      	adds	r3, #1
 8006726:	61fb      	str	r3, [r7, #28]
 8006728:	69fb      	ldr	r3, [r7, #28]
 800672a:	781b      	ldrb	r3, [r3, #0]
 800672c:	2b20      	cmp	r3, #32
 800672e:	d0f8      	beq.n	8006722 <cli_is_call0+0xb2>
 8006730:	69fb      	ldr	r3, [r7, #28]
 8006732:	781b      	ldrb	r3, [r3, #0]
 8006734:	2b09      	cmp	r3, #9
 8006736:	d0f4      	beq.n	8006722 <cli_is_call0+0xb2>
    if (*p != '(') return false;
 8006738:	69fb      	ldr	r3, [r7, #28]
 800673a:	781b      	ldrb	r3, [r3, #0]
 800673c:	2b28      	cmp	r3, #40	@ 0x28
 800673e:	d001      	beq.n	8006744 <cli_is_call0+0xd4>
 8006740:	2300      	movs	r3, #0
 8006742:	e028      	b.n	8006796 <cli_is_call0+0x126>
    p++;
 8006744:	69fb      	ldr	r3, [r7, #28]
 8006746:	3301      	adds	r3, #1
 8006748:	61fb      	str	r3, [r7, #28]
    while (*p == ' ' || *p == '\t') p++;
 800674a:	e002      	b.n	8006752 <cli_is_call0+0xe2>
 800674c:	69fb      	ldr	r3, [r7, #28]
 800674e:	3301      	adds	r3, #1
 8006750:	61fb      	str	r3, [r7, #28]
 8006752:	69fb      	ldr	r3, [r7, #28]
 8006754:	781b      	ldrb	r3, [r3, #0]
 8006756:	2b20      	cmp	r3, #32
 8006758:	d0f8      	beq.n	800674c <cli_is_call0+0xdc>
 800675a:	69fb      	ldr	r3, [r7, #28]
 800675c:	781b      	ldrb	r3, [r3, #0]
 800675e:	2b09      	cmp	r3, #9
 8006760:	d0f4      	beq.n	800674c <cli_is_call0+0xdc>
    if (*p != ')') return false;
 8006762:	69fb      	ldr	r3, [r7, #28]
 8006764:	781b      	ldrb	r3, [r3, #0]
 8006766:	2b29      	cmp	r3, #41	@ 0x29
 8006768:	d001      	beq.n	800676e <cli_is_call0+0xfe>
 800676a:	2300      	movs	r3, #0
 800676c:	e013      	b.n	8006796 <cli_is_call0+0x126>
    p++;
 800676e:	69fb      	ldr	r3, [r7, #28]
 8006770:	3301      	adds	r3, #1
 8006772:	61fb      	str	r3, [r7, #28]
    while (*p == ' ' || *p == '\t') p++;
 8006774:	e002      	b.n	800677c <cli_is_call0+0x10c>
 8006776:	69fb      	ldr	r3, [r7, #28]
 8006778:	3301      	adds	r3, #1
 800677a:	61fb      	str	r3, [r7, #28]
 800677c:	69fb      	ldr	r3, [r7, #28]
 800677e:	781b      	ldrb	r3, [r3, #0]
 8006780:	2b20      	cmp	r3, #32
 8006782:	d0f8      	beq.n	8006776 <cli_is_call0+0x106>
 8006784:	69fb      	ldr	r3, [r7, #28]
 8006786:	781b      	ldrb	r3, [r3, #0]
 8006788:	2b09      	cmp	r3, #9
 800678a:	d0f4      	beq.n	8006776 <cli_is_call0+0x106>
    return (*p == 0);
 800678c:	69fb      	ldr	r3, [r7, #28]
 800678e:	781b      	ldrb	r3, [r3, #0]
 8006790:	425a      	negs	r2, r3
 8006792:	4153      	adcs	r3, r2
 8006794:	b2db      	uxtb	r3, r3
}
 8006796:	0018      	movs	r0, r3
 8006798:	46bd      	mov	sp, r7
 800679a:	b008      	add	sp, #32
 800679c:	bd80      	pop	{r7, pc}
 800679e:	46c0      	nop			@ (mov r8, r8)
 80067a0:	0802b264 	.word	0x0802b264

080067a4 <cli_print_time_ymdhm>:

static void cli_print_time_ymdhm(void)
{
 80067a4:	b5b0      	push	{r4, r5, r7, lr}
 80067a6:	b090      	sub	sp, #64	@ 0x40
 80067a8:	af04      	add	r7, sp, #16
    char dt[RTC_DATETIME_STRING_SIZE];
    if (RTC_ReadClock(dt) != HAL_OK)
 80067aa:	2318      	movs	r3, #24
 80067ac:	18fb      	adds	r3, r7, r3
 80067ae:	0018      	movs	r0, r3
 80067b0:	f00a f80a 	bl	80107c8 <RTC_ReadClock>
 80067b4:	1e03      	subs	r3, r0, #0
 80067b6:	d004      	beq.n	80067c2 <cli_print_time_ymdhm+0x1e>
    {
        cdc_write_str("ERR time\r\n");
 80067b8:	4b1d      	ldr	r3, [pc, #116]	@ (8006830 <cli_print_time_ymdhm+0x8c>)
 80067ba:	0018      	movs	r0, r3
 80067bc:	f000 f8d2 	bl	8006964 <cdc_write_str>
        return;
 80067c0:	e033      	b.n	800682a <cli_print_time_ymdhm+0x86>
    }
    int hh=0,mm=0,ss=0,yy=0,mo=0,dd=0;
 80067c2:	2300      	movs	r3, #0
 80067c4:	617b      	str	r3, [r7, #20]
 80067c6:	2300      	movs	r3, #0
 80067c8:	613b      	str	r3, [r7, #16]
 80067ca:	2300      	movs	r3, #0
 80067cc:	60fb      	str	r3, [r7, #12]
 80067ce:	2300      	movs	r3, #0
 80067d0:	60bb      	str	r3, [r7, #8]
 80067d2:	2300      	movs	r3, #0
 80067d4:	607b      	str	r3, [r7, #4]
 80067d6:	2300      	movs	r3, #0
 80067d8:	603b      	str	r3, [r7, #0]
    if (sscanf(dt, "%02d:%02d:%02d_%02d.%02d.%02d", &hh,&mm,&ss,&yy,&mo,&dd) != 6)
 80067da:	2310      	movs	r3, #16
 80067dc:	18fc      	adds	r4, r7, r3
 80067de:	2314      	movs	r3, #20
 80067e0:	18fa      	adds	r2, r7, r3
 80067e2:	4914      	ldr	r1, [pc, #80]	@ (8006834 <cli_print_time_ymdhm+0x90>)
 80067e4:	2318      	movs	r3, #24
 80067e6:	18f8      	adds	r0, r7, r3
 80067e8:	003b      	movs	r3, r7
 80067ea:	9303      	str	r3, [sp, #12]
 80067ec:	1d3b      	adds	r3, r7, #4
 80067ee:	9302      	str	r3, [sp, #8]
 80067f0:	2308      	movs	r3, #8
 80067f2:	18fb      	adds	r3, r7, r3
 80067f4:	9301      	str	r3, [sp, #4]
 80067f6:	230c      	movs	r3, #12
 80067f8:	18fb      	adds	r3, r7, r3
 80067fa:	9300      	str	r3, [sp, #0]
 80067fc:	0023      	movs	r3, r4
 80067fe:	f01e f8b3 	bl	8024968 <siscanf>
 8006802:	0003      	movs	r3, r0
 8006804:	2b06      	cmp	r3, #6
 8006806:	d004      	beq.n	8006812 <cli_print_time_ymdhm+0x6e>
    {
        cdc_write_str("ERR time\r\n");
 8006808:	4b09      	ldr	r3, [pc, #36]	@ (8006830 <cli_print_time_ymdhm+0x8c>)
 800680a:	0018      	movs	r0, r3
 800680c:	f000 f8aa 	bl	8006964 <cdc_write_str>
        return;
 8006810:	e00b      	b.n	800682a <cli_print_time_ymdhm+0x86>
    }
    cdc_writef("%02d,%02d,%02d,%02d,%02d\r\n", yy, mo, dd, hh, mm);
 8006812:	68b9      	ldr	r1, [r7, #8]
 8006814:	687c      	ldr	r4, [r7, #4]
 8006816:	683d      	ldr	r5, [r7, #0]
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	693a      	ldr	r2, [r7, #16]
 800681c:	4806      	ldr	r0, [pc, #24]	@ (8006838 <cli_print_time_ymdhm+0x94>)
 800681e:	9201      	str	r2, [sp, #4]
 8006820:	9300      	str	r3, [sp, #0]
 8006822:	002b      	movs	r3, r5
 8006824:	0022      	movs	r2, r4
 8006826:	f000 f8b6 	bl	8006996 <cdc_writef>
}
 800682a:	46bd      	mov	sp, r7
 800682c:	b00c      	add	sp, #48	@ 0x30
 800682e:	bdb0      	pop	{r4, r5, r7, pc}
 8006830:	080295a0 	.word	0x080295a0
 8006834:	080295ac 	.word	0x080295ac
 8006838:	080295cc 	.word	0x080295cc

0800683c <battery_percent_from_v>:

static float battery_percent_from_v(float vbat)
{
 800683c:	b590      	push	{r4, r7, lr}
 800683e:	b085      	sub	sp, #20
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
    /* Simple linear estimate: 3.0V=0%, 4.2V=100%. */
    const float v0 = 3.0f;
 8006844:	4b16      	ldr	r3, [pc, #88]	@ (80068a0 <battery_percent_from_v+0x64>)
 8006846:	60fb      	str	r3, [r7, #12]
    const float v1 = 4.2f;
 8006848:	4b16      	ldr	r3, [pc, #88]	@ (80068a4 <battery_percent_from_v+0x68>)
 800684a:	60bb      	str	r3, [r7, #8]
    if (vbat <= v0) return 0.0f;
 800684c:	68f9      	ldr	r1, [r7, #12]
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f7f9 fe50 	bl	80004f4 <__aeabi_fcmple>
 8006854:	1e03      	subs	r3, r0, #0
 8006856:	d001      	beq.n	800685c <battery_percent_from_v+0x20>
 8006858:	2300      	movs	r3, #0
 800685a:	e01c      	b.n	8006896 <battery_percent_from_v+0x5a>
    if (vbat >= v1) return 100.0f;
 800685c:	68b9      	ldr	r1, [r7, #8]
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f7f9 fe5c 	bl	800051c <__aeabi_fcmpge>
 8006864:	1e03      	subs	r3, r0, #0
 8006866:	d001      	beq.n	800686c <battery_percent_from_v+0x30>
 8006868:	4b0f      	ldr	r3, [pc, #60]	@ (80068a8 <battery_percent_from_v+0x6c>)
 800686a:	e014      	b.n	8006896 <battery_percent_from_v+0x5a>
    return (vbat - v0) * 100.0f / (v1 - v0);
 800686c:	68f9      	ldr	r1, [r7, #12]
 800686e:	6878      	ldr	r0, [r7, #4]
 8006870:	f7fa fdac 	bl	80013cc <__aeabi_fsub>
 8006874:	1c03      	adds	r3, r0, #0
 8006876:	490c      	ldr	r1, [pc, #48]	@ (80068a8 <battery_percent_from_v+0x6c>)
 8006878:	1c18      	adds	r0, r3, #0
 800687a:	f7fa fc4d 	bl	8001118 <__aeabi_fmul>
 800687e:	1c03      	adds	r3, r0, #0
 8006880:	1c1c      	adds	r4, r3, #0
 8006882:	68f9      	ldr	r1, [r7, #12]
 8006884:	68b8      	ldr	r0, [r7, #8]
 8006886:	f7fa fda1 	bl	80013cc <__aeabi_fsub>
 800688a:	1c03      	adds	r3, r0, #0
 800688c:	1c19      	adds	r1, r3, #0
 800688e:	1c20      	adds	r0, r4, #0
 8006890:	f7fa fa74 	bl	8000d7c <__aeabi_fdiv>
 8006894:	1c03      	adds	r3, r0, #0
}
 8006896:	1c18      	adds	r0, r3, #0
 8006898:	46bd      	mov	sp, r7
 800689a:	b005      	add	sp, #20
 800689c:	bd90      	pop	{r4, r7, pc}
 800689e:	46c0      	nop			@ (mov r8, r8)
 80068a0:	40400000 	.word	0x40400000
 80068a4:	40866666 	.word	0x40866666
 80068a8:	42c80000 	.word	0x42c80000

080068ac <charger_state_str>:

static const char *charger_state_str(uint8_t st)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b082      	sub	sp, #8
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	0002      	movs	r2, r0
 80068b4:	1dfb      	adds	r3, r7, #7
 80068b6:	701a      	strb	r2, [r3, #0]
    switch (st)
 80068b8:	1dfb      	adds	r3, r7, #7
 80068ba:	781b      	ldrb	r3, [r3, #0]
 80068bc:	2b03      	cmp	r3, #3
 80068be:	d009      	beq.n	80068d4 <charger_state_str+0x28>
 80068c0:	dc0a      	bgt.n	80068d8 <charger_state_str+0x2c>
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	d002      	beq.n	80068cc <charger_state_str+0x20>
 80068c6:	2b02      	cmp	r3, #2
 80068c8:	d002      	beq.n	80068d0 <charger_state_str+0x24>
 80068ca:	e005      	b.n	80068d8 <charger_state_str+0x2c>
    {
        case 1: return "charging";
 80068cc:	4b05      	ldr	r3, [pc, #20]	@ (80068e4 <charger_state_str+0x38>)
 80068ce:	e004      	b.n	80068da <charger_state_str+0x2e>
        case 2: return "charged";
 80068d0:	4b05      	ldr	r3, [pc, #20]	@ (80068e8 <charger_state_str+0x3c>)
 80068d2:	e002      	b.n	80068da <charger_state_str+0x2e>
        case 3: return "error";
 80068d4:	4b05      	ldr	r3, [pc, #20]	@ (80068ec <charger_state_str+0x40>)
 80068d6:	e000      	b.n	80068da <charger_state_str+0x2e>
        default: return "unknown";
 80068d8:	4b05      	ldr	r3, [pc, #20]	@ (80068f0 <charger_state_str+0x44>)
    }
}
 80068da:	0018      	movs	r0, r3
 80068dc:	46bd      	mov	sp, r7
 80068de:	b002      	add	sp, #8
 80068e0:	bd80      	pop	{r7, pc}
 80068e2:	46c0      	nop			@ (mov r8, r8)
 80068e4:	080295e8 	.word	0x080295e8
 80068e8:	080295f4 	.word	0x080295f4
 80068ec:	080295fc 	.word	0x080295fc
 80068f0:	08029604 	.word	0x08029604

080068f4 <dbg_led_blink>:

static void dbg_led_blink(uint8_t times)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b086      	sub	sp, #24
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	0002      	movs	r2, r0
 80068fc:	1dfb      	adds	r3, r7, #7
 80068fe:	701a      	strb	r2, [r3, #0]
    /*
     * Visible error blink on HW: must be >= 100ms.
     * Keep it short so it doesn't disturb USB/CLI responsiveness too much.
     */
    const uint32_t on_ms  = 120;
 8006900:	2378      	movs	r3, #120	@ 0x78
 8006902:	613b      	str	r3, [r7, #16]
    const uint32_t off_ms = 120;
 8006904:	2378      	movs	r3, #120	@ 0x78
 8006906:	60fb      	str	r3, [r7, #12]

    if (times > 2) times = 2;
 8006908:	1dfb      	adds	r3, r7, #7
 800690a:	781b      	ldrb	r3, [r3, #0]
 800690c:	2b02      	cmp	r3, #2
 800690e:	d902      	bls.n	8006916 <dbg_led_blink+0x22>
 8006910:	1dfb      	adds	r3, r7, #7
 8006912:	2202      	movs	r2, #2
 8006914:	701a      	strb	r2, [r3, #0]
    if (times == 0) return;
 8006916:	1dfb      	adds	r3, r7, #7
 8006918:	781b      	ldrb	r3, [r3, #0]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d01e      	beq.n	800695c <dbg_led_blink+0x68>

    for (uint8_t i = 0; i < times; i++)
 800691e:	2317      	movs	r3, #23
 8006920:	18fb      	adds	r3, r7, r3
 8006922:	2200      	movs	r2, #0
 8006924:	701a      	strb	r2, [r3, #0]
 8006926:	e011      	b.n	800694c <dbg_led_blink+0x58>
    {
        IND_LED_On();
 8006928:	f7fe ffe0 	bl	80058ec <IND_LED_On>
        HAL_Delay(on_ms);
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	0018      	movs	r0, r3
 8006930:	f00a fb66 	bl	8011000 <HAL_Delay>
        IND_LED_Off();
 8006934:	f7fe ffe7 	bl	8005906 <IND_LED_Off>
        HAL_Delay(off_ms);
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	0018      	movs	r0, r3
 800693c:	f00a fb60 	bl	8011000 <HAL_Delay>
    for (uint8_t i = 0; i < times; i++)
 8006940:	2117      	movs	r1, #23
 8006942:	187b      	adds	r3, r7, r1
 8006944:	781a      	ldrb	r2, [r3, #0]
 8006946:	187b      	adds	r3, r7, r1
 8006948:	3201      	adds	r2, #1
 800694a:	701a      	strb	r2, [r3, #0]
 800694c:	2317      	movs	r3, #23
 800694e:	18fa      	adds	r2, r7, r3
 8006950:	1dfb      	adds	r3, r7, #7
 8006952:	7812      	ldrb	r2, [r2, #0]
 8006954:	781b      	ldrb	r3, [r3, #0]
 8006956:	429a      	cmp	r2, r3
 8006958:	d3e6      	bcc.n	8006928 <dbg_led_blink+0x34>
 800695a:	e000      	b.n	800695e <dbg_led_blink+0x6a>
    if (times == 0) return;
 800695c:	46c0      	nop			@ (mov r8, r8)
    }
}
 800695e:	46bd      	mov	sp, r7
 8006960:	b006      	add	sp, #24
 8006962:	bd80      	pop	{r7, pc}

08006964 <cdc_write_str>:

void cdc_write_str(const char *s)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b084      	sub	sp, #16
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d00d      	beq.n	800698e <cdc_write_str+0x2a>
    uint32_t sent = 0;
 8006972:	2300      	movs	r3, #0
 8006974:	60fb      	str	r3, [r7, #12]

    /* Non-blocking: if TX not ready (return=2) or not connected, just drop. */
    (void)USBD_CDC_ACM_Transmit((uint8_t*)s, (uint32_t)strlen(s), &sent);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	0018      	movs	r0, r3
 800697a:	f7f9 fbcf 	bl	800011c <strlen>
 800697e:	0001      	movs	r1, r0
 8006980:	230c      	movs	r3, #12
 8006982:	18fa      	adds	r2, r7, r3
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	0018      	movs	r0, r3
 8006988:	f01c f8e2 	bl	8022b50 <USBD_CDC_ACM_Transmit>
 800698c:	e000      	b.n	8006990 <cdc_write_str+0x2c>
    if (s == NULL) return;
 800698e:	46c0      	nop			@ (mov r8, r8)
}
 8006990:	46bd      	mov	sp, r7
 8006992:	b004      	add	sp, #16
 8006994:	bd80      	pop	{r7, pc}

08006996 <cdc_writef>:

static void cdc_writef(const char *fmt, ...)
{
 8006996:	b40f      	push	{r0, r1, r2, r3}
 8006998:	b590      	push	{r4, r7, lr}
 800699a:	b0b5      	sub	sp, #212	@ 0xd4
 800699c:	af00      	add	r7, sp, #0
    char buf[200];
    va_list ap;
    va_start(ap, fmt);
 800699e:	23dc      	movs	r3, #220	@ 0xdc
 80069a0:	2108      	movs	r1, #8
 80069a2:	185b      	adds	r3, r3, r1
 80069a4:	19db      	adds	r3, r3, r7
 80069a6:	607b      	str	r3, [r7, #4]
    vsnprintf(buf, sizeof(buf), fmt, ap);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	22d8      	movs	r2, #216	@ 0xd8
 80069ac:	1852      	adds	r2, r2, r1
 80069ae:	19d2      	adds	r2, r2, r7
 80069b0:	6812      	ldr	r2, [r2, #0]
 80069b2:	2408      	movs	r4, #8
 80069b4:	1938      	adds	r0, r7, r4
 80069b6:	21c8      	movs	r1, #200	@ 0xc8
 80069b8:	f01e f87c 	bl	8024ab4 <vsniprintf>
    va_end(ap);
    cdc_write_str(buf);
 80069bc:	193b      	adds	r3, r7, r4
 80069be:	0018      	movs	r0, r3
 80069c0:	f7ff ffd0 	bl	8006964 <cdc_write_str>
}
 80069c4:	46c0      	nop			@ (mov r8, r8)
 80069c6:	46bd      	mov	sp, r7
 80069c8:	b035      	add	sp, #212	@ 0xd4
 80069ca:	bc90      	pop	{r4, r7}
 80069cc:	bc08      	pop	{r3}
 80069ce:	b004      	add	sp, #16
 80069d0:	4718      	bx	r3

080069d2 <cdc_echo_char>:

static void cdc_echo_char(char c)
{
 80069d2:	b580      	push	{r7, lr}
 80069d4:	b084      	sub	sp, #16
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	0002      	movs	r2, r0
 80069da:	1dfb      	adds	r3, r7, #7
 80069dc:	701a      	strb	r2, [r3, #0]
    uint32_t sent = 0;
 80069de:	2300      	movs	r3, #0
 80069e0:	60fb      	str	r3, [r7, #12]
    (void)USBD_CDC_ACM_Transmit((uint8_t*)&c, 1, &sent);
 80069e2:	230c      	movs	r3, #12
 80069e4:	18fa      	adds	r2, r7, r3
 80069e6:	1dfb      	adds	r3, r7, #7
 80069e8:	2101      	movs	r1, #1
 80069ea:	0018      	movs	r0, r3
 80069ec:	f01c f8b0 	bl	8022b50 <USBD_CDC_ACM_Transmit>
}
 80069f0:	46c0      	nop			@ (mov r8, r8)
 80069f2:	46bd      	mov	sp, r7
 80069f4:	b004      	add	sp, #16
 80069f6:	bd80      	pop	{r7, pc}

080069f8 <cdc_prompt>:

static void cdc_prompt(void)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	af00      	add	r7, sp, #0
    cdc_write_str("> ");
 80069fc:	4b03      	ldr	r3, [pc, #12]	@ (8006a0c <cdc_prompt+0x14>)
 80069fe:	0018      	movs	r0, r3
 8006a00:	f7ff ffb0 	bl	8006964 <cdc_write_str>
}
 8006a04:	46c0      	nop			@ (mov r8, r8)
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}
 8006a0a:	46c0      	nop			@ (mov r8, r8)
 8006a0c:	0802960c 	.word	0x0802960c

08006a10 <USB_CLI_NotifyDetach>:
/* Pascal interpreter mode */
static uint8_t s_pascal_mode = 0;
static uint8_t s_usb_connected = 0;

void USB_CLI_NotifyDetach(void)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	af00      	add	r7, sp, #0
    s_usb_connected = 0;
 8006a14:	4b07      	ldr	r3, [pc, #28]	@ (8006a34 <USB_CLI_NotifyDetach+0x24>)
 8006a16:	2200      	movs	r2, #0
 8006a18:	701a      	strb	r2, [r3, #0]
    if (s_pascal_mode)
 8006a1a:	4b07      	ldr	r3, [pc, #28]	@ (8006a38 <USB_CLI_NotifyDetach+0x28>)
 8006a1c:	781b      	ldrb	r3, [r3, #0]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d004      	beq.n	8006a2c <USB_CLI_NotifyDetach+0x1c>
    {
        s_pascal_mode = 0;
 8006a22:	4b05      	ldr	r3, [pc, #20]	@ (8006a38 <USB_CLI_NotifyDetach+0x28>)
 8006a24:	2200      	movs	r2, #0
 8006a26:	701a      	strb	r2, [r3, #0]
        mp_stop_session();
 8006a28:	f006 f830 	bl	800ca8c <mp_stop_session>
    }
}
 8006a2c:	46c0      	nop			@ (mov r8, r8)
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bd80      	pop	{r7, pc}
 8006a32:	46c0      	nop			@ (mov r8, r8)
 8006a34:	20000929 	.word	0x20000929
 8006a38:	20000928 	.word	0x20000928

08006a3c <print_help>:

static void print_help(void)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	af00      	add	r7, sp, #0
    cdc_write_str(
 8006a40:	4b03      	ldr	r3, [pc, #12]	@ (8006a50 <print_help+0x14>)
 8006a42:	0018      	movs	r0, r3
 8006a44:	f7ff ff8e 	bl	8006964 <cdc_write_str>
        "  CHGRST()     -> reset charger\r\n"
        "\r\n"
        "NOTES:\r\n"
        "  Use parentheses and commas in calls.\r\n"
        "\r\n");
}
 8006a48:	46c0      	nop			@ (mov r8, r8)
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bd80      	pop	{r7, pc}
 8006a4e:	46c0      	nop			@ (mov r8, r8)
 8006a50:	08029610 	.word	0x08029610

08006a54 <handle_line>:




static void handle_line(char *line)
{
 8006a54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a56:	b0a1      	sub	sp, #132	@ 0x84
 8006a58:	af04      	add	r7, sp, #16
 8006a5a:	6078      	str	r0, [r7, #4]
    while (*line == ' ' || *line == '\t') line++;
 8006a5c:	e002      	b.n	8006a64 <handle_line+0x10>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	3301      	adds	r3, #1
 8006a62:	607b      	str	r3, [r7, #4]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	781b      	ldrb	r3, [r3, #0]
 8006a68:	2b20      	cmp	r3, #32
 8006a6a:	d0f8      	beq.n	8006a5e <handle_line+0xa>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	781b      	ldrb	r3, [r3, #0]
 8006a70:	2b09      	cmp	r3, #9
 8006a72:	d0f4      	beq.n	8006a5e <handle_line+0xa>
    if (*line == '\0') return;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	781b      	ldrb	r3, [r3, #0]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d100      	bne.n	8006a7e <handle_line+0x2a>
 8006a7c:	e0e0      	b.n	8006c40 <handle_line+0x1ec>

    /* normalize CRLF */
    size_t n = strlen(line);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	0018      	movs	r0, r3
 8006a82:	f7f9 fb4b 	bl	800011c <strlen>
 8006a86:	0003      	movs	r3, r0
 8006a88:	66fb      	str	r3, [r7, #108]	@ 0x6c
    while (n && (line[n-1] == '\r' || line[n-1] == '\n'))
 8006a8a:	e007      	b.n	8006a9c <handle_line+0x48>
        line[--n] = '\0';
 8006a8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a8e:	3b01      	subs	r3, #1
 8006a90:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006a92:	687a      	ldr	r2, [r7, #4]
 8006a94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a96:	18d3      	adds	r3, r2, r3
 8006a98:	2200      	movs	r2, #0
 8006a9a:	701a      	strb	r2, [r3, #0]
    while (n && (line[n-1] == '\r' || line[n-1] == '\n'))
 8006a9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d00d      	beq.n	8006abe <handle_line+0x6a>
 8006aa2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006aa4:	3b01      	subs	r3, #1
 8006aa6:	687a      	ldr	r2, [r7, #4]
 8006aa8:	18d3      	adds	r3, r2, r3
 8006aaa:	781b      	ldrb	r3, [r3, #0]
 8006aac:	2b0d      	cmp	r3, #13
 8006aae:	d0ed      	beq.n	8006a8c <handle_line+0x38>
 8006ab0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ab2:	3b01      	subs	r3, #1
 8006ab4:	687a      	ldr	r2, [r7, #4]
 8006ab6:	18d3      	adds	r3, r2, r3
 8006ab8:	781b      	ldrb	r3, [r3, #0]
 8006aba:	2b0a      	cmp	r3, #10
 8006abc:	d0e6      	beq.n	8006a8c <handle_line+0x38>

    if (strcmp(line, "ledstatus") == 0)
 8006abe:	4a62      	ldr	r2, [pc, #392]	@ (8006c48 <handle_line+0x1f4>)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	0011      	movs	r1, r2
 8006ac4:	0018      	movs	r0, r3
 8006ac6:	f7f9 fb1f 	bl	8000108 <strcmp>
 8006aca:	1e03      	subs	r3, r0, #0
 8006acc:	d10e      	bne.n	8006aec <handle_line+0x98>
    {
        char buf[80];
        led_hw_status(buf, sizeof(buf));
 8006ace:	2408      	movs	r4, #8
 8006ad0:	193b      	adds	r3, r7, r4
 8006ad2:	2150      	movs	r1, #80	@ 0x50
 8006ad4:	0018      	movs	r0, r3
 8006ad6:	f008 ff17 	bl	800f908 <led_hw_status>
        cdc_write_str(buf);
 8006ada:	193b      	adds	r3, r7, r4
 8006adc:	0018      	movs	r0, r3
 8006ade:	f7ff ff41 	bl	8006964 <cdc_write_str>
        cdc_write_str("\r\n");
 8006ae2:	4b5a      	ldr	r3, [pc, #360]	@ (8006c4c <handle_line+0x1f8>)
 8006ae4:	0018      	movs	r0, r3
 8006ae6:	f7ff ff3d 	bl	8006964 <cdc_write_str>
 8006aea:	e0aa      	b.n	8006c42 <handle_line+0x1ee>
        return;
    }

    if (strcmp(line, "help") == 0)
 8006aec:	4a58      	ldr	r2, [pc, #352]	@ (8006c50 <handle_line+0x1fc>)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	0011      	movs	r1, r2
 8006af2:	0018      	movs	r0, r3
 8006af4:	f7f9 fb08 	bl	8000108 <strcmp>
 8006af8:	1e03      	subs	r3, r0, #0
 8006afa:	d102      	bne.n	8006b02 <handle_line+0xae>
    {
        print_help();
 8006afc:	f7ff ff9e 	bl	8006a3c <print_help>
        return;
 8006b00:	e09f      	b.n	8006c42 <handle_line+0x1ee>
    }

    if (strcmp(line, "ping") == 0)
 8006b02:	4a54      	ldr	r2, [pc, #336]	@ (8006c54 <handle_line+0x200>)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	0011      	movs	r1, r2
 8006b08:	0018      	movs	r0, r3
 8006b0a:	f7f9 fafd 	bl	8000108 <strcmp>
 8006b0e:	1e03      	subs	r3, r0, #0
 8006b10:	d104      	bne.n	8006b1c <handle_line+0xc8>
    {
        cdc_write_str("pong\r\n");
 8006b12:	4b51      	ldr	r3, [pc, #324]	@ (8006c58 <handle_line+0x204>)
 8006b14:	0018      	movs	r0, r3
 8006b16:	f7ff ff25 	bl	8006964 <cdc_write_str>
        return;
 8006b1a:	e092      	b.n	8006c42 <handle_line+0x1ee>
    }

    if (cli_stricmp(line, "micprobe") == 0)
 8006b1c:	4a4f      	ldr	r2, [pc, #316]	@ (8006c5c <handle_line+0x208>)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	0011      	movs	r1, r2
 8006b22:	0018      	movs	r0, r3
 8006b24:	f7ff fcaa 	bl	800647c <cli_stricmp>
 8006b28:	1e03      	subs	r3, r0, #0
 8006b2a:	d102      	bne.n	8006b32 <handle_line+0xde>
    {
        micprobe_run();
 8006b2c:	f7ff f9a6 	bl	8005e7c <micprobe_run>
        return;
 8006b30:	e087      	b.n	8006c42 <handle_line+0x1ee>
    }

    if (strcmp(line, "pascal") == 0 || strcmp(line, "PASCAL") == 0)
 8006b32:	4a4b      	ldr	r2, [pc, #300]	@ (8006c60 <handle_line+0x20c>)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	0011      	movs	r1, r2
 8006b38:	0018      	movs	r0, r3
 8006b3a:	f7f9 fae5 	bl	8000108 <strcmp>
 8006b3e:	1e03      	subs	r3, r0, #0
 8006b40:	d007      	beq.n	8006b52 <handle_line+0xfe>
 8006b42:	4a48      	ldr	r2, [pc, #288]	@ (8006c64 <handle_line+0x210>)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	0011      	movs	r1, r2
 8006b48:	0018      	movs	r0, r3
 8006b4a:	f7f9 fadd 	bl	8000108 <strcmp>
 8006b4e:	1e03      	subs	r3, r0, #0
 8006b50:	d105      	bne.n	8006b5e <handle_line+0x10a>
    {
        s_pascal_mode = 1;
 8006b52:	4b45      	ldr	r3, [pc, #276]	@ (8006c68 <handle_line+0x214>)
 8006b54:	2201      	movs	r2, #1
 8006b56:	701a      	strb	r2, [r3, #0]
        mp_start_session();
 8006b58:	f005 ff7a 	bl	800ca50 <mp_start_session>
        return;
 8006b5c:	e071      	b.n	8006c42 <handle_line+0x1ee>
    }

    if (cli_is_time0_call(line))
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	0018      	movs	r0, r3
 8006b62:	f7ff fceb 	bl	800653c <cli_is_time0_call>
 8006b66:	1e03      	subs	r3, r0, #0
 8006b68:	d002      	beq.n	8006b70 <handle_line+0x11c>
    {
        cli_print_time_ymdhm();
 8006b6a:	f7ff fe1b 	bl	80067a4 <cli_print_time_ymdhm>
        return;
 8006b6e:	e068      	b.n	8006c42 <handle_line+0x1ee>
    }

    if (cli_is_call0(line, "charger"))
 8006b70:	4a3e      	ldr	r2, [pc, #248]	@ (8006c6c <handle_line+0x218>)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	0011      	movs	r1, r2
 8006b76:	0018      	movs	r0, r3
 8006b78:	f7ff fd7a 	bl	8006670 <cli_is_call0>
 8006b7c:	1e03      	subs	r3, r0, #0
 8006b7e:	d029      	beq.n	8006bd4 <handle_line+0x180>
    {
        float vbat = ANALOG_GetBat();
 8006b80:	f008 f862 	bl	800ec48 <ANALOG_GetBat>
 8006b84:	1c03      	adds	r3, r0, #0
 8006b86:	66bb      	str	r3, [r7, #104]	@ 0x68
        float pct = battery_percent_from_v(vbat);
 8006b88:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006b8a:	1c18      	adds	r0, r3, #0
 8006b8c:	f7ff fe56 	bl	800683c <battery_percent_from_v>
 8006b90:	1c03      	adds	r3, r0, #0
 8006b92:	667b      	str	r3, [r7, #100]	@ 0x64
        uint8_t st = CHARGER_GetStatus();
 8006b94:	2663      	movs	r6, #99	@ 0x63
 8006b96:	19bc      	adds	r4, r7, r6
 8006b98:	f008 fe5e 	bl	800f858 <CHARGER_GetStatus>
 8006b9c:	0003      	movs	r3, r0
 8006b9e:	7023      	strb	r3, [r4, #0]
        cdc_writef("BAT=%.1f%% STATE=%s VBAT=%.2fV\r\n", (double)pct, charger_state_str(st), (double)vbat);
 8006ba0:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8006ba2:	f7fc fee3 	bl	800396c <__aeabi_f2d>
 8006ba6:	0004      	movs	r4, r0
 8006ba8:	000d      	movs	r5, r1
 8006baa:	19bb      	adds	r3, r7, r6
 8006bac:	781b      	ldrb	r3, [r3, #0]
 8006bae:	0018      	movs	r0, r3
 8006bb0:	f7ff fe7c 	bl	80068ac <charger_state_str>
 8006bb4:	0006      	movs	r6, r0
 8006bb6:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8006bb8:	f7fc fed8 	bl	800396c <__aeabi_f2d>
 8006bbc:	0002      	movs	r2, r0
 8006bbe:	000b      	movs	r3, r1
 8006bc0:	492b      	ldr	r1, [pc, #172]	@ (8006c70 <handle_line+0x21c>)
 8006bc2:	9202      	str	r2, [sp, #8]
 8006bc4:	9303      	str	r3, [sp, #12]
 8006bc6:	9600      	str	r6, [sp, #0]
 8006bc8:	0022      	movs	r2, r4
 8006bca:	002b      	movs	r3, r5
 8006bcc:	0008      	movs	r0, r1
 8006bce:	f7ff fee2 	bl	8006996 <cdc_writef>
        return;
 8006bd2:	e036      	b.n	8006c42 <handle_line+0x1ee>
    }

    if (cli_is_call0(line, "chgrst"))
 8006bd4:	4a27      	ldr	r2, [pc, #156]	@ (8006c74 <handle_line+0x220>)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	0011      	movs	r1, r2
 8006bda:	0018      	movs	r0, r3
 8006bdc:	f7ff fd48 	bl	8006670 <cli_is_call0>
 8006be0:	1e03      	subs	r3, r0, #0
 8006be2:	d006      	beq.n	8006bf2 <handle_line+0x19e>
    {
        CHARGER_Reset();
 8006be4:	f008 fe74 	bl	800f8d0 <CHARGER_Reset>
        cdc_write_str("OK\r\n");
 8006be8:	4b23      	ldr	r3, [pc, #140]	@ (8006c78 <handle_line+0x224>)
 8006bea:	0018      	movs	r0, r3
 8006bec:	f7ff feba 	bl	8006964 <cdc_write_str>
        return;
 8006bf0:	e027      	b.n	8006c42 <handle_line+0x1ee>
    }

    int32_t ret = 0;
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    bool has_ret = false;
 8006bf6:	245b      	movs	r4, #91	@ 0x5b
 8006bf8:	193b      	adds	r3, r7, r4
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	701a      	strb	r2, [r3, #0]
    if (mp_exec_builtin_line(line, &ret, &has_ret))
 8006bfe:	193a      	adds	r2, r7, r4
 8006c00:	235c      	movs	r3, #92	@ 0x5c
 8006c02:	18f9      	adds	r1, r7, r3
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	0018      	movs	r0, r3
 8006c08:	f000 fbac 	bl	8007364 <mp_exec_builtin_line>
 8006c0c:	1e03      	subs	r3, r0, #0
 8006c0e:	d00f      	beq.n	8006c30 <handle_line+0x1dc>
    {
        if (has_ret)
 8006c10:	193b      	adds	r3, r7, r4
 8006c12:	781b      	ldrb	r3, [r3, #0]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d006      	beq.n	8006c26 <handle_line+0x1d2>
        {
            cdc_writef("%ld\r\n", (long)ret);
 8006c18:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006c1a:	4b18      	ldr	r3, [pc, #96]	@ (8006c7c <handle_line+0x228>)
 8006c1c:	0011      	movs	r1, r2
 8006c1e:	0018      	movs	r0, r3
 8006c20:	f7ff feb9 	bl	8006996 <cdc_writef>
        }
        else
        {
            cdc_write_str("OK\r\n");
        }
        return;
 8006c24:	e00d      	b.n	8006c42 <handle_line+0x1ee>
            cdc_write_str("OK\r\n");
 8006c26:	4b14      	ldr	r3, [pc, #80]	@ (8006c78 <handle_line+0x224>)
 8006c28:	0018      	movs	r0, r3
 8006c2a:	f7ff fe9b 	bl	8006964 <cdc_write_str>
        return;
 8006c2e:	e008      	b.n	8006c42 <handle_line+0x1ee>
    }

    dbg_led_blink(1);
 8006c30:	2001      	movs	r0, #1
 8006c32:	f7ff fe5f 	bl	80068f4 <dbg_led_blink>
    cdc_write_str("ERR unknown, type: help\r\n");
 8006c36:	4b12      	ldr	r3, [pc, #72]	@ (8006c80 <handle_line+0x22c>)
 8006c38:	0018      	movs	r0, r3
 8006c3a:	f7ff fe93 	bl	8006964 <cdc_write_str>
 8006c3e:	e000      	b.n	8006c42 <handle_line+0x1ee>
    if (*line == '\0') return;
 8006c40:	46c0      	nop			@ (mov r8, r8)
}
 8006c42:	46bd      	mov	sp, r7
 8006c44:	b01d      	add	sp, #116	@ 0x74
 8006c46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c48:	08029858 	.word	0x08029858
 8006c4c:	08029404 	.word	0x08029404
 8006c50:	08029864 	.word	0x08029864
 8006c54:	0802986c 	.word	0x0802986c
 8006c58:	08029874 	.word	0x08029874
 8006c5c:	0802987c 	.word	0x0802987c
 8006c60:	08029888 	.word	0x08029888
 8006c64:	08029890 	.word	0x08029890
 8006c68:	20000928 	.word	0x20000928
 8006c6c:	08029898 	.word	0x08029898
 8006c70:	080298a0 	.word	0x080298a0
 8006c74:	080298c4 	.word	0x080298c4
 8006c78:	080298cc 	.word	0x080298cc
 8006c7c:	080298d4 	.word	0x080298d4
 8006c80:	080298dc 	.word	0x080298dc

08006c84 <USB_CLI_Init>:


void USB_CLI_Init(void)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	af00      	add	r7, sp, #0
    s_line_len = 0;
 8006c88:	4b0a      	ldr	r3, [pc, #40]	@ (8006cb4 <USB_CLI_Init+0x30>)
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	601a      	str	r2, [r3, #0]
    memset(s_line, 0, sizeof(s_line));
 8006c8e:	4b0a      	ldr	r3, [pc, #40]	@ (8006cb8 <USB_CLI_Init+0x34>)
 8006c90:	2280      	movs	r2, #128	@ 0x80
 8006c92:	2100      	movs	r1, #0
 8006c94:	0018      	movs	r0, r3
 8006c96:	f01d ff19 	bl	8024acc <memset>
    s_usb_connected = 0;
 8006c9a:	4b08      	ldr	r3, [pc, #32]	@ (8006cbc <USB_CLI_Init+0x38>)
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	701a      	strb	r2, [r3, #0]
    cdc_write_str("USB CLI ready. Type: help\r\n");
 8006ca0:	4b07      	ldr	r3, [pc, #28]	@ (8006cc0 <USB_CLI_Init+0x3c>)
 8006ca2:	0018      	movs	r0, r3
 8006ca4:	f7ff fe5e 	bl	8006964 <cdc_write_str>
    cdc_prompt();
 8006ca8:	f7ff fea6 	bl	80069f8 <cdc_prompt>
}
 8006cac:	46c0      	nop			@ (mov r8, r8)
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}
 8006cb2:	46c0      	nop			@ (mov r8, r8)
 8006cb4:	20000924 	.word	0x20000924
 8006cb8:	200008a4 	.word	0x200008a4
 8006cbc:	20000929 	.word	0x20000929
 8006cc0:	080298f8 	.word	0x080298f8

08006cc4 <USB_CLI_Task>:
{
    return s_usb_connected;
}

void USB_CLI_Task(void)
{
 8006cc4:	b590      	push	{r4, r7, lr}
 8006cc6:	b097      	sub	sp, #92	@ 0x5c
 8006cc8:	af00      	add	r7, sp, #0
    uint8_t rx[USB_CLI_RX_CHUNK];
    uint32_t got = 0;
 8006cca:	2300      	movs	r3, #0
 8006ccc:	603b      	str	r3, [r7, #0]
    /* If Pascal mode is active, run Pascal task and route input there */
    if (s_pascal_mode)
 8006cce:	4b68      	ldr	r3, [pc, #416]	@ (8006e70 <USB_CLI_Task+0x1ac>)
 8006cd0:	781b      	ldrb	r3, [r3, #0]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d044      	beq.n	8006d60 <USB_CLI_Task+0x9c>
    {
        mp_task();  /* Run VM time-slice + abort check */
 8006cd6:	f005 ff59 	bl	800cb8c <mp_task>
        
        /* Check if user typed EXIT or session ended */
        if (mp_exit_pending() || !mp_is_active())
 8006cda:	f005 feeb 	bl	800cab4 <mp_exit_pending>
 8006cde:	1e03      	subs	r3, r0, #0
 8006ce0:	d108      	bne.n	8006cf4 <USB_CLI_Task+0x30>
 8006ce2:	f005 fedd 	bl	800caa0 <mp_is_active>
 8006ce6:	0003      	movs	r3, r0
 8006ce8:	001a      	movs	r2, r3
 8006cea:	2301      	movs	r3, #1
 8006cec:	4053      	eors	r3, r2
 8006cee:	b2db      	uxtb	r3, r3
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d00b      	beq.n	8006d0c <USB_CLI_Task+0x48>
        {
            s_pascal_mode = 0;
 8006cf4:	4b5e      	ldr	r3, [pc, #376]	@ (8006e70 <USB_CLI_Task+0x1ac>)
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	701a      	strb	r2, [r3, #0]
            mp_stop_session();
 8006cfa:	f005 fec7 	bl	800ca8c <mp_stop_session>
            cdc_write_str("\r\nPASCAL EXIT\r\n");
 8006cfe:	4b5d      	ldr	r3, [pc, #372]	@ (8006e74 <USB_CLI_Task+0x1b0>)
 8006d00:	0018      	movs	r0, r3
 8006d02:	f7ff fe2f 	bl	8006964 <cdc_write_str>
            cdc_prompt();
 8006d06:	f7ff fe77 	bl	80069f8 <cdc_prompt>
            return;
 8006d0a:	e0ae      	b.n	8006e6a <USB_CLI_Task+0x1a6>
        }

         /* Route incoming chars to Pascal */
        uint32_t ret = USBD_CDC_ACM_Receive(rx, sizeof(rx), &got);
 8006d0c:	003a      	movs	r2, r7
 8006d0e:	1d3b      	adds	r3, r7, #4
 8006d10:	2140      	movs	r1, #64	@ 0x40
 8006d12:	0018      	movs	r0, r3
 8006d14:	f01b ff56 	bl	8022bc4 <USBD_CDC_ACM_Receive>
 8006d18:	0003      	movs	r3, r0
 8006d1a:	647b      	str	r3, [r7, #68]	@ 0x44
        s_usb_connected = (ret == 0) ? 1u : 0u;
 8006d1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d101      	bne.n	8006d26 <USB_CLI_Task+0x62>
 8006d22:	2201      	movs	r2, #1
 8006d24:	e000      	b.n	8006d28 <USB_CLI_Task+0x64>
 8006d26:	2200      	movs	r2, #0
 8006d28:	4b53      	ldr	r3, [pc, #332]	@ (8006e78 <USB_CLI_Task+0x1b4>)
 8006d2a:	701a      	strb	r2, [r3, #0]
        if (ret == 0 && got > 0)
 8006d2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d000      	beq.n	8006d34 <USB_CLI_Task+0x70>
 8006d32:	e097      	b.n	8006e64 <USB_CLI_Task+0x1a0>
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d100      	bne.n	8006d3c <USB_CLI_Task+0x78>
 8006d3a:	e093      	b.n	8006e64 <USB_CLI_Task+0x1a0>
        {
            for (uint32_t i = 0; i < got; i++)
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d40:	e009      	b.n	8006d56 <USB_CLI_Task+0x92>
            {
                mp_feed_char((char)rx[i]);
 8006d42:	1d3a      	adds	r2, r7, #4
 8006d44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d46:	18d3      	adds	r3, r2, r3
 8006d48:	781b      	ldrb	r3, [r3, #0]
 8006d4a:	0018      	movs	r0, r3
 8006d4c:	f005 febc 	bl	800cac8 <mp_feed_char>
            for (uint32_t i = 0; i < got; i++)
 8006d50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d52:	3301      	adds	r3, #1
 8006d54:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d3f1      	bcc.n	8006d42 <USB_CLI_Task+0x7e>
            }
        }
        return;
 8006d5e:	e081      	b.n	8006e64 <USB_CLI_Task+0x1a0>
    }

    uint32_t ret = USBD_CDC_ACM_Receive(rx, sizeof(rx), &got);
 8006d60:	003a      	movs	r2, r7
 8006d62:	1d3b      	adds	r3, r7, #4
 8006d64:	2140      	movs	r1, #64	@ 0x40
 8006d66:	0018      	movs	r0, r3
 8006d68:	f01b ff2c 	bl	8022bc4 <USBD_CDC_ACM_Receive>
 8006d6c:	0003      	movs	r3, r0
 8006d6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    s_usb_connected = (ret == 0) ? 1u : 0u;
 8006d70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d101      	bne.n	8006d7a <USB_CLI_Task+0xb6>
 8006d76:	2201      	movs	r2, #1
 8006d78:	e000      	b.n	8006d7c <USB_CLI_Task+0xb8>
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	4b3e      	ldr	r3, [pc, #248]	@ (8006e78 <USB_CLI_Task+0x1b4>)
 8006d7e:	701a      	strb	r2, [r3, #0]
    if (ret != 0 || got == 0)
 8006d80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d000      	beq.n	8006d88 <USB_CLI_Task+0xc4>
 8006d86:	e06f      	b.n	8006e68 <USB_CLI_Task+0x1a4>
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d100      	bne.n	8006d90 <USB_CLI_Task+0xcc>
 8006d8e:	e06b      	b.n	8006e68 <USB_CLI_Task+0x1a4>
        return;

    for (uint32_t i = 0; i < got; i++)
 8006d90:	2300      	movs	r3, #0
 8006d92:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d94:	e061      	b.n	8006e5a <USB_CLI_Task+0x196>
    {
        char c = (char)rx[i];
 8006d96:	204b      	movs	r0, #75	@ 0x4b
 8006d98:	183b      	adds	r3, r7, r0
 8006d9a:	1d39      	adds	r1, r7, #4
 8006d9c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006d9e:	188a      	adds	r2, r1, r2
 8006da0:	7812      	ldrb	r2, [r2, #0]
 8006da2:	701a      	strb	r2, [r3, #0]

        /* Basic line editing + echo */
        if (c == '\b' || c == 0x7F)
 8006da4:	183b      	adds	r3, r7, r0
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	2b08      	cmp	r3, #8
 8006daa:	d003      	beq.n	8006db4 <USB_CLI_Task+0xf0>
 8006dac:	183b      	adds	r3, r7, r0
 8006dae:	781b      	ldrb	r3, [r3, #0]
 8006db0:	2b7f      	cmp	r3, #127	@ 0x7f
 8006db2:	d10d      	bne.n	8006dd0 <USB_CLI_Task+0x10c>
        {
            if (s_line_len > 0)
 8006db4:	4b31      	ldr	r3, [pc, #196]	@ (8006e7c <USB_CLI_Task+0x1b8>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d04a      	beq.n	8006e52 <USB_CLI_Task+0x18e>
            {
                s_line_len--;
 8006dbc:	4b2f      	ldr	r3, [pc, #188]	@ (8006e7c <USB_CLI_Task+0x1b8>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	1e5a      	subs	r2, r3, #1
 8006dc2:	4b2e      	ldr	r3, [pc, #184]	@ (8006e7c <USB_CLI_Task+0x1b8>)
 8006dc4:	601a      	str	r2, [r3, #0]
                cdc_write_str("\b \b");
 8006dc6:	4b2e      	ldr	r3, [pc, #184]	@ (8006e80 <USB_CLI_Task+0x1bc>)
 8006dc8:	0018      	movs	r0, r3
 8006dca:	f7ff fdcb 	bl	8006964 <cdc_write_str>
            }
            continue;
 8006dce:	e040      	b.n	8006e52 <USB_CLI_Task+0x18e>
        }

        if (c == '\r' || c == '\n')
 8006dd0:	224b      	movs	r2, #75	@ 0x4b
 8006dd2:	18bb      	adds	r3, r7, r2
 8006dd4:	781b      	ldrb	r3, [r3, #0]
 8006dd6:	2b0d      	cmp	r3, #13
 8006dd8:	d003      	beq.n	8006de2 <USB_CLI_Task+0x11e>
 8006dda:	18bb      	adds	r3, r7, r2
 8006ddc:	781b      	ldrb	r3, [r3, #0]
 8006dde:	2b0a      	cmp	r3, #10
 8006de0:	d116      	bne.n	8006e10 <USB_CLI_Task+0x14c>
        {
            /* terminal-friendly newline */
            cdc_write_str("\r\n");
 8006de2:	4b28      	ldr	r3, [pc, #160]	@ (8006e84 <USB_CLI_Task+0x1c0>)
 8006de4:	0018      	movs	r0, r3
 8006de6:	f7ff fdbd 	bl	8006964 <cdc_write_str>

            if (s_line_len > 0)
 8006dea:	4b24      	ldr	r3, [pc, #144]	@ (8006e7c <USB_CLI_Task+0x1b8>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d00b      	beq.n	8006e0a <USB_CLI_Task+0x146>
            {
                s_line[s_line_len] = '\0';
 8006df2:	4b22      	ldr	r3, [pc, #136]	@ (8006e7c <USB_CLI_Task+0x1b8>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	4a24      	ldr	r2, [pc, #144]	@ (8006e88 <USB_CLI_Task+0x1c4>)
 8006df8:	2100      	movs	r1, #0
 8006dfa:	54d1      	strb	r1, [r2, r3]
                handle_line(s_line);
 8006dfc:	4b22      	ldr	r3, [pc, #136]	@ (8006e88 <USB_CLI_Task+0x1c4>)
 8006dfe:	0018      	movs	r0, r3
 8006e00:	f7ff fe28 	bl	8006a54 <handle_line>
                s_line_len = 0;
 8006e04:	4b1d      	ldr	r3, [pc, #116]	@ (8006e7c <USB_CLI_Task+0x1b8>)
 8006e06:	2200      	movs	r2, #0
 8006e08:	601a      	str	r2, [r3, #0]
            }
            cdc_prompt();
 8006e0a:	f7ff fdf5 	bl	80069f8 <cdc_prompt>
            continue;
 8006e0e:	e021      	b.n	8006e54 <USB_CLI_Task+0x190>
        }

        /* Echo typed character */
        cdc_echo_char(c);
 8006e10:	244b      	movs	r4, #75	@ 0x4b
 8006e12:	193b      	adds	r3, r7, r4
 8006e14:	781b      	ldrb	r3, [r3, #0]
 8006e16:	0018      	movs	r0, r3
 8006e18:	f7ff fddb 	bl	80069d2 <cdc_echo_char>

        if (s_line_len < (USB_CLI_LINE_MAX - 1U))
 8006e1c:	4b17      	ldr	r3, [pc, #92]	@ (8006e7c <USB_CLI_Task+0x1b8>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	2b7e      	cmp	r3, #126	@ 0x7e
 8006e22:	d809      	bhi.n	8006e38 <USB_CLI_Task+0x174>
        {
            s_line[s_line_len++] = c;
 8006e24:	4b15      	ldr	r3, [pc, #84]	@ (8006e7c <USB_CLI_Task+0x1b8>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	1c59      	adds	r1, r3, #1
 8006e2a:	4a14      	ldr	r2, [pc, #80]	@ (8006e7c <USB_CLI_Task+0x1b8>)
 8006e2c:	6011      	str	r1, [r2, #0]
 8006e2e:	4a16      	ldr	r2, [pc, #88]	@ (8006e88 <USB_CLI_Task+0x1c4>)
 8006e30:	1939      	adds	r1, r7, r4
 8006e32:	7809      	ldrb	r1, [r1, #0]
 8006e34:	54d1      	strb	r1, [r2, r3]
 8006e36:	e00d      	b.n	8006e54 <USB_CLI_Task+0x190>
        }
        else
        {
            /* overflow -> reset */
            s_line_len = 0;
 8006e38:	4b10      	ldr	r3, [pc, #64]	@ (8006e7c <USB_CLI_Task+0x1b8>)
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	601a      	str	r2, [r3, #0]
            dbg_led_blink(2);
 8006e3e:	2002      	movs	r0, #2
 8006e40:	f7ff fd58 	bl	80068f4 <dbg_led_blink>
            cdc_write_str("\r\nERR line too long\r\n");
 8006e44:	4b11      	ldr	r3, [pc, #68]	@ (8006e8c <USB_CLI_Task+0x1c8>)
 8006e46:	0018      	movs	r0, r3
 8006e48:	f7ff fd8c 	bl	8006964 <cdc_write_str>
            cdc_prompt();
 8006e4c:	f7ff fdd4 	bl	80069f8 <cdc_prompt>
 8006e50:	e000      	b.n	8006e54 <USB_CLI_Task+0x190>
            continue;
 8006e52:	46c0      	nop			@ (mov r8, r8)
    for (uint32_t i = 0; i < got; i++)
 8006e54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e56:	3301      	adds	r3, #1
 8006e58:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	d399      	bcc.n	8006d96 <USB_CLI_Task+0xd2>
 8006e62:	e002      	b.n	8006e6a <USB_CLI_Task+0x1a6>
        return;
 8006e64:	46c0      	nop			@ (mov r8, r8)
 8006e66:	e000      	b.n	8006e6a <USB_CLI_Task+0x1a6>
        return;
 8006e68:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	b017      	add	sp, #92	@ 0x5c
 8006e6e:	bd90      	pop	{r4, r7, pc}
 8006e70:	20000928 	.word	0x20000928
 8006e74:	08029914 	.word	0x08029914
 8006e78:	20000929 	.word	0x20000929
 8006e7c:	20000924 	.word	0x20000924
 8006e80:	08029924 	.word	0x08029924
 8006e84:	08029404 	.word	0x08029404
 8006e88:	200008a4 	.word	0x200008a4
 8006e8c:	08029928 	.word	0x08029928

08006e90 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006e90:	480d      	ldr	r0, [pc, #52]	@ (8006ec8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8006e92:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8006e94:	f7fe fcfe 	bl	8005894 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006e98:	480c      	ldr	r0, [pc, #48]	@ (8006ecc <LoopForever+0x6>)
  ldr r1, =_edata
 8006e9a:	490d      	ldr	r1, [pc, #52]	@ (8006ed0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006e9c:	4a0d      	ldr	r2, [pc, #52]	@ (8006ed4 <LoopForever+0xe>)
  movs r3, #0
 8006e9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006ea0:	e002      	b.n	8006ea8 <LoopCopyDataInit>

08006ea2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006ea2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006ea4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006ea6:	3304      	adds	r3, #4

08006ea8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006ea8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006eaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006eac:	d3f9      	bcc.n	8006ea2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006eae:	4a0a      	ldr	r2, [pc, #40]	@ (8006ed8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006eb0:	4c0a      	ldr	r4, [pc, #40]	@ (8006edc <LoopForever+0x16>)
  movs r3, #0
 8006eb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006eb4:	e001      	b.n	8006eba <LoopFillZerobss>

08006eb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006eb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006eb8:	3204      	adds	r2, #4

08006eba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006eba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006ebc:	d3fb      	bcc.n	8006eb6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8006ebe:	f01d fe95 	bl	8024bec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006ec2:	f7fc ff2f 	bl	8003d24 <main>

08006ec6 <LoopForever>:

LoopForever:
  b LoopForever
 8006ec6:	e7fe      	b.n	8006ec6 <LoopForever>
  ldr   r0, =_estack
 8006ec8:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8006ecc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006ed0:	200002d4 	.word	0x200002d4
  ldr r2, =_sidata
 8006ed4:	0802b6c0 	.word	0x0802b6c0
  ldr r2, =_sbss
 8006ed8:	200002d8 	.word	0x200002d8
  ldr r4, =_ebss
 8006edc:	200069e4 	.word	0x200069e4

08006ee0 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006ee0:	e7fe      	b.n	8006ee0 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQHandler>

08006ee2 <IND_LED_On>:
static inline void IND_LED_On(void)  { HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, IND_LED_ON_LEVEL); }
 8006ee2:	b580      	push	{r7, lr}
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	2380      	movs	r3, #128	@ 0x80
 8006ee8:	0059      	lsls	r1, r3, #1
 8006eea:	23a0      	movs	r3, #160	@ 0xa0
 8006eec:	05db      	lsls	r3, r3, #23
 8006eee:	2201      	movs	r2, #1
 8006ef0:	0018      	movs	r0, r3
 8006ef2:	f00c fe78 	bl	8013be6 <HAL_GPIO_WritePin>
 8006ef6:	46c0      	nop			@ (mov r8, r8)
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}

08006efc <IND_LED_Off>:
static inline void IND_LED_Off(void) { HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, IND_LED_OFF_LEVEL); }
 8006efc:	b580      	push	{r7, lr}
 8006efe:	af00      	add	r7, sp, #0
 8006f00:	2380      	movs	r3, #128	@ 0x80
 8006f02:	0059      	lsls	r1, r3, #1
 8006f04:	23a0      	movs	r3, #160	@ 0xa0
 8006f06:	05db      	lsls	r3, r3, #23
 8006f08:	2200      	movs	r2, #0
 8006f0a:	0018      	movs	r0, r3
 8006f0c:	f00c fe6b 	bl	8013be6 <HAL_GPIO_WritePin>
 8006f10:	46c0      	nop			@ (mov r8, r8)
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}

08006f16 <mp_puts>:
extern RNG_HandleTypeDef hrng;
extern const uint32_t __flash_data_start__;
extern const uint32_t __flash_data_end__;

/* ============================ Minimal utils ============================ */
static void mp_puts(const char *s){ while (*s) mp_hal_putchar(*s++); }
 8006f16:	b580      	push	{r7, lr}
 8006f18:	b082      	sub	sp, #8
 8006f1a:	af00      	add	r7, sp, #0
 8006f1c:	6078      	str	r0, [r7, #4]
 8006f1e:	e006      	b.n	8006f2e <mp_puts+0x18>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	1c5a      	adds	r2, r3, #1
 8006f24:	607a      	str	r2, [r7, #4]
 8006f26:	781b      	ldrb	r3, [r3, #0]
 8006f28:	0018      	movs	r0, r3
 8006f2a:	f007 fa19 	bl	800e360 <mp_hal_putchar>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	781b      	ldrb	r3, [r3, #0]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d1f4      	bne.n	8006f20 <mp_puts+0xa>
 8006f36:	46c0      	nop			@ (mov r8, r8)
 8006f38:	46c0      	nop			@ (mov r8, r8)
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	b002      	add	sp, #8
 8006f3e:	bd80      	pop	{r7, pc}

08006f40 <mp_putcrlf>:
static void mp_putcrlf(void){ mp_puts("\r\n"); }
 8006f40:	b580      	push	{r7, lr}
 8006f42:	af00      	add	r7, sp, #0
 8006f44:	4b03      	ldr	r3, [pc, #12]	@ (8006f54 <mp_putcrlf+0x14>)
 8006f46:	0018      	movs	r0, r3
 8006f48:	f7ff ffe5 	bl	8006f16 <mp_puts>
 8006f4c:	46c0      	nop			@ (mov r8, r8)
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}
 8006f52:	46c0      	nop			@ (mov r8, r8)
 8006f54:	08029940 	.word	0x08029940

08006f58 <mp_stricmp>:
static void time_print_ymdhm(void);
static bool is_time0_call(const char *line);
static bool mp_usb_connected(void);
static int time_sel_id(const char *name);

static int mp_stricmp(const char *a, const char *b){
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b084      	sub	sp, #16
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
 8006f60:	6039      	str	r1, [r7, #0]
  while (*a && *b){
 8006f62:	e044      	b.n	8006fee <mp_stricmp+0x96>
    char ca = (char)tolower((unsigned char)*a++);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	1c5a      	adds	r2, r3, #1
 8006f68:	607a      	str	r2, [r7, #4]
 8006f6a:	210f      	movs	r1, #15
 8006f6c:	187a      	adds	r2, r7, r1
 8006f6e:	781b      	ldrb	r3, [r3, #0]
 8006f70:	7013      	strb	r3, [r2, #0]
 8006f72:	187b      	adds	r3, r7, r1
 8006f74:	781b      	ldrb	r3, [r3, #0]
 8006f76:	1c5a      	adds	r2, r3, #1
 8006f78:	4b26      	ldr	r3, [pc, #152]	@ (8007014 <mp_stricmp+0xbc>)
 8006f7a:	18d3      	adds	r3, r2, r3
 8006f7c:	781b      	ldrb	r3, [r3, #0]
 8006f7e:	001a      	movs	r2, r3
 8006f80:	2303      	movs	r3, #3
 8006f82:	4013      	ands	r3, r2
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d103      	bne.n	8006f90 <mp_stricmp+0x38>
 8006f88:	187b      	adds	r3, r7, r1
 8006f8a:	781b      	ldrb	r3, [r3, #0]
 8006f8c:	3320      	adds	r3, #32
 8006f8e:	e002      	b.n	8006f96 <mp_stricmp+0x3e>
 8006f90:	230f      	movs	r3, #15
 8006f92:	18fb      	adds	r3, r7, r3
 8006f94:	781b      	ldrb	r3, [r3, #0]
 8006f96:	220e      	movs	r2, #14
 8006f98:	18ba      	adds	r2, r7, r2
 8006f9a:	7013      	strb	r3, [r2, #0]
    char cb = (char)tolower((unsigned char)*b++);
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	1c5a      	adds	r2, r3, #1
 8006fa0:	603a      	str	r2, [r7, #0]
 8006fa2:	210d      	movs	r1, #13
 8006fa4:	187a      	adds	r2, r7, r1
 8006fa6:	781b      	ldrb	r3, [r3, #0]
 8006fa8:	7013      	strb	r3, [r2, #0]
 8006faa:	187b      	adds	r3, r7, r1
 8006fac:	781b      	ldrb	r3, [r3, #0]
 8006fae:	1c5a      	adds	r2, r3, #1
 8006fb0:	4b18      	ldr	r3, [pc, #96]	@ (8007014 <mp_stricmp+0xbc>)
 8006fb2:	18d3      	adds	r3, r2, r3
 8006fb4:	781b      	ldrb	r3, [r3, #0]
 8006fb6:	001a      	movs	r2, r3
 8006fb8:	2303      	movs	r3, #3
 8006fba:	4013      	ands	r3, r2
 8006fbc:	2b01      	cmp	r3, #1
 8006fbe:	d103      	bne.n	8006fc8 <mp_stricmp+0x70>
 8006fc0:	187b      	adds	r3, r7, r1
 8006fc2:	781b      	ldrb	r3, [r3, #0]
 8006fc4:	3320      	adds	r3, #32
 8006fc6:	e002      	b.n	8006fce <mp_stricmp+0x76>
 8006fc8:	230d      	movs	r3, #13
 8006fca:	18fb      	adds	r3, r7, r3
 8006fcc:	781b      	ldrb	r3, [r3, #0]
 8006fce:	210c      	movs	r1, #12
 8006fd0:	187a      	adds	r2, r7, r1
 8006fd2:	7013      	strb	r3, [r2, #0]
    if (ca != cb) return (int)(unsigned char)ca - (int)(unsigned char)cb;
 8006fd4:	200e      	movs	r0, #14
 8006fd6:	183a      	adds	r2, r7, r0
 8006fd8:	187b      	adds	r3, r7, r1
 8006fda:	7812      	ldrb	r2, [r2, #0]
 8006fdc:	781b      	ldrb	r3, [r3, #0]
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	d005      	beq.n	8006fee <mp_stricmp+0x96>
 8006fe2:	183b      	adds	r3, r7, r0
 8006fe4:	781a      	ldrb	r2, [r3, #0]
 8006fe6:	187b      	adds	r3, r7, r1
 8006fe8:	781b      	ldrb	r3, [r3, #0]
 8006fea:	1ad3      	subs	r3, r2, r3
 8006fec:	e00d      	b.n	800700a <mp_stricmp+0xb2>
  while (*a && *b){
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	781b      	ldrb	r3, [r3, #0]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d003      	beq.n	8006ffe <mp_stricmp+0xa6>
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	781b      	ldrb	r3, [r3, #0]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d1b2      	bne.n	8006f64 <mp_stricmp+0xc>
  }
  return (int)(unsigned char)*a - (int)(unsigned char)*b;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	781b      	ldrb	r3, [r3, #0]
 8007002:	001a      	movs	r2, r3
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	781b      	ldrb	r3, [r3, #0]
 8007008:	1ad3      	subs	r3, r2, r3
}
 800700a:	0018      	movs	r0, r3
 800700c:	46bd      	mov	sp, r7
 800700e:	b004      	add	sp, #16
 8007010:	bd80      	pop	{r7, pc}
 8007012:	46c0      	nop			@ (mov r8, r8)
 8007014:	0802b264 	.word	0x0802b264

08007018 <mp_itoa>:

static void mp_itoa(int v, char *out){
 8007018:	b580      	push	{r7, lr}
 800701a:	b08a      	sub	sp, #40	@ 0x28
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
 8007020:	6039      	str	r1, [r7, #0]
  char tmp[16];
  int n=0;
 8007022:	2300      	movs	r3, #0
 8007024:	627b      	str	r3, [r7, #36]	@ 0x24
  if (v==0){ out[0]='0'; out[1]=0; return; }
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d107      	bne.n	800703c <mp_itoa+0x24>
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	2230      	movs	r2, #48	@ 0x30
 8007030:	701a      	strb	r2, [r3, #0]
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	3301      	adds	r3, #1
 8007036:	2200      	movs	r2, #0
 8007038:	701a      	strb	r2, [r3, #0]
 800703a:	e051      	b.n	80070e0 <mp_itoa+0xc8>
  bool neg = (v<0);
 800703c:	211b      	movs	r1, #27
 800703e:	187b      	adds	r3, r7, r1
 8007040:	687a      	ldr	r2, [r7, #4]
 8007042:	0fd2      	lsrs	r2, r2, #31
 8007044:	701a      	strb	r2, [r3, #0]
  unsigned int x = neg ? (unsigned int)(-v) : (unsigned int)v;
 8007046:	187b      	adds	r3, r7, r1
 8007048:	781b      	ldrb	r3, [r3, #0]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d002      	beq.n	8007054 <mp_itoa+0x3c>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	425b      	negs	r3, r3
 8007052:	e000      	b.n	8007056 <mp_itoa+0x3e>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	623b      	str	r3, [r7, #32]
  while (x && n < (int)sizeof(tmp)){
 8007058:	e015      	b.n	8007086 <mp_itoa+0x6e>
    tmp[n++] = (char)('0' + (x % 10));
 800705a:	6a3b      	ldr	r3, [r7, #32]
 800705c:	210a      	movs	r1, #10
 800705e:	0018      	movs	r0, r3
 8007060:	f7f9 f8fe 	bl	8000260 <__aeabi_uidivmod>
 8007064:	000b      	movs	r3, r1
 8007066:	b2da      	uxtb	r2, r3
 8007068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800706a:	1c59      	adds	r1, r3, #1
 800706c:	6279      	str	r1, [r7, #36]	@ 0x24
 800706e:	3230      	adds	r2, #48	@ 0x30
 8007070:	b2d1      	uxtb	r1, r2
 8007072:	2208      	movs	r2, #8
 8007074:	18ba      	adds	r2, r7, r2
 8007076:	54d1      	strb	r1, [r2, r3]
    x /= 10;
 8007078:	6a3b      	ldr	r3, [r7, #32]
 800707a:	210a      	movs	r1, #10
 800707c:	0018      	movs	r0, r3
 800707e:	f7f9 f869 	bl	8000154 <__udivsi3>
 8007082:	0003      	movs	r3, r0
 8007084:	623b      	str	r3, [r7, #32]
  while (x && n < (int)sizeof(tmp)){
 8007086:	6a3b      	ldr	r3, [r7, #32]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d002      	beq.n	8007092 <mp_itoa+0x7a>
 800708c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800708e:	2b0f      	cmp	r3, #15
 8007090:	dde3      	ble.n	800705a <mp_itoa+0x42>
  }
  int i=0;
 8007092:	2300      	movs	r3, #0
 8007094:	61fb      	str	r3, [r7, #28]
  if (neg) out[i++]='-';
 8007096:	231b      	movs	r3, #27
 8007098:	18fb      	adds	r3, r7, r3
 800709a:	781b      	ldrb	r3, [r3, #0]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d017      	beq.n	80070d0 <mp_itoa+0xb8>
 80070a0:	69fb      	ldr	r3, [r7, #28]
 80070a2:	1c5a      	adds	r2, r3, #1
 80070a4:	61fa      	str	r2, [r7, #28]
 80070a6:	001a      	movs	r2, r3
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	189b      	adds	r3, r3, r2
 80070ac:	222d      	movs	r2, #45	@ 0x2d
 80070ae:	701a      	strb	r2, [r3, #0]
  while (n>0) out[i++] = tmp[--n];
 80070b0:	e00e      	b.n	80070d0 <mp_itoa+0xb8>
 80070b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070b4:	3b01      	subs	r3, #1
 80070b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80070b8:	69fb      	ldr	r3, [r7, #28]
 80070ba:	1c5a      	adds	r2, r3, #1
 80070bc:	61fa      	str	r2, [r7, #28]
 80070be:	001a      	movs	r2, r3
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	189b      	adds	r3, r3, r2
 80070c4:	2208      	movs	r2, #8
 80070c6:	18b9      	adds	r1, r7, r2
 80070c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070ca:	188a      	adds	r2, r1, r2
 80070cc:	7812      	ldrb	r2, [r2, #0]
 80070ce:	701a      	strb	r2, [r3, #0]
 80070d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	dced      	bgt.n	80070b2 <mp_itoa+0x9a>
  out[i]=0;
 80070d6:	69fb      	ldr	r3, [r7, #28]
 80070d8:	683a      	ldr	r2, [r7, #0]
 80070da:	18d3      	adds	r3, r2, r3
 80070dc:	2200      	movs	r2, #0
 80070de:	701a      	strb	r2, [r3, #0]
}
 80070e0:	46bd      	mov	sp, r7
 80070e2:	b00a      	add	sp, #40	@ 0x28
 80070e4:	bd80      	pop	{r7, pc}

080070e6 <mp_put2>:

static void mp_put2(uint8_t v){
 80070e6:	b590      	push	{r4, r7, lr}
 80070e8:	b085      	sub	sp, #20
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	0002      	movs	r2, r0
 80070ee:	1dfb      	adds	r3, r7, #7
 80070f0:	701a      	strb	r2, [r3, #0]
  char b[3];
  b[0] = (char)('0' + ((v / 10u) % 10u));
 80070f2:	1dfb      	adds	r3, r7, #7
 80070f4:	781b      	ldrb	r3, [r3, #0]
 80070f6:	210a      	movs	r1, #10
 80070f8:	0018      	movs	r0, r3
 80070fa:	f7f9 f82b 	bl	8000154 <__udivsi3>
 80070fe:	0003      	movs	r3, r0
 8007100:	b2db      	uxtb	r3, r3
 8007102:	210a      	movs	r1, #10
 8007104:	0018      	movs	r0, r3
 8007106:	f7f9 f8ab 	bl	8000260 <__aeabi_uidivmod>
 800710a:	000b      	movs	r3, r1
 800710c:	b2db      	uxtb	r3, r3
 800710e:	3330      	adds	r3, #48	@ 0x30
 8007110:	b2da      	uxtb	r2, r3
 8007112:	240c      	movs	r4, #12
 8007114:	193b      	adds	r3, r7, r4
 8007116:	701a      	strb	r2, [r3, #0]
  b[1] = (char)('0' + (v % 10u));
 8007118:	1dfb      	adds	r3, r7, #7
 800711a:	781b      	ldrb	r3, [r3, #0]
 800711c:	210a      	movs	r1, #10
 800711e:	0018      	movs	r0, r3
 8007120:	f7f9 f89e 	bl	8000260 <__aeabi_uidivmod>
 8007124:	000b      	movs	r3, r1
 8007126:	b2db      	uxtb	r3, r3
 8007128:	3330      	adds	r3, #48	@ 0x30
 800712a:	b2da      	uxtb	r2, r3
 800712c:	193b      	adds	r3, r7, r4
 800712e:	705a      	strb	r2, [r3, #1]
  b[2] = 0;
 8007130:	193b      	adds	r3, r7, r4
 8007132:	2200      	movs	r2, #0
 8007134:	709a      	strb	r2, [r3, #2]
  mp_puts(b);
 8007136:	193b      	adds	r3, r7, r4
 8007138:	0018      	movs	r0, r3
 800713a:	f7ff feec 	bl	8006f16 <mp_puts>
}
 800713e:	46c0      	nop			@ (mov r8, r8)
 8007140:	46bd      	mov	sp, r7
 8007142:	b005      	add	sp, #20
 8007144:	bd90      	pop	{r4, r7, pc}
	...

08007148 <led_power_ensure_on>:

static void led_power_ensure_on(void){
 8007148:	b580      	push	{r7, lr}
 800714a:	af00      	add	r7, sp, #0
  if (HAL_GPIO_ReadPin(CTL_LEN_GPIO_Port, CTL_LEN_Pin) == GPIO_PIN_RESET){
 800714c:	4b09      	ldr	r3, [pc, #36]	@ (8007174 <led_power_ensure_on+0x2c>)
 800714e:	2120      	movs	r1, #32
 8007150:	0018      	movs	r0, r3
 8007152:	f00c fd2b 	bl	8013bac <HAL_GPIO_ReadPin>
 8007156:	1e03      	subs	r3, r0, #0
 8007158:	d108      	bne.n	800716c <led_power_ensure_on+0x24>
    HAL_GPIO_WritePin(CTL_LEN_GPIO_Port, CTL_LEN_Pin, GPIO_PIN_SET);
 800715a:	4b06      	ldr	r3, [pc, #24]	@ (8007174 <led_power_ensure_on+0x2c>)
 800715c:	2201      	movs	r2, #1
 800715e:	2120      	movs	r1, #32
 8007160:	0018      	movs	r0, r3
 8007162:	f00c fd40 	bl	8013be6 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8007166:	2064      	movs	r0, #100	@ 0x64
 8007168:	f009 ff4a 	bl	8011000 <HAL_Delay>
  }
}
 800716c:	46c0      	nop			@ (mov r8, r8)
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}
 8007172:	46c0      	nop			@ (mov r8, r8)
 8007174:	50000400 	.word	0x50000400

08007178 <mp_usb_connected>:

static bool mp_usb_connected(void){
 8007178:	b580      	push	{r7, lr}
 800717a:	af00      	add	r7, sp, #0
  return (USB_IsPresent() != 0u);
 800717c:	f7fd fb9a 	bl	80048b4 <USB_IsPresent>
 8007180:	0003      	movs	r3, r0
 8007182:	1e5a      	subs	r2, r3, #1
 8007184:	4193      	sbcs	r3, r2
 8007186:	b2db      	uxtb	r3, r3
}
 8007188:	0018      	movs	r0, r3
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}
	...

08007190 <mp_utoa_hex>:

static void mp_utoa_hex(uint32_t v, char *out){
 8007190:	b580      	push	{r7, lr}
 8007192:	b088      	sub	sp, #32
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
 8007198:	6039      	str	r1, [r7, #0]
  static const char hex[] = "0123456789ABCDEF";
  char tmp[9];
  int n=0;
 800719a:	2300      	movs	r3, #0
 800719c:	61fb      	str	r3, [r7, #28]
  if (v==0){ out[0]='0'; out[1]=0; return; }
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d115      	bne.n	80071d0 <mp_utoa_hex+0x40>
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	2230      	movs	r2, #48	@ 0x30
 80071a8:	701a      	strb	r2, [r3, #0]
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	3301      	adds	r3, #1
 80071ae:	2200      	movs	r2, #0
 80071b0:	701a      	strb	r2, [r3, #0]
 80071b2:	e02d      	b.n	8007210 <mp_utoa_hex+0x80>
  while (v && n < (int)sizeof(tmp)){
    tmp[n++] = hex[v & 0xFu];
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	220f      	movs	r2, #15
 80071b8:	401a      	ands	r2, r3
 80071ba:	69fb      	ldr	r3, [r7, #28]
 80071bc:	1c59      	adds	r1, r3, #1
 80071be:	61f9      	str	r1, [r7, #28]
 80071c0:	4915      	ldr	r1, [pc, #84]	@ (8007218 <mp_utoa_hex+0x88>)
 80071c2:	5c89      	ldrb	r1, [r1, r2]
 80071c4:	220c      	movs	r2, #12
 80071c6:	18ba      	adds	r2, r7, r2
 80071c8:	54d1      	strb	r1, [r2, r3]
    v >>= 4;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	091b      	lsrs	r3, r3, #4
 80071ce:	607b      	str	r3, [r7, #4]
  while (v && n < (int)sizeof(tmp)){
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d002      	beq.n	80071dc <mp_utoa_hex+0x4c>
 80071d6:	69fb      	ldr	r3, [r7, #28]
 80071d8:	2b08      	cmp	r3, #8
 80071da:	ddeb      	ble.n	80071b4 <mp_utoa_hex+0x24>
  }
  int i=0;
 80071dc:	2300      	movs	r3, #0
 80071de:	61bb      	str	r3, [r7, #24]
  while (n>0) out[i++] = tmp[--n];
 80071e0:	e00e      	b.n	8007200 <mp_utoa_hex+0x70>
 80071e2:	69fb      	ldr	r3, [r7, #28]
 80071e4:	3b01      	subs	r3, #1
 80071e6:	61fb      	str	r3, [r7, #28]
 80071e8:	69bb      	ldr	r3, [r7, #24]
 80071ea:	1c5a      	adds	r2, r3, #1
 80071ec:	61ba      	str	r2, [r7, #24]
 80071ee:	001a      	movs	r2, r3
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	189b      	adds	r3, r3, r2
 80071f4:	220c      	movs	r2, #12
 80071f6:	18b9      	adds	r1, r7, r2
 80071f8:	69fa      	ldr	r2, [r7, #28]
 80071fa:	188a      	adds	r2, r1, r2
 80071fc:	7812      	ldrb	r2, [r2, #0]
 80071fe:	701a      	strb	r2, [r3, #0]
 8007200:	69fb      	ldr	r3, [r7, #28]
 8007202:	2b00      	cmp	r3, #0
 8007204:	dced      	bgt.n	80071e2 <mp_utoa_hex+0x52>
  out[i]=0;
 8007206:	69bb      	ldr	r3, [r7, #24]
 8007208:	683a      	ldr	r2, [r7, #0]
 800720a:	18d3      	adds	r3, r2, r3
 800720c:	2200      	movs	r2, #0
 800720e:	701a      	strb	r2, [r3, #0]
}
 8007210:	46bd      	mov	sp, r7
 8007212:	b008      	add	sp, #32
 8007214:	bd80      	pop	{r7, pc}
 8007216:	46c0      	nop			@ (mov r8, r8)
 8007218:	0802b0fc 	.word	0x0802b0fc

0800721c <mic_err_name>:

static const char* mic_err_name(mic_err_t e){
 800721c:	b580      	push	{r7, lr}
 800721e:	b082      	sub	sp, #8
 8007220:	af00      	add	r7, sp, #0
 8007222:	0002      	movs	r2, r0
 8007224:	1dfb      	adds	r3, r7, #7
 8007226:	701a      	strb	r2, [r3, #0]
  switch (e){
 8007228:	1dfb      	adds	r3, r7, #7
 800722a:	781b      	ldrb	r3, [r3, #0]
 800722c:	b25b      	sxtb	r3, r3
 800722e:	3309      	adds	r3, #9
 8007230:	2b09      	cmp	r3, #9
 8007232:	d818      	bhi.n	8007266 <mic_err_name+0x4a>
 8007234:	009a      	lsls	r2, r3, #2
 8007236:	4b0e      	ldr	r3, [pc, #56]	@ (8007270 <mic_err_name+0x54>)
 8007238:	18d3      	adds	r3, r2, r3
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	469f      	mov	pc, r3
    case MIC_ERR_OK: return "OK";
 800723e:	4b0d      	ldr	r3, [pc, #52]	@ (8007274 <mic_err_name+0x58>)
 8007240:	e012      	b.n	8007268 <mic_err_name+0x4c>
    case MIC_ERR_NOT_INIT: return "NOT_INIT";
 8007242:	4b0d      	ldr	r3, [pc, #52]	@ (8007278 <mic_err_name+0x5c>)
 8007244:	e010      	b.n	8007268 <mic_err_name+0x4c>
    case MIC_ERR_SPI_NOT_READY: return "SPI_NOT_READY";
 8007246:	4b0d      	ldr	r3, [pc, #52]	@ (800727c <mic_err_name+0x60>)
 8007248:	e00e      	b.n	8007268 <mic_err_name+0x4c>
    case MIC_ERR_START_DMA: return "START_DMA";
 800724a:	4b0d      	ldr	r3, [pc, #52]	@ (8007280 <mic_err_name+0x64>)
 800724c:	e00c      	b.n	8007268 <mic_err_name+0x4c>
    case MIC_ERR_TIMEOUT: return "TIMEOUT";
 800724e:	4b0d      	ldr	r3, [pc, #52]	@ (8007284 <mic_err_name+0x68>)
 8007250:	e00a      	b.n	8007268 <mic_err_name+0x4c>
    case MIC_ERR_SPI_ERROR: return "SPI_ERROR";
 8007252:	4b0d      	ldr	r3, [pc, #52]	@ (8007288 <mic_err_name+0x6c>)
 8007254:	e008      	b.n	8007268 <mic_err_name+0x4c>
    case MIC_ERR_DMA_NO_WRITE: return "DMA_NO_WRITE";
 8007256:	4b0d      	ldr	r3, [pc, #52]	@ (800728c <mic_err_name+0x70>)
 8007258:	e006      	b.n	8007268 <mic_err_name+0x4c>
    case MIC_ERR_DATA_STUCK: return "DATA_STUCK";
 800725a:	4b0d      	ldr	r3, [pc, #52]	@ (8007290 <mic_err_name+0x74>)
 800725c:	e004      	b.n	8007268 <mic_err_name+0x4c>
    case MIC_ERR_SIGNAL_SATURATED: return "SIGNAL_SATURATED";
 800725e:	4b0d      	ldr	r3, [pc, #52]	@ (8007294 <mic_err_name+0x78>)
 8007260:	e002      	b.n	8007268 <mic_err_name+0x4c>
    case MIC_ERR_NO_DATA_YET: return "NO_DATA_YET";
 8007262:	4b0d      	ldr	r3, [pc, #52]	@ (8007298 <mic_err_name+0x7c>)
 8007264:	e000      	b.n	8007268 <mic_err_name+0x4c>
    default: return "UNKNOWN";
 8007266:	4b0d      	ldr	r3, [pc, #52]	@ (800729c <mic_err_name+0x80>)
  }
}
 8007268:	0018      	movs	r0, r3
 800726a:	46bd      	mov	sp, r7
 800726c:	b002      	add	sp, #8
 800726e:	bd80      	pop	{r7, pc}
 8007270:	0802aeb0 	.word	0x0802aeb0
 8007274:	08029944 	.word	0x08029944
 8007278:	08029948 	.word	0x08029948
 800727c:	08029954 	.word	0x08029954
 8007280:	08029964 	.word	0x08029964
 8007284:	08029970 	.word	0x08029970
 8007288:	08029978 	.word	0x08029978
 800728c:	08029984 	.word	0x08029984
 8007290:	08029994 	.word	0x08029994
 8007294:	080299a0 	.word	0x080299a0
 8007298:	080299b4 	.word	0x080299b4
 800729c:	080299c0 	.word	0x080299c0

080072a0 <parse_int>:

static bool parse_int(const char **p, int *out){
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b084      	sub	sp, #16
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
 80072a8:	6039      	str	r1, [r7, #0]
  while (**p==' '||**p=='\t') (*p)++;
 80072aa:	e004      	b.n	80072b6 <parse_int+0x16>
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	1c5a      	adds	r2, r3, #1
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	601a      	str	r2, [r3, #0]
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	781b      	ldrb	r3, [r3, #0]
 80072bc:	2b20      	cmp	r3, #32
 80072be:	d0f5      	beq.n	80072ac <parse_int+0xc>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	781b      	ldrb	r3, [r3, #0]
 80072c6:	2b09      	cmp	r3, #9
 80072c8:	d0f0      	beq.n	80072ac <parse_int+0xc>
  if (!isdigit((unsigned char)**p) && **p!='-') return false;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	781b      	ldrb	r3, [r3, #0]
 80072d0:	1c5a      	adds	r2, r3, #1
 80072d2:	4b23      	ldr	r3, [pc, #140]	@ (8007360 <parse_int+0xc0>)
 80072d4:	18d3      	adds	r3, r2, r3
 80072d6:	781b      	ldrb	r3, [r3, #0]
 80072d8:	001a      	movs	r2, r3
 80072da:	2304      	movs	r3, #4
 80072dc:	4013      	ands	r3, r2
 80072de:	d106      	bne.n	80072ee <parse_int+0x4e>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	781b      	ldrb	r3, [r3, #0]
 80072e6:	2b2d      	cmp	r3, #45	@ 0x2d
 80072e8:	d001      	beq.n	80072ee <parse_int+0x4e>
 80072ea:	2300      	movs	r3, #0
 80072ec:	e033      	b.n	8007356 <parse_int+0xb6>
  int sign=1;
 80072ee:	2301      	movs	r3, #1
 80072f0:	60fb      	str	r3, [r7, #12]
  if (**p=='-'){ sign=-1; (*p)++; }
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	781b      	ldrb	r3, [r3, #0]
 80072f8:	2b2d      	cmp	r3, #45	@ 0x2d
 80072fa:	d107      	bne.n	800730c <parse_int+0x6c>
 80072fc:	2301      	movs	r3, #1
 80072fe:	425b      	negs	r3, r3
 8007300:	60fb      	str	r3, [r7, #12]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	1c5a      	adds	r2, r3, #1
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	601a      	str	r2, [r3, #0]
  int v=0;
 800730c:	2300      	movs	r3, #0
 800730e:	60bb      	str	r3, [r7, #8]
  while (isdigit((unsigned char)**p)){ v = v*10 + (**p - '0'); (*p)++; }
 8007310:	e010      	b.n	8007334 <parse_int+0x94>
 8007312:	68ba      	ldr	r2, [r7, #8]
 8007314:	0013      	movs	r3, r2
 8007316:	009b      	lsls	r3, r3, #2
 8007318:	189b      	adds	r3, r3, r2
 800731a:	005b      	lsls	r3, r3, #1
 800731c:	001a      	movs	r2, r3
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	781b      	ldrb	r3, [r3, #0]
 8007324:	3b30      	subs	r3, #48	@ 0x30
 8007326:	18d3      	adds	r3, r2, r3
 8007328:	60bb      	str	r3, [r7, #8]
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	1c5a      	adds	r2, r3, #1
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	601a      	str	r2, [r3, #0]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	781b      	ldrb	r3, [r3, #0]
 800733a:	1c5a      	adds	r2, r3, #1
 800733c:	4b08      	ldr	r3, [pc, #32]	@ (8007360 <parse_int+0xc0>)
 800733e:	18d3      	adds	r3, r2, r3
 8007340:	781b      	ldrb	r3, [r3, #0]
 8007342:	001a      	movs	r2, r3
 8007344:	2304      	movs	r3, #4
 8007346:	4013      	ands	r3, r2
 8007348:	d1e3      	bne.n	8007312 <parse_int+0x72>
  *out = v*sign;
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	68fa      	ldr	r2, [r7, #12]
 800734e:	435a      	muls	r2, r3
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	601a      	str	r2, [r3, #0]
  return true;
 8007354:	2301      	movs	r3, #1
}
 8007356:	0018      	movs	r0, r3
 8007358:	46bd      	mov	sp, r7
 800735a:	b004      	add	sp, #16
 800735c:	bd80      	pop	{r7, pc}
 800735e:	46c0      	nop			@ (mov r8, r8)
 8007360:	0802b264 	.word	0x0802b264

08007364 <mp_exec_builtin_line>:

bool mp_exec_builtin_line(const char *line, int32_t *ret_out, bool *has_ret){
 8007364:	b580      	push	{r7, lr}
 8007366:	b096      	sub	sp, #88	@ 0x58
 8007368:	af00      	add	r7, sp, #0
 800736a:	60f8      	str	r0, [r7, #12]
 800736c:	60b9      	str	r1, [r7, #8]
 800736e:	607a      	str	r2, [r7, #4]
  if (!line) return false;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d101      	bne.n	800737a <mp_exec_builtin_line+0x16>
 8007376:	2300      	movs	r3, #0
 8007378:	e159      	b.n	800762e <mp_exec_builtin_line+0x2ca>
  const char *p = line;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	643b      	str	r3, [r7, #64]	@ 0x40
  while (*p==' '||*p=='\t') p++;
 800737e:	e002      	b.n	8007386 <mp_exec_builtin_line+0x22>
 8007380:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007382:	3301      	adds	r3, #1
 8007384:	643b      	str	r3, [r7, #64]	@ 0x40
 8007386:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007388:	781b      	ldrb	r3, [r3, #0]
 800738a:	2b20      	cmp	r3, #32
 800738c:	d0f8      	beq.n	8007380 <mp_exec_builtin_line+0x1c>
 800738e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007390:	781b      	ldrb	r3, [r3, #0]
 8007392:	2b09      	cmp	r3, #9
 8007394:	d0f4      	beq.n	8007380 <mp_exec_builtin_line+0x1c>
  if (!is_id0(*p)) return false;
 8007396:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007398:	781b      	ldrb	r3, [r3, #0]
 800739a:	0018      	movs	r0, r3
 800739c:	f000 fb38 	bl	8007a10 <is_id0>
 80073a0:	0003      	movs	r3, r0
 80073a2:	001a      	movs	r2, r3
 80073a4:	2301      	movs	r3, #1
 80073a6:	4053      	eors	r3, r2
 80073a8:	b2db      	uxtb	r3, r3
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d001      	beq.n	80073b2 <mp_exec_builtin_line+0x4e>
 80073ae:	2300      	movs	r3, #0
 80073b0:	e13d      	b.n	800762e <mp_exec_builtin_line+0x2ca>

  char name[MP_NAME_LEN];
  uint16_t i=0;
 80073b2:	2356      	movs	r3, #86	@ 0x56
 80073b4:	18fb      	adds	r3, r7, r3
 80073b6:	2200      	movs	r2, #0
 80073b8:	801a      	strh	r2, [r3, #0]
  while (is_idn(*p) && i < (MP_NAME_LEN-1)) name[i++] = *p++;
 80073ba:	e00c      	b.n	80073d6 <mp_exec_builtin_line+0x72>
 80073bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073be:	1c5a      	adds	r2, r3, #1
 80073c0:	643a      	str	r2, [r7, #64]	@ 0x40
 80073c2:	2156      	movs	r1, #86	@ 0x56
 80073c4:	187a      	adds	r2, r7, r1
 80073c6:	8812      	ldrh	r2, [r2, #0]
 80073c8:	1879      	adds	r1, r7, r1
 80073ca:	1c50      	adds	r0, r2, #1
 80073cc:	8008      	strh	r0, [r1, #0]
 80073ce:	7819      	ldrb	r1, [r3, #0]
 80073d0:	2334      	movs	r3, #52	@ 0x34
 80073d2:	18fb      	adds	r3, r7, r3
 80073d4:	5499      	strb	r1, [r3, r2]
 80073d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073d8:	781b      	ldrb	r3, [r3, #0]
 80073da:	0018      	movs	r0, r3
 80073dc:	f000 fb3a 	bl	8007a54 <is_idn>
 80073e0:	1e03      	subs	r3, r0, #0
 80073e2:	d004      	beq.n	80073ee <mp_exec_builtin_line+0x8a>
 80073e4:	2356      	movs	r3, #86	@ 0x56
 80073e6:	18fb      	adds	r3, r7, r3
 80073e8:	881b      	ldrh	r3, [r3, #0]
 80073ea:	2b0a      	cmp	r3, #10
 80073ec:	d9e6      	bls.n	80073bc <mp_exec_builtin_line+0x58>
  name[i]=0;
 80073ee:	2356      	movs	r3, #86	@ 0x56
 80073f0:	18fb      	adds	r3, r7, r3
 80073f2:	881b      	ldrh	r3, [r3, #0]
 80073f4:	2234      	movs	r2, #52	@ 0x34
 80073f6:	18ba      	adds	r2, r7, r2
 80073f8:	2100      	movs	r1, #0
 80073fa:	54d1      	strb	r1, [r2, r3]

  while (*p==' '||*p=='\t') p++;
 80073fc:	e002      	b.n	8007404 <mp_exec_builtin_line+0xa0>
 80073fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007400:	3301      	adds	r3, #1
 8007402:	643b      	str	r3, [r7, #64]	@ 0x40
 8007404:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007406:	781b      	ldrb	r3, [r3, #0]
 8007408:	2b20      	cmp	r3, #32
 800740a:	d0f8      	beq.n	80073fe <mp_exec_builtin_line+0x9a>
 800740c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800740e:	781b      	ldrb	r3, [r3, #0]
 8007410:	2b09      	cmp	r3, #9
 8007412:	d0f4      	beq.n	80073fe <mp_exec_builtin_line+0x9a>
  if (*p!='(') return false;
 8007414:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007416:	781b      	ldrb	r3, [r3, #0]
 8007418:	2b28      	cmp	r3, #40	@ 0x28
 800741a:	d001      	beq.n	8007420 <mp_exec_builtin_line+0xbc>
 800741c:	2300      	movs	r3, #0
 800741e:	e106      	b.n	800762e <mp_exec_builtin_line+0x2ca>
  p++;
 8007420:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007422:	3301      	adds	r3, #1
 8007424:	643b      	str	r3, [r7, #64]	@ 0x40

  int32_t argv[8];
  uint8_t argc=0;
 8007426:	2355      	movs	r3, #85	@ 0x55
 8007428:	18fb      	adds	r3, r7, r3
 800742a:	2200      	movs	r2, #0
 800742c:	701a      	strb	r2, [r3, #0]
  while (1){
    while (*p==' '||*p=='\t') p++;
 800742e:	e002      	b.n	8007436 <mp_exec_builtin_line+0xd2>
 8007430:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007432:	3301      	adds	r3, #1
 8007434:	643b      	str	r3, [r7, #64]	@ 0x40
 8007436:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007438:	781b      	ldrb	r3, [r3, #0]
 800743a:	2b20      	cmp	r3, #32
 800743c:	d0f8      	beq.n	8007430 <mp_exec_builtin_line+0xcc>
 800743e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007440:	781b      	ldrb	r3, [r3, #0]
 8007442:	2b09      	cmp	r3, #9
 8007444:	d0f4      	beq.n	8007430 <mp_exec_builtin_line+0xcc>
    if (*p==')'){ p++; break; }
 8007446:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007448:	781b      	ldrb	r3, [r3, #0]
 800744a:	2b29      	cmp	r3, #41	@ 0x29
 800744c:	d103      	bne.n	8007456 <mp_exec_builtin_line+0xf2>
 800744e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007450:	3301      	adds	r3, #1
 8007452:	643b      	str	r3, [r7, #64]	@ 0x40
 8007454:	e043      	b.n	80074de <mp_exec_builtin_line+0x17a>
    if (argc>=8) return false;
 8007456:	2355      	movs	r3, #85	@ 0x55
 8007458:	18fb      	adds	r3, r7, r3
 800745a:	781b      	ldrb	r3, [r3, #0]
 800745c:	2b07      	cmp	r3, #7
 800745e:	d901      	bls.n	8007464 <mp_exec_builtin_line+0x100>
 8007460:	2300      	movs	r3, #0
 8007462:	e0e4      	b.n	800762e <mp_exec_builtin_line+0x2ca>
    int v=0;
 8007464:	2300      	movs	r3, #0
 8007466:	613b      	str	r3, [r7, #16]
    if (!parse_int(&p, &v)) return false;
 8007468:	2310      	movs	r3, #16
 800746a:	18fa      	adds	r2, r7, r3
 800746c:	2340      	movs	r3, #64	@ 0x40
 800746e:	18fb      	adds	r3, r7, r3
 8007470:	0011      	movs	r1, r2
 8007472:	0018      	movs	r0, r3
 8007474:	f7ff ff14 	bl	80072a0 <parse_int>
 8007478:	0003      	movs	r3, r0
 800747a:	001a      	movs	r2, r3
 800747c:	2301      	movs	r3, #1
 800747e:	4053      	eors	r3, r2
 8007480:	b2db      	uxtb	r3, r3
 8007482:	2b00      	cmp	r3, #0
 8007484:	d001      	beq.n	800748a <mp_exec_builtin_line+0x126>
 8007486:	2300      	movs	r3, #0
 8007488:	e0d1      	b.n	800762e <mp_exec_builtin_line+0x2ca>
    argv[argc++] = (int32_t)v;
 800748a:	2255      	movs	r2, #85	@ 0x55
 800748c:	18bb      	adds	r3, r7, r2
 800748e:	781b      	ldrb	r3, [r3, #0]
 8007490:	18ba      	adds	r2, r7, r2
 8007492:	1c59      	adds	r1, r3, #1
 8007494:	7011      	strb	r1, [r2, #0]
 8007496:	001a      	movs	r2, r3
 8007498:	6939      	ldr	r1, [r7, #16]
 800749a:	2314      	movs	r3, #20
 800749c:	18fb      	adds	r3, r7, r3
 800749e:	0092      	lsls	r2, r2, #2
 80074a0:	50d1      	str	r1, [r2, r3]
    while (*p==' '||*p=='\t') p++;
 80074a2:	e002      	b.n	80074aa <mp_exec_builtin_line+0x146>
 80074a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074a6:	3301      	adds	r3, #1
 80074a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80074aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074ac:	781b      	ldrb	r3, [r3, #0]
 80074ae:	2b20      	cmp	r3, #32
 80074b0:	d0f8      	beq.n	80074a4 <mp_exec_builtin_line+0x140>
 80074b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074b4:	781b      	ldrb	r3, [r3, #0]
 80074b6:	2b09      	cmp	r3, #9
 80074b8:	d0f4      	beq.n	80074a4 <mp_exec_builtin_line+0x140>
    if (*p==','){ p++; continue; }
 80074ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074bc:	781b      	ldrb	r3, [r3, #0]
 80074be:	2b2c      	cmp	r3, #44	@ 0x2c
 80074c0:	d103      	bne.n	80074ca <mp_exec_builtin_line+0x166>
 80074c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074c4:	3301      	adds	r3, #1
 80074c6:	643b      	str	r3, [r7, #64]	@ 0x40
 80074c8:	e00a      	b.n	80074e0 <mp_exec_builtin_line+0x17c>
    if (*p==')'){ p++; break; }
 80074ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074cc:	781b      	ldrb	r3, [r3, #0]
 80074ce:	2b29      	cmp	r3, #41	@ 0x29
 80074d0:	d103      	bne.n	80074da <mp_exec_builtin_line+0x176>
 80074d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074d4:	3301      	adds	r3, #1
 80074d6:	643b      	str	r3, [r7, #64]	@ 0x40
 80074d8:	e001      	b.n	80074de <mp_exec_builtin_line+0x17a>
    return false;
 80074da:	2300      	movs	r3, #0
 80074dc:	e0a7      	b.n	800762e <mp_exec_builtin_line+0x2ca>
  }

  while (*p==' '||*p=='\t') p++;
 80074de:	e003      	b.n	80074e8 <mp_exec_builtin_line+0x184>
  while (1){
 80074e0:	e7a5      	b.n	800742e <mp_exec_builtin_line+0xca>
  while (*p==' '||*p=='\t') p++;
 80074e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074e4:	3301      	adds	r3, #1
 80074e6:	643b      	str	r3, [r7, #64]	@ 0x40
 80074e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074ea:	781b      	ldrb	r3, [r3, #0]
 80074ec:	2b20      	cmp	r3, #32
 80074ee:	d0f8      	beq.n	80074e2 <mp_exec_builtin_line+0x17e>
 80074f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074f2:	781b      	ldrb	r3, [r3, #0]
 80074f4:	2b09      	cmp	r3, #9
 80074f6:	d0f4      	beq.n	80074e2 <mp_exec_builtin_line+0x17e>
  if (*p) return false;
 80074f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074fa:	781b      	ldrb	r3, [r3, #0]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d001      	beq.n	8007504 <mp_exec_builtin_line+0x1a0>
 8007500:	2300      	movs	r3, #0
 8007502:	e094      	b.n	800762e <mp_exec_builtin_line+0x2ca>

  int id = builtin_id(name);
 8007504:	2334      	movs	r3, #52	@ 0x34
 8007506:	18fb      	adds	r3, r7, r3
 8007508:	0018      	movs	r0, r3
 800750a:	f001 f89f 	bl	800864c <builtin_id>
 800750e:	0003      	movs	r3, r0
 8007510:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (id < 0) return false;
 8007512:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007514:	2b00      	cmp	r3, #0
 8007516:	da01      	bge.n	800751c <mp_exec_builtin_line+0x1b8>
 8007518:	2300      	movs	r3, #0
 800751a:	e088      	b.n	800762e <mp_exec_builtin_line+0x2ca>

  bool ret = false;
 800751c:	2354      	movs	r3, #84	@ 0x54
 800751e:	18fb      	adds	r3, r7, r3
 8007520:	2200      	movs	r2, #0
 8007522:	701a      	strb	r2, [r3, #0]
  if (id==3 || id==4 || id==5 || id==6 || id==7 || id==8 || id==9 || id==12 || id==16) ret = true;
 8007524:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007526:	2b03      	cmp	r3, #3
 8007528:	d017      	beq.n	800755a <mp_exec_builtin_line+0x1f6>
 800752a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800752c:	2b04      	cmp	r3, #4
 800752e:	d014      	beq.n	800755a <mp_exec_builtin_line+0x1f6>
 8007530:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007532:	2b05      	cmp	r3, #5
 8007534:	d011      	beq.n	800755a <mp_exec_builtin_line+0x1f6>
 8007536:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007538:	2b06      	cmp	r3, #6
 800753a:	d00e      	beq.n	800755a <mp_exec_builtin_line+0x1f6>
 800753c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800753e:	2b07      	cmp	r3, #7
 8007540:	d00b      	beq.n	800755a <mp_exec_builtin_line+0x1f6>
 8007542:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007544:	2b08      	cmp	r3, #8
 8007546:	d008      	beq.n	800755a <mp_exec_builtin_line+0x1f6>
 8007548:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800754a:	2b09      	cmp	r3, #9
 800754c:	d005      	beq.n	800755a <mp_exec_builtin_line+0x1f6>
 800754e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007550:	2b0c      	cmp	r3, #12
 8007552:	d002      	beq.n	800755a <mp_exec_builtin_line+0x1f6>
 8007554:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007556:	2b10      	cmp	r3, #16
 8007558:	d103      	bne.n	8007562 <mp_exec_builtin_line+0x1fe>
 800755a:	2354      	movs	r3, #84	@ 0x54
 800755c:	18fb      	adds	r3, r7, r3
 800755e:	2201      	movs	r2, #1
 8007560:	701a      	strb	r2, [r3, #0]
  if (id==11 && argc==0) ret = true;
 8007562:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007564:	2b0b      	cmp	r3, #11
 8007566:	d108      	bne.n	800757a <mp_exec_builtin_line+0x216>
 8007568:	2355      	movs	r3, #85	@ 0x55
 800756a:	18fb      	adds	r3, r7, r3
 800756c:	781b      	ldrb	r3, [r3, #0]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d103      	bne.n	800757a <mp_exec_builtin_line+0x216>
 8007572:	2354      	movs	r3, #84	@ 0x54
 8007574:	18fb      	adds	r3, r7, r3
 8007576:	2201      	movs	r2, #1
 8007578:	701a      	strb	r2, [r3, #0]
  if (has_ret) *has_ret = ret;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d004      	beq.n	800758a <mp_exec_builtin_line+0x226>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2254      	movs	r2, #84	@ 0x54
 8007584:	18ba      	adds	r2, r7, r2
 8007586:	7812      	ldrb	r2, [r2, #0]
 8007588:	701a      	strb	r2, [r3, #0]

  int32_t r = 0;
 800758a:	2300      	movs	r3, #0
 800758c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (id==2){
 800758e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007590:	2b02      	cmp	r3, #2
 8007592:	d125      	bne.n	80075e0 <mp_exec_builtin_line+0x27c>
    if (argc!=1 || argv[0] < 0) return false;
 8007594:	2355      	movs	r3, #85	@ 0x55
 8007596:	18fb      	adds	r3, r7, r3
 8007598:	781b      	ldrb	r3, [r3, #0]
 800759a:	2b01      	cmp	r3, #1
 800759c:	d104      	bne.n	80075a8 <mp_exec_builtin_line+0x244>
 800759e:	2314      	movs	r3, #20
 80075a0:	18fb      	adds	r3, r7, r3
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	da01      	bge.n	80075ac <mp_exec_builtin_line+0x248>
 80075a8:	2300      	movs	r3, #0
 80075aa:	e040      	b.n	800762e <mp_exec_builtin_line+0x2ca>
    uint32_t ms = (uint32_t)argv[0];
 80075ac:	2314      	movs	r3, #20
 80075ae:	18fb      	adds	r3, r7, r3
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	64bb      	str	r3, [r7, #72]	@ 0x48
    uint32_t start = HAL_GetTick();
 80075b4:	f009 fd1a 	bl	8010fec <HAL_GetTick>
 80075b8:	0003      	movs	r3, r0
 80075ba:	647b      	str	r3, [r7, #68]	@ 0x44
    while ((uint32_t)(HAL_GetTick() - start) < ms){
 80075bc:	e005      	b.n	80075ca <mp_exec_builtin_line+0x266>
      HAL_PWR_EnterSLEEPMode(PWR_LOWPOWERREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80075be:	2380      	movs	r3, #128	@ 0x80
 80075c0:	01db      	lsls	r3, r3, #7
 80075c2:	2101      	movs	r1, #1
 80075c4:	0018      	movs	r0, r3
 80075c6:	f010 fb2b 	bl	8017c20 <HAL_PWR_EnterSLEEPMode>
    while ((uint32_t)(HAL_GetTick() - start) < ms){
 80075ca:	f009 fd0f 	bl	8010fec <HAL_GetTick>
 80075ce:	0002      	movs	r2, r0
 80075d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075d2:	1ad3      	subs	r3, r2, r3
 80075d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80075d6:	429a      	cmp	r2, r3
 80075d8:	d8f1      	bhi.n	80075be <mp_exec_builtin_line+0x25a>
    }
    r = 0;
 80075da:	2300      	movs	r3, #0
 80075dc:	653b      	str	r3, [r7, #80]	@ 0x50
 80075de:	e01f      	b.n	8007620 <mp_exec_builtin_line+0x2bc>
  } else {
    r = mp_user_builtin((uint8_t)id, argc, argv);
 80075e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075e2:	b2d8      	uxtb	r0, r3
 80075e4:	2314      	movs	r3, #20
 80075e6:	18fa      	adds	r2, r7, r3
 80075e8:	2355      	movs	r3, #85	@ 0x55
 80075ea:	18fb      	adds	r3, r7, r3
 80075ec:	781b      	ldrb	r3, [r3, #0]
 80075ee:	0019      	movs	r1, r3
 80075f0:	f006 f872 	bl	800d6d8 <mp_user_builtin>
 80075f4:	0003      	movs	r3, r0
 80075f6:	653b      	str	r3, [r7, #80]	@ 0x50
    /* Negative values are valid (e.g. MIC() dBFS, TEMP() below zero).
       Treat them as normal results; for "void" calls, print the error code. */
    if (!ret && r < 0){
 80075f8:	2154      	movs	r1, #84	@ 0x54
 80075fa:	187b      	adds	r3, r7, r1
 80075fc:	781b      	ldrb	r3, [r3, #0]
 80075fe:	2201      	movs	r2, #1
 8007600:	4053      	eors	r3, r2
 8007602:	b2db      	uxtb	r3, r3
 8007604:	2b00      	cmp	r3, #0
 8007606:	d00b      	beq.n	8007620 <mp_exec_builtin_line+0x2bc>
 8007608:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800760a:	2b00      	cmp	r3, #0
 800760c:	da08      	bge.n	8007620 <mp_exec_builtin_line+0x2bc>
      ret = true;
 800760e:	187b      	adds	r3, r7, r1
 8007610:	2201      	movs	r2, #1
 8007612:	701a      	strb	r2, [r3, #0]
      if (has_ret) *has_ret = true;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d002      	beq.n	8007620 <mp_exec_builtin_line+0x2bc>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2201      	movs	r2, #1
 800761e:	701a      	strb	r2, [r3, #0]
    }
  }
  if (ret_out) *ret_out = r;
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d002      	beq.n	800762c <mp_exec_builtin_line+0x2c8>
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800762a:	601a      	str	r2, [r3, #0]
  return true;
 800762c:	2301      	movs	r3, #1
}
 800762e:	0018      	movs	r0, r3
 8007630:	46bd      	mov	sp, r7
 8007632:	b016      	add	sp, #88	@ 0x58
 8007634:	bd80      	pop	{r7, pc}
	...

08007638 <fnv1a16_ci>:

static uint16_t fnv1a16_ci(const char *s){
 8007638:	b580      	push	{r7, lr}
 800763a:	b084      	sub	sp, #16
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
  uint32_t h = 2166136261u;
 8007640:	4b1f      	ldr	r3, [pc, #124]	@ (80076c0 <fnv1a16_ci+0x88>)
 8007642:	60fb      	str	r3, [r7, #12]
  while (*s){
 8007644:	e02d      	b.n	80076a2 <fnv1a16_ci+0x6a>
    char c = (char)tolower((unsigned char)*s++);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	1c5a      	adds	r2, r3, #1
 800764a:	607a      	str	r2, [r7, #4]
 800764c:	210b      	movs	r1, #11
 800764e:	187a      	adds	r2, r7, r1
 8007650:	781b      	ldrb	r3, [r3, #0]
 8007652:	7013      	strb	r3, [r2, #0]
 8007654:	187b      	adds	r3, r7, r1
 8007656:	781b      	ldrb	r3, [r3, #0]
 8007658:	1c5a      	adds	r2, r3, #1
 800765a:	4b1a      	ldr	r3, [pc, #104]	@ (80076c4 <fnv1a16_ci+0x8c>)
 800765c:	18d3      	adds	r3, r2, r3
 800765e:	781b      	ldrb	r3, [r3, #0]
 8007660:	001a      	movs	r2, r3
 8007662:	2303      	movs	r3, #3
 8007664:	4013      	ands	r3, r2
 8007666:	2b01      	cmp	r3, #1
 8007668:	d103      	bne.n	8007672 <fnv1a16_ci+0x3a>
 800766a:	187b      	adds	r3, r7, r1
 800766c:	781b      	ldrb	r3, [r3, #0]
 800766e:	3320      	adds	r3, #32
 8007670:	e002      	b.n	8007678 <fnv1a16_ci+0x40>
 8007672:	230b      	movs	r3, #11
 8007674:	18fb      	adds	r3, r7, r3
 8007676:	781b      	ldrb	r3, [r3, #0]
 8007678:	210a      	movs	r1, #10
 800767a:	187a      	adds	r2, r7, r1
 800767c:	7013      	strb	r3, [r2, #0]
    h ^= (uint8_t)c;
 800767e:	187b      	adds	r3, r7, r1
 8007680:	781b      	ldrb	r3, [r3, #0]
 8007682:	68fa      	ldr	r2, [r7, #12]
 8007684:	4053      	eors	r3, r2
 8007686:	60fb      	str	r3, [r7, #12]
    h *= 16777619u;
 8007688:	68fa      	ldr	r2, [r7, #12]
 800768a:	0013      	movs	r3, r2
 800768c:	041b      	lsls	r3, r3, #16
 800768e:	189b      	adds	r3, r3, r2
 8007690:	005b      	lsls	r3, r3, #1
 8007692:	189b      	adds	r3, r3, r2
 8007694:	00db      	lsls	r3, r3, #3
 8007696:	189b      	adds	r3, r3, r2
 8007698:	00db      	lsls	r3, r3, #3
 800769a:	189b      	adds	r3, r3, r2
 800769c:	005b      	lsls	r3, r3, #1
 800769e:	189b      	adds	r3, r3, r2
 80076a0:	60fb      	str	r3, [r7, #12]
  while (*s){
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	781b      	ldrb	r3, [r3, #0]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d1cd      	bne.n	8007646 <fnv1a16_ci+0xe>
  }
  return (uint16_t)((h ^ (h>>16)) & 0xFFFFu);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	b29a      	uxth	r2, r3
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	0c1b      	lsrs	r3, r3, #16
 80076b2:	b29b      	uxth	r3, r3
 80076b4:	4053      	eors	r3, r2
 80076b6:	b29b      	uxth	r3, r3
}
 80076b8:	0018      	movs	r0, r3
 80076ba:	46bd      	mov	sp, r7
 80076bc:	b004      	add	sp, #16
 80076be:	bd80      	pop	{r7, pc}
 80076c0:	811c9dc5 	.word	0x811c9dc5
 80076c4:	0802b264 	.word	0x0802b264

080076c8 <mp_hal_abort_pressed>:
#else
#define MP_WEAK
#endif

/* B2 button abort: returns 1 if B2 pressed, 0 otherwise */
MP_WEAK int mp_hal_abort_pressed(void){
 80076c8:	b580      	push	{r7, lr}
 80076ca:	af00      	add	r7, sp, #0
  /* B2 is active-high on this board. */
  return (HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin) == GPIO_PIN_SET) ? 1 : 0;
 80076cc:	23a0      	movs	r3, #160	@ 0xa0
 80076ce:	05db      	lsls	r3, r3, #23
 80076d0:	2104      	movs	r1, #4
 80076d2:	0018      	movs	r0, r3
 80076d4:	f00c fa6a 	bl	8013bac <HAL_GPIO_ReadPin>
 80076d8:	0003      	movs	r3, r0
 80076da:	3b01      	subs	r3, #1
 80076dc:	425a      	negs	r2, r3
 80076de:	4153      	adcs	r3, r2
 80076e0:	b2db      	uxtb	r3, r3
}
 80076e2:	0018      	movs	r0, r3
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}

080076e8 <ed_init>:
typedef struct {
  mp_line_t lines[MP_MAX_LINES];
  uint8_t count;
} mp_editor_t;

static void ed_init(mp_editor_t *ed){ memset(ed, 0, sizeof(*ed)); }
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b082      	sub	sp, #8
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
 80076f0:	4a04      	ldr	r2, [pc, #16]	@ (8007704 <ed_init+0x1c>)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2100      	movs	r1, #0
 80076f6:	0018      	movs	r0, r3
 80076f8:	f01d f9e8 	bl	8024acc <memset>
 80076fc:	46c0      	nop			@ (mov r8, r8)
 80076fe:	46bd      	mov	sp, r7
 8007700:	b002      	add	sp, #8
 8007702:	bd80      	pop	{r7, pc}
 8007704:	00000edc 	.word	0x00000edc

08007708 <ed_find>:

static int ed_find(const mp_editor_t *ed, int line_no){
 8007708:	b580      	push	{r7, lr}
 800770a:	b084      	sub	sp, #16
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
 8007710:	6039      	str	r1, [r7, #0]
  for (uint8_t i=0;i<ed->count;i++) if (ed->lines[i].line_no == line_no) return (int)i;
 8007712:	230f      	movs	r3, #15
 8007714:	18fb      	adds	r3, r7, r3
 8007716:	2200      	movs	r2, #0
 8007718:	701a      	strb	r2, [r3, #0]
 800771a:	e012      	b.n	8007742 <ed_find+0x3a>
 800771c:	200f      	movs	r0, #15
 800771e:	183b      	adds	r3, r7, r0
 8007720:	781a      	ldrb	r2, [r3, #0]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	214c      	movs	r1, #76	@ 0x4c
 8007726:	434a      	muls	r2, r1
 8007728:	58d3      	ldr	r3, [r2, r3]
 800772a:	683a      	ldr	r2, [r7, #0]
 800772c:	429a      	cmp	r2, r3
 800772e:	d102      	bne.n	8007736 <ed_find+0x2e>
 8007730:	183b      	adds	r3, r7, r0
 8007732:	781b      	ldrb	r3, [r3, #0]
 8007734:	e00f      	b.n	8007756 <ed_find+0x4e>
 8007736:	210f      	movs	r1, #15
 8007738:	187b      	adds	r3, r7, r1
 800773a:	781a      	ldrb	r2, [r3, #0]
 800773c:	187b      	adds	r3, r7, r1
 800773e:	3201      	adds	r2, #1
 8007740:	701a      	strb	r2, [r3, #0]
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	4a06      	ldr	r2, [pc, #24]	@ (8007760 <ed_find+0x58>)
 8007746:	5c9b      	ldrb	r3, [r3, r2]
 8007748:	220f      	movs	r2, #15
 800774a:	18ba      	adds	r2, r7, r2
 800774c:	7812      	ldrb	r2, [r2, #0]
 800774e:	429a      	cmp	r2, r3
 8007750:	d3e4      	bcc.n	800771c <ed_find+0x14>
  return -1;
 8007752:	2301      	movs	r3, #1
 8007754:	425b      	negs	r3, r3
}
 8007756:	0018      	movs	r0, r3
 8007758:	46bd      	mov	sp, r7
 800775a:	b004      	add	sp, #16
 800775c:	bd80      	pop	{r7, pc}
 800775e:	46c0      	nop			@ (mov r8, r8)
 8007760:	00000ed8 	.word	0x00000ed8

08007764 <ed_insert_pos>:

static int ed_insert_pos(const mp_editor_t *ed, int line_no){
 8007764:	b580      	push	{r7, lr}
 8007766:	b084      	sub	sp, #16
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
 800776c:	6039      	str	r1, [r7, #0]
  int pos=0;
 800776e:	2300      	movs	r3, #0
 8007770:	60fb      	str	r3, [r7, #12]
  while (pos < (int)ed->count && ed->lines[pos].line_no < line_no) pos++;
 8007772:	e002      	b.n	800777a <ed_insert_pos+0x16>
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	3301      	adds	r3, #1
 8007778:	60fb      	str	r3, [r7, #12]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	4a09      	ldr	r2, [pc, #36]	@ (80077a4 <ed_insert_pos+0x40>)
 800777e:	5c9b      	ldrb	r3, [r3, r2]
 8007780:	001a      	movs	r2, r3
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	4293      	cmp	r3, r2
 8007786:	da07      	bge.n	8007798 <ed_insert_pos+0x34>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	68fa      	ldr	r2, [r7, #12]
 800778c:	214c      	movs	r1, #76	@ 0x4c
 800778e:	434a      	muls	r2, r1
 8007790:	58d3      	ldr	r3, [r2, r3]
 8007792:	683a      	ldr	r2, [r7, #0]
 8007794:	429a      	cmp	r2, r3
 8007796:	dced      	bgt.n	8007774 <ed_insert_pos+0x10>
  return pos;
 8007798:	68fb      	ldr	r3, [r7, #12]
}
 800779a:	0018      	movs	r0, r3
 800779c:	46bd      	mov	sp, r7
 800779e:	b004      	add	sp, #16
 80077a0:	bd80      	pop	{r7, pc}
 80077a2:	46c0      	nop			@ (mov r8, r8)
 80077a4:	00000ed8 	.word	0x00000ed8

080077a8 <ed_delete>:

static bool ed_delete(mp_editor_t *ed, int line_no){
 80077a8:	b590      	push	{r4, r7, lr}
 80077aa:	b085      	sub	sp, #20
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
 80077b0:	6039      	str	r1, [r7, #0]
  int idx = ed_find(ed, line_no);
 80077b2:	683a      	ldr	r2, [r7, #0]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	0011      	movs	r1, r2
 80077b8:	0018      	movs	r0, r3
 80077ba:	f7ff ffa5 	bl	8007708 <ed_find>
 80077be:	0003      	movs	r3, r0
 80077c0:	60bb      	str	r3, [r7, #8]
  if (idx < 0) return false;
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	da01      	bge.n	80077cc <ed_delete+0x24>
 80077c8:	2300      	movs	r3, #0
 80077ca:	e024      	b.n	8007816 <ed_delete+0x6e>
  for (int i=idx; i<(int)ed->count-1; i++) ed->lines[i] = ed->lines[i+1];
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	60fb      	str	r3, [r7, #12]
 80077d0:	e011      	b.n	80077f6 <ed_delete+0x4e>
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	3301      	adds	r3, #1
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	68fa      	ldr	r2, [r7, #12]
 80077da:	214c      	movs	r1, #76	@ 0x4c
 80077dc:	4351      	muls	r1, r2
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	244c      	movs	r4, #76	@ 0x4c
 80077e2:	4363      	muls	r3, r4
 80077e4:	1840      	adds	r0, r0, r1
 80077e6:	18d3      	adds	r3, r2, r3
 80077e8:	224c      	movs	r2, #76	@ 0x4c
 80077ea:	0019      	movs	r1, r3
 80077ec:	f01d fa30 	bl	8024c50 <memcpy>
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	3301      	adds	r3, #1
 80077f4:	60fb      	str	r3, [r7, #12]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	4a09      	ldr	r2, [pc, #36]	@ (8007820 <ed_delete+0x78>)
 80077fa:	5c9b      	ldrb	r3, [r3, r2]
 80077fc:	3b01      	subs	r3, #1
 80077fe:	68fa      	ldr	r2, [r7, #12]
 8007800:	429a      	cmp	r2, r3
 8007802:	dbe6      	blt.n	80077d2 <ed_delete+0x2a>
  ed->count--;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	4a06      	ldr	r2, [pc, #24]	@ (8007820 <ed_delete+0x78>)
 8007808:	5c9b      	ldrb	r3, [r3, r2]
 800780a:	3b01      	subs	r3, #1
 800780c:	b2d9      	uxtb	r1, r3
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	4a03      	ldr	r2, [pc, #12]	@ (8007820 <ed_delete+0x78>)
 8007812:	5499      	strb	r1, [r3, r2]
  return true;
 8007814:	2301      	movs	r3, #1
}
 8007816:	0018      	movs	r0, r3
 8007818:	46bd      	mov	sp, r7
 800781a:	b005      	add	sp, #20
 800781c:	bd90      	pop	{r4, r7, pc}
 800781e:	46c0      	nop			@ (mov r8, r8)
 8007820:	00000ed8 	.word	0x00000ed8

08007824 <ed_set>:

static bool ed_set(mp_editor_t *ed, int line_no, const char *text){
 8007824:	b590      	push	{r4, r7, lr}
 8007826:	b089      	sub	sp, #36	@ 0x24
 8007828:	af00      	add	r7, sp, #0
 800782a:	60f8      	str	r0, [r7, #12]
 800782c:	60b9      	str	r1, [r7, #8]
 800782e:	607a      	str	r2, [r7, #4]
  if (line_no <= 0) return false;
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	2b00      	cmp	r3, #0
 8007834:	dc01      	bgt.n	800783a <ed_set+0x16>
 8007836:	2300      	movs	r3, #0
 8007838:	e07c      	b.n	8007934 <ed_set+0x110>
  if (!text || text[0]==0) { (void)ed_delete(ed, line_no); return true; }
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d003      	beq.n	8007848 <ed_set+0x24>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	781b      	ldrb	r3, [r3, #0]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d107      	bne.n	8007858 <ed_set+0x34>
 8007848:	68ba      	ldr	r2, [r7, #8]
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	0011      	movs	r1, r2
 800784e:	0018      	movs	r0, r3
 8007850:	f7ff ffaa 	bl	80077a8 <ed_delete>
 8007854:	2301      	movs	r3, #1
 8007856:	e06d      	b.n	8007934 <ed_set+0x110>

  int idx = ed_find(ed, line_no);
 8007858:	68ba      	ldr	r2, [r7, #8]
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	0011      	movs	r1, r2
 800785e:	0018      	movs	r0, r3
 8007860:	f7ff ff52 	bl	8007708 <ed_find>
 8007864:	0003      	movs	r3, r0
 8007866:	61bb      	str	r3, [r7, #24]
  if (idx >= 0){
 8007868:	69bb      	ldr	r3, [r7, #24]
 800786a:	2b00      	cmp	r3, #0
 800786c:	db15      	blt.n	800789a <ed_set+0x76>
    strncpy(ed->lines[idx].text, text, MP_LINE_LEN);
 800786e:	69bb      	ldr	r3, [r7, #24]
 8007870:	224c      	movs	r2, #76	@ 0x4c
 8007872:	4353      	muls	r3, r2
 8007874:	68fa      	ldr	r2, [r7, #12]
 8007876:	18d3      	adds	r3, r2, r3
 8007878:	3304      	adds	r3, #4
 800787a:	6879      	ldr	r1, [r7, #4]
 800787c:	2248      	movs	r2, #72	@ 0x48
 800787e:	0018      	movs	r0, r3
 8007880:	f01d f93d 	bl	8024afe <strncpy>
    ed->lines[idx].text[MP_LINE_LEN-1]=0;
 8007884:	68fa      	ldr	r2, [r7, #12]
 8007886:	69bb      	ldr	r3, [r7, #24]
 8007888:	214b      	movs	r1, #75	@ 0x4b
 800788a:	204c      	movs	r0, #76	@ 0x4c
 800788c:	4343      	muls	r3, r0
 800788e:	18d3      	adds	r3, r2, r3
 8007890:	185b      	adds	r3, r3, r1
 8007892:	2200      	movs	r2, #0
 8007894:	701a      	strb	r2, [r3, #0]
    return true;
 8007896:	2301      	movs	r3, #1
 8007898:	e04c      	b.n	8007934 <ed_set+0x110>
  }

  if (ed->count >= MP_MAX_LINES) return false;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	4a27      	ldr	r2, [pc, #156]	@ (800793c <ed_set+0x118>)
 800789e:	5c9b      	ldrb	r3, [r3, r2]
 80078a0:	2b31      	cmp	r3, #49	@ 0x31
 80078a2:	d901      	bls.n	80078a8 <ed_set+0x84>
 80078a4:	2300      	movs	r3, #0
 80078a6:	e045      	b.n	8007934 <ed_set+0x110>
  int pos = ed_insert_pos(ed, line_no);
 80078a8:	68ba      	ldr	r2, [r7, #8]
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	0011      	movs	r1, r2
 80078ae:	0018      	movs	r0, r3
 80078b0:	f7ff ff58 	bl	8007764 <ed_insert_pos>
 80078b4:	0003      	movs	r3, r0
 80078b6:	617b      	str	r3, [r7, #20]
  for (int i=(int)ed->count; i>pos; i--) ed->lines[i] = ed->lines[i-1];
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	4a20      	ldr	r2, [pc, #128]	@ (800793c <ed_set+0x118>)
 80078bc:	5c9b      	ldrb	r3, [r3, r2]
 80078be:	61fb      	str	r3, [r7, #28]
 80078c0:	e011      	b.n	80078e6 <ed_set+0xc2>
 80078c2:	69fb      	ldr	r3, [r7, #28]
 80078c4:	3b01      	subs	r3, #1
 80078c6:	68f8      	ldr	r0, [r7, #12]
 80078c8:	69fa      	ldr	r2, [r7, #28]
 80078ca:	214c      	movs	r1, #76	@ 0x4c
 80078cc:	4351      	muls	r1, r2
 80078ce:	68fa      	ldr	r2, [r7, #12]
 80078d0:	244c      	movs	r4, #76	@ 0x4c
 80078d2:	4363      	muls	r3, r4
 80078d4:	1840      	adds	r0, r0, r1
 80078d6:	18d3      	adds	r3, r2, r3
 80078d8:	224c      	movs	r2, #76	@ 0x4c
 80078da:	0019      	movs	r1, r3
 80078dc:	f01d f9b8 	bl	8024c50 <memcpy>
 80078e0:	69fb      	ldr	r3, [r7, #28]
 80078e2:	3b01      	subs	r3, #1
 80078e4:	61fb      	str	r3, [r7, #28]
 80078e6:	69fa      	ldr	r2, [r7, #28]
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	429a      	cmp	r2, r3
 80078ec:	dce9      	bgt.n	80078c2 <ed_set+0x9e>
  ed->lines[pos].line_no = line_no;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	697a      	ldr	r2, [r7, #20]
 80078f2:	214c      	movs	r1, #76	@ 0x4c
 80078f4:	434a      	muls	r2, r1
 80078f6:	68b9      	ldr	r1, [r7, #8]
 80078f8:	50d1      	str	r1, [r2, r3]
  strncpy(ed->lines[pos].text, text, MP_LINE_LEN);
 80078fa:	697b      	ldr	r3, [r7, #20]
 80078fc:	224c      	movs	r2, #76	@ 0x4c
 80078fe:	4353      	muls	r3, r2
 8007900:	68fa      	ldr	r2, [r7, #12]
 8007902:	18d3      	adds	r3, r2, r3
 8007904:	3304      	adds	r3, #4
 8007906:	6879      	ldr	r1, [r7, #4]
 8007908:	2248      	movs	r2, #72	@ 0x48
 800790a:	0018      	movs	r0, r3
 800790c:	f01d f8f7 	bl	8024afe <strncpy>
  ed->lines[pos].text[MP_LINE_LEN-1]=0;
 8007910:	68fa      	ldr	r2, [r7, #12]
 8007912:	697b      	ldr	r3, [r7, #20]
 8007914:	214b      	movs	r1, #75	@ 0x4b
 8007916:	204c      	movs	r0, #76	@ 0x4c
 8007918:	4343      	muls	r3, r0
 800791a:	18d3      	adds	r3, r2, r3
 800791c:	185b      	adds	r3, r3, r1
 800791e:	2200      	movs	r2, #0
 8007920:	701a      	strb	r2, [r3, #0]
  ed->count++;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	4a05      	ldr	r2, [pc, #20]	@ (800793c <ed_set+0x118>)
 8007926:	5c9b      	ldrb	r3, [r3, r2]
 8007928:	3301      	adds	r3, #1
 800792a:	b2d9      	uxtb	r1, r3
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	4a03      	ldr	r2, [pc, #12]	@ (800793c <ed_set+0x118>)
 8007930:	5499      	strb	r1, [r3, r2]
  return true;
 8007932:	2301      	movs	r3, #1
}
 8007934:	0018      	movs	r0, r3
 8007936:	46bd      	mov	sp, r7
 8007938:	b009      	add	sp, #36	@ 0x24
 800793a:	bd90      	pop	{r4, r7, pc}
 800793c:	00000ed8 	.word	0x00000ed8

08007940 <ed_list>:

static void ed_list(const mp_editor_t *ed){
 8007940:	b5b0      	push	{r4, r5, r7, lr}
 8007942:	b088      	sub	sp, #32
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  char num[16];
  for (uint8_t i=0;i<ed->count;i++){
 8007948:	231f      	movs	r3, #31
 800794a:	18fb      	adds	r3, r7, r3
 800794c:	2200      	movs	r2, #0
 800794e:	701a      	strb	r2, [r3, #0]
 8007950:	e025      	b.n	800799e <ed_list+0x5e>
    mp_itoa(ed->lines[i].line_no, num);
 8007952:	241f      	movs	r4, #31
 8007954:	193b      	adds	r3, r7, r4
 8007956:	781a      	ldrb	r2, [r3, #0]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	214c      	movs	r1, #76	@ 0x4c
 800795c:	434a      	muls	r2, r1
 800795e:	58d3      	ldr	r3, [r2, r3]
 8007960:	250c      	movs	r5, #12
 8007962:	197a      	adds	r2, r7, r5
 8007964:	0011      	movs	r1, r2
 8007966:	0018      	movs	r0, r3
 8007968:	f7ff fb56 	bl	8007018 <mp_itoa>
    mp_puts(num); mp_puts(" "); mp_puts(ed->lines[i].text); mp_putcrlf();
 800796c:	197b      	adds	r3, r7, r5
 800796e:	0018      	movs	r0, r3
 8007970:	f7ff fad1 	bl	8006f16 <mp_puts>
 8007974:	4b10      	ldr	r3, [pc, #64]	@ (80079b8 <ed_list+0x78>)
 8007976:	0018      	movs	r0, r3
 8007978:	f7ff facd 	bl	8006f16 <mp_puts>
 800797c:	193b      	adds	r3, r7, r4
 800797e:	781b      	ldrb	r3, [r3, #0]
 8007980:	224c      	movs	r2, #76	@ 0x4c
 8007982:	4353      	muls	r3, r2
 8007984:	687a      	ldr	r2, [r7, #4]
 8007986:	18d3      	adds	r3, r2, r3
 8007988:	3304      	adds	r3, #4
 800798a:	0018      	movs	r0, r3
 800798c:	f7ff fac3 	bl	8006f16 <mp_puts>
 8007990:	f7ff fad6 	bl	8006f40 <mp_putcrlf>
  for (uint8_t i=0;i<ed->count;i++){
 8007994:	193b      	adds	r3, r7, r4
 8007996:	781a      	ldrb	r2, [r3, #0]
 8007998:	193b      	adds	r3, r7, r4
 800799a:	3201      	adds	r2, #1
 800799c:	701a      	strb	r2, [r3, #0]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	4a06      	ldr	r2, [pc, #24]	@ (80079bc <ed_list+0x7c>)
 80079a2:	5c9b      	ldrb	r3, [r3, r2]
 80079a4:	221f      	movs	r2, #31
 80079a6:	18ba      	adds	r2, r7, r2
 80079a8:	7812      	ldrb	r2, [r2, #0]
 80079aa:	429a      	cmp	r2, r3
 80079ac:	d3d1      	bcc.n	8007952 <ed_list+0x12>
  }
}
 80079ae:	46c0      	nop			@ (mov r8, r8)
 80079b0:	46c0      	nop			@ (mov r8, r8)
 80079b2:	46bd      	mov	sp, r7
 80079b4:	b008      	add	sp, #32
 80079b6:	bdb0      	pop	{r4, r5, r7, pc}
 80079b8:	080299c8 	.word	0x080299c8
 80079bc:	00000ed8 	.word	0x00000ed8

080079c0 <sysvar_find>:
  {"TIMEH", SV_TIMEH}, {"TIMEM", SV_TIMEM}, {"TIMES", SV_TIMES},
  {"ALH", SV_ALH}, {"ALM", SV_ALM}, {"ALS", SV_ALS},
  {"TIMEY", SV_TIMEY}, {"TIMEMO", SV_TIMEMO}, {"TIMED", SV_TIMED},
};

static int sysvar_find(const char *name){
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b084      	sub	sp, #16
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
  for (unsigned i=0; i<sizeof(g_sysvars)/sizeof(g_sysvars[0]); i++){
 80079c8:	2300      	movs	r3, #0
 80079ca:	60fb      	str	r3, [r7, #12]
 80079cc:	e014      	b.n	80079f8 <sysvar_find+0x38>
    if (!mp_stricmp(name, g_sysvars[i].name)) return g_sysvars[i].idx;
 80079ce:	4b0f      	ldr	r3, [pc, #60]	@ (8007a0c <sysvar_find+0x4c>)
 80079d0:	68fa      	ldr	r2, [r7, #12]
 80079d2:	00d2      	lsls	r2, r2, #3
 80079d4:	58d2      	ldr	r2, [r2, r3]
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	0011      	movs	r1, r2
 80079da:	0018      	movs	r0, r3
 80079dc:	f7ff fabc 	bl	8006f58 <mp_stricmp>
 80079e0:	1e03      	subs	r3, r0, #0
 80079e2:	d106      	bne.n	80079f2 <sysvar_find+0x32>
 80079e4:	4a09      	ldr	r2, [pc, #36]	@ (8007a0c <sysvar_find+0x4c>)
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	00db      	lsls	r3, r3, #3
 80079ea:	18d3      	adds	r3, r2, r3
 80079ec:	3304      	adds	r3, #4
 80079ee:	781b      	ldrb	r3, [r3, #0]
 80079f0:	e007      	b.n	8007a02 <sysvar_find+0x42>
  for (unsigned i=0; i<sizeof(g_sysvars)/sizeof(g_sysvars[0]); i++){
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	3301      	adds	r3, #1
 80079f6:	60fb      	str	r3, [r7, #12]
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	2b1b      	cmp	r3, #27
 80079fc:	d9e7      	bls.n	80079ce <sysvar_find+0xe>
  }
  return -1;
 80079fe:	2301      	movs	r3, #1
 8007a00:	425b      	negs	r3, r3
}
 8007a02:	0018      	movs	r0, r3
 8007a04:	46bd      	mov	sp, r7
 8007a06:	b004      	add	sp, #16
 8007a08:	bd80      	pop	{r7, pc}
 8007a0a:	46c0      	nop			@ (mov r8, r8)
 8007a0c:	0802aed8 	.word	0x0802aed8

08007a10 <is_id0>:
  uint8_t line_count;
  uint8_t line_idx;
  uint16_t line_no;
} lex_t;

static bool is_id0(char c){ return (c=='_') || isalpha((unsigned char)c); }
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b082      	sub	sp, #8
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	0002      	movs	r2, r0
 8007a18:	1dfb      	adds	r3, r7, #7
 8007a1a:	701a      	strb	r2, [r3, #0]
 8007a1c:	1dfb      	adds	r3, r7, #7
 8007a1e:	781b      	ldrb	r3, [r3, #0]
 8007a20:	2b5f      	cmp	r3, #95	@ 0x5f
 8007a22:	d009      	beq.n	8007a38 <is_id0+0x28>
 8007a24:	1dfb      	adds	r3, r7, #7
 8007a26:	781b      	ldrb	r3, [r3, #0]
 8007a28:	1c5a      	adds	r2, r3, #1
 8007a2a:	4b09      	ldr	r3, [pc, #36]	@ (8007a50 <is_id0+0x40>)
 8007a2c:	18d3      	adds	r3, r2, r3
 8007a2e:	781b      	ldrb	r3, [r3, #0]
 8007a30:	001a      	movs	r2, r3
 8007a32:	2303      	movs	r3, #3
 8007a34:	4013      	ands	r3, r2
 8007a36:	d001      	beq.n	8007a3c <is_id0+0x2c>
 8007a38:	2301      	movs	r3, #1
 8007a3a:	e000      	b.n	8007a3e <is_id0+0x2e>
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	1c1a      	adds	r2, r3, #0
 8007a40:	2301      	movs	r3, #1
 8007a42:	4013      	ands	r3, r2
 8007a44:	b2db      	uxtb	r3, r3
 8007a46:	0018      	movs	r0, r3
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	b002      	add	sp, #8
 8007a4c:	bd80      	pop	{r7, pc}
 8007a4e:	46c0      	nop			@ (mov r8, r8)
 8007a50:	0802b264 	.word	0x0802b264

08007a54 <is_idn>:
static bool is_idn(char c){ return (c=='_') || isalnum((unsigned char)c); }
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b082      	sub	sp, #8
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	0002      	movs	r2, r0
 8007a5c:	1dfb      	adds	r3, r7, #7
 8007a5e:	701a      	strb	r2, [r3, #0]
 8007a60:	1dfb      	adds	r3, r7, #7
 8007a62:	781b      	ldrb	r3, [r3, #0]
 8007a64:	2b5f      	cmp	r3, #95	@ 0x5f
 8007a66:	d009      	beq.n	8007a7c <is_idn+0x28>
 8007a68:	1dfb      	adds	r3, r7, #7
 8007a6a:	781b      	ldrb	r3, [r3, #0]
 8007a6c:	1c5a      	adds	r2, r3, #1
 8007a6e:	4b09      	ldr	r3, [pc, #36]	@ (8007a94 <is_idn+0x40>)
 8007a70:	18d3      	adds	r3, r2, r3
 8007a72:	781b      	ldrb	r3, [r3, #0]
 8007a74:	001a      	movs	r2, r3
 8007a76:	2307      	movs	r3, #7
 8007a78:	4013      	ands	r3, r2
 8007a7a:	d001      	beq.n	8007a80 <is_idn+0x2c>
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	e000      	b.n	8007a82 <is_idn+0x2e>
 8007a80:	2300      	movs	r3, #0
 8007a82:	1c1a      	adds	r2, r3, #0
 8007a84:	2301      	movs	r3, #1
 8007a86:	4013      	ands	r3, r2
 8007a88:	b2db      	uxtb	r3, r3
 8007a8a:	0018      	movs	r0, r3
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	b002      	add	sp, #8
 8007a90:	bd80      	pop	{r7, pc}
 8007a92:	46c0      	nop			@ (mov r8, r8)
 8007a94:	0802b264 	.word	0x0802b264

08007a98 <lex_init_prog>:


static void lex_init_prog(lex_t *lx, const char *s, const uint16_t *line_nos, uint8_t line_count){
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b084      	sub	sp, #16
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	60f8      	str	r0, [r7, #12]
 8007aa0:	60b9      	str	r1, [r7, #8]
 8007aa2:	607a      	str	r2, [r7, #4]
 8007aa4:	001a      	movs	r2, r3
 8007aa6:	1cfb      	adds	r3, r7, #3
 8007aa8:	701a      	strb	r2, [r3, #0]
  lx->s = s;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	68ba      	ldr	r2, [r7, #8]
 8007aae:	601a      	str	r2, [r3, #0]
  lx->pos = 0;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	809a      	strh	r2, [r3, #4]
  memset(&lx->cur, 0, sizeof(lx->cur));
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	3308      	adds	r3, #8
 8007aba:	2260      	movs	r2, #96	@ 0x60
 8007abc:	2100      	movs	r1, #0
 8007abe:	0018      	movs	r0, r3
 8007ac0:	f01d f804 	bl	8024acc <memset>
  lx->line_nos = line_nos;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	687a      	ldr	r2, [r7, #4]
 8007ac8:	669a      	str	r2, [r3, #104]	@ 0x68
  lx->line_count = line_count;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	1cfa      	adds	r2, r7, #3
 8007ace:	216c      	movs	r1, #108	@ 0x6c
 8007ad0:	7812      	ldrb	r2, [r2, #0]
 8007ad2:	545a      	strb	r2, [r3, r1]
  lx->line_idx = 0;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	226d      	movs	r2, #109	@ 0x6d
 8007ad8:	2100      	movs	r1, #0
 8007ada:	5499      	strb	r1, [r3, r2]
  lx->line_no = (line_nos && line_count) ? line_nos[0] : 0;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d006      	beq.n	8007af0 <lex_init_prog+0x58>
 8007ae2:	1cfb      	adds	r3, r7, #3
 8007ae4:	781b      	ldrb	r3, [r3, #0]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d002      	beq.n	8007af0 <lex_init_prog+0x58>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	881a      	ldrh	r2, [r3, #0]
 8007aee:	e000      	b.n	8007af2 <lex_init_prog+0x5a>
 8007af0:	2200      	movs	r2, #0
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	216e      	movs	r1, #110	@ 0x6e
 8007af6:	525a      	strh	r2, [r3, r1]
}
 8007af8:	46c0      	nop			@ (mov r8, r8)
 8007afa:	46bd      	mov	sp, r7
 8007afc:	b004      	add	sp, #16
 8007afe:	bd80      	pop	{r7, pc}

08007b00 <lex_skip_ws>:

static void lex_skip_ws(lex_t *lx){
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b082      	sub	sp, #8
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
  while (lx->s[lx->pos] && (lx->s[lx->pos]==' ' || lx->s[lx->pos]=='\t' || lx->s[lx->pos]=='\r' || lx->s[lx->pos]=='\n')){
 8007b08:	e040      	b.n	8007b8c <lex_skip_ws+0x8c>
    if (lx->s[lx->pos]=='\n'){
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	687a      	ldr	r2, [r7, #4]
 8007b10:	8892      	ldrh	r2, [r2, #4]
 8007b12:	189b      	adds	r3, r3, r2
 8007b14:	781b      	ldrb	r3, [r3, #0]
 8007b16:	2b0a      	cmp	r3, #10
 8007b18:	d132      	bne.n	8007b80 <lex_skip_ws+0x80>
      if (lx->line_nos && lx->line_count && (uint8_t)(lx->line_idx + 1) < lx->line_count){
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d022      	beq.n	8007b68 <lex_skip_ws+0x68>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	226c      	movs	r2, #108	@ 0x6c
 8007b26:	5c9b      	ldrb	r3, [r3, r2]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d01d      	beq.n	8007b68 <lex_skip_ws+0x68>
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	226d      	movs	r2, #109	@ 0x6d
 8007b30:	5c9b      	ldrb	r3, [r3, r2]
 8007b32:	3301      	adds	r3, #1
 8007b34:	b2da      	uxtb	r2, r3
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	216c      	movs	r1, #108	@ 0x6c
 8007b3a:	5c5b      	ldrb	r3, [r3, r1]
 8007b3c:	429a      	cmp	r2, r3
 8007b3e:	d213      	bcs.n	8007b68 <lex_skip_ws+0x68>
        lx->line_idx++;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	226d      	movs	r2, #109	@ 0x6d
 8007b44:	5c9b      	ldrb	r3, [r3, r2]
 8007b46:	3301      	adds	r3, #1
 8007b48:	b2d9      	uxtb	r1, r3
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	226d      	movs	r2, #109	@ 0x6d
 8007b4e:	5499      	strb	r1, [r3, r2]
        lx->line_no = lx->line_nos[lx->line_idx];
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	216d      	movs	r1, #109	@ 0x6d
 8007b58:	5c5b      	ldrb	r3, [r3, r1]
 8007b5a:	005b      	lsls	r3, r3, #1
 8007b5c:	18d3      	adds	r3, r2, r3
 8007b5e:	8819      	ldrh	r1, [r3, #0]
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	226e      	movs	r2, #110	@ 0x6e
 8007b64:	5299      	strh	r1, [r3, r2]
 8007b66:	e00b      	b.n	8007b80 <lex_skip_ws+0x80>
      } else if (!lx->line_nos){
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d107      	bne.n	8007b80 <lex_skip_ws+0x80>
        lx->line_no++;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	226e      	movs	r2, #110	@ 0x6e
 8007b74:	5a9b      	ldrh	r3, [r3, r2]
 8007b76:	3301      	adds	r3, #1
 8007b78:	b299      	uxth	r1, r3
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	226e      	movs	r2, #110	@ 0x6e
 8007b7e:	5299      	strh	r1, [r3, r2]
      }
    }
    lx->pos++;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	889b      	ldrh	r3, [r3, #4]
 8007b84:	3301      	adds	r3, #1
 8007b86:	b29a      	uxth	r2, r3
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	809a      	strh	r2, [r3, #4]
  while (lx->s[lx->pos] && (lx->s[lx->pos]==' ' || lx->s[lx->pos]=='\t' || lx->s[lx->pos]=='\r' || lx->s[lx->pos]=='\n')){
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	687a      	ldr	r2, [r7, #4]
 8007b92:	8892      	ldrh	r2, [r2, #4]
 8007b94:	189b      	adds	r3, r3, r2
 8007b96:	781b      	ldrb	r3, [r3, #0]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d01f      	beq.n	8007bdc <lex_skip_ws+0xdc>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	687a      	ldr	r2, [r7, #4]
 8007ba2:	8892      	ldrh	r2, [r2, #4]
 8007ba4:	189b      	adds	r3, r3, r2
 8007ba6:	781b      	ldrb	r3, [r3, #0]
 8007ba8:	2b20      	cmp	r3, #32
 8007baa:	d0ae      	beq.n	8007b0a <lex_skip_ws+0xa>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	687a      	ldr	r2, [r7, #4]
 8007bb2:	8892      	ldrh	r2, [r2, #4]
 8007bb4:	189b      	adds	r3, r3, r2
 8007bb6:	781b      	ldrb	r3, [r3, #0]
 8007bb8:	2b09      	cmp	r3, #9
 8007bba:	d0a6      	beq.n	8007b0a <lex_skip_ws+0xa>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	687a      	ldr	r2, [r7, #4]
 8007bc2:	8892      	ldrh	r2, [r2, #4]
 8007bc4:	189b      	adds	r3, r3, r2
 8007bc6:	781b      	ldrb	r3, [r3, #0]
 8007bc8:	2b0d      	cmp	r3, #13
 8007bca:	d09e      	beq.n	8007b0a <lex_skip_ws+0xa>
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	687a      	ldr	r2, [r7, #4]
 8007bd2:	8892      	ldrh	r2, [r2, #4]
 8007bd4:	189b      	adds	r3, r3, r2
 8007bd6:	781b      	ldrb	r3, [r3, #0]
 8007bd8:	2b0a      	cmp	r3, #10
 8007bda:	d096      	beq.n	8007b0a <lex_skip_ws+0xa>
  }
}
 8007bdc:	46c0      	nop			@ (mov r8, r8)
 8007bde:	46bd      	mov	sp, r7
 8007be0:	b002      	add	sp, #8
 8007be2:	bd80      	pop	{r7, pc}

08007be4 <kw>:

static bool kw(const char *id, const char *w){
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b084      	sub	sp, #16
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
 8007bec:	6039      	str	r1, [r7, #0]
  while (*id && *w){
 8007bee:	e040      	b.n	8007c72 <kw+0x8e>
    char a=(char)tolower((unsigned char)*id++);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	1c5a      	adds	r2, r3, #1
 8007bf4:	607a      	str	r2, [r7, #4]
 8007bf6:	210f      	movs	r1, #15
 8007bf8:	187a      	adds	r2, r7, r1
 8007bfa:	781b      	ldrb	r3, [r3, #0]
 8007bfc:	7013      	strb	r3, [r2, #0]
 8007bfe:	187b      	adds	r3, r7, r1
 8007c00:	781b      	ldrb	r3, [r3, #0]
 8007c02:	1c5a      	adds	r2, r3, #1
 8007c04:	4b28      	ldr	r3, [pc, #160]	@ (8007ca8 <kw+0xc4>)
 8007c06:	18d3      	adds	r3, r2, r3
 8007c08:	781b      	ldrb	r3, [r3, #0]
 8007c0a:	001a      	movs	r2, r3
 8007c0c:	2303      	movs	r3, #3
 8007c0e:	4013      	ands	r3, r2
 8007c10:	2b01      	cmp	r3, #1
 8007c12:	d103      	bne.n	8007c1c <kw+0x38>
 8007c14:	187b      	adds	r3, r7, r1
 8007c16:	781b      	ldrb	r3, [r3, #0]
 8007c18:	3320      	adds	r3, #32
 8007c1a:	e002      	b.n	8007c22 <kw+0x3e>
 8007c1c:	230f      	movs	r3, #15
 8007c1e:	18fb      	adds	r3, r7, r3
 8007c20:	781b      	ldrb	r3, [r3, #0]
 8007c22:	220e      	movs	r2, #14
 8007c24:	18ba      	adds	r2, r7, r2
 8007c26:	7013      	strb	r3, [r2, #0]
    char b=(char)tolower((unsigned char)*w++);
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	1c5a      	adds	r2, r3, #1
 8007c2c:	603a      	str	r2, [r7, #0]
 8007c2e:	210d      	movs	r1, #13
 8007c30:	187a      	adds	r2, r7, r1
 8007c32:	781b      	ldrb	r3, [r3, #0]
 8007c34:	7013      	strb	r3, [r2, #0]
 8007c36:	187b      	adds	r3, r7, r1
 8007c38:	781b      	ldrb	r3, [r3, #0]
 8007c3a:	1c5a      	adds	r2, r3, #1
 8007c3c:	4b1a      	ldr	r3, [pc, #104]	@ (8007ca8 <kw+0xc4>)
 8007c3e:	18d3      	adds	r3, r2, r3
 8007c40:	781b      	ldrb	r3, [r3, #0]
 8007c42:	001a      	movs	r2, r3
 8007c44:	2303      	movs	r3, #3
 8007c46:	4013      	ands	r3, r2
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	d103      	bne.n	8007c54 <kw+0x70>
 8007c4c:	187b      	adds	r3, r7, r1
 8007c4e:	781b      	ldrb	r3, [r3, #0]
 8007c50:	3320      	adds	r3, #32
 8007c52:	e002      	b.n	8007c5a <kw+0x76>
 8007c54:	230d      	movs	r3, #13
 8007c56:	18fb      	adds	r3, r7, r3
 8007c58:	781b      	ldrb	r3, [r3, #0]
 8007c5a:	210c      	movs	r1, #12
 8007c5c:	187a      	adds	r2, r7, r1
 8007c5e:	7013      	strb	r3, [r2, #0]
    if (a!=b) return false;
 8007c60:	230e      	movs	r3, #14
 8007c62:	18fa      	adds	r2, r7, r3
 8007c64:	187b      	adds	r3, r7, r1
 8007c66:	7812      	ldrb	r2, [r2, #0]
 8007c68:	781b      	ldrb	r3, [r3, #0]
 8007c6a:	429a      	cmp	r2, r3
 8007c6c:	d001      	beq.n	8007c72 <kw+0x8e>
 8007c6e:	2300      	movs	r3, #0
 8007c70:	e016      	b.n	8007ca0 <kw+0xbc>
  while (*id && *w){
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	781b      	ldrb	r3, [r3, #0]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d003      	beq.n	8007c82 <kw+0x9e>
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	781b      	ldrb	r3, [r3, #0]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d1b6      	bne.n	8007bf0 <kw+0xc>
  }
  return (*id==0 && *w==0);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	781b      	ldrb	r3, [r3, #0]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d105      	bne.n	8007c96 <kw+0xb2>
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	781b      	ldrb	r3, [r3, #0]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d101      	bne.n	8007c96 <kw+0xb2>
 8007c92:	2301      	movs	r3, #1
 8007c94:	e000      	b.n	8007c98 <kw+0xb4>
 8007c96:	2300      	movs	r3, #0
 8007c98:	1c1a      	adds	r2, r3, #0
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	4013      	ands	r3, r2
 8007c9e:	b2db      	uxtb	r3, r3
}
 8007ca0:	0018      	movs	r0, r3
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	b004      	add	sp, #16
 8007ca6:	bd80      	pop	{r7, pc}
 8007ca8:	0802b264 	.word	0x0802b264

08007cac <kw_kind>:

static tok_t kw_kind(const char *id){
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b082      	sub	sp, #8
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
  if (kw(id,"if")) return T_IF;
 8007cb4:	4a43      	ldr	r2, [pc, #268]	@ (8007dc4 <kw_kind+0x118>)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	0011      	movs	r1, r2
 8007cba:	0018      	movs	r0, r3
 8007cbc:	f7ff ff92 	bl	8007be4 <kw>
 8007cc0:	1e03      	subs	r3, r0, #0
 8007cc2:	d001      	beq.n	8007cc8 <kw_kind+0x1c>
 8007cc4:	2314      	movs	r3, #20
 8007cc6:	e078      	b.n	8007dba <kw_kind+0x10e>
  if (kw(id,"then")) return T_THEN;
 8007cc8:	4a3f      	ldr	r2, [pc, #252]	@ (8007dc8 <kw_kind+0x11c>)
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	0011      	movs	r1, r2
 8007cce:	0018      	movs	r0, r3
 8007cd0:	f7ff ff88 	bl	8007be4 <kw>
 8007cd4:	1e03      	subs	r3, r0, #0
 8007cd6:	d001      	beq.n	8007cdc <kw_kind+0x30>
 8007cd8:	2315      	movs	r3, #21
 8007cda:	e06e      	b.n	8007dba <kw_kind+0x10e>
  if (kw(id,"else")) return T_ELSE;
 8007cdc:	4a3b      	ldr	r2, [pc, #236]	@ (8007dcc <kw_kind+0x120>)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	0011      	movs	r1, r2
 8007ce2:	0018      	movs	r0, r3
 8007ce4:	f7ff ff7e 	bl	8007be4 <kw>
 8007ce8:	1e03      	subs	r3, r0, #0
 8007cea:	d001      	beq.n	8007cf0 <kw_kind+0x44>
 8007cec:	2316      	movs	r3, #22
 8007cee:	e064      	b.n	8007dba <kw_kind+0x10e>
  if (kw(id,"while")) return T_WHILE;
 8007cf0:	4a37      	ldr	r2, [pc, #220]	@ (8007dd0 <kw_kind+0x124>)
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	0011      	movs	r1, r2
 8007cf6:	0018      	movs	r0, r3
 8007cf8:	f7ff ff74 	bl	8007be4 <kw>
 8007cfc:	1e03      	subs	r3, r0, #0
 8007cfe:	d001      	beq.n	8007d04 <kw_kind+0x58>
 8007d00:	2317      	movs	r3, #23
 8007d02:	e05a      	b.n	8007dba <kw_kind+0x10e>
  if (kw(id,"do")) return T_DO;
 8007d04:	4a33      	ldr	r2, [pc, #204]	@ (8007dd4 <kw_kind+0x128>)
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	0011      	movs	r1, r2
 8007d0a:	0018      	movs	r0, r3
 8007d0c:	f7ff ff6a 	bl	8007be4 <kw>
 8007d10:	1e03      	subs	r3, r0, #0
 8007d12:	d001      	beq.n	8007d18 <kw_kind+0x6c>
 8007d14:	2318      	movs	r3, #24
 8007d16:	e050      	b.n	8007dba <kw_kind+0x10e>
  if (kw(id,"begin")) return T_BEGIN;
 8007d18:	4a2f      	ldr	r2, [pc, #188]	@ (8007dd8 <kw_kind+0x12c>)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	0011      	movs	r1, r2
 8007d1e:	0018      	movs	r0, r3
 8007d20:	f7ff ff60 	bl	8007be4 <kw>
 8007d24:	1e03      	subs	r3, r0, #0
 8007d26:	d001      	beq.n	8007d2c <kw_kind+0x80>
 8007d28:	2319      	movs	r3, #25
 8007d2a:	e046      	b.n	8007dba <kw_kind+0x10e>
  if (kw(id,"end")) return T_END;
 8007d2c:	4a2b      	ldr	r2, [pc, #172]	@ (8007ddc <kw_kind+0x130>)
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	0011      	movs	r1, r2
 8007d32:	0018      	movs	r0, r3
 8007d34:	f7ff ff56 	bl	8007be4 <kw>
 8007d38:	1e03      	subs	r3, r0, #0
 8007d3a:	d001      	beq.n	8007d40 <kw_kind+0x94>
 8007d3c:	231a      	movs	r3, #26
 8007d3e:	e03c      	b.n	8007dba <kw_kind+0x10e>
  if (kw(id,"repeat")) return T_REPEAT;
 8007d40:	4a27      	ldr	r2, [pc, #156]	@ (8007de0 <kw_kind+0x134>)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	0011      	movs	r1, r2
 8007d46:	0018      	movs	r0, r3
 8007d48:	f7ff ff4c 	bl	8007be4 <kw>
 8007d4c:	1e03      	subs	r3, r0, #0
 8007d4e:	d001      	beq.n	8007d54 <kw_kind+0xa8>
 8007d50:	231b      	movs	r3, #27
 8007d52:	e032      	b.n	8007dba <kw_kind+0x10e>
  if (kw(id,"until")) return T_UNTIL;
 8007d54:	4a23      	ldr	r2, [pc, #140]	@ (8007de4 <kw_kind+0x138>)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	0011      	movs	r1, r2
 8007d5a:	0018      	movs	r0, r3
 8007d5c:	f7ff ff42 	bl	8007be4 <kw>
 8007d60:	1e03      	subs	r3, r0, #0
 8007d62:	d001      	beq.n	8007d68 <kw_kind+0xbc>
 8007d64:	231c      	movs	r3, #28
 8007d66:	e028      	b.n	8007dba <kw_kind+0x10e>
  if (kw(id,"goto")) return T_GOTO;
 8007d68:	4a1f      	ldr	r2, [pc, #124]	@ (8007de8 <kw_kind+0x13c>)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	0011      	movs	r1, r2
 8007d6e:	0018      	movs	r0, r3
 8007d70:	f7ff ff38 	bl	8007be4 <kw>
 8007d74:	1e03      	subs	r3, r0, #0
 8007d76:	d001      	beq.n	8007d7c <kw_kind+0xd0>
 8007d78:	231d      	movs	r3, #29
 8007d7a:	e01e      	b.n	8007dba <kw_kind+0x10e>
  if (kw(id,"and")) return T_AND;
 8007d7c:	4a1b      	ldr	r2, [pc, #108]	@ (8007dec <kw_kind+0x140>)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	0011      	movs	r1, r2
 8007d82:	0018      	movs	r0, r3
 8007d84:	f7ff ff2e 	bl	8007be4 <kw>
 8007d88:	1e03      	subs	r3, r0, #0
 8007d8a:	d001      	beq.n	8007d90 <kw_kind+0xe4>
 8007d8c:	231e      	movs	r3, #30
 8007d8e:	e014      	b.n	8007dba <kw_kind+0x10e>
  if (kw(id,"or")) return T_OR;
 8007d90:	4a17      	ldr	r2, [pc, #92]	@ (8007df0 <kw_kind+0x144>)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	0011      	movs	r1, r2
 8007d96:	0018      	movs	r0, r3
 8007d98:	f7ff ff24 	bl	8007be4 <kw>
 8007d9c:	1e03      	subs	r3, r0, #0
 8007d9e:	d001      	beq.n	8007da4 <kw_kind+0xf8>
 8007da0:	231f      	movs	r3, #31
 8007da2:	e00a      	b.n	8007dba <kw_kind+0x10e>
  if (kw(id,"not")) return T_NOT;
 8007da4:	4a13      	ldr	r2, [pc, #76]	@ (8007df4 <kw_kind+0x148>)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	0011      	movs	r1, r2
 8007daa:	0018      	movs	r0, r3
 8007dac:	f7ff ff1a 	bl	8007be4 <kw>
 8007db0:	1e03      	subs	r3, r0, #0
 8007db2:	d001      	beq.n	8007db8 <kw_kind+0x10c>
 8007db4:	2320      	movs	r3, #32
 8007db6:	e000      	b.n	8007dba <kw_kind+0x10e>
  return T_ID;
 8007db8:	2302      	movs	r3, #2
}
 8007dba:	0018      	movs	r0, r3
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	b002      	add	sp, #8
 8007dc0:	bd80      	pop	{r7, pc}
 8007dc2:	46c0      	nop			@ (mov r8, r8)
 8007dc4:	08029a70 	.word	0x08029a70
 8007dc8:	08029a74 	.word	0x08029a74
 8007dcc:	08029a7c 	.word	0x08029a7c
 8007dd0:	08029a84 	.word	0x08029a84
 8007dd4:	08029a8c 	.word	0x08029a8c
 8007dd8:	08029a90 	.word	0x08029a90
 8007ddc:	08029a98 	.word	0x08029a98
 8007de0:	08029a9c 	.word	0x08029a9c
 8007de4:	08029aa4 	.word	0x08029aa4
 8007de8:	08029aac 	.word	0x08029aac
 8007dec:	08029ab4 	.word	0x08029ab4
 8007df0:	08029ab8 	.word	0x08029ab8
 8007df4:	08029abc 	.word	0x08029abc

08007df8 <lex_next>:

static void lex_next(lex_t *lx){
 8007df8:	b5b0      	push	{r4, r5, r7, lr}
 8007dfa:	b0a0      	sub	sp, #128	@ 0x80
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
  lex_skip_ws(lx);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	0018      	movs	r0, r3
 8007e04:	f7ff fe7c 	bl	8007b00 <lex_skip_ws>
  char c = lx->s[lx->pos];
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	687a      	ldr	r2, [r7, #4]
 8007e0e:	8892      	ldrh	r2, [r2, #4]
 8007e10:	189a      	adds	r2, r3, r2
 8007e12:	2577      	movs	r5, #119	@ 0x77
 8007e14:	197b      	adds	r3, r7, r5
 8007e16:	7812      	ldrb	r2, [r2, #0]
 8007e18:	701a      	strb	r2, [r3, #0]
  token_t t; memset(&t,0,sizeof(t)); t.k=T_EOF;
 8007e1a:	2414      	movs	r4, #20
 8007e1c:	193b      	adds	r3, r7, r4
 8007e1e:	2260      	movs	r2, #96	@ 0x60
 8007e20:	2100      	movs	r1, #0
 8007e22:	0018      	movs	r0, r3
 8007e24:	f01c fe52 	bl	8024acc <memset>
 8007e28:	0021      	movs	r1, r4
 8007e2a:	187b      	adds	r3, r7, r1
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	701a      	strb	r2, [r3, #0]

  if (!c){ lx->cur=t; return; }
 8007e30:	197b      	adds	r3, r7, r5
 8007e32:	781b      	ldrb	r3, [r3, #0]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d108      	bne.n	8007e4a <lex_next+0x52>
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	187a      	adds	r2, r7, r1
 8007e3c:	3308      	adds	r3, #8
 8007e3e:	0011      	movs	r1, r2
 8007e40:	2260      	movs	r2, #96	@ 0x60
 8007e42:	0018      	movs	r0, r3
 8007e44:	f01c ff04 	bl	8024c50 <memcpy>
 8007e48:	e1fb      	b.n	8008242 <lex_next+0x44a>

  if (isdigit((unsigned char)c)){
 8007e4a:	2377      	movs	r3, #119	@ 0x77
 8007e4c:	18fb      	adds	r3, r7, r3
 8007e4e:	781b      	ldrb	r3, [r3, #0]
 8007e50:	1c5a      	adds	r2, r3, #1
 8007e52:	4bcd      	ldr	r3, [pc, #820]	@ (8008188 <lex_next+0x390>)
 8007e54:	18d3      	adds	r3, r2, r3
 8007e56:	781b      	ldrb	r3, [r3, #0]
 8007e58:	001a      	movs	r2, r3
 8007e5a:	2304      	movs	r3, #4
 8007e5c:	4013      	ands	r3, r2
 8007e5e:	d035      	beq.n	8007ecc <lex_next+0xd4>
    int32_t v=0;
 8007e60:	2300      	movs	r3, #0
 8007e62:	67fb      	str	r3, [r7, #124]	@ 0x7c
    while (isdigit((unsigned char)lx->s[lx->pos])){
 8007e64:	e014      	b.n	8007e90 <lex_next+0x98>
      v = (int32_t)(v*10 + (lx->s[lx->pos]-'0'));
 8007e66:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007e68:	0013      	movs	r3, r2
 8007e6a:	009b      	lsls	r3, r3, #2
 8007e6c:	189b      	adds	r3, r3, r2
 8007e6e:	005b      	lsls	r3, r3, #1
 8007e70:	0019      	movs	r1, r3
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	687a      	ldr	r2, [r7, #4]
 8007e78:	8892      	ldrh	r2, [r2, #4]
 8007e7a:	189b      	adds	r3, r3, r2
 8007e7c:	781b      	ldrb	r3, [r3, #0]
 8007e7e:	3b30      	subs	r3, #48	@ 0x30
 8007e80:	18cb      	adds	r3, r1, r3
 8007e82:	67fb      	str	r3, [r7, #124]	@ 0x7c
      lx->pos++;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	889b      	ldrh	r3, [r3, #4]
 8007e88:	3301      	adds	r3, #1
 8007e8a:	b29a      	uxth	r2, r3
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	809a      	strh	r2, [r3, #4]
    while (isdigit((unsigned char)lx->s[lx->pos])){
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	687a      	ldr	r2, [r7, #4]
 8007e96:	8892      	ldrh	r2, [r2, #4]
 8007e98:	189b      	adds	r3, r3, r2
 8007e9a:	781b      	ldrb	r3, [r3, #0]
 8007e9c:	1c5a      	adds	r2, r3, #1
 8007e9e:	4bba      	ldr	r3, [pc, #744]	@ (8008188 <lex_next+0x390>)
 8007ea0:	18d3      	adds	r3, r2, r3
 8007ea2:	781b      	ldrb	r3, [r3, #0]
 8007ea4:	001a      	movs	r2, r3
 8007ea6:	2304      	movs	r3, #4
 8007ea8:	4013      	ands	r3, r2
 8007eaa:	d1dc      	bne.n	8007e66 <lex_next+0x6e>
    }
    t.k=T_NUM; t.num=v; lx->cur=t; return;
 8007eac:	2114      	movs	r1, #20
 8007eae:	187b      	adds	r3, r7, r1
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	701a      	strb	r2, [r3, #0]
 8007eb4:	187b      	adds	r3, r7, r1
 8007eb6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007eb8:	605a      	str	r2, [r3, #4]
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	187a      	adds	r2, r7, r1
 8007ebe:	3308      	adds	r3, #8
 8007ec0:	0011      	movs	r1, r2
 8007ec2:	2260      	movs	r2, #96	@ 0x60
 8007ec4:	0018      	movs	r0, r3
 8007ec6:	f01c fec3 	bl	8024c50 <memcpy>
 8007eca:	e1ba      	b.n	8008242 <lex_next+0x44a>
  }

  if (c=='\'' || c=='"'){
 8007ecc:	2277      	movs	r2, #119	@ 0x77
 8007ece:	18bb      	adds	r3, r7, r2
 8007ed0:	781b      	ldrb	r3, [r3, #0]
 8007ed2:	2b27      	cmp	r3, #39	@ 0x27
 8007ed4:	d004      	beq.n	8007ee0 <lex_next+0xe8>
 8007ed6:	18bb      	adds	r3, r7, r2
 8007ed8:	781b      	ldrb	r3, [r3, #0]
 8007eda:	2b22      	cmp	r3, #34	@ 0x22
 8007edc:	d000      	beq.n	8007ee0 <lex_next+0xe8>
 8007ede:	e079      	b.n	8007fd4 <lex_next+0x1dc>
    char quote = c;
 8007ee0:	2376      	movs	r3, #118	@ 0x76
 8007ee2:	18fb      	adds	r3, r7, r3
 8007ee4:	2277      	movs	r2, #119	@ 0x77
 8007ee6:	18ba      	adds	r2, r7, r2
 8007ee8:	7812      	ldrb	r2, [r2, #0]
 8007eea:	701a      	strb	r2, [r3, #0]
    lx->pos++;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	889b      	ldrh	r3, [r3, #4]
 8007ef0:	3301      	adds	r3, #1
 8007ef2:	b29a      	uxth	r2, r3
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	809a      	strh	r2, [r3, #4]
    uint16_t n=0;
 8007ef8:	237a      	movs	r3, #122	@ 0x7a
 8007efa:	18fb      	adds	r3, r7, r3
 8007efc:	2200      	movs	r2, #0
 8007efe:	801a      	strh	r2, [r3, #0]
    while (lx->s[lx->pos] && lx->s[lx->pos]!=quote && lx->s[lx->pos]!='\n' && lx->s[lx->pos]!='\r'){
 8007f00:	e01a      	b.n	8007f38 <lex_next+0x140>
      if (n < (MP_LINE_LEN-1)) t.str[n++] = lx->s[lx->pos];
 8007f02:	217a      	movs	r1, #122	@ 0x7a
 8007f04:	187b      	adds	r3, r7, r1
 8007f06:	881b      	ldrh	r3, [r3, #0]
 8007f08:	2b46      	cmp	r3, #70	@ 0x46
 8007f0a:	d80f      	bhi.n	8007f2c <lex_next+0x134>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	687a      	ldr	r2, [r7, #4]
 8007f12:	8892      	ldrh	r2, [r2, #4]
 8007f14:	189a      	adds	r2, r3, r2
 8007f16:	187b      	adds	r3, r7, r1
 8007f18:	881b      	ldrh	r3, [r3, #0]
 8007f1a:	1879      	adds	r1, r7, r1
 8007f1c:	1c58      	adds	r0, r3, #1
 8007f1e:	8008      	strh	r0, [r1, #0]
 8007f20:	0019      	movs	r1, r3
 8007f22:	7812      	ldrb	r2, [r2, #0]
 8007f24:	2314      	movs	r3, #20
 8007f26:	18fb      	adds	r3, r7, r3
 8007f28:	185b      	adds	r3, r3, r1
 8007f2a:	751a      	strb	r2, [r3, #20]
      lx->pos++;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	889b      	ldrh	r3, [r3, #4]
 8007f30:	3301      	adds	r3, #1
 8007f32:	b29a      	uxth	r2, r3
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	809a      	strh	r2, [r3, #4]
    while (lx->s[lx->pos] && lx->s[lx->pos]!=quote && lx->s[lx->pos]!='\n' && lx->s[lx->pos]!='\r'){
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	687a      	ldr	r2, [r7, #4]
 8007f3e:	8892      	ldrh	r2, [r2, #4]
 8007f40:	189b      	adds	r3, r3, r2
 8007f42:	781b      	ldrb	r3, [r3, #0]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d01a      	beq.n	8007f7e <lex_next+0x186>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	687a      	ldr	r2, [r7, #4]
 8007f4e:	8892      	ldrh	r2, [r2, #4]
 8007f50:	189b      	adds	r3, r3, r2
 8007f52:	781b      	ldrb	r3, [r3, #0]
 8007f54:	2276      	movs	r2, #118	@ 0x76
 8007f56:	18ba      	adds	r2, r7, r2
 8007f58:	7812      	ldrb	r2, [r2, #0]
 8007f5a:	429a      	cmp	r2, r3
 8007f5c:	d00f      	beq.n	8007f7e <lex_next+0x186>
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	687a      	ldr	r2, [r7, #4]
 8007f64:	8892      	ldrh	r2, [r2, #4]
 8007f66:	189b      	adds	r3, r3, r2
 8007f68:	781b      	ldrb	r3, [r3, #0]
 8007f6a:	2b0a      	cmp	r3, #10
 8007f6c:	d007      	beq.n	8007f7e <lex_next+0x186>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	687a      	ldr	r2, [r7, #4]
 8007f74:	8892      	ldrh	r2, [r2, #4]
 8007f76:	189b      	adds	r3, r3, r2
 8007f78:	781b      	ldrb	r3, [r3, #0]
 8007f7a:	2b0d      	cmp	r3, #13
 8007f7c:	d1c1      	bne.n	8007f02 <lex_next+0x10a>
    }
    if (lx->s[lx->pos]==quote) lx->pos++;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	687a      	ldr	r2, [r7, #4]
 8007f84:	8892      	ldrh	r2, [r2, #4]
 8007f86:	189b      	adds	r3, r3, r2
 8007f88:	781b      	ldrb	r3, [r3, #0]
 8007f8a:	2276      	movs	r2, #118	@ 0x76
 8007f8c:	18ba      	adds	r2, r7, r2
 8007f8e:	7812      	ldrb	r2, [r2, #0]
 8007f90:	429a      	cmp	r2, r3
 8007f92:	d105      	bne.n	8007fa0 <lex_next+0x1a8>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	889b      	ldrh	r3, [r3, #4]
 8007f98:	3301      	adds	r3, #1
 8007f9a:	b29a      	uxth	r2, r3
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	809a      	strh	r2, [r3, #4]
    t.str[n]=0;
 8007fa0:	217a      	movs	r1, #122	@ 0x7a
 8007fa2:	187b      	adds	r3, r7, r1
 8007fa4:	881b      	ldrh	r3, [r3, #0]
 8007fa6:	2014      	movs	r0, #20
 8007fa8:	183a      	adds	r2, r7, r0
 8007faa:	18d3      	adds	r3, r2, r3
 8007fac:	2200      	movs	r2, #0
 8007fae:	751a      	strb	r2, [r3, #20]
    t.slen=(uint8_t)n;
 8007fb0:	187b      	adds	r3, r7, r1
 8007fb2:	881b      	ldrh	r3, [r3, #0]
 8007fb4:	b2d9      	uxtb	r1, r3
 8007fb6:	183b      	adds	r3, r7, r0
 8007fb8:	225c      	movs	r2, #92	@ 0x5c
 8007fba:	5499      	strb	r1, [r3, r2]
    t.k=T_STR;
 8007fbc:	183b      	adds	r3, r7, r0
 8007fbe:	2203      	movs	r2, #3
 8007fc0:	701a      	strb	r2, [r3, #0]
    lx->cur=t;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	183a      	adds	r2, r7, r0
 8007fc6:	3308      	adds	r3, #8
 8007fc8:	0011      	movs	r1, r2
 8007fca:	2260      	movs	r2, #96	@ 0x60
 8007fcc:	0018      	movs	r0, r3
 8007fce:	f01c fe3f 	bl	8024c50 <memcpy>
    return;
 8007fd2:	e136      	b.n	8008242 <lex_next+0x44a>
  }

  if (is_id0(c)){
 8007fd4:	2377      	movs	r3, #119	@ 0x77
 8007fd6:	18fb      	adds	r3, r7, r3
 8007fd8:	781b      	ldrb	r3, [r3, #0]
 8007fda:	0018      	movs	r0, r3
 8007fdc:	f7ff fd18 	bl	8007a10 <is_id0>
 8007fe0:	1e03      	subs	r3, r0, #0
 8007fe2:	d04d      	beq.n	8008080 <lex_next+0x288>
    char buf[MP_NAME_LEN];
    uint16_t i=0;
 8007fe4:	2378      	movs	r3, #120	@ 0x78
 8007fe6:	18fb      	adds	r3, r7, r3
 8007fe8:	2200      	movs	r2, #0
 8007fea:	801a      	strh	r2, [r3, #0]
    while (is_idn(lx->s[lx->pos]) && i < (MP_NAME_LEN-1)) buf[i++] = lx->s[lx->pos++];
 8007fec:	e013      	b.n	8008016 <lex_next+0x21e>
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681a      	ldr	r2, [r3, #0]
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	889b      	ldrh	r3, [r3, #4]
 8007ff6:	1c59      	adds	r1, r3, #1
 8007ff8:	b288      	uxth	r0, r1
 8007ffa:	6879      	ldr	r1, [r7, #4]
 8007ffc:	8088      	strh	r0, [r1, #4]
 8007ffe:	18d2      	adds	r2, r2, r3
 8008000:	2178      	movs	r1, #120	@ 0x78
 8008002:	187b      	adds	r3, r7, r1
 8008004:	881b      	ldrh	r3, [r3, #0]
 8008006:	1879      	adds	r1, r7, r1
 8008008:	1c58      	adds	r0, r3, #1
 800800a:	8008      	strh	r0, [r1, #0]
 800800c:	0019      	movs	r1, r3
 800800e:	7812      	ldrb	r2, [r2, #0]
 8008010:	2308      	movs	r3, #8
 8008012:	18fb      	adds	r3, r7, r3
 8008014:	545a      	strb	r2, [r3, r1]
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	687a      	ldr	r2, [r7, #4]
 800801c:	8892      	ldrh	r2, [r2, #4]
 800801e:	189b      	adds	r3, r3, r2
 8008020:	781b      	ldrb	r3, [r3, #0]
 8008022:	0018      	movs	r0, r3
 8008024:	f7ff fd16 	bl	8007a54 <is_idn>
 8008028:	1e03      	subs	r3, r0, #0
 800802a:	d004      	beq.n	8008036 <lex_next+0x23e>
 800802c:	2378      	movs	r3, #120	@ 0x78
 800802e:	18fb      	adds	r3, r7, r3
 8008030:	881b      	ldrh	r3, [r3, #0]
 8008032:	2b0a      	cmp	r3, #10
 8008034:	d9db      	bls.n	8007fee <lex_next+0x1f6>
    buf[i]=0;
 8008036:	2378      	movs	r3, #120	@ 0x78
 8008038:	18fb      	adds	r3, r7, r3
 800803a:	881b      	ldrh	r3, [r3, #0]
 800803c:	2408      	movs	r4, #8
 800803e:	193a      	adds	r2, r7, r4
 8008040:	2100      	movs	r1, #0
 8008042:	54d1      	strb	r1, [r2, r3]
    t.k = kw_kind(buf);
 8008044:	193b      	adds	r3, r7, r4
 8008046:	0018      	movs	r0, r3
 8008048:	f7ff fe30 	bl	8007cac <kw_kind>
 800804c:	0003      	movs	r3, r0
 800804e:	001a      	movs	r2, r3
 8008050:	2014      	movs	r0, #20
 8008052:	183b      	adds	r3, r7, r0
 8008054:	701a      	strb	r2, [r3, #0]
    strncpy(t.id, buf, MP_NAME_LEN);
 8008056:	1939      	adds	r1, r7, r4
 8008058:	0004      	movs	r4, r0
 800805a:	183b      	adds	r3, r7, r0
 800805c:	3308      	adds	r3, #8
 800805e:	220c      	movs	r2, #12
 8008060:	0018      	movs	r0, r3
 8008062:	f01c fd4c 	bl	8024afe <strncpy>
    t.id[MP_NAME_LEN-1]=0;
 8008066:	0020      	movs	r0, r4
 8008068:	183b      	adds	r3, r7, r0
 800806a:	2200      	movs	r2, #0
 800806c:	74da      	strb	r2, [r3, #19]
    lx->cur=t; return;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	183a      	adds	r2, r7, r0
 8008072:	3308      	adds	r3, #8
 8008074:	0011      	movs	r1, r2
 8008076:	2260      	movs	r2, #96	@ 0x60
 8008078:	0018      	movs	r0, r3
 800807a:	f01c fde9 	bl	8024c50 <memcpy>
 800807e:	e0e0      	b.n	8008242 <lex_next+0x44a>
  }

  if (c==':' && lx->s[lx->pos+1]=='='){ lx->pos+=2; t.k=T_ASSIGN; lx->cur=t; return; }
 8008080:	2377      	movs	r3, #119	@ 0x77
 8008082:	18fb      	adds	r3, r7, r3
 8008084:	781b      	ldrb	r3, [r3, #0]
 8008086:	2b3a      	cmp	r3, #58	@ 0x3a
 8008088:	d11b      	bne.n	80080c2 <lex_next+0x2ca>
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	889b      	ldrh	r3, [r3, #4]
 8008092:	3301      	adds	r3, #1
 8008094:	18d3      	adds	r3, r2, r3
 8008096:	781b      	ldrb	r3, [r3, #0]
 8008098:	2b3d      	cmp	r3, #61	@ 0x3d
 800809a:	d112      	bne.n	80080c2 <lex_next+0x2ca>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	889b      	ldrh	r3, [r3, #4]
 80080a0:	3302      	adds	r3, #2
 80080a2:	b29a      	uxth	r2, r3
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	809a      	strh	r2, [r3, #4]
 80080a8:	2114      	movs	r1, #20
 80080aa:	187b      	adds	r3, r7, r1
 80080ac:	2204      	movs	r2, #4
 80080ae:	701a      	strb	r2, [r3, #0]
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	187a      	adds	r2, r7, r1
 80080b4:	3308      	adds	r3, #8
 80080b6:	0011      	movs	r1, r2
 80080b8:	2260      	movs	r2, #96	@ 0x60
 80080ba:	0018      	movs	r0, r3
 80080bc:	f01c fdc8 	bl	8024c50 <memcpy>
 80080c0:	e0bf      	b.n	8008242 <lex_next+0x44a>
  if (c=='<' && lx->s[lx->pos+1]=='='){ lx->pos+=2; t.k=T_LTE; lx->cur=t; return; }
 80080c2:	2377      	movs	r3, #119	@ 0x77
 80080c4:	18fb      	adds	r3, r7, r3
 80080c6:	781b      	ldrb	r3, [r3, #0]
 80080c8:	2b3c      	cmp	r3, #60	@ 0x3c
 80080ca:	d11b      	bne.n	8008104 <lex_next+0x30c>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681a      	ldr	r2, [r3, #0]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	889b      	ldrh	r3, [r3, #4]
 80080d4:	3301      	adds	r3, #1
 80080d6:	18d3      	adds	r3, r2, r3
 80080d8:	781b      	ldrb	r3, [r3, #0]
 80080da:	2b3d      	cmp	r3, #61	@ 0x3d
 80080dc:	d112      	bne.n	8008104 <lex_next+0x30c>
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	889b      	ldrh	r3, [r3, #4]
 80080e2:	3302      	adds	r3, #2
 80080e4:	b29a      	uxth	r2, r3
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	809a      	strh	r2, [r3, #4]
 80080ea:	2114      	movs	r1, #20
 80080ec:	187b      	adds	r3, r7, r1
 80080ee:	2211      	movs	r2, #17
 80080f0:	701a      	strb	r2, [r3, #0]
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	187a      	adds	r2, r7, r1
 80080f6:	3308      	adds	r3, #8
 80080f8:	0011      	movs	r1, r2
 80080fa:	2260      	movs	r2, #96	@ 0x60
 80080fc:	0018      	movs	r0, r3
 80080fe:	f01c fda7 	bl	8024c50 <memcpy>
 8008102:	e09e      	b.n	8008242 <lex_next+0x44a>
  if (c=='>' && lx->s[lx->pos+1]=='='){ lx->pos+=2; t.k=T_GTE; lx->cur=t; return; }
 8008104:	2377      	movs	r3, #119	@ 0x77
 8008106:	18fb      	adds	r3, r7, r3
 8008108:	781b      	ldrb	r3, [r3, #0]
 800810a:	2b3e      	cmp	r3, #62	@ 0x3e
 800810c:	d11b      	bne.n	8008146 <lex_next+0x34e>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681a      	ldr	r2, [r3, #0]
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	889b      	ldrh	r3, [r3, #4]
 8008116:	3301      	adds	r3, #1
 8008118:	18d3      	adds	r3, r2, r3
 800811a:	781b      	ldrb	r3, [r3, #0]
 800811c:	2b3d      	cmp	r3, #61	@ 0x3d
 800811e:	d112      	bne.n	8008146 <lex_next+0x34e>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	889b      	ldrh	r3, [r3, #4]
 8008124:	3302      	adds	r3, #2
 8008126:	b29a      	uxth	r2, r3
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	809a      	strh	r2, [r3, #4]
 800812c:	2114      	movs	r1, #20
 800812e:	187b      	adds	r3, r7, r1
 8008130:	2213      	movs	r2, #19
 8008132:	701a      	strb	r2, [r3, #0]
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	187a      	adds	r2, r7, r1
 8008138:	3308      	adds	r3, #8
 800813a:	0011      	movs	r1, r2
 800813c:	2260      	movs	r2, #96	@ 0x60
 800813e:	0018      	movs	r0, r3
 8008140:	f01c fd86 	bl	8024c50 <memcpy>
 8008144:	e07d      	b.n	8008242 <lex_next+0x44a>
  if (c=='<' && lx->s[lx->pos+1]=='>'){ lx->pos+=2; t.k=T_NEQ; lx->cur=t; return; }
 8008146:	2377      	movs	r3, #119	@ 0x77
 8008148:	18fb      	adds	r3, r7, r3
 800814a:	781b      	ldrb	r3, [r3, #0]
 800814c:	2b3c      	cmp	r3, #60	@ 0x3c
 800814e:	d11d      	bne.n	800818c <lex_next+0x394>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681a      	ldr	r2, [r3, #0]
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	889b      	ldrh	r3, [r3, #4]
 8008158:	3301      	adds	r3, #1
 800815a:	18d3      	adds	r3, r2, r3
 800815c:	781b      	ldrb	r3, [r3, #0]
 800815e:	2b3e      	cmp	r3, #62	@ 0x3e
 8008160:	d114      	bne.n	800818c <lex_next+0x394>
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	889b      	ldrh	r3, [r3, #4]
 8008166:	3302      	adds	r3, #2
 8008168:	b29a      	uxth	r2, r3
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	809a      	strh	r2, [r3, #4]
 800816e:	2114      	movs	r1, #20
 8008170:	187b      	adds	r3, r7, r1
 8008172:	220f      	movs	r2, #15
 8008174:	701a      	strb	r2, [r3, #0]
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	187a      	adds	r2, r7, r1
 800817a:	3308      	adds	r3, #8
 800817c:	0011      	movs	r1, r2
 800817e:	2260      	movs	r2, #96	@ 0x60
 8008180:	0018      	movs	r0, r3
 8008182:	f01c fd65 	bl	8024c50 <memcpy>
 8008186:	e05c      	b.n	8008242 <lex_next+0x44a>
 8008188:	0802b264 	.word	0x0802b264

  lx->pos++;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	889b      	ldrh	r3, [r3, #4]
 8008190:	3301      	adds	r3, #1
 8008192:	b29a      	uxth	r2, r3
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	809a      	strh	r2, [r3, #4]
  switch(c){
 8008198:	2377      	movs	r3, #119	@ 0x77
 800819a:	18fb      	adds	r3, r7, r3
 800819c:	781b      	ldrb	r3, [r3, #0]
 800819e:	3b25      	subs	r3, #37	@ 0x25
 80081a0:	2b19      	cmp	r3, #25
 80081a2:	d840      	bhi.n	8008226 <lex_next+0x42e>
 80081a4:	009a      	lsls	r2, r3, #2
 80081a6:	4b28      	ldr	r3, [pc, #160]	@ (8008248 <lex_next+0x450>)
 80081a8:	18d3      	adds	r3, r2, r3
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	469f      	mov	pc, r3
    case ';': t.k=T_SEMI; break;
 80081ae:	2314      	movs	r3, #20
 80081b0:	18fb      	adds	r3, r7, r3
 80081b2:	2205      	movs	r2, #5
 80081b4:	701a      	strb	r2, [r3, #0]
 80081b6:	e03b      	b.n	8008230 <lex_next+0x438>
    case '(': t.k=T_LP; break;
 80081b8:	2314      	movs	r3, #20
 80081ba:	18fb      	adds	r3, r7, r3
 80081bc:	2206      	movs	r2, #6
 80081be:	701a      	strb	r2, [r3, #0]
 80081c0:	e036      	b.n	8008230 <lex_next+0x438>
    case ')': t.k=T_RP; break;
 80081c2:	2314      	movs	r3, #20
 80081c4:	18fb      	adds	r3, r7, r3
 80081c6:	2207      	movs	r2, #7
 80081c8:	701a      	strb	r2, [r3, #0]
 80081ca:	e031      	b.n	8008230 <lex_next+0x438>
    case ',': t.k=T_COMMA; break;
 80081cc:	2314      	movs	r3, #20
 80081ce:	18fb      	adds	r3, r7, r3
 80081d0:	2208      	movs	r2, #8
 80081d2:	701a      	strb	r2, [r3, #0]
 80081d4:	e02c      	b.n	8008230 <lex_next+0x438>
    case '+': t.k=T_PLUS; break;
 80081d6:	2314      	movs	r3, #20
 80081d8:	18fb      	adds	r3, r7, r3
 80081da:	2209      	movs	r2, #9
 80081dc:	701a      	strb	r2, [r3, #0]
 80081de:	e027      	b.n	8008230 <lex_next+0x438>
    case '-': t.k=T_MINUS; break;
 80081e0:	2314      	movs	r3, #20
 80081e2:	18fb      	adds	r3, r7, r3
 80081e4:	220a      	movs	r2, #10
 80081e6:	701a      	strb	r2, [r3, #0]
 80081e8:	e022      	b.n	8008230 <lex_next+0x438>
    case '*': t.k=T_MUL; break;
 80081ea:	2314      	movs	r3, #20
 80081ec:	18fb      	adds	r3, r7, r3
 80081ee:	220b      	movs	r2, #11
 80081f0:	701a      	strb	r2, [r3, #0]
 80081f2:	e01d      	b.n	8008230 <lex_next+0x438>
    case '/': t.k=T_DIV; break;
 80081f4:	2314      	movs	r3, #20
 80081f6:	18fb      	adds	r3, r7, r3
 80081f8:	220c      	movs	r2, #12
 80081fa:	701a      	strb	r2, [r3, #0]
 80081fc:	e018      	b.n	8008230 <lex_next+0x438>
    case '%': t.k=T_MOD; break;
 80081fe:	2314      	movs	r3, #20
 8008200:	18fb      	adds	r3, r7, r3
 8008202:	220d      	movs	r2, #13
 8008204:	701a      	strb	r2, [r3, #0]
 8008206:	e013      	b.n	8008230 <lex_next+0x438>
    case '=': t.k=T_EQ; break;
 8008208:	2314      	movs	r3, #20
 800820a:	18fb      	adds	r3, r7, r3
 800820c:	220e      	movs	r2, #14
 800820e:	701a      	strb	r2, [r3, #0]
 8008210:	e00e      	b.n	8008230 <lex_next+0x438>
    case '<': t.k=T_LT; break;
 8008212:	2314      	movs	r3, #20
 8008214:	18fb      	adds	r3, r7, r3
 8008216:	2210      	movs	r2, #16
 8008218:	701a      	strb	r2, [r3, #0]
 800821a:	e009      	b.n	8008230 <lex_next+0x438>
    case '>': t.k=T_GT; break;
 800821c:	2314      	movs	r3, #20
 800821e:	18fb      	adds	r3, r7, r3
 8008220:	2212      	movs	r2, #18
 8008222:	701a      	strb	r2, [r3, #0]
 8008224:	e004      	b.n	8008230 <lex_next+0x438>
    default:  t.k=T_EOF; break;
 8008226:	2314      	movs	r3, #20
 8008228:	18fb      	adds	r3, r7, r3
 800822a:	2200      	movs	r2, #0
 800822c:	701a      	strb	r2, [r3, #0]
 800822e:	46c0      	nop			@ (mov r8, r8)
  }
  lx->cur=t;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2214      	movs	r2, #20
 8008234:	18ba      	adds	r2, r7, r2
 8008236:	3308      	adds	r3, #8
 8008238:	0011      	movs	r1, r2
 800823a:	2260      	movs	r2, #96	@ 0x60
 800823c:	0018      	movs	r0, r3
 800823e:	f01c fd07 	bl	8024c50 <memcpy>
}
 8008242:	46bd      	mov	sp, r7
 8008244:	b020      	add	sp, #128	@ 0x80
 8008246:	bdb0      	pop	{r4, r5, r7, pc}
 8008248:	0802afb8 	.word	0x0802afb8

0800824c <set_err>:
  uint8_t fix_n;
} program_t;

static const char *g_err=0;
static int g_err_line=-1;
static void set_err(const char *e, int line){ if(!g_err){ g_err=e; g_err_line=line; } }
 800824c:	b580      	push	{r7, lr}
 800824e:	b082      	sub	sp, #8
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
 8008254:	6039      	str	r1, [r7, #0]
 8008256:	4b07      	ldr	r3, [pc, #28]	@ (8008274 <set_err+0x28>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d105      	bne.n	800826a <set_err+0x1e>
 800825e:	4b05      	ldr	r3, [pc, #20]	@ (8008274 <set_err+0x28>)
 8008260:	687a      	ldr	r2, [r7, #4]
 8008262:	601a      	str	r2, [r3, #0]
 8008264:	4b04      	ldr	r3, [pc, #16]	@ (8008278 <set_err+0x2c>)
 8008266:	683a      	ldr	r2, [r7, #0]
 8008268:	601a      	str	r2, [r3, #0]
 800826a:	46c0      	nop			@ (mov r8, r8)
 800826c:	46bd      	mov	sp, r7
 800826e:	b002      	add	sp, #8
 8008270:	bd80      	pop	{r7, pc}
 8008272:	46c0      	nop			@ (mov r8, r8)
 8008274:	2000092c 	.word	0x2000092c
 8008278:	20000004 	.word	0x20000004

0800827c <emit_u8>:

static bool emit_u8(program_t *p, uint8_t b){ if (p->len+1>MP_BC_MAX) return false; p->bc[p->len++]=b; return true; }
 800827c:	b580      	push	{r7, lr}
 800827e:	b082      	sub	sp, #8
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
 8008284:	000a      	movs	r2, r1
 8008286:	1cfb      	adds	r3, r7, #3
 8008288:	701a      	strb	r2, [r3, #0]
 800828a:	687a      	ldr	r2, [r7, #4]
 800828c:	23c0      	movs	r3, #192	@ 0xc0
 800828e:	00db      	lsls	r3, r3, #3
 8008290:	5ad2      	ldrh	r2, [r2, r3]
 8008292:	23c0      	movs	r3, #192	@ 0xc0
 8008294:	00db      	lsls	r3, r3, #3
 8008296:	429a      	cmp	r2, r3
 8008298:	d301      	bcc.n	800829e <emit_u8+0x22>
 800829a:	2300      	movs	r3, #0
 800829c:	e00f      	b.n	80082be <emit_u8+0x42>
 800829e:	687a      	ldr	r2, [r7, #4]
 80082a0:	23c0      	movs	r3, #192	@ 0xc0
 80082a2:	00db      	lsls	r3, r3, #3
 80082a4:	5ad3      	ldrh	r3, [r2, r3]
 80082a6:	1c5a      	adds	r2, r3, #1
 80082a8:	b290      	uxth	r0, r2
 80082aa:	6879      	ldr	r1, [r7, #4]
 80082ac:	22c0      	movs	r2, #192	@ 0xc0
 80082ae:	00d2      	lsls	r2, r2, #3
 80082b0:	5288      	strh	r0, [r1, r2]
 80082b2:	0019      	movs	r1, r3
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	1cfa      	adds	r2, r7, #3
 80082b8:	7812      	ldrb	r2, [r2, #0]
 80082ba:	545a      	strb	r2, [r3, r1]
 80082bc:	2301      	movs	r3, #1
 80082be:	0018      	movs	r0, r3
 80082c0:	46bd      	mov	sp, r7
 80082c2:	b002      	add	sp, #8
 80082c4:	bd80      	pop	{r7, pc}
	...

080082c8 <emit_u16>:
static bool emit_u16(program_t *p, uint16_t v){
 80082c8:	b590      	push	{r4, r7, lr}
 80082ca:	b083      	sub	sp, #12
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
 80082d0:	000a      	movs	r2, r1
 80082d2:	1cbb      	adds	r3, r7, #2
 80082d4:	801a      	strh	r2, [r3, #0]
  if (p->len+2>MP_BC_MAX) return false;
 80082d6:	687a      	ldr	r2, [r7, #4]
 80082d8:	23c0      	movs	r3, #192	@ 0xc0
 80082da:	00db      	lsls	r3, r3, #3
 80082dc:	5ad3      	ldrh	r3, [r2, r3]
 80082de:	4a16      	ldr	r2, [pc, #88]	@ (8008338 <emit_u16+0x70>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d901      	bls.n	80082e8 <emit_u16+0x20>
 80082e4:	2300      	movs	r3, #0
 80082e6:	e022      	b.n	800832e <emit_u16+0x66>
  p->bc[p->len++]=(uint8_t)(v&0xFF);
 80082e8:	687a      	ldr	r2, [r7, #4]
 80082ea:	23c0      	movs	r3, #192	@ 0xc0
 80082ec:	00db      	lsls	r3, r3, #3
 80082ee:	5ad3      	ldrh	r3, [r2, r3]
 80082f0:	1c5a      	adds	r2, r3, #1
 80082f2:	b290      	uxth	r0, r2
 80082f4:	6879      	ldr	r1, [r7, #4]
 80082f6:	22c0      	movs	r2, #192	@ 0xc0
 80082f8:	00d2      	lsls	r2, r2, #3
 80082fa:	5288      	strh	r0, [r1, r2]
 80082fc:	001a      	movs	r2, r3
 80082fe:	1cbb      	adds	r3, r7, #2
 8008300:	881b      	ldrh	r3, [r3, #0]
 8008302:	b2d9      	uxtb	r1, r3
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	5499      	strb	r1, [r3, r2]
  p->bc[p->len++]=(uint8_t)((v>>8)&0xFF);
 8008308:	1cbb      	adds	r3, r7, #2
 800830a:	881b      	ldrh	r3, [r3, #0]
 800830c:	0a1b      	lsrs	r3, r3, #8
 800830e:	b298      	uxth	r0, r3
 8008310:	687a      	ldr	r2, [r7, #4]
 8008312:	23c0      	movs	r3, #192	@ 0xc0
 8008314:	00db      	lsls	r3, r3, #3
 8008316:	5ad3      	ldrh	r3, [r2, r3]
 8008318:	1c5a      	adds	r2, r3, #1
 800831a:	b294      	uxth	r4, r2
 800831c:	6879      	ldr	r1, [r7, #4]
 800831e:	22c0      	movs	r2, #192	@ 0xc0
 8008320:	00d2      	lsls	r2, r2, #3
 8008322:	528c      	strh	r4, [r1, r2]
 8008324:	001a      	movs	r2, r3
 8008326:	b2c1      	uxtb	r1, r0
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	5499      	strb	r1, [r3, r2]
  return true;
 800832c:	2301      	movs	r3, #1
}
 800832e:	0018      	movs	r0, r3
 8008330:	46bd      	mov	sp, r7
 8008332:	b003      	add	sp, #12
 8008334:	bd90      	pop	{r4, r7, pc}
 8008336:	46c0      	nop			@ (mov r8, r8)
 8008338:	000005fe 	.word	0x000005fe

0800833c <emit_u32>:
static bool emit_u32(program_t *p, uint32_t v){
 800833c:	b590      	push	{r4, r7, lr}
 800833e:	b083      	sub	sp, #12
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	6039      	str	r1, [r7, #0]
  if (p->len+4>MP_BC_MAX) return false;
 8008346:	687a      	ldr	r2, [r7, #4]
 8008348:	23c0      	movs	r3, #192	@ 0xc0
 800834a:	00db      	lsls	r3, r3, #3
 800834c:	5ad3      	ldrh	r3, [r2, r3]
 800834e:	4a24      	ldr	r2, [pc, #144]	@ (80083e0 <emit_u32+0xa4>)
 8008350:	4293      	cmp	r3, r2
 8008352:	d901      	bls.n	8008358 <emit_u32+0x1c>
 8008354:	2300      	movs	r3, #0
 8008356:	e03f      	b.n	80083d8 <emit_u32+0x9c>
  p->bc[p->len++]=(uint8_t)(v&0xFF);
 8008358:	687a      	ldr	r2, [r7, #4]
 800835a:	23c0      	movs	r3, #192	@ 0xc0
 800835c:	00db      	lsls	r3, r3, #3
 800835e:	5ad3      	ldrh	r3, [r2, r3]
 8008360:	1c5a      	adds	r2, r3, #1
 8008362:	b290      	uxth	r0, r2
 8008364:	6879      	ldr	r1, [r7, #4]
 8008366:	22c0      	movs	r2, #192	@ 0xc0
 8008368:	00d2      	lsls	r2, r2, #3
 800836a:	5288      	strh	r0, [r1, r2]
 800836c:	001a      	movs	r2, r3
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	b2d9      	uxtb	r1, r3
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	5499      	strb	r1, [r3, r2]
  p->bc[p->len++]=(uint8_t)((v>>8)&0xFF);
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	0a18      	lsrs	r0, r3, #8
 800837a:	687a      	ldr	r2, [r7, #4]
 800837c:	23c0      	movs	r3, #192	@ 0xc0
 800837e:	00db      	lsls	r3, r3, #3
 8008380:	5ad3      	ldrh	r3, [r2, r3]
 8008382:	1c5a      	adds	r2, r3, #1
 8008384:	b294      	uxth	r4, r2
 8008386:	6879      	ldr	r1, [r7, #4]
 8008388:	22c0      	movs	r2, #192	@ 0xc0
 800838a:	00d2      	lsls	r2, r2, #3
 800838c:	528c      	strh	r4, [r1, r2]
 800838e:	001a      	movs	r2, r3
 8008390:	b2c1      	uxtb	r1, r0
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	5499      	strb	r1, [r3, r2]
  p->bc[p->len++]=(uint8_t)((v>>16)&0xFF);
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	0c18      	lsrs	r0, r3, #16
 800839a:	687a      	ldr	r2, [r7, #4]
 800839c:	23c0      	movs	r3, #192	@ 0xc0
 800839e:	00db      	lsls	r3, r3, #3
 80083a0:	5ad3      	ldrh	r3, [r2, r3]
 80083a2:	1c5a      	adds	r2, r3, #1
 80083a4:	b294      	uxth	r4, r2
 80083a6:	6879      	ldr	r1, [r7, #4]
 80083a8:	22c0      	movs	r2, #192	@ 0xc0
 80083aa:	00d2      	lsls	r2, r2, #3
 80083ac:	528c      	strh	r4, [r1, r2]
 80083ae:	001a      	movs	r2, r3
 80083b0:	b2c1      	uxtb	r1, r0
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	5499      	strb	r1, [r3, r2]
  p->bc[p->len++]=(uint8_t)((v>>24)&0xFF);
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	0e18      	lsrs	r0, r3, #24
 80083ba:	687a      	ldr	r2, [r7, #4]
 80083bc:	23c0      	movs	r3, #192	@ 0xc0
 80083be:	00db      	lsls	r3, r3, #3
 80083c0:	5ad3      	ldrh	r3, [r2, r3]
 80083c2:	1c5a      	adds	r2, r3, #1
 80083c4:	b294      	uxth	r4, r2
 80083c6:	6879      	ldr	r1, [r7, #4]
 80083c8:	22c0      	movs	r2, #192	@ 0xc0
 80083ca:	00d2      	lsls	r2, r2, #3
 80083cc:	528c      	strh	r4, [r1, r2]
 80083ce:	001a      	movs	r2, r3
 80083d0:	b2c1      	uxtb	r1, r0
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	5499      	strb	r1, [r3, r2]
  return true;
 80083d6:	2301      	movs	r3, #1
}
 80083d8:	0018      	movs	r0, r3
 80083da:	46bd      	mov	sp, r7
 80083dc:	b003      	add	sp, #12
 80083de:	bd90      	pop	{r4, r7, pc}
 80083e0:	000005fc 	.word	0x000005fc

080083e4 <emit_bytes>:
static bool emit_bytes(program_t *p, const void *data, uint16_t len){
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b084      	sub	sp, #16
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	60f8      	str	r0, [r7, #12]
 80083ec:	60b9      	str	r1, [r7, #8]
 80083ee:	1dbb      	adds	r3, r7, #6
 80083f0:	801a      	strh	r2, [r3, #0]
  if (p->len+len>MP_BC_MAX) return false;
 80083f2:	68fa      	ldr	r2, [r7, #12]
 80083f4:	23c0      	movs	r3, #192	@ 0xc0
 80083f6:	00db      	lsls	r3, r3, #3
 80083f8:	5ad3      	ldrh	r3, [r2, r3]
 80083fa:	001a      	movs	r2, r3
 80083fc:	1dbb      	adds	r3, r7, #6
 80083fe:	881b      	ldrh	r3, [r3, #0]
 8008400:	18d2      	adds	r2, r2, r3
 8008402:	23c0      	movs	r3, #192	@ 0xc0
 8008404:	00db      	lsls	r3, r3, #3
 8008406:	429a      	cmp	r2, r3
 8008408:	dd01      	ble.n	800840e <emit_bytes+0x2a>
 800840a:	2300      	movs	r3, #0
 800840c:	e019      	b.n	8008442 <emit_bytes+0x5e>
  memcpy(&p->bc[p->len], data, len);
 800840e:	68fa      	ldr	r2, [r7, #12]
 8008410:	23c0      	movs	r3, #192	@ 0xc0
 8008412:	00db      	lsls	r3, r3, #3
 8008414:	5ad3      	ldrh	r3, [r2, r3]
 8008416:	001a      	movs	r2, r3
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	1898      	adds	r0, r3, r2
 800841c:	1dbb      	adds	r3, r7, #6
 800841e:	881a      	ldrh	r2, [r3, #0]
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	0019      	movs	r1, r3
 8008424:	f01c fc14 	bl	8024c50 <memcpy>
  p->len += len;
 8008428:	68fa      	ldr	r2, [r7, #12]
 800842a:	23c0      	movs	r3, #192	@ 0xc0
 800842c:	00db      	lsls	r3, r3, #3
 800842e:	5ad2      	ldrh	r2, [r2, r3]
 8008430:	1dbb      	adds	r3, r7, #6
 8008432:	881b      	ldrh	r3, [r3, #0]
 8008434:	18d3      	adds	r3, r2, r3
 8008436:	b299      	uxth	r1, r3
 8008438:	68fa      	ldr	r2, [r7, #12]
 800843a:	23c0      	movs	r3, #192	@ 0xc0
 800843c:	00db      	lsls	r3, r3, #3
 800843e:	52d1      	strh	r1, [r2, r3]
  return true;
 8008440:	2301      	movs	r3, #1
}
 8008442:	0018      	movs	r0, r3
 8008444:	46bd      	mov	sp, r7
 8008446:	b004      	add	sp, #16
 8008448:	bd80      	pop	{r7, pc}

0800844a <emit_pushi>:
static bool emit_pushi(program_t *p, int32_t v){ return emit_u8(p, OP_PUSHI) && emit_u32(p, (uint32_t)v); }
 800844a:	b580      	push	{r7, lr}
 800844c:	b082      	sub	sp, #8
 800844e:	af00      	add	r7, sp, #0
 8008450:	6078      	str	r0, [r7, #4]
 8008452:	6039      	str	r1, [r7, #0]
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2101      	movs	r1, #1
 8008458:	0018      	movs	r0, r3
 800845a:	f7ff ff0f 	bl	800827c <emit_u8>
 800845e:	1e03      	subs	r3, r0, #0
 8008460:	d009      	beq.n	8008476 <emit_pushi+0x2c>
 8008462:	683a      	ldr	r2, [r7, #0]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	0011      	movs	r1, r2
 8008468:	0018      	movs	r0, r3
 800846a:	f7ff ff67 	bl	800833c <emit_u32>
 800846e:	1e03      	subs	r3, r0, #0
 8008470:	d001      	beq.n	8008476 <emit_pushi+0x2c>
 8008472:	2301      	movs	r3, #1
 8008474:	e000      	b.n	8008478 <emit_pushi+0x2e>
 8008476:	2300      	movs	r3, #0
 8008478:	1c1a      	adds	r2, r3, #0
 800847a:	2301      	movs	r3, #1
 800847c:	4013      	ands	r3, r2
 800847e:	b2db      	uxtb	r3, r3
 8008480:	0018      	movs	r0, r3
 8008482:	46bd      	mov	sp, r7
 8008484:	b002      	add	sp, #8
 8008486:	bd80      	pop	{r7, pc}

08008488 <patch_u16>:
static bool patch_u16(program_t *p, uint16_t at, uint16_t v){
 8008488:	b580      	push	{r7, lr}
 800848a:	b082      	sub	sp, #8
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
 8008490:	0008      	movs	r0, r1
 8008492:	0011      	movs	r1, r2
 8008494:	1cbb      	adds	r3, r7, #2
 8008496:	1c02      	adds	r2, r0, #0
 8008498:	801a      	strh	r2, [r3, #0]
 800849a:	003b      	movs	r3, r7
 800849c:	1c0a      	adds	r2, r1, #0
 800849e:	801a      	strh	r2, [r3, #0]
  if (at+1 >= p->len) return false;
 80084a0:	1cbb      	adds	r3, r7, #2
 80084a2:	881b      	ldrh	r3, [r3, #0]
 80084a4:	3301      	adds	r3, #1
 80084a6:	6879      	ldr	r1, [r7, #4]
 80084a8:	22c0      	movs	r2, #192	@ 0xc0
 80084aa:	00d2      	lsls	r2, r2, #3
 80084ac:	5a8a      	ldrh	r2, [r1, r2]
 80084ae:	4293      	cmp	r3, r2
 80084b0:	db01      	blt.n	80084b6 <patch_u16+0x2e>
 80084b2:	2300      	movs	r3, #0
 80084b4:	e011      	b.n	80084da <patch_u16+0x52>
  p->bc[at]=(uint8_t)(v&0xFF);
 80084b6:	1cbb      	adds	r3, r7, #2
 80084b8:	881b      	ldrh	r3, [r3, #0]
 80084ba:	003a      	movs	r2, r7
 80084bc:	8812      	ldrh	r2, [r2, #0]
 80084be:	b2d1      	uxtb	r1, r2
 80084c0:	687a      	ldr	r2, [r7, #4]
 80084c2:	54d1      	strb	r1, [r2, r3]
  p->bc[at+1]=(uint8_t)((v>>8)&0xFF);
 80084c4:	003b      	movs	r3, r7
 80084c6:	881b      	ldrh	r3, [r3, #0]
 80084c8:	0a1b      	lsrs	r3, r3, #8
 80084ca:	b29a      	uxth	r2, r3
 80084cc:	1cbb      	adds	r3, r7, #2
 80084ce:	881b      	ldrh	r3, [r3, #0]
 80084d0:	3301      	adds	r3, #1
 80084d2:	b2d1      	uxtb	r1, r2
 80084d4:	687a      	ldr	r2, [r7, #4]
 80084d6:	54d1      	strb	r1, [r2, r3]
  return true;
 80084d8:	2301      	movs	r3, #1
}
 80084da:	0018      	movs	r0, r3
 80084dc:	46bd      	mov	sp, r7
 80084de:	b002      	add	sp, #8
 80084e0:	bd80      	pop	{r7, pc}

080084e2 <sym_find>:

static int sym_find(const symtab_t *st, const char *name){
 80084e2:	b590      	push	{r4, r7, lr}
 80084e4:	b085      	sub	sp, #20
 80084e6:	af00      	add	r7, sp, #0
 80084e8:	6078      	str	r0, [r7, #4]
 80084ea:	6039      	str	r1, [r7, #0]
  int sv = sysvar_find(name);
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	0018      	movs	r0, r3
 80084f0:	f7ff fa66 	bl	80079c0 <sysvar_find>
 80084f4:	0003      	movs	r3, r0
 80084f6:	60bb      	str	r3, [r7, #8]
  if (sv >= 0) return sv;
 80084f8:	68bb      	ldr	r3, [r7, #8]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	db01      	blt.n	8008502 <sym_find+0x20>
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	e032      	b.n	8008568 <sym_find+0x86>
  for (uint8_t i=0;i<st->count;i++) if (!strncmp(st->syms[i].name, name, MP_NAME_LEN)) return st->syms[i].idx;
 8008502:	230f      	movs	r3, #15
 8008504:	18fb      	adds	r3, r7, r3
 8008506:	2200      	movs	r2, #0
 8008508:	701a      	strb	r2, [r3, #0]
 800850a:	e022      	b.n	8008552 <sym_find+0x70>
 800850c:	240f      	movs	r4, #15
 800850e:	193b      	adds	r3, r7, r4
 8008510:	781a      	ldrb	r2, [r3, #0]
 8008512:	0013      	movs	r3, r2
 8008514:	005b      	lsls	r3, r3, #1
 8008516:	189b      	adds	r3, r3, r2
 8008518:	009b      	lsls	r3, r3, #2
 800851a:	189b      	adds	r3, r3, r2
 800851c:	687a      	ldr	r2, [r7, #4]
 800851e:	18d3      	adds	r3, r2, r3
 8008520:	6839      	ldr	r1, [r7, #0]
 8008522:	220c      	movs	r2, #12
 8008524:	0018      	movs	r0, r3
 8008526:	f01c fad9 	bl	8024adc <strncmp>
 800852a:	1e03      	subs	r3, r0, #0
 800852c:	d10b      	bne.n	8008546 <sym_find+0x64>
 800852e:	193b      	adds	r3, r7, r4
 8008530:	781a      	ldrb	r2, [r3, #0]
 8008532:	6879      	ldr	r1, [r7, #4]
 8008534:	0013      	movs	r3, r2
 8008536:	005b      	lsls	r3, r3, #1
 8008538:	189b      	adds	r3, r3, r2
 800853a:	009b      	lsls	r3, r3, #2
 800853c:	189b      	adds	r3, r3, r2
 800853e:	18cb      	adds	r3, r1, r3
 8008540:	330c      	adds	r3, #12
 8008542:	781b      	ldrb	r3, [r3, #0]
 8008544:	e010      	b.n	8008568 <sym_find+0x86>
 8008546:	210f      	movs	r1, #15
 8008548:	187b      	adds	r3, r7, r1
 800854a:	781a      	ldrb	r2, [r3, #0]
 800854c:	187b      	adds	r3, r7, r1
 800854e:	3201      	adds	r2, #1
 8008550:	701a      	strb	r2, [r3, #0]
 8008552:	687a      	ldr	r2, [r7, #4]
 8008554:	2382      	movs	r3, #130	@ 0x82
 8008556:	009b      	lsls	r3, r3, #2
 8008558:	5cd3      	ldrb	r3, [r2, r3]
 800855a:	220f      	movs	r2, #15
 800855c:	18ba      	adds	r2, r7, r2
 800855e:	7812      	ldrb	r2, [r2, #0]
 8008560:	429a      	cmp	r2, r3
 8008562:	d3d3      	bcc.n	800850c <sym_find+0x2a>
  return -1;
 8008564:	2301      	movs	r3, #1
 8008566:	425b      	negs	r3, r3
}
 8008568:	0018      	movs	r0, r3
 800856a:	46bd      	mov	sp, r7
 800856c:	b005      	add	sp, #20
 800856e:	bd90      	pop	{r4, r7, pc}

08008570 <sym_get_or_add>:
static int sym_get_or_add(symtab_t *st, const char *name){
 8008570:	b590      	push	{r4, r7, lr}
 8008572:	b087      	sub	sp, #28
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
 8008578:	6039      	str	r1, [r7, #0]
  int sv = sysvar_find(name);
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	0018      	movs	r0, r3
 800857e:	f7ff fa1f 	bl	80079c0 <sysvar_find>
 8008582:	0003      	movs	r3, r0
 8008584:	617b      	str	r3, [r7, #20]
  if (sv >= 0) return sv;
 8008586:	697b      	ldr	r3, [r7, #20]
 8008588:	2b00      	cmp	r3, #0
 800858a:	db01      	blt.n	8008590 <sym_get_or_add+0x20>
 800858c:	697b      	ldr	r3, [r7, #20]
 800858e:	e059      	b.n	8008644 <sym_get_or_add+0xd4>

  int f=sym_find(st,name);
 8008590:	683a      	ldr	r2, [r7, #0]
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	0011      	movs	r1, r2
 8008596:	0018      	movs	r0, r3
 8008598:	f7ff ffa3 	bl	80084e2 <sym_find>
 800859c:	0003      	movs	r3, r0
 800859e:	613b      	str	r3, [r7, #16]
  if (f>=0) return f;
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	db01      	blt.n	80085aa <sym_get_or_add+0x3a>
 80085a6:	693b      	ldr	r3, [r7, #16]
 80085a8:	e04c      	b.n	8008644 <sym_get_or_add+0xd4>
  if ((uint16_t)SYSVAR_COUNT + st->count >= MP_MAX_VARS) return -1;
 80085aa:	687a      	ldr	r2, [r7, #4]
 80085ac:	2382      	movs	r3, #130	@ 0x82
 80085ae:	009b      	lsls	r3, r3, #2
 80085b0:	5cd3      	ldrb	r3, [r2, r3]
 80085b2:	2b0f      	cmp	r3, #15
 80085b4:	d902      	bls.n	80085bc <sym_get_or_add+0x4c>
 80085b6:	2301      	movs	r3, #1
 80085b8:	425b      	negs	r3, r3
 80085ba:	e043      	b.n	8008644 <sym_get_or_add+0xd4>

  uint8_t idx = (uint8_t)(SYSVAR_COUNT + st->count);
 80085bc:	687a      	ldr	r2, [r7, #4]
 80085be:	2382      	movs	r3, #130	@ 0x82
 80085c0:	009b      	lsls	r3, r3, #2
 80085c2:	5cd2      	ldrb	r2, [r2, r3]
 80085c4:	240f      	movs	r4, #15
 80085c6:	193b      	adds	r3, r7, r4
 80085c8:	3218      	adds	r2, #24
 80085ca:	701a      	strb	r2, [r3, #0]
  strncpy(st->syms[st->count].name, name, MP_NAME_LEN);
 80085cc:	687a      	ldr	r2, [r7, #4]
 80085ce:	2382      	movs	r3, #130	@ 0x82
 80085d0:	009b      	lsls	r3, r3, #2
 80085d2:	5cd3      	ldrb	r3, [r2, r3]
 80085d4:	001a      	movs	r2, r3
 80085d6:	0013      	movs	r3, r2
 80085d8:	005b      	lsls	r3, r3, #1
 80085da:	189b      	adds	r3, r3, r2
 80085dc:	009b      	lsls	r3, r3, #2
 80085de:	189b      	adds	r3, r3, r2
 80085e0:	687a      	ldr	r2, [r7, #4]
 80085e2:	18d3      	adds	r3, r2, r3
 80085e4:	6839      	ldr	r1, [r7, #0]
 80085e6:	220c      	movs	r2, #12
 80085e8:	0018      	movs	r0, r3
 80085ea:	f01c fa88 	bl	8024afe <strncpy>
  st->syms[st->count].name[MP_NAME_LEN-1]=0;
 80085ee:	687a      	ldr	r2, [r7, #4]
 80085f0:	2382      	movs	r3, #130	@ 0x82
 80085f2:	009b      	lsls	r3, r3, #2
 80085f4:	5cd3      	ldrb	r3, [r2, r3]
 80085f6:	001a      	movs	r2, r3
 80085f8:	6879      	ldr	r1, [r7, #4]
 80085fa:	0013      	movs	r3, r2
 80085fc:	005b      	lsls	r3, r3, #1
 80085fe:	189b      	adds	r3, r3, r2
 8008600:	009b      	lsls	r3, r3, #2
 8008602:	189b      	adds	r3, r3, r2
 8008604:	18cb      	adds	r3, r1, r3
 8008606:	330b      	adds	r3, #11
 8008608:	2200      	movs	r2, #0
 800860a:	701a      	strb	r2, [r3, #0]
  st->syms[st->count].idx=idx;
 800860c:	687a      	ldr	r2, [r7, #4]
 800860e:	2382      	movs	r3, #130	@ 0x82
 8008610:	009b      	lsls	r3, r3, #2
 8008612:	5cd3      	ldrb	r3, [r2, r3]
 8008614:	001a      	movs	r2, r3
 8008616:	6879      	ldr	r1, [r7, #4]
 8008618:	0013      	movs	r3, r2
 800861a:	005b      	lsls	r3, r3, #1
 800861c:	189b      	adds	r3, r3, r2
 800861e:	009b      	lsls	r3, r3, #2
 8008620:	189b      	adds	r3, r3, r2
 8008622:	18cb      	adds	r3, r1, r3
 8008624:	330c      	adds	r3, #12
 8008626:	193a      	adds	r2, r7, r4
 8008628:	7812      	ldrb	r2, [r2, #0]
 800862a:	701a      	strb	r2, [r3, #0]
  st->count++;
 800862c:	687a      	ldr	r2, [r7, #4]
 800862e:	2382      	movs	r3, #130	@ 0x82
 8008630:	009b      	lsls	r3, r3, #2
 8008632:	5cd3      	ldrb	r3, [r2, r3]
 8008634:	3301      	adds	r3, #1
 8008636:	b2d9      	uxtb	r1, r3
 8008638:	687a      	ldr	r2, [r7, #4]
 800863a:	2382      	movs	r3, #130	@ 0x82
 800863c:	009b      	lsls	r3, r3, #2
 800863e:	54d1      	strb	r1, [r2, r3]
  return idx;
 8008640:	193b      	adds	r3, r7, r4
 8008642:	781b      	ldrb	r3, [r3, #0]
}
 8008644:	0018      	movs	r0, r3
 8008646:	46bd      	mov	sp, r7
 8008648:	b007      	add	sp, #28
 800864a:	bd90      	pop	{r4, r7, pc}

0800864c <builtin_id>:

/* -------- Builtin name -> id table (EDIT HERE) --------
   - led(i, v) for digital
   - led(i, r, g, b, w) for RGBW (your use-case)
*/
static int builtin_id(const char *name){
 800864c:	b580      	push	{r7, lr}
 800864e:	b082      	sub	sp, #8
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
  if (!mp_stricmp(name,"led"))   return 1;
 8008654:	4a61      	ldr	r2, [pc, #388]	@ (80087dc <builtin_id+0x190>)
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	0011      	movs	r1, r2
 800865a:	0018      	movs	r0, r3
 800865c:	f7fe fc7c 	bl	8006f58 <mp_stricmp>
 8008660:	1e03      	subs	r3, r0, #0
 8008662:	d101      	bne.n	8008668 <builtin_id+0x1c>
 8008664:	2301      	movs	r3, #1
 8008666:	e0b5      	b.n	80087d4 <builtin_id+0x188>
  if (!mp_stricmp(name,"wait"))  return 2;
 8008668:	4a5d      	ldr	r2, [pc, #372]	@ (80087e0 <builtin_id+0x194>)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	0011      	movs	r1, r2
 800866e:	0018      	movs	r0, r3
 8008670:	f7fe fc72 	bl	8006f58 <mp_stricmp>
 8008674:	1e03      	subs	r3, r0, #0
 8008676:	d101      	bne.n	800867c <builtin_id+0x30>
 8008678:	2302      	movs	r3, #2
 800867a:	e0ab      	b.n	80087d4 <builtin_id+0x188>
  if (!mp_stricmp(name,"delay")) return 2;  /* alias for wait */
 800867c:	4a59      	ldr	r2, [pc, #356]	@ (80087e4 <builtin_id+0x198>)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	0011      	movs	r1, r2
 8008682:	0018      	movs	r0, r3
 8008684:	f7fe fc68 	bl	8006f58 <mp_stricmp>
 8008688:	1e03      	subs	r3, r0, #0
 800868a:	d101      	bne.n	8008690 <builtin_id+0x44>
 800868c:	2302      	movs	r3, #2
 800868e:	e0a1      	b.n	80087d4 <builtin_id+0x188>
  if (!mp_stricmp(name,"battery")) return 3;
 8008690:	4a55      	ldr	r2, [pc, #340]	@ (80087e8 <builtin_id+0x19c>)
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	0011      	movs	r1, r2
 8008696:	0018      	movs	r0, r3
 8008698:	f7fe fc5e 	bl	8006f58 <mp_stricmp>
 800869c:	1e03      	subs	r3, r0, #0
 800869e:	d101      	bne.n	80086a4 <builtin_id+0x58>
 80086a0:	2303      	movs	r3, #3
 80086a2:	e097      	b.n	80087d4 <builtin_id+0x188>
  if (!mp_stricmp(name,"rng"))   return 4;
 80086a4:	4a51      	ldr	r2, [pc, #324]	@ (80087ec <builtin_id+0x1a0>)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	0011      	movs	r1, r2
 80086aa:	0018      	movs	r0, r3
 80086ac:	f7fe fc54 	bl	8006f58 <mp_stricmp>
 80086b0:	1e03      	subs	r3, r0, #0
 80086b2:	d101      	bne.n	80086b8 <builtin_id+0x6c>
 80086b4:	2304      	movs	r3, #4
 80086b6:	e08d      	b.n	80087d4 <builtin_id+0x188>
  if (!mp_stricmp(name,"temp"))  return 5;
 80086b8:	4a4d      	ldr	r2, [pc, #308]	@ (80087f0 <builtin_id+0x1a4>)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	0011      	movs	r1, r2
 80086be:	0018      	movs	r0, r3
 80086c0:	f7fe fc4a 	bl	8006f58 <mp_stricmp>
 80086c4:	1e03      	subs	r3, r0, #0
 80086c6:	d101      	bne.n	80086cc <builtin_id+0x80>
 80086c8:	2305      	movs	r3, #5
 80086ca:	e083      	b.n	80087d4 <builtin_id+0x188>
  if (!mp_stricmp(name,"hum"))   return 6;
 80086cc:	4a49      	ldr	r2, [pc, #292]	@ (80087f4 <builtin_id+0x1a8>)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	0011      	movs	r1, r2
 80086d2:	0018      	movs	r0, r3
 80086d4:	f7fe fc40 	bl	8006f58 <mp_stricmp>
 80086d8:	1e03      	subs	r3, r0, #0
 80086da:	d101      	bne.n	80086e0 <builtin_id+0x94>
 80086dc:	2306      	movs	r3, #6
 80086de:	e079      	b.n	80087d4 <builtin_id+0x188>
  if (!mp_stricmp(name,"press")) return 7;
 80086e0:	4a45      	ldr	r2, [pc, #276]	@ (80087f8 <builtin_id+0x1ac>)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	0011      	movs	r1, r2
 80086e6:	0018      	movs	r0, r3
 80086e8:	f7fe fc36 	bl	8006f58 <mp_stricmp>
 80086ec:	1e03      	subs	r3, r0, #0
 80086ee:	d101      	bne.n	80086f4 <builtin_id+0xa8>
 80086f0:	2307      	movs	r3, #7
 80086f2:	e06f      	b.n	80087d4 <builtin_id+0x188>
  if (!mp_stricmp(name,"btn"))   return 8;
 80086f4:	4a41      	ldr	r2, [pc, #260]	@ (80087fc <builtin_id+0x1b0>)
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	0011      	movs	r1, r2
 80086fa:	0018      	movs	r0, r3
 80086fc:	f7fe fc2c 	bl	8006f58 <mp_stricmp>
 8008700:	1e03      	subs	r3, r0, #0
 8008702:	d101      	bne.n	8008708 <builtin_id+0xbc>
 8008704:	2308      	movs	r3, #8
 8008706:	e065      	b.n	80087d4 <builtin_id+0x188>
  if (!mp_stricmp(name,"btne"))  return 16;
 8008708:	4a3d      	ldr	r2, [pc, #244]	@ (8008800 <builtin_id+0x1b4>)
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	0011      	movs	r1, r2
 800870e:	0018      	movs	r0, r3
 8008710:	f7fe fc22 	bl	8006f58 <mp_stricmp>
 8008714:	1e03      	subs	r3, r0, #0
 8008716:	d101      	bne.n	800871c <builtin_id+0xd0>
 8008718:	2310      	movs	r3, #16
 800871a:	e05b      	b.n	80087d4 <builtin_id+0x188>
  if (!mp_stricmp(name,"mic"))   return 9;
 800871c:	4a39      	ldr	r2, [pc, #228]	@ (8008804 <builtin_id+0x1b8>)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	0011      	movs	r1, r2
 8008722:	0018      	movs	r0, r3
 8008724:	f7fe fc18 	bl	8006f58 <mp_stricmp>
 8008728:	1e03      	subs	r3, r0, #0
 800872a:	d101      	bne.n	8008730 <builtin_id+0xe4>
 800872c:	2309      	movs	r3, #9
 800872e:	e051      	b.n	80087d4 <builtin_id+0x188>
  if (!mp_stricmp(name,"time")) return 10; /* time() or time(yy,mo,dd,hh,mm) */
 8008730:	4a35      	ldr	r2, [pc, #212]	@ (8008808 <builtin_id+0x1bc>)
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	0011      	movs	r1, r2
 8008736:	0018      	movs	r0, r3
 8008738:	f7fe fc0e 	bl	8006f58 <mp_stricmp>
 800873c:	1e03      	subs	r3, r0, #0
 800873e:	d101      	bne.n	8008744 <builtin_id+0xf8>
 8008740:	230a      	movs	r3, #10
 8008742:	e047      	b.n	80087d4 <builtin_id+0x188>
  if (!mp_stricmp(name,"settime")) return 10; /* alias */
 8008744:	4a31      	ldr	r2, [pc, #196]	@ (800880c <builtin_id+0x1c0>)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	0011      	movs	r1, r2
 800874a:	0018      	movs	r0, r3
 800874c:	f7fe fc04 	bl	8006f58 <mp_stricmp>
 8008750:	1e03      	subs	r3, r0, #0
 8008752:	d101      	bne.n	8008758 <builtin_id+0x10c>
 8008754:	230a      	movs	r3, #10
 8008756:	e03d      	b.n	80087d4 <builtin_id+0x188>
  if (!mp_stricmp(name,"setalarm"))return 11; /* setalarm(h,m,s) */
 8008758:	4a2d      	ldr	r2, [pc, #180]	@ (8008810 <builtin_id+0x1c4>)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	0011      	movs	r1, r2
 800875e:	0018      	movs	r0, r3
 8008760:	f7fe fbfa 	bl	8006f58 <mp_stricmp>
 8008764:	1e03      	subs	r3, r0, #0
 8008766:	d101      	bne.n	800876c <builtin_id+0x120>
 8008768:	230b      	movs	r3, #11
 800876a:	e033      	b.n	80087d4 <builtin_id+0x188>
  if (!mp_stricmp(name,"alarm")) return 11; /* alias for setalarm */
 800876c:	4a29      	ldr	r2, [pc, #164]	@ (8008814 <builtin_id+0x1c8>)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	0011      	movs	r1, r2
 8008772:	0018      	movs	r0, r3
 8008774:	f7fe fbf0 	bl	8006f58 <mp_stricmp>
 8008778:	1e03      	subs	r3, r0, #0
 800877a:	d101      	bne.n	8008780 <builtin_id+0x134>
 800877c:	230b      	movs	r3, #11
 800877e:	e029      	b.n	80087d4 <builtin_id+0x188>
  if (!mp_stricmp(name,"light")) return 12;
 8008780:	4a25      	ldr	r2, [pc, #148]	@ (8008818 <builtin_id+0x1cc>)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	0011      	movs	r1, r2
 8008786:	0018      	movs	r0, r3
 8008788:	f7fe fbe6 	bl	8006f58 <mp_stricmp>
 800878c:	1e03      	subs	r3, r0, #0
 800878e:	d101      	bne.n	8008794 <builtin_id+0x148>
 8008790:	230c      	movs	r3, #12
 8008792:	e01f      	b.n	80087d4 <builtin_id+0x188>
  if (!mp_stricmp(name,"ledon")) return 13;
 8008794:	4a21      	ldr	r2, [pc, #132]	@ (800881c <builtin_id+0x1d0>)
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	0011      	movs	r1, r2
 800879a:	0018      	movs	r0, r3
 800879c:	f7fe fbdc 	bl	8006f58 <mp_stricmp>
 80087a0:	1e03      	subs	r3, r0, #0
 80087a2:	d101      	bne.n	80087a8 <builtin_id+0x15c>
 80087a4:	230d      	movs	r3, #13
 80087a6:	e015      	b.n	80087d4 <builtin_id+0x188>
  if (!mp_stricmp(name,"ledoff")) return 14;
 80087a8:	4a1d      	ldr	r2, [pc, #116]	@ (8008820 <builtin_id+0x1d4>)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	0011      	movs	r1, r2
 80087ae:	0018      	movs	r0, r3
 80087b0:	f7fe fbd2 	bl	8006f58 <mp_stricmp>
 80087b4:	1e03      	subs	r3, r0, #0
 80087b6:	d101      	bne.n	80087bc <builtin_id+0x170>
 80087b8:	230e      	movs	r3, #14
 80087ba:	e00b      	b.n	80087d4 <builtin_id+0x188>
  if (!mp_stricmp(name,"beep")) return 15;
 80087bc:	4a19      	ldr	r2, [pc, #100]	@ (8008824 <builtin_id+0x1d8>)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	0011      	movs	r1, r2
 80087c2:	0018      	movs	r0, r3
 80087c4:	f7fe fbc8 	bl	8006f58 <mp_stricmp>
 80087c8:	1e03      	subs	r3, r0, #0
 80087ca:	d101      	bne.n	80087d0 <builtin_id+0x184>
 80087cc:	230f      	movs	r3, #15
 80087ce:	e001      	b.n	80087d4 <builtin_id+0x188>
  return -1;
 80087d0:	2301      	movs	r3, #1
 80087d2:	425b      	negs	r3, r3
}
 80087d4:	0018      	movs	r0, r3
 80087d6:	46bd      	mov	sp, r7
 80087d8:	b002      	add	sp, #8
 80087da:	bd80      	pop	{r7, pc}
 80087dc:	08029ac0 	.word	0x08029ac0
 80087e0:	08029ac4 	.word	0x08029ac4
 80087e4:	08029acc 	.word	0x08029acc
 80087e8:	08029ad4 	.word	0x08029ad4
 80087ec:	08029adc 	.word	0x08029adc
 80087f0:	08029ae0 	.word	0x08029ae0
 80087f4:	08029ae8 	.word	0x08029ae8
 80087f8:	08029aec 	.word	0x08029aec
 80087fc:	08029af4 	.word	0x08029af4
 8008800:	08029af8 	.word	0x08029af8
 8008804:	08029b00 	.word	0x08029b00
 8008808:	08029b04 	.word	0x08029b04
 800880c:	08029b0c 	.word	0x08029b0c
 8008810:	08029b14 	.word	0x08029b14
 8008814:	08029b20 	.word	0x08029b20
 8008818:	08029b28 	.word	0x08029b28
 800881c:	08029b30 	.word	0x08029b30
 8008820:	08029b38 	.word	0x08029b38
 8008824:	08029b40 	.word	0x08029b40

08008828 <nx>:
  program_t *p;
  int line;
  uint8_t line_count;
  int16_t last_line_idx;
} Ctx;
static void nx(Ctx *c){
 8008828:	b580      	push	{r7, lr}
 800882a:	b084      	sub	sp, #16
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  lex_next(&c->lx);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	0018      	movs	r0, r3
 8008834:	f7ff fae0 	bl	8007df8 <lex_next>
  if (c->line_count && c->p){
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2278      	movs	r2, #120	@ 0x78
 800883c:	5c9b      	ldrb	r3, [r3, r2]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d100      	bne.n	8008844 <nx+0x1c>
 8008842:	e06b      	b.n	800891c <nx+0xf4>
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008848:	2b00      	cmp	r3, #0
 800884a:	d067      	beq.n	800891c <nx+0xf4>
    int16_t cur = (int16_t)c->lx.line_idx;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	226d      	movs	r2, #109	@ 0x6d
 8008850:	5c9a      	ldrb	r2, [r3, r2]
 8008852:	210c      	movs	r1, #12
 8008854:	187b      	adds	r3, r7, r1
 8008856:	801a      	strh	r2, [r3, #0]
    if (c->last_line_idx != cur){
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	227a      	movs	r2, #122	@ 0x7a
 800885c:	5e9b      	ldrsh	r3, [r3, r2]
 800885e:	187a      	adds	r2, r7, r1
 8008860:	2100      	movs	r1, #0
 8008862:	5e52      	ldrsh	r2, [r2, r1]
 8008864:	429a      	cmp	r2, r3
 8008866:	d059      	beq.n	800891c <nx+0xf4>
      int16_t from = (c->last_line_idx < 0) ? 0 : (int16_t)(c->last_line_idx + 1);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	227a      	movs	r2, #122	@ 0x7a
 800886c:	5e9b      	ldrsh	r3, [r3, r2]
 800886e:	2b00      	cmp	r3, #0
 8008870:	db07      	blt.n	8008882 <nx+0x5a>
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	227a      	movs	r2, #122	@ 0x7a
 8008876:	5e9b      	ldrsh	r3, [r3, r2]
 8008878:	b29b      	uxth	r3, r3
 800887a:	3301      	adds	r3, #1
 800887c:	b29b      	uxth	r3, r3
 800887e:	b21a      	sxth	r2, r3
 8008880:	e000      	b.n	8008884 <nx+0x5c>
 8008882:	2200      	movs	r2, #0
 8008884:	210a      	movs	r1, #10
 8008886:	187b      	adds	r3, r7, r1
 8008888:	801a      	strh	r2, [r3, #0]
      for (int16_t i = from; i <= cur && i < (int16_t)c->line_count; i++){
 800888a:	230e      	movs	r3, #14
 800888c:	18fb      	adds	r3, r7, r3
 800888e:	187a      	adds	r2, r7, r1
 8008890:	8812      	ldrh	r2, [r2, #0]
 8008892:	801a      	strh	r2, [r3, #0]
 8008894:	e02a      	b.n	80088ec <nx+0xc4>
        if (c->p->line_addr[i] == 0xFFFFu) c->p->line_addr[i] = c->p->len;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800889a:	210e      	movs	r1, #14
 800889c:	187b      	adds	r3, r7, r1
 800889e:	2000      	movs	r0, #0
 80088a0:	5e1b      	ldrsh	r3, [r3, r0]
 80088a2:	4823      	ldr	r0, [pc, #140]	@ (8008930 <nx+0x108>)
 80088a4:	4684      	mov	ip, r0
 80088a6:	4463      	add	r3, ip
 80088a8:	005b      	lsls	r3, r3, #1
 80088aa:	18d3      	adds	r3, r2, r3
 80088ac:	3304      	adds	r3, #4
 80088ae:	881b      	ldrh	r3, [r3, #0]
 80088b0:	4a20      	ldr	r2, [pc, #128]	@ (8008934 <nx+0x10c>)
 80088b2:	4293      	cmp	r3, r2
 80088b4:	d111      	bne.n	80088da <nx+0xb2>
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80088be:	187b      	adds	r3, r7, r1
 80088c0:	2100      	movs	r1, #0
 80088c2:	5e5b      	ldrsh	r3, [r3, r1]
 80088c4:	21c0      	movs	r1, #192	@ 0xc0
 80088c6:	00c9      	lsls	r1, r1, #3
 80088c8:	5a41      	ldrh	r1, [r0, r1]
 80088ca:	4819      	ldr	r0, [pc, #100]	@ (8008930 <nx+0x108>)
 80088cc:	4684      	mov	ip, r0
 80088ce:	4463      	add	r3, ip
 80088d0:	005b      	lsls	r3, r3, #1
 80088d2:	18d3      	adds	r3, r2, r3
 80088d4:	3304      	adds	r3, #4
 80088d6:	1c0a      	adds	r2, r1, #0
 80088d8:	801a      	strh	r2, [r3, #0]
      for (int16_t i = from; i <= cur && i < (int16_t)c->line_count; i++){
 80088da:	210e      	movs	r1, #14
 80088dc:	187b      	adds	r3, r7, r1
 80088de:	2200      	movs	r2, #0
 80088e0:	5e9b      	ldrsh	r3, [r3, r2]
 80088e2:	b29b      	uxth	r3, r3
 80088e4:	3301      	adds	r3, #1
 80088e6:	b29a      	uxth	r2, r3
 80088e8:	187b      	adds	r3, r7, r1
 80088ea:	801a      	strh	r2, [r3, #0]
 80088ec:	210e      	movs	r1, #14
 80088ee:	187a      	adds	r2, r7, r1
 80088f0:	230c      	movs	r3, #12
 80088f2:	18fb      	adds	r3, r7, r3
 80088f4:	2000      	movs	r0, #0
 80088f6:	5e12      	ldrsh	r2, [r2, r0]
 80088f8:	2000      	movs	r0, #0
 80088fa:	5e1b      	ldrsh	r3, [r3, r0]
 80088fc:	429a      	cmp	r2, r3
 80088fe:	dc07      	bgt.n	8008910 <nx+0xe8>
 8008900:	187b      	adds	r3, r7, r1
 8008902:	2200      	movs	r2, #0
 8008904:	5e9b      	ldrsh	r3, [r3, r2]
 8008906:	687a      	ldr	r2, [r7, #4]
 8008908:	2178      	movs	r1, #120	@ 0x78
 800890a:	5c52      	ldrb	r2, [r2, r1]
 800890c:	4293      	cmp	r3, r2
 800890e:	dbc2      	blt.n	8008896 <nx+0x6e>
      }
      c->last_line_idx = cur;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	220c      	movs	r2, #12
 8008914:	18ba      	adds	r2, r7, r2
 8008916:	217a      	movs	r1, #122	@ 0x7a
 8008918:	8812      	ldrh	r2, [r2, #0]
 800891a:	525a      	strh	r2, [r3, r1]
    }
  }
  c->line = c->lx.line_no;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	226e      	movs	r2, #110	@ 0x6e
 8008920:	5a9b      	ldrh	r3, [r3, r2]
 8008922:	001a      	movs	r2, r3
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008928:	46c0      	nop			@ (mov r8, r8)
 800892a:	46bd      	mov	sp, r7
 800892c:	b004      	add	sp, #16
 800892e:	bd80      	pop	{r7, pc}
 8008930:	00000404 	.word	0x00000404
 8008934:	0000ffff 	.word	0x0000ffff

08008938 <ac>:
static bool ac(Ctx *c, tok_t k){ if (c->lx.cur.k==k){ nx(c); return true; } return false; }
 8008938:	b580      	push	{r7, lr}
 800893a:	b082      	sub	sp, #8
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
 8008940:	000a      	movs	r2, r1
 8008942:	1cfb      	adds	r3, r7, #3
 8008944:	701a      	strb	r2, [r3, #0]
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	7a1b      	ldrb	r3, [r3, #8]
 800894a:	1cfa      	adds	r2, r7, #3
 800894c:	7812      	ldrb	r2, [r2, #0]
 800894e:	429a      	cmp	r2, r3
 8008950:	d105      	bne.n	800895e <ac+0x26>
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	0018      	movs	r0, r3
 8008956:	f7ff ff67 	bl	8008828 <nx>
 800895a:	2301      	movs	r3, #1
 800895c:	e000      	b.n	8008960 <ac+0x28>
 800895e:	2300      	movs	r3, #0
 8008960:	0018      	movs	r0, r3
 8008962:	46bd      	mov	sp, r7
 8008964:	b002      	add	sp, #8
 8008966:	bd80      	pop	{r7, pc}

08008968 <ex>:
static bool ex(Ctx *c, tok_t k, const char *msg){ if (ac(c,k)) return true; set_err(msg,c->line); return false; }
 8008968:	b580      	push	{r7, lr}
 800896a:	b084      	sub	sp, #16
 800896c:	af00      	add	r7, sp, #0
 800896e:	60f8      	str	r0, [r7, #12]
 8008970:	607a      	str	r2, [r7, #4]
 8008972:	200b      	movs	r0, #11
 8008974:	183b      	adds	r3, r7, r0
 8008976:	1c0a      	adds	r2, r1, #0
 8008978:	701a      	strb	r2, [r3, #0]
 800897a:	183b      	adds	r3, r7, r0
 800897c:	781a      	ldrb	r2, [r3, #0]
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	0011      	movs	r1, r2
 8008982:	0018      	movs	r0, r3
 8008984:	f7ff ffd8 	bl	8008938 <ac>
 8008988:	1e03      	subs	r3, r0, #0
 800898a:	d001      	beq.n	8008990 <ex+0x28>
 800898c:	2301      	movs	r3, #1
 800898e:	e007      	b.n	80089a0 <ex+0x38>
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	0011      	movs	r1, r2
 8008998:	0018      	movs	r0, r3
 800899a:	f7ff fc57 	bl	800824c <set_err>
 800899e:	2300      	movs	r3, #0
 80089a0:	0018      	movs	r0, r3
 80089a2:	46bd      	mov	sp, r7
 80089a4:	b004      	add	sp, #16
 80089a6:	bd80      	pop	{r7, pc}

080089a8 <time_arg>:

static bool expr(Ctx *c);

static bool time_arg(Ctx *c){
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b084      	sub	sp, #16
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
  if (c->lx.cur.k==T_ID){
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	7a1b      	ldrb	r3, [r3, #8]
 80089b4:	2b02      	cmp	r3, #2
 80089b6:	d126      	bne.n	8008a06 <time_arg+0x5e>
    int sel = time_sel_id(c->lx.cur.id);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	3310      	adds	r3, #16
 80089bc:	0018      	movs	r0, r3
 80089be:	f004 fd95 	bl	800d4ec <time_sel_id>
 80089c2:	0003      	movs	r3, r0
 80089c4:	60fb      	str	r3, [r7, #12]
    if (sel >= 0){
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	db1c      	blt.n	8008a06 <time_arg+0x5e>
      nx(c);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	0018      	movs	r0, r3
 80089d0:	f7ff ff2a 	bl	8008828 <nx>
      if (!emit_pushi(c->p, sel)){ set_err("bytecode overflow", c->line); return false; }
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089d8:	68fa      	ldr	r2, [r7, #12]
 80089da:	0011      	movs	r1, r2
 80089dc:	0018      	movs	r0, r3
 80089de:	f7ff fd34 	bl	800844a <emit_pushi>
 80089e2:	0003      	movs	r3, r0
 80089e4:	001a      	movs	r2, r3
 80089e6:	2301      	movs	r3, #1
 80089e8:	4053      	eors	r3, r2
 80089ea:	b2db      	uxtb	r3, r3
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d008      	beq.n	8008a02 <time_arg+0x5a>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80089f4:	4b08      	ldr	r3, [pc, #32]	@ (8008a18 <time_arg+0x70>)
 80089f6:	0011      	movs	r1, r2
 80089f8:	0018      	movs	r0, r3
 80089fa:	f7ff fc27 	bl	800824c <set_err>
 80089fe:	2300      	movs	r3, #0
 8008a00:	e006      	b.n	8008a10 <time_arg+0x68>
      return true;
 8008a02:	2301      	movs	r3, #1
 8008a04:	e004      	b.n	8008a10 <time_arg+0x68>
    }
  }
  return expr(c);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	0018      	movs	r0, r3
 8008a0a:	f000 fbc5 	bl	8009198 <expr>
 8008a0e:	0003      	movs	r3, r0
}
 8008a10:	0018      	movs	r0, r3
 8008a12:	46bd      	mov	sp, r7
 8008a14:	b004      	add	sp, #16
 8008a16:	bd80      	pop	{r7, pc}
 8008a18:	08029b48 	.word	0x08029b48

08008a1c <primary>:

static bool primary(Ctx *c){
 8008a1c:	b590      	push	{r4, r7, lr}
 8008a1e:	b08b      	sub	sp, #44	@ 0x2c
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
  if (c->lx.cur.k==T_NUM){
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	7a1b      	ldrb	r3, [r3, #8]
 8008a28:	2b01      	cmp	r3, #1
 8008a2a:	d11f      	bne.n	8008a6c <primary+0x50>
    int32_t v=c->lx.cur.num; nx(c);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	68db      	ldr	r3, [r3, #12]
 8008a30:	617b      	str	r3, [r7, #20]
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	0018      	movs	r0, r3
 8008a36:	f7ff fef7 	bl	8008828 <nx>
    if (!emit_pushi(c->p, v)){ set_err("bytecode overflow", c->line); return false; }
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a3e:	697a      	ldr	r2, [r7, #20]
 8008a40:	0011      	movs	r1, r2
 8008a42:	0018      	movs	r0, r3
 8008a44:	f7ff fd01 	bl	800844a <emit_pushi>
 8008a48:	0003      	movs	r3, r0
 8008a4a:	001a      	movs	r2, r3
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	4053      	eors	r3, r2
 8008a50:	b2db      	uxtb	r3, r3
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d008      	beq.n	8008a68 <primary+0x4c>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8008a5a:	4ba9      	ldr	r3, [pc, #676]	@ (8008d00 <primary+0x2e4>)
 8008a5c:	0011      	movs	r1, r2
 8008a5e:	0018      	movs	r0, r3
 8008a60:	f7ff fbf4 	bl	800824c <set_err>
 8008a64:	2300      	movs	r3, #0
 8008a66:	e146      	b.n	8008cf6 <primary+0x2da>
    return true;
 8008a68:	2301      	movs	r3, #1
 8008a6a:	e144      	b.n	8008cf6 <primary+0x2da>
  }
  if (c->lx.cur.k==T_STR){
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	7a1b      	ldrb	r3, [r3, #8]
 8008a70:	2b03      	cmp	r3, #3
 8008a72:	d108      	bne.n	8008a86 <primary+0x6a>
    set_err("string literal not allowed here", c->line);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8008a78:	4ba2      	ldr	r3, [pc, #648]	@ (8008d04 <primary+0x2e8>)
 8008a7a:	0011      	movs	r1, r2
 8008a7c:	0018      	movs	r0, r3
 8008a7e:	f7ff fbe5 	bl	800824c <set_err>
    return false;
 8008a82:	2300      	movs	r3, #0
 8008a84:	e137      	b.n	8008cf6 <primary+0x2da>
  }
  if (c->lx.cur.k==T_ID){
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	7a1b      	ldrb	r3, [r3, #8]
 8008a8a:	2b02      	cmp	r3, #2
 8008a8c:	d000      	beq.n	8008a90 <primary+0x74>
 8008a8e:	e10e      	b.n	8008cae <primary+0x292>
    char nm[MP_NAME_LEN]; strncpy(nm,c->lx.cur.id,MP_NAME_LEN); nm[MP_NAME_LEN-1]=0;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	3310      	adds	r3, #16
 8008a94:	0019      	movs	r1, r3
 8008a96:	2408      	movs	r4, #8
 8008a98:	193b      	adds	r3, r7, r4
 8008a9a:	220c      	movs	r2, #12
 8008a9c:	0018      	movs	r0, r3
 8008a9e:	f01c f82e 	bl	8024afe <strncpy>
 8008aa2:	193b      	adds	r3, r7, r4
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	72da      	strb	r2, [r3, #11]
    nx(c);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	0018      	movs	r0, r3
 8008aac:	f7ff febc 	bl	8008828 <nx>

    if (ac(c, T_LP)){
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2106      	movs	r1, #6
 8008ab4:	0018      	movs	r0, r3
 8008ab6:	f7ff ff3f 	bl	8008938 <ac>
 8008aba:	1e03      	subs	r3, r0, #0
 8008abc:	d100      	bne.n	8008ac0 <primary+0xa4>
 8008abe:	e0b6      	b.n	8008c2e <primary+0x212>
      int id = builtin_id(nm);
 8008ac0:	193b      	adds	r3, r7, r4
 8008ac2:	0018      	movs	r0, r3
 8008ac4:	f7ff fdc2 	bl	800864c <builtin_id>
 8008ac8:	0003      	movs	r3, r0
 8008aca:	61fb      	str	r3, [r7, #28]
      if (id<0){ set_err("unknown function", c->line); return false; }
 8008acc:	69fb      	ldr	r3, [r7, #28]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	da08      	bge.n	8008ae4 <primary+0xc8>
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8008ad6:	4b8c      	ldr	r3, [pc, #560]	@ (8008d08 <primary+0x2ec>)
 8008ad8:	0011      	movs	r1, r2
 8008ada:	0018      	movs	r0, r3
 8008adc:	f7ff fbb6 	bl	800824c <set_err>
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	e108      	b.n	8008cf6 <primary+0x2da>

      uint8_t argc=0;
 8008ae4:	2327      	movs	r3, #39	@ 0x27
 8008ae6:	18fb      	adds	r3, r7, r3
 8008ae8:	2200      	movs	r2, #0
 8008aea:	701a      	strb	r2, [r3, #0]
      bool is_time = (id==10);
 8008aec:	231b      	movs	r3, #27
 8008aee:	18fb      	adds	r3, r7, r3
 8008af0:	69fa      	ldr	r2, [r7, #28]
 8008af2:	3a0a      	subs	r2, #10
 8008af4:	4251      	negs	r1, r2
 8008af6:	414a      	adcs	r2, r1
 8008af8:	701a      	strb	r2, [r3, #0]
      if (!ac(c, T_RP)){
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2107      	movs	r1, #7
 8008afe:	0018      	movs	r0, r3
 8008b00:	f7ff ff1a 	bl	8008938 <ac>
 8008b04:	0003      	movs	r3, r0
 8008b06:	001a      	movs	r2, r3
 8008b08:	2301      	movs	r3, #1
 8008b0a:	4053      	eors	r3, r2
 8008b0c:	b2db      	uxtb	r3, r3
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d04a      	beq.n	8008ba8 <primary+0x18c>
        while (1){
          if (is_time) { if (!time_arg(c)) return false; }
 8008b12:	231b      	movs	r3, #27
 8008b14:	18fb      	adds	r3, r7, r3
 8008b16:	781b      	ldrb	r3, [r3, #0]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d00c      	beq.n	8008b36 <primary+0x11a>
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	0018      	movs	r0, r3
 8008b20:	f7ff ff42 	bl	80089a8 <time_arg>
 8008b24:	0003      	movs	r3, r0
 8008b26:	001a      	movs	r2, r3
 8008b28:	2301      	movs	r3, #1
 8008b2a:	4053      	eors	r3, r2
 8008b2c:	b2db      	uxtb	r3, r3
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d00e      	beq.n	8008b50 <primary+0x134>
 8008b32:	2300      	movs	r3, #0
 8008b34:	e0df      	b.n	8008cf6 <primary+0x2da>
          else { if (!expr(c)) return false; }
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	0018      	movs	r0, r3
 8008b3a:	f000 fb2d 	bl	8009198 <expr>
 8008b3e:	0003      	movs	r3, r0
 8008b40:	001a      	movs	r2, r3
 8008b42:	2301      	movs	r3, #1
 8008b44:	4053      	eors	r3, r2
 8008b46:	b2db      	uxtb	r3, r3
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d001      	beq.n	8008b50 <primary+0x134>
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	e0d2      	b.n	8008cf6 <primary+0x2da>
          argc++;
 8008b50:	2127      	movs	r1, #39	@ 0x27
 8008b52:	187b      	adds	r3, r7, r1
 8008b54:	781a      	ldrb	r2, [r3, #0]
 8008b56:	187b      	adds	r3, r7, r1
 8008b58:	3201      	adds	r2, #1
 8008b5a:	701a      	strb	r2, [r3, #0]
          if (argc>8){ set_err("too many args", c->line); return false; }
 8008b5c:	187b      	adds	r3, r7, r1
 8008b5e:	781b      	ldrb	r3, [r3, #0]
 8008b60:	2b08      	cmp	r3, #8
 8008b62:	d908      	bls.n	8008b76 <primary+0x15a>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8008b68:	4b68      	ldr	r3, [pc, #416]	@ (8008d0c <primary+0x2f0>)
 8008b6a:	0011      	movs	r1, r2
 8008b6c:	0018      	movs	r0, r3
 8008b6e:	f7ff fb6d 	bl	800824c <set_err>
 8008b72:	2300      	movs	r3, #0
 8008b74:	e0bf      	b.n	8008cf6 <primary+0x2da>
          if (ac(c, T_COMMA)) continue;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2108      	movs	r1, #8
 8008b7a:	0018      	movs	r0, r3
 8008b7c:	f7ff fedc 	bl	8008938 <ac>
 8008b80:	1e03      	subs	r3, r0, #0
 8008b82:	d10e      	bne.n	8008ba2 <primary+0x186>
          if (!ex(c, T_RP, "expected ')'")) return false;
 8008b84:	4a62      	ldr	r2, [pc, #392]	@ (8008d10 <primary+0x2f4>)
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2107      	movs	r1, #7
 8008b8a:	0018      	movs	r0, r3
 8008b8c:	f7ff feec 	bl	8008968 <ex>
 8008b90:	0003      	movs	r3, r0
 8008b92:	001a      	movs	r2, r3
 8008b94:	2301      	movs	r3, #1
 8008b96:	4053      	eors	r3, r2
 8008b98:	b2db      	uxtb	r3, r3
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d003      	beq.n	8008ba6 <primary+0x18a>
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	e0a9      	b.n	8008cf6 <primary+0x2da>
          if (ac(c, T_COMMA)) continue;
 8008ba2:	46c0      	nop			@ (mov r8, r8)
          if (is_time) { if (!time_arg(c)) return false; }
 8008ba4:	e7b5      	b.n	8008b12 <primary+0xf6>
          break;
 8008ba6:	46c0      	nop			@ (mov r8, r8)
        }
      }

      if (id==2){
 8008ba8:	69fb      	ldr	r3, [r7, #28]
 8008baa:	2b02      	cmp	r3, #2
 8008bac:	d108      	bne.n	8008bc0 <primary+0x1a4>
        set_err("wait/delay only as statement", c->line); return false;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8008bb2:	4b58      	ldr	r3, [pc, #352]	@ (8008d14 <primary+0x2f8>)
 8008bb4:	0011      	movs	r1, r2
 8008bb6:	0018      	movs	r0, r3
 8008bb8:	f7ff fb48 	bl	800824c <set_err>
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	e09a      	b.n	8008cf6 <primary+0x2da>
      }

      if (!emit_u8(c->p, OP_CALL) || !emit_u8(c->p, (uint8_t)id) || !emit_u8(c->p, argc)){
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008bc4:	2115      	movs	r1, #21
 8008bc6:	0018      	movs	r0, r3
 8008bc8:	f7ff fb58 	bl	800827c <emit_u8>
 8008bcc:	0003      	movs	r3, r0
 8008bce:	001a      	movs	r2, r3
 8008bd0:	2301      	movs	r3, #1
 8008bd2:	4053      	eors	r3, r2
 8008bd4:	b2db      	uxtb	r3, r3
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d11e      	bne.n	8008c18 <primary+0x1fc>
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008bde:	69fa      	ldr	r2, [r7, #28]
 8008be0:	b2d2      	uxtb	r2, r2
 8008be2:	0011      	movs	r1, r2
 8008be4:	0018      	movs	r0, r3
 8008be6:	f7ff fb49 	bl	800827c <emit_u8>
 8008bea:	0003      	movs	r3, r0
 8008bec:	001a      	movs	r2, r3
 8008bee:	2301      	movs	r3, #1
 8008bf0:	4053      	eors	r3, r2
 8008bf2:	b2db      	uxtb	r3, r3
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d10f      	bne.n	8008c18 <primary+0x1fc>
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008bfc:	2327      	movs	r3, #39	@ 0x27
 8008bfe:	18fb      	adds	r3, r7, r3
 8008c00:	781b      	ldrb	r3, [r3, #0]
 8008c02:	0019      	movs	r1, r3
 8008c04:	0010      	movs	r0, r2
 8008c06:	f7ff fb39 	bl	800827c <emit_u8>
 8008c0a:	0003      	movs	r3, r0
 8008c0c:	001a      	movs	r2, r3
 8008c0e:	2301      	movs	r3, #1
 8008c10:	4053      	eors	r3, r2
 8008c12:	b2db      	uxtb	r3, r3
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d008      	beq.n	8008c2a <primary+0x20e>
        set_err("bytecode overflow", c->line); return false;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8008c1c:	4b38      	ldr	r3, [pc, #224]	@ (8008d00 <primary+0x2e4>)
 8008c1e:	0011      	movs	r1, r2
 8008c20:	0018      	movs	r0, r3
 8008c22:	f7ff fb13 	bl	800824c <set_err>
 8008c26:	2300      	movs	r3, #0
 8008c28:	e065      	b.n	8008cf6 <primary+0x2da>
      }
      return true;
 8008c2a:	2301      	movs	r3, #1
 8008c2c:	e063      	b.n	8008cf6 <primary+0x2da>
    }

    int idx=sym_get_or_add(&c->p->st, nm);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c32:	4a39      	ldr	r2, [pc, #228]	@ (8008d18 <primary+0x2fc>)
 8008c34:	4694      	mov	ip, r2
 8008c36:	4463      	add	r3, ip
 8008c38:	2208      	movs	r2, #8
 8008c3a:	18ba      	adds	r2, r7, r2
 8008c3c:	0011      	movs	r1, r2
 8008c3e:	0018      	movs	r0, r3
 8008c40:	f7ff fc96 	bl	8008570 <sym_get_or_add>
 8008c44:	0003      	movs	r3, r0
 8008c46:	623b      	str	r3, [r7, #32]
    if (idx<0){ set_err("too many variables", c->line); return false; }
 8008c48:	6a3b      	ldr	r3, [r7, #32]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	da08      	bge.n	8008c60 <primary+0x244>
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8008c52:	4b32      	ldr	r3, [pc, #200]	@ (8008d1c <primary+0x300>)
 8008c54:	0011      	movs	r1, r2
 8008c56:	0018      	movs	r0, r3
 8008c58:	f7ff faf8 	bl	800824c <set_err>
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	e04a      	b.n	8008cf6 <primary+0x2da>
    if (!emit_u8(c->p, OP_LOAD) || !emit_u8(c->p, (uint8_t)idx)){ set_err("bytecode overflow", c->line); return false; }
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c64:	2102      	movs	r1, #2
 8008c66:	0018      	movs	r0, r3
 8008c68:	f7ff fb08 	bl	800827c <emit_u8>
 8008c6c:	0003      	movs	r3, r0
 8008c6e:	001a      	movs	r2, r3
 8008c70:	2301      	movs	r3, #1
 8008c72:	4053      	eors	r3, r2
 8008c74:	b2db      	uxtb	r3, r3
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d10e      	bne.n	8008c98 <primary+0x27c>
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c7e:	6a3a      	ldr	r2, [r7, #32]
 8008c80:	b2d2      	uxtb	r2, r2
 8008c82:	0011      	movs	r1, r2
 8008c84:	0018      	movs	r0, r3
 8008c86:	f7ff faf9 	bl	800827c <emit_u8>
 8008c8a:	0003      	movs	r3, r0
 8008c8c:	001a      	movs	r2, r3
 8008c8e:	2301      	movs	r3, #1
 8008c90:	4053      	eors	r3, r2
 8008c92:	b2db      	uxtb	r3, r3
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d008      	beq.n	8008caa <primary+0x28e>
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8008c9c:	4b18      	ldr	r3, [pc, #96]	@ (8008d00 <primary+0x2e4>)
 8008c9e:	0011      	movs	r1, r2
 8008ca0:	0018      	movs	r0, r3
 8008ca2:	f7ff fad3 	bl	800824c <set_err>
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	e025      	b.n	8008cf6 <primary+0x2da>
    return true;
 8008caa:	2301      	movs	r3, #1
 8008cac:	e023      	b.n	8008cf6 <primary+0x2da>
  }
  if (ac(c, T_LP)){
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2106      	movs	r1, #6
 8008cb2:	0018      	movs	r0, r3
 8008cb4:	f7ff fe40 	bl	8008938 <ac>
 8008cb8:	1e03      	subs	r3, r0, #0
 8008cba:	d014      	beq.n	8008ce6 <primary+0x2ca>
    if (!expr(c)) return false;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	0018      	movs	r0, r3
 8008cc0:	f000 fa6a 	bl	8009198 <expr>
 8008cc4:	0003      	movs	r3, r0
 8008cc6:	001a      	movs	r2, r3
 8008cc8:	2301      	movs	r3, #1
 8008cca:	4053      	eors	r3, r2
 8008ccc:	b2db      	uxtb	r3, r3
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d001      	beq.n	8008cd6 <primary+0x2ba>
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	e00f      	b.n	8008cf6 <primary+0x2da>
    return ex(c, T_RP, "expected ')'");
 8008cd6:	4a0e      	ldr	r2, [pc, #56]	@ (8008d10 <primary+0x2f4>)
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	2107      	movs	r1, #7
 8008cdc:	0018      	movs	r0, r3
 8008cde:	f7ff fe43 	bl	8008968 <ex>
 8008ce2:	0003      	movs	r3, r0
 8008ce4:	e007      	b.n	8008cf6 <primary+0x2da>
  }
  set_err("expected number/identifier/(expr)", c->line);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8008cea:	4b0d      	ldr	r3, [pc, #52]	@ (8008d20 <primary+0x304>)
 8008cec:	0011      	movs	r1, r2
 8008cee:	0018      	movs	r0, r3
 8008cf0:	f7ff faac 	bl	800824c <set_err>
  return false;
 8008cf4:	2300      	movs	r3, #0
}
 8008cf6:	0018      	movs	r0, r3
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	b00b      	add	sp, #44	@ 0x2c
 8008cfc:	bd90      	pop	{r4, r7, pc}
 8008cfe:	46c0      	nop			@ (mov r8, r8)
 8008d00:	08029b48 	.word	0x08029b48
 8008d04:	08029b5c 	.word	0x08029b5c
 8008d08:	08029b7c 	.word	0x08029b7c
 8008d0c:	08029b90 	.word	0x08029b90
 8008d10:	08029ba0 	.word	0x08029ba0
 8008d14:	08029bb0 	.word	0x08029bb0
 8008d18:	00000602 	.word	0x00000602
 8008d1c:	08029bd0 	.word	0x08029bd0
 8008d20:	08029be4 	.word	0x08029be4

08008d24 <unary>:

static bool unary(Ctx *c){
 8008d24:	b580      	push	{r7, lr}
 8008d26:	b082      	sub	sp, #8
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
  if (ac(c, T_MINUS)){ if(!unary(c)) return false; if(!emit_u8(c->p, OP_NEG)){ set_err("bytecode overflow", c->line); return false; } return true; }
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	210a      	movs	r1, #10
 8008d30:	0018      	movs	r0, r3
 8008d32:	f7ff fe01 	bl	8008938 <ac>
 8008d36:	1e03      	subs	r3, r0, #0
 8008d38:	d024      	beq.n	8008d84 <unary+0x60>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	0018      	movs	r0, r3
 8008d3e:	f7ff fff1 	bl	8008d24 <unary>
 8008d42:	0003      	movs	r3, r0
 8008d44:	001a      	movs	r2, r3
 8008d46:	2301      	movs	r3, #1
 8008d48:	4053      	eors	r3, r2
 8008d4a:	b2db      	uxtb	r3, r3
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d001      	beq.n	8008d54 <unary+0x30>
 8008d50:	2300      	movs	r3, #0
 8008d52:	e048      	b.n	8008de6 <unary+0xc2>
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d58:	2109      	movs	r1, #9
 8008d5a:	0018      	movs	r0, r3
 8008d5c:	f7ff fa8e 	bl	800827c <emit_u8>
 8008d60:	0003      	movs	r3, r0
 8008d62:	001a      	movs	r2, r3
 8008d64:	2301      	movs	r3, #1
 8008d66:	4053      	eors	r3, r2
 8008d68:	b2db      	uxtb	r3, r3
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d008      	beq.n	8008d80 <unary+0x5c>
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8008d72:	4b1f      	ldr	r3, [pc, #124]	@ (8008df0 <unary+0xcc>)
 8008d74:	0011      	movs	r1, r2
 8008d76:	0018      	movs	r0, r3
 8008d78:	f7ff fa68 	bl	800824c <set_err>
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	e032      	b.n	8008de6 <unary+0xc2>
 8008d80:	2301      	movs	r3, #1
 8008d82:	e030      	b.n	8008de6 <unary+0xc2>
  if (ac(c, T_NOT)){ if(!unary(c)) return false; if(!emit_u8(c->p, OP_NOT)){ set_err("bytecode overflow", c->line); return false; } return true; }
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2120      	movs	r1, #32
 8008d88:	0018      	movs	r0, r3
 8008d8a:	f7ff fdd5 	bl	8008938 <ac>
 8008d8e:	1e03      	subs	r3, r0, #0
 8008d90:	d024      	beq.n	8008ddc <unary+0xb8>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	0018      	movs	r0, r3
 8008d96:	f7ff ffc5 	bl	8008d24 <unary>
 8008d9a:	0003      	movs	r3, r0
 8008d9c:	001a      	movs	r2, r3
 8008d9e:	2301      	movs	r3, #1
 8008da0:	4053      	eors	r3, r2
 8008da2:	b2db      	uxtb	r3, r3
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d001      	beq.n	8008dac <unary+0x88>
 8008da8:	2300      	movs	r3, #0
 8008daa:	e01c      	b.n	8008de6 <unary+0xc2>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008db0:	2112      	movs	r1, #18
 8008db2:	0018      	movs	r0, r3
 8008db4:	f7ff fa62 	bl	800827c <emit_u8>
 8008db8:	0003      	movs	r3, r0
 8008dba:	001a      	movs	r2, r3
 8008dbc:	2301      	movs	r3, #1
 8008dbe:	4053      	eors	r3, r2
 8008dc0:	b2db      	uxtb	r3, r3
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d008      	beq.n	8008dd8 <unary+0xb4>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8008dca:	4b09      	ldr	r3, [pc, #36]	@ (8008df0 <unary+0xcc>)
 8008dcc:	0011      	movs	r1, r2
 8008dce:	0018      	movs	r0, r3
 8008dd0:	f7ff fa3c 	bl	800824c <set_err>
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	e006      	b.n	8008de6 <unary+0xc2>
 8008dd8:	2301      	movs	r3, #1
 8008dda:	e004      	b.n	8008de6 <unary+0xc2>
  return primary(c);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	0018      	movs	r0, r3
 8008de0:	f7ff fe1c 	bl	8008a1c <primary>
 8008de4:	0003      	movs	r3, r0
}
 8008de6:	0018      	movs	r0, r3
 8008de8:	46bd      	mov	sp, r7
 8008dea:	b002      	add	sp, #8
 8008dec:	bd80      	pop	{r7, pc}
 8008dee:	46c0      	nop			@ (mov r8, r8)
 8008df0:	08029b48 	.word	0x08029b48

08008df4 <mul>:

static bool mul(Ctx *c){
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b084      	sub	sp, #16
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
  if (!unary(c)) return false;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	0018      	movs	r0, r3
 8008e00:	f7ff ff90 	bl	8008d24 <unary>
 8008e04:	0003      	movs	r3, r0
 8008e06:	001a      	movs	r2, r3
 8008e08:	2301      	movs	r3, #1
 8008e0a:	4053      	eors	r3, r2
 8008e0c:	b2db      	uxtb	r3, r3
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d040      	beq.n	8008e94 <mul+0xa0>
 8008e12:	2300      	movs	r3, #0
 8008e14:	e04b      	b.n	8008eae <mul+0xba>
  while (c->lx.cur.k==T_MUL || c->lx.cur.k==T_DIV || c->lx.cur.k==T_MOD){
    tok_t op=c->lx.cur.k; nx(c);
 8008e16:	230f      	movs	r3, #15
 8008e18:	18fb      	adds	r3, r7, r3
 8008e1a:	687a      	ldr	r2, [r7, #4]
 8008e1c:	7a12      	ldrb	r2, [r2, #8]
 8008e1e:	701a      	strb	r2, [r3, #0]
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	0018      	movs	r0, r3
 8008e24:	f7ff fd00 	bl	8008828 <nx>
    if(!unary(c)) return false;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	0018      	movs	r0, r3
 8008e2c:	f7ff ff7a 	bl	8008d24 <unary>
 8008e30:	0003      	movs	r3, r0
 8008e32:	001a      	movs	r2, r3
 8008e34:	2301      	movs	r3, #1
 8008e36:	4053      	eors	r3, r2
 8008e38:	b2db      	uxtb	r3, r3
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d001      	beq.n	8008e42 <mul+0x4e>
 8008e3e:	2300      	movs	r3, #0
 8008e40:	e035      	b.n	8008eae <mul+0xba>
    uint8_t bc=(op==T_MUL)?OP_MUL:(op==T_DIV)?OP_DIV:OP_MOD;
 8008e42:	220f      	movs	r2, #15
 8008e44:	18bb      	adds	r3, r7, r2
 8008e46:	781b      	ldrb	r3, [r3, #0]
 8008e48:	2b0b      	cmp	r3, #11
 8008e4a:	d007      	beq.n	8008e5c <mul+0x68>
 8008e4c:	18bb      	adds	r3, r7, r2
 8008e4e:	781b      	ldrb	r3, [r3, #0]
 8008e50:	2b0c      	cmp	r3, #12
 8008e52:	d101      	bne.n	8008e58 <mul+0x64>
 8008e54:	2307      	movs	r3, #7
 8008e56:	e002      	b.n	8008e5e <mul+0x6a>
 8008e58:	2308      	movs	r3, #8
 8008e5a:	e000      	b.n	8008e5e <mul+0x6a>
 8008e5c:	2306      	movs	r3, #6
 8008e5e:	210e      	movs	r1, #14
 8008e60:	187a      	adds	r2, r7, r1
 8008e62:	7013      	strb	r3, [r2, #0]
    if(!emit_u8(c->p, bc)){ set_err("bytecode overflow", c->line); return false; }
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008e68:	187b      	adds	r3, r7, r1
 8008e6a:	781b      	ldrb	r3, [r3, #0]
 8008e6c:	0019      	movs	r1, r3
 8008e6e:	0010      	movs	r0, r2
 8008e70:	f7ff fa04 	bl	800827c <emit_u8>
 8008e74:	0003      	movs	r3, r0
 8008e76:	001a      	movs	r2, r3
 8008e78:	2301      	movs	r3, #1
 8008e7a:	4053      	eors	r3, r2
 8008e7c:	b2db      	uxtb	r3, r3
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d008      	beq.n	8008e94 <mul+0xa0>
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8008e86:	4b0c      	ldr	r3, [pc, #48]	@ (8008eb8 <mul+0xc4>)
 8008e88:	0011      	movs	r1, r2
 8008e8a:	0018      	movs	r0, r3
 8008e8c:	f7ff f9de 	bl	800824c <set_err>
 8008e90:	2300      	movs	r3, #0
 8008e92:	e00c      	b.n	8008eae <mul+0xba>
  while (c->lx.cur.k==T_MUL || c->lx.cur.k==T_DIV || c->lx.cur.k==T_MOD){
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	7a1b      	ldrb	r3, [r3, #8]
 8008e98:	2b0b      	cmp	r3, #11
 8008e9a:	d0bc      	beq.n	8008e16 <mul+0x22>
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	7a1b      	ldrb	r3, [r3, #8]
 8008ea0:	2b0c      	cmp	r3, #12
 8008ea2:	d0b8      	beq.n	8008e16 <mul+0x22>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	7a1b      	ldrb	r3, [r3, #8]
 8008ea8:	2b0d      	cmp	r3, #13
 8008eaa:	d0b4      	beq.n	8008e16 <mul+0x22>
  }
  return true;
 8008eac:	2301      	movs	r3, #1
}
 8008eae:	0018      	movs	r0, r3
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	b004      	add	sp, #16
 8008eb4:	bd80      	pop	{r7, pc}
 8008eb6:	46c0      	nop			@ (mov r8, r8)
 8008eb8:	08029b48 	.word	0x08029b48

08008ebc <add>:

static bool add(Ctx *c){
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b084      	sub	sp, #16
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
  if (!mul(c)) return false;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	0018      	movs	r0, r3
 8008ec8:	f7ff ff94 	bl	8008df4 <mul>
 8008ecc:	0003      	movs	r3, r0
 8008ece:	001a      	movs	r2, r3
 8008ed0:	2301      	movs	r3, #1
 8008ed2:	4053      	eors	r3, r2
 8008ed4:	b2db      	uxtb	r3, r3
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d03a      	beq.n	8008f50 <add+0x94>
 8008eda:	2300      	movs	r3, #0
 8008edc:	e041      	b.n	8008f62 <add+0xa6>
  while (c->lx.cur.k==T_PLUS || c->lx.cur.k==T_MINUS){
    tok_t op=c->lx.cur.k; nx(c);
 8008ede:	230f      	movs	r3, #15
 8008ee0:	18fb      	adds	r3, r7, r3
 8008ee2:	687a      	ldr	r2, [r7, #4]
 8008ee4:	7a12      	ldrb	r2, [r2, #8]
 8008ee6:	701a      	strb	r2, [r3, #0]
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	0018      	movs	r0, r3
 8008eec:	f7ff fc9c 	bl	8008828 <nx>
    if(!mul(c)) return false;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	0018      	movs	r0, r3
 8008ef4:	f7ff ff7e 	bl	8008df4 <mul>
 8008ef8:	0003      	movs	r3, r0
 8008efa:	001a      	movs	r2, r3
 8008efc:	2301      	movs	r3, #1
 8008efe:	4053      	eors	r3, r2
 8008f00:	b2db      	uxtb	r3, r3
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d001      	beq.n	8008f0a <add+0x4e>
 8008f06:	2300      	movs	r3, #0
 8008f08:	e02b      	b.n	8008f62 <add+0xa6>
    uint8_t bc=(op==T_PLUS)?OP_ADD:OP_SUB;
 8008f0a:	230f      	movs	r3, #15
 8008f0c:	18fb      	adds	r3, r7, r3
 8008f0e:	781b      	ldrb	r3, [r3, #0]
 8008f10:	2b09      	cmp	r3, #9
 8008f12:	d101      	bne.n	8008f18 <add+0x5c>
 8008f14:	2204      	movs	r2, #4
 8008f16:	e000      	b.n	8008f1a <add+0x5e>
 8008f18:	2205      	movs	r2, #5
 8008f1a:	210e      	movs	r1, #14
 8008f1c:	187b      	adds	r3, r7, r1
 8008f1e:	701a      	strb	r2, [r3, #0]
    if(!emit_u8(c->p, bc)){ set_err("bytecode overflow", c->line); return false; }
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008f24:	187b      	adds	r3, r7, r1
 8008f26:	781b      	ldrb	r3, [r3, #0]
 8008f28:	0019      	movs	r1, r3
 8008f2a:	0010      	movs	r0, r2
 8008f2c:	f7ff f9a6 	bl	800827c <emit_u8>
 8008f30:	0003      	movs	r3, r0
 8008f32:	001a      	movs	r2, r3
 8008f34:	2301      	movs	r3, #1
 8008f36:	4053      	eors	r3, r2
 8008f38:	b2db      	uxtb	r3, r3
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d008      	beq.n	8008f50 <add+0x94>
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8008f42:	4b0a      	ldr	r3, [pc, #40]	@ (8008f6c <add+0xb0>)
 8008f44:	0011      	movs	r1, r2
 8008f46:	0018      	movs	r0, r3
 8008f48:	f7ff f980 	bl	800824c <set_err>
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	e008      	b.n	8008f62 <add+0xa6>
  while (c->lx.cur.k==T_PLUS || c->lx.cur.k==T_MINUS){
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	7a1b      	ldrb	r3, [r3, #8]
 8008f54:	2b09      	cmp	r3, #9
 8008f56:	d0c2      	beq.n	8008ede <add+0x22>
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	7a1b      	ldrb	r3, [r3, #8]
 8008f5c:	2b0a      	cmp	r3, #10
 8008f5e:	d0be      	beq.n	8008ede <add+0x22>
  }
  return true;
 8008f60:	2301      	movs	r3, #1
}
 8008f62:	0018      	movs	r0, r3
 8008f64:	46bd      	mov	sp, r7
 8008f66:	b004      	add	sp, #16
 8008f68:	bd80      	pop	{r7, pc}
 8008f6a:	46c0      	nop			@ (mov r8, r8)
 8008f6c:	08029b48 	.word	0x08029b48

08008f70 <cmp>:

static bool cmp(Ctx *c){
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b084      	sub	sp, #16
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
  if (!add(c)) return false;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	0018      	movs	r0, r3
 8008f7c:	f7ff ff9e 	bl	8008ebc <add>
 8008f80:	0003      	movs	r3, r0
 8008f82:	001a      	movs	r2, r3
 8008f84:	2301      	movs	r3, #1
 8008f86:	4053      	eors	r3, r2
 8008f88:	b2db      	uxtb	r3, r3
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d05e      	beq.n	800904c <cmp+0xdc>
 8008f8e:	2300      	movs	r3, #0
 8008f90:	e075      	b.n	800907e <cmp+0x10e>
  while (c->lx.cur.k==T_EQ || c->lx.cur.k==T_NEQ || c->lx.cur.k==T_LT || c->lx.cur.k==T_LTE || c->lx.cur.k==T_GT || c->lx.cur.k==T_GTE){
    tok_t op=c->lx.cur.k; nx(c);
 8008f92:	230e      	movs	r3, #14
 8008f94:	18fb      	adds	r3, r7, r3
 8008f96:	687a      	ldr	r2, [r7, #4]
 8008f98:	7a12      	ldrb	r2, [r2, #8]
 8008f9a:	701a      	strb	r2, [r3, #0]
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	0018      	movs	r0, r3
 8008fa0:	f7ff fc42 	bl	8008828 <nx>
    if(!add(c)) return false;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	0018      	movs	r0, r3
 8008fa8:	f7ff ff88 	bl	8008ebc <add>
 8008fac:	0003      	movs	r3, r0
 8008fae:	001a      	movs	r2, r3
 8008fb0:	2301      	movs	r3, #1
 8008fb2:	4053      	eors	r3, r2
 8008fb4:	b2db      	uxtb	r3, r3
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d001      	beq.n	8008fbe <cmp+0x4e>
 8008fba:	2300      	movs	r3, #0
 8008fbc:	e05f      	b.n	800907e <cmp+0x10e>
    uint8_t bc=OP_EQ;
 8008fbe:	230f      	movs	r3, #15
 8008fc0:	18fb      	adds	r3, r7, r3
 8008fc2:	220a      	movs	r2, #10
 8008fc4:	701a      	strb	r2, [r3, #0]
    switch(op){
 8008fc6:	230e      	movs	r3, #14
 8008fc8:	18fb      	adds	r3, r7, r3
 8008fca:	781b      	ldrb	r3, [r3, #0]
 8008fcc:	3b0e      	subs	r3, #14
 8008fce:	2b05      	cmp	r3, #5
 8008fd0:	d822      	bhi.n	8009018 <cmp+0xa8>
 8008fd2:	009a      	lsls	r2, r3, #2
 8008fd4:	4b2c      	ldr	r3, [pc, #176]	@ (8009088 <cmp+0x118>)
 8008fd6:	18d3      	adds	r3, r2, r3
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	469f      	mov	pc, r3
      case T_EQ: bc=OP_EQ; break;
 8008fdc:	230f      	movs	r3, #15
 8008fde:	18fb      	adds	r3, r7, r3
 8008fe0:	220a      	movs	r2, #10
 8008fe2:	701a      	strb	r2, [r3, #0]
 8008fe4:	e019      	b.n	800901a <cmp+0xaa>
      case T_NEQ: bc=OP_NEQ; break;
 8008fe6:	230f      	movs	r3, #15
 8008fe8:	18fb      	adds	r3, r7, r3
 8008fea:	220b      	movs	r2, #11
 8008fec:	701a      	strb	r2, [r3, #0]
 8008fee:	e014      	b.n	800901a <cmp+0xaa>
      case T_LT: bc=OP_LT; break;
 8008ff0:	230f      	movs	r3, #15
 8008ff2:	18fb      	adds	r3, r7, r3
 8008ff4:	220c      	movs	r2, #12
 8008ff6:	701a      	strb	r2, [r3, #0]
 8008ff8:	e00f      	b.n	800901a <cmp+0xaa>
      case T_LTE: bc=OP_LTE; break;
 8008ffa:	230f      	movs	r3, #15
 8008ffc:	18fb      	adds	r3, r7, r3
 8008ffe:	220d      	movs	r2, #13
 8009000:	701a      	strb	r2, [r3, #0]
 8009002:	e00a      	b.n	800901a <cmp+0xaa>
      case T_GT: bc=OP_GT; break;
 8009004:	230f      	movs	r3, #15
 8009006:	18fb      	adds	r3, r7, r3
 8009008:	220e      	movs	r2, #14
 800900a:	701a      	strb	r2, [r3, #0]
 800900c:	e005      	b.n	800901a <cmp+0xaa>
      case T_GTE: bc=OP_GTE; break;
 800900e:	230f      	movs	r3, #15
 8009010:	18fb      	adds	r3, r7, r3
 8009012:	220f      	movs	r2, #15
 8009014:	701a      	strb	r2, [r3, #0]
 8009016:	e000      	b.n	800901a <cmp+0xaa>
      default: break;
 8009018:	46c0      	nop			@ (mov r8, r8)
    }
    if(!emit_u8(c->p, bc)){ set_err("bytecode overflow", c->line); return false; }
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800901e:	230f      	movs	r3, #15
 8009020:	18fb      	adds	r3, r7, r3
 8009022:	781b      	ldrb	r3, [r3, #0]
 8009024:	0019      	movs	r1, r3
 8009026:	0010      	movs	r0, r2
 8009028:	f7ff f928 	bl	800827c <emit_u8>
 800902c:	0003      	movs	r3, r0
 800902e:	001a      	movs	r2, r3
 8009030:	2301      	movs	r3, #1
 8009032:	4053      	eors	r3, r2
 8009034:	b2db      	uxtb	r3, r3
 8009036:	2b00      	cmp	r3, #0
 8009038:	d008      	beq.n	800904c <cmp+0xdc>
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800903e:	4b13      	ldr	r3, [pc, #76]	@ (800908c <cmp+0x11c>)
 8009040:	0011      	movs	r1, r2
 8009042:	0018      	movs	r0, r3
 8009044:	f7ff f902 	bl	800824c <set_err>
 8009048:	2300      	movs	r3, #0
 800904a:	e018      	b.n	800907e <cmp+0x10e>
  while (c->lx.cur.k==T_EQ || c->lx.cur.k==T_NEQ || c->lx.cur.k==T_LT || c->lx.cur.k==T_LTE || c->lx.cur.k==T_GT || c->lx.cur.k==T_GTE){
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	7a1b      	ldrb	r3, [r3, #8]
 8009050:	2b0e      	cmp	r3, #14
 8009052:	d09e      	beq.n	8008f92 <cmp+0x22>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	7a1b      	ldrb	r3, [r3, #8]
 8009058:	2b0f      	cmp	r3, #15
 800905a:	d09a      	beq.n	8008f92 <cmp+0x22>
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	7a1b      	ldrb	r3, [r3, #8]
 8009060:	2b10      	cmp	r3, #16
 8009062:	d096      	beq.n	8008f92 <cmp+0x22>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	7a1b      	ldrb	r3, [r3, #8]
 8009068:	2b11      	cmp	r3, #17
 800906a:	d092      	beq.n	8008f92 <cmp+0x22>
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	7a1b      	ldrb	r3, [r3, #8]
 8009070:	2b12      	cmp	r3, #18
 8009072:	d08e      	beq.n	8008f92 <cmp+0x22>
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	7a1b      	ldrb	r3, [r3, #8]
 8009078:	2b13      	cmp	r3, #19
 800907a:	d08a      	beq.n	8008f92 <cmp+0x22>
  }
  return true;
 800907c:	2301      	movs	r3, #1
}
 800907e:	0018      	movs	r0, r3
 8009080:	46bd      	mov	sp, r7
 8009082:	b004      	add	sp, #16
 8009084:	bd80      	pop	{r7, pc}
 8009086:	46c0      	nop			@ (mov r8, r8)
 8009088:	0802b020 	.word	0x0802b020
 800908c:	08029b48 	.word	0x08029b48

08009090 <land>:

static bool land(Ctx *c){
 8009090:	b580      	push	{r7, lr}
 8009092:	b082      	sub	sp, #8
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
  if (!cmp(c)) return false;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	0018      	movs	r0, r3
 800909c:	f7ff ff68 	bl	8008f70 <cmp>
 80090a0:	0003      	movs	r3, r0
 80090a2:	001a      	movs	r2, r3
 80090a4:	2301      	movs	r3, #1
 80090a6:	4053      	eors	r3, r2
 80090a8:	b2db      	uxtb	r3, r3
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d024      	beq.n	80090f8 <land+0x68>
 80090ae:	2300      	movs	r3, #0
 80090b0:	e02a      	b.n	8009108 <land+0x78>
  while (ac(c, T_AND)){ if(!cmp(c)) return false; if(!emit_u8(c->p, OP_AND)){ set_err("bytecode overflow", c->line); return false; } }
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	0018      	movs	r0, r3
 80090b6:	f7ff ff5b 	bl	8008f70 <cmp>
 80090ba:	0003      	movs	r3, r0
 80090bc:	001a      	movs	r2, r3
 80090be:	2301      	movs	r3, #1
 80090c0:	4053      	eors	r3, r2
 80090c2:	b2db      	uxtb	r3, r3
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d001      	beq.n	80090cc <land+0x3c>
 80090c8:	2300      	movs	r3, #0
 80090ca:	e01d      	b.n	8009108 <land+0x78>
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80090d0:	2110      	movs	r1, #16
 80090d2:	0018      	movs	r0, r3
 80090d4:	f7ff f8d2 	bl	800827c <emit_u8>
 80090d8:	0003      	movs	r3, r0
 80090da:	001a      	movs	r2, r3
 80090dc:	2301      	movs	r3, #1
 80090de:	4053      	eors	r3, r2
 80090e0:	b2db      	uxtb	r3, r3
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d008      	beq.n	80090f8 <land+0x68>
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80090ea:	4b09      	ldr	r3, [pc, #36]	@ (8009110 <land+0x80>)
 80090ec:	0011      	movs	r1, r2
 80090ee:	0018      	movs	r0, r3
 80090f0:	f7ff f8ac 	bl	800824c <set_err>
 80090f4:	2300      	movs	r3, #0
 80090f6:	e007      	b.n	8009108 <land+0x78>
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	211e      	movs	r1, #30
 80090fc:	0018      	movs	r0, r3
 80090fe:	f7ff fc1b 	bl	8008938 <ac>
 8009102:	1e03      	subs	r3, r0, #0
 8009104:	d1d5      	bne.n	80090b2 <land+0x22>
  return true;
 8009106:	2301      	movs	r3, #1
}
 8009108:	0018      	movs	r0, r3
 800910a:	46bd      	mov	sp, r7
 800910c:	b002      	add	sp, #8
 800910e:	bd80      	pop	{r7, pc}
 8009110:	08029b48 	.word	0x08029b48

08009114 <lor>:

static bool lor(Ctx *c){
 8009114:	b580      	push	{r7, lr}
 8009116:	b082      	sub	sp, #8
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
  if (!land(c)) return false;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	0018      	movs	r0, r3
 8009120:	f7ff ffb6 	bl	8009090 <land>
 8009124:	0003      	movs	r3, r0
 8009126:	001a      	movs	r2, r3
 8009128:	2301      	movs	r3, #1
 800912a:	4053      	eors	r3, r2
 800912c:	b2db      	uxtb	r3, r3
 800912e:	2b00      	cmp	r3, #0
 8009130:	d024      	beq.n	800917c <lor+0x68>
 8009132:	2300      	movs	r3, #0
 8009134:	e02a      	b.n	800918c <lor+0x78>
  while (ac(c, T_OR)){ if(!land(c)) return false; if(!emit_u8(c->p, OP_OR)){ set_err("bytecode overflow", c->line); return false; } }
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	0018      	movs	r0, r3
 800913a:	f7ff ffa9 	bl	8009090 <land>
 800913e:	0003      	movs	r3, r0
 8009140:	001a      	movs	r2, r3
 8009142:	2301      	movs	r3, #1
 8009144:	4053      	eors	r3, r2
 8009146:	b2db      	uxtb	r3, r3
 8009148:	2b00      	cmp	r3, #0
 800914a:	d001      	beq.n	8009150 <lor+0x3c>
 800914c:	2300      	movs	r3, #0
 800914e:	e01d      	b.n	800918c <lor+0x78>
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009154:	2111      	movs	r1, #17
 8009156:	0018      	movs	r0, r3
 8009158:	f7ff f890 	bl	800827c <emit_u8>
 800915c:	0003      	movs	r3, r0
 800915e:	001a      	movs	r2, r3
 8009160:	2301      	movs	r3, #1
 8009162:	4053      	eors	r3, r2
 8009164:	b2db      	uxtb	r3, r3
 8009166:	2b00      	cmp	r3, #0
 8009168:	d008      	beq.n	800917c <lor+0x68>
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800916e:	4b09      	ldr	r3, [pc, #36]	@ (8009194 <lor+0x80>)
 8009170:	0011      	movs	r1, r2
 8009172:	0018      	movs	r0, r3
 8009174:	f7ff f86a 	bl	800824c <set_err>
 8009178:	2300      	movs	r3, #0
 800917a:	e007      	b.n	800918c <lor+0x78>
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	211f      	movs	r1, #31
 8009180:	0018      	movs	r0, r3
 8009182:	f7ff fbd9 	bl	8008938 <ac>
 8009186:	1e03      	subs	r3, r0, #0
 8009188:	d1d5      	bne.n	8009136 <lor+0x22>
  return true;
 800918a:	2301      	movs	r3, #1
}
 800918c:	0018      	movs	r0, r3
 800918e:	46bd      	mov	sp, r7
 8009190:	b002      	add	sp, #8
 8009192:	bd80      	pop	{r7, pc}
 8009194:	08029b48 	.word	0x08029b48

08009198 <expr>:

static bool expr(Ctx *c){ return lor(c); }
 8009198:	b580      	push	{r7, lr}
 800919a:	b082      	sub	sp, #8
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	0018      	movs	r0, r3
 80091a4:	f7ff ffb6 	bl	8009114 <lor>
 80091a8:	0003      	movs	r3, r0
 80091aa:	0018      	movs	r0, r3
 80091ac:	46bd      	mov	sp, r7
 80091ae:	b002      	add	sp, #8
 80091b0:	bd80      	pop	{r7, pc}

080091b2 <stmt_list_until>:

/* -------- Statements -------- */
static bool stmt(Ctx *c);

static bool stmt_list_until(Ctx *c, tok_t until){
 80091b2:	b580      	push	{r7, lr}
 80091b4:	b082      	sub	sp, #8
 80091b6:	af00      	add	r7, sp, #0
 80091b8:	6078      	str	r0, [r7, #4]
 80091ba:	000a      	movs	r2, r1
 80091bc:	1cfb      	adds	r3, r7, #3
 80091be:	701a      	strb	r2, [r3, #0]
  while (c->lx.cur.k != T_EOF && c->lx.cur.k != until){
 80091c0:	e011      	b.n	80091e6 <stmt_list_until+0x34>
    if(!stmt(c)) return false;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	0018      	movs	r0, r3
 80091c6:	f000 fd4f 	bl	8009c68 <stmt>
 80091ca:	0003      	movs	r3, r0
 80091cc:	001a      	movs	r2, r3
 80091ce:	2301      	movs	r3, #1
 80091d0:	4053      	eors	r3, r2
 80091d2:	b2db      	uxtb	r3, r3
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d001      	beq.n	80091dc <stmt_list_until+0x2a>
 80091d8:	2300      	movs	r3, #0
 80091da:	e00f      	b.n	80091fc <stmt_list_until+0x4a>
    ac(c, T_SEMI);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2105      	movs	r1, #5
 80091e0:	0018      	movs	r0, r3
 80091e2:	f7ff fba9 	bl	8008938 <ac>
  while (c->lx.cur.k != T_EOF && c->lx.cur.k != until){
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	7a1b      	ldrb	r3, [r3, #8]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d005      	beq.n	80091fa <stmt_list_until+0x48>
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	7a1b      	ldrb	r3, [r3, #8]
 80091f2:	1cfa      	adds	r2, r7, #3
 80091f4:	7812      	ldrb	r2, [r2, #0]
 80091f6:	429a      	cmp	r2, r3
 80091f8:	d1e3      	bne.n	80091c2 <stmt_list_until+0x10>
  }
  return true;
 80091fa:	2301      	movs	r3, #1
}
 80091fc:	0018      	movs	r0, r3
 80091fe:	46bd      	mov	sp, r7
 8009200:	b002      	add	sp, #8
 8009202:	bd80      	pop	{r7, pc}

08009204 <block_or_single>:

static bool block_or_single(Ctx *c){
 8009204:	b580      	push	{r7, lr}
 8009206:	b082      	sub	sp, #8
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
  if (ac(c, T_BEGIN)){
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2119      	movs	r1, #25
 8009210:	0018      	movs	r0, r3
 8009212:	f7ff fb91 	bl	8008938 <ac>
 8009216:	1e03      	subs	r3, r0, #0
 8009218:	d015      	beq.n	8009246 <block_or_single+0x42>
    if(!stmt_list_until(c, T_END)) return false;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	211a      	movs	r1, #26
 800921e:	0018      	movs	r0, r3
 8009220:	f7ff ffc7 	bl	80091b2 <stmt_list_until>
 8009224:	0003      	movs	r3, r0
 8009226:	001a      	movs	r2, r3
 8009228:	2301      	movs	r3, #1
 800922a:	4053      	eors	r3, r2
 800922c:	b2db      	uxtb	r3, r3
 800922e:	2b00      	cmp	r3, #0
 8009230:	d001      	beq.n	8009236 <block_or_single+0x32>
 8009232:	2300      	movs	r3, #0
 8009234:	e00c      	b.n	8009250 <block_or_single+0x4c>
    return ex(c, T_END, "expected 'end'");
 8009236:	4a08      	ldr	r2, [pc, #32]	@ (8009258 <block_or_single+0x54>)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	211a      	movs	r1, #26
 800923c:	0018      	movs	r0, r3
 800923e:	f7ff fb93 	bl	8008968 <ex>
 8009242:	0003      	movs	r3, r0
 8009244:	e004      	b.n	8009250 <block_or_single+0x4c>
  }
  return stmt(c);
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	0018      	movs	r0, r3
 800924a:	f000 fd0d 	bl	8009c68 <stmt>
 800924e:	0003      	movs	r3, r0
}
 8009250:	0018      	movs	r0, r3
 8009252:	46bd      	mov	sp, r7
 8009254:	b002      	add	sp, #8
 8009256:	bd80      	pop	{r7, pc}
 8009258:	08029c08 	.word	0x08029c08

0800925c <st_writeln>:

static bool st_writeln(Ctx *c){
 800925c:	b590      	push	{r4, r7, lr}
 800925e:	b085      	sub	sp, #20
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
  nx(c);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	0018      	movs	r0, r3
 8009268:	f7ff fade 	bl	8008828 <nx>
  if (!ex(c, T_LP, "expected '('")) return false;
 800926c:	4a65      	ldr	r2, [pc, #404]	@ (8009404 <st_writeln+0x1a8>)
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	2106      	movs	r1, #6
 8009272:	0018      	movs	r0, r3
 8009274:	f7ff fb78 	bl	8008968 <ex>
 8009278:	0003      	movs	r3, r0
 800927a:	001a      	movs	r2, r3
 800927c:	2301      	movs	r3, #1
 800927e:	4053      	eors	r3, r2
 8009280:	b2db      	uxtb	r3, r3
 8009282:	2b00      	cmp	r3, #0
 8009284:	d001      	beq.n	800928a <st_writeln+0x2e>
 8009286:	2300      	movs	r3, #0
 8009288:	e0b7      	b.n	80093fa <st_writeln+0x19e>
  if (ac(c, T_RP)){
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2107      	movs	r1, #7
 800928e:	0018      	movs	r0, r3
 8009290:	f7ff fb52 	bl	8008938 <ac>
 8009294:	1e03      	subs	r3, r0, #0
 8009296:	d017      	beq.n	80092c8 <st_writeln+0x6c>
    if(!emit_u8(c->p, OP_PRINTNL)){ set_err("bytecode overflow", c->line); return false; }
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800929c:	2119      	movs	r1, #25
 800929e:	0018      	movs	r0, r3
 80092a0:	f7fe ffec 	bl	800827c <emit_u8>
 80092a4:	0003      	movs	r3, r0
 80092a6:	001a      	movs	r2, r3
 80092a8:	2301      	movs	r3, #1
 80092aa:	4053      	eors	r3, r2
 80092ac:	b2db      	uxtb	r3, r3
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d008      	beq.n	80092c4 <st_writeln+0x68>
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80092b6:	4b54      	ldr	r3, [pc, #336]	@ (8009408 <st_writeln+0x1ac>)
 80092b8:	0011      	movs	r1, r2
 80092ba:	0018      	movs	r0, r3
 80092bc:	f7fe ffc6 	bl	800824c <set_err>
 80092c0:	2300      	movs	r3, #0
 80092c2:	e09a      	b.n	80093fa <st_writeln+0x19e>
    return true;
 80092c4:	2301      	movs	r3, #1
 80092c6:	e098      	b.n	80093fa <st_writeln+0x19e>
  }
  while (1){
    if (c->lx.cur.k==T_STR){
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	7a1b      	ldrb	r3, [r3, #8]
 80092cc:	2b03      	cmp	r3, #3
 80092ce:	d141      	bne.n	8009354 <st_writeln+0xf8>
      uint8_t len = c->lx.cur.slen;
 80092d0:	240f      	movs	r4, #15
 80092d2:	193b      	adds	r3, r7, r4
 80092d4:	687a      	ldr	r2, [r7, #4]
 80092d6:	2164      	movs	r1, #100	@ 0x64
 80092d8:	5c52      	ldrb	r2, [r2, r1]
 80092da:	701a      	strb	r2, [r3, #0]
      if(!emit_u8(c->p, OP_PRINTS) || !emit_u8(c->p, len) || !emit_bytes(c->p, c->lx.cur.str, len)){
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80092e0:	2118      	movs	r1, #24
 80092e2:	0018      	movs	r0, r3
 80092e4:	f7fe ffca 	bl	800827c <emit_u8>
 80092e8:	0003      	movs	r3, r0
 80092ea:	001a      	movs	r2, r3
 80092ec:	2301      	movs	r3, #1
 80092ee:	4053      	eors	r3, r2
 80092f0:	b2db      	uxtb	r3, r3
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d120      	bne.n	8009338 <st_writeln+0xdc>
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80092fa:	193b      	adds	r3, r7, r4
 80092fc:	781b      	ldrb	r3, [r3, #0]
 80092fe:	0019      	movs	r1, r3
 8009300:	0010      	movs	r0, r2
 8009302:	f7fe ffbb 	bl	800827c <emit_u8>
 8009306:	0003      	movs	r3, r0
 8009308:	001a      	movs	r2, r3
 800930a:	2301      	movs	r3, #1
 800930c:	4053      	eors	r3, r2
 800930e:	b2db      	uxtb	r3, r3
 8009310:	2b00      	cmp	r3, #0
 8009312:	d111      	bne.n	8009338 <st_writeln+0xdc>
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	331c      	adds	r3, #28
 800931c:	0019      	movs	r1, r3
 800931e:	193b      	adds	r3, r7, r4
 8009320:	781b      	ldrb	r3, [r3, #0]
 8009322:	b29b      	uxth	r3, r3
 8009324:	001a      	movs	r2, r3
 8009326:	f7ff f85d 	bl	80083e4 <emit_bytes>
 800932a:	0003      	movs	r3, r0
 800932c:	001a      	movs	r2, r3
 800932e:	2301      	movs	r3, #1
 8009330:	4053      	eors	r3, r2
 8009332:	b2db      	uxtb	r3, r3
 8009334:	2b00      	cmp	r3, #0
 8009336:	d008      	beq.n	800934a <st_writeln+0xee>
        set_err("bytecode overflow", c->line); return false;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800933c:	4b32      	ldr	r3, [pc, #200]	@ (8009408 <st_writeln+0x1ac>)
 800933e:	0011      	movs	r1, r2
 8009340:	0018      	movs	r0, r3
 8009342:	f7fe ff83 	bl	800824c <set_err>
 8009346:	2300      	movs	r3, #0
 8009348:	e057      	b.n	80093fa <st_writeln+0x19e>
      }
      nx(c);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	0018      	movs	r0, r3
 800934e:	f7ff fa6b 	bl	8008828 <nx>
 8009352:	e022      	b.n	800939a <st_writeln+0x13e>
    } else {
      if(!expr(c)) return false;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	0018      	movs	r0, r3
 8009358:	f7ff ff1e 	bl	8009198 <expr>
 800935c:	0003      	movs	r3, r0
 800935e:	001a      	movs	r2, r3
 8009360:	2301      	movs	r3, #1
 8009362:	4053      	eors	r3, r2
 8009364:	b2db      	uxtb	r3, r3
 8009366:	2b00      	cmp	r3, #0
 8009368:	d001      	beq.n	800936e <st_writeln+0x112>
 800936a:	2300      	movs	r3, #0
 800936c:	e045      	b.n	80093fa <st_writeln+0x19e>
      if(!emit_u8(c->p, OP_PRINTI)){ set_err("bytecode overflow", c->line); return false; }
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009372:	2117      	movs	r1, #23
 8009374:	0018      	movs	r0, r3
 8009376:	f7fe ff81 	bl	800827c <emit_u8>
 800937a:	0003      	movs	r3, r0
 800937c:	001a      	movs	r2, r3
 800937e:	2301      	movs	r3, #1
 8009380:	4053      	eors	r3, r2
 8009382:	b2db      	uxtb	r3, r3
 8009384:	2b00      	cmp	r3, #0
 8009386:	d008      	beq.n	800939a <st_writeln+0x13e>
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800938c:	4b1e      	ldr	r3, [pc, #120]	@ (8009408 <st_writeln+0x1ac>)
 800938e:	0011      	movs	r1, r2
 8009390:	0018      	movs	r0, r3
 8009392:	f7fe ff5b 	bl	800824c <set_err>
 8009396:	2300      	movs	r3, #0
 8009398:	e02f      	b.n	80093fa <st_writeln+0x19e>
    }
    if (ac(c, T_COMMA)) continue;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2108      	movs	r1, #8
 800939e:	0018      	movs	r0, r3
 80093a0:	f7ff faca 	bl	8008938 <ac>
 80093a4:	1e03      	subs	r3, r0, #0
 80093a6:	d10e      	bne.n	80093c6 <st_writeln+0x16a>
    if(!ex(c, T_RP, "expected ')'")) return false;
 80093a8:	4a18      	ldr	r2, [pc, #96]	@ (800940c <st_writeln+0x1b0>)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	2107      	movs	r1, #7
 80093ae:	0018      	movs	r0, r3
 80093b0:	f7ff fada 	bl	8008968 <ex>
 80093b4:	0003      	movs	r3, r0
 80093b6:	001a      	movs	r2, r3
 80093b8:	2301      	movs	r3, #1
 80093ba:	4053      	eors	r3, r2
 80093bc:	b2db      	uxtb	r3, r3
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d003      	beq.n	80093ca <st_writeln+0x16e>
 80093c2:	2300      	movs	r3, #0
 80093c4:	e019      	b.n	80093fa <st_writeln+0x19e>
    if (ac(c, T_COMMA)) continue;
 80093c6:	46c0      	nop			@ (mov r8, r8)
    if (c->lx.cur.k==T_STR){
 80093c8:	e77e      	b.n	80092c8 <st_writeln+0x6c>
    break;
 80093ca:	46c0      	nop			@ (mov r8, r8)
  }
  if(!emit_u8(c->p, OP_PRINTNL)){ set_err("bytecode overflow", c->line); return false; }
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80093d0:	2119      	movs	r1, #25
 80093d2:	0018      	movs	r0, r3
 80093d4:	f7fe ff52 	bl	800827c <emit_u8>
 80093d8:	0003      	movs	r3, r0
 80093da:	001a      	movs	r2, r3
 80093dc:	2301      	movs	r3, #1
 80093de:	4053      	eors	r3, r2
 80093e0:	b2db      	uxtb	r3, r3
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d008      	beq.n	80093f8 <st_writeln+0x19c>
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80093ea:	4b07      	ldr	r3, [pc, #28]	@ (8009408 <st_writeln+0x1ac>)
 80093ec:	0011      	movs	r1, r2
 80093ee:	0018      	movs	r0, r3
 80093f0:	f7fe ff2c 	bl	800824c <set_err>
 80093f4:	2300      	movs	r3, #0
 80093f6:	e000      	b.n	80093fa <st_writeln+0x19e>
  return true;
 80093f8:	2301      	movs	r3, #1
}
 80093fa:	0018      	movs	r0, r3
 80093fc:	46bd      	mov	sp, r7
 80093fe:	b005      	add	sp, #20
 8009400:	bd90      	pop	{r4, r7, pc}
 8009402:	46c0      	nop			@ (mov r8, r8)
 8009404:	08029c18 	.word	0x08029c18
 8009408:	08029b48 	.word	0x08029b48
 800940c:	08029ba0 	.word	0x08029ba0

08009410 <st_if>:

static bool st_if(Ctx *c){
 8009410:	b580      	push	{r7, lr}
 8009412:	b084      	sub	sp, #16
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
  if(!expr(c)) return false;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	0018      	movs	r0, r3
 800941c:	f7ff febc 	bl	8009198 <expr>
 8009420:	0003      	movs	r3, r0
 8009422:	001a      	movs	r2, r3
 8009424:	2301      	movs	r3, #1
 8009426:	4053      	eors	r3, r2
 8009428:	b2db      	uxtb	r3, r3
 800942a:	2b00      	cmp	r3, #0
 800942c:	d001      	beq.n	8009432 <st_if+0x22>
 800942e:	2300      	movs	r3, #0
 8009430:	e0e0      	b.n	80095f4 <st_if+0x1e4>
  if(!ex(c, T_THEN, "expected 'then'")) return false;
 8009432:	4a72      	ldr	r2, [pc, #456]	@ (80095fc <st_if+0x1ec>)
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2115      	movs	r1, #21
 8009438:	0018      	movs	r0, r3
 800943a:	f7ff fa95 	bl	8008968 <ex>
 800943e:	0003      	movs	r3, r0
 8009440:	001a      	movs	r2, r3
 8009442:	2301      	movs	r3, #1
 8009444:	4053      	eors	r3, r2
 8009446:	b2db      	uxtb	r3, r3
 8009448:	2b00      	cmp	r3, #0
 800944a:	d001      	beq.n	8009450 <st_if+0x40>
 800944c:	2300      	movs	r3, #0
 800944e:	e0d1      	b.n	80095f4 <st_if+0x1e4>

  if(!emit_u8(c->p, OP_JZ) || !emit_u16(c->p, 0)){ set_err("bytecode overflow", c->line); return false; }
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009454:	2114      	movs	r1, #20
 8009456:	0018      	movs	r0, r3
 8009458:	f7fe ff10 	bl	800827c <emit_u8>
 800945c:	0003      	movs	r3, r0
 800945e:	001a      	movs	r2, r3
 8009460:	2301      	movs	r3, #1
 8009462:	4053      	eors	r3, r2
 8009464:	b2db      	uxtb	r3, r3
 8009466:	2b00      	cmp	r3, #0
 8009468:	d10c      	bne.n	8009484 <st_if+0x74>
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800946e:	2100      	movs	r1, #0
 8009470:	0018      	movs	r0, r3
 8009472:	f7fe ff29 	bl	80082c8 <emit_u16>
 8009476:	0003      	movs	r3, r0
 8009478:	001a      	movs	r2, r3
 800947a:	2301      	movs	r3, #1
 800947c:	4053      	eors	r3, r2
 800947e:	b2db      	uxtb	r3, r3
 8009480:	2b00      	cmp	r3, #0
 8009482:	d008      	beq.n	8009496 <st_if+0x86>
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8009488:	4b5d      	ldr	r3, [pc, #372]	@ (8009600 <st_if+0x1f0>)
 800948a:	0011      	movs	r1, r2
 800948c:	0018      	movs	r0, r3
 800948e:	f7fe fedd 	bl	800824c <set_err>
 8009492:	2300      	movs	r3, #0
 8009494:	e0ae      	b.n	80095f4 <st_if+0x1e4>
  uint16_t jz_patch = (uint16_t)(c->p->len - 2);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800949a:	23c0      	movs	r3, #192	@ 0xc0
 800949c:	00db      	lsls	r3, r3, #3
 800949e:	5ad2      	ldrh	r2, [r2, r3]
 80094a0:	230e      	movs	r3, #14
 80094a2:	18fb      	adds	r3, r7, r3
 80094a4:	3a02      	subs	r2, #2
 80094a6:	801a      	strh	r2, [r3, #0]

  if(!block_or_single(c)) return false;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	0018      	movs	r0, r3
 80094ac:	f7ff feaa 	bl	8009204 <block_or_single>
 80094b0:	0003      	movs	r3, r0
 80094b2:	001a      	movs	r2, r3
 80094b4:	2301      	movs	r3, #1
 80094b6:	4053      	eors	r3, r2
 80094b8:	b2db      	uxtb	r3, r3
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d001      	beq.n	80094c2 <st_if+0xb2>
 80094be:	2300      	movs	r3, #0
 80094c0:	e098      	b.n	80095f4 <st_if+0x1e4>

  if (ac(c, T_ELSE)){
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2116      	movs	r1, #22
 80094c6:	0018      	movs	r0, r3
 80094c8:	f7ff fa36 	bl	8008938 <ac>
 80094cc:	1e03      	subs	r3, r0, #0
 80094ce:	d100      	bne.n	80094d2 <st_if+0xc2>
 80094d0:	e072      	b.n	80095b8 <st_if+0x1a8>
    if(!emit_u8(c->p, OP_JMP) || !emit_u16(c->p, 0)){ set_err("bytecode overflow", c->line); return false; }
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094d6:	2113      	movs	r1, #19
 80094d8:	0018      	movs	r0, r3
 80094da:	f7fe fecf 	bl	800827c <emit_u8>
 80094de:	0003      	movs	r3, r0
 80094e0:	001a      	movs	r2, r3
 80094e2:	2301      	movs	r3, #1
 80094e4:	4053      	eors	r3, r2
 80094e6:	b2db      	uxtb	r3, r3
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d10c      	bne.n	8009506 <st_if+0xf6>
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094f0:	2100      	movs	r1, #0
 80094f2:	0018      	movs	r0, r3
 80094f4:	f7fe fee8 	bl	80082c8 <emit_u16>
 80094f8:	0003      	movs	r3, r0
 80094fa:	001a      	movs	r2, r3
 80094fc:	2301      	movs	r3, #1
 80094fe:	4053      	eors	r3, r2
 8009500:	b2db      	uxtb	r3, r3
 8009502:	2b00      	cmp	r3, #0
 8009504:	d008      	beq.n	8009518 <st_if+0x108>
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800950a:	4b3d      	ldr	r3, [pc, #244]	@ (8009600 <st_if+0x1f0>)
 800950c:	0011      	movs	r1, r2
 800950e:	0018      	movs	r0, r3
 8009510:	f7fe fe9c 	bl	800824c <set_err>
 8009514:	2300      	movs	r3, #0
 8009516:	e06d      	b.n	80095f4 <st_if+0x1e4>
    uint16_t jmp_patch = (uint16_t)(c->p->len - 2);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800951c:	23c0      	movs	r3, #192	@ 0xc0
 800951e:	00db      	lsls	r3, r3, #3
 8009520:	5ad2      	ldrh	r2, [r2, r3]
 8009522:	230c      	movs	r3, #12
 8009524:	18fb      	adds	r3, r7, r3
 8009526:	3a02      	subs	r2, #2
 8009528:	801a      	strh	r2, [r3, #0]

    if(!patch_u16(c->p, jz_patch, c->p->len)){ set_err("patch failed", c->line); return false; }
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009532:	23c0      	movs	r3, #192	@ 0xc0
 8009534:	00db      	lsls	r3, r3, #3
 8009536:	5ad2      	ldrh	r2, [r2, r3]
 8009538:	230e      	movs	r3, #14
 800953a:	18fb      	adds	r3, r7, r3
 800953c:	881b      	ldrh	r3, [r3, #0]
 800953e:	0019      	movs	r1, r3
 8009540:	f7fe ffa2 	bl	8008488 <patch_u16>
 8009544:	0003      	movs	r3, r0
 8009546:	001a      	movs	r2, r3
 8009548:	2301      	movs	r3, #1
 800954a:	4053      	eors	r3, r2
 800954c:	b2db      	uxtb	r3, r3
 800954e:	2b00      	cmp	r3, #0
 8009550:	d008      	beq.n	8009564 <st_if+0x154>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8009556:	4b2b      	ldr	r3, [pc, #172]	@ (8009604 <st_if+0x1f4>)
 8009558:	0011      	movs	r1, r2
 800955a:	0018      	movs	r0, r3
 800955c:	f7fe fe76 	bl	800824c <set_err>
 8009560:	2300      	movs	r3, #0
 8009562:	e047      	b.n	80095f4 <st_if+0x1e4>
    if(!block_or_single(c)) return false;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	0018      	movs	r0, r3
 8009568:	f7ff fe4c 	bl	8009204 <block_or_single>
 800956c:	0003      	movs	r3, r0
 800956e:	001a      	movs	r2, r3
 8009570:	2301      	movs	r3, #1
 8009572:	4053      	eors	r3, r2
 8009574:	b2db      	uxtb	r3, r3
 8009576:	2b00      	cmp	r3, #0
 8009578:	d001      	beq.n	800957e <st_if+0x16e>
 800957a:	2300      	movs	r3, #0
 800957c:	e03a      	b.n	80095f4 <st_if+0x1e4>
    if(!patch_u16(c->p, jmp_patch, c->p->len)){ set_err("patch failed", c->line); return false; }
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009586:	23c0      	movs	r3, #192	@ 0xc0
 8009588:	00db      	lsls	r3, r3, #3
 800958a:	5ad2      	ldrh	r2, [r2, r3]
 800958c:	230c      	movs	r3, #12
 800958e:	18fb      	adds	r3, r7, r3
 8009590:	881b      	ldrh	r3, [r3, #0]
 8009592:	0019      	movs	r1, r3
 8009594:	f7fe ff78 	bl	8008488 <patch_u16>
 8009598:	0003      	movs	r3, r0
 800959a:	001a      	movs	r2, r3
 800959c:	2301      	movs	r3, #1
 800959e:	4053      	eors	r3, r2
 80095a0:	b2db      	uxtb	r3, r3
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d025      	beq.n	80095f2 <st_if+0x1e2>
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80095aa:	4b16      	ldr	r3, [pc, #88]	@ (8009604 <st_if+0x1f4>)
 80095ac:	0011      	movs	r1, r2
 80095ae:	0018      	movs	r0, r3
 80095b0:	f7fe fe4c 	bl	800824c <set_err>
 80095b4:	2300      	movs	r3, #0
 80095b6:	e01d      	b.n	80095f4 <st_if+0x1e4>
  } else {
    if(!patch_u16(c->p, jz_patch, c->p->len)){ set_err("patch failed", c->line); return false; }
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80095c0:	23c0      	movs	r3, #192	@ 0xc0
 80095c2:	00db      	lsls	r3, r3, #3
 80095c4:	5ad2      	ldrh	r2, [r2, r3]
 80095c6:	230e      	movs	r3, #14
 80095c8:	18fb      	adds	r3, r7, r3
 80095ca:	881b      	ldrh	r3, [r3, #0]
 80095cc:	0019      	movs	r1, r3
 80095ce:	f7fe ff5b 	bl	8008488 <patch_u16>
 80095d2:	0003      	movs	r3, r0
 80095d4:	001a      	movs	r2, r3
 80095d6:	2301      	movs	r3, #1
 80095d8:	4053      	eors	r3, r2
 80095da:	b2db      	uxtb	r3, r3
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d008      	beq.n	80095f2 <st_if+0x1e2>
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80095e4:	4b07      	ldr	r3, [pc, #28]	@ (8009604 <st_if+0x1f4>)
 80095e6:	0011      	movs	r1, r2
 80095e8:	0018      	movs	r0, r3
 80095ea:	f7fe fe2f 	bl	800824c <set_err>
 80095ee:	2300      	movs	r3, #0
 80095f0:	e000      	b.n	80095f4 <st_if+0x1e4>
  }
  return true;
 80095f2:	2301      	movs	r3, #1
}
 80095f4:	0018      	movs	r0, r3
 80095f6:	46bd      	mov	sp, r7
 80095f8:	b004      	add	sp, #16
 80095fa:	bd80      	pop	{r7, pc}
 80095fc:	08029c28 	.word	0x08029c28
 8009600:	08029b48 	.word	0x08029b48
 8009604:	08029c38 	.word	0x08029c38

08009608 <st_while>:

static bool st_while(Ctx *c){
 8009608:	b580      	push	{r7, lr}
 800960a:	b084      	sub	sp, #16
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  uint16_t start = c->p->len;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8009614:	230e      	movs	r3, #14
 8009616:	18fb      	adds	r3, r7, r3
 8009618:	22c0      	movs	r2, #192	@ 0xc0
 800961a:	00d2      	lsls	r2, r2, #3
 800961c:	5a8a      	ldrh	r2, [r1, r2]
 800961e:	801a      	strh	r2, [r3, #0]
  if(!expr(c)) return false;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	0018      	movs	r0, r3
 8009624:	f7ff fdb8 	bl	8009198 <expr>
 8009628:	0003      	movs	r3, r0
 800962a:	001a      	movs	r2, r3
 800962c:	2301      	movs	r3, #1
 800962e:	4053      	eors	r3, r2
 8009630:	b2db      	uxtb	r3, r3
 8009632:	2b00      	cmp	r3, #0
 8009634:	d001      	beq.n	800963a <st_while+0x32>
 8009636:	2300      	movs	r3, #0
 8009638:	e08b      	b.n	8009752 <st_while+0x14a>
  if(!ex(c, T_DO, "expected 'do'")) return false;
 800963a:	4a48      	ldr	r2, [pc, #288]	@ (800975c <st_while+0x154>)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2118      	movs	r1, #24
 8009640:	0018      	movs	r0, r3
 8009642:	f7ff f991 	bl	8008968 <ex>
 8009646:	0003      	movs	r3, r0
 8009648:	001a      	movs	r2, r3
 800964a:	2301      	movs	r3, #1
 800964c:	4053      	eors	r3, r2
 800964e:	b2db      	uxtb	r3, r3
 8009650:	2b00      	cmp	r3, #0
 8009652:	d001      	beq.n	8009658 <st_while+0x50>
 8009654:	2300      	movs	r3, #0
 8009656:	e07c      	b.n	8009752 <st_while+0x14a>

  if(!emit_u8(c->p, OP_JZ) || !emit_u16(c->p, 0)){ set_err("bytecode overflow", c->line); return false; }
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800965c:	2114      	movs	r1, #20
 800965e:	0018      	movs	r0, r3
 8009660:	f7fe fe0c 	bl	800827c <emit_u8>
 8009664:	0003      	movs	r3, r0
 8009666:	001a      	movs	r2, r3
 8009668:	2301      	movs	r3, #1
 800966a:	4053      	eors	r3, r2
 800966c:	b2db      	uxtb	r3, r3
 800966e:	2b00      	cmp	r3, #0
 8009670:	d10c      	bne.n	800968c <st_while+0x84>
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009676:	2100      	movs	r1, #0
 8009678:	0018      	movs	r0, r3
 800967a:	f7fe fe25 	bl	80082c8 <emit_u16>
 800967e:	0003      	movs	r3, r0
 8009680:	001a      	movs	r2, r3
 8009682:	2301      	movs	r3, #1
 8009684:	4053      	eors	r3, r2
 8009686:	b2db      	uxtb	r3, r3
 8009688:	2b00      	cmp	r3, #0
 800968a:	d008      	beq.n	800969e <st_while+0x96>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8009690:	4b33      	ldr	r3, [pc, #204]	@ (8009760 <st_while+0x158>)
 8009692:	0011      	movs	r1, r2
 8009694:	0018      	movs	r0, r3
 8009696:	f7fe fdd9 	bl	800824c <set_err>
 800969a:	2300      	movs	r3, #0
 800969c:	e059      	b.n	8009752 <st_while+0x14a>
  uint16_t jz_patch = (uint16_t)(c->p->len - 2);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80096a2:	23c0      	movs	r3, #192	@ 0xc0
 80096a4:	00db      	lsls	r3, r3, #3
 80096a6:	5ad2      	ldrh	r2, [r2, r3]
 80096a8:	230c      	movs	r3, #12
 80096aa:	18fb      	adds	r3, r7, r3
 80096ac:	3a02      	subs	r2, #2
 80096ae:	801a      	strh	r2, [r3, #0]

  if(!block_or_single(c)) return false;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	0018      	movs	r0, r3
 80096b4:	f7ff fda6 	bl	8009204 <block_or_single>
 80096b8:	0003      	movs	r3, r0
 80096ba:	001a      	movs	r2, r3
 80096bc:	2301      	movs	r3, #1
 80096be:	4053      	eors	r3, r2
 80096c0:	b2db      	uxtb	r3, r3
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d001      	beq.n	80096ca <st_while+0xc2>
 80096c6:	2300      	movs	r3, #0
 80096c8:	e043      	b.n	8009752 <st_while+0x14a>

  if(!emit_u8(c->p, OP_JMP) || !emit_u16(c->p, start)){ set_err("bytecode overflow", c->line); return false; }
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80096ce:	2113      	movs	r1, #19
 80096d0:	0018      	movs	r0, r3
 80096d2:	f7fe fdd3 	bl	800827c <emit_u8>
 80096d6:	0003      	movs	r3, r0
 80096d8:	001a      	movs	r2, r3
 80096da:	2301      	movs	r3, #1
 80096dc:	4053      	eors	r3, r2
 80096de:	b2db      	uxtb	r3, r3
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d10f      	bne.n	8009704 <st_while+0xfc>
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80096e8:	230e      	movs	r3, #14
 80096ea:	18fb      	adds	r3, r7, r3
 80096ec:	881b      	ldrh	r3, [r3, #0]
 80096ee:	0019      	movs	r1, r3
 80096f0:	0010      	movs	r0, r2
 80096f2:	f7fe fde9 	bl	80082c8 <emit_u16>
 80096f6:	0003      	movs	r3, r0
 80096f8:	001a      	movs	r2, r3
 80096fa:	2301      	movs	r3, #1
 80096fc:	4053      	eors	r3, r2
 80096fe:	b2db      	uxtb	r3, r3
 8009700:	2b00      	cmp	r3, #0
 8009702:	d008      	beq.n	8009716 <st_while+0x10e>
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8009708:	4b15      	ldr	r3, [pc, #84]	@ (8009760 <st_while+0x158>)
 800970a:	0011      	movs	r1, r2
 800970c:	0018      	movs	r0, r3
 800970e:	f7fe fd9d 	bl	800824c <set_err>
 8009712:	2300      	movs	r3, #0
 8009714:	e01d      	b.n	8009752 <st_while+0x14a>
  if(!patch_u16(c->p, jz_patch, c->p->len)){ set_err("patch failed", c->line); return false; }
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800971e:	23c0      	movs	r3, #192	@ 0xc0
 8009720:	00db      	lsls	r3, r3, #3
 8009722:	5ad2      	ldrh	r2, [r2, r3]
 8009724:	230c      	movs	r3, #12
 8009726:	18fb      	adds	r3, r7, r3
 8009728:	881b      	ldrh	r3, [r3, #0]
 800972a:	0019      	movs	r1, r3
 800972c:	f7fe feac 	bl	8008488 <patch_u16>
 8009730:	0003      	movs	r3, r0
 8009732:	001a      	movs	r2, r3
 8009734:	2301      	movs	r3, #1
 8009736:	4053      	eors	r3, r2
 8009738:	b2db      	uxtb	r3, r3
 800973a:	2b00      	cmp	r3, #0
 800973c:	d008      	beq.n	8009750 <st_while+0x148>
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8009742:	4b08      	ldr	r3, [pc, #32]	@ (8009764 <st_while+0x15c>)
 8009744:	0011      	movs	r1, r2
 8009746:	0018      	movs	r0, r3
 8009748:	f7fe fd80 	bl	800824c <set_err>
 800974c:	2300      	movs	r3, #0
 800974e:	e000      	b.n	8009752 <st_while+0x14a>
  return true;
 8009750:	2301      	movs	r3, #1
}
 8009752:	0018      	movs	r0, r3
 8009754:	46bd      	mov	sp, r7
 8009756:	b004      	add	sp, #16
 8009758:	bd80      	pop	{r7, pc}
 800975a:	46c0      	nop			@ (mov r8, r8)
 800975c:	08029c48 	.word	0x08029c48
 8009760:	08029b48 	.word	0x08029b48
 8009764:	08029c38 	.word	0x08029c38

08009768 <st_repeat>:

static bool st_repeat(Ctx *c){
 8009768:	b580      	push	{r7, lr}
 800976a:	b084      	sub	sp, #16
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
  uint16_t start = c->p->len;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8009774:	230e      	movs	r3, #14
 8009776:	18fb      	adds	r3, r7, r3
 8009778:	22c0      	movs	r2, #192	@ 0xc0
 800977a:	00d2      	lsls	r2, r2, #3
 800977c:	5a8a      	ldrh	r2, [r1, r2]
 800977e:	801a      	strh	r2, [r3, #0]
  if(!stmt_list_until(c, T_UNTIL)) return false;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	211c      	movs	r1, #28
 8009784:	0018      	movs	r0, r3
 8009786:	f7ff fd14 	bl	80091b2 <stmt_list_until>
 800978a:	0003      	movs	r3, r0
 800978c:	001a      	movs	r2, r3
 800978e:	2301      	movs	r3, #1
 8009790:	4053      	eors	r3, r2
 8009792:	b2db      	uxtb	r3, r3
 8009794:	2b00      	cmp	r3, #0
 8009796:	d001      	beq.n	800979c <st_repeat+0x34>
 8009798:	2300      	movs	r3, #0
 800979a:	e042      	b.n	8009822 <st_repeat+0xba>
  if(!ex(c, T_UNTIL, "expected 'until'")) return false;
 800979c:	4a23      	ldr	r2, [pc, #140]	@ (800982c <st_repeat+0xc4>)
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	211c      	movs	r1, #28
 80097a2:	0018      	movs	r0, r3
 80097a4:	f7ff f8e0 	bl	8008968 <ex>
 80097a8:	0003      	movs	r3, r0
 80097aa:	001a      	movs	r2, r3
 80097ac:	2301      	movs	r3, #1
 80097ae:	4053      	eors	r3, r2
 80097b0:	b2db      	uxtb	r3, r3
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d001      	beq.n	80097ba <st_repeat+0x52>
 80097b6:	2300      	movs	r3, #0
 80097b8:	e033      	b.n	8009822 <st_repeat+0xba>
  if(!expr(c)) return false;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	0018      	movs	r0, r3
 80097be:	f7ff fceb 	bl	8009198 <expr>
 80097c2:	0003      	movs	r3, r0
 80097c4:	001a      	movs	r2, r3
 80097c6:	2301      	movs	r3, #1
 80097c8:	4053      	eors	r3, r2
 80097ca:	b2db      	uxtb	r3, r3
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d001      	beq.n	80097d4 <st_repeat+0x6c>
 80097d0:	2300      	movs	r3, #0
 80097d2:	e026      	b.n	8009822 <st_repeat+0xba>
  if(!emit_u8(c->p, OP_JZ) || !emit_u16(c->p, start)){ set_err("bytecode overflow", c->line); return false; }
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80097d8:	2114      	movs	r1, #20
 80097da:	0018      	movs	r0, r3
 80097dc:	f7fe fd4e 	bl	800827c <emit_u8>
 80097e0:	0003      	movs	r3, r0
 80097e2:	001a      	movs	r2, r3
 80097e4:	2301      	movs	r3, #1
 80097e6:	4053      	eors	r3, r2
 80097e8:	b2db      	uxtb	r3, r3
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d10f      	bne.n	800980e <st_repeat+0xa6>
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80097f2:	230e      	movs	r3, #14
 80097f4:	18fb      	adds	r3, r7, r3
 80097f6:	881b      	ldrh	r3, [r3, #0]
 80097f8:	0019      	movs	r1, r3
 80097fa:	0010      	movs	r0, r2
 80097fc:	f7fe fd64 	bl	80082c8 <emit_u16>
 8009800:	0003      	movs	r3, r0
 8009802:	001a      	movs	r2, r3
 8009804:	2301      	movs	r3, #1
 8009806:	4053      	eors	r3, r2
 8009808:	b2db      	uxtb	r3, r3
 800980a:	2b00      	cmp	r3, #0
 800980c:	d008      	beq.n	8009820 <st_repeat+0xb8>
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8009812:	4b07      	ldr	r3, [pc, #28]	@ (8009830 <st_repeat+0xc8>)
 8009814:	0011      	movs	r1, r2
 8009816:	0018      	movs	r0, r3
 8009818:	f7fe fd18 	bl	800824c <set_err>
 800981c:	2300      	movs	r3, #0
 800981e:	e000      	b.n	8009822 <st_repeat+0xba>
  return true;
 8009820:	2301      	movs	r3, #1
}
 8009822:	0018      	movs	r0, r3
 8009824:	46bd      	mov	sp, r7
 8009826:	b004      	add	sp, #16
 8009828:	bd80      	pop	{r7, pc}
 800982a:	46c0      	nop			@ (mov r8, r8)
 800982c:	08029c58 	.word	0x08029c58
 8009830:	08029b48 	.word	0x08029b48

08009834 <st_goto>:

static bool st_goto(Ctx *c){
 8009834:	b580      	push	{r7, lr}
 8009836:	b084      	sub	sp, #16
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
  if (c->lx.cur.k != T_NUM){ set_err("goto needs line number", c->line); return false; }
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	7a1b      	ldrb	r3, [r3, #8]
 8009840:	2b01      	cmp	r3, #1
 8009842:	d008      	beq.n	8009856 <st_goto+0x22>
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8009848:	4b3e      	ldr	r3, [pc, #248]	@ (8009944 <st_goto+0x110>)
 800984a:	0011      	movs	r1, r2
 800984c:	0018      	movs	r0, r3
 800984e:	f7fe fcfd 	bl	800824c <set_err>
 8009852:	2300      	movs	r3, #0
 8009854:	e071      	b.n	800993a <st_goto+0x106>
  uint16_t tgt = (uint16_t)c->lx.cur.num;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	68da      	ldr	r2, [r3, #12]
 800985a:	230e      	movs	r3, #14
 800985c:	18fb      	adds	r3, r7, r3
 800985e:	801a      	strh	r2, [r3, #0]
  nx(c);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	0018      	movs	r0, r3
 8009864:	f7fe ffe0 	bl	8008828 <nx>

  if(!emit_u8(c->p, OP_JMP) || !emit_u16(c->p, 0)){ set_err("bytecode overflow", c->line); return false; }
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800986c:	2113      	movs	r1, #19
 800986e:	0018      	movs	r0, r3
 8009870:	f7fe fd04 	bl	800827c <emit_u8>
 8009874:	0003      	movs	r3, r0
 8009876:	001a      	movs	r2, r3
 8009878:	2301      	movs	r3, #1
 800987a:	4053      	eors	r3, r2
 800987c:	b2db      	uxtb	r3, r3
 800987e:	2b00      	cmp	r3, #0
 8009880:	d10c      	bne.n	800989c <st_goto+0x68>
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009886:	2100      	movs	r1, #0
 8009888:	0018      	movs	r0, r3
 800988a:	f7fe fd1d 	bl	80082c8 <emit_u16>
 800988e:	0003      	movs	r3, r0
 8009890:	001a      	movs	r2, r3
 8009892:	2301      	movs	r3, #1
 8009894:	4053      	eors	r3, r2
 8009896:	b2db      	uxtb	r3, r3
 8009898:	2b00      	cmp	r3, #0
 800989a:	d008      	beq.n	80098ae <st_goto+0x7a>
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80098a0:	4b29      	ldr	r3, [pc, #164]	@ (8009948 <st_goto+0x114>)
 80098a2:	0011      	movs	r1, r2
 80098a4:	0018      	movs	r0, r3
 80098a6:	f7fe fcd1 	bl	800824c <set_err>
 80098aa:	2300      	movs	r3, #0
 80098ac:	e045      	b.n	800993a <st_goto+0x106>
  uint16_t patchpos = (uint16_t)(c->p->len - 2);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80098b2:	23c0      	movs	r3, #192	@ 0xc0
 80098b4:	00db      	lsls	r3, r3, #3
 80098b6:	5ad2      	ldrh	r2, [r2, r3]
 80098b8:	230c      	movs	r3, #12
 80098ba:	18fb      	adds	r3, r7, r3
 80098bc:	3a02      	subs	r2, #2
 80098be:	801a      	strh	r2, [r3, #0]

  if (c->p->fix_n >= MP_MAX_FIXUPS){ set_err("too many gotos", c->line); return false; }
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80098c4:	2393      	movs	r3, #147	@ 0x93
 80098c6:	011b      	lsls	r3, r3, #4
 80098c8:	5cd3      	ldrb	r3, [r2, r3]
 80098ca:	2b2f      	cmp	r3, #47	@ 0x2f
 80098cc:	d908      	bls.n	80098e0 <st_goto+0xac>
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80098d2:	4b1e      	ldr	r3, [pc, #120]	@ (800994c <st_goto+0x118>)
 80098d4:	0011      	movs	r1, r2
 80098d6:	0018      	movs	r0, r3
 80098d8:	f7fe fcb8 	bl	800824c <set_err>
 80098dc:	2300      	movs	r3, #0
 80098de:	e02c      	b.n	800993a <st_goto+0x106>
  c->p->fix[c->p->fix_n].line_no = tgt;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80098e8:	2393      	movs	r3, #147	@ 0x93
 80098ea:	011b      	lsls	r3, r3, #4
 80098ec:	5ccb      	ldrb	r3, [r1, r3]
 80098ee:	2187      	movs	r1, #135	@ 0x87
 80098f0:	0089      	lsls	r1, r1, #2
 80098f2:	468c      	mov	ip, r1
 80098f4:	4463      	add	r3, ip
 80098f6:	009b      	lsls	r3, r3, #2
 80098f8:	210e      	movs	r1, #14
 80098fa:	1879      	adds	r1, r7, r1
 80098fc:	8809      	ldrh	r1, [r1, #0]
 80098fe:	5299      	strh	r1, [r3, r2]
  c->p->fix[c->p->fix_n].bc_patch = patchpos;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8009908:	2393      	movs	r3, #147	@ 0x93
 800990a:	011b      	lsls	r3, r3, #4
 800990c:	5ccb      	ldrb	r3, [r1, r3]
 800990e:	2187      	movs	r1, #135	@ 0x87
 8009910:	0089      	lsls	r1, r1, #2
 8009912:	468c      	mov	ip, r1
 8009914:	4463      	add	r3, ip
 8009916:	009b      	lsls	r3, r3, #2
 8009918:	18d3      	adds	r3, r2, r3
 800991a:	3302      	adds	r3, #2
 800991c:	220c      	movs	r2, #12
 800991e:	18ba      	adds	r2, r7, r2
 8009920:	8812      	ldrh	r2, [r2, #0]
 8009922:	801a      	strh	r2, [r3, #0]
  c->p->fix_n++;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009928:	2293      	movs	r2, #147	@ 0x93
 800992a:	0112      	lsls	r2, r2, #4
 800992c:	5c9a      	ldrb	r2, [r3, r2]
 800992e:	3201      	adds	r2, #1
 8009930:	b2d1      	uxtb	r1, r2
 8009932:	2293      	movs	r2, #147	@ 0x93
 8009934:	0112      	lsls	r2, r2, #4
 8009936:	5499      	strb	r1, [r3, r2]
  return true;
 8009938:	2301      	movs	r3, #1
}
 800993a:	0018      	movs	r0, r3
 800993c:	46bd      	mov	sp, r7
 800993e:	b004      	add	sp, #16
 8009940:	bd80      	pop	{r7, pc}
 8009942:	46c0      	nop			@ (mov r8, r8)
 8009944:	08029c6c 	.word	0x08029c6c
 8009948:	08029b48 	.word	0x08029b48
 800994c:	08029c84 	.word	0x08029c84

08009950 <st_assign_or_call>:

static bool st_assign_or_call(Ctx *c){
 8009950:	b590      	push	{r4, r7, lr}
 8009952:	b08b      	sub	sp, #44	@ 0x2c
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]
  char nm[MP_NAME_LEN]; strncpy(nm,c->lx.cur.id,MP_NAME_LEN); nm[MP_NAME_LEN-1]=0;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	3310      	adds	r3, #16
 800995c:	0019      	movs	r1, r3
 800995e:	2408      	movs	r4, #8
 8009960:	193b      	adds	r3, r7, r4
 8009962:	220c      	movs	r2, #12
 8009964:	0018      	movs	r0, r3
 8009966:	f01b f8ca 	bl	8024afe <strncpy>
 800996a:	193b      	adds	r3, r7, r4
 800996c:	2200      	movs	r2, #0
 800996e:	72da      	strb	r2, [r3, #11]
  nx(c);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	0018      	movs	r0, r3
 8009974:	f7fe ff58 	bl	8008828 <nx>

  if (ac(c, T_ASSIGN)){
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2104      	movs	r1, #4
 800997c:	0018      	movs	r0, r3
 800997e:	f7fe ffdb 	bl	8008938 <ac>
 8009982:	1e03      	subs	r3, r0, #0
 8009984:	d04c      	beq.n	8009a20 <st_assign_or_call+0xd0>
    if(!expr(c)) return false;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	0018      	movs	r0, r3
 800998a:	f7ff fc05 	bl	8009198 <expr>
 800998e:	0003      	movs	r3, r0
 8009990:	001a      	movs	r2, r3
 8009992:	2301      	movs	r3, #1
 8009994:	4053      	eors	r3, r2
 8009996:	b2db      	uxtb	r3, r3
 8009998:	2b00      	cmp	r3, #0
 800999a:	d001      	beq.n	80099a0 <st_assign_or_call+0x50>
 800999c:	2300      	movs	r3, #0
 800999e:	e14d      	b.n	8009c3c <st_assign_or_call+0x2ec>
    int idx = sym_get_or_add(&c->p->st, nm);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099a4:	4aa7      	ldr	r2, [pc, #668]	@ (8009c44 <st_assign_or_call+0x2f4>)
 80099a6:	4694      	mov	ip, r2
 80099a8:	4463      	add	r3, ip
 80099aa:	2208      	movs	r2, #8
 80099ac:	18ba      	adds	r2, r7, r2
 80099ae:	0011      	movs	r1, r2
 80099b0:	0018      	movs	r0, r3
 80099b2:	f7fe fddd 	bl	8008570 <sym_get_or_add>
 80099b6:	0003      	movs	r3, r0
 80099b8:	617b      	str	r3, [r7, #20]
    if (idx<0){ set_err("too many variables", c->line); return false; }
 80099ba:	697b      	ldr	r3, [r7, #20]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	da08      	bge.n	80099d2 <st_assign_or_call+0x82>
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80099c4:	4ba0      	ldr	r3, [pc, #640]	@ (8009c48 <st_assign_or_call+0x2f8>)
 80099c6:	0011      	movs	r1, r2
 80099c8:	0018      	movs	r0, r3
 80099ca:	f7fe fc3f 	bl	800824c <set_err>
 80099ce:	2300      	movs	r3, #0
 80099d0:	e134      	b.n	8009c3c <st_assign_or_call+0x2ec>
    if(!emit_u8(c->p, OP_STORE) || !emit_u8(c->p, (uint8_t)idx)){ set_err("bytecode overflow", c->line); return false; }
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099d6:	2103      	movs	r1, #3
 80099d8:	0018      	movs	r0, r3
 80099da:	f7fe fc4f 	bl	800827c <emit_u8>
 80099de:	0003      	movs	r3, r0
 80099e0:	001a      	movs	r2, r3
 80099e2:	2301      	movs	r3, #1
 80099e4:	4053      	eors	r3, r2
 80099e6:	b2db      	uxtb	r3, r3
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d10e      	bne.n	8009a0a <st_assign_or_call+0xba>
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099f0:	697a      	ldr	r2, [r7, #20]
 80099f2:	b2d2      	uxtb	r2, r2
 80099f4:	0011      	movs	r1, r2
 80099f6:	0018      	movs	r0, r3
 80099f8:	f7fe fc40 	bl	800827c <emit_u8>
 80099fc:	0003      	movs	r3, r0
 80099fe:	001a      	movs	r2, r3
 8009a00:	2301      	movs	r3, #1
 8009a02:	4053      	eors	r3, r2
 8009a04:	b2db      	uxtb	r3, r3
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d008      	beq.n	8009a1c <st_assign_or_call+0xcc>
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8009a0e:	4b8f      	ldr	r3, [pc, #572]	@ (8009c4c <st_assign_or_call+0x2fc>)
 8009a10:	0011      	movs	r1, r2
 8009a12:	0018      	movs	r0, r3
 8009a14:	f7fe fc1a 	bl	800824c <set_err>
 8009a18:	2300      	movs	r3, #0
 8009a1a:	e10f      	b.n	8009c3c <st_assign_or_call+0x2ec>
    return true;
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	e10d      	b.n	8009c3c <st_assign_or_call+0x2ec>
  }

  if (!ac(c, T_LP)){ set_err("expected ':=' or '('", c->line); return false; }
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2106      	movs	r1, #6
 8009a24:	0018      	movs	r0, r3
 8009a26:	f7fe ff87 	bl	8008938 <ac>
 8009a2a:	0003      	movs	r3, r0
 8009a2c:	001a      	movs	r2, r3
 8009a2e:	2301      	movs	r3, #1
 8009a30:	4053      	eors	r3, r2
 8009a32:	b2db      	uxtb	r3, r3
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d008      	beq.n	8009a4a <st_assign_or_call+0xfa>
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8009a3c:	4b84      	ldr	r3, [pc, #528]	@ (8009c50 <st_assign_or_call+0x300>)
 8009a3e:	0011      	movs	r1, r2
 8009a40:	0018      	movs	r0, r3
 8009a42:	f7fe fc03 	bl	800824c <set_err>
 8009a46:	2300      	movs	r3, #0
 8009a48:	e0f8      	b.n	8009c3c <st_assign_or_call+0x2ec>
  int id = builtin_id(nm);
 8009a4a:	2308      	movs	r3, #8
 8009a4c:	18fb      	adds	r3, r7, r3
 8009a4e:	0018      	movs	r0, r3
 8009a50:	f7fe fdfc 	bl	800864c <builtin_id>
 8009a54:	0003      	movs	r3, r0
 8009a56:	623b      	str	r3, [r7, #32]
  if (id<0){ set_err("unknown function", c->line); return false; }
 8009a58:	6a3b      	ldr	r3, [r7, #32]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	da08      	bge.n	8009a70 <st_assign_or_call+0x120>
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8009a62:	4b7c      	ldr	r3, [pc, #496]	@ (8009c54 <st_assign_or_call+0x304>)
 8009a64:	0011      	movs	r1, r2
 8009a66:	0018      	movs	r0, r3
 8009a68:	f7fe fbf0 	bl	800824c <set_err>
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	e0e5      	b.n	8009c3c <st_assign_or_call+0x2ec>

  uint8_t argc=0;
 8009a70:	2327      	movs	r3, #39	@ 0x27
 8009a72:	18fb      	adds	r3, r7, r3
 8009a74:	2200      	movs	r2, #0
 8009a76:	701a      	strb	r2, [r3, #0]
  bool is_time = (id==10);
 8009a78:	231f      	movs	r3, #31
 8009a7a:	18fb      	adds	r3, r7, r3
 8009a7c:	6a3a      	ldr	r2, [r7, #32]
 8009a7e:	3a0a      	subs	r2, #10
 8009a80:	4251      	negs	r1, r2
 8009a82:	414a      	adcs	r2, r1
 8009a84:	701a      	strb	r2, [r3, #0]
  if (!ac(c, T_RP)){
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	2107      	movs	r1, #7
 8009a8a:	0018      	movs	r0, r3
 8009a8c:	f7fe ff54 	bl	8008938 <ac>
 8009a90:	0003      	movs	r3, r0
 8009a92:	001a      	movs	r2, r3
 8009a94:	2301      	movs	r3, #1
 8009a96:	4053      	eors	r3, r2
 8009a98:	b2db      	uxtb	r3, r3
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d04a      	beq.n	8009b34 <st_assign_or_call+0x1e4>
    while (1){
      if (is_time) { if (!time_arg(c)) return false; }
 8009a9e:	231f      	movs	r3, #31
 8009aa0:	18fb      	adds	r3, r7, r3
 8009aa2:	781b      	ldrb	r3, [r3, #0]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d00c      	beq.n	8009ac2 <st_assign_or_call+0x172>
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	0018      	movs	r0, r3
 8009aac:	f7fe ff7c 	bl	80089a8 <time_arg>
 8009ab0:	0003      	movs	r3, r0
 8009ab2:	001a      	movs	r2, r3
 8009ab4:	2301      	movs	r3, #1
 8009ab6:	4053      	eors	r3, r2
 8009ab8:	b2db      	uxtb	r3, r3
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d00e      	beq.n	8009adc <st_assign_or_call+0x18c>
 8009abe:	2300      	movs	r3, #0
 8009ac0:	e0bc      	b.n	8009c3c <st_assign_or_call+0x2ec>
      else { if(!expr(c)) return false; }
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	0018      	movs	r0, r3
 8009ac6:	f7ff fb67 	bl	8009198 <expr>
 8009aca:	0003      	movs	r3, r0
 8009acc:	001a      	movs	r2, r3
 8009ace:	2301      	movs	r3, #1
 8009ad0:	4053      	eors	r3, r2
 8009ad2:	b2db      	uxtb	r3, r3
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d001      	beq.n	8009adc <st_assign_or_call+0x18c>
 8009ad8:	2300      	movs	r3, #0
 8009ada:	e0af      	b.n	8009c3c <st_assign_or_call+0x2ec>
      argc++;
 8009adc:	2127      	movs	r1, #39	@ 0x27
 8009ade:	187b      	adds	r3, r7, r1
 8009ae0:	781a      	ldrb	r2, [r3, #0]
 8009ae2:	187b      	adds	r3, r7, r1
 8009ae4:	3201      	adds	r2, #1
 8009ae6:	701a      	strb	r2, [r3, #0]
      if (argc>8){ set_err("too many args", c->line); return false; }
 8009ae8:	187b      	adds	r3, r7, r1
 8009aea:	781b      	ldrb	r3, [r3, #0]
 8009aec:	2b08      	cmp	r3, #8
 8009aee:	d908      	bls.n	8009b02 <st_assign_or_call+0x1b2>
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8009af4:	4b58      	ldr	r3, [pc, #352]	@ (8009c58 <st_assign_or_call+0x308>)
 8009af6:	0011      	movs	r1, r2
 8009af8:	0018      	movs	r0, r3
 8009afa:	f7fe fba7 	bl	800824c <set_err>
 8009afe:	2300      	movs	r3, #0
 8009b00:	e09c      	b.n	8009c3c <st_assign_or_call+0x2ec>
      if (ac(c, T_COMMA)) continue;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2108      	movs	r1, #8
 8009b06:	0018      	movs	r0, r3
 8009b08:	f7fe ff16 	bl	8008938 <ac>
 8009b0c:	1e03      	subs	r3, r0, #0
 8009b0e:	d10e      	bne.n	8009b2e <st_assign_or_call+0x1de>
      if(!ex(c, T_RP, "expected ')'")) return false;
 8009b10:	4a52      	ldr	r2, [pc, #328]	@ (8009c5c <st_assign_or_call+0x30c>)
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	2107      	movs	r1, #7
 8009b16:	0018      	movs	r0, r3
 8009b18:	f7fe ff26 	bl	8008968 <ex>
 8009b1c:	0003      	movs	r3, r0
 8009b1e:	001a      	movs	r2, r3
 8009b20:	2301      	movs	r3, #1
 8009b22:	4053      	eors	r3, r2
 8009b24:	b2db      	uxtb	r3, r3
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d003      	beq.n	8009b32 <st_assign_or_call+0x1e2>
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	e086      	b.n	8009c3c <st_assign_or_call+0x2ec>
      if (ac(c, T_COMMA)) continue;
 8009b2e:	46c0      	nop			@ (mov r8, r8)
      if (is_time) { if (!time_arg(c)) return false; }
 8009b30:	e7b5      	b.n	8009a9e <st_assign_or_call+0x14e>
      break;
 8009b32:	46c0      	nop			@ (mov r8, r8)
    }
  }

  if (id==2 && argc!=1){ set_err("wait/delay expects 1 arg", c->line); return false; }
 8009b34:	6a3b      	ldr	r3, [r7, #32]
 8009b36:	2b02      	cmp	r3, #2
 8009b38:	d10d      	bne.n	8009b56 <st_assign_or_call+0x206>
 8009b3a:	2327      	movs	r3, #39	@ 0x27
 8009b3c:	18fb      	adds	r3, r7, r3
 8009b3e:	781b      	ldrb	r3, [r3, #0]
 8009b40:	2b01      	cmp	r3, #1
 8009b42:	d008      	beq.n	8009b56 <st_assign_or_call+0x206>
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8009b48:	4b45      	ldr	r3, [pc, #276]	@ (8009c60 <st_assign_or_call+0x310>)
 8009b4a:	0011      	movs	r1, r2
 8009b4c:	0018      	movs	r0, r3
 8009b4e:	f7fe fb7d 	bl	800824c <set_err>
 8009b52:	2300      	movs	r3, #0
 8009b54:	e072      	b.n	8009c3c <st_assign_or_call+0x2ec>

  if(!emit_u8(c->p, OP_CALL) || !emit_u8(c->p, (uint8_t)id) || !emit_u8(c->p, argc)){ set_err("bytecode overflow", c->line); return false; }
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b5a:	2115      	movs	r1, #21
 8009b5c:	0018      	movs	r0, r3
 8009b5e:	f7fe fb8d 	bl	800827c <emit_u8>
 8009b62:	0003      	movs	r3, r0
 8009b64:	001a      	movs	r2, r3
 8009b66:	2301      	movs	r3, #1
 8009b68:	4053      	eors	r3, r2
 8009b6a:	b2db      	uxtb	r3, r3
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d11e      	bne.n	8009bae <st_assign_or_call+0x25e>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b74:	6a3a      	ldr	r2, [r7, #32]
 8009b76:	b2d2      	uxtb	r2, r2
 8009b78:	0011      	movs	r1, r2
 8009b7a:	0018      	movs	r0, r3
 8009b7c:	f7fe fb7e 	bl	800827c <emit_u8>
 8009b80:	0003      	movs	r3, r0
 8009b82:	001a      	movs	r2, r3
 8009b84:	2301      	movs	r3, #1
 8009b86:	4053      	eors	r3, r2
 8009b88:	b2db      	uxtb	r3, r3
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d10f      	bne.n	8009bae <st_assign_or_call+0x25e>
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009b92:	2327      	movs	r3, #39	@ 0x27
 8009b94:	18fb      	adds	r3, r7, r3
 8009b96:	781b      	ldrb	r3, [r3, #0]
 8009b98:	0019      	movs	r1, r3
 8009b9a:	0010      	movs	r0, r2
 8009b9c:	f7fe fb6e 	bl	800827c <emit_u8>
 8009ba0:	0003      	movs	r3, r0
 8009ba2:	001a      	movs	r2, r3
 8009ba4:	2301      	movs	r3, #1
 8009ba6:	4053      	eors	r3, r2
 8009ba8:	b2db      	uxtb	r3, r3
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d008      	beq.n	8009bc0 <st_assign_or_call+0x270>
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8009bb2:	4b26      	ldr	r3, [pc, #152]	@ (8009c4c <st_assign_or_call+0x2fc>)
 8009bb4:	0011      	movs	r1, r2
 8009bb6:	0018      	movs	r0, r3
 8009bb8:	f7fe fb48 	bl	800824c <set_err>
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	e03d      	b.n	8009c3c <st_assign_or_call+0x2ec>

  int dump = sym_get_or_add(&c->p->st, "__");
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009bc4:	4a1f      	ldr	r2, [pc, #124]	@ (8009c44 <st_assign_or_call+0x2f4>)
 8009bc6:	4694      	mov	ip, r2
 8009bc8:	4463      	add	r3, ip
 8009bca:	4a26      	ldr	r2, [pc, #152]	@ (8009c64 <st_assign_or_call+0x314>)
 8009bcc:	0011      	movs	r1, r2
 8009bce:	0018      	movs	r0, r3
 8009bd0:	f7fe fcce 	bl	8008570 <sym_get_or_add>
 8009bd4:	0003      	movs	r3, r0
 8009bd6:	61bb      	str	r3, [r7, #24]
  if (dump<0){ set_err("too many variables", c->line); return false; }
 8009bd8:	69bb      	ldr	r3, [r7, #24]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	da08      	bge.n	8009bf0 <st_assign_or_call+0x2a0>
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8009be2:	4b19      	ldr	r3, [pc, #100]	@ (8009c48 <st_assign_or_call+0x2f8>)
 8009be4:	0011      	movs	r1, r2
 8009be6:	0018      	movs	r0, r3
 8009be8:	f7fe fb30 	bl	800824c <set_err>
 8009bec:	2300      	movs	r3, #0
 8009bee:	e025      	b.n	8009c3c <st_assign_or_call+0x2ec>
  if(!emit_u8(c->p, OP_STORE) || !emit_u8(c->p, (uint8_t)dump)){ set_err("bytecode overflow", c->line); return false; }
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009bf4:	2103      	movs	r1, #3
 8009bf6:	0018      	movs	r0, r3
 8009bf8:	f7fe fb40 	bl	800827c <emit_u8>
 8009bfc:	0003      	movs	r3, r0
 8009bfe:	001a      	movs	r2, r3
 8009c00:	2301      	movs	r3, #1
 8009c02:	4053      	eors	r3, r2
 8009c04:	b2db      	uxtb	r3, r3
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d10e      	bne.n	8009c28 <st_assign_or_call+0x2d8>
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009c0e:	69ba      	ldr	r2, [r7, #24]
 8009c10:	b2d2      	uxtb	r2, r2
 8009c12:	0011      	movs	r1, r2
 8009c14:	0018      	movs	r0, r3
 8009c16:	f7fe fb31 	bl	800827c <emit_u8>
 8009c1a:	0003      	movs	r3, r0
 8009c1c:	001a      	movs	r2, r3
 8009c1e:	2301      	movs	r3, #1
 8009c20:	4053      	eors	r3, r2
 8009c22:	b2db      	uxtb	r3, r3
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d008      	beq.n	8009c3a <st_assign_or_call+0x2ea>
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8009c2c:	4b07      	ldr	r3, [pc, #28]	@ (8009c4c <st_assign_or_call+0x2fc>)
 8009c2e:	0011      	movs	r1, r2
 8009c30:	0018      	movs	r0, r3
 8009c32:	f7fe fb0b 	bl	800824c <set_err>
 8009c36:	2300      	movs	r3, #0
 8009c38:	e000      	b.n	8009c3c <st_assign_or_call+0x2ec>
  return true;
 8009c3a:	2301      	movs	r3, #1
}
 8009c3c:	0018      	movs	r0, r3
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	b00b      	add	sp, #44	@ 0x2c
 8009c42:	bd90      	pop	{r4, r7, pc}
 8009c44:	00000602 	.word	0x00000602
 8009c48:	08029bd0 	.word	0x08029bd0
 8009c4c:	08029b48 	.word	0x08029b48
 8009c50:	08029c94 	.word	0x08029c94
 8009c54:	08029b7c 	.word	0x08029b7c
 8009c58:	08029b90 	.word	0x08029b90
 8009c5c:	08029ba0 	.word	0x08029ba0
 8009c60:	08029cac 	.word	0x08029cac
 8009c64:	08029cc8 	.word	0x08029cc8

08009c68 <stmt>:

static bool stmt(Ctx *c){
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b082      	sub	sp, #8
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	6078      	str	r0, [r7, #4]
  if (ac(c, T_IF)) return st_if(c);
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	2114      	movs	r1, #20
 8009c74:	0018      	movs	r0, r3
 8009c76:	f7fe fe5f 	bl	8008938 <ac>
 8009c7a:	1e03      	subs	r3, r0, #0
 8009c7c:	d005      	beq.n	8009c8a <stmt+0x22>
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	0018      	movs	r0, r3
 8009c82:	f7ff fbc5 	bl	8009410 <st_if>
 8009c86:	0003      	movs	r3, r0
 8009c88:	e071      	b.n	8009d6e <stmt+0x106>
  if (ac(c, T_WHILE)) return st_while(c);
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2117      	movs	r1, #23
 8009c8e:	0018      	movs	r0, r3
 8009c90:	f7fe fe52 	bl	8008938 <ac>
 8009c94:	1e03      	subs	r3, r0, #0
 8009c96:	d005      	beq.n	8009ca4 <stmt+0x3c>
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	0018      	movs	r0, r3
 8009c9c:	f7ff fcb4 	bl	8009608 <st_while>
 8009ca0:	0003      	movs	r3, r0
 8009ca2:	e064      	b.n	8009d6e <stmt+0x106>
  if (ac(c, T_REPEAT)) return st_repeat(c);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	211b      	movs	r1, #27
 8009ca8:	0018      	movs	r0, r3
 8009caa:	f7fe fe45 	bl	8008938 <ac>
 8009cae:	1e03      	subs	r3, r0, #0
 8009cb0:	d005      	beq.n	8009cbe <stmt+0x56>
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	0018      	movs	r0, r3
 8009cb6:	f7ff fd57 	bl	8009768 <st_repeat>
 8009cba:	0003      	movs	r3, r0
 8009cbc:	e057      	b.n	8009d6e <stmt+0x106>
  if (ac(c, T_GOTO)) return st_goto(c);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	211d      	movs	r1, #29
 8009cc2:	0018      	movs	r0, r3
 8009cc4:	f7fe fe38 	bl	8008938 <ac>
 8009cc8:	1e03      	subs	r3, r0, #0
 8009cca:	d005      	beq.n	8009cd8 <stmt+0x70>
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	0018      	movs	r0, r3
 8009cd0:	f7ff fdb0 	bl	8009834 <st_goto>
 8009cd4:	0003      	movs	r3, r0
 8009cd6:	e04a      	b.n	8009d6e <stmt+0x106>

  if (ac(c, T_BEGIN)){
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2119      	movs	r1, #25
 8009cdc:	0018      	movs	r0, r3
 8009cde:	f7fe fe2b 	bl	8008938 <ac>
 8009ce2:	1e03      	subs	r3, r0, #0
 8009ce4:	d015      	beq.n	8009d12 <stmt+0xaa>
    if(!stmt_list_until(c, T_END)) return false;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	211a      	movs	r1, #26
 8009cea:	0018      	movs	r0, r3
 8009cec:	f7ff fa61 	bl	80091b2 <stmt_list_until>
 8009cf0:	0003      	movs	r3, r0
 8009cf2:	001a      	movs	r2, r3
 8009cf4:	2301      	movs	r3, #1
 8009cf6:	4053      	eors	r3, r2
 8009cf8:	b2db      	uxtb	r3, r3
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d001      	beq.n	8009d02 <stmt+0x9a>
 8009cfe:	2300      	movs	r3, #0
 8009d00:	e035      	b.n	8009d6e <stmt+0x106>
    return ex(c, T_END, "expected 'end'");
 8009d02:	4a1d      	ldr	r2, [pc, #116]	@ (8009d78 <stmt+0x110>)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	211a      	movs	r1, #26
 8009d08:	0018      	movs	r0, r3
 8009d0a:	f7fe fe2d 	bl	8008968 <ex>
 8009d0e:	0003      	movs	r3, r0
 8009d10:	e02d      	b.n	8009d6e <stmt+0x106>
  }
  if (ac(c, T_END)) return true;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	211a      	movs	r1, #26
 8009d16:	0018      	movs	r0, r3
 8009d18:	f7fe fe0e 	bl	8008938 <ac>
 8009d1c:	1e03      	subs	r3, r0, #0
 8009d1e:	d001      	beq.n	8009d24 <stmt+0xbc>
 8009d20:	2301      	movs	r3, #1
 8009d22:	e024      	b.n	8009d6e <stmt+0x106>

  if (c->lx.cur.k == T_ID && !mp_stricmp(c->lx.cur.id, "writeln")) return st_writeln(c);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	7a1b      	ldrb	r3, [r3, #8]
 8009d28:	2b02      	cmp	r3, #2
 8009d2a:	d10e      	bne.n	8009d4a <stmt+0xe2>
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	3310      	adds	r3, #16
 8009d30:	4a12      	ldr	r2, [pc, #72]	@ (8009d7c <stmt+0x114>)
 8009d32:	0011      	movs	r1, r2
 8009d34:	0018      	movs	r0, r3
 8009d36:	f7fd f90f 	bl	8006f58 <mp_stricmp>
 8009d3a:	1e03      	subs	r3, r0, #0
 8009d3c:	d105      	bne.n	8009d4a <stmt+0xe2>
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	0018      	movs	r0, r3
 8009d42:	f7ff fa8b 	bl	800925c <st_writeln>
 8009d46:	0003      	movs	r3, r0
 8009d48:	e011      	b.n	8009d6e <stmt+0x106>

  if (c->lx.cur.k == T_ID) return st_assign_or_call(c);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	7a1b      	ldrb	r3, [r3, #8]
 8009d4e:	2b02      	cmp	r3, #2
 8009d50:	d105      	bne.n	8009d5e <stmt+0xf6>
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	0018      	movs	r0, r3
 8009d56:	f7ff fdfb 	bl	8009950 <st_assign_or_call>
 8009d5a:	0003      	movs	r3, r0
 8009d5c:	e007      	b.n	8009d6e <stmt+0x106>
  set_err("expected statement", c->line);
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8009d62:	4b07      	ldr	r3, [pc, #28]	@ (8009d80 <stmt+0x118>)
 8009d64:	0011      	movs	r1, r2
 8009d66:	0018      	movs	r0, r3
 8009d68:	f7fe fa70 	bl	800824c <set_err>
  return false;
 8009d6c:	2300      	movs	r3, #0
}
 8009d6e:	0018      	movs	r0, r3
 8009d70:	46bd      	mov	sp, r7
 8009d72:	b002      	add	sp, #8
 8009d74:	bd80      	pop	{r7, pc}
 8009d76:	46c0      	nop			@ (mov r8, r8)
 8009d78:	08029c08 	.word	0x08029c08
 8009d7c:	08029ccc 	.word	0x08029ccc
 8009d80:	08029cd4 	.word	0x08029cd4

08009d84 <compile_program>:

static int editor_index_by_line(const mp_editor_t *ed, uint16_t line_no);

static bool compile_program(const mp_editor_t *ed, program_t *out){
 8009d84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d86:	4cdc      	ldr	r4, [pc, #880]	@ (800a0f8 <compile_program+0x374>)
 8009d88:	44a5      	add	sp, r4
 8009d8a:	af00      	add	r7, sp, #0
 8009d8c:	6078      	str	r0, [r7, #4]
 8009d8e:	6039      	str	r1, [r7, #0]
  memset(out, 0, sizeof(*out));
 8009d90:	4ada      	ldr	r2, [pc, #872]	@ (800a0fc <compile_program+0x378>)
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	2100      	movs	r1, #0
 8009d96:	0018      	movs	r0, r3
 8009d98:	f01a fe98 	bl	8024acc <memset>
  for (uint8_t i=0;i<MP_MAX_LINES;i++) out->line_addr[i]=0xFFFFu;
 8009d9c:	4bd8      	ldr	r3, [pc, #864]	@ (800a100 <compile_program+0x37c>)
 8009d9e:	18fb      	adds	r3, r7, r3
 8009da0:	2200      	movs	r2, #0
 8009da2:	701a      	strb	r2, [r3, #0]
 8009da4:	e011      	b.n	8009dca <compile_program+0x46>
 8009da6:	49d6      	ldr	r1, [pc, #856]	@ (800a100 <compile_program+0x37c>)
 8009da8:	187b      	adds	r3, r7, r1
 8009daa:	781b      	ldrb	r3, [r3, #0]
 8009dac:	683a      	ldr	r2, [r7, #0]
 8009dae:	48d5      	ldr	r0, [pc, #852]	@ (800a104 <compile_program+0x380>)
 8009db0:	4684      	mov	ip, r0
 8009db2:	4463      	add	r3, ip
 8009db4:	005b      	lsls	r3, r3, #1
 8009db6:	18d3      	adds	r3, r2, r3
 8009db8:	3304      	adds	r3, #4
 8009dba:	2201      	movs	r2, #1
 8009dbc:	4252      	negs	r2, r2
 8009dbe:	801a      	strh	r2, [r3, #0]
 8009dc0:	187b      	adds	r3, r7, r1
 8009dc2:	781a      	ldrb	r2, [r3, #0]
 8009dc4:	187b      	adds	r3, r7, r1
 8009dc6:	3201      	adds	r2, #1
 8009dc8:	701a      	strb	r2, [r3, #0]
 8009dca:	4bcd      	ldr	r3, [pc, #820]	@ (800a100 <compile_program+0x37c>)
 8009dcc:	18fb      	adds	r3, r7, r3
 8009dce:	781b      	ldrb	r3, [r3, #0]
 8009dd0:	2b31      	cmp	r3, #49	@ 0x31
 8009dd2:	d9e8      	bls.n	8009da6 <compile_program+0x22>
  g_err=0; g_err_line=-1;
 8009dd4:	4bcc      	ldr	r3, [pc, #816]	@ (800a108 <compile_program+0x384>)
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	601a      	str	r2, [r3, #0]
 8009dda:	4bcc      	ldr	r3, [pc, #816]	@ (800a10c <compile_program+0x388>)
 8009ddc:	2201      	movs	r2, #1
 8009dde:	4252      	negs	r2, r2
 8009de0:	601a      	str	r2, [r3, #0]
  if (MP_MAX_VARS < SYSVAR_COUNT + 8){
    set_err("MP_MAX_VARS too small for system vars", -1);
    return false;
  }

  if (ed->count == 0){
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	4aca      	ldr	r2, [pc, #808]	@ (800a110 <compile_program+0x38c>)
 8009de6:	5c9b      	ldrb	r3, [r3, r2]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d118      	bne.n	8009e1e <compile_program+0x9a>
    if(!emit_u8(out, OP_HALT)) set_err("bytecode overflow", -1);
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	2100      	movs	r1, #0
 8009df0:	0018      	movs	r0, r3
 8009df2:	f7fe fa43 	bl	800827c <emit_u8>
 8009df6:	0003      	movs	r3, r0
 8009df8:	001a      	movs	r2, r3
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	4053      	eors	r3, r2
 8009dfe:	b2db      	uxtb	r3, r3
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d006      	beq.n	8009e12 <compile_program+0x8e>
 8009e04:	2301      	movs	r3, #1
 8009e06:	425a      	negs	r2, r3
 8009e08:	4bc2      	ldr	r3, [pc, #776]	@ (800a114 <compile_program+0x390>)
 8009e0a:	0011      	movs	r1, r2
 8009e0c:	0018      	movs	r0, r3
 8009e0e:	f7fe fa1d 	bl	800824c <set_err>
    return (g_err==0);
 8009e12:	4bbd      	ldr	r3, [pc, #756]	@ (800a108 <compile_program+0x384>)
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	425a      	negs	r2, r3
 8009e18:	4153      	adcs	r3, r2
 8009e1a:	b2db      	uxtb	r3, r3
 8009e1c:	e1a9      	b.n	800a172 <compile_program+0x3ee>
  }

  char buf[MP_MAX_LINES * MP_LINE_LEN];
  uint16_t line_nos[MP_MAX_LINES];
  size_t pos = 0;
 8009e1e:	2300      	movs	r3, #0
 8009e20:	4abd      	ldr	r2, [pc, #756]	@ (800a118 <compile_program+0x394>)
 8009e22:	18ba      	adds	r2, r7, r2
 8009e24:	6013      	str	r3, [r2, #0]
  for (uint8_t i=0;i<ed->count;i++){
 8009e26:	4bbd      	ldr	r3, [pc, #756]	@ (800a11c <compile_program+0x398>)
 8009e28:	18fb      	adds	r3, r7, r3
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	701a      	strb	r2, [r3, #0]
 8009e2e:	e06c      	b.n	8009f0a <compile_program+0x186>
    line_nos[i] = (uint16_t)ed->lines[i].line_no;
 8009e30:	4cba      	ldr	r4, [pc, #744]	@ (800a11c <compile_program+0x398>)
 8009e32:	193b      	adds	r3, r7, r4
 8009e34:	781a      	ldrb	r2, [r3, #0]
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	214c      	movs	r1, #76	@ 0x4c
 8009e3a:	434a      	muls	r2, r1
 8009e3c:	58d1      	ldr	r1, [r2, r3]
 8009e3e:	193b      	adds	r3, r7, r4
 8009e40:	781a      	ldrb	r2, [r3, #0]
 8009e42:	b289      	uxth	r1, r1
 8009e44:	4bb6      	ldr	r3, [pc, #728]	@ (800a120 <compile_program+0x39c>)
 8009e46:	20f1      	movs	r0, #241	@ 0xf1
 8009e48:	0100      	lsls	r0, r0, #4
 8009e4a:	181b      	adds	r3, r3, r0
 8009e4c:	19db      	adds	r3, r3, r7
 8009e4e:	0052      	lsls	r2, r2, #1
 8009e50:	52d1      	strh	r1, [r2, r3]
    size_t len = strnlen(ed->lines[i].text, MP_LINE_LEN-1);
 8009e52:	193b      	adds	r3, r7, r4
 8009e54:	781b      	ldrb	r3, [r3, #0]
 8009e56:	224c      	movs	r2, #76	@ 0x4c
 8009e58:	4353      	muls	r3, r2
 8009e5a:	687a      	ldr	r2, [r7, #4]
 8009e5c:	18d3      	adds	r3, r2, r3
 8009e5e:	3304      	adds	r3, #4
 8009e60:	2147      	movs	r1, #71	@ 0x47
 8009e62:	0018      	movs	r0, r3
 8009e64:	f01a fe5f 	bl	8024b26 <strnlen>
 8009e68:	0003      	movs	r3, r0
 8009e6a:	49ae      	ldr	r1, [pc, #696]	@ (800a124 <compile_program+0x3a0>)
 8009e6c:	187a      	adds	r2, r7, r1
 8009e6e:	6013      	str	r3, [r2, #0]
    if (pos + len + 1 >= sizeof(buf)){
 8009e70:	4ba9      	ldr	r3, [pc, #676]	@ (800a118 <compile_program+0x394>)
 8009e72:	18fb      	adds	r3, r7, r3
 8009e74:	681a      	ldr	r2, [r3, #0]
 8009e76:	187b      	adds	r3, r7, r1
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	18d3      	adds	r3, r2, r3
 8009e7c:	1c5a      	adds	r2, r3, #1
 8009e7e:	23e1      	movs	r3, #225	@ 0xe1
 8009e80:	011b      	lsls	r3, r3, #4
 8009e82:	429a      	cmp	r2, r3
 8009e84:	d30c      	bcc.n	8009ea0 <compile_program+0x11c>
      set_err("program too long", ed->lines[i].line_no);
 8009e86:	193b      	adds	r3, r7, r4
 8009e88:	781a      	ldrb	r2, [r3, #0]
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	214c      	movs	r1, #76	@ 0x4c
 8009e8e:	434a      	muls	r2, r1
 8009e90:	58d2      	ldr	r2, [r2, r3]
 8009e92:	4ba5      	ldr	r3, [pc, #660]	@ (800a128 <compile_program+0x3a4>)
 8009e94:	0011      	movs	r1, r2
 8009e96:	0018      	movs	r0, r3
 8009e98:	f7fe f9d8 	bl	800824c <set_err>
      return false;
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	e168      	b.n	800a172 <compile_program+0x3ee>
    }
    memcpy(&buf[pos], ed->lines[i].text, len);
 8009ea0:	23ec      	movs	r3, #236	@ 0xec
 8009ea2:	18fa      	adds	r2, r7, r3
 8009ea4:	4c9c      	ldr	r4, [pc, #624]	@ (800a118 <compile_program+0x394>)
 8009ea6:	193b      	adds	r3, r7, r4
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	18d0      	adds	r0, r2, r3
 8009eac:	4d9b      	ldr	r5, [pc, #620]	@ (800a11c <compile_program+0x398>)
 8009eae:	197b      	adds	r3, r7, r5
 8009eb0:	781b      	ldrb	r3, [r3, #0]
 8009eb2:	224c      	movs	r2, #76	@ 0x4c
 8009eb4:	4353      	muls	r3, r2
 8009eb6:	687a      	ldr	r2, [r7, #4]
 8009eb8:	18d3      	adds	r3, r2, r3
 8009eba:	3304      	adds	r3, #4
 8009ebc:	4e99      	ldr	r6, [pc, #612]	@ (800a124 <compile_program+0x3a0>)
 8009ebe:	19ba      	adds	r2, r7, r6
 8009ec0:	6812      	ldr	r2, [r2, #0]
 8009ec2:	0019      	movs	r1, r3
 8009ec4:	f01a fec4 	bl	8024c50 <memcpy>
    pos += len;
 8009ec8:	193b      	adds	r3, r7, r4
 8009eca:	681a      	ldr	r2, [r3, #0]
 8009ecc:	19bb      	adds	r3, r7, r6
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	18d3      	adds	r3, r2, r3
 8009ed2:	193a      	adds	r2, r7, r4
 8009ed4:	6013      	str	r3, [r2, #0]
    if (i + 1 < ed->count) buf[pos++] = '\n';
 8009ed6:	197b      	adds	r3, r7, r5
 8009ed8:	781b      	ldrb	r3, [r3, #0]
 8009eda:	3301      	adds	r3, #1
 8009edc:	687a      	ldr	r2, [r7, #4]
 8009ede:	498c      	ldr	r1, [pc, #560]	@ (800a110 <compile_program+0x38c>)
 8009ee0:	5c52      	ldrb	r2, [r2, r1]
 8009ee2:	4293      	cmp	r3, r2
 8009ee4:	da0b      	bge.n	8009efe <compile_program+0x17a>
 8009ee6:	193b      	adds	r3, r7, r4
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	1c5a      	adds	r2, r3, #1
 8009eec:	1939      	adds	r1, r7, r4
 8009eee:	600a      	str	r2, [r1, #0]
 8009ef0:	4a8e      	ldr	r2, [pc, #568]	@ (800a12c <compile_program+0x3a8>)
 8009ef2:	21f1      	movs	r1, #241	@ 0xf1
 8009ef4:	0109      	lsls	r1, r1, #4
 8009ef6:	1852      	adds	r2, r2, r1
 8009ef8:	19d2      	adds	r2, r2, r7
 8009efa:	210a      	movs	r1, #10
 8009efc:	54d1      	strb	r1, [r2, r3]
  for (uint8_t i=0;i<ed->count;i++){
 8009efe:	4987      	ldr	r1, [pc, #540]	@ (800a11c <compile_program+0x398>)
 8009f00:	187b      	adds	r3, r7, r1
 8009f02:	781a      	ldrb	r2, [r3, #0]
 8009f04:	187b      	adds	r3, r7, r1
 8009f06:	3201      	adds	r2, #1
 8009f08:	701a      	strb	r2, [r3, #0]
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	4a80      	ldr	r2, [pc, #512]	@ (800a110 <compile_program+0x38c>)
 8009f0e:	5c9b      	ldrb	r3, [r3, r2]
 8009f10:	4a82      	ldr	r2, [pc, #520]	@ (800a11c <compile_program+0x398>)
 8009f12:	18ba      	adds	r2, r7, r2
 8009f14:	7812      	ldrb	r2, [r2, #0]
 8009f16:	429a      	cmp	r2, r3
 8009f18:	d38a      	bcc.n	8009e30 <compile_program+0xac>
  }
  buf[pos] = 0;
 8009f1a:	4b84      	ldr	r3, [pc, #528]	@ (800a12c <compile_program+0x3a8>)
 8009f1c:	24f1      	movs	r4, #241	@ 0xf1
 8009f1e:	0124      	lsls	r4, r4, #4
 8009f20:	191b      	adds	r3, r3, r4
 8009f22:	19da      	adds	r2, r3, r7
 8009f24:	4b7c      	ldr	r3, [pc, #496]	@ (800a118 <compile_program+0x394>)
 8009f26:	18fb      	adds	r3, r7, r3
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	18d3      	adds	r3, r2, r3
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	701a      	strb	r2, [r3, #0]

  Ctx c; memset(&c, 0, sizeof(c));
 8009f30:	250c      	movs	r5, #12
 8009f32:	197b      	adds	r3, r7, r5
 8009f34:	227c      	movs	r2, #124	@ 0x7c
 8009f36:	2100      	movs	r1, #0
 8009f38:	0018      	movs	r0, r3
 8009f3a:	f01a fdc7 	bl	8024acc <memset>
  c.p = out;
 8009f3e:	4b7c      	ldr	r3, [pc, #496]	@ (800a130 <compile_program+0x3ac>)
 8009f40:	191b      	adds	r3, r3, r4
 8009f42:	19db      	adds	r3, r3, r7
 8009f44:	683a      	ldr	r2, [r7, #0]
 8009f46:	671a      	str	r2, [r3, #112]	@ 0x70
  c.line_count = ed->count;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	4a71      	ldr	r2, [pc, #452]	@ (800a110 <compile_program+0x38c>)
 8009f4c:	5c99      	ldrb	r1, [r3, r2]
 8009f4e:	4b78      	ldr	r3, [pc, #480]	@ (800a130 <compile_program+0x3ac>)
 8009f50:	191b      	adds	r3, r3, r4
 8009f52:	19db      	adds	r3, r3, r7
 8009f54:	2278      	movs	r2, #120	@ 0x78
 8009f56:	5499      	strb	r1, [r3, r2]
  c.last_line_idx = -1;
 8009f58:	4b75      	ldr	r3, [pc, #468]	@ (800a130 <compile_program+0x3ac>)
 8009f5a:	191b      	adds	r3, r3, r4
 8009f5c:	19db      	adds	r3, r3, r7
 8009f5e:	227a      	movs	r2, #122	@ 0x7a
 8009f60:	2101      	movs	r1, #1
 8009f62:	4249      	negs	r1, r1
 8009f64:	5299      	strh	r1, [r3, r2]
  lex_init_prog(&c.lx, buf, line_nos, ed->count);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	4a69      	ldr	r2, [pc, #420]	@ (800a110 <compile_program+0x38c>)
 8009f6a:	5c9b      	ldrb	r3, [r3, r2]
 8009f6c:	2288      	movs	r2, #136	@ 0x88
 8009f6e:	18ba      	adds	r2, r7, r2
 8009f70:	21ec      	movs	r1, #236	@ 0xec
 8009f72:	1879      	adds	r1, r7, r1
 8009f74:	1978      	adds	r0, r7, r5
 8009f76:	f7fd fd8f 	bl	8007a98 <lex_init_prog>
  nx(&c);
 8009f7a:	197b      	adds	r3, r7, r5
 8009f7c:	0018      	movs	r0, r3
 8009f7e:	f7fe fc53 	bl	8008828 <nx>
  if(!stmt_list_until(&c, T_EOF)) return false;
 8009f82:	197b      	adds	r3, r7, r5
 8009f84:	2100      	movs	r1, #0
 8009f86:	0018      	movs	r0, r3
 8009f88:	f7ff f913 	bl	80091b2 <stmt_list_until>
 8009f8c:	0003      	movs	r3, r0
 8009f8e:	001a      	movs	r2, r3
 8009f90:	2301      	movs	r3, #1
 8009f92:	4053      	eors	r3, r2
 8009f94:	b2db      	uxtb	r3, r3
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d001      	beq.n	8009f9e <compile_program+0x21a>
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	e0e9      	b.n	800a172 <compile_program+0x3ee>

  if (!g_err){
 8009f9e:	4b5a      	ldr	r3, [pc, #360]	@ (800a108 <compile_program+0x384>)
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d112      	bne.n	8009fcc <compile_program+0x248>
    if(!emit_u8(out, OP_HALT)) set_err("bytecode overflow", -1);
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	2100      	movs	r1, #0
 8009faa:	0018      	movs	r0, r3
 8009fac:	f7fe f966 	bl	800827c <emit_u8>
 8009fb0:	0003      	movs	r3, r0
 8009fb2:	001a      	movs	r2, r3
 8009fb4:	2301      	movs	r3, #1
 8009fb6:	4053      	eors	r3, r2
 8009fb8:	b2db      	uxtb	r3, r3
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d006      	beq.n	8009fcc <compile_program+0x248>
 8009fbe:	2301      	movs	r3, #1
 8009fc0:	425a      	negs	r2, r3
 8009fc2:	4b54      	ldr	r3, [pc, #336]	@ (800a114 <compile_program+0x390>)
 8009fc4:	0011      	movs	r1, r2
 8009fc6:	0018      	movs	r0, r3
 8009fc8:	f7fe f940 	bl	800824c <set_err>
  }

  for (uint8_t i=0;i<ed->count;i++){
 8009fcc:	4b59      	ldr	r3, [pc, #356]	@ (800a134 <compile_program+0x3b0>)
 8009fce:	18fb      	adds	r3, r7, r3
 8009fd0:	2200      	movs	r2, #0
 8009fd2:	701a      	strb	r2, [r3, #0]
 8009fd4:	e022      	b.n	800a01c <compile_program+0x298>
    if (out->line_addr[i] == 0xFFFFu) out->line_addr[i] = out->len;
 8009fd6:	4957      	ldr	r1, [pc, #348]	@ (800a134 <compile_program+0x3b0>)
 8009fd8:	187b      	adds	r3, r7, r1
 8009fda:	781b      	ldrb	r3, [r3, #0]
 8009fdc:	683a      	ldr	r2, [r7, #0]
 8009fde:	4849      	ldr	r0, [pc, #292]	@ (800a104 <compile_program+0x380>)
 8009fe0:	4684      	mov	ip, r0
 8009fe2:	4463      	add	r3, ip
 8009fe4:	005b      	lsls	r3, r3, #1
 8009fe6:	18d3      	adds	r3, r2, r3
 8009fe8:	3304      	adds	r3, #4
 8009fea:	881b      	ldrh	r3, [r3, #0]
 8009fec:	4a52      	ldr	r2, [pc, #328]	@ (800a138 <compile_program+0x3b4>)
 8009fee:	4293      	cmp	r3, r2
 8009ff0:	d10e      	bne.n	800a010 <compile_program+0x28c>
 8009ff2:	187b      	adds	r3, r7, r1
 8009ff4:	781b      	ldrb	r3, [r3, #0]
 8009ff6:	6839      	ldr	r1, [r7, #0]
 8009ff8:	22c0      	movs	r2, #192	@ 0xc0
 8009ffa:	00d2      	lsls	r2, r2, #3
 8009ffc:	5a89      	ldrh	r1, [r1, r2]
 8009ffe:	683a      	ldr	r2, [r7, #0]
 800a000:	4840      	ldr	r0, [pc, #256]	@ (800a104 <compile_program+0x380>)
 800a002:	4684      	mov	ip, r0
 800a004:	4463      	add	r3, ip
 800a006:	005b      	lsls	r3, r3, #1
 800a008:	18d3      	adds	r3, r2, r3
 800a00a:	3304      	adds	r3, #4
 800a00c:	1c0a      	adds	r2, r1, #0
 800a00e:	801a      	strh	r2, [r3, #0]
  for (uint8_t i=0;i<ed->count;i++){
 800a010:	4948      	ldr	r1, [pc, #288]	@ (800a134 <compile_program+0x3b0>)
 800a012:	187b      	adds	r3, r7, r1
 800a014:	781a      	ldrb	r2, [r3, #0]
 800a016:	187b      	adds	r3, r7, r1
 800a018:	3201      	adds	r2, #1
 800a01a:	701a      	strb	r2, [r3, #0]
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	4a3c      	ldr	r2, [pc, #240]	@ (800a110 <compile_program+0x38c>)
 800a020:	5c9b      	ldrb	r3, [r3, r2]
 800a022:	4a44      	ldr	r2, [pc, #272]	@ (800a134 <compile_program+0x3b0>)
 800a024:	18ba      	adds	r2, r7, r2
 800a026:	7812      	ldrb	r2, [r2, #0]
 800a028:	429a      	cmp	r2, r3
 800a02a:	d3d4      	bcc.n	8009fd6 <compile_program+0x252>
  }

  if (!g_err){
 800a02c:	4b36      	ldr	r3, [pc, #216]	@ (800a108 <compile_program+0x384>)
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d000      	beq.n	800a036 <compile_program+0x2b2>
 800a034:	e098      	b.n	800a168 <compile_program+0x3e4>
    for (uint8_t f=0; f<out->fix_n; f++){
 800a036:	4b41      	ldr	r3, [pc, #260]	@ (800a13c <compile_program+0x3b8>)
 800a038:	18fb      	adds	r3, r7, r3
 800a03a:	2200      	movs	r2, #0
 800a03c:	701a      	strb	r2, [r3, #0]
 800a03e:	e089      	b.n	800a154 <compile_program+0x3d0>
      int idx = editor_index_by_line(ed, out->fix[f].line_no);
 800a040:	4c3e      	ldr	r4, [pc, #248]	@ (800a13c <compile_program+0x3b8>)
 800a042:	193b      	adds	r3, r7, r4
 800a044:	781b      	ldrb	r3, [r3, #0]
 800a046:	683a      	ldr	r2, [r7, #0]
 800a048:	2187      	movs	r1, #135	@ 0x87
 800a04a:	0089      	lsls	r1, r1, #2
 800a04c:	468c      	mov	ip, r1
 800a04e:	4463      	add	r3, ip
 800a050:	009b      	lsls	r3, r3, #2
 800a052:	5a9a      	ldrh	r2, [r3, r2]
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	0011      	movs	r1, r2
 800a058:	0018      	movs	r0, r3
 800a05a:	f000 f895 	bl	800a188 <editor_index_by_line>
 800a05e:	0003      	movs	r3, r0
 800a060:	22f0      	movs	r2, #240	@ 0xf0
 800a062:	0112      	lsls	r2, r2, #4
 800a064:	18b9      	adds	r1, r7, r2
 800a066:	600b      	str	r3, [r1, #0]
      if (idx < 0){ set_err("goto target line not found", (int)out->fix[f].line_no); break; }
 800a068:	18bb      	adds	r3, r7, r2
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	da0f      	bge.n	800a090 <compile_program+0x30c>
 800a070:	193b      	adds	r3, r7, r4
 800a072:	781b      	ldrb	r3, [r3, #0]
 800a074:	683a      	ldr	r2, [r7, #0]
 800a076:	2187      	movs	r1, #135	@ 0x87
 800a078:	0089      	lsls	r1, r1, #2
 800a07a:	468c      	mov	ip, r1
 800a07c:	4463      	add	r3, ip
 800a07e:	009b      	lsls	r3, r3, #2
 800a080:	5a9b      	ldrh	r3, [r3, r2]
 800a082:	001a      	movs	r2, r3
 800a084:	4b2e      	ldr	r3, [pc, #184]	@ (800a140 <compile_program+0x3bc>)
 800a086:	0011      	movs	r1, r2
 800a088:	0018      	movs	r0, r3
 800a08a:	f7fe f8df 	bl	800824c <set_err>
 800a08e:	e06b      	b.n	800a168 <compile_program+0x3e4>
      if(!patch_u16(out, out->fix[f].bc_patch, out->line_addr[idx])) { set_err("patch failed", (int)out->fix[f].line_no); break; }
 800a090:	4c2a      	ldr	r4, [pc, #168]	@ (800a13c <compile_program+0x3b8>)
 800a092:	193b      	adds	r3, r7, r4
 800a094:	781b      	ldrb	r3, [r3, #0]
 800a096:	683a      	ldr	r2, [r7, #0]
 800a098:	2187      	movs	r1, #135	@ 0x87
 800a09a:	0089      	lsls	r1, r1, #2
 800a09c:	468c      	mov	ip, r1
 800a09e:	4463      	add	r3, ip
 800a0a0:	009b      	lsls	r3, r3, #2
 800a0a2:	18d3      	adds	r3, r2, r3
 800a0a4:	3302      	adds	r3, #2
 800a0a6:	8819      	ldrh	r1, [r3, #0]
 800a0a8:	683a      	ldr	r2, [r7, #0]
 800a0aa:	23f0      	movs	r3, #240	@ 0xf0
 800a0ac:	011b      	lsls	r3, r3, #4
 800a0ae:	18fb      	adds	r3, r7, r3
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	4814      	ldr	r0, [pc, #80]	@ (800a104 <compile_program+0x380>)
 800a0b4:	4684      	mov	ip, r0
 800a0b6:	4463      	add	r3, ip
 800a0b8:	005b      	lsls	r3, r3, #1
 800a0ba:	18d3      	adds	r3, r2, r3
 800a0bc:	3304      	adds	r3, #4
 800a0be:	881a      	ldrh	r2, [r3, #0]
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	0018      	movs	r0, r3
 800a0c4:	f7fe f9e0 	bl	8008488 <patch_u16>
 800a0c8:	0003      	movs	r3, r0
 800a0ca:	001a      	movs	r2, r3
 800a0cc:	2301      	movs	r3, #1
 800a0ce:	4053      	eors	r3, r2
 800a0d0:	b2db      	uxtb	r3, r3
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d038      	beq.n	800a148 <compile_program+0x3c4>
 800a0d6:	193b      	adds	r3, r7, r4
 800a0d8:	781b      	ldrb	r3, [r3, #0]
 800a0da:	683a      	ldr	r2, [r7, #0]
 800a0dc:	2187      	movs	r1, #135	@ 0x87
 800a0de:	0089      	lsls	r1, r1, #2
 800a0e0:	468c      	mov	ip, r1
 800a0e2:	4463      	add	r3, ip
 800a0e4:	009b      	lsls	r3, r3, #2
 800a0e6:	5a9b      	ldrh	r3, [r3, r2]
 800a0e8:	001a      	movs	r2, r3
 800a0ea:	4b16      	ldr	r3, [pc, #88]	@ (800a144 <compile_program+0x3c0>)
 800a0ec:	0011      	movs	r1, r2
 800a0ee:	0018      	movs	r0, r3
 800a0f0:	f7fe f8ac 	bl	800824c <set_err>
 800a0f4:	e038      	b.n	800a168 <compile_program+0x3e4>
 800a0f6:	46c0      	nop			@ (mov r8, r8)
 800a0f8:	fffff0ec 	.word	0xfffff0ec
 800a0fc:	00000932 	.word	0x00000932
 800a100:	00000f0f 	.word	0x00000f0f
 800a104:	00000404 	.word	0x00000404
 800a108:	2000092c 	.word	0x2000092c
 800a10c:	20000004 	.word	0x20000004
 800a110:	00000ed8 	.word	0x00000ed8
 800a114:	08029b48 	.word	0x08029b48
 800a118:	00000f08 	.word	0x00000f08
 800a11c:	00000f07 	.word	0x00000f07
 800a120:	fffff178 	.word	0xfffff178
 800a124:	00000efc 	.word	0x00000efc
 800a128:	08029ce8 	.word	0x08029ce8
 800a12c:	fffff1dc 	.word	0xfffff1dc
 800a130:	fffff0fc 	.word	0xfffff0fc
 800a134:	00000f06 	.word	0x00000f06
 800a138:	0000ffff 	.word	0x0000ffff
 800a13c:	00000f05 	.word	0x00000f05
 800a140:	08029cfc 	.word	0x08029cfc
 800a144:	08029c38 	.word	0x08029c38
    for (uint8_t f=0; f<out->fix_n; f++){
 800a148:	490c      	ldr	r1, [pc, #48]	@ (800a17c <compile_program+0x3f8>)
 800a14a:	187b      	adds	r3, r7, r1
 800a14c:	781a      	ldrb	r2, [r3, #0]
 800a14e:	187b      	adds	r3, r7, r1
 800a150:	3201      	adds	r2, #1
 800a152:	701a      	strb	r2, [r3, #0]
 800a154:	683a      	ldr	r2, [r7, #0]
 800a156:	2393      	movs	r3, #147	@ 0x93
 800a158:	011b      	lsls	r3, r3, #4
 800a15a:	5cd3      	ldrb	r3, [r2, r3]
 800a15c:	4a07      	ldr	r2, [pc, #28]	@ (800a17c <compile_program+0x3f8>)
 800a15e:	18ba      	adds	r2, r7, r2
 800a160:	7812      	ldrb	r2, [r2, #0]
 800a162:	429a      	cmp	r2, r3
 800a164:	d200      	bcs.n	800a168 <compile_program+0x3e4>
 800a166:	e76b      	b.n	800a040 <compile_program+0x2bc>
    }
  }
  return (g_err==0);
 800a168:	4b05      	ldr	r3, [pc, #20]	@ (800a180 <compile_program+0x3fc>)
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	425a      	negs	r2, r3
 800a16e:	4153      	adcs	r3, r2
 800a170:	b2db      	uxtb	r3, r3
}
 800a172:	0018      	movs	r0, r3
 800a174:	46bd      	mov	sp, r7
 800a176:	4b03      	ldr	r3, [pc, #12]	@ (800a184 <compile_program+0x400>)
 800a178:	449d      	add	sp, r3
 800a17a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a17c:	00000f05 	.word	0x00000f05
 800a180:	2000092c 	.word	0x2000092c
 800a184:	00000f14 	.word	0x00000f14

0800a188 <editor_index_by_line>:

static int editor_index_by_line(const mp_editor_t *ed, uint16_t line_no){
 800a188:	b580      	push	{r7, lr}
 800a18a:	b084      	sub	sp, #16
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
 800a190:	000a      	movs	r2, r1
 800a192:	1cbb      	adds	r3, r7, #2
 800a194:	801a      	strh	r2, [r3, #0]
  for (uint8_t i=0;i<ed->count;i++) if (ed->lines[i].line_no == (int)line_no) return i;
 800a196:	230f      	movs	r3, #15
 800a198:	18fb      	adds	r3, r7, r3
 800a19a:	2200      	movs	r2, #0
 800a19c:	701a      	strb	r2, [r3, #0]
 800a19e:	e013      	b.n	800a1c8 <editor_index_by_line+0x40>
 800a1a0:	200f      	movs	r0, #15
 800a1a2:	183b      	adds	r3, r7, r0
 800a1a4:	781a      	ldrb	r2, [r3, #0]
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	214c      	movs	r1, #76	@ 0x4c
 800a1aa:	434a      	muls	r2, r1
 800a1ac:	58d2      	ldr	r2, [r2, r3]
 800a1ae:	1cbb      	adds	r3, r7, #2
 800a1b0:	881b      	ldrh	r3, [r3, #0]
 800a1b2:	429a      	cmp	r2, r3
 800a1b4:	d102      	bne.n	800a1bc <editor_index_by_line+0x34>
 800a1b6:	183b      	adds	r3, r7, r0
 800a1b8:	781b      	ldrb	r3, [r3, #0]
 800a1ba:	e00f      	b.n	800a1dc <editor_index_by_line+0x54>
 800a1bc:	210f      	movs	r1, #15
 800a1be:	187b      	adds	r3, r7, r1
 800a1c0:	781a      	ldrb	r2, [r3, #0]
 800a1c2:	187b      	adds	r3, r7, r1
 800a1c4:	3201      	adds	r2, #1
 800a1c6:	701a      	strb	r2, [r3, #0]
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	4a06      	ldr	r2, [pc, #24]	@ (800a1e4 <editor_index_by_line+0x5c>)
 800a1cc:	5c9b      	ldrb	r3, [r3, r2]
 800a1ce:	220f      	movs	r2, #15
 800a1d0:	18ba      	adds	r2, r7, r2
 800a1d2:	7812      	ldrb	r2, [r2, #0]
 800a1d4:	429a      	cmp	r2, r3
 800a1d6:	d3e3      	bcc.n	800a1a0 <editor_index_by_line+0x18>
  return -1;
 800a1d8:	2301      	movs	r3, #1
 800a1da:	425b      	negs	r3, r3
}
 800a1dc:	0018      	movs	r0, r3
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	b004      	add	sp, #16
 800a1e2:	bd80      	pop	{r7, pc}
 800a1e4:	00000ed8 	.word	0x00000ed8

0800a1e8 <vm_reset>:
  bool stop_req;
  bool sleeping;
  uint32_t wake_ms;
} vm_t;

static void vm_reset(vm_t *vm){
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b082      	sub	sp, #8
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
  memset(vm,0,sizeof(*vm));
 800a1f0:	23a8      	movs	r3, #168	@ 0xa8
 800a1f2:	005a      	lsls	r2, r3, #1
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	2100      	movs	r1, #0
 800a1f8:	0018      	movs	r0, r3
 800a1fa:	f01a fc67 	bl	8024acc <memset>
  vm->running = true;
 800a1fe:	687a      	ldr	r2, [r7, #4]
 800a200:	23a3      	movs	r3, #163	@ 0xa3
 800a202:	005b      	lsls	r3, r3, #1
 800a204:	2101      	movs	r1, #1
 800a206:	54d1      	strb	r1, [r2, r3]
}
 800a208:	46c0      	nop			@ (mov r8, r8)
 800a20a:	46bd      	mov	sp, r7
 800a20c:	b002      	add	sp, #8
 800a20e:	bd80      	pop	{r7, pc}

0800a210 <push>:
static bool push(vm_t *vm, int32_t v){ if(vm->sp>=MP_STACK_SIZE) return false; vm->stack[vm->sp++]=v; return true; }
 800a210:	b580      	push	{r7, lr}
 800a212:	b082      	sub	sp, #8
 800a214:	af00      	add	r7, sp, #0
 800a216:	6078      	str	r0, [r7, #4]
 800a218:	6039      	str	r1, [r7, #0]
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	22a0      	movs	r2, #160	@ 0xa0
 800a21e:	589b      	ldr	r3, [r3, r2]
 800a220:	2b27      	cmp	r3, #39	@ 0x27
 800a222:	dd01      	ble.n	800a228 <push+0x18>
 800a224:	2300      	movs	r3, #0
 800a226:	e00b      	b.n	800a240 <push+0x30>
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	22a0      	movs	r2, #160	@ 0xa0
 800a22c:	589b      	ldr	r3, [r3, r2]
 800a22e:	1c59      	adds	r1, r3, #1
 800a230:	687a      	ldr	r2, [r7, #4]
 800a232:	20a0      	movs	r0, #160	@ 0xa0
 800a234:	5011      	str	r1, [r2, r0]
 800a236:	687a      	ldr	r2, [r7, #4]
 800a238:	009b      	lsls	r3, r3, #2
 800a23a:	6839      	ldr	r1, [r7, #0]
 800a23c:	5099      	str	r1, [r3, r2]
 800a23e:	2301      	movs	r3, #1
 800a240:	0018      	movs	r0, r3
 800a242:	46bd      	mov	sp, r7
 800a244:	b002      	add	sp, #8
 800a246:	bd80      	pop	{r7, pc}

0800a248 <pop>:
static bool pop(vm_t *vm, int32_t *o){ if(vm->sp<=0) return false; *o=vm->stack[--vm->sp]; return true; }
 800a248:	b580      	push	{r7, lr}
 800a24a:	b082      	sub	sp, #8
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
 800a250:	6039      	str	r1, [r7, #0]
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	22a0      	movs	r2, #160	@ 0xa0
 800a256:	589b      	ldr	r3, [r3, r2]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	dc01      	bgt.n	800a260 <pop+0x18>
 800a25c:	2300      	movs	r3, #0
 800a25e:	e00f      	b.n	800a280 <pop+0x38>
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	22a0      	movs	r2, #160	@ 0xa0
 800a264:	589b      	ldr	r3, [r3, r2]
 800a266:	1e5a      	subs	r2, r3, #1
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	21a0      	movs	r1, #160	@ 0xa0
 800a26c:	505a      	str	r2, [r3, r1]
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	22a0      	movs	r2, #160	@ 0xa0
 800a272:	589a      	ldr	r2, [r3, r2]
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	0092      	lsls	r2, r2, #2
 800a278:	58d2      	ldr	r2, [r2, r3]
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	601a      	str	r2, [r3, #0]
 800a27e:	2301      	movs	r3, #1
 800a280:	0018      	movs	r0, r3
 800a282:	46bd      	mov	sp, r7
 800a284:	b002      	add	sp, #8
 800a286:	bd80      	pop	{r7, pc}

0800a288 <rd_u16>:
static uint16_t rd_u16(const uint8_t *bc, uint16_t *ip){ uint16_t v=(uint16_t)bc[*ip] | ((uint16_t)bc[*ip+1]<<8); *ip+=2; return v; }
 800a288:	b580      	push	{r7, lr}
 800a28a:	b084      	sub	sp, #16
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	6078      	str	r0, [r7, #4]
 800a290:	6039      	str	r1, [r7, #0]
 800a292:	683b      	ldr	r3, [r7, #0]
 800a294:	881b      	ldrh	r3, [r3, #0]
 800a296:	001a      	movs	r2, r3
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	189b      	adds	r3, r3, r2
 800a29c:	781b      	ldrb	r3, [r3, #0]
 800a29e:	b21a      	sxth	r2, r3
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	881b      	ldrh	r3, [r3, #0]
 800a2a4:	3301      	adds	r3, #1
 800a2a6:	6879      	ldr	r1, [r7, #4]
 800a2a8:	18cb      	adds	r3, r1, r3
 800a2aa:	781b      	ldrb	r3, [r3, #0]
 800a2ac:	b21b      	sxth	r3, r3
 800a2ae:	021b      	lsls	r3, r3, #8
 800a2b0:	b21b      	sxth	r3, r3
 800a2b2:	4313      	orrs	r3, r2
 800a2b4:	b21a      	sxth	r2, r3
 800a2b6:	210e      	movs	r1, #14
 800a2b8:	187b      	adds	r3, r7, r1
 800a2ba:	801a      	strh	r2, [r3, #0]
 800a2bc:	683b      	ldr	r3, [r7, #0]
 800a2be:	881b      	ldrh	r3, [r3, #0]
 800a2c0:	3302      	adds	r3, #2
 800a2c2:	b29a      	uxth	r2, r3
 800a2c4:	683b      	ldr	r3, [r7, #0]
 800a2c6:	801a      	strh	r2, [r3, #0]
 800a2c8:	187b      	adds	r3, r7, r1
 800a2ca:	881b      	ldrh	r3, [r3, #0]
 800a2cc:	0018      	movs	r0, r3
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	b004      	add	sp, #16
 800a2d2:	bd80      	pop	{r7, pc}

0800a2d4 <rd_i32>:
static int32_t rd_i32(const uint8_t *bc, uint16_t *ip){
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b084      	sub	sp, #16
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
 800a2dc:	6039      	str	r1, [r7, #0]
  uint32_t v=(uint32_t)bc[*ip] | ((uint32_t)bc[*ip+1]<<8) | ((uint32_t)bc[*ip+2]<<16) | ((uint32_t)bc[*ip+3]<<24);
 800a2de:	683b      	ldr	r3, [r7, #0]
 800a2e0:	881b      	ldrh	r3, [r3, #0]
 800a2e2:	001a      	movs	r2, r3
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	189b      	adds	r3, r3, r2
 800a2e8:	781b      	ldrb	r3, [r3, #0]
 800a2ea:	0019      	movs	r1, r3
 800a2ec:	683b      	ldr	r3, [r7, #0]
 800a2ee:	881b      	ldrh	r3, [r3, #0]
 800a2f0:	3301      	adds	r3, #1
 800a2f2:	687a      	ldr	r2, [r7, #4]
 800a2f4:	18d3      	adds	r3, r2, r3
 800a2f6:	781b      	ldrb	r3, [r3, #0]
 800a2f8:	021b      	lsls	r3, r3, #8
 800a2fa:	000a      	movs	r2, r1
 800a2fc:	431a      	orrs	r2, r3
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	881b      	ldrh	r3, [r3, #0]
 800a302:	3302      	adds	r3, #2
 800a304:	6879      	ldr	r1, [r7, #4]
 800a306:	18cb      	adds	r3, r1, r3
 800a308:	781b      	ldrb	r3, [r3, #0]
 800a30a:	041b      	lsls	r3, r3, #16
 800a30c:	431a      	orrs	r2, r3
 800a30e:	683b      	ldr	r3, [r7, #0]
 800a310:	881b      	ldrh	r3, [r3, #0]
 800a312:	3303      	adds	r3, #3
 800a314:	6879      	ldr	r1, [r7, #4]
 800a316:	18cb      	adds	r3, r1, r3
 800a318:	781b      	ldrb	r3, [r3, #0]
 800a31a:	061b      	lsls	r3, r3, #24
 800a31c:	4313      	orrs	r3, r2
 800a31e:	60fb      	str	r3, [r7, #12]
  *ip+=4; return (int32_t)v;
 800a320:	683b      	ldr	r3, [r7, #0]
 800a322:	881b      	ldrh	r3, [r3, #0]
 800a324:	3304      	adds	r3, #4
 800a326:	b29a      	uxth	r2, r3
 800a328:	683b      	ldr	r3, [r7, #0]
 800a32a:	801a      	strh	r2, [r3, #0]
 800a32c:	68fb      	ldr	r3, [r7, #12]
}
 800a32e:	0018      	movs	r0, r3
 800a330:	46bd      	mov	sp, r7
 800a332:	b004      	add	sp, #16
 800a334:	bd80      	pop	{r7, pc}
	...

0800a338 <vm_step>:

static bool vm_step(vm_t *vm, const program_t *p, uint32_t now_ms, uint16_t max_ops){
 800a338:	b5b0      	push	{r4, r5, r7, lr}
 800a33a:	b09c      	sub	sp, #112	@ 0x70
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	60f8      	str	r0, [r7, #12]
 800a340:	60b9      	str	r1, [r7, #8]
 800a342:	607a      	str	r2, [r7, #4]
 800a344:	001a      	movs	r2, r3
 800a346:	1cbb      	adds	r3, r7, #2
 800a348:	801a      	strh	r2, [r3, #0]
  if (!vm->running) return false;
 800a34a:	68fa      	ldr	r2, [r7, #12]
 800a34c:	23a3      	movs	r3, #163	@ 0xa3
 800a34e:	005b      	lsls	r3, r3, #1
 800a350:	5cd3      	ldrb	r3, [r2, r3]
 800a352:	2201      	movs	r2, #1
 800a354:	4053      	eors	r3, r2
 800a356:	b2db      	uxtb	r3, r3
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d002      	beq.n	800a362 <vm_step+0x2a>
 800a35c:	2300      	movs	r3, #0
 800a35e:	f000 fdd3 	bl	800af08 <vm_step+0xbd0>
  if (vm->stop_req){ vm->running=false; return false; }
 800a362:	68fa      	ldr	r2, [r7, #12]
 800a364:	2348      	movs	r3, #72	@ 0x48
 800a366:	33ff      	adds	r3, #255	@ 0xff
 800a368:	5cd3      	ldrb	r3, [r2, r3]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d007      	beq.n	800a37e <vm_step+0x46>
 800a36e:	68fa      	ldr	r2, [r7, #12]
 800a370:	23a3      	movs	r3, #163	@ 0xa3
 800a372:	005b      	lsls	r3, r3, #1
 800a374:	2100      	movs	r1, #0
 800a376:	54d1      	strb	r1, [r2, r3]
 800a378:	2300      	movs	r3, #0
 800a37a:	f000 fdc5 	bl	800af08 <vm_step+0xbd0>

  if (vm->sleeping){
 800a37e:	68fa      	ldr	r2, [r7, #12]
 800a380:	23a4      	movs	r3, #164	@ 0xa4
 800a382:	005b      	lsls	r3, r3, #1
 800a384:	5cd3      	ldrb	r3, [r2, r3]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d00e      	beq.n	800a3a8 <vm_step+0x70>
    if ((int32_t)(now_ms - vm->wake_ms) < 0) return true;
 800a38a:	68fa      	ldr	r2, [r7, #12]
 800a38c:	23a6      	movs	r3, #166	@ 0xa6
 800a38e:	005b      	lsls	r3, r3, #1
 800a390:	58d3      	ldr	r3, [r2, r3]
 800a392:	687a      	ldr	r2, [r7, #4]
 800a394:	1ad3      	subs	r3, r2, r3
 800a396:	d502      	bpl.n	800a39e <vm_step+0x66>
 800a398:	2301      	movs	r3, #1
 800a39a:	f000 fdb5 	bl	800af08 <vm_step+0xbd0>
    vm->sleeping=false;
 800a39e:	68fa      	ldr	r2, [r7, #12]
 800a3a0:	23a4      	movs	r3, #164	@ 0xa4
 800a3a2:	005b      	lsls	r3, r3, #1
 800a3a4:	2100      	movs	r1, #0
 800a3a6:	54d1      	strb	r1, [r2, r3]
  }

  uint16_t ops=0;
 800a3a8:	236e      	movs	r3, #110	@ 0x6e
 800a3aa:	18fb      	adds	r3, r7, r3
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	801a      	strh	r2, [r3, #0]
  while (vm->running && ops < max_ops){
 800a3b0:	f000 fd97 	bl	800aee2 <vm_step+0xbaa>
    if (vm->ip >= p->len){ vm->running=false; break; }
 800a3b4:	68fa      	ldr	r2, [r7, #12]
 800a3b6:	23a2      	movs	r3, #162	@ 0xa2
 800a3b8:	005b      	lsls	r3, r3, #1
 800a3ba:	5ad2      	ldrh	r2, [r2, r3]
 800a3bc:	68b9      	ldr	r1, [r7, #8]
 800a3be:	23c0      	movs	r3, #192	@ 0xc0
 800a3c0:	00db      	lsls	r3, r3, #3
 800a3c2:	5acb      	ldrh	r3, [r1, r3]
 800a3c4:	429a      	cmp	r2, r3
 800a3c6:	d306      	bcc.n	800a3d6 <vm_step+0x9e>
 800a3c8:	68fa      	ldr	r2, [r7, #12]
 800a3ca:	23a3      	movs	r3, #163	@ 0xa3
 800a3cc:	005b      	lsls	r3, r3, #1
 800a3ce:	2100      	movs	r1, #0
 800a3d0:	54d1      	strb	r1, [r2, r3]
 800a3d2:	f000 fd95 	bl	800af00 <vm_step+0xbc8>
    uint8_t op = p->bc[vm->ip++];
 800a3d6:	68fa      	ldr	r2, [r7, #12]
 800a3d8:	23a2      	movs	r3, #162	@ 0xa2
 800a3da:	005b      	lsls	r3, r3, #1
 800a3dc:	5ad3      	ldrh	r3, [r2, r3]
 800a3de:	1c5a      	adds	r2, r3, #1
 800a3e0:	b290      	uxth	r0, r2
 800a3e2:	68f9      	ldr	r1, [r7, #12]
 800a3e4:	22a2      	movs	r2, #162	@ 0xa2
 800a3e6:	0052      	lsls	r2, r2, #1
 800a3e8:	5288      	strh	r0, [r1, r2]
 800a3ea:	0019      	movs	r1, r3
 800a3ec:	2062      	movs	r0, #98	@ 0x62
 800a3ee:	183b      	adds	r3, r7, r0
 800a3f0:	68ba      	ldr	r2, [r7, #8]
 800a3f2:	5c52      	ldrb	r2, [r2, r1]
 800a3f4:	701a      	strb	r2, [r3, #0]

    int32_t a,b;
    switch((op_t)op){
 800a3f6:	183b      	adds	r3, r7, r0
 800a3f8:	781b      	ldrb	r3, [r3, #0]
 800a3fa:	2b19      	cmp	r3, #25
 800a3fc:	d901      	bls.n	800a402 <vm_step+0xca>
 800a3fe:	f000 fd37 	bl	800ae70 <vm_step+0xb38>
 800a402:	009a      	lsls	r2, r3, #2
 800a404:	4be5      	ldr	r3, [pc, #916]	@ (800a79c <vm_step+0x464>)
 800a406:	18d3      	adds	r3, r2, r3
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	469f      	mov	pc, r3
      case OP_HALT: vm->running=false; break;
 800a40c:	68fa      	ldr	r2, [r7, #12]
 800a40e:	23a3      	movs	r3, #163	@ 0xa3
 800a410:	005b      	lsls	r3, r3, #1
 800a412:	2100      	movs	r1, #0
 800a414:	54d1      	strb	r1, [r2, r3]
 800a416:	f000 fd5e 	bl	800aed6 <vm_step+0xb9e>
      case OP_PUSHI: if(!push(vm, rd_i32(p->bc, &vm->ip))) vm->running=false; break;
 800a41a:	68ba      	ldr	r2, [r7, #8]
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	3345      	adds	r3, #69	@ 0x45
 800a420:	33ff      	adds	r3, #255	@ 0xff
 800a422:	0019      	movs	r1, r3
 800a424:	0010      	movs	r0, r2
 800a426:	f7ff ff55 	bl	800a2d4 <rd_i32>
 800a42a:	0002      	movs	r2, r0
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	0011      	movs	r1, r2
 800a430:	0018      	movs	r0, r3
 800a432:	f7ff feed 	bl	800a210 <push>
 800a436:	0003      	movs	r3, r0
 800a438:	001a      	movs	r2, r3
 800a43a:	2301      	movs	r3, #1
 800a43c:	4053      	eors	r3, r2
 800a43e:	b2db      	uxtb	r3, r3
 800a440:	2b00      	cmp	r3, #0
 800a442:	d101      	bne.n	800a448 <vm_step+0x110>
 800a444:	f000 fd1a 	bl	800ae7c <vm_step+0xb44>
 800a448:	68fa      	ldr	r2, [r7, #12]
 800a44a:	23a3      	movs	r3, #163	@ 0xa3
 800a44c:	005b      	lsls	r3, r3, #1
 800a44e:	2100      	movs	r1, #0
 800a450:	54d1      	strb	r1, [r2, r3]
 800a452:	f000 fd13 	bl	800ae7c <vm_step+0xb44>
      case OP_LOAD: { uint8_t idx=p->bc[vm->ip++]; if(idx>=MP_MAX_VARS||!push(vm, vm->vars[idx])) vm->running=false; } break;
 800a456:	68fa      	ldr	r2, [r7, #12]
 800a458:	23a2      	movs	r3, #162	@ 0xa2
 800a45a:	005b      	lsls	r3, r3, #1
 800a45c:	5ad3      	ldrh	r3, [r2, r3]
 800a45e:	1c5a      	adds	r2, r3, #1
 800a460:	b290      	uxth	r0, r2
 800a462:	68f9      	ldr	r1, [r7, #12]
 800a464:	22a2      	movs	r2, #162	@ 0xa2
 800a466:	0052      	lsls	r2, r2, #1
 800a468:	5288      	strh	r0, [r1, r2]
 800a46a:	0019      	movs	r1, r3
 800a46c:	204e      	movs	r0, #78	@ 0x4e
 800a46e:	183b      	adds	r3, r7, r0
 800a470:	68ba      	ldr	r2, [r7, #8]
 800a472:	5c52      	ldrb	r2, [r2, r1]
 800a474:	701a      	strb	r2, [r3, #0]
 800a476:	0002      	movs	r2, r0
 800a478:	18bb      	adds	r3, r7, r2
 800a47a:	781b      	ldrb	r3, [r3, #0]
 800a47c:	2b27      	cmp	r3, #39	@ 0x27
 800a47e:	d815      	bhi.n	800a4ac <vm_step+0x174>
 800a480:	18bb      	adds	r3, r7, r2
 800a482:	781b      	ldrb	r3, [r3, #0]
 800a484:	68fa      	ldr	r2, [r7, #12]
 800a486:	3328      	adds	r3, #40	@ 0x28
 800a488:	009b      	lsls	r3, r3, #2
 800a48a:	18d3      	adds	r3, r2, r3
 800a48c:	3304      	adds	r3, #4
 800a48e:	681a      	ldr	r2, [r3, #0]
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	0011      	movs	r1, r2
 800a494:	0018      	movs	r0, r3
 800a496:	f7ff febb 	bl	800a210 <push>
 800a49a:	0003      	movs	r3, r0
 800a49c:	001a      	movs	r2, r3
 800a49e:	2301      	movs	r3, #1
 800a4a0:	4053      	eors	r3, r2
 800a4a2:	b2db      	uxtb	r3, r3
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d101      	bne.n	800a4ac <vm_step+0x174>
 800a4a8:	f000 fcea 	bl	800ae80 <vm_step+0xb48>
 800a4ac:	68fa      	ldr	r2, [r7, #12]
 800a4ae:	23a3      	movs	r3, #163	@ 0xa3
 800a4b0:	005b      	lsls	r3, r3, #1
 800a4b2:	2100      	movs	r1, #0
 800a4b4:	54d1      	strb	r1, [r2, r3]
 800a4b6:	f000 fce3 	bl	800ae80 <vm_step+0xb48>
      case OP_STORE:{ uint8_t idx=p->bc[vm->ip++]; if(!pop(vm,&a)) vm->running=false; else if(idx<MP_MAX_VARS) vm->vars[idx]=a; } break;
 800a4ba:	68fa      	ldr	r2, [r7, #12]
 800a4bc:	23a2      	movs	r3, #162	@ 0xa2
 800a4be:	005b      	lsls	r3, r3, #1
 800a4c0:	5ad3      	ldrh	r3, [r2, r3]
 800a4c2:	1c5a      	adds	r2, r3, #1
 800a4c4:	b290      	uxth	r0, r2
 800a4c6:	68f9      	ldr	r1, [r7, #12]
 800a4c8:	22a2      	movs	r2, #162	@ 0xa2
 800a4ca:	0052      	lsls	r2, r2, #1
 800a4cc:	5288      	strh	r0, [r1, r2]
 800a4ce:	0019      	movs	r1, r3
 800a4d0:	234f      	movs	r3, #79	@ 0x4f
 800a4d2:	18fb      	adds	r3, r7, r3
 800a4d4:	68ba      	ldr	r2, [r7, #8]
 800a4d6:	5c52      	ldrb	r2, [r2, r1]
 800a4d8:	701a      	strb	r2, [r3, #0]
 800a4da:	2348      	movs	r3, #72	@ 0x48
 800a4dc:	18fa      	adds	r2, r7, r3
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	0011      	movs	r1, r2
 800a4e2:	0018      	movs	r0, r3
 800a4e4:	f7ff feb0 	bl	800a248 <pop>
 800a4e8:	0003      	movs	r3, r0
 800a4ea:	001a      	movs	r2, r3
 800a4ec:	2301      	movs	r3, #1
 800a4ee:	4053      	eors	r3, r2
 800a4f0:	b2db      	uxtb	r3, r3
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d006      	beq.n	800a504 <vm_step+0x1cc>
 800a4f6:	68fa      	ldr	r2, [r7, #12]
 800a4f8:	23a3      	movs	r3, #163	@ 0xa3
 800a4fa:	005b      	lsls	r3, r3, #1
 800a4fc:	2100      	movs	r1, #0
 800a4fe:	54d1      	strb	r1, [r2, r3]
 800a500:	f000 fcc0 	bl	800ae84 <vm_step+0xb4c>
 800a504:	224f      	movs	r2, #79	@ 0x4f
 800a506:	18bb      	adds	r3, r7, r2
 800a508:	781b      	ldrb	r3, [r3, #0]
 800a50a:	2b27      	cmp	r3, #39	@ 0x27
 800a50c:	d901      	bls.n	800a512 <vm_step+0x1da>
 800a50e:	f000 fcb9 	bl	800ae84 <vm_step+0xb4c>
 800a512:	18bb      	adds	r3, r7, r2
 800a514:	781b      	ldrb	r3, [r3, #0]
 800a516:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a518:	68f9      	ldr	r1, [r7, #12]
 800a51a:	3328      	adds	r3, #40	@ 0x28
 800a51c:	009b      	lsls	r3, r3, #2
 800a51e:	18cb      	adds	r3, r1, r3
 800a520:	3304      	adds	r3, #4
 800a522:	601a      	str	r2, [r3, #0]
 800a524:	f000 fcae 	bl	800ae84 <vm_step+0xb4c>

      case OP_ADD: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a+b)) vm->running=false; break;
 800a528:	2344      	movs	r3, #68	@ 0x44
 800a52a:	18fa      	adds	r2, r7, r3
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	0011      	movs	r1, r2
 800a530:	0018      	movs	r0, r3
 800a532:	f7ff fe89 	bl	800a248 <pop>
 800a536:	0003      	movs	r3, r0
 800a538:	001a      	movs	r2, r3
 800a53a:	2301      	movs	r3, #1
 800a53c:	4053      	eors	r3, r2
 800a53e:	b2db      	uxtb	r3, r3
 800a540:	2b00      	cmp	r3, #0
 800a542:	d11e      	bne.n	800a582 <vm_step+0x24a>
 800a544:	2348      	movs	r3, #72	@ 0x48
 800a546:	18fa      	adds	r2, r7, r3
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	0011      	movs	r1, r2
 800a54c:	0018      	movs	r0, r3
 800a54e:	f7ff fe7b 	bl	800a248 <pop>
 800a552:	0003      	movs	r3, r0
 800a554:	001a      	movs	r2, r3
 800a556:	2301      	movs	r3, #1
 800a558:	4053      	eors	r3, r2
 800a55a:	b2db      	uxtb	r3, r3
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d110      	bne.n	800a582 <vm_step+0x24a>
 800a560:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a562:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a564:	18d2      	adds	r2, r2, r3
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	0011      	movs	r1, r2
 800a56a:	0018      	movs	r0, r3
 800a56c:	f7ff fe50 	bl	800a210 <push>
 800a570:	0003      	movs	r3, r0
 800a572:	001a      	movs	r2, r3
 800a574:	2301      	movs	r3, #1
 800a576:	4053      	eors	r3, r2
 800a578:	b2db      	uxtb	r3, r3
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d101      	bne.n	800a582 <vm_step+0x24a>
 800a57e:	f000 fc83 	bl	800ae88 <vm_step+0xb50>
 800a582:	68fa      	ldr	r2, [r7, #12]
 800a584:	23a3      	movs	r3, #163	@ 0xa3
 800a586:	005b      	lsls	r3, r3, #1
 800a588:	2100      	movs	r1, #0
 800a58a:	54d1      	strb	r1, [r2, r3]
 800a58c:	f000 fc7c 	bl	800ae88 <vm_step+0xb50>
      case OP_SUB: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a-b)) vm->running=false; break;
 800a590:	2344      	movs	r3, #68	@ 0x44
 800a592:	18fa      	adds	r2, r7, r3
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	0011      	movs	r1, r2
 800a598:	0018      	movs	r0, r3
 800a59a:	f7ff fe55 	bl	800a248 <pop>
 800a59e:	0003      	movs	r3, r0
 800a5a0:	001a      	movs	r2, r3
 800a5a2:	2301      	movs	r3, #1
 800a5a4:	4053      	eors	r3, r2
 800a5a6:	b2db      	uxtb	r3, r3
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d11e      	bne.n	800a5ea <vm_step+0x2b2>
 800a5ac:	2348      	movs	r3, #72	@ 0x48
 800a5ae:	18fa      	adds	r2, r7, r3
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	0011      	movs	r1, r2
 800a5b4:	0018      	movs	r0, r3
 800a5b6:	f7ff fe47 	bl	800a248 <pop>
 800a5ba:	0003      	movs	r3, r0
 800a5bc:	001a      	movs	r2, r3
 800a5be:	2301      	movs	r3, #1
 800a5c0:	4053      	eors	r3, r2
 800a5c2:	b2db      	uxtb	r3, r3
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d110      	bne.n	800a5ea <vm_step+0x2b2>
 800a5c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a5ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a5cc:	1ad2      	subs	r2, r2, r3
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	0011      	movs	r1, r2
 800a5d2:	0018      	movs	r0, r3
 800a5d4:	f7ff fe1c 	bl	800a210 <push>
 800a5d8:	0003      	movs	r3, r0
 800a5da:	001a      	movs	r2, r3
 800a5dc:	2301      	movs	r3, #1
 800a5de:	4053      	eors	r3, r2
 800a5e0:	b2db      	uxtb	r3, r3
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d101      	bne.n	800a5ea <vm_step+0x2b2>
 800a5e6:	f000 fc51 	bl	800ae8c <vm_step+0xb54>
 800a5ea:	68fa      	ldr	r2, [r7, #12]
 800a5ec:	23a3      	movs	r3, #163	@ 0xa3
 800a5ee:	005b      	lsls	r3, r3, #1
 800a5f0:	2100      	movs	r1, #0
 800a5f2:	54d1      	strb	r1, [r2, r3]
 800a5f4:	f000 fc4a 	bl	800ae8c <vm_step+0xb54>
      case OP_MUL: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a*b)) vm->running=false; break;
 800a5f8:	2344      	movs	r3, #68	@ 0x44
 800a5fa:	18fa      	adds	r2, r7, r3
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	0011      	movs	r1, r2
 800a600:	0018      	movs	r0, r3
 800a602:	f7ff fe21 	bl	800a248 <pop>
 800a606:	0003      	movs	r3, r0
 800a608:	001a      	movs	r2, r3
 800a60a:	2301      	movs	r3, #1
 800a60c:	4053      	eors	r3, r2
 800a60e:	b2db      	uxtb	r3, r3
 800a610:	2b00      	cmp	r3, #0
 800a612:	d11e      	bne.n	800a652 <vm_step+0x31a>
 800a614:	2348      	movs	r3, #72	@ 0x48
 800a616:	18fa      	adds	r2, r7, r3
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	0011      	movs	r1, r2
 800a61c:	0018      	movs	r0, r3
 800a61e:	f7ff fe13 	bl	800a248 <pop>
 800a622:	0003      	movs	r3, r0
 800a624:	001a      	movs	r2, r3
 800a626:	2301      	movs	r3, #1
 800a628:	4053      	eors	r3, r2
 800a62a:	b2db      	uxtb	r3, r3
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d110      	bne.n	800a652 <vm_step+0x31a>
 800a630:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a632:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a634:	435a      	muls	r2, r3
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	0011      	movs	r1, r2
 800a63a:	0018      	movs	r0, r3
 800a63c:	f7ff fde8 	bl	800a210 <push>
 800a640:	0003      	movs	r3, r0
 800a642:	001a      	movs	r2, r3
 800a644:	2301      	movs	r3, #1
 800a646:	4053      	eors	r3, r2
 800a648:	b2db      	uxtb	r3, r3
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d101      	bne.n	800a652 <vm_step+0x31a>
 800a64e:	f000 fc1f 	bl	800ae90 <vm_step+0xb58>
 800a652:	68fa      	ldr	r2, [r7, #12]
 800a654:	23a3      	movs	r3, #163	@ 0xa3
 800a656:	005b      	lsls	r3, r3, #1
 800a658:	2100      	movs	r1, #0
 800a65a:	54d1      	strb	r1, [r2, r3]
 800a65c:	f000 fc18 	bl	800ae90 <vm_step+0xb58>
      case OP_DIV: if(!pop(vm,&b)||!pop(vm,&a)||b==0||!push(vm,a/b)) vm->running=false; break;
 800a660:	2344      	movs	r3, #68	@ 0x44
 800a662:	18fa      	adds	r2, r7, r3
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	0011      	movs	r1, r2
 800a668:	0018      	movs	r0, r3
 800a66a:	f7ff fded 	bl	800a248 <pop>
 800a66e:	0003      	movs	r3, r0
 800a670:	001a      	movs	r2, r3
 800a672:	2301      	movs	r3, #1
 800a674:	4053      	eors	r3, r2
 800a676:	b2db      	uxtb	r3, r3
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d126      	bne.n	800a6ca <vm_step+0x392>
 800a67c:	2348      	movs	r3, #72	@ 0x48
 800a67e:	18fa      	adds	r2, r7, r3
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	0011      	movs	r1, r2
 800a684:	0018      	movs	r0, r3
 800a686:	f7ff fddf 	bl	800a248 <pop>
 800a68a:	0003      	movs	r3, r0
 800a68c:	001a      	movs	r2, r3
 800a68e:	2301      	movs	r3, #1
 800a690:	4053      	eors	r3, r2
 800a692:	b2db      	uxtb	r3, r3
 800a694:	2b00      	cmp	r3, #0
 800a696:	d118      	bne.n	800a6ca <vm_step+0x392>
 800a698:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d015      	beq.n	800a6ca <vm_step+0x392>
 800a69e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a6a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a6a2:	0011      	movs	r1, r2
 800a6a4:	0018      	movs	r0, r3
 800a6a6:	f7f5 fddf 	bl	8000268 <__divsi3>
 800a6aa:	0003      	movs	r3, r0
 800a6ac:	001a      	movs	r2, r3
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	0011      	movs	r1, r2
 800a6b2:	0018      	movs	r0, r3
 800a6b4:	f7ff fdac 	bl	800a210 <push>
 800a6b8:	0003      	movs	r3, r0
 800a6ba:	001a      	movs	r2, r3
 800a6bc:	2301      	movs	r3, #1
 800a6be:	4053      	eors	r3, r2
 800a6c0:	b2db      	uxtb	r3, r3
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d101      	bne.n	800a6ca <vm_step+0x392>
 800a6c6:	f000 fbe5 	bl	800ae94 <vm_step+0xb5c>
 800a6ca:	68fa      	ldr	r2, [r7, #12]
 800a6cc:	23a3      	movs	r3, #163	@ 0xa3
 800a6ce:	005b      	lsls	r3, r3, #1
 800a6d0:	2100      	movs	r1, #0
 800a6d2:	54d1      	strb	r1, [r2, r3]
 800a6d4:	f000 fbde 	bl	800ae94 <vm_step+0xb5c>
      case OP_MOD: if(!pop(vm,&b)||!pop(vm,&a)||b==0||!push(vm,a%b)) vm->running=false; break;
 800a6d8:	2344      	movs	r3, #68	@ 0x44
 800a6da:	18fa      	adds	r2, r7, r3
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	0011      	movs	r1, r2
 800a6e0:	0018      	movs	r0, r3
 800a6e2:	f7ff fdb1 	bl	800a248 <pop>
 800a6e6:	0003      	movs	r3, r0
 800a6e8:	001a      	movs	r2, r3
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	4053      	eors	r3, r2
 800a6ee:	b2db      	uxtb	r3, r3
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d126      	bne.n	800a742 <vm_step+0x40a>
 800a6f4:	2348      	movs	r3, #72	@ 0x48
 800a6f6:	18fa      	adds	r2, r7, r3
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	0011      	movs	r1, r2
 800a6fc:	0018      	movs	r0, r3
 800a6fe:	f7ff fda3 	bl	800a248 <pop>
 800a702:	0003      	movs	r3, r0
 800a704:	001a      	movs	r2, r3
 800a706:	2301      	movs	r3, #1
 800a708:	4053      	eors	r3, r2
 800a70a:	b2db      	uxtb	r3, r3
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d118      	bne.n	800a742 <vm_step+0x40a>
 800a710:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a712:	2b00      	cmp	r3, #0
 800a714:	d015      	beq.n	800a742 <vm_step+0x40a>
 800a716:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a718:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a71a:	0011      	movs	r1, r2
 800a71c:	0018      	movs	r0, r3
 800a71e:	f7f5 fe89 	bl	8000434 <__aeabi_idivmod>
 800a722:	000b      	movs	r3, r1
 800a724:	001a      	movs	r2, r3
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	0011      	movs	r1, r2
 800a72a:	0018      	movs	r0, r3
 800a72c:	f7ff fd70 	bl	800a210 <push>
 800a730:	0003      	movs	r3, r0
 800a732:	001a      	movs	r2, r3
 800a734:	2301      	movs	r3, #1
 800a736:	4053      	eors	r3, r2
 800a738:	b2db      	uxtb	r3, r3
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d101      	bne.n	800a742 <vm_step+0x40a>
 800a73e:	f000 fbab 	bl	800ae98 <vm_step+0xb60>
 800a742:	68fa      	ldr	r2, [r7, #12]
 800a744:	23a3      	movs	r3, #163	@ 0xa3
 800a746:	005b      	lsls	r3, r3, #1
 800a748:	2100      	movs	r1, #0
 800a74a:	54d1      	strb	r1, [r2, r3]
 800a74c:	f000 fba4 	bl	800ae98 <vm_step+0xb60>
      case OP_NEG: if(!pop(vm,&a)||!push(vm,-a)) vm->running=false; break;
 800a750:	2348      	movs	r3, #72	@ 0x48
 800a752:	18fa      	adds	r2, r7, r3
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	0011      	movs	r1, r2
 800a758:	0018      	movs	r0, r3
 800a75a:	f7ff fd75 	bl	800a248 <pop>
 800a75e:	0003      	movs	r3, r0
 800a760:	001a      	movs	r2, r3
 800a762:	2301      	movs	r3, #1
 800a764:	4053      	eors	r3, r2
 800a766:	b2db      	uxtb	r3, r3
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d10f      	bne.n	800a78c <vm_step+0x454>
 800a76c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a76e:	425a      	negs	r2, r3
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	0011      	movs	r1, r2
 800a774:	0018      	movs	r0, r3
 800a776:	f7ff fd4b 	bl	800a210 <push>
 800a77a:	0003      	movs	r3, r0
 800a77c:	001a      	movs	r2, r3
 800a77e:	2301      	movs	r3, #1
 800a780:	4053      	eors	r3, r2
 800a782:	b2db      	uxtb	r3, r3
 800a784:	2b00      	cmp	r3, #0
 800a786:	d101      	bne.n	800a78c <vm_step+0x454>
 800a788:	f000 fb88 	bl	800ae9c <vm_step+0xb64>
 800a78c:	68fa      	ldr	r2, [r7, #12]
 800a78e:	23a3      	movs	r3, #163	@ 0xa3
 800a790:	005b      	lsls	r3, r3, #1
 800a792:	2100      	movs	r1, #0
 800a794:	54d1      	strb	r1, [r2, r3]
 800a796:	f000 fb81 	bl	800ae9c <vm_step+0xb64>
 800a79a:	46c0      	nop			@ (mov r8, r8)
 800a79c:	0802b038 	.word	0x0802b038

      case OP_EQ:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a==b)?1:0)) vm->running=false; break;
 800a7a0:	2344      	movs	r3, #68	@ 0x44
 800a7a2:	18fa      	adds	r2, r7, r3
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	0011      	movs	r1, r2
 800a7a8:	0018      	movs	r0, r3
 800a7aa:	f7ff fd4d 	bl	800a248 <pop>
 800a7ae:	0003      	movs	r3, r0
 800a7b0:	001a      	movs	r2, r3
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	4053      	eors	r3, r2
 800a7b6:	b2db      	uxtb	r3, r3
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d121      	bne.n	800a800 <vm_step+0x4c8>
 800a7bc:	2348      	movs	r3, #72	@ 0x48
 800a7be:	18fa      	adds	r2, r7, r3
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	0011      	movs	r1, r2
 800a7c4:	0018      	movs	r0, r3
 800a7c6:	f7ff fd3f 	bl	800a248 <pop>
 800a7ca:	0003      	movs	r3, r0
 800a7cc:	001a      	movs	r2, r3
 800a7ce:	2301      	movs	r3, #1
 800a7d0:	4053      	eors	r3, r2
 800a7d2:	b2db      	uxtb	r3, r3
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d113      	bne.n	800a800 <vm_step+0x4c8>
 800a7d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a7da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a7dc:	1ad3      	subs	r3, r2, r3
 800a7de:	425a      	negs	r2, r3
 800a7e0:	4153      	adcs	r3, r2
 800a7e2:	b2db      	uxtb	r3, r3
 800a7e4:	001a      	movs	r2, r3
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	0011      	movs	r1, r2
 800a7ea:	0018      	movs	r0, r3
 800a7ec:	f7ff fd10 	bl	800a210 <push>
 800a7f0:	0003      	movs	r3, r0
 800a7f2:	001a      	movs	r2, r3
 800a7f4:	2301      	movs	r3, #1
 800a7f6:	4053      	eors	r3, r2
 800a7f8:	b2db      	uxtb	r3, r3
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d100      	bne.n	800a800 <vm_step+0x4c8>
 800a7fe:	e34f      	b.n	800aea0 <vm_step+0xb68>
 800a800:	68fa      	ldr	r2, [r7, #12]
 800a802:	23a3      	movs	r3, #163	@ 0xa3
 800a804:	005b      	lsls	r3, r3, #1
 800a806:	2100      	movs	r1, #0
 800a808:	54d1      	strb	r1, [r2, r3]
 800a80a:	e349      	b.n	800aea0 <vm_step+0xb68>
      case OP_NEQ: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a!=b)?1:0)) vm->running=false; break;
 800a80c:	2344      	movs	r3, #68	@ 0x44
 800a80e:	18fa      	adds	r2, r7, r3
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	0011      	movs	r1, r2
 800a814:	0018      	movs	r0, r3
 800a816:	f7ff fd17 	bl	800a248 <pop>
 800a81a:	0003      	movs	r3, r0
 800a81c:	001a      	movs	r2, r3
 800a81e:	2301      	movs	r3, #1
 800a820:	4053      	eors	r3, r2
 800a822:	b2db      	uxtb	r3, r3
 800a824:	2b00      	cmp	r3, #0
 800a826:	d121      	bne.n	800a86c <vm_step+0x534>
 800a828:	2348      	movs	r3, #72	@ 0x48
 800a82a:	18fa      	adds	r2, r7, r3
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	0011      	movs	r1, r2
 800a830:	0018      	movs	r0, r3
 800a832:	f7ff fd09 	bl	800a248 <pop>
 800a836:	0003      	movs	r3, r0
 800a838:	001a      	movs	r2, r3
 800a83a:	2301      	movs	r3, #1
 800a83c:	4053      	eors	r3, r2
 800a83e:	b2db      	uxtb	r3, r3
 800a840:	2b00      	cmp	r3, #0
 800a842:	d113      	bne.n	800a86c <vm_step+0x534>
 800a844:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a846:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a848:	1ad3      	subs	r3, r2, r3
 800a84a:	1e5a      	subs	r2, r3, #1
 800a84c:	4193      	sbcs	r3, r2
 800a84e:	b2db      	uxtb	r3, r3
 800a850:	001a      	movs	r2, r3
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	0011      	movs	r1, r2
 800a856:	0018      	movs	r0, r3
 800a858:	f7ff fcda 	bl	800a210 <push>
 800a85c:	0003      	movs	r3, r0
 800a85e:	001a      	movs	r2, r3
 800a860:	2301      	movs	r3, #1
 800a862:	4053      	eors	r3, r2
 800a864:	b2db      	uxtb	r3, r3
 800a866:	2b00      	cmp	r3, #0
 800a868:	d100      	bne.n	800a86c <vm_step+0x534>
 800a86a:	e31b      	b.n	800aea4 <vm_step+0xb6c>
 800a86c:	68fa      	ldr	r2, [r7, #12]
 800a86e:	23a3      	movs	r3, #163	@ 0xa3
 800a870:	005b      	lsls	r3, r3, #1
 800a872:	2100      	movs	r1, #0
 800a874:	54d1      	strb	r1, [r2, r3]
 800a876:	e315      	b.n	800aea4 <vm_step+0xb6c>
      case OP_LT:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a<b)?1:0)) vm->running=false; break;
 800a878:	2344      	movs	r3, #68	@ 0x44
 800a87a:	18fa      	adds	r2, r7, r3
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	0011      	movs	r1, r2
 800a880:	0018      	movs	r0, r3
 800a882:	f7ff fce1 	bl	800a248 <pop>
 800a886:	0003      	movs	r3, r0
 800a888:	001a      	movs	r2, r3
 800a88a:	2301      	movs	r3, #1
 800a88c:	4053      	eors	r3, r2
 800a88e:	b2db      	uxtb	r3, r3
 800a890:	2b00      	cmp	r3, #0
 800a892:	d123      	bne.n	800a8dc <vm_step+0x5a4>
 800a894:	2348      	movs	r3, #72	@ 0x48
 800a896:	18fa      	adds	r2, r7, r3
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	0011      	movs	r1, r2
 800a89c:	0018      	movs	r0, r3
 800a89e:	f7ff fcd3 	bl	800a248 <pop>
 800a8a2:	0003      	movs	r3, r0
 800a8a4:	001a      	movs	r2, r3
 800a8a6:	2301      	movs	r3, #1
 800a8a8:	4053      	eors	r3, r2
 800a8aa:	b2db      	uxtb	r3, r3
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d115      	bne.n	800a8dc <vm_step+0x5a4>
 800a8b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a8b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8b4:	2101      	movs	r1, #1
 800a8b6:	429a      	cmp	r2, r3
 800a8b8:	db01      	blt.n	800a8be <vm_step+0x586>
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	1c19      	adds	r1, r3, #0
 800a8be:	b2cb      	uxtb	r3, r1
 800a8c0:	001a      	movs	r2, r3
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	0011      	movs	r1, r2
 800a8c6:	0018      	movs	r0, r3
 800a8c8:	f7ff fca2 	bl	800a210 <push>
 800a8cc:	0003      	movs	r3, r0
 800a8ce:	001a      	movs	r2, r3
 800a8d0:	2301      	movs	r3, #1
 800a8d2:	4053      	eors	r3, r2
 800a8d4:	b2db      	uxtb	r3, r3
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d100      	bne.n	800a8dc <vm_step+0x5a4>
 800a8da:	e2e5      	b.n	800aea8 <vm_step+0xb70>
 800a8dc:	68fa      	ldr	r2, [r7, #12]
 800a8de:	23a3      	movs	r3, #163	@ 0xa3
 800a8e0:	005b      	lsls	r3, r3, #1
 800a8e2:	2100      	movs	r1, #0
 800a8e4:	54d1      	strb	r1, [r2, r3]
 800a8e6:	e2df      	b.n	800aea8 <vm_step+0xb70>
      case OP_LTE: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a<=b)?1:0)) vm->running=false; break;
 800a8e8:	2344      	movs	r3, #68	@ 0x44
 800a8ea:	18fa      	adds	r2, r7, r3
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	0011      	movs	r1, r2
 800a8f0:	0018      	movs	r0, r3
 800a8f2:	f7ff fca9 	bl	800a248 <pop>
 800a8f6:	0003      	movs	r3, r0
 800a8f8:	001a      	movs	r2, r3
 800a8fa:	2301      	movs	r3, #1
 800a8fc:	4053      	eors	r3, r2
 800a8fe:	b2db      	uxtb	r3, r3
 800a900:	2b00      	cmp	r3, #0
 800a902:	d123      	bne.n	800a94c <vm_step+0x614>
 800a904:	2348      	movs	r3, #72	@ 0x48
 800a906:	18fa      	adds	r2, r7, r3
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	0011      	movs	r1, r2
 800a90c:	0018      	movs	r0, r3
 800a90e:	f7ff fc9b 	bl	800a248 <pop>
 800a912:	0003      	movs	r3, r0
 800a914:	001a      	movs	r2, r3
 800a916:	2301      	movs	r3, #1
 800a918:	4053      	eors	r3, r2
 800a91a:	b2db      	uxtb	r3, r3
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d115      	bne.n	800a94c <vm_step+0x614>
 800a920:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a922:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a924:	0fd8      	lsrs	r0, r3, #31
 800a926:	17d1      	asrs	r1, r2, #31
 800a928:	429a      	cmp	r2, r3
 800a92a:	4148      	adcs	r0, r1
 800a92c:	0003      	movs	r3, r0
 800a92e:	b2db      	uxtb	r3, r3
 800a930:	001a      	movs	r2, r3
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	0011      	movs	r1, r2
 800a936:	0018      	movs	r0, r3
 800a938:	f7ff fc6a 	bl	800a210 <push>
 800a93c:	0003      	movs	r3, r0
 800a93e:	001a      	movs	r2, r3
 800a940:	2301      	movs	r3, #1
 800a942:	4053      	eors	r3, r2
 800a944:	b2db      	uxtb	r3, r3
 800a946:	2b00      	cmp	r3, #0
 800a948:	d100      	bne.n	800a94c <vm_step+0x614>
 800a94a:	e2af      	b.n	800aeac <vm_step+0xb74>
 800a94c:	68fa      	ldr	r2, [r7, #12]
 800a94e:	23a3      	movs	r3, #163	@ 0xa3
 800a950:	005b      	lsls	r3, r3, #1
 800a952:	2100      	movs	r1, #0
 800a954:	54d1      	strb	r1, [r2, r3]
 800a956:	e2a9      	b.n	800aeac <vm_step+0xb74>
      case OP_GT:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a>b)?1:0)) vm->running=false; break;
 800a958:	2344      	movs	r3, #68	@ 0x44
 800a95a:	18fa      	adds	r2, r7, r3
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	0011      	movs	r1, r2
 800a960:	0018      	movs	r0, r3
 800a962:	f7ff fc71 	bl	800a248 <pop>
 800a966:	0003      	movs	r3, r0
 800a968:	001a      	movs	r2, r3
 800a96a:	2301      	movs	r3, #1
 800a96c:	4053      	eors	r3, r2
 800a96e:	b2db      	uxtb	r3, r3
 800a970:	2b00      	cmp	r3, #0
 800a972:	d123      	bne.n	800a9bc <vm_step+0x684>
 800a974:	2348      	movs	r3, #72	@ 0x48
 800a976:	18fa      	adds	r2, r7, r3
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	0011      	movs	r1, r2
 800a97c:	0018      	movs	r0, r3
 800a97e:	f7ff fc63 	bl	800a248 <pop>
 800a982:	0003      	movs	r3, r0
 800a984:	001a      	movs	r2, r3
 800a986:	2301      	movs	r3, #1
 800a988:	4053      	eors	r3, r2
 800a98a:	b2db      	uxtb	r3, r3
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d115      	bne.n	800a9bc <vm_step+0x684>
 800a990:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a992:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a994:	2101      	movs	r1, #1
 800a996:	429a      	cmp	r2, r3
 800a998:	dc01      	bgt.n	800a99e <vm_step+0x666>
 800a99a:	2300      	movs	r3, #0
 800a99c:	1c19      	adds	r1, r3, #0
 800a99e:	b2cb      	uxtb	r3, r1
 800a9a0:	001a      	movs	r2, r3
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	0011      	movs	r1, r2
 800a9a6:	0018      	movs	r0, r3
 800a9a8:	f7ff fc32 	bl	800a210 <push>
 800a9ac:	0003      	movs	r3, r0
 800a9ae:	001a      	movs	r2, r3
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	4053      	eors	r3, r2
 800a9b4:	b2db      	uxtb	r3, r3
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d100      	bne.n	800a9bc <vm_step+0x684>
 800a9ba:	e279      	b.n	800aeb0 <vm_step+0xb78>
 800a9bc:	68fa      	ldr	r2, [r7, #12]
 800a9be:	23a3      	movs	r3, #163	@ 0xa3
 800a9c0:	005b      	lsls	r3, r3, #1
 800a9c2:	2100      	movs	r1, #0
 800a9c4:	54d1      	strb	r1, [r2, r3]
 800a9c6:	e273      	b.n	800aeb0 <vm_step+0xb78>
      case OP_GTE: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a>=b)?1:0)) vm->running=false; break;
 800a9c8:	2344      	movs	r3, #68	@ 0x44
 800a9ca:	18fa      	adds	r2, r7, r3
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	0011      	movs	r1, r2
 800a9d0:	0018      	movs	r0, r3
 800a9d2:	f7ff fc39 	bl	800a248 <pop>
 800a9d6:	0003      	movs	r3, r0
 800a9d8:	001a      	movs	r2, r3
 800a9da:	2301      	movs	r3, #1
 800a9dc:	4053      	eors	r3, r2
 800a9de:	b2db      	uxtb	r3, r3
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d123      	bne.n	800aa2c <vm_step+0x6f4>
 800a9e4:	2348      	movs	r3, #72	@ 0x48
 800a9e6:	18fa      	adds	r2, r7, r3
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	0011      	movs	r1, r2
 800a9ec:	0018      	movs	r0, r3
 800a9ee:	f7ff fc2b 	bl	800a248 <pop>
 800a9f2:	0003      	movs	r3, r0
 800a9f4:	001a      	movs	r2, r3
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	4053      	eors	r3, r2
 800a9fa:	b2db      	uxtb	r3, r3
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d115      	bne.n	800aa2c <vm_step+0x6f4>
 800aa00:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aa02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa04:	17d0      	asrs	r0, r2, #31
 800aa06:	0fd9      	lsrs	r1, r3, #31
 800aa08:	429a      	cmp	r2, r3
 800aa0a:	4148      	adcs	r0, r1
 800aa0c:	0003      	movs	r3, r0
 800aa0e:	b2db      	uxtb	r3, r3
 800aa10:	001a      	movs	r2, r3
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	0011      	movs	r1, r2
 800aa16:	0018      	movs	r0, r3
 800aa18:	f7ff fbfa 	bl	800a210 <push>
 800aa1c:	0003      	movs	r3, r0
 800aa1e:	001a      	movs	r2, r3
 800aa20:	2301      	movs	r3, #1
 800aa22:	4053      	eors	r3, r2
 800aa24:	b2db      	uxtb	r3, r3
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d100      	bne.n	800aa2c <vm_step+0x6f4>
 800aa2a:	e243      	b.n	800aeb4 <vm_step+0xb7c>
 800aa2c:	68fa      	ldr	r2, [r7, #12]
 800aa2e:	23a3      	movs	r3, #163	@ 0xa3
 800aa30:	005b      	lsls	r3, r3, #1
 800aa32:	2100      	movs	r1, #0
 800aa34:	54d1      	strb	r1, [r2, r3]
 800aa36:	e23d      	b.n	800aeb4 <vm_step+0xb7c>

      case OP_AND: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a&&b)?1:0)) vm->running=false; break;
 800aa38:	2344      	movs	r3, #68	@ 0x44
 800aa3a:	18fa      	adds	r2, r7, r3
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	0011      	movs	r1, r2
 800aa40:	0018      	movs	r0, r3
 800aa42:	f7ff fc01 	bl	800a248 <pop>
 800aa46:	0003      	movs	r3, r0
 800aa48:	001a      	movs	r2, r3
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	4053      	eors	r3, r2
 800aa4e:	b2db      	uxtb	r3, r3
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d123      	bne.n	800aa9c <vm_step+0x764>
 800aa54:	2348      	movs	r3, #72	@ 0x48
 800aa56:	18fa      	adds	r2, r7, r3
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	0011      	movs	r1, r2
 800aa5c:	0018      	movs	r0, r3
 800aa5e:	f7ff fbf3 	bl	800a248 <pop>
 800aa62:	0003      	movs	r3, r0
 800aa64:	001a      	movs	r2, r3
 800aa66:	2301      	movs	r3, #1
 800aa68:	4053      	eors	r3, r2
 800aa6a:	b2db      	uxtb	r3, r3
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d115      	bne.n	800aa9c <vm_step+0x764>
 800aa70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d004      	beq.n	800aa80 <vm_step+0x748>
 800aa76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d001      	beq.n	800aa80 <vm_step+0x748>
 800aa7c:	2301      	movs	r3, #1
 800aa7e:	e000      	b.n	800aa82 <vm_step+0x74a>
 800aa80:	2300      	movs	r3, #0
 800aa82:	68fa      	ldr	r2, [r7, #12]
 800aa84:	0019      	movs	r1, r3
 800aa86:	0010      	movs	r0, r2
 800aa88:	f7ff fbc2 	bl	800a210 <push>
 800aa8c:	0003      	movs	r3, r0
 800aa8e:	001a      	movs	r2, r3
 800aa90:	2301      	movs	r3, #1
 800aa92:	4053      	eors	r3, r2
 800aa94:	b2db      	uxtb	r3, r3
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d100      	bne.n	800aa9c <vm_step+0x764>
 800aa9a:	e20d      	b.n	800aeb8 <vm_step+0xb80>
 800aa9c:	68fa      	ldr	r2, [r7, #12]
 800aa9e:	23a3      	movs	r3, #163	@ 0xa3
 800aaa0:	005b      	lsls	r3, r3, #1
 800aaa2:	2100      	movs	r1, #0
 800aaa4:	54d1      	strb	r1, [r2, r3]
 800aaa6:	e207      	b.n	800aeb8 <vm_step+0xb80>
      case OP_OR:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a||b)?1:0)) vm->running=false; break;
 800aaa8:	2344      	movs	r3, #68	@ 0x44
 800aaaa:	18fa      	adds	r2, r7, r3
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	0011      	movs	r1, r2
 800aab0:	0018      	movs	r0, r3
 800aab2:	f7ff fbc9 	bl	800a248 <pop>
 800aab6:	0003      	movs	r3, r0
 800aab8:	001a      	movs	r2, r3
 800aaba:	2301      	movs	r3, #1
 800aabc:	4053      	eors	r3, r2
 800aabe:	b2db      	uxtb	r3, r3
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d123      	bne.n	800ab0c <vm_step+0x7d4>
 800aac4:	2348      	movs	r3, #72	@ 0x48
 800aac6:	18fa      	adds	r2, r7, r3
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	0011      	movs	r1, r2
 800aacc:	0018      	movs	r0, r3
 800aace:	f7ff fbbb 	bl	800a248 <pop>
 800aad2:	0003      	movs	r3, r0
 800aad4:	001a      	movs	r2, r3
 800aad6:	2301      	movs	r3, #1
 800aad8:	4053      	eors	r3, r2
 800aada:	b2db      	uxtb	r3, r3
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d115      	bne.n	800ab0c <vm_step+0x7d4>
 800aae0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d102      	bne.n	800aaec <vm_step+0x7b4>
 800aae6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d001      	beq.n	800aaf0 <vm_step+0x7b8>
 800aaec:	2301      	movs	r3, #1
 800aaee:	e000      	b.n	800aaf2 <vm_step+0x7ba>
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	68fa      	ldr	r2, [r7, #12]
 800aaf4:	0019      	movs	r1, r3
 800aaf6:	0010      	movs	r0, r2
 800aaf8:	f7ff fb8a 	bl	800a210 <push>
 800aafc:	0003      	movs	r3, r0
 800aafe:	001a      	movs	r2, r3
 800ab00:	2301      	movs	r3, #1
 800ab02:	4053      	eors	r3, r2
 800ab04:	b2db      	uxtb	r3, r3
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d100      	bne.n	800ab0c <vm_step+0x7d4>
 800ab0a:	e1d7      	b.n	800aebc <vm_step+0xb84>
 800ab0c:	68fa      	ldr	r2, [r7, #12]
 800ab0e:	23a3      	movs	r3, #163	@ 0xa3
 800ab10:	005b      	lsls	r3, r3, #1
 800ab12:	2100      	movs	r1, #0
 800ab14:	54d1      	strb	r1, [r2, r3]
 800ab16:	e1d1      	b.n	800aebc <vm_step+0xb84>
      case OP_NOT: if(!pop(vm,&a)||!push(vm,(!a)?1:0)) vm->running=false; break;
 800ab18:	2348      	movs	r3, #72	@ 0x48
 800ab1a:	18fa      	adds	r2, r7, r3
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	0011      	movs	r1, r2
 800ab20:	0018      	movs	r0, r3
 800ab22:	f7ff fb91 	bl	800a248 <pop>
 800ab26:	0003      	movs	r3, r0
 800ab28:	001a      	movs	r2, r3
 800ab2a:	2301      	movs	r3, #1
 800ab2c:	4053      	eors	r3, r2
 800ab2e:	b2db      	uxtb	r3, r3
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d111      	bne.n	800ab58 <vm_step+0x820>
 800ab34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab36:	425a      	negs	r2, r3
 800ab38:	4153      	adcs	r3, r2
 800ab3a:	b2db      	uxtb	r3, r3
 800ab3c:	001a      	movs	r2, r3
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	0011      	movs	r1, r2
 800ab42:	0018      	movs	r0, r3
 800ab44:	f7ff fb64 	bl	800a210 <push>
 800ab48:	0003      	movs	r3, r0
 800ab4a:	001a      	movs	r2, r3
 800ab4c:	2301      	movs	r3, #1
 800ab4e:	4053      	eors	r3, r2
 800ab50:	b2db      	uxtb	r3, r3
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d100      	bne.n	800ab58 <vm_step+0x820>
 800ab56:	e1b3      	b.n	800aec0 <vm_step+0xb88>
 800ab58:	68fa      	ldr	r2, [r7, #12]
 800ab5a:	23a3      	movs	r3, #163	@ 0xa3
 800ab5c:	005b      	lsls	r3, r3, #1
 800ab5e:	2100      	movs	r1, #0
 800ab60:	54d1      	strb	r1, [r2, r3]
 800ab62:	e1ad      	b.n	800aec0 <vm_step+0xb88>

      case OP_JMP: { uint16_t addr=rd_u16(p->bc,&vm->ip); vm->ip=addr; } break;
 800ab64:	68ba      	ldr	r2, [r7, #8]
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	3345      	adds	r3, #69	@ 0x45
 800ab6a:	33ff      	adds	r3, #255	@ 0xff
 800ab6c:	2550      	movs	r5, #80	@ 0x50
 800ab6e:	197c      	adds	r4, r7, r5
 800ab70:	0019      	movs	r1, r3
 800ab72:	0010      	movs	r0, r2
 800ab74:	f7ff fb88 	bl	800a288 <rd_u16>
 800ab78:	0003      	movs	r3, r0
 800ab7a:	8023      	strh	r3, [r4, #0]
 800ab7c:	68fa      	ldr	r2, [r7, #12]
 800ab7e:	1979      	adds	r1, r7, r5
 800ab80:	23a2      	movs	r3, #162	@ 0xa2
 800ab82:	005b      	lsls	r3, r3, #1
 800ab84:	8809      	ldrh	r1, [r1, #0]
 800ab86:	52d1      	strh	r1, [r2, r3]
 800ab88:	e1a5      	b.n	800aed6 <vm_step+0xb9e>
      case OP_JZ:  { uint16_t addr=rd_u16(p->bc,&vm->ip); if(!pop(vm,&a)) vm->running=false; else if(a==0) vm->ip=addr; } break;
 800ab8a:	68ba      	ldr	r2, [r7, #8]
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	3345      	adds	r3, #69	@ 0x45
 800ab90:	33ff      	adds	r3, #255	@ 0xff
 800ab92:	2152      	movs	r1, #82	@ 0x52
 800ab94:	187c      	adds	r4, r7, r1
 800ab96:	0019      	movs	r1, r3
 800ab98:	0010      	movs	r0, r2
 800ab9a:	f7ff fb75 	bl	800a288 <rd_u16>
 800ab9e:	0003      	movs	r3, r0
 800aba0:	8023      	strh	r3, [r4, #0]
 800aba2:	2348      	movs	r3, #72	@ 0x48
 800aba4:	18fa      	adds	r2, r7, r3
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	0011      	movs	r1, r2
 800abaa:	0018      	movs	r0, r3
 800abac:	f7ff fb4c 	bl	800a248 <pop>
 800abb0:	0003      	movs	r3, r0
 800abb2:	001a      	movs	r2, r3
 800abb4:	2301      	movs	r3, #1
 800abb6:	4053      	eors	r3, r2
 800abb8:	b2db      	uxtb	r3, r3
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d005      	beq.n	800abca <vm_step+0x892>
 800abbe:	68fa      	ldr	r2, [r7, #12]
 800abc0:	23a3      	movs	r3, #163	@ 0xa3
 800abc2:	005b      	lsls	r3, r3, #1
 800abc4:	2100      	movs	r1, #0
 800abc6:	54d1      	strb	r1, [r2, r3]
 800abc8:	e17c      	b.n	800aec4 <vm_step+0xb8c>
 800abca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d000      	beq.n	800abd2 <vm_step+0x89a>
 800abd0:	e178      	b.n	800aec4 <vm_step+0xb8c>
 800abd2:	68fa      	ldr	r2, [r7, #12]
 800abd4:	2352      	movs	r3, #82	@ 0x52
 800abd6:	18f9      	adds	r1, r7, r3
 800abd8:	23a2      	movs	r3, #162	@ 0xa2
 800abda:	005b      	lsls	r3, r3, #1
 800abdc:	8809      	ldrh	r1, [r1, #0]
 800abde:	52d1      	strh	r1, [r2, r3]
 800abe0:	e170      	b.n	800aec4 <vm_step+0xb8c>

      case OP_CALL: {
        uint8_t id = p->bc[vm->ip++];
 800abe2:	68fa      	ldr	r2, [r7, #12]
 800abe4:	23a2      	movs	r3, #162	@ 0xa2
 800abe6:	005b      	lsls	r3, r3, #1
 800abe8:	5ad3      	ldrh	r3, [r2, r3]
 800abea:	1c5a      	adds	r2, r3, #1
 800abec:	b290      	uxth	r0, r2
 800abee:	68f9      	ldr	r1, [r7, #12]
 800abf0:	22a2      	movs	r2, #162	@ 0xa2
 800abf2:	0052      	lsls	r2, r2, #1
 800abf4:	5288      	strh	r0, [r1, r2]
 800abf6:	0019      	movs	r1, r3
 800abf8:	235b      	movs	r3, #91	@ 0x5b
 800abfa:	18fb      	adds	r3, r7, r3
 800abfc:	68ba      	ldr	r2, [r7, #8]
 800abfe:	5c52      	ldrb	r2, [r2, r1]
 800ac00:	701a      	strb	r2, [r3, #0]
        uint8_t argc = p->bc[vm->ip++];
 800ac02:	68fa      	ldr	r2, [r7, #12]
 800ac04:	23a2      	movs	r3, #162	@ 0xa2
 800ac06:	005b      	lsls	r3, r3, #1
 800ac08:	5ad3      	ldrh	r3, [r2, r3]
 800ac0a:	1c5a      	adds	r2, r3, #1
 800ac0c:	b290      	uxth	r0, r2
 800ac0e:	68f9      	ldr	r1, [r7, #12]
 800ac10:	22a2      	movs	r2, #162	@ 0xa2
 800ac12:	0052      	lsls	r2, r2, #1
 800ac14:	5288      	strh	r0, [r1, r2]
 800ac16:	0019      	movs	r1, r3
 800ac18:	205a      	movs	r0, #90	@ 0x5a
 800ac1a:	183b      	adds	r3, r7, r0
 800ac1c:	68ba      	ldr	r2, [r7, #8]
 800ac1e:	5c52      	ldrb	r2, [r2, r1]
 800ac20:	701a      	strb	r2, [r3, #0]
        int32_t argv[8];
        if (argc>8 || argc>(uint8_t)vm->sp){ vm->running=false; break; }
 800ac22:	0001      	movs	r1, r0
 800ac24:	187b      	adds	r3, r7, r1
 800ac26:	781b      	ldrb	r3, [r3, #0]
 800ac28:	2b08      	cmp	r3, #8
 800ac2a:	d807      	bhi.n	800ac3c <vm_step+0x904>
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	22a0      	movs	r2, #160	@ 0xa0
 800ac30:	589b      	ldr	r3, [r3, r2]
 800ac32:	b2db      	uxtb	r3, r3
 800ac34:	187a      	adds	r2, r7, r1
 800ac36:	7812      	ldrb	r2, [r2, #0]
 800ac38:	429a      	cmp	r2, r3
 800ac3a:	d905      	bls.n	800ac48 <vm_step+0x910>
 800ac3c:	68fa      	ldr	r2, [r7, #12]
 800ac3e:	23a3      	movs	r3, #163	@ 0xa3
 800ac40:	005b      	lsls	r3, r3, #1
 800ac42:	2100      	movs	r1, #0
 800ac44:	54d1      	strb	r1, [r2, r3]
 800ac46:	e146      	b.n	800aed6 <vm_step+0xb9e>
        for (int i=(int)argc-1;i>=0;i--){ if(!pop(vm,&argv[i])){ vm->running=false; break; } }
 800ac48:	235a      	movs	r3, #90	@ 0x5a
 800ac4a:	18fb      	adds	r3, r7, r3
 800ac4c:	781b      	ldrb	r3, [r3, #0]
 800ac4e:	3b01      	subs	r3, #1
 800ac50:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ac52:	e019      	b.n	800ac88 <vm_step+0x950>
 800ac54:	2314      	movs	r3, #20
 800ac56:	18fa      	adds	r2, r7, r3
 800ac58:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ac5a:	009b      	lsls	r3, r3, #2
 800ac5c:	18d2      	adds	r2, r2, r3
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	0011      	movs	r1, r2
 800ac62:	0018      	movs	r0, r3
 800ac64:	f7ff faf0 	bl	800a248 <pop>
 800ac68:	0003      	movs	r3, r0
 800ac6a:	001a      	movs	r2, r3
 800ac6c:	2301      	movs	r3, #1
 800ac6e:	4053      	eors	r3, r2
 800ac70:	b2db      	uxtb	r3, r3
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d005      	beq.n	800ac82 <vm_step+0x94a>
 800ac76:	68fa      	ldr	r2, [r7, #12]
 800ac78:	23a3      	movs	r3, #163	@ 0xa3
 800ac7a:	005b      	lsls	r3, r3, #1
 800ac7c:	2100      	movs	r1, #0
 800ac7e:	54d1      	strb	r1, [r2, r3]
 800ac80:	e005      	b.n	800ac8e <vm_step+0x956>
 800ac82:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ac84:	3b01      	subs	r3, #1
 800ac86:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ac88:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	dae2      	bge.n	800ac54 <vm_step+0x91c>
        if (!vm->running) break;
 800ac8e:	68fa      	ldr	r2, [r7, #12]
 800ac90:	23a3      	movs	r3, #163	@ 0xa3
 800ac92:	005b      	lsls	r3, r3, #1
 800ac94:	5cd3      	ldrb	r3, [r2, r3]
 800ac96:	2201      	movs	r2, #1
 800ac98:	4053      	eors	r3, r2
 800ac9a:	b2db      	uxtb	r3, r3
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d000      	beq.n	800aca2 <vm_step+0x96a>
 800aca0:	e112      	b.n	800aec8 <vm_step+0xb90>

        if (id==2){
 800aca2:	235b      	movs	r3, #91	@ 0x5b
 800aca4:	18fb      	adds	r3, r7, r3
 800aca6:	781b      	ldrb	r3, [r3, #0]
 800aca8:	2b02      	cmp	r3, #2
 800acaa:	d135      	bne.n	800ad18 <vm_step+0x9e0>
          if (argc!=1){ vm->running=false; break; }
 800acac:	235a      	movs	r3, #90	@ 0x5a
 800acae:	18fb      	adds	r3, r7, r3
 800acb0:	781b      	ldrb	r3, [r3, #0]
 800acb2:	2b01      	cmp	r3, #1
 800acb4:	d005      	beq.n	800acc2 <vm_step+0x98a>
 800acb6:	68fa      	ldr	r2, [r7, #12]
 800acb8:	23a3      	movs	r3, #163	@ 0xa3
 800acba:	005b      	lsls	r3, r3, #1
 800acbc:	2100      	movs	r1, #0
 800acbe:	54d1      	strb	r1, [r2, r3]
 800acc0:	e109      	b.n	800aed6 <vm_step+0xb9e>
          int32_t ms = argv[0];
 800acc2:	2314      	movs	r3, #20
 800acc4:	18fb      	adds	r3, r7, r3
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	667b      	str	r3, [r7, #100]	@ 0x64
          if (ms < 0) ms = 0;
 800acca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800accc:	2b00      	cmp	r3, #0
 800acce:	da01      	bge.n	800acd4 <vm_step+0x99c>
 800acd0:	2300      	movs	r3, #0
 800acd2:	667b      	str	r3, [r7, #100]	@ 0x64
          vm->sleeping=true;
 800acd4:	68fa      	ldr	r2, [r7, #12]
 800acd6:	23a4      	movs	r3, #164	@ 0xa4
 800acd8:	005b      	lsls	r3, r3, #1
 800acda:	2101      	movs	r1, #1
 800acdc:	54d1      	strb	r1, [r2, r3]
          vm->wake_ms = now_ms + (uint32_t)ms;
 800acde:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	18d1      	adds	r1, r2, r3
 800ace4:	68fa      	ldr	r2, [r7, #12]
 800ace6:	23a6      	movs	r3, #166	@ 0xa6
 800ace8:	005b      	lsls	r3, r3, #1
 800acea:	50d1      	str	r1, [r2, r3]
          if(!push(vm,0)) vm->running=false;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	2100      	movs	r1, #0
 800acf0:	0018      	movs	r0, r3
 800acf2:	f7ff fa8d 	bl	800a210 <push>
 800acf6:	0003      	movs	r3, r0
 800acf8:	001a      	movs	r2, r3
 800acfa:	2301      	movs	r3, #1
 800acfc:	4053      	eors	r3, r2
 800acfe:	b2db      	uxtb	r3, r3
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d004      	beq.n	800ad0e <vm_step+0x9d6>
 800ad04:	68fa      	ldr	r2, [r7, #12]
 800ad06:	23a3      	movs	r3, #163	@ 0xa3
 800ad08:	005b      	lsls	r3, r3, #1
 800ad0a:	2100      	movs	r1, #0
 800ad0c:	54d1      	strb	r1, [r2, r3]
          return vm->running;
 800ad0e:	68fa      	ldr	r2, [r7, #12]
 800ad10:	23a3      	movs	r3, #163	@ 0xa3
 800ad12:	005b      	lsls	r3, r3, #1
 800ad14:	5cd3      	ldrb	r3, [r2, r3]
 800ad16:	e0f7      	b.n	800af08 <vm_step+0xbd0>
        }

        int32_t r = mp_user_builtin(id, argc, argv);
 800ad18:	2314      	movs	r3, #20
 800ad1a:	18fa      	adds	r2, r7, r3
 800ad1c:	235a      	movs	r3, #90	@ 0x5a
 800ad1e:	18fb      	adds	r3, r7, r3
 800ad20:	7819      	ldrb	r1, [r3, #0]
 800ad22:	235b      	movs	r3, #91	@ 0x5b
 800ad24:	18fb      	adds	r3, r7, r3
 800ad26:	781b      	ldrb	r3, [r3, #0]
 800ad28:	0018      	movs	r0, r3
 800ad2a:	f002 fcd5 	bl	800d6d8 <mp_user_builtin>
 800ad2e:	0003      	movs	r3, r0
 800ad30:	657b      	str	r3, [r7, #84]	@ 0x54
        if(!push(vm,r)) vm->running=false;
 800ad32:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	0011      	movs	r1, r2
 800ad38:	0018      	movs	r0, r3
 800ad3a:	f7ff fa69 	bl	800a210 <push>
 800ad3e:	0003      	movs	r3, r0
 800ad40:	001a      	movs	r2, r3
 800ad42:	2301      	movs	r3, #1
 800ad44:	4053      	eors	r3, r2
 800ad46:	b2db      	uxtb	r3, r3
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d100      	bne.n	800ad4e <vm_step+0xa16>
 800ad4c:	e0be      	b.n	800aecc <vm_step+0xb94>
 800ad4e:	68fa      	ldr	r2, [r7, #12]
 800ad50:	23a3      	movs	r3, #163	@ 0xa3
 800ad52:	005b      	lsls	r3, r3, #1
 800ad54:	2100      	movs	r1, #0
 800ad56:	54d1      	strb	r1, [r2, r3]
      } break;
 800ad58:	e0b8      	b.n	800aecc <vm_step+0xb94>

      case OP_SLEEP: {
        uint32_t ms = (uint32_t)rd_i32(p->bc, &vm->ip);
 800ad5a:	68ba      	ldr	r2, [r7, #8]
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	3345      	adds	r3, #69	@ 0x45
 800ad60:	33ff      	adds	r3, #255	@ 0xff
 800ad62:	0019      	movs	r1, r3
 800ad64:	0010      	movs	r0, r2
 800ad66:	f7ff fab5 	bl	800a2d4 <rd_i32>
 800ad6a:	0003      	movs	r3, r0
 800ad6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
        vm->sleeping=true;
 800ad6e:	68fa      	ldr	r2, [r7, #12]
 800ad70:	23a4      	movs	r3, #164	@ 0xa4
 800ad72:	005b      	lsls	r3, r3, #1
 800ad74:	2101      	movs	r1, #1
 800ad76:	54d1      	strb	r1, [r2, r3]
        vm->wake_ms = now_ms + ms;
 800ad78:	687a      	ldr	r2, [r7, #4]
 800ad7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ad7c:	18d1      	adds	r1, r2, r3
 800ad7e:	68fa      	ldr	r2, [r7, #12]
 800ad80:	23a6      	movs	r3, #166	@ 0xa6
 800ad82:	005b      	lsls	r3, r3, #1
 800ad84:	50d1      	str	r1, [r2, r3]
        return true;
 800ad86:	2301      	movs	r3, #1
 800ad88:	e0be      	b.n	800af08 <vm_step+0xbd0>
      } break;
      case OP_PRINTI: {
        if(!pop(vm,&a)) { vm->running=false; break; }
 800ad8a:	2348      	movs	r3, #72	@ 0x48
 800ad8c:	18fa      	adds	r2, r7, r3
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	0011      	movs	r1, r2
 800ad92:	0018      	movs	r0, r3
 800ad94:	f7ff fa58 	bl	800a248 <pop>
 800ad98:	0003      	movs	r3, r0
 800ad9a:	001a      	movs	r2, r3
 800ad9c:	2301      	movs	r3, #1
 800ad9e:	4053      	eors	r3, r2
 800ada0:	b2db      	uxtb	r3, r3
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d005      	beq.n	800adb2 <vm_step+0xa7a>
 800ada6:	68fa      	ldr	r2, [r7, #12]
 800ada8:	23a3      	movs	r3, #163	@ 0xa3
 800adaa:	005b      	lsls	r3, r3, #1
 800adac:	2100      	movs	r1, #0
 800adae:	54d1      	strb	r1, [r2, r3]
 800adb0:	e091      	b.n	800aed6 <vm_step+0xb9e>
        if (mp_usb_connected()){
 800adb2:	f7fc f9e1 	bl	8007178 <mp_usb_connected>
 800adb6:	1e03      	subs	r3, r0, #0
 800adb8:	d100      	bne.n	800adbc <vm_step+0xa84>
 800adba:	e089      	b.n	800aed0 <vm_step+0xb98>
          char b[16];
          mp_itoa(a, b);
 800adbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800adbe:	2434      	movs	r4, #52	@ 0x34
 800adc0:	193a      	adds	r2, r7, r4
 800adc2:	0011      	movs	r1, r2
 800adc4:	0018      	movs	r0, r3
 800adc6:	f7fc f927 	bl	8007018 <mp_itoa>
          mp_puts(b);
 800adca:	193b      	adds	r3, r7, r4
 800adcc:	0018      	movs	r0, r3
 800adce:	f7fc f8a2 	bl	8006f16 <mp_puts>
        }
      } break;
 800add2:	e07d      	b.n	800aed0 <vm_step+0xb98>
      case OP_PRINTS: {
        uint8_t len = p->bc[vm->ip++];
 800add4:	68fa      	ldr	r2, [r7, #12]
 800add6:	23a2      	movs	r3, #162	@ 0xa2
 800add8:	005b      	lsls	r3, r3, #1
 800adda:	5ad3      	ldrh	r3, [r2, r3]
 800addc:	1c5a      	adds	r2, r3, #1
 800adde:	b290      	uxth	r0, r2
 800ade0:	68f9      	ldr	r1, [r7, #12]
 800ade2:	22a2      	movs	r2, #162	@ 0xa2
 800ade4:	0052      	lsls	r2, r2, #1
 800ade6:	5288      	strh	r0, [r1, r2]
 800ade8:	0019      	movs	r1, r3
 800adea:	2361      	movs	r3, #97	@ 0x61
 800adec:	18fb      	adds	r3, r7, r3
 800adee:	68ba      	ldr	r2, [r7, #8]
 800adf0:	5c52      	ldrb	r2, [r2, r1]
 800adf2:	701a      	strb	r2, [r3, #0]
        if (mp_usb_connected()){
 800adf4:	f7fc f9c0 	bl	8007178 <mp_usb_connected>
 800adf8:	1e03      	subs	r3, r0, #0
 800adfa:	d023      	beq.n	800ae44 <vm_step+0xb0c>
          for (uint8_t i=0;i<len;i++){
 800adfc:	2363      	movs	r3, #99	@ 0x63
 800adfe:	18fb      	adds	r3, r7, r3
 800ae00:	2200      	movs	r2, #0
 800ae02:	701a      	strb	r2, [r3, #0]
 800ae04:	e015      	b.n	800ae32 <vm_step+0xafa>
            mp_hal_putchar((char)p->bc[vm->ip++]);
 800ae06:	68fa      	ldr	r2, [r7, #12]
 800ae08:	23a2      	movs	r3, #162	@ 0xa2
 800ae0a:	005b      	lsls	r3, r3, #1
 800ae0c:	5ad3      	ldrh	r3, [r2, r3]
 800ae0e:	1c5a      	adds	r2, r3, #1
 800ae10:	b290      	uxth	r0, r2
 800ae12:	68f9      	ldr	r1, [r7, #12]
 800ae14:	22a2      	movs	r2, #162	@ 0xa2
 800ae16:	0052      	lsls	r2, r2, #1
 800ae18:	5288      	strh	r0, [r1, r2]
 800ae1a:	001a      	movs	r2, r3
 800ae1c:	68bb      	ldr	r3, [r7, #8]
 800ae1e:	5c9b      	ldrb	r3, [r3, r2]
 800ae20:	0018      	movs	r0, r3
 800ae22:	f003 fa9d 	bl	800e360 <mp_hal_putchar>
          for (uint8_t i=0;i<len;i++){
 800ae26:	2163      	movs	r1, #99	@ 0x63
 800ae28:	187b      	adds	r3, r7, r1
 800ae2a:	781a      	ldrb	r2, [r3, #0]
 800ae2c:	187b      	adds	r3, r7, r1
 800ae2e:	3201      	adds	r2, #1
 800ae30:	701a      	strb	r2, [r3, #0]
 800ae32:	2363      	movs	r3, #99	@ 0x63
 800ae34:	18fa      	adds	r2, r7, r3
 800ae36:	2361      	movs	r3, #97	@ 0x61
 800ae38:	18fb      	adds	r3, r7, r3
 800ae3a:	7812      	ldrb	r2, [r2, #0]
 800ae3c:	781b      	ldrb	r3, [r3, #0]
 800ae3e:	429a      	cmp	r2, r3
 800ae40:	d3e1      	bcc.n	800ae06 <vm_step+0xace>
          }
        } else {
          vm->ip = (uint16_t)(vm->ip + len);
        }
      } break;
 800ae42:	e048      	b.n	800aed6 <vm_step+0xb9e>
          vm->ip = (uint16_t)(vm->ip + len);
 800ae44:	68fa      	ldr	r2, [r7, #12]
 800ae46:	23a2      	movs	r3, #162	@ 0xa2
 800ae48:	005b      	lsls	r3, r3, #1
 800ae4a:	5ad2      	ldrh	r2, [r2, r3]
 800ae4c:	2361      	movs	r3, #97	@ 0x61
 800ae4e:	18fb      	adds	r3, r7, r3
 800ae50:	781b      	ldrb	r3, [r3, #0]
 800ae52:	b29b      	uxth	r3, r3
 800ae54:	18d3      	adds	r3, r2, r3
 800ae56:	b299      	uxth	r1, r3
 800ae58:	68fa      	ldr	r2, [r7, #12]
 800ae5a:	23a2      	movs	r3, #162	@ 0xa2
 800ae5c:	005b      	lsls	r3, r3, #1
 800ae5e:	52d1      	strh	r1, [r2, r3]
      } break;
 800ae60:	e039      	b.n	800aed6 <vm_step+0xb9e>
      case OP_PRINTNL: {
        if (mp_usb_connected()){
 800ae62:	f7fc f989 	bl	8007178 <mp_usb_connected>
 800ae66:	1e03      	subs	r3, r0, #0
 800ae68:	d034      	beq.n	800aed4 <vm_step+0xb9c>
          mp_putcrlf();
 800ae6a:	f7fc f869 	bl	8006f40 <mp_putcrlf>
        }
      } break;
 800ae6e:	e031      	b.n	800aed4 <vm_step+0xb9c>

      default: vm->running=false; break;
 800ae70:	68fa      	ldr	r2, [r7, #12]
 800ae72:	23a3      	movs	r3, #163	@ 0xa3
 800ae74:	005b      	lsls	r3, r3, #1
 800ae76:	2100      	movs	r1, #0
 800ae78:	54d1      	strb	r1, [r2, r3]
 800ae7a:	e02c      	b.n	800aed6 <vm_step+0xb9e>
      case OP_PUSHI: if(!push(vm, rd_i32(p->bc, &vm->ip))) vm->running=false; break;
 800ae7c:	46c0      	nop			@ (mov r8, r8)
 800ae7e:	e02a      	b.n	800aed6 <vm_step+0xb9e>
      case OP_LOAD: { uint8_t idx=p->bc[vm->ip++]; if(idx>=MP_MAX_VARS||!push(vm, vm->vars[idx])) vm->running=false; } break;
 800ae80:	46c0      	nop			@ (mov r8, r8)
 800ae82:	e028      	b.n	800aed6 <vm_step+0xb9e>
      case OP_STORE:{ uint8_t idx=p->bc[vm->ip++]; if(!pop(vm,&a)) vm->running=false; else if(idx<MP_MAX_VARS) vm->vars[idx]=a; } break;
 800ae84:	46c0      	nop			@ (mov r8, r8)
 800ae86:	e026      	b.n	800aed6 <vm_step+0xb9e>
      case OP_ADD: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a+b)) vm->running=false; break;
 800ae88:	46c0      	nop			@ (mov r8, r8)
 800ae8a:	e024      	b.n	800aed6 <vm_step+0xb9e>
      case OP_SUB: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a-b)) vm->running=false; break;
 800ae8c:	46c0      	nop			@ (mov r8, r8)
 800ae8e:	e022      	b.n	800aed6 <vm_step+0xb9e>
      case OP_MUL: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a*b)) vm->running=false; break;
 800ae90:	46c0      	nop			@ (mov r8, r8)
 800ae92:	e020      	b.n	800aed6 <vm_step+0xb9e>
      case OP_DIV: if(!pop(vm,&b)||!pop(vm,&a)||b==0||!push(vm,a/b)) vm->running=false; break;
 800ae94:	46c0      	nop			@ (mov r8, r8)
 800ae96:	e01e      	b.n	800aed6 <vm_step+0xb9e>
      case OP_MOD: if(!pop(vm,&b)||!pop(vm,&a)||b==0||!push(vm,a%b)) vm->running=false; break;
 800ae98:	46c0      	nop			@ (mov r8, r8)
 800ae9a:	e01c      	b.n	800aed6 <vm_step+0xb9e>
      case OP_NEG: if(!pop(vm,&a)||!push(vm,-a)) vm->running=false; break;
 800ae9c:	46c0      	nop			@ (mov r8, r8)
 800ae9e:	e01a      	b.n	800aed6 <vm_step+0xb9e>
      case OP_EQ:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a==b)?1:0)) vm->running=false; break;
 800aea0:	46c0      	nop			@ (mov r8, r8)
 800aea2:	e018      	b.n	800aed6 <vm_step+0xb9e>
      case OP_NEQ: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a!=b)?1:0)) vm->running=false; break;
 800aea4:	46c0      	nop			@ (mov r8, r8)
 800aea6:	e016      	b.n	800aed6 <vm_step+0xb9e>
      case OP_LT:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a<b)?1:0)) vm->running=false; break;
 800aea8:	46c0      	nop			@ (mov r8, r8)
 800aeaa:	e014      	b.n	800aed6 <vm_step+0xb9e>
      case OP_LTE: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a<=b)?1:0)) vm->running=false; break;
 800aeac:	46c0      	nop			@ (mov r8, r8)
 800aeae:	e012      	b.n	800aed6 <vm_step+0xb9e>
      case OP_GT:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a>b)?1:0)) vm->running=false; break;
 800aeb0:	46c0      	nop			@ (mov r8, r8)
 800aeb2:	e010      	b.n	800aed6 <vm_step+0xb9e>
      case OP_GTE: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a>=b)?1:0)) vm->running=false; break;
 800aeb4:	46c0      	nop			@ (mov r8, r8)
 800aeb6:	e00e      	b.n	800aed6 <vm_step+0xb9e>
      case OP_AND: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a&&b)?1:0)) vm->running=false; break;
 800aeb8:	46c0      	nop			@ (mov r8, r8)
 800aeba:	e00c      	b.n	800aed6 <vm_step+0xb9e>
      case OP_OR:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a||b)?1:0)) vm->running=false; break;
 800aebc:	46c0      	nop			@ (mov r8, r8)
 800aebe:	e00a      	b.n	800aed6 <vm_step+0xb9e>
      case OP_NOT: if(!pop(vm,&a)||!push(vm,(!a)?1:0)) vm->running=false; break;
 800aec0:	46c0      	nop			@ (mov r8, r8)
 800aec2:	e008      	b.n	800aed6 <vm_step+0xb9e>
      case OP_JZ:  { uint16_t addr=rd_u16(p->bc,&vm->ip); if(!pop(vm,&a)) vm->running=false; else if(a==0) vm->ip=addr; } break;
 800aec4:	46c0      	nop			@ (mov r8, r8)
 800aec6:	e006      	b.n	800aed6 <vm_step+0xb9e>
        if (!vm->running) break;
 800aec8:	46c0      	nop			@ (mov r8, r8)
 800aeca:	e004      	b.n	800aed6 <vm_step+0xb9e>
      } break;
 800aecc:	46c0      	nop			@ (mov r8, r8)
 800aece:	e002      	b.n	800aed6 <vm_step+0xb9e>
      } break;
 800aed0:	46c0      	nop			@ (mov r8, r8)
 800aed2:	e000      	b.n	800aed6 <vm_step+0xb9e>
      } break;
 800aed4:	46c0      	nop			@ (mov r8, r8)
    }
    ops++;
 800aed6:	216e      	movs	r1, #110	@ 0x6e
 800aed8:	187b      	adds	r3, r7, r1
 800aeda:	881a      	ldrh	r2, [r3, #0]
 800aedc:	187b      	adds	r3, r7, r1
 800aede:	3201      	adds	r2, #1
 800aee0:	801a      	strh	r2, [r3, #0]
  while (vm->running && ops < max_ops){
 800aee2:	68fa      	ldr	r2, [r7, #12]
 800aee4:	23a3      	movs	r3, #163	@ 0xa3
 800aee6:	005b      	lsls	r3, r3, #1
 800aee8:	5cd3      	ldrb	r3, [r2, r3]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d008      	beq.n	800af00 <vm_step+0xbc8>
 800aeee:	236e      	movs	r3, #110	@ 0x6e
 800aef0:	18fa      	adds	r2, r7, r3
 800aef2:	1cbb      	adds	r3, r7, #2
 800aef4:	8812      	ldrh	r2, [r2, #0]
 800aef6:	881b      	ldrh	r3, [r3, #0]
 800aef8:	429a      	cmp	r2, r3
 800aefa:	d201      	bcs.n	800af00 <vm_step+0xbc8>
 800aefc:	f7ff fa5a 	bl	800a3b4 <vm_step+0x7c>
  }
  return vm->running;
 800af00:	68fa      	ldr	r2, [r7, #12]
 800af02:	23a3      	movs	r3, #163	@ 0xa3
 800af04:	005b      	lsls	r3, r3, #1
 800af06:	5cd3      	ldrb	r3, [r2, r3]
}
 800af08:	0018      	movs	r0, r3
 800af0a:	46bd      	mov	sp, r7
 800af0c:	b01c      	add	sp, #112	@ 0x70
 800af0e:	bdb0      	pop	{r4, r5, r7, pc}

0800af10 <fnv1a32_update>:
  uint8_t  reserved[3];
  uint32_t data_len;
  uint32_t checksum;
} mp_hdr_t;

static uint32_t fnv1a32_update(uint32_t h, const void *data, uint32_t len){
 800af10:	b580      	push	{r7, lr}
 800af12:	b086      	sub	sp, #24
 800af14:	af00      	add	r7, sp, #0
 800af16:	60f8      	str	r0, [r7, #12]
 800af18:	60b9      	str	r1, [r7, #8]
 800af1a:	607a      	str	r2, [r7, #4]
  const uint8_t *p=(const uint8_t*)data;
 800af1c:	68bb      	ldr	r3, [r7, #8]
 800af1e:	613b      	str	r3, [r7, #16]
  for (uint32_t i=0;i<len;i++){ h ^= p[i]; h *= 16777619u; }
 800af20:	2300      	movs	r3, #0
 800af22:	617b      	str	r3, [r7, #20]
 800af24:	e017      	b.n	800af56 <fnv1a32_update+0x46>
 800af26:	693a      	ldr	r2, [r7, #16]
 800af28:	697b      	ldr	r3, [r7, #20]
 800af2a:	18d3      	adds	r3, r2, r3
 800af2c:	781b      	ldrb	r3, [r3, #0]
 800af2e:	001a      	movs	r2, r3
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	4053      	eors	r3, r2
 800af34:	60fb      	str	r3, [r7, #12]
 800af36:	68fa      	ldr	r2, [r7, #12]
 800af38:	0013      	movs	r3, r2
 800af3a:	041b      	lsls	r3, r3, #16
 800af3c:	189b      	adds	r3, r3, r2
 800af3e:	005b      	lsls	r3, r3, #1
 800af40:	189b      	adds	r3, r3, r2
 800af42:	00db      	lsls	r3, r3, #3
 800af44:	189b      	adds	r3, r3, r2
 800af46:	00db      	lsls	r3, r3, #3
 800af48:	189b      	adds	r3, r3, r2
 800af4a:	005b      	lsls	r3, r3, #1
 800af4c:	189b      	adds	r3, r3, r2
 800af4e:	60fb      	str	r3, [r7, #12]
 800af50:	697b      	ldr	r3, [r7, #20]
 800af52:	3301      	adds	r3, #1
 800af54:	617b      	str	r3, [r7, #20]
 800af56:	697a      	ldr	r2, [r7, #20]
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	429a      	cmp	r2, r3
 800af5c:	d3e3      	bcc.n	800af26 <fnv1a32_update+0x16>
  return h;
 800af5e:	68fb      	ldr	r3, [r7, #12]
}
 800af60:	0018      	movs	r0, r3
 800af62:	46bd      	mov	sp, r7
 800af64:	b006      	add	sp, #24
 800af66:	bd80      	pop	{r7, pc}

0800af68 <flash_data_start>:

static uint32_t flash_data_start(void){
 800af68:	b580      	push	{r7, lr}
 800af6a:	af00      	add	r7, sp, #0
  return (uint32_t)&__flash_data_start__;
 800af6c:	4b01      	ldr	r3, [pc, #4]	@ (800af74 <flash_data_start+0xc>)
}
 800af6e:	0018      	movs	r0, r3
 800af70:	46bd      	mov	sp, r7
 800af72:	bd80      	pop	{r7, pc}
 800af74:	0803a000 	.word	0x0803a000

0800af78 <flash_data_end>:

static uint32_t flash_data_end(void){
 800af78:	b580      	push	{r7, lr}
 800af7a:	af00      	add	r7, sp, #0
  return (uint32_t)&__flash_data_end__;
 800af7c:	4b01      	ldr	r3, [pc, #4]	@ (800af84 <flash_data_end+0xc>)
}
 800af7e:	0018      	movs	r0, r3
 800af80:	46bd      	mov	sp, r7
 800af82:	bd80      	pop	{r7, pc}
 800af84:	08040000 	.word	0x08040000

0800af88 <flash_data_size>:

static uint32_t flash_data_size(void){
 800af88:	b580      	push	{r7, lr}
 800af8a:	b082      	sub	sp, #8
 800af8c:	af00      	add	r7, sp, #0
  uint32_t start = flash_data_start();
 800af8e:	f7ff ffeb 	bl	800af68 <flash_data_start>
 800af92:	0003      	movs	r3, r0
 800af94:	607b      	str	r3, [r7, #4]
  uint32_t end = flash_data_end();
 800af96:	f7ff ffef 	bl	800af78 <flash_data_end>
 800af9a:	0003      	movs	r3, r0
 800af9c:	603b      	str	r3, [r7, #0]
  return (end > start) ? (end - start) : 0u;
 800af9e:	683a      	ldr	r2, [r7, #0]
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	429a      	cmp	r2, r3
 800afa4:	d903      	bls.n	800afae <flash_data_size+0x26>
 800afa6:	683a      	ldr	r2, [r7, #0]
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	1ad3      	subs	r3, r2, r3
 800afac:	e000      	b.n	800afb0 <flash_data_size+0x28>
 800afae:	2300      	movs	r3, #0
}
 800afb0:	0018      	movs	r0, r3
 800afb2:	46bd      	mov	sp, r7
 800afb4:	b002      	add	sp, #8
 800afb6:	bd80      	pop	{r7, pc}

0800afb8 <flash_err_clear>:

static const char *g_flash_err = 0;
static uint32_t g_flash_hal_err = 0;

static void flash_err_clear(void){
 800afb8:	b580      	push	{r7, lr}
 800afba:	af00      	add	r7, sp, #0
  g_flash_err = 0;
 800afbc:	4b04      	ldr	r3, [pc, #16]	@ (800afd0 <flash_err_clear+0x18>)
 800afbe:	2200      	movs	r2, #0
 800afc0:	601a      	str	r2, [r3, #0]
  g_flash_hal_err = 0;
 800afc2:	4b04      	ldr	r3, [pc, #16]	@ (800afd4 <flash_err_clear+0x1c>)
 800afc4:	2200      	movs	r2, #0
 800afc6:	601a      	str	r2, [r3, #0]
}
 800afc8:	46c0      	nop			@ (mov r8, r8)
 800afca:	46bd      	mov	sp, r7
 800afcc:	bd80      	pop	{r7, pc}
 800afce:	46c0      	nop			@ (mov r8, r8)
 800afd0:	20000930 	.word	0x20000930
 800afd4:	20000934 	.word	0x20000934

0800afd8 <flash_err_set>:

static void flash_err_set(const char *msg){
 800afd8:	b580      	push	{r7, lr}
 800afda:	b082      	sub	sp, #8
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
  g_flash_err = msg;
 800afe0:	4b05      	ldr	r3, [pc, #20]	@ (800aff8 <flash_err_set+0x20>)
 800afe2:	687a      	ldr	r2, [r7, #4]
 800afe4:	601a      	str	r2, [r3, #0]
  g_flash_hal_err = HAL_FLASH_GetError();
 800afe6:	f008 fa7b 	bl	80134e0 <HAL_FLASH_GetError>
 800afea:	0002      	movs	r2, r0
 800afec:	4b03      	ldr	r3, [pc, #12]	@ (800affc <flash_err_set+0x24>)
 800afee:	601a      	str	r2, [r3, #0]
}
 800aff0:	46c0      	nop			@ (mov r8, r8)
 800aff2:	46bd      	mov	sp, r7
 800aff4:	b002      	add	sp, #8
 800aff6:	bd80      	pop	{r7, pc}
 800aff8:	20000930 	.word	0x20000930
 800affc:	20000934 	.word	0x20000934

0800b000 <flash_clear_errors>:

static void flash_clear_errors(void){
 800b000:	b580      	push	{r7, lr}
 800b002:	af00      	add	r7, sp, #0
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800b004:	4b11      	ldr	r3, [pc, #68]	@ (800b04c <flash_clear_errors+0x4c>)
 800b006:	2201      	movs	r2, #1
 800b008:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800b00a:	4b10      	ldr	r3, [pc, #64]	@ (800b04c <flash_clear_errors+0x4c>)
 800b00c:	2202      	movs	r2, #2
 800b00e:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PROGERR);
 800b010:	4b0e      	ldr	r3, [pc, #56]	@ (800b04c <flash_clear_errors+0x4c>)
 800b012:	2208      	movs	r2, #8
 800b014:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800b016:	4b0d      	ldr	r3, [pc, #52]	@ (800b04c <flash_clear_errors+0x4c>)
 800b018:	2210      	movs	r2, #16
 800b01a:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800b01c:	4b0b      	ldr	r3, [pc, #44]	@ (800b04c <flash_clear_errors+0x4c>)
 800b01e:	2220      	movs	r2, #32
 800b020:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_SIZERR);
 800b022:	4b0a      	ldr	r3, [pc, #40]	@ (800b04c <flash_clear_errors+0x4c>)
 800b024:	2240      	movs	r2, #64	@ 0x40
 800b026:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800b028:	4b08      	ldr	r3, [pc, #32]	@ (800b04c <flash_clear_errors+0x4c>)
 800b02a:	2280      	movs	r2, #128	@ 0x80
 800b02c:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_MISERR);
 800b02e:	4b07      	ldr	r3, [pc, #28]	@ (800b04c <flash_clear_errors+0x4c>)
 800b030:	2280      	movs	r2, #128	@ 0x80
 800b032:	0052      	lsls	r2, r2, #1
 800b034:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_FASTERR);
 800b036:	4b05      	ldr	r3, [pc, #20]	@ (800b04c <flash_clear_errors+0x4c>)
 800b038:	2280      	movs	r2, #128	@ 0x80
 800b03a:	0092      	lsls	r2, r2, #2
 800b03c:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800b03e:	4b03      	ldr	r3, [pc, #12]	@ (800b04c <flash_clear_errors+0x4c>)
 800b040:	2280      	movs	r2, #128	@ 0x80
 800b042:	0212      	lsls	r2, r2, #8
 800b044:	611a      	str	r2, [r3, #16]
}
 800b046:	46c0      	nop			@ (mov r8, r8)
 800b048:	46bd      	mov	sp, r7
 800b04a:	bd80      	pop	{r7, pc}
 800b04c:	40022000 	.word	0x40022000

0800b050 <slot_size_bytes>:

static uint32_t slot_size_bytes(void){
 800b050:	b580      	push	{r7, lr}
 800b052:	b082      	sub	sp, #8
 800b054:	af00      	add	r7, sp, #0
  uint32_t total = flash_data_size();
 800b056:	f7ff ff97 	bl	800af88 <flash_data_size>
 800b05a:	0003      	movs	r3, r0
 800b05c:	607b      	str	r3, [r7, #4]
  if (total == 0) return 0u;
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	2b00      	cmp	r3, #0
 800b062:	d101      	bne.n	800b068 <slot_size_bytes+0x18>
 800b064:	2300      	movs	r3, #0
 800b066:	e00b      	b.n	800b080 <slot_size_bytes+0x30>
  uint32_t slot = total / (uint32_t)MP_FLASH_SLOT_COUNT;
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	2103      	movs	r1, #3
 800b06c:	0018      	movs	r0, r3
 800b06e:	f7f5 f871 	bl	8000154 <__udivsi3>
 800b072:	0003      	movs	r3, r0
 800b074:	603b      	str	r3, [r7, #0]
  slot = (slot / (uint32_t)MP_FLASH_PAGE_SIZE) * (uint32_t)MP_FLASH_PAGE_SIZE;
 800b076:	683b      	ldr	r3, [r7, #0]
 800b078:	0adb      	lsrs	r3, r3, #11
 800b07a:	02db      	lsls	r3, r3, #11
 800b07c:	603b      	str	r3, [r7, #0]
  return slot;
 800b07e:	683b      	ldr	r3, [r7, #0]
}
 800b080:	0018      	movs	r0, r3
 800b082:	46bd      	mov	sp, r7
 800b084:	b002      	add	sp, #8
 800b086:	bd80      	pop	{r7, pc}

0800b088 <slot_base_addr>:

static uint32_t slot_base_addr(uint8_t slot){
 800b088:	b580      	push	{r7, lr}
 800b08a:	b084      	sub	sp, #16
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	0002      	movs	r2, r0
 800b090:	1dfb      	adds	r3, r7, #7
 800b092:	701a      	strb	r2, [r3, #0]
  uint32_t ss = slot_size_bytes();
 800b094:	f7ff ffdc 	bl	800b050 <slot_size_bytes>
 800b098:	0003      	movs	r3, r0
 800b09a:	60fb      	str	r3, [r7, #12]
  uint32_t start = flash_data_start();
 800b09c:	f7ff ff64 	bl	800af68 <flash_data_start>
 800b0a0:	0003      	movs	r3, r0
 800b0a2:	60bb      	str	r3, [r7, #8]
  if (slot < 1) slot = 1;
 800b0a4:	1dfb      	adds	r3, r7, #7
 800b0a6:	781b      	ldrb	r3, [r3, #0]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d102      	bne.n	800b0b2 <slot_base_addr+0x2a>
 800b0ac:	1dfb      	adds	r3, r7, #7
 800b0ae:	2201      	movs	r2, #1
 800b0b0:	701a      	strb	r2, [r3, #0]
  if (slot > MP_FLASH_SLOT_COUNT) slot = MP_FLASH_SLOT_COUNT;
 800b0b2:	1dfb      	adds	r3, r7, #7
 800b0b4:	781b      	ldrb	r3, [r3, #0]
 800b0b6:	2b03      	cmp	r3, #3
 800b0b8:	d902      	bls.n	800b0c0 <slot_base_addr+0x38>
 800b0ba:	1dfb      	adds	r3, r7, #7
 800b0bc:	2203      	movs	r2, #3
 800b0be:	701a      	strb	r2, [r3, #0]
  return start + ss * (uint32_t)(slot - 1);
 800b0c0:	1dfb      	adds	r3, r7, #7
 800b0c2:	781b      	ldrb	r3, [r3, #0]
 800b0c4:	3b01      	subs	r3, #1
 800b0c6:	001a      	movs	r2, r3
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	435a      	muls	r2, r3
 800b0cc:	68bb      	ldr	r3, [r7, #8]
 800b0ce:	18d3      	adds	r3, r2, r3
}
 800b0d0:	0018      	movs	r0, r3
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	b004      	add	sp, #16
 800b0d6:	bd80      	pop	{r7, pc}

0800b0d8 <flash_unlock>:

static bool flash_unlock(void){ return (HAL_FLASH_Unlock()==HAL_OK); }
 800b0d8:	b580      	push	{r7, lr}
 800b0da:	af00      	add	r7, sp, #0
 800b0dc:	f008 f9c0 	bl	8013460 <HAL_FLASH_Unlock>
 800b0e0:	0003      	movs	r3, r0
 800b0e2:	425a      	negs	r2, r3
 800b0e4:	4153      	adcs	r3, r2
 800b0e6:	b2db      	uxtb	r3, r3
 800b0e8:	0018      	movs	r0, r3
 800b0ea:	46bd      	mov	sp, r7
 800b0ec:	bd80      	pop	{r7, pc}

0800b0ee <flash_lock>:
static void flash_lock(void){ (void)HAL_FLASH_Lock(); }
 800b0ee:	b580      	push	{r7, lr}
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	f008 f9d9 	bl	80134a8 <HAL_FLASH_Lock>
 800b0f6:	46c0      	nop			@ (mov r8, r8)
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	bd80      	pop	{r7, pc}

0800b0fc <flash_erase_region>:

static bool flash_erase_region(uint32_t addr, uint32_t size){
 800b0fc:	b590      	push	{r4, r7, lr}
 800b0fe:	b08d      	sub	sp, #52	@ 0x34
 800b100:	af00      	add	r7, sp, #0
 800b102:	6078      	str	r0, [r7, #4]
 800b104:	6039      	str	r1, [r7, #0]
  if (size==0) return true;
 800b106:	683b      	ldr	r3, [r7, #0]
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d101      	bne.n	800b110 <flash_erase_region+0x14>
 800b10c:	2301      	movs	r3, #1
 800b10e:	e03b      	b.n	800b188 <flash_erase_region+0x8c>
  uint32_t start=addr;
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t end=addr + size - 1;
 800b114:	687a      	ldr	r2, [r7, #4]
 800b116:	683b      	ldr	r3, [r7, #0]
 800b118:	18d3      	adds	r3, r2, r3
 800b11a:	3b01      	subs	r3, #1
 800b11c:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t page = (start - FLASH_BASE) / MP_FLASH_PAGE_SIZE;
 800b11e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b120:	22f8      	movs	r2, #248	@ 0xf8
 800b122:	0612      	lsls	r2, r2, #24
 800b124:	4694      	mov	ip, r2
 800b126:	4463      	add	r3, ip
 800b128:	0adb      	lsrs	r3, r3, #11
 800b12a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t page_end = (end - FLASH_BASE) / MP_FLASH_PAGE_SIZE;
 800b12c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b12e:	22f8      	movs	r2, #248	@ 0xf8
 800b130:	0612      	lsls	r2, r2, #24
 800b132:	4694      	mov	ip, r2
 800b134:	4463      	add	r3, ip
 800b136:	0adb      	lsrs	r3, r3, #11
 800b138:	623b      	str	r3, [r7, #32]

  if (page_end < page) return false;
 800b13a:	6a3a      	ldr	r2, [r7, #32]
 800b13c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b13e:	429a      	cmp	r2, r3
 800b140:	d201      	bcs.n	800b146 <flash_erase_region+0x4a>
 800b142:	2300      	movs	r3, #0
 800b144:	e020      	b.n	800b188 <flash_erase_region+0x8c>

  FLASH_EraseInitTypeDef ei; memset(&ei,0,sizeof(ei));
 800b146:	2410      	movs	r4, #16
 800b148:	193b      	adds	r3, r7, r4
 800b14a:	2210      	movs	r2, #16
 800b14c:	2100      	movs	r1, #0
 800b14e:	0018      	movs	r0, r3
 800b150:	f019 fcbc 	bl	8024acc <memset>
  uint32_t page_error=0;
 800b154:	2300      	movs	r3, #0
 800b156:	60fb      	str	r3, [r7, #12]
  ei.TypeErase = FLASH_TYPEERASE_PAGES;
 800b158:	0021      	movs	r1, r4
 800b15a:	187b      	adds	r3, r7, r1
 800b15c:	2202      	movs	r2, #2
 800b15e:	601a      	str	r2, [r3, #0]
  ei.Page = page;
 800b160:	187b      	adds	r3, r7, r1
 800b162:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b164:	609a      	str	r2, [r3, #8]
  ei.NbPages = (page_end - page) + 1;
 800b166:	6a3a      	ldr	r2, [r7, #32]
 800b168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b16a:	1ad3      	subs	r3, r2, r3
 800b16c:	1c5a      	adds	r2, r3, #1
 800b16e:	187b      	adds	r3, r7, r1
 800b170:	60da      	str	r2, [r3, #12]
  return (HAL_FLASHEx_Erase(&ei, &page_error) == HAL_OK);
 800b172:	230c      	movs	r3, #12
 800b174:	18fa      	adds	r2, r7, r3
 800b176:	187b      	adds	r3, r7, r1
 800b178:	0011      	movs	r1, r2
 800b17a:	0018      	movs	r0, r3
 800b17c:	f008 fa28 	bl	80135d0 <HAL_FLASHEx_Erase>
 800b180:	0003      	movs	r3, r0
 800b182:	425a      	negs	r2, r3
 800b184:	4153      	adcs	r3, r2
 800b186:	b2db      	uxtb	r3, r3
}
 800b188:	0018      	movs	r0, r3
 800b18a:	46bd      	mov	sp, r7
 800b18c:	b00d      	add	sp, #52	@ 0x34
 800b18e:	bd90      	pop	{r4, r7, pc}

0800b190 <flash_prog_dw>:
  uint32_t addr;
  uint8_t buf[8];
  uint8_t fill;
} flash_stream_t;

static bool flash_prog_dw(uint32_t addr, const uint8_t *buf){
 800b190:	b580      	push	{r7, lr}
 800b192:	b086      	sub	sp, #24
 800b194:	af00      	add	r7, sp, #0
 800b196:	6078      	str	r0, [r7, #4]
 800b198:	6039      	str	r1, [r7, #0]
  uint64_t dw = 0xFFFFFFFFFFFFFFFFull;
 800b19a:	2201      	movs	r2, #1
 800b19c:	4252      	negs	r2, r2
 800b19e:	17d3      	asrs	r3, r2, #31
 800b1a0:	60ba      	str	r2, [r7, #8]
 800b1a2:	60fb      	str	r3, [r7, #12]
  uint8_t *pdw = (uint8_t*)&dw;
 800b1a4:	2308      	movs	r3, #8
 800b1a6:	18fb      	adds	r3, r7, r3
 800b1a8:	613b      	str	r3, [r7, #16]
  for (uint32_t k=0;k<8;k++) pdw[k] = buf[k];
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	617b      	str	r3, [r7, #20]
 800b1ae:	e00a      	b.n	800b1c6 <flash_prog_dw+0x36>
 800b1b0:	683a      	ldr	r2, [r7, #0]
 800b1b2:	697b      	ldr	r3, [r7, #20]
 800b1b4:	18d2      	adds	r2, r2, r3
 800b1b6:	6939      	ldr	r1, [r7, #16]
 800b1b8:	697b      	ldr	r3, [r7, #20]
 800b1ba:	18cb      	adds	r3, r1, r3
 800b1bc:	7812      	ldrb	r2, [r2, #0]
 800b1be:	701a      	strb	r2, [r3, #0]
 800b1c0:	697b      	ldr	r3, [r7, #20]
 800b1c2:	3301      	adds	r3, #1
 800b1c4:	617b      	str	r3, [r7, #20]
 800b1c6:	697b      	ldr	r3, [r7, #20]
 800b1c8:	2b07      	cmp	r3, #7
 800b1ca:	d9f1      	bls.n	800b1b0 <flash_prog_dw+0x20>
  return (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, addr, dw) == HAL_OK);
 800b1cc:	68ba      	ldr	r2, [r7, #8]
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	6879      	ldr	r1, [r7, #4]
 800b1d2:	2001      	movs	r0, #1
 800b1d4:	f008 f8f6 	bl	80133c4 <HAL_FLASH_Program>
 800b1d8:	0003      	movs	r3, r0
 800b1da:	425a      	negs	r2, r3
 800b1dc:	4153      	adcs	r3, r2
 800b1de:	b2db      	uxtb	r3, r3
}
 800b1e0:	0018      	movs	r0, r3
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	b006      	add	sp, #24
 800b1e6:	bd80      	pop	{r7, pc}

0800b1e8 <flash_stream_init>:

static bool flash_stream_init(flash_stream_t *s, uint32_t base){
 800b1e8:	b580      	push	{r7, lr}
 800b1ea:	b082      	sub	sp, #8
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	6078      	str	r0, [r7, #4]
 800b1f0:	6039      	str	r1, [r7, #0]
  if (!s || (base & 0x7u)) return false;
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d003      	beq.n	800b200 <flash_stream_init+0x18>
 800b1f8:	683b      	ldr	r3, [r7, #0]
 800b1fa:	2207      	movs	r2, #7
 800b1fc:	4013      	ands	r3, r2
 800b1fe:	d001      	beq.n	800b204 <flash_stream_init+0x1c>
 800b200:	2300      	movs	r3, #0
 800b202:	e00d      	b.n	800b220 <flash_stream_init+0x38>
  s->addr = base;
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	683a      	ldr	r2, [r7, #0]
 800b208:	601a      	str	r2, [r3, #0]
  s->fill = 0;
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	2200      	movs	r2, #0
 800b20e:	731a      	strb	r2, [r3, #12]
  memset(s->buf, 0xFF, sizeof(s->buf));
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	3304      	adds	r3, #4
 800b214:	2208      	movs	r2, #8
 800b216:	21ff      	movs	r1, #255	@ 0xff
 800b218:	0018      	movs	r0, r3
 800b21a:	f019 fc57 	bl	8024acc <memset>
  return true;
 800b21e:	2301      	movs	r3, #1
}
 800b220:	0018      	movs	r0, r3
 800b222:	46bd      	mov	sp, r7
 800b224:	b002      	add	sp, #8
 800b226:	bd80      	pop	{r7, pc}

0800b228 <flash_stream_write>:

static bool flash_stream_write(flash_stream_t *s, const uint8_t *data, uint32_t len){
 800b228:	b580      	push	{r7, lr}
 800b22a:	b086      	sub	sp, #24
 800b22c:	af00      	add	r7, sp, #0
 800b22e:	60f8      	str	r0, [r7, #12]
 800b230:	60b9      	str	r1, [r7, #8]
 800b232:	607a      	str	r2, [r7, #4]
  if (!s || !data) return false;
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	2b00      	cmp	r3, #0
 800b238:	d002      	beq.n	800b240 <flash_stream_write+0x18>
 800b23a:	68bb      	ldr	r3, [r7, #8]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d101      	bne.n	800b244 <flash_stream_write+0x1c>
 800b240:	2300      	movs	r3, #0
 800b242:	e03d      	b.n	800b2c0 <flash_stream_write+0x98>
  for (uint32_t i=0;i<len;i++){
 800b244:	2300      	movs	r3, #0
 800b246:	617b      	str	r3, [r7, #20]
 800b248:	e035      	b.n	800b2b6 <flash_stream_write+0x8e>
    s->buf[s->fill++] = data[i];
 800b24a:	68ba      	ldr	r2, [r7, #8]
 800b24c:	697b      	ldr	r3, [r7, #20]
 800b24e:	18d2      	adds	r2, r2, r3
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	7b1b      	ldrb	r3, [r3, #12]
 800b254:	1c59      	adds	r1, r3, #1
 800b256:	b2c8      	uxtb	r0, r1
 800b258:	68f9      	ldr	r1, [r7, #12]
 800b25a:	7308      	strb	r0, [r1, #12]
 800b25c:	0019      	movs	r1, r3
 800b25e:	7812      	ldrb	r2, [r2, #0]
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	185b      	adds	r3, r3, r1
 800b264:	711a      	strb	r2, [r3, #4]
    if (s->fill == 8){
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	7b1b      	ldrb	r3, [r3, #12]
 800b26a:	2b08      	cmp	r3, #8
 800b26c:	d120      	bne.n	800b2b0 <flash_stream_write+0x88>
      if (!flash_prog_dw(s->addr, s->buf)) return false;
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	681a      	ldr	r2, [r3, #0]
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	3304      	adds	r3, #4
 800b276:	0019      	movs	r1, r3
 800b278:	0010      	movs	r0, r2
 800b27a:	f7ff ff89 	bl	800b190 <flash_prog_dw>
 800b27e:	0003      	movs	r3, r0
 800b280:	001a      	movs	r2, r3
 800b282:	2301      	movs	r3, #1
 800b284:	4053      	eors	r3, r2
 800b286:	b2db      	uxtb	r3, r3
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d001      	beq.n	800b290 <flash_stream_write+0x68>
 800b28c:	2300      	movs	r3, #0
 800b28e:	e017      	b.n	800b2c0 <flash_stream_write+0x98>
      s->addr += 8;
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	3308      	adds	r3, #8
 800b296:	001a      	movs	r2, r3
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	601a      	str	r2, [r3, #0]
      s->fill = 0;
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	2200      	movs	r2, #0
 800b2a0:	731a      	strb	r2, [r3, #12]
      memset(s->buf, 0xFF, sizeof(s->buf));
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	3304      	adds	r3, #4
 800b2a6:	2208      	movs	r2, #8
 800b2a8:	21ff      	movs	r1, #255	@ 0xff
 800b2aa:	0018      	movs	r0, r3
 800b2ac:	f019 fc0e 	bl	8024acc <memset>
  for (uint32_t i=0;i<len;i++){
 800b2b0:	697b      	ldr	r3, [r7, #20]
 800b2b2:	3301      	adds	r3, #1
 800b2b4:	617b      	str	r3, [r7, #20]
 800b2b6:	697a      	ldr	r2, [r7, #20]
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	429a      	cmp	r2, r3
 800b2bc:	d3c5      	bcc.n	800b24a <flash_stream_write+0x22>
    }
  }
  return true;
 800b2be:	2301      	movs	r3, #1
}
 800b2c0:	0018      	movs	r0, r3
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	b006      	add	sp, #24
 800b2c6:	bd80      	pop	{r7, pc}

0800b2c8 <flash_stream_flush>:

static bool flash_stream_flush(flash_stream_t *s){
 800b2c8:	b580      	push	{r7, lr}
 800b2ca:	b082      	sub	sp, #8
 800b2cc:	af00      	add	r7, sp, #0
 800b2ce:	6078      	str	r0, [r7, #4]
  if (!s) return false;
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d101      	bne.n	800b2da <flash_stream_flush+0x12>
 800b2d6:	2300      	movs	r3, #0
 800b2d8:	e027      	b.n	800b32a <flash_stream_flush+0x62>
  if (s->fill == 0) return true;
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	7b1b      	ldrb	r3, [r3, #12]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d101      	bne.n	800b2e6 <flash_stream_flush+0x1e>
 800b2e2:	2301      	movs	r3, #1
 800b2e4:	e021      	b.n	800b32a <flash_stream_flush+0x62>
  if (!flash_prog_dw(s->addr, s->buf)) return false;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	681a      	ldr	r2, [r3, #0]
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	3304      	adds	r3, #4
 800b2ee:	0019      	movs	r1, r3
 800b2f0:	0010      	movs	r0, r2
 800b2f2:	f7ff ff4d 	bl	800b190 <flash_prog_dw>
 800b2f6:	0003      	movs	r3, r0
 800b2f8:	001a      	movs	r2, r3
 800b2fa:	2301      	movs	r3, #1
 800b2fc:	4053      	eors	r3, r2
 800b2fe:	b2db      	uxtb	r3, r3
 800b300:	2b00      	cmp	r3, #0
 800b302:	d001      	beq.n	800b308 <flash_stream_flush+0x40>
 800b304:	2300      	movs	r3, #0
 800b306:	e010      	b.n	800b32a <flash_stream_flush+0x62>
  s->addr += 8;
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	3308      	adds	r3, #8
 800b30e:	001a      	movs	r2, r3
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	601a      	str	r2, [r3, #0]
  s->fill = 0;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	2200      	movs	r2, #0
 800b318:	731a      	strb	r2, [r3, #12]
  memset(s->buf, 0xFF, sizeof(s->buf));
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	3304      	adds	r3, #4
 800b31e:	2208      	movs	r2, #8
 800b320:	21ff      	movs	r1, #255	@ 0xff
 800b322:	0018      	movs	r0, r3
 800b324:	f019 fbd2 	bl	8024acc <memset>
  return true;
 800b328:	2301      	movs	r3, #1
}
 800b32a:	0018      	movs	r0, r3
 800b32c:	46bd      	mov	sp, r7
 800b32e:	b002      	add	sp, #8
 800b330:	bd80      	pop	{r7, pc}
	...

0800b334 <storage_save_slot>:

static bool storage_save_slot(uint8_t slot, const mp_editor_t *ed, bool autorun){
 800b334:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b336:	b097      	sub	sp, #92	@ 0x5c
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6039      	str	r1, [r7, #0]
 800b33c:	0011      	movs	r1, r2
 800b33e:	1dfb      	adds	r3, r7, #7
 800b340:	1c02      	adds	r2, r0, #0
 800b342:	701a      	strb	r2, [r3, #0]
 800b344:	1dbb      	adds	r3, r7, #6
 800b346:	1c0a      	adds	r2, r1, #0
 800b348:	701a      	strb	r2, [r3, #0]
  flash_err_clear();
 800b34a:	f7ff fe35 	bl	800afb8 <flash_err_clear>
  mp_hdr_t hdr; memset(&hdr,0,sizeof(hdr));
 800b34e:	2424      	movs	r4, #36	@ 0x24
 800b350:	193b      	adds	r3, r7, r4
 800b352:	2214      	movs	r2, #20
 800b354:	2100      	movs	r1, #0
 800b356:	0018      	movs	r0, r3
 800b358:	f019 fbb8 	bl	8024acc <memset>
  hdr.magic = MP_MAGIC;
 800b35c:	0021      	movs	r1, r4
 800b35e:	187b      	adds	r3, r7, r1
 800b360:	4adb      	ldr	r2, [pc, #876]	@ (800b6d0 <storage_save_slot+0x39c>)
 800b362:	601a      	str	r2, [r3, #0]
  hdr.version = 2;
 800b364:	187b      	adds	r3, r7, r1
 800b366:	2202      	movs	r2, #2
 800b368:	809a      	strh	r2, [r3, #4]
  hdr.count = ed->count;
 800b36a:	683b      	ldr	r3, [r7, #0]
 800b36c:	4ad9      	ldr	r2, [pc, #868]	@ (800b6d4 <storage_save_slot+0x3a0>)
 800b36e:	5c9b      	ldrb	r3, [r3, r2]
 800b370:	001a      	movs	r2, r3
 800b372:	187b      	adds	r3, r7, r1
 800b374:	80da      	strh	r2, [r3, #6]
  hdr.autorun = autorun ? 1 : 0;
 800b376:	1dbb      	adds	r3, r7, #6
 800b378:	781b      	ldrb	r3, [r3, #0]
 800b37a:	001a      	movs	r2, r3
 800b37c:	187b      	adds	r3, r7, r1
 800b37e:	721a      	strb	r2, [r3, #8]

  uint32_t data_len=0;
 800b380:	2300      	movs	r3, #0
 800b382:	657b      	str	r3, [r7, #84]	@ 0x54
  for (uint8_t i=0;i<ed->count;i++){
 800b384:	2353      	movs	r3, #83	@ 0x53
 800b386:	18fb      	adds	r3, r7, r3
 800b388:	2200      	movs	r2, #0
 800b38a:	701a      	strb	r2, [r3, #0]
 800b38c:	e01a      	b.n	800b3c4 <storage_save_slot+0x90>
    uint8_t slen = (uint8_t)strnlen(ed->lines[i].text, MP_LINE_LEN-1);
 800b38e:	2453      	movs	r4, #83	@ 0x53
 800b390:	193b      	adds	r3, r7, r4
 800b392:	781b      	ldrb	r3, [r3, #0]
 800b394:	224c      	movs	r2, #76	@ 0x4c
 800b396:	4353      	muls	r3, r2
 800b398:	683a      	ldr	r2, [r7, #0]
 800b39a:	18d3      	adds	r3, r2, r3
 800b39c:	3304      	adds	r3, #4
 800b39e:	2147      	movs	r1, #71	@ 0x47
 800b3a0:	0018      	movs	r0, r3
 800b3a2:	f019 fbc0 	bl	8024b26 <strnlen>
 800b3a6:	0002      	movs	r2, r0
 800b3a8:	2138      	movs	r1, #56	@ 0x38
 800b3aa:	187b      	adds	r3, r7, r1
 800b3ac:	701a      	strb	r2, [r3, #0]
    data_len += 2 + 1 + slen;
 800b3ae:	187b      	adds	r3, r7, r1
 800b3b0:	781a      	ldrb	r2, [r3, #0]
 800b3b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b3b4:	18d3      	adds	r3, r2, r3
 800b3b6:	3303      	adds	r3, #3
 800b3b8:	657b      	str	r3, [r7, #84]	@ 0x54
  for (uint8_t i=0;i<ed->count;i++){
 800b3ba:	193b      	adds	r3, r7, r4
 800b3bc:	781a      	ldrb	r2, [r3, #0]
 800b3be:	193b      	adds	r3, r7, r4
 800b3c0:	3201      	adds	r2, #1
 800b3c2:	701a      	strb	r2, [r3, #0]
 800b3c4:	683b      	ldr	r3, [r7, #0]
 800b3c6:	4ac3      	ldr	r2, [pc, #780]	@ (800b6d4 <storage_save_slot+0x3a0>)
 800b3c8:	5c9b      	ldrb	r3, [r3, r2]
 800b3ca:	2253      	movs	r2, #83	@ 0x53
 800b3cc:	18ba      	adds	r2, r7, r2
 800b3ce:	7812      	ldrb	r2, [r2, #0]
 800b3d0:	429a      	cmp	r2, r3
 800b3d2:	d3dc      	bcc.n	800b38e <storage_save_slot+0x5a>
  }
  hdr.data_len = data_len;
 800b3d4:	2124      	movs	r1, #36	@ 0x24
 800b3d6:	187b      	adds	r3, r7, r1
 800b3d8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b3da:	60da      	str	r2, [r3, #12]
  hdr.checksum = 0;
 800b3dc:	187b      	adds	r3, r7, r1
 800b3de:	2200      	movs	r2, #0
 800b3e0:	611a      	str	r2, [r3, #16]

  uint32_t h = 2166136261u;
 800b3e2:	4bbd      	ldr	r3, [pc, #756]	@ (800b6d8 <storage_save_slot+0x3a4>)
 800b3e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  h = fnv1a32_update(h, &hdr, sizeof(hdr));
 800b3e6:	1879      	adds	r1, r7, r1
 800b3e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b3ea:	2214      	movs	r2, #20
 800b3ec:	0018      	movs	r0, r3
 800b3ee:	f7ff fd8f 	bl	800af10 <fnv1a32_update>
 800b3f2:	0003      	movs	r3, r0
 800b3f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  for (uint8_t i=0;i<ed->count;i++){
 800b3f6:	234b      	movs	r3, #75	@ 0x4b
 800b3f8:	18fb      	adds	r3, r7, r3
 800b3fa:	2200      	movs	r2, #0
 800b3fc:	701a      	strb	r2, [r3, #0]
 800b3fe:	e03f      	b.n	800b480 <storage_save_slot+0x14c>
    uint16_t ln = (uint16_t)ed->lines[i].line_no;
 800b400:	244b      	movs	r4, #75	@ 0x4b
 800b402:	193b      	adds	r3, r7, r4
 800b404:	781a      	ldrb	r2, [r3, #0]
 800b406:	683b      	ldr	r3, [r7, #0]
 800b408:	214c      	movs	r1, #76	@ 0x4c
 800b40a:	434a      	muls	r2, r1
 800b40c:	58d3      	ldr	r3, [r2, r3]
 800b40e:	b29a      	uxth	r2, r3
 800b410:	2612      	movs	r6, #18
 800b412:	19bb      	adds	r3, r7, r6
 800b414:	801a      	strh	r2, [r3, #0]
    uint8_t slen = (uint8_t)strnlen(ed->lines[i].text, MP_LINE_LEN-1);
 800b416:	193b      	adds	r3, r7, r4
 800b418:	781b      	ldrb	r3, [r3, #0]
 800b41a:	224c      	movs	r2, #76	@ 0x4c
 800b41c:	4353      	muls	r3, r2
 800b41e:	683a      	ldr	r2, [r7, #0]
 800b420:	18d3      	adds	r3, r2, r3
 800b422:	3304      	adds	r3, #4
 800b424:	2147      	movs	r1, #71	@ 0x47
 800b426:	0018      	movs	r0, r3
 800b428:	f019 fb7d 	bl	8024b26 <strnlen>
 800b42c:	0003      	movs	r3, r0
 800b42e:	b2da      	uxtb	r2, r3
 800b430:	2511      	movs	r5, #17
 800b432:	197b      	adds	r3, r7, r5
 800b434:	701a      	strb	r2, [r3, #0]
    h = fnv1a32_update(h, &ln, 2);
 800b436:	19b9      	adds	r1, r7, r6
 800b438:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b43a:	2202      	movs	r2, #2
 800b43c:	0018      	movs	r0, r3
 800b43e:	f7ff fd67 	bl	800af10 <fnv1a32_update>
 800b442:	0003      	movs	r3, r0
 800b444:	64fb      	str	r3, [r7, #76]	@ 0x4c
    h = fnv1a32_update(h, &slen, 1);
 800b446:	1979      	adds	r1, r7, r5
 800b448:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b44a:	2201      	movs	r2, #1
 800b44c:	0018      	movs	r0, r3
 800b44e:	f7ff fd5f 	bl	800af10 <fnv1a32_update>
 800b452:	0003      	movs	r3, r0
 800b454:	64fb      	str	r3, [r7, #76]	@ 0x4c
    h = fnv1a32_update(h, ed->lines[i].text, slen);
 800b456:	193b      	adds	r3, r7, r4
 800b458:	781b      	ldrb	r3, [r3, #0]
 800b45a:	224c      	movs	r2, #76	@ 0x4c
 800b45c:	4353      	muls	r3, r2
 800b45e:	683a      	ldr	r2, [r7, #0]
 800b460:	18d3      	adds	r3, r2, r3
 800b462:	1d19      	adds	r1, r3, #4
 800b464:	197b      	adds	r3, r7, r5
 800b466:	781b      	ldrb	r3, [r3, #0]
 800b468:	001a      	movs	r2, r3
 800b46a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b46c:	0018      	movs	r0, r3
 800b46e:	f7ff fd4f 	bl	800af10 <fnv1a32_update>
 800b472:	0003      	movs	r3, r0
 800b474:	64fb      	str	r3, [r7, #76]	@ 0x4c
  for (uint8_t i=0;i<ed->count;i++){
 800b476:	193b      	adds	r3, r7, r4
 800b478:	781a      	ldrb	r2, [r3, #0]
 800b47a:	193b      	adds	r3, r7, r4
 800b47c:	3201      	adds	r2, #1
 800b47e:	701a      	strb	r2, [r3, #0]
 800b480:	683b      	ldr	r3, [r7, #0]
 800b482:	4a94      	ldr	r2, [pc, #592]	@ (800b6d4 <storage_save_slot+0x3a0>)
 800b484:	5c9b      	ldrb	r3, [r3, r2]
 800b486:	224b      	movs	r2, #75	@ 0x4b
 800b488:	18ba      	adds	r2, r7, r2
 800b48a:	7812      	ldrb	r2, [r2, #0]
 800b48c:	429a      	cmp	r2, r3
 800b48e:	d3b7      	bcc.n	800b400 <storage_save_slot+0xcc>
  }
  hdr.checksum = h;
 800b490:	2324      	movs	r3, #36	@ 0x24
 800b492:	18fb      	adds	r3, r7, r3
 800b494:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b496:	611a      	str	r2, [r3, #16]

  uint32_t total = sizeof(hdr) + data_len;
 800b498:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b49a:	3314      	adds	r3, #20
 800b49c:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t slot_size = slot_size_bytes();
 800b49e:	f7ff fdd7 	bl	800b050 <slot_size_bytes>
 800b4a2:	0003      	movs	r3, r0
 800b4a4:	643b      	str	r3, [r7, #64]	@ 0x40
  if (slot_size == 0){ flash_err_set("slot size"); return false; }
 800b4a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d105      	bne.n	800b4b8 <storage_save_slot+0x184>
 800b4ac:	4b8b      	ldr	r3, [pc, #556]	@ (800b6dc <storage_save_slot+0x3a8>)
 800b4ae:	0018      	movs	r0, r3
 800b4b0:	f7ff fd92 	bl	800afd8 <flash_err_set>
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	e106      	b.n	800b6c6 <storage_save_slot+0x392>
  if (total > slot_size){ flash_err_set("too big"); return false; }
 800b4b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b4ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4bc:	429a      	cmp	r2, r3
 800b4be:	d905      	bls.n	800b4cc <storage_save_slot+0x198>
 800b4c0:	4b87      	ldr	r3, [pc, #540]	@ (800b6e0 <storage_save_slot+0x3ac>)
 800b4c2:	0018      	movs	r0, r3
 800b4c4:	f7ff fd88 	bl	800afd8 <flash_err_set>
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	e0fc      	b.n	800b6c6 <storage_save_slot+0x392>

  uint32_t base = slot_base_addr(slot);
 800b4cc:	1dfb      	adds	r3, r7, #7
 800b4ce:	781b      	ldrb	r3, [r3, #0]
 800b4d0:	0018      	movs	r0, r3
 800b4d2:	f7ff fdd9 	bl	800b088 <slot_base_addr>
 800b4d6:	0003      	movs	r3, r0
 800b4d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((base + slot_size) > flash_data_end()){ flash_err_set("slot range"); return false; }
 800b4da:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b4dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4de:	18d4      	adds	r4, r2, r3
 800b4e0:	f7ff fd4a 	bl	800af78 <flash_data_end>
 800b4e4:	0003      	movs	r3, r0
 800b4e6:	429c      	cmp	r4, r3
 800b4e8:	d905      	bls.n	800b4f6 <storage_save_slot+0x1c2>
 800b4ea:	4b7e      	ldr	r3, [pc, #504]	@ (800b6e4 <storage_save_slot+0x3b0>)
 800b4ec:	0018      	movs	r0, r3
 800b4ee:	f7ff fd73 	bl	800afd8 <flash_err_set>
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	e0e7      	b.n	800b6c6 <storage_save_slot+0x392>

  flash_clear_errors();
 800b4f6:	f7ff fd83 	bl	800b000 <flash_clear_errors>
  if(!flash_unlock()){ flash_err_set("unlock"); return false; }
 800b4fa:	f7ff fded 	bl	800b0d8 <flash_unlock>
 800b4fe:	0003      	movs	r3, r0
 800b500:	001a      	movs	r2, r3
 800b502:	2301      	movs	r3, #1
 800b504:	4053      	eors	r3, r2
 800b506:	b2db      	uxtb	r3, r3
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d005      	beq.n	800b518 <storage_save_slot+0x1e4>
 800b50c:	4b76      	ldr	r3, [pc, #472]	@ (800b6e8 <storage_save_slot+0x3b4>)
 800b50e:	0018      	movs	r0, r3
 800b510:	f7ff fd62 	bl	800afd8 <flash_err_set>
 800b514:	2300      	movs	r3, #0
 800b516:	e0d6      	b.n	800b6c6 <storage_save_slot+0x392>
  bool ok = flash_erase_region(base, slot_size);
 800b518:	254a      	movs	r5, #74	@ 0x4a
 800b51a:	197c      	adds	r4, r7, r5
 800b51c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b51e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b520:	0011      	movs	r1, r2
 800b522:	0018      	movs	r0, r3
 800b524:	f7ff fdea 	bl	800b0fc <flash_erase_region>
 800b528:	0003      	movs	r3, r0
 800b52a:	7023      	strb	r3, [r4, #0]
  if (!ok){ flash_err_set("erase"); }
 800b52c:	197b      	adds	r3, r7, r5
 800b52e:	781b      	ldrb	r3, [r3, #0]
 800b530:	2201      	movs	r2, #1
 800b532:	4053      	eors	r3, r2
 800b534:	b2db      	uxtb	r3, r3
 800b536:	2b00      	cmp	r3, #0
 800b538:	d003      	beq.n	800b542 <storage_save_slot+0x20e>
 800b53a:	4b6c      	ldr	r3, [pc, #432]	@ (800b6ec <storage_save_slot+0x3b8>)
 800b53c:	0018      	movs	r0, r3
 800b53e:	f7ff fd4b 	bl	800afd8 <flash_err_set>

  flash_stream_t fs;
  if (ok && !flash_stream_init(&fs, base)){
 800b542:	244a      	movs	r4, #74	@ 0x4a
 800b544:	193b      	adds	r3, r7, r4
 800b546:	781b      	ldrb	r3, [r3, #0]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d014      	beq.n	800b576 <storage_save_slot+0x242>
 800b54c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b54e:	2314      	movs	r3, #20
 800b550:	18fb      	adds	r3, r7, r3
 800b552:	0011      	movs	r1, r2
 800b554:	0018      	movs	r0, r3
 800b556:	f7ff fe47 	bl	800b1e8 <flash_stream_init>
 800b55a:	0003      	movs	r3, r0
 800b55c:	001a      	movs	r2, r3
 800b55e:	2301      	movs	r3, #1
 800b560:	4053      	eors	r3, r2
 800b562:	b2db      	uxtb	r3, r3
 800b564:	2b00      	cmp	r3, #0
 800b566:	d006      	beq.n	800b576 <storage_save_slot+0x242>
    flash_err_set("align");
 800b568:	4b61      	ldr	r3, [pc, #388]	@ (800b6f0 <storage_save_slot+0x3bc>)
 800b56a:	0018      	movs	r0, r3
 800b56c:	f7ff fd34 	bl	800afd8 <flash_err_set>
    ok = false;
 800b570:	193b      	adds	r3, r7, r4
 800b572:	2200      	movs	r2, #0
 800b574:	701a      	strb	r2, [r3, #0]
  }
  if (ok){
 800b576:	254a      	movs	r5, #74	@ 0x4a
 800b578:	197b      	adds	r3, r7, r5
 800b57a:	781b      	ldrb	r3, [r3, #0]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d015      	beq.n	800b5ac <storage_save_slot+0x278>
    ok = flash_stream_write(&fs, (const uint8_t*)&hdr, sizeof(hdr));
 800b580:	197c      	adds	r4, r7, r5
 800b582:	2324      	movs	r3, #36	@ 0x24
 800b584:	18f9      	adds	r1, r7, r3
 800b586:	2314      	movs	r3, #20
 800b588:	18fb      	adds	r3, r7, r3
 800b58a:	2214      	movs	r2, #20
 800b58c:	0018      	movs	r0, r3
 800b58e:	f7ff fe4b 	bl	800b228 <flash_stream_write>
 800b592:	0003      	movs	r3, r0
 800b594:	7023      	strb	r3, [r4, #0]
    if (!ok) flash_err_set("prog hdr");
 800b596:	197b      	adds	r3, r7, r5
 800b598:	781b      	ldrb	r3, [r3, #0]
 800b59a:	2201      	movs	r2, #1
 800b59c:	4053      	eors	r3, r2
 800b59e:	b2db      	uxtb	r3, r3
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d003      	beq.n	800b5ac <storage_save_slot+0x278>
 800b5a4:	4b53      	ldr	r3, [pc, #332]	@ (800b6f4 <storage_save_slot+0x3c0>)
 800b5a6:	0018      	movs	r0, r3
 800b5a8:	f7ff fd16 	bl	800afd8 <flash_err_set>
  }

  for (uint8_t i=0;i<ed->count && ok;i++){
 800b5ac:	2349      	movs	r3, #73	@ 0x49
 800b5ae:	18fb      	adds	r3, r7, r3
 800b5b0:	2200      	movs	r2, #0
 800b5b2:	701a      	strb	r2, [r3, #0]
 800b5b4:	e05d      	b.n	800b672 <storage_save_slot+0x33e>
    uint16_t ln = (uint16_t)ed->lines[i].line_no;
 800b5b6:	2549      	movs	r5, #73	@ 0x49
 800b5b8:	197b      	adds	r3, r7, r5
 800b5ba:	781a      	ldrb	r2, [r3, #0]
 800b5bc:	683b      	ldr	r3, [r7, #0]
 800b5be:	214c      	movs	r1, #76	@ 0x4c
 800b5c0:	434a      	muls	r2, r1
 800b5c2:	58d2      	ldr	r2, [r2, r3]
 800b5c4:	243a      	movs	r4, #58	@ 0x3a
 800b5c6:	193b      	adds	r3, r7, r4
 800b5c8:	801a      	strh	r2, [r3, #0]
    uint8_t slen = (uint8_t)strnlen(ed->lines[i].text, MP_LINE_LEN-1);
 800b5ca:	197b      	adds	r3, r7, r5
 800b5cc:	781b      	ldrb	r3, [r3, #0]
 800b5ce:	224c      	movs	r2, #76	@ 0x4c
 800b5d0:	4353      	muls	r3, r2
 800b5d2:	683a      	ldr	r2, [r7, #0]
 800b5d4:	18d3      	adds	r3, r2, r3
 800b5d6:	3304      	adds	r3, #4
 800b5d8:	2147      	movs	r1, #71	@ 0x47
 800b5da:	0018      	movs	r0, r3
 800b5dc:	f019 faa3 	bl	8024b26 <strnlen>
 800b5e0:	0002      	movs	r2, r0
 800b5e2:	2039      	movs	r0, #57	@ 0x39
 800b5e4:	183b      	adds	r3, r7, r0
 800b5e6:	701a      	strb	r2, [r3, #0]
    uint8_t rec_hdr[3] = { (uint8_t)(ln&0xFF), (uint8_t)((ln>>8)&0xFF), slen };
 800b5e8:	193b      	adds	r3, r7, r4
 800b5ea:	881b      	ldrh	r3, [r3, #0]
 800b5ec:	b2da      	uxtb	r2, r3
 800b5ee:	210c      	movs	r1, #12
 800b5f0:	187b      	adds	r3, r7, r1
 800b5f2:	701a      	strb	r2, [r3, #0]
 800b5f4:	193b      	adds	r3, r7, r4
 800b5f6:	881b      	ldrh	r3, [r3, #0]
 800b5f8:	0a1b      	lsrs	r3, r3, #8
 800b5fa:	b29b      	uxth	r3, r3
 800b5fc:	b2da      	uxtb	r2, r3
 800b5fe:	187b      	adds	r3, r7, r1
 800b600:	705a      	strb	r2, [r3, #1]
 800b602:	187b      	adds	r3, r7, r1
 800b604:	0006      	movs	r6, r0
 800b606:	183a      	adds	r2, r7, r0
 800b608:	7812      	ldrb	r2, [r2, #0]
 800b60a:	709a      	strb	r2, [r3, #2]
    ok = flash_stream_write(&fs, rec_hdr, 3);
 800b60c:	204a      	movs	r0, #74	@ 0x4a
 800b60e:	183c      	adds	r4, r7, r0
 800b610:	1879      	adds	r1, r7, r1
 800b612:	2314      	movs	r3, #20
 800b614:	18fb      	adds	r3, r7, r3
 800b616:	2203      	movs	r2, #3
 800b618:	0018      	movs	r0, r3
 800b61a:	f7ff fe05 	bl	800b228 <flash_stream_write>
 800b61e:	0003      	movs	r3, r0
 800b620:	7023      	strb	r3, [r4, #0]
    if (ok){ ok = flash_stream_write(&fs, (const uint8_t*)ed->lines[i].text, slen); }
 800b622:	204a      	movs	r0, #74	@ 0x4a
 800b624:	183b      	adds	r3, r7, r0
 800b626:	781b      	ldrb	r3, [r3, #0]
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d010      	beq.n	800b64e <storage_save_slot+0x31a>
 800b62c:	197b      	adds	r3, r7, r5
 800b62e:	781b      	ldrb	r3, [r3, #0]
 800b630:	224c      	movs	r2, #76	@ 0x4c
 800b632:	4353      	muls	r3, r2
 800b634:	683a      	ldr	r2, [r7, #0]
 800b636:	18d3      	adds	r3, r2, r3
 800b638:	1d19      	adds	r1, r3, #4
 800b63a:	19bb      	adds	r3, r7, r6
 800b63c:	781a      	ldrb	r2, [r3, #0]
 800b63e:	183c      	adds	r4, r7, r0
 800b640:	2314      	movs	r3, #20
 800b642:	18fb      	adds	r3, r7, r3
 800b644:	0018      	movs	r0, r3
 800b646:	f7ff fdef 	bl	800b228 <flash_stream_write>
 800b64a:	0003      	movs	r3, r0
 800b64c:	7023      	strb	r3, [r4, #0]
    if (!ok){ flash_err_set("prog data"); }
 800b64e:	234a      	movs	r3, #74	@ 0x4a
 800b650:	18fb      	adds	r3, r7, r3
 800b652:	781b      	ldrb	r3, [r3, #0]
 800b654:	2201      	movs	r2, #1
 800b656:	4053      	eors	r3, r2
 800b658:	b2db      	uxtb	r3, r3
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d003      	beq.n	800b666 <storage_save_slot+0x332>
 800b65e:	4b26      	ldr	r3, [pc, #152]	@ (800b6f8 <storage_save_slot+0x3c4>)
 800b660:	0018      	movs	r0, r3
 800b662:	f7ff fcb9 	bl	800afd8 <flash_err_set>
  for (uint8_t i=0;i<ed->count && ok;i++){
 800b666:	2149      	movs	r1, #73	@ 0x49
 800b668:	187b      	adds	r3, r7, r1
 800b66a:	781a      	ldrb	r2, [r3, #0]
 800b66c:	187b      	adds	r3, r7, r1
 800b66e:	3201      	adds	r2, #1
 800b670:	701a      	strb	r2, [r3, #0]
 800b672:	683b      	ldr	r3, [r7, #0]
 800b674:	4a17      	ldr	r2, [pc, #92]	@ (800b6d4 <storage_save_slot+0x3a0>)
 800b676:	5c9b      	ldrb	r3, [r3, r2]
 800b678:	2249      	movs	r2, #73	@ 0x49
 800b67a:	18ba      	adds	r2, r7, r2
 800b67c:	7812      	ldrb	r2, [r2, #0]
 800b67e:	429a      	cmp	r2, r3
 800b680:	d204      	bcs.n	800b68c <storage_save_slot+0x358>
 800b682:	234a      	movs	r3, #74	@ 0x4a
 800b684:	18fb      	adds	r3, r7, r3
 800b686:	781b      	ldrb	r3, [r3, #0]
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d194      	bne.n	800b5b6 <storage_save_slot+0x282>
  }
  if (ok && !flash_stream_flush(&fs)){
 800b68c:	244a      	movs	r4, #74	@ 0x4a
 800b68e:	193b      	adds	r3, r7, r4
 800b690:	781b      	ldrb	r3, [r3, #0]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d012      	beq.n	800b6bc <storage_save_slot+0x388>
 800b696:	2314      	movs	r3, #20
 800b698:	18fb      	adds	r3, r7, r3
 800b69a:	0018      	movs	r0, r3
 800b69c:	f7ff fe14 	bl	800b2c8 <flash_stream_flush>
 800b6a0:	0003      	movs	r3, r0
 800b6a2:	001a      	movs	r2, r3
 800b6a4:	2301      	movs	r3, #1
 800b6a6:	4053      	eors	r3, r2
 800b6a8:	b2db      	uxtb	r3, r3
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d006      	beq.n	800b6bc <storage_save_slot+0x388>
    flash_err_set("prog data");
 800b6ae:	4b12      	ldr	r3, [pc, #72]	@ (800b6f8 <storage_save_slot+0x3c4>)
 800b6b0:	0018      	movs	r0, r3
 800b6b2:	f7ff fc91 	bl	800afd8 <flash_err_set>
    ok = false;
 800b6b6:	193b      	adds	r3, r7, r4
 800b6b8:	2200      	movs	r2, #0
 800b6ba:	701a      	strb	r2, [r3, #0]
  }

  flash_lock();
 800b6bc:	f7ff fd17 	bl	800b0ee <flash_lock>
  return ok;
 800b6c0:	234a      	movs	r3, #74	@ 0x4a
 800b6c2:	18fb      	adds	r3, r7, r3
 800b6c4:	781b      	ldrb	r3, [r3, #0]
}
 800b6c6:	0018      	movs	r0, r3
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	b017      	add	sp, #92	@ 0x5c
 800b6cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b6ce:	46c0      	nop			@ (mov r8, r8)
 800b6d0:	4d505033 	.word	0x4d505033
 800b6d4:	00000ed8 	.word	0x00000ed8
 800b6d8:	811c9dc5 	.word	0x811c9dc5
 800b6dc:	08029d18 	.word	0x08029d18
 800b6e0:	08029d24 	.word	0x08029d24
 800b6e4:	08029d2c 	.word	0x08029d2c
 800b6e8:	08029d38 	.word	0x08029d38
 800b6ec:	08029d40 	.word	0x08029d40
 800b6f0:	08029d48 	.word	0x08029d48
 800b6f4:	08029d50 	.word	0x08029d50
 800b6f8:	08029d5c 	.word	0x08029d5c

0800b6fc <storage_load_slot>:

static bool storage_load_slot(uint8_t slot, mp_editor_t *ed, bool *autorun_out){
 800b6fc:	b5b0      	push	{r4, r5, r7, lr}
 800b6fe:	b094      	sub	sp, #80	@ 0x50
 800b700:	af00      	add	r7, sp, #0
 800b702:	60b9      	str	r1, [r7, #8]
 800b704:	607a      	str	r2, [r7, #4]
 800b706:	240f      	movs	r4, #15
 800b708:	193b      	adds	r3, r7, r4
 800b70a:	1c02      	adds	r2, r0, #0
 800b70c:	701a      	strb	r2, [r3, #0]
  flash_err_clear();
 800b70e:	f7ff fc53 	bl	800afb8 <flash_err_clear>
  uint32_t base = slot_base_addr(slot);
 800b712:	193b      	adds	r3, r7, r4
 800b714:	781b      	ldrb	r3, [r3, #0]
 800b716:	0018      	movs	r0, r3
 800b718:	f7ff fcb6 	bl	800b088 <slot_base_addr>
 800b71c:	0003      	movs	r3, r0
 800b71e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t slot_size = slot_size_bytes();
 800b720:	f7ff fc96 	bl	800b050 <slot_size_bytes>
 800b724:	0003      	movs	r3, r0
 800b726:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (slot_size == 0){ flash_err_set("slot size"); return false; }
 800b728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d105      	bne.n	800b73a <storage_load_slot+0x3e>
 800b72e:	4b8f      	ldr	r3, [pc, #572]	@ (800b96c <storage_load_slot+0x270>)
 800b730:	0018      	movs	r0, r3
 800b732:	f7ff fc51 	bl	800afd8 <flash_err_set>
 800b736:	2300      	movs	r3, #0
 800b738:	e114      	b.n	800b964 <storage_load_slot+0x268>
  if ((base + slot_size) > flash_data_end()){ flash_err_set("slot range"); return false; }
 800b73a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b73c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b73e:	18d4      	adds	r4, r2, r3
 800b740:	f7ff fc1a 	bl	800af78 <flash_data_end>
 800b744:	0003      	movs	r3, r0
 800b746:	429c      	cmp	r4, r3
 800b748:	d905      	bls.n	800b756 <storage_load_slot+0x5a>
 800b74a:	4b89      	ldr	r3, [pc, #548]	@ (800b970 <storage_load_slot+0x274>)
 800b74c:	0018      	movs	r0, r3
 800b74e:	f7ff fc43 	bl	800afd8 <flash_err_set>
 800b752:	2300      	movs	r3, #0
 800b754:	e106      	b.n	800b964 <storage_load_slot+0x268>
  const mp_hdr_t *hdr = (const mp_hdr_t*)base;
 800b756:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b758:	637b      	str	r3, [r7, #52]	@ 0x34
  if (hdr->magic != MP_MAGIC || hdr->version != 2) return false;
 800b75a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b75c:	781a      	ldrb	r2, [r3, #0]
 800b75e:	7859      	ldrb	r1, [r3, #1]
 800b760:	0209      	lsls	r1, r1, #8
 800b762:	430a      	orrs	r2, r1
 800b764:	7899      	ldrb	r1, [r3, #2]
 800b766:	0409      	lsls	r1, r1, #16
 800b768:	430a      	orrs	r2, r1
 800b76a:	78db      	ldrb	r3, [r3, #3]
 800b76c:	061b      	lsls	r3, r3, #24
 800b76e:	4313      	orrs	r3, r2
 800b770:	001a      	movs	r2, r3
 800b772:	4b80      	ldr	r3, [pc, #512]	@ (800b974 <storage_load_slot+0x278>)
 800b774:	429a      	cmp	r2, r3
 800b776:	d107      	bne.n	800b788 <storage_load_slot+0x8c>
 800b778:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b77a:	791a      	ldrb	r2, [r3, #4]
 800b77c:	795b      	ldrb	r3, [r3, #5]
 800b77e:	021b      	lsls	r3, r3, #8
 800b780:	4313      	orrs	r3, r2
 800b782:	b29b      	uxth	r3, r3
 800b784:	2b02      	cmp	r3, #2
 800b786:	d001      	beq.n	800b78c <storage_load_slot+0x90>
 800b788:	2300      	movs	r3, #0
 800b78a:	e0eb      	b.n	800b964 <storage_load_slot+0x268>
  if (hdr->count > MP_MAX_LINES) return false;
 800b78c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b78e:	799a      	ldrb	r2, [r3, #6]
 800b790:	79db      	ldrb	r3, [r3, #7]
 800b792:	021b      	lsls	r3, r3, #8
 800b794:	4313      	orrs	r3, r2
 800b796:	b29b      	uxth	r3, r3
 800b798:	2b32      	cmp	r3, #50	@ 0x32
 800b79a:	d901      	bls.n	800b7a0 <storage_load_slot+0xa4>
 800b79c:	2300      	movs	r3, #0
 800b79e:	e0e1      	b.n	800b964 <storage_load_slot+0x268>

  uint32_t total = sizeof(*hdr) + hdr->data_len;
 800b7a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7a2:	7b1a      	ldrb	r2, [r3, #12]
 800b7a4:	7b59      	ldrb	r1, [r3, #13]
 800b7a6:	0209      	lsls	r1, r1, #8
 800b7a8:	430a      	orrs	r2, r1
 800b7aa:	7b99      	ldrb	r1, [r3, #14]
 800b7ac:	0409      	lsls	r1, r1, #16
 800b7ae:	430a      	orrs	r2, r1
 800b7b0:	7bdb      	ldrb	r3, [r3, #15]
 800b7b2:	061b      	lsls	r3, r3, #24
 800b7b4:	4313      	orrs	r3, r2
 800b7b6:	3314      	adds	r3, #20
 800b7b8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (total > slot_size) return false;
 800b7ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b7bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7be:	429a      	cmp	r2, r3
 800b7c0:	d901      	bls.n	800b7c6 <storage_load_slot+0xca>
 800b7c2:	2300      	movs	r3, #0
 800b7c4:	e0ce      	b.n	800b964 <storage_load_slot+0x268>

  mp_hdr_t h0 = *hdr;
 800b7c6:	2414      	movs	r4, #20
 800b7c8:	193a      	adds	r2, r7, r4
 800b7ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7cc:	0010      	movs	r0, r2
 800b7ce:	0019      	movs	r1, r3
 800b7d0:	2314      	movs	r3, #20
 800b7d2:	001a      	movs	r2, r3
 800b7d4:	f019 fa3c 	bl	8024c50 <memcpy>
  uint32_t stored = h0.checksum;
 800b7d8:	193b      	adds	r3, r7, r4
 800b7da:	691b      	ldr	r3, [r3, #16]
 800b7dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  h0.checksum = 0;
 800b7de:	193b      	adds	r3, r7, r4
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	611a      	str	r2, [r3, #16]

  uint32_t h = 2166136261u;
 800b7e4:	4b64      	ldr	r3, [pc, #400]	@ (800b978 <storage_load_slot+0x27c>)
 800b7e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  h = fnv1a32_update(h, &h0, sizeof(h0));
 800b7e8:	1939      	adds	r1, r7, r4
 800b7ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b7ec:	2214      	movs	r2, #20
 800b7ee:	0018      	movs	r0, r3
 800b7f0:	f7ff fb8e 	bl	800af10 <fnv1a32_update>
 800b7f4:	0003      	movs	r3, r0
 800b7f6:	64fb      	str	r3, [r7, #76]	@ 0x4c

  const uint8_t *p = (const uint8_t*)base + sizeof(*hdr);
 800b7f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b7fa:	3314      	adds	r3, #20
 800b7fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint32_t remain = hdr->data_len;
 800b7fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b800:	7b1a      	ldrb	r2, [r3, #12]
 800b802:	7b59      	ldrb	r1, [r3, #13]
 800b804:	0209      	lsls	r1, r1, #8
 800b806:	430a      	orrs	r2, r1
 800b808:	7b99      	ldrb	r1, [r3, #14]
 800b80a:	0409      	lsls	r1, r1, #16
 800b80c:	430a      	orrs	r2, r1
 800b80e:	7bdb      	ldrb	r3, [r3, #15]
 800b810:	061b      	lsls	r3, r3, #24
 800b812:	4313      	orrs	r3, r2
 800b814:	647b      	str	r3, [r7, #68]	@ 0x44

  ed_init(ed);
 800b816:	68bb      	ldr	r3, [r7, #8]
 800b818:	0018      	movs	r0, r3
 800b81a:	f7fb ff65 	bl	80076e8 <ed_init>
  for (uint16_t i=0;i<hdr->count;i++){
 800b81e:	2342      	movs	r3, #66	@ 0x42
 800b820:	18fb      	adds	r3, r7, r3
 800b822:	2200      	movs	r2, #0
 800b824:	801a      	strh	r2, [r3, #0]
 800b826:	e080      	b.n	800b92a <storage_load_slot+0x22e>
    if (remain < 3) return false;
 800b828:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b82a:	2b02      	cmp	r3, #2
 800b82c:	d801      	bhi.n	800b832 <storage_load_slot+0x136>
 800b82e:	2300      	movs	r3, #0
 800b830:	e098      	b.n	800b964 <storage_load_slot+0x268>
    uint16_t ln = (uint16_t)p[0] | ((uint16_t)p[1]<<8);
 800b832:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b834:	781b      	ldrb	r3, [r3, #0]
 800b836:	b21a      	sxth	r2, r3
 800b838:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b83a:	3301      	adds	r3, #1
 800b83c:	781b      	ldrb	r3, [r3, #0]
 800b83e:	b21b      	sxth	r3, r3
 800b840:	021b      	lsls	r3, r3, #8
 800b842:	b21b      	sxth	r3, r3
 800b844:	4313      	orrs	r3, r2
 800b846:	b21a      	sxth	r2, r3
 800b848:	232a      	movs	r3, #42	@ 0x2a
 800b84a:	18fb      	adds	r3, r7, r3
 800b84c:	801a      	strh	r2, [r3, #0]
    uint8_t slen = p[2];
 800b84e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b850:	1c9a      	adds	r2, r3, #2
 800b852:	2429      	movs	r4, #41	@ 0x29
 800b854:	193b      	adds	r3, r7, r4
 800b856:	7812      	ldrb	r2, [r2, #0]
 800b858:	701a      	strb	r2, [r3, #0]
    h = fnv1a32_update(h, p, 3);
 800b85a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b85c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b85e:	2203      	movs	r2, #3
 800b860:	0018      	movs	r0, r3
 800b862:	f7ff fb55 	bl	800af10 <fnv1a32_update>
 800b866:	0003      	movs	r3, r0
 800b868:	64fb      	str	r3, [r7, #76]	@ 0x4c
    p += 3; remain -= 3;
 800b86a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b86c:	3303      	adds	r3, #3
 800b86e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b870:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b872:	3b03      	subs	r3, #3
 800b874:	647b      	str	r3, [r7, #68]	@ 0x44
    if (remain < slen) return false;
 800b876:	193b      	adds	r3, r7, r4
 800b878:	781b      	ldrb	r3, [r3, #0]
 800b87a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b87c:	429a      	cmp	r2, r3
 800b87e:	d201      	bcs.n	800b884 <storage_load_slot+0x188>
 800b880:	2300      	movs	r3, #0
 800b882:	e06f      	b.n	800b964 <storage_load_slot+0x268>
    h = fnv1a32_update(h, p, slen);
 800b884:	2429      	movs	r4, #41	@ 0x29
 800b886:	193b      	adds	r3, r7, r4
 800b888:	781a      	ldrb	r2, [r3, #0]
 800b88a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b88c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b88e:	0018      	movs	r0, r3
 800b890:	f7ff fb3e 	bl	800af10 <fnv1a32_update>
 800b894:	0003      	movs	r3, r0
 800b896:	64fb      	str	r3, [r7, #76]	@ 0x4c

    ed->lines[i].line_no = (int)ln;
 800b898:	2342      	movs	r3, #66	@ 0x42
 800b89a:	18fb      	adds	r3, r7, r3
 800b89c:	881a      	ldrh	r2, [r3, #0]
 800b89e:	232a      	movs	r3, #42	@ 0x2a
 800b8a0:	18fb      	adds	r3, r7, r3
 800b8a2:	8819      	ldrh	r1, [r3, #0]
 800b8a4:	68bb      	ldr	r3, [r7, #8]
 800b8a6:	204c      	movs	r0, #76	@ 0x4c
 800b8a8:	4342      	muls	r2, r0
 800b8aa:	50d1      	str	r1, [r2, r3]
    uint8_t cpy = slen;
 800b8ac:	2141      	movs	r1, #65	@ 0x41
 800b8ae:	187b      	adds	r3, r7, r1
 800b8b0:	193a      	adds	r2, r7, r4
 800b8b2:	7812      	ldrb	r2, [r2, #0]
 800b8b4:	701a      	strb	r2, [r3, #0]
    if (cpy > (MP_LINE_LEN-1)) cpy = (uint8_t)(MP_LINE_LEN-1);
 800b8b6:	187b      	adds	r3, r7, r1
 800b8b8:	781b      	ldrb	r3, [r3, #0]
 800b8ba:	2b47      	cmp	r3, #71	@ 0x47
 800b8bc:	d902      	bls.n	800b8c4 <storage_load_slot+0x1c8>
 800b8be:	187b      	adds	r3, r7, r1
 800b8c0:	2247      	movs	r2, #71	@ 0x47
 800b8c2:	701a      	strb	r2, [r3, #0]
    memcpy(ed->lines[i].text, p, cpy);
 800b8c4:	2442      	movs	r4, #66	@ 0x42
 800b8c6:	193b      	adds	r3, r7, r4
 800b8c8:	881b      	ldrh	r3, [r3, #0]
 800b8ca:	224c      	movs	r2, #76	@ 0x4c
 800b8cc:	4353      	muls	r3, r2
 800b8ce:	68ba      	ldr	r2, [r7, #8]
 800b8d0:	18d3      	adds	r3, r2, r3
 800b8d2:	1d18      	adds	r0, r3, #4
 800b8d4:	2541      	movs	r5, #65	@ 0x41
 800b8d6:	197b      	adds	r3, r7, r5
 800b8d8:	781a      	ldrb	r2, [r3, #0]
 800b8da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b8dc:	0019      	movs	r1, r3
 800b8de:	f019 f9b7 	bl	8024c50 <memcpy>
    ed->lines[i].text[cpy]=0;
 800b8e2:	193b      	adds	r3, r7, r4
 800b8e4:	881a      	ldrh	r2, [r3, #0]
 800b8e6:	197b      	adds	r3, r7, r5
 800b8e8:	781b      	ldrb	r3, [r3, #0]
 800b8ea:	68b9      	ldr	r1, [r7, #8]
 800b8ec:	204c      	movs	r0, #76	@ 0x4c
 800b8ee:	4342      	muls	r2, r0
 800b8f0:	188a      	adds	r2, r1, r2
 800b8f2:	18d3      	adds	r3, r2, r3
 800b8f4:	3304      	adds	r3, #4
 800b8f6:	2200      	movs	r2, #0
 800b8f8:	701a      	strb	r2, [r3, #0]
    p += slen; remain -= slen;
 800b8fa:	2129      	movs	r1, #41	@ 0x29
 800b8fc:	187b      	adds	r3, r7, r1
 800b8fe:	781b      	ldrb	r3, [r3, #0]
 800b900:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b902:	18d3      	adds	r3, r2, r3
 800b904:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b906:	187b      	adds	r3, r7, r1
 800b908:	781b      	ldrb	r3, [r3, #0]
 800b90a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b90c:	1ad3      	subs	r3, r2, r3
 800b90e:	647b      	str	r3, [r7, #68]	@ 0x44
    ed->count++;
 800b910:	68bb      	ldr	r3, [r7, #8]
 800b912:	4a1a      	ldr	r2, [pc, #104]	@ (800b97c <storage_load_slot+0x280>)
 800b914:	5c9b      	ldrb	r3, [r3, r2]
 800b916:	3301      	adds	r3, #1
 800b918:	b2d9      	uxtb	r1, r3
 800b91a:	68bb      	ldr	r3, [r7, #8]
 800b91c:	4a17      	ldr	r2, [pc, #92]	@ (800b97c <storage_load_slot+0x280>)
 800b91e:	5499      	strb	r1, [r3, r2]
  for (uint16_t i=0;i<hdr->count;i++){
 800b920:	193b      	adds	r3, r7, r4
 800b922:	881a      	ldrh	r2, [r3, #0]
 800b924:	193b      	adds	r3, r7, r4
 800b926:	3201      	adds	r2, #1
 800b928:	801a      	strh	r2, [r3, #0]
 800b92a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b92c:	799a      	ldrb	r2, [r3, #6]
 800b92e:	79db      	ldrb	r3, [r3, #7]
 800b930:	021b      	lsls	r3, r3, #8
 800b932:	4313      	orrs	r3, r2
 800b934:	b29b      	uxth	r3, r3
 800b936:	2242      	movs	r2, #66	@ 0x42
 800b938:	18ba      	adds	r2, r7, r2
 800b93a:	8812      	ldrh	r2, [r2, #0]
 800b93c:	429a      	cmp	r2, r3
 800b93e:	d200      	bcs.n	800b942 <storage_load_slot+0x246>
 800b940:	e772      	b.n	800b828 <storage_load_slot+0x12c>
  }

  if (h != stored) return false;
 800b942:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b946:	429a      	cmp	r2, r3
 800b948:	d001      	beq.n	800b94e <storage_load_slot+0x252>
 800b94a:	2300      	movs	r3, #0
 800b94c:	e00a      	b.n	800b964 <storage_load_slot+0x268>
  if (autorun_out) *autorun_out = (hdr->autorun != 0);
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	2b00      	cmp	r3, #0
 800b952:	d006      	beq.n	800b962 <storage_load_slot+0x266>
 800b954:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b956:	7a1b      	ldrb	r3, [r3, #8]
 800b958:	1e5a      	subs	r2, r3, #1
 800b95a:	4193      	sbcs	r3, r2
 800b95c:	b2da      	uxtb	r2, r3
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	701a      	strb	r2, [r3, #0]
  return true;
 800b962:	2301      	movs	r3, #1
}
 800b964:	0018      	movs	r0, r3
 800b966:	46bd      	mov	sp, r7
 800b968:	b014      	add	sp, #80	@ 0x50
 800b96a:	bdb0      	pop	{r4, r5, r7, pc}
 800b96c:	08029d18 	.word	0x08029d18
 800b970:	08029d2c 	.word	0x08029d2c
 800b974:	4d505033 	.word	0x4d505033
 800b978:	811c9dc5 	.word	0x811c9dc5
 800b97c:	00000ed8 	.word	0x00000ed8

0800b980 <storage_slot_has_program>:

static bool storage_slot_has_program(uint8_t slot){
 800b980:	b590      	push	{r4, r7, lr}
 800b982:	b08f      	sub	sp, #60	@ 0x3c
 800b984:	af00      	add	r7, sp, #0
 800b986:	0002      	movs	r2, r0
 800b988:	1dfb      	adds	r3, r7, #7
 800b98a:	701a      	strb	r2, [r3, #0]
  uint32_t base = slot_base_addr(slot);
 800b98c:	1dfb      	adds	r3, r7, #7
 800b98e:	781b      	ldrb	r3, [r3, #0]
 800b990:	0018      	movs	r0, r3
 800b992:	f7ff fb79 	bl	800b088 <slot_base_addr>
 800b996:	0003      	movs	r3, r0
 800b998:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t slot_size = slot_size_bytes();
 800b99a:	f7ff fb59 	bl	800b050 <slot_size_bytes>
 800b99e:	0003      	movs	r3, r0
 800b9a0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (slot_size == 0) return false;
 800b9a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d101      	bne.n	800b9ac <storage_slot_has_program+0x2c>
 800b9a8:	2300      	movs	r3, #0
 800b9aa:	e07e      	b.n	800baaa <storage_slot_has_program+0x12a>
  if ((base + slot_size) > flash_data_end()) return false;
 800b9ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b9ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9b0:	18d4      	adds	r4, r2, r3
 800b9b2:	f7ff fae1 	bl	800af78 <flash_data_end>
 800b9b6:	0003      	movs	r3, r0
 800b9b8:	429c      	cmp	r4, r3
 800b9ba:	d901      	bls.n	800b9c0 <storage_slot_has_program+0x40>
 800b9bc:	2300      	movs	r3, #0
 800b9be:	e074      	b.n	800baaa <storage_slot_has_program+0x12a>

  const mp_hdr_t *hdr = (const mp_hdr_t*)base;
 800b9c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (hdr->magic != MP_MAGIC || hdr->version != 2) return false;
 800b9c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9c6:	781a      	ldrb	r2, [r3, #0]
 800b9c8:	7859      	ldrb	r1, [r3, #1]
 800b9ca:	0209      	lsls	r1, r1, #8
 800b9cc:	430a      	orrs	r2, r1
 800b9ce:	7899      	ldrb	r1, [r3, #2]
 800b9d0:	0409      	lsls	r1, r1, #16
 800b9d2:	430a      	orrs	r2, r1
 800b9d4:	78db      	ldrb	r3, [r3, #3]
 800b9d6:	061b      	lsls	r3, r3, #24
 800b9d8:	4313      	orrs	r3, r2
 800b9da:	001a      	movs	r2, r3
 800b9dc:	4b35      	ldr	r3, [pc, #212]	@ (800bab4 <storage_slot_has_program+0x134>)
 800b9de:	429a      	cmp	r2, r3
 800b9e0:	d107      	bne.n	800b9f2 <storage_slot_has_program+0x72>
 800b9e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9e4:	791a      	ldrb	r2, [r3, #4]
 800b9e6:	795b      	ldrb	r3, [r3, #5]
 800b9e8:	021b      	lsls	r3, r3, #8
 800b9ea:	4313      	orrs	r3, r2
 800b9ec:	b29b      	uxth	r3, r3
 800b9ee:	2b02      	cmp	r3, #2
 800b9f0:	d001      	beq.n	800b9f6 <storage_slot_has_program+0x76>
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	e059      	b.n	800baaa <storage_slot_has_program+0x12a>
  if (hdr->count == 0 || hdr->count > MP_MAX_LINES) return false;
 800b9f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9f8:	799a      	ldrb	r2, [r3, #6]
 800b9fa:	79db      	ldrb	r3, [r3, #7]
 800b9fc:	021b      	lsls	r3, r3, #8
 800b9fe:	4313      	orrs	r3, r2
 800ba00:	b29b      	uxth	r3, r3
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d007      	beq.n	800ba16 <storage_slot_has_program+0x96>
 800ba06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba08:	799a      	ldrb	r2, [r3, #6]
 800ba0a:	79db      	ldrb	r3, [r3, #7]
 800ba0c:	021b      	lsls	r3, r3, #8
 800ba0e:	4313      	orrs	r3, r2
 800ba10:	b29b      	uxth	r3, r3
 800ba12:	2b32      	cmp	r3, #50	@ 0x32
 800ba14:	d901      	bls.n	800ba1a <storage_slot_has_program+0x9a>
 800ba16:	2300      	movs	r3, #0
 800ba18:	e047      	b.n	800baaa <storage_slot_has_program+0x12a>

  uint32_t total = sizeof(*hdr) + hdr->data_len;
 800ba1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba1c:	7b1a      	ldrb	r2, [r3, #12]
 800ba1e:	7b59      	ldrb	r1, [r3, #13]
 800ba20:	0209      	lsls	r1, r1, #8
 800ba22:	430a      	orrs	r2, r1
 800ba24:	7b99      	ldrb	r1, [r3, #14]
 800ba26:	0409      	lsls	r1, r1, #16
 800ba28:	430a      	orrs	r2, r1
 800ba2a:	7bdb      	ldrb	r3, [r3, #15]
 800ba2c:	061b      	lsls	r3, r3, #24
 800ba2e:	4313      	orrs	r3, r2
 800ba30:	3314      	adds	r3, #20
 800ba32:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (total > slot_size) return false;
 800ba34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ba36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba38:	429a      	cmp	r2, r3
 800ba3a:	d901      	bls.n	800ba40 <storage_slot_has_program+0xc0>
 800ba3c:	2300      	movs	r3, #0
 800ba3e:	e034      	b.n	800baaa <storage_slot_has_program+0x12a>

  mp_hdr_t h0 = *hdr;
 800ba40:	2408      	movs	r4, #8
 800ba42:	193a      	adds	r2, r7, r4
 800ba44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba46:	0010      	movs	r0, r2
 800ba48:	0019      	movs	r1, r3
 800ba4a:	2314      	movs	r3, #20
 800ba4c:	001a      	movs	r2, r3
 800ba4e:	f019 f8ff 	bl	8024c50 <memcpy>
  uint32_t stored = h0.checksum;
 800ba52:	193b      	adds	r3, r7, r4
 800ba54:	691b      	ldr	r3, [r3, #16]
 800ba56:	627b      	str	r3, [r7, #36]	@ 0x24
  h0.checksum = 0;
 800ba58:	193b      	adds	r3, r7, r4
 800ba5a:	2200      	movs	r2, #0
 800ba5c:	611a      	str	r2, [r3, #16]

  uint32_t h = 2166136261u;
 800ba5e:	4b16      	ldr	r3, [pc, #88]	@ (800bab8 <storage_slot_has_program+0x138>)
 800ba60:	623b      	str	r3, [r7, #32]
  h = fnv1a32_update(h, &h0, sizeof(h0));
 800ba62:	1939      	adds	r1, r7, r4
 800ba64:	6a3b      	ldr	r3, [r7, #32]
 800ba66:	2214      	movs	r2, #20
 800ba68:	0018      	movs	r0, r3
 800ba6a:	f7ff fa51 	bl	800af10 <fnv1a32_update>
 800ba6e:	0003      	movs	r3, r0
 800ba70:	623b      	str	r3, [r7, #32]
  const uint8_t *p = (const uint8_t*)base + sizeof(*hdr);
 800ba72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba74:	3314      	adds	r3, #20
 800ba76:	61fb      	str	r3, [r7, #28]
  h = fnv1a32_update(h, p, hdr->data_len);
 800ba78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba7a:	7b1a      	ldrb	r2, [r3, #12]
 800ba7c:	7b59      	ldrb	r1, [r3, #13]
 800ba7e:	0209      	lsls	r1, r1, #8
 800ba80:	430a      	orrs	r2, r1
 800ba82:	7b99      	ldrb	r1, [r3, #14]
 800ba84:	0409      	lsls	r1, r1, #16
 800ba86:	430a      	orrs	r2, r1
 800ba88:	7bdb      	ldrb	r3, [r3, #15]
 800ba8a:	061b      	lsls	r3, r3, #24
 800ba8c:	4313      	orrs	r3, r2
 800ba8e:	001a      	movs	r2, r3
 800ba90:	69f9      	ldr	r1, [r7, #28]
 800ba92:	6a3b      	ldr	r3, [r7, #32]
 800ba94:	0018      	movs	r0, r3
 800ba96:	f7ff fa3b 	bl	800af10 <fnv1a32_update>
 800ba9a:	0003      	movs	r3, r0
 800ba9c:	623b      	str	r3, [r7, #32]
  return (h == stored);
 800ba9e:	6a3a      	ldr	r2, [r7, #32]
 800baa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baa2:	1ad3      	subs	r3, r2, r3
 800baa4:	425a      	negs	r2, r3
 800baa6:	4153      	adcs	r3, r2
 800baa8:	b2db      	uxtb	r3, r3
}
 800baaa:	0018      	movs	r0, r3
 800baac:	46bd      	mov	sp, r7
 800baae:	b00f      	add	sp, #60	@ 0x3c
 800bab0:	bd90      	pop	{r4, r7, pc}
 800bab2:	46c0      	nop			@ (mov r8, r8)
 800bab4:	4d505033 	.word	0x4d505033
 800bab8:	811c9dc5 	.word	0x811c9dc5

0800babc <slot_step>:

static uint8_t slot_step(uint8_t slot, int dir){
 800babc:	b580      	push	{r7, lr}
 800babe:	b082      	sub	sp, #8
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	0002      	movs	r2, r0
 800bac4:	6039      	str	r1, [r7, #0]
 800bac6:	1dfb      	adds	r3, r7, #7
 800bac8:	701a      	strb	r2, [r3, #0]
  if (dir >= 0) return (slot < MP_FLASH_SLOT_COUNT) ? (uint8_t)(slot + 1) : 1;
 800baca:	683b      	ldr	r3, [r7, #0]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	db0a      	blt.n	800bae6 <slot_step+0x2a>
 800bad0:	1dfb      	adds	r3, r7, #7
 800bad2:	781b      	ldrb	r3, [r3, #0]
 800bad4:	2b02      	cmp	r3, #2
 800bad6:	d804      	bhi.n	800bae2 <slot_step+0x26>
 800bad8:	1dfb      	adds	r3, r7, #7
 800bada:	781b      	ldrb	r3, [r3, #0]
 800badc:	3301      	adds	r3, #1
 800bade:	b2db      	uxtb	r3, r3
 800bae0:	e00b      	b.n	800bafa <slot_step+0x3e>
 800bae2:	2301      	movs	r3, #1
 800bae4:	e009      	b.n	800bafa <slot_step+0x3e>
  return (slot > 1) ? (uint8_t)(slot - 1) : (uint8_t)MP_FLASH_SLOT_COUNT;
 800bae6:	1dfb      	adds	r3, r7, #7
 800bae8:	781b      	ldrb	r3, [r3, #0]
 800baea:	2b01      	cmp	r3, #1
 800baec:	d904      	bls.n	800baf8 <slot_step+0x3c>
 800baee:	1dfb      	adds	r3, r7, #7
 800baf0:	781b      	ldrb	r3, [r3, #0]
 800baf2:	3b01      	subs	r3, #1
 800baf4:	b2db      	uxtb	r3, r3
 800baf6:	e000      	b.n	800bafa <slot_step+0x3e>
 800baf8:	2303      	movs	r3, #3
}
 800bafa:	0018      	movs	r0, r3
 800bafc:	46bd      	mov	sp, r7
 800bafe:	b002      	add	sp, #8
 800bb00:	bd80      	pop	{r7, pc}

0800bb02 <slot_find_next_program>:

static uint8_t slot_find_next_program(uint8_t from_slot, int dir){
 800bb02:	b5b0      	push	{r4, r5, r7, lr}
 800bb04:	b084      	sub	sp, #16
 800bb06:	af00      	add	r7, sp, #0
 800bb08:	0002      	movs	r2, r0
 800bb0a:	6039      	str	r1, [r7, #0]
 800bb0c:	1dfb      	adds	r3, r7, #7
 800bb0e:	701a      	strb	r2, [r3, #0]
  uint8_t s = from_slot;
 800bb10:	230f      	movs	r3, #15
 800bb12:	18fb      	adds	r3, r7, r3
 800bb14:	1dfa      	adds	r2, r7, #7
 800bb16:	7812      	ldrb	r2, [r2, #0]
 800bb18:	701a      	strb	r2, [r3, #0]
  for (uint8_t i=0; i<MP_FLASH_SLOT_COUNT; i++){
 800bb1a:	230e      	movs	r3, #14
 800bb1c:	18fb      	adds	r3, r7, r3
 800bb1e:	2200      	movs	r2, #0
 800bb20:	701a      	strb	r2, [r3, #0]
 800bb22:	e01b      	b.n	800bb5c <slot_find_next_program+0x5a>
    s = slot_step(s, dir);
 800bb24:	250f      	movs	r5, #15
 800bb26:	197c      	adds	r4, r7, r5
 800bb28:	683a      	ldr	r2, [r7, #0]
 800bb2a:	197b      	adds	r3, r7, r5
 800bb2c:	781b      	ldrb	r3, [r3, #0]
 800bb2e:	0011      	movs	r1, r2
 800bb30:	0018      	movs	r0, r3
 800bb32:	f7ff ffc3 	bl	800babc <slot_step>
 800bb36:	0003      	movs	r3, r0
 800bb38:	7023      	strb	r3, [r4, #0]
    if (storage_slot_has_program(s)) return s;
 800bb3a:	002c      	movs	r4, r5
 800bb3c:	193b      	adds	r3, r7, r4
 800bb3e:	781b      	ldrb	r3, [r3, #0]
 800bb40:	0018      	movs	r0, r3
 800bb42:	f7ff ff1d 	bl	800b980 <storage_slot_has_program>
 800bb46:	1e03      	subs	r3, r0, #0
 800bb48:	d002      	beq.n	800bb50 <slot_find_next_program+0x4e>
 800bb4a:	193b      	adds	r3, r7, r4
 800bb4c:	781b      	ldrb	r3, [r3, #0]
 800bb4e:	e00c      	b.n	800bb6a <slot_find_next_program+0x68>
  for (uint8_t i=0; i<MP_FLASH_SLOT_COUNT; i++){
 800bb50:	210e      	movs	r1, #14
 800bb52:	187b      	adds	r3, r7, r1
 800bb54:	781a      	ldrb	r2, [r3, #0]
 800bb56:	187b      	adds	r3, r7, r1
 800bb58:	3201      	adds	r2, #1
 800bb5a:	701a      	strb	r2, [r3, #0]
 800bb5c:	230e      	movs	r3, #14
 800bb5e:	18fb      	adds	r3, r7, r3
 800bb60:	781b      	ldrb	r3, [r3, #0]
 800bb62:	2b02      	cmp	r3, #2
 800bb64:	d9de      	bls.n	800bb24 <slot_find_next_program+0x22>
  }
  return from_slot;
 800bb66:	1dfb      	adds	r3, r7, #7
 800bb68:	781b      	ldrb	r3, [r3, #0]
}
 800bb6a:	0018      	movs	r0, r3
 800bb6c:	46bd      	mov	sp, r7
 800bb6e:	b004      	add	sp, #16
 800bb70:	bdb0      	pop	{r4, r5, r7, pc}

0800bb72 <slot_find_first_program>:

static uint8_t slot_find_first_program(void){
 800bb72:	b580      	push	{r7, lr}
 800bb74:	b082      	sub	sp, #8
 800bb76:	af00      	add	r7, sp, #0
  for (uint8_t s = 1; s <= MP_FLASH_SLOT_COUNT; s++){
 800bb78:	1dfb      	adds	r3, r7, #7
 800bb7a:	2201      	movs	r2, #1
 800bb7c:	701a      	strb	r2, [r3, #0]
 800bb7e:	e00e      	b.n	800bb9e <slot_find_first_program+0x2c>
    if (storage_slot_has_program(s)) return s;
 800bb80:	1dfb      	adds	r3, r7, #7
 800bb82:	781b      	ldrb	r3, [r3, #0]
 800bb84:	0018      	movs	r0, r3
 800bb86:	f7ff fefb 	bl	800b980 <storage_slot_has_program>
 800bb8a:	1e03      	subs	r3, r0, #0
 800bb8c:	d002      	beq.n	800bb94 <slot_find_first_program+0x22>
 800bb8e:	1dfb      	adds	r3, r7, #7
 800bb90:	781b      	ldrb	r3, [r3, #0]
 800bb92:	e009      	b.n	800bba8 <slot_find_first_program+0x36>
  for (uint8_t s = 1; s <= MP_FLASH_SLOT_COUNT; s++){
 800bb94:	1dfb      	adds	r3, r7, #7
 800bb96:	781a      	ldrb	r2, [r3, #0]
 800bb98:	1dfb      	adds	r3, r7, #7
 800bb9a:	3201      	adds	r2, #1
 800bb9c:	701a      	strb	r2, [r3, #0]
 800bb9e:	1dfb      	adds	r3, r7, #7
 800bba0:	781b      	ldrb	r3, [r3, #0]
 800bba2:	2b03      	cmp	r3, #3
 800bba4:	d9ec      	bls.n	800bb80 <slot_find_first_program+0xe>
  }
  return 0;
 800bba6:	2300      	movs	r3, #0
}
 800bba8:	0018      	movs	r0, r3
 800bbaa:	46bd      	mov	sp, r7
 800bbac:	b002      	add	sp, #8
 800bbae:	bd80      	pop	{r7, pc}

0800bbb0 <refresh_program_slot_cache>:

static uint8_t g_first_program_slot = 0;

static void refresh_program_slot_cache(void){
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	af00      	add	r7, sp, #0
  g_first_program_slot = slot_find_first_program();
 800bbb4:	f7ff ffdd 	bl	800bb72 <slot_find_first_program>
 800bbb8:	0003      	movs	r3, r0
 800bbba:	001a      	movs	r2, r3
 800bbbc:	4b02      	ldr	r3, [pc, #8]	@ (800bbc8 <refresh_program_slot_cache+0x18>)
 800bbbe:	701a      	strb	r2, [r3, #0]
}
 800bbc0:	46c0      	nop			@ (mov r8, r8)
 800bbc2:	46bd      	mov	sp, r7
 800bbc4:	bd80      	pop	{r7, pc}
 800bbc6:	46c0      	nop			@ (mov r8, r8)
 800bbc8:	20000938 	.word	0x20000938

0800bbcc <mp_first_program_slot>:

uint8_t mp_first_program_slot(void){
 800bbcc:	b580      	push	{r7, lr}
 800bbce:	af00      	add	r7, sp, #0
  return g_first_program_slot;
 800bbd0:	4b02      	ldr	r3, [pc, #8]	@ (800bbdc <mp_first_program_slot+0x10>)
 800bbd2:	781b      	ldrb	r3, [r3, #0]
}
 800bbd4:	0018      	movs	r0, r3
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	bd80      	pop	{r7, pc}
 800bbda:	46c0      	nop			@ (mov r8, r8)
 800bbdc:	20000938 	.word	0x20000938

0800bbe0 <mp_prompt>:
static int  g_step=10;
static volatile uint8_t g_run_slot_req = 0;
static volatile uint8_t g_run_loaded_req = 0;
static volatile uint8_t g_usb_detach_req = 0;

static void mp_prompt(void){
 800bbe0:	b580      	push	{r7, lr}
 800bbe2:	b084      	sub	sp, #16
 800bbe4:	af00      	add	r7, sp, #0
  if (g_edit){
 800bbe6:	4b10      	ldr	r3, [pc, #64]	@ (800bc28 <mp_prompt+0x48>)
 800bbe8:	781b      	ldrb	r3, [r3, #0]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d013      	beq.n	800bc16 <mp_prompt+0x36>
    /* In EDIT mode, show line number with > prefix for alignment */
    char b[16];
    mp_itoa(g_next_line, b);
 800bbee:	4b0f      	ldr	r3, [pc, #60]	@ (800bc2c <mp_prompt+0x4c>)
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	003a      	movs	r2, r7
 800bbf4:	0011      	movs	r1, r2
 800bbf6:	0018      	movs	r0, r3
 800bbf8:	f7fb fa0e 	bl	8007018 <mp_itoa>
    mp_puts("> ");
 800bbfc:	4b0c      	ldr	r3, [pc, #48]	@ (800bc30 <mp_prompt+0x50>)
 800bbfe:	0018      	movs	r0, r3
 800bc00:	f7fb f989 	bl	8006f16 <mp_puts>
    mp_puts(b);
 800bc04:	003b      	movs	r3, r7
 800bc06:	0018      	movs	r0, r3
 800bc08:	f7fb f985 	bl	8006f16 <mp_puts>
    mp_puts(" ");
 800bc0c:	4b09      	ldr	r3, [pc, #36]	@ (800bc34 <mp_prompt+0x54>)
 800bc0e:	0018      	movs	r0, r3
 800bc10:	f7fb f981 	bl	8006f16 <mp_puts>
  } else {
    /* Normal mode, show > prompt */
    mp_puts("> ");
  }
}
 800bc14:	e003      	b.n	800bc1e <mp_prompt+0x3e>
    mp_puts("> ");
 800bc16:	4b06      	ldr	r3, [pc, #24]	@ (800bc30 <mp_prompt+0x50>)
 800bc18:	0018      	movs	r0, r3
 800bc1a:	f7fb f97c 	bl	8006f16 <mp_puts>
}
 800bc1e:	46c0      	nop			@ (mov r8, r8)
 800bc20:	46bd      	mov	sp, r7
 800bc22:	b004      	add	sp, #16
 800bc24:	bd80      	pop	{r7, pc}
 800bc26:	46c0      	nop			@ (mov r8, r8)
 800bc28:	2000229f 	.word	0x2000229f
 800bc2c:	2000000c 	.word	0x2000000c
 800bc30:	08029d68 	.word	0x08029d68
 800bc34:	080299c8 	.word	0x080299c8

0800bc38 <help>:

static void help(void){
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	af00      	add	r7, sp, #0
  mp_puts("MiniPascal monitor\r\n");
 800bc3c:	4ba3      	ldr	r3, [pc, #652]	@ (800becc <help+0x294>)
 800bc3e:	0018      	movs	r0, r3
 800bc40:	f7fb f969 	bl	8006f16 <mp_puts>
  mp_puts("\r\n");
 800bc44:	4ba2      	ldr	r3, [pc, #648]	@ (800bed0 <help+0x298>)
 800bc46:	0018      	movs	r0, r3
 800bc48:	f7fb f965 	bl	8006f16 <mp_puts>
  mp_puts("=== COMMANDS ===\r\n");
 800bc4c:	4ba1      	ldr	r3, [pc, #644]	@ (800bed4 <help+0x29c>)
 800bc4e:	0018      	movs	r0, r3
 800bc50:	f7fb f961 	bl	8006f16 <mp_puts>
  mp_puts("  EDIT         enter edit mode (new program)\r\n");
 800bc54:	4ba0      	ldr	r3, [pc, #640]	@ (800bed8 <help+0x2a0>)
 800bc56:	0018      	movs	r0, r3
 800bc58:	f7fb f95d 	bl	8006f16 <mp_puts>
  mp_puts("  QUIT         exit edit mode\r\n");
 800bc5c:	4b9f      	ldr	r3, [pc, #636]	@ (800bedc <help+0x2a4>)
 800bc5e:	0018      	movs	r0, r3
 800bc60:	f7fb f959 	bl	8006f16 <mp_puts>
  mp_puts("  NEW          clear program\r\n");
 800bc64:	4b9e      	ldr	r3, [pc, #632]	@ (800bee0 <help+0x2a8>)
 800bc66:	0018      	movs	r0, r3
 800bc68:	f7fb f955 	bl	8006f16 <mp_puts>
  mp_puts("  LIST         show program\r\n");
 800bc6c:	4b9d      	ldr	r3, [pc, #628]	@ (800bee4 <help+0x2ac>)
 800bc6e:	0018      	movs	r0, r3
 800bc70:	f7fb f951 	bl	8006f16 <mp_puts>
  mp_puts("  RUN          compile and run\r\n");
 800bc74:	4b9c      	ldr	r3, [pc, #624]	@ (800bee8 <help+0x2b0>)
 800bc76:	0018      	movs	r0, r3
 800bc78:	f7fb f94d 	bl	8006f16 <mp_puts>
  mp_puts("  STOP         stop running\r\n");
 800bc7c:	4b9b      	ldr	r3, [pc, #620]	@ (800beec <help+0x2b4>)
 800bc7e:	0018      	movs	r0, r3
 800bc80:	f7fb f949 	bl	8006f16 <mp_puts>
  mp_puts("  EXIT         exit Pascal mode\r\n");
 800bc84:	4b9a      	ldr	r3, [pc, #616]	@ (800bef0 <help+0x2b8>)
 800bc86:	0018      	movs	r0, r3
 800bc88:	f7fb f945 	bl	8006f16 <mp_puts>
  mp_puts("\r\n");
 800bc8c:	4b90      	ldr	r3, [pc, #576]	@ (800bed0 <help+0x298>)
 800bc8e:	0018      	movs	r0, r3
 800bc90:	f7fb f941 	bl	8006f16 <mp_puts>
  mp_puts("=== EDIT MODE ===\r\n");
 800bc94:	4b97      	ldr	r3, [pc, #604]	@ (800bef4 <help+0x2bc>)
 800bc96:	0018      	movs	r0, r3
 800bc98:	f7fb f93d 	bl	8006f16 <mp_puts>
  mp_puts("  Type statements without line numbers.\r\n");
 800bc9c:	4b96      	ldr	r3, [pc, #600]	@ (800bef8 <help+0x2c0>)
 800bc9e:	0018      	movs	r0, r3
 800bca0:	f7fb f939 	bl	8006f16 <mp_puts>
  mp_puts("  (Line numbers are optional and will be stripped.)\r\n");
 800bca4:	4b95      	ldr	r3, [pc, #596]	@ (800befc <help+0x2c4>)
 800bca6:	0018      	movs	r0, r3
 800bca8:	f7fb f935 	bl	8006f16 <mp_puts>
  mp_puts("\r\n");
 800bcac:	4b88      	ldr	r3, [pc, #544]	@ (800bed0 <help+0x298>)
 800bcae:	0018      	movs	r0, r3
 800bcb0:	f7fb f931 	bl	8006f16 <mp_puts>
  mp_puts("=== FLASH STORAGE ===\r\n");
 800bcb4:	4b92      	ldr	r3, [pc, #584]	@ (800bf00 <help+0x2c8>)
 800bcb6:	0018      	movs	r0, r3
 800bcb8:	f7fb f92d 	bl	8006f16 <mp_puts>
  mp_puts("  SAVE 1       save to slot 1 (1-3)\r\n");
 800bcbc:	4b91      	ldr	r3, [pc, #580]	@ (800bf04 <help+0x2cc>)
 800bcbe:	0018      	movs	r0, r3
 800bcc0:	f7fb f929 	bl	8006f16 <mp_puts>
  mp_puts("  LOAD 1       load from slot\r\n");
 800bcc4:	4b90      	ldr	r3, [pc, #576]	@ (800bf08 <help+0x2d0>)
 800bcc6:	0018      	movs	r0, r3
 800bcc8:	f7fb f925 	bl	8006f16 <mp_puts>
  mp_puts("\r\n");
 800bccc:	4b80      	ldr	r3, [pc, #512]	@ (800bed0 <help+0x298>)
 800bcce:	0018      	movs	r0, r3
 800bcd0:	f7fb f921 	bl	8006f16 <mp_puts>
  mp_puts("=== PASCAL FUNCTIONS ===\r\n");
 800bcd4:	4b8d      	ldr	r3, [pc, #564]	@ (800bf0c <help+0x2d4>)
 800bcd6:	0018      	movs	r0, r3
 800bcd8:	f7fb f91d 	bl	8006f16 <mp_puts>
  mp_puts("  LED(idx,r,g,b,w)    set LED color (idx 1-12)\r\n");
 800bcdc:	4b8c      	ldr	r3, [pc, #560]	@ (800bf10 <help+0x2d8>)
 800bcde:	0018      	movs	r0, r3
 800bce0:	f7fb f919 	bl	8006f16 <mp_puts>
  mp_puts("  LEDON(r,g,b,w)      set all LEDs on\r\n");
 800bce4:	4b8b      	ldr	r3, [pc, #556]	@ (800bf14 <help+0x2dc>)
 800bce6:	0018      	movs	r0, r3
 800bce8:	f7fb f915 	bl	8006f16 <mp_puts>
  mp_puts("  LEDOFF()            turn all LEDs off\r\n");
 800bcec:	4b8a      	ldr	r3, [pc, #552]	@ (800bf18 <help+0x2e0>)
 800bcee:	0018      	movs	r0, r3
 800bcf0:	f7fb f911 	bl	8006f16 <mp_puts>
  mp_puts("  WAIT(ms)            delay milliseconds\r\n");
 800bcf4:	4b89      	ldr	r3, [pc, #548]	@ (800bf1c <help+0x2e4>)
 800bcf6:	0018      	movs	r0, r3
 800bcf8:	f7fb f90d 	bl	8006f16 <mp_puts>
  mp_puts("  DELAY(ms)           same as WAIT\r\n");
 800bcfc:	4b88      	ldr	r3, [pc, #544]	@ (800bf20 <help+0x2e8>)
 800bcfe:	0018      	movs	r0, r3
 800bd00:	f7fb f909 	bl	8006f16 <mp_puts>
  mp_puts("  BEEP(freq,vol,ms)   beep tone (vol 0-50)\r\n");
 800bd04:	4b87      	ldr	r3, [pc, #540]	@ (800bf24 <help+0x2ec>)
 800bd06:	0018      	movs	r0, r3
 800bd08:	f7fb f905 	bl	8006f16 <mp_puts>
  mp_puts("  GOTO n              jump to line n\r\n");
 800bd0c:	4b86      	ldr	r3, [pc, #536]	@ (800bf28 <help+0x2f0>)
 800bd0e:	0018      	movs	r0, r3
 800bd10:	f7fb f901 	bl	8006f16 <mp_puts>
  mp_puts("  TIME()              update TIMEY/TIMEMO/TIMED/TIMEH/TIMEM (and TIMES)\r\n");
 800bd14:	4b85      	ldr	r3, [pc, #532]	@ (800bf2c <help+0x2f4>)
 800bd16:	0018      	movs	r0, r3
 800bd18:	f7fb f8fd 	bl	8006f16 <mp_puts>
  mp_puts("  TIME() in CLI prints: YY,MO,DD,HH,MM\r\n");
 800bd1c:	4b84      	ldr	r3, [pc, #528]	@ (800bf30 <help+0x2f8>)
 800bd1e:	0018      	movs	r0, r3
 800bd20:	f7fb f8f9 	bl	8006f16 <mp_puts>
  mp_puts("  TIME(yy,mo,dd,hh,mm) set RTC date/time\r\n");
 800bd24:	4b83      	ldr	r3, [pc, #524]	@ (800bf34 <help+0x2fc>)
 800bd26:	0018      	movs	r0, r3
 800bd28:	f7fb f8f5 	bl	8006f16 <mp_puts>
  mp_puts("  TIME(YY|MO|DD|HH|MM|SS) return part (MO=month, MM=minute)\r\n");
 800bd2c:	4b82      	ldr	r3, [pc, #520]	@ (800bf38 <help+0x300>)
 800bd2e:	0018      	movs	r0, r3
 800bd30:	f7fb f8f1 	bl	8006f16 <mp_puts>
  mp_puts("  SETTIME(...)        alias for TIME\r\n");
 800bd34:	4b81      	ldr	r3, [pc, #516]	@ (800bf3c <help+0x304>)
 800bd36:	0018      	movs	r0, r3
 800bd38:	f7fb f8ed 	bl	8006f16 <mp_puts>
  mp_puts("  WRITELN(...)        print text/numbers + newline\r\n");
 800bd3c:	4b80      	ldr	r3, [pc, #512]	@ (800bf40 <help+0x308>)
 800bd3e:	0018      	movs	r0, r3
 800bd40:	f7fb f8e9 	bl	8006f16 <mp_puts>
  mp_puts("  (WRITELN prints only when USB is connected)\r\n");
 800bd44:	4b7f      	ldr	r3, [pc, #508]	@ (800bf44 <help+0x30c>)
 800bd46:	0018      	movs	r0, r3
 800bd48:	f7fb f8e5 	bl	8006f16 <mp_puts>
  mp_puts("  ALARM(h,m,s)        set alarm\r\n");
 800bd4c:	4b7e      	ldr	r3, [pc, #504]	@ (800bf48 <help+0x310>)
 800bd4e:	0018      	movs	r0, r3
 800bd50:	f7fb f8e1 	bl	8006f16 <mp_puts>
  mp_puts("  ALARM()             read alarm state (0/1)\r\n");
 800bd54:	4b7d      	ldr	r3, [pc, #500]	@ (800bf4c <help+0x314>)
 800bd56:	0018      	movs	r0, r3
 800bd58:	f7fb f8dd 	bl	8006f16 <mp_puts>
  mp_puts("\r\n");
 800bd5c:	4b5c      	ldr	r3, [pc, #368]	@ (800bed0 <help+0x298>)
 800bd5e:	0018      	movs	r0, r3
 800bd60:	f7fb f8d9 	bl	8006f16 <mp_puts>
  mp_puts("=== READ FUNCTIONS (return value) ===\r\n");
 800bd64:	4b7a      	ldr	r3, [pc, #488]	@ (800bf50 <help+0x318>)
 800bd66:	0018      	movs	r0, r3
 800bd68:	f7fb f8d5 	bl	8006f16 <mp_puts>
  mp_puts("  BATTERY()    battery mV\r\n");
 800bd6c:	4b79      	ldr	r3, [pc, #484]	@ (800bf54 <help+0x31c>)
 800bd6e:	0018      	movs	r0, r3
 800bd70:	f7fb f8d1 	bl	8006f16 <mp_puts>
  mp_puts("  LIGHT()      light lux\r\n");
 800bd74:	4b78      	ldr	r3, [pc, #480]	@ (800bf58 <help+0x320>)
 800bd76:	0018      	movs	r0, r3
 800bd78:	f7fb f8cd 	bl	8006f16 <mp_puts>
  mp_puts("  RNG()        random number\r\n");
 800bd7c:	4b77      	ldr	r3, [pc, #476]	@ (800bf5c <help+0x324>)
 800bd7e:	0018      	movs	r0, r3
 800bd80:	f7fb f8c9 	bl	8006f16 <mp_puts>
  mp_puts("  TEMP()       temperature (x100)\r\n");
 800bd84:	4b76      	ldr	r3, [pc, #472]	@ (800bf60 <help+0x328>)
 800bd86:	0018      	movs	r0, r3
 800bd88:	f7fb f8c5 	bl	8006f16 <mp_puts>
  mp_puts("  HUM()        humidity (x100)\r\n");
 800bd8c:	4b75      	ldr	r3, [pc, #468]	@ (800bf64 <help+0x32c>)
 800bd8e:	0018      	movs	r0, r3
 800bd90:	f7fb f8c1 	bl	8006f16 <mp_puts>
  mp_puts("  PRESS()      pressure (x100)\r\n");
 800bd94:	4b74      	ldr	r3, [pc, #464]	@ (800bf68 <help+0x330>)
 800bd96:	0018      	movs	r0, r3
 800bd98:	f7fb f8bd 	bl	8006f16 <mp_puts>
  mp_puts("  BTN()        button state\r\n");
 800bd9c:	4b73      	ldr	r3, [pc, #460]	@ (800bf6c <help+0x334>)
 800bd9e:	0018      	movs	r0, r3
 800bda0:	f7fb f8b9 	bl	8006f16 <mp_puts>
  mp_puts("  BTNE()       next short-press (0 none,1=B1,2=B2,3=BL)\r\n");
 800bda4:	4b72      	ldr	r3, [pc, #456]	@ (800bf70 <help+0x338>)
 800bda6:	0018      	movs	r0, r3
 800bda8:	f7fb f8b5 	bl	8006f16 <mp_puts>
  mp_puts("  MIC()        microphone level\r\n");
 800bdac:	4b71      	ldr	r3, [pc, #452]	@ (800bf74 <help+0x33c>)
 800bdae:	0018      	movs	r0, r3
 800bdb0:	f7fb f8b1 	bl	8006f16 <mp_puts>
  mp_puts("\r\n");
 800bdb4:	4b46      	ldr	r3, [pc, #280]	@ (800bed0 <help+0x298>)
 800bdb6:	0018      	movs	r0, r3
 800bdb8:	f7fb f8ad 	bl	8006f16 <mp_puts>
  mp_puts("=== FLOW CONTROL ===\r\n");
 800bdbc:	4b6e      	ldr	r3, [pc, #440]	@ (800bf78 <help+0x340>)
 800bdbe:	0018      	movs	r0, r3
 800bdc0:	f7fb f8a9 	bl	8006f16 <mp_puts>
  mp_puts("  10 x:=1\r\n");
 800bdc4:	4b6d      	ldr	r3, [pc, #436]	@ (800bf7c <help+0x344>)
 800bdc6:	0018      	movs	r0, r3
 800bdc8:	f7fb f8a5 	bl	8006f16 <mp_puts>
  mp_puts("  20 if (x>0) then led(1,255,0,0,0)\r\n");
 800bdcc:	4b6c      	ldr	r3, [pc, #432]	@ (800bf80 <help+0x348>)
 800bdce:	0018      	movs	r0, r3
 800bdd0:	f7fb f8a1 	bl	8006f16 <mp_puts>
  mp_puts("  30 end\r\n");
 800bdd4:	4b6b      	ldr	r3, [pc, #428]	@ (800bf84 <help+0x34c>)
 800bdd6:	0018      	movs	r0, r3
 800bdd8:	f7fb f89d 	bl	8006f16 <mp_puts>
  mp_puts("\r\n");
 800bddc:	4b3c      	ldr	r3, [pc, #240]	@ (800bed0 <help+0x298>)
 800bdde:	0018      	movs	r0, r3
 800bde0:	f7fb f899 	bl	8006f16 <mp_puts>
  mp_puts("  10 x:=1\r\n");
 800bde4:	4b65      	ldr	r3, [pc, #404]	@ (800bf7c <help+0x344>)
 800bde6:	0018      	movs	r0, r3
 800bde8:	f7fb f895 	bl	8006f16 <mp_puts>
  mp_puts("  20 if (x>0) then begin\r\n");
 800bdec:	4b66      	ldr	r3, [pc, #408]	@ (800bf88 <help+0x350>)
 800bdee:	0018      	movs	r0, r3
 800bdf0:	f7fb f891 	bl	8006f16 <mp_puts>
  mp_puts("  30 led(1,255,0,0,0)\r\n");
 800bdf4:	4b65      	ldr	r3, [pc, #404]	@ (800bf8c <help+0x354>)
 800bdf6:	0018      	movs	r0, r3
 800bdf8:	f7fb f88d 	bl	8006f16 <mp_puts>
  mp_puts("  40 end\r\n");
 800bdfc:	4b64      	ldr	r3, [pc, #400]	@ (800bf90 <help+0x358>)
 800bdfe:	0018      	movs	r0, r3
 800be00:	f7fb f889 	bl	8006f16 <mp_puts>
  mp_puts("  50 end\r\n");
 800be04:	4b63      	ldr	r3, [pc, #396]	@ (800bf94 <help+0x35c>)
 800be06:	0018      	movs	r0, r3
 800be08:	f7fb f885 	bl	8006f16 <mp_puts>
  mp_puts("\r\n");
 800be0c:	4b30      	ldr	r3, [pc, #192]	@ (800bed0 <help+0x298>)
 800be0e:	0018      	movs	r0, r3
 800be10:	f7fb f881 	bl	8006f16 <mp_puts>
  mp_puts("  10 x:=3\r\n");
 800be14:	4b60      	ldr	r3, [pc, #384]	@ (800bf98 <help+0x360>)
 800be16:	0018      	movs	r0, r3
 800be18:	f7fb f87d 	bl	8006f16 <mp_puts>
  mp_puts("  20 while (x>0) do begin\r\n");
 800be1c:	4b5f      	ldr	r3, [pc, #380]	@ (800bf9c <help+0x364>)
 800be1e:	0018      	movs	r0, r3
 800be20:	f7fb f879 	bl	8006f16 <mp_puts>
  mp_puts("  30 led(x,255,0,0,0)\r\n");
 800be24:	4b5e      	ldr	r3, [pc, #376]	@ (800bfa0 <help+0x368>)
 800be26:	0018      	movs	r0, r3
 800be28:	f7fb f875 	bl	8006f16 <mp_puts>
  mp_puts("  40 x:=x-1\r\n");
 800be2c:	4b5d      	ldr	r3, [pc, #372]	@ (800bfa4 <help+0x36c>)
 800be2e:	0018      	movs	r0, r3
 800be30:	f7fb f871 	bl	8006f16 <mp_puts>
  mp_puts("  50 end\r\n");
 800be34:	4b57      	ldr	r3, [pc, #348]	@ (800bf94 <help+0x35c>)
 800be36:	0018      	movs	r0, r3
 800be38:	f7fb f86d 	bl	8006f16 <mp_puts>
  mp_puts("  60 end\r\n");
 800be3c:	4b5a      	ldr	r3, [pc, #360]	@ (800bfa8 <help+0x370>)
 800be3e:	0018      	movs	r0, r3
 800be40:	f7fb f869 	bl	8006f16 <mp_puts>
  mp_puts("\r\n");
 800be44:	4b22      	ldr	r3, [pc, #136]	@ (800bed0 <help+0x298>)
 800be46:	0018      	movs	r0, r3
 800be48:	f7fb f865 	bl	8006f16 <mp_puts>
  mp_puts("  10 x:=3\r\n");
 800be4c:	4b52      	ldr	r3, [pc, #328]	@ (800bf98 <help+0x360>)
 800be4e:	0018      	movs	r0, r3
 800be50:	f7fb f861 	bl	8006f16 <mp_puts>
  mp_puts("  20 repeat\r\n");
 800be54:	4b55      	ldr	r3, [pc, #340]	@ (800bfac <help+0x374>)
 800be56:	0018      	movs	r0, r3
 800be58:	f7fb f85d 	bl	8006f16 <mp_puts>
  mp_puts("  30 x:=x-1\r\n");
 800be5c:	4b54      	ldr	r3, [pc, #336]	@ (800bfb0 <help+0x378>)
 800be5e:	0018      	movs	r0, r3
 800be60:	f7fb f859 	bl	8006f16 <mp_puts>
  mp_puts("  40 until (x<1)\r\n");
 800be64:	4b53      	ldr	r3, [pc, #332]	@ (800bfb4 <help+0x37c>)
 800be66:	0018      	movs	r0, r3
 800be68:	f7fb f855 	bl	8006f16 <mp_puts>
  mp_puts("  50 end\r\n");
 800be6c:	4b49      	ldr	r3, [pc, #292]	@ (800bf94 <help+0x35c>)
 800be6e:	0018      	movs	r0, r3
 800be70:	f7fb f851 	bl	8006f16 <mp_puts>
  mp_puts("\r\n");
 800be74:	4b16      	ldr	r3, [pc, #88]	@ (800bed0 <help+0x298>)
 800be76:	0018      	movs	r0, r3
 800be78:	f7fb f84d 	bl	8006f16 <mp_puts>
  mp_puts("=== VARIABLES ===\r\n");
 800be7c:	4b4e      	ldr	r3, [pc, #312]	@ (800bfb8 <help+0x380>)
 800be7e:	0018      	movs	r0, r3
 800be80:	f7fb f849 	bl	8006f16 <mp_puts>
  mp_puts("  x := 5       assign\r\n");
 800be84:	4b4d      	ldr	r3, [pc, #308]	@ (800bfbc <help+0x384>)
 800be86:	0018      	movs	r0, r3
 800be88:	f7fb f845 	bl	8006f16 <mp_puts>
  mp_puts("  x := x + 1   expression\r\n");
 800be8c:	4b4c      	ldr	r3, [pc, #304]	@ (800bfc0 <help+0x388>)
 800be8e:	0018      	movs	r0, r3
 800be90:	f7fb f841 	bl	8006f16 <mp_puts>
  mp_puts("  IF x>5 THEN GOTO 100\r\n");
 800be94:	4b4b      	ldr	r3, [pc, #300]	@ (800bfc4 <help+0x38c>)
 800be96:	0018      	movs	r0, r3
 800be98:	f7fb f83d 	bl	8006f16 <mp_puts>
  mp_puts("  TIME() then TIMEY/TIMEMO/TIMED/TIMEH/TIMEM\r\n");
 800be9c:	4b4a      	ldr	r3, [pc, #296]	@ (800bfc8 <help+0x390>)
 800be9e:	0018      	movs	r0, r3
 800bea0:	f7fb f839 	bl	8006f16 <mp_puts>
  mp_puts("  x := time(MM)  minutes\r\n");
 800bea4:	4b49      	ldr	r3, [pc, #292]	@ (800bfcc <help+0x394>)
 800bea6:	0018      	movs	r0, r3
 800bea8:	f7fb f835 	bl	8006f16 <mp_puts>
  mp_puts("  WRITELN('x=', x)\r\n");
 800beac:	4b48      	ldr	r3, [pc, #288]	@ (800bfd0 <help+0x398>)
 800beae:	0018      	movs	r0, r3
 800beb0:	f7fb f831 	bl	8006f16 <mp_puts>
  mp_puts("\r\n");
 800beb4:	4b06      	ldr	r3, [pc, #24]	@ (800bed0 <help+0x298>)
 800beb6:	0018      	movs	r0, r3
 800beb8:	f7fb f82d 	bl	8006f16 <mp_puts>
  mp_puts("Tip: hold BL to enter stop, wake with B2\r\n");
 800bebc:	4b45      	ldr	r3, [pc, #276]	@ (800bfd4 <help+0x39c>)
 800bebe:	0018      	movs	r0, r3
 800bec0:	f7fb f829 	bl	8006f16 <mp_puts>
}
 800bec4:	46c0      	nop			@ (mov r8, r8)
 800bec6:	46bd      	mov	sp, r7
 800bec8:	bd80      	pop	{r7, pc}
 800beca:	46c0      	nop			@ (mov r8, r8)
 800becc:	08029d6c 	.word	0x08029d6c
 800bed0:	08029940 	.word	0x08029940
 800bed4:	08029d84 	.word	0x08029d84
 800bed8:	08029d98 	.word	0x08029d98
 800bedc:	08029dc8 	.word	0x08029dc8
 800bee0:	08029de8 	.word	0x08029de8
 800bee4:	08029e08 	.word	0x08029e08
 800bee8:	08029e28 	.word	0x08029e28
 800beec:	08029e4c 	.word	0x08029e4c
 800bef0:	08029e6c 	.word	0x08029e6c
 800bef4:	08029e90 	.word	0x08029e90
 800bef8:	08029ea4 	.word	0x08029ea4
 800befc:	08029ed0 	.word	0x08029ed0
 800bf00:	08029f08 	.word	0x08029f08
 800bf04:	08029f20 	.word	0x08029f20
 800bf08:	08029f48 	.word	0x08029f48
 800bf0c:	08029f68 	.word	0x08029f68
 800bf10:	08029f84 	.word	0x08029f84
 800bf14:	08029fb8 	.word	0x08029fb8
 800bf18:	08029fe0 	.word	0x08029fe0
 800bf1c:	0802a00c 	.word	0x0802a00c
 800bf20:	0802a038 	.word	0x0802a038
 800bf24:	0802a060 	.word	0x0802a060
 800bf28:	0802a090 	.word	0x0802a090
 800bf2c:	0802a0b8 	.word	0x0802a0b8
 800bf30:	0802a104 	.word	0x0802a104
 800bf34:	0802a130 	.word	0x0802a130
 800bf38:	0802a15c 	.word	0x0802a15c
 800bf3c:	0802a19c 	.word	0x0802a19c
 800bf40:	0802a1c4 	.word	0x0802a1c4
 800bf44:	0802a1fc 	.word	0x0802a1fc
 800bf48:	0802a22c 	.word	0x0802a22c
 800bf4c:	0802a250 	.word	0x0802a250
 800bf50:	0802a280 	.word	0x0802a280
 800bf54:	0802a2a8 	.word	0x0802a2a8
 800bf58:	0802a2c4 	.word	0x0802a2c4
 800bf5c:	0802a2e0 	.word	0x0802a2e0
 800bf60:	0802a300 	.word	0x0802a300
 800bf64:	0802a324 	.word	0x0802a324
 800bf68:	0802a348 	.word	0x0802a348
 800bf6c:	0802a36c 	.word	0x0802a36c
 800bf70:	0802a38c 	.word	0x0802a38c
 800bf74:	0802a3c8 	.word	0x0802a3c8
 800bf78:	0802a3ec 	.word	0x0802a3ec
 800bf7c:	0802a404 	.word	0x0802a404
 800bf80:	0802a410 	.word	0x0802a410
 800bf84:	0802a438 	.word	0x0802a438
 800bf88:	0802a444 	.word	0x0802a444
 800bf8c:	0802a460 	.word	0x0802a460
 800bf90:	0802a478 	.word	0x0802a478
 800bf94:	0802a484 	.word	0x0802a484
 800bf98:	0802a490 	.word	0x0802a490
 800bf9c:	0802a49c 	.word	0x0802a49c
 800bfa0:	0802a4b8 	.word	0x0802a4b8
 800bfa4:	0802a4d0 	.word	0x0802a4d0
 800bfa8:	0802a4e0 	.word	0x0802a4e0
 800bfac:	0802a4ec 	.word	0x0802a4ec
 800bfb0:	0802a4fc 	.word	0x0802a4fc
 800bfb4:	0802a50c 	.word	0x0802a50c
 800bfb8:	0802a520 	.word	0x0802a520
 800bfbc:	0802a534 	.word	0x0802a534
 800bfc0:	0802a54c 	.word	0x0802a54c
 800bfc4:	0802a568 	.word	0x0802a568
 800bfc8:	0802a584 	.word	0x0802a584
 800bfcc:	0802a5b4 	.word	0x0802a5b4
 800bfd0:	0802a5d0 	.word	0x0802a5d0
 800bfd4:	0802a5e8 	.word	0x0802a5e8

0800bfd8 <compile_or_report>:
static void compile_or_report(void){
 800bfd8:	b580      	push	{r7, lr}
 800bfda:	b084      	sub	sp, #16
 800bfdc:	af00      	add	r7, sp, #0
  g_have_prog=false;
 800bfde:	4b21      	ldr	r3, [pc, #132]	@ (800c064 <compile_or_report+0x8c>)
 800bfe0:	2200      	movs	r2, #0
 800bfe2:	701a      	strb	r2, [r3, #0]
  memset(&g_prog,0,sizeof(g_prog));
 800bfe4:	4a20      	ldr	r2, [pc, #128]	@ (800c068 <compile_or_report+0x90>)
 800bfe6:	4b21      	ldr	r3, [pc, #132]	@ (800c06c <compile_or_report+0x94>)
 800bfe8:	2100      	movs	r1, #0
 800bfea:	0018      	movs	r0, r3
 800bfec:	f018 fd6e 	bl	8024acc <memset>
  if (!compile_program(&g_ed, &g_prog)){
 800bff0:	4a1e      	ldr	r2, [pc, #120]	@ (800c06c <compile_or_report+0x94>)
 800bff2:	4b1f      	ldr	r3, [pc, #124]	@ (800c070 <compile_or_report+0x98>)
 800bff4:	0011      	movs	r1, r2
 800bff6:	0018      	movs	r0, r3
 800bff8:	f7fd fec4 	bl	8009d84 <compile_program>
 800bffc:	0003      	movs	r3, r0
 800bffe:	001a      	movs	r2, r3
 800c000:	2301      	movs	r3, #1
 800c002:	4053      	eors	r3, r2
 800c004:	b2db      	uxtb	r3, r3
 800c006:	2b00      	cmp	r3, #0
 800c008:	d026      	beq.n	800c058 <compile_or_report+0x80>
    mp_puts("Compile error");
 800c00a:	4b1a      	ldr	r3, [pc, #104]	@ (800c074 <compile_or_report+0x9c>)
 800c00c:	0018      	movs	r0, r3
 800c00e:	f7fa ff82 	bl	8006f16 <mp_puts>
    if (g_err_line>0){
 800c012:	4b19      	ldr	r3, [pc, #100]	@ (800c078 <compile_or_report+0xa0>)
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	2b00      	cmp	r3, #0
 800c018:	dd0e      	ble.n	800c038 <compile_or_report+0x60>
      char b[16]; mp_puts(" at line "); mp_itoa(g_err_line,b); mp_puts(b);
 800c01a:	4b18      	ldr	r3, [pc, #96]	@ (800c07c <compile_or_report+0xa4>)
 800c01c:	0018      	movs	r0, r3
 800c01e:	f7fa ff7a 	bl	8006f16 <mp_puts>
 800c022:	4b15      	ldr	r3, [pc, #84]	@ (800c078 <compile_or_report+0xa0>)
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	003a      	movs	r2, r7
 800c028:	0011      	movs	r1, r2
 800c02a:	0018      	movs	r0, r3
 800c02c:	f7fa fff4 	bl	8007018 <mp_itoa>
 800c030:	003b      	movs	r3, r7
 800c032:	0018      	movs	r0, r3
 800c034:	f7fa ff6f 	bl	8006f16 <mp_puts>
    }
    if (g_err){ mp_puts(": "); mp_puts(g_err); }
 800c038:	4b11      	ldr	r3, [pc, #68]	@ (800c080 <compile_or_report+0xa8>)
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d008      	beq.n	800c052 <compile_or_report+0x7a>
 800c040:	4b10      	ldr	r3, [pc, #64]	@ (800c084 <compile_or_report+0xac>)
 800c042:	0018      	movs	r0, r3
 800c044:	f7fa ff67 	bl	8006f16 <mp_puts>
 800c048:	4b0d      	ldr	r3, [pc, #52]	@ (800c080 <compile_or_report+0xa8>)
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	0018      	movs	r0, r3
 800c04e:	f7fa ff62 	bl	8006f16 <mp_puts>
    mp_putcrlf();
 800c052:	f7fa ff75 	bl	8006f40 <mp_putcrlf>
    return;
 800c056:	e002      	b.n	800c05e <compile_or_report+0x86>
  }
  g_have_prog=true;
 800c058:	4b02      	ldr	r3, [pc, #8]	@ (800c064 <compile_or_report+0x8c>)
 800c05a:	2201      	movs	r2, #1
 800c05c:	701a      	strb	r2, [r3, #0]
}
 800c05e:	46bd      	mov	sp, r7
 800c060:	b004      	add	sp, #16
 800c062:	bd80      	pop	{r7, pc}
 800c064:	2000229c 	.word	0x2000229c
 800c068:	00000932 	.word	0x00000932
 800c06c:	20001818 	.word	0x20001818
 800c070:	2000093c 	.word	0x2000093c
 800c074:	0802a614 	.word	0x0802a614
 800c078:	20000004 	.word	0x20000004
 800c07c:	0802a624 	.word	0x0802a624
 800c080:	2000092c 	.word	0x2000092c
 800c084:	0802a630 	.word	0x0802a630

0800c088 <cmd_run>:

static void cmd_run(void){
 800c088:	b580      	push	{r7, lr}
 800c08a:	af00      	add	r7, sp, #0
  compile_or_report();
 800c08c:	f7ff ffa4 	bl	800bfd8 <compile_or_report>
  if (!g_have_prog) return;
 800c090:	4b09      	ldr	r3, [pc, #36]	@ (800c0b8 <cmd_run+0x30>)
 800c092:	781b      	ldrb	r3, [r3, #0]
 800c094:	2201      	movs	r2, #1
 800c096:	4053      	eors	r3, r2
 800c098:	b2db      	uxtb	r3, r3
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d108      	bne.n	800c0b0 <cmd_run+0x28>
  vm_reset(&g_vm);
 800c09e:	4b07      	ldr	r3, [pc, #28]	@ (800c0bc <cmd_run+0x34>)
 800c0a0:	0018      	movs	r0, r3
 800c0a2:	f7fe f8a1 	bl	800a1e8 <vm_reset>
  mp_puts("RUN\r\n");
 800c0a6:	4b06      	ldr	r3, [pc, #24]	@ (800c0c0 <cmd_run+0x38>)
 800c0a8:	0018      	movs	r0, r3
 800c0aa:	f7fa ff34 	bl	8006f16 <mp_puts>
 800c0ae:	e000      	b.n	800c0b2 <cmd_run+0x2a>
  if (!g_have_prog) return;
 800c0b0:	46c0      	nop			@ (mov r8, r8)
}
 800c0b2:	46bd      	mov	sp, r7
 800c0b4:	bd80      	pop	{r7, pc}
 800c0b6:	46c0      	nop			@ (mov r8, r8)
 800c0b8:	2000229c 	.word	0x2000229c
 800c0bc:	2000214c 	.word	0x2000214c
 800c0c0:	0802a634 	.word	0x0802a634

0800c0c4 <cmd_stop>:

static void cmd_stop(void){
 800c0c4:	b580      	push	{r7, lr}
 800c0c6:	af00      	add	r7, sp, #0
  g_vm.stop_req=true;
 800c0c8:	4a05      	ldr	r2, [pc, #20]	@ (800c0e0 <cmd_stop+0x1c>)
 800c0ca:	2348      	movs	r3, #72	@ 0x48
 800c0cc:	33ff      	adds	r3, #255	@ 0xff
 800c0ce:	2101      	movs	r1, #1
 800c0d0:	54d1      	strb	r1, [r2, r3]
  mp_puts("STOP\r\n");
 800c0d2:	4b04      	ldr	r3, [pc, #16]	@ (800c0e4 <cmd_stop+0x20>)
 800c0d4:	0018      	movs	r0, r3
 800c0d6:	f7fa ff1e 	bl	8006f16 <mp_puts>
}
 800c0da:	46c0      	nop			@ (mov r8, r8)
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	bd80      	pop	{r7, pc}
 800c0e0:	2000214c 	.word	0x2000214c
 800c0e4:	0802a63c 	.word	0x0802a63c

0800c0e8 <handle_edit_line>:

static void handle_edit_line(const char *line){
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b086      	sub	sp, #24
 800c0ec:	af00      	add	r7, sp, #0
 800c0ee:	6078      	str	r0, [r7, #4]
  /* In EDIT mode, QUIT finishes editing (so END can be used in code). */
  if (!mp_stricmp(line, "QUIT")){
 800c0f0:	4a38      	ldr	r2, [pc, #224]	@ (800c1d4 <handle_edit_line+0xec>)
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	0011      	movs	r1, r2
 800c0f6:	0018      	movs	r0, r3
 800c0f8:	f7fa ff2e 	bl	8006f58 <mp_stricmp>
 800c0fc:	1e03      	subs	r3, r0, #0
 800c0fe:	d107      	bne.n	800c110 <handle_edit_line+0x28>
    g_edit=false;
 800c100:	4b35      	ldr	r3, [pc, #212]	@ (800c1d8 <handle_edit_line+0xf0>)
 800c102:	2200      	movs	r2, #0
 800c104:	701a      	strb	r2, [r3, #0]
    mp_puts("EDIT OFF\r\n");
 800c106:	4b35      	ldr	r3, [pc, #212]	@ (800c1dc <handle_edit_line+0xf4>)
 800c108:	0018      	movs	r0, r3
 800c10a:	f7fa ff04 	bl	8006f16 <mp_puts>
    return;
 800c10e:	e05e      	b.n	800c1ce <handle_edit_line+0xe6>
  }

  int line_no = g_next_line;
 800c110:	4b33      	ldr	r3, [pc, #204]	@ (800c1e0 <handle_edit_line+0xf8>)
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	617b      	str	r3, [r7, #20]
  const char *p = line;
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	613b      	str	r3, [r7, #16]
  while (*p==' '||*p=='\t') p++;
 800c11a:	e002      	b.n	800c122 <handle_edit_line+0x3a>
 800c11c:	693b      	ldr	r3, [r7, #16]
 800c11e:	3301      	adds	r3, #1
 800c120:	613b      	str	r3, [r7, #16]
 800c122:	693b      	ldr	r3, [r7, #16]
 800c124:	781b      	ldrb	r3, [r3, #0]
 800c126:	2b20      	cmp	r3, #32
 800c128:	d0f8      	beq.n	800c11c <handle_edit_line+0x34>
 800c12a:	693b      	ldr	r3, [r7, #16]
 800c12c:	781b      	ldrb	r3, [r3, #0]
 800c12e:	2b09      	cmp	r3, #9
 800c130:	d0f4      	beq.n	800c11c <handle_edit_line+0x34>
  int ln=0;
 800c132:	2300      	movs	r3, #0
 800c134:	60fb      	str	r3, [r7, #12]
  const char *p_num = p;
 800c136:	693b      	ldr	r3, [r7, #16]
 800c138:	60bb      	str	r3, [r7, #8]
  if (parse_int(&p_num,&ln)){
 800c13a:	230c      	movs	r3, #12
 800c13c:	18fa      	adds	r2, r7, r3
 800c13e:	2308      	movs	r3, #8
 800c140:	18fb      	adds	r3, r7, r3
 800c142:	0011      	movs	r1, r2
 800c144:	0018      	movs	r0, r3
 800c146:	f7fb f8ab 	bl	80072a0 <parse_int>
 800c14a:	1e03      	subs	r3, r0, #0
 800c14c:	d01a      	beq.n	800c184 <handle_edit_line+0x9c>
    if (*p_num==' '||*p_num=='\t'){
 800c14e:	68bb      	ldr	r3, [r7, #8]
 800c150:	781b      	ldrb	r3, [r3, #0]
 800c152:	2b20      	cmp	r3, #32
 800c154:	d007      	beq.n	800c166 <handle_edit_line+0x7e>
 800c156:	68bb      	ldr	r3, [r7, #8]
 800c158:	781b      	ldrb	r3, [r3, #0]
 800c15a:	2b09      	cmp	r3, #9
 800c15c:	d112      	bne.n	800c184 <handle_edit_line+0x9c>
      while (*p_num==' '||*p_num=='\t') p_num++;
 800c15e:	e002      	b.n	800c166 <handle_edit_line+0x7e>
 800c160:	68bb      	ldr	r3, [r7, #8]
 800c162:	3301      	adds	r3, #1
 800c164:	60bb      	str	r3, [r7, #8]
 800c166:	68bb      	ldr	r3, [r7, #8]
 800c168:	781b      	ldrb	r3, [r3, #0]
 800c16a:	2b20      	cmp	r3, #32
 800c16c:	d0f8      	beq.n	800c160 <handle_edit_line+0x78>
 800c16e:	68bb      	ldr	r3, [r7, #8]
 800c170:	781b      	ldrb	r3, [r3, #0]
 800c172:	2b09      	cmp	r3, #9
 800c174:	d0f4      	beq.n	800c160 <handle_edit_line+0x78>
      if (ln > 0){
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	dd03      	ble.n	800c184 <handle_edit_line+0x9c>
        line_no = ln;
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	617b      	str	r3, [r7, #20]
        line = p_num;
 800c180:	68bb      	ldr	r3, [r7, #8]
 800c182:	607b      	str	r3, [r7, #4]
      }
    }
  }

  /* Store the line at the current (or provided) line number. */
  if (!ed_set(&g_ed, line_no, line)){
 800c184:	687a      	ldr	r2, [r7, #4]
 800c186:	6979      	ldr	r1, [r7, #20]
 800c188:	4b16      	ldr	r3, [pc, #88]	@ (800c1e4 <handle_edit_line+0xfc>)
 800c18a:	0018      	movs	r0, r3
 800c18c:	f7fb fb4a 	bl	8007824 <ed_set>
 800c190:	0003      	movs	r3, r0
 800c192:	001a      	movs	r2, r3
 800c194:	2301      	movs	r3, #1
 800c196:	4053      	eors	r3, r2
 800c198:	b2db      	uxtb	r3, r3
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d004      	beq.n	800c1a8 <handle_edit_line+0xc0>
    mp_puts("ERR: Line store failed");
 800c19e:	4b12      	ldr	r3, [pc, #72]	@ (800c1e8 <handle_edit_line+0x100>)
 800c1a0:	0018      	movs	r0, r3
 800c1a2:	f7fa feb8 	bl	8006f16 <mp_puts>
    return;
 800c1a6:	e012      	b.n	800c1ce <handle_edit_line+0xe6>
  }

  /* Move to next line number - no confirmation, just next prompt */
  if (line_no == g_next_line) g_next_line += g_step;
 800c1a8:	4b0d      	ldr	r3, [pc, #52]	@ (800c1e0 <handle_edit_line+0xf8>)
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	697a      	ldr	r2, [r7, #20]
 800c1ae:	429a      	cmp	r2, r3
 800c1b0:	d107      	bne.n	800c1c2 <handle_edit_line+0xda>
 800c1b2:	4b0b      	ldr	r3, [pc, #44]	@ (800c1e0 <handle_edit_line+0xf8>)
 800c1b4:	681a      	ldr	r2, [r3, #0]
 800c1b6:	4b0d      	ldr	r3, [pc, #52]	@ (800c1ec <handle_edit_line+0x104>)
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	18d2      	adds	r2, r2, r3
 800c1bc:	4b08      	ldr	r3, [pc, #32]	@ (800c1e0 <handle_edit_line+0xf8>)
 800c1be:	601a      	str	r2, [r3, #0]
 800c1c0:	e005      	b.n	800c1ce <handle_edit_line+0xe6>
  else g_next_line = line_no + g_step;
 800c1c2:	4b0a      	ldr	r3, [pc, #40]	@ (800c1ec <handle_edit_line+0x104>)
 800c1c4:	681a      	ldr	r2, [r3, #0]
 800c1c6:	697b      	ldr	r3, [r7, #20]
 800c1c8:	18d2      	adds	r2, r2, r3
 800c1ca:	4b05      	ldr	r3, [pc, #20]	@ (800c1e0 <handle_edit_line+0xf8>)
 800c1cc:	601a      	str	r2, [r3, #0]
}
 800c1ce:	46bd      	mov	sp, r7
 800c1d0:	b006      	add	sp, #24
 800c1d2:	bd80      	pop	{r7, pc}
 800c1d4:	0802a644 	.word	0x0802a644
 800c1d8:	2000229f 	.word	0x2000229f
 800c1dc:	0802a64c 	.word	0x0802a64c
 800c1e0:	2000000c 	.word	0x2000000c
 800c1e4:	2000093c 	.word	0x2000093c
 800c1e8:	0802a658 	.word	0x0802a658
 800c1ec:	20000010 	.word	0x20000010

0800c1f0 <parse_slot_opt>:

static bool parse_slot_opt(const char *args, uint8_t *slot_out){
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b084      	sub	sp, #16
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	6078      	str	r0, [r7, #4]
 800c1f8:	6039      	str	r1, [r7, #0]
  const char *p=args;
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	60fb      	str	r3, [r7, #12]
  int s=0;
 800c1fe:	2300      	movs	r3, #0
 800c200:	60bb      	str	r3, [r7, #8]
  if (!parse_int(&p,&s)) return false;
 800c202:	2308      	movs	r3, #8
 800c204:	18fa      	adds	r2, r7, r3
 800c206:	230c      	movs	r3, #12
 800c208:	18fb      	adds	r3, r7, r3
 800c20a:	0011      	movs	r1, r2
 800c20c:	0018      	movs	r0, r3
 800c20e:	f7fb f847 	bl	80072a0 <parse_int>
 800c212:	0003      	movs	r3, r0
 800c214:	001a      	movs	r2, r3
 800c216:	2301      	movs	r3, #1
 800c218:	4053      	eors	r3, r2
 800c21a:	b2db      	uxtb	r3, r3
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d001      	beq.n	800c224 <parse_slot_opt+0x34>
 800c220:	2300      	movs	r3, #0
 800c222:	e00c      	b.n	800c23e <parse_slot_opt+0x4e>
  if (s<1 || s>(int)MP_FLASH_SLOT_COUNT) return false;
 800c224:	68bb      	ldr	r3, [r7, #8]
 800c226:	2b00      	cmp	r3, #0
 800c228:	dd02      	ble.n	800c230 <parse_slot_opt+0x40>
 800c22a:	68bb      	ldr	r3, [r7, #8]
 800c22c:	2b03      	cmp	r3, #3
 800c22e:	dd01      	ble.n	800c234 <parse_slot_opt+0x44>
 800c230:	2300      	movs	r3, #0
 800c232:	e004      	b.n	800c23e <parse_slot_opt+0x4e>
  *slot_out=(uint8_t)s;
 800c234:	68bb      	ldr	r3, [r7, #8]
 800c236:	b2da      	uxtb	r2, r3
 800c238:	683b      	ldr	r3, [r7, #0]
 800c23a:	701a      	strb	r2, [r3, #0]
  return true;
 800c23c:	2301      	movs	r3, #1
}
 800c23e:	0018      	movs	r0, r3
 800c240:	46bd      	mov	sp, r7
 800c242:	b004      	add	sp, #16
 800c244:	bd80      	pop	{r7, pc}
	...

0800c248 <handle_line>:





static void handle_line(char *line){
 800c248:	b5b0      	push	{r4, r5, r7, lr}
 800c24a:	b0a8      	sub	sp, #160	@ 0xa0
 800c24c:	af00      	add	r7, sp, #0
 800c24e:	6078      	str	r0, [r7, #4]
  while (*line==' '||*line=='\t') line++;
 800c250:	e002      	b.n	800c258 <handle_line+0x10>
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	3301      	adds	r3, #1
 800c256:	607b      	str	r3, [r7, #4]
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	781b      	ldrb	r3, [r3, #0]
 800c25c:	2b20      	cmp	r3, #32
 800c25e:	d0f8      	beq.n	800c252 <handle_line+0xa>
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	781b      	ldrb	r3, [r3, #0]
 800c264:	2b09      	cmp	r3, #9
 800c266:	d0f4      	beq.n	800c252 <handle_line+0xa>
  if (!*line && !g_edit) return;  /* Empty line in normal mode - skip */
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	781b      	ldrb	r3, [r3, #0]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d107      	bne.n	800c280 <handle_line+0x38>
 800c270:	4bb2      	ldr	r3, [pc, #712]	@ (800c53c <handle_line+0x2f4>)
 800c272:	781b      	ldrb	r3, [r3, #0]
 800c274:	2201      	movs	r2, #1
 800c276:	4053      	eors	r3, r2
 800c278:	b2db      	uxtb	r3, r3
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d000      	beq.n	800c280 <handle_line+0x38>
 800c27e:	e312      	b.n	800c8a6 <handle_line+0x65e>
  if (!*line) return;  /* Empty line in EDIT mode - just show next prompt */
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	781b      	ldrb	r3, [r3, #0]
 800c284:	2b00      	cmp	r3, #0
 800c286:	d100      	bne.n	800c28a <handle_line+0x42>
 800c288:	e30f      	b.n	800c8aa <handle_line+0x662>

  if (g_edit){
 800c28a:	4bac      	ldr	r3, [pc, #688]	@ (800c53c <handle_line+0x2f4>)
 800c28c:	781b      	ldrb	r3, [r3, #0]
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d004      	beq.n	800c29c <handle_line+0x54>
    handle_edit_line(line);
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	0018      	movs	r0, r3
 800c296:	f7ff ff27 	bl	800c0e8 <handle_edit_line>
    return;
 800c29a:	e30b      	b.n	800c8b4 <handle_line+0x66c>
  }

  if (isdigit((unsigned char)line[0])){
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	781b      	ldrb	r3, [r3, #0]
 800c2a0:	1c5a      	adds	r2, r3, #1
 800c2a2:	4ba7      	ldr	r3, [pc, #668]	@ (800c540 <handle_line+0x2f8>)
 800c2a4:	18d3      	adds	r3, r2, r3
 800c2a6:	781b      	ldrb	r3, [r3, #0]
 800c2a8:	001a      	movs	r2, r3
 800c2aa:	2304      	movs	r3, #4
 800c2ac:	4013      	ands	r3, r2
 800c2ae:	d035      	beq.n	800c31c <handle_line+0xd4>
    const char *p=line;
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    int ln=0;
 800c2b4:	2300      	movs	r3, #0
 800c2b6:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (!parse_int(&p,&ln)){ mp_puts("Bad line\r\n"); return; }
 800c2b8:	2378      	movs	r3, #120	@ 0x78
 800c2ba:	18fa      	adds	r2, r7, r3
 800c2bc:	237c      	movs	r3, #124	@ 0x7c
 800c2be:	18fb      	adds	r3, r7, r3
 800c2c0:	0011      	movs	r1, r2
 800c2c2:	0018      	movs	r0, r3
 800c2c4:	f7fa ffec 	bl	80072a0 <parse_int>
 800c2c8:	0003      	movs	r3, r0
 800c2ca:	001a      	movs	r2, r3
 800c2cc:	2301      	movs	r3, #1
 800c2ce:	4053      	eors	r3, r2
 800c2d0:	b2db      	uxtb	r3, r3
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d007      	beq.n	800c2e6 <handle_line+0x9e>
 800c2d6:	4b9b      	ldr	r3, [pc, #620]	@ (800c544 <handle_line+0x2fc>)
 800c2d8:	0018      	movs	r0, r3
 800c2da:	f7fa fe1c 	bl	8006f16 <mp_puts>
 800c2de:	e2e9      	b.n	800c8b4 <handle_line+0x66c>
    while (*p==' '||*p=='\t') p++;
 800c2e0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c2e2:	3301      	adds	r3, #1
 800c2e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c2e6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c2e8:	781b      	ldrb	r3, [r3, #0]
 800c2ea:	2b20      	cmp	r3, #32
 800c2ec:	d0f8      	beq.n	800c2e0 <handle_line+0x98>
 800c2ee:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c2f0:	781b      	ldrb	r3, [r3, #0]
 800c2f2:	2b09      	cmp	r3, #9
 800c2f4:	d0f4      	beq.n	800c2e0 <handle_line+0x98>
    if (!ed_set(&g_ed, ln, p)) mp_puts("Line store failed\r\n");
 800c2f6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800c2f8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c2fa:	4b93      	ldr	r3, [pc, #588]	@ (800c548 <handle_line+0x300>)
 800c2fc:	0018      	movs	r0, r3
 800c2fe:	f7fb fa91 	bl	8007824 <ed_set>
 800c302:	0003      	movs	r3, r0
 800c304:	001a      	movs	r2, r3
 800c306:	2301      	movs	r3, #1
 800c308:	4053      	eors	r3, r2
 800c30a:	b2db      	uxtb	r3, r3
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d100      	bne.n	800c312 <handle_line+0xca>
 800c310:	e2cd      	b.n	800c8ae <handle_line+0x666>
 800c312:	4b8e      	ldr	r3, [pc, #568]	@ (800c54c <handle_line+0x304>)
 800c314:	0018      	movs	r0, r3
 800c316:	f7fa fdfe 	bl	8006f16 <mp_puts>
    return;
 800c31a:	e2c8      	b.n	800c8ae <handle_line+0x666>
  }

  char cmd[16]={0};
 800c31c:	2380      	movs	r3, #128	@ 0x80
 800c31e:	18fb      	adds	r3, r7, r3
 800c320:	0018      	movs	r0, r3
 800c322:	2310      	movs	r3, #16
 800c324:	001a      	movs	r2, r3
 800c326:	2100      	movs	r1, #0
 800c328:	f018 fbd0 	bl	8024acc <memset>
  int i=0;
 800c32c:	2300      	movs	r3, #0
 800c32e:	229c      	movs	r2, #156	@ 0x9c
 800c330:	18ba      	adds	r2, r7, r2
 800c332:	6013      	str	r3, [r2, #0]
  while (line[i] && !isspace((unsigned char)line[i]) && i < (int)sizeof(cmd)-1){ cmd[i]=line[i]; i++; }
 800c334:	e011      	b.n	800c35a <handle_line+0x112>
 800c336:	209c      	movs	r0, #156	@ 0x9c
 800c338:	183b      	adds	r3, r7, r0
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	687a      	ldr	r2, [r7, #4]
 800c33e:	18d3      	adds	r3, r2, r3
 800c340:	7819      	ldrb	r1, [r3, #0]
 800c342:	2380      	movs	r3, #128	@ 0x80
 800c344:	18fa      	adds	r2, r7, r3
 800c346:	183b      	adds	r3, r7, r0
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	18d3      	adds	r3, r2, r3
 800c34c:	1c0a      	adds	r2, r1, #0
 800c34e:	701a      	strb	r2, [r3, #0]
 800c350:	183b      	adds	r3, r7, r0
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	3301      	adds	r3, #1
 800c356:	183a      	adds	r2, r7, r0
 800c358:	6013      	str	r3, [r2, #0]
 800c35a:	219c      	movs	r1, #156	@ 0x9c
 800c35c:	187b      	adds	r3, r7, r1
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	687a      	ldr	r2, [r7, #4]
 800c362:	18d3      	adds	r3, r2, r3
 800c364:	781b      	ldrb	r3, [r3, #0]
 800c366:	2b00      	cmp	r3, #0
 800c368:	d010      	beq.n	800c38c <handle_line+0x144>
 800c36a:	187b      	adds	r3, r7, r1
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	687a      	ldr	r2, [r7, #4]
 800c370:	18d3      	adds	r3, r2, r3
 800c372:	781b      	ldrb	r3, [r3, #0]
 800c374:	1c5a      	adds	r2, r3, #1
 800c376:	4b72      	ldr	r3, [pc, #456]	@ (800c540 <handle_line+0x2f8>)
 800c378:	18d3      	adds	r3, r2, r3
 800c37a:	781b      	ldrb	r3, [r3, #0]
 800c37c:	001a      	movs	r2, r3
 800c37e:	2308      	movs	r3, #8
 800c380:	4013      	ands	r3, r2
 800c382:	d103      	bne.n	800c38c <handle_line+0x144>
 800c384:	187b      	adds	r3, r7, r1
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	2b0e      	cmp	r3, #14
 800c38a:	ddd4      	ble.n	800c336 <handle_line+0xee>
  cmd[i]=0;
 800c38c:	2380      	movs	r3, #128	@ 0x80
 800c38e:	18fa      	adds	r2, r7, r3
 800c390:	219c      	movs	r1, #156	@ 0x9c
 800c392:	187b      	adds	r3, r7, r1
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	18d3      	adds	r3, r2, r3
 800c398:	2200      	movs	r2, #0
 800c39a:	701a      	strb	r2, [r3, #0]
  char *args=line+i; while (*args==' '||*args=='\t') args++;
 800c39c:	187b      	adds	r3, r7, r1
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	687a      	ldr	r2, [r7, #4]
 800c3a2:	18d3      	adds	r3, r2, r3
 800c3a4:	2298      	movs	r2, #152	@ 0x98
 800c3a6:	18ba      	adds	r2, r7, r2
 800c3a8:	6013      	str	r3, [r2, #0]
 800c3aa:	e005      	b.n	800c3b8 <handle_line+0x170>
 800c3ac:	2298      	movs	r2, #152	@ 0x98
 800c3ae:	18bb      	adds	r3, r7, r2
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	3301      	adds	r3, #1
 800c3b4:	18ba      	adds	r2, r7, r2
 800c3b6:	6013      	str	r3, [r2, #0]
 800c3b8:	2298      	movs	r2, #152	@ 0x98
 800c3ba:	18bb      	adds	r3, r7, r2
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	781b      	ldrb	r3, [r3, #0]
 800c3c0:	2b20      	cmp	r3, #32
 800c3c2:	d0f3      	beq.n	800c3ac <handle_line+0x164>
 800c3c4:	18bb      	adds	r3, r7, r2
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	781b      	ldrb	r3, [r3, #0]
 800c3ca:	2b09      	cmp	r3, #9
 800c3cc:	d0ee      	beq.n	800c3ac <handle_line+0x164>

  if (!mp_stricmp(cmd,"HELP")) { help(); return; }
 800c3ce:	4a60      	ldr	r2, [pc, #384]	@ (800c550 <handle_line+0x308>)
 800c3d0:	2380      	movs	r3, #128	@ 0x80
 800c3d2:	18fb      	adds	r3, r7, r3
 800c3d4:	0011      	movs	r1, r2
 800c3d6:	0018      	movs	r0, r3
 800c3d8:	f7fa fdbe 	bl	8006f58 <mp_stricmp>
 800c3dc:	1e03      	subs	r3, r0, #0
 800c3de:	d102      	bne.n	800c3e6 <handle_line+0x19e>
 800c3e0:	f7ff fc2a 	bl	800bc38 <help>
 800c3e4:	e266      	b.n	800c8b4 <handle_line+0x66c>
  if (!mp_stricmp(cmd,"NEW"))  { ed_init(&g_ed); mp_puts("OK\r\n"); return; }
 800c3e6:	4a5b      	ldr	r2, [pc, #364]	@ (800c554 <handle_line+0x30c>)
 800c3e8:	2380      	movs	r3, #128	@ 0x80
 800c3ea:	18fb      	adds	r3, r7, r3
 800c3ec:	0011      	movs	r1, r2
 800c3ee:	0018      	movs	r0, r3
 800c3f0:	f7fa fdb2 	bl	8006f58 <mp_stricmp>
 800c3f4:	1e03      	subs	r3, r0, #0
 800c3f6:	d108      	bne.n	800c40a <handle_line+0x1c2>
 800c3f8:	4b53      	ldr	r3, [pc, #332]	@ (800c548 <handle_line+0x300>)
 800c3fa:	0018      	movs	r0, r3
 800c3fc:	f7fb f974 	bl	80076e8 <ed_init>
 800c400:	4b55      	ldr	r3, [pc, #340]	@ (800c558 <handle_line+0x310>)
 800c402:	0018      	movs	r0, r3
 800c404:	f7fa fd87 	bl	8006f16 <mp_puts>
 800c408:	e254      	b.n	800c8b4 <handle_line+0x66c>
  if (!mp_stricmp(cmd,"LIST")) { ed_list(&g_ed); return; }
 800c40a:	4a54      	ldr	r2, [pc, #336]	@ (800c55c <handle_line+0x314>)
 800c40c:	2380      	movs	r3, #128	@ 0x80
 800c40e:	18fb      	adds	r3, r7, r3
 800c410:	0011      	movs	r1, r2
 800c412:	0018      	movs	r0, r3
 800c414:	f7fa fda0 	bl	8006f58 <mp_stricmp>
 800c418:	1e03      	subs	r3, r0, #0
 800c41a:	d104      	bne.n	800c426 <handle_line+0x1de>
 800c41c:	4b4a      	ldr	r3, [pc, #296]	@ (800c548 <handle_line+0x300>)
 800c41e:	0018      	movs	r0, r3
 800c420:	f7fb fa8e 	bl	8007940 <ed_list>
 800c424:	e246      	b.n	800c8b4 <handle_line+0x66c>
  if (!mp_stricmp(cmd,"DEL"))  { int ln=0; const char *p=args; if(parse_int(&p,&ln) && ed_delete(&g_ed,ln)) mp_puts("OK\r\n"); else mp_puts("Not found\r\n"); return; }
 800c426:	4a4e      	ldr	r2, [pc, #312]	@ (800c560 <handle_line+0x318>)
 800c428:	2380      	movs	r3, #128	@ 0x80
 800c42a:	18fb      	adds	r3, r7, r3
 800c42c:	0011      	movs	r1, r2
 800c42e:	0018      	movs	r0, r3
 800c430:	f7fa fd92 	bl	8006f58 <mp_stricmp>
 800c434:	1e03      	subs	r3, r0, #0
 800c436:	d121      	bne.n	800c47c <handle_line+0x234>
 800c438:	2300      	movs	r3, #0
 800c43a:	677b      	str	r3, [r7, #116]	@ 0x74
 800c43c:	2398      	movs	r3, #152	@ 0x98
 800c43e:	18fb      	adds	r3, r7, r3
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	673b      	str	r3, [r7, #112]	@ 0x70
 800c444:	2374      	movs	r3, #116	@ 0x74
 800c446:	18fa      	adds	r2, r7, r3
 800c448:	2370      	movs	r3, #112	@ 0x70
 800c44a:	18fb      	adds	r3, r7, r3
 800c44c:	0011      	movs	r1, r2
 800c44e:	0018      	movs	r0, r3
 800c450:	f7fa ff26 	bl	80072a0 <parse_int>
 800c454:	1e03      	subs	r3, r0, #0
 800c456:	d00c      	beq.n	800c472 <handle_line+0x22a>
 800c458:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c45a:	4b3b      	ldr	r3, [pc, #236]	@ (800c548 <handle_line+0x300>)
 800c45c:	0011      	movs	r1, r2
 800c45e:	0018      	movs	r0, r3
 800c460:	f7fb f9a2 	bl	80077a8 <ed_delete>
 800c464:	1e03      	subs	r3, r0, #0
 800c466:	d004      	beq.n	800c472 <handle_line+0x22a>
 800c468:	4b3b      	ldr	r3, [pc, #236]	@ (800c558 <handle_line+0x310>)
 800c46a:	0018      	movs	r0, r3
 800c46c:	f7fa fd53 	bl	8006f16 <mp_puts>
 800c470:	e220      	b.n	800c8b4 <handle_line+0x66c>
 800c472:	4b3c      	ldr	r3, [pc, #240]	@ (800c564 <handle_line+0x31c>)
 800c474:	0018      	movs	r0, r3
 800c476:	f7fa fd4e 	bl	8006f16 <mp_puts>
 800c47a:	e21b      	b.n	800c8b4 <handle_line+0x66c>
  if (!mp_stricmp(cmd,"RUN"))  { cmd_run(); return; }
 800c47c:	4a3a      	ldr	r2, [pc, #232]	@ (800c568 <handle_line+0x320>)
 800c47e:	2380      	movs	r3, #128	@ 0x80
 800c480:	18fb      	adds	r3, r7, r3
 800c482:	0011      	movs	r1, r2
 800c484:	0018      	movs	r0, r3
 800c486:	f7fa fd67 	bl	8006f58 <mp_stricmp>
 800c48a:	1e03      	subs	r3, r0, #0
 800c48c:	d102      	bne.n	800c494 <handle_line+0x24c>
 800c48e:	f7ff fdfb 	bl	800c088 <cmd_run>
 800c492:	e20f      	b.n	800c8b4 <handle_line+0x66c>
  if (!mp_stricmp(cmd,"STOP")) { cmd_stop(); return; }
 800c494:	4a35      	ldr	r2, [pc, #212]	@ (800c56c <handle_line+0x324>)
 800c496:	2380      	movs	r3, #128	@ 0x80
 800c498:	18fb      	adds	r3, r7, r3
 800c49a:	0011      	movs	r1, r2
 800c49c:	0018      	movs	r0, r3
 800c49e:	f7fa fd5b 	bl	8006f58 <mp_stricmp>
 800c4a2:	1e03      	subs	r3, r0, #0
 800c4a4:	d102      	bne.n	800c4ac <handle_line+0x264>
 800c4a6:	f7ff fe0d 	bl	800c0c4 <cmd_stop>
 800c4aa:	e203      	b.n	800c8b4 <handle_line+0x66c>
  if (!mp_stricmp(cmd,"EXIT")) { g_exit_pending=true; return; }
 800c4ac:	4a30      	ldr	r2, [pc, #192]	@ (800c570 <handle_line+0x328>)
 800c4ae:	2380      	movs	r3, #128	@ 0x80
 800c4b0:	18fb      	adds	r3, r7, r3
 800c4b2:	0011      	movs	r1, r2
 800c4b4:	0018      	movs	r0, r3
 800c4b6:	f7fa fd4f 	bl	8006f58 <mp_stricmp>
 800c4ba:	1e03      	subs	r3, r0, #0
 800c4bc:	d103      	bne.n	800c4c6 <handle_line+0x27e>
 800c4be:	4b2d      	ldr	r3, [pc, #180]	@ (800c574 <handle_line+0x32c>)
 800c4c0:	2201      	movs	r2, #1
 800c4c2:	701a      	strb	r2, [r3, #0]
 800c4c4:	e1f6      	b.n	800c8b4 <handle_line+0x66c>

  if (!mp_stricmp(cmd,"SLOT")) {
 800c4c6:	4a2c      	ldr	r2, [pc, #176]	@ (800c578 <handle_line+0x330>)
 800c4c8:	2380      	movs	r3, #128	@ 0x80
 800c4ca:	18fb      	adds	r3, r7, r3
 800c4cc:	0011      	movs	r1, r2
 800c4ce:	0018      	movs	r0, r3
 800c4d0:	f7fa fd42 	bl	8006f58 <mp_stricmp>
 800c4d4:	1e03      	subs	r3, r0, #0
 800c4d6:	d155      	bne.n	800c584 <handle_line+0x33c>
    uint8_t s=g_slot;
 800c4d8:	4b28      	ldr	r3, [pc, #160]	@ (800c57c <handle_line+0x334>)
 800c4da:	781a      	ldrb	r2, [r3, #0]
 800c4dc:	246f      	movs	r4, #111	@ 0x6f
 800c4de:	193b      	adds	r3, r7, r4
 800c4e0:	701a      	strb	r2, [r3, #0]
    if (*args && parse_slot_opt(args,&s)) { g_slot=s; mp_puts("OK\r\n"); }
 800c4e2:	2198      	movs	r1, #152	@ 0x98
 800c4e4:	187b      	adds	r3, r7, r1
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	781b      	ldrb	r3, [r3, #0]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d011      	beq.n	800c512 <handle_line+0x2ca>
 800c4ee:	193a      	adds	r2, r7, r4
 800c4f0:	187b      	adds	r3, r7, r1
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	0011      	movs	r1, r2
 800c4f6:	0018      	movs	r0, r3
 800c4f8:	f7ff fe7a 	bl	800c1f0 <parse_slot_opt>
 800c4fc:	1e03      	subs	r3, r0, #0
 800c4fe:	d008      	beq.n	800c512 <handle_line+0x2ca>
 800c500:	193b      	adds	r3, r7, r4
 800c502:	781a      	ldrb	r2, [r3, #0]
 800c504:	4b1d      	ldr	r3, [pc, #116]	@ (800c57c <handle_line+0x334>)
 800c506:	701a      	strb	r2, [r3, #0]
 800c508:	4b13      	ldr	r3, [pc, #76]	@ (800c558 <handle_line+0x310>)
 800c50a:	0018      	movs	r0, r3
 800c50c:	f7fa fd03 	bl	8006f16 <mp_puts>
 800c510:	e1d0      	b.n	800c8b4 <handle_line+0x66c>
    else { char b[16]; mp_puts("SLOT "); mp_itoa(g_slot,b); mp_puts(b); mp_putcrlf(); }
 800c512:	4b1b      	ldr	r3, [pc, #108]	@ (800c580 <handle_line+0x338>)
 800c514:	0018      	movs	r0, r3
 800c516:	f7fa fcfe 	bl	8006f16 <mp_puts>
 800c51a:	4b18      	ldr	r3, [pc, #96]	@ (800c57c <handle_line+0x334>)
 800c51c:	781b      	ldrb	r3, [r3, #0]
 800c51e:	001a      	movs	r2, r3
 800c520:	245c      	movs	r4, #92	@ 0x5c
 800c522:	193b      	adds	r3, r7, r4
 800c524:	0019      	movs	r1, r3
 800c526:	0010      	movs	r0, r2
 800c528:	f7fa fd76 	bl	8007018 <mp_itoa>
 800c52c:	193b      	adds	r3, r7, r4
 800c52e:	0018      	movs	r0, r3
 800c530:	f7fa fcf1 	bl	8006f16 <mp_puts>
 800c534:	f7fa fd04 	bl	8006f40 <mp_putcrlf>
 800c538:	e1bc      	b.n	800c8b4 <handle_line+0x66c>
 800c53a:	46c0      	nop			@ (mov r8, r8)
 800c53c:	2000229f 	.word	0x2000229f
 800c540:	0802b264 	.word	0x0802b264
 800c544:	0802a670 	.word	0x0802a670
 800c548:	2000093c 	.word	0x2000093c
 800c54c:	0802a67c 	.word	0x0802a67c
 800c550:	0802a690 	.word	0x0802a690
 800c554:	0802a698 	.word	0x0802a698
 800c558:	0802a69c 	.word	0x0802a69c
 800c55c:	0802a6a4 	.word	0x0802a6a4
 800c560:	0802a6ac 	.word	0x0802a6ac
 800c564:	0802a6b0 	.word	0x0802a6b0
 800c568:	0802a6bc 	.word	0x0802a6bc
 800c56c:	0802a6c0 	.word	0x0802a6c0
 800c570:	0802a6c8 	.word	0x0802a6c8
 800c574:	2000229e 	.word	0x2000229e
 800c578:	0802a6d0 	.word	0x0802a6d0
 800c57c:	20000008 	.word	0x20000008
 800c580:	0802a6d8 	.word	0x0802a6d8
    return;
  }
  if (!mp_stricmp(cmd,"SAVE") || !mp_stricmp(cmd,"FLASH")) {
 800c584:	4acd      	ldr	r2, [pc, #820]	@ (800c8bc <handle_line+0x674>)
 800c586:	2480      	movs	r4, #128	@ 0x80
 800c588:	193b      	adds	r3, r7, r4
 800c58a:	0011      	movs	r1, r2
 800c58c:	0018      	movs	r0, r3
 800c58e:	f7fa fce3 	bl	8006f58 <mp_stricmp>
 800c592:	1e03      	subs	r3, r0, #0
 800c594:	d007      	beq.n	800c5a6 <handle_line+0x35e>
 800c596:	4aca      	ldr	r2, [pc, #808]	@ (800c8c0 <handle_line+0x678>)
 800c598:	193b      	adds	r3, r7, r4
 800c59a:	0011      	movs	r1, r2
 800c59c:	0018      	movs	r0, r3
 800c59e:	f7fa fcdb 	bl	8006f58 <mp_stricmp>
 800c5a2:	1e03      	subs	r3, r0, #0
 800c5a4:	d158      	bne.n	800c658 <handle_line+0x410>
    /* SAVE <slot>: compile + save program into the slot */
    uint8_t s = g_slot;
 800c5a6:	4bc7      	ldr	r3, [pc, #796]	@ (800c8c4 <handle_line+0x67c>)
 800c5a8:	781a      	ldrb	r2, [r3, #0]
 800c5aa:	215b      	movs	r1, #91	@ 0x5b
 800c5ac:	187b      	adds	r3, r7, r1
 800c5ae:	701a      	strb	r2, [r3, #0]

    if (*args){
 800c5b0:	2098      	movs	r0, #152	@ 0x98
 800c5b2:	183b      	adds	r3, r7, r0
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	781b      	ldrb	r3, [r3, #0]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d006      	beq.n	800c5ca <handle_line+0x382>
      /* First optional number = slot */
      (void)parse_slot_opt(args, &s);
 800c5bc:	187a      	adds	r2, r7, r1
 800c5be:	183b      	adds	r3, r7, r0
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	0011      	movs	r1, r2
 800c5c4:	0018      	movs	r0, r3
 800c5c6:	f7ff fe13 	bl	800c1f0 <parse_slot_opt>
    }

    /* compile first; if compile fails, do not touch flash */
    compile_or_report();
 800c5ca:	f7ff fd05 	bl	800bfd8 <compile_or_report>
    if (!g_have_prog) return;
 800c5ce:	4bbe      	ldr	r3, [pc, #760]	@ (800c8c8 <handle_line+0x680>)
 800c5d0:	781b      	ldrb	r3, [r3, #0]
 800c5d2:	2201      	movs	r2, #1
 800c5d4:	4053      	eors	r3, r2
 800c5d6:	b2db      	uxtb	r3, r3
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d000      	beq.n	800c5de <handle_line+0x396>
 800c5dc:	e169      	b.n	800c8b2 <handle_line+0x66a>

    if (storage_save_slot(s, &g_ed, false)){
 800c5de:	245b      	movs	r4, #91	@ 0x5b
 800c5e0:	193b      	adds	r3, r7, r4
 800c5e2:	781b      	ldrb	r3, [r3, #0]
 800c5e4:	49b9      	ldr	r1, [pc, #740]	@ (800c8cc <handle_line+0x684>)
 800c5e6:	2200      	movs	r2, #0
 800c5e8:	0018      	movs	r0, r3
 800c5ea:	f7fe fea3 	bl	800b334 <storage_save_slot>
 800c5ee:	1e03      	subs	r3, r0, #0
 800c5f0:	d00a      	beq.n	800c608 <handle_line+0x3c0>
      g_slot = s;
 800c5f2:	193b      	adds	r3, r7, r4
 800c5f4:	781a      	ldrb	r2, [r3, #0]
 800c5f6:	4bb3      	ldr	r3, [pc, #716]	@ (800c8c4 <handle_line+0x67c>)
 800c5f8:	701a      	strb	r2, [r3, #0]
      refresh_program_slot_cache();
 800c5fa:	f7ff fad9 	bl	800bbb0 <refresh_program_slot_cache>
      mp_puts("SAVED\r\n");
 800c5fe:	4bb4      	ldr	r3, [pc, #720]	@ (800c8d0 <handle_line+0x688>)
 800c600:	0018      	movs	r0, r3
 800c602:	f7fa fc88 	bl	8006f16 <mp_puts>
          mp_puts(b);
        }
      }
      mp_putcrlf();
    }
    return;
 800c606:	e155      	b.n	800c8b4 <handle_line+0x66c>
      mp_puts("SAVE FAIL");
 800c608:	4bb2      	ldr	r3, [pc, #712]	@ (800c8d4 <handle_line+0x68c>)
 800c60a:	0018      	movs	r0, r3
 800c60c:	f7fa fc83 	bl	8006f16 <mp_puts>
      if (g_flash_err){
 800c610:	4bb1      	ldr	r3, [pc, #708]	@ (800c8d8 <handle_line+0x690>)
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	2b00      	cmp	r3, #0
 800c616:	d01c      	beq.n	800c652 <handle_line+0x40a>
        mp_puts(": ");
 800c618:	4bb0      	ldr	r3, [pc, #704]	@ (800c8dc <handle_line+0x694>)
 800c61a:	0018      	movs	r0, r3
 800c61c:	f7fa fc7b 	bl	8006f16 <mp_puts>
        mp_puts(g_flash_err);
 800c620:	4bad      	ldr	r3, [pc, #692]	@ (800c8d8 <handle_line+0x690>)
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	0018      	movs	r0, r3
 800c626:	f7fa fc76 	bl	8006f16 <mp_puts>
        if (g_flash_hal_err){
 800c62a:	4bad      	ldr	r3, [pc, #692]	@ (800c8e0 <handle_line+0x698>)
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d00f      	beq.n	800c652 <handle_line+0x40a>
          mp_puts(" err=0x");
 800c632:	4bac      	ldr	r3, [pc, #688]	@ (800c8e4 <handle_line+0x69c>)
 800c634:	0018      	movs	r0, r3
 800c636:	f7fa fc6e 	bl	8006f16 <mp_puts>
          mp_utoa_hex(g_flash_hal_err, b);
 800c63a:	4ba9      	ldr	r3, [pc, #676]	@ (800c8e0 <handle_line+0x698>)
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	244c      	movs	r4, #76	@ 0x4c
 800c640:	193a      	adds	r2, r7, r4
 800c642:	0011      	movs	r1, r2
 800c644:	0018      	movs	r0, r3
 800c646:	f7fa fda3 	bl	8007190 <mp_utoa_hex>
          mp_puts(b);
 800c64a:	193b      	adds	r3, r7, r4
 800c64c:	0018      	movs	r0, r3
 800c64e:	f7fa fc62 	bl	8006f16 <mp_puts>
      mp_putcrlf();
 800c652:	f7fa fc75 	bl	8006f40 <mp_putcrlf>
    return;
 800c656:	e12d      	b.n	800c8b4 <handle_line+0x66c>
  }
  if (!mp_stricmp(cmd,"LOAD")) {
 800c658:	4aa3      	ldr	r2, [pc, #652]	@ (800c8e8 <handle_line+0x6a0>)
 800c65a:	2380      	movs	r3, #128	@ 0x80
 800c65c:	18fb      	adds	r3, r7, r3
 800c65e:	0011      	movs	r1, r2
 800c660:	0018      	movs	r0, r3
 800c662:	f7fa fc79 	bl	8006f58 <mp_stricmp>
 800c666:	1e03      	subs	r3, r0, #0
 800c668:	d13e      	bne.n	800c6e8 <handle_line+0x4a0>
    uint8_t s=g_slot;
 800c66a:	4b96      	ldr	r3, [pc, #600]	@ (800c8c4 <handle_line+0x67c>)
 800c66c:	781a      	ldrb	r2, [r3, #0]
 800c66e:	214b      	movs	r1, #75	@ 0x4b
 800c670:	187b      	adds	r3, r7, r1
 800c672:	701a      	strb	r2, [r3, #0]
    if (*args){
 800c674:	2098      	movs	r0, #152	@ 0x98
 800c676:	183b      	adds	r3, r7, r0
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	781b      	ldrb	r3, [r3, #0]
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d006      	beq.n	800c68e <handle_line+0x446>
      (void)parse_slot_opt(args,&s);
 800c680:	187a      	adds	r2, r7, r1
 800c682:	183b      	adds	r3, r7, r0
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	0011      	movs	r1, r2
 800c688:	0018      	movs	r0, r3
 800c68a:	f7ff fdb1 	bl	800c1f0 <parse_slot_opt>
    }
    bool ar=false;
 800c68e:	214a      	movs	r1, #74	@ 0x4a
 800c690:	187b      	adds	r3, r7, r1
 800c692:	2200      	movs	r2, #0
 800c694:	701a      	strb	r2, [r3, #0]
    if (storage_load_slot(s, &g_ed, &ar)){
 800c696:	244b      	movs	r4, #75	@ 0x4b
 800c698:	193b      	adds	r3, r7, r4
 800c69a:	781b      	ldrb	r3, [r3, #0]
 800c69c:	187a      	adds	r2, r7, r1
 800c69e:	498b      	ldr	r1, [pc, #556]	@ (800c8cc <handle_line+0x684>)
 800c6a0:	0018      	movs	r0, r3
 800c6a2:	f7ff f82b 	bl	800b6fc <storage_load_slot>
 800c6a6:	1e03      	subs	r3, r0, #0
 800c6a8:	d019      	beq.n	800c6de <handle_line+0x496>
      g_slot=s;
 800c6aa:	193b      	adds	r3, r7, r4
 800c6ac:	781a      	ldrb	r2, [r3, #0]
 800c6ae:	4b85      	ldr	r3, [pc, #532]	@ (800c8c4 <handle_line+0x67c>)
 800c6b0:	701a      	strb	r2, [r3, #0]
      refresh_program_slot_cache();
 800c6b2:	f7ff fa7d 	bl	800bbb0 <refresh_program_slot_cache>
      mp_puts("LOADED\r\n");
 800c6b6:	4b8d      	ldr	r3, [pc, #564]	@ (800c8ec <handle_line+0x6a4>)
 800c6b8:	0018      	movs	r0, r3
 800c6ba:	f7fa fc2c 	bl	8006f16 <mp_puts>
      compile_or_report();
 800c6be:	f7ff fc8b 	bl	800bfd8 <compile_or_report>
      if (g_have_prog){
 800c6c2:	4b81      	ldr	r3, [pc, #516]	@ (800c8c8 <handle_line+0x680>)
 800c6c4:	781b      	ldrb	r3, [r3, #0]
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d100      	bne.n	800c6cc <handle_line+0x484>
 800c6ca:	e0f3      	b.n	800c8b4 <handle_line+0x66c>
        vm_reset(&g_vm);
 800c6cc:	4b88      	ldr	r3, [pc, #544]	@ (800c8f0 <handle_line+0x6a8>)
 800c6ce:	0018      	movs	r0, r3
 800c6d0:	f7fd fd8a 	bl	800a1e8 <vm_reset>
        mp_puts("RUN\r\n");
 800c6d4:	4b87      	ldr	r3, [pc, #540]	@ (800c8f4 <handle_line+0x6ac>)
 800c6d6:	0018      	movs	r0, r3
 800c6d8:	f7fa fc1d 	bl	8006f16 <mp_puts>
 800c6dc:	e0ea      	b.n	800c8b4 <handle_line+0x66c>
      }
    } else {
      mp_puts("LOAD FAIL\r\n");
 800c6de:	4b86      	ldr	r3, [pc, #536]	@ (800c8f8 <handle_line+0x6b0>)
 800c6e0:	0018      	movs	r0, r3
 800c6e2:	f7fa fc18 	bl	8006f16 <mp_puts>
 800c6e6:	e0e5      	b.n	800c8b4 <handle_line+0x66c>
    }
    return;
  }
  if (!mp_stricmp(cmd,"EDIT")) {
 800c6e8:	4a84      	ldr	r2, [pc, #528]	@ (800c8fc <handle_line+0x6b4>)
 800c6ea:	2380      	movs	r3, #128	@ 0x80
 800c6ec:	18fb      	adds	r3, r7, r3
 800c6ee:	0011      	movs	r1, r2
 800c6f0:	0018      	movs	r0, r3
 800c6f2:	f7fa fc31 	bl	8006f58 <mp_stricmp>
 800c6f6:	1e03      	subs	r3, r0, #0
 800c6f8:	d10e      	bne.n	800c718 <handle_line+0x4d0>
       - You type Pascal statements line by line, WITHOUT numbers.
       - The monitor assigns 10,20,30,... (or your STEP) automatically.
       - To leave EDIT mode, type QUIT on its own line.
       - Always starts fresh (clears previous code).
    */
    ed_init(&g_ed);  /* Clear previous code */
 800c6fa:	4b74      	ldr	r3, [pc, #464]	@ (800c8cc <handle_line+0x684>)
 800c6fc:	0018      	movs	r0, r3
 800c6fe:	f7fa fff3 	bl	80076e8 <ed_init>
    g_edit=true;
 800c702:	4b7f      	ldr	r3, [pc, #508]	@ (800c900 <handle_line+0x6b8>)
 800c704:	2201      	movs	r2, #1
 800c706:	701a      	strb	r2, [r3, #0]
    g_next_line = 10;
 800c708:	4b7e      	ldr	r3, [pc, #504]	@ (800c904 <handle_line+0x6bc>)
 800c70a:	220a      	movs	r2, #10
 800c70c:	601a      	str	r2, [r3, #0]
    mp_puts("NEW PROGRAM (type QUIT to finish, no line numbers)\r\n");
 800c70e:	4b7e      	ldr	r3, [pc, #504]	@ (800c908 <handle_line+0x6c0>)
 800c710:	0018      	movs	r0, r3
 800c712:	f7fa fc00 	bl	8006f16 <mp_puts>
    return;
 800c716:	e0cd      	b.n	800c8b4 <handle_line+0x66c>
  }

  if (!mp_stricmp(cmd,"STEP")) {
 800c718:	4a7c      	ldr	r2, [pc, #496]	@ (800c90c <handle_line+0x6c4>)
 800c71a:	2380      	movs	r3, #128	@ 0x80
 800c71c:	18fb      	adds	r3, r7, r3
 800c71e:	0011      	movs	r1, r2
 800c720:	0018      	movs	r0, r3
 800c722:	f7fa fc19 	bl	8006f58 <mp_stricmp>
 800c726:	1e03      	subs	r3, r0, #0
 800c728:	d11f      	bne.n	800c76a <handle_line+0x522>
    int v=0; const char *p=args;
 800c72a:	2300      	movs	r3, #0
 800c72c:	647b      	str	r3, [r7, #68]	@ 0x44
 800c72e:	2398      	movs	r3, #152	@ 0x98
 800c730:	18fb      	adds	r3, r7, r3
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	643b      	str	r3, [r7, #64]	@ 0x40
    if (parse_int(&p,&v) && v>0){ g_step=v; mp_puts("OK\r\n"); }
 800c736:	2344      	movs	r3, #68	@ 0x44
 800c738:	18fa      	adds	r2, r7, r3
 800c73a:	2340      	movs	r3, #64	@ 0x40
 800c73c:	18fb      	adds	r3, r7, r3
 800c73e:	0011      	movs	r1, r2
 800c740:	0018      	movs	r0, r3
 800c742:	f7fa fdad 	bl	80072a0 <parse_int>
 800c746:	1e03      	subs	r3, r0, #0
 800c748:	d00a      	beq.n	800c760 <handle_line+0x518>
 800c74a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	dd07      	ble.n	800c760 <handle_line+0x518>
 800c750:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c752:	4b6f      	ldr	r3, [pc, #444]	@ (800c910 <handle_line+0x6c8>)
 800c754:	601a      	str	r2, [r3, #0]
 800c756:	4b6f      	ldr	r3, [pc, #444]	@ (800c914 <handle_line+0x6cc>)
 800c758:	0018      	movs	r0, r3
 800c75a:	f7fa fbdc 	bl	8006f16 <mp_puts>
 800c75e:	e0a9      	b.n	800c8b4 <handle_line+0x66c>
    else mp_puts("Use: STEP <n>\r\n");
 800c760:	4b6d      	ldr	r3, [pc, #436]	@ (800c918 <handle_line+0x6d0>)
 800c762:	0018      	movs	r0, r3
 800c764:	f7fa fbd7 	bl	8006f16 <mp_puts>
 800c768:	e0a4      	b.n	800c8b4 <handle_line+0x66c>
    return;
  }

  if (!mp_stricmp(cmd,"ID")) {
 800c76a:	4a6c      	ldr	r2, [pc, #432]	@ (800c91c <handle_line+0x6d4>)
 800c76c:	2380      	movs	r3, #128	@ 0x80
 800c76e:	18fb      	adds	r3, r7, r3
 800c770:	0011      	movs	r1, r2
 800c772:	0018      	movs	r0, r3
 800c774:	f7fa fbf0 	bl	8006f58 <mp_stricmp>
 800c778:	1e03      	subs	r3, r0, #0
 800c77a:	d160      	bne.n	800c83e <handle_line+0x5f6>
    if (!*args){ mp_puts("Use: ID <word>\r\n"); return; }
 800c77c:	2398      	movs	r3, #152	@ 0x98
 800c77e:	18fb      	adds	r3, r7, r3
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	781b      	ldrb	r3, [r3, #0]
 800c784:	2b00      	cmp	r3, #0
 800c786:	d104      	bne.n	800c792 <handle_line+0x54a>
 800c788:	4b65      	ldr	r3, [pc, #404]	@ (800c920 <handle_line+0x6d8>)
 800c78a:	0018      	movs	r0, r3
 800c78c:	f7fa fbc3 	bl	8006f16 <mp_puts>
 800c790:	e090      	b.n	800c8b4 <handle_line+0x66c>
    char w[MP_NAME_LEN]={0};
 800c792:	2334      	movs	r3, #52	@ 0x34
 800c794:	18fb      	adds	r3, r7, r3
 800c796:	0018      	movs	r0, r3
 800c798:	230c      	movs	r3, #12
 800c79a:	001a      	movs	r2, r3
 800c79c:	2100      	movs	r1, #0
 800c79e:	f018 f995 	bl	8024acc <memset>
    int wi=0;
 800c7a2:	2300      	movs	r3, #0
 800c7a4:	2294      	movs	r2, #148	@ 0x94
 800c7a6:	18ba      	adds	r2, r7, r2
 800c7a8:	6013      	str	r3, [r2, #0]
    while (*args && !isspace((unsigned char)*args) && wi < (MP_NAME_LEN-1)) w[wi++]=*args++;
 800c7aa:	e00f      	b.n	800c7cc <handle_line+0x584>
 800c7ac:	2198      	movs	r1, #152	@ 0x98
 800c7ae:	187b      	adds	r3, r7, r1
 800c7b0:	681a      	ldr	r2, [r3, #0]
 800c7b2:	1c53      	adds	r3, r2, #1
 800c7b4:	1879      	adds	r1, r7, r1
 800c7b6:	600b      	str	r3, [r1, #0]
 800c7b8:	2094      	movs	r0, #148	@ 0x94
 800c7ba:	183b      	adds	r3, r7, r0
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	1c59      	adds	r1, r3, #1
 800c7c0:	1838      	adds	r0, r7, r0
 800c7c2:	6001      	str	r1, [r0, #0]
 800c7c4:	7811      	ldrb	r1, [r2, #0]
 800c7c6:	2234      	movs	r2, #52	@ 0x34
 800c7c8:	18ba      	adds	r2, r7, r2
 800c7ca:	54d1      	strb	r1, [r2, r3]
 800c7cc:	2298      	movs	r2, #152	@ 0x98
 800c7ce:	18bb      	adds	r3, r7, r2
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	781b      	ldrb	r3, [r3, #0]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d00f      	beq.n	800c7f8 <handle_line+0x5b0>
 800c7d8:	18bb      	adds	r3, r7, r2
 800c7da:	681b      	ldr	r3, [r3, #0]
 800c7dc:	781b      	ldrb	r3, [r3, #0]
 800c7de:	1c5a      	adds	r2, r3, #1
 800c7e0:	4b50      	ldr	r3, [pc, #320]	@ (800c924 <handle_line+0x6dc>)
 800c7e2:	18d3      	adds	r3, r2, r3
 800c7e4:	781b      	ldrb	r3, [r3, #0]
 800c7e6:	001a      	movs	r2, r3
 800c7e8:	2308      	movs	r3, #8
 800c7ea:	4013      	ands	r3, r2
 800c7ec:	d104      	bne.n	800c7f8 <handle_line+0x5b0>
 800c7ee:	2394      	movs	r3, #148	@ 0x94
 800c7f0:	18fb      	adds	r3, r7, r3
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	2b0a      	cmp	r3, #10
 800c7f6:	ddd9      	ble.n	800c7ac <handle_line+0x564>
    w[wi]=0;
 800c7f8:	2134      	movs	r1, #52	@ 0x34
 800c7fa:	187a      	adds	r2, r7, r1
 800c7fc:	2394      	movs	r3, #148	@ 0x94
 800c7fe:	18fb      	adds	r3, r7, r3
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	18d3      	adds	r3, r2, r3
 800c804:	2200      	movs	r2, #0
 800c806:	701a      	strb	r2, [r3, #0]
    uint16_t id = fnv1a16_ci(w);
 800c808:	2592      	movs	r5, #146	@ 0x92
 800c80a:	197c      	adds	r4, r7, r5
 800c80c:	187b      	adds	r3, r7, r1
 800c80e:	0018      	movs	r0, r3
 800c810:	f7fa ff12 	bl	8007638 <fnv1a16_ci>
 800c814:	0003      	movs	r3, r0
 800c816:	8023      	strh	r3, [r4, #0]
    char b[16];
    mp_puts("ID="); mp_itoa((int)id,b); mp_puts(b); mp_putcrlf();
 800c818:	4b43      	ldr	r3, [pc, #268]	@ (800c928 <handle_line+0x6e0>)
 800c81a:	0018      	movs	r0, r3
 800c81c:	f7fa fb7b 	bl	8006f16 <mp_puts>
 800c820:	197b      	adds	r3, r7, r5
 800c822:	881b      	ldrh	r3, [r3, #0]
 800c824:	2424      	movs	r4, #36	@ 0x24
 800c826:	193a      	adds	r2, r7, r4
 800c828:	0011      	movs	r1, r2
 800c82a:	0018      	movs	r0, r3
 800c82c:	f7fa fbf4 	bl	8007018 <mp_itoa>
 800c830:	193b      	adds	r3, r7, r4
 800c832:	0018      	movs	r0, r3
 800c834:	f7fa fb6f 	bl	8006f16 <mp_puts>
 800c838:	f7fa fb82 	bl	8006f40 <mp_putcrlf>
    return;
 800c83c:	e03a      	b.n	800c8b4 <handle_line+0x66c>
  }

  {
    int32_t ret = 0;
 800c83e:	2300      	movs	r3, #0
 800c840:	623b      	str	r3, [r7, #32]
    bool has_ret = false;
 800c842:	241f      	movs	r4, #31
 800c844:	193b      	adds	r3, r7, r4
 800c846:	2200      	movs	r2, #0
 800c848:	701a      	strb	r2, [r3, #0]
    if (mp_exec_builtin_line(line, &ret, &has_ret)){
 800c84a:	193a      	adds	r2, r7, r4
 800c84c:	2320      	movs	r3, #32
 800c84e:	18f9      	adds	r1, r7, r3
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	0018      	movs	r0, r3
 800c854:	f7fa fd86 	bl	8007364 <mp_exec_builtin_line>
 800c858:	1e03      	subs	r3, r0, #0
 800c85a:	d01f      	beq.n	800c89c <handle_line+0x654>
      if (has_ret){
 800c85c:	193b      	adds	r3, r7, r4
 800c85e:	781b      	ldrb	r3, [r3, #0]
 800c860:	2b00      	cmp	r3, #0
 800c862:	d00d      	beq.n	800c880 <handle_line+0x638>
        char b[16];
        mp_itoa(ret, b);
 800c864:	6a3b      	ldr	r3, [r7, #32]
 800c866:	240c      	movs	r4, #12
 800c868:	193a      	adds	r2, r7, r4
 800c86a:	0011      	movs	r1, r2
 800c86c:	0018      	movs	r0, r3
 800c86e:	f7fa fbd3 	bl	8007018 <mp_itoa>
        mp_puts(b);
 800c872:	193b      	adds	r3, r7, r4
 800c874:	0018      	movs	r0, r3
 800c876:	f7fa fb4e 	bl	8006f16 <mp_puts>
        mp_putcrlf();
 800c87a:	f7fa fb61 	bl	8006f40 <mp_putcrlf>
      } else if (is_time0_call(line)){
        time_print_ymdhm();
      } else {
        mp_puts("OK\r\n");
      }
      return;
 800c87e:	e019      	b.n	800c8b4 <handle_line+0x66c>
      } else if (is_time0_call(line)){
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	0018      	movs	r0, r3
 800c884:	f000 fe94 	bl	800d5b0 <is_time0_call>
 800c888:	1e03      	subs	r3, r0, #0
 800c88a:	d002      	beq.n	800c892 <handle_line+0x64a>
        time_print_ymdhm();
 800c88c:	f000 fde8 	bl	800d460 <time_print_ymdhm>
      return;
 800c890:	e010      	b.n	800c8b4 <handle_line+0x66c>
        mp_puts("OK\r\n");
 800c892:	4b20      	ldr	r3, [pc, #128]	@ (800c914 <handle_line+0x6cc>)
 800c894:	0018      	movs	r0, r3
 800c896:	f7fa fb3e 	bl	8006f16 <mp_puts>
 800c89a:	e00b      	b.n	800c8b4 <handle_line+0x66c>
    }
  }

  mp_puts("Unknown command. Type HELP\r\n");
 800c89c:	4b23      	ldr	r3, [pc, #140]	@ (800c92c <handle_line+0x6e4>)
 800c89e:	0018      	movs	r0, r3
 800c8a0:	f7fa fb39 	bl	8006f16 <mp_puts>
 800c8a4:	e006      	b.n	800c8b4 <handle_line+0x66c>
  if (!*line && !g_edit) return;  /* Empty line in normal mode - skip */
 800c8a6:	46c0      	nop			@ (mov r8, r8)
 800c8a8:	e004      	b.n	800c8b4 <handle_line+0x66c>
  if (!*line) return;  /* Empty line in EDIT mode - just show next prompt */
 800c8aa:	46c0      	nop			@ (mov r8, r8)
 800c8ac:	e002      	b.n	800c8b4 <handle_line+0x66c>
    return;
 800c8ae:	46c0      	nop			@ (mov r8, r8)
 800c8b0:	e000      	b.n	800c8b4 <handle_line+0x66c>
    if (!g_have_prog) return;
 800c8b2:	46c0      	nop			@ (mov r8, r8)
}
 800c8b4:	46bd      	mov	sp, r7
 800c8b6:	b028      	add	sp, #160	@ 0xa0
 800c8b8:	bdb0      	pop	{r4, r5, r7, pc}
 800c8ba:	46c0      	nop			@ (mov r8, r8)
 800c8bc:	0802a6e0 	.word	0x0802a6e0
 800c8c0:	0802a6e8 	.word	0x0802a6e8
 800c8c4:	20000008 	.word	0x20000008
 800c8c8:	2000229c 	.word	0x2000229c
 800c8cc:	2000093c 	.word	0x2000093c
 800c8d0:	0802a6f0 	.word	0x0802a6f0
 800c8d4:	0802a6f8 	.word	0x0802a6f8
 800c8d8:	20000930 	.word	0x20000930
 800c8dc:	0802a630 	.word	0x0802a630
 800c8e0:	20000934 	.word	0x20000934
 800c8e4:	0802a704 	.word	0x0802a704
 800c8e8:	0802a70c 	.word	0x0802a70c
 800c8ec:	0802a714 	.word	0x0802a714
 800c8f0:	2000214c 	.word	0x2000214c
 800c8f4:	0802a634 	.word	0x0802a634
 800c8f8:	0802a720 	.word	0x0802a720
 800c8fc:	0802a72c 	.word	0x0802a72c
 800c900:	2000229f 	.word	0x2000229f
 800c904:	2000000c 	.word	0x2000000c
 800c908:	0802a734 	.word	0x0802a734
 800c90c:	0802a76c 	.word	0x0802a76c
 800c910:	20000010 	.word	0x20000010
 800c914:	0802a69c 	.word	0x0802a69c
 800c918:	0802a774 	.word	0x0802a774
 800c91c:	0802a784 	.word	0x0802a784
 800c920:	0802a788 	.word	0x0802a788
 800c924:	0802b264 	.word	0x0802b264
 800c928:	0802a79c 	.word	0x0802a79c
 800c92c:	0802a7a0 	.word	0x0802a7a0

0800c930 <mp_indicate_program_start>:

static void mp_indicate_program_start(void){
 800c930:	b580      	push	{r7, lr}
 800c932:	af00      	add	r7, sp, #0
  if (mp_usb_connected()) return;
 800c934:	f7fa fc20 	bl	8007178 <mp_usb_connected>
 800c938:	1e03      	subs	r3, r0, #0
 800c93a:	d107      	bne.n	800c94c <mp_indicate_program_start+0x1c>
  IND_LED_On();
 800c93c:	f7fa fad1 	bl	8006ee2 <IND_LED_On>
  HAL_Delay(200);
 800c940:	20c8      	movs	r0, #200	@ 0xc8
 800c942:	f004 fb5d 	bl	8011000 <HAL_Delay>
  IND_LED_Off();
 800c946:	f7fa fad9 	bl	8006efc <IND_LED_Off>
 800c94a:	e000      	b.n	800c94e <mp_indicate_program_start+0x1e>
  if (mp_usb_connected()) return;
 800c94c:	46c0      	nop			@ (mov r8, r8)
}
 800c94e:	46bd      	mov	sp, r7
 800c950:	bd80      	pop	{r7, pc}
	...

0800c954 <mp_init>:

void mp_init(void){
 800c954:	b580      	push	{r7, lr}
 800c956:	b082      	sub	sp, #8
 800c958:	af00      	add	r7, sp, #0
  ed_init(&g_ed);
 800c95a:	4b26      	ldr	r3, [pc, #152]	@ (800c9f4 <mp_init+0xa0>)
 800c95c:	0018      	movs	r0, r3
 800c95e:	f7fa fec3 	bl	80076e8 <ed_init>
  g_have_prog=false;
 800c962:	4b25      	ldr	r3, [pc, #148]	@ (800c9f8 <mp_init+0xa4>)
 800c964:	2200      	movs	r2, #0
 800c966:	701a      	strb	r2, [r3, #0]
  g_edit=false;
 800c968:	4b24      	ldr	r3, [pc, #144]	@ (800c9fc <mp_init+0xa8>)
 800c96a:	2200      	movs	r2, #0
 800c96c:	701a      	strb	r2, [r3, #0]
  g_step=10;
 800c96e:	4b24      	ldr	r3, [pc, #144]	@ (800ca00 <mp_init+0xac>)
 800c970:	220a      	movs	r2, #10
 800c972:	601a      	str	r2, [r3, #0]
  g_slot=1;
 800c974:	4b23      	ldr	r3, [pc, #140]	@ (800ca04 <mp_init+0xb0>)
 800c976:	2201      	movs	r2, #1
 800c978:	701a      	strb	r2, [r3, #0]

  bool loaded=false;
 800c97a:	1dfb      	adds	r3, r7, #7
 800c97c:	2200      	movs	r2, #0
 800c97e:	701a      	strb	r2, [r3, #0]
  bool ar=false;
 800c980:	1d7b      	adds	r3, r7, #5
 800c982:	2200      	movs	r2, #0
 800c984:	701a      	strb	r2, [r3, #0]
  refresh_program_slot_cache();
 800c986:	f7ff f913 	bl	800bbb0 <refresh_program_slot_cache>
  uint8_t slot = g_first_program_slot;
 800c98a:	1dbb      	adds	r3, r7, #6
 800c98c:	4a1e      	ldr	r2, [pc, #120]	@ (800ca08 <mp_init+0xb4>)
 800c98e:	7812      	ldrb	r2, [r2, #0]
 800c990:	701a      	strb	r2, [r3, #0]
  if (slot != 0 && storage_load_slot(slot, &g_ed, &ar)){
 800c992:	1dbb      	adds	r3, r7, #6
 800c994:	781b      	ldrb	r3, [r3, #0]
 800c996:	2b00      	cmp	r3, #0
 800c998:	d00f      	beq.n	800c9ba <mp_init+0x66>
 800c99a:	1d7a      	adds	r2, r7, #5
 800c99c:	4915      	ldr	r1, [pc, #84]	@ (800c9f4 <mp_init+0xa0>)
 800c99e:	1dbb      	adds	r3, r7, #6
 800c9a0:	781b      	ldrb	r3, [r3, #0]
 800c9a2:	0018      	movs	r0, r3
 800c9a4:	f7fe feaa 	bl	800b6fc <storage_load_slot>
 800c9a8:	1e03      	subs	r3, r0, #0
 800c9aa:	d006      	beq.n	800c9ba <mp_init+0x66>
    g_slot = slot;
 800c9ac:	4b15      	ldr	r3, [pc, #84]	@ (800ca04 <mp_init+0xb0>)
 800c9ae:	1dba      	adds	r2, r7, #6
 800c9b0:	7812      	ldrb	r2, [r2, #0]
 800c9b2:	701a      	strb	r2, [r3, #0]
    loaded = true;
 800c9b4:	1dfb      	adds	r3, r7, #7
 800c9b6:	2201      	movs	r2, #1
 800c9b8:	701a      	strb	r2, [r3, #0]
  }

  if (loaded && !mp_usb_connected()){
 800c9ba:	1dfb      	adds	r3, r7, #7
 800c9bc:	781b      	ldrb	r3, [r3, #0]
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d014      	beq.n	800c9ec <mp_init+0x98>
 800c9c2:	f7fa fbd9 	bl	8007178 <mp_usb_connected>
 800c9c6:	0003      	movs	r3, r0
 800c9c8:	001a      	movs	r2, r3
 800c9ca:	2301      	movs	r3, #1
 800c9cc:	4053      	eors	r3, r2
 800c9ce:	b2db      	uxtb	r3, r3
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d00b      	beq.n	800c9ec <mp_init+0x98>
    compile_or_report();
 800c9d4:	f7ff fb00 	bl	800bfd8 <compile_or_report>
    if (g_have_prog) { vm_reset(&g_vm); mp_indicate_program_start(); }
 800c9d8:	4b07      	ldr	r3, [pc, #28]	@ (800c9f8 <mp_init+0xa4>)
 800c9da:	781b      	ldrb	r3, [r3, #0]
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d005      	beq.n	800c9ec <mp_init+0x98>
 800c9e0:	4b0a      	ldr	r3, [pc, #40]	@ (800ca0c <mp_init+0xb8>)
 800c9e2:	0018      	movs	r0, r3
 800c9e4:	f7fd fc00 	bl	800a1e8 <vm_reset>
 800c9e8:	f7ff ffa2 	bl	800c930 <mp_indicate_program_start>
  }
}
 800c9ec:	46c0      	nop			@ (mov r8, r8)
 800c9ee:	46bd      	mov	sp, r7
 800c9f0:	b002      	add	sp, #8
 800c9f2:	bd80      	pop	{r7, pc}
 800c9f4:	2000093c 	.word	0x2000093c
 800c9f8:	2000229c 	.word	0x2000229c
 800c9fc:	2000229f 	.word	0x2000229f
 800ca00:	20000010 	.word	0x20000010
 800ca04:	20000008 	.word	0x20000008
 800ca08:	20000938 	.word	0x20000938
 800ca0c:	2000214c 	.word	0x2000214c

0800ca10 <mp_request_stop>:

void mp_request_stop(void){ g_vm.stop_req=true; }
 800ca10:	b580      	push	{r7, lr}
 800ca12:	af00      	add	r7, sp, #0
 800ca14:	4a03      	ldr	r2, [pc, #12]	@ (800ca24 <mp_request_stop+0x14>)
 800ca16:	2348      	movs	r3, #72	@ 0x48
 800ca18:	33ff      	adds	r3, #255	@ 0xff
 800ca1a:	2101      	movs	r1, #1
 800ca1c:	54d1      	strb	r1, [r2, r3]
 800ca1e:	46c0      	nop			@ (mov r8, r8)
 800ca20:	46bd      	mov	sp, r7
 800ca22:	bd80      	pop	{r7, pc}
 800ca24:	2000214c 	.word	0x2000214c

0800ca28 <mp_request_run_loaded>:
void mp_request_run_slot(uint8_t slot){
  if (slot < 1 || slot > MP_FLASH_SLOT_COUNT) return;
  g_run_slot_req = slot;
}
void mp_request_run_loaded(void){ g_run_loaded_req = 1; }
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	af00      	add	r7, sp, #0
 800ca2c:	4b02      	ldr	r3, [pc, #8]	@ (800ca38 <mp_request_run_loaded+0x10>)
 800ca2e:	2201      	movs	r2, #1
 800ca30:	701a      	strb	r2, [r3, #0]
 800ca32:	46c0      	nop			@ (mov r8, r8)
 800ca34:	46bd      	mov	sp, r7
 800ca36:	bd80      	pop	{r7, pc}
 800ca38:	200022a1 	.word	0x200022a1

0800ca3c <mp_request_usb_detach>:
void mp_request_usb_detach(void){ g_usb_detach_req = 1; }
 800ca3c:	b580      	push	{r7, lr}
 800ca3e:	af00      	add	r7, sp, #0
 800ca40:	4b02      	ldr	r3, [pc, #8]	@ (800ca4c <mp_request_usb_detach+0x10>)
 800ca42:	2201      	movs	r2, #1
 800ca44:	701a      	strb	r2, [r3, #0]
 800ca46:	46c0      	nop			@ (mov r8, r8)
 800ca48:	46bd      	mov	sp, r7
 800ca4a:	bd80      	pop	{r7, pc}
 800ca4c:	200022a2 	.word	0x200022a2

0800ca50 <mp_start_session>:

void mp_start_session(void){
 800ca50:	b580      	push	{r7, lr}
 800ca52:	af00      	add	r7, sp, #0
  g_session_active = true;
 800ca54:	4b09      	ldr	r3, [pc, #36]	@ (800ca7c <mp_start_session+0x2c>)
 800ca56:	2201      	movs	r2, #1
 800ca58:	701a      	strb	r2, [r3, #0]
  g_exit_pending = false;
 800ca5a:	4b09      	ldr	r3, [pc, #36]	@ (800ca80 <mp_start_session+0x30>)
 800ca5c:	2200      	movs	r2, #0
 800ca5e:	701a      	strb	r2, [r3, #0]
  g_edit = false;
 800ca60:	4b08      	ldr	r3, [pc, #32]	@ (800ca84 <mp_start_session+0x34>)
 800ca62:	2200      	movs	r2, #0
 800ca64:	701a      	strb	r2, [r3, #0]
  
  mp_putcrlf();
 800ca66:	f7fa fa6b 	bl	8006f40 <mp_putcrlf>
  mp_puts("PASCAL READY (HELP for commands, EDIT to program, EXIT to quit)\r\n");
 800ca6a:	4b07      	ldr	r3, [pc, #28]	@ (800ca88 <mp_start_session+0x38>)
 800ca6c:	0018      	movs	r0, r3
 800ca6e:	f7fa fa52 	bl	8006f16 <mp_puts>
  mp_prompt();
 800ca72:	f7ff f8b5 	bl	800bbe0 <mp_prompt>
}
 800ca76:	46c0      	nop			@ (mov r8, r8)
 800ca78:	46bd      	mov	sp, r7
 800ca7a:	bd80      	pop	{r7, pc}
 800ca7c:	2000229d 	.word	0x2000229d
 800ca80:	2000229e 	.word	0x2000229e
 800ca84:	2000229f 	.word	0x2000229f
 800ca88:	0802a7c0 	.word	0x0802a7c0

0800ca8c <mp_stop_session>:

void mp_stop_session(void){ g_session_active=false; }
 800ca8c:	b580      	push	{r7, lr}
 800ca8e:	af00      	add	r7, sp, #0
 800ca90:	4b02      	ldr	r3, [pc, #8]	@ (800ca9c <mp_stop_session+0x10>)
 800ca92:	2200      	movs	r2, #0
 800ca94:	701a      	strb	r2, [r3, #0]
 800ca96:	46c0      	nop			@ (mov r8, r8)
 800ca98:	46bd      	mov	sp, r7
 800ca9a:	bd80      	pop	{r7, pc}
 800ca9c:	2000229d 	.word	0x2000229d

0800caa0 <mp_is_active>:
bool mp_is_active(void){ return g_session_active; }
 800caa0:	b580      	push	{r7, lr}
 800caa2:	af00      	add	r7, sp, #0
 800caa4:	4b02      	ldr	r3, [pc, #8]	@ (800cab0 <mp_is_active+0x10>)
 800caa6:	781b      	ldrb	r3, [r3, #0]
 800caa8:	0018      	movs	r0, r3
 800caaa:	46bd      	mov	sp, r7
 800caac:	bd80      	pop	{r7, pc}
 800caae:	46c0      	nop			@ (mov r8, r8)
 800cab0:	2000229d 	.word	0x2000229d

0800cab4 <mp_exit_pending>:
bool mp_exit_pending(void){ return g_exit_pending; }
 800cab4:	b580      	push	{r7, lr}
 800cab6:	af00      	add	r7, sp, #0
 800cab8:	4b02      	ldr	r3, [pc, #8]	@ (800cac4 <mp_exit_pending+0x10>)
 800caba:	781b      	ldrb	r3, [r3, #0]
 800cabc:	0018      	movs	r0, r3
 800cabe:	46bd      	mov	sp, r7
 800cac0:	bd80      	pop	{r7, pc}
 800cac2:	46c0      	nop			@ (mov r8, r8)
 800cac4:	2000229e 	.word	0x2000229e

0800cac8 <mp_feed_char>:

void mp_feed_char(char c){
 800cac8:	b580      	push	{r7, lr}
 800caca:	b084      	sub	sp, #16
 800cacc:	af00      	add	r7, sp, #0
 800cace:	0002      	movs	r2, r0
 800cad0:	1dfb      	adds	r3, r7, #7
 800cad2:	701a      	strb	r2, [r3, #0]
  static char line[MP_LINE_LEN];
  static uint16_t n=0;
  
  /* Handle CR - some terminals send CR+LF, treat CR as Enter */
  if (c=='\r' || c=='\n'){
 800cad4:	1dfb      	adds	r3, r7, #7
 800cad6:	781b      	ldrb	r3, [r3, #0]
 800cad8:	2b0d      	cmp	r3, #13
 800cada:	d003      	beq.n	800cae4 <mp_feed_char+0x1c>
 800cadc:	1dfb      	adds	r3, r7, #7
 800cade:	781b      	ldrb	r3, [r3, #0]
 800cae0:	2b0a      	cmp	r3, #10
 800cae2:	d113      	bne.n	800cb0c <mp_feed_char+0x44>
    mp_puts("\r\n");  /* Echo newline */
 800cae4:	4b25      	ldr	r3, [pc, #148]	@ (800cb7c <mp_feed_char+0xb4>)
 800cae6:	0018      	movs	r0, r3
 800cae8:	f7fa fa15 	bl	8006f16 <mp_puts>
    line[n]=0; n=0;
 800caec:	4b24      	ldr	r3, [pc, #144]	@ (800cb80 <mp_feed_char+0xb8>)
 800caee:	881b      	ldrh	r3, [r3, #0]
 800caf0:	001a      	movs	r2, r3
 800caf2:	4b24      	ldr	r3, [pc, #144]	@ (800cb84 <mp_feed_char+0xbc>)
 800caf4:	2100      	movs	r1, #0
 800caf6:	5499      	strb	r1, [r3, r2]
 800caf8:	4b21      	ldr	r3, [pc, #132]	@ (800cb80 <mp_feed_char+0xb8>)
 800cafa:	2200      	movs	r2, #0
 800cafc:	801a      	strh	r2, [r3, #0]
    handle_line(line);  /* Always call - even empty line needs g_edit prompt */
 800cafe:	4b21      	ldr	r3, [pc, #132]	@ (800cb84 <mp_feed_char+0xbc>)
 800cb00:	0018      	movs	r0, r3
 800cb02:	f7ff fba1 	bl	800c248 <handle_line>
    mp_prompt();
 800cb06:	f7ff f86b 	bl	800bbe0 <mp_prompt>
    return;
 800cb0a:	e033      	b.n	800cb74 <mp_feed_char+0xac>
  }
  
  /* Backspace handling with echo */
  if (c==0x08 || c==0x7F){ 
 800cb0c:	1dfb      	adds	r3, r7, #7
 800cb0e:	781b      	ldrb	r3, [r3, #0]
 800cb10:	2b08      	cmp	r3, #8
 800cb12:	d003      	beq.n	800cb1c <mp_feed_char+0x54>
 800cb14:	1dfb      	adds	r3, r7, #7
 800cb16:	781b      	ldrb	r3, [r3, #0]
 800cb18:	2b7f      	cmp	r3, #127	@ 0x7f
 800cb1a:	d10e      	bne.n	800cb3a <mp_feed_char+0x72>
    if (n>0) {
 800cb1c:	4b18      	ldr	r3, [pc, #96]	@ (800cb80 <mp_feed_char+0xb8>)
 800cb1e:	881b      	ldrh	r3, [r3, #0]
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d026      	beq.n	800cb72 <mp_feed_char+0xaa>
      n--;
 800cb24:	4b16      	ldr	r3, [pc, #88]	@ (800cb80 <mp_feed_char+0xb8>)
 800cb26:	881b      	ldrh	r3, [r3, #0]
 800cb28:	3b01      	subs	r3, #1
 800cb2a:	b29a      	uxth	r2, r3
 800cb2c:	4b14      	ldr	r3, [pc, #80]	@ (800cb80 <mp_feed_char+0xb8>)
 800cb2e:	801a      	strh	r2, [r3, #0]
      mp_puts("\b \b");  /* Erase character on screen */
 800cb30:	4b15      	ldr	r3, [pc, #84]	@ (800cb88 <mp_feed_char+0xc0>)
 800cb32:	0018      	movs	r0, r3
 800cb34:	f7fa f9ef 	bl	8006f16 <mp_puts>
    }
    return; 
 800cb38:	e01b      	b.n	800cb72 <mp_feed_char+0xaa>
  }
  
  /* Regular character - store and echo */
  if (n < (MP_LINE_LEN-1)) {
 800cb3a:	4b11      	ldr	r3, [pc, #68]	@ (800cb80 <mp_feed_char+0xb8>)
 800cb3c:	881b      	ldrh	r3, [r3, #0]
 800cb3e:	2b46      	cmp	r3, #70	@ 0x46
 800cb40:	d818      	bhi.n	800cb74 <mp_feed_char+0xac>
    line[n++] = c;
 800cb42:	4b0f      	ldr	r3, [pc, #60]	@ (800cb80 <mp_feed_char+0xb8>)
 800cb44:	881b      	ldrh	r3, [r3, #0]
 800cb46:	1c5a      	adds	r2, r3, #1
 800cb48:	b291      	uxth	r1, r2
 800cb4a:	4a0d      	ldr	r2, [pc, #52]	@ (800cb80 <mp_feed_char+0xb8>)
 800cb4c:	8011      	strh	r1, [r2, #0]
 800cb4e:	0019      	movs	r1, r3
 800cb50:	4b0c      	ldr	r3, [pc, #48]	@ (800cb84 <mp_feed_char+0xbc>)
 800cb52:	1dfa      	adds	r2, r7, #7
 800cb54:	7812      	ldrb	r2, [r2, #0]
 800cb56:	545a      	strb	r2, [r3, r1]
    char echo[2] = {c, 0};
 800cb58:	210c      	movs	r1, #12
 800cb5a:	187b      	adds	r3, r7, r1
 800cb5c:	1dfa      	adds	r2, r7, #7
 800cb5e:	7812      	ldrb	r2, [r2, #0]
 800cb60:	701a      	strb	r2, [r3, #0]
 800cb62:	187b      	adds	r3, r7, r1
 800cb64:	2200      	movs	r2, #0
 800cb66:	705a      	strb	r2, [r3, #1]
    mp_puts(echo);  /* Echo the character */
 800cb68:	187b      	adds	r3, r7, r1
 800cb6a:	0018      	movs	r0, r3
 800cb6c:	f7fa f9d3 	bl	8006f16 <mp_puts>
 800cb70:	e000      	b.n	800cb74 <mp_feed_char+0xac>
    return; 
 800cb72:	46c0      	nop			@ (mov r8, r8)
  }
}
 800cb74:	46bd      	mov	sp, r7
 800cb76:	b004      	add	sp, #16
 800cb78:	bd80      	pop	{r7, pc}
 800cb7a:	46c0      	nop			@ (mov r8, r8)
 800cb7c:	08029940 	.word	0x08029940
 800cb80:	200022a4 	.word	0x200022a4
 800cb84:	200022a8 	.word	0x200022a8
 800cb88:	0802a804 	.word	0x0802a804

0800cb8c <mp_task>:

void mp_task(void){ mp_poll(); if (g_exit_pending) g_session_active=false; }
 800cb8c:	b580      	push	{r7, lr}
 800cb8e:	af00      	add	r7, sp, #0
 800cb90:	f000 f862 	bl	800cc58 <mp_poll>
 800cb94:	4b04      	ldr	r3, [pc, #16]	@ (800cba8 <mp_task+0x1c>)
 800cb96:	781b      	ldrb	r3, [r3, #0]
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d002      	beq.n	800cba2 <mp_task+0x16>
 800cb9c:	4b03      	ldr	r3, [pc, #12]	@ (800cbac <mp_task+0x20>)
 800cb9e:	2200      	movs	r2, #0
 800cba0:	701a      	strb	r2, [r3, #0]
 800cba2:	46c0      	nop			@ (mov r8, r8)
 800cba4:	46bd      	mov	sp, r7
 800cba6:	bd80      	pop	{r7, pc}
 800cba8:	2000229e 	.word	0x2000229e
 800cbac:	2000229d 	.word	0x2000229d

0800cbb0 <mp_autorun_poll>:

void mp_autorun_poll(void){
 800cbb0:	b590      	push	{r4, r7, lr}
 800cbb2:	b083      	sub	sp, #12
 800cbb4:	af00      	add	r7, sp, #0
  static uint8_t autorun_done = 0;

  if (mp_usb_connected()){
 800cbb6:	f7fa fadf 	bl	8007178 <mp_usb_connected>
 800cbba:	1e03      	subs	r3, r0, #0
 800cbbc:	d003      	beq.n	800cbc6 <mp_autorun_poll+0x16>
    autorun_done = 0;
 800cbbe:	4b21      	ldr	r3, [pc, #132]	@ (800cc44 <mp_autorun_poll+0x94>)
 800cbc0:	2200      	movs	r2, #0
 800cbc2:	701a      	strb	r2, [r3, #0]
    return;
 800cbc4:	e03b      	b.n	800cc3e <mp_autorun_poll+0x8e>
  }

  if (autorun_done) return;
 800cbc6:	4b1f      	ldr	r3, [pc, #124]	@ (800cc44 <mp_autorun_poll+0x94>)
 800cbc8:	781b      	ldrb	r3, [r3, #0]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d136      	bne.n	800cc3c <mp_autorun_poll+0x8c>
  if (g_vm.running && g_have_prog){
 800cbce:	4a1e      	ldr	r2, [pc, #120]	@ (800cc48 <mp_autorun_poll+0x98>)
 800cbd0:	23a3      	movs	r3, #163	@ 0xa3
 800cbd2:	005b      	lsls	r3, r3, #1
 800cbd4:	5cd3      	ldrb	r3, [r2, r3]
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d007      	beq.n	800cbea <mp_autorun_poll+0x3a>
 800cbda:	4b1c      	ldr	r3, [pc, #112]	@ (800cc4c <mp_autorun_poll+0x9c>)
 800cbdc:	781b      	ldrb	r3, [r3, #0]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d003      	beq.n	800cbea <mp_autorun_poll+0x3a>
    autorun_done = 1;
 800cbe2:	4b18      	ldr	r3, [pc, #96]	@ (800cc44 <mp_autorun_poll+0x94>)
 800cbe4:	2201      	movs	r2, #1
 800cbe6:	701a      	strb	r2, [r3, #0]
    return;
 800cbe8:	e029      	b.n	800cc3e <mp_autorun_poll+0x8e>
  }

  bool ar = false;
 800cbea:	1dbb      	adds	r3, r7, #6
 800cbec:	2200      	movs	r2, #0
 800cbee:	701a      	strb	r2, [r3, #0]
  uint8_t slot = slot_find_first_program();
 800cbf0:	1dfc      	adds	r4, r7, #7
 800cbf2:	f7fe ffbe 	bl	800bb72 <slot_find_first_program>
 800cbf6:	0003      	movs	r3, r0
 800cbf8:	7023      	strb	r3, [r4, #0]
  if (slot != 0 && storage_load_slot(slot, &g_ed, &ar)){
 800cbfa:	1dfb      	adds	r3, r7, #7
 800cbfc:	781b      	ldrb	r3, [r3, #0]
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d018      	beq.n	800cc34 <mp_autorun_poll+0x84>
 800cc02:	1dba      	adds	r2, r7, #6
 800cc04:	4912      	ldr	r1, [pc, #72]	@ (800cc50 <mp_autorun_poll+0xa0>)
 800cc06:	1dfb      	adds	r3, r7, #7
 800cc08:	781b      	ldrb	r3, [r3, #0]
 800cc0a:	0018      	movs	r0, r3
 800cc0c:	f7fe fd76 	bl	800b6fc <storage_load_slot>
 800cc10:	1e03      	subs	r3, r0, #0
 800cc12:	d00f      	beq.n	800cc34 <mp_autorun_poll+0x84>
    g_slot = slot;
 800cc14:	4b0f      	ldr	r3, [pc, #60]	@ (800cc54 <mp_autorun_poll+0xa4>)
 800cc16:	1dfa      	adds	r2, r7, #7
 800cc18:	7812      	ldrb	r2, [r2, #0]
 800cc1a:	701a      	strb	r2, [r3, #0]
    compile_or_report();
 800cc1c:	f7ff f9dc 	bl	800bfd8 <compile_or_report>
    if (g_have_prog) { vm_reset(&g_vm); mp_indicate_program_start(); }
 800cc20:	4b0a      	ldr	r3, [pc, #40]	@ (800cc4c <mp_autorun_poll+0x9c>)
 800cc22:	781b      	ldrb	r3, [r3, #0]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d005      	beq.n	800cc34 <mp_autorun_poll+0x84>
 800cc28:	4b07      	ldr	r3, [pc, #28]	@ (800cc48 <mp_autorun_poll+0x98>)
 800cc2a:	0018      	movs	r0, r3
 800cc2c:	f7fd fadc 	bl	800a1e8 <vm_reset>
 800cc30:	f7ff fe7e 	bl	800c930 <mp_indicate_program_start>
  }
  autorun_done = 1;
 800cc34:	4b03      	ldr	r3, [pc, #12]	@ (800cc44 <mp_autorun_poll+0x94>)
 800cc36:	2201      	movs	r2, #1
 800cc38:	701a      	strb	r2, [r3, #0]
 800cc3a:	e000      	b.n	800cc3e <mp_autorun_poll+0x8e>
  if (autorun_done) return;
 800cc3c:	46c0      	nop			@ (mov r8, r8)
}
 800cc3e:	46bd      	mov	sp, r7
 800cc40:	b003      	add	sp, #12
 800cc42:	bd90      	pop	{r4, r7, pc}
 800cc44:	200022f0 	.word	0x200022f0
 800cc48:	2000214c 	.word	0x2000214c
 800cc4c:	2000229c 	.word	0x2000229c
 800cc50:	2000093c 	.word	0x2000093c
 800cc54:	20000008 	.word	0x20000008

0800cc58 <mp_poll>:

void mp_poll(void){
 800cc58:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cc5a:	b085      	sub	sp, #20
 800cc5c:	af00      	add	r7, sp, #0
  uint32_t now = mp_hal_millis();
 800cc5e:	f001 fb95 	bl	800e38c <mp_hal_millis>
 800cc62:	0003      	movs	r3, r0
 800cc64:	60bb      	str	r3, [r7, #8]

  if (g_usb_detach_req){
 800cc66:	4bbe      	ldr	r3, [pc, #760]	@ (800cf60 <mp_poll+0x308>)
 800cc68:	781b      	ldrb	r3, [r3, #0]
 800cc6a:	b2db      	uxtb	r3, r3
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d018      	beq.n	800cca2 <mp_poll+0x4a>
    g_usb_detach_req = 0;
 800cc70:	4bbb      	ldr	r3, [pc, #748]	@ (800cf60 <mp_poll+0x308>)
 800cc72:	2200      	movs	r2, #0
 800cc74:	701a      	strb	r2, [r3, #0]
    g_session_active = false;
 800cc76:	4bbb      	ldr	r3, [pc, #748]	@ (800cf64 <mp_poll+0x30c>)
 800cc78:	2200      	movs	r2, #0
 800cc7a:	701a      	strb	r2, [r3, #0]
    /* If nothing is running, ensure default program starts in battery mode. */
    if (!(g_vm.running && g_have_prog)){
 800cc7c:	4aba      	ldr	r2, [pc, #744]	@ (800cf68 <mp_poll+0x310>)
 800cc7e:	23a3      	movs	r3, #163	@ 0xa3
 800cc80:	005b      	lsls	r3, r3, #1
 800cc82:	5cd3      	ldrb	r3, [r2, r3]
 800cc84:	2201      	movs	r2, #1
 800cc86:	4053      	eors	r3, r2
 800cc88:	b2db      	uxtb	r3, r3
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	d106      	bne.n	800cc9c <mp_poll+0x44>
 800cc8e:	4bb7      	ldr	r3, [pc, #732]	@ (800cf6c <mp_poll+0x314>)
 800cc90:	781b      	ldrb	r3, [r3, #0]
 800cc92:	2201      	movs	r2, #1
 800cc94:	4053      	eors	r3, r2
 800cc96:	b2db      	uxtb	r3, r3
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d002      	beq.n	800cca2 <mp_poll+0x4a>
      g_run_slot_req = 1;
 800cc9c:	4bb4      	ldr	r3, [pc, #720]	@ (800cf70 <mp_poll+0x318>)
 800cc9e:	2201      	movs	r2, #1
 800cca0:	701a      	strb	r2, [r3, #0]
    }
  }

  if (g_run_loaded_req)
 800cca2:	4bb4      	ldr	r3, [pc, #720]	@ (800cf74 <mp_poll+0x31c>)
 800cca4:	781b      	ldrb	r3, [r3, #0]
 800cca6:	b2db      	uxtb	r3, r3
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d02e      	beq.n	800cd0a <mp_poll+0xb2>
  {
    g_run_loaded_req = 0;
 800ccac:	4bb1      	ldr	r3, [pc, #708]	@ (800cf74 <mp_poll+0x31c>)
 800ccae:	2200      	movs	r2, #0
 800ccb0:	701a      	strb	r2, [r3, #0]
    if (!mp_usb_connected() && !g_session_active)
 800ccb2:	f7fa fa61 	bl	8007178 <mp_usb_connected>
 800ccb6:	0003      	movs	r3, r0
 800ccb8:	001a      	movs	r2, r3
 800ccba:	2301      	movs	r3, #1
 800ccbc:	4053      	eors	r3, r2
 800ccbe:	b2db      	uxtb	r3, r3
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d022      	beq.n	800cd0a <mp_poll+0xb2>
 800ccc4:	4ba7      	ldr	r3, [pc, #668]	@ (800cf64 <mp_poll+0x30c>)
 800ccc6:	781b      	ldrb	r3, [r3, #0]
 800ccc8:	2201      	movs	r2, #1
 800ccca:	4053      	eors	r3, r2
 800cccc:	b2db      	uxtb	r3, r3
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d01b      	beq.n	800cd0a <mp_poll+0xb2>
    {
      if (!(g_vm.running && g_have_prog))
 800ccd2:	4aa5      	ldr	r2, [pc, #660]	@ (800cf68 <mp_poll+0x310>)
 800ccd4:	23a3      	movs	r3, #163	@ 0xa3
 800ccd6:	005b      	lsls	r3, r3, #1
 800ccd8:	5cd3      	ldrb	r3, [r2, r3]
 800ccda:	2201      	movs	r2, #1
 800ccdc:	4053      	eors	r3, r2
 800ccde:	b2db      	uxtb	r3, r3
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d106      	bne.n	800ccf2 <mp_poll+0x9a>
 800cce4:	4ba1      	ldr	r3, [pc, #644]	@ (800cf6c <mp_poll+0x314>)
 800cce6:	781b      	ldrb	r3, [r3, #0]
 800cce8:	2201      	movs	r2, #1
 800ccea:	4053      	eors	r3, r2
 800ccec:	b2db      	uxtb	r3, r3
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d00b      	beq.n	800cd0a <mp_poll+0xb2>
      {
        compile_or_report();
 800ccf2:	f7ff f971 	bl	800bfd8 <compile_or_report>
        if (g_have_prog) { vm_reset(&g_vm); mp_indicate_program_start(); }
 800ccf6:	4b9d      	ldr	r3, [pc, #628]	@ (800cf6c <mp_poll+0x314>)
 800ccf8:	781b      	ldrb	r3, [r3, #0]
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d005      	beq.n	800cd0a <mp_poll+0xb2>
 800ccfe:	4b9a      	ldr	r3, [pc, #616]	@ (800cf68 <mp_poll+0x310>)
 800cd00:	0018      	movs	r0, r3
 800cd02:	f7fd fa71 	bl	800a1e8 <vm_reset>
 800cd06:	f7ff fe13 	bl	800c930 <mp_indicate_program_start>
      }
    }
  }

  uint8_t req = g_run_slot_req;
 800cd0a:	1dfb      	adds	r3, r7, #7
 800cd0c:	4a98      	ldr	r2, [pc, #608]	@ (800cf70 <mp_poll+0x318>)
 800cd0e:	7812      	ldrb	r2, [r2, #0]
 800cd10:	701a      	strb	r2, [r3, #0]
  if (req != 0){
 800cd12:	1dfb      	adds	r3, r7, #7
 800cd14:	781b      	ldrb	r3, [r3, #0]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d061      	beq.n	800cdde <mp_poll+0x186>
    g_run_slot_req = 0;
 800cd1a:	4b95      	ldr	r3, [pc, #596]	@ (800cf70 <mp_poll+0x318>)
 800cd1c:	2200      	movs	r2, #0
 800cd1e:	701a      	strb	r2, [r3, #0]
    if (!mp_usb_connected() && !g_session_active){
 800cd20:	f7fa fa2a 	bl	8007178 <mp_usb_connected>
 800cd24:	0003      	movs	r3, r0
 800cd26:	001a      	movs	r2, r3
 800cd28:	2301      	movs	r3, #1
 800cd2a:	4053      	eors	r3, r2
 800cd2c:	b2db      	uxtb	r3, r3
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d055      	beq.n	800cdde <mp_poll+0x186>
 800cd32:	4b8c      	ldr	r3, [pc, #560]	@ (800cf64 <mp_poll+0x30c>)
 800cd34:	781b      	ldrb	r3, [r3, #0]
 800cd36:	2201      	movs	r2, #1
 800cd38:	4053      	eors	r3, r2
 800cd3a:	b2db      	uxtb	r3, r3
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d04e      	beq.n	800cdde <mp_poll+0x186>
      bool ar = false;
 800cd40:	1d7b      	adds	r3, r7, #5
 800cd42:	2200      	movs	r2, #0
 800cd44:	701a      	strb	r2, [r3, #0]
      uint8_t slot = req;
 800cd46:	250f      	movs	r5, #15
 800cd48:	197b      	adds	r3, r7, r5
 800cd4a:	1dfa      	adds	r2, r7, #7
 800cd4c:	7812      	ldrb	r2, [r2, #0]
 800cd4e:	701a      	strb	r2, [r3, #0]
      bool loaded = storage_load_slot(slot, &g_ed, &ar);
 800cd50:	260e      	movs	r6, #14
 800cd52:	19bc      	adds	r4, r7, r6
 800cd54:	1d7a      	adds	r2, r7, #5
 800cd56:	4988      	ldr	r1, [pc, #544]	@ (800cf78 <mp_poll+0x320>)
 800cd58:	197b      	adds	r3, r7, r5
 800cd5a:	781b      	ldrb	r3, [r3, #0]
 800cd5c:	0018      	movs	r0, r3
 800cd5e:	f7fe fccd 	bl	800b6fc <storage_load_slot>
 800cd62:	0003      	movs	r3, r0
 800cd64:	7023      	strb	r3, [r4, #0]
      if (!loaded){
 800cd66:	19bb      	adds	r3, r7, r6
 800cd68:	781b      	ldrb	r3, [r3, #0]
 800cd6a:	2201      	movs	r2, #1
 800cd6c:	4053      	eors	r3, r2
 800cd6e:	b2db      	uxtb	r3, r3
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d01e      	beq.n	800cdb2 <mp_poll+0x15a>
        uint8_t alt = slot_find_next_program(slot, +1);
 800cd74:	1dbc      	adds	r4, r7, #6
 800cd76:	197b      	adds	r3, r7, r5
 800cd78:	781b      	ldrb	r3, [r3, #0]
 800cd7a:	2101      	movs	r1, #1
 800cd7c:	0018      	movs	r0, r3
 800cd7e:	f7fe fec0 	bl	800bb02 <slot_find_next_program>
 800cd82:	0003      	movs	r3, r0
 800cd84:	7023      	strb	r3, [r4, #0]
        if (alt != slot && storage_load_slot(alt, &g_ed, &ar)){
 800cd86:	1dba      	adds	r2, r7, #6
 800cd88:	197b      	adds	r3, r7, r5
 800cd8a:	7812      	ldrb	r2, [r2, #0]
 800cd8c:	781b      	ldrb	r3, [r3, #0]
 800cd8e:	429a      	cmp	r2, r3
 800cd90:	d00f      	beq.n	800cdb2 <mp_poll+0x15a>
 800cd92:	1d7a      	adds	r2, r7, #5
 800cd94:	4978      	ldr	r1, [pc, #480]	@ (800cf78 <mp_poll+0x320>)
 800cd96:	1dbb      	adds	r3, r7, #6
 800cd98:	781b      	ldrb	r3, [r3, #0]
 800cd9a:	0018      	movs	r0, r3
 800cd9c:	f7fe fcae 	bl	800b6fc <storage_load_slot>
 800cda0:	1e03      	subs	r3, r0, #0
 800cda2:	d006      	beq.n	800cdb2 <mp_poll+0x15a>
          slot = alt;
 800cda4:	197b      	adds	r3, r7, r5
 800cda6:	1dba      	adds	r2, r7, #6
 800cda8:	7812      	ldrb	r2, [r2, #0]
 800cdaa:	701a      	strb	r2, [r3, #0]
          loaded = true;
 800cdac:	19bb      	adds	r3, r7, r6
 800cdae:	2201      	movs	r2, #1
 800cdb0:	701a      	strb	r2, [r3, #0]
        }
      }

      if (loaded){
 800cdb2:	230e      	movs	r3, #14
 800cdb4:	18fb      	adds	r3, r7, r3
 800cdb6:	781b      	ldrb	r3, [r3, #0]
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d010      	beq.n	800cdde <mp_poll+0x186>
        g_slot = slot;
 800cdbc:	4b6f      	ldr	r3, [pc, #444]	@ (800cf7c <mp_poll+0x324>)
 800cdbe:	220f      	movs	r2, #15
 800cdc0:	18ba      	adds	r2, r7, r2
 800cdc2:	7812      	ldrb	r2, [r2, #0]
 800cdc4:	701a      	strb	r2, [r3, #0]
        compile_or_report();
 800cdc6:	f7ff f907 	bl	800bfd8 <compile_or_report>
        if (g_have_prog) { vm_reset(&g_vm); mp_indicate_program_start(); }
 800cdca:	4b68      	ldr	r3, [pc, #416]	@ (800cf6c <mp_poll+0x314>)
 800cdcc:	781b      	ldrb	r3, [r3, #0]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d005      	beq.n	800cdde <mp_poll+0x186>
 800cdd2:	4b65      	ldr	r3, [pc, #404]	@ (800cf68 <mp_poll+0x310>)
 800cdd4:	0018      	movs	r0, r3
 800cdd6:	f7fd fa07 	bl	800a1e8 <vm_reset>
 800cdda:	f7ff fda9 	bl	800c930 <mp_indicate_program_start>
      }
    }
  }

  static uint32_t last_time_ms = 0;
  if ((uint32_t)(now - last_time_ms) >= 1000u){
 800cdde:	4b68      	ldr	r3, [pc, #416]	@ (800cf80 <mp_poll+0x328>)
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	68ba      	ldr	r2, [r7, #8]
 800cde4:	1ad2      	subs	r2, r2, r3
 800cde6:	23fa      	movs	r3, #250	@ 0xfa
 800cde8:	009b      	lsls	r3, r3, #2
 800cdea:	429a      	cmp	r2, r3
 800cdec:	d306      	bcc.n	800cdfc <mp_poll+0x1a4>
    last_time_ms = now;
 800cdee:	4b64      	ldr	r3, [pc, #400]	@ (800cf80 <mp_poll+0x328>)
 800cdf0:	68ba      	ldr	r2, [r7, #8]
 800cdf2:	601a      	str	r2, [r3, #0]
    time_update_vars(g_vm.vars);
 800cdf4:	4b63      	ldr	r3, [pc, #396]	@ (800cf84 <mp_poll+0x32c>)
 800cdf6:	0018      	movs	r0, r3
 800cdf8:	f000 fae8 	bl	800d3cc <time_update_vars>
  }

  static uint32_t abort_start_ms = 0;
  static uint8_t abort_latched = 0;
  if (g_vm.running && g_have_prog){
 800cdfc:	4a5a      	ldr	r2, [pc, #360]	@ (800cf68 <mp_poll+0x310>)
 800cdfe:	23a3      	movs	r3, #163	@ 0xa3
 800ce00:	005b      	lsls	r3, r3, #1
 800ce02:	5cd3      	ldrb	r3, [r2, r3]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d03c      	beq.n	800ce82 <mp_poll+0x22a>
 800ce08:	4b58      	ldr	r3, [pc, #352]	@ (800cf6c <mp_poll+0x314>)
 800ce0a:	781b      	ldrb	r3, [r3, #0]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d038      	beq.n	800ce82 <mp_poll+0x22a>
    if (mp_hal_abort_pressed()){
 800ce10:	f7fa fc5a 	bl	80076c8 <mp_hal_abort_pressed>
 800ce14:	1e03      	subs	r3, r0, #0
 800ce16:	d02d      	beq.n	800ce74 <mp_poll+0x21c>
      if (abort_start_ms == 0) abort_start_ms = now;
 800ce18:	4b5b      	ldr	r3, [pc, #364]	@ (800cf88 <mp_poll+0x330>)
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d102      	bne.n	800ce26 <mp_poll+0x1ce>
 800ce20:	4b59      	ldr	r3, [pc, #356]	@ (800cf88 <mp_poll+0x330>)
 800ce22:	68ba      	ldr	r2, [r7, #8]
 800ce24:	601a      	str	r2, [r3, #0]
      if (!abort_latched && (uint32_t)(now - abort_start_ms) >= MP_ABORT_HOLD_MS){
 800ce26:	4b59      	ldr	r3, [pc, #356]	@ (800cf8c <mp_poll+0x334>)
 800ce28:	781b      	ldrb	r3, [r3, #0]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d130      	bne.n	800ce90 <mp_poll+0x238>
 800ce2e:	4b56      	ldr	r3, [pc, #344]	@ (800cf88 <mp_poll+0x330>)
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	68ba      	ldr	r2, [r7, #8]
 800ce34:	1ad2      	subs	r2, r2, r3
 800ce36:	23fa      	movs	r3, #250	@ 0xfa
 800ce38:	00db      	lsls	r3, r3, #3
 800ce3a:	429a      	cmp	r2, r3
 800ce3c:	d328      	bcc.n	800ce90 <mp_poll+0x238>
        abort_latched = 1;
 800ce3e:	4b53      	ldr	r3, [pc, #332]	@ (800cf8c <mp_poll+0x334>)
 800ce40:	2201      	movs	r2, #1
 800ce42:	701a      	strb	r2, [r3, #0]
        g_vm.stop_req = true;
 800ce44:	4a48      	ldr	r2, [pc, #288]	@ (800cf68 <mp_poll+0x310>)
 800ce46:	2348      	movs	r3, #72	@ 0x48
 800ce48:	33ff      	adds	r3, #255	@ 0xff
 800ce4a:	2101      	movs	r1, #1
 800ce4c:	54d1      	strb	r1, [r2, r3]
        /* Long-hold B2: stop program, switch off lamp, and on battery go to STOP2. */
        Lamp_RequestOff(mp_usb_connected() ? 0u : 1u);
 800ce4e:	f7fa f993 	bl	8007178 <mp_usb_connected>
 800ce52:	0003      	movs	r3, r0
 800ce54:	001a      	movs	r2, r3
 800ce56:	2301      	movs	r3, #1
 800ce58:	4053      	eors	r3, r2
 800ce5a:	b2db      	uxtb	r3, r3
 800ce5c:	0018      	movs	r0, r3
 800ce5e:	f7f7 fd91 	bl	8004984 <Lamp_RequestOff>
        if (mp_usb_connected()){
 800ce62:	f7fa f989 	bl	8007178 <mp_usb_connected>
 800ce66:	1e03      	subs	r3, r0, #0
 800ce68:	d012      	beq.n	800ce90 <mp_poll+0x238>
          mp_puts("\r\nABORT (B2 held)\r\n");
 800ce6a:	4b49      	ldr	r3, [pc, #292]	@ (800cf90 <mp_poll+0x338>)
 800ce6c:	0018      	movs	r0, r3
 800ce6e:	f7fa f852 	bl	8006f16 <mp_puts>
    if (mp_hal_abort_pressed()){
 800ce72:	e00d      	b.n	800ce90 <mp_poll+0x238>
        }
      }
    } else {
      abort_start_ms = 0;
 800ce74:	4b44      	ldr	r3, [pc, #272]	@ (800cf88 <mp_poll+0x330>)
 800ce76:	2200      	movs	r2, #0
 800ce78:	601a      	str	r2, [r3, #0]
      abort_latched = 0;
 800ce7a:	4b44      	ldr	r3, [pc, #272]	@ (800cf8c <mp_poll+0x334>)
 800ce7c:	2200      	movs	r2, #0
 800ce7e:	701a      	strb	r2, [r3, #0]
    if (mp_hal_abort_pressed()){
 800ce80:	e006      	b.n	800ce90 <mp_poll+0x238>
    }
  } else {
    abort_start_ms = 0;
 800ce82:	4b41      	ldr	r3, [pc, #260]	@ (800cf88 <mp_poll+0x330>)
 800ce84:	2200      	movs	r2, #0
 800ce86:	601a      	str	r2, [r3, #0]
    abort_latched = 0;
 800ce88:	4b40      	ldr	r3, [pc, #256]	@ (800cf8c <mp_poll+0x334>)
 800ce8a:	2200      	movs	r2, #0
 800ce8c:	701a      	strb	r2, [r3, #0]
 800ce8e:	e000      	b.n	800ce92 <mp_poll+0x23a>
    if (mp_hal_abort_pressed()){
 800ce90:	46c0      	nop			@ (mov r8, r8)
  }
  
  if (g_vm.running && g_have_prog && g_vm.stop_req){
 800ce92:	4a35      	ldr	r2, [pc, #212]	@ (800cf68 <mp_poll+0x310>)
 800ce94:	23a3      	movs	r3, #163	@ 0xa3
 800ce96:	005b      	lsls	r3, r3, #1
 800ce98:	5cd3      	ldrb	r3, [r2, r3]
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d01a      	beq.n	800ced4 <mp_poll+0x27c>
 800ce9e:	4b33      	ldr	r3, [pc, #204]	@ (800cf6c <mp_poll+0x314>)
 800cea0:	781b      	ldrb	r3, [r3, #0]
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d016      	beq.n	800ced4 <mp_poll+0x27c>
 800cea6:	4a30      	ldr	r2, [pc, #192]	@ (800cf68 <mp_poll+0x310>)
 800cea8:	2348      	movs	r3, #72	@ 0x48
 800ceaa:	33ff      	adds	r3, #255	@ 0xff
 800ceac:	5cd3      	ldrb	r3, [r2, r3]
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d010      	beq.n	800ced4 <mp_poll+0x27c>
    g_vm.running = false;
 800ceb2:	4a2d      	ldr	r2, [pc, #180]	@ (800cf68 <mp_poll+0x310>)
 800ceb4:	23a3      	movs	r3, #163	@ 0xa3
 800ceb6:	005b      	lsls	r3, r3, #1
 800ceb8:	2100      	movs	r1, #0
 800ceba:	54d1      	strb	r1, [r2, r3]
    g_vm.sleeping = false;
 800cebc:	4a2a      	ldr	r2, [pc, #168]	@ (800cf68 <mp_poll+0x310>)
 800cebe:	23a4      	movs	r3, #164	@ 0xa4
 800cec0:	005b      	lsls	r3, r3, #1
 800cec2:	2100      	movs	r1, #0
 800cec4:	54d1      	strb	r1, [r2, r3]
    mp_puts("\r\nDONE\r\n");
 800cec6:	4b33      	ldr	r3, [pc, #204]	@ (800cf94 <mp_poll+0x33c>)
 800cec8:	0018      	movs	r0, r3
 800ceca:	f7fa f824 	bl	8006f16 <mp_puts>
    mp_prompt();
 800cece:	f7fe fe87 	bl	800bbe0 <mp_prompt>
    return;
 800ced2:	e041      	b.n	800cf58 <mp_poll+0x300>
  }

  if (g_vm.running && g_have_prog && g_vm.sleeping){
 800ced4:	4a24      	ldr	r2, [pc, #144]	@ (800cf68 <mp_poll+0x310>)
 800ced6:	23a3      	movs	r3, #163	@ 0xa3
 800ced8:	005b      	lsls	r3, r3, #1
 800ceda:	5cd3      	ldrb	r3, [r2, r3]
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d01c      	beq.n	800cf1a <mp_poll+0x2c2>
 800cee0:	4b22      	ldr	r3, [pc, #136]	@ (800cf6c <mp_poll+0x314>)
 800cee2:	781b      	ldrb	r3, [r3, #0]
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d018      	beq.n	800cf1a <mp_poll+0x2c2>
 800cee8:	4a1f      	ldr	r2, [pc, #124]	@ (800cf68 <mp_poll+0x310>)
 800ceea:	23a4      	movs	r3, #164	@ 0xa4
 800ceec:	005b      	lsls	r3, r3, #1
 800ceee:	5cd3      	ldrb	r3, [r2, r3]
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d012      	beq.n	800cf1a <mp_poll+0x2c2>
    if ((int32_t)(now - g_vm.wake_ms) < 0){
 800cef4:	4a1c      	ldr	r2, [pc, #112]	@ (800cf68 <mp_poll+0x310>)
 800cef6:	23a6      	movs	r3, #166	@ 0xa6
 800cef8:	005b      	lsls	r3, r3, #1
 800cefa:	58d3      	ldr	r3, [r2, r3]
 800cefc:	68ba      	ldr	r2, [r7, #8]
 800cefe:	1ad3      	subs	r3, r2, r3
 800cf00:	d506      	bpl.n	800cf10 <mp_poll+0x2b8>
      HAL_PWR_EnterSLEEPMode(PWR_LOWPOWERREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800cf02:	2380      	movs	r3, #128	@ 0x80
 800cf04:	01db      	lsls	r3, r3, #7
 800cf06:	2101      	movs	r1, #1
 800cf08:	0018      	movs	r0, r3
 800cf0a:	f00a fe89 	bl	8017c20 <HAL_PWR_EnterSLEEPMode>
      return;
 800cf0e:	e023      	b.n	800cf58 <mp_poll+0x300>
    }
    g_vm.sleeping = false;
 800cf10:	4a15      	ldr	r2, [pc, #84]	@ (800cf68 <mp_poll+0x310>)
 800cf12:	23a4      	movs	r3, #164	@ 0xa4
 800cf14:	005b      	lsls	r3, r3, #1
 800cf16:	2100      	movs	r1, #0
 800cf18:	54d1      	strb	r1, [r2, r3]
  }

  if (g_vm.running && g_have_prog){
 800cf1a:	4a13      	ldr	r2, [pc, #76]	@ (800cf68 <mp_poll+0x310>)
 800cf1c:	23a3      	movs	r3, #163	@ 0xa3
 800cf1e:	005b      	lsls	r3, r3, #1
 800cf20:	5cd3      	ldrb	r3, [r2, r3]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d018      	beq.n	800cf58 <mp_poll+0x300>
 800cf26:	4b11      	ldr	r3, [pc, #68]	@ (800cf6c <mp_poll+0x314>)
 800cf28:	781b      	ldrb	r3, [r3, #0]
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d014      	beq.n	800cf58 <mp_poll+0x300>
    (void)vm_step(&g_vm, &g_prog, now, 64);
 800cf2e:	68ba      	ldr	r2, [r7, #8]
 800cf30:	4919      	ldr	r1, [pc, #100]	@ (800cf98 <mp_poll+0x340>)
 800cf32:	480d      	ldr	r0, [pc, #52]	@ (800cf68 <mp_poll+0x310>)
 800cf34:	2340      	movs	r3, #64	@ 0x40
 800cf36:	f7fd f9ff 	bl	800a338 <vm_step>
    if (!g_vm.running){
 800cf3a:	4a0b      	ldr	r2, [pc, #44]	@ (800cf68 <mp_poll+0x310>)
 800cf3c:	23a3      	movs	r3, #163	@ 0xa3
 800cf3e:	005b      	lsls	r3, r3, #1
 800cf40:	5cd3      	ldrb	r3, [r2, r3]
 800cf42:	2201      	movs	r2, #1
 800cf44:	4053      	eors	r3, r2
 800cf46:	b2db      	uxtb	r3, r3
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d005      	beq.n	800cf58 <mp_poll+0x300>
      mp_puts("\r\nDONE\r\n");
 800cf4c:	4b11      	ldr	r3, [pc, #68]	@ (800cf94 <mp_poll+0x33c>)
 800cf4e:	0018      	movs	r0, r3
 800cf50:	f7f9 ffe1 	bl	8006f16 <mp_puts>
      mp_prompt();
 800cf54:	f7fe fe44 	bl	800bbe0 <mp_prompt>
    }
  }
}
 800cf58:	46bd      	mov	sp, r7
 800cf5a:	b005      	add	sp, #20
 800cf5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf5e:	46c0      	nop			@ (mov r8, r8)
 800cf60:	200022a2 	.word	0x200022a2
 800cf64:	2000229d 	.word	0x2000229d
 800cf68:	2000214c 	.word	0x2000214c
 800cf6c:	2000229c 	.word	0x2000229c
 800cf70:	200022a0 	.word	0x200022a0
 800cf74:	200022a1 	.word	0x200022a1
 800cf78:	2000093c 	.word	0x2000093c
 800cf7c:	20000008 	.word	0x20000008
 800cf80:	200022f4 	.word	0x200022f4
 800cf84:	200021f0 	.word	0x200021f0
 800cf88:	200022f8 	.word	0x200022f8
 800cf8c:	200022fc 	.word	0x200022fc
 800cf90:	0802a808 	.word	0x0802a808
 800cf94:	0802a81c 	.word	0x0802a81c
 800cf98:	20001818 	.word	0x20001818

0800cf9c <mp_btn_update>:
  uint8_t long_fired;
  uint32_t change_ms;
  uint32_t press_ms;
} mp_btn_t;

static uint8_t mp_btn_update(mp_btn_t *b, uint8_t raw, uint32_t now_ms){
 800cf9c:	b580      	push	{r7, lr}
 800cf9e:	b084      	sub	sp, #16
 800cfa0:	af00      	add	r7, sp, #0
 800cfa2:	60f8      	str	r0, [r7, #12]
 800cfa4:	607a      	str	r2, [r7, #4]
 800cfa6:	230b      	movs	r3, #11
 800cfa8:	18fb      	adds	r3, r7, r3
 800cfaa:	1c0a      	adds	r2, r1, #0
 800cfac:	701a      	strb	r2, [r3, #0]
  if (!b) return 0;
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d101      	bne.n	800cfb8 <mp_btn_update+0x1c>
 800cfb4:	2300      	movs	r3, #0
 800cfb6:	e02a      	b.n	800d00e <mp_btn_update+0x72>
  if (raw != b->raw){
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	781b      	ldrb	r3, [r3, #0]
 800cfbc:	210b      	movs	r1, #11
 800cfbe:	187a      	adds	r2, r7, r1
 800cfc0:	7812      	ldrb	r2, [r2, #0]
 800cfc2:	429a      	cmp	r2, r3
 800cfc4:	d006      	beq.n	800cfd4 <mp_btn_update+0x38>
    b->raw = raw;
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	187a      	adds	r2, r7, r1
 800cfca:	7812      	ldrb	r2, [r2, #0]
 800cfcc:	701a      	strb	r2, [r3, #0]
    b->change_ms = now_ms;
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	687a      	ldr	r2, [r7, #4]
 800cfd2:	605a      	str	r2, [r3, #4]
  }
  if ((uint32_t)(now_ms - b->change_ms) >= MP_BTN_DEBOUNCE_MS && b->stable != b->raw){
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	685b      	ldr	r3, [r3, #4]
 800cfd8:	687a      	ldr	r2, [r7, #4]
 800cfda:	1ad3      	subs	r3, r2, r3
 800cfdc:	2b1d      	cmp	r3, #29
 800cfde:	d915      	bls.n	800d00c <mp_btn_update+0x70>
 800cfe0:	68fb      	ldr	r3, [r7, #12]
 800cfe2:	785a      	ldrb	r2, [r3, #1]
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	781b      	ldrb	r3, [r3, #0]
 800cfe8:	429a      	cmp	r2, r3
 800cfea:	d00f      	beq.n	800d00c <mp_btn_update+0x70>
    b->stable = b->raw;
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	781a      	ldrb	r2, [r3, #0]
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	705a      	strb	r2, [r3, #1]
    if (b->stable){
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	785b      	ldrb	r3, [r3, #1]
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d005      	beq.n	800d008 <mp_btn_update+0x6c>
      b->press_ms = now_ms;
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	687a      	ldr	r2, [r7, #4]
 800d000:	609a      	str	r2, [r3, #8]
      b->long_fired = 0;
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	2200      	movs	r2, #0
 800d006:	709a      	strb	r2, [r3, #2]
    }
    return 1;
 800d008:	2301      	movs	r3, #1
 800d00a:	e000      	b.n	800d00e <mp_btn_update+0x72>
  }
  return 0;
 800d00c:	2300      	movs	r3, #0
}
 800d00e:	0018      	movs	r0, r3
 800d010:	46bd      	mov	sp, r7
 800d012:	b004      	add	sp, #16
 800d014:	bd80      	pop	{r7, pc}
	...

0800d018 <mp_buttons_poll>:

static uint8_t g_btn_short_events = 0;

void mp_buttons_poll(void){
 800d018:	b5b0      	push	{r4, r5, r7, lr}
 800d01a:	b084      	sub	sp, #16
 800d01c:	af00      	add	r7, sp, #0
   *     - B2 long: reserved (abort is handled elsewhere via mp_hal_abort_pressed()).
   *     - BL long: handled in main.c (STOP2 sleep).
   */
  static mp_btn_t s_b1 = {0}, s_b2 = {0}, s_bl = {0};

  if (g_session_active) return;
 800d01e:	4bae      	ldr	r3, [pc, #696]	@ (800d2d8 <mp_buttons_poll+0x2c0>)
 800d020:	781b      	ldrb	r3, [r3, #0]
 800d022:	2b00      	cmp	r3, #0
 800d024:	d000      	beq.n	800d028 <mp_buttons_poll+0x10>
 800d026:	e152      	b.n	800d2ce <mp_buttons_poll+0x2b6>

  uint32_t now = mp_hal_millis();
 800d028:	f001 f9b0 	bl	800e38c <mp_hal_millis>
 800d02c:	0003      	movs	r3, r0
 800d02e:	60bb      	str	r3, [r7, #8]

  /* raw samples (active-high) */
  uint8_t raw_b1 = (uint8_t)(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET);
 800d030:	23a0      	movs	r3, #160	@ 0xa0
 800d032:	05db      	lsls	r3, r3, #23
 800d034:	2101      	movs	r1, #1
 800d036:	0018      	movs	r0, r3
 800d038:	f006 fdb8 	bl	8013bac <HAL_GPIO_ReadPin>
 800d03c:	0003      	movs	r3, r0
 800d03e:	3b01      	subs	r3, #1
 800d040:	425a      	negs	r2, r3
 800d042:	4153      	adcs	r3, r2
 800d044:	b2da      	uxtb	r2, r3
 800d046:	1dfb      	adds	r3, r7, #7
 800d048:	701a      	strb	r2, [r3, #0]
  uint8_t raw_b2 = (uint8_t)(HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin) == GPIO_PIN_SET);
 800d04a:	23a0      	movs	r3, #160	@ 0xa0
 800d04c:	05db      	lsls	r3, r3, #23
 800d04e:	2104      	movs	r1, #4
 800d050:	0018      	movs	r0, r3
 800d052:	f006 fdab 	bl	8013bac <HAL_GPIO_ReadPin>
 800d056:	0003      	movs	r3, r0
 800d058:	3b01      	subs	r3, #1
 800d05a:	425a      	negs	r2, r3
 800d05c:	4153      	adcs	r3, r2
 800d05e:	b2da      	uxtb	r2, r3
 800d060:	1dbb      	adds	r3, r7, #6
 800d062:	701a      	strb	r2, [r3, #0]
  uint8_t raw_bl = (uint8_t)(HAL_GPIO_ReadPin(BL_GPIO_Port, BL_Pin) == GPIO_PIN_SET);
 800d064:	4b9d      	ldr	r3, [pc, #628]	@ (800d2dc <mp_buttons_poll+0x2c4>)
 800d066:	2108      	movs	r1, #8
 800d068:	0018      	movs	r0, r3
 800d06a:	f006 fd9f 	bl	8013bac <HAL_GPIO_ReadPin>
 800d06e:	0003      	movs	r3, r0
 800d070:	3b01      	subs	r3, #1
 800d072:	425a      	negs	r2, r3
 800d074:	4153      	adcs	r3, r2
 800d076:	b2da      	uxtb	r2, r3
 800d078:	1d7b      	adds	r3, r7, #5
 800d07a:	701a      	strb	r2, [r3, #0]

  (void)mp_btn_update(&s_b1, raw_b1, now);
 800d07c:	68ba      	ldr	r2, [r7, #8]
 800d07e:	1dfb      	adds	r3, r7, #7
 800d080:	7819      	ldrb	r1, [r3, #0]
 800d082:	4b97      	ldr	r3, [pc, #604]	@ (800d2e0 <mp_buttons_poll+0x2c8>)
 800d084:	0018      	movs	r0, r3
 800d086:	f7ff ff89 	bl	800cf9c <mp_btn_update>
  (void)mp_btn_update(&s_b2, raw_b2, now);
 800d08a:	68ba      	ldr	r2, [r7, #8]
 800d08c:	1dbb      	adds	r3, r7, #6
 800d08e:	7819      	ldrb	r1, [r3, #0]
 800d090:	4b94      	ldr	r3, [pc, #592]	@ (800d2e4 <mp_buttons_poll+0x2cc>)
 800d092:	0018      	movs	r0, r3
 800d094:	f7ff ff82 	bl	800cf9c <mp_btn_update>
  (void)mp_btn_update(&s_bl, raw_bl, now);
 800d098:	68ba      	ldr	r2, [r7, #8]
 800d09a:	1d7b      	adds	r3, r7, #5
 800d09c:	7819      	ldrb	r1, [r3, #0]
 800d09e:	4b92      	ldr	r3, [pc, #584]	@ (800d2e8 <mp_buttons_poll+0x2d0>)
 800d0a0:	0018      	movs	r0, r3
 800d0a2:	f7ff ff7b 	bl	800cf9c <mp_btn_update>

  /* Long-press actions (fire once per hold). */
  if (s_b1.stable && !s_b1.long_fired && (uint32_t)(now - s_b1.press_ms) >= MP_BTN_LONG_MS)
 800d0a6:	4b8e      	ldr	r3, [pc, #568]	@ (800d2e0 <mp_buttons_poll+0x2c8>)
 800d0a8:	785b      	ldrb	r3, [r3, #1]
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d051      	beq.n	800d152 <mp_buttons_poll+0x13a>
 800d0ae:	4b8c      	ldr	r3, [pc, #560]	@ (800d2e0 <mp_buttons_poll+0x2c8>)
 800d0b0:	789b      	ldrb	r3, [r3, #2]
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d14d      	bne.n	800d152 <mp_buttons_poll+0x13a>
 800d0b6:	4b8a      	ldr	r3, [pc, #552]	@ (800d2e0 <mp_buttons_poll+0x2c8>)
 800d0b8:	689b      	ldr	r3, [r3, #8]
 800d0ba:	68ba      	ldr	r2, [r7, #8]
 800d0bc:	1ad2      	subs	r2, r2, r3
 800d0be:	23fa      	movs	r3, #250	@ 0xfa
 800d0c0:	00db      	lsls	r3, r3, #3
 800d0c2:	429a      	cmp	r2, r3
 800d0c4:	d345      	bcc.n	800d152 <mp_buttons_poll+0x13a>
  {
    s_b1.long_fired = 1u;
 800d0c6:	4b86      	ldr	r3, [pc, #536]	@ (800d2e0 <mp_buttons_poll+0x2c8>)
 800d0c8:	2201      	movs	r2, #1
 800d0ca:	709a      	strb	r2, [r3, #2]

    uint8_t new_slot = 0;
 800d0cc:	210f      	movs	r1, #15
 800d0ce:	187b      	adds	r3, r7, r1
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	701a      	strb	r2, [r3, #0]
    if (g_first_program_slot != 0)
 800d0d4:	4b85      	ldr	r3, [pc, #532]	@ (800d2ec <mp_buttons_poll+0x2d4>)
 800d0d6:	781b      	ldrb	r3, [r3, #0]
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d011      	beq.n	800d100 <mp_buttons_poll+0xe8>
    {
      new_slot = slot_find_next_program(g_slot, +1);
 800d0dc:	4b84      	ldr	r3, [pc, #528]	@ (800d2f0 <mp_buttons_poll+0x2d8>)
 800d0de:	781b      	ldrb	r3, [r3, #0]
 800d0e0:	000d      	movs	r5, r1
 800d0e2:	187c      	adds	r4, r7, r1
 800d0e4:	2101      	movs	r1, #1
 800d0e6:	0018      	movs	r0, r3
 800d0e8:	f7fe fd0b 	bl	800bb02 <slot_find_next_program>
 800d0ec:	0003      	movs	r3, r0
 800d0ee:	7023      	strb	r3, [r4, #0]
      if (new_slot == 0) new_slot = g_first_program_slot;
 800d0f0:	197b      	adds	r3, r7, r5
 800d0f2:	781b      	ldrb	r3, [r3, #0]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d103      	bne.n	800d100 <mp_buttons_poll+0xe8>
 800d0f8:	197b      	adds	r3, r7, r5
 800d0fa:	4a7c      	ldr	r2, [pc, #496]	@ (800d2ec <mp_buttons_poll+0x2d4>)
 800d0fc:	7812      	ldrb	r2, [r2, #0]
 800d0fe:	701a      	strb	r2, [r3, #0]
    }

    if (new_slot != 0 && new_slot != g_slot)
 800d100:	240f      	movs	r4, #15
 800d102:	193b      	adds	r3, r7, r4
 800d104:	781b      	ldrb	r3, [r3, #0]
 800d106:	2b00      	cmp	r3, #0
 800d108:	d023      	beq.n	800d152 <mp_buttons_poll+0x13a>
 800d10a:	4b79      	ldr	r3, [pc, #484]	@ (800d2f0 <mp_buttons_poll+0x2d8>)
 800d10c:	781b      	ldrb	r3, [r3, #0]
 800d10e:	193a      	adds	r2, r7, r4
 800d110:	7812      	ldrb	r2, [r2, #0]
 800d112:	429a      	cmp	r2, r3
 800d114:	d01d      	beq.n	800d152 <mp_buttons_poll+0x13a>
    {
      bool ar = false;
 800d116:	1d3b      	adds	r3, r7, #4
 800d118:	2200      	movs	r2, #0
 800d11a:	701a      	strb	r2, [r3, #0]
      if (storage_load_slot(new_slot, &g_ed, &ar))
 800d11c:	1d3a      	adds	r2, r7, #4
 800d11e:	4975      	ldr	r1, [pc, #468]	@ (800d2f4 <mp_buttons_poll+0x2dc>)
 800d120:	193b      	adds	r3, r7, r4
 800d122:	781b      	ldrb	r3, [r3, #0]
 800d124:	0018      	movs	r0, r3
 800d126:	f7fe fae9 	bl	800b6fc <storage_load_slot>
 800d12a:	1e03      	subs	r3, r0, #0
 800d12c:	d011      	beq.n	800d152 <mp_buttons_poll+0x13a>
      {
        g_slot = new_slot;
 800d12e:	4b70      	ldr	r3, [pc, #448]	@ (800d2f0 <mp_buttons_poll+0x2d8>)
 800d130:	193a      	adds	r2, r7, r4
 800d132:	7812      	ldrb	r2, [r2, #0]
 800d134:	701a      	strb	r2, [r3, #0]
        refresh_program_slot_cache();
 800d136:	f7fe fd3b 	bl	800bbb0 <refresh_program_slot_cache>
        compile_or_report();
 800d13a:	f7fe ff4d 	bl	800bfd8 <compile_or_report>
        if (g_have_prog) { vm_reset(&g_vm); mp_indicate_program_start(); }
 800d13e:	4b6e      	ldr	r3, [pc, #440]	@ (800d2f8 <mp_buttons_poll+0x2e0>)
 800d140:	781b      	ldrb	r3, [r3, #0]
 800d142:	2b00      	cmp	r3, #0
 800d144:	d005      	beq.n	800d152 <mp_buttons_poll+0x13a>
 800d146:	4b6d      	ldr	r3, [pc, #436]	@ (800d2fc <mp_buttons_poll+0x2e4>)
 800d148:	0018      	movs	r0, r3
 800d14a:	f7fd f84d 	bl	800a1e8 <vm_reset>
 800d14e:	f7ff fbef 	bl	800c930 <mp_indicate_program_start>
      }
    }
  }

  /* Suppress short-press generation for buttons once they become a long-press. */
  if (s_b2.stable && !s_b2.long_fired && (uint32_t)(now - s_b2.press_ms) >= MP_BTN_LONG_MS) s_b2.long_fired = 1u;
 800d152:	4b64      	ldr	r3, [pc, #400]	@ (800d2e4 <mp_buttons_poll+0x2cc>)
 800d154:	785b      	ldrb	r3, [r3, #1]
 800d156:	2b00      	cmp	r3, #0
 800d158:	d00e      	beq.n	800d178 <mp_buttons_poll+0x160>
 800d15a:	4b62      	ldr	r3, [pc, #392]	@ (800d2e4 <mp_buttons_poll+0x2cc>)
 800d15c:	789b      	ldrb	r3, [r3, #2]
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d10a      	bne.n	800d178 <mp_buttons_poll+0x160>
 800d162:	4b60      	ldr	r3, [pc, #384]	@ (800d2e4 <mp_buttons_poll+0x2cc>)
 800d164:	689b      	ldr	r3, [r3, #8]
 800d166:	68ba      	ldr	r2, [r7, #8]
 800d168:	1ad2      	subs	r2, r2, r3
 800d16a:	23fa      	movs	r3, #250	@ 0xfa
 800d16c:	00db      	lsls	r3, r3, #3
 800d16e:	429a      	cmp	r2, r3
 800d170:	d302      	bcc.n	800d178 <mp_buttons_poll+0x160>
 800d172:	4b5c      	ldr	r3, [pc, #368]	@ (800d2e4 <mp_buttons_poll+0x2cc>)
 800d174:	2201      	movs	r2, #1
 800d176:	709a      	strb	r2, [r3, #2]
  if (s_bl.stable && !s_bl.long_fired && (uint32_t)(now - s_bl.press_ms) >= MP_BTN_LONG_MS) s_bl.long_fired = 1u;
 800d178:	4b5b      	ldr	r3, [pc, #364]	@ (800d2e8 <mp_buttons_poll+0x2d0>)
 800d17a:	785b      	ldrb	r3, [r3, #1]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d00e      	beq.n	800d19e <mp_buttons_poll+0x186>
 800d180:	4b59      	ldr	r3, [pc, #356]	@ (800d2e8 <mp_buttons_poll+0x2d0>)
 800d182:	789b      	ldrb	r3, [r3, #2]
 800d184:	2b00      	cmp	r3, #0
 800d186:	d10a      	bne.n	800d19e <mp_buttons_poll+0x186>
 800d188:	4b57      	ldr	r3, [pc, #348]	@ (800d2e8 <mp_buttons_poll+0x2d0>)
 800d18a:	689b      	ldr	r3, [r3, #8]
 800d18c:	68ba      	ldr	r2, [r7, #8]
 800d18e:	1ad2      	subs	r2, r2, r3
 800d190:	23fa      	movs	r3, #250	@ 0xfa
 800d192:	00db      	lsls	r3, r3, #3
 800d194:	429a      	cmp	r2, r3
 800d196:	d302      	bcc.n	800d19e <mp_buttons_poll+0x186>
 800d198:	4b53      	ldr	r3, [pc, #332]	@ (800d2e8 <mp_buttons_poll+0x2d0>)
 800d19a:	2201      	movs	r2, #1
 800d19c:	709a      	strb	r2, [r3, #2]

  /* Short-press events are generated on release (only while a program is running). */
  if (!s_b1.stable && s_b1.press_ms && !s_b1.long_fired)
 800d19e:	4b50      	ldr	r3, [pc, #320]	@ (800d2e0 <mp_buttons_poll+0x2c8>)
 800d1a0:	785b      	ldrb	r3, [r3, #1]
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d128      	bne.n	800d1f8 <mp_buttons_poll+0x1e0>
 800d1a6:	4b4e      	ldr	r3, [pc, #312]	@ (800d2e0 <mp_buttons_poll+0x2c8>)
 800d1a8:	689b      	ldr	r3, [r3, #8]
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d024      	beq.n	800d1f8 <mp_buttons_poll+0x1e0>
 800d1ae:	4b4c      	ldr	r3, [pc, #304]	@ (800d2e0 <mp_buttons_poll+0x2c8>)
 800d1b0:	789b      	ldrb	r3, [r3, #2]
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d120      	bne.n	800d1f8 <mp_buttons_poll+0x1e0>
  {
    if (g_vm.running && g_have_prog) g_btn_short_events |= MP_BTN_EVT_B1;
 800d1b6:	4a51      	ldr	r2, [pc, #324]	@ (800d2fc <mp_buttons_poll+0x2e4>)
 800d1b8:	23a3      	movs	r3, #163	@ 0xa3
 800d1ba:	005b      	lsls	r3, r3, #1
 800d1bc:	5cd3      	ldrb	r3, [r2, r3]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d00b      	beq.n	800d1da <mp_buttons_poll+0x1c2>
 800d1c2:	4b4d      	ldr	r3, [pc, #308]	@ (800d2f8 <mp_buttons_poll+0x2e0>)
 800d1c4:	781b      	ldrb	r3, [r3, #0]
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d007      	beq.n	800d1da <mp_buttons_poll+0x1c2>
 800d1ca:	4b4d      	ldr	r3, [pc, #308]	@ (800d300 <mp_buttons_poll+0x2e8>)
 800d1cc:	781b      	ldrb	r3, [r3, #0]
 800d1ce:	2201      	movs	r2, #1
 800d1d0:	4313      	orrs	r3, r2
 800d1d2:	b2da      	uxtb	r2, r3
 800d1d4:	4b4a      	ldr	r3, [pc, #296]	@ (800d300 <mp_buttons_poll+0x2e8>)
 800d1d6:	701a      	strb	r2, [r3, #0]
 800d1d8:	e00b      	b.n	800d1f2 <mp_buttons_poll+0x1da>
    else
    {
      /* If VM is stopped, let short B1 act as a "run" button. */
      compile_or_report();
 800d1da:	f7fe fefd 	bl	800bfd8 <compile_or_report>
      if (g_have_prog) { vm_reset(&g_vm); mp_indicate_program_start(); }
 800d1de:	4b46      	ldr	r3, [pc, #280]	@ (800d2f8 <mp_buttons_poll+0x2e0>)
 800d1e0:	781b      	ldrb	r3, [r3, #0]
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d005      	beq.n	800d1f2 <mp_buttons_poll+0x1da>
 800d1e6:	4b45      	ldr	r3, [pc, #276]	@ (800d2fc <mp_buttons_poll+0x2e4>)
 800d1e8:	0018      	movs	r0, r3
 800d1ea:	f7fc fffd 	bl	800a1e8 <vm_reset>
 800d1ee:	f7ff fb9f 	bl	800c930 <mp_indicate_program_start>
    }
    s_b1.press_ms = 0;
 800d1f2:	4b3b      	ldr	r3, [pc, #236]	@ (800d2e0 <mp_buttons_poll+0x2c8>)
 800d1f4:	2200      	movs	r2, #0
 800d1f6:	609a      	str	r2, [r3, #8]
  }
  if (!s_b2.stable && s_b2.press_ms && !s_b2.long_fired)
 800d1f8:	4b3a      	ldr	r3, [pc, #232]	@ (800d2e4 <mp_buttons_poll+0x2cc>)
 800d1fa:	785b      	ldrb	r3, [r3, #1]
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d11b      	bne.n	800d238 <mp_buttons_poll+0x220>
 800d200:	4b38      	ldr	r3, [pc, #224]	@ (800d2e4 <mp_buttons_poll+0x2cc>)
 800d202:	689b      	ldr	r3, [r3, #8]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d017      	beq.n	800d238 <mp_buttons_poll+0x220>
 800d208:	4b36      	ldr	r3, [pc, #216]	@ (800d2e4 <mp_buttons_poll+0x2cc>)
 800d20a:	789b      	ldrb	r3, [r3, #2]
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d113      	bne.n	800d238 <mp_buttons_poll+0x220>
  {
    if (g_vm.running && g_have_prog) g_btn_short_events |= MP_BTN_EVT_B2;
 800d210:	4a3a      	ldr	r2, [pc, #232]	@ (800d2fc <mp_buttons_poll+0x2e4>)
 800d212:	23a3      	movs	r3, #163	@ 0xa3
 800d214:	005b      	lsls	r3, r3, #1
 800d216:	5cd3      	ldrb	r3, [r2, r3]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d00a      	beq.n	800d232 <mp_buttons_poll+0x21a>
 800d21c:	4b36      	ldr	r3, [pc, #216]	@ (800d2f8 <mp_buttons_poll+0x2e0>)
 800d21e:	781b      	ldrb	r3, [r3, #0]
 800d220:	2b00      	cmp	r3, #0
 800d222:	d006      	beq.n	800d232 <mp_buttons_poll+0x21a>
 800d224:	4b36      	ldr	r3, [pc, #216]	@ (800d300 <mp_buttons_poll+0x2e8>)
 800d226:	781b      	ldrb	r3, [r3, #0]
 800d228:	2202      	movs	r2, #2
 800d22a:	4313      	orrs	r3, r2
 800d22c:	b2da      	uxtb	r2, r3
 800d22e:	4b34      	ldr	r3, [pc, #208]	@ (800d300 <mp_buttons_poll+0x2e8>)
 800d230:	701a      	strb	r2, [r3, #0]
    s_b2.press_ms = 0;
 800d232:	4b2c      	ldr	r3, [pc, #176]	@ (800d2e4 <mp_buttons_poll+0x2cc>)
 800d234:	2200      	movs	r2, #0
 800d236:	609a      	str	r2, [r3, #8]
  }
  if (!s_bl.stable && s_bl.press_ms && !s_bl.long_fired)
 800d238:	4b2b      	ldr	r3, [pc, #172]	@ (800d2e8 <mp_buttons_poll+0x2d0>)
 800d23a:	785b      	ldrb	r3, [r3, #1]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d11b      	bne.n	800d278 <mp_buttons_poll+0x260>
 800d240:	4b29      	ldr	r3, [pc, #164]	@ (800d2e8 <mp_buttons_poll+0x2d0>)
 800d242:	689b      	ldr	r3, [r3, #8]
 800d244:	2b00      	cmp	r3, #0
 800d246:	d017      	beq.n	800d278 <mp_buttons_poll+0x260>
 800d248:	4b27      	ldr	r3, [pc, #156]	@ (800d2e8 <mp_buttons_poll+0x2d0>)
 800d24a:	789b      	ldrb	r3, [r3, #2]
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d113      	bne.n	800d278 <mp_buttons_poll+0x260>
  {
    if (g_vm.running && g_have_prog) g_btn_short_events |= MP_BTN_EVT_BL;
 800d250:	4a2a      	ldr	r2, [pc, #168]	@ (800d2fc <mp_buttons_poll+0x2e4>)
 800d252:	23a3      	movs	r3, #163	@ 0xa3
 800d254:	005b      	lsls	r3, r3, #1
 800d256:	5cd3      	ldrb	r3, [r2, r3]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d00a      	beq.n	800d272 <mp_buttons_poll+0x25a>
 800d25c:	4b26      	ldr	r3, [pc, #152]	@ (800d2f8 <mp_buttons_poll+0x2e0>)
 800d25e:	781b      	ldrb	r3, [r3, #0]
 800d260:	2b00      	cmp	r3, #0
 800d262:	d006      	beq.n	800d272 <mp_buttons_poll+0x25a>
 800d264:	4b26      	ldr	r3, [pc, #152]	@ (800d300 <mp_buttons_poll+0x2e8>)
 800d266:	781b      	ldrb	r3, [r3, #0]
 800d268:	2204      	movs	r2, #4
 800d26a:	4313      	orrs	r3, r2
 800d26c:	b2da      	uxtb	r2, r3
 800d26e:	4b24      	ldr	r3, [pc, #144]	@ (800d300 <mp_buttons_poll+0x2e8>)
 800d270:	701a      	strb	r2, [r3, #0]
    s_bl.press_ms = 0;
 800d272:	4b1d      	ldr	r3, [pc, #116]	@ (800d2e8 <mp_buttons_poll+0x2d0>)
 800d274:	2200      	movs	r2, #0
 800d276:	609a      	str	r2, [r3, #8]
  }

  /* Clear press_ms after long press is finished (released). */
  if (!s_b1.stable && s_b1.long_fired) { s_b1.long_fired = 0; s_b1.press_ms = 0; }
 800d278:	4b19      	ldr	r3, [pc, #100]	@ (800d2e0 <mp_buttons_poll+0x2c8>)
 800d27a:	785b      	ldrb	r3, [r3, #1]
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d109      	bne.n	800d294 <mp_buttons_poll+0x27c>
 800d280:	4b17      	ldr	r3, [pc, #92]	@ (800d2e0 <mp_buttons_poll+0x2c8>)
 800d282:	789b      	ldrb	r3, [r3, #2]
 800d284:	2b00      	cmp	r3, #0
 800d286:	d005      	beq.n	800d294 <mp_buttons_poll+0x27c>
 800d288:	4b15      	ldr	r3, [pc, #84]	@ (800d2e0 <mp_buttons_poll+0x2c8>)
 800d28a:	2200      	movs	r2, #0
 800d28c:	709a      	strb	r2, [r3, #2]
 800d28e:	4b14      	ldr	r3, [pc, #80]	@ (800d2e0 <mp_buttons_poll+0x2c8>)
 800d290:	2200      	movs	r2, #0
 800d292:	609a      	str	r2, [r3, #8]
  if (!s_b2.stable && s_b2.long_fired) { s_b2.long_fired = 0; s_b2.press_ms = 0; }
 800d294:	4b13      	ldr	r3, [pc, #76]	@ (800d2e4 <mp_buttons_poll+0x2cc>)
 800d296:	785b      	ldrb	r3, [r3, #1]
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d109      	bne.n	800d2b0 <mp_buttons_poll+0x298>
 800d29c:	4b11      	ldr	r3, [pc, #68]	@ (800d2e4 <mp_buttons_poll+0x2cc>)
 800d29e:	789b      	ldrb	r3, [r3, #2]
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d005      	beq.n	800d2b0 <mp_buttons_poll+0x298>
 800d2a4:	4b0f      	ldr	r3, [pc, #60]	@ (800d2e4 <mp_buttons_poll+0x2cc>)
 800d2a6:	2200      	movs	r2, #0
 800d2a8:	709a      	strb	r2, [r3, #2]
 800d2aa:	4b0e      	ldr	r3, [pc, #56]	@ (800d2e4 <mp_buttons_poll+0x2cc>)
 800d2ac:	2200      	movs	r2, #0
 800d2ae:	609a      	str	r2, [r3, #8]
  if (!s_bl.stable && s_bl.long_fired) { s_bl.long_fired = 0; s_bl.press_ms = 0; }
 800d2b0:	4b0d      	ldr	r3, [pc, #52]	@ (800d2e8 <mp_buttons_poll+0x2d0>)
 800d2b2:	785b      	ldrb	r3, [r3, #1]
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d10b      	bne.n	800d2d0 <mp_buttons_poll+0x2b8>
 800d2b8:	4b0b      	ldr	r3, [pc, #44]	@ (800d2e8 <mp_buttons_poll+0x2d0>)
 800d2ba:	789b      	ldrb	r3, [r3, #2]
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d007      	beq.n	800d2d0 <mp_buttons_poll+0x2b8>
 800d2c0:	4b09      	ldr	r3, [pc, #36]	@ (800d2e8 <mp_buttons_poll+0x2d0>)
 800d2c2:	2200      	movs	r2, #0
 800d2c4:	709a      	strb	r2, [r3, #2]
 800d2c6:	4b08      	ldr	r3, [pc, #32]	@ (800d2e8 <mp_buttons_poll+0x2d0>)
 800d2c8:	2200      	movs	r2, #0
 800d2ca:	609a      	str	r2, [r3, #8]
 800d2cc:	e000      	b.n	800d2d0 <mp_buttons_poll+0x2b8>
  if (g_session_active) return;
 800d2ce:	46c0      	nop			@ (mov r8, r8)
}
 800d2d0:	46bd      	mov	sp, r7
 800d2d2:	b004      	add	sp, #16
 800d2d4:	bdb0      	pop	{r4, r5, r7, pc}
 800d2d6:	46c0      	nop			@ (mov r8, r8)
 800d2d8:	2000229d 	.word	0x2000229d
 800d2dc:	50001400 	.word	0x50001400
 800d2e0:	20002300 	.word	0x20002300
 800d2e4:	2000230c 	.word	0x2000230c
 800d2e8:	20002318 	.word	0x20002318
 800d2ec:	20000938 	.word	0x20000938
 800d2f0:	20000008 	.word	0x20000008
 800d2f4:	2000093c 	.word	0x2000093c
 800d2f8:	2000229c 	.word	0x2000229c
 800d2fc:	2000214c 	.word	0x2000214c
 800d300:	200022a3 	.word	0x200022a3

0800d304 <time_read_ymdhms>:

static bool time_read_ymdhms(int *yy, int *mo, int *dd, int *hh, int *mm, int *ss){
 800d304:	b590      	push	{r4, r7, lr}
 800d306:	b095      	sub	sp, #84	@ 0x54
 800d308:	af04      	add	r7, sp, #16
 800d30a:	60f8      	str	r0, [r7, #12]
 800d30c:	60b9      	str	r1, [r7, #8]
 800d30e:	607a      	str	r2, [r7, #4]
 800d310:	603b      	str	r3, [r7, #0]
  if (!yy || !mo || !dd || !hh || !mm || !ss) return false;
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	2b00      	cmp	r3, #0
 800d316:	d00e      	beq.n	800d336 <time_read_ymdhms+0x32>
 800d318:	68bb      	ldr	r3, [r7, #8]
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d00b      	beq.n	800d336 <time_read_ymdhms+0x32>
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	2b00      	cmp	r3, #0
 800d322:	d008      	beq.n	800d336 <time_read_ymdhms+0x32>
 800d324:	683b      	ldr	r3, [r7, #0]
 800d326:	2b00      	cmp	r3, #0
 800d328:	d005      	beq.n	800d336 <time_read_ymdhms+0x32>
 800d32a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d002      	beq.n	800d336 <time_read_ymdhms+0x32>
 800d330:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d332:	2b00      	cmp	r3, #0
 800d334:	d101      	bne.n	800d33a <time_read_ymdhms+0x36>
 800d336:	2300      	movs	r3, #0
 800d338:	e042      	b.n	800d3c0 <time_read_ymdhms+0xbc>
  char dt[RTC_DATETIME_STRING_SIZE];
  if (RTC_ReadClock(dt) != HAL_OK) return false;
 800d33a:	2328      	movs	r3, #40	@ 0x28
 800d33c:	18fb      	adds	r3, r7, r3
 800d33e:	0018      	movs	r0, r3
 800d340:	f003 fa42 	bl	80107c8 <RTC_ReadClock>
 800d344:	1e03      	subs	r3, r0, #0
 800d346:	d001      	beq.n	800d34c <time_read_ymdhms+0x48>
 800d348:	2300      	movs	r3, #0
 800d34a:	e039      	b.n	800d3c0 <time_read_ymdhms+0xbc>
  int t_h=0,t_m=0,t_s=0,t_y=0,t_mo=0,t_d=0;
 800d34c:	2300      	movs	r3, #0
 800d34e:	627b      	str	r3, [r7, #36]	@ 0x24
 800d350:	2300      	movs	r3, #0
 800d352:	623b      	str	r3, [r7, #32]
 800d354:	2300      	movs	r3, #0
 800d356:	61fb      	str	r3, [r7, #28]
 800d358:	2300      	movs	r3, #0
 800d35a:	61bb      	str	r3, [r7, #24]
 800d35c:	2300      	movs	r3, #0
 800d35e:	617b      	str	r3, [r7, #20]
 800d360:	2300      	movs	r3, #0
 800d362:	613b      	str	r3, [r7, #16]
  if (sscanf(dt, "%02d:%02d:%02d_%02d.%02d.%02d", &t_h,&t_m,&t_s,&t_y,&t_mo,&t_d) != 6) return false;
 800d364:	2320      	movs	r3, #32
 800d366:	18fc      	adds	r4, r7, r3
 800d368:	2324      	movs	r3, #36	@ 0x24
 800d36a:	18fa      	adds	r2, r7, r3
 800d36c:	4916      	ldr	r1, [pc, #88]	@ (800d3c8 <time_read_ymdhms+0xc4>)
 800d36e:	2328      	movs	r3, #40	@ 0x28
 800d370:	18f8      	adds	r0, r7, r3
 800d372:	2310      	movs	r3, #16
 800d374:	18fb      	adds	r3, r7, r3
 800d376:	9303      	str	r3, [sp, #12]
 800d378:	2314      	movs	r3, #20
 800d37a:	18fb      	adds	r3, r7, r3
 800d37c:	9302      	str	r3, [sp, #8]
 800d37e:	2318      	movs	r3, #24
 800d380:	18fb      	adds	r3, r7, r3
 800d382:	9301      	str	r3, [sp, #4]
 800d384:	231c      	movs	r3, #28
 800d386:	18fb      	adds	r3, r7, r3
 800d388:	9300      	str	r3, [sp, #0]
 800d38a:	0023      	movs	r3, r4
 800d38c:	f017 faec 	bl	8024968 <siscanf>
 800d390:	0003      	movs	r3, r0
 800d392:	2b06      	cmp	r3, #6
 800d394:	d001      	beq.n	800d39a <time_read_ymdhms+0x96>
 800d396:	2300      	movs	r3, #0
 800d398:	e012      	b.n	800d3c0 <time_read_ymdhms+0xbc>
  *yy = t_y; *mo = t_mo; *dd = t_d; *hh = t_h; *mm = t_m; *ss = t_s;
 800d39a:	69ba      	ldr	r2, [r7, #24]
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	601a      	str	r2, [r3, #0]
 800d3a0:	697a      	ldr	r2, [r7, #20]
 800d3a2:	68bb      	ldr	r3, [r7, #8]
 800d3a4:	601a      	str	r2, [r3, #0]
 800d3a6:	693a      	ldr	r2, [r7, #16]
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	601a      	str	r2, [r3, #0]
 800d3ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d3ae:	683b      	ldr	r3, [r7, #0]
 800d3b0:	601a      	str	r2, [r3, #0]
 800d3b2:	6a3a      	ldr	r2, [r7, #32]
 800d3b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d3b6:	601a      	str	r2, [r3, #0]
 800d3b8:	69fa      	ldr	r2, [r7, #28]
 800d3ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d3bc:	601a      	str	r2, [r3, #0]
  return true;
 800d3be:	2301      	movs	r3, #1
}
 800d3c0:	0018      	movs	r0, r3
 800d3c2:	46bd      	mov	sp, r7
 800d3c4:	b011      	add	sp, #68	@ 0x44
 800d3c6:	bd90      	pop	{r4, r7, pc}
 800d3c8:	0802a828 	.word	0x0802a828

0800d3cc <time_update_vars>:

static void time_update_vars(int32_t *vars){
 800d3cc:	b590      	push	{r4, r7, lr}
 800d3ce:	b08b      	sub	sp, #44	@ 0x2c
 800d3d0:	af02      	add	r7, sp, #8
 800d3d2:	6078      	str	r0, [r7, #4]
  if (!vars) return;
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d03c      	beq.n	800d454 <time_update_vars+0x88>
  int yy=0,mo=0,dd=0,hh=0,mm=0,ss=0;
 800d3da:	2300      	movs	r3, #0
 800d3dc:	61fb      	str	r3, [r7, #28]
 800d3de:	2300      	movs	r3, #0
 800d3e0:	61bb      	str	r3, [r7, #24]
 800d3e2:	2300      	movs	r3, #0
 800d3e4:	617b      	str	r3, [r7, #20]
 800d3e6:	2300      	movs	r3, #0
 800d3e8:	613b      	str	r3, [r7, #16]
 800d3ea:	2300      	movs	r3, #0
 800d3ec:	60fb      	str	r3, [r7, #12]
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	60bb      	str	r3, [r7, #8]
  if (!time_read_ymdhms(&yy,&mo,&dd,&hh,&mm,&ss)) return;
 800d3f2:	2310      	movs	r3, #16
 800d3f4:	18fc      	adds	r4, r7, r3
 800d3f6:	2314      	movs	r3, #20
 800d3f8:	18fa      	adds	r2, r7, r3
 800d3fa:	2318      	movs	r3, #24
 800d3fc:	18f9      	adds	r1, r7, r3
 800d3fe:	231c      	movs	r3, #28
 800d400:	18f8      	adds	r0, r7, r3
 800d402:	2308      	movs	r3, #8
 800d404:	18fb      	adds	r3, r7, r3
 800d406:	9301      	str	r3, [sp, #4]
 800d408:	230c      	movs	r3, #12
 800d40a:	18fb      	adds	r3, r7, r3
 800d40c:	9300      	str	r3, [sp, #0]
 800d40e:	0023      	movs	r3, r4
 800d410:	f7ff ff78 	bl	800d304 <time_read_ymdhms>
 800d414:	0003      	movs	r3, r0
 800d416:	001a      	movs	r2, r3
 800d418:	2301      	movs	r3, #1
 800d41a:	4053      	eors	r3, r2
 800d41c:	b2db      	uxtb	r3, r3
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d11a      	bne.n	800d458 <time_update_vars+0x8c>
  vars[SV_TIMEY] = yy;
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	3354      	adds	r3, #84	@ 0x54
 800d426:	69fa      	ldr	r2, [r7, #28]
 800d428:	601a      	str	r2, [r3, #0]
  vars[SV_TIMEMO] = mo;
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	3358      	adds	r3, #88	@ 0x58
 800d42e:	69ba      	ldr	r2, [r7, #24]
 800d430:	601a      	str	r2, [r3, #0]
  vars[SV_TIMED] = dd;
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	335c      	adds	r3, #92	@ 0x5c
 800d436:	697a      	ldr	r2, [r7, #20]
 800d438:	601a      	str	r2, [r3, #0]
  vars[SV_TIMEH] = hh;
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	333c      	adds	r3, #60	@ 0x3c
 800d43e:	693a      	ldr	r2, [r7, #16]
 800d440:	601a      	str	r2, [r3, #0]
  vars[SV_TIMEM] = mm;
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	3340      	adds	r3, #64	@ 0x40
 800d446:	68fa      	ldr	r2, [r7, #12]
 800d448:	601a      	str	r2, [r3, #0]
  vars[SV_TIMES] = ss;
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	3344      	adds	r3, #68	@ 0x44
 800d44e:	68ba      	ldr	r2, [r7, #8]
 800d450:	601a      	str	r2, [r3, #0]
 800d452:	e002      	b.n	800d45a <time_update_vars+0x8e>
  if (!vars) return;
 800d454:	46c0      	nop			@ (mov r8, r8)
 800d456:	e000      	b.n	800d45a <time_update_vars+0x8e>
  if (!time_read_ymdhms(&yy,&mo,&dd,&hh,&mm,&ss)) return;
 800d458:	46c0      	nop			@ (mov r8, r8)
}
 800d45a:	46bd      	mov	sp, r7
 800d45c:	b009      	add	sp, #36	@ 0x24
 800d45e:	bd90      	pop	{r4, r7, pc}

0800d460 <time_print_ymdhm>:

static void time_print_ymdhm(void){
 800d460:	b580      	push	{r7, lr}
 800d462:	af00      	add	r7, sp, #0
  time_update_vars(g_vm.vars);
 800d464:	4b1e      	ldr	r3, [pc, #120]	@ (800d4e0 <time_print_ymdhm+0x80>)
 800d466:	0018      	movs	r0, r3
 800d468:	f7ff ffb0 	bl	800d3cc <time_update_vars>
  mp_put2((uint8_t)g_vm.vars[SV_TIMEY]); mp_puts(",");
 800d46c:	4b1d      	ldr	r3, [pc, #116]	@ (800d4e4 <time_print_ymdhm+0x84>)
 800d46e:	22f8      	movs	r2, #248	@ 0xf8
 800d470:	589b      	ldr	r3, [r3, r2]
 800d472:	b2db      	uxtb	r3, r3
 800d474:	0018      	movs	r0, r3
 800d476:	f7f9 fe36 	bl	80070e6 <mp_put2>
 800d47a:	4b1b      	ldr	r3, [pc, #108]	@ (800d4e8 <time_print_ymdhm+0x88>)
 800d47c:	0018      	movs	r0, r3
 800d47e:	f7f9 fd4a 	bl	8006f16 <mp_puts>
  mp_put2((uint8_t)g_vm.vars[SV_TIMEMO]); mp_puts(",");
 800d482:	4b18      	ldr	r3, [pc, #96]	@ (800d4e4 <time_print_ymdhm+0x84>)
 800d484:	22fc      	movs	r2, #252	@ 0xfc
 800d486:	589b      	ldr	r3, [r3, r2]
 800d488:	b2db      	uxtb	r3, r3
 800d48a:	0018      	movs	r0, r3
 800d48c:	f7f9 fe2b 	bl	80070e6 <mp_put2>
 800d490:	4b15      	ldr	r3, [pc, #84]	@ (800d4e8 <time_print_ymdhm+0x88>)
 800d492:	0018      	movs	r0, r3
 800d494:	f7f9 fd3f 	bl	8006f16 <mp_puts>
  mp_put2((uint8_t)g_vm.vars[SV_TIMED]); mp_puts(",");
 800d498:	4a12      	ldr	r2, [pc, #72]	@ (800d4e4 <time_print_ymdhm+0x84>)
 800d49a:	2380      	movs	r3, #128	@ 0x80
 800d49c:	005b      	lsls	r3, r3, #1
 800d49e:	58d3      	ldr	r3, [r2, r3]
 800d4a0:	b2db      	uxtb	r3, r3
 800d4a2:	0018      	movs	r0, r3
 800d4a4:	f7f9 fe1f 	bl	80070e6 <mp_put2>
 800d4a8:	4b0f      	ldr	r3, [pc, #60]	@ (800d4e8 <time_print_ymdhm+0x88>)
 800d4aa:	0018      	movs	r0, r3
 800d4ac:	f7f9 fd33 	bl	8006f16 <mp_puts>
  mp_put2((uint8_t)g_vm.vars[SV_TIMEH]); mp_puts(",");
 800d4b0:	4b0c      	ldr	r3, [pc, #48]	@ (800d4e4 <time_print_ymdhm+0x84>)
 800d4b2:	22e0      	movs	r2, #224	@ 0xe0
 800d4b4:	589b      	ldr	r3, [r3, r2]
 800d4b6:	b2db      	uxtb	r3, r3
 800d4b8:	0018      	movs	r0, r3
 800d4ba:	f7f9 fe14 	bl	80070e6 <mp_put2>
 800d4be:	4b0a      	ldr	r3, [pc, #40]	@ (800d4e8 <time_print_ymdhm+0x88>)
 800d4c0:	0018      	movs	r0, r3
 800d4c2:	f7f9 fd28 	bl	8006f16 <mp_puts>
  mp_put2((uint8_t)g_vm.vars[SV_TIMEM]);
 800d4c6:	4b07      	ldr	r3, [pc, #28]	@ (800d4e4 <time_print_ymdhm+0x84>)
 800d4c8:	22e4      	movs	r2, #228	@ 0xe4
 800d4ca:	589b      	ldr	r3, [r3, r2]
 800d4cc:	b2db      	uxtb	r3, r3
 800d4ce:	0018      	movs	r0, r3
 800d4d0:	f7f9 fe09 	bl	80070e6 <mp_put2>
  mp_putcrlf();
 800d4d4:	f7f9 fd34 	bl	8006f40 <mp_putcrlf>
}
 800d4d8:	46c0      	nop			@ (mov r8, r8)
 800d4da:	46bd      	mov	sp, r7
 800d4dc:	bd80      	pop	{r7, pc}
 800d4de:	46c0      	nop			@ (mov r8, r8)
 800d4e0:	200021f0 	.word	0x200021f0
 800d4e4:	2000214c 	.word	0x2000214c
 800d4e8:	0802a848 	.word	0x0802a848

0800d4ec <time_sel_id>:

static int time_sel_id(const char *name){
 800d4ec:	b580      	push	{r7, lr}
 800d4ee:	b082      	sub	sp, #8
 800d4f0:	af00      	add	r7, sp, #0
 800d4f2:	6078      	str	r0, [r7, #4]
  if (!name) return -1;
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d102      	bne.n	800d500 <time_sel_id+0x14>
 800d4fa:	2301      	movs	r3, #1
 800d4fc:	425b      	negs	r3, r3
 800d4fe:	e045      	b.n	800d58c <time_sel_id+0xa0>
  if (!mp_stricmp(name, "yy")) return 0;
 800d500:	4a24      	ldr	r2, [pc, #144]	@ (800d594 <time_sel_id+0xa8>)
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	0011      	movs	r1, r2
 800d506:	0018      	movs	r0, r3
 800d508:	f7f9 fd26 	bl	8006f58 <mp_stricmp>
 800d50c:	1e03      	subs	r3, r0, #0
 800d50e:	d101      	bne.n	800d514 <time_sel_id+0x28>
 800d510:	2300      	movs	r3, #0
 800d512:	e03b      	b.n	800d58c <time_sel_id+0xa0>
  if (!mp_stricmp(name, "mo")) return 1;
 800d514:	4a20      	ldr	r2, [pc, #128]	@ (800d598 <time_sel_id+0xac>)
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	0011      	movs	r1, r2
 800d51a:	0018      	movs	r0, r3
 800d51c:	f7f9 fd1c 	bl	8006f58 <mp_stricmp>
 800d520:	1e03      	subs	r3, r0, #0
 800d522:	d101      	bne.n	800d528 <time_sel_id+0x3c>
 800d524:	2301      	movs	r3, #1
 800d526:	e031      	b.n	800d58c <time_sel_id+0xa0>
  if (!mp_stricmp(name, "dd")) return 2;
 800d528:	4a1c      	ldr	r2, [pc, #112]	@ (800d59c <time_sel_id+0xb0>)
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	0011      	movs	r1, r2
 800d52e:	0018      	movs	r0, r3
 800d530:	f7f9 fd12 	bl	8006f58 <mp_stricmp>
 800d534:	1e03      	subs	r3, r0, #0
 800d536:	d101      	bne.n	800d53c <time_sel_id+0x50>
 800d538:	2302      	movs	r3, #2
 800d53a:	e027      	b.n	800d58c <time_sel_id+0xa0>
  if (!mp_stricmp(name, "hh")) return 3;
 800d53c:	4a18      	ldr	r2, [pc, #96]	@ (800d5a0 <time_sel_id+0xb4>)
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	0011      	movs	r1, r2
 800d542:	0018      	movs	r0, r3
 800d544:	f7f9 fd08 	bl	8006f58 <mp_stricmp>
 800d548:	1e03      	subs	r3, r0, #0
 800d54a:	d101      	bne.n	800d550 <time_sel_id+0x64>
 800d54c:	2303      	movs	r3, #3
 800d54e:	e01d      	b.n	800d58c <time_sel_id+0xa0>
  if (!mp_stricmp(name, "mm") || !mp_stricmp(name, "mi")) return 4;
 800d550:	4a14      	ldr	r2, [pc, #80]	@ (800d5a4 <time_sel_id+0xb8>)
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	0011      	movs	r1, r2
 800d556:	0018      	movs	r0, r3
 800d558:	f7f9 fcfe 	bl	8006f58 <mp_stricmp>
 800d55c:	1e03      	subs	r3, r0, #0
 800d55e:	d007      	beq.n	800d570 <time_sel_id+0x84>
 800d560:	4a11      	ldr	r2, [pc, #68]	@ (800d5a8 <time_sel_id+0xbc>)
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	0011      	movs	r1, r2
 800d566:	0018      	movs	r0, r3
 800d568:	f7f9 fcf6 	bl	8006f58 <mp_stricmp>
 800d56c:	1e03      	subs	r3, r0, #0
 800d56e:	d101      	bne.n	800d574 <time_sel_id+0x88>
 800d570:	2304      	movs	r3, #4
 800d572:	e00b      	b.n	800d58c <time_sel_id+0xa0>
  if (!mp_stricmp(name, "ss")) return 5;
 800d574:	4a0d      	ldr	r2, [pc, #52]	@ (800d5ac <time_sel_id+0xc0>)
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	0011      	movs	r1, r2
 800d57a:	0018      	movs	r0, r3
 800d57c:	f7f9 fcec 	bl	8006f58 <mp_stricmp>
 800d580:	1e03      	subs	r3, r0, #0
 800d582:	d101      	bne.n	800d588 <time_sel_id+0x9c>
 800d584:	2305      	movs	r3, #5
 800d586:	e001      	b.n	800d58c <time_sel_id+0xa0>
  return -1;
 800d588:	2301      	movs	r3, #1
 800d58a:	425b      	negs	r3, r3
}
 800d58c:	0018      	movs	r0, r3
 800d58e:	46bd      	mov	sp, r7
 800d590:	b002      	add	sp, #8
 800d592:	bd80      	pop	{r7, pc}
 800d594:	0802a84c 	.word	0x0802a84c
 800d598:	0802a850 	.word	0x0802a850
 800d59c:	0802a854 	.word	0x0802a854
 800d5a0:	0802a858 	.word	0x0802a858
 800d5a4:	0802a85c 	.word	0x0802a85c
 800d5a8:	0802a860 	.word	0x0802a860
 800d5ac:	0802a864 	.word	0x0802a864

0800d5b0 <is_time0_call>:

static bool is_time0_call(const char *line){
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	b088      	sub	sp, #32
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	6078      	str	r0, [r7, #4]
  if (!line) return false;
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d101      	bne.n	800d5c2 <is_time0_call+0x12>
 800d5be:	2300      	movs	r3, #0
 800d5c0:	e084      	b.n	800d6cc <is_time0_call+0x11c>
  const char *p = line;
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	61fb      	str	r3, [r7, #28]
  while (*p==' '||*p=='\t') p++;
 800d5c6:	e002      	b.n	800d5ce <is_time0_call+0x1e>
 800d5c8:	69fb      	ldr	r3, [r7, #28]
 800d5ca:	3301      	adds	r3, #1
 800d5cc:	61fb      	str	r3, [r7, #28]
 800d5ce:	69fb      	ldr	r3, [r7, #28]
 800d5d0:	781b      	ldrb	r3, [r3, #0]
 800d5d2:	2b20      	cmp	r3, #32
 800d5d4:	d0f8      	beq.n	800d5c8 <is_time0_call+0x18>
 800d5d6:	69fb      	ldr	r3, [r7, #28]
 800d5d8:	781b      	ldrb	r3, [r3, #0]
 800d5da:	2b09      	cmp	r3, #9
 800d5dc:	d0f4      	beq.n	800d5c8 <is_time0_call+0x18>
  if (!is_id0(*p)) return false;
 800d5de:	69fb      	ldr	r3, [r7, #28]
 800d5e0:	781b      	ldrb	r3, [r3, #0]
 800d5e2:	0018      	movs	r0, r3
 800d5e4:	f7fa fa14 	bl	8007a10 <is_id0>
 800d5e8:	0003      	movs	r3, r0
 800d5ea:	001a      	movs	r2, r3
 800d5ec:	2301      	movs	r3, #1
 800d5ee:	4053      	eors	r3, r2
 800d5f0:	b2db      	uxtb	r3, r3
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d001      	beq.n	800d5fa <is_time0_call+0x4a>
 800d5f6:	2300      	movs	r3, #0
 800d5f8:	e068      	b.n	800d6cc <is_time0_call+0x11c>
  char name[MP_NAME_LEN];
  uint16_t i=0;
 800d5fa:	231a      	movs	r3, #26
 800d5fc:	18fb      	adds	r3, r7, r3
 800d5fe:	2200      	movs	r2, #0
 800d600:	801a      	strh	r2, [r3, #0]
  while (is_idn(*p) && i < (MP_NAME_LEN-1)) name[i++] = *p++;
 800d602:	e00c      	b.n	800d61e <is_time0_call+0x6e>
 800d604:	69fb      	ldr	r3, [r7, #28]
 800d606:	1c5a      	adds	r2, r3, #1
 800d608:	61fa      	str	r2, [r7, #28]
 800d60a:	211a      	movs	r1, #26
 800d60c:	187a      	adds	r2, r7, r1
 800d60e:	8812      	ldrh	r2, [r2, #0]
 800d610:	1879      	adds	r1, r7, r1
 800d612:	1c50      	adds	r0, r2, #1
 800d614:	8008      	strh	r0, [r1, #0]
 800d616:	7819      	ldrb	r1, [r3, #0]
 800d618:	230c      	movs	r3, #12
 800d61a:	18fb      	adds	r3, r7, r3
 800d61c:	5499      	strb	r1, [r3, r2]
 800d61e:	69fb      	ldr	r3, [r7, #28]
 800d620:	781b      	ldrb	r3, [r3, #0]
 800d622:	0018      	movs	r0, r3
 800d624:	f7fa fa16 	bl	8007a54 <is_idn>
 800d628:	1e03      	subs	r3, r0, #0
 800d62a:	d004      	beq.n	800d636 <is_time0_call+0x86>
 800d62c:	231a      	movs	r3, #26
 800d62e:	18fb      	adds	r3, r7, r3
 800d630:	881b      	ldrh	r3, [r3, #0]
 800d632:	2b0a      	cmp	r3, #10
 800d634:	d9e6      	bls.n	800d604 <is_time0_call+0x54>
  name[i]=0;
 800d636:	231a      	movs	r3, #26
 800d638:	18fb      	adds	r3, r7, r3
 800d63a:	881b      	ldrh	r3, [r3, #0]
 800d63c:	200c      	movs	r0, #12
 800d63e:	183a      	adds	r2, r7, r0
 800d640:	2100      	movs	r1, #0
 800d642:	54d1      	strb	r1, [r2, r3]
  if (mp_stricmp(name, "time") != 0) return false;
 800d644:	4a23      	ldr	r2, [pc, #140]	@ (800d6d4 <is_time0_call+0x124>)
 800d646:	183b      	adds	r3, r7, r0
 800d648:	0011      	movs	r1, r2
 800d64a:	0018      	movs	r0, r3
 800d64c:	f7f9 fc84 	bl	8006f58 <mp_stricmp>
 800d650:	1e03      	subs	r3, r0, #0
 800d652:	d004      	beq.n	800d65e <is_time0_call+0xae>
 800d654:	2300      	movs	r3, #0
 800d656:	e039      	b.n	800d6cc <is_time0_call+0x11c>
  while (*p==' '||*p=='\t') p++;
 800d658:	69fb      	ldr	r3, [r7, #28]
 800d65a:	3301      	adds	r3, #1
 800d65c:	61fb      	str	r3, [r7, #28]
 800d65e:	69fb      	ldr	r3, [r7, #28]
 800d660:	781b      	ldrb	r3, [r3, #0]
 800d662:	2b20      	cmp	r3, #32
 800d664:	d0f8      	beq.n	800d658 <is_time0_call+0xa8>
 800d666:	69fb      	ldr	r3, [r7, #28]
 800d668:	781b      	ldrb	r3, [r3, #0]
 800d66a:	2b09      	cmp	r3, #9
 800d66c:	d0f4      	beq.n	800d658 <is_time0_call+0xa8>
  if (*p!='(') return false;
 800d66e:	69fb      	ldr	r3, [r7, #28]
 800d670:	781b      	ldrb	r3, [r3, #0]
 800d672:	2b28      	cmp	r3, #40	@ 0x28
 800d674:	d001      	beq.n	800d67a <is_time0_call+0xca>
 800d676:	2300      	movs	r3, #0
 800d678:	e028      	b.n	800d6cc <is_time0_call+0x11c>
  p++;
 800d67a:	69fb      	ldr	r3, [r7, #28]
 800d67c:	3301      	adds	r3, #1
 800d67e:	61fb      	str	r3, [r7, #28]
  while (*p==' '||*p=='\t') p++;
 800d680:	e002      	b.n	800d688 <is_time0_call+0xd8>
 800d682:	69fb      	ldr	r3, [r7, #28]
 800d684:	3301      	adds	r3, #1
 800d686:	61fb      	str	r3, [r7, #28]
 800d688:	69fb      	ldr	r3, [r7, #28]
 800d68a:	781b      	ldrb	r3, [r3, #0]
 800d68c:	2b20      	cmp	r3, #32
 800d68e:	d0f8      	beq.n	800d682 <is_time0_call+0xd2>
 800d690:	69fb      	ldr	r3, [r7, #28]
 800d692:	781b      	ldrb	r3, [r3, #0]
 800d694:	2b09      	cmp	r3, #9
 800d696:	d0f4      	beq.n	800d682 <is_time0_call+0xd2>
  if (*p!=')') return false;
 800d698:	69fb      	ldr	r3, [r7, #28]
 800d69a:	781b      	ldrb	r3, [r3, #0]
 800d69c:	2b29      	cmp	r3, #41	@ 0x29
 800d69e:	d001      	beq.n	800d6a4 <is_time0_call+0xf4>
 800d6a0:	2300      	movs	r3, #0
 800d6a2:	e013      	b.n	800d6cc <is_time0_call+0x11c>
  p++;
 800d6a4:	69fb      	ldr	r3, [r7, #28]
 800d6a6:	3301      	adds	r3, #1
 800d6a8:	61fb      	str	r3, [r7, #28]
  while (*p==' '||*p=='\t') p++;
 800d6aa:	e002      	b.n	800d6b2 <is_time0_call+0x102>
 800d6ac:	69fb      	ldr	r3, [r7, #28]
 800d6ae:	3301      	adds	r3, #1
 800d6b0:	61fb      	str	r3, [r7, #28]
 800d6b2:	69fb      	ldr	r3, [r7, #28]
 800d6b4:	781b      	ldrb	r3, [r3, #0]
 800d6b6:	2b20      	cmp	r3, #32
 800d6b8:	d0f8      	beq.n	800d6ac <is_time0_call+0xfc>
 800d6ba:	69fb      	ldr	r3, [r7, #28]
 800d6bc:	781b      	ldrb	r3, [r3, #0]
 800d6be:	2b09      	cmp	r3, #9
 800d6c0:	d0f4      	beq.n	800d6ac <is_time0_call+0xfc>
  return (*p==0);
 800d6c2:	69fb      	ldr	r3, [r7, #28]
 800d6c4:	781b      	ldrb	r3, [r3, #0]
 800d6c6:	425a      	negs	r2, r3
 800d6c8:	4153      	adcs	r3, r2
 800d6ca:	b2db      	uxtb	r3, r3
}
 800d6cc:	0018      	movs	r0, r3
 800d6ce:	46bd      	mov	sp, r7
 800d6d0:	b008      	add	sp, #32
 800d6d2:	bd80      	pop	{r7, pc}
 800d6d4:	08029b04 	.word	0x08029b04

0800d6d8 <mp_user_builtin>:

/* ============================ Builtin functions ============================ */
int32_t mp_user_builtin(uint8_t id, uint8_t argc, const int32_t *argv){
 800d6d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d6da:	b0ed      	sub	sp, #436	@ 0x1b4
 800d6dc:	af06      	add	r7, sp, #24
 800d6de:	603a      	str	r2, [r7, #0]
 800d6e0:	4bde      	ldr	r3, [pc, #888]	@ (800da5c <mp_user_builtin+0x384>)
 800d6e2:	24cc      	movs	r4, #204	@ 0xcc
 800d6e4:	0064      	lsls	r4, r4, #1
 800d6e6:	191b      	adds	r3, r3, r4
 800d6e8:	19db      	adds	r3, r3, r7
 800d6ea:	1c02      	adds	r2, r0, #0
 800d6ec:	701a      	strb	r2, [r3, #0]
 800d6ee:	4bdc      	ldr	r3, [pc, #880]	@ (800da60 <mp_user_builtin+0x388>)
 800d6f0:	0020      	movs	r0, r4
 800d6f2:	181b      	adds	r3, r3, r0
 800d6f4:	19db      	adds	r3, r3, r7
 800d6f6:	1c0a      	adds	r2, r1, #0
 800d6f8:	701a      	strb	r2, [r3, #0]
  switch(id){
 800d6fa:	4bd8      	ldr	r3, [pc, #864]	@ (800da5c <mp_user_builtin+0x384>)
 800d6fc:	181b      	adds	r3, r3, r0
 800d6fe:	19db      	adds	r3, r3, r7
 800d700:	781b      	ldrb	r3, [r3, #0]
 800d702:	2b10      	cmp	r3, #16
 800d704:	d901      	bls.n	800d70a <mp_user_builtin+0x32>
 800d706:	f000 fe1f 	bl	800e348 <mp_user_builtin+0xc70>
 800d70a:	009a      	lsls	r2, r3, #2
 800d70c:	4bd5      	ldr	r3, [pc, #852]	@ (800da64 <mp_user_builtin+0x38c>)
 800d70e:	18d3      	adds	r3, r2, r3
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	469f      	mov	pc, r3
    case 1: /* led(...) */
      if (argc==2){ /* led(index, w) simple white */
 800d714:	4bd2      	ldr	r3, [pc, #840]	@ (800da60 <mp_user_builtin+0x388>)
 800d716:	22cc      	movs	r2, #204	@ 0xcc
 800d718:	0052      	lsls	r2, r2, #1
 800d71a:	189b      	adds	r3, r3, r2
 800d71c:	19db      	adds	r3, r3, r7
 800d71e:	781b      	ldrb	r3, [r3, #0]
 800d720:	2b02      	cmp	r3, #2
 800d722:	d137      	bne.n	800d794 <mp_user_builtin+0xbc>
        led_power_ensure_on();
 800d724:	f7f9 fd10 	bl	8007148 <led_power_ensure_on>
        uint8_t idx = (argv[0]<=0)?0:(uint8_t)(argv[0]-1);
 800d728:	683b      	ldr	r3, [r7, #0]
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	dd05      	ble.n	800d73c <mp_user_builtin+0x64>
 800d730:	683b      	ldr	r3, [r7, #0]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	b2db      	uxtb	r3, r3
 800d736:	3b01      	subs	r3, #1
 800d738:	b2da      	uxtb	r2, r3
 800d73a:	e000      	b.n	800d73e <mp_user_builtin+0x66>
 800d73c:	2200      	movs	r2, #0
 800d73e:	234c      	movs	r3, #76	@ 0x4c
 800d740:	33ff      	adds	r3, #255	@ 0xff
 800d742:	18fb      	adds	r3, r7, r3
 800d744:	701a      	strb	r2, [r3, #0]
        uint8_t w = (argv[1]<0)?0:(argv[1]>255?255:(uint8_t)argv[1]);
 800d746:	683b      	ldr	r3, [r7, #0]
 800d748:	3304      	adds	r3, #4
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	db0b      	blt.n	800d768 <mp_user_builtin+0x90>
 800d750:	683b      	ldr	r3, [r7, #0]
 800d752:	3304      	adds	r3, #4
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	2bff      	cmp	r3, #255	@ 0xff
 800d758:	dc04      	bgt.n	800d764 <mp_user_builtin+0x8c>
 800d75a:	683b      	ldr	r3, [r7, #0]
 800d75c:	3304      	adds	r3, #4
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	b2db      	uxtb	r3, r3
 800d762:	e002      	b.n	800d76a <mp_user_builtin+0x92>
 800d764:	23ff      	movs	r3, #255	@ 0xff
 800d766:	e000      	b.n	800d76a <mp_user_builtin+0x92>
 800d768:	2300      	movs	r3, #0
 800d76a:	21a5      	movs	r1, #165	@ 0xa5
 800d76c:	0049      	lsls	r1, r1, #1
 800d76e:	187a      	adds	r2, r7, r1
 800d770:	7013      	strb	r3, [r2, #0]
        led_set_RGBW(idx, 0, 0, 0, w);
 800d772:	234c      	movs	r3, #76	@ 0x4c
 800d774:	33ff      	adds	r3, #255	@ 0xff
 800d776:	18fb      	adds	r3, r7, r3
 800d778:	7818      	ldrb	r0, [r3, #0]
 800d77a:	187b      	adds	r3, r7, r1
 800d77c:	781b      	ldrb	r3, [r3, #0]
 800d77e:	9300      	str	r3, [sp, #0]
 800d780:	2300      	movs	r3, #0
 800d782:	2200      	movs	r2, #0
 800d784:	2100      	movs	r1, #0
 800d786:	f002 f8f5 	bl	800f974 <led_set_RGBW>
        led_render();
 800d78a:	f002 f967 	bl	800fa5c <led_render>
        return 0;
 800d78e:	2300      	movs	r3, #0
 800d790:	f000 fddc 	bl	800e34c <mp_user_builtin+0xc74>
      }
      if (argc==5){
 800d794:	4bb2      	ldr	r3, [pc, #712]	@ (800da60 <mp_user_builtin+0x388>)
 800d796:	22cc      	movs	r2, #204	@ 0xcc
 800d798:	0052      	lsls	r2, r2, #1
 800d79a:	189b      	adds	r3, r3, r2
 800d79c:	19db      	adds	r3, r3, r7
 800d79e:	781b      	ldrb	r3, [r3, #0]
 800d7a0:	2b05      	cmp	r3, #5
 800d7a2:	d000      	beq.n	800d7a6 <mp_user_builtin+0xce>
 800d7a4:	e083      	b.n	800d8ae <mp_user_builtin+0x1d6>
        led_power_ensure_on();
 800d7a6:	f7f9 fccf 	bl	8007148 <led_power_ensure_on>
        uint8_t idx = (argv[0]<=0)?0:(uint8_t)(argv[0]-1);
 800d7aa:	683b      	ldr	r3, [r7, #0]
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	dd05      	ble.n	800d7be <mp_user_builtin+0xe6>
 800d7b2:	683b      	ldr	r3, [r7, #0]
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	b2db      	uxtb	r3, r3
 800d7b8:	3b01      	subs	r3, #1
 800d7ba:	b2da      	uxtb	r2, r3
 800d7bc:	e000      	b.n	800d7c0 <mp_user_builtin+0xe8>
 800d7be:	2200      	movs	r2, #0
 800d7c0:	23a8      	movs	r3, #168	@ 0xa8
 800d7c2:	005b      	lsls	r3, r3, #1
 800d7c4:	18fb      	adds	r3, r7, r3
 800d7c6:	701a      	strb	r2, [r3, #0]
        uint8_t r = (argv[1]<0)?0:(argv[1]>255?255:(uint8_t)argv[1]);
 800d7c8:	683b      	ldr	r3, [r7, #0]
 800d7ca:	3304      	adds	r3, #4
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	db0b      	blt.n	800d7ea <mp_user_builtin+0x112>
 800d7d2:	683b      	ldr	r3, [r7, #0]
 800d7d4:	3304      	adds	r3, #4
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	2bff      	cmp	r3, #255	@ 0xff
 800d7da:	dc04      	bgt.n	800d7e6 <mp_user_builtin+0x10e>
 800d7dc:	683b      	ldr	r3, [r7, #0]
 800d7de:	3304      	adds	r3, #4
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	b2db      	uxtb	r3, r3
 800d7e4:	e002      	b.n	800d7ec <mp_user_builtin+0x114>
 800d7e6:	23ff      	movs	r3, #255	@ 0xff
 800d7e8:	e000      	b.n	800d7ec <mp_user_builtin+0x114>
 800d7ea:	2300      	movs	r3, #0
 800d7ec:	2250      	movs	r2, #80	@ 0x50
 800d7ee:	32ff      	adds	r2, #255	@ 0xff
 800d7f0:	18ba      	adds	r2, r7, r2
 800d7f2:	7013      	strb	r3, [r2, #0]
        uint8_t g = (argv[2]<0)?0:(argv[2]>255?255:(uint8_t)argv[2]);
 800d7f4:	683b      	ldr	r3, [r7, #0]
 800d7f6:	3308      	adds	r3, #8
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	db0b      	blt.n	800d816 <mp_user_builtin+0x13e>
 800d7fe:	683b      	ldr	r3, [r7, #0]
 800d800:	3308      	adds	r3, #8
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	2bff      	cmp	r3, #255	@ 0xff
 800d806:	dc04      	bgt.n	800d812 <mp_user_builtin+0x13a>
 800d808:	683b      	ldr	r3, [r7, #0]
 800d80a:	3308      	adds	r3, #8
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	b2db      	uxtb	r3, r3
 800d810:	e002      	b.n	800d818 <mp_user_builtin+0x140>
 800d812:	23ff      	movs	r3, #255	@ 0xff
 800d814:	e000      	b.n	800d818 <mp_user_builtin+0x140>
 800d816:	2300      	movs	r3, #0
 800d818:	22a7      	movs	r2, #167	@ 0xa7
 800d81a:	0052      	lsls	r2, r2, #1
 800d81c:	18ba      	adds	r2, r7, r2
 800d81e:	7013      	strb	r3, [r2, #0]
        uint8_t b = (argv[3]<0)?0:(argv[3]>255?255:(uint8_t)argv[3]);
 800d820:	683b      	ldr	r3, [r7, #0]
 800d822:	330c      	adds	r3, #12
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	2b00      	cmp	r3, #0
 800d828:	db0b      	blt.n	800d842 <mp_user_builtin+0x16a>
 800d82a:	683b      	ldr	r3, [r7, #0]
 800d82c:	330c      	adds	r3, #12
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	2bff      	cmp	r3, #255	@ 0xff
 800d832:	dc04      	bgt.n	800d83e <mp_user_builtin+0x166>
 800d834:	683b      	ldr	r3, [r7, #0]
 800d836:	330c      	adds	r3, #12
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	b2db      	uxtb	r3, r3
 800d83c:	e002      	b.n	800d844 <mp_user_builtin+0x16c>
 800d83e:	23ff      	movs	r3, #255	@ 0xff
 800d840:	e000      	b.n	800d844 <mp_user_builtin+0x16c>
 800d842:	2300      	movs	r3, #0
 800d844:	224e      	movs	r2, #78	@ 0x4e
 800d846:	32ff      	adds	r2, #255	@ 0xff
 800d848:	18ba      	adds	r2, r7, r2
 800d84a:	7013      	strb	r3, [r2, #0]
        uint8_t w = (argv[4]<0)?0:(argv[4]>255?255:(uint8_t)argv[4]);
 800d84c:	683b      	ldr	r3, [r7, #0]
 800d84e:	3310      	adds	r3, #16
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	2b00      	cmp	r3, #0
 800d854:	db0b      	blt.n	800d86e <mp_user_builtin+0x196>
 800d856:	683b      	ldr	r3, [r7, #0]
 800d858:	3310      	adds	r3, #16
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	2bff      	cmp	r3, #255	@ 0xff
 800d85e:	dc04      	bgt.n	800d86a <mp_user_builtin+0x192>
 800d860:	683b      	ldr	r3, [r7, #0]
 800d862:	3310      	adds	r3, #16
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	b2db      	uxtb	r3, r3
 800d868:	e002      	b.n	800d870 <mp_user_builtin+0x198>
 800d86a:	23ff      	movs	r3, #255	@ 0xff
 800d86c:	e000      	b.n	800d870 <mp_user_builtin+0x198>
 800d86e:	2300      	movs	r3, #0
 800d870:	25a6      	movs	r5, #166	@ 0xa6
 800d872:	006d      	lsls	r5, r5, #1
 800d874:	197a      	adds	r2, r7, r5
 800d876:	7013      	strb	r3, [r2, #0]
        led_set_RGBW(idx, r, g, b, w);
 800d878:	234e      	movs	r3, #78	@ 0x4e
 800d87a:	33ff      	adds	r3, #255	@ 0xff
 800d87c:	18fb      	adds	r3, r7, r3
 800d87e:	781c      	ldrb	r4, [r3, #0]
 800d880:	23a7      	movs	r3, #167	@ 0xa7
 800d882:	005b      	lsls	r3, r3, #1
 800d884:	18fb      	adds	r3, r7, r3
 800d886:	781a      	ldrb	r2, [r3, #0]
 800d888:	2350      	movs	r3, #80	@ 0x50
 800d88a:	33ff      	adds	r3, #255	@ 0xff
 800d88c:	18fb      	adds	r3, r7, r3
 800d88e:	7819      	ldrb	r1, [r3, #0]
 800d890:	23a8      	movs	r3, #168	@ 0xa8
 800d892:	005b      	lsls	r3, r3, #1
 800d894:	18fb      	adds	r3, r7, r3
 800d896:	7818      	ldrb	r0, [r3, #0]
 800d898:	197b      	adds	r3, r7, r5
 800d89a:	781b      	ldrb	r3, [r3, #0]
 800d89c:	9300      	str	r3, [sp, #0]
 800d89e:	0023      	movs	r3, r4
 800d8a0:	f002 f868 	bl	800f974 <led_set_RGBW>
        led_render();
 800d8a4:	f002 f8da 	bl	800fa5c <led_render>
        return 0;
 800d8a8:	2300      	movs	r3, #0
 800d8aa:	f000 fd4f 	bl	800e34c <mp_user_builtin+0xc74>
      }
      return -1;
 800d8ae:	2301      	movs	r3, #1
 800d8b0:	425b      	negs	r3, r3
 800d8b2:	f000 fd4b 	bl	800e34c <mp_user_builtin+0xc74>

    case 2: /* wait(ms) handled specially => OP_SLEEP */
      return 0;
 800d8b6:	2300      	movs	r3, #0
 800d8b8:	f000 fd48 	bl	800e34c <mp_user_builtin+0xc74>

    case 3: /* battery() -> mV */
      if (argc==0){
 800d8bc:	4b68      	ldr	r3, [pc, #416]	@ (800da60 <mp_user_builtin+0x388>)
 800d8be:	22cc      	movs	r2, #204	@ 0xcc
 800d8c0:	0052      	lsls	r2, r2, #1
 800d8c2:	189b      	adds	r3, r3, r2
 800d8c4:	19db      	adds	r3, r3, r7
 800d8c6:	781b      	ldrb	r3, [r3, #0]
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d124      	bne.n	800d916 <mp_user_builtin+0x23e>
        float v = ANALOG_GetBat();
 800d8cc:	f001 f9bc 	bl	800ec48 <ANALOG_GetBat>
 800d8d0:	1c03      	adds	r3, r0, #0
 800d8d2:	24ca      	movs	r4, #202	@ 0xca
 800d8d4:	0064      	lsls	r4, r4, #1
 800d8d6:	193a      	adds	r2, r7, r4
 800d8d8:	6013      	str	r3, [r2, #0]
        if (v < 0.0f) v = 0.0f;
 800d8da:	2100      	movs	r1, #0
 800d8dc:	193b      	adds	r3, r7, r4
 800d8de:	6818      	ldr	r0, [r3, #0]
 800d8e0:	f7f2 fdfe 	bl	80004e0 <__aeabi_fcmplt>
 800d8e4:	1e03      	subs	r3, r0, #0
 800d8e6:	d002      	beq.n	800d8ee <mp_user_builtin+0x216>
 800d8e8:	2300      	movs	r3, #0
 800d8ea:	193a      	adds	r2, r7, r4
 800d8ec:	6013      	str	r3, [r2, #0]
        return (int32_t)(v * 1000.0f + 0.5f);
 800d8ee:	495e      	ldr	r1, [pc, #376]	@ (800da68 <mp_user_builtin+0x390>)
 800d8f0:	23ca      	movs	r3, #202	@ 0xca
 800d8f2:	005b      	lsls	r3, r3, #1
 800d8f4:	18fb      	adds	r3, r7, r3
 800d8f6:	6818      	ldr	r0, [r3, #0]
 800d8f8:	f7f3 fc0e 	bl	8001118 <__aeabi_fmul>
 800d8fc:	1c03      	adds	r3, r0, #0
 800d8fe:	21fc      	movs	r1, #252	@ 0xfc
 800d900:	0589      	lsls	r1, r1, #22
 800d902:	1c18      	adds	r0, r3, #0
 800d904:	f7f3 f848 	bl	8000998 <__aeabi_fadd>
 800d908:	1c03      	adds	r3, r0, #0
 800d90a:	1c18      	adds	r0, r3, #0
 800d90c:	f7f3 ffd8 	bl	80018c0 <__aeabi_f2iz>
 800d910:	0003      	movs	r3, r0
 800d912:	f000 fd1b 	bl	800e34c <mp_user_builtin+0xc74>
      }
      return -1;
 800d916:	2301      	movs	r3, #1
 800d918:	425b      	negs	r3, r3
 800d91a:	f000 fd17 	bl	800e34c <mp_user_builtin+0xc74>

    case 4: /* rng() -> 0..255 */
      {
        uint32_t r=0; if (HAL_RNG_GenerateRandomNumber(&hrng,&r)==HAL_OK) return (int32_t)(r & 0xFF); return -1;
 800d91e:	2300      	movs	r3, #0
 800d920:	24a2      	movs	r4, #162	@ 0xa2
 800d922:	0064      	lsls	r4, r4, #1
 800d924:	193a      	adds	r2, r7, r4
 800d926:	6013      	str	r3, [r2, #0]
 800d928:	193a      	adds	r2, r7, r4
 800d92a:	4b50      	ldr	r3, [pc, #320]	@ (800da6c <mp_user_builtin+0x394>)
 800d92c:	0011      	movs	r1, r2
 800d92e:	0018      	movs	r0, r3
 800d930:	f00b fcc4 	bl	80192bc <HAL_RNG_GenerateRandomNumber>
 800d934:	1e03      	subs	r3, r0, #0
 800d936:	d106      	bne.n	800d946 <mp_user_builtin+0x26e>
 800d938:	193b      	adds	r3, r7, r4
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	001a      	movs	r2, r3
 800d93e:	23ff      	movs	r3, #255	@ 0xff
 800d940:	4013      	ands	r3, r2
 800d942:	f000 fd03 	bl	800e34c <mp_user_builtin+0xc74>
 800d946:	2301      	movs	r3, #1
 800d948:	425b      	negs	r3, r3
 800d94a:	f000 fcff 	bl	800e34c <mp_user_builtin+0xc74>
      }

    case 5: /* temp() -> degC*10 */
      {
        float t=0.0f; if (T(&t)==HAL_OK) return (int32_t)(t*10.0f); return -1;
 800d94e:	2300      	movs	r3, #0
 800d950:	24a0      	movs	r4, #160	@ 0xa0
 800d952:	0064      	lsls	r4, r4, #1
 800d954:	193a      	adds	r2, r7, r4
 800d956:	6013      	str	r3, [r2, #0]
 800d958:	193b      	adds	r3, r7, r4
 800d95a:	0018      	movs	r0, r3
 800d95c:	f001 fa26 	bl	800edac <T>
 800d960:	1e03      	subs	r3, r0, #0
 800d962:	d10c      	bne.n	800d97e <mp_user_builtin+0x2a6>
 800d964:	193b      	adds	r3, r7, r4
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	4941      	ldr	r1, [pc, #260]	@ (800da70 <mp_user_builtin+0x398>)
 800d96a:	1c18      	adds	r0, r3, #0
 800d96c:	f7f3 fbd4 	bl	8001118 <__aeabi_fmul>
 800d970:	1c03      	adds	r3, r0, #0
 800d972:	1c18      	adds	r0, r3, #0
 800d974:	f7f3 ffa4 	bl	80018c0 <__aeabi_f2iz>
 800d978:	0003      	movs	r3, r0
 800d97a:	f000 fce7 	bl	800e34c <mp_user_builtin+0xc74>
 800d97e:	2301      	movs	r3, #1
 800d980:	425b      	negs	r3, r3
 800d982:	f000 fce3 	bl	800e34c <mp_user_builtin+0xc74>
      }
    case 6: /* hum() -> %*10 */
      {
        float h=0.0f; if (RH(&h)==HAL_OK) return (int32_t)(h*10.0f); return -1;
 800d986:	2300      	movs	r3, #0
 800d988:	249e      	movs	r4, #158	@ 0x9e
 800d98a:	0064      	lsls	r4, r4, #1
 800d98c:	193a      	adds	r2, r7, r4
 800d98e:	6013      	str	r3, [r2, #0]
 800d990:	193b      	adds	r3, r7, r4
 800d992:	0018      	movs	r0, r3
 800d994:	f001 f9de 	bl	800ed54 <RH>
 800d998:	1e03      	subs	r3, r0, #0
 800d99a:	d10c      	bne.n	800d9b6 <mp_user_builtin+0x2de>
 800d99c:	193b      	adds	r3, r7, r4
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	4933      	ldr	r1, [pc, #204]	@ (800da70 <mp_user_builtin+0x398>)
 800d9a2:	1c18      	adds	r0, r3, #0
 800d9a4:	f7f3 fbb8 	bl	8001118 <__aeabi_fmul>
 800d9a8:	1c03      	adds	r3, r0, #0
 800d9aa:	1c18      	adds	r0, r3, #0
 800d9ac:	f7f3 ff88 	bl	80018c0 <__aeabi_f2iz>
 800d9b0:	0003      	movs	r3, r0
 800d9b2:	f000 fccb 	bl	800e34c <mp_user_builtin+0xc74>
 800d9b6:	2301      	movs	r3, #1
 800d9b8:	425b      	negs	r3, r3
 800d9ba:	f000 fcc7 	bl	800e34c <mp_user_builtin+0xc74>
      }
    case 7: /* press() -> hPa*10 */
      {
        float p=0.0f; if (P(&p)==HAL_OK) return (int32_t)(p*10.0f); return -1;
 800d9be:	2300      	movs	r3, #0
 800d9c0:	249c      	movs	r4, #156	@ 0x9c
 800d9c2:	0064      	lsls	r4, r4, #1
 800d9c4:	193a      	adds	r2, r7, r4
 800d9c6:	6013      	str	r3, [r2, #0]
 800d9c8:	193b      	adds	r3, r7, r4
 800d9ca:	0018      	movs	r0, r3
 800d9cc:	f001 fa1a 	bl	800ee04 <P>
 800d9d0:	1e03      	subs	r3, r0, #0
 800d9d2:	d10c      	bne.n	800d9ee <mp_user_builtin+0x316>
 800d9d4:	193b      	adds	r3, r7, r4
 800d9d6:	681b      	ldr	r3, [r3, #0]
 800d9d8:	4925      	ldr	r1, [pc, #148]	@ (800da70 <mp_user_builtin+0x398>)
 800d9da:	1c18      	adds	r0, r3, #0
 800d9dc:	f7f3 fb9c 	bl	8001118 <__aeabi_fmul>
 800d9e0:	1c03      	adds	r3, r0, #0
 800d9e2:	1c18      	adds	r0, r3, #0
 800d9e4:	f7f3 ff6c 	bl	80018c0 <__aeabi_f2iz>
 800d9e8:	0003      	movs	r3, r0
 800d9ea:	f000 fcaf 	bl	800e34c <mp_user_builtin+0xc74>
 800d9ee:	2301      	movs	r3, #1
 800d9f0:	425b      	negs	r3, r3
 800d9f2:	f000 fcab 	bl	800e34c <mp_user_builtin+0xc74>
      }
    case 8: /* btn() -> B1B2BL as decimal 0-111 */
      {
        uint8_t b1 = (uint8_t)HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 800d9f6:	2554      	movs	r5, #84	@ 0x54
 800d9f8:	35ff      	adds	r5, #255	@ 0xff
 800d9fa:	197c      	adds	r4, r7, r5
 800d9fc:	23a0      	movs	r3, #160	@ 0xa0
 800d9fe:	05db      	lsls	r3, r3, #23
 800da00:	2101      	movs	r1, #1
 800da02:	0018      	movs	r0, r3
 800da04:	f006 f8d2 	bl	8013bac <HAL_GPIO_ReadPin>
 800da08:	0003      	movs	r3, r0
 800da0a:	7023      	strb	r3, [r4, #0]
        uint8_t b2 = (uint8_t)HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin);
 800da0c:	26a9      	movs	r6, #169	@ 0xa9
 800da0e:	0076      	lsls	r6, r6, #1
 800da10:	19bc      	adds	r4, r7, r6
 800da12:	23a0      	movs	r3, #160	@ 0xa0
 800da14:	05db      	lsls	r3, r3, #23
 800da16:	2104      	movs	r1, #4
 800da18:	0018      	movs	r0, r3
 800da1a:	f006 f8c7 	bl	8013bac <HAL_GPIO_ReadPin>
 800da1e:	0003      	movs	r3, r0
 800da20:	7023      	strb	r3, [r4, #0]
        uint8_t bl = (uint8_t)HAL_GPIO_ReadPin(BL_GPIO_Port, BL_Pin);
 800da22:	2352      	movs	r3, #82	@ 0x52
 800da24:	33ff      	adds	r3, #255	@ 0xff
 800da26:	18fc      	adds	r4, r7, r3
 800da28:	4b12      	ldr	r3, [pc, #72]	@ (800da74 <mp_user_builtin+0x39c>)
 800da2a:	2108      	movs	r1, #8
 800da2c:	0018      	movs	r0, r3
 800da2e:	f006 f8bd 	bl	8013bac <HAL_GPIO_ReadPin>
 800da32:	0003      	movs	r3, r0
 800da34:	7023      	strb	r3, [r4, #0]
        return (int32_t)(b1*100 + b2*10 + bl);
 800da36:	197b      	adds	r3, r7, r5
 800da38:	781b      	ldrb	r3, [r3, #0]
 800da3a:	2264      	movs	r2, #100	@ 0x64
 800da3c:	435a      	muls	r2, r3
 800da3e:	0011      	movs	r1, r2
 800da40:	19bb      	adds	r3, r7, r6
 800da42:	781a      	ldrb	r2, [r3, #0]
 800da44:	0013      	movs	r3, r2
 800da46:	009b      	lsls	r3, r3, #2
 800da48:	189b      	adds	r3, r3, r2
 800da4a:	005b      	lsls	r3, r3, #1
 800da4c:	18ca      	adds	r2, r1, r3
 800da4e:	2352      	movs	r3, #82	@ 0x52
 800da50:	33ff      	adds	r3, #255	@ 0xff
 800da52:	18fb      	adds	r3, r7, r3
 800da54:	781b      	ldrb	r3, [r3, #0]
 800da56:	18d3      	adds	r3, r2, r3
 800da58:	f000 fc78 	bl	800e34c <mp_user_builtin+0xc74>
 800da5c:	fffffe6f 	.word	0xfffffe6f
 800da60:	fffffe6e 	.word	0xfffffe6e
 800da64:	0802b0a0 	.word	0x0802b0a0
 800da68:	447a0000 	.word	0x447a0000
 800da6c:	20000404 	.word	0x20000404
 800da70:	41200000 	.word	0x41200000
 800da74:	50001400 	.word	0x50001400
      }
    case 16: /* btne() -> next short-press event (0 none, 1=B1, 2=B2, 3=BL) */
      if (argc==0){
 800da78:	4bdd      	ldr	r3, [pc, #884]	@ (800ddf0 <mp_user_builtin+0x718>)
 800da7a:	22cc      	movs	r2, #204	@ 0xcc
 800da7c:	0052      	lsls	r2, r2, #1
 800da7e:	189b      	adds	r3, r3, r2
 800da80:	19db      	adds	r3, r3, r7
 800da82:	781b      	ldrb	r3, [r3, #0]
 800da84:	2b00      	cmp	r3, #0
 800da86:	d139      	bne.n	800dafc <mp_user_builtin+0x424>
        uint8_t e = g_btn_short_events;
 800da88:	2180      	movs	r1, #128	@ 0x80
 800da8a:	31ff      	adds	r1, #255	@ 0xff
 800da8c:	187b      	adds	r3, r7, r1
 800da8e:	4ad9      	ldr	r2, [pc, #868]	@ (800ddf4 <mp_user_builtin+0x71c>)
 800da90:	7812      	ldrb	r2, [r2, #0]
 800da92:	701a      	strb	r2, [r3, #0]
        if (e & MP_BTN_EVT_B1) { g_btn_short_events = (uint8_t)(e & (uint8_t)~MP_BTN_EVT_B1); return 1; }
 800da94:	187b      	adds	r3, r7, r1
 800da96:	781b      	ldrb	r3, [r3, #0]
 800da98:	2201      	movs	r2, #1
 800da9a:	4013      	ands	r3, r2
 800da9c:	d009      	beq.n	800dab2 <mp_user_builtin+0x3da>
 800da9e:	187b      	adds	r3, r7, r1
 800daa0:	781b      	ldrb	r3, [r3, #0]
 800daa2:	2201      	movs	r2, #1
 800daa4:	4393      	bics	r3, r2
 800daa6:	b2da      	uxtb	r2, r3
 800daa8:	4bd2      	ldr	r3, [pc, #840]	@ (800ddf4 <mp_user_builtin+0x71c>)
 800daaa:	701a      	strb	r2, [r3, #0]
 800daac:	2301      	movs	r3, #1
 800daae:	f000 fc4d 	bl	800e34c <mp_user_builtin+0xc74>
        if (e & MP_BTN_EVT_B2) { g_btn_short_events = (uint8_t)(e & (uint8_t)~MP_BTN_EVT_B2); return 2; }
 800dab2:	2180      	movs	r1, #128	@ 0x80
 800dab4:	31ff      	adds	r1, #255	@ 0xff
 800dab6:	187b      	adds	r3, r7, r1
 800dab8:	781b      	ldrb	r3, [r3, #0]
 800daba:	2202      	movs	r2, #2
 800dabc:	4013      	ands	r3, r2
 800dabe:	d009      	beq.n	800dad4 <mp_user_builtin+0x3fc>
 800dac0:	187b      	adds	r3, r7, r1
 800dac2:	781b      	ldrb	r3, [r3, #0]
 800dac4:	2202      	movs	r2, #2
 800dac6:	4393      	bics	r3, r2
 800dac8:	b2da      	uxtb	r2, r3
 800daca:	4bca      	ldr	r3, [pc, #808]	@ (800ddf4 <mp_user_builtin+0x71c>)
 800dacc:	701a      	strb	r2, [r3, #0]
 800dace:	2302      	movs	r3, #2
 800dad0:	f000 fc3c 	bl	800e34c <mp_user_builtin+0xc74>
        if (e & MP_BTN_EVT_BL) { g_btn_short_events = (uint8_t)(e & (uint8_t)~MP_BTN_EVT_BL); return 3; }
 800dad4:	2180      	movs	r1, #128	@ 0x80
 800dad6:	31ff      	adds	r1, #255	@ 0xff
 800dad8:	187b      	adds	r3, r7, r1
 800dada:	781b      	ldrb	r3, [r3, #0]
 800dadc:	2204      	movs	r2, #4
 800dade:	4013      	ands	r3, r2
 800dae0:	d009      	beq.n	800daf6 <mp_user_builtin+0x41e>
 800dae2:	187b      	adds	r3, r7, r1
 800dae4:	781b      	ldrb	r3, [r3, #0]
 800dae6:	2204      	movs	r2, #4
 800dae8:	4393      	bics	r3, r2
 800daea:	b2da      	uxtb	r2, r3
 800daec:	4bc1      	ldr	r3, [pc, #772]	@ (800ddf4 <mp_user_builtin+0x71c>)
 800daee:	701a      	strb	r2, [r3, #0]
 800daf0:	2303      	movs	r3, #3
 800daf2:	f000 fc2b 	bl	800e34c <mp_user_builtin+0xc74>
        return 0;
 800daf6:	2300      	movs	r3, #0
 800daf8:	f000 fc28 	bl	800e34c <mp_user_builtin+0xc74>
      }
      return -1;
 800dafc:	2301      	movs	r3, #1
 800dafe:	425b      	negs	r3, r3
 800db00:	f000 fc24 	bl	800e34c <mp_user_builtin+0xc74>
    case 9: /* mic() -> dbfs*100 (fault=-99900) */
      {
        const int32_t fault = -99900;
 800db04:	4bbc      	ldr	r3, [pc, #752]	@ (800ddf8 <mp_user_builtin+0x720>)
 800db06:	22b4      	movs	r2, #180	@ 0xb4
 800db08:	0052      	lsls	r2, r2, #1
 800db0a:	18ba      	adds	r2, r7, r2
 800db0c:	6013      	str	r3, [r2, #0]

        mic_err_t start = MIC_Start();
 800db0e:	2594      	movs	r5, #148	@ 0x94
 800db10:	35ff      	adds	r5, #255	@ 0xff
 800db12:	197c      	adds	r4, r7, r5
 800db14:	f002 fc30 	bl	8010378 <MIC_Start>
 800db18:	0003      	movs	r3, r0
 800db1a:	7023      	strb	r3, [r4, #0]
        if (start == MIC_ERR_NOT_INIT){
 800db1c:	002c      	movs	r4, r5
 800db1e:	193b      	adds	r3, r7, r4
 800db20:	781b      	ldrb	r3, [r3, #0]
 800db22:	b25b      	sxtb	r3, r3
 800db24:	3301      	adds	r3, #1
 800db26:	d106      	bne.n	800db36 <mp_user_builtin+0x45e>
          MIC_Init();
 800db28:	f002 fbb2 	bl	8010290 <MIC_Init>
          start = MIC_Start();
 800db2c:	193c      	adds	r4, r7, r4
 800db2e:	f002 fc23 	bl	8010378 <MIC_Start>
 800db32:	0003      	movs	r3, r0
 800db34:	7023      	strb	r3, [r4, #0]
        }

        if (start != MIC_ERR_OK){
 800db36:	2494      	movs	r4, #148	@ 0x94
 800db38:	34ff      	adds	r4, #255	@ 0xff
 800db3a:	193b      	adds	r3, r7, r4
 800db3c:	781b      	ldrb	r3, [r3, #0]
 800db3e:	b25b      	sxtb	r3, r3
 800db40:	2b00      	cmp	r3, #0
 800db42:	d031      	beq.n	800dba8 <mp_user_builtin+0x4d0>
          if (mp_usb_connected()){
 800db44:	f7f9 fb18 	bl	8007178 <mp_usb_connected>
 800db48:	1e03      	subs	r3, r0, #0
 800db4a:	d027      	beq.n	800db9c <mp_user_builtin+0x4c4>
            char b[160];
            const char *msg = MIC_LastErrorMsg();
 800db4c:	f002 fe32 	bl	80107b4 <MIC_LastErrorMsg>
 800db50:	0003      	movs	r3, r0
 800db52:	26aa      	movs	r6, #170	@ 0xaa
 800db54:	0076      	lsls	r6, r6, #1
 800db56:	19ba      	adds	r2, r7, r6
 800db58:	6013      	str	r3, [r2, #0]
            snprintf(b, sizeof(b), "[mic] start=%s(%ld) msg=%s\r\n",
 800db5a:	0025      	movs	r5, r4
 800db5c:	193b      	adds	r3, r7, r4
 800db5e:	781b      	ldrb	r3, [r3, #0]
 800db60:	b25b      	sxtb	r3, r3
 800db62:	0018      	movs	r0, r3
 800db64:	f7f9 fb5a 	bl	800721c <mic_err_name>
 800db68:	0004      	movs	r4, r0
 800db6a:	197b      	adds	r3, r7, r5
 800db6c:	2200      	movs	r2, #0
 800db6e:	569a      	ldrsb	r2, [r3, r2]
 800db70:	19bb      	adds	r3, r7, r6
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	2b00      	cmp	r3, #0
 800db76:	d002      	beq.n	800db7e <mp_user_builtin+0x4a6>
 800db78:	19bb      	adds	r3, r7, r6
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	e000      	b.n	800db80 <mp_user_builtin+0x4a8>
 800db7e:	4b9f      	ldr	r3, [pc, #636]	@ (800ddfc <mp_user_builtin+0x724>)
 800db80:	499f      	ldr	r1, [pc, #636]	@ (800de00 <mp_user_builtin+0x728>)
 800db82:	250c      	movs	r5, #12
 800db84:	1978      	adds	r0, r7, r5
 800db86:	9301      	str	r3, [sp, #4]
 800db88:	9200      	str	r2, [sp, #0]
 800db8a:	0023      	movs	r3, r4
 800db8c:	000a      	movs	r2, r1
 800db8e:	21a0      	movs	r1, #160	@ 0xa0
 800db90:	f016 fe92 	bl	80248b8 <sniprintf>
                     mic_err_name(start), (long)start, msg ? msg : "");
            mp_puts(b);
 800db94:	197b      	adds	r3, r7, r5
 800db96:	0018      	movs	r0, r3
 800db98:	f7f9 f9bd 	bl	8006f16 <mp_puts>
          }
          return fault;
 800db9c:	23b4      	movs	r3, #180	@ 0xb4
 800db9e:	005b      	lsls	r3, r3, #1
 800dba0:	18fb      	adds	r3, r7, r3
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	f000 fbd2 	bl	800e34c <mp_user_builtin+0xc74>
        }

        float dbfs = 0.0f;
 800dba8:	2300      	movs	r3, #0
 800dbaa:	219a      	movs	r1, #154	@ 0x9a
 800dbac:	0049      	lsls	r1, r1, #1
 800dbae:	187a      	adds	r2, r7, r1
 800dbb0:	6013      	str	r3, [r2, #0]
        float rms  = 0.0f;
 800dbb2:	2300      	movs	r3, #0
 800dbb4:	2298      	movs	r2, #152	@ 0x98
 800dbb6:	0052      	lsls	r2, r2, #1
 800dbb8:	18b8      	adds	r0, r7, r2
 800dbba:	6003      	str	r3, [r0, #0]
        mic_err_t st = MIC_GetLast50ms(&dbfs, &rms);
 800dbbc:	23c9      	movs	r3, #201	@ 0xc9
 800dbbe:	005b      	lsls	r3, r3, #1
 800dbc0:	18fc      	adds	r4, r7, r3
 800dbc2:	18ba      	adds	r2, r7, r2
 800dbc4:	187b      	adds	r3, r7, r1
 800dbc6:	0011      	movs	r1, r2
 800dbc8:	0018      	movs	r0, r3
 800dbca:	f002 fd99 	bl	8010700 <MIC_GetLast50ms>
 800dbce:	0003      	movs	r3, r0
 800dbd0:	7023      	strb	r3, [r4, #0]

        uint32_t t0 = HAL_GetTick();
 800dbd2:	f003 fa0b 	bl	8010fec <HAL_GetTick>
 800dbd6:	0003      	movs	r3, r0
 800dbd8:	22b2      	movs	r2, #178	@ 0xb2
 800dbda:	0052      	lsls	r2, r2, #1
 800dbdc:	18ba      	adds	r2, r7, r2
 800dbde:	6013      	str	r3, [r2, #0]
        while ((st == MIC_ERR_NO_DATA_YET) && ((HAL_GetTick() - t0) < 250u)){
 800dbe0:	e013      	b.n	800dc0a <mp_user_builtin+0x532>
          MIC_Task();
 800dbe2:	f002 fc75 	bl	80104d0 <MIC_Task>
          HAL_Delay(1);
 800dbe6:	2001      	movs	r0, #1
 800dbe8:	f003 fa0a 	bl	8011000 <HAL_Delay>
          st = MIC_GetLast50ms(&dbfs, &rms);
 800dbec:	23c9      	movs	r3, #201	@ 0xc9
 800dbee:	005b      	lsls	r3, r3, #1
 800dbf0:	18fc      	adds	r4, r7, r3
 800dbf2:	2398      	movs	r3, #152	@ 0x98
 800dbf4:	005b      	lsls	r3, r3, #1
 800dbf6:	18fa      	adds	r2, r7, r3
 800dbf8:	239a      	movs	r3, #154	@ 0x9a
 800dbfa:	005b      	lsls	r3, r3, #1
 800dbfc:	18fb      	adds	r3, r7, r3
 800dbfe:	0011      	movs	r1, r2
 800dc00:	0018      	movs	r0, r3
 800dc02:	f002 fd7d 	bl	8010700 <MIC_GetLast50ms>
 800dc06:	0003      	movs	r3, r0
 800dc08:	7023      	strb	r3, [r4, #0]
        while ((st == MIC_ERR_NO_DATA_YET) && ((HAL_GetTick() - t0) < 250u)){
 800dc0a:	23c9      	movs	r3, #201	@ 0xc9
 800dc0c:	005b      	lsls	r3, r3, #1
 800dc0e:	18fb      	adds	r3, r7, r3
 800dc10:	781b      	ldrb	r3, [r3, #0]
 800dc12:	b25b      	sxtb	r3, r3
 800dc14:	3309      	adds	r3, #9
 800dc16:	d109      	bne.n	800dc2c <mp_user_builtin+0x554>
 800dc18:	f003 f9e8 	bl	8010fec <HAL_GetTick>
 800dc1c:	0002      	movs	r2, r0
 800dc1e:	23b2      	movs	r3, #178	@ 0xb2
 800dc20:	005b      	lsls	r3, r3, #1
 800dc22:	18fb      	adds	r3, r7, r3
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	1ad3      	subs	r3, r2, r3
 800dc28:	2bf9      	cmp	r3, #249	@ 0xf9
 800dc2a:	d9da      	bls.n	800dbe2 <mp_user_builtin+0x50a>
        }

        if (st != MIC_ERR_OK){
 800dc2c:	24c9      	movs	r4, #201	@ 0xc9
 800dc2e:	0064      	lsls	r4, r4, #1
 800dc30:	193b      	adds	r3, r7, r4
 800dc32:	781b      	ldrb	r3, [r3, #0]
 800dc34:	b25b      	sxtb	r3, r3
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d05a      	beq.n	800dcf0 <mp_user_builtin+0x618>
          if (mp_usb_connected()){
 800dc3a:	f7f9 fa9d 	bl	8007178 <mp_usb_connected>
 800dc3e:	1e03      	subs	r3, r0, #0
 800dc40:	d051      	beq.n	800dce6 <mp_user_builtin+0x60e>
            char b[220];
            const char *msg = MIC_LastErrorMsg();
 800dc42:	f002 fdb7 	bl	80107b4 <MIC_LastErrorMsg>
 800dc46:	0003      	movs	r3, r0
 800dc48:	26b0      	movs	r6, #176	@ 0xb0
 800dc4a:	0076      	lsls	r6, r6, #1
 800dc4c:	19ba      	adds	r2, r7, r6
 800dc4e:	6013      	str	r3, [r2, #0]
            int32_t last_dbfs_x100 = (int32_t)(MIC_LastDbFS() * 100.0f);
 800dc50:	f002 fd9c 	bl	801078c <MIC_LastDbFS>
 800dc54:	1c03      	adds	r3, r0, #0
 800dc56:	496b      	ldr	r1, [pc, #428]	@ (800de04 <mp_user_builtin+0x72c>)
 800dc58:	1c18      	adds	r0, r3, #0
 800dc5a:	f7f3 fa5d 	bl	8001118 <__aeabi_fmul>
 800dc5e:	1c03      	adds	r3, r0, #0
 800dc60:	1c18      	adds	r0, r3, #0
 800dc62:	f7f3 fe2d 	bl	80018c0 <__aeabi_f2iz>
 800dc66:	0003      	movs	r3, r0
 800dc68:	22ae      	movs	r2, #174	@ 0xae
 800dc6a:	0052      	lsls	r2, r2, #1
 800dc6c:	18ba      	adds	r2, r7, r2
 800dc6e:	6013      	str	r3, [r2, #0]
            uint32_t last_rms_u1e6 = (uint32_t)(MIC_LastRms() * 1000000.0f);
 800dc70:	f002 fd96 	bl	80107a0 <MIC_LastRms>
 800dc74:	1c03      	adds	r3, r0, #0
 800dc76:	4964      	ldr	r1, [pc, #400]	@ (800de08 <mp_user_builtin+0x730>)
 800dc78:	1c18      	adds	r0, r3, #0
 800dc7a:	f7f3 fa4d 	bl	8001118 <__aeabi_fmul>
 800dc7e:	1c03      	adds	r3, r0, #0
 800dc80:	1c18      	adds	r0, r3, #0
 800dc82:	f7f2 fce5 	bl	8000650 <__aeabi_f2uiz>
 800dc86:	0003      	movs	r3, r0
 800dc88:	22ac      	movs	r2, #172	@ 0xac
 800dc8a:	0052      	lsls	r2, r2, #1
 800dc8c:	18ba      	adds	r2, r7, r2
 800dc8e:	6013      	str	r3, [r2, #0]
            snprintf(b, sizeof(b),
 800dc90:	0025      	movs	r5, r4
 800dc92:	193b      	adds	r3, r7, r4
 800dc94:	781b      	ldrb	r3, [r3, #0]
 800dc96:	b25b      	sxtb	r3, r3
 800dc98:	0018      	movs	r0, r3
 800dc9a:	f7f9 fabf 	bl	800721c <mic_err_name>
 800dc9e:	0004      	movs	r4, r0
 800dca0:	197b      	adds	r3, r7, r5
 800dca2:	2200      	movs	r2, #0
 800dca4:	569a      	ldrsb	r2, [r3, r2]
 800dca6:	19bb      	adds	r3, r7, r6
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d002      	beq.n	800dcb4 <mp_user_builtin+0x5dc>
 800dcae:	19bb      	adds	r3, r7, r6
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	e000      	b.n	800dcb6 <mp_user_builtin+0x5de>
 800dcb4:	4b51      	ldr	r3, [pc, #324]	@ (800ddfc <mp_user_builtin+0x724>)
 800dcb6:	4955      	ldr	r1, [pc, #340]	@ (800de0c <mp_user_builtin+0x734>)
 800dcb8:	250c      	movs	r5, #12
 800dcba:	1978      	adds	r0, r7, r5
 800dcbc:	9303      	str	r3, [sp, #12]
 800dcbe:	23ac      	movs	r3, #172	@ 0xac
 800dcc0:	005b      	lsls	r3, r3, #1
 800dcc2:	18fb      	adds	r3, r7, r3
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	9302      	str	r3, [sp, #8]
 800dcc8:	23ae      	movs	r3, #174	@ 0xae
 800dcca:	005b      	lsls	r3, r3, #1
 800dccc:	18fb      	adds	r3, r7, r3
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	9301      	str	r3, [sp, #4]
 800dcd2:	9200      	str	r2, [sp, #0]
 800dcd4:	0023      	movs	r3, r4
 800dcd6:	000a      	movs	r2, r1
 800dcd8:	21dc      	movs	r1, #220	@ 0xdc
 800dcda:	f016 fded 	bl	80248b8 <sniprintf>
                     "[mic] st=%s(%ld) last_dbfs_x100=%ld last_rms_u1e6=%lu msg=%s\r\n",
                     mic_err_name(st), (long)st,
                     (long)last_dbfs_x100, (unsigned long)last_rms_u1e6,
                     msg ? msg : "");
            mp_puts(b);
 800dcde:	197b      	adds	r3, r7, r5
 800dce0:	0018      	movs	r0, r3
 800dce2:	f7f9 f918 	bl	8006f16 <mp_puts>
          }
          return fault;
 800dce6:	23b4      	movs	r3, #180	@ 0xb4
 800dce8:	005b      	lsls	r3, r3, #1
 800dcea:	18fb      	adds	r3, r7, r3
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	e32d      	b.n	800e34c <mp_user_builtin+0xc74>
        }

        return (int32_t)(dbfs * 100.0f);
 800dcf0:	239a      	movs	r3, #154	@ 0x9a
 800dcf2:	005b      	lsls	r3, r3, #1
 800dcf4:	18fb      	adds	r3, r7, r3
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	4942      	ldr	r1, [pc, #264]	@ (800de04 <mp_user_builtin+0x72c>)
 800dcfa:	1c18      	adds	r0, r3, #0
 800dcfc:	f7f3 fa0c 	bl	8001118 <__aeabi_fmul>
 800dd00:	1c03      	adds	r3, r0, #0
 800dd02:	1c18      	adds	r0, r3, #0
 800dd04:	f7f3 fddc 	bl	80018c0 <__aeabi_f2iz>
 800dd08:	0003      	movs	r3, r0
 800dd0a:	e31f      	b.n	800e34c <mp_user_builtin+0xc74>
      }
    case 10: /* time() or time(yy,mo,dd,hh,mm) */
      if (argc==0){
 800dd0c:	4b38      	ldr	r3, [pc, #224]	@ (800ddf0 <mp_user_builtin+0x718>)
 800dd0e:	22cc      	movs	r2, #204	@ 0xcc
 800dd10:	0052      	lsls	r2, r2, #1
 800dd12:	189b      	adds	r3, r3, r2
 800dd14:	19db      	adds	r3, r3, r7
 800dd16:	781b      	ldrb	r3, [r3, #0]
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d105      	bne.n	800dd28 <mp_user_builtin+0x650>
        time_update_vars(g_vm.vars);
 800dd1c:	4b3c      	ldr	r3, [pc, #240]	@ (800de10 <mp_user_builtin+0x738>)
 800dd1e:	0018      	movs	r0, r3
 800dd20:	f7ff fb54 	bl	800d3cc <time_update_vars>
        return 0;
 800dd24:	2300      	movs	r3, #0
 800dd26:	e311      	b.n	800e34c <mp_user_builtin+0xc74>
      }
      if (argc==1){
 800dd28:	4b31      	ldr	r3, [pc, #196]	@ (800ddf0 <mp_user_builtin+0x718>)
 800dd2a:	22cc      	movs	r2, #204	@ 0xcc
 800dd2c:	0052      	lsls	r2, r2, #1
 800dd2e:	189b      	adds	r3, r3, r2
 800dd30:	19db      	adds	r3, r3, r7
 800dd32:	781b      	ldrb	r3, [r3, #0]
 800dd34:	2b01      	cmp	r3, #1
 800dd36:	d130      	bne.n	800dd9a <mp_user_builtin+0x6c2>
        time_update_vars(g_vm.vars);
 800dd38:	4b35      	ldr	r3, [pc, #212]	@ (800de10 <mp_user_builtin+0x738>)
 800dd3a:	0018      	movs	r0, r3
 800dd3c:	f7ff fb46 	bl	800d3cc <time_update_vars>
        int sel = (int)argv[0];
 800dd40:	683b      	ldr	r3, [r7, #0]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	22b6      	movs	r2, #182	@ 0xb6
 800dd46:	0052      	lsls	r2, r2, #1
 800dd48:	18b9      	adds	r1, r7, r2
 800dd4a:	600b      	str	r3, [r1, #0]
        switch (sel){
 800dd4c:	18bb      	adds	r3, r7, r2
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	2b05      	cmp	r3, #5
 800dd52:	d81f      	bhi.n	800dd94 <mp_user_builtin+0x6bc>
 800dd54:	18bb      	adds	r3, r7, r2
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	009a      	lsls	r2, r3, #2
 800dd5a:	4b2e      	ldr	r3, [pc, #184]	@ (800de14 <mp_user_builtin+0x73c>)
 800dd5c:	18d3      	adds	r3, r2, r3
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	469f      	mov	pc, r3
          case 0: return g_vm.vars[SV_TIMEY];
 800dd62:	4b2d      	ldr	r3, [pc, #180]	@ (800de18 <mp_user_builtin+0x740>)
 800dd64:	22f8      	movs	r2, #248	@ 0xf8
 800dd66:	589b      	ldr	r3, [r3, r2]
 800dd68:	e2f0      	b.n	800e34c <mp_user_builtin+0xc74>
          case 1: return g_vm.vars[SV_TIMEMO];
 800dd6a:	4b2b      	ldr	r3, [pc, #172]	@ (800de18 <mp_user_builtin+0x740>)
 800dd6c:	22fc      	movs	r2, #252	@ 0xfc
 800dd6e:	589b      	ldr	r3, [r3, r2]
 800dd70:	e2ec      	b.n	800e34c <mp_user_builtin+0xc74>
          case 2: return g_vm.vars[SV_TIMED];
 800dd72:	4a29      	ldr	r2, [pc, #164]	@ (800de18 <mp_user_builtin+0x740>)
 800dd74:	2380      	movs	r3, #128	@ 0x80
 800dd76:	005b      	lsls	r3, r3, #1
 800dd78:	58d3      	ldr	r3, [r2, r3]
 800dd7a:	e2e7      	b.n	800e34c <mp_user_builtin+0xc74>
          case 3: return g_vm.vars[SV_TIMEH];
 800dd7c:	4b26      	ldr	r3, [pc, #152]	@ (800de18 <mp_user_builtin+0x740>)
 800dd7e:	22e0      	movs	r2, #224	@ 0xe0
 800dd80:	589b      	ldr	r3, [r3, r2]
 800dd82:	e2e3      	b.n	800e34c <mp_user_builtin+0xc74>
          case 4: return g_vm.vars[SV_TIMEM];
 800dd84:	4b24      	ldr	r3, [pc, #144]	@ (800de18 <mp_user_builtin+0x740>)
 800dd86:	22e4      	movs	r2, #228	@ 0xe4
 800dd88:	589b      	ldr	r3, [r3, r2]
 800dd8a:	e2df      	b.n	800e34c <mp_user_builtin+0xc74>
          case 5: return g_vm.vars[SV_TIMES];
 800dd8c:	4b22      	ldr	r3, [pc, #136]	@ (800de18 <mp_user_builtin+0x740>)
 800dd8e:	22e8      	movs	r2, #232	@ 0xe8
 800dd90:	589b      	ldr	r3, [r3, r2]
 800dd92:	e2db      	b.n	800e34c <mp_user_builtin+0xc74>
          default: return -1;
 800dd94:	2301      	movs	r3, #1
 800dd96:	425b      	negs	r3, r3
 800dd98:	e2d8      	b.n	800e34c <mp_user_builtin+0xc74>
        }
      }
      if (argc==5){
 800dd9a:	4b15      	ldr	r3, [pc, #84]	@ (800ddf0 <mp_user_builtin+0x718>)
 800dd9c:	22cc      	movs	r2, #204	@ 0xcc
 800dd9e:	0052      	lsls	r2, r2, #1
 800dda0:	189b      	adds	r3, r3, r2
 800dda2:	19db      	adds	r3, r3, r7
 800dda4:	781b      	ldrb	r3, [r3, #0]
 800dda6:	2b05      	cmp	r3, #5
 800dda8:	d000      	beq.n	800ddac <mp_user_builtin+0x6d4>
 800ddaa:	e0b3      	b.n	800df14 <mp_user_builtin+0x83c>
        uint8_t yy = (argv[0]<0)?0:(argv[0]>99?99:(uint8_t)argv[0]);
 800ddac:	683b      	ldr	r3, [r7, #0]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	db09      	blt.n	800ddc8 <mp_user_builtin+0x6f0>
 800ddb4:	683b      	ldr	r3, [r7, #0]
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	2b63      	cmp	r3, #99	@ 0x63
 800ddba:	dc03      	bgt.n	800ddc4 <mp_user_builtin+0x6ec>
 800ddbc:	683b      	ldr	r3, [r7, #0]
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	b2db      	uxtb	r3, r3
 800ddc2:	e002      	b.n	800ddca <mp_user_builtin+0x6f2>
 800ddc4:	2363      	movs	r3, #99	@ 0x63
 800ddc6:	e000      	b.n	800ddca <mp_user_builtin+0x6f2>
 800ddc8:	2300      	movs	r3, #0
 800ddca:	2278      	movs	r2, #120	@ 0x78
 800ddcc:	32ff      	adds	r2, #255	@ 0xff
 800ddce:	18ba      	adds	r2, r7, r2
 800ddd0:	7013      	strb	r3, [r2, #0]
        uint8_t mo = (argv[1]<1)?1:(argv[1]>12?12:(uint8_t)argv[1]);
 800ddd2:	683b      	ldr	r3, [r7, #0]
 800ddd4:	3304      	adds	r3, #4
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	dd21      	ble.n	800de20 <mp_user_builtin+0x748>
 800dddc:	683b      	ldr	r3, [r7, #0]
 800ddde:	3304      	adds	r3, #4
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	2b0c      	cmp	r3, #12
 800dde4:	dc1a      	bgt.n	800de1c <mp_user_builtin+0x744>
 800dde6:	683b      	ldr	r3, [r7, #0]
 800dde8:	3304      	adds	r3, #4
 800ddea:	681b      	ldr	r3, [r3, #0]
 800ddec:	b2db      	uxtb	r3, r3
 800ddee:	e018      	b.n	800de22 <mp_user_builtin+0x74a>
 800ddf0:	fffffe6e 	.word	0xfffffe6e
 800ddf4:	200022a3 	.word	0x200022a3
 800ddf8:	fffe79c4 	.word	0xfffe79c4
 800ddfc:	0802a868 	.word	0x0802a868
 800de00:	0802a86c 	.word	0x0802a86c
 800de04:	42c80000 	.word	0x42c80000
 800de08:	49742400 	.word	0x49742400
 800de0c:	0802a88c 	.word	0x0802a88c
 800de10:	200021f0 	.word	0x200021f0
 800de14:	0802b0e4 	.word	0x0802b0e4
 800de18:	2000214c 	.word	0x2000214c
 800de1c:	230c      	movs	r3, #12
 800de1e:	e000      	b.n	800de22 <mp_user_builtin+0x74a>
 800de20:	2301      	movs	r3, #1
 800de22:	22bb      	movs	r2, #187	@ 0xbb
 800de24:	0052      	lsls	r2, r2, #1
 800de26:	18ba      	adds	r2, r7, r2
 800de28:	7013      	strb	r3, [r2, #0]
        uint8_t dd = (argv[2]<1)?1:(argv[2]>31?31:(uint8_t)argv[2]);
 800de2a:	683b      	ldr	r3, [r7, #0]
 800de2c:	3308      	adds	r3, #8
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	2b00      	cmp	r3, #0
 800de32:	dd0b      	ble.n	800de4c <mp_user_builtin+0x774>
 800de34:	683b      	ldr	r3, [r7, #0]
 800de36:	3308      	adds	r3, #8
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	2b1f      	cmp	r3, #31
 800de3c:	dc04      	bgt.n	800de48 <mp_user_builtin+0x770>
 800de3e:	683b      	ldr	r3, [r7, #0]
 800de40:	3308      	adds	r3, #8
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	b2db      	uxtb	r3, r3
 800de46:	e002      	b.n	800de4e <mp_user_builtin+0x776>
 800de48:	231f      	movs	r3, #31
 800de4a:	e000      	b.n	800de4e <mp_user_builtin+0x776>
 800de4c:	2301      	movs	r3, #1
 800de4e:	2276      	movs	r2, #118	@ 0x76
 800de50:	32ff      	adds	r2, #255	@ 0xff
 800de52:	18ba      	adds	r2, r7, r2
 800de54:	7013      	strb	r3, [r2, #0]
        uint8_t hh = (argv[3]<0)?0:(argv[3]>23?23:(uint8_t)argv[3]);
 800de56:	683b      	ldr	r3, [r7, #0]
 800de58:	330c      	adds	r3, #12
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	db0b      	blt.n	800de78 <mp_user_builtin+0x7a0>
 800de60:	683b      	ldr	r3, [r7, #0]
 800de62:	330c      	adds	r3, #12
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	2b17      	cmp	r3, #23
 800de68:	dc04      	bgt.n	800de74 <mp_user_builtin+0x79c>
 800de6a:	683b      	ldr	r3, [r7, #0]
 800de6c:	330c      	adds	r3, #12
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	b2db      	uxtb	r3, r3
 800de72:	e002      	b.n	800de7a <mp_user_builtin+0x7a2>
 800de74:	2317      	movs	r3, #23
 800de76:	e000      	b.n	800de7a <mp_user_builtin+0x7a2>
 800de78:	2300      	movs	r3, #0
 800de7a:	22ba      	movs	r2, #186	@ 0xba
 800de7c:	0052      	lsls	r2, r2, #1
 800de7e:	18ba      	adds	r2, r7, r2
 800de80:	7013      	strb	r3, [r2, #0]
        uint8_t mm = (argv[4]<0)?0:(argv[4]>59?59:(uint8_t)argv[4]);
 800de82:	683b      	ldr	r3, [r7, #0]
 800de84:	3310      	adds	r3, #16
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	2b00      	cmp	r3, #0
 800de8a:	db0b      	blt.n	800dea4 <mp_user_builtin+0x7cc>
 800de8c:	683b      	ldr	r3, [r7, #0]
 800de8e:	3310      	adds	r3, #16
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	2b3b      	cmp	r3, #59	@ 0x3b
 800de94:	dc04      	bgt.n	800dea0 <mp_user_builtin+0x7c8>
 800de96:	683b      	ldr	r3, [r7, #0]
 800de98:	3310      	adds	r3, #16
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	b2db      	uxtb	r3, r3
 800de9e:	e002      	b.n	800dea6 <mp_user_builtin+0x7ce>
 800dea0:	233b      	movs	r3, #59	@ 0x3b
 800dea2:	e000      	b.n	800dea6 <mp_user_builtin+0x7ce>
 800dea4:	2300      	movs	r3, #0
 800dea6:	2174      	movs	r1, #116	@ 0x74
 800dea8:	31ff      	adds	r1, #255	@ 0xff
 800deaa:	187a      	adds	r2, r7, r1
 800deac:	7013      	strb	r3, [r2, #0]
        char buf[RTC_DATETIME_STRING_SIZE];
        snprintf(buf,sizeof(buf), "%02u:%02u:%02u_%02u.%02u.%02u", hh, mm, 0u, yy, mo, dd);
 800deae:	23ba      	movs	r3, #186	@ 0xba
 800deb0:	005b      	lsls	r3, r3, #1
 800deb2:	18fb      	adds	r3, r7, r3
 800deb4:	781e      	ldrb	r6, [r3, #0]
 800deb6:	187b      	adds	r3, r7, r1
 800deb8:	781b      	ldrb	r3, [r3, #0]
 800deba:	2278      	movs	r2, #120	@ 0x78
 800debc:	32ff      	adds	r2, #255	@ 0xff
 800debe:	18ba      	adds	r2, r7, r2
 800dec0:	7812      	ldrb	r2, [r2, #0]
 800dec2:	21bb      	movs	r1, #187	@ 0xbb
 800dec4:	0049      	lsls	r1, r1, #1
 800dec6:	1879      	adds	r1, r7, r1
 800dec8:	7809      	ldrb	r1, [r1, #0]
 800deca:	2076      	movs	r0, #118	@ 0x76
 800decc:	30ff      	adds	r0, #255	@ 0xff
 800dece:	1838      	adds	r0, r7, r0
 800ded0:	7800      	ldrb	r0, [r0, #0]
 800ded2:	4dc9      	ldr	r5, [pc, #804]	@ (800e1f8 <mp_user_builtin+0xb20>)
 800ded4:	248c      	movs	r4, #140	@ 0x8c
 800ded6:	0064      	lsls	r4, r4, #1
 800ded8:	193c      	adds	r4, r7, r4
 800deda:	9004      	str	r0, [sp, #16]
 800dedc:	9103      	str	r1, [sp, #12]
 800dede:	9202      	str	r2, [sp, #8]
 800dee0:	2200      	movs	r2, #0
 800dee2:	9201      	str	r2, [sp, #4]
 800dee4:	9300      	str	r3, [sp, #0]
 800dee6:	0033      	movs	r3, r6
 800dee8:	002a      	movs	r2, r5
 800deea:	2118      	movs	r1, #24
 800deec:	0020      	movs	r0, r4
 800deee:	f016 fce3 	bl	80248b8 <sniprintf>
        if (RTC_SetClock(buf)==HAL_OK){
 800def2:	248c      	movs	r4, #140	@ 0x8c
 800def4:	0064      	lsls	r4, r4, #1
 800def6:	193b      	adds	r3, r7, r4
 800def8:	0018      	movs	r0, r3
 800defa:	f002 fcb7 	bl	801086c <RTC_SetClock>
 800defe:	1e03      	subs	r3, r0, #0
 800df00:	d105      	bne.n	800df0e <mp_user_builtin+0x836>
          time_update_vars(g_vm.vars);
 800df02:	4bbe      	ldr	r3, [pc, #760]	@ (800e1fc <mp_user_builtin+0xb24>)
 800df04:	0018      	movs	r0, r3
 800df06:	f7ff fa61 	bl	800d3cc <time_update_vars>
          return 0;
 800df0a:	2300      	movs	r3, #0
 800df0c:	e21e      	b.n	800e34c <mp_user_builtin+0xc74>
        }
        return -1;
 800df0e:	2301      	movs	r3, #1
 800df10:	425b      	negs	r3, r3
 800df12:	e21b      	b.n	800e34c <mp_user_builtin+0xc74>
      }
      if (argc==3){
 800df14:	4bba      	ldr	r3, [pc, #744]	@ (800e200 <mp_user_builtin+0xb28>)
 800df16:	22cc      	movs	r2, #204	@ 0xcc
 800df18:	0052      	lsls	r2, r2, #1
 800df1a:	189b      	adds	r3, r3, r2
 800df1c:	19db      	adds	r3, r3, r7
 800df1e:	781b      	ldrb	r3, [r3, #0]
 800df20:	2b03      	cmp	r3, #3
 800df22:	d162      	bne.n	800dfea <mp_user_builtin+0x912>
        int yy=0,mo=0,dd=0,hh=0,mm=0,ss=0;
 800df24:	2300      	movs	r3, #0
 800df26:	208a      	movs	r0, #138	@ 0x8a
 800df28:	0040      	lsls	r0, r0, #1
 800df2a:	183a      	adds	r2, r7, r0
 800df2c:	6013      	str	r3, [r2, #0]
 800df2e:	2300      	movs	r3, #0
 800df30:	2188      	movs	r1, #136	@ 0x88
 800df32:	0049      	lsls	r1, r1, #1
 800df34:	187a      	adds	r2, r7, r1
 800df36:	6013      	str	r3, [r2, #0]
 800df38:	2300      	movs	r3, #0
 800df3a:	2286      	movs	r2, #134	@ 0x86
 800df3c:	0052      	lsls	r2, r2, #1
 800df3e:	18bc      	adds	r4, r7, r2
 800df40:	6023      	str	r3, [r4, #0]
 800df42:	2300      	movs	r3, #0
 800df44:	2484      	movs	r4, #132	@ 0x84
 800df46:	0064      	lsls	r4, r4, #1
 800df48:	193d      	adds	r5, r7, r4
 800df4a:	602b      	str	r3, [r5, #0]
 800df4c:	2300      	movs	r3, #0
 800df4e:	1d7d      	adds	r5, r7, #5
 800df50:	35ff      	adds	r5, #255	@ 0xff
 800df52:	602b      	str	r3, [r5, #0]
 800df54:	2300      	movs	r3, #0
 800df56:	1c7d      	adds	r5, r7, #1
 800df58:	35ff      	adds	r5, #255	@ 0xff
 800df5a:	602b      	str	r3, [r5, #0]
        if (!time_read_ymdhms(&yy,&mo,&dd,&hh,&mm,&ss)) return -1;
 800df5c:	193c      	adds	r4, r7, r4
 800df5e:	18ba      	adds	r2, r7, r2
 800df60:	1879      	adds	r1, r7, r1
 800df62:	1838      	adds	r0, r7, r0
 800df64:	1c7b      	adds	r3, r7, #1
 800df66:	33ff      	adds	r3, #255	@ 0xff
 800df68:	9301      	str	r3, [sp, #4]
 800df6a:	1d7b      	adds	r3, r7, #5
 800df6c:	33ff      	adds	r3, #255	@ 0xff
 800df6e:	9300      	str	r3, [sp, #0]
 800df70:	0023      	movs	r3, r4
 800df72:	f7ff f9c7 	bl	800d304 <time_read_ymdhms>
 800df76:	0003      	movs	r3, r0
 800df78:	001a      	movs	r2, r3
 800df7a:	2301      	movs	r3, #1
 800df7c:	4053      	eors	r3, r2
 800df7e:	b2db      	uxtb	r3, r3
 800df80:	2b00      	cmp	r3, #0
 800df82:	d002      	beq.n	800df8a <mp_user_builtin+0x8b2>
 800df84:	2301      	movs	r3, #1
 800df86:	425b      	negs	r3, r3
 800df88:	e1e0      	b.n	800e34c <mp_user_builtin+0xc74>
        char buf[RTC_DATETIME_STRING_SIZE];
        snprintf(buf,sizeof(buf), "%02ld:%02ld:%02ld_%02d.%02d.%02d", (long)argv[0], (long)argv[1], (long)argv[2], yy, mo, dd);
 800df8a:	683b      	ldr	r3, [r7, #0]
 800df8c:	681b      	ldr	r3, [r3, #0]
 800df8e:	469c      	mov	ip, r3
 800df90:	683b      	ldr	r3, [r7, #0]
 800df92:	3304      	adds	r3, #4
 800df94:	681a      	ldr	r2, [r3, #0]
 800df96:	683b      	ldr	r3, [r7, #0]
 800df98:	3308      	adds	r3, #8
 800df9a:	681b      	ldr	r3, [r3, #0]
 800df9c:	218a      	movs	r1, #138	@ 0x8a
 800df9e:	0049      	lsls	r1, r1, #1
 800dfa0:	1879      	adds	r1, r7, r1
 800dfa2:	6809      	ldr	r1, [r1, #0]
 800dfa4:	2088      	movs	r0, #136	@ 0x88
 800dfa6:	0040      	lsls	r0, r0, #1
 800dfa8:	1838      	adds	r0, r7, r0
 800dfaa:	6800      	ldr	r0, [r0, #0]
 800dfac:	2486      	movs	r4, #134	@ 0x86
 800dfae:	0064      	lsls	r4, r4, #1
 800dfb0:	193c      	adds	r4, r7, r4
 800dfb2:	6824      	ldr	r4, [r4, #0]
 800dfb4:	4e93      	ldr	r6, [pc, #588]	@ (800e204 <mp_user_builtin+0xb2c>)
 800dfb6:	25e8      	movs	r5, #232	@ 0xe8
 800dfb8:	197d      	adds	r5, r7, r5
 800dfba:	9404      	str	r4, [sp, #16]
 800dfbc:	9003      	str	r0, [sp, #12]
 800dfbe:	9102      	str	r1, [sp, #8]
 800dfc0:	9301      	str	r3, [sp, #4]
 800dfc2:	9200      	str	r2, [sp, #0]
 800dfc4:	4663      	mov	r3, ip
 800dfc6:	0032      	movs	r2, r6
 800dfc8:	2118      	movs	r1, #24
 800dfca:	0028      	movs	r0, r5
 800dfcc:	f016 fc74 	bl	80248b8 <sniprintf>
        if (RTC_SetClock(buf)==HAL_OK){
 800dfd0:	25e8      	movs	r5, #232	@ 0xe8
 800dfd2:	197b      	adds	r3, r7, r5
 800dfd4:	0018      	movs	r0, r3
 800dfd6:	f002 fc49 	bl	801086c <RTC_SetClock>
 800dfda:	1e03      	subs	r3, r0, #0
 800dfdc:	d105      	bne.n	800dfea <mp_user_builtin+0x912>
          time_update_vars(g_vm.vars);
 800dfde:	4b87      	ldr	r3, [pc, #540]	@ (800e1fc <mp_user_builtin+0xb24>)
 800dfe0:	0018      	movs	r0, r3
 800dfe2:	f7ff f9f3 	bl	800d3cc <time_update_vars>
          return 0;
 800dfe6:	2300      	movs	r3, #0
 800dfe8:	e1b0      	b.n	800e34c <mp_user_builtin+0xc74>
        }
      }
      return -1;
 800dfea:	2301      	movs	r3, #1
 800dfec:	425b      	negs	r3, r3
 800dfee:	e1ad      	b.n	800e34c <mp_user_builtin+0xc74>
    case 11: /* setalarm(h,m,s) daily, alarm() -> active */
      if (argc==0){
 800dff0:	4b83      	ldr	r3, [pc, #524]	@ (800e200 <mp_user_builtin+0xb28>)
 800dff2:	22cc      	movs	r2, #204	@ 0xcc
 800dff4:	0052      	lsls	r2, r2, #1
 800dff6:	189b      	adds	r3, r3, r2
 800dff8:	19db      	adds	r3, r3, r7
 800dffa:	781b      	ldrb	r3, [r3, #0]
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d103      	bne.n	800e008 <mp_user_builtin+0x930>
        return (int32_t)RTC_AlarmTrigger;
 800e000:	4b81      	ldr	r3, [pc, #516]	@ (800e208 <mp_user_builtin+0xb30>)
 800e002:	781b      	ldrb	r3, [r3, #0]
 800e004:	b2db      	uxtb	r3, r3
 800e006:	e1a1      	b.n	800e34c <mp_user_builtin+0xc74>
      }
      if (argc>=2){
 800e008:	4b7d      	ldr	r3, [pc, #500]	@ (800e200 <mp_user_builtin+0xb28>)
 800e00a:	22cc      	movs	r2, #204	@ 0xcc
 800e00c:	0052      	lsls	r2, r2, #1
 800e00e:	189b      	adds	r3, r3, r2
 800e010:	19db      	adds	r3, r3, r7
 800e012:	781b      	ldrb	r3, [r3, #0]
 800e014:	2b01      	cmp	r3, #1
 800e016:	d959      	bls.n	800e0cc <mp_user_builtin+0x9f4>
        uint8_t hh = (argv[0]<0)?0:(argv[0]>23?23:(uint8_t)argv[0]);
 800e018:	683b      	ldr	r3, [r7, #0]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	db09      	blt.n	800e034 <mp_user_builtin+0x95c>
 800e020:	683b      	ldr	r3, [r7, #0]
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	2b17      	cmp	r3, #23
 800e026:	dc03      	bgt.n	800e030 <mp_user_builtin+0x958>
 800e028:	683b      	ldr	r3, [r7, #0]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	b2db      	uxtb	r3, r3
 800e02e:	e002      	b.n	800e036 <mp_user_builtin+0x95e>
 800e030:	2317      	movs	r3, #23
 800e032:	e000      	b.n	800e036 <mp_user_builtin+0x95e>
 800e034:	2300      	movs	r3, #0
 800e036:	22bd      	movs	r2, #189	@ 0xbd
 800e038:	0052      	lsls	r2, r2, #1
 800e03a:	18ba      	adds	r2, r7, r2
 800e03c:	7013      	strb	r3, [r2, #0]
        uint8_t mm = (argv[1]<0)?0:(argv[1]>59?59:(uint8_t)argv[1]);
 800e03e:	683b      	ldr	r3, [r7, #0]
 800e040:	3304      	adds	r3, #4
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	2b00      	cmp	r3, #0
 800e046:	db0b      	blt.n	800e060 <mp_user_builtin+0x988>
 800e048:	683b      	ldr	r3, [r7, #0]
 800e04a:	3304      	adds	r3, #4
 800e04c:	681b      	ldr	r3, [r3, #0]
 800e04e:	2b3b      	cmp	r3, #59	@ 0x3b
 800e050:	dc04      	bgt.n	800e05c <mp_user_builtin+0x984>
 800e052:	683b      	ldr	r3, [r7, #0]
 800e054:	3304      	adds	r3, #4
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	b2db      	uxtb	r3, r3
 800e05a:	e002      	b.n	800e062 <mp_user_builtin+0x98a>
 800e05c:	233b      	movs	r3, #59	@ 0x3b
 800e05e:	e000      	b.n	800e062 <mp_user_builtin+0x98a>
 800e060:	2300      	movs	r3, #0
 800e062:	227a      	movs	r2, #122	@ 0x7a
 800e064:	32ff      	adds	r2, #255	@ 0xff
 800e066:	18ba      	adds	r2, r7, r2
 800e068:	7013      	strb	r3, [r2, #0]
        uint8_t dur= (argc>=3)? ((argv[2]<0)?0:(argv[2]>255?255:(uint8_t)argv[2])) : 30;
 800e06a:	4b65      	ldr	r3, [pc, #404]	@ (800e200 <mp_user_builtin+0xb28>)
 800e06c:	22cc      	movs	r2, #204	@ 0xcc
 800e06e:	0052      	lsls	r2, r2, #1
 800e070:	189b      	adds	r3, r3, r2
 800e072:	19db      	adds	r3, r3, r7
 800e074:	781b      	ldrb	r3, [r3, #0]
 800e076:	2b02      	cmp	r3, #2
 800e078:	d912      	bls.n	800e0a0 <mp_user_builtin+0x9c8>
 800e07a:	683b      	ldr	r3, [r7, #0]
 800e07c:	3308      	adds	r3, #8
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	2b00      	cmp	r3, #0
 800e082:	db0b      	blt.n	800e09c <mp_user_builtin+0x9c4>
 800e084:	683b      	ldr	r3, [r7, #0]
 800e086:	3308      	adds	r3, #8
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	2bff      	cmp	r3, #255	@ 0xff
 800e08c:	dc04      	bgt.n	800e098 <mp_user_builtin+0x9c0>
 800e08e:	683b      	ldr	r3, [r7, #0]
 800e090:	3308      	adds	r3, #8
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	b2db      	uxtb	r3, r3
 800e096:	e004      	b.n	800e0a2 <mp_user_builtin+0x9ca>
 800e098:	23ff      	movs	r3, #255	@ 0xff
 800e09a:	e002      	b.n	800e0a2 <mp_user_builtin+0x9ca>
 800e09c:	2300      	movs	r3, #0
 800e09e:	e000      	b.n	800e0a2 <mp_user_builtin+0x9ca>
 800e0a0:	231e      	movs	r3, #30
 800e0a2:	21bc      	movs	r1, #188	@ 0xbc
 800e0a4:	0049      	lsls	r1, r1, #1
 800e0a6:	187a      	adds	r2, r7, r1
 800e0a8:	7013      	strb	r3, [r2, #0]
        if (RTC_SetDailyAlarm(hh, mm, dur)==HAL_OK) return 0;
 800e0aa:	187b      	adds	r3, r7, r1
 800e0ac:	781a      	ldrb	r2, [r3, #0]
 800e0ae:	237a      	movs	r3, #122	@ 0x7a
 800e0b0:	33ff      	adds	r3, #255	@ 0xff
 800e0b2:	18fb      	adds	r3, r7, r3
 800e0b4:	7819      	ldrb	r1, [r3, #0]
 800e0b6:	23bd      	movs	r3, #189	@ 0xbd
 800e0b8:	005b      	lsls	r3, r3, #1
 800e0ba:	18fb      	adds	r3, r7, r3
 800e0bc:	781b      	ldrb	r3, [r3, #0]
 800e0be:	0018      	movs	r0, r3
 800e0c0:	f002 fd1c 	bl	8010afc <RTC_SetDailyAlarm>
 800e0c4:	1e03      	subs	r3, r0, #0
 800e0c6:	d101      	bne.n	800e0cc <mp_user_builtin+0x9f4>
 800e0c8:	2300      	movs	r3, #0
 800e0ca:	e13f      	b.n	800e34c <mp_user_builtin+0xc74>
      }
      return -1;
 800e0cc:	2301      	movs	r3, #1
 800e0ce:	425b      	negs	r3, r3
 800e0d0:	e13c      	b.n	800e34c <mp_user_builtin+0xc74>
    case 12: /* light() -> lux */
      if (argc==0){
 800e0d2:	4b4b      	ldr	r3, [pc, #300]	@ (800e200 <mp_user_builtin+0xb28>)
 800e0d4:	22cc      	movs	r2, #204	@ 0xcc
 800e0d6:	0052      	lsls	r2, r2, #1
 800e0d8:	189b      	adds	r3, r3, r2
 800e0da:	19db      	adds	r3, r3, r7
 800e0dc:	781b      	ldrb	r3, [r3, #0]
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d11e      	bne.n	800e120 <mp_user_builtin+0xa48>
        float l = ANALOG_GetLight();
 800e0e2:	f000 fda7 	bl	800ec34 <ANALOG_GetLight>
 800e0e6:	1c03      	adds	r3, r0, #0
 800e0e8:	24c6      	movs	r4, #198	@ 0xc6
 800e0ea:	0064      	lsls	r4, r4, #1
 800e0ec:	193a      	adds	r2, r7, r4
 800e0ee:	6013      	str	r3, [r2, #0]
        if (l < 0.0f) l = 0.0f;
 800e0f0:	2100      	movs	r1, #0
 800e0f2:	193b      	adds	r3, r7, r4
 800e0f4:	6818      	ldr	r0, [r3, #0]
 800e0f6:	f7f2 f9f3 	bl	80004e0 <__aeabi_fcmplt>
 800e0fa:	1e03      	subs	r3, r0, #0
 800e0fc:	d002      	beq.n	800e104 <mp_user_builtin+0xa2c>
 800e0fe:	2300      	movs	r3, #0
 800e100:	193a      	adds	r2, r7, r4
 800e102:	6013      	str	r3, [r2, #0]
        return (int32_t)(l + 0.5f);
 800e104:	21fc      	movs	r1, #252	@ 0xfc
 800e106:	0589      	lsls	r1, r1, #22
 800e108:	23c6      	movs	r3, #198	@ 0xc6
 800e10a:	005b      	lsls	r3, r3, #1
 800e10c:	18fb      	adds	r3, r7, r3
 800e10e:	6818      	ldr	r0, [r3, #0]
 800e110:	f7f2 fc42 	bl	8000998 <__aeabi_fadd>
 800e114:	1c03      	adds	r3, r0, #0
 800e116:	1c18      	adds	r0, r3, #0
 800e118:	f7f3 fbd2 	bl	80018c0 <__aeabi_f2iz>
 800e11c:	0003      	movs	r3, r0
 800e11e:	e115      	b.n	800e34c <mp_user_builtin+0xc74>
      }
      return -1;
 800e120:	2301      	movs	r3, #1
 800e122:	425b      	negs	r3, r3
 800e124:	e112      	b.n	800e34c <mp_user_builtin+0xc74>
    case 13: /* ledon(r,g,b,w) */
      if (argc==0){
 800e126:	4b36      	ldr	r3, [pc, #216]	@ (800e200 <mp_user_builtin+0xb28>)
 800e128:	22cc      	movs	r2, #204	@ 0xcc
 800e12a:	0052      	lsls	r2, r2, #1
 800e12c:	189b      	adds	r3, r3, r2
 800e12e:	19db      	adds	r3, r3, r7
 800e130:	781b      	ldrb	r3, [r3, #0]
 800e132:	2b00      	cmp	r3, #0
 800e134:	d105      	bne.n	800e142 <mp_user_builtin+0xa6a>
        led_power_ensure_on();
 800e136:	f7f9 f807 	bl	8007148 <led_power_ensure_on>
        led_render();
 800e13a:	f001 fc8f 	bl	800fa5c <led_render>
        return 0;
 800e13e:	2300      	movs	r3, #0
 800e140:	e104      	b.n	800e34c <mp_user_builtin+0xc74>
      }
      if (argc==4){
 800e142:	4b2f      	ldr	r3, [pc, #188]	@ (800e200 <mp_user_builtin+0xb28>)
 800e144:	22cc      	movs	r2, #204	@ 0xcc
 800e146:	0052      	lsls	r2, r2, #1
 800e148:	189b      	adds	r3, r3, r2
 800e14a:	19db      	adds	r3, r3, r7
 800e14c:	781b      	ldrb	r3, [r3, #0]
 800e14e:	2b04      	cmp	r3, #4
 800e150:	d000      	beq.n	800e154 <mp_user_builtin+0xa7c>
 800e152:	e075      	b.n	800e240 <mp_user_builtin+0xb68>
        led_power_ensure_on();
 800e154:	f7f8 fff8 	bl	8007148 <led_power_ensure_on>
        uint8_t r = (argv[0]<0)?0:(argv[0]>255?255:(uint8_t)argv[0]);
 800e158:	683b      	ldr	r3, [r7, #0]
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	db09      	blt.n	800e174 <mp_user_builtin+0xa9c>
 800e160:	683b      	ldr	r3, [r7, #0]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	2bff      	cmp	r3, #255	@ 0xff
 800e166:	dc03      	bgt.n	800e170 <mp_user_builtin+0xa98>
 800e168:	683b      	ldr	r3, [r7, #0]
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	b2db      	uxtb	r3, r3
 800e16e:	e002      	b.n	800e176 <mp_user_builtin+0xa9e>
 800e170:	23ff      	movs	r3, #255	@ 0xff
 800e172:	e000      	b.n	800e176 <mp_user_builtin+0xa9e>
 800e174:	2300      	movs	r3, #0
 800e176:	22bf      	movs	r2, #191	@ 0xbf
 800e178:	0052      	lsls	r2, r2, #1
 800e17a:	18ba      	adds	r2, r7, r2
 800e17c:	7013      	strb	r3, [r2, #0]
        uint8_t g = (argv[1]<0)?0:(argv[1]>255?255:(uint8_t)argv[1]);
 800e17e:	683b      	ldr	r3, [r7, #0]
 800e180:	3304      	adds	r3, #4
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	2b00      	cmp	r3, #0
 800e186:	db0b      	blt.n	800e1a0 <mp_user_builtin+0xac8>
 800e188:	683b      	ldr	r3, [r7, #0]
 800e18a:	3304      	adds	r3, #4
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	2bff      	cmp	r3, #255	@ 0xff
 800e190:	dc04      	bgt.n	800e19c <mp_user_builtin+0xac4>
 800e192:	683b      	ldr	r3, [r7, #0]
 800e194:	3304      	adds	r3, #4
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	b2db      	uxtb	r3, r3
 800e19a:	e002      	b.n	800e1a2 <mp_user_builtin+0xaca>
 800e19c:	23ff      	movs	r3, #255	@ 0xff
 800e19e:	e000      	b.n	800e1a2 <mp_user_builtin+0xaca>
 800e1a0:	2300      	movs	r3, #0
 800e1a2:	227e      	movs	r2, #126	@ 0x7e
 800e1a4:	32ff      	adds	r2, #255	@ 0xff
 800e1a6:	18ba      	adds	r2, r7, r2
 800e1a8:	7013      	strb	r3, [r2, #0]
        uint8_t b = (argv[2]<0)?0:(argv[2]>255?255:(uint8_t)argv[2]);
 800e1aa:	683b      	ldr	r3, [r7, #0]
 800e1ac:	3308      	adds	r3, #8
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	db0b      	blt.n	800e1cc <mp_user_builtin+0xaf4>
 800e1b4:	683b      	ldr	r3, [r7, #0]
 800e1b6:	3308      	adds	r3, #8
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	2bff      	cmp	r3, #255	@ 0xff
 800e1bc:	dc04      	bgt.n	800e1c8 <mp_user_builtin+0xaf0>
 800e1be:	683b      	ldr	r3, [r7, #0]
 800e1c0:	3308      	adds	r3, #8
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	b2db      	uxtb	r3, r3
 800e1c6:	e002      	b.n	800e1ce <mp_user_builtin+0xaf6>
 800e1c8:	23ff      	movs	r3, #255	@ 0xff
 800e1ca:	e000      	b.n	800e1ce <mp_user_builtin+0xaf6>
 800e1cc:	2300      	movs	r3, #0
 800e1ce:	22be      	movs	r2, #190	@ 0xbe
 800e1d0:	0052      	lsls	r2, r2, #1
 800e1d2:	18ba      	adds	r2, r7, r2
 800e1d4:	7013      	strb	r3, [r2, #0]
        uint8_t w = (argv[3]<0)?0:(argv[3]>255?255:(uint8_t)argv[3]);
 800e1d6:	683b      	ldr	r3, [r7, #0]
 800e1d8:	330c      	adds	r3, #12
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	db15      	blt.n	800e20c <mp_user_builtin+0xb34>
 800e1e0:	683b      	ldr	r3, [r7, #0]
 800e1e2:	330c      	adds	r3, #12
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	2bff      	cmp	r3, #255	@ 0xff
 800e1e8:	dc04      	bgt.n	800e1f4 <mp_user_builtin+0xb1c>
 800e1ea:	683b      	ldr	r3, [r7, #0]
 800e1ec:	330c      	adds	r3, #12
 800e1ee:	681b      	ldr	r3, [r3, #0]
 800e1f0:	b2db      	uxtb	r3, r3
 800e1f2:	e00c      	b.n	800e20e <mp_user_builtin+0xb36>
 800e1f4:	23ff      	movs	r3, #255	@ 0xff
 800e1f6:	e00a      	b.n	800e20e <mp_user_builtin+0xb36>
 800e1f8:	0802a8cc 	.word	0x0802a8cc
 800e1fc:	200021f0 	.word	0x200021f0
 800e200:	fffffe6e 	.word	0xfffffe6e
 800e204:	0802a8ec 	.word	0x0802a8ec
 800e208:	20003b4b 	.word	0x20003b4b
 800e20c:	2300      	movs	r3, #0
 800e20e:	217c      	movs	r1, #124	@ 0x7c
 800e210:	31ff      	adds	r1, #255	@ 0xff
 800e212:	187a      	adds	r2, r7, r1
 800e214:	7013      	strb	r3, [r2, #0]
        led_set_all_RGBW(r, g, b, w);
 800e216:	187b      	adds	r3, r7, r1
 800e218:	781c      	ldrb	r4, [r3, #0]
 800e21a:	23be      	movs	r3, #190	@ 0xbe
 800e21c:	005b      	lsls	r3, r3, #1
 800e21e:	18fb      	adds	r3, r7, r3
 800e220:	781a      	ldrb	r2, [r3, #0]
 800e222:	237e      	movs	r3, #126	@ 0x7e
 800e224:	33ff      	adds	r3, #255	@ 0xff
 800e226:	18fb      	adds	r3, r7, r3
 800e228:	7819      	ldrb	r1, [r3, #0]
 800e22a:	23bf      	movs	r3, #191	@ 0xbf
 800e22c:	005b      	lsls	r3, r3, #1
 800e22e:	18fb      	adds	r3, r7, r3
 800e230:	7818      	ldrb	r0, [r3, #0]
 800e232:	0023      	movs	r3, r4
 800e234:	f001 fbdc 	bl	800f9f0 <led_set_all_RGBW>
        led_render();
 800e238:	f001 fc10 	bl	800fa5c <led_render>
        return 0;
 800e23c:	2300      	movs	r3, #0
 800e23e:	e085      	b.n	800e34c <mp_user_builtin+0xc74>
      }
      return -1;
 800e240:	2301      	movs	r3, #1
 800e242:	425b      	negs	r3, r3
 800e244:	e082      	b.n	800e34c <mp_user_builtin+0xc74>
    case 14: /* ledoff() */
      if (argc==0){
 800e246:	4b43      	ldr	r3, [pc, #268]	@ (800e354 <mp_user_builtin+0xc7c>)
 800e248:	22cc      	movs	r2, #204	@ 0xcc
 800e24a:	0052      	lsls	r2, r2, #1
 800e24c:	189b      	adds	r3, r3, r2
 800e24e:	19db      	adds	r3, r3, r7
 800e250:	781b      	ldrb	r3, [r3, #0]
 800e252:	2b00      	cmp	r3, #0
 800e254:	d10b      	bne.n	800e26e <mp_user_builtin+0xb96>
        led_power_ensure_on();
 800e256:	f7f8 ff77 	bl	8007148 <led_power_ensure_on>
        led_set_all_RGBW(0, 0, 0, 0);
 800e25a:	2300      	movs	r3, #0
 800e25c:	2200      	movs	r2, #0
 800e25e:	2100      	movs	r1, #0
 800e260:	2000      	movs	r0, #0
 800e262:	f001 fbc5 	bl	800f9f0 <led_set_all_RGBW>
        led_render();
 800e266:	f001 fbf9 	bl	800fa5c <led_render>
        return 0;
 800e26a:	2300      	movs	r3, #0
 800e26c:	e06e      	b.n	800e34c <mp_user_builtin+0xc74>
      }
      return -1;
 800e26e:	2301      	movs	r3, #1
 800e270:	425b      	negs	r3, r3
 800e272:	e06b      	b.n	800e34c <mp_user_builtin+0xc74>
    case 15: /* beep(freq,vol,ms) */
      if (argc==3){
 800e274:	4b37      	ldr	r3, [pc, #220]	@ (800e354 <mp_user_builtin+0xc7c>)
 800e276:	22cc      	movs	r2, #204	@ 0xcc
 800e278:	0052      	lsls	r2, r2, #1
 800e27a:	189b      	adds	r3, r3, r2
 800e27c:	19db      	adds	r3, r3, r7
 800e27e:	781b      	ldrb	r3, [r3, #0]
 800e280:	2b03      	cmp	r3, #3
 800e282:	d15e      	bne.n	800e342 <mp_user_builtin+0xc6a>
        led_power_ensure_on();
 800e284:	f7f8 ff60 	bl	8007148 <led_power_ensure_on>
        int32_t f = argv[0];
 800e288:	683b      	ldr	r3, [r7, #0]
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	22c4      	movs	r2, #196	@ 0xc4
 800e28e:	0052      	lsls	r2, r2, #1
 800e290:	18b9      	adds	r1, r7, r2
 800e292:	600b      	str	r3, [r1, #0]
        int32_t v = argv[1];
 800e294:	683b      	ldr	r3, [r7, #0]
 800e296:	3304      	adds	r3, #4
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	21c2      	movs	r1, #194	@ 0xc2
 800e29c:	0049      	lsls	r1, r1, #1
 800e29e:	1879      	adds	r1, r7, r1
 800e2a0:	600b      	str	r3, [r1, #0]
        int32_t ms = argv[2];
 800e2a2:	683b      	ldr	r3, [r7, #0]
 800e2a4:	3308      	adds	r3, #8
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	21c0      	movs	r1, #192	@ 0xc0
 800e2aa:	0049      	lsls	r1, r1, #1
 800e2ac:	1879      	adds	r1, r7, r1
 800e2ae:	600b      	str	r3, [r1, #0]
        if (f < 1) f = 1;
 800e2b0:	18bb      	adds	r3, r7, r2
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	dc02      	bgt.n	800e2be <mp_user_builtin+0xbe6>
 800e2b8:	2301      	movs	r3, #1
 800e2ba:	18ba      	adds	r2, r7, r2
 800e2bc:	6013      	str	r3, [r2, #0]
        if (f > 20000) f = 20000;
 800e2be:	21c4      	movs	r1, #196	@ 0xc4
 800e2c0:	0049      	lsls	r1, r1, #1
 800e2c2:	187b      	adds	r3, r7, r1
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	4a24      	ldr	r2, [pc, #144]	@ (800e358 <mp_user_builtin+0xc80>)
 800e2c8:	4293      	cmp	r3, r2
 800e2ca:	dd02      	ble.n	800e2d2 <mp_user_builtin+0xbfa>
 800e2cc:	4b22      	ldr	r3, [pc, #136]	@ (800e358 <mp_user_builtin+0xc80>)
 800e2ce:	187a      	adds	r2, r7, r1
 800e2d0:	6013      	str	r3, [r2, #0]
        if (v < 0) v = 0;
 800e2d2:	22c2      	movs	r2, #194	@ 0xc2
 800e2d4:	0052      	lsls	r2, r2, #1
 800e2d6:	18bb      	adds	r3, r7, r2
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	da02      	bge.n	800e2e4 <mp_user_builtin+0xc0c>
 800e2de:	2300      	movs	r3, #0
 800e2e0:	18ba      	adds	r2, r7, r2
 800e2e2:	6013      	str	r3, [r2, #0]
        if (v > 50) v = 50;
 800e2e4:	22c2      	movs	r2, #194	@ 0xc2
 800e2e6:	0052      	lsls	r2, r2, #1
 800e2e8:	18bb      	adds	r3, r7, r2
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	2b32      	cmp	r3, #50	@ 0x32
 800e2ee:	dd02      	ble.n	800e2f6 <mp_user_builtin+0xc1e>
 800e2f0:	2332      	movs	r3, #50	@ 0x32
 800e2f2:	18ba      	adds	r2, r7, r2
 800e2f4:	6013      	str	r3, [r2, #0]
        if (ms < 0) ms = 0;
 800e2f6:	22c0      	movs	r2, #192	@ 0xc0
 800e2f8:	0052      	lsls	r2, r2, #1
 800e2fa:	18bb      	adds	r3, r7, r2
 800e2fc:	681b      	ldr	r3, [r3, #0]
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	da02      	bge.n	800e308 <mp_user_builtin+0xc30>
 800e302:	2300      	movs	r3, #0
 800e304:	18ba      	adds	r2, r7, r2
 800e306:	6013      	str	r3, [r2, #0]
        BEEP((uint16_t)f, (uint8_t)v, (float)ms / 1000.0f);
 800e308:	23c4      	movs	r3, #196	@ 0xc4
 800e30a:	005b      	lsls	r3, r3, #1
 800e30c:	18fb      	adds	r3, r7, r3
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	b29c      	uxth	r4, r3
 800e312:	23c2      	movs	r3, #194	@ 0xc2
 800e314:	005b      	lsls	r3, r3, #1
 800e316:	18fb      	adds	r3, r7, r3
 800e318:	681b      	ldr	r3, [r3, #0]
 800e31a:	b2dd      	uxtb	r5, r3
 800e31c:	23c0      	movs	r3, #192	@ 0xc0
 800e31e:	005b      	lsls	r3, r3, #1
 800e320:	18fb      	adds	r3, r7, r3
 800e322:	6818      	ldr	r0, [r3, #0]
 800e324:	f7f3 faec 	bl	8001900 <__aeabi_i2f>
 800e328:	1c03      	adds	r3, r0, #0
 800e32a:	490c      	ldr	r1, [pc, #48]	@ (800e35c <mp_user_builtin+0xc84>)
 800e32c:	1c18      	adds	r0, r3, #0
 800e32e:	f7f2 fd25 	bl	8000d7c <__aeabi_fdiv>
 800e332:	1c03      	adds	r3, r0, #0
 800e334:	1c1a      	adds	r2, r3, #0
 800e336:	0029      	movs	r1, r5
 800e338:	0020      	movs	r0, r4
 800e33a:	f000 f985 	bl	800e648 <BEEP>
        return 0;
 800e33e:	2300      	movs	r3, #0
 800e340:	e004      	b.n	800e34c <mp_user_builtin+0xc74>
      }
      return -1;
 800e342:	2301      	movs	r3, #1
 800e344:	425b      	negs	r3, r3
 800e346:	e001      	b.n	800e34c <mp_user_builtin+0xc74>
    default:
      return -1;
 800e348:	2301      	movs	r3, #1
 800e34a:	425b      	negs	r3, r3
  }
}
 800e34c:	0018      	movs	r0, r3
 800e34e:	46bd      	mov	sp, r7
 800e350:	b067      	add	sp, #412	@ 0x19c
 800e352:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e354:	fffffe6e 	.word	0xfffffe6e
 800e358:	00004e20 	.word	0x00004e20
 800e35c:	447a0000 	.word	0x447a0000

0800e360 <mp_hal_putchar>:

int mp_hal_getchar(void){
  /* Non-blocking: use USB CDC RX buffer? Not available here. Stubbed to -1. */
  return -1;
}
void mp_hal_putchar(char c){
 800e360:	b580      	push	{r7, lr}
 800e362:	b084      	sub	sp, #16
 800e364:	af00      	add	r7, sp, #0
 800e366:	0002      	movs	r2, r0
 800e368:	1dfb      	adds	r3, r7, #7
 800e36a:	701a      	strb	r2, [r3, #0]
  /* Routed via USB CLI printf helper */
  char b[2]={c,0};
 800e36c:	210c      	movs	r1, #12
 800e36e:	187b      	adds	r3, r7, r1
 800e370:	1dfa      	adds	r2, r7, #7
 800e372:	7812      	ldrb	r2, [r2, #0]
 800e374:	701a      	strb	r2, [r3, #0]
 800e376:	187b      	adds	r3, r7, r1
 800e378:	2200      	movs	r2, #0
 800e37a:	705a      	strb	r2, [r3, #1]
  cdc_write_str(b);
 800e37c:	187b      	adds	r3, r7, r1
 800e37e:	0018      	movs	r0, r3
 800e380:	f7f8 faf0 	bl	8006964 <cdc_write_str>
}
 800e384:	46c0      	nop			@ (mov r8, r8)
 800e386:	46bd      	mov	sp, r7
 800e388:	b004      	add	sp, #16
 800e38a:	bd80      	pop	{r7, pc}

0800e38c <mp_hal_millis>:
uint32_t mp_hal_millis(void){ return HAL_GetTick(); }
 800e38c:	b580      	push	{r7, lr}
 800e38e:	af00      	add	r7, sp, #0
 800e390:	f002 fe2c 	bl	8010fec <HAL_GetTick>
 800e394:	0003      	movs	r3, r0
 800e396:	0018      	movs	r0, r3
 800e398:	46bd      	mov	sp, r7
 800e39a:	bd80      	pop	{r7, pc}

0800e39c <alarm_stop>:
static uint16_t s_alarm_req_freq_hz;
static uint8_t  s_alarm_req_volume;
static float    s_alarm_req_time_s;

static void alarm_stop(void)
{
 800e39c:	b580      	push	{r7, lr}
 800e39e:	af00      	add	r7, sp, #0
    s_alarm_active = 0;
 800e3a0:	4b06      	ldr	r3, [pc, #24]	@ (800e3bc <alarm_stop+0x20>)
 800e3a2:	2200      	movs	r2, #0
 800e3a4:	701a      	strb	r2, [r3, #0]
    s_alarm_remaining_periods = 0;
 800e3a6:	4b06      	ldr	r3, [pc, #24]	@ (800e3c0 <alarm_stop+0x24>)
 800e3a8:	2200      	movs	r2, #0
 800e3aa:	601a      	str	r2, [r3, #0]
    (void)HAL_LPTIM_PWM_Stop_IT(ALARM_LPTIM, ALARM_CHANNEL);
 800e3ac:	4b05      	ldr	r3, [pc, #20]	@ (800e3c4 <alarm_stop+0x28>)
 800e3ae:	2100      	movs	r1, #0
 800e3b0:	0018      	movs	r0, r3
 800e3b2:	f006 fecb 	bl	801514c <HAL_LPTIM_PWM_Stop_IT>
}
 800e3b6:	46c0      	nop			@ (mov r8, r8)
 800e3b8:	46bd      	mov	sp, r7
 800e3ba:	bd80      	pop	{r7, pc}
 800e3bc:	20002328 	.word	0x20002328
 800e3c0:	20002324 	.word	0x20002324
 800e3c4:	200003ac 	.word	0x200003ac

0800e3c8 <alarm_stop_from_isr>:

static void alarm_stop_from_isr(void)
{
 800e3c8:	b580      	push	{r7, lr}
 800e3ca:	af00      	add	r7, sp, #0
    s_alarm_active = 0;
 800e3cc:	4b06      	ldr	r3, [pc, #24]	@ (800e3e8 <alarm_stop_from_isr+0x20>)
 800e3ce:	2200      	movs	r2, #0
 800e3d0:	701a      	strb	r2, [r3, #0]
    s_alarm_remaining_periods = 0;
 800e3d2:	4b06      	ldr	r3, [pc, #24]	@ (800e3ec <alarm_stop_from_isr+0x24>)
 800e3d4:	2200      	movs	r2, #0
 800e3d6:	601a      	str	r2, [r3, #0]
    (void)HAL_LPTIM_PWM_Stop_IT(ALARM_LPTIM, ALARM_CHANNEL);
 800e3d8:	4b05      	ldr	r3, [pc, #20]	@ (800e3f0 <alarm_stop_from_isr+0x28>)
 800e3da:	2100      	movs	r1, #0
 800e3dc:	0018      	movs	r0, r3
 800e3de:	f006 feb5 	bl	801514c <HAL_LPTIM_PWM_Stop_IT>
}
 800e3e2:	46c0      	nop			@ (mov r8, r8)
 800e3e4:	46bd      	mov	sp, r7
 800e3e6:	bd80      	pop	{r7, pc}
 800e3e8:	20002328 	.word	0x20002328
 800e3ec:	20002324 	.word	0x20002324
 800e3f0:	200003ac 	.word	0x200003ac

0800e3f4 <alarm_start_it>:

static void alarm_start_it(uint16_t freq_hz, uint8_t volume, float time_s)
{
 800e3f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e3f6:	b08f      	sub	sp, #60	@ 0x3c
 800e3f8:	af00      	add	r7, sp, #0
 800e3fa:	60ba      	str	r2, [r7, #8]
 800e3fc:	260e      	movs	r6, #14
 800e3fe:	19bb      	adds	r3, r7, r6
 800e400:	1c02      	adds	r2, r0, #0
 800e402:	801a      	strh	r2, [r3, #0]
 800e404:	200d      	movs	r0, #13
 800e406:	183b      	adds	r3, r7, r0
 800e408:	1c0a      	adds	r2, r1, #0
 800e40a:	701a      	strb	r2, [r3, #0]
    if (freq_hz == 0u)
 800e40c:	19bb      	adds	r3, r7, r6
 800e40e:	881b      	ldrh	r3, [r3, #0]
 800e410:	2b00      	cmp	r3, #0
 800e412:	d100      	bne.n	800e416 <alarm_start_it+0x22>
 800e414:	e0d8      	b.n	800e5c8 <alarm_start_it+0x1d4>
        return;

    if (volume > 50u)
 800e416:	183b      	adds	r3, r7, r0
 800e418:	781b      	ldrb	r3, [r3, #0]
 800e41a:	2b32      	cmp	r3, #50	@ 0x32
 800e41c:	d902      	bls.n	800e424 <alarm_start_it+0x30>
        volume = 50u;
 800e41e:	183b      	adds	r3, r7, r0
 800e420:	2232      	movs	r2, #50	@ 0x32
 800e422:	701a      	strb	r2, [r3, #0]

    if (time_s <= 0.0f || volume == 0u)
 800e424:	2100      	movs	r1, #0
 800e426:	68b8      	ldr	r0, [r7, #8]
 800e428:	f7f2 f864 	bl	80004f4 <__aeabi_fcmple>
 800e42c:	1e03      	subs	r3, r0, #0
 800e42e:	d104      	bne.n	800e43a <alarm_start_it+0x46>
 800e430:	230d      	movs	r3, #13
 800e432:	18fb      	adds	r3, r7, r3
 800e434:	781b      	ldrb	r3, [r3, #0]
 800e436:	2b00      	cmp	r3, #0
 800e438:	d102      	bne.n	800e440 <alarm_start_it+0x4c>
    {
        alarm_stop();
 800e43a:	f7ff ffaf 	bl	800e39c <alarm_stop>
        return;
 800e43e:	e0c8      	b.n	800e5d2 <alarm_start_it+0x1de>
    }

    /* Stop any previous tone */
    (void)HAL_LPTIM_PWM_Stop_IT(ALARM_LPTIM, ALARM_CHANNEL);
 800e440:	4b65      	ldr	r3, [pc, #404]	@ (800e5d8 <alarm_start_it+0x1e4>)
 800e442:	2100      	movs	r1, #0
 800e444:	0018      	movs	r0, r3
 800e446:	f006 fe81 	bl	801514c <HAL_LPTIM_PWM_Stop_IT>

    /*
     * Reset HAL state to allow reconfiguration.
     * HAL checks State and ChannelState before operations.
     */
    ALARM_LPTIM->State = HAL_LPTIM_STATE_READY;
 800e44a:	4b63      	ldr	r3, [pc, #396]	@ (800e5d8 <alarm_start_it+0x1e4>)
 800e44c:	2252      	movs	r2, #82	@ 0x52
 800e44e:	2101      	movs	r1, #1
 800e450:	5499      	strb	r1, [r3, r2]
    ALARM_LPTIM->ChannelState[0] = HAL_LPTIM_CHANNEL_STATE_READY;
 800e452:	4b61      	ldr	r3, [pc, #388]	@ (800e5d8 <alarm_start_it+0x1e4>)
 800e454:	2253      	movs	r2, #83	@ 0x53
 800e456:	2101      	movs	r1, #1
 800e458:	5499      	strb	r1, [r3, r2]
     * ARR = ticks - 1  (16-bit, max 0xFFFF)
     * 
     * Datasheet formula: duty_cycle = (CCR / ARR) * 100 %
     * So for volume% duty: CCR = ARR * volume / 100
     */
    const uint32_t f = (uint32_t)freq_hz;
 800e45a:	230e      	movs	r3, #14
 800e45c:	18fb      	adds	r3, r7, r3
 800e45e:	881b      	ldrh	r3, [r3, #0]
 800e460:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t ticks = (ALARM_LPTIM_CLK_HZ + (f / 2u)) / f;
 800e462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e464:	085b      	lsrs	r3, r3, #1
 800e466:	4a5d      	ldr	r2, [pc, #372]	@ (800e5dc <alarm_start_it+0x1e8>)
 800e468:	4694      	mov	ip, r2
 800e46a:	4463      	add	r3, ip
 800e46c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e46e:	0018      	movs	r0, r3
 800e470:	f7f1 fe70 	bl	8000154 <__udivsi3>
 800e474:	0003      	movs	r3, r0
 800e476:	637b      	str	r3, [r7, #52]	@ 0x34

    if (ticks < 2u) ticks = 2u;
 800e478:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e47a:	2b01      	cmp	r3, #1
 800e47c:	d801      	bhi.n	800e482 <alarm_start_it+0x8e>
 800e47e:	2302      	movs	r3, #2
 800e480:	637b      	str	r3, [r7, #52]	@ 0x34
    if (ticks > 65536u) ticks = 65536u;
 800e482:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e484:	2380      	movs	r3, #128	@ 0x80
 800e486:	025b      	lsls	r3, r3, #9
 800e488:	429a      	cmp	r2, r3
 800e48a:	d902      	bls.n	800e492 <alarm_start_it+0x9e>
 800e48c:	2380      	movs	r3, #128	@ 0x80
 800e48e:	025b      	lsls	r3, r3, #9
 800e490:	637b      	str	r3, [r7, #52]	@ 0x34

    const uint32_t arr = ticks - 1u;
 800e492:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e494:	3b01      	subs	r3, #1
 800e496:	623b      	str	r3, [r7, #32]

    /* CCR = ARR * volume / 100 => duty = CCR/ARR = volume% */
    uint32_t pulse = (arr * (uint32_t)volume) / 100u;
 800e498:	260d      	movs	r6, #13
 800e49a:	19bb      	adds	r3, r7, r6
 800e49c:	781b      	ldrb	r3, [r3, #0]
 800e49e:	6a3a      	ldr	r2, [r7, #32]
 800e4a0:	4353      	muls	r3, r2
 800e4a2:	2164      	movs	r1, #100	@ 0x64
 800e4a4:	0018      	movs	r0, r3
 800e4a6:	f7f1 fe55 	bl	8000154 <__udivsi3>
 800e4aa:	0003      	movs	r3, r0
 800e4ac:	633b      	str	r3, [r7, #48]	@ 0x30
    if (pulse == 0u && volume > 0u) pulse = 1u;
 800e4ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d105      	bne.n	800e4c0 <alarm_start_it+0xcc>
 800e4b4:	19bb      	adds	r3, r7, r6
 800e4b6:	781b      	ldrb	r3, [r3, #0]
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d001      	beq.n	800e4c0 <alarm_start_it+0xcc>
 800e4bc:	2301      	movs	r3, #1
 800e4be:	633b      	str	r3, [r7, #48]	@ 0x30
    if (pulse > arr) pulse = arr;
 800e4c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e4c2:	6a3b      	ldr	r3, [r7, #32]
 800e4c4:	429a      	cmp	r2, r3
 800e4c6:	d901      	bls.n	800e4cc <alarm_start_it+0xd8>
 800e4c8:	6a3b      	ldr	r3, [r7, #32]
 800e4ca:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update ARR via HAL - this also re-inits LPTIM with correct settings */
    ALARM_LPTIM->Init.Period = arr;
 800e4cc:	4b42      	ldr	r3, [pc, #264]	@ (800e5d8 <alarm_start_it+0x1e4>)
 800e4ce:	6a3a      	ldr	r2, [r7, #32]
 800e4d0:	621a      	str	r2, [r3, #32]
    if (HAL_LPTIM_Init(ALARM_LPTIM) != HAL_OK)
 800e4d2:	4b41      	ldr	r3, [pc, #260]	@ (800e5d8 <alarm_start_it+0x1e4>)
 800e4d4:	0018      	movs	r0, r3
 800e4d6:	f006 fa7d 	bl	80149d4 <HAL_LPTIM_Init>
 800e4da:	1e03      	subs	r3, r0, #0
 800e4dc:	d000      	beq.n	800e4e0 <alarm_start_it+0xec>
 800e4de:	e075      	b.n	800e5cc <alarm_start_it+0x1d8>
        return;

    /* Configure pulse (CCR) */
    LPTIM_OC_ConfigTypeDef oc = {0};
 800e4e0:	260c      	movs	r6, #12
 800e4e2:	2108      	movs	r1, #8
 800e4e4:	1873      	adds	r3, r6, r1
 800e4e6:	19db      	adds	r3, r3, r7
 800e4e8:	0018      	movs	r0, r3
 800e4ea:	2308      	movs	r3, #8
 800e4ec:	001a      	movs	r2, r3
 800e4ee:	2100      	movs	r1, #0
 800e4f0:	f016 faec 	bl	8024acc <memset>
    oc.Pulse      = pulse;
 800e4f4:	2108      	movs	r1, #8
 800e4f6:	1873      	adds	r3, r6, r1
 800e4f8:	19db      	adds	r3, r3, r7
 800e4fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e4fc:	601a      	str	r2, [r3, #0]
    oc.OCPolarity = LPTIM_OCPOLARITY_HIGH;
 800e4fe:	1873      	adds	r3, r6, r1
 800e500:	19db      	adds	r3, r3, r7
 800e502:	2200      	movs	r2, #0
 800e504:	605a      	str	r2, [r3, #4]
    if (HAL_LPTIM_OC_ConfigChannel(ALARM_LPTIM, &oc, ALARM_CHANNEL) != HAL_OK)
 800e506:	1873      	adds	r3, r6, r1
 800e508:	19d9      	adds	r1, r3, r7
 800e50a:	4b33      	ldr	r3, [pc, #204]	@ (800e5d8 <alarm_start_it+0x1e4>)
 800e50c:	2200      	movs	r2, #0
 800e50e:	0018      	movs	r0, r3
 800e510:	f006 ffca 	bl	80154a8 <HAL_LPTIM_OC_ConfigChannel>
 800e514:	1e03      	subs	r3, r0, #0
 800e516:	d15b      	bne.n	800e5d0 <alarm_start_it+0x1dc>
        return;

    /* Calculate number of periods for the requested duration */
    if (time_s > 3600.0f) time_s = 3600.0f;
 800e518:	4931      	ldr	r1, [pc, #196]	@ (800e5e0 <alarm_start_it+0x1ec>)
 800e51a:	68b8      	ldr	r0, [r7, #8]
 800e51c:	f7f1 fff4 	bl	8000508 <__aeabi_fcmpgt>
 800e520:	1e03      	subs	r3, r0, #0
 800e522:	d001      	beq.n	800e528 <alarm_start_it+0x134>
 800e524:	4b2e      	ldr	r3, [pc, #184]	@ (800e5e0 <alarm_start_it+0x1ec>)
 800e526:	60bb      	str	r3, [r7, #8]
    uint32_t duration_ms = (uint32_t)(time_s * 1000.0f + 0.5f);
 800e528:	492e      	ldr	r1, [pc, #184]	@ (800e5e4 <alarm_start_it+0x1f0>)
 800e52a:	68b8      	ldr	r0, [r7, #8]
 800e52c:	f7f2 fdf4 	bl	8001118 <__aeabi_fmul>
 800e530:	1c03      	adds	r3, r0, #0
 800e532:	21fc      	movs	r1, #252	@ 0xfc
 800e534:	0589      	lsls	r1, r1, #22
 800e536:	1c18      	adds	r0, r3, #0
 800e538:	f7f2 fa2e 	bl	8000998 <__aeabi_fadd>
 800e53c:	1c03      	adds	r3, r0, #0
 800e53e:	1c18      	adds	r0, r3, #0
 800e540:	f7f2 f886 	bl	8000650 <__aeabi_f2uiz>
 800e544:	0003      	movs	r3, r0
 800e546:	61fb      	str	r3, [r7, #28]

    uint64_t periods64 = ((uint64_t)f * (uint64_t)duration_ms + 999u) / 1000u;
 800e548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e54a:	001c      	movs	r4, r3
 800e54c:	2300      	movs	r3, #0
 800e54e:	001d      	movs	r5, r3
 800e550:	69fb      	ldr	r3, [r7, #28]
 800e552:	603b      	str	r3, [r7, #0]
 800e554:	2300      	movs	r3, #0
 800e556:	607b      	str	r3, [r7, #4]
 800e558:	683a      	ldr	r2, [r7, #0]
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	0020      	movs	r0, r4
 800e55e:	0029      	movs	r1, r5
 800e560:	f7f2 f848 	bl	80005f4 <__aeabi_lmul>
 800e564:	0002      	movs	r2, r0
 800e566:	000b      	movs	r3, r1
 800e568:	0010      	movs	r0, r2
 800e56a:	0019      	movs	r1, r3
 800e56c:	4a1e      	ldr	r2, [pc, #120]	@ (800e5e8 <alarm_start_it+0x1f4>)
 800e56e:	2300      	movs	r3, #0
 800e570:	1880      	adds	r0, r0, r2
 800e572:	4159      	adcs	r1, r3
 800e574:	22fa      	movs	r2, #250	@ 0xfa
 800e576:	0092      	lsls	r2, r2, #2
 800e578:	2300      	movs	r3, #0
 800e57a:	f7f2 f81b 	bl	80005b4 <__aeabi_uldivmod>
 800e57e:	0002      	movs	r2, r0
 800e580:	000b      	movs	r3, r1
 800e582:	62ba      	str	r2, [r7, #40]	@ 0x28
 800e584:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (periods64 == 0u) periods64 = 1u;
 800e586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e588:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e58a:	4313      	orrs	r3, r2
 800e58c:	d103      	bne.n	800e596 <alarm_start_it+0x1a2>
 800e58e:	2201      	movs	r2, #1
 800e590:	2300      	movs	r3, #0
 800e592:	62ba      	str	r2, [r7, #40]	@ 0x28
 800e594:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (periods64 > 0xFFFFFFFFu) periods64 = 0xFFFFFFFFu;
 800e596:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e598:	2b00      	cmp	r3, #0
 800e59a:	d004      	beq.n	800e5a6 <alarm_start_it+0x1b2>
 800e59c:	2201      	movs	r2, #1
 800e59e:	4252      	negs	r2, r2
 800e5a0:	2300      	movs	r3, #0
 800e5a2:	62ba      	str	r2, [r7, #40]	@ 0x28
 800e5a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    s_alarm_remaining_periods = (uint32_t)periods64;
 800e5a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e5a8:	4b10      	ldr	r3, [pc, #64]	@ (800e5ec <alarm_start_it+0x1f8>)
 800e5aa:	601a      	str	r2, [r3, #0]
    s_alarm_active = 1u;
 800e5ac:	4b10      	ldr	r3, [pc, #64]	@ (800e5f0 <alarm_start_it+0x1fc>)
 800e5ae:	2201      	movs	r2, #1
 800e5b0:	701a      	strb	r2, [r3, #0]

    /* Start PWM with interrupts for auto-stop via ARRM callback */
    if (HAL_LPTIM_PWM_Start_IT(ALARM_LPTIM, ALARM_CHANNEL) != HAL_OK)
 800e5b2:	4b09      	ldr	r3, [pc, #36]	@ (800e5d8 <alarm_start_it+0x1e4>)
 800e5b4:	2100      	movs	r1, #0
 800e5b6:	0018      	movs	r0, r3
 800e5b8:	f006 fca8 	bl	8014f0c <HAL_LPTIM_PWM_Start_IT>
 800e5bc:	1e03      	subs	r3, r0, #0
 800e5be:	d008      	beq.n	800e5d2 <alarm_start_it+0x1de>
    {
        s_alarm_active = 0u;
 800e5c0:	4b0b      	ldr	r3, [pc, #44]	@ (800e5f0 <alarm_start_it+0x1fc>)
 800e5c2:	2200      	movs	r2, #0
 800e5c4:	701a      	strb	r2, [r3, #0]
        return;
 800e5c6:	e004      	b.n	800e5d2 <alarm_start_it+0x1de>
        return;
 800e5c8:	46c0      	nop			@ (mov r8, r8)
 800e5ca:	e002      	b.n	800e5d2 <alarm_start_it+0x1de>
        return;
 800e5cc:	46c0      	nop			@ (mov r8, r8)
 800e5ce:	e000      	b.n	800e5d2 <alarm_start_it+0x1de>
        return;
 800e5d0:	46c0      	nop			@ (mov r8, r8)
    }
}
 800e5d2:	46bd      	mov	sp, r7
 800e5d4:	b00f      	add	sp, #60	@ 0x3c
 800e5d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e5d8:	200003ac 	.word	0x200003ac
 800e5dc:	000f4240 	.word	0x000f4240
 800e5e0:	45610000 	.word	0x45610000
 800e5e4:	447a0000 	.word	0x447a0000
 800e5e8:	000003e7 	.word	0x000003e7
 800e5ec:	20002324 	.word	0x20002324
 800e5f0:	20002328 	.word	0x20002328

0800e5f4 <HAL_LPTIM_AutoReloadMatchCallback>:

/* HAL callback - mus by povolen LPTIM2 IRQ + HAL_LPTIM_IRQHandler(&hlptim2) v ISR */
void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 800e5f4:	b580      	push	{r7, lr}
 800e5f6:	b082      	sub	sp, #8
 800e5f8:	af00      	add	r7, sp, #0
 800e5fa:	6078      	str	r0, [r7, #4]
    if (hlptim != ALARM_LPTIM) return;
 800e5fc:	687a      	ldr	r2, [r7, #4]
 800e5fe:	4b0f      	ldr	r3, [pc, #60]	@ (800e63c <HAL_LPTIM_AutoReloadMatchCallback+0x48>)
 800e600:	429a      	cmp	r2, r3
 800e602:	d114      	bne.n	800e62e <HAL_LPTIM_AutoReloadMatchCallback+0x3a>
    if (!s_alarm_active) return;
 800e604:	4b0e      	ldr	r3, [pc, #56]	@ (800e640 <HAL_LPTIM_AutoReloadMatchCallback+0x4c>)
 800e606:	781b      	ldrb	r3, [r3, #0]
 800e608:	b2db      	uxtb	r3, r3
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d011      	beq.n	800e632 <HAL_LPTIM_AutoReloadMatchCallback+0x3e>

    if (s_alarm_remaining_periods > 0u)
 800e60e:	4b0d      	ldr	r3, [pc, #52]	@ (800e644 <HAL_LPTIM_AutoReloadMatchCallback+0x50>)
 800e610:	681b      	ldr	r3, [r3, #0]
 800e612:	2b00      	cmp	r3, #0
 800e614:	d004      	beq.n	800e620 <HAL_LPTIM_AutoReloadMatchCallback+0x2c>
        s_alarm_remaining_periods--;
 800e616:	4b0b      	ldr	r3, [pc, #44]	@ (800e644 <HAL_LPTIM_AutoReloadMatchCallback+0x50>)
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	1e5a      	subs	r2, r3, #1
 800e61c:	4b09      	ldr	r3, [pc, #36]	@ (800e644 <HAL_LPTIM_AutoReloadMatchCallback+0x50>)
 800e61e:	601a      	str	r2, [r3, #0]

    if (s_alarm_remaining_periods == 0u)
 800e620:	4b08      	ldr	r3, [pc, #32]	@ (800e644 <HAL_LPTIM_AutoReloadMatchCallback+0x50>)
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	2b00      	cmp	r3, #0
 800e626:	d105      	bne.n	800e634 <HAL_LPTIM_AutoReloadMatchCallback+0x40>
        alarm_stop_from_isr();
 800e628:	f7ff fece 	bl	800e3c8 <alarm_stop_from_isr>
 800e62c:	e002      	b.n	800e634 <HAL_LPTIM_AutoReloadMatchCallback+0x40>
    if (hlptim != ALARM_LPTIM) return;
 800e62e:	46c0      	nop			@ (mov r8, r8)
 800e630:	e000      	b.n	800e634 <HAL_LPTIM_AutoReloadMatchCallback+0x40>
    if (!s_alarm_active) return;
 800e632:	46c0      	nop			@ (mov r8, r8)
}
 800e634:	46bd      	mov	sp, r7
 800e636:	b002      	add	sp, #8
 800e638:	bd80      	pop	{r7, pc}
 800e63a:	46c0      	nop			@ (mov r8, r8)
 800e63c:	200003ac 	.word	0x200003ac
 800e640:	20002328 	.word	0x20002328
 800e644:	20002324 	.word	0x20002324

0800e648 <BEEP>:
 * @param freq_hz Frekvencia v Hz
 * @param volume Duty 0-50 (%) (50% = max)
 * @param time_s Trvanie v s
 */
void BEEP(uint16_t freq_hz, uint8_t volume, float time_s)
{
 800e648:	b580      	push	{r7, lr}
 800e64a:	b084      	sub	sp, #16
 800e64c:	af00      	add	r7, sp, #0
 800e64e:	603a      	str	r2, [r7, #0]
 800e650:	1dbb      	adds	r3, r7, #6
 800e652:	1c02      	adds	r2, r0, #0
 800e654:	801a      	strh	r2, [r3, #0]
 800e656:	1d7b      	adds	r3, r7, #5
 800e658:	1c0a      	adds	r2, r1, #0
 800e65a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e65c:	f3ef 8305 	mrs	r3, IPSR
 800e660:	60fb      	str	r3, [r7, #12]
  return(result);
 800e662:	68fb      	ldr	r3, [r7, #12]
    /* If called from interrupt context, only stash params; run from main loop via BEEP_Task(). */
    if (__get_IPSR() != 0u)
 800e664:	2b00      	cmp	r3, #0
 800e666:	d00e      	beq.n	800e686 <BEEP+0x3e>
    {
        s_alarm_req_freq_hz = freq_hz;
 800e668:	4b0c      	ldr	r3, [pc, #48]	@ (800e69c <BEEP+0x54>)
 800e66a:	1dba      	adds	r2, r7, #6
 800e66c:	8812      	ldrh	r2, [r2, #0]
 800e66e:	801a      	strh	r2, [r3, #0]
        s_alarm_req_volume  = volume;
 800e670:	4b0b      	ldr	r3, [pc, #44]	@ (800e6a0 <BEEP+0x58>)
 800e672:	1d7a      	adds	r2, r7, #5
 800e674:	7812      	ldrb	r2, [r2, #0]
 800e676:	701a      	strb	r2, [r3, #0]
        s_alarm_req_time_s  = time_s;
 800e678:	4b0a      	ldr	r3, [pc, #40]	@ (800e6a4 <BEEP+0x5c>)
 800e67a:	683a      	ldr	r2, [r7, #0]
 800e67c:	601a      	str	r2, [r3, #0]
        s_alarm_pending = 1u;
 800e67e:	4b0a      	ldr	r3, [pc, #40]	@ (800e6a8 <BEEP+0x60>)
 800e680:	2201      	movs	r2, #1
 800e682:	701a      	strb	r2, [r3, #0]
        return;
 800e684:	e007      	b.n	800e696 <BEEP+0x4e>
    }

    alarm_start_it(freq_hz, volume, time_s);
 800e686:	683a      	ldr	r2, [r7, #0]
 800e688:	1d7b      	adds	r3, r7, #5
 800e68a:	7819      	ldrb	r1, [r3, #0]
 800e68c:	1dbb      	adds	r3, r7, #6
 800e68e:	881b      	ldrh	r3, [r3, #0]
 800e690:	0018      	movs	r0, r3
 800e692:	f7ff feaf 	bl	800e3f4 <alarm_start_it>
}
 800e696:	46bd      	mov	sp, r7
 800e698:	b004      	add	sp, #16
 800e69a:	bd80      	pop	{r7, pc}
 800e69c:	2000232a 	.word	0x2000232a
 800e6a0:	2000232c 	.word	0x2000232c
 800e6a4:	20002330 	.word	0x20002330
 800e6a8:	20002329 	.word	0x20002329

0800e6ac <BEEP_Task>:

void BEEP_Task(void)
{
 800e6ac:	b580      	push	{r7, lr}
 800e6ae:	af00      	add	r7, sp, #0
    if (s_alarm_pending == 0u)
 800e6b0:	4b0a      	ldr	r3, [pc, #40]	@ (800e6dc <BEEP_Task+0x30>)
 800e6b2:	781b      	ldrb	r3, [r3, #0]
 800e6b4:	b2db      	uxtb	r3, r3
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d00c      	beq.n	800e6d4 <BEEP_Task+0x28>
        return;

    s_alarm_pending = 0u;
 800e6ba:	4b08      	ldr	r3, [pc, #32]	@ (800e6dc <BEEP_Task+0x30>)
 800e6bc:	2200      	movs	r2, #0
 800e6be:	701a      	strb	r2, [r3, #0]
    alarm_start_it(s_alarm_req_freq_hz, s_alarm_req_volume, s_alarm_req_time_s);
 800e6c0:	4b07      	ldr	r3, [pc, #28]	@ (800e6e0 <BEEP_Task+0x34>)
 800e6c2:	8818      	ldrh	r0, [r3, #0]
 800e6c4:	4b07      	ldr	r3, [pc, #28]	@ (800e6e4 <BEEP_Task+0x38>)
 800e6c6:	7819      	ldrb	r1, [r3, #0]
 800e6c8:	4b07      	ldr	r3, [pc, #28]	@ (800e6e8 <BEEP_Task+0x3c>)
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	1c1a      	adds	r2, r3, #0
 800e6ce:	f7ff fe91 	bl	800e3f4 <alarm_start_it>
 800e6d2:	e000      	b.n	800e6d6 <BEEP_Task+0x2a>
        return;
 800e6d4:	46c0      	nop			@ (mov r8, r8)
}
 800e6d6:	46bd      	mov	sp, r7
 800e6d8:	bd80      	pop	{r7, pc}
 800e6da:	46c0      	nop			@ (mov r8, r8)
 800e6dc:	20002329 	.word	0x20002329
 800e6e0:	2000232a 	.word	0x2000232a
 800e6e4:	2000232c 	.word	0x2000232c
 800e6e8:	20002330 	.word	0x20002330

0800e6ec <ANALOG_CalcVddaFromVrefint>:
static void ANALOG_ConfigChannel(uint32_t channel);
static float ANALOG_CalcVddaFromVrefint(uint32_t vrefint_adc);
static void ANALOG_StartStep(analog_step_t step);

static float ANALOG_CalcVddaFromVrefint(uint32_t vrefint_adc)
{
 800e6ec:	b590      	push	{r4, r7, lr}
 800e6ee:	b085      	sub	sp, #20
 800e6f0:	af00      	add	r7, sp, #0
 800e6f2:	6078      	str	r0, [r7, #4]
    uint16_t vrefint_cal = *VREFINT_CAL_ADDR;
 800e6f4:	4a1b      	ldr	r2, [pc, #108]	@ (800e764 <ANALOG_CalcVddaFromVrefint+0x78>)
 800e6f6:	210a      	movs	r1, #10
 800e6f8:	187b      	adds	r3, r7, r1
 800e6fa:	8812      	ldrh	r2, [r2, #0]
 800e6fc:	801a      	strh	r2, [r3, #0]
    if (vrefint_adc == 0U || vrefint_cal == 0U)
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	2b00      	cmp	r3, #0
 800e702:	d003      	beq.n	800e70c <ANALOG_CalcVddaFromVrefint+0x20>
 800e704:	187b      	adds	r3, r7, r1
 800e706:	881b      	ldrh	r3, [r3, #0]
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d101      	bne.n	800e710 <ANALOG_CalcVddaFromVrefint+0x24>
        return ANALOG_VREF;
 800e70c:	4b16      	ldr	r3, [pc, #88]	@ (800e768 <ANALOG_CalcVddaFromVrefint+0x7c>)
 800e70e:	e025      	b.n	800e75c <ANALOG_CalcVddaFromVrefint+0x70>

    float vdda = ((float)VREFINT_CAL_VREF / 1000.0f) * ((float)vrefint_cal / (float)vrefint_adc);
 800e710:	230a      	movs	r3, #10
 800e712:	18fb      	adds	r3, r7, r3
 800e714:	881b      	ldrh	r3, [r3, #0]
 800e716:	0018      	movs	r0, r3
 800e718:	f7f3 f942 	bl	80019a0 <__aeabi_ui2f>
 800e71c:	1c04      	adds	r4, r0, #0
 800e71e:	6878      	ldr	r0, [r7, #4]
 800e720:	f7f3 f93e 	bl	80019a0 <__aeabi_ui2f>
 800e724:	1c03      	adds	r3, r0, #0
 800e726:	1c19      	adds	r1, r3, #0
 800e728:	1c20      	adds	r0, r4, #0
 800e72a:	f7f2 fb27 	bl	8000d7c <__aeabi_fdiv>
 800e72e:	1c03      	adds	r3, r0, #0
 800e730:	490e      	ldr	r1, [pc, #56]	@ (800e76c <ANALOG_CalcVddaFromVrefint+0x80>)
 800e732:	1c18      	adds	r0, r3, #0
 800e734:	f7f2 fcf0 	bl	8001118 <__aeabi_fmul>
 800e738:	1c03      	adds	r3, r0, #0
 800e73a:	60fb      	str	r3, [r7, #12]

    /* sanity */
    if (vdda < 2.0f || vdda > 3.6f)
 800e73c:	2180      	movs	r1, #128	@ 0x80
 800e73e:	05c9      	lsls	r1, r1, #23
 800e740:	68f8      	ldr	r0, [r7, #12]
 800e742:	f7f1 fecd 	bl	80004e0 <__aeabi_fcmplt>
 800e746:	1e03      	subs	r3, r0, #0
 800e748:	d105      	bne.n	800e756 <ANALOG_CalcVddaFromVrefint+0x6a>
 800e74a:	4909      	ldr	r1, [pc, #36]	@ (800e770 <ANALOG_CalcVddaFromVrefint+0x84>)
 800e74c:	68f8      	ldr	r0, [r7, #12]
 800e74e:	f7f1 fedb 	bl	8000508 <__aeabi_fcmpgt>
 800e752:	1e03      	subs	r3, r0, #0
 800e754:	d001      	beq.n	800e75a <ANALOG_CalcVddaFromVrefint+0x6e>
        vdda = ANALOG_VREF;
 800e756:	4b04      	ldr	r3, [pc, #16]	@ (800e768 <ANALOG_CalcVddaFromVrefint+0x7c>)
 800e758:	60fb      	str	r3, [r7, #12]

    return vdda;
 800e75a:	68fb      	ldr	r3, [r7, #12]
}
 800e75c:	1c18      	adds	r0, r3, #0
 800e75e:	46bd      	mov	sp, r7
 800e760:	b005      	add	sp, #20
 800e762:	bd90      	pop	{r4, r7, pc}
 800e764:	1fff6ea4 	.word	0x1fff6ea4
 800e768:	40533333 	.word	0x40533333
 800e76c:	40400000 	.word	0x40400000
 800e770:	40666666 	.word	0x40666666

0800e774 <ANALOG_Init>:

void ANALOG_Init(ADC_HandleTypeDef *hadc)
{
 800e774:	b580      	push	{r7, lr}
 800e776:	b082      	sub	sp, #8
 800e778:	af00      	add	r7, sp, #0
 800e77a:	6078      	str	r0, [r7, #4]
    s_hadc = hadc;
 800e77c:	4b0a      	ldr	r3, [pc, #40]	@ (800e7a8 <ANALOG_Init+0x34>)
 800e77e:	687a      	ldr	r2, [r7, #4]
 800e780:	601a      	str	r2, [r3, #0]

    (void)HAL_ADC_Stop(s_hadc);
 800e782:	4b09      	ldr	r3, [pc, #36]	@ (800e7a8 <ANALOG_Init+0x34>)
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	0018      	movs	r0, r3
 800e788:	f003 f8ba 	bl	8011900 <HAL_ADC_Stop>
    (void)HAL_ADCEx_Calibration_Start(s_hadc);
 800e78c:	4b06      	ldr	r3, [pc, #24]	@ (800e7a8 <ANALOG_Init+0x34>)
 800e78e:	681b      	ldr	r3, [r3, #0]
 800e790:	0018      	movs	r0, r3
 800e792:	f003 ffe7 	bl	8012764 <HAL_ADCEx_Calibration_Start>

    s_last_update_tick = 0U;
 800e796:	4b05      	ldr	r3, [pc, #20]	@ (800e7ac <ANALOG_Init+0x38>)
 800e798:	2200      	movs	r2, #0
 800e79a:	601a      	str	r2, [r3, #0]

    /* Start first background update (non-blocking) */
    ANALOG_RequestUpdate();
 800e79c:	f000 f8aa 	bl	800e8f4 <ANALOG_RequestUpdate>
}
 800e7a0:	46c0      	nop			@ (mov r8, r8)
 800e7a2:	46bd      	mov	sp, r7
 800e7a4:	b002      	add	sp, #8
 800e7a6:	bd80      	pop	{r7, pc}
 800e7a8:	20002334 	.word	0x20002334
 800e7ac:	20002364 	.word	0x20002364

0800e7b0 <ANALOG_ConfigChannel>:

static void ANALOG_ConfigChannel(uint32_t channel)
{
 800e7b0:	b590      	push	{r4, r7, lr}
 800e7b2:	b087      	sub	sp, #28
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 800e7b8:	240c      	movs	r4, #12
 800e7ba:	193b      	adds	r3, r7, r4
 800e7bc:	0018      	movs	r0, r3
 800e7be:	230c      	movs	r3, #12
 800e7c0:	001a      	movs	r2, r3
 800e7c2:	2100      	movs	r1, #0
 800e7c4:	f016 f982 	bl	8024acc <memset>

    sConfig.Channel = channel;
 800e7c8:	0021      	movs	r1, r4
 800e7ca:	187b      	adds	r3, r7, r1
 800e7cc:	687a      	ldr	r2, [r7, #4]
 800e7ce:	601a      	str	r2, [r3, #0]
    /* main.c config: ScanConvMode = ADC_SCAN_SEQ_FIXED -> rank fixed by channel number */
    sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800e7d0:	187b      	adds	r3, r7, r1
 800e7d2:	2201      	movs	r2, #1
 800e7d4:	605a      	str	r2, [r3, #4]
    sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800e7d6:	187b      	adds	r3, r7, r1
 800e7d8:	2200      	movs	r2, #0
 800e7da:	609a      	str	r2, [r3, #8]
     * Then PollForConversion() returns the first rank repeatedly and all our
     * reads look identical.
     *
     * Force single-channel selection by overwriting CHSELR.
     */
    (void)HAL_ADC_ConfigChannel(s_hadc, &sConfig);
 800e7dc:	4b08      	ldr	r3, [pc, #32]	@ (800e800 <ANALOG_ConfigChannel+0x50>)
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	187a      	adds	r2, r7, r1
 800e7e2:	0011      	movs	r1, r2
 800e7e4:	0018      	movs	r0, r3
 800e7e6:	f003 fad9 	bl	8011d9c <HAL_ADC_ConfigChannel>
    s_hadc->Instance->CHSELR = (channel & ADC_CHSELR_CHSEL);
 800e7ea:	4b05      	ldr	r3, [pc, #20]	@ (800e800 <ANALOG_ConfigChannel+0x50>)
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	681b      	ldr	r3, [r3, #0]
 800e7f0:	687a      	ldr	r2, [r7, #4]
 800e7f2:	0252      	lsls	r2, r2, #9
 800e7f4:	0a52      	lsrs	r2, r2, #9
 800e7f6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800e7f8:	46c0      	nop			@ (mov r8, r8)
 800e7fa:	46bd      	mov	sp, r7
 800e7fc:	b007      	add	sp, #28
 800e7fe:	bd90      	pop	{r4, r7, pc}
 800e800:	20002334 	.word	0x20002334

0800e804 <ANALOG_StartStep>:

static void ANALOG_StartStep(analog_step_t step)
{
 800e804:	b580      	push	{r7, lr}
 800e806:	b082      	sub	sp, #8
 800e808:	af00      	add	r7, sp, #0
 800e80a:	0002      	movs	r2, r0
 800e80c:	1dfb      	adds	r3, r7, #7
 800e80e:	701a      	strb	r2, [r3, #0]
    if (s_hadc == NULL)
 800e810:	4b2e      	ldr	r3, [pc, #184]	@ (800e8cc <ANALOG_StartStep+0xc8>)
 800e812:	681b      	ldr	r3, [r3, #0]
 800e814:	2b00      	cmp	r3, #0
 800e816:	d053      	beq.n	800e8c0 <ANALOG_StartStep+0xbc>
        return;

    s_step = step;
 800e818:	4b2d      	ldr	r3, [pc, #180]	@ (800e8d0 <ANALOG_StartStep+0xcc>)
 800e81a:	1dfa      	adds	r2, r7, #7
 800e81c:	7812      	ldrb	r2, [r2, #0]
 800e81e:	701a      	strb	r2, [r3, #0]
    s_accum = 0U;
 800e820:	4b2c      	ldr	r3, [pc, #176]	@ (800e8d4 <ANALOG_StartStep+0xd0>)
 800e822:	2200      	movs	r2, #0
 800e824:	601a      	str	r2, [r3, #0]

    switch (step)
 800e826:	1dfb      	adds	r3, r7, #7
 800e828:	781b      	ldrb	r3, [r3, #0]
 800e82a:	2b04      	cmp	r3, #4
 800e82c:	d020      	beq.n	800e870 <ANALOG_StartStep+0x6c>
 800e82e:	dc27      	bgt.n	800e880 <ANALOG_StartStep+0x7c>
 800e830:	2b03      	cmp	r3, #3
 800e832:	d015      	beq.n	800e860 <ANALOG_StartStep+0x5c>
 800e834:	dc24      	bgt.n	800e880 <ANALOG_StartStep+0x7c>
 800e836:	2b01      	cmp	r3, #1
 800e838:	d002      	beq.n	800e840 <ANALOG_StartStep+0x3c>
 800e83a:	2b02      	cmp	r3, #2
 800e83c:	d008      	beq.n	800e850 <ANALOG_StartStep+0x4c>
 800e83e:	e01f      	b.n	800e880 <ANALOG_StartStep+0x7c>
    {
        case ANALOG_STEP_VREFINT:
            s_samples_left = (uint32_t)ANALOG_VREF_SAMPLES;
 800e840:	4b25      	ldr	r3, [pc, #148]	@ (800e8d8 <ANALOG_StartStep+0xd4>)
 800e842:	2204      	movs	r2, #4
 800e844:	601a      	str	r2, [r3, #0]
            ANALOG_ConfigChannel(ADC_CHANNEL_VREFINT);
 800e846:	4b25      	ldr	r3, [pc, #148]	@ (800e8dc <ANALOG_StartStep+0xd8>)
 800e848:	0018      	movs	r0, r3
 800e84a:	f7ff ffb1 	bl	800e7b0 <ANALOG_ConfigChannel>
            break;
 800e84e:	e01b      	b.n	800e888 <ANALOG_StartStep+0x84>

        case ANALOG_STEP_BAT_DUMMY:
            /* PB0/ADC1_IN17: dummy shot after channel switch (no scan used) */
            s_samples_left = 1U;
 800e850:	4b21      	ldr	r3, [pc, #132]	@ (800e8d8 <ANALOG_StartStep+0xd4>)
 800e852:	2201      	movs	r2, #1
 800e854:	601a      	str	r2, [r3, #0]
            ANALOG_ConfigChannel(ANALOG_BAT_CHANNEL);
 800e856:	4b22      	ldr	r3, [pc, #136]	@ (800e8e0 <ANALOG_StartStep+0xdc>)
 800e858:	0018      	movs	r0, r3
 800e85a:	f7ff ffa9 	bl	800e7b0 <ANALOG_ConfigChannel>
            break;
 800e85e:	e013      	b.n	800e888 <ANALOG_StartStep+0x84>

        case ANALOG_STEP_BAT:
            s_samples_left = (uint32_t)ANALOG_NUM_SAMPLES;
 800e860:	4b1d      	ldr	r3, [pc, #116]	@ (800e8d8 <ANALOG_StartStep+0xd4>)
 800e862:	220a      	movs	r2, #10
 800e864:	601a      	str	r2, [r3, #0]
            ANALOG_ConfigChannel(ANALOG_BAT_CHANNEL);
 800e866:	4b1e      	ldr	r3, [pc, #120]	@ (800e8e0 <ANALOG_StartStep+0xdc>)
 800e868:	0018      	movs	r0, r3
 800e86a:	f7ff ffa1 	bl	800e7b0 <ANALOG_ConfigChannel>
            break;
 800e86e:	e00b      	b.n	800e888 <ANALOG_StartStep+0x84>

        case ANALOG_STEP_LIGHT:
            s_samples_left = (uint32_t)ANALOG_NUM_SAMPLES;
 800e870:	4b19      	ldr	r3, [pc, #100]	@ (800e8d8 <ANALOG_StartStep+0xd4>)
 800e872:	220a      	movs	r2, #10
 800e874:	601a      	str	r2, [r3, #0]
            ANALOG_ConfigChannel(ANALOG_LIGHT_CHANNEL);
 800e876:	4b1b      	ldr	r3, [pc, #108]	@ (800e8e4 <ANALOG_StartStep+0xe0>)
 800e878:	0018      	movs	r0, r3
 800e87a:	f7ff ff99 	bl	800e7b0 <ANALOG_ConfigChannel>
            break;
 800e87e:	e003      	b.n	800e888 <ANALOG_StartStep+0x84>

        default:
            s_samples_left = 0U;
 800e880:	4b15      	ldr	r3, [pc, #84]	@ (800e8d8 <ANALOG_StartStep+0xd4>)
 800e882:	2200      	movs	r2, #0
 800e884:	601a      	str	r2, [r3, #0]
            break;
 800e886:	46c0      	nop			@ (mov r8, r8)
    }

    if (s_samples_left == 0U)
 800e888:	4b13      	ldr	r3, [pc, #76]	@ (800e8d8 <ANALOG_StartStep+0xd4>)
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	d019      	beq.n	800e8c4 <ANALOG_StartStep+0xc0>
        return;

    /* Start single-shot conversion (non-blocking). */
    if (HAL_ADC_Start(s_hadc) != HAL_OK)
 800e890:	4b0e      	ldr	r3, [pc, #56]	@ (800e8cc <ANALOG_StartStep+0xc8>)
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	0018      	movs	r0, r3
 800e896:	f002 ffe5 	bl	8011864 <HAL_ADC_Start>
 800e89a:	1e03      	subs	r3, r0, #0
 800e89c:	d00c      	beq.n	800e8b8 <ANALOG_StartStep+0xb4>
    {
        s_step = ANALOG_STEP_IDLE;
 800e89e:	4b0c      	ldr	r3, [pc, #48]	@ (800e8d0 <ANALOG_StartStep+0xcc>)
 800e8a0:	2200      	movs	r2, #0
 800e8a2:	701a      	strb	r2, [r3, #0]
        s_busy = 0U;
 800e8a4:	4b10      	ldr	r3, [pc, #64]	@ (800e8e8 <ANALOG_StartStep+0xe4>)
 800e8a6:	2200      	movs	r2, #0
 800e8a8:	701a      	strb	r2, [r3, #0]
        s_update_requested = 0U;
 800e8aa:	4b10      	ldr	r3, [pc, #64]	@ (800e8ec <ANALOG_StartStep+0xe8>)
 800e8ac:	2200      	movs	r2, #0
 800e8ae:	701a      	strb	r2, [r3, #0]
        s_conv_running = 0U;
 800e8b0:	4b0f      	ldr	r3, [pc, #60]	@ (800e8f0 <ANALOG_StartStep+0xec>)
 800e8b2:	2200      	movs	r2, #0
 800e8b4:	701a      	strb	r2, [r3, #0]
        return;
 800e8b6:	e006      	b.n	800e8c6 <ANALOG_StartStep+0xc2>
    }
    s_conv_running = 1U;
 800e8b8:	4b0d      	ldr	r3, [pc, #52]	@ (800e8f0 <ANALOG_StartStep+0xec>)
 800e8ba:	2201      	movs	r2, #1
 800e8bc:	701a      	strb	r2, [r3, #0]
 800e8be:	e002      	b.n	800e8c6 <ANALOG_StartStep+0xc2>
        return;
 800e8c0:	46c0      	nop			@ (mov r8, r8)
 800e8c2:	e000      	b.n	800e8c6 <ANALOG_StartStep+0xc2>
        return;
 800e8c4:	46c0      	nop			@ (mov r8, r8)
}
 800e8c6:	46bd      	mov	sp, r7
 800e8c8:	b002      	add	sp, #8
 800e8ca:	bd80      	pop	{r7, pc}
 800e8cc:	20002334 	.word	0x20002334
 800e8d0:	2000234c 	.word	0x2000234c
 800e8d4:	20002350 	.word	0x20002350
 800e8d8:	20002354 	.word	0x20002354
 800e8dc:	b0001000 	.word	0xb0001000
 800e8e0:	44020000 	.word	0x44020000
 800e8e4:	38004000 	.word	0x38004000
 800e8e8:	20002358 	.word	0x20002358
 800e8ec:	20002359 	.word	0x20002359
 800e8f0:	20002360 	.word	0x20002360

0800e8f4 <ANALOG_RequestUpdate>:

void ANALOG_RequestUpdate(void)
{
 800e8f4:	b580      	push	{r7, lr}
 800e8f6:	af00      	add	r7, sp, #0
    s_update_requested = 1U;
 800e8f8:	4b02      	ldr	r3, [pc, #8]	@ (800e904 <ANALOG_RequestUpdate+0x10>)
 800e8fa:	2201      	movs	r2, #1
 800e8fc:	701a      	strb	r2, [r3, #0]
}
 800e8fe:	46c0      	nop			@ (mov r8, r8)
 800e900:	46bd      	mov	sp, r7
 800e902:	bd80      	pop	{r7, pc}
 800e904:	20002359 	.word	0x20002359

0800e908 <ANALOG_Task>:
{
    return s_busy;
}

void ANALOG_Task(void)
{
 800e908:	b5b0      	push	{r4, r5, r7, lr}
 800e90a:	b08c      	sub	sp, #48	@ 0x30
 800e90c:	af00      	add	r7, sp, #0
    /* Start a new non-blocking sequence if requested */
    if ((s_hadc != NULL) && (s_busy == 0U))
 800e90e:	4baf      	ldr	r3, [pc, #700]	@ (800ebcc <ANALOG_Task+0x2c4>)
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	2b00      	cmp	r3, #0
 800e914:	d033      	beq.n	800e97e <ANALOG_Task+0x76>
 800e916:	4bae      	ldr	r3, [pc, #696]	@ (800ebd0 <ANALOG_Task+0x2c8>)
 800e918:	781b      	ldrb	r3, [r3, #0]
 800e91a:	b2db      	uxtb	r3, r3
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	d12e      	bne.n	800e97e <ANALOG_Task+0x76>
    {
        uint32_t now = HAL_GetTick();
 800e920:	f002 fb64 	bl	8010fec <HAL_GetTick>
 800e924:	0003      	movs	r3, r0
 800e926:	623b      	str	r3, [r7, #32]
        uint8_t do_start = 0U;
 800e928:	212f      	movs	r1, #47	@ 0x2f
 800e92a:	187b      	adds	r3, r7, r1
 800e92c:	2200      	movs	r2, #0
 800e92e:	701a      	strb	r2, [r3, #0]

        if (s_update_requested != 0U)
 800e930:	4ba8      	ldr	r3, [pc, #672]	@ (800ebd4 <ANALOG_Task+0x2cc>)
 800e932:	781b      	ldrb	r3, [r3, #0]
 800e934:	b2db      	uxtb	r3, r3
 800e936:	2b00      	cmp	r3, #0
 800e938:	d003      	beq.n	800e942 <ANALOG_Task+0x3a>
        {
            do_start = 1U;
 800e93a:	187b      	adds	r3, r7, r1
 800e93c:	2201      	movs	r2, #1
 800e93e:	701a      	strb	r2, [r3, #0]
 800e940:	e00b      	b.n	800e95a <ANALOG_Task+0x52>
        }
        else if (ANALOG_AUTO_UPDATE_MS != 0U)
        {
            if ((uint32_t)(now - s_last_update_tick) >= (uint32_t)ANALOG_AUTO_UPDATE_MS)
 800e942:	4ba5      	ldr	r3, [pc, #660]	@ (800ebd8 <ANALOG_Task+0x2d0>)
 800e944:	681b      	ldr	r3, [r3, #0]
 800e946:	6a3a      	ldr	r2, [r7, #32]
 800e948:	1ad2      	subs	r2, r2, r3
 800e94a:	23fa      	movs	r3, #250	@ 0xfa
 800e94c:	009b      	lsls	r3, r3, #2
 800e94e:	429a      	cmp	r2, r3
 800e950:	d303      	bcc.n	800e95a <ANALOG_Task+0x52>
                do_start = 1U;
 800e952:	232f      	movs	r3, #47	@ 0x2f
 800e954:	18fb      	adds	r3, r7, r3
 800e956:	2201      	movs	r2, #1
 800e958:	701a      	strb	r2, [r3, #0]
        }

        if (do_start)
 800e95a:	232f      	movs	r3, #47	@ 0x2f
 800e95c:	18fb      	adds	r3, r7, r3
 800e95e:	781b      	ldrb	r3, [r3, #0]
 800e960:	2b00      	cmp	r3, #0
 800e962:	d00c      	beq.n	800e97e <ANALOG_Task+0x76>
        {
            s_busy = 1U;
 800e964:	4b9a      	ldr	r3, [pc, #616]	@ (800ebd0 <ANALOG_Task+0x2c8>)
 800e966:	2201      	movs	r2, #1
 800e968:	701a      	strb	r2, [r3, #0]
            s_conv_running = 0U;
 800e96a:	4b9c      	ldr	r3, [pc, #624]	@ (800ebdc <ANALOG_Task+0x2d4>)
 800e96c:	2200      	movs	r2, #0
 800e96e:	701a      	strb	r2, [r3, #0]
            s_update_requested = 0U;
 800e970:	4b98      	ldr	r3, [pc, #608]	@ (800ebd4 <ANALOG_Task+0x2cc>)
 800e972:	2200      	movs	r2, #0
 800e974:	701a      	strb	r2, [r3, #0]
            ANALOG_StartStep(ANALOG_STEP_VREFINT);
 800e976:	2001      	movs	r0, #1
 800e978:	f7ff ff44 	bl	800e804 <ANALOG_StartStep>
            return;
 800e97c:	e123      	b.n	800ebc6 <ANALOG_Task+0x2be>
        }
    }

    /* Progress conversion state machine without blocking */
    if ((s_hadc != NULL) && (s_busy != 0U) && (s_conv_running != 0U))
 800e97e:	4b93      	ldr	r3, [pc, #588]	@ (800ebcc <ANALOG_Task+0x2c4>)
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	2b00      	cmp	r3, #0
 800e984:	d100      	bne.n	800e988 <ANALOG_Task+0x80>
 800e986:	e11e      	b.n	800ebc6 <ANALOG_Task+0x2be>
 800e988:	4b91      	ldr	r3, [pc, #580]	@ (800ebd0 <ANALOG_Task+0x2c8>)
 800e98a:	781b      	ldrb	r3, [r3, #0]
 800e98c:	b2db      	uxtb	r3, r3
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d100      	bne.n	800e994 <ANALOG_Task+0x8c>
 800e992:	e118      	b.n	800ebc6 <ANALOG_Task+0x2be>
 800e994:	4b91      	ldr	r3, [pc, #580]	@ (800ebdc <ANALOG_Task+0x2d4>)
 800e996:	781b      	ldrb	r3, [r3, #0]
 800e998:	b2db      	uxtb	r3, r3
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d100      	bne.n	800e9a0 <ANALOG_Task+0x98>
 800e99e:	e112      	b.n	800ebc6 <ANALOG_Task+0x2be>
    {
        HAL_StatusTypeDef st = HAL_ADC_PollForConversion(s_hadc, 0U);
 800e9a0:	4b8a      	ldr	r3, [pc, #552]	@ (800ebcc <ANALOG_Task+0x2c4>)
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	251f      	movs	r5, #31
 800e9a6:	197c      	adds	r4, r7, r5
 800e9a8:	2100      	movs	r1, #0
 800e9aa:	0018      	movs	r0, r3
 800e9ac:	f002 ffe4 	bl	8011978 <HAL_ADC_PollForConversion>
 800e9b0:	0003      	movs	r3, r0
 800e9b2:	7023      	strb	r3, [r4, #0]
        if (st == HAL_TIMEOUT)
 800e9b4:	197b      	adds	r3, r7, r5
 800e9b6:	781b      	ldrb	r3, [r3, #0]
 800e9b8:	2b03      	cmp	r3, #3
 800e9ba:	d100      	bne.n	800e9be <ANALOG_Task+0xb6>
 800e9bc:	e102      	b.n	800ebc4 <ANALOG_Task+0x2bc>
        {
            return; /* not ready yet */
        }

        if (st != HAL_OK)
 800e9be:	197b      	adds	r3, r7, r5
 800e9c0:	781b      	ldrb	r3, [r3, #0]
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d00e      	beq.n	800e9e4 <ANALOG_Task+0xdc>
        {
            (void)HAL_ADC_Stop(s_hadc);
 800e9c6:	4b81      	ldr	r3, [pc, #516]	@ (800ebcc <ANALOG_Task+0x2c4>)
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	0018      	movs	r0, r3
 800e9cc:	f002 ff98 	bl	8011900 <HAL_ADC_Stop>
            s_step = ANALOG_STEP_IDLE;
 800e9d0:	4b83      	ldr	r3, [pc, #524]	@ (800ebe0 <ANALOG_Task+0x2d8>)
 800e9d2:	2200      	movs	r2, #0
 800e9d4:	701a      	strb	r2, [r3, #0]
            s_busy = 0U;
 800e9d6:	4b7e      	ldr	r3, [pc, #504]	@ (800ebd0 <ANALOG_Task+0x2c8>)
 800e9d8:	2200      	movs	r2, #0
 800e9da:	701a      	strb	r2, [r3, #0]
            s_conv_running = 0U;
 800e9dc:	4b7f      	ldr	r3, [pc, #508]	@ (800ebdc <ANALOG_Task+0x2d4>)
 800e9de:	2200      	movs	r2, #0
 800e9e0:	701a      	strb	r2, [r3, #0]
            return;
 800e9e2:	e0f0      	b.n	800ebc6 <ANALOG_Task+0x2be>
        }

        uint32_t v = HAL_ADC_GetValue(s_hadc);
 800e9e4:	4b79      	ldr	r3, [pc, #484]	@ (800ebcc <ANALOG_Task+0x2c4>)
 800e9e6:	681b      	ldr	r3, [r3, #0]
 800e9e8:	0018      	movs	r0, r3
 800e9ea:	f003 f859 	bl	8011aa0 <HAL_ADC_GetValue>
 800e9ee:	0003      	movs	r3, r0
 800e9f0:	61bb      	str	r3, [r7, #24]
        (void)HAL_ADC_Stop(s_hadc);
 800e9f2:	4b76      	ldr	r3, [pc, #472]	@ (800ebcc <ANALOG_Task+0x2c4>)
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	0018      	movs	r0, r3
 800e9f8:	f002 ff82 	bl	8011900 <HAL_ADC_Stop>
        s_conv_running = 0U;
 800e9fc:	4b77      	ldr	r3, [pc, #476]	@ (800ebdc <ANALOG_Task+0x2d4>)
 800e9fe:	2200      	movs	r2, #0
 800ea00:	701a      	strb	r2, [r3, #0]

        /* Dummy shot for IN17 after channel switch */
        if (s_step == ANALOG_STEP_BAT_DUMMY)
 800ea02:	4b77      	ldr	r3, [pc, #476]	@ (800ebe0 <ANALOG_Task+0x2d8>)
 800ea04:	781b      	ldrb	r3, [r3, #0]
 800ea06:	b2db      	uxtb	r3, r3
 800ea08:	2b02      	cmp	r3, #2
 800ea0a:	d103      	bne.n	800ea14 <ANALOG_Task+0x10c>
        {
            ANALOG_StartStep(ANALOG_STEP_BAT);
 800ea0c:	2003      	movs	r0, #3
 800ea0e:	f7ff fef9 	bl	800e804 <ANALOG_StartStep>
            return;
 800ea12:	e0d8      	b.n	800ebc6 <ANALOG_Task+0x2be>
        }

        s_accum += v;
 800ea14:	4b73      	ldr	r3, [pc, #460]	@ (800ebe4 <ANALOG_Task+0x2dc>)
 800ea16:	681a      	ldr	r2, [r3, #0]
 800ea18:	69bb      	ldr	r3, [r7, #24]
 800ea1a:	18d2      	adds	r2, r2, r3
 800ea1c:	4b71      	ldr	r3, [pc, #452]	@ (800ebe4 <ANALOG_Task+0x2dc>)
 800ea1e:	601a      	str	r2, [r3, #0]
        if (s_samples_left > 0U)
 800ea20:	4b71      	ldr	r3, [pc, #452]	@ (800ebe8 <ANALOG_Task+0x2e0>)
 800ea22:	681b      	ldr	r3, [r3, #0]
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	d004      	beq.n	800ea32 <ANALOG_Task+0x12a>
            s_samples_left--;
 800ea28:	4b6f      	ldr	r3, [pc, #444]	@ (800ebe8 <ANALOG_Task+0x2e0>)
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	1e5a      	subs	r2, r3, #1
 800ea2e:	4b6e      	ldr	r3, [pc, #440]	@ (800ebe8 <ANALOG_Task+0x2e0>)
 800ea30:	601a      	str	r2, [r3, #0]

        if (s_samples_left > 0U)
 800ea32:	4b6d      	ldr	r3, [pc, #436]	@ (800ebe8 <ANALOG_Task+0x2e0>)
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d011      	beq.n	800ea5e <ANALOG_Task+0x156>
        {
            /* next sample on same channel */
            if (HAL_ADC_Start(s_hadc) == HAL_OK)
 800ea3a:	4b64      	ldr	r3, [pc, #400]	@ (800ebcc <ANALOG_Task+0x2c4>)
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	0018      	movs	r0, r3
 800ea40:	f002 ff10 	bl	8011864 <HAL_ADC_Start>
 800ea44:	1e03      	subs	r3, r0, #0
 800ea46:	d103      	bne.n	800ea50 <ANALOG_Task+0x148>
                s_conv_running = 1U;
 800ea48:	4b64      	ldr	r3, [pc, #400]	@ (800ebdc <ANALOG_Task+0x2d4>)
 800ea4a:	2201      	movs	r2, #1
 800ea4c:	701a      	strb	r2, [r3, #0]
            else
            {
                s_step = ANALOG_STEP_IDLE;
                s_busy = 0U;
            }
            return;
 800ea4e:	e0ba      	b.n	800ebc6 <ANALOG_Task+0x2be>
                s_step = ANALOG_STEP_IDLE;
 800ea50:	4b63      	ldr	r3, [pc, #396]	@ (800ebe0 <ANALOG_Task+0x2d8>)
 800ea52:	2200      	movs	r2, #0
 800ea54:	701a      	strb	r2, [r3, #0]
                s_busy = 0U;
 800ea56:	4b5e      	ldr	r3, [pc, #376]	@ (800ebd0 <ANALOG_Task+0x2c8>)
 800ea58:	2200      	movs	r2, #0
 800ea5a:	701a      	strb	r2, [r3, #0]
            return;
 800ea5c:	e0b3      	b.n	800ebc6 <ANALOG_Task+0x2be>
        }

        /* Step finished: compute avg and transition */
        uint32_t avg = 0U;
 800ea5e:	2300      	movs	r3, #0
 800ea60:	617b      	str	r3, [r7, #20]
        switch (s_step)
 800ea62:	4b5f      	ldr	r3, [pc, #380]	@ (800ebe0 <ANALOG_Task+0x2d8>)
 800ea64:	781b      	ldrb	r3, [r3, #0]
 800ea66:	b2db      	uxtb	r3, r3
 800ea68:	2b04      	cmp	r3, #4
 800ea6a:	d027      	beq.n	800eabc <ANALOG_Task+0x1b4>
 800ea6c:	dd00      	ble.n	800ea70 <ANALOG_Task+0x168>
 800ea6e:	e0a2      	b.n	800ebb6 <ANALOG_Task+0x2ae>
 800ea70:	2b01      	cmp	r3, #1
 800ea72:	d002      	beq.n	800ea7a <ANALOG_Task+0x172>
 800ea74:	2b03      	cmp	r3, #3
 800ea76:	d012      	beq.n	800ea9e <ANALOG_Task+0x196>
 800ea78:	e09d      	b.n	800ebb6 <ANALOG_Task+0x2ae>
        {
            case ANALOG_STEP_VREFINT:
                avg = (uint32_t)(s_accum / (uint32_t)ANALOG_VREF_SAMPLES);
 800ea7a:	4b5a      	ldr	r3, [pc, #360]	@ (800ebe4 <ANALOG_Task+0x2dc>)
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	089b      	lsrs	r3, r3, #2
 800ea80:	617b      	str	r3, [r7, #20]
                s_raw_vrefint = avg;
 800ea82:	4b5a      	ldr	r3, [pc, #360]	@ (800ebec <ANALOG_Task+0x2e4>)
 800ea84:	697a      	ldr	r2, [r7, #20]
 800ea86:	601a      	str	r2, [r3, #0]
                s_vdda_actual = ANALOG_CalcVddaFromVrefint(avg);
 800ea88:	697b      	ldr	r3, [r7, #20]
 800ea8a:	0018      	movs	r0, r3
 800ea8c:	f7ff fe2e 	bl	800e6ec <ANALOG_CalcVddaFromVrefint>
 800ea90:	1c02      	adds	r2, r0, #0
 800ea92:	4b57      	ldr	r3, [pc, #348]	@ (800ebf0 <ANALOG_Task+0x2e8>)
 800ea94:	601a      	str	r2, [r3, #0]
                ANALOG_StartStep(ANALOG_STEP_BAT_DUMMY);
 800ea96:	2002      	movs	r0, #2
 800ea98:	f7ff feb4 	bl	800e804 <ANALOG_StartStep>
                return;
 800ea9c:	e093      	b.n	800ebc6 <ANALOG_Task+0x2be>

            case ANALOG_STEP_BAT:
                avg = (uint32_t)(s_accum / (uint32_t)ANALOG_NUM_SAMPLES);
 800ea9e:	4b51      	ldr	r3, [pc, #324]	@ (800ebe4 <ANALOG_Task+0x2dc>)
 800eaa0:	681b      	ldr	r3, [r3, #0]
 800eaa2:	210a      	movs	r1, #10
 800eaa4:	0018      	movs	r0, r3
 800eaa6:	f7f1 fb55 	bl	8000154 <__udivsi3>
 800eaaa:	0003      	movs	r3, r0
 800eaac:	617b      	str	r3, [r7, #20]
                s_raw_bat = avg;
 800eaae:	4b51      	ldr	r3, [pc, #324]	@ (800ebf4 <ANALOG_Task+0x2ec>)
 800eab0:	697a      	ldr	r2, [r7, #20]
 800eab2:	601a      	str	r2, [r3, #0]
                ANALOG_StartStep(ANALOG_STEP_LIGHT);
 800eab4:	2004      	movs	r0, #4
 800eab6:	f7ff fea5 	bl	800e804 <ANALOG_StartStep>
                return;
 800eaba:	e084      	b.n	800ebc6 <ANALOG_Task+0x2be>

            case ANALOG_STEP_LIGHT:
                avg = (uint32_t)(s_accum / (uint32_t)ANALOG_NUM_SAMPLES);
 800eabc:	4b49      	ldr	r3, [pc, #292]	@ (800ebe4 <ANALOG_Task+0x2dc>)
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	210a      	movs	r1, #10
 800eac2:	0018      	movs	r0, r3
 800eac4:	f7f1 fb46 	bl	8000154 <__udivsi3>
 800eac8:	0003      	movs	r3, r0
 800eaca:	617b      	str	r3, [r7, #20]
                s_raw_light = avg;
 800eacc:	4b4a      	ldr	r3, [pc, #296]	@ (800ebf8 <ANALOG_Task+0x2f0>)
 800eace:	697a      	ldr	r2, [r7, #20]
 800ead0:	601a      	str	r2, [r3, #0]
                /* Finalize: compute corrected raws + derived values */
                {
                    float vdda = s_vdda_actual;
 800ead2:	4b47      	ldr	r3, [pc, #284]	@ (800ebf0 <ANALOG_Task+0x2e8>)
 800ead4:	681b      	ldr	r3, [r3, #0]
 800ead6:	613b      	str	r3, [r7, #16]

                    /* Battery voltage from raw using actual VDDA */
                    float v_adc = ((float)s_raw_bat / ANALOG_ADC_MAX_VALUE) * vdda;
 800ead8:	4b46      	ldr	r3, [pc, #280]	@ (800ebf4 <ANALOG_Task+0x2ec>)
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	0018      	movs	r0, r3
 800eade:	f7f2 ff5f 	bl	80019a0 <__aeabi_ui2f>
 800eae2:	1c03      	adds	r3, r0, #0
 800eae4:	4945      	ldr	r1, [pc, #276]	@ (800ebfc <ANALOG_Task+0x2f4>)
 800eae6:	1c18      	adds	r0, r3, #0
 800eae8:	f7f2 f948 	bl	8000d7c <__aeabi_fdiv>
 800eaec:	1c03      	adds	r3, r0, #0
 800eaee:	1c19      	adds	r1, r3, #0
 800eaf0:	6938      	ldr	r0, [r7, #16]
 800eaf2:	f7f2 fb11 	bl	8001118 <__aeabi_fmul>
 800eaf6:	1c03      	adds	r3, r0, #0
 800eaf8:	60fb      	str	r3, [r7, #12]
                    float v_bat = 0.0f;
 800eafa:	2300      	movs	r3, #0
 800eafc:	62bb      	str	r3, [r7, #40]	@ 0x28
                    if (ANALOG_BAT_DIVIDER > 0.0f)
                        v_bat = v_adc / ANALOG_BAT_DIVIDER;
 800eafe:	4940      	ldr	r1, [pc, #256]	@ (800ec00 <ANALOG_Task+0x2f8>)
 800eb00:	68f8      	ldr	r0, [r7, #12]
 800eb02:	f7f2 f93b 	bl	8000d7c <__aeabi_fdiv>
 800eb06:	1c03      	adds	r3, r0, #0
 800eb08:	62bb      	str	r3, [r7, #40]	@ 0x28
                    if (v_bat < 0.0f) v_bat = 0.0f;
 800eb0a:	2100      	movs	r1, #0
 800eb0c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800eb0e:	f7f1 fce7 	bl	80004e0 <__aeabi_fcmplt>
 800eb12:	1e03      	subs	r3, r0, #0
 800eb14:	d001      	beq.n	800eb1a <ANALOG_Task+0x212>
 800eb16:	2300      	movs	r3, #0
 800eb18:	62bb      	str	r3, [r7, #40]	@ 0x28
                    if (v_bat > 5.0f) v_bat = 5.0f;
 800eb1a:	493a      	ldr	r1, [pc, #232]	@ (800ec04 <ANALOG_Task+0x2fc>)
 800eb1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800eb1e:	f7f1 fcf3 	bl	8000508 <__aeabi_fcmpgt>
 800eb22:	1e03      	subs	r3, r0, #0
 800eb24:	d001      	beq.n	800eb2a <ANALOG_Task+0x222>
 800eb26:	4b37      	ldr	r3, [pc, #220]	@ (800ec04 <ANALOG_Task+0x2fc>)
 800eb28:	62bb      	str	r3, [r7, #40]	@ 0x28
                    s_bat_v = v_bat;
 800eb2a:	4b37      	ldr	r3, [pc, #220]	@ (800ec08 <ANALOG_Task+0x300>)
 800eb2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eb2e:	601a      	str	r2, [r3, #0]

                    /* Light: photodiode current -> lux */
                    float v_light = ((float)s_raw_light / ANALOG_ADC_MAX_VALUE) * vdda;
 800eb30:	4b31      	ldr	r3, [pc, #196]	@ (800ebf8 <ANALOG_Task+0x2f0>)
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	0018      	movs	r0, r3
 800eb36:	f7f2 ff33 	bl	80019a0 <__aeabi_ui2f>
 800eb3a:	1c03      	adds	r3, r0, #0
 800eb3c:	492f      	ldr	r1, [pc, #188]	@ (800ebfc <ANALOG_Task+0x2f4>)
 800eb3e:	1c18      	adds	r0, r3, #0
 800eb40:	f7f2 f91c 	bl	8000d7c <__aeabi_fdiv>
 800eb44:	1c03      	adds	r3, r0, #0
 800eb46:	1c19      	adds	r1, r3, #0
 800eb48:	6938      	ldr	r0, [r7, #16]
 800eb4a:	f7f2 fae5 	bl	8001118 <__aeabi_fmul>
 800eb4e:	1c03      	adds	r3, r0, #0
 800eb50:	60bb      	str	r3, [r7, #8]
                    float current = v_light / ANALOG_TIA_RESISTOR;
 800eb52:	492e      	ldr	r1, [pc, #184]	@ (800ec0c <ANALOG_Task+0x304>)
 800eb54:	68b8      	ldr	r0, [r7, #8]
 800eb56:	f7f2 f911 	bl	8000d7c <__aeabi_fdiv>
 800eb5a:	1c03      	adds	r3, r0, #0
 800eb5c:	607b      	str	r3, [r7, #4]
                    float lux = 0.0f;
 800eb5e:	2300      	movs	r3, #0
 800eb60:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (ANALOG_PD_A_PER_LUX > 0.0f)
                        lux = current / ANALOG_PD_A_PER_LUX;
 800eb62:	492b      	ldr	r1, [pc, #172]	@ (800ec10 <ANALOG_Task+0x308>)
 800eb64:	6878      	ldr	r0, [r7, #4]
 800eb66:	f7f2 f909 	bl	8000d7c <__aeabi_fdiv>
 800eb6a:	1c03      	adds	r3, r0, #0
 800eb6c:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (lux < 0.0f) lux = 0.0f;
 800eb6e:	2100      	movs	r1, #0
 800eb70:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800eb72:	f7f1 fcb5 	bl	80004e0 <__aeabi_fcmplt>
 800eb76:	1e03      	subs	r3, r0, #0
 800eb78:	d001      	beq.n	800eb7e <ANALOG_Task+0x276>
 800eb7a:	2300      	movs	r3, #0
 800eb7c:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (lux > 100000.0f) lux = 100000.0f;
 800eb7e:	4925      	ldr	r1, [pc, #148]	@ (800ec14 <ANALOG_Task+0x30c>)
 800eb80:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800eb82:	f7f1 fcc1 	bl	8000508 <__aeabi_fcmpgt>
 800eb86:	1e03      	subs	r3, r0, #0
 800eb88:	d001      	beq.n	800eb8e <ANALOG_Task+0x286>
 800eb8a:	4b22      	ldr	r3, [pc, #136]	@ (800ec14 <ANALOG_Task+0x30c>)
 800eb8c:	627b      	str	r3, [r7, #36]	@ 0x24
                    s_light_lux = lux;
 800eb8e:	4b22      	ldr	r3, [pc, #136]	@ (800ec18 <ANALOG_Task+0x310>)
 800eb90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eb92:	601a      	str	r2, [r3, #0]

                    s_update_id++;
 800eb94:	4b21      	ldr	r3, [pc, #132]	@ (800ec1c <ANALOG_Task+0x314>)
 800eb96:	681b      	ldr	r3, [r3, #0]
 800eb98:	1c5a      	adds	r2, r3, #1
 800eb9a:	4b20      	ldr	r3, [pc, #128]	@ (800ec1c <ANALOG_Task+0x314>)
 800eb9c:	601a      	str	r2, [r3, #0]
                    s_last_update_tick = HAL_GetTick();
 800eb9e:	f002 fa25 	bl	8010fec <HAL_GetTick>
 800eba2:	0002      	movs	r2, r0
 800eba4:	4b0c      	ldr	r3, [pc, #48]	@ (800ebd8 <ANALOG_Task+0x2d0>)
 800eba6:	601a      	str	r2, [r3, #0]
                }

                s_step = ANALOG_STEP_IDLE;
 800eba8:	4b0d      	ldr	r3, [pc, #52]	@ (800ebe0 <ANALOG_Task+0x2d8>)
 800ebaa:	2200      	movs	r2, #0
 800ebac:	701a      	strb	r2, [r3, #0]
                s_busy = 0U;
 800ebae:	4b08      	ldr	r3, [pc, #32]	@ (800ebd0 <ANALOG_Task+0x2c8>)
 800ebb0:	2200      	movs	r2, #0
 800ebb2:	701a      	strb	r2, [r3, #0]
                return;
 800ebb4:	e007      	b.n	800ebc6 <ANALOG_Task+0x2be>

            default:
                s_step = ANALOG_STEP_IDLE;
 800ebb6:	4b0a      	ldr	r3, [pc, #40]	@ (800ebe0 <ANALOG_Task+0x2d8>)
 800ebb8:	2200      	movs	r2, #0
 800ebba:	701a      	strb	r2, [r3, #0]
                s_busy = 0U;
 800ebbc:	4b04      	ldr	r3, [pc, #16]	@ (800ebd0 <ANALOG_Task+0x2c8>)
 800ebbe:	2200      	movs	r2, #0
 800ebc0:	701a      	strb	r2, [r3, #0]
                return;
 800ebc2:	e000      	b.n	800ebc6 <ANALOG_Task+0x2be>
            return; /* not ready yet */
 800ebc4:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 800ebc6:	46bd      	mov	sp, r7
 800ebc8:	b00c      	add	sp, #48	@ 0x30
 800ebca:	bdb0      	pop	{r4, r5, r7, pc}
 800ebcc:	20002334 	.word	0x20002334
 800ebd0:	20002358 	.word	0x20002358
 800ebd4:	20002359 	.word	0x20002359
 800ebd8:	20002364 	.word	0x20002364
 800ebdc:	20002360 	.word	0x20002360
 800ebe0:	2000234c 	.word	0x2000234c
 800ebe4:	20002350 	.word	0x20002350
 800ebe8:	20002354 	.word	0x20002354
 800ebec:	20002338 	.word	0x20002338
 800ebf0:	20000014 	.word	0x20000014
 800ebf4:	2000233c 	.word	0x2000233c
 800ebf8:	20002340 	.word	0x20002340
 800ebfc:	457ff000 	.word	0x457ff000
 800ec00:	3ea3b360 	.word	0x3ea3b360
 800ec04:	40a00000 	.word	0x40a00000
 800ec08:	20002344 	.word	0x20002344
 800ec0c:	48a12200 	.word	0x48a12200
 800ec10:	3183f0ff 	.word	0x3183f0ff
 800ec14:	47c35000 	.word	0x47c35000
 800ec18:	20002348 	.word	0x20002348
 800ec1c:	2000235c 	.word	0x2000235c

0800ec20 <ANALOG_GetUpdateId>:

uint32_t ANALOG_GetUpdateId(void)
{
 800ec20:	b580      	push	{r7, lr}
 800ec22:	af00      	add	r7, sp, #0
    return s_update_id;
 800ec24:	4b02      	ldr	r3, [pc, #8]	@ (800ec30 <ANALOG_GetUpdateId+0x10>)
 800ec26:	681b      	ldr	r3, [r3, #0]
}
 800ec28:	0018      	movs	r0, r3
 800ec2a:	46bd      	mov	sp, r7
 800ec2c:	bd80      	pop	{r7, pc}
 800ec2e:	46c0      	nop			@ (mov r8, r8)
 800ec30:	2000235c 	.word	0x2000235c

0800ec34 <ANALOG_GetLight>:

float ANALOG_GetLight(void)
{
 800ec34:	b580      	push	{r7, lr}
 800ec36:	af00      	add	r7, sp, #0
    return s_light_lux;
 800ec38:	4b02      	ldr	r3, [pc, #8]	@ (800ec44 <ANALOG_GetLight+0x10>)
 800ec3a:	681b      	ldr	r3, [r3, #0]
}
 800ec3c:	1c18      	adds	r0, r3, #0
 800ec3e:	46bd      	mov	sp, r7
 800ec40:	bd80      	pop	{r7, pc}
 800ec42:	46c0      	nop			@ (mov r8, r8)
 800ec44:	20002348 	.word	0x20002348

0800ec48 <ANALOG_GetBat>:

float ANALOG_GetBat(void)
{
 800ec48:	b580      	push	{r7, lr}
 800ec4a:	af00      	add	r7, sp, #0
    return s_bat_v;
 800ec4c:	4b02      	ldr	r3, [pc, #8]	@ (800ec58 <ANALOG_GetBat+0x10>)
 800ec4e:	681b      	ldr	r3, [r3, #0]
}
 800ec50:	1c18      	adds	r0, r3, #0
 800ec52:	46bd      	mov	sp, r7
 800ec54:	bd80      	pop	{r7, pc}
 800ec56:	46c0      	nop			@ (mov r8, r8)
 800ec58:	20002344 	.word	0x20002344

0800ec5c <BME280_Init>:
static uint32_t BME280_CompensateP(int32_t adc_P);
static uint32_t BME280_CompensateH(int32_t adc_H);
static HAL_StatusTypeDef BME280_ReadSensorData(BME280_Data_t *data);

HAL_StatusTypeDef BME280_Init(I2C_HandleTypeDef *hi2c)
{
 800ec5c:	b580      	push	{r7, lr}
 800ec5e:	b084      	sub	sp, #16
 800ec60:	af00      	add	r7, sp, #0
 800ec62:	6078      	str	r0, [r7, #4]
    if (hi2c == NULL) {
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d101      	bne.n	800ec6e <BME280_Init+0x12>
        return HAL_ERROR;
 800ec6a:	2301      	movs	r3, #1
 800ec6c:	e04d      	b.n	800ed0a <BME280_Init+0xae>
    }
    
    bme280_i2c = hi2c;
 800ec6e:	4b29      	ldr	r3, [pc, #164]	@ (800ed14 <BME280_Init+0xb8>)
 800ec70:	687a      	ldr	r2, [r7, #4]
 800ec72:	601a      	str	r2, [r3, #0]
    init_time = HAL_GetTick();
 800ec74:	f002 f9ba 	bl	8010fec <HAL_GetTick>
 800ec78:	0002      	movs	r2, r0
 800ec7a:	4b27      	ldr	r3, [pc, #156]	@ (800ed18 <BME280_Init+0xbc>)
 800ec7c:	601a      	str	r2, [r3, #0]
    
    uint8_t chip_id = 0;
 800ec7e:	210d      	movs	r1, #13
 800ec80:	187b      	adds	r3, r7, r1
 800ec82:	2200      	movs	r2, #0
 800ec84:	701a      	strb	r2, [r3, #0]
    if (BME280_ReadReg(BME280_REG_ID, &chip_id) != HAL_OK) {
 800ec86:	187b      	adds	r3, r7, r1
 800ec88:	0019      	movs	r1, r3
 800ec8a:	20d0      	movs	r0, #208	@ 0xd0
 800ec8c:	f000 f91c 	bl	800eec8 <BME280_ReadReg>
 800ec90:	1e03      	subs	r3, r0, #0
 800ec92:	d004      	beq.n	800ec9e <BME280_Init+0x42>
        bme280_i2c = NULL;
 800ec94:	4b1f      	ldr	r3, [pc, #124]	@ (800ed14 <BME280_Init+0xb8>)
 800ec96:	2200      	movs	r2, #0
 800ec98:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 800ec9a:	2301      	movs	r3, #1
 800ec9c:	e035      	b.n	800ed0a <BME280_Init+0xae>
    }
    
    if (chip_id != BME280_CHIP_ID) {
 800ec9e:	230d      	movs	r3, #13
 800eca0:	18fb      	adds	r3, r7, r3
 800eca2:	781b      	ldrb	r3, [r3, #0]
 800eca4:	2b60      	cmp	r3, #96	@ 0x60
 800eca6:	d004      	beq.n	800ecb2 <BME280_Init+0x56>
        bme280_i2c = NULL;
 800eca8:	4b1a      	ldr	r3, [pc, #104]	@ (800ed14 <BME280_Init+0xb8>)
 800ecaa:	2200      	movs	r2, #0
 800ecac:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 800ecae:	2301      	movs	r3, #1
 800ecb0:	e02b      	b.n	800ed0a <BME280_Init+0xae>
    }
    
    BME280_WriteReg(BME280_REG_RESET, BME280_SOFT_RESET);
 800ecb2:	21b6      	movs	r1, #182	@ 0xb6
 800ecb4:	20e0      	movs	r0, #224	@ 0xe0
 800ecb6:	f000 f8d1 	bl	800ee5c <BME280_WriteReg>
    HAL_Delay(10);
 800ecba:	200a      	movs	r0, #10
 800ecbc:	f002 f9a0 	bl	8011000 <HAL_Delay>
    
    if (BME280_ReadCalibrationData() != HAL_OK) {
 800ecc0:	f000 f9f8 	bl	800f0b4 <BME280_ReadCalibrationData>
 800ecc4:	1e03      	subs	r3, r0, #0
 800ecc6:	d004      	beq.n	800ecd2 <BME280_Init+0x76>
        bme280_i2c = NULL;
 800ecc8:	4b12      	ldr	r3, [pc, #72]	@ (800ed14 <BME280_Init+0xb8>)
 800ecca:	2200      	movs	r2, #0
 800eccc:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 800ecce:	2301      	movs	r3, #1
 800ecd0:	e01b      	b.n	800ed0a <BME280_Init+0xae>
    }
    
    // Max accuracy: oversampling x16, filter x16
    BME280_WriteReg(BME280_REG_CTRL_HUM, BME280_OVERSAMPLING_16X);
 800ecd2:	2105      	movs	r1, #5
 800ecd4:	20f2      	movs	r0, #242	@ 0xf2
 800ecd6:	f000 f8c1 	bl	800ee5c <BME280_WriteReg>
    
    uint8_t config = (BME280_STANDBY_0_5_MS << 5) | (BME280_FILTER_16 << 2);
 800ecda:	210f      	movs	r1, #15
 800ecdc:	187b      	adds	r3, r7, r1
 800ecde:	2210      	movs	r2, #16
 800ece0:	701a      	strb	r2, [r3, #0]
    BME280_WriteReg(BME280_REG_CONFIG, config);
 800ece2:	187b      	adds	r3, r7, r1
 800ece4:	781b      	ldrb	r3, [r3, #0]
 800ece6:	0019      	movs	r1, r3
 800ece8:	20f5      	movs	r0, #245	@ 0xf5
 800ecea:	f000 f8b7 	bl	800ee5c <BME280_WriteReg>
    
    uint8_t ctrl_meas = (BME280_OVERSAMPLING_16X << 5) | 
 800ecee:	210e      	movs	r1, #14
 800ecf0:	187b      	adds	r3, r7, r1
 800ecf2:	22b7      	movs	r2, #183	@ 0xb7
 800ecf4:	701a      	strb	r2, [r3, #0]
                        (BME280_OVERSAMPLING_16X << 2) | 
                        BME280_NORMAL_MODE;
    BME280_WriteReg(BME280_REG_CTRL_MEAS, ctrl_meas);
 800ecf6:	187b      	adds	r3, r7, r1
 800ecf8:	781b      	ldrb	r3, [r3, #0]
 800ecfa:	0019      	movs	r1, r3
 800ecfc:	20f4      	movs	r0, #244	@ 0xf4
 800ecfe:	f000 f8ad 	bl	800ee5c <BME280_WriteReg>
    
    HAL_Delay(100);
 800ed02:	2064      	movs	r0, #100	@ 0x64
 800ed04:	f002 f97c 	bl	8011000 <HAL_Delay>
    
    return HAL_OK;
 800ed08:	2300      	movs	r3, #0
}
 800ed0a:	0018      	movs	r0, r3
 800ed0c:	46bd      	mov	sp, r7
 800ed0e:	b004      	add	sp, #16
 800ed10:	bd80      	pop	{r7, pc}
 800ed12:	46c0      	nop			@ (mov r8, r8)
 800ed14:	20002368 	.word	0x20002368
 800ed18:	20002394 	.word	0x20002394

0800ed1c <BME280_Deinit>:

HAL_StatusTypeDef BME280_Deinit(void)
{
 800ed1c:	b580      	push	{r7, lr}
 800ed1e:	b082      	sub	sp, #8
 800ed20:	af00      	add	r7, sp, #0
    if (bme280_i2c == NULL) {
 800ed22:	4b0b      	ldr	r3, [pc, #44]	@ (800ed50 <BME280_Deinit+0x34>)
 800ed24:	681b      	ldr	r3, [r3, #0]
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	d101      	bne.n	800ed2e <BME280_Deinit+0x12>
        return HAL_ERROR;
 800ed2a:	2301      	movs	r3, #1
 800ed2c:	e00c      	b.n	800ed48 <BME280_Deinit+0x2c>
    }
    
    uint8_t ctrl_meas = (BME280_OVERSAMPLING_16X << 5) | 
 800ed2e:	1dfb      	adds	r3, r7, #7
 800ed30:	22b4      	movs	r2, #180	@ 0xb4
 800ed32:	701a      	strb	r2, [r3, #0]
                        (BME280_OVERSAMPLING_16X << 2) | 
                        BME280_SLEEP_MODE;
    BME280_WriteReg(BME280_REG_CTRL_MEAS, ctrl_meas);
 800ed34:	1dfb      	adds	r3, r7, #7
 800ed36:	781b      	ldrb	r3, [r3, #0]
 800ed38:	0019      	movs	r1, r3
 800ed3a:	20f4      	movs	r0, #244	@ 0xf4
 800ed3c:	f000 f88e 	bl	800ee5c <BME280_WriteReg>
    
    bme280_i2c = NULL;
 800ed40:	4b03      	ldr	r3, [pc, #12]	@ (800ed50 <BME280_Deinit+0x34>)
 800ed42:	2200      	movs	r2, #0
 800ed44:	601a      	str	r2, [r3, #0]
    return HAL_OK;
 800ed46:	2300      	movs	r3, #0
}
 800ed48:	0018      	movs	r0, r3
 800ed4a:	46bd      	mov	sp, r7
 800ed4c:	b002      	add	sp, #8
 800ed4e:	bd80      	pop	{r7, pc}
 800ed50:	20002368 	.word	0x20002368

0800ed54 <RH>:

HAL_StatusTypeDef RH(float *humidity)
{
 800ed54:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ed56:	b087      	sub	sp, #28
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	6078      	str	r0, [r7, #4]
    if (BME280_Init(&hi2c1) != HAL_OK) {
 800ed5c:	4b12      	ldr	r3, [pc, #72]	@ (800eda8 <RH+0x54>)
 800ed5e:	0018      	movs	r0, r3
 800ed60:	f7ff ff7c 	bl	800ec5c <BME280_Init>
 800ed64:	1e03      	subs	r3, r0, #0
 800ed66:	d001      	beq.n	800ed6c <RH+0x18>
        return HAL_ERROR;
 800ed68:	2301      	movs	r3, #1
 800ed6a:	e018      	b.n	800ed9e <RH+0x4a>
    }
    HAL_Delay(100); // Stabilizcia senzora
 800ed6c:	2064      	movs	r0, #100	@ 0x64
 800ed6e:	f002 f947 	bl	8011000 <HAL_Delay>
    
    BME280_Data_t data;
    HAL_StatusTypeDef status = BME280_ReadSensorData(&data);
 800ed72:	2517      	movs	r5, #23
 800ed74:	197c      	adds	r4, r7, r5
 800ed76:	2608      	movs	r6, #8
 800ed78:	19bb      	adds	r3, r7, r6
 800ed7a:	0018      	movs	r0, r3
 800ed7c:	f000 f912 	bl	800efa4 <BME280_ReadSensorData>
 800ed80:	0003      	movs	r3, r0
 800ed82:	7023      	strb	r3, [r4, #0]
    BME280_Deinit();
 800ed84:	f7ff ffca 	bl	800ed1c <BME280_Deinit>
    
    if (status == HAL_OK) {
 800ed88:	197b      	adds	r3, r7, r5
 800ed8a:	781b      	ldrb	r3, [r3, #0]
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	d103      	bne.n	800ed98 <RH+0x44>
        *humidity = data.humidity;
 800ed90:	19bb      	adds	r3, r7, r6
 800ed92:	689a      	ldr	r2, [r3, #8]
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	601a      	str	r2, [r3, #0]
    }
    return status;
 800ed98:	2317      	movs	r3, #23
 800ed9a:	18fb      	adds	r3, r7, r3
 800ed9c:	781b      	ldrb	r3, [r3, #0]
}
 800ed9e:	0018      	movs	r0, r3
 800eda0:	46bd      	mov	sp, r7
 800eda2:	b007      	add	sp, #28
 800eda4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eda6:	46c0      	nop			@ (mov r8, r8)
 800eda8:	20000358 	.word	0x20000358

0800edac <T>:

HAL_StatusTypeDef T(float *temperature)
{
 800edac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800edae:	b087      	sub	sp, #28
 800edb0:	af00      	add	r7, sp, #0
 800edb2:	6078      	str	r0, [r7, #4]
    if (BME280_Init(&hi2c1) != HAL_OK) {
 800edb4:	4b12      	ldr	r3, [pc, #72]	@ (800ee00 <T+0x54>)
 800edb6:	0018      	movs	r0, r3
 800edb8:	f7ff ff50 	bl	800ec5c <BME280_Init>
 800edbc:	1e03      	subs	r3, r0, #0
 800edbe:	d001      	beq.n	800edc4 <T+0x18>
        return HAL_ERROR;
 800edc0:	2301      	movs	r3, #1
 800edc2:	e018      	b.n	800edf6 <T+0x4a>
    }
    HAL_Delay(100); // Stabilizcia senzora
 800edc4:	2064      	movs	r0, #100	@ 0x64
 800edc6:	f002 f91b 	bl	8011000 <HAL_Delay>
    
    BME280_Data_t data;
    HAL_StatusTypeDef status = BME280_ReadSensorData(&data);
 800edca:	2517      	movs	r5, #23
 800edcc:	197c      	adds	r4, r7, r5
 800edce:	2608      	movs	r6, #8
 800edd0:	19bb      	adds	r3, r7, r6
 800edd2:	0018      	movs	r0, r3
 800edd4:	f000 f8e6 	bl	800efa4 <BME280_ReadSensorData>
 800edd8:	0003      	movs	r3, r0
 800edda:	7023      	strb	r3, [r4, #0]
    BME280_Deinit();
 800eddc:	f7ff ff9e 	bl	800ed1c <BME280_Deinit>
    
    if (status == HAL_OK) {
 800ede0:	197b      	adds	r3, r7, r5
 800ede2:	781b      	ldrb	r3, [r3, #0]
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d103      	bne.n	800edf0 <T+0x44>
        *temperature = data.temperature;
 800ede8:	19bb      	adds	r3, r7, r6
 800edea:	681a      	ldr	r2, [r3, #0]
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	601a      	str	r2, [r3, #0]
    }
    return status;
 800edf0:	2317      	movs	r3, #23
 800edf2:	18fb      	adds	r3, r7, r3
 800edf4:	781b      	ldrb	r3, [r3, #0]
}
 800edf6:	0018      	movs	r0, r3
 800edf8:	46bd      	mov	sp, r7
 800edfa:	b007      	add	sp, #28
 800edfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800edfe:	46c0      	nop			@ (mov r8, r8)
 800ee00:	20000358 	.word	0x20000358

0800ee04 <P>:

HAL_StatusTypeDef P(float *pressure)
{
 800ee04:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ee06:	b087      	sub	sp, #28
 800ee08:	af00      	add	r7, sp, #0
 800ee0a:	6078      	str	r0, [r7, #4]
    if (BME280_Init(&hi2c1) != HAL_OK) {
 800ee0c:	4b12      	ldr	r3, [pc, #72]	@ (800ee58 <P+0x54>)
 800ee0e:	0018      	movs	r0, r3
 800ee10:	f7ff ff24 	bl	800ec5c <BME280_Init>
 800ee14:	1e03      	subs	r3, r0, #0
 800ee16:	d001      	beq.n	800ee1c <P+0x18>
        return HAL_ERROR;
 800ee18:	2301      	movs	r3, #1
 800ee1a:	e018      	b.n	800ee4e <P+0x4a>
    }
    HAL_Delay(100); // Stabilizcia senzora
 800ee1c:	2064      	movs	r0, #100	@ 0x64
 800ee1e:	f002 f8ef 	bl	8011000 <HAL_Delay>
    
    BME280_Data_t data;
    HAL_StatusTypeDef status = BME280_ReadSensorData(&data);
 800ee22:	2517      	movs	r5, #23
 800ee24:	197c      	adds	r4, r7, r5
 800ee26:	2608      	movs	r6, #8
 800ee28:	19bb      	adds	r3, r7, r6
 800ee2a:	0018      	movs	r0, r3
 800ee2c:	f000 f8ba 	bl	800efa4 <BME280_ReadSensorData>
 800ee30:	0003      	movs	r3, r0
 800ee32:	7023      	strb	r3, [r4, #0]
    BME280_Deinit();
 800ee34:	f7ff ff72 	bl	800ed1c <BME280_Deinit>
    
    if (status == HAL_OK) {
 800ee38:	197b      	adds	r3, r7, r5
 800ee3a:	781b      	ldrb	r3, [r3, #0]
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d103      	bne.n	800ee48 <P+0x44>
        *pressure = data.pressure;
 800ee40:	19bb      	adds	r3, r7, r6
 800ee42:	685a      	ldr	r2, [r3, #4]
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	601a      	str	r2, [r3, #0]
    }
    return status;
 800ee48:	2317      	movs	r3, #23
 800ee4a:	18fb      	adds	r3, r7, r3
 800ee4c:	781b      	ldrb	r3, [r3, #0]
}
 800ee4e:	0018      	movs	r0, r3
 800ee50:	46bd      	mov	sp, r7
 800ee52:	b007      	add	sp, #28
 800ee54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ee56:	46c0      	nop			@ (mov r8, r8)
 800ee58:	20000358 	.word	0x20000358

0800ee5c <BME280_WriteReg>:
    
    return status;
}

static HAL_StatusTypeDef BME280_WriteReg(uint8_t reg, uint8_t value)
{
 800ee5c:	b580      	push	{r7, lr}
 800ee5e:	b086      	sub	sp, #24
 800ee60:	af04      	add	r7, sp, #16
 800ee62:	0002      	movs	r2, r0
 800ee64:	1dfb      	adds	r3, r7, #7
 800ee66:	701a      	strb	r2, [r3, #0]
 800ee68:	1dbb      	adds	r3, r7, #6
 800ee6a:	1c0a      	adds	r2, r1, #0
 800ee6c:	701a      	strb	r2, [r3, #0]
    if ((HAL_GetTick() - init_time) > BME280_TIMEOUT_MS) {
 800ee6e:	f002 f8bd 	bl	8010fec <HAL_GetTick>
 800ee72:	0002      	movs	r2, r0
 800ee74:	4b10      	ldr	r3, [pc, #64]	@ (800eeb8 <BME280_WriteReg+0x5c>)
 800ee76:	681b      	ldr	r3, [r3, #0]
 800ee78:	1ad3      	subs	r3, r2, r3
 800ee7a:	4a10      	ldr	r2, [pc, #64]	@ (800eebc <BME280_WriteReg+0x60>)
 800ee7c:	4293      	cmp	r3, r2
 800ee7e:	d904      	bls.n	800ee8a <BME280_WriteReg+0x2e>
        bme280_i2c = NULL;
 800ee80:	4b0f      	ldr	r3, [pc, #60]	@ (800eec0 <BME280_WriteReg+0x64>)
 800ee82:	2200      	movs	r2, #0
 800ee84:	601a      	str	r2, [r3, #0]
        return HAL_TIMEOUT;
 800ee86:	2303      	movs	r3, #3
 800ee88:	e012      	b.n	800eeb0 <BME280_WriteReg+0x54>
    }
    return HAL_I2C_Mem_Write(bme280_i2c, bme280_addr, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, BME280_I2C_TIMEOUT_MS);
 800ee8a:	4b0d      	ldr	r3, [pc, #52]	@ (800eec0 <BME280_WriteReg+0x64>)
 800ee8c:	6818      	ldr	r0, [r3, #0]
 800ee8e:	4b0d      	ldr	r3, [pc, #52]	@ (800eec4 <BME280_WriteReg+0x68>)
 800ee90:	781b      	ldrb	r3, [r3, #0]
 800ee92:	0019      	movs	r1, r3
 800ee94:	1dfb      	adds	r3, r7, #7
 800ee96:	781b      	ldrb	r3, [r3, #0]
 800ee98:	b29a      	uxth	r2, r3
 800ee9a:	23fa      	movs	r3, #250	@ 0xfa
 800ee9c:	005b      	lsls	r3, r3, #1
 800ee9e:	9302      	str	r3, [sp, #8]
 800eea0:	2301      	movs	r3, #1
 800eea2:	9301      	str	r3, [sp, #4]
 800eea4:	1dbb      	adds	r3, r7, #6
 800eea6:	9300      	str	r3, [sp, #0]
 800eea8:	2301      	movs	r3, #1
 800eeaa:	f004 ff9d 	bl	8013de8 <HAL_I2C_Mem_Write>
 800eeae:	0003      	movs	r3, r0
}
 800eeb0:	0018      	movs	r0, r3
 800eeb2:	46bd      	mov	sp, r7
 800eeb4:	b002      	add	sp, #8
 800eeb6:	bd80      	pop	{r7, pc}
 800eeb8:	20002394 	.word	0x20002394
 800eebc:	00001388 	.word	0x00001388
 800eec0:	20002368 	.word	0x20002368
 800eec4:	20000018 	.word	0x20000018

0800eec8 <BME280_ReadReg>:

static HAL_StatusTypeDef BME280_ReadReg(uint8_t reg, uint8_t *value)
{
 800eec8:	b580      	push	{r7, lr}
 800eeca:	b086      	sub	sp, #24
 800eecc:	af04      	add	r7, sp, #16
 800eece:	0002      	movs	r2, r0
 800eed0:	6039      	str	r1, [r7, #0]
 800eed2:	1dfb      	adds	r3, r7, #7
 800eed4:	701a      	strb	r2, [r3, #0]
    if ((HAL_GetTick() - init_time) > BME280_TIMEOUT_MS) {
 800eed6:	f002 f889 	bl	8010fec <HAL_GetTick>
 800eeda:	0002      	movs	r2, r0
 800eedc:	4b10      	ldr	r3, [pc, #64]	@ (800ef20 <BME280_ReadReg+0x58>)
 800eede:	681b      	ldr	r3, [r3, #0]
 800eee0:	1ad3      	subs	r3, r2, r3
 800eee2:	4a10      	ldr	r2, [pc, #64]	@ (800ef24 <BME280_ReadReg+0x5c>)
 800eee4:	4293      	cmp	r3, r2
 800eee6:	d904      	bls.n	800eef2 <BME280_ReadReg+0x2a>
        bme280_i2c = NULL;
 800eee8:	4b0f      	ldr	r3, [pc, #60]	@ (800ef28 <BME280_ReadReg+0x60>)
 800eeea:	2200      	movs	r2, #0
 800eeec:	601a      	str	r2, [r3, #0]
        return HAL_TIMEOUT;
 800eeee:	2303      	movs	r3, #3
 800eef0:	e012      	b.n	800ef18 <BME280_ReadReg+0x50>
    }
    return HAL_I2C_Mem_Read(bme280_i2c, bme280_addr, reg, I2C_MEMADD_SIZE_8BIT, value, 1, BME280_I2C_TIMEOUT_MS);
 800eef2:	4b0d      	ldr	r3, [pc, #52]	@ (800ef28 <BME280_ReadReg+0x60>)
 800eef4:	6818      	ldr	r0, [r3, #0]
 800eef6:	4b0d      	ldr	r3, [pc, #52]	@ (800ef2c <BME280_ReadReg+0x64>)
 800eef8:	781b      	ldrb	r3, [r3, #0]
 800eefa:	0019      	movs	r1, r3
 800eefc:	1dfb      	adds	r3, r7, #7
 800eefe:	781b      	ldrb	r3, [r3, #0]
 800ef00:	b29a      	uxth	r2, r3
 800ef02:	23fa      	movs	r3, #250	@ 0xfa
 800ef04:	005b      	lsls	r3, r3, #1
 800ef06:	9302      	str	r3, [sp, #8]
 800ef08:	2301      	movs	r3, #1
 800ef0a:	9301      	str	r3, [sp, #4]
 800ef0c:	683b      	ldr	r3, [r7, #0]
 800ef0e:	9300      	str	r3, [sp, #0]
 800ef10:	2301      	movs	r3, #1
 800ef12:	f005 f897 	bl	8014044 <HAL_I2C_Mem_Read>
 800ef16:	0003      	movs	r3, r0
}
 800ef18:	0018      	movs	r0, r3
 800ef1a:	46bd      	mov	sp, r7
 800ef1c:	b002      	add	sp, #8
 800ef1e:	bd80      	pop	{r7, pc}
 800ef20:	20002394 	.word	0x20002394
 800ef24:	00001388 	.word	0x00001388
 800ef28:	20002368 	.word	0x20002368
 800ef2c:	20000018 	.word	0x20000018

0800ef30 <BME280_ReadRegs>:

static HAL_StatusTypeDef BME280_ReadRegs(uint8_t reg, uint8_t *buffer, uint16_t len)
{
 800ef30:	b580      	push	{r7, lr}
 800ef32:	b086      	sub	sp, #24
 800ef34:	af04      	add	r7, sp, #16
 800ef36:	6039      	str	r1, [r7, #0]
 800ef38:	0011      	movs	r1, r2
 800ef3a:	1dfb      	adds	r3, r7, #7
 800ef3c:	1c02      	adds	r2, r0, #0
 800ef3e:	701a      	strb	r2, [r3, #0]
 800ef40:	1d3b      	adds	r3, r7, #4
 800ef42:	1c0a      	adds	r2, r1, #0
 800ef44:	801a      	strh	r2, [r3, #0]
    if ((HAL_GetTick() - init_time) > BME280_TIMEOUT_MS) {
 800ef46:	f002 f851 	bl	8010fec <HAL_GetTick>
 800ef4a:	0002      	movs	r2, r0
 800ef4c:	4b11      	ldr	r3, [pc, #68]	@ (800ef94 <BME280_ReadRegs+0x64>)
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	1ad3      	subs	r3, r2, r3
 800ef52:	4a11      	ldr	r2, [pc, #68]	@ (800ef98 <BME280_ReadRegs+0x68>)
 800ef54:	4293      	cmp	r3, r2
 800ef56:	d904      	bls.n	800ef62 <BME280_ReadRegs+0x32>
        bme280_i2c = NULL;
 800ef58:	4b10      	ldr	r3, [pc, #64]	@ (800ef9c <BME280_ReadRegs+0x6c>)
 800ef5a:	2200      	movs	r2, #0
 800ef5c:	601a      	str	r2, [r3, #0]
        return HAL_TIMEOUT;
 800ef5e:	2303      	movs	r3, #3
 800ef60:	e013      	b.n	800ef8a <BME280_ReadRegs+0x5a>
    }
    return HAL_I2C_Mem_Read(bme280_i2c, bme280_addr, reg, I2C_MEMADD_SIZE_8BIT, buffer, len, BME280_I2C_TIMEOUT_MS);
 800ef62:	4b0e      	ldr	r3, [pc, #56]	@ (800ef9c <BME280_ReadRegs+0x6c>)
 800ef64:	6818      	ldr	r0, [r3, #0]
 800ef66:	4b0e      	ldr	r3, [pc, #56]	@ (800efa0 <BME280_ReadRegs+0x70>)
 800ef68:	781b      	ldrb	r3, [r3, #0]
 800ef6a:	0019      	movs	r1, r3
 800ef6c:	1dfb      	adds	r3, r7, #7
 800ef6e:	781b      	ldrb	r3, [r3, #0]
 800ef70:	b29a      	uxth	r2, r3
 800ef72:	23fa      	movs	r3, #250	@ 0xfa
 800ef74:	005b      	lsls	r3, r3, #1
 800ef76:	9302      	str	r3, [sp, #8]
 800ef78:	1d3b      	adds	r3, r7, #4
 800ef7a:	881b      	ldrh	r3, [r3, #0]
 800ef7c:	9301      	str	r3, [sp, #4]
 800ef7e:	683b      	ldr	r3, [r7, #0]
 800ef80:	9300      	str	r3, [sp, #0]
 800ef82:	2301      	movs	r3, #1
 800ef84:	f005 f85e 	bl	8014044 <HAL_I2C_Mem_Read>
 800ef88:	0003      	movs	r3, r0
}
 800ef8a:	0018      	movs	r0, r3
 800ef8c:	46bd      	mov	sp, r7
 800ef8e:	b002      	add	sp, #8
 800ef90:	bd80      	pop	{r7, pc}
 800ef92:	46c0      	nop			@ (mov r8, r8)
 800ef94:	20002394 	.word	0x20002394
 800ef98:	00001388 	.word	0x00001388
 800ef9c:	20002368 	.word	0x20002368
 800efa0:	20000018 	.word	0x20000018

0800efa4 <BME280_ReadSensorData>:

static HAL_StatusTypeDef BME280_ReadSensorData(BME280_Data_t *data)
{
 800efa4:	b580      	push	{r7, lr}
 800efa6:	b08a      	sub	sp, #40	@ 0x28
 800efa8:	af00      	add	r7, sp, #0
 800efaa:	6078      	str	r0, [r7, #4]
    if (bme280_i2c == NULL || data == NULL) {
 800efac:	4b3e      	ldr	r3, [pc, #248]	@ (800f0a8 <BME280_ReadSensorData+0x104>)
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d002      	beq.n	800efba <BME280_ReadSensorData+0x16>
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d101      	bne.n	800efbe <BME280_ReadSensorData+0x1a>
        return HAL_ERROR;
 800efba:	2301      	movs	r3, #1
 800efbc:	e06f      	b.n	800f09e <BME280_ReadSensorData+0xfa>
    }
    
    uint8_t sensor_data[8];
    if (BME280_ReadRegs(BME280_REG_PRESS_MSB, sensor_data, 8) != HAL_OK) {
 800efbe:	2308      	movs	r3, #8
 800efc0:	18fb      	adds	r3, r7, r3
 800efc2:	2208      	movs	r2, #8
 800efc4:	0019      	movs	r1, r3
 800efc6:	20f7      	movs	r0, #247	@ 0xf7
 800efc8:	f7ff ffb2 	bl	800ef30 <BME280_ReadRegs>
 800efcc:	1e03      	subs	r3, r0, #0
 800efce:	d001      	beq.n	800efd4 <BME280_ReadSensorData+0x30>
        return HAL_ERROR;
 800efd0:	2301      	movs	r3, #1
 800efd2:	e064      	b.n	800f09e <BME280_ReadSensorData+0xfa>
    }
    
    int32_t adc_P = (sensor_data[0] << 12) | (sensor_data[1] << 4) | (sensor_data[2] >> 4);
 800efd4:	2108      	movs	r1, #8
 800efd6:	187b      	adds	r3, r7, r1
 800efd8:	781b      	ldrb	r3, [r3, #0]
 800efda:	031a      	lsls	r2, r3, #12
 800efdc:	187b      	adds	r3, r7, r1
 800efde:	785b      	ldrb	r3, [r3, #1]
 800efe0:	011b      	lsls	r3, r3, #4
 800efe2:	4313      	orrs	r3, r2
 800efe4:	187a      	adds	r2, r7, r1
 800efe6:	7892      	ldrb	r2, [r2, #2]
 800efe8:	0912      	lsrs	r2, r2, #4
 800efea:	b2d2      	uxtb	r2, r2
 800efec:	4313      	orrs	r3, r2
 800efee:	627b      	str	r3, [r7, #36]	@ 0x24
    int32_t adc_T = (sensor_data[3] << 12) | (sensor_data[4] << 4) | (sensor_data[5] >> 4);
 800eff0:	187b      	adds	r3, r7, r1
 800eff2:	78db      	ldrb	r3, [r3, #3]
 800eff4:	031a      	lsls	r2, r3, #12
 800eff6:	187b      	adds	r3, r7, r1
 800eff8:	791b      	ldrb	r3, [r3, #4]
 800effa:	011b      	lsls	r3, r3, #4
 800effc:	4313      	orrs	r3, r2
 800effe:	187a      	adds	r2, r7, r1
 800f000:	7952      	ldrb	r2, [r2, #5]
 800f002:	0912      	lsrs	r2, r2, #4
 800f004:	b2d2      	uxtb	r2, r2
 800f006:	4313      	orrs	r3, r2
 800f008:	623b      	str	r3, [r7, #32]
    int32_t adc_H = (sensor_data[6] << 8) | sensor_data[7];
 800f00a:	187b      	adds	r3, r7, r1
 800f00c:	799b      	ldrb	r3, [r3, #6]
 800f00e:	021b      	lsls	r3, r3, #8
 800f010:	187a      	adds	r2, r7, r1
 800f012:	79d2      	ldrb	r2, [r2, #7]
 800f014:	4313      	orrs	r3, r2
 800f016:	61fb      	str	r3, [r7, #28]
    
    int32_t temp = BME280_CompensateT(adc_T);
 800f018:	6a3b      	ldr	r3, [r7, #32]
 800f01a:	0018      	movs	r0, r3
 800f01c:	f000 f934 	bl	800f288 <BME280_CompensateT>
 800f020:	0003      	movs	r3, r0
 800f022:	61bb      	str	r3, [r7, #24]
    data->temperature = temp / 100.0f;
 800f024:	69b8      	ldr	r0, [r7, #24]
 800f026:	f7f2 fc6b 	bl	8001900 <__aeabi_i2f>
 800f02a:	1c03      	adds	r3, r0, #0
 800f02c:	491f      	ldr	r1, [pc, #124]	@ (800f0ac <BME280_ReadSensorData+0x108>)
 800f02e:	1c18      	adds	r0, r3, #0
 800f030:	f7f1 fea4 	bl	8000d7c <__aeabi_fdiv>
 800f034:	1c03      	adds	r3, r0, #0
 800f036:	1c1a      	adds	r2, r3, #0
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	601a      	str	r2, [r3, #0]
    
    uint32_t press = BME280_CompensateP(adc_P);
 800f03c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f03e:	0018      	movs	r0, r3
 800f040:	f000 f95a 	bl	800f2f8 <BME280_CompensateP>
 800f044:	0003      	movs	r3, r0
 800f046:	617b      	str	r3, [r7, #20]
    data->pressure = press / 256.0f / 100.0f;
 800f048:	6978      	ldr	r0, [r7, #20]
 800f04a:	f7f2 fca9 	bl	80019a0 <__aeabi_ui2f>
 800f04e:	1c03      	adds	r3, r0, #0
 800f050:	2187      	movs	r1, #135	@ 0x87
 800f052:	05c9      	lsls	r1, r1, #23
 800f054:	1c18      	adds	r0, r3, #0
 800f056:	f7f1 fe91 	bl	8000d7c <__aeabi_fdiv>
 800f05a:	1c03      	adds	r3, r0, #0
 800f05c:	4913      	ldr	r1, [pc, #76]	@ (800f0ac <BME280_ReadSensorData+0x108>)
 800f05e:	1c18      	adds	r0, r3, #0
 800f060:	f7f1 fe8c 	bl	8000d7c <__aeabi_fdiv>
 800f064:	1c03      	adds	r3, r0, #0
 800f066:	1c1a      	adds	r2, r3, #0
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	605a      	str	r2, [r3, #4]
    
    uint32_t hum = BME280_CompensateH(adc_H);
 800f06c:	69fb      	ldr	r3, [r7, #28]
 800f06e:	0018      	movs	r0, r3
 800f070:	f000 fade 	bl	800f630 <BME280_CompensateH>
 800f074:	0003      	movs	r3, r0
 800f076:	613b      	str	r3, [r7, #16]
    data->humidity = hum / 1024.0f;
 800f078:	6938      	ldr	r0, [r7, #16]
 800f07a:	f7f2 fc91 	bl	80019a0 <__aeabi_ui2f>
 800f07e:	1c03      	adds	r3, r0, #0
 800f080:	2189      	movs	r1, #137	@ 0x89
 800f082:	05c9      	lsls	r1, r1, #23
 800f084:	1c18      	adds	r0, r3, #0
 800f086:	f7f1 fe79 	bl	8000d7c <__aeabi_fdiv>
 800f08a:	1c03      	adds	r3, r0, #0
 800f08c:	1c1a      	adds	r2, r3, #0
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	609a      	str	r2, [r3, #8]
    
    init_time = HAL_GetTick();  // Reset timeout on successful read
 800f092:	f001 ffab 	bl	8010fec <HAL_GetTick>
 800f096:	0002      	movs	r2, r0
 800f098:	4b05      	ldr	r3, [pc, #20]	@ (800f0b0 <BME280_ReadSensorData+0x10c>)
 800f09a:	601a      	str	r2, [r3, #0]
    
    return HAL_OK;
 800f09c:	2300      	movs	r3, #0
}
 800f09e:	0018      	movs	r0, r3
 800f0a0:	46bd      	mov	sp, r7
 800f0a2:	b00a      	add	sp, #40	@ 0x28
 800f0a4:	bd80      	pop	{r7, pc}
 800f0a6:	46c0      	nop			@ (mov r8, r8)
 800f0a8:	20002368 	.word	0x20002368
 800f0ac:	42c80000 	.word	0x42c80000
 800f0b0:	20002394 	.word	0x20002394

0800f0b4 <BME280_ReadCalibrationData>:

static HAL_StatusTypeDef BME280_ReadCalibrationData(void)
{
 800f0b4:	b580      	push	{r7, lr}
 800f0b6:	b08a      	sub	sp, #40	@ 0x28
 800f0b8:	af00      	add	r7, sp, #0
    uint8_t calib[26];
    uint8_t calib_h[7];
    
    if (BME280_ReadRegs(BME280_REG_CALIB00, calib, 26) != HAL_OK) {
 800f0ba:	230c      	movs	r3, #12
 800f0bc:	18fb      	adds	r3, r7, r3
 800f0be:	221a      	movs	r2, #26
 800f0c0:	0019      	movs	r1, r3
 800f0c2:	2088      	movs	r0, #136	@ 0x88
 800f0c4:	f7ff ff34 	bl	800ef30 <BME280_ReadRegs>
 800f0c8:	1e03      	subs	r3, r0, #0
 800f0ca:	d001      	beq.n	800f0d0 <BME280_ReadCalibrationData+0x1c>
        return HAL_ERROR;
 800f0cc:	2301      	movs	r3, #1
 800f0ce:	e0d4      	b.n	800f27a <BME280_ReadCalibrationData+0x1c6>
    }
    
    if (BME280_ReadRegs(BME280_REG_CALIB26, calib_h, 7) != HAL_OK) {
 800f0d0:	1d3b      	adds	r3, r7, #4
 800f0d2:	2207      	movs	r2, #7
 800f0d4:	0019      	movs	r1, r3
 800f0d6:	20e1      	movs	r0, #225	@ 0xe1
 800f0d8:	f7ff ff2a 	bl	800ef30 <BME280_ReadRegs>
 800f0dc:	1e03      	subs	r3, r0, #0
 800f0de:	d001      	beq.n	800f0e4 <BME280_ReadCalibrationData+0x30>
        return HAL_ERROR;
 800f0e0:	2301      	movs	r3, #1
 800f0e2:	e0ca      	b.n	800f27a <BME280_ReadCalibrationData+0x1c6>
    }
    
    calib_data.dig_T1 = (calib[1] << 8) | calib[0];
 800f0e4:	210c      	movs	r1, #12
 800f0e6:	187b      	adds	r3, r7, r1
 800f0e8:	785b      	ldrb	r3, [r3, #1]
 800f0ea:	b21b      	sxth	r3, r3
 800f0ec:	021b      	lsls	r3, r3, #8
 800f0ee:	b21a      	sxth	r2, r3
 800f0f0:	187b      	adds	r3, r7, r1
 800f0f2:	781b      	ldrb	r3, [r3, #0]
 800f0f4:	b21b      	sxth	r3, r3
 800f0f6:	4313      	orrs	r3, r2
 800f0f8:	b21b      	sxth	r3, r3
 800f0fa:	b29a      	uxth	r2, r3
 800f0fc:	4b61      	ldr	r3, [pc, #388]	@ (800f284 <BME280_ReadCalibrationData+0x1d0>)
 800f0fe:	801a      	strh	r2, [r3, #0]
    calib_data.dig_T2 = (calib[3] << 8) | calib[2];
 800f100:	187b      	adds	r3, r7, r1
 800f102:	78db      	ldrb	r3, [r3, #3]
 800f104:	b21b      	sxth	r3, r3
 800f106:	021b      	lsls	r3, r3, #8
 800f108:	b21a      	sxth	r2, r3
 800f10a:	187b      	adds	r3, r7, r1
 800f10c:	789b      	ldrb	r3, [r3, #2]
 800f10e:	b21b      	sxth	r3, r3
 800f110:	4313      	orrs	r3, r2
 800f112:	b21a      	sxth	r2, r3
 800f114:	4b5b      	ldr	r3, [pc, #364]	@ (800f284 <BME280_ReadCalibrationData+0x1d0>)
 800f116:	805a      	strh	r2, [r3, #2]
    calib_data.dig_T3 = (calib[5] << 8) | calib[4];
 800f118:	187b      	adds	r3, r7, r1
 800f11a:	795b      	ldrb	r3, [r3, #5]
 800f11c:	b21b      	sxth	r3, r3
 800f11e:	021b      	lsls	r3, r3, #8
 800f120:	b21a      	sxth	r2, r3
 800f122:	187b      	adds	r3, r7, r1
 800f124:	791b      	ldrb	r3, [r3, #4]
 800f126:	b21b      	sxth	r3, r3
 800f128:	4313      	orrs	r3, r2
 800f12a:	b21a      	sxth	r2, r3
 800f12c:	4b55      	ldr	r3, [pc, #340]	@ (800f284 <BME280_ReadCalibrationData+0x1d0>)
 800f12e:	809a      	strh	r2, [r3, #4]
    
    calib_data.dig_P1 = (calib[7] << 8) | calib[6];
 800f130:	187b      	adds	r3, r7, r1
 800f132:	79db      	ldrb	r3, [r3, #7]
 800f134:	b21b      	sxth	r3, r3
 800f136:	021b      	lsls	r3, r3, #8
 800f138:	b21a      	sxth	r2, r3
 800f13a:	187b      	adds	r3, r7, r1
 800f13c:	799b      	ldrb	r3, [r3, #6]
 800f13e:	b21b      	sxth	r3, r3
 800f140:	4313      	orrs	r3, r2
 800f142:	b21b      	sxth	r3, r3
 800f144:	b29a      	uxth	r2, r3
 800f146:	4b4f      	ldr	r3, [pc, #316]	@ (800f284 <BME280_ReadCalibrationData+0x1d0>)
 800f148:	80da      	strh	r2, [r3, #6]
    calib_data.dig_P2 = (calib[9] << 8) | calib[8];
 800f14a:	187b      	adds	r3, r7, r1
 800f14c:	7a5b      	ldrb	r3, [r3, #9]
 800f14e:	b21b      	sxth	r3, r3
 800f150:	021b      	lsls	r3, r3, #8
 800f152:	b21a      	sxth	r2, r3
 800f154:	187b      	adds	r3, r7, r1
 800f156:	7a1b      	ldrb	r3, [r3, #8]
 800f158:	b21b      	sxth	r3, r3
 800f15a:	4313      	orrs	r3, r2
 800f15c:	b21a      	sxth	r2, r3
 800f15e:	4b49      	ldr	r3, [pc, #292]	@ (800f284 <BME280_ReadCalibrationData+0x1d0>)
 800f160:	811a      	strh	r2, [r3, #8]
    calib_data.dig_P3 = (calib[11] << 8) | calib[10];
 800f162:	187b      	adds	r3, r7, r1
 800f164:	7adb      	ldrb	r3, [r3, #11]
 800f166:	b21b      	sxth	r3, r3
 800f168:	021b      	lsls	r3, r3, #8
 800f16a:	b21a      	sxth	r2, r3
 800f16c:	187b      	adds	r3, r7, r1
 800f16e:	7a9b      	ldrb	r3, [r3, #10]
 800f170:	b21b      	sxth	r3, r3
 800f172:	4313      	orrs	r3, r2
 800f174:	b21a      	sxth	r2, r3
 800f176:	4b43      	ldr	r3, [pc, #268]	@ (800f284 <BME280_ReadCalibrationData+0x1d0>)
 800f178:	815a      	strh	r2, [r3, #10]
    calib_data.dig_P4 = (calib[13] << 8) | calib[12];
 800f17a:	187b      	adds	r3, r7, r1
 800f17c:	7b5b      	ldrb	r3, [r3, #13]
 800f17e:	b21b      	sxth	r3, r3
 800f180:	021b      	lsls	r3, r3, #8
 800f182:	b21a      	sxth	r2, r3
 800f184:	187b      	adds	r3, r7, r1
 800f186:	7b1b      	ldrb	r3, [r3, #12]
 800f188:	b21b      	sxth	r3, r3
 800f18a:	4313      	orrs	r3, r2
 800f18c:	b21a      	sxth	r2, r3
 800f18e:	4b3d      	ldr	r3, [pc, #244]	@ (800f284 <BME280_ReadCalibrationData+0x1d0>)
 800f190:	819a      	strh	r2, [r3, #12]
    calib_data.dig_P5 = (calib[15] << 8) | calib[14];
 800f192:	187b      	adds	r3, r7, r1
 800f194:	7bdb      	ldrb	r3, [r3, #15]
 800f196:	b21b      	sxth	r3, r3
 800f198:	021b      	lsls	r3, r3, #8
 800f19a:	b21a      	sxth	r2, r3
 800f19c:	187b      	adds	r3, r7, r1
 800f19e:	7b9b      	ldrb	r3, [r3, #14]
 800f1a0:	b21b      	sxth	r3, r3
 800f1a2:	4313      	orrs	r3, r2
 800f1a4:	b21a      	sxth	r2, r3
 800f1a6:	4b37      	ldr	r3, [pc, #220]	@ (800f284 <BME280_ReadCalibrationData+0x1d0>)
 800f1a8:	81da      	strh	r2, [r3, #14]
    calib_data.dig_P6 = (calib[17] << 8) | calib[16];
 800f1aa:	187b      	adds	r3, r7, r1
 800f1ac:	7c5b      	ldrb	r3, [r3, #17]
 800f1ae:	b21b      	sxth	r3, r3
 800f1b0:	021b      	lsls	r3, r3, #8
 800f1b2:	b21a      	sxth	r2, r3
 800f1b4:	187b      	adds	r3, r7, r1
 800f1b6:	7c1b      	ldrb	r3, [r3, #16]
 800f1b8:	b21b      	sxth	r3, r3
 800f1ba:	4313      	orrs	r3, r2
 800f1bc:	b21a      	sxth	r2, r3
 800f1be:	4b31      	ldr	r3, [pc, #196]	@ (800f284 <BME280_ReadCalibrationData+0x1d0>)
 800f1c0:	821a      	strh	r2, [r3, #16]
    calib_data.dig_P7 = (calib[19] << 8) | calib[18];
 800f1c2:	187b      	adds	r3, r7, r1
 800f1c4:	7cdb      	ldrb	r3, [r3, #19]
 800f1c6:	b21b      	sxth	r3, r3
 800f1c8:	021b      	lsls	r3, r3, #8
 800f1ca:	b21a      	sxth	r2, r3
 800f1cc:	187b      	adds	r3, r7, r1
 800f1ce:	7c9b      	ldrb	r3, [r3, #18]
 800f1d0:	b21b      	sxth	r3, r3
 800f1d2:	4313      	orrs	r3, r2
 800f1d4:	b21a      	sxth	r2, r3
 800f1d6:	4b2b      	ldr	r3, [pc, #172]	@ (800f284 <BME280_ReadCalibrationData+0x1d0>)
 800f1d8:	825a      	strh	r2, [r3, #18]
    calib_data.dig_P8 = (calib[21] << 8) | calib[20];
 800f1da:	187b      	adds	r3, r7, r1
 800f1dc:	7d5b      	ldrb	r3, [r3, #21]
 800f1de:	b21b      	sxth	r3, r3
 800f1e0:	021b      	lsls	r3, r3, #8
 800f1e2:	b21a      	sxth	r2, r3
 800f1e4:	187b      	adds	r3, r7, r1
 800f1e6:	7d1b      	ldrb	r3, [r3, #20]
 800f1e8:	b21b      	sxth	r3, r3
 800f1ea:	4313      	orrs	r3, r2
 800f1ec:	b21a      	sxth	r2, r3
 800f1ee:	4b25      	ldr	r3, [pc, #148]	@ (800f284 <BME280_ReadCalibrationData+0x1d0>)
 800f1f0:	829a      	strh	r2, [r3, #20]
    calib_data.dig_P9 = (calib[23] << 8) | calib[22];
 800f1f2:	187b      	adds	r3, r7, r1
 800f1f4:	7ddb      	ldrb	r3, [r3, #23]
 800f1f6:	b21b      	sxth	r3, r3
 800f1f8:	021b      	lsls	r3, r3, #8
 800f1fa:	b21a      	sxth	r2, r3
 800f1fc:	187b      	adds	r3, r7, r1
 800f1fe:	7d9b      	ldrb	r3, [r3, #22]
 800f200:	b21b      	sxth	r3, r3
 800f202:	4313      	orrs	r3, r2
 800f204:	b21a      	sxth	r2, r3
 800f206:	4b1f      	ldr	r3, [pc, #124]	@ (800f284 <BME280_ReadCalibrationData+0x1d0>)
 800f208:	82da      	strh	r2, [r3, #22]
    
    calib_data.dig_H1 = calib[25];
 800f20a:	187b      	adds	r3, r7, r1
 800f20c:	7e5a      	ldrb	r2, [r3, #25]
 800f20e:	4b1d      	ldr	r3, [pc, #116]	@ (800f284 <BME280_ReadCalibrationData+0x1d0>)
 800f210:	761a      	strb	r2, [r3, #24]
    calib_data.dig_H2 = (calib_h[1] << 8) | calib_h[0];
 800f212:	1d3b      	adds	r3, r7, #4
 800f214:	785b      	ldrb	r3, [r3, #1]
 800f216:	b21b      	sxth	r3, r3
 800f218:	021b      	lsls	r3, r3, #8
 800f21a:	b21a      	sxth	r2, r3
 800f21c:	1d3b      	adds	r3, r7, #4
 800f21e:	781b      	ldrb	r3, [r3, #0]
 800f220:	b21b      	sxth	r3, r3
 800f222:	4313      	orrs	r3, r2
 800f224:	b21a      	sxth	r2, r3
 800f226:	4b17      	ldr	r3, [pc, #92]	@ (800f284 <BME280_ReadCalibrationData+0x1d0>)
 800f228:	835a      	strh	r2, [r3, #26]
    calib_data.dig_H3 = calib_h[2];
 800f22a:	1d3b      	adds	r3, r7, #4
 800f22c:	789a      	ldrb	r2, [r3, #2]
 800f22e:	4b15      	ldr	r3, [pc, #84]	@ (800f284 <BME280_ReadCalibrationData+0x1d0>)
 800f230:	771a      	strb	r2, [r3, #28]
    calib_data.dig_H4 = (calib_h[3] << 4) | (calib_h[4] & 0x0F);
 800f232:	1d3b      	adds	r3, r7, #4
 800f234:	78db      	ldrb	r3, [r3, #3]
 800f236:	b21b      	sxth	r3, r3
 800f238:	011b      	lsls	r3, r3, #4
 800f23a:	b21a      	sxth	r2, r3
 800f23c:	1d3b      	adds	r3, r7, #4
 800f23e:	791b      	ldrb	r3, [r3, #4]
 800f240:	b21b      	sxth	r3, r3
 800f242:	210f      	movs	r1, #15
 800f244:	400b      	ands	r3, r1
 800f246:	b21b      	sxth	r3, r3
 800f248:	4313      	orrs	r3, r2
 800f24a:	b21a      	sxth	r2, r3
 800f24c:	4b0d      	ldr	r3, [pc, #52]	@ (800f284 <BME280_ReadCalibrationData+0x1d0>)
 800f24e:	83da      	strh	r2, [r3, #30]
    calib_data.dig_H5 = (calib_h[5] << 4) | (calib_h[4] >> 4);
 800f250:	1d3b      	adds	r3, r7, #4
 800f252:	795b      	ldrb	r3, [r3, #5]
 800f254:	b21b      	sxth	r3, r3
 800f256:	011b      	lsls	r3, r3, #4
 800f258:	b21a      	sxth	r2, r3
 800f25a:	1d3b      	adds	r3, r7, #4
 800f25c:	791b      	ldrb	r3, [r3, #4]
 800f25e:	091b      	lsrs	r3, r3, #4
 800f260:	b2db      	uxtb	r3, r3
 800f262:	b21b      	sxth	r3, r3
 800f264:	4313      	orrs	r3, r2
 800f266:	b21a      	sxth	r2, r3
 800f268:	4b06      	ldr	r3, [pc, #24]	@ (800f284 <BME280_ReadCalibrationData+0x1d0>)
 800f26a:	841a      	strh	r2, [r3, #32]
    calib_data.dig_H6 = calib_h[6];
 800f26c:	1d3b      	adds	r3, r7, #4
 800f26e:	799b      	ldrb	r3, [r3, #6]
 800f270:	b259      	sxtb	r1, r3
 800f272:	4b04      	ldr	r3, [pc, #16]	@ (800f284 <BME280_ReadCalibrationData+0x1d0>)
 800f274:	2222      	movs	r2, #34	@ 0x22
 800f276:	5499      	strb	r1, [r3, r2]
    
    return HAL_OK;
 800f278:	2300      	movs	r3, #0
}
 800f27a:	0018      	movs	r0, r3
 800f27c:	46bd      	mov	sp, r7
 800f27e:	b00a      	add	sp, #40	@ 0x28
 800f280:	bd80      	pop	{r7, pc}
 800f282:	46c0      	nop			@ (mov r8, r8)
 800f284:	2000236c 	.word	0x2000236c

0800f288 <BME280_CompensateT>:

static int32_t BME280_CompensateT(int32_t adc_T)
{
 800f288:	b580      	push	{r7, lr}
 800f28a:	b086      	sub	sp, #24
 800f28c:	af00      	add	r7, sp, #0
 800f28e:	6078      	str	r0, [r7, #4]
    int32_t var1, var2, T;
    
    var1 = ((((adc_T >> 3) - ((int32_t)calib_data.dig_T1 << 1))) * ((int32_t)calib_data.dig_T2)) >> 11;
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	10da      	asrs	r2, r3, #3
 800f294:	4b16      	ldr	r3, [pc, #88]	@ (800f2f0 <BME280_CompensateT+0x68>)
 800f296:	881b      	ldrh	r3, [r3, #0]
 800f298:	005b      	lsls	r3, r3, #1
 800f29a:	1ad3      	subs	r3, r2, r3
 800f29c:	4a14      	ldr	r2, [pc, #80]	@ (800f2f0 <BME280_CompensateT+0x68>)
 800f29e:	2102      	movs	r1, #2
 800f2a0:	5e52      	ldrsh	r2, [r2, r1]
 800f2a2:	4353      	muls	r3, r2
 800f2a4:	12db      	asrs	r3, r3, #11
 800f2a6:	617b      	str	r3, [r7, #20]
    var2 = (((((adc_T >> 4) - ((int32_t)calib_data.dig_T1)) * ((adc_T >> 4) - ((int32_t)calib_data.dig_T1))) >> 12) * ((int32_t)calib_data.dig_T3)) >> 14;
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	111b      	asrs	r3, r3, #4
 800f2ac:	4a10      	ldr	r2, [pc, #64]	@ (800f2f0 <BME280_CompensateT+0x68>)
 800f2ae:	8812      	ldrh	r2, [r2, #0]
 800f2b0:	1a9b      	subs	r3, r3, r2
 800f2b2:	687a      	ldr	r2, [r7, #4]
 800f2b4:	1112      	asrs	r2, r2, #4
 800f2b6:	490e      	ldr	r1, [pc, #56]	@ (800f2f0 <BME280_CompensateT+0x68>)
 800f2b8:	8809      	ldrh	r1, [r1, #0]
 800f2ba:	1a52      	subs	r2, r2, r1
 800f2bc:	4353      	muls	r3, r2
 800f2be:	131b      	asrs	r3, r3, #12
 800f2c0:	4a0b      	ldr	r2, [pc, #44]	@ (800f2f0 <BME280_CompensateT+0x68>)
 800f2c2:	2104      	movs	r1, #4
 800f2c4:	5e52      	ldrsh	r2, [r2, r1]
 800f2c6:	4353      	muls	r3, r2
 800f2c8:	139b      	asrs	r3, r3, #14
 800f2ca:	613b      	str	r3, [r7, #16]
    t_fine = var1 + var2;
 800f2cc:	697a      	ldr	r2, [r7, #20]
 800f2ce:	693b      	ldr	r3, [r7, #16]
 800f2d0:	18d2      	adds	r2, r2, r3
 800f2d2:	4b08      	ldr	r3, [pc, #32]	@ (800f2f4 <BME280_CompensateT+0x6c>)
 800f2d4:	601a      	str	r2, [r3, #0]
    T = (t_fine * 5 + 128) >> 8;
 800f2d6:	4b07      	ldr	r3, [pc, #28]	@ (800f2f4 <BME280_CompensateT+0x6c>)
 800f2d8:	681a      	ldr	r2, [r3, #0]
 800f2da:	0013      	movs	r3, r2
 800f2dc:	009b      	lsls	r3, r3, #2
 800f2de:	189b      	adds	r3, r3, r2
 800f2e0:	3380      	adds	r3, #128	@ 0x80
 800f2e2:	121b      	asrs	r3, r3, #8
 800f2e4:	60fb      	str	r3, [r7, #12]
    
    return T;
 800f2e6:	68fb      	ldr	r3, [r7, #12]
}
 800f2e8:	0018      	movs	r0, r3
 800f2ea:	46bd      	mov	sp, r7
 800f2ec:	b006      	add	sp, #24
 800f2ee:	bd80      	pop	{r7, pc}
 800f2f0:	2000236c 	.word	0x2000236c
 800f2f4:	20002390 	.word	0x20002390

0800f2f8 <BME280_CompensateP>:

static uint32_t BME280_CompensateP(int32_t adc_P)
{
 800f2f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f2fa:	b0ad      	sub	sp, #180	@ 0xb4
 800f2fc:	af00      	add	r7, sp, #0
 800f2fe:	2394      	movs	r3, #148	@ 0x94
 800f300:	18fb      	adds	r3, r7, r3
 800f302:	6018      	str	r0, [r3, #0]
    int64_t var1, var2, p;
    
    var1 = ((int64_t)t_fine) - 128000;
 800f304:	4bc6      	ldr	r3, [pc, #792]	@ (800f620 <BME280_CompensateP+0x328>)
 800f306:	681b      	ldr	r3, [r3, #0]
 800f308:	001c      	movs	r4, r3
 800f30a:	17db      	asrs	r3, r3, #31
 800f30c:	001d      	movs	r5, r3
 800f30e:	4ac5      	ldr	r2, [pc, #788]	@ (800f624 <BME280_CompensateP+0x32c>)
 800f310:	2301      	movs	r3, #1
 800f312:	425b      	negs	r3, r3
 800f314:	1912      	adds	r2, r2, r4
 800f316:	416b      	adcs	r3, r5
 800f318:	24a8      	movs	r4, #168	@ 0xa8
 800f31a:	1939      	adds	r1, r7, r4
 800f31c:	600a      	str	r2, [r1, #0]
 800f31e:	604b      	str	r3, [r1, #4]
    var2 = var1 * var1 * (int64_t)calib_data.dig_P6;
 800f320:	193b      	adds	r3, r7, r4
 800f322:	681a      	ldr	r2, [r3, #0]
 800f324:	685b      	ldr	r3, [r3, #4]
 800f326:	1939      	adds	r1, r7, r4
 800f328:	6808      	ldr	r0, [r1, #0]
 800f32a:	6849      	ldr	r1, [r1, #4]
 800f32c:	f7f1 f962 	bl	80005f4 <__aeabi_lmul>
 800f330:	0002      	movs	r2, r0
 800f332:	000b      	movs	r3, r1
 800f334:	0010      	movs	r0, r2
 800f336:	0019      	movs	r1, r3
 800f338:	4bbb      	ldr	r3, [pc, #748]	@ (800f628 <BME280_CompensateP+0x330>)
 800f33a:	2210      	movs	r2, #16
 800f33c:	5e9b      	ldrsh	r3, [r3, r2]
 800f33e:	653b      	str	r3, [r7, #80]	@ 0x50
 800f340:	17db      	asrs	r3, r3, #31
 800f342:	657b      	str	r3, [r7, #84]	@ 0x54
 800f344:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f346:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f348:	f7f1 f954 	bl	80005f4 <__aeabi_lmul>
 800f34c:	0002      	movs	r2, r0
 800f34e:	000b      	movs	r3, r1
 800f350:	25a0      	movs	r5, #160	@ 0xa0
 800f352:	1979      	adds	r1, r7, r5
 800f354:	600a      	str	r2, [r1, #0]
 800f356:	604b      	str	r3, [r1, #4]
    var2 = var2 + ((var1 * (int64_t)calib_data.dig_P5) << 17);
 800f358:	4bb3      	ldr	r3, [pc, #716]	@ (800f628 <BME280_CompensateP+0x330>)
 800f35a:	220e      	movs	r2, #14
 800f35c:	5e9b      	ldrsh	r3, [r3, r2]
 800f35e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f360:	17db      	asrs	r3, r3, #31
 800f362:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f364:	193b      	adds	r3, r7, r4
 800f366:	681a      	ldr	r2, [r3, #0]
 800f368:	685b      	ldr	r3, [r3, #4]
 800f36a:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800f36c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800f36e:	f7f1 f941 	bl	80005f4 <__aeabi_lmul>
 800f372:	0002      	movs	r2, r0
 800f374:	000b      	movs	r3, r1
 800f376:	0bd1      	lsrs	r1, r2, #15
 800f378:	468c      	mov	ip, r1
 800f37a:	0458      	lsls	r0, r3, #17
 800f37c:	268c      	movs	r6, #140	@ 0x8c
 800f37e:	19b9      	adds	r1, r7, r6
 800f380:	6008      	str	r0, [r1, #0]
 800f382:	19b8      	adds	r0, r7, r6
 800f384:	6800      	ldr	r0, [r0, #0]
 800f386:	4661      	mov	r1, ip
 800f388:	4308      	orrs	r0, r1
 800f38a:	19b9      	adds	r1, r7, r6
 800f38c:	6008      	str	r0, [r1, #0]
 800f38e:	0453      	lsls	r3, r2, #17
 800f390:	2188      	movs	r1, #136	@ 0x88
 800f392:	187a      	adds	r2, r7, r1
 800f394:	6013      	str	r3, [r2, #0]
 800f396:	197b      	adds	r3, r7, r5
 800f398:	681a      	ldr	r2, [r3, #0]
 800f39a:	685b      	ldr	r3, [r3, #4]
 800f39c:	1879      	adds	r1, r7, r1
 800f39e:	6808      	ldr	r0, [r1, #0]
 800f3a0:	6849      	ldr	r1, [r1, #4]
 800f3a2:	1812      	adds	r2, r2, r0
 800f3a4:	414b      	adcs	r3, r1
 800f3a6:	1979      	adds	r1, r7, r5
 800f3a8:	600a      	str	r2, [r1, #0]
 800f3aa:	604b      	str	r3, [r1, #4]
    var2 = var2 + (((int64_t)calib_data.dig_P4) << 35);
 800f3ac:	4b9e      	ldr	r3, [pc, #632]	@ (800f628 <BME280_CompensateP+0x330>)
 800f3ae:	220c      	movs	r2, #12
 800f3b0:	5e9b      	ldrsh	r3, [r3, r2]
 800f3b2:	643b      	str	r3, [r7, #64]	@ 0x40
 800f3b4:	17db      	asrs	r3, r3, #31
 800f3b6:	647b      	str	r3, [r7, #68]	@ 0x44
 800f3b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f3ba:	00db      	lsls	r3, r3, #3
 800f3bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f3be:	2300      	movs	r3, #0
 800f3c0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f3c2:	197b      	adds	r3, r7, r5
 800f3c4:	681a      	ldr	r2, [r3, #0]
 800f3c6:	685b      	ldr	r3, [r3, #4]
 800f3c8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f3ca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f3cc:	1812      	adds	r2, r2, r0
 800f3ce:	414b      	adcs	r3, r1
 800f3d0:	1979      	adds	r1, r7, r5
 800f3d2:	600a      	str	r2, [r1, #0]
 800f3d4:	604b      	str	r3, [r1, #4]
    var1 = ((var1 * var1 * (int64_t)calib_data.dig_P3) >> 8) + ((var1 * (int64_t)calib_data.dig_P2) << 12);
 800f3d6:	193b      	adds	r3, r7, r4
 800f3d8:	681a      	ldr	r2, [r3, #0]
 800f3da:	685b      	ldr	r3, [r3, #4]
 800f3dc:	1939      	adds	r1, r7, r4
 800f3de:	6808      	ldr	r0, [r1, #0]
 800f3e0:	6849      	ldr	r1, [r1, #4]
 800f3e2:	f7f1 f907 	bl	80005f4 <__aeabi_lmul>
 800f3e6:	0002      	movs	r2, r0
 800f3e8:	000b      	movs	r3, r1
 800f3ea:	0010      	movs	r0, r2
 800f3ec:	0019      	movs	r1, r3
 800f3ee:	4b8e      	ldr	r3, [pc, #568]	@ (800f628 <BME280_CompensateP+0x330>)
 800f3f0:	220a      	movs	r2, #10
 800f3f2:	5e9b      	ldrsh	r3, [r3, r2]
 800f3f4:	633b      	str	r3, [r7, #48]	@ 0x30
 800f3f6:	17db      	asrs	r3, r3, #31
 800f3f8:	637b      	str	r3, [r7, #52]	@ 0x34
 800f3fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f3fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f3fe:	f7f1 f8f9 	bl	80005f4 <__aeabi_lmul>
 800f402:	0002      	movs	r2, r0
 800f404:	000b      	movs	r3, r1
 800f406:	0619      	lsls	r1, r3, #24
 800f408:	0a10      	lsrs	r0, r2, #8
 800f40a:	2580      	movs	r5, #128	@ 0x80
 800f40c:	197e      	adds	r6, r7, r5
 800f40e:	6030      	str	r0, [r6, #0]
 800f410:	1978      	adds	r0, r7, r5
 800f412:	6800      	ldr	r0, [r0, #0]
 800f414:	4308      	orrs	r0, r1
 800f416:	1979      	adds	r1, r7, r5
 800f418:	6008      	str	r0, [r1, #0]
 800f41a:	121b      	asrs	r3, r3, #8
 800f41c:	2284      	movs	r2, #132	@ 0x84
 800f41e:	18ba      	adds	r2, r7, r2
 800f420:	6013      	str	r3, [r2, #0]
 800f422:	4b81      	ldr	r3, [pc, #516]	@ (800f628 <BME280_CompensateP+0x330>)
 800f424:	2208      	movs	r2, #8
 800f426:	5e9b      	ldrsh	r3, [r3, r2]
 800f428:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f42a:	17db      	asrs	r3, r3, #31
 800f42c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f42e:	193b      	adds	r3, r7, r4
 800f430:	681a      	ldr	r2, [r3, #0]
 800f432:	685b      	ldr	r3, [r3, #4]
 800f434:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f436:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f438:	f7f1 f8dc 	bl	80005f4 <__aeabi_lmul>
 800f43c:	0002      	movs	r2, r0
 800f43e:	000b      	movs	r3, r1
 800f440:	0d11      	lsrs	r1, r2, #20
 800f442:	0318      	lsls	r0, r3, #12
 800f444:	67f8      	str	r0, [r7, #124]	@ 0x7c
 800f446:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800f448:	4308      	orrs	r0, r1
 800f44a:	67f8      	str	r0, [r7, #124]	@ 0x7c
 800f44c:	0313      	lsls	r3, r2, #12
 800f44e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f450:	197b      	adds	r3, r7, r5
 800f452:	681a      	ldr	r2, [r3, #0]
 800f454:	685b      	ldr	r3, [r3, #4]
 800f456:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800f458:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f45a:	1812      	adds	r2, r2, r0
 800f45c:	414b      	adcs	r3, r1
 800f45e:	1939      	adds	r1, r7, r4
 800f460:	600a      	str	r2, [r1, #0]
 800f462:	604b      	str	r3, [r1, #4]
    var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)calib_data.dig_P1) >> 33;
 800f464:	193b      	adds	r3, r7, r4
 800f466:	6818      	ldr	r0, [r3, #0]
 800f468:	6859      	ldr	r1, [r3, #4]
 800f46a:	2200      	movs	r2, #0
 800f46c:	2380      	movs	r3, #128	@ 0x80
 800f46e:	021b      	lsls	r3, r3, #8
 800f470:	1880      	adds	r0, r0, r2
 800f472:	4159      	adcs	r1, r3
 800f474:	4b6c      	ldr	r3, [pc, #432]	@ (800f628 <BME280_CompensateP+0x330>)
 800f476:	88db      	ldrh	r3, [r3, #6]
 800f478:	623b      	str	r3, [r7, #32]
 800f47a:	2300      	movs	r3, #0
 800f47c:	627b      	str	r3, [r7, #36]	@ 0x24
 800f47e:	6a3a      	ldr	r2, [r7, #32]
 800f480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f482:	f7f1 f8b7 	bl	80005f4 <__aeabi_lmul>
 800f486:	0002      	movs	r2, r0
 800f488:	000b      	movs	r3, r1
 800f48a:	1059      	asrs	r1, r3, #1
 800f48c:	1938      	adds	r0, r7, r4
 800f48e:	6001      	str	r1, [r0, #0]
 800f490:	17db      	asrs	r3, r3, #31
 800f492:	21ac      	movs	r1, #172	@ 0xac
 800f494:	187a      	adds	r2, r7, r1
 800f496:	6013      	str	r3, [r2, #0]
    
    if (var1 == 0) {
 800f498:	193b      	adds	r3, r7, r4
 800f49a:	681a      	ldr	r2, [r3, #0]
 800f49c:	187b      	adds	r3, r7, r1
 800f49e:	681b      	ldr	r3, [r3, #0]
 800f4a0:	431a      	orrs	r2, r3
 800f4a2:	d101      	bne.n	800f4a8 <BME280_CompensateP+0x1b0>
        return 0;
 800f4a4:	2300      	movs	r3, #0
 800f4a6:	e0b6      	b.n	800f616 <BME280_CompensateP+0x31e>
    }
    
    p = 1048576 - adc_P;
 800f4a8:	2394      	movs	r3, #148	@ 0x94
 800f4aa:	18fb      	adds	r3, r7, r3
 800f4ac:	681a      	ldr	r2, [r3, #0]
 800f4ae:	2380      	movs	r3, #128	@ 0x80
 800f4b0:	035b      	lsls	r3, r3, #13
 800f4b2:	1a9b      	subs	r3, r3, r2
 800f4b4:	2498      	movs	r4, #152	@ 0x98
 800f4b6:	193a      	adds	r2, r7, r4
 800f4b8:	6013      	str	r3, [r2, #0]
 800f4ba:	17db      	asrs	r3, r3, #31
 800f4bc:	259c      	movs	r5, #156	@ 0x9c
 800f4be:	197a      	adds	r2, r7, r5
 800f4c0:	6013      	str	r3, [r2, #0]
    p = (((p << 31) - var2) * 3125) / var1;
 800f4c2:	193b      	adds	r3, r7, r4
 800f4c4:	681b      	ldr	r3, [r3, #0]
 800f4c6:	105b      	asrs	r3, r3, #1
 800f4c8:	61fb      	str	r3, [r7, #28]
 800f4ca:	193b      	adds	r3, r7, r4
 800f4cc:	681b      	ldr	r3, [r3, #0]
 800f4ce:	07db      	lsls	r3, r3, #31
 800f4d0:	61bb      	str	r3, [r7, #24]
 800f4d2:	23a0      	movs	r3, #160	@ 0xa0
 800f4d4:	18fa      	adds	r2, r7, r3
 800f4d6:	6853      	ldr	r3, [r2, #4]
 800f4d8:	6812      	ldr	r2, [r2, #0]
 800f4da:	69b8      	ldr	r0, [r7, #24]
 800f4dc:	69f9      	ldr	r1, [r7, #28]
 800f4de:	1a80      	subs	r0, r0, r2
 800f4e0:	4199      	sbcs	r1, r3
 800f4e2:	4a52      	ldr	r2, [pc, #328]	@ (800f62c <BME280_CompensateP+0x334>)
 800f4e4:	2300      	movs	r3, #0
 800f4e6:	f7f1 f885 	bl	80005f4 <__aeabi_lmul>
 800f4ea:	0002      	movs	r2, r0
 800f4ec:	000b      	movs	r3, r1
 800f4ee:	0010      	movs	r0, r2
 800f4f0:	0019      	movs	r1, r3
 800f4f2:	26a8      	movs	r6, #168	@ 0xa8
 800f4f4:	19ba      	adds	r2, r7, r6
 800f4f6:	6853      	ldr	r3, [r2, #4]
 800f4f8:	6812      	ldr	r2, [r2, #0]
 800f4fa:	f7f1 f837 	bl	800056c <__aeabi_ldivmod>
 800f4fe:	0002      	movs	r2, r0
 800f500:	000b      	movs	r3, r1
 800f502:	1939      	adds	r1, r7, r4
 800f504:	600a      	str	r2, [r1, #0]
 800f506:	604b      	str	r3, [r1, #4]
    var1 = (((int64_t)calib_data.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 800f508:	4b47      	ldr	r3, [pc, #284]	@ (800f628 <BME280_CompensateP+0x330>)
 800f50a:	2216      	movs	r2, #22
 800f50c:	5e9b      	ldrsh	r3, [r3, r2]
 800f50e:	613b      	str	r3, [r7, #16]
 800f510:	17db      	asrs	r3, r3, #31
 800f512:	617b      	str	r3, [r7, #20]
 800f514:	197a      	adds	r2, r7, r5
 800f516:	6813      	ldr	r3, [r2, #0]
 800f518:	04da      	lsls	r2, r3, #19
 800f51a:	1939      	adds	r1, r7, r4
 800f51c:	680b      	ldr	r3, [r1, #0]
 800f51e:	0b5b      	lsrs	r3, r3, #13
 800f520:	673b      	str	r3, [r7, #112]	@ 0x70
 800f522:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f524:	4313      	orrs	r3, r2
 800f526:	673b      	str	r3, [r7, #112]	@ 0x70
 800f528:	197a      	adds	r2, r7, r5
 800f52a:	6813      	ldr	r3, [r2, #0]
 800f52c:	135b      	asrs	r3, r3, #13
 800f52e:	677b      	str	r3, [r7, #116]	@ 0x74
 800f530:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800f532:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f534:	6938      	ldr	r0, [r7, #16]
 800f536:	6979      	ldr	r1, [r7, #20]
 800f538:	f7f1 f85c 	bl	80005f4 <__aeabi_lmul>
 800f53c:	0002      	movs	r2, r0
 800f53e:	000b      	movs	r3, r1
 800f540:	0010      	movs	r0, r2
 800f542:	0019      	movs	r1, r3
 800f544:	197a      	adds	r2, r7, r5
 800f546:	6813      	ldr	r3, [r2, #0]
 800f548:	04da      	lsls	r2, r3, #19
 800f54a:	193b      	adds	r3, r7, r4
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	0b5b      	lsrs	r3, r3, #13
 800f550:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f552:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f554:	4313      	orrs	r3, r2
 800f556:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f558:	197a      	adds	r2, r7, r5
 800f55a:	6813      	ldr	r3, [r2, #0]
 800f55c:	135b      	asrs	r3, r3, #13
 800f55e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f560:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800f562:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f564:	f7f1 f846 	bl	80005f4 <__aeabi_lmul>
 800f568:	0002      	movs	r2, r0
 800f56a:	000b      	movs	r3, r1
 800f56c:	01d9      	lsls	r1, r3, #7
 800f56e:	0e50      	lsrs	r0, r2, #25
 800f570:	4301      	orrs	r1, r0
 800f572:	19b8      	adds	r0, r7, r6
 800f574:	6001      	str	r1, [r0, #0]
 800f576:	165b      	asrs	r3, r3, #25
 800f578:	22ac      	movs	r2, #172	@ 0xac
 800f57a:	18ba      	adds	r2, r7, r2
 800f57c:	6013      	str	r3, [r2, #0]
    var2 = (((int64_t)calib_data.dig_P8) * p) >> 19;
 800f57e:	4b2a      	ldr	r3, [pc, #168]	@ (800f628 <BME280_CompensateP+0x330>)
 800f580:	2214      	movs	r2, #20
 800f582:	5e9b      	ldrsh	r3, [r3, r2]
 800f584:	60bb      	str	r3, [r7, #8]
 800f586:	17db      	asrs	r3, r3, #31
 800f588:	60fb      	str	r3, [r7, #12]
 800f58a:	193a      	adds	r2, r7, r4
 800f58c:	6853      	ldr	r3, [r2, #4]
 800f58e:	6812      	ldr	r2, [r2, #0]
 800f590:	68b8      	ldr	r0, [r7, #8]
 800f592:	68f9      	ldr	r1, [r7, #12]
 800f594:	f7f1 f82e 	bl	80005f4 <__aeabi_lmul>
 800f598:	0002      	movs	r2, r0
 800f59a:	000b      	movs	r3, r1
 800f59c:	0359      	lsls	r1, r3, #13
 800f59e:	0cd0      	lsrs	r0, r2, #19
 800f5a0:	4301      	orrs	r1, r0
 800f5a2:	25a0      	movs	r5, #160	@ 0xa0
 800f5a4:	1978      	adds	r0, r7, r5
 800f5a6:	6001      	str	r1, [r0, #0]
 800f5a8:	14db      	asrs	r3, r3, #19
 800f5aa:	22a4      	movs	r2, #164	@ 0xa4
 800f5ac:	18ba      	adds	r2, r7, r2
 800f5ae:	6013      	str	r3, [r2, #0]
    p = ((p + var1 + var2) >> 8) + (((int64_t)calib_data.dig_P7) << 4);
 800f5b0:	193b      	adds	r3, r7, r4
 800f5b2:	6818      	ldr	r0, [r3, #0]
 800f5b4:	6859      	ldr	r1, [r3, #4]
 800f5b6:	19bb      	adds	r3, r7, r6
 800f5b8:	681a      	ldr	r2, [r3, #0]
 800f5ba:	685b      	ldr	r3, [r3, #4]
 800f5bc:	1880      	adds	r0, r0, r2
 800f5be:	4159      	adcs	r1, r3
 800f5c0:	197b      	adds	r3, r7, r5
 800f5c2:	681a      	ldr	r2, [r3, #0]
 800f5c4:	685b      	ldr	r3, [r3, #4]
 800f5c6:	1812      	adds	r2, r2, r0
 800f5c8:	414b      	adcs	r3, r1
 800f5ca:	0619      	lsls	r1, r3, #24
 800f5cc:	0a10      	lsrs	r0, r2, #8
 800f5ce:	6638      	str	r0, [r7, #96]	@ 0x60
 800f5d0:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800f5d2:	4308      	orrs	r0, r1
 800f5d4:	6638      	str	r0, [r7, #96]	@ 0x60
 800f5d6:	121b      	asrs	r3, r3, #8
 800f5d8:	667b      	str	r3, [r7, #100]	@ 0x64
 800f5da:	4b13      	ldr	r3, [pc, #76]	@ (800f628 <BME280_CompensateP+0x330>)
 800f5dc:	2212      	movs	r2, #18
 800f5de:	5e9b      	ldrsh	r3, [r3, r2]
 800f5e0:	603b      	str	r3, [r7, #0]
 800f5e2:	17db      	asrs	r3, r3, #31
 800f5e4:	607b      	str	r3, [r7, #4]
 800f5e6:	6839      	ldr	r1, [r7, #0]
 800f5e8:	687a      	ldr	r2, [r7, #4]
 800f5ea:	000b      	movs	r3, r1
 800f5ec:	0f1b      	lsrs	r3, r3, #28
 800f5ee:	0010      	movs	r0, r2
 800f5f0:	0100      	lsls	r0, r0, #4
 800f5f2:	65f8      	str	r0, [r7, #92]	@ 0x5c
 800f5f4:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800f5f6:	4318      	orrs	r0, r3
 800f5f8:	65f8      	str	r0, [r7, #92]	@ 0x5c
 800f5fa:	000b      	movs	r3, r1
 800f5fc:	011b      	lsls	r3, r3, #4
 800f5fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f600:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800f602:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f604:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800f606:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800f608:	1812      	adds	r2, r2, r0
 800f60a:	414b      	adcs	r3, r1
 800f60c:	1939      	adds	r1, r7, r4
 800f60e:	600a      	str	r2, [r1, #0]
 800f610:	604b      	str	r3, [r1, #4]
    
    return (uint32_t)p;
 800f612:	193b      	adds	r3, r7, r4
 800f614:	681b      	ldr	r3, [r3, #0]
}
 800f616:	0018      	movs	r0, r3
 800f618:	46bd      	mov	sp, r7
 800f61a:	b02d      	add	sp, #180	@ 0xb4
 800f61c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f61e:	46c0      	nop			@ (mov r8, r8)
 800f620:	20002390 	.word	0x20002390
 800f624:	fffe0c00 	.word	0xfffe0c00
 800f628:	2000236c 	.word	0x2000236c
 800f62c:	00000c35 	.word	0x00000c35

0800f630 <BME280_CompensateH>:

static uint32_t BME280_CompensateH(int32_t adc_H)
{
 800f630:	b580      	push	{r7, lr}
 800f632:	b084      	sub	sp, #16
 800f634:	af00      	add	r7, sp, #0
 800f636:	6078      	str	r0, [r7, #4]
    int32_t v_x1_u32r;
    
    v_x1_u32r = (t_fine - ((int32_t)76800));
 800f638:	4b2d      	ldr	r3, [pc, #180]	@ (800f6f0 <BME280_CompensateH+0xc0>)
 800f63a:	681b      	ldr	r3, [r3, #0]
 800f63c:	4a2d      	ldr	r2, [pc, #180]	@ (800f6f4 <BME280_CompensateH+0xc4>)
 800f63e:	4694      	mov	ip, r2
 800f640:	4463      	add	r3, ip
 800f642:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (((((adc_H << 14) - (((int32_t)calib_data.dig_H4) << 20) - (((int32_t)calib_data.dig_H5) * v_x1_u32r)) +
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	039a      	lsls	r2, r3, #14
 800f648:	4b2b      	ldr	r3, [pc, #172]	@ (800f6f8 <BME280_CompensateH+0xc8>)
 800f64a:	211e      	movs	r1, #30
 800f64c:	5e5b      	ldrsh	r3, [r3, r1]
 800f64e:	051b      	lsls	r3, r3, #20
 800f650:	1ad2      	subs	r2, r2, r3
 800f652:	4b29      	ldr	r3, [pc, #164]	@ (800f6f8 <BME280_CompensateH+0xc8>)
 800f654:	2120      	movs	r1, #32
 800f656:	5e5b      	ldrsh	r3, [r3, r1]
 800f658:	0019      	movs	r1, r3
 800f65a:	68fb      	ldr	r3, [r7, #12]
 800f65c:	434b      	muls	r3, r1
 800f65e:	1ad3      	subs	r3, r2, r3
 800f660:	2280      	movs	r2, #128	@ 0x80
 800f662:	01d2      	lsls	r2, r2, #7
 800f664:	4694      	mov	ip, r2
 800f666:	4463      	add	r3, ip
                ((int32_t)16384)) >> 15) * (((((((v_x1_u32r * ((int32_t)calib_data.dig_H6)) >> 10) *
 800f668:	13db      	asrs	r3, r3, #15
 800f66a:	4a23      	ldr	r2, [pc, #140]	@ (800f6f8 <BME280_CompensateH+0xc8>)
 800f66c:	2122      	movs	r1, #34	@ 0x22
 800f66e:	5652      	ldrsb	r2, [r2, r1]
 800f670:	0011      	movs	r1, r2
 800f672:	68fa      	ldr	r2, [r7, #12]
 800f674:	434a      	muls	r2, r1
 800f676:	1292      	asrs	r2, r2, #10
                (((v_x1_u32r * ((int32_t)calib_data.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 800f678:	491f      	ldr	r1, [pc, #124]	@ (800f6f8 <BME280_CompensateH+0xc8>)
 800f67a:	7f09      	ldrb	r1, [r1, #28]
 800f67c:	0008      	movs	r0, r1
 800f67e:	68f9      	ldr	r1, [r7, #12]
 800f680:	4341      	muls	r1, r0
 800f682:	12c9      	asrs	r1, r1, #11
 800f684:	2080      	movs	r0, #128	@ 0x80
 800f686:	0200      	lsls	r0, r0, #8
 800f688:	4684      	mov	ip, r0
 800f68a:	4461      	add	r1, ip
                ((int32_t)16384)) >> 15) * (((((((v_x1_u32r * ((int32_t)calib_data.dig_H6)) >> 10) *
 800f68c:	434a      	muls	r2, r1
                (((v_x1_u32r * ((int32_t)calib_data.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 800f68e:	1292      	asrs	r2, r2, #10
 800f690:	2180      	movs	r1, #128	@ 0x80
 800f692:	0389      	lsls	r1, r1, #14
 800f694:	468c      	mov	ip, r1
 800f696:	4462      	add	r2, ip
                ((int32_t)calib_data.dig_H2) + 8192) >> 14));
 800f698:	4917      	ldr	r1, [pc, #92]	@ (800f6f8 <BME280_CompensateH+0xc8>)
 800f69a:	201a      	movs	r0, #26
 800f69c:	5e09      	ldrsh	r1, [r1, r0]
                (((v_x1_u32r * ((int32_t)calib_data.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 800f69e:	434a      	muls	r2, r1
                ((int32_t)calib_data.dig_H2) + 8192) >> 14));
 800f6a0:	2180      	movs	r1, #128	@ 0x80
 800f6a2:	0189      	lsls	r1, r1, #6
 800f6a4:	468c      	mov	ip, r1
 800f6a6:	4462      	add	r2, ip
 800f6a8:	1392      	asrs	r2, r2, #14
    v_x1_u32r = (((((adc_H << 14) - (((int32_t)calib_data.dig_H4) << 20) - (((int32_t)calib_data.dig_H5) * v_x1_u32r)) +
 800f6aa:	4353      	muls	r3, r2
 800f6ac:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) * ((int32_t)calib_data.dig_H1)) >> 4));
 800f6ae:	68fb      	ldr	r3, [r7, #12]
 800f6b0:	13db      	asrs	r3, r3, #15
 800f6b2:	68fa      	ldr	r2, [r7, #12]
 800f6b4:	13d2      	asrs	r2, r2, #15
 800f6b6:	4353      	muls	r3, r2
 800f6b8:	11db      	asrs	r3, r3, #7
 800f6ba:	4a0f      	ldr	r2, [pc, #60]	@ (800f6f8 <BME280_CompensateH+0xc8>)
 800f6bc:	7e12      	ldrb	r2, [r2, #24]
 800f6be:	4353      	muls	r3, r2
 800f6c0:	111b      	asrs	r3, r3, #4
 800f6c2:	68fa      	ldr	r2, [r7, #12]
 800f6c4:	1ad3      	subs	r3, r2, r3
 800f6c6:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 800f6c8:	68fb      	ldr	r3, [r7, #12]
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	da00      	bge.n	800f6d0 <BME280_CompensateH+0xa0>
 800f6ce:	2300      	movs	r3, #0
 800f6d0:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	22c8      	movs	r2, #200	@ 0xc8
 800f6d6:	0552      	lsls	r2, r2, #21
 800f6d8:	4293      	cmp	r3, r2
 800f6da:	dd01      	ble.n	800f6e0 <BME280_CompensateH+0xb0>
 800f6dc:	23c8      	movs	r3, #200	@ 0xc8
 800f6de:	055b      	lsls	r3, r3, #21
 800f6e0:	60fb      	str	r3, [r7, #12]
    
    return (uint32_t)(v_x1_u32r >> 12);
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	131b      	asrs	r3, r3, #12
 800f6e6:	0018      	movs	r0, r3
 800f6e8:	46bd      	mov	sp, r7
 800f6ea:	b004      	add	sp, #16
 800f6ec:	bd80      	pop	{r7, pc}
 800f6ee:	46c0      	nop			@ (mov r8, r8)
 800f6f0:	20002390 	.word	0x20002390
 800f6f4:	fffed400 	.word	0xfffed400
 800f6f8:	2000236c 	.word	0x2000236c

0800f6fc <IND_LED_On>:
static inline void IND_LED_On(void)  { HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, IND_LED_ON_LEVEL); }
 800f6fc:	b580      	push	{r7, lr}
 800f6fe:	af00      	add	r7, sp, #0
 800f700:	2380      	movs	r3, #128	@ 0x80
 800f702:	0059      	lsls	r1, r3, #1
 800f704:	23a0      	movs	r3, #160	@ 0xa0
 800f706:	05db      	lsls	r3, r3, #23
 800f708:	2201      	movs	r2, #1
 800f70a:	0018      	movs	r0, r3
 800f70c:	f004 fa6b 	bl	8013be6 <HAL_GPIO_WritePin>
 800f710:	46c0      	nop			@ (mov r8, r8)
 800f712:	46bd      	mov	sp, r7
 800f714:	bd80      	pop	{r7, pc}

0800f716 <IND_LED_Off>:
static inline void IND_LED_Off(void) { HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, IND_LED_OFF_LEVEL); }
 800f716:	b580      	push	{r7, lr}
 800f718:	af00      	add	r7, sp, #0
 800f71a:	2380      	movs	r3, #128	@ 0x80
 800f71c:	0059      	lsls	r1, r3, #1
 800f71e:	23a0      	movs	r3, #160	@ 0xa0
 800f720:	05db      	lsls	r3, r3, #23
 800f722:	2200      	movs	r2, #0
 800f724:	0018      	movs	r0, r3
 800f726:	f004 fa5e 	bl	8013be6 <HAL_GPIO_WritePin>
 800f72a:	46c0      	nop			@ (mov r8, r8)
 800f72c:	46bd      	mov	sp, r7
 800f72e:	bd80      	pop	{r7, pc}

0800f730 <IND_LED_Set>:
static inline void IND_LED_Set(uint8_t on) { if (on) IND_LED_On(); else IND_LED_Off(); }
 800f730:	b580      	push	{r7, lr}
 800f732:	b082      	sub	sp, #8
 800f734:	af00      	add	r7, sp, #0
 800f736:	0002      	movs	r2, r0
 800f738:	1dfb      	adds	r3, r7, #7
 800f73a:	701a      	strb	r2, [r3, #0]
 800f73c:	1dfb      	adds	r3, r7, #7
 800f73e:	781b      	ldrb	r3, [r3, #0]
 800f740:	2b00      	cmp	r3, #0
 800f742:	d002      	beq.n	800f74a <IND_LED_Set+0x1a>
 800f744:	f7ff ffda 	bl	800f6fc <IND_LED_On>
 800f748:	e001      	b.n	800f74e <IND_LED_Set+0x1e>
 800f74a:	f7ff ffe4 	bl	800f716 <IND_LED_Off>
 800f74e:	46c0      	nop			@ (mov r8, r8)
 800f750:	46bd      	mov	sp, r7
 800f752:	b002      	add	sp, #8
 800f754:	bd80      	pop	{r7, pc}
	...

0800f758 <CHARGER_Init>:

/* Check battery voltage periodically */
#define CHARGER_CHECK_INTERVAL_MS  1000

void CHARGER_Init(void)
{
 800f758:	b580      	push	{r7, lr}
 800f75a:	af00      	add	r7, sp, #0
    /* CTL_CEN already initialized as GPIO output in main.c */
    /* STA_CHG already initialized as GPIO input in main.c */
    /* LED already initialized as GPIO output in main.c */
    
    /* Start with charging disabled */
    HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_RESET);
 800f75c:	4b08      	ldr	r3, [pc, #32]	@ (800f780 <CHARGER_Init+0x28>)
 800f75e:	2200      	movs	r2, #0
 800f760:	2110      	movs	r1, #16
 800f762:	0018      	movs	r0, r3
 800f764:	f004 fa3f 	bl	8013be6 <HAL_GPIO_WritePin>
    charge_enabled = 0;
 800f768:	4b06      	ldr	r3, [pc, #24]	@ (800f784 <CHARGER_Init+0x2c>)
 800f76a:	2200      	movs	r2, #0
 800f76c:	701a      	strb	r2, [r3, #0]
    
    last_check_tick = HAL_GetTick();
 800f76e:	f001 fc3d 	bl	8010fec <HAL_GetTick>
 800f772:	0002      	movs	r2, r0
 800f774:	4b04      	ldr	r3, [pc, #16]	@ (800f788 <CHARGER_Init+0x30>)
 800f776:	601a      	str	r2, [r3, #0]
}
 800f778:	46c0      	nop			@ (mov r8, r8)
 800f77a:	46bd      	mov	sp, r7
 800f77c:	bd80      	pop	{r7, pc}
 800f77e:	46c0      	nop			@ (mov r8, r8)
 800f780:	50000400 	.word	0x50000400
 800f784:	20002398 	.word	0x20002398
 800f788:	2000239c 	.word	0x2000239c

0800f78c <CHARGER_Task>:

void CHARGER_Task(void)
{
 800f78c:	b590      	push	{r4, r7, lr}
 800f78e:	b085      	sub	sp, #20
 800f790:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 800f792:	f001 fc2b 	bl	8010fec <HAL_GetTick>
 800f796:	0003      	movs	r3, r0
 800f798:	60fb      	str	r3, [r7, #12]
    
    /* Check battery voltage periodically */
    if ((now - last_check_tick) >= CHARGER_CHECK_INTERVAL_MS)
 800f79a:	4b2a      	ldr	r3, [pc, #168]	@ (800f844 <CHARGER_Task+0xb8>)
 800f79c:	681b      	ldr	r3, [r3, #0]
 800f79e:	68fa      	ldr	r2, [r7, #12]
 800f7a0:	1ad2      	subs	r2, r2, r3
 800f7a2:	23fa      	movs	r3, #250	@ 0xfa
 800f7a4:	009b      	lsls	r3, r3, #2
 800f7a6:	429a      	cmp	r2, r3
 800f7a8:	d331      	bcc.n	800f80e <CHARGER_Task+0x82>
    {
        last_check_tick = now;
 800f7aa:	4b26      	ldr	r3, [pc, #152]	@ (800f844 <CHARGER_Task+0xb8>)
 800f7ac:	68fa      	ldr	r2, [r7, #12]
 800f7ae:	601a      	str	r2, [r3, #0]

        /* Wait until ANALOG has produced at least one valid measurement. */
        if (ANALOG_GetUpdateId() == 0U)
 800f7b0:	f7ff fa36 	bl	800ec20 <ANALOG_GetUpdateId>
 800f7b4:	1e03      	subs	r3, r0, #0
 800f7b6:	d041      	beq.n	800f83c <CHARGER_Task+0xb0>
        {
            return;
        }
        
        float vbat = ANALOG_GetBat();
 800f7b8:	f7ff fa46 	bl	800ec48 <ANALOG_GetBat>
 800f7bc:	1c03      	adds	r3, r0, #0
 800f7be:	60bb      	str	r3, [r7, #8]

        /* Voltage-based charge control with hysteresis (no USB stack control here). */
        if (vbat > CHARGER_VBAT_STOP && charge_enabled)
 800f7c0:	4921      	ldr	r1, [pc, #132]	@ (800f848 <CHARGER_Task+0xbc>)
 800f7c2:	68b8      	ldr	r0, [r7, #8]
 800f7c4:	f7f0 fea0 	bl	8000508 <__aeabi_fcmpgt>
 800f7c8:	1e03      	subs	r3, r0, #0
 800f7ca:	d00d      	beq.n	800f7e8 <CHARGER_Task+0x5c>
 800f7cc:	4b1f      	ldr	r3, [pc, #124]	@ (800f84c <CHARGER_Task+0xc0>)
 800f7ce:	781b      	ldrb	r3, [r3, #0]
 800f7d0:	2b00      	cmp	r3, #0
 800f7d2:	d009      	beq.n	800f7e8 <CHARGER_Task+0x5c>
        {
            /* Stop charging - voltage too high */
            HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_RESET);
 800f7d4:	4b1e      	ldr	r3, [pc, #120]	@ (800f850 <CHARGER_Task+0xc4>)
 800f7d6:	2200      	movs	r2, #0
 800f7d8:	2110      	movs	r1, #16
 800f7da:	0018      	movs	r0, r3
 800f7dc:	f004 fa03 	bl	8013be6 <HAL_GPIO_WritePin>
            charge_enabled = 0;
 800f7e0:	4b1a      	ldr	r3, [pc, #104]	@ (800f84c <CHARGER_Task+0xc0>)
 800f7e2:	2200      	movs	r2, #0
 800f7e4:	701a      	strb	r2, [r3, #0]
 800f7e6:	e012      	b.n	800f80e <CHARGER_Task+0x82>
        }
        else if (vbat < CHARGER_VBAT_START && !charge_enabled)
 800f7e8:	491a      	ldr	r1, [pc, #104]	@ (800f854 <CHARGER_Task+0xc8>)
 800f7ea:	68b8      	ldr	r0, [r7, #8]
 800f7ec:	f7f0 fe78 	bl	80004e0 <__aeabi_fcmplt>
 800f7f0:	1e03      	subs	r3, r0, #0
 800f7f2:	d00c      	beq.n	800f80e <CHARGER_Task+0x82>
 800f7f4:	4b15      	ldr	r3, [pc, #84]	@ (800f84c <CHARGER_Task+0xc0>)
 800f7f6:	781b      	ldrb	r3, [r3, #0]
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d108      	bne.n	800f80e <CHARGER_Task+0x82>
        {
            /* Start charging - voltage low enough */
            HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_SET);
 800f7fc:	4b14      	ldr	r3, [pc, #80]	@ (800f850 <CHARGER_Task+0xc4>)
 800f7fe:	2201      	movs	r2, #1
 800f800:	2110      	movs	r1, #16
 800f802:	0018      	movs	r0, r3
 800f804:	f004 f9ef 	bl	8013be6 <HAL_GPIO_WritePin>
            charge_enabled = 1;
 800f808:	4b10      	ldr	r3, [pc, #64]	@ (800f84c <CHARGER_Task+0xc0>)
 800f80a:	2201      	movs	r2, #1
 800f80c:	701a      	strb	r2, [r3, #0]
        }
    }
    
    /* Mirror charger status LED only when USB is connected; on battery this LED is used as a status LED. */
    if (USB_IsPresent() != 0u)
 800f80e:	f7f5 f851 	bl	80048b4 <USB_IsPresent>
 800f812:	1e03      	subs	r3, r0, #0
 800f814:	d013      	beq.n	800f83e <CHARGER_Task+0xb2>
    {
        GPIO_PinState sta_chg = HAL_GPIO_ReadPin(STA_CHG_GPIO_Port, STA_CHG_Pin);
 800f816:	1dfc      	adds	r4, r7, #7
 800f818:	4b0d      	ldr	r3, [pc, #52]	@ (800f850 <CHARGER_Task+0xc4>)
 800f81a:	2108      	movs	r1, #8
 800f81c:	0018      	movs	r0, r3
 800f81e:	f004 f9c5 	bl	8013bac <HAL_GPIO_ReadPin>
 800f822:	0003      	movs	r3, r0
 800f824:	7023      	strb	r3, [r4, #0]
        /* STA_CHG is active-low: LED on when charging. */
        IND_LED_Set((sta_chg == GPIO_PIN_RESET) ? 1u : 0u);
 800f826:	1dfb      	adds	r3, r7, #7
 800f828:	781b      	ldrb	r3, [r3, #0]
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	d101      	bne.n	800f832 <CHARGER_Task+0xa6>
 800f82e:	2301      	movs	r3, #1
 800f830:	e000      	b.n	800f834 <CHARGER_Task+0xa8>
 800f832:	2300      	movs	r3, #0
 800f834:	0018      	movs	r0, r3
 800f836:	f7ff ff7b 	bl	800f730 <IND_LED_Set>
 800f83a:	e000      	b.n	800f83e <CHARGER_Task+0xb2>
            return;
 800f83c:	46c0      	nop			@ (mov r8, r8)
    }
}
 800f83e:	46bd      	mov	sp, r7
 800f840:	b005      	add	sp, #20
 800f842:	bd90      	pop	{r4, r7, pc}
 800f844:	2000239c 	.word	0x2000239c
 800f848:	40833333 	.word	0x40833333
 800f84c:	20002398 	.word	0x20002398
 800f850:	50000400 	.word	0x50000400
 800f854:	40733333 	.word	0x40733333

0800f858 <CHARGER_GetStatus>:
{
    return charge_enabled;
}

uint8_t CHARGER_GetStatus(void)
{
 800f858:	b590      	push	{r4, r7, lr}
 800f85a:	b083      	sub	sp, #12
 800f85c:	af00      	add	r7, sp, #0
    /* Read STA_CHG pin state multiple times to detect toggling (fault condition) */
    GPIO_PinState state1 = HAL_GPIO_ReadPin(STA_CHG_GPIO_Port, STA_CHG_Pin);
 800f85e:	1dfc      	adds	r4, r7, #7
 800f860:	4b1a      	ldr	r3, [pc, #104]	@ (800f8cc <CHARGER_GetStatus+0x74>)
 800f862:	2108      	movs	r1, #8
 800f864:	0018      	movs	r0, r3
 800f866:	f004 f9a1 	bl	8013bac <HAL_GPIO_ReadPin>
 800f86a:	0003      	movs	r3, r0
 800f86c:	7023      	strb	r3, [r4, #0]
    HAL_Delay(100); /* Wait 100ms */
 800f86e:	2064      	movs	r0, #100	@ 0x64
 800f870:	f001 fbc6 	bl	8011000 <HAL_Delay>
    GPIO_PinState state2 = HAL_GPIO_ReadPin(STA_CHG_GPIO_Port, STA_CHG_Pin);
 800f874:	1dbc      	adds	r4, r7, #6
 800f876:	4b15      	ldr	r3, [pc, #84]	@ (800f8cc <CHARGER_GetStatus+0x74>)
 800f878:	2108      	movs	r1, #8
 800f87a:	0018      	movs	r0, r3
 800f87c:	f004 f996 	bl	8013bac <HAL_GPIO_ReadPin>
 800f880:	0003      	movs	r3, r0
 800f882:	7023      	strb	r3, [r4, #0]
    HAL_Delay(100); /* Wait 100ms */
 800f884:	2064      	movs	r0, #100	@ 0x64
 800f886:	f001 fbbb 	bl	8011000 <HAL_Delay>
    GPIO_PinState state3 = HAL_GPIO_ReadPin(STA_CHG_GPIO_Port, STA_CHG_Pin);
 800f88a:	1d7c      	adds	r4, r7, #5
 800f88c:	4b0f      	ldr	r3, [pc, #60]	@ (800f8cc <CHARGER_GetStatus+0x74>)
 800f88e:	2108      	movs	r1, #8
 800f890:	0018      	movs	r0, r3
 800f892:	f004 f98b 	bl	8013bac <HAL_GPIO_ReadPin>
 800f896:	0003      	movs	r3, r0
 800f898:	7023      	strb	r3, [r4, #0]
    
    /* Check if pin is toggling (fault condition) */
    if (state1 != state2 || state2 != state3)
 800f89a:	1dfa      	adds	r2, r7, #7
 800f89c:	1dbb      	adds	r3, r7, #6
 800f89e:	7812      	ldrb	r2, [r2, #0]
 800f8a0:	781b      	ldrb	r3, [r3, #0]
 800f8a2:	429a      	cmp	r2, r3
 800f8a4:	d105      	bne.n	800f8b2 <CHARGER_GetStatus+0x5a>
 800f8a6:	1dba      	adds	r2, r7, #6
 800f8a8:	1d7b      	adds	r3, r7, #5
 800f8aa:	7812      	ldrb	r2, [r2, #0]
 800f8ac:	781b      	ldrb	r3, [r3, #0]
 800f8ae:	429a      	cmp	r2, r3
 800f8b0:	d001      	beq.n	800f8b6 <CHARGER_GetStatus+0x5e>
    {
        return 3; /* ERR - toggling at 1 Hz indicates fault */
 800f8b2:	2303      	movs	r3, #3
 800f8b4:	e006      	b.n	800f8c4 <CHARGER_GetStatus+0x6c>
    
    /* STA_CHG is active-low open-drain:
     * - Low = charging active
     * - High Z (pulled high by external pullup) = not charging
     */
    if (state1 == GPIO_PIN_RESET)
 800f8b6:	1dfb      	adds	r3, r7, #7
 800f8b8:	781b      	ldrb	r3, [r3, #0]
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d101      	bne.n	800f8c2 <CHARGER_GetStatus+0x6a>
    {
        return 1; /* Charging */
 800f8be:	2301      	movs	r3, #1
 800f8c0:	e000      	b.n	800f8c4 <CHARGER_GetStatus+0x6c>
    }
    else
    {
        return 2; /* Not charging */
 800f8c2:	2302      	movs	r3, #2
    }
}
 800f8c4:	0018      	movs	r0, r3
 800f8c6:	46bd      	mov	sp, r7
 800f8c8:	b003      	add	sp, #12
 800f8ca:	bd90      	pop	{r4, r7, pc}
 800f8cc:	50000400 	.word	0x50000400

0800f8d0 <CHARGER_Reset>:

void CHARGER_Reset(void)
{
 800f8d0:	b580      	push	{r7, lr}
 800f8d2:	af00      	add	r7, sp, #0
    /* Toggle CTL_CEN pin to reset charger fault conditions:
     * - Charging timeout (pre-charge, fast-charge)
     * - Battery voltage below VPRE after fast-charge started
     * - End-of-charge
     */
    HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_RESET);
 800f8d4:	4b0a      	ldr	r3, [pc, #40]	@ (800f900 <CHARGER_Reset+0x30>)
 800f8d6:	2200      	movs	r2, #0
 800f8d8:	2110      	movs	r1, #16
 800f8da:	0018      	movs	r0, r3
 800f8dc:	f004 f983 	bl	8013be6 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 800f8e0:	2064      	movs	r0, #100	@ 0x64
 800f8e2:	f001 fb8d 	bl	8011000 <HAL_Delay>
    HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_SET);
 800f8e6:	4b06      	ldr	r3, [pc, #24]	@ (800f900 <CHARGER_Reset+0x30>)
 800f8e8:	2201      	movs	r2, #1
 800f8ea:	2110      	movs	r1, #16
 800f8ec:	0018      	movs	r0, r3
 800f8ee:	f004 f97a 	bl	8013be6 <HAL_GPIO_WritePin>
    
    /* Update internal state */
    charge_enabled = 1;
 800f8f2:	4b04      	ldr	r3, [pc, #16]	@ (800f904 <CHARGER_Reset+0x34>)
 800f8f4:	2201      	movs	r2, #1
 800f8f6:	701a      	strb	r2, [r3, #0]
}
 800f8f8:	46c0      	nop			@ (mov r8, r8)
 800f8fa:	46bd      	mov	sp, r7
 800f8fc:	bd80      	pop	{r7, pc}
 800f8fe:	46c0      	nop			@ (mov r8, r8)
 800f900:	50000400 	.word	0x50000400
 800f904:	20002398 	.word	0x20002398

0800f908 <led_hw_status>:
#include "led.h"
#include <string.h>
#include <stdio.h>

// Dummy implementcia pre linker
void led_hw_status(char *buf, size_t len) {
 800f908:	b580      	push	{r7, lr}
 800f90a:	b082      	sub	sp, #8
 800f90c:	af00      	add	r7, sp, #0
 800f90e:	6078      	str	r0, [r7, #4]
 800f910:	6039      	str	r1, [r7, #0]
  snprintf(buf, len, "not implemented");
 800f912:	4a05      	ldr	r2, [pc, #20]	@ (800f928 <led_hw_status+0x20>)
 800f914:	6839      	ldr	r1, [r7, #0]
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	0018      	movs	r0, r3
 800f91a:	f014 ffcd 	bl	80248b8 <sniprintf>
}
 800f91e:	46c0      	nop			@ (mov r8, r8)
 800f920:	46bd      	mov	sp, r7
 800f922:	b002      	add	sp, #8
 800f924:	bd80      	pop	{r7, pc}
 800f926:	46c0      	nop			@ (mov r8, r8)
 800f928:	0802a910 	.word	0x0802a910

0800f92c <put_byte_msb>:
// Your CubeMX screenshot: Peripheral=Word, Memory=Byte (wrong).
// FIX WITHOUT TOUCHING IOC: we make buffer Word and write Word values (14/36/0).
static uint32_t pwm_buffer[total_slots] = {0};

static inline void put_byte_msb(uint32_t *dst, uint8_t v)
{
 800f92c:	b580      	push	{r7, lr}
 800f92e:	b084      	sub	sp, #16
 800f930:	af00      	add	r7, sp, #0
 800f932:	6078      	str	r0, [r7, #4]
 800f934:	000a      	movs	r2, r1
 800f936:	1cfb      	adds	r3, r7, #3
 800f938:	701a      	strb	r2, [r3, #0]
  for (int i = 7; i >= 0; i--) {
 800f93a:	2307      	movs	r3, #7
 800f93c:	60fb      	str	r3, [r7, #12]
 800f93e:	e011      	b.n	800f964 <put_byte_msb+0x38>
    *dst++ = (v & (1u << i)) ? bitHightimercount : bitLowtimercount;
 800f940:	1cfb      	adds	r3, r7, #3
 800f942:	781a      	ldrb	r2, [r3, #0]
 800f944:	68fb      	ldr	r3, [r7, #12]
 800f946:	40da      	lsrs	r2, r3
 800f948:	0013      	movs	r3, r2
 800f94a:	2201      	movs	r2, #1
 800f94c:	4013      	ands	r3, r2
 800f94e:	d001      	beq.n	800f954 <put_byte_msb+0x28>
 800f950:	2224      	movs	r2, #36	@ 0x24
 800f952:	e000      	b.n	800f956 <put_byte_msb+0x2a>
 800f954:	220e      	movs	r2, #14
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	1d19      	adds	r1, r3, #4
 800f95a:	6079      	str	r1, [r7, #4]
 800f95c:	601a      	str	r2, [r3, #0]
  for (int i = 7; i >= 0; i--) {
 800f95e:	68fb      	ldr	r3, [r7, #12]
 800f960:	3b01      	subs	r3, #1
 800f962:	60fb      	str	r3, [r7, #12]
 800f964:	68fb      	ldr	r3, [r7, #12]
 800f966:	2b00      	cmp	r3, #0
 800f968:	daea      	bge.n	800f940 <put_byte_msb+0x14>
  }
}
 800f96a:	46c0      	nop			@ (mov r8, r8)
 800f96c:	46c0      	nop			@ (mov r8, r8)
 800f96e:	46bd      	mov	sp, r7
 800f970:	b004      	add	sp, #16
 800f972:	bd80      	pop	{r7, pc}

0800f974 <led_set_RGBW>:

// Nastav hodnoty pre jeden pixel (uloenie do RAM: RGBW)
void led_set_RGBW(uint8_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t w)
{
 800f974:	b5b0      	push	{r4, r5, r7, lr}
 800f976:	b082      	sub	sp, #8
 800f978:	af00      	add	r7, sp, #0
 800f97a:	0005      	movs	r5, r0
 800f97c:	000c      	movs	r4, r1
 800f97e:	0010      	movs	r0, r2
 800f980:	0019      	movs	r1, r3
 800f982:	1dfb      	adds	r3, r7, #7
 800f984:	1c2a      	adds	r2, r5, #0
 800f986:	701a      	strb	r2, [r3, #0]
 800f988:	1dbb      	adds	r3, r7, #6
 800f98a:	1c22      	adds	r2, r4, #0
 800f98c:	701a      	strb	r2, [r3, #0]
 800f98e:	1d7b      	adds	r3, r7, #5
 800f990:	1c02      	adds	r2, r0, #0
 800f992:	701a      	strb	r2, [r3, #0]
 800f994:	1d3b      	adds	r3, r7, #4
 800f996:	1c0a      	adds	r2, r1, #0
 800f998:	701a      	strb	r2, [r3, #0]
  if (index >= numberofpixels) return;
 800f99a:	1dfb      	adds	r3, r7, #7
 800f99c:	781b      	ldrb	r3, [r3, #0]
 800f99e:	2b1d      	cmp	r3, #29
 800f9a0:	d820      	bhi.n	800f9e4 <led_set_RGBW+0x70>
  rgbw_arr[index * 4u + 0u] = r;
 800f9a2:	1dfb      	adds	r3, r7, #7
 800f9a4:	781b      	ldrb	r3, [r3, #0]
 800f9a6:	009b      	lsls	r3, r3, #2
 800f9a8:	4a10      	ldr	r2, [pc, #64]	@ (800f9ec <led_set_RGBW+0x78>)
 800f9aa:	1db9      	adds	r1, r7, #6
 800f9ac:	7809      	ldrb	r1, [r1, #0]
 800f9ae:	54d1      	strb	r1, [r2, r3]
  rgbw_arr[index * 4u + 1u] = g;
 800f9b0:	1dfb      	adds	r3, r7, #7
 800f9b2:	781b      	ldrb	r3, [r3, #0]
 800f9b4:	009b      	lsls	r3, r3, #2
 800f9b6:	3301      	adds	r3, #1
 800f9b8:	4a0c      	ldr	r2, [pc, #48]	@ (800f9ec <led_set_RGBW+0x78>)
 800f9ba:	1d79      	adds	r1, r7, #5
 800f9bc:	7809      	ldrb	r1, [r1, #0]
 800f9be:	54d1      	strb	r1, [r2, r3]
  rgbw_arr[index * 4u + 2u] = b;
 800f9c0:	1dfb      	adds	r3, r7, #7
 800f9c2:	781b      	ldrb	r3, [r3, #0]
 800f9c4:	009b      	lsls	r3, r3, #2
 800f9c6:	3302      	adds	r3, #2
 800f9c8:	4a08      	ldr	r2, [pc, #32]	@ (800f9ec <led_set_RGBW+0x78>)
 800f9ca:	1d39      	adds	r1, r7, #4
 800f9cc:	7809      	ldrb	r1, [r1, #0]
 800f9ce:	54d1      	strb	r1, [r2, r3]
  rgbw_arr[index * 4u + 3u] = w;
 800f9d0:	1dfb      	adds	r3, r7, #7
 800f9d2:	781b      	ldrb	r3, [r3, #0]
 800f9d4:	009b      	lsls	r3, r3, #2
 800f9d6:	1cda      	adds	r2, r3, #3
 800f9d8:	4904      	ldr	r1, [pc, #16]	@ (800f9ec <led_set_RGBW+0x78>)
 800f9da:	2318      	movs	r3, #24
 800f9dc:	18fb      	adds	r3, r7, r3
 800f9de:	781b      	ldrb	r3, [r3, #0]
 800f9e0:	548b      	strb	r3, [r1, r2]
 800f9e2:	e000      	b.n	800f9e6 <led_set_RGBW+0x72>
  if (index >= numberofpixels) return;
 800f9e4:	46c0      	nop			@ (mov r8, r8)
}
 800f9e6:	46bd      	mov	sp, r7
 800f9e8:	b002      	add	sp, #8
 800f9ea:	bdb0      	pop	{r4, r5, r7, pc}
 800f9ec:	200023a0 	.word	0x200023a0

0800f9f0 <led_set_all_RGBW>:
{
  led_set_RGBW(index, r, g, b, 0);
}

void led_set_all_RGBW(uint8_t r, uint8_t g, uint8_t b, uint8_t w)
{
 800f9f0:	b5b0      	push	{r4, r5, r7, lr}
 800f9f2:	b086      	sub	sp, #24
 800f9f4:	af02      	add	r7, sp, #8
 800f9f6:	0005      	movs	r5, r0
 800f9f8:	000c      	movs	r4, r1
 800f9fa:	0010      	movs	r0, r2
 800f9fc:	0019      	movs	r1, r3
 800f9fe:	1dfb      	adds	r3, r7, #7
 800fa00:	1c2a      	adds	r2, r5, #0
 800fa02:	701a      	strb	r2, [r3, #0]
 800fa04:	1dbb      	adds	r3, r7, #6
 800fa06:	1c22      	adds	r2, r4, #0
 800fa08:	701a      	strb	r2, [r3, #0]
 800fa0a:	1d7b      	adds	r3, r7, #5
 800fa0c:	1c02      	adds	r2, r0, #0
 800fa0e:	701a      	strb	r2, [r3, #0]
 800fa10:	1d3b      	adds	r3, r7, #4
 800fa12:	1c0a      	adds	r2, r1, #0
 800fa14:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < numberofpixels; ++i) {
 800fa16:	230f      	movs	r3, #15
 800fa18:	18fb      	adds	r3, r7, r3
 800fa1a:	2200      	movs	r2, #0
 800fa1c:	701a      	strb	r2, [r3, #0]
 800fa1e:	e013      	b.n	800fa48 <led_set_all_RGBW+0x58>
    led_set_RGBW(i, r, g, b, w);
 800fa20:	1d7b      	adds	r3, r7, #5
 800fa22:	781c      	ldrb	r4, [r3, #0]
 800fa24:	1dbb      	adds	r3, r7, #6
 800fa26:	781a      	ldrb	r2, [r3, #0]
 800fa28:	1dfb      	adds	r3, r7, #7
 800fa2a:	7819      	ldrb	r1, [r3, #0]
 800fa2c:	250f      	movs	r5, #15
 800fa2e:	197b      	adds	r3, r7, r5
 800fa30:	7818      	ldrb	r0, [r3, #0]
 800fa32:	1d3b      	adds	r3, r7, #4
 800fa34:	781b      	ldrb	r3, [r3, #0]
 800fa36:	9300      	str	r3, [sp, #0]
 800fa38:	0023      	movs	r3, r4
 800fa3a:	f7ff ff9b 	bl	800f974 <led_set_RGBW>
  for (uint8_t i = 0; i < numberofpixels; ++i) {
 800fa3e:	197b      	adds	r3, r7, r5
 800fa40:	197a      	adds	r2, r7, r5
 800fa42:	7812      	ldrb	r2, [r2, #0]
 800fa44:	3201      	adds	r2, #1
 800fa46:	701a      	strb	r2, [r3, #0]
 800fa48:	230f      	movs	r3, #15
 800fa4a:	18fb      	adds	r3, r7, r3
 800fa4c:	781b      	ldrb	r3, [r3, #0]
 800fa4e:	2b1d      	cmp	r3, #29
 800fa50:	d9e6      	bls.n	800fa20 <led_set_all_RGBW+0x30>
  }
}
 800fa52:	46c0      	nop			@ (mov r8, r8)
 800fa54:	46c0      	nop			@ (mov r8, r8)
 800fa56:	46bd      	mov	sp, r7
 800fa58:	b004      	add	sp, #16
 800fa5a:	bdb0      	pop	{r4, r5, r7, pc}

0800fa5c <led_render>:
 * then start TIM2 PWM DMA.
 *
 * IMPORTANT: SK6812 RGBW expects GRBW order (MSB first).
 */
void led_render(void)
{
 800fa5c:	b580      	push	{r7, lr}
 800fa5e:	b084      	sub	sp, #16
 800fa60:	af00      	add	r7, sp, #0
  uint32_t p = 0;
 800fa62:	2300      	movs	r3, #0
 800fa64:	60fb      	str	r3, [r7, #12]
  // stop previous (safe)
  HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 800fa66:	4b3c      	ldr	r3, [pc, #240]	@ (800fb58 <led_render+0xfc>)
 800fa68:	2100      	movs	r1, #0
 800fa6a:	0018      	movs	r0, r3
 800fa6c:	f00c fa90 	bl	801bf90 <HAL_TIM_PWM_Stop_DMA>

  for (uint32_t i = 0; i < numberofpixels; i++)
 800fa70:	2300      	movs	r3, #0
 800fa72:	60bb      	str	r3, [r7, #8]
 800fa74:	e051      	b.n	800fb1a <led_render+0xbe>
  {
    uint8_t r = rgbw_arr[i * 4u + 0u];
 800fa76:	68bb      	ldr	r3, [r7, #8]
 800fa78:	009a      	lsls	r2, r3, #2
 800fa7a:	1cfb      	adds	r3, r7, #3
 800fa7c:	4937      	ldr	r1, [pc, #220]	@ (800fb5c <led_render+0x100>)
 800fa7e:	5c8a      	ldrb	r2, [r1, r2]
 800fa80:	701a      	strb	r2, [r3, #0]
    uint8_t g = rgbw_arr[i * 4u + 1u];
 800fa82:	68bb      	ldr	r3, [r7, #8]
 800fa84:	009b      	lsls	r3, r3, #2
 800fa86:	1c5a      	adds	r2, r3, #1
 800fa88:	1cbb      	adds	r3, r7, #2
 800fa8a:	4934      	ldr	r1, [pc, #208]	@ (800fb5c <led_render+0x100>)
 800fa8c:	5c8a      	ldrb	r2, [r1, r2]
 800fa8e:	701a      	strb	r2, [r3, #0]
    uint8_t b = rgbw_arr[i * 4u + 2u];
 800fa90:	68bb      	ldr	r3, [r7, #8]
 800fa92:	009b      	lsls	r3, r3, #2
 800fa94:	1c9a      	adds	r2, r3, #2
 800fa96:	1c7b      	adds	r3, r7, #1
 800fa98:	4930      	ldr	r1, [pc, #192]	@ (800fb5c <led_render+0x100>)
 800fa9a:	5c8a      	ldrb	r2, [r1, r2]
 800fa9c:	701a      	strb	r2, [r3, #0]
    uint8_t w = rgbw_arr[i * 4u + 3u];
 800fa9e:	68bb      	ldr	r3, [r7, #8]
 800faa0:	009b      	lsls	r3, r3, #2
 800faa2:	1cda      	adds	r2, r3, #3
 800faa4:	003b      	movs	r3, r7
 800faa6:	492d      	ldr	r1, [pc, #180]	@ (800fb5c <led_render+0x100>)
 800faa8:	5c8a      	ldrb	r2, [r1, r2]
 800faaa:	701a      	strb	r2, [r3, #0]

    // transmit GRBW (not RGBW)
    put_byte_msb(&pwm_buffer[p], g); p += 8u;
 800faac:	68fb      	ldr	r3, [r7, #12]
 800faae:	009a      	lsls	r2, r3, #2
 800fab0:	4b2b      	ldr	r3, [pc, #172]	@ (800fb60 <led_render+0x104>)
 800fab2:	18d2      	adds	r2, r2, r3
 800fab4:	1cbb      	adds	r3, r7, #2
 800fab6:	781b      	ldrb	r3, [r3, #0]
 800fab8:	0019      	movs	r1, r3
 800faba:	0010      	movs	r0, r2
 800fabc:	f7ff ff36 	bl	800f92c <put_byte_msb>
 800fac0:	68fb      	ldr	r3, [r7, #12]
 800fac2:	3308      	adds	r3, #8
 800fac4:	60fb      	str	r3, [r7, #12]
    put_byte_msb(&pwm_buffer[p], r); p += 8u;
 800fac6:	68fb      	ldr	r3, [r7, #12]
 800fac8:	009a      	lsls	r2, r3, #2
 800faca:	4b25      	ldr	r3, [pc, #148]	@ (800fb60 <led_render+0x104>)
 800facc:	18d2      	adds	r2, r2, r3
 800face:	1cfb      	adds	r3, r7, #3
 800fad0:	781b      	ldrb	r3, [r3, #0]
 800fad2:	0019      	movs	r1, r3
 800fad4:	0010      	movs	r0, r2
 800fad6:	f7ff ff29 	bl	800f92c <put_byte_msb>
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	3308      	adds	r3, #8
 800fade:	60fb      	str	r3, [r7, #12]
    put_byte_msb(&pwm_buffer[p], b); p += 8u;
 800fae0:	68fb      	ldr	r3, [r7, #12]
 800fae2:	009a      	lsls	r2, r3, #2
 800fae4:	4b1e      	ldr	r3, [pc, #120]	@ (800fb60 <led_render+0x104>)
 800fae6:	18d2      	adds	r2, r2, r3
 800fae8:	1c7b      	adds	r3, r7, #1
 800faea:	781b      	ldrb	r3, [r3, #0]
 800faec:	0019      	movs	r1, r3
 800faee:	0010      	movs	r0, r2
 800faf0:	f7ff ff1c 	bl	800f92c <put_byte_msb>
 800faf4:	68fb      	ldr	r3, [r7, #12]
 800faf6:	3308      	adds	r3, #8
 800faf8:	60fb      	str	r3, [r7, #12]
    put_byte_msb(&pwm_buffer[p], w); p += 8u;
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	009a      	lsls	r2, r3, #2
 800fafe:	4b18      	ldr	r3, [pc, #96]	@ (800fb60 <led_render+0x104>)
 800fb00:	18d2      	adds	r2, r2, r3
 800fb02:	003b      	movs	r3, r7
 800fb04:	781b      	ldrb	r3, [r3, #0]
 800fb06:	0019      	movs	r1, r3
 800fb08:	0010      	movs	r0, r2
 800fb0a:	f7ff ff0f 	bl	800f92c <put_byte_msb>
 800fb0e:	68fb      	ldr	r3, [r7, #12]
 800fb10:	3308      	adds	r3, #8
 800fb12:	60fb      	str	r3, [r7, #12]
  for (uint32_t i = 0; i < numberofpixels; i++)
 800fb14:	68bb      	ldr	r3, [r7, #8]
 800fb16:	3301      	adds	r3, #1
 800fb18:	60bb      	str	r3, [r7, #8]
 800fb1a:	68bb      	ldr	r3, [r7, #8]
 800fb1c:	2b1d      	cmp	r3, #29
 800fb1e:	d9aa      	bls.n	800fa76 <led_render+0x1a>
  }

  // reset low
  for (uint32_t k = 0; k < resetslots; k++) {
 800fb20:	2300      	movs	r3, #0
 800fb22:	607b      	str	r3, [r7, #4]
 800fb24:	e009      	b.n	800fb3a <led_render+0xde>
    pwm_buffer[p++] = 0u;
 800fb26:	68fb      	ldr	r3, [r7, #12]
 800fb28:	1c5a      	adds	r2, r3, #1
 800fb2a:	60fa      	str	r2, [r7, #12]
 800fb2c:	4a0c      	ldr	r2, [pc, #48]	@ (800fb60 <led_render+0x104>)
 800fb2e:	009b      	lsls	r3, r3, #2
 800fb30:	2100      	movs	r1, #0
 800fb32:	5099      	str	r1, [r3, r2]
  for (uint32_t k = 0; k < resetslots; k++) {
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	3301      	adds	r3, #1
 800fb38:	607b      	str	r3, [r7, #4]
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	2bef      	cmp	r3, #239	@ 0xef
 800fb3e:	d9f2      	bls.n	800fb26 <led_render+0xca>
  }

  // start new transfer
  HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, pwm_buffer, p);
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	b29b      	uxth	r3, r3
 800fb44:	4a06      	ldr	r2, [pc, #24]	@ (800fb60 <led_render+0x104>)
 800fb46:	4804      	ldr	r0, [pc, #16]	@ (800fb58 <led_render+0xfc>)
 800fb48:	2100      	movs	r1, #0
 800fb4a:	f00c f829 	bl	801bba0 <HAL_TIM_PWM_Start_DMA>
}
 800fb4e:	46c0      	nop			@ (mov r8, r8)
 800fb50:	46bd      	mov	sp, r7
 800fb52:	b004      	add	sp, #16
 800fb54:	bd80      	pop	{r7, pc}
 800fb56:	46c0      	nop			@ (mov r8, r8)
 800fb58:	2000050c 	.word	0x2000050c
 800fb5c:	200023a0 	.word	0x200023a0
 800fb60:	20002418 	.word	0x20002418

0800fb64 <mic_get_target_ms>:

/* ===================== PowerSave control (compile-time) =====================
 * MIC_POWERSAVE je nastaven v mic.h a plat a po kompilcii.
 */
static inline uint32_t mic_get_target_ms(void)
{
 800fb64:	b580      	push	{r7, lr}
 800fb66:	b082      	sub	sp, #8
 800fb68:	af00      	add	r7, sp, #0
    /* 0 = continuous */
    if (MIC_POWERSAVE == 0u) return 0u;
    /* 1..10 = minimum 10ms */
    uint32_t target = (MIC_POWERSAVE <= 10u) ? 10u : (uint32_t)MIC_POWERSAVE;
 800fb6a:	2364      	movs	r3, #100	@ 0x64
 800fb6c:	607b      	str	r3, [r7, #4]

    /* Ensure at least wake-up + one 50ms window worth of time. */
    uint32_t min_target = (uint32_t)MIC_WAKEUP_MS + (uint32_t)MIC_WINDOW_MS;
 800fb6e:	2366      	movs	r3, #102	@ 0x66
 800fb70:	603b      	str	r3, [r7, #0]
    if (target < min_target) target = min_target;
 800fb72:	687a      	ldr	r2, [r7, #4]
 800fb74:	683b      	ldr	r3, [r7, #0]
 800fb76:	429a      	cmp	r2, r3
 800fb78:	d201      	bcs.n	800fb7e <mic_get_target_ms+0x1a>
 800fb7a:	683b      	ldr	r3, [r7, #0]
 800fb7c:	607b      	str	r3, [r7, #4]
    return target;
 800fb7e:	687b      	ldr	r3, [r7, #4]
}
 800fb80:	0018      	movs	r0, r3
 800fb82:	46bd      	mov	sp, r7
 800fb84:	b002      	add	sp, #8
 800fb86:	bd80      	pop	{r7, pc}

0800fb88 <safe_dbfs_from_rms>:
/* ====== pomocn makr ====== */
#define MIC_DBG(...) do { if (s_debug) printf(__VA_ARGS__); } while (0)

/* ====== pomocn funkcie pre error handling a dBFS ====== */
static float safe_dbfs_from_rms(float rms)
{
 800fb88:	b580      	push	{r7, lr}
 800fb8a:	b082      	sub	sp, #8
 800fb8c:	af00      	add	r7, sp, #0
 800fb8e:	6078      	str	r0, [r7, #4]
    /* ochrana proti log(0) */
    if (rms < 1e-6f) return -120.0f;
 800fb90:	490a      	ldr	r1, [pc, #40]	@ (800fbbc <safe_dbfs_from_rms+0x34>)
 800fb92:	6878      	ldr	r0, [r7, #4]
 800fb94:	f7f0 fca4 	bl	80004e0 <__aeabi_fcmplt>
 800fb98:	1e03      	subs	r3, r0, #0
 800fb9a:	d001      	beq.n	800fba0 <safe_dbfs_from_rms+0x18>
 800fb9c:	4b08      	ldr	r3, [pc, #32]	@ (800fbc0 <safe_dbfs_from_rms+0x38>)
 800fb9e:	e009      	b.n	800fbb4 <safe_dbfs_from_rms+0x2c>
    return 20.0f * log10f(rms);
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	1c18      	adds	r0, r3, #0
 800fba4:	f019 f89a 	bl	8028cdc <log10f>
 800fba8:	1c03      	adds	r3, r0, #0
 800fbaa:	4906      	ldr	r1, [pc, #24]	@ (800fbc4 <safe_dbfs_from_rms+0x3c>)
 800fbac:	1c18      	adds	r0, r3, #0
 800fbae:	f7f1 fab3 	bl	8001118 <__aeabi_fmul>
 800fbb2:	1c03      	adds	r3, r0, #0
}
 800fbb4:	1c18      	adds	r0, r3, #0
 800fbb6:	46bd      	mov	sp, r7
 800fbb8:	b002      	add	sp, #8
 800fbba:	bd80      	pop	{r7, pc}
 800fbbc:	358637bd 	.word	0x358637bd
 800fbc0:	c2f00000 	.word	0xc2f00000
 800fbc4:	41a00000 	.word	0x41a00000

0800fbc8 <set_error>:

static void set_error(mic_err_t e, const char *msg)
{
 800fbc8:	b580      	push	{r7, lr}
 800fbca:	b082      	sub	sp, #8
 800fbcc:	af00      	add	r7, sp, #0
 800fbce:	0002      	movs	r2, r0
 800fbd0:	6039      	str	r1, [r7, #0]
 800fbd2:	1dfb      	adds	r3, r7, #7
 800fbd4:	701a      	strb	r2, [r3, #0]
    s_last_err = e;
 800fbd6:	4b0c      	ldr	r3, [pc, #48]	@ (800fc08 <set_error+0x40>)
 800fbd8:	1dfa      	adds	r2, r7, #7
 800fbda:	7812      	ldrb	r2, [r2, #0]
 800fbdc:	701a      	strb	r2, [r3, #0]
    s_last_err_msg = msg;
 800fbde:	4b0b      	ldr	r3, [pc, #44]	@ (800fc0c <set_error+0x44>)
 800fbe0:	683a      	ldr	r2, [r7, #0]
 800fbe2:	601a      	str	r2, [r3, #0]
    if (msg && s_debug)
 800fbe4:	683b      	ldr	r3, [r7, #0]
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d009      	beq.n	800fbfe <set_error+0x36>
 800fbea:	4b09      	ldr	r3, [pc, #36]	@ (800fc10 <set_error+0x48>)
 800fbec:	781b      	ldrb	r3, [r3, #0]
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	d005      	beq.n	800fbfe <set_error+0x36>
        printf("[MIC] %s\r\n", msg);
 800fbf2:	683a      	ldr	r2, [r7, #0]
 800fbf4:	4b07      	ldr	r3, [pc, #28]	@ (800fc14 <set_error+0x4c>)
 800fbf6:	0011      	movs	r1, r2
 800fbf8:	0018      	movs	r0, r3
 800fbfa:	f014 fe4d 	bl	8024898 <iprintf>
}
 800fbfe:	46c0      	nop			@ (mov r8, r8)
 800fc00:	46bd      	mov	sp, r7
 800fc02:	b002      	add	sp, #8
 800fc04:	bd80      	pop	{r7, pc}
 800fc06:	46c0      	nop			@ (mov r8, r8)
 800fc08:	20003ae7 	.word	0x20003ae7
 800fc0c:	20003ae8 	.word	0x20003ae8
 800fc10:	20003ae6 	.word	0x20003ae6
 800fc14:	0802a920 	.word	0x0802a920

0800fc18 <pdm2pcm_reset>:
#define MIC_FIR_TAPS  8u
static int32_t s_fir_hist[MIC_FIR_TAPS];
static uint32_t s_fir_pos;

static void pdm2pcm_reset(void)
{
 800fc18:	b580      	push	{r7, lr}
 800fc1a:	af00      	add	r7, sp, #0
    s_cic_integrator = 0;
 800fc1c:	4b08      	ldr	r3, [pc, #32]	@ (800fc40 <pdm2pcm_reset+0x28>)
 800fc1e:	2200      	movs	r2, #0
 800fc20:	601a      	str	r2, [r3, #0]
    s_cic_comb_prev  = 0;
 800fc22:	4b08      	ldr	r3, [pc, #32]	@ (800fc44 <pdm2pcm_reset+0x2c>)
 800fc24:	2200      	movs	r2, #0
 800fc26:	601a      	str	r2, [r3, #0]
    memset(s_fir_hist, 0, sizeof(s_fir_hist));
 800fc28:	4b07      	ldr	r3, [pc, #28]	@ (800fc48 <pdm2pcm_reset+0x30>)
 800fc2a:	2220      	movs	r2, #32
 800fc2c:	2100      	movs	r1, #0
 800fc2e:	0018      	movs	r0, r3
 800fc30:	f014 ff4c 	bl	8024acc <memset>
    s_fir_pos = 0u;
 800fc34:	4b05      	ldr	r3, [pc, #20]	@ (800fc4c <pdm2pcm_reset+0x34>)
 800fc36:	2200      	movs	r2, #0
 800fc38:	601a      	str	r2, [r3, #0]
}
 800fc3a:	46c0      	nop			@ (mov r8, r8)
 800fc3c:	46bd      	mov	sp, r7
 800fc3e:	bd80      	pop	{r7, pc}
 800fc40:	20003b1c 	.word	0x20003b1c
 800fc44:	20003b20 	.word	0x20003b20
 800fc48:	20003b24 	.word	0x20003b24
 800fc4c:	20003b44 	.word	0x20003b44

0800fc50 <popcount16_inline>:

static inline uint8_t popcount16_inline(uint16_t x)
{
 800fc50:	b580      	push	{r7, lr}
 800fc52:	b084      	sub	sp, #16
 800fc54:	af00      	add	r7, sp, #0
 800fc56:	0002      	movs	r2, r0
 800fc58:	1dbb      	adds	r3, r7, #6
 800fc5a:	801a      	strh	r2, [r3, #0]
    uint8_t c = 0;
 800fc5c:	230f      	movs	r3, #15
 800fc5e:	18fb      	adds	r3, r7, r3
 800fc60:	2200      	movs	r2, #0
 800fc62:	701a      	strb	r2, [r3, #0]
    while (x)
 800fc64:	e00e      	b.n	800fc84 <popcount16_inline+0x34>
    {
        x &= (uint16_t)(x - 1u);
 800fc66:	1dbb      	adds	r3, r7, #6
 800fc68:	881b      	ldrh	r3, [r3, #0]
 800fc6a:	3b01      	subs	r3, #1
 800fc6c:	b29a      	uxth	r2, r3
 800fc6e:	1dbb      	adds	r3, r7, #6
 800fc70:	1db9      	adds	r1, r7, #6
 800fc72:	8809      	ldrh	r1, [r1, #0]
 800fc74:	400a      	ands	r2, r1
 800fc76:	801a      	strh	r2, [r3, #0]
        c++;
 800fc78:	210f      	movs	r1, #15
 800fc7a:	187b      	adds	r3, r7, r1
 800fc7c:	781a      	ldrb	r2, [r3, #0]
 800fc7e:	187b      	adds	r3, r7, r1
 800fc80:	3201      	adds	r2, #1
 800fc82:	701a      	strb	r2, [r3, #0]
    while (x)
 800fc84:	1dbb      	adds	r3, r7, #6
 800fc86:	881b      	ldrh	r3, [r3, #0]
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	d1ec      	bne.n	800fc66 <popcount16_inline+0x16>
    }
    return c;
 800fc8c:	230f      	movs	r3, #15
 800fc8e:	18fb      	adds	r3, r7, r3
 800fc90:	781b      	ldrb	r3, [r3, #0]
}
 800fc92:	0018      	movs	r0, r3
 800fc94:	46bd      	mov	sp, r7
 800fc96:	b004      	add	sp, #16
 800fc98:	bd80      	pop	{r7, pc}

0800fc9a <pdm_word_to_cic_input>:
 * 16-bit word je 16 PDM bitov.
 * Pre CIC integrtor chceme set +1/-1 za tieto bity:
 *  ones - zeros = 2*ones - 16  => rozsah [-16..+16]
 */
static inline int32_t pdm_word_to_cic_input(uint16_t w)
{
 800fc9a:	b580      	push	{r7, lr}
 800fc9c:	b084      	sub	sp, #16
 800fc9e:	af00      	add	r7, sp, #0
 800fca0:	0002      	movs	r2, r0
 800fca2:	1dbb      	adds	r3, r7, #6
 800fca4:	801a      	strh	r2, [r3, #0]
    int32_t ones = (int32_t)popcount16_inline(w);
 800fca6:	1dbb      	adds	r3, r7, #6
 800fca8:	881b      	ldrh	r3, [r3, #0]
 800fcaa:	0018      	movs	r0, r3
 800fcac:	f7ff ffd0 	bl	800fc50 <popcount16_inline>
 800fcb0:	0003      	movs	r3, r0
 800fcb2:	60fb      	str	r3, [r7, #12]
    return (2 * ones) - 16;
 800fcb4:	68fb      	ldr	r3, [r7, #12]
 800fcb6:	3b08      	subs	r3, #8
 800fcb8:	005b      	lsls	r3, r3, #1
}
 800fcba:	0018      	movs	r0, r3
 800fcbc:	46bd      	mov	sp, r7
 800fcbe:	b004      	add	sp, #16
 800fcc0:	bd80      	pop	{r7, pc}
	...

0800fcc4 <pdm2pcm_step>:

static inline float pdm2pcm_step(int32_t cic_in)
{
 800fcc4:	b5b0      	push	{r4, r5, r7, lr}
 800fcc6:	b088      	sub	sp, #32
 800fcc8:	af00      	add	r7, sp, #0
 800fcca:	6078      	str	r0, [r7, #4]
    /* CIC integrtor */
    s_cic_integrator += cic_in;
 800fccc:	4b2c      	ldr	r3, [pc, #176]	@ (800fd80 <pdm2pcm_step+0xbc>)
 800fcce:	681a      	ldr	r2, [r3, #0]
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	18d2      	adds	r2, r2, r3
 800fcd4:	4b2a      	ldr	r3, [pc, #168]	@ (800fd80 <pdm2pcm_step+0xbc>)
 800fcd6:	601a      	str	r2, [r3, #0]

    /* CIC comb */
    int32_t comb = s_cic_integrator - s_cic_comb_prev;
 800fcd8:	4b29      	ldr	r3, [pc, #164]	@ (800fd80 <pdm2pcm_step+0xbc>)
 800fcda:	681a      	ldr	r2, [r3, #0]
 800fcdc:	4b29      	ldr	r3, [pc, #164]	@ (800fd84 <pdm2pcm_step+0xc0>)
 800fcde:	681b      	ldr	r3, [r3, #0]
 800fce0:	1ad3      	subs	r3, r2, r3
 800fce2:	60fb      	str	r3, [r7, #12]
    s_cic_comb_prev = s_cic_integrator;
 800fce4:	4b26      	ldr	r3, [pc, #152]	@ (800fd80 <pdm2pcm_step+0xbc>)
 800fce6:	681a      	ldr	r2, [r3, #0]
 800fce8:	4b26      	ldr	r3, [pc, #152]	@ (800fd84 <pdm2pcm_step+0xc0>)
 800fcea:	601a      	str	r2, [r3, #0]

    /* FIR moving average */
    s_fir_hist[s_fir_pos] = comb;
 800fcec:	4b26      	ldr	r3, [pc, #152]	@ (800fd88 <pdm2pcm_step+0xc4>)
 800fcee:	681a      	ldr	r2, [r3, #0]
 800fcf0:	4b26      	ldr	r3, [pc, #152]	@ (800fd8c <pdm2pcm_step+0xc8>)
 800fcf2:	0092      	lsls	r2, r2, #2
 800fcf4:	68f9      	ldr	r1, [r7, #12]
 800fcf6:	50d1      	str	r1, [r2, r3]
    s_fir_pos = (s_fir_pos + 1u) % MIC_FIR_TAPS;
 800fcf8:	4b23      	ldr	r3, [pc, #140]	@ (800fd88 <pdm2pcm_step+0xc4>)
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	3301      	adds	r3, #1
 800fcfe:	2207      	movs	r2, #7
 800fd00:	401a      	ands	r2, r3
 800fd02:	4b21      	ldr	r3, [pc, #132]	@ (800fd88 <pdm2pcm_step+0xc4>)
 800fd04:	601a      	str	r2, [r3, #0]

    int64_t acc = 0;
 800fd06:	2200      	movs	r2, #0
 800fd08:	2300      	movs	r3, #0
 800fd0a:	61ba      	str	r2, [r7, #24]
 800fd0c:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < MIC_FIR_TAPS; i++)
 800fd0e:	2300      	movs	r3, #0
 800fd10:	617b      	str	r3, [r7, #20]
 800fd12:	e00f      	b.n	800fd34 <pdm2pcm_step+0x70>
        acc += (int64_t)s_fir_hist[i];
 800fd14:	4b1d      	ldr	r3, [pc, #116]	@ (800fd8c <pdm2pcm_step+0xc8>)
 800fd16:	697a      	ldr	r2, [r7, #20]
 800fd18:	0092      	lsls	r2, r2, #2
 800fd1a:	58d3      	ldr	r3, [r2, r3]
 800fd1c:	001c      	movs	r4, r3
 800fd1e:	17db      	asrs	r3, r3, #31
 800fd20:	001d      	movs	r5, r3
 800fd22:	69ba      	ldr	r2, [r7, #24]
 800fd24:	69fb      	ldr	r3, [r7, #28]
 800fd26:	1912      	adds	r2, r2, r4
 800fd28:	416b      	adcs	r3, r5
 800fd2a:	61ba      	str	r2, [r7, #24]
 800fd2c:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < MIC_FIR_TAPS; i++)
 800fd2e:	697b      	ldr	r3, [r7, #20]
 800fd30:	3301      	adds	r3, #1
 800fd32:	617b      	str	r3, [r7, #20]
 800fd34:	697b      	ldr	r3, [r7, #20]
 800fd36:	2b07      	cmp	r3, #7
 800fd38:	d9ec      	bls.n	800fd14 <pdm2pcm_step+0x50>
    /*
     * Normalizcia:
     *  - tento faktor nie je fyziklne kalibrovan, ale dr typick vstup v rozumnom rozsahu.
     *  - ke sa dostane mimo, clipneme.
     */
    float y = (float)acc / (float)(MIC_FIR_TAPS * 256);
 800fd3a:	69b8      	ldr	r0, [r7, #24]
 800fd3c:	69f9      	ldr	r1, [r7, #28]
 800fd3e:	f7f0 fcf7 	bl	8000730 <__aeabi_l2f>
 800fd42:	1c03      	adds	r3, r0, #0
 800fd44:	218a      	movs	r1, #138	@ 0x8a
 800fd46:	05c9      	lsls	r1, r1, #23
 800fd48:	1c18      	adds	r0, r3, #0
 800fd4a:	f7f1 f817 	bl	8000d7c <__aeabi_fdiv>
 800fd4e:	1c03      	adds	r3, r0, #0
 800fd50:	613b      	str	r3, [r7, #16]
    if (y > 1.0f) y = 1.0f;
 800fd52:	21fe      	movs	r1, #254	@ 0xfe
 800fd54:	0589      	lsls	r1, r1, #22
 800fd56:	6938      	ldr	r0, [r7, #16]
 800fd58:	f7f0 fbd6 	bl	8000508 <__aeabi_fcmpgt>
 800fd5c:	1e03      	subs	r3, r0, #0
 800fd5e:	d002      	beq.n	800fd66 <pdm2pcm_step+0xa2>
 800fd60:	23fe      	movs	r3, #254	@ 0xfe
 800fd62:	059b      	lsls	r3, r3, #22
 800fd64:	613b      	str	r3, [r7, #16]
    if (y < -1.0f) y = -1.0f;
 800fd66:	490a      	ldr	r1, [pc, #40]	@ (800fd90 <pdm2pcm_step+0xcc>)
 800fd68:	6938      	ldr	r0, [r7, #16]
 800fd6a:	f7f0 fbb9 	bl	80004e0 <__aeabi_fcmplt>
 800fd6e:	1e03      	subs	r3, r0, #0
 800fd70:	d001      	beq.n	800fd76 <pdm2pcm_step+0xb2>
 800fd72:	4b07      	ldr	r3, [pc, #28]	@ (800fd90 <pdm2pcm_step+0xcc>)
 800fd74:	613b      	str	r3, [r7, #16]
    return y;
 800fd76:	693b      	ldr	r3, [r7, #16]
}
 800fd78:	1c18      	adds	r0, r3, #0
 800fd7a:	46bd      	mov	sp, r7
 800fd7c:	b008      	add	sp, #32
 800fd7e:	bdb0      	pop	{r4, r5, r7, pc}
 800fd80:	20003b1c 	.word	0x20003b1c
 800fd84:	20003b20 	.word	0x20003b20
 800fd88:	20003b44 	.word	0x20003b44
 800fd8c:	20003b24 	.word	0x20003b24
 800fd90:	bf800000 	.word	0xbf800000

0800fd94 <HAL_SPI_RxCpltCallback>:

/* ====== HAL callbacky ====== */
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800fd94:	b580      	push	{r7, lr}
 800fd96:	b082      	sub	sp, #8
 800fd98:	af00      	add	r7, sp, #0
 800fd9a:	6078      	str	r0, [r7, #4]
    if (hspi == &hspi1)
 800fd9c:	687a      	ldr	r2, [r7, #4]
 800fd9e:	4b05      	ldr	r3, [pc, #20]	@ (800fdb4 <HAL_SPI_RxCpltCallback+0x20>)
 800fda0:	429a      	cmp	r2, r3
 800fda2:	d102      	bne.n	800fdaa <HAL_SPI_RxCpltCallback+0x16>
        s_spi_done = 1u;
 800fda4:	4b04      	ldr	r3, [pc, #16]	@ (800fdb8 <HAL_SPI_RxCpltCallback+0x24>)
 800fda6:	2201      	movs	r2, #1
 800fda8:	701a      	strb	r2, [r3, #0]
}
 800fdaa:	46c0      	nop			@ (mov r8, r8)
 800fdac:	46bd      	mov	sp, r7
 800fdae:	b002      	add	sp, #8
 800fdb0:	bd80      	pop	{r7, pc}
 800fdb2:	46c0      	nop			@ (mov r8, r8)
 800fdb4:	20000448 	.word	0x20000448
 800fdb8:	20003ad8 	.word	0x20003ad8

0800fdbc <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800fdbc:	b580      	push	{r7, lr}
 800fdbe:	b082      	sub	sp, #8
 800fdc0:	af00      	add	r7, sp, #0
 800fdc2:	6078      	str	r0, [r7, #4]
    if (hspi == &hspi1)
 800fdc4:	687a      	ldr	r2, [r7, #4]
 800fdc6:	4b05      	ldr	r3, [pc, #20]	@ (800fddc <HAL_SPI_ErrorCallback+0x20>)
 800fdc8:	429a      	cmp	r2, r3
 800fdca:	d102      	bne.n	800fdd2 <HAL_SPI_ErrorCallback+0x16>
        s_spi_err = 1u;
 800fdcc:	4b04      	ldr	r3, [pc, #16]	@ (800fde0 <HAL_SPI_ErrorCallback+0x24>)
 800fdce:	2201      	movs	r2, #1
 800fdd0:	701a      	strb	r2, [r3, #0]
}
 800fdd2:	46c0      	nop			@ (mov r8, r8)
 800fdd4:	46bd      	mov	sp, r7
 800fdd6:	b002      	add	sp, #8
 800fdd8:	bd80      	pop	{r7, pc}
 800fdda:	46c0      	nop			@ (mov r8, r8)
 800fddc:	20000448 	.word	0x20000448
 800fde0:	20003ad9 	.word	0x20003ad9

0800fde4 <start_dma_block>:

/* ====== vntorne: tart jednho DMA bloku ====== */
static mic_err_t start_dma_block(void)
{
 800fde4:	b590      	push	{r4, r7, lr}
 800fde6:	b083      	sub	sp, #12
 800fde8:	af00      	add	r7, sp, #0
    /* Napl patternom aby sme vedeli zisti, i DMA psalo */
    memset(s_rx_buf, 0xAA, sizeof(s_rx_buf));
 800fdea:	2380      	movs	r3, #128	@ 0x80
 800fdec:	00da      	lsls	r2, r3, #3
 800fdee:	4b3a      	ldr	r3, [pc, #232]	@ (800fed8 <start_dma_block+0xf4>)
 800fdf0:	21aa      	movs	r1, #170	@ 0xaa
 800fdf2:	0018      	movs	r0, r3
 800fdf4:	f014 fe6a 	bl	8024acc <memset>

    s_have_last_dma = 0u;
 800fdf8:	4b38      	ldr	r3, [pc, #224]	@ (800fedc <start_dma_block+0xf8>)
 800fdfa:	2200      	movs	r2, #0
 800fdfc:	701a      	strb	r2, [r3, #0]
    s_last_dma_words = MIC_DMA_WORDS;
 800fdfe:	4b38      	ldr	r3, [pc, #224]	@ (800fee0 <start_dma_block+0xfc>)
 800fe00:	2280      	movs	r2, #128	@ 0x80
 800fe02:	0092      	lsls	r2, r2, #2
 800fe04:	601a      	str	r2, [r3, #0]

    s_spi_done = 0u;
 800fe06:	4b37      	ldr	r3, [pc, #220]	@ (800fee4 <start_dma_block+0x100>)
 800fe08:	2200      	movs	r2, #0
 800fe0a:	701a      	strb	r2, [r3, #0]
    s_spi_err  = 0u;
 800fe0c:	4b36      	ldr	r3, [pc, #216]	@ (800fee8 <start_dma_block+0x104>)
 800fe0e:	2200      	movs	r2, #0
 800fe10:	701a      	strb	r2, [r3, #0]

    /* zkladn sanity checky */
    if (hspi1.Instance != SPI1)
 800fe12:	4b36      	ldr	r3, [pc, #216]	@ (800feec <start_dma_block+0x108>)
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	4a36      	ldr	r2, [pc, #216]	@ (800fef0 <start_dma_block+0x10c>)
 800fe18:	4293      	cmp	r3, r2
 800fe1a:	d009      	beq.n	800fe30 <start_dma_block+0x4c>
    {
        set_error(MIC_ERR_NOT_INIT, "ERROR: SPI1 not initialized (hspi1.Instance != SPI1)");
 800fe1c:	4a35      	ldr	r2, [pc, #212]	@ (800fef4 <start_dma_block+0x110>)
 800fe1e:	2301      	movs	r3, #1
 800fe20:	425b      	negs	r3, r3
 800fe22:	0011      	movs	r1, r2
 800fe24:	0018      	movs	r0, r3
 800fe26:	f7ff fecf 	bl	800fbc8 <set_error>
        return MIC_ERR_NOT_INIT;
 800fe2a:	2301      	movs	r3, #1
 800fe2c:	425b      	negs	r3, r3
 800fe2e:	e04f      	b.n	800fed0 <start_dma_block+0xec>
    }

    if (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY)
 800fe30:	4b2e      	ldr	r3, [pc, #184]	@ (800feec <start_dma_block+0x108>)
 800fe32:	0018      	movs	r0, r3
 800fe34:	f00b fa28 	bl	801b288 <HAL_SPI_GetState>
 800fe38:	0003      	movs	r3, r0
 800fe3a:	2b01      	cmp	r3, #1
 800fe3c:	d009      	beq.n	800fe52 <start_dma_block+0x6e>
    {
        set_error(MIC_ERR_SPI_NOT_READY, "ERROR: SPI not READY (busy from other code?)");
 800fe3e:	4a2e      	ldr	r2, [pc, #184]	@ (800fef8 <start_dma_block+0x114>)
 800fe40:	2302      	movs	r3, #2
 800fe42:	425b      	negs	r3, r3
 800fe44:	0011      	movs	r1, r2
 800fe46:	0018      	movs	r0, r3
 800fe48:	f7ff febe 	bl	800fbc8 <set_error>
        return MIC_ERR_SPI_NOT_READY;
 800fe4c:	2302      	movs	r3, #2
 800fe4e:	425b      	negs	r3, r3
 800fe50:	e03e      	b.n	800fed0 <start_dma_block+0xec>

    /*
     * tart RX DMA.
     * Size = poet 16-bit elementov (lebo DMA je HALFWORD a SPI je 16-bit v CubeMX).
     */
    HAL_StatusTypeDef st = HAL_SPI_Receive_DMA(&hspi1, (uint8_t*)s_rx_buf, MIC_DMA_WORDS);
 800fe52:	1dfc      	adds	r4, r7, #7
 800fe54:	2380      	movs	r3, #128	@ 0x80
 800fe56:	009a      	lsls	r2, r3, #2
 800fe58:	491f      	ldr	r1, [pc, #124]	@ (800fed8 <start_dma_block+0xf4>)
 800fe5a:	4b24      	ldr	r3, [pc, #144]	@ (800feec <start_dma_block+0x108>)
 800fe5c:	0018      	movs	r0, r3
 800fe5e:	f00a fd0b 	bl	801a878 <HAL_SPI_Receive_DMA>
 800fe62:	0003      	movs	r3, r0
 800fe64:	7023      	strb	r3, [r4, #0]
    if (st != HAL_OK)
 800fe66:	1dfb      	adds	r3, r7, #7
 800fe68:	781b      	ldrb	r3, [r3, #0]
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d01b      	beq.n	800fea6 <start_dma_block+0xc2>
    {
        set_error(MIC_ERR_START_DMA, "ERROR: HAL_SPI_Receive_DMA failed");
 800fe6e:	4a23      	ldr	r2, [pc, #140]	@ (800fefc <start_dma_block+0x118>)
 800fe70:	2303      	movs	r3, #3
 800fe72:	425b      	negs	r3, r3
 800fe74:	0011      	movs	r1, r2
 800fe76:	0018      	movs	r0, r3
 800fe78:	f7ff fea6 	bl	800fbc8 <set_error>
        if (s_debug)
 800fe7c:	4b20      	ldr	r3, [pc, #128]	@ (800ff00 <start_dma_block+0x11c>)
 800fe7e:	781b      	ldrb	r3, [r3, #0]
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d00d      	beq.n	800fea0 <start_dma_block+0xbc>
            printf("[MIC] HAL st=%d state=%d err=0x%08lX\r\n", (int)st, (int)HAL_SPI_GetState(&hspi1), (unsigned long)hspi1.ErrorCode);
 800fe84:	1dfb      	adds	r3, r7, #7
 800fe86:	781c      	ldrb	r4, [r3, #0]
 800fe88:	4b18      	ldr	r3, [pc, #96]	@ (800feec <start_dma_block+0x108>)
 800fe8a:	0018      	movs	r0, r3
 800fe8c:	f00b f9fc 	bl	801b288 <HAL_SPI_GetState>
 800fe90:	0003      	movs	r3, r0
 800fe92:	001a      	movs	r2, r3
 800fe94:	4b15      	ldr	r3, [pc, #84]	@ (800feec <start_dma_block+0x108>)
 800fe96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fe98:	481a      	ldr	r0, [pc, #104]	@ (800ff04 <start_dma_block+0x120>)
 800fe9a:	0021      	movs	r1, r4
 800fe9c:	f014 fcfc 	bl	8024898 <iprintf>
        return MIC_ERR_START_DMA;
 800fea0:	2303      	movs	r3, #3
 800fea2:	425b      	negs	r3, r3
 800fea4:	e014      	b.n	800fed0 <start_dma_block+0xec>
    }

    /* Informcia pre debug: BUSY znamen, e SPI generuje CLOCK na PA5 */
    s_dma_t0_ms = HAL_GetTick();
 800fea6:	f001 f8a1 	bl	8010fec <HAL_GetTick>
 800feaa:	0002      	movs	r2, r0
 800feac:	4b16      	ldr	r3, [pc, #88]	@ (800ff08 <start_dma_block+0x124>)
 800feae:	601a      	str	r2, [r3, #0]
    MIC_DBG("[MIC] DMA started. SPI state=%d (2=BUSY => CLOCK on PA5)\r\n", (int)HAL_SPI_GetState(&hspi1));
 800feb0:	4b13      	ldr	r3, [pc, #76]	@ (800ff00 <start_dma_block+0x11c>)
 800feb2:	781b      	ldrb	r3, [r3, #0]
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	d00a      	beq.n	800fece <start_dma_block+0xea>
 800feb8:	4b0c      	ldr	r3, [pc, #48]	@ (800feec <start_dma_block+0x108>)
 800feba:	0018      	movs	r0, r3
 800febc:	f00b f9e4 	bl	801b288 <HAL_SPI_GetState>
 800fec0:	0003      	movs	r3, r0
 800fec2:	001a      	movs	r2, r3
 800fec4:	4b11      	ldr	r3, [pc, #68]	@ (800ff0c <start_dma_block+0x128>)
 800fec6:	0011      	movs	r1, r2
 800fec8:	0018      	movs	r0, r3
 800feca:	f014 fce5 	bl	8024898 <iprintf>
    return MIC_ERR_OK;
 800fece:	2300      	movs	r3, #0
}
 800fed0:	0018      	movs	r0, r3
 800fed2:	46bd      	mov	sp, r7
 800fed4:	b003      	add	sp, #12
 800fed6:	bd90      	pop	{r4, r7, pc}
 800fed8:	200036d8 	.word	0x200036d8
 800fedc:	20003b0c 	.word	0x20003b0c
 800fee0:	20003b10 	.word	0x20003b10
 800fee4:	20003ad8 	.word	0x20003ad8
 800fee8:	20003ad9 	.word	0x20003ad9
 800feec:	20000448 	.word	0x20000448
 800fef0:	40013000 	.word	0x40013000
 800fef4:	0802a92c 	.word	0x0802a92c
 800fef8:	0802a964 	.word	0x0802a964
 800fefc:	0802a994 	.word	0x0802a994
 800ff00:	20003ae6 	.word	0x20003ae6
 800ff04:	0802a9b8 	.word	0x0802a9b8
 800ff08:	20003adc 	.word	0x20003adc
 800ff0c:	0802a9e0 	.word	0x0802a9e0

0800ff10 <process_block_and_update_window>:

/* ====== vntorne: spracovanie jednho DMA bloku ====== */
static mic_err_t process_block_and_update_window(void)
{
 800ff10:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ff12:	46c6      	mov	lr, r8
 800ff14:	b500      	push	{lr}
 800ff16:	b098      	sub	sp, #96	@ 0x60
 800ff18:	af04      	add	r7, sp, #16
    /* 1) zisti, i DMA naozaj psalo */
    uint32_t still_aa = 0;
 800ff1a:	2300      	movs	r3, #0
 800ff1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800ff1e:	2300      	movs	r3, #0
 800ff20:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ff22:	e00c      	b.n	800ff3e <process_block_and_update_window+0x2e>
        if (s_rx_buf[i] == 0xAAAAu) still_aa++;
 800ff24:	4bc3      	ldr	r3, [pc, #780]	@ (8010234 <process_block_and_update_window+0x324>)
 800ff26:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ff28:	0052      	lsls	r2, r2, #1
 800ff2a:	5ad3      	ldrh	r3, [r2, r3]
 800ff2c:	4ac2      	ldr	r2, [pc, #776]	@ (8010238 <process_block_and_update_window+0x328>)
 800ff2e:	4293      	cmp	r3, r2
 800ff30:	d102      	bne.n	800ff38 <process_block_and_update_window+0x28>
 800ff32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ff34:	3301      	adds	r3, #1
 800ff36:	64fb      	str	r3, [r7, #76]	@ 0x4c
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800ff38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ff3a:	3301      	adds	r3, #1
 800ff3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ff3e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ff40:	2380      	movs	r3, #128	@ 0x80
 800ff42:	009b      	lsls	r3, r3, #2
 800ff44:	429a      	cmp	r2, r3
 800ff46:	d3ed      	bcc.n	800ff24 <process_block_and_update_window+0x14>

    if (still_aa == MIC_DMA_WORDS)
 800ff48:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ff4a:	2380      	movs	r3, #128	@ 0x80
 800ff4c:	009b      	lsls	r3, r3, #2
 800ff4e:	429a      	cmp	r2, r3
 800ff50:	d109      	bne.n	800ff66 <process_block_and_update_window+0x56>
    {
        set_error(MIC_ERR_DMA_NO_WRITE, "ERROR: DMA completed but buffer unchanged (0xAAAA) -> DMA not writing");
 800ff52:	4aba      	ldr	r2, [pc, #744]	@ (801023c <process_block_and_update_window+0x32c>)
 800ff54:	2306      	movs	r3, #6
 800ff56:	425b      	negs	r3, r3
 800ff58:	0011      	movs	r1, r2
 800ff5a:	0018      	movs	r0, r3
 800ff5c:	f7ff fe34 	bl	800fbc8 <set_error>
        return MIC_ERR_DMA_NO_WRITE;
 800ff60:	2306      	movs	r3, #6
 800ff62:	425b      	negs	r3, r3
 800ff64:	e15f      	b.n	8010226 <process_block_and_update_window+0x316>
    }

    /* Ulo snapshot pre CLI dump */
    s_have_last_dma = 1u;
 800ff66:	4bb6      	ldr	r3, [pc, #728]	@ (8010240 <process_block_and_update_window+0x330>)
 800ff68:	2201      	movs	r2, #1
 800ff6a:	701a      	strb	r2, [r3, #0]
    s_last_dma_words = MIC_DMA_WORDS;
 800ff6c:	4bb5      	ldr	r3, [pc, #724]	@ (8010244 <process_block_and_update_window+0x334>)
 800ff6e:	2280      	movs	r2, #128	@ 0x80
 800ff70:	0092      	lsls	r2, r2, #2
 800ff72:	601a      	str	r2, [r3, #0]

    uint8_t in_warmup = 0u;
 800ff74:	263f      	movs	r6, #63	@ 0x3f
 800ff76:	2308      	movs	r3, #8
 800ff78:	18f2      	adds	r2, r6, r3
 800ff7a:	19d3      	adds	r3, r2, r7
 800ff7c:	2200      	movs	r2, #0
 800ff7e:	701a      	strb	r2, [r3, #0]
    if (MIC_WAKEUP_MS != 0u)
    {
        uint32_t elapsed = HAL_GetTick() - s_capture_t0_ms;
 800ff80:	f001 f834 	bl	8010fec <HAL_GetTick>
 800ff84:	0002      	movs	r2, r0
 800ff86:	4bb0      	ldr	r3, [pc, #704]	@ (8010248 <process_block_and_update_window+0x338>)
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	1ad3      	subs	r3, r2, r3
 800ff8c:	637b      	str	r3, [r7, #52]	@ 0x34
        if (elapsed < (uint32_t)MIC_WAKEUP_MS) in_warmup = 1u;
 800ff8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff90:	2b33      	cmp	r3, #51	@ 0x33
 800ff92:	d804      	bhi.n	800ff9e <process_block_and_update_window+0x8e>
 800ff94:	2308      	movs	r3, #8
 800ff96:	18f3      	adds	r3, r6, r3
 800ff98:	19db      	adds	r3, r3, r7
 800ff9a:	2201      	movs	r2, #1
 800ff9c:	701a      	strb	r2, [r3, #0]
     *  - alebo stle 0 -> 0x0000
     * potom popcount d stle 16 alebo 0 => sample je +1 alebo -1 => RMS=1.
     *
     * Detekcia: len ak s 100% vetky dta zl (vetko 0x0000 alebo 0xFFFF)
     */
    uint32_t bad_count = 0u;
 800ff9e:	2300      	movs	r3, #0
 800ffa0:	643b      	str	r3, [r7, #64]	@ 0x40

    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800ffa2:	2300      	movs	r3, #0
 800ffa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ffa6:	e015      	b.n	800ffd4 <process_block_and_update_window+0xc4>
    {
        uint16_t w = s_rx_buf[i];
 800ffa8:	200e      	movs	r0, #14
 800ffaa:	183b      	adds	r3, r7, r0
 800ffac:	4aa1      	ldr	r2, [pc, #644]	@ (8010234 <process_block_and_update_window+0x324>)
 800ffae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ffb0:	0049      	lsls	r1, r1, #1
 800ffb2:	5a8a      	ldrh	r2, [r1, r2]
 800ffb4:	801a      	strh	r2, [r3, #0]
        /* Potaj slov, ktor s 0x0000 alebo 0xFFFF (typicky stuck) */
        if ((w == 0x0000u) || (w == 0xFFFFu)) bad_count++;
 800ffb6:	183b      	adds	r3, r7, r0
 800ffb8:	881b      	ldrh	r3, [r3, #0]
 800ffba:	2b00      	cmp	r3, #0
 800ffbc:	d004      	beq.n	800ffc8 <process_block_and_update_window+0xb8>
 800ffbe:	183b      	adds	r3, r7, r0
 800ffc0:	881b      	ldrh	r3, [r3, #0]
 800ffc2:	4aa2      	ldr	r2, [pc, #648]	@ (801024c <process_block_and_update_window+0x33c>)
 800ffc4:	4293      	cmp	r3, r2
 800ffc6:	d102      	bne.n	800ffce <process_block_and_update_window+0xbe>
 800ffc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ffca:	3301      	adds	r3, #1
 800ffcc:	643b      	str	r3, [r7, #64]	@ 0x40
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800ffce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ffd0:	3301      	adds	r3, #1
 800ffd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ffd4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ffd6:	2380      	movs	r3, #128	@ 0x80
 800ffd8:	009b      	lsls	r3, r3, #2
 800ffda:	429a      	cmp	r2, r3
 800ffdc:	d3e4      	bcc.n	800ffa8 <process_block_and_update_window+0x98>
    }

    /* Ak 100% dt je 0x0000 alebo 0xFFFF, DATA je urite stuck */
    if ((!in_warmup) && (bad_count == MIC_DMA_WORDS))
 800ffde:	233f      	movs	r3, #63	@ 0x3f
 800ffe0:	2208      	movs	r2, #8
 800ffe2:	189b      	adds	r3, r3, r2
 800ffe4:	19db      	adds	r3, r3, r7
 800ffe6:	781b      	ldrb	r3, [r3, #0]
 800ffe8:	2b00      	cmp	r3, #0
 800ffea:	d10e      	bne.n	801000a <process_block_and_update_window+0xfa>
 800ffec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ffee:	2380      	movs	r3, #128	@ 0x80
 800fff0:	009b      	lsls	r3, r3, #2
 800fff2:	429a      	cmp	r2, r3
 800fff4:	d109      	bne.n	801000a <process_block_and_update_window+0xfa>
    {
        set_error(MIC_ERR_DATA_STUCK, "ERROR: PDM DATA stuck (all 0x0000 or 0xFFFF)");
 800fff6:	4a96      	ldr	r2, [pc, #600]	@ (8010250 <process_block_and_update_window+0x340>)
 800fff8:	2307      	movs	r3, #7
 800fffa:	425b      	negs	r3, r3
 800fffc:	0011      	movs	r1, r2
 800fffe:	0018      	movs	r0, r3
 8010000:	f7ff fde2 	bl	800fbc8 <set_error>
        return MIC_ERR_DATA_STUCK;
 8010004:	2307      	movs	r3, #7
 8010006:	425b      	negs	r3, r3
 8010008:	e10d      	b.n	8010226 <process_block_and_update_window+0x316>
    }

    /* 2) PDM->PCM (CIC+FIR) + decimcia + RMS accumulator */
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 801000a:	2300      	movs	r3, #0
 801000c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801000e:	e103      	b.n	8010218 <process_block_and_update_window+0x308>
    {
        /* CIC vstup je suma +1/-1 cez 16 bitov */
        int32_t cic_in = pdm_word_to_cic_input(s_rx_buf[i]);
 8010010:	4b88      	ldr	r3, [pc, #544]	@ (8010234 <process_block_and_update_window+0x324>)
 8010012:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010014:	0052      	lsls	r2, r2, #1
 8010016:	5ad3      	ldrh	r3, [r2, r3]
 8010018:	0018      	movs	r0, r3
 801001a:	f7ff fe3e 	bl	800fc9a <pdm_word_to_cic_input>
 801001e:	0003      	movs	r3, r0
 8010020:	633b      	str	r3, [r7, #48]	@ 0x30

        /* decimcia: ber len kad MIC_DECIM_N-t word ako vstup PCM */
        if ((s_decim_phase++ % MIC_DECIM_N) != 0u)
 8010022:	4b8c      	ldr	r3, [pc, #560]	@ (8010254 <process_block_and_update_window+0x344>)
 8010024:	681b      	ldr	r3, [r3, #0]
 8010026:	1c59      	adds	r1, r3, #1
 8010028:	4a8a      	ldr	r2, [pc, #552]	@ (8010254 <process_block_and_update_window+0x344>)
 801002a:	6011      	str	r1, [r2, #0]
 801002c:	2207      	movs	r2, #7
 801002e:	4013      	ands	r3, r2
 8010030:	d004      	beq.n	801003c <process_block_and_update_window+0x12c>
        {
            /* aj ke neberieme vstup, integrtor mus bea -> volme step, ale vstup ignorujeme */
            (void)pdm2pcm_step(cic_in);
 8010032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010034:	0018      	movs	r0, r3
 8010036:	f7ff fe45 	bl	800fcc4 <pdm2pcm_step>
            continue;
 801003a:	e0ea      	b.n	8010212 <process_block_and_update_window+0x302>
        }

        float s = pdm2pcm_step(cic_in);
 801003c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801003e:	0018      	movs	r0, r3
 8010040:	f7ff fe40 	bl	800fcc4 <pdm2pcm_step>
 8010044:	1c03      	adds	r3, r0, #0
 8010046:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if (in_warmup)
 8010048:	233f      	movs	r3, #63	@ 0x3f
 801004a:	2208      	movs	r2, #8
 801004c:	189b      	adds	r3, r3, r2
 801004e:	19db      	adds	r3, r3, r7
 8010050:	781b      	ldrb	r3, [r3, #0]
 8010052:	2b00      	cmp	r3, #0
 8010054:	d000      	beq.n	8010058 <process_block_and_update_window+0x148>
 8010056:	e0db      	b.n	8010210 <process_block_and_update_window+0x300>
        {
            continue;
        }

        /* Akumuluj RMS */
        double sd = (double)s;
 8010058:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801005a:	f7f3 fc87 	bl	800396c <__aeabi_f2d>
 801005e:	0002      	movs	r2, r0
 8010060:	000b      	movs	r3, r1
 8010062:	623a      	str	r2, [r7, #32]
 8010064:	627b      	str	r3, [r7, #36]	@ 0x24
        s_win_sum_sq += sd * sd;
 8010066:	6a3a      	ldr	r2, [r7, #32]
 8010068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801006a:	6a38      	ldr	r0, [r7, #32]
 801006c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801006e:	f7f2 fcdd 	bl	8002a2c <__aeabi_dmul>
 8010072:	0002      	movs	r2, r0
 8010074:	000b      	movs	r3, r1
 8010076:	0010      	movs	r0, r2
 8010078:	0019      	movs	r1, r3
 801007a:	4b77      	ldr	r3, [pc, #476]	@ (8010258 <process_block_and_update_window+0x348>)
 801007c:	681a      	ldr	r2, [r3, #0]
 801007e:	685b      	ldr	r3, [r3, #4]
 8010080:	f7f1 fcd4 	bl	8001a2c <__aeabi_dadd>
 8010084:	0002      	movs	r2, r0
 8010086:	000b      	movs	r3, r1
 8010088:	4973      	ldr	r1, [pc, #460]	@ (8010258 <process_block_and_update_window+0x348>)
 801008a:	600a      	str	r2, [r1, #0]
 801008c:	604b      	str	r3, [r1, #4]

        double a = (sd >= 0.0) ? sd : -sd;
 801008e:	2200      	movs	r2, #0
 8010090:	2300      	movs	r3, #0
 8010092:	6a38      	ldr	r0, [r7, #32]
 8010094:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010096:	f7f0 fa07 	bl	80004a8 <__aeabi_dcmpge>
 801009a:	1e03      	subs	r3, r0, #0
 801009c:	d002      	beq.n	80100a4 <process_block_and_update_window+0x194>
 801009e:	6a3c      	ldr	r4, [r7, #32]
 80100a0:	6a7d      	ldr	r5, [r7, #36]	@ 0x24
 80100a2:	e006      	b.n	80100b2 <process_block_and_update_window+0x1a2>
 80100a4:	6a3b      	ldr	r3, [r7, #32]
 80100a6:	001c      	movs	r4, r3
 80100a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100aa:	2280      	movs	r2, #128	@ 0x80
 80100ac:	0612      	lsls	r2, r2, #24
 80100ae:	405a      	eors	r2, r3
 80100b0:	0015      	movs	r5, r2
 80100b2:	61bc      	str	r4, [r7, #24]
 80100b4:	61fd      	str	r5, [r7, #28]
        if (a > s_win_peak) s_win_peak = a;
 80100b6:	4b69      	ldr	r3, [pc, #420]	@ (801025c <process_block_and_update_window+0x34c>)
 80100b8:	681a      	ldr	r2, [r3, #0]
 80100ba:	685b      	ldr	r3, [r3, #4]
 80100bc:	69b8      	ldr	r0, [r7, #24]
 80100be:	69f9      	ldr	r1, [r7, #28]
 80100c0:	f7f0 f9e8 	bl	8000494 <__aeabi_dcmpgt>
 80100c4:	1e03      	subs	r3, r0, #0
 80100c6:	d004      	beq.n	80100d2 <process_block_and_update_window+0x1c2>
 80100c8:	4964      	ldr	r1, [pc, #400]	@ (801025c <process_block_and_update_window+0x34c>)
 80100ca:	69ba      	ldr	r2, [r7, #24]
 80100cc:	69fb      	ldr	r3, [r7, #28]
 80100ce:	600a      	str	r2, [r1, #0]
 80100d0:	604b      	str	r3, [r1, #4]

        s_win_count++;
 80100d2:	4b63      	ldr	r3, [pc, #396]	@ (8010260 <process_block_and_update_window+0x350>)
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	1c5a      	adds	r2, r3, #1
 80100d8:	4b61      	ldr	r3, [pc, #388]	@ (8010260 <process_block_and_update_window+0x350>)
 80100da:	601a      	str	r2, [r3, #0]

        /* Ke nazbierame MIC_WINDOW_SAMPLES, vyhodno okno */
        if (s_win_count >= MIC_WINDOW_SAMPLES)
 80100dc:	4b60      	ldr	r3, [pc, #384]	@ (8010260 <process_block_and_update_window+0x350>)
 80100de:	681a      	ldr	r2, [r3, #0]
 80100e0:	239c      	movs	r3, #156	@ 0x9c
 80100e2:	005b      	lsls	r3, r3, #1
 80100e4:	429a      	cmp	r2, r3
 80100e6:	d800      	bhi.n	80100ea <process_block_and_update_window+0x1da>
 80100e8:	e093      	b.n	8010212 <process_block_and_update_window+0x302>
        {
            float rms = (float)sqrt(s_win_sum_sq / (double)s_win_count);
 80100ea:	4b5b      	ldr	r3, [pc, #364]	@ (8010258 <process_block_and_update_window+0x348>)
 80100ec:	681a      	ldr	r2, [r3, #0]
 80100ee:	685b      	ldr	r3, [r3, #4]
 80100f0:	603a      	str	r2, [r7, #0]
 80100f2:	607b      	str	r3, [r7, #4]
 80100f4:	4b5a      	ldr	r3, [pc, #360]	@ (8010260 <process_block_and_update_window+0x350>)
 80100f6:	681b      	ldr	r3, [r3, #0]
 80100f8:	0018      	movs	r0, r3
 80100fa:	f7f3 fc13 	bl	8003924 <__aeabi_ui2d>
 80100fe:	0002      	movs	r2, r0
 8010100:	000b      	movs	r3, r1
 8010102:	6838      	ldr	r0, [r7, #0]
 8010104:	6879      	ldr	r1, [r7, #4]
 8010106:	f7f2 f857 	bl	80021b8 <__aeabi_ddiv>
 801010a:	0002      	movs	r2, r0
 801010c:	000b      	movs	r3, r1
 801010e:	0010      	movs	r0, r2
 8010110:	0019      	movs	r1, r3
 8010112:	f018 fdbd 	bl	8028c90 <sqrt>
 8010116:	0002      	movs	r2, r0
 8010118:	000b      	movs	r3, r1
 801011a:	0010      	movs	r0, r2
 801011c:	0019      	movs	r1, r3
 801011e:	f7f3 fc6d 	bl	80039fc <__aeabi_d2f>
 8010122:	1c03      	adds	r3, r0, #0
 8010124:	617b      	str	r3, [r7, #20]
            float dbfs = safe_dbfs_from_rms(rms);
 8010126:	697b      	ldr	r3, [r7, #20]
 8010128:	1c18      	adds	r0, r3, #0
 801012a:	f7ff fd2d 	bl	800fb88 <safe_dbfs_from_rms>
 801012e:	1c03      	adds	r3, r0, #0
 8010130:	613b      	str	r3, [r7, #16]

            /*
             * Dodaton ochrana: saturcia/nezmyseln daje.
             * Ak RMS alebo peak vyjde skoro 1.0, je to pre farebn hudbu zvyajne chyba zapojenia.
             */
            if (rms > 0.98f || s_win_peak > 0.98)
 8010132:	494c      	ldr	r1, [pc, #304]	@ (8010264 <process_block_and_update_window+0x354>)
 8010134:	6978      	ldr	r0, [r7, #20]
 8010136:	f7f0 f9e7 	bl	8000508 <__aeabi_fcmpgt>
 801013a:	1e03      	subs	r3, r0, #0
 801013c:	d108      	bne.n	8010150 <process_block_and_update_window+0x240>
 801013e:	4b47      	ldr	r3, [pc, #284]	@ (801025c <process_block_and_update_window+0x34c>)
 8010140:	6818      	ldr	r0, [r3, #0]
 8010142:	6859      	ldr	r1, [r3, #4]
 8010144:	4a48      	ldr	r2, [pc, #288]	@ (8010268 <process_block_and_update_window+0x358>)
 8010146:	4b49      	ldr	r3, [pc, #292]	@ (801026c <process_block_and_update_window+0x35c>)
 8010148:	f7f0 f9a4 	bl	8000494 <__aeabi_dcmpgt>
 801014c:	1e03      	subs	r3, r0, #0
 801014e:	d028      	beq.n	80101a2 <process_block_and_update_window+0x292>
            {
                MIC_DBG("[MIC] WARNING: saturation suspected: rms=%.4f peak=%.4f\r\n", (double)rms, (double)s_win_peak);
 8010150:	4b47      	ldr	r3, [pc, #284]	@ (8010270 <process_block_and_update_window+0x360>)
 8010152:	781b      	ldrb	r3, [r3, #0]
 8010154:	2b00      	cmp	r3, #0
 8010156:	d00d      	beq.n	8010174 <process_block_and_update_window+0x264>
 8010158:	6978      	ldr	r0, [r7, #20]
 801015a:	f7f3 fc07 	bl	800396c <__aeabi_f2d>
 801015e:	4b3f      	ldr	r3, [pc, #252]	@ (801025c <process_block_and_update_window+0x34c>)
 8010160:	681a      	ldr	r2, [r3, #0]
 8010162:	685b      	ldr	r3, [r3, #4]
 8010164:	4c43      	ldr	r4, [pc, #268]	@ (8010274 <process_block_and_update_window+0x364>)
 8010166:	9200      	str	r2, [sp, #0]
 8010168:	9301      	str	r3, [sp, #4]
 801016a:	0002      	movs	r2, r0
 801016c:	000b      	movs	r3, r1
 801016e:	0020      	movs	r0, r4
 8010170:	f014 fb92 	bl	8024898 <iprintf>
                set_error(MIC_ERR_SIGNAL_SATURATED, "ERROR: signal saturated (RMS/PEAK ~ 1.0) - likely DATA stuck or wrong clock/polarity");
 8010174:	4a40      	ldr	r2, [pc, #256]	@ (8010278 <process_block_and_update_window+0x368>)
 8010176:	2308      	movs	r3, #8
 8010178:	425b      	negs	r3, r3
 801017a:	0011      	movs	r1, r2
 801017c:	0018      	movs	r0, r3
 801017e:	f7ff fd23 	bl	800fbc8 <set_error>

                /* reset okna, aby sme sa nezasekli na nekonenom 1.0 */
                s_win_count  = 0u;
 8010182:	4b37      	ldr	r3, [pc, #220]	@ (8010260 <process_block_and_update_window+0x350>)
 8010184:	2200      	movs	r2, #0
 8010186:	601a      	str	r2, [r3, #0]
                s_win_sum_sq = 0.0;
 8010188:	4933      	ldr	r1, [pc, #204]	@ (8010258 <process_block_and_update_window+0x348>)
 801018a:	2200      	movs	r2, #0
 801018c:	2300      	movs	r3, #0
 801018e:	600a      	str	r2, [r1, #0]
 8010190:	604b      	str	r3, [r1, #4]
                s_win_peak   = 0.0;
 8010192:	4932      	ldr	r1, [pc, #200]	@ (801025c <process_block_and_update_window+0x34c>)
 8010194:	2200      	movs	r2, #0
 8010196:	2300      	movs	r3, #0
 8010198:	600a      	str	r2, [r1, #0]
 801019a:	604b      	str	r3, [r1, #4]
                return MIC_ERR_SIGNAL_SATURATED;
 801019c:	2308      	movs	r3, #8
 801019e:	425b      	negs	r3, r3
 80101a0:	e041      	b.n	8010226 <process_block_and_update_window+0x316>
            }

            s_last_rms  = rms;
 80101a2:	4b36      	ldr	r3, [pc, #216]	@ (801027c <process_block_and_update_window+0x36c>)
 80101a4:	697a      	ldr	r2, [r7, #20]
 80101a6:	601a      	str	r2, [r3, #0]
            s_last_dbfs = dbfs;
 80101a8:	4b35      	ldr	r3, [pc, #212]	@ (8010280 <process_block_and_update_window+0x370>)
 80101aa:	693a      	ldr	r2, [r7, #16]
 80101ac:	601a      	str	r2, [r3, #0]
            s_last_err  = MIC_ERR_OK;
 80101ae:	4b35      	ldr	r3, [pc, #212]	@ (8010284 <process_block_and_update_window+0x374>)
 80101b0:	2200      	movs	r2, #0
 80101b2:	701a      	strb	r2, [r3, #0]
            s_last_err_msg = NULL;
 80101b4:	4b34      	ldr	r3, [pc, #208]	@ (8010288 <process_block_and_update_window+0x378>)
 80101b6:	2200      	movs	r2, #0
 80101b8:	601a      	str	r2, [r3, #0]

            MIC_DBG("[MIC] 50ms window ready: n=%lu rms=%.4f dbfs=%.2f peak=%.4f\r\n",
 80101ba:	4b2d      	ldr	r3, [pc, #180]	@ (8010270 <process_block_and_update_window+0x360>)
 80101bc:	781b      	ldrb	r3, [r3, #0]
 80101be:	2b00      	cmp	r3, #0
 80101c0:	d018      	beq.n	80101f4 <process_block_and_update_window+0x2e4>
 80101c2:	4b27      	ldr	r3, [pc, #156]	@ (8010260 <process_block_and_update_window+0x350>)
 80101c4:	681b      	ldr	r3, [r3, #0]
 80101c6:	4698      	mov	r8, r3
 80101c8:	6978      	ldr	r0, [r7, #20]
 80101ca:	f7f3 fbcf 	bl	800396c <__aeabi_f2d>
 80101ce:	6038      	str	r0, [r7, #0]
 80101d0:	6079      	str	r1, [r7, #4]
 80101d2:	6938      	ldr	r0, [r7, #16]
 80101d4:	f7f3 fbca 	bl	800396c <__aeabi_f2d>
 80101d8:	4b20      	ldr	r3, [pc, #128]	@ (801025c <process_block_and_update_window+0x34c>)
 80101da:	681a      	ldr	r2, [r3, #0]
 80101dc:	685b      	ldr	r3, [r3, #4]
 80101de:	4e2b      	ldr	r6, [pc, #172]	@ (801028c <process_block_and_update_window+0x37c>)
 80101e0:	9202      	str	r2, [sp, #8]
 80101e2:	9303      	str	r3, [sp, #12]
 80101e4:	9000      	str	r0, [sp, #0]
 80101e6:	9101      	str	r1, [sp, #4]
 80101e8:	683a      	ldr	r2, [r7, #0]
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	4641      	mov	r1, r8
 80101ee:	0030      	movs	r0, r6
 80101f0:	f014 fb52 	bl	8024898 <iprintf>
                    (unsigned long)s_win_count, (double)rms, (double)dbfs, (double)s_win_peak);

            /* reset okna */
            s_win_count  = 0u;
 80101f4:	4b1a      	ldr	r3, [pc, #104]	@ (8010260 <process_block_and_update_window+0x350>)
 80101f6:	2200      	movs	r2, #0
 80101f8:	601a      	str	r2, [r3, #0]
            s_win_sum_sq = 0.0;
 80101fa:	4917      	ldr	r1, [pc, #92]	@ (8010258 <process_block_and_update_window+0x348>)
 80101fc:	2200      	movs	r2, #0
 80101fe:	2300      	movs	r3, #0
 8010200:	600a      	str	r2, [r1, #0]
 8010202:	604b      	str	r3, [r1, #4]
            s_win_peak   = 0.0;
 8010204:	4915      	ldr	r1, [pc, #84]	@ (801025c <process_block_and_update_window+0x34c>)
 8010206:	2200      	movs	r2, #0
 8010208:	2300      	movs	r3, #0
 801020a:	600a      	str	r2, [r1, #0]
 801020c:	604b      	str	r3, [r1, #4]
 801020e:	e000      	b.n	8010212 <process_block_and_update_window+0x302>
            continue;
 8010210:	46c0      	nop			@ (mov r8, r8)
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 8010212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010214:	3301      	adds	r3, #1
 8010216:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010218:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801021a:	2380      	movs	r3, #128	@ 0x80
 801021c:	009b      	lsls	r3, r3, #2
 801021e:	429a      	cmp	r2, r3
 8010220:	d200      	bcs.n	8010224 <process_block_and_update_window+0x314>
 8010222:	e6f5      	b.n	8010010 <process_block_and_update_window+0x100>
        }
    }

    return MIC_ERR_OK;
 8010224:	2300      	movs	r3, #0
}
 8010226:	0018      	movs	r0, r3
 8010228:	46bd      	mov	sp, r7
 801022a:	b014      	add	sp, #80	@ 0x50
 801022c:	bc80      	pop	{r7}
 801022e:	46b8      	mov	r8, r7
 8010230:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010232:	46c0      	nop			@ (mov r8, r8)
 8010234:	200036d8 	.word	0x200036d8
 8010238:	0000aaaa 	.word	0x0000aaaa
 801023c:	0802aa1c 	.word	0x0802aa1c
 8010240:	20003b0c 	.word	0x20003b0c
 8010244:	20003b10 	.word	0x20003b10
 8010248:	20003ae0 	.word	0x20003ae0
 801024c:	0000ffff 	.word	0x0000ffff
 8010250:	0802aa64 	.word	0x0802aa64
 8010254:	20003b08 	.word	0x20003b08
 8010258:	20003af8 	.word	0x20003af8
 801025c:	20003b00 	.word	0x20003b00
 8010260:	20003af0 	.word	0x20003af0
 8010264:	3f7ae148 	.word	0x3f7ae148
 8010268:	f5c28f5c 	.word	0xf5c28f5c
 801026c:	3fef5c28 	.word	0x3fef5c28
 8010270:	20003ae6 	.word	0x20003ae6
 8010274:	0802aa94 	.word	0x0802aa94
 8010278:	0802aad0 	.word	0x0802aad0
 801027c:	20003aec 	.word	0x20003aec
 8010280:	2000001c 	.word	0x2000001c
 8010284:	20003ae7 	.word	0x20003ae7
 8010288:	20003ae8 	.word	0x20003ae8
 801028c:	0802ab28 	.word	0x0802ab28

08010290 <MIC_Init>:
{
    s_debug = (enable != 0u) ? 1u : 0u;
}

void MIC_Init(void)
{
 8010290:	b580      	push	{r7, lr}
 8010292:	af00      	add	r7, sp, #0
    /*
     * Vetko je "softvrov" (HAL handle je u inicializovan v MX_SPI1_Init()).
     * Tu si len nastavme internal state.
     */
    s_inited = 1u;
 8010294:	4b24      	ldr	r3, [pc, #144]	@ (8010328 <MIC_Init+0x98>)
 8010296:	2201      	movs	r2, #1
 8010298:	701a      	strb	r2, [r3, #0]
    s_running = 0u;
 801029a:	4b24      	ldr	r3, [pc, #144]	@ (801032c <MIC_Init+0x9c>)
 801029c:	2200      	movs	r2, #0
 801029e:	701a      	strb	r2, [r3, #0]
    s_last_err = MIC_ERR_NOT_INIT;
 80102a0:	4b23      	ldr	r3, [pc, #140]	@ (8010330 <MIC_Init+0xa0>)
 80102a2:	22ff      	movs	r2, #255	@ 0xff
 80102a4:	701a      	strb	r2, [r3, #0]
    s_last_err_msg = "not started";
 80102a6:	4b23      	ldr	r3, [pc, #140]	@ (8010334 <MIC_Init+0xa4>)
 80102a8:	4a23      	ldr	r2, [pc, #140]	@ (8010338 <MIC_Init+0xa8>)
 80102aa:	601a      	str	r2, [r3, #0]
    s_dma_t0_ms = 0u;
 80102ac:	4b23      	ldr	r3, [pc, #140]	@ (801033c <MIC_Init+0xac>)
 80102ae:	2200      	movs	r2, #0
 80102b0:	601a      	str	r2, [r3, #0]
    s_capture_t0_ms = 0u;
 80102b2:	4b23      	ldr	r3, [pc, #140]	@ (8010340 <MIC_Init+0xb0>)
 80102b4:	2200      	movs	r2, #0
 80102b6:	601a      	str	r2, [r3, #0]

    s_win_count  = 0u;
 80102b8:	4b22      	ldr	r3, [pc, #136]	@ (8010344 <MIC_Init+0xb4>)
 80102ba:	2200      	movs	r2, #0
 80102bc:	601a      	str	r2, [r3, #0]
    s_win_sum_sq = 0.0;
 80102be:	4922      	ldr	r1, [pc, #136]	@ (8010348 <MIC_Init+0xb8>)
 80102c0:	2200      	movs	r2, #0
 80102c2:	2300      	movs	r3, #0
 80102c4:	600a      	str	r2, [r1, #0]
 80102c6:	604b      	str	r3, [r1, #4]
    s_win_peak   = 0.0;
 80102c8:	4920      	ldr	r1, [pc, #128]	@ (801034c <MIC_Init+0xbc>)
 80102ca:	2200      	movs	r2, #0
 80102cc:	2300      	movs	r3, #0
 80102ce:	600a      	str	r2, [r1, #0]
 80102d0:	604b      	str	r3, [r1, #4]
    s_decim_phase = 0u;
 80102d2:	4b1f      	ldr	r3, [pc, #124]	@ (8010350 <MIC_Init+0xc0>)
 80102d4:	2200      	movs	r2, #0
 80102d6:	601a      	str	r2, [r3, #0]

    s_last_dbfs = -120.0f;
 80102d8:	4b1e      	ldr	r3, [pc, #120]	@ (8010354 <MIC_Init+0xc4>)
 80102da:	4a1f      	ldr	r2, [pc, #124]	@ (8010358 <MIC_Init+0xc8>)
 80102dc:	601a      	str	r2, [r3, #0]
    s_last_rms  = 0.0f;
 80102de:	4b1f      	ldr	r3, [pc, #124]	@ (801035c <MIC_Init+0xcc>)
 80102e0:	2200      	movs	r2, #0
 80102e2:	601a      	str	r2, [r3, #0]

    /* debug default off */
    /* s_debug zostane ako bolo nastaven pred init (ak by si ho nastavil skr) */

    s_interval_active = 0u;
 80102e4:	4b1e      	ldr	r3, [pc, #120]	@ (8010360 <MIC_Init+0xd0>)
 80102e6:	2200      	movs	r2, #0
 80102e8:	701a      	strb	r2, [r3, #0]
    s_interval_t0_ms  = 0u;
 80102ea:	4b1e      	ldr	r3, [pc, #120]	@ (8010364 <MIC_Init+0xd4>)
 80102ec:	2200      	movs	r2, #0
 80102ee:	601a      	str	r2, [r3, #0]
    s_have_last_dma   = 0u;
 80102f0:	4b1d      	ldr	r3, [pc, #116]	@ (8010368 <MIC_Init+0xd8>)
 80102f2:	2200      	movs	r2, #0
 80102f4:	701a      	strb	r2, [r3, #0]
    s_last_dma_words  = MIC_DMA_WORDS;
 80102f6:	4b1d      	ldr	r3, [pc, #116]	@ (801036c <MIC_Init+0xdc>)
 80102f8:	2280      	movs	r2, #128	@ 0x80
 80102fa:	0092      	lsls	r2, r2, #2
 80102fc:	601a      	str	r2, [r3, #0]

    s_capture_t0_ms = s_dma_t0_ms;
 80102fe:	4b0f      	ldr	r3, [pc, #60]	@ (801033c <MIC_Init+0xac>)
 8010300:	681a      	ldr	r2, [r3, #0]
 8010302:	4b0f      	ldr	r3, [pc, #60]	@ (8010340 <MIC_Init+0xb0>)
 8010304:	601a      	str	r2, [r3, #0]
    pdm2pcm_reset();
 8010306:	f7ff fc87 	bl	800fc18 <pdm2pcm_reset>

    MIC_DBG("[MIC] Init done. Window=%ums, samples=%u, decim=%u\r\n",
 801030a:	4b19      	ldr	r3, [pc, #100]	@ (8010370 <MIC_Init+0xe0>)
 801030c:	781b      	ldrb	r3, [r3, #0]
 801030e:	2b00      	cmp	r3, #0
 8010310:	d007      	beq.n	8010322 <MIC_Init+0x92>
 8010312:	233a      	movs	r3, #58	@ 0x3a
 8010314:	33ff      	adds	r3, #255	@ 0xff
 8010316:	001a      	movs	r2, r3
 8010318:	4816      	ldr	r0, [pc, #88]	@ (8010374 <MIC_Init+0xe4>)
 801031a:	2308      	movs	r3, #8
 801031c:	2132      	movs	r1, #50	@ 0x32
 801031e:	f014 fabb 	bl	8024898 <iprintf>
            (unsigned)MIC_WINDOW_MS, (unsigned)MIC_WINDOW_SAMPLES, (unsigned)MIC_DECIM_N);
}
 8010322:	46c0      	nop			@ (mov r8, r8)
 8010324:	46bd      	mov	sp, r7
 8010326:	bd80      	pop	{r7, pc}
 8010328:	20003ae4 	.word	0x20003ae4
 801032c:	20003ae5 	.word	0x20003ae5
 8010330:	20003ae7 	.word	0x20003ae7
 8010334:	20003ae8 	.word	0x20003ae8
 8010338:	0802ab68 	.word	0x0802ab68
 801033c:	20003adc 	.word	0x20003adc
 8010340:	20003ae0 	.word	0x20003ae0
 8010344:	20003af0 	.word	0x20003af0
 8010348:	20003af8 	.word	0x20003af8
 801034c:	20003b00 	.word	0x20003b00
 8010350:	20003b08 	.word	0x20003b08
 8010354:	2000001c 	.word	0x2000001c
 8010358:	c2f00000 	.word	0xc2f00000
 801035c:	20003aec 	.word	0x20003aec
 8010360:	20003b14 	.word	0x20003b14
 8010364:	20003b18 	.word	0x20003b18
 8010368:	20003b0c 	.word	0x20003b0c
 801036c:	20003b10 	.word	0x20003b10
 8010370:	20003ae6 	.word	0x20003ae6
 8010374:	0802ab74 	.word	0x0802ab74

08010378 <MIC_Start>:

mic_err_t MIC_Start(void)
{
 8010378:	b590      	push	{r4, r7, lr}
 801037a:	b083      	sub	sp, #12
 801037c:	af00      	add	r7, sp, #0
    if (!s_inited)
 801037e:	4b35      	ldr	r3, [pc, #212]	@ (8010454 <MIC_Start+0xdc>)
 8010380:	781b      	ldrb	r3, [r3, #0]
 8010382:	2b00      	cmp	r3, #0
 8010384:	d109      	bne.n	801039a <MIC_Start+0x22>
    {
        set_error(MIC_ERR_NOT_INIT, "ERROR: MIC_Start called before MIC_Init");
 8010386:	4a34      	ldr	r2, [pc, #208]	@ (8010458 <MIC_Start+0xe0>)
 8010388:	2301      	movs	r3, #1
 801038a:	425b      	negs	r3, r3
 801038c:	0011      	movs	r1, r2
 801038e:	0018      	movs	r0, r3
 8010390:	f7ff fc1a 	bl	800fbc8 <set_error>
        return MIC_ERR_NOT_INIT;
 8010394:	2301      	movs	r3, #1
 8010396:	425b      	negs	r3, r3
 8010398:	e057      	b.n	801044a <MIC_Start+0xd2>
    }

    if (s_running)
 801039a:	4b30      	ldr	r3, [pc, #192]	@ (801045c <MIC_Start+0xe4>)
 801039c:	781b      	ldrb	r3, [r3, #0]
 801039e:	2b00      	cmp	r3, #0
 80103a0:	d001      	beq.n	80103a6 <MIC_Start+0x2e>
        return MIC_ERR_OK;
 80103a2:	2300      	movs	r3, #0
 80103a4:	e051      	b.n	801044a <MIC_Start+0xd2>

    /* Sks spusti prv DMA blok */
    mic_err_t e = start_dma_block();
 80103a6:	1dfc      	adds	r4, r7, #7
 80103a8:	f7ff fd1c 	bl	800fde4 <start_dma_block>
 80103ac:	0003      	movs	r3, r0
 80103ae:	7023      	strb	r3, [r4, #0]
    if (e != MIC_ERR_OK)
 80103b0:	1dfb      	adds	r3, r7, #7
 80103b2:	781b      	ldrb	r3, [r3, #0]
 80103b4:	b25b      	sxtb	r3, r3
 80103b6:	2b00      	cmp	r3, #0
 80103b8:	d003      	beq.n	80103c2 <MIC_Start+0x4a>
        return e;
 80103ba:	1dfb      	adds	r3, r7, #7
 80103bc:	781b      	ldrb	r3, [r3, #0]
 80103be:	b25b      	sxtb	r3, r3
 80103c0:	e043      	b.n	801044a <MIC_Start+0xd2>

    /*
     * Pri kadom novom meran (continuous aj interval) resetujeme PDM->PCM filter,
     * aby sa vsledok neviezol na starom stave (najm v powersave reime).
     */
    pdm2pcm_reset();
 80103c2:	f7ff fc29 	bl	800fc18 <pdm2pcm_reset>

    s_running = 1u;
 80103c6:	4b25      	ldr	r3, [pc, #148]	@ (801045c <MIC_Start+0xe4>)
 80103c8:	2201      	movs	r2, #1
 80103ca:	701a      	strb	r2, [r3, #0]

    /* interval mode setup */
    if (mic_get_target_ms() != 0u)
 80103cc:	f7ff fbca 	bl	800fb64 <mic_get_target_ms>
 80103d0:	1e03      	subs	r3, r0, #0
 80103d2:	d030      	beq.n	8010436 <MIC_Start+0xbe>
    {
        s_interval_active = 1u;
 80103d4:	4b22      	ldr	r3, [pc, #136]	@ (8010460 <MIC_Start+0xe8>)
 80103d6:	2201      	movs	r2, #1
 80103d8:	701a      	strb	r2, [r3, #0]
        s_interval_t0_ms  = HAL_GetTick();
 80103da:	f000 fe07 	bl	8010fec <HAL_GetTick>
 80103de:	0002      	movs	r2, r0
 80103e0:	4b20      	ldr	r3, [pc, #128]	@ (8010464 <MIC_Start+0xec>)
 80103e2:	601a      	str	r2, [r3, #0]

        /* reset accumulator - potame RMS len za interval */
        s_win_count  = 0u;
 80103e4:	4b20      	ldr	r3, [pc, #128]	@ (8010468 <MIC_Start+0xf0>)
 80103e6:	2200      	movs	r2, #0
 80103e8:	601a      	str	r2, [r3, #0]
        s_win_sum_sq = 0.0;
 80103ea:	4920      	ldr	r1, [pc, #128]	@ (801046c <MIC_Start+0xf4>)
 80103ec:	2200      	movs	r2, #0
 80103ee:	2300      	movs	r3, #0
 80103f0:	600a      	str	r2, [r1, #0]
 80103f2:	604b      	str	r3, [r1, #4]
        s_win_peak   = 0.0;
 80103f4:	491e      	ldr	r1, [pc, #120]	@ (8010470 <MIC_Start+0xf8>)
 80103f6:	2200      	movs	r2, #0
 80103f8:	2300      	movs	r3, #0
 80103fa:	600a      	str	r2, [r1, #0]
 80103fc:	604b      	str	r3, [r1, #4]
        s_decim_phase = 0u;
 80103fe:	4b1d      	ldr	r3, [pc, #116]	@ (8010474 <MIC_Start+0xfc>)
 8010400:	2200      	movs	r2, #0
 8010402:	601a      	str	r2, [r3, #0]

        /* "neplatn" vsledok, km interval neskon */
        s_last_rms  = 0.0f;
 8010404:	4b1c      	ldr	r3, [pc, #112]	@ (8010478 <MIC_Start+0x100>)
 8010406:	2200      	movs	r2, #0
 8010408:	601a      	str	r2, [r3, #0]
        s_last_dbfs = -120.0f;
 801040a:	4b1c      	ldr	r3, [pc, #112]	@ (801047c <MIC_Start+0x104>)
 801040c:	4a1c      	ldr	r2, [pc, #112]	@ (8010480 <MIC_Start+0x108>)
 801040e:	601a      	str	r2, [r3, #0]
        s_last_err  = MIC_ERR_NO_DATA_YET;
 8010410:	4b1c      	ldr	r3, [pc, #112]	@ (8010484 <MIC_Start+0x10c>)
 8010412:	22f7      	movs	r2, #247	@ 0xf7
 8010414:	701a      	strb	r2, [r3, #0]
        s_last_err_msg = "no data yet";
 8010416:	4b1c      	ldr	r3, [pc, #112]	@ (8010488 <MIC_Start+0x110>)
 8010418:	4a1c      	ldr	r2, [pc, #112]	@ (801048c <MIC_Start+0x114>)
 801041a:	601a      	str	r2, [r3, #0]

        MIC_DBG("[MIC] PowerSave compile-time: capture %lu ms then stop\r\n", (unsigned long)mic_get_target_ms());
 801041c:	4b1c      	ldr	r3, [pc, #112]	@ (8010490 <MIC_Start+0x118>)
 801041e:	781b      	ldrb	r3, [r3, #0]
 8010420:	2b00      	cmp	r3, #0
 8010422:	d011      	beq.n	8010448 <MIC_Start+0xd0>
 8010424:	f7ff fb9e 	bl	800fb64 <mic_get_target_ms>
 8010428:	0002      	movs	r2, r0
 801042a:	4b1a      	ldr	r3, [pc, #104]	@ (8010494 <MIC_Start+0x11c>)
 801042c:	0011      	movs	r1, r2
 801042e:	0018      	movs	r0, r3
 8010430:	f014 fa32 	bl	8024898 <iprintf>
 8010434:	e008      	b.n	8010448 <MIC_Start+0xd0>
    }
    else
    {
        s_interval_active = 0u;
 8010436:	4b0a      	ldr	r3, [pc, #40]	@ (8010460 <MIC_Start+0xe8>)
 8010438:	2200      	movs	r2, #0
 801043a:	701a      	strb	r2, [r3, #0]
        s_last_err = MIC_ERR_NO_DATA_YET;
 801043c:	4b11      	ldr	r3, [pc, #68]	@ (8010484 <MIC_Start+0x10c>)
 801043e:	22f7      	movs	r2, #247	@ 0xf7
 8010440:	701a      	strb	r2, [r3, #0]
        s_last_err_msg = "no data yet";
 8010442:	4b11      	ldr	r3, [pc, #68]	@ (8010488 <MIC_Start+0x110>)
 8010444:	4a11      	ldr	r2, [pc, #68]	@ (801048c <MIC_Start+0x114>)
 8010446:	601a      	str	r2, [r3, #0]
    }

    return MIC_ERR_OK;
 8010448:	2300      	movs	r3, #0
}
 801044a:	0018      	movs	r0, r3
 801044c:	46bd      	mov	sp, r7
 801044e:	b003      	add	sp, #12
 8010450:	bd90      	pop	{r4, r7, pc}
 8010452:	46c0      	nop			@ (mov r8, r8)
 8010454:	20003ae4 	.word	0x20003ae4
 8010458:	0802abac 	.word	0x0802abac
 801045c:	20003ae5 	.word	0x20003ae5
 8010460:	20003b14 	.word	0x20003b14
 8010464:	20003b18 	.word	0x20003b18
 8010468:	20003af0 	.word	0x20003af0
 801046c:	20003af8 	.word	0x20003af8
 8010470:	20003b00 	.word	0x20003b00
 8010474:	20003b08 	.word	0x20003b08
 8010478:	20003aec 	.word	0x20003aec
 801047c:	2000001c 	.word	0x2000001c
 8010480:	c2f00000 	.word	0xc2f00000
 8010484:	20003ae7 	.word	0x20003ae7
 8010488:	20003ae8 	.word	0x20003ae8
 801048c:	0802abd4 	.word	0x0802abd4
 8010490:	20003ae6 	.word	0x20003ae6
 8010494:	0802abe0 	.word	0x0802abe0

08010498 <MIC_Stop>:

void MIC_Stop(void)
{
 8010498:	b580      	push	{r7, lr}
 801049a:	af00      	add	r7, sp, #0
    if (!s_running)
 801049c:	4b09      	ldr	r3, [pc, #36]	@ (80104c4 <MIC_Stop+0x2c>)
 801049e:	781b      	ldrb	r3, [r3, #0]
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d103      	bne.n	80104ac <MIC_Stop+0x14>
    {
        s_interval_active = 0u;
 80104a4:	4b08      	ldr	r3, [pc, #32]	@ (80104c8 <MIC_Stop+0x30>)
 80104a6:	2200      	movs	r2, #0
 80104a8:	701a      	strb	r2, [r3, #0]
        return;
 80104aa:	e009      	b.n	80104c0 <MIC_Stop+0x28>
    }

    (void)HAL_SPI_Abort(&hspi1);
 80104ac:	4b07      	ldr	r3, [pc, #28]	@ (80104cc <MIC_Stop+0x34>)
 80104ae:	0018      	movs	r0, r3
 80104b0:	f00a fcb2 	bl	801ae18 <HAL_SPI_Abort>
    s_running = 0u;
 80104b4:	4b03      	ldr	r3, [pc, #12]	@ (80104c4 <MIC_Stop+0x2c>)
 80104b6:	2200      	movs	r2, #0
 80104b8:	701a      	strb	r2, [r3, #0]
    s_interval_active = 0u;
 80104ba:	4b03      	ldr	r3, [pc, #12]	@ (80104c8 <MIC_Stop+0x30>)
 80104bc:	2200      	movs	r2, #0
 80104be:	701a      	strb	r2, [r3, #0]
}
 80104c0:	46bd      	mov	sp, r7
 80104c2:	bd80      	pop	{r7, pc}
 80104c4:	20003ae5 	.word	0x20003ae5
 80104c8:	20003b14 	.word	0x20003b14
 80104cc:	20000448 	.word	0x20000448

080104d0 <MIC_Task>:

void MIC_Task(void)
{
 80104d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80104d2:	b08b      	sub	sp, #44	@ 0x2c
 80104d4:	af04      	add	r7, sp, #16
     *  - MIC_PowerSaveMs = 10..100 -> SPI be len poas merania (interval) a potom sa zastav.
     *
     * Preto tu NEROBME iadny automatick "continuous autostart".
     * Spustenie v powersave reime rob MIC_GetLast50ms() (ke prde prkaz AUDIO).
     */
    if (!s_inited)
 80104d6:	4b73      	ldr	r3, [pc, #460]	@ (80106a4 <MIC_Task+0x1d4>)
 80104d8:	781b      	ldrb	r3, [r3, #0]
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d100      	bne.n	80104e0 <MIC_Task+0x10>
 80104de:	e0d9      	b.n	8010694 <MIC_Task+0x1c4>
        return;

    if (!s_running)
 80104e0:	4b71      	ldr	r3, [pc, #452]	@ (80106a8 <MIC_Task+0x1d8>)
 80104e2:	781b      	ldrb	r3, [r3, #0]
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	d100      	bne.n	80104ea <MIC_Task+0x1a>
 80104e8:	e0d6      	b.n	8010698 <MIC_Task+0x1c8>
        return;

    /* Ak bola SPI chyba, zastav a nahls */
    if (s_spi_err)
 80104ea:	4b70      	ldr	r3, [pc, #448]	@ (80106ac <MIC_Task+0x1dc>)
 80104ec:	781b      	ldrb	r3, [r3, #0]
 80104ee:	b2db      	uxtb	r3, r3
 80104f0:	2b00      	cmp	r3, #0
 80104f2:	d009      	beq.n	8010508 <MIC_Task+0x38>
    {
        set_error(MIC_ERR_SPI_ERROR, "ERROR: SPI error during capture");
 80104f4:	4a6e      	ldr	r2, [pc, #440]	@ (80106b0 <MIC_Task+0x1e0>)
 80104f6:	2305      	movs	r3, #5
 80104f8:	425b      	negs	r3, r3
 80104fa:	0011      	movs	r1, r2
 80104fc:	0018      	movs	r0, r3
 80104fe:	f7ff fb63 	bl	800fbc8 <set_error>
        MIC_Stop();
 8010502:	f7ff ffc9 	bl	8010498 <MIC_Stop>
        return;
 8010506:	e0ca      	b.n	801069e <MIC_Task+0x1ce>
    }

    /* Ak DMA ete nedobehlo, ni nerob */
    if (!s_spi_done)
 8010508:	4b6a      	ldr	r3, [pc, #424]	@ (80106b4 <MIC_Task+0x1e4>)
 801050a:	781b      	ldrb	r3, [r3, #0]
 801050c:	b2db      	uxtb	r3, r3
 801050e:	2b00      	cmp	r3, #0
 8010510:	d112      	bne.n	8010538 <MIC_Task+0x68>
    {
        if ((HAL_GetTick() - s_dma_t0_ms) > MIC_TIMEOUT_MS)
 8010512:	f000 fd6b 	bl	8010fec <HAL_GetTick>
 8010516:	0002      	movs	r2, r0
 8010518:	4b67      	ldr	r3, [pc, #412]	@ (80106b8 <MIC_Task+0x1e8>)
 801051a:	681b      	ldr	r3, [r3, #0]
 801051c:	1ad3      	subs	r3, r2, r3
 801051e:	2bc8      	cmp	r3, #200	@ 0xc8
 8010520:	d800      	bhi.n	8010524 <MIC_Task+0x54>
 8010522:	e0bb      	b.n	801069c <MIC_Task+0x1cc>
        {
            set_error(MIC_ERR_TIMEOUT, "ERROR: DMA timeout waiting for RxCplt");
 8010524:	4a65      	ldr	r2, [pc, #404]	@ (80106bc <MIC_Task+0x1ec>)
 8010526:	2304      	movs	r3, #4
 8010528:	425b      	negs	r3, r3
 801052a:	0011      	movs	r1, r2
 801052c:	0018      	movs	r0, r3
 801052e:	f7ff fb4b 	bl	800fbc8 <set_error>
            MIC_Stop();
 8010532:	f7ff ffb1 	bl	8010498 <MIC_Stop>
        }
        return;
 8010536:	e0b1      	b.n	801069c <MIC_Task+0x1cc>
    }

    /* DMA dobehlo -> spracuj blok */
    (void)process_block_and_update_window();
 8010538:	f7ff fcea 	bl	800ff10 <process_block_and_update_window>
    /*
     * POWERSAVE reim (MIC_PowerSaveMs 1..100):
     *  - ak as ete neuplynul -> pokrauj alm DMA blokom
     *  - ak as u uplynul -> niie vetva "interval done" sprav RMS vpoet a MIC_Stop()
     */
    if (s_interval_active)
 801053c:	4b60      	ldr	r3, [pc, #384]	@ (80106c0 <MIC_Task+0x1f0>)
 801053e:	781b      	ldrb	r3, [r3, #0]
 8010540:	2b00      	cmp	r3, #0
 8010542:	d011      	beq.n	8010568 <MIC_Task+0x98>
    {
        uint32_t elapsed = HAL_GetTick() - s_interval_t0_ms;
 8010544:	f000 fd52 	bl	8010fec <HAL_GetTick>
 8010548:	0002      	movs	r2, r0
 801054a:	4b5e      	ldr	r3, [pc, #376]	@ (80106c4 <MIC_Task+0x1f4>)
 801054c:	681b      	ldr	r3, [r3, #0]
 801054e:	1ad3      	subs	r3, r2, r3
 8010550:	617b      	str	r3, [r7, #20]
        uint32_t target  = mic_get_target_ms();
 8010552:	f7ff fb07 	bl	800fb64 <mic_get_target_ms>
 8010556:	0003      	movs	r3, r0
 8010558:	613b      	str	r3, [r7, #16]

        if (elapsed < target)
 801055a:	697a      	ldr	r2, [r7, #20]
 801055c:	693b      	ldr	r3, [r7, #16]
 801055e:	429a      	cmp	r2, r3
 8010560:	d202      	bcs.n	8010568 <MIC_Task+0x98>
        {
            (void)start_dma_block();
 8010562:	f7ff fc3f 	bl	800fde4 <start_dma_block>
            return;
 8010566:	e09a      	b.n	801069e <MIC_Task+0x1ce>
        }
        /* elapsed >= target -> netartuj al DMA, nechaj to dobehn do MIC_Stop() */
    }

    /* CONTINUOUS: vdy pokrauj alm DMA blokom */
    if (mic_get_target_ms() == 0u)
 8010568:	f7ff fafc 	bl	800fb64 <mic_get_target_ms>
 801056c:	1e03      	subs	r3, r0, #0
 801056e:	d102      	bne.n	8010576 <MIC_Task+0xa6>
    {
        (void)start_dma_block();
 8010570:	f7ff fc38 	bl	800fde4 <start_dma_block>
        return;
 8010574:	e093      	b.n	801069e <MIC_Task+0x1ce>
    }

    /* ===== interval-finish (elapsed>=target) ===== */
    if (s_interval_active)
 8010576:	4b52      	ldr	r3, [pc, #328]	@ (80106c0 <MIC_Task+0x1f0>)
 8010578:	781b      	ldrb	r3, [r3, #0]
 801057a:	2b00      	cmp	r3, #0
 801057c:	d100      	bne.n	8010580 <MIC_Task+0xb0>
 801057e:	e08e      	b.n	801069e <MIC_Task+0x1ce>
    {
        uint32_t elapsed = HAL_GetTick() - s_interval_t0_ms;
 8010580:	f000 fd34 	bl	8010fec <HAL_GetTick>
 8010584:	0002      	movs	r2, r0
 8010586:	4b4f      	ldr	r3, [pc, #316]	@ (80106c4 <MIC_Task+0x1f4>)
 8010588:	681b      	ldr	r3, [r3, #0]
 801058a:	1ad3      	subs	r3, r2, r3
 801058c:	60fb      	str	r3, [r7, #12]
        uint32_t target  = mic_get_target_ms();
 801058e:	f7ff fae9 	bl	800fb64 <mic_get_target_ms>
 8010592:	0003      	movs	r3, r0
 8010594:	60bb      	str	r3, [r7, #8]

        if (elapsed >= target)
 8010596:	68fa      	ldr	r2, [r7, #12]
 8010598:	68bb      	ldr	r3, [r7, #8]
 801059a:	429a      	cmp	r2, r3
 801059c:	d200      	bcs.n	80105a0 <MIC_Task+0xd0>
 801059e:	e07e      	b.n	801069e <MIC_Task+0x1ce>
        {
            if (s_win_count == 0u)
 80105a0:	4b49      	ldr	r3, [pc, #292]	@ (80106c8 <MIC_Task+0x1f8>)
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	d10c      	bne.n	80105c2 <MIC_Task+0xf2>
            {
                set_error(MIC_ERR_TIMEOUT, "ERROR: interval finished but no samples collected");
 80105a8:	4a48      	ldr	r2, [pc, #288]	@ (80106cc <MIC_Task+0x1fc>)
 80105aa:	2304      	movs	r3, #4
 80105ac:	425b      	negs	r3, r3
 80105ae:	0011      	movs	r1, r2
 80105b0:	0018      	movs	r0, r3
 80105b2:	f7ff fb09 	bl	800fbc8 <set_error>
                MIC_Stop();
 80105b6:	f7ff ff6f 	bl	8010498 <MIC_Stop>
                s_interval_active = 0u;
 80105ba:	4b41      	ldr	r3, [pc, #260]	@ (80106c0 <MIC_Task+0x1f0>)
 80105bc:	2200      	movs	r2, #0
 80105be:	701a      	strb	r2, [r3, #0]
                return;
 80105c0:	e06d      	b.n	801069e <MIC_Task+0x1ce>
            }

            float rms = (float)sqrt(s_win_sum_sq / (double)s_win_count);
 80105c2:	4b43      	ldr	r3, [pc, #268]	@ (80106d0 <MIC_Task+0x200>)
 80105c4:	681c      	ldr	r4, [r3, #0]
 80105c6:	685d      	ldr	r5, [r3, #4]
 80105c8:	4b3f      	ldr	r3, [pc, #252]	@ (80106c8 <MIC_Task+0x1f8>)
 80105ca:	681b      	ldr	r3, [r3, #0]
 80105cc:	0018      	movs	r0, r3
 80105ce:	f7f3 f9a9 	bl	8003924 <__aeabi_ui2d>
 80105d2:	0002      	movs	r2, r0
 80105d4:	000b      	movs	r3, r1
 80105d6:	0020      	movs	r0, r4
 80105d8:	0029      	movs	r1, r5
 80105da:	f7f1 fded 	bl	80021b8 <__aeabi_ddiv>
 80105de:	0002      	movs	r2, r0
 80105e0:	000b      	movs	r3, r1
 80105e2:	0010      	movs	r0, r2
 80105e4:	0019      	movs	r1, r3
 80105e6:	f018 fb53 	bl	8028c90 <sqrt>
 80105ea:	0002      	movs	r2, r0
 80105ec:	000b      	movs	r3, r1
 80105ee:	0010      	movs	r0, r2
 80105f0:	0019      	movs	r1, r3
 80105f2:	f7f3 fa03 	bl	80039fc <__aeabi_d2f>
 80105f6:	1c03      	adds	r3, r0, #0
 80105f8:	607b      	str	r3, [r7, #4]
            float dbfs = safe_dbfs_from_rms(rms);
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	1c18      	adds	r0, r3, #0
 80105fe:	f7ff fac3 	bl	800fb88 <safe_dbfs_from_rms>
 8010602:	1c03      	adds	r3, r0, #0
 8010604:	603b      	str	r3, [r7, #0]

            if (rms > 0.98f || s_win_peak > 0.98)
 8010606:	4933      	ldr	r1, [pc, #204]	@ (80106d4 <MIC_Task+0x204>)
 8010608:	6878      	ldr	r0, [r7, #4]
 801060a:	f7ef ff7d 	bl	8000508 <__aeabi_fcmpgt>
 801060e:	1e03      	subs	r3, r0, #0
 8010610:	d108      	bne.n	8010624 <MIC_Task+0x154>
 8010612:	4b31      	ldr	r3, [pc, #196]	@ (80106d8 <MIC_Task+0x208>)
 8010614:	6818      	ldr	r0, [r3, #0]
 8010616:	6859      	ldr	r1, [r3, #4]
 8010618:	4a30      	ldr	r2, [pc, #192]	@ (80106dc <MIC_Task+0x20c>)
 801061a:	4b31      	ldr	r3, [pc, #196]	@ (80106e0 <MIC_Task+0x210>)
 801061c:	f7ef ff3a 	bl	8000494 <__aeabi_dcmpgt>
 8010620:	1e03      	subs	r3, r0, #0
 8010622:	d00c      	beq.n	801063e <MIC_Task+0x16e>
            {
                set_error(MIC_ERR_SIGNAL_SATURATED, "ERROR: signal saturated (interval RMS/PEAK ~ 1.0)");
 8010624:	4a2f      	ldr	r2, [pc, #188]	@ (80106e4 <MIC_Task+0x214>)
 8010626:	2308      	movs	r3, #8
 8010628:	425b      	negs	r3, r3
 801062a:	0011      	movs	r1, r2
 801062c:	0018      	movs	r0, r3
 801062e:	f7ff facb 	bl	800fbc8 <set_error>
                MIC_Stop();
 8010632:	f7ff ff31 	bl	8010498 <MIC_Stop>
                s_interval_active = 0u;
 8010636:	4b22      	ldr	r3, [pc, #136]	@ (80106c0 <MIC_Task+0x1f0>)
 8010638:	2200      	movs	r2, #0
 801063a:	701a      	strb	r2, [r3, #0]
                return;
 801063c:	e02f      	b.n	801069e <MIC_Task+0x1ce>
            }

            s_last_rms  = rms;
 801063e:	4b2a      	ldr	r3, [pc, #168]	@ (80106e8 <MIC_Task+0x218>)
 8010640:	687a      	ldr	r2, [r7, #4]
 8010642:	601a      	str	r2, [r3, #0]
            s_last_dbfs = dbfs;
 8010644:	4b29      	ldr	r3, [pc, #164]	@ (80106ec <MIC_Task+0x21c>)
 8010646:	683a      	ldr	r2, [r7, #0]
 8010648:	601a      	str	r2, [r3, #0]
            s_last_err  = MIC_ERR_OK;
 801064a:	4b29      	ldr	r3, [pc, #164]	@ (80106f0 <MIC_Task+0x220>)
 801064c:	2200      	movs	r2, #0
 801064e:	701a      	strb	r2, [r3, #0]
            s_last_err_msg = NULL;
 8010650:	4b28      	ldr	r3, [pc, #160]	@ (80106f4 <MIC_Task+0x224>)
 8010652:	2200      	movs	r2, #0
 8010654:	601a      	str	r2, [r3, #0]

            MIC_DBG("[MIC] Interval %lums done: n=%lu rms=%.4f dbfs=%.2f\r\n",
 8010656:	4b28      	ldr	r3, [pc, #160]	@ (80106f8 <MIC_Task+0x228>)
 8010658:	781b      	ldrb	r3, [r3, #0]
 801065a:	2b00      	cmp	r3, #0
 801065c:	d014      	beq.n	8010688 <MIC_Task+0x1b8>
 801065e:	4b1a      	ldr	r3, [pc, #104]	@ (80106c8 <MIC_Task+0x1f8>)
 8010660:	681e      	ldr	r6, [r3, #0]
 8010662:	6878      	ldr	r0, [r7, #4]
 8010664:	f7f3 f982 	bl	800396c <__aeabi_f2d>
 8010668:	0004      	movs	r4, r0
 801066a:	000d      	movs	r5, r1
 801066c:	6838      	ldr	r0, [r7, #0]
 801066e:	f7f3 f97d 	bl	800396c <__aeabi_f2d>
 8010672:	0002      	movs	r2, r0
 8010674:	000b      	movs	r3, r1
 8010676:	68b9      	ldr	r1, [r7, #8]
 8010678:	4820      	ldr	r0, [pc, #128]	@ (80106fc <MIC_Task+0x22c>)
 801067a:	9202      	str	r2, [sp, #8]
 801067c:	9303      	str	r3, [sp, #12]
 801067e:	9400      	str	r4, [sp, #0]
 8010680:	9501      	str	r5, [sp, #4]
 8010682:	0032      	movs	r2, r6
 8010684:	f014 f908 	bl	8024898 <iprintf>
                    (unsigned long)target,
                    (unsigned long)s_win_count,
                    (double)rms,
                    (double)dbfs);

            MIC_Stop();
 8010688:	f7ff ff06 	bl	8010498 <MIC_Stop>
            s_interval_active = 0u;
 801068c:	4b0c      	ldr	r3, [pc, #48]	@ (80106c0 <MIC_Task+0x1f0>)
 801068e:	2200      	movs	r2, #0
 8010690:	701a      	strb	r2, [r3, #0]
            return;
 8010692:	e004      	b.n	801069e <MIC_Task+0x1ce>
        return;
 8010694:	46c0      	nop			@ (mov r8, r8)
 8010696:	e002      	b.n	801069e <MIC_Task+0x1ce>
        return;
 8010698:	46c0      	nop			@ (mov r8, r8)
 801069a:	e000      	b.n	801069e <MIC_Task+0x1ce>
        return;
 801069c:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 801069e:	46bd      	mov	sp, r7
 80106a0:	b007      	add	sp, #28
 80106a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80106a4:	20003ae4 	.word	0x20003ae4
 80106a8:	20003ae5 	.word	0x20003ae5
 80106ac:	20003ad9 	.word	0x20003ad9
 80106b0:	0802ac1c 	.word	0x0802ac1c
 80106b4:	20003ad8 	.word	0x20003ad8
 80106b8:	20003adc 	.word	0x20003adc
 80106bc:	0802ac3c 	.word	0x0802ac3c
 80106c0:	20003b14 	.word	0x20003b14
 80106c4:	20003b18 	.word	0x20003b18
 80106c8:	20003af0 	.word	0x20003af0
 80106cc:	0802ac64 	.word	0x0802ac64
 80106d0:	20003af8 	.word	0x20003af8
 80106d4:	3f7ae148 	.word	0x3f7ae148
 80106d8:	20003b00 	.word	0x20003b00
 80106dc:	f5c28f5c 	.word	0xf5c28f5c
 80106e0:	3fef5c28 	.word	0x3fef5c28
 80106e4:	0802ac98 	.word	0x0802ac98
 80106e8:	20003aec 	.word	0x20003aec
 80106ec:	2000001c 	.word	0x2000001c
 80106f0:	20003ae7 	.word	0x20003ae7
 80106f4:	20003ae8 	.word	0x20003ae8
 80106f8:	20003ae6 	.word	0x20003ae6
 80106fc:	0802accc 	.word	0x0802accc

08010700 <MIC_GetLast50ms>:

mic_err_t MIC_GetLast50ms(float *out_dbfs, float *out_rms)
{
 8010700:	b580      	push	{r7, lr}
 8010702:	b082      	sub	sp, #8
 8010704:	af00      	add	r7, sp, #0
 8010706:	6078      	str	r0, [r7, #4]
 8010708:	6039      	str	r1, [r7, #0]
    /*
     * V powersave reime (MIC_POWERSAVE != 0):
     *  - ke prde prkaz AUDIO a meranie ete nebe, driver sm spust MIC_Start().
     */
    if (s_inited && (mic_get_target_ms() != 0u) && (!s_running) && (!s_interval_active))
 801070a:	4b1a      	ldr	r3, [pc, #104]	@ (8010774 <MIC_GetLast50ms+0x74>)
 801070c:	781b      	ldrb	r3, [r3, #0]
 801070e:	2b00      	cmp	r3, #0
 8010710:	d00d      	beq.n	801072e <MIC_GetLast50ms+0x2e>
 8010712:	f7ff fa27 	bl	800fb64 <mic_get_target_ms>
 8010716:	1e03      	subs	r3, r0, #0
 8010718:	d009      	beq.n	801072e <MIC_GetLast50ms+0x2e>
 801071a:	4b17      	ldr	r3, [pc, #92]	@ (8010778 <MIC_GetLast50ms+0x78>)
 801071c:	781b      	ldrb	r3, [r3, #0]
 801071e:	2b00      	cmp	r3, #0
 8010720:	d105      	bne.n	801072e <MIC_GetLast50ms+0x2e>
 8010722:	4b16      	ldr	r3, [pc, #88]	@ (801077c <MIC_GetLast50ms+0x7c>)
 8010724:	781b      	ldrb	r3, [r3, #0]
 8010726:	2b00      	cmp	r3, #0
 8010728:	d101      	bne.n	801072e <MIC_GetLast50ms+0x2e>
    {
        (void)MIC_Start();
 801072a:	f7ff fe25 	bl	8010378 <MIC_Start>
    }

    if (out_dbfs) *out_dbfs = (s_last_err == MIC_ERR_OK) ? s_last_dbfs : 0.0f;
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	2b00      	cmp	r3, #0
 8010732:	d00a      	beq.n	801074a <MIC_GetLast50ms+0x4a>
 8010734:	4b12      	ldr	r3, [pc, #72]	@ (8010780 <MIC_GetLast50ms+0x80>)
 8010736:	781b      	ldrb	r3, [r3, #0]
 8010738:	b25b      	sxtb	r3, r3
 801073a:	2b00      	cmp	r3, #0
 801073c:	d102      	bne.n	8010744 <MIC_GetLast50ms+0x44>
 801073e:	4b11      	ldr	r3, [pc, #68]	@ (8010784 <MIC_GetLast50ms+0x84>)
 8010740:	681a      	ldr	r2, [r3, #0]
 8010742:	e000      	b.n	8010746 <MIC_GetLast50ms+0x46>
 8010744:	2200      	movs	r2, #0
 8010746:	687b      	ldr	r3, [r7, #4]
 8010748:	601a      	str	r2, [r3, #0]
    if (out_rms)  *out_rms  = (s_last_err == MIC_ERR_OK) ? s_last_rms  : 0.0f;
 801074a:	683b      	ldr	r3, [r7, #0]
 801074c:	2b00      	cmp	r3, #0
 801074e:	d00a      	beq.n	8010766 <MIC_GetLast50ms+0x66>
 8010750:	4b0b      	ldr	r3, [pc, #44]	@ (8010780 <MIC_GetLast50ms+0x80>)
 8010752:	781b      	ldrb	r3, [r3, #0]
 8010754:	b25b      	sxtb	r3, r3
 8010756:	2b00      	cmp	r3, #0
 8010758:	d102      	bne.n	8010760 <MIC_GetLast50ms+0x60>
 801075a:	4b0b      	ldr	r3, [pc, #44]	@ (8010788 <MIC_GetLast50ms+0x88>)
 801075c:	681a      	ldr	r2, [r3, #0]
 801075e:	e000      	b.n	8010762 <MIC_GetLast50ms+0x62>
 8010760:	2200      	movs	r2, #0
 8010762:	683b      	ldr	r3, [r7, #0]
 8010764:	601a      	str	r2, [r3, #0]
    return s_last_err;
 8010766:	4b06      	ldr	r3, [pc, #24]	@ (8010780 <MIC_GetLast50ms+0x80>)
 8010768:	781b      	ldrb	r3, [r3, #0]
 801076a:	b25b      	sxtb	r3, r3
}
 801076c:	0018      	movs	r0, r3
 801076e:	46bd      	mov	sp, r7
 8010770:	b002      	add	sp, #8
 8010772:	bd80      	pop	{r7, pc}
 8010774:	20003ae4 	.word	0x20003ae4
 8010778:	20003ae5 	.word	0x20003ae5
 801077c:	20003b14 	.word	0x20003b14
 8010780:	20003ae7 	.word	0x20003ae7
 8010784:	2000001c 	.word	0x2000001c
 8010788:	20003aec 	.word	0x20003aec

0801078c <MIC_LastDbFS>:

/* =====================================================================================
 * LEGACY API (jednorazov meranie)  aby existujci CLI fungoval
 * ===================================================================================== */

float MIC_LastDbFS(void) { return s_last_dbfs; }
 801078c:	b580      	push	{r7, lr}
 801078e:	af00      	add	r7, sp, #0
 8010790:	4b02      	ldr	r3, [pc, #8]	@ (801079c <MIC_LastDbFS+0x10>)
 8010792:	681b      	ldr	r3, [r3, #0]
 8010794:	1c18      	adds	r0, r3, #0
 8010796:	46bd      	mov	sp, r7
 8010798:	bd80      	pop	{r7, pc}
 801079a:	46c0      	nop			@ (mov r8, r8)
 801079c:	2000001c 	.word	0x2000001c

080107a0 <MIC_LastRms>:
float MIC_LastRms(void)  { return s_last_rms; }
 80107a0:	b580      	push	{r7, lr}
 80107a2:	af00      	add	r7, sp, #0
 80107a4:	4b02      	ldr	r3, [pc, #8]	@ (80107b0 <MIC_LastRms+0x10>)
 80107a6:	681b      	ldr	r3, [r3, #0]
 80107a8:	1c18      	adds	r0, r3, #0
 80107aa:	46bd      	mov	sp, r7
 80107ac:	bd80      	pop	{r7, pc}
 80107ae:	46c0      	nop			@ (mov r8, r8)
 80107b0:	20003aec 	.word	0x20003aec

080107b4 <MIC_LastErrorMsg>:
const char* MIC_LastErrorMsg(void) { return s_last_err_msg; }
 80107b4:	b580      	push	{r7, lr}
 80107b6:	af00      	add	r7, sp, #0
 80107b8:	4b02      	ldr	r3, [pc, #8]	@ (80107c4 <MIC_LastErrorMsg+0x10>)
 80107ba:	681b      	ldr	r3, [r3, #0]
 80107bc:	0018      	movs	r0, r3
 80107be:	46bd      	mov	sp, r7
 80107c0:	bd80      	pop	{r7, pc}
 80107c2:	46c0      	nop			@ (mov r8, r8)
 80107c4:	20003ae8 	.word	0x20003ae8

080107c8 <RTC_ReadClock>:
    // This function is just a placeholder for compatibility
    return HAL_OK;
}

HAL_StatusTypeDef RTC_ReadClock(char *datetime_str)
{
 80107c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80107ca:	b08f      	sub	sp, #60	@ 0x3c
 80107cc:	af06      	add	r7, sp, #24
 80107ce:	6078      	str	r0, [r7, #4]
    RTC_TimeTypeDef sTime = {0};
 80107d0:	230c      	movs	r3, #12
 80107d2:	18fb      	adds	r3, r7, r3
 80107d4:	0018      	movs	r0, r3
 80107d6:	2314      	movs	r3, #20
 80107d8:	001a      	movs	r2, r3
 80107da:	2100      	movs	r1, #0
 80107dc:	f014 f976 	bl	8024acc <memset>
    RTC_DateTypeDef sDate = {0};
 80107e0:	2308      	movs	r3, #8
 80107e2:	18fb      	adds	r3, r7, r3
 80107e4:	2200      	movs	r2, #0
 80107e6:	601a      	str	r2, [r3, #0]
    
    if (datetime_str == NULL)
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d101      	bne.n	80107f2 <RTC_ReadClock+0x2a>
    {
        return HAL_ERROR;
 80107ee:	2301      	movs	r3, #1
 80107f0:	e034      	b.n	801085c <RTC_ReadClock+0x94>
    }
    
    // Read time (reading time locks date register until date is read)
    if (HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80107f2:	230c      	movs	r3, #12
 80107f4:	18f9      	adds	r1, r7, r3
 80107f6:	4b1b      	ldr	r3, [pc, #108]	@ (8010864 <RTC_ReadClock+0x9c>)
 80107f8:	2200      	movs	r2, #0
 80107fa:	0018      	movs	r0, r3
 80107fc:	f008 ffdc 	bl	80197b8 <HAL_RTC_GetTime>
 8010800:	1e03      	subs	r3, r0, #0
 8010802:	d001      	beq.n	8010808 <RTC_ReadClock+0x40>
    {
        return HAL_ERROR;
 8010804:	2301      	movs	r3, #1
 8010806:	e029      	b.n	801085c <RTC_ReadClock+0x94>
    }
    
    // Read date (this unlocks the time register)
    if (HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8010808:	2308      	movs	r3, #8
 801080a:	18f9      	adds	r1, r7, r3
 801080c:	4b15      	ldr	r3, [pc, #84]	@ (8010864 <RTC_ReadClock+0x9c>)
 801080e:	2200      	movs	r2, #0
 8010810:	0018      	movs	r0, r3
 8010812:	f009 f8db 	bl	80199cc <HAL_RTC_GetDate>
 8010816:	1e03      	subs	r3, r0, #0
 8010818:	d001      	beq.n	801081e <RTC_ReadClock+0x56>
    {
        return HAL_ERROR;
 801081a:	2301      	movs	r3, #1
 801081c:	e01e      	b.n	801085c <RTC_ReadClock+0x94>
    }
    
    // Format: "HH:MM:SS_RR.MM.DD"
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
             "%02d:%02d:%02d_%02d.%02d.%02d",
             sTime.Hours,
 801081e:	220c      	movs	r2, #12
 8010820:	18bb      	adds	r3, r7, r2
 8010822:	781b      	ldrb	r3, [r3, #0]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 8010824:	469c      	mov	ip, r3
             sTime.Minutes,
 8010826:	18bb      	adds	r3, r7, r2
 8010828:	785b      	ldrb	r3, [r3, #1]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 801082a:	0019      	movs	r1, r3
             sTime.Seconds,
 801082c:	18bb      	adds	r3, r7, r2
 801082e:	789b      	ldrb	r3, [r3, #2]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 8010830:	001c      	movs	r4, r3
             sDate.Year,
 8010832:	2208      	movs	r2, #8
 8010834:	18bb      	adds	r3, r7, r2
 8010836:	78db      	ldrb	r3, [r3, #3]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 8010838:	001d      	movs	r5, r3
             sDate.Month,
 801083a:	18bb      	adds	r3, r7, r2
 801083c:	785b      	ldrb	r3, [r3, #1]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 801083e:	001e      	movs	r6, r3
             sDate.Date);
 8010840:	18bb      	adds	r3, r7, r2
 8010842:	789b      	ldrb	r3, [r3, #2]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 8010844:	4a08      	ldr	r2, [pc, #32]	@ (8010868 <RTC_ReadClock+0xa0>)
 8010846:	6878      	ldr	r0, [r7, #4]
 8010848:	9304      	str	r3, [sp, #16]
 801084a:	9603      	str	r6, [sp, #12]
 801084c:	9502      	str	r5, [sp, #8]
 801084e:	9401      	str	r4, [sp, #4]
 8010850:	9100      	str	r1, [sp, #0]
 8010852:	4663      	mov	r3, ip
 8010854:	2118      	movs	r1, #24
 8010856:	f014 f82f 	bl	80248b8 <sniprintf>
    
    return HAL_OK;
 801085a:	2300      	movs	r3, #0
}
 801085c:	0018      	movs	r0, r3
 801085e:	46bd      	mov	sp, r7
 8010860:	b009      	add	sp, #36	@ 0x24
 8010862:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010864:	20000418 	.word	0x20000418
 8010868:	0802ad2c 	.word	0x0802ad2c

0801086c <RTC_SetClock>:

HAL_StatusTypeDef RTC_SetClock(const char *datetime_str)
{
 801086c:	b590      	push	{r4, r7, lr}
 801086e:	b093      	sub	sp, #76	@ 0x4c
 8010870:	af04      	add	r7, sp, #16
 8010872:	6078      	str	r0, [r7, #4]
    RTC_TimeTypeDef sTime = {0};
 8010874:	2324      	movs	r3, #36	@ 0x24
 8010876:	18fb      	adds	r3, r7, r3
 8010878:	0018      	movs	r0, r3
 801087a:	2314      	movs	r3, #20
 801087c:	001a      	movs	r2, r3
 801087e:	2100      	movs	r1, #0
 8010880:	f014 f924 	bl	8024acc <memset>
    RTC_DateTypeDef sDate = {0};
 8010884:	2320      	movs	r3, #32
 8010886:	18fb      	adds	r3, r7, r3
 8010888:	2200      	movs	r2, #0
 801088a:	601a      	str	r2, [r3, #0]
    int hours, minutes, seconds, year, month, day;
    
    if (datetime_str == NULL)
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	2b00      	cmp	r3, #0
 8010890:	d101      	bne.n	8010896 <RTC_SetClock+0x2a>
    {
        return HAL_ERROR;
 8010892:	2301      	movs	r3, #1
 8010894:	e06b      	b.n	801096e <RTC_SetClock+0x102>
    }
    
    // Parse format: "HH:MM:SS_RR.MM.DD"
    if (sscanf(datetime_str, "%02d:%02d:%02d_%02d.%02d.%02d",
 8010896:	2318      	movs	r3, #24
 8010898:	18fc      	adds	r4, r7, r3
 801089a:	231c      	movs	r3, #28
 801089c:	18fa      	adds	r2, r7, r3
 801089e:	4936      	ldr	r1, [pc, #216]	@ (8010978 <RTC_SetClock+0x10c>)
 80108a0:	6878      	ldr	r0, [r7, #4]
 80108a2:	2308      	movs	r3, #8
 80108a4:	18fb      	adds	r3, r7, r3
 80108a6:	9303      	str	r3, [sp, #12]
 80108a8:	230c      	movs	r3, #12
 80108aa:	18fb      	adds	r3, r7, r3
 80108ac:	9302      	str	r3, [sp, #8]
 80108ae:	2310      	movs	r3, #16
 80108b0:	18fb      	adds	r3, r7, r3
 80108b2:	9301      	str	r3, [sp, #4]
 80108b4:	2314      	movs	r3, #20
 80108b6:	18fb      	adds	r3, r7, r3
 80108b8:	9300      	str	r3, [sp, #0]
 80108ba:	0023      	movs	r3, r4
 80108bc:	f014 f854 	bl	8024968 <siscanf>
 80108c0:	0003      	movs	r3, r0
 80108c2:	2b06      	cmp	r3, #6
 80108c4:	d001      	beq.n	80108ca <RTC_SetClock+0x5e>
               &hours, &minutes, &seconds, &year, &month, &day) != 6)
    {
        return HAL_ERROR;
 80108c6:	2301      	movs	r3, #1
 80108c8:	e051      	b.n	801096e <RTC_SetClock+0x102>
    }
    
    // Validate ranges
    if (hours > 23 || minutes > 59 || seconds > 59 ||
 80108ca:	69fb      	ldr	r3, [r7, #28]
 80108cc:	2b17      	cmp	r3, #23
 80108ce:	dc14      	bgt.n	80108fa <RTC_SetClock+0x8e>
 80108d0:	69bb      	ldr	r3, [r7, #24]
 80108d2:	2b3b      	cmp	r3, #59	@ 0x3b
 80108d4:	dc11      	bgt.n	80108fa <RTC_SetClock+0x8e>
 80108d6:	697b      	ldr	r3, [r7, #20]
 80108d8:	2b3b      	cmp	r3, #59	@ 0x3b
 80108da:	dc0e      	bgt.n	80108fa <RTC_SetClock+0x8e>
        year > 99 || month < 1 || month > 12 || day < 1 || day > 31)
 80108dc:	693b      	ldr	r3, [r7, #16]
    if (hours > 23 || minutes > 59 || seconds > 59 ||
 80108de:	2b63      	cmp	r3, #99	@ 0x63
 80108e0:	dc0b      	bgt.n	80108fa <RTC_SetClock+0x8e>
        year > 99 || month < 1 || month > 12 || day < 1 || day > 31)
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	2b00      	cmp	r3, #0
 80108e6:	dd08      	ble.n	80108fa <RTC_SetClock+0x8e>
 80108e8:	68fb      	ldr	r3, [r7, #12]
 80108ea:	2b0c      	cmp	r3, #12
 80108ec:	dc05      	bgt.n	80108fa <RTC_SetClock+0x8e>
 80108ee:	68bb      	ldr	r3, [r7, #8]
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	dd02      	ble.n	80108fa <RTC_SetClock+0x8e>
 80108f4:	68bb      	ldr	r3, [r7, #8]
 80108f6:	2b1f      	cmp	r3, #31
 80108f8:	dd01      	ble.n	80108fe <RTC_SetClock+0x92>
    {
        return HAL_ERROR;
 80108fa:	2301      	movs	r3, #1
 80108fc:	e037      	b.n	801096e <RTC_SetClock+0x102>
    }
    
    // Set time
    sTime.Hours = hours;
 80108fe:	69fb      	ldr	r3, [r7, #28]
 8010900:	b2da      	uxtb	r2, r3
 8010902:	2124      	movs	r1, #36	@ 0x24
 8010904:	187b      	adds	r3, r7, r1
 8010906:	701a      	strb	r2, [r3, #0]
    sTime.Minutes = minutes;
 8010908:	69bb      	ldr	r3, [r7, #24]
 801090a:	b2da      	uxtb	r2, r3
 801090c:	187b      	adds	r3, r7, r1
 801090e:	705a      	strb	r2, [r3, #1]
    sTime.Seconds = seconds;
 8010910:	697b      	ldr	r3, [r7, #20]
 8010912:	b2da      	uxtb	r2, r3
 8010914:	187b      	adds	r3, r7, r1
 8010916:	709a      	strb	r2, [r3, #2]
    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8010918:	187b      	adds	r3, r7, r1
 801091a:	2200      	movs	r2, #0
 801091c:	60da      	str	r2, [r3, #12]
    sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 801091e:	187b      	adds	r3, r7, r1
 8010920:	2200      	movs	r2, #0
 8010922:	611a      	str	r2, [r3, #16]
    
    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8010924:	1879      	adds	r1, r7, r1
 8010926:	4b15      	ldr	r3, [pc, #84]	@ (801097c <RTC_SetClock+0x110>)
 8010928:	2200      	movs	r2, #0
 801092a:	0018      	movs	r0, r3
 801092c:	f008 fe84 	bl	8019638 <HAL_RTC_SetTime>
 8010930:	1e03      	subs	r3, r0, #0
 8010932:	d001      	beq.n	8010938 <RTC_SetClock+0xcc>
    {
        return HAL_ERROR;
 8010934:	2301      	movs	r3, #1
 8010936:	e01a      	b.n	801096e <RTC_SetClock+0x102>
    }
    
    // Set date
    sDate.Year = year;
 8010938:	693b      	ldr	r3, [r7, #16]
 801093a:	b2da      	uxtb	r2, r3
 801093c:	2120      	movs	r1, #32
 801093e:	187b      	adds	r3, r7, r1
 8010940:	70da      	strb	r2, [r3, #3]
    sDate.Month = month;
 8010942:	68fb      	ldr	r3, [r7, #12]
 8010944:	b2da      	uxtb	r2, r3
 8010946:	187b      	adds	r3, r7, r1
 8010948:	705a      	strb	r2, [r3, #1]
    sDate.Date = day;
 801094a:	68bb      	ldr	r3, [r7, #8]
 801094c:	b2da      	uxtb	r2, r3
 801094e:	187b      	adds	r3, r7, r1
 8010950:	709a      	strb	r2, [r3, #2]
    sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8010952:	187b      	adds	r3, r7, r1
 8010954:	2201      	movs	r2, #1
 8010956:	701a      	strb	r2, [r3, #0]
    
    if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8010958:	1879      	adds	r1, r7, r1
 801095a:	4b08      	ldr	r3, [pc, #32]	@ (801097c <RTC_SetClock+0x110>)
 801095c:	2200      	movs	r2, #0
 801095e:	0018      	movs	r0, r3
 8010960:	f008 ff8e 	bl	8019880 <HAL_RTC_SetDate>
 8010964:	1e03      	subs	r3, r0, #0
 8010966:	d001      	beq.n	801096c <RTC_SetClock+0x100>
    {
        return HAL_ERROR;
 8010968:	2301      	movs	r3, #1
 801096a:	e000      	b.n	801096e <RTC_SetClock+0x102>
    }
    
    return HAL_OK;
 801096c:	2300      	movs	r3, #0
}
 801096e:	0018      	movs	r0, r3
 8010970:	46bd      	mov	sp, r7
 8010972:	b00f      	add	sp, #60	@ 0x3c
 8010974:	bd90      	pop	{r4, r7, pc}
 8010976:	46c0      	nop			@ (mov r8, r8)
 8010978:	0802ad2c 	.word	0x0802ad2c
 801097c:	20000418 	.word	0x20000418

08010980 <RTC_SetAlarm>:

HAL_StatusTypeDef RTC_SetAlarm(const char *alarm_str, uint8_t duration_sec, uint8_t callback_interval_sec)
{
 8010980:	b590      	push	{r4, r7, lr}
 8010982:	b095      	sub	sp, #84	@ 0x54
 8010984:	af02      	add	r7, sp, #8
 8010986:	6078      	str	r0, [r7, #4]
 8010988:	0008      	movs	r0, r1
 801098a:	0011      	movs	r1, r2
 801098c:	1cfb      	adds	r3, r7, #3
 801098e:	1c02      	adds	r2, r0, #0
 8010990:	701a      	strb	r2, [r3, #0]
 8010992:	1cbb      	adds	r3, r7, #2
 8010994:	1c0a      	adds	r2, r1, #0
 8010996:	701a      	strb	r2, [r3, #0]
    RTC_AlarmTypeDef sAlarm = {0};
 8010998:	2318      	movs	r3, #24
 801099a:	18fb      	adds	r3, r7, r3
 801099c:	0018      	movs	r0, r3
 801099e:	2330      	movs	r3, #48	@ 0x30
 80109a0:	001a      	movs	r2, r3
 80109a2:	2100      	movs	r1, #0
 80109a4:	f014 f892 	bl	8024acc <memset>
    int hours, minutes, seconds;
    
    (void)callback_interval_sec; /* Not used - callbacks removed, only trigger flag */
    
    if (alarm_str == NULL)
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	d101      	bne.n	80109b2 <RTC_SetAlarm+0x32>
    {
        return HAL_ERROR;
 80109ae:	2301      	movs	r3, #1
 80109b0:	e08f      	b.n	8010ad2 <RTC_SetAlarm+0x152>
    }
    
    // Check if alarm should be disabled (single "0" character or duration 0)
    if ((alarm_str[0] == '0' && alarm_str[1] == '\0') || duration_sec == 0)
 80109b2:	687b      	ldr	r3, [r7, #4]
 80109b4:	781b      	ldrb	r3, [r3, #0]
 80109b6:	2b30      	cmp	r3, #48	@ 0x30
 80109b8:	d104      	bne.n	80109c4 <RTC_SetAlarm+0x44>
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	3301      	adds	r3, #1
 80109be:	781b      	ldrb	r3, [r3, #0]
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d003      	beq.n	80109cc <RTC_SetAlarm+0x4c>
 80109c4:	1cfb      	adds	r3, r7, #3
 80109c6:	781b      	ldrb	r3, [r3, #0]
 80109c8:	2b00      	cmp	r3, #0
 80109ca:	d11b      	bne.n	8010a04 <RTC_SetAlarm+0x84>
    {
        alarm_active = 0;
 80109cc:	4b43      	ldr	r3, [pc, #268]	@ (8010adc <RTC_SetAlarm+0x15c>)
 80109ce:	2200      	movs	r2, #0
 80109d0:	701a      	strb	r2, [r3, #0]
        alarm_duration_sec = 0;
 80109d2:	4b43      	ldr	r3, [pc, #268]	@ (8010ae0 <RTC_SetAlarm+0x160>)
 80109d4:	2200      	movs	r2, #0
 80109d6:	701a      	strb	r2, [r3, #0]
        alarm_elapsed_sec = 0;
 80109d8:	4b42      	ldr	r3, [pc, #264]	@ (8010ae4 <RTC_SetAlarm+0x164>)
 80109da:	2200      	movs	r2, #0
 80109dc:	701a      	strb	r2, [r3, #0]
        RTC_AlarmTrigger = 0;
 80109de:	4b42      	ldr	r3, [pc, #264]	@ (8010ae8 <RTC_SetAlarm+0x168>)
 80109e0:	2200      	movs	r2, #0
 80109e2:	701a      	strb	r2, [r3, #0]
        alarm_cfg_valid = 0;
 80109e4:	4b41      	ldr	r3, [pc, #260]	@ (8010aec <RTC_SetAlarm+0x16c>)
 80109e6:	2200      	movs	r2, #0
 80109e8:	701a      	strb	r2, [r3, #0]
        
        if (HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A) != HAL_OK)
 80109ea:	2380      	movs	r3, #128	@ 0x80
 80109ec:	005a      	lsls	r2, r3, #1
 80109ee:	4b40      	ldr	r3, [pc, #256]	@ (8010af0 <RTC_SetAlarm+0x170>)
 80109f0:	0011      	movs	r1, r2
 80109f2:	0018      	movs	r0, r3
 80109f4:	f009 f948 	bl	8019c88 <HAL_RTC_DeactivateAlarm>
 80109f8:	1e03      	subs	r3, r0, #0
 80109fa:	d001      	beq.n	8010a00 <RTC_SetAlarm+0x80>
        {
            return HAL_ERROR;
 80109fc:	2301      	movs	r3, #1
 80109fe:	e068      	b.n	8010ad2 <RTC_SetAlarm+0x152>
        }
        return HAL_OK;
 8010a00:	2300      	movs	r3, #0
 8010a02:	e066      	b.n	8010ad2 <RTC_SetAlarm+0x152>
    }
    
    // Parse format: "HH:MM:SS"
    if (sscanf(alarm_str, "%02d:%02d:%02d", &hours, &minutes, &seconds) != 3)
 8010a04:	2310      	movs	r3, #16
 8010a06:	18fc      	adds	r4, r7, r3
 8010a08:	2314      	movs	r3, #20
 8010a0a:	18fa      	adds	r2, r7, r3
 8010a0c:	4939      	ldr	r1, [pc, #228]	@ (8010af4 <RTC_SetAlarm+0x174>)
 8010a0e:	6878      	ldr	r0, [r7, #4]
 8010a10:	230c      	movs	r3, #12
 8010a12:	18fb      	adds	r3, r7, r3
 8010a14:	9300      	str	r3, [sp, #0]
 8010a16:	0023      	movs	r3, r4
 8010a18:	f013 ffa6 	bl	8024968 <siscanf>
 8010a1c:	0003      	movs	r3, r0
 8010a1e:	2b03      	cmp	r3, #3
 8010a20:	d001      	beq.n	8010a26 <RTC_SetAlarm+0xa6>
    {
        return HAL_ERROR;
 8010a22:	2301      	movs	r3, #1
 8010a24:	e055      	b.n	8010ad2 <RTC_SetAlarm+0x152>
    }
    
    // Validate ranges
    if (hours > 23 || minutes > 59 || seconds > 59)
 8010a26:	697b      	ldr	r3, [r7, #20]
 8010a28:	2b17      	cmp	r3, #23
 8010a2a:	dc05      	bgt.n	8010a38 <RTC_SetAlarm+0xb8>
 8010a2c:	693b      	ldr	r3, [r7, #16]
 8010a2e:	2b3b      	cmp	r3, #59	@ 0x3b
 8010a30:	dc02      	bgt.n	8010a38 <RTC_SetAlarm+0xb8>
 8010a32:	68fb      	ldr	r3, [r7, #12]
 8010a34:	2b3b      	cmp	r3, #59	@ 0x3b
 8010a36:	dd01      	ble.n	8010a3c <RTC_SetAlarm+0xbc>
    {
        return HAL_ERROR;
 8010a38:	2301      	movs	r3, #1
 8010a3a:	e04a      	b.n	8010ad2 <RTC_SetAlarm+0x152>
    }
    
    // Store duration
    alarm_duration_sec = duration_sec;
 8010a3c:	4b28      	ldr	r3, [pc, #160]	@ (8010ae0 <RTC_SetAlarm+0x160>)
 8010a3e:	1cfa      	adds	r2, r7, #3
 8010a40:	7812      	ldrb	r2, [r2, #0]
 8010a42:	701a      	strb	r2, [r3, #0]
    alarm_elapsed_sec = 0;
 8010a44:	4b27      	ldr	r3, [pc, #156]	@ (8010ae4 <RTC_SetAlarm+0x164>)
 8010a46:	2200      	movs	r2, #0
 8010a48:	701a      	strb	r2, [r3, #0]
    alarm_active = 0;
 8010a4a:	4b24      	ldr	r3, [pc, #144]	@ (8010adc <RTC_SetAlarm+0x15c>)
 8010a4c:	2200      	movs	r2, #0
 8010a4e:	701a      	strb	r2, [r3, #0]
    RTC_AlarmTrigger = 0;
 8010a50:	4b25      	ldr	r3, [pc, #148]	@ (8010ae8 <RTC_SetAlarm+0x168>)
 8010a52:	2200      	movs	r2, #0
 8010a54:	701a      	strb	r2, [r3, #0]
    
    // Configure alarm
    sAlarm.AlarmTime.Hours = hours;
 8010a56:	697b      	ldr	r3, [r7, #20]
 8010a58:	b2da      	uxtb	r2, r3
 8010a5a:	2118      	movs	r1, #24
 8010a5c:	187b      	adds	r3, r7, r1
 8010a5e:	701a      	strb	r2, [r3, #0]
    sAlarm.AlarmTime.Minutes = minutes;
 8010a60:	693b      	ldr	r3, [r7, #16]
 8010a62:	b2da      	uxtb	r2, r3
 8010a64:	187b      	adds	r3, r7, r1
 8010a66:	705a      	strb	r2, [r3, #1]
    sAlarm.AlarmTime.Seconds = seconds;
 8010a68:	68fb      	ldr	r3, [r7, #12]
 8010a6a:	b2da      	uxtb	r2, r3
 8010a6c:	187b      	adds	r3, r7, r1
 8010a6e:	709a      	strb	r2, [r3, #2]
    sAlarm.AlarmTime.SubSeconds = 0;
 8010a70:	0008      	movs	r0, r1
 8010a72:	183b      	adds	r3, r7, r0
 8010a74:	2200      	movs	r2, #0
 8010a76:	605a      	str	r2, [r3, #4]
    sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8010a78:	183b      	adds	r3, r7, r0
 8010a7a:	2200      	movs	r2, #0
 8010a7c:	60da      	str	r2, [r3, #12]
    sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8010a7e:	183b      	adds	r3, r7, r0
 8010a80:	2200      	movs	r2, #0
 8010a82:	611a      	str	r2, [r3, #16]
    sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 8010a84:	183b      	adds	r3, r7, r0
 8010a86:	2280      	movs	r2, #128	@ 0x80
 8010a88:	0612      	lsls	r2, r2, #24
 8010a8a:	615a      	str	r2, [r3, #20]
    sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8010a8c:	183b      	adds	r3, r7, r0
 8010a8e:	2200      	movs	r2, #0
 8010a90:	619a      	str	r2, [r3, #24]
    sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8010a92:	183b      	adds	r3, r7, r0
 8010a94:	2200      	movs	r2, #0
 8010a96:	621a      	str	r2, [r3, #32]
    sAlarm.AlarmDateWeekDay = 1;
 8010a98:	183b      	adds	r3, r7, r0
 8010a9a:	2224      	movs	r2, #36	@ 0x24
 8010a9c:	2101      	movs	r1, #1
 8010a9e:	5499      	strb	r1, [r3, r2]
    sAlarm.Alarm = RTC_ALARM_A;
 8010aa0:	0001      	movs	r1, r0
 8010aa2:	187b      	adds	r3, r7, r1
 8010aa4:	2280      	movs	r2, #128	@ 0x80
 8010aa6:	0052      	lsls	r2, r2, #1
 8010aa8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8010aaa:	1879      	adds	r1, r7, r1
 8010aac:	4b10      	ldr	r3, [pc, #64]	@ (8010af0 <RTC_SetAlarm+0x170>)
 8010aae:	2200      	movs	r2, #0
 8010ab0:	0018      	movs	r0, r3
 8010ab2:	f008 ffd9 	bl	8019a68 <HAL_RTC_SetAlarm_IT>
 8010ab6:	1e03      	subs	r3, r0, #0
 8010ab8:	d001      	beq.n	8010abe <RTC_SetAlarm+0x13e>
    {
        return HAL_ERROR;
 8010aba:	2301      	movs	r3, #1
 8010abc:	e009      	b.n	8010ad2 <RTC_SetAlarm+0x152>
    }
    
    /* Enable EXTI line 28 for RTC Alarm interrupt - required on STM32U0 */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8010abe:	4a0e      	ldr	r2, [pc, #56]	@ (8010af8 <RTC_SetAlarm+0x178>)
 8010ac0:	2380      	movs	r3, #128	@ 0x80
 8010ac2:	58d3      	ldr	r3, [r2, r3]
 8010ac4:	490c      	ldr	r1, [pc, #48]	@ (8010af8 <RTC_SetAlarm+0x178>)
 8010ac6:	2280      	movs	r2, #128	@ 0x80
 8010ac8:	0552      	lsls	r2, r2, #21
 8010aca:	4313      	orrs	r3, r2
 8010acc:	2280      	movs	r2, #128	@ 0x80
 8010ace:	508b      	str	r3, [r1, r2]
    
    return HAL_OK;
 8010ad0:	2300      	movs	r3, #0
}
 8010ad2:	0018      	movs	r0, r3
 8010ad4:	46bd      	mov	sp, r7
 8010ad6:	b013      	add	sp, #76	@ 0x4c
 8010ad8:	bd90      	pop	{r4, r7, pc}
 8010ada:	46c0      	nop			@ (mov r8, r8)
 8010adc:	20003b4a 	.word	0x20003b4a
 8010ae0:	20003b48 	.word	0x20003b48
 8010ae4:	20003b49 	.word	0x20003b49
 8010ae8:	20003b4b 	.word	0x20003b4b
 8010aec:	20003b4f 	.word	0x20003b4f
 8010af0:	20000418 	.word	0x20000418
 8010af4:	0802ad4c 	.word	0x0802ad4c
 8010af8:	40021800 	.word	0x40021800

08010afc <RTC_SetDailyAlarm>:

HAL_StatusTypeDef RTC_SetDailyAlarm(uint8_t hh, uint8_t mm, uint8_t duration_sec)
{
 8010afc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010afe:	b08f      	sub	sp, #60	@ 0x3c
 8010b00:	af02      	add	r7, sp, #8
 8010b02:	0004      	movs	r4, r0
 8010b04:	0008      	movs	r0, r1
 8010b06:	0011      	movs	r1, r2
 8010b08:	1dfb      	adds	r3, r7, #7
 8010b0a:	1c22      	adds	r2, r4, #0
 8010b0c:	701a      	strb	r2, [r3, #0]
 8010b0e:	1dbb      	adds	r3, r7, #6
 8010b10:	1c02      	adds	r2, r0, #0
 8010b12:	701a      	strb	r2, [r3, #0]
 8010b14:	1d7b      	adds	r3, r7, #5
 8010b16:	1c0a      	adds	r2, r1, #0
 8010b18:	701a      	strb	r2, [r3, #0]
    if (duration_sec == 0)
 8010b1a:	1d7b      	adds	r3, r7, #5
 8010b1c:	781b      	ldrb	r3, [r3, #0]
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	d107      	bne.n	8010b32 <RTC_SetDailyAlarm+0x36>
    {
        return RTC_SetAlarm("0", 0, 0);
 8010b22:	4b5a      	ldr	r3, [pc, #360]	@ (8010c8c <RTC_SetDailyAlarm+0x190>)
 8010b24:	2200      	movs	r2, #0
 8010b26:	2100      	movs	r1, #0
 8010b28:	0018      	movs	r0, r3
 8010b2a:	f7ff ff29 	bl	8010980 <RTC_SetAlarm>
 8010b2e:	0003      	movs	r3, r0
 8010b30:	e0a8      	b.n	8010c84 <RTC_SetDailyAlarm+0x188>
    }

    if (hh > 23 || mm > 59 || duration_sec > 255)
 8010b32:	1dfb      	adds	r3, r7, #7
 8010b34:	781b      	ldrb	r3, [r3, #0]
 8010b36:	2b17      	cmp	r3, #23
 8010b38:	d803      	bhi.n	8010b42 <RTC_SetDailyAlarm+0x46>
 8010b3a:	1dbb      	adds	r3, r7, #6
 8010b3c:	781b      	ldrb	r3, [r3, #0]
 8010b3e:	2b3b      	cmp	r3, #59	@ 0x3b
 8010b40:	d901      	bls.n	8010b46 <RTC_SetDailyAlarm+0x4a>
    {
        return HAL_ERROR;
 8010b42:	2301      	movs	r3, #1
 8010b44:	e09e      	b.n	8010c84 <RTC_SetDailyAlarm+0x188>
    }

    /* Cache config immediately so CLI can read back even before next IRQ */
    alarm_cfg_hh = hh;
 8010b46:	4b52      	ldr	r3, [pc, #328]	@ (8010c90 <RTC_SetDailyAlarm+0x194>)
 8010b48:	1dfa      	adds	r2, r7, #7
 8010b4a:	7812      	ldrb	r2, [r2, #0]
 8010b4c:	701a      	strb	r2, [r3, #0]
    alarm_cfg_mm = mm;
 8010b4e:	4b51      	ldr	r3, [pc, #324]	@ (8010c94 <RTC_SetDailyAlarm+0x198>)
 8010b50:	1dba      	adds	r2, r7, #6
 8010b52:	7812      	ldrb	r2, [r2, #0]
 8010b54:	701a      	strb	r2, [r3, #0]
    alarm_cfg_duration = duration_sec;
 8010b56:	4b50      	ldr	r3, [pc, #320]	@ (8010c98 <RTC_SetDailyAlarm+0x19c>)
 8010b58:	1d7a      	adds	r2, r7, #5
 8010b5a:	7812      	ldrb	r2, [r2, #0]
 8010b5c:	701a      	strb	r2, [r3, #0]
    alarm_cfg_valid = 1;
 8010b5e:	4b4f      	ldr	r3, [pc, #316]	@ (8010c9c <RTC_SetDailyAlarm+0x1a0>)
 8010b60:	2201      	movs	r2, #1
 8010b62:	701a      	strb	r2, [r3, #0]
    RTC_AlarmTrigger = 0;
 8010b64:	4b4e      	ldr	r3, [pc, #312]	@ (8010ca0 <RTC_SetDailyAlarm+0x1a4>)
 8010b66:	2200      	movs	r2, #0
 8010b68:	701a      	strb	r2, [r3, #0]

    /* Determine next trigger second based on current time */
    RTC_TimeTypeDef now = {0};
 8010b6a:	2418      	movs	r4, #24
 8010b6c:	193b      	adds	r3, r7, r4
 8010b6e:	0018      	movs	r0, r3
 8010b70:	2314      	movs	r3, #20
 8010b72:	001a      	movs	r2, r3
 8010b74:	2100      	movs	r1, #0
 8010b76:	f013 ffa9 	bl	8024acc <memset>
    RTC_DateTypeDef nowDate = {0};
 8010b7a:	2514      	movs	r5, #20
 8010b7c:	197b      	adds	r3, r7, r5
 8010b7e:	2200      	movs	r2, #0
 8010b80:	601a      	str	r2, [r3, #0]
    HAL_RTC_GetTime(&hrtc, &now, RTC_FORMAT_BIN);
 8010b82:	1939      	adds	r1, r7, r4
 8010b84:	4b47      	ldr	r3, [pc, #284]	@ (8010ca4 <RTC_SetDailyAlarm+0x1a8>)
 8010b86:	2200      	movs	r2, #0
 8010b88:	0018      	movs	r0, r3
 8010b8a:	f008 fe15 	bl	80197b8 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &nowDate, RTC_FORMAT_BIN); /* MUST read date to unlock RTC shadow registers! */
 8010b8e:	1979      	adds	r1, r7, r5
 8010b90:	4b44      	ldr	r3, [pc, #272]	@ (8010ca4 <RTC_SetDailyAlarm+0x1a8>)
 8010b92:	2200      	movs	r2, #0
 8010b94:	0018      	movs	r0, r3
 8010b96:	f008 ff19 	bl	80199cc <HAL_RTC_GetDate>

    uint8_t ah = hh;
 8010b9a:	262f      	movs	r6, #47	@ 0x2f
 8010b9c:	19bb      	adds	r3, r7, r6
 8010b9e:	1dfa      	adds	r2, r7, #7
 8010ba0:	7812      	ldrb	r2, [r2, #0]
 8010ba2:	701a      	strb	r2, [r3, #0]
    uint8_t am = mm;
 8010ba4:	252e      	movs	r5, #46	@ 0x2e
 8010ba6:	197b      	adds	r3, r7, r5
 8010ba8:	1dba      	adds	r2, r7, #6
 8010baa:	7812      	ldrb	r2, [r2, #0]
 8010bac:	701a      	strb	r2, [r3, #0]
    uint8_t as = 0; /* default to :00 */
 8010bae:	212d      	movs	r1, #45	@ 0x2d
 8010bb0:	187b      	adds	r3, r7, r1
 8010bb2:	2200      	movs	r2, #0
 8010bb4:	701a      	strb	r2, [r3, #0]

    if (now.Hours == hh && now.Minutes == mm)
 8010bb6:	193b      	adds	r3, r7, r4
 8010bb8:	781b      	ldrb	r3, [r3, #0]
 8010bba:	1dfa      	adds	r2, r7, #7
 8010bbc:	7812      	ldrb	r2, [r2, #0]
 8010bbe:	429a      	cmp	r2, r3
 8010bc0:	d12f      	bne.n	8010c22 <RTC_SetDailyAlarm+0x126>
 8010bc2:	193b      	adds	r3, r7, r4
 8010bc4:	785b      	ldrb	r3, [r3, #1]
 8010bc6:	1dba      	adds	r2, r7, #6
 8010bc8:	7812      	ldrb	r2, [r2, #0]
 8010bca:	429a      	cmp	r2, r3
 8010bcc:	d129      	bne.n	8010c22 <RTC_SetDailyAlarm+0x126>
    {
        /* We are in the target minute already; trigger on next second */
        if (now.Seconds >= 59)
 8010bce:	193b      	adds	r3, r7, r4
 8010bd0:	789b      	ldrb	r3, [r3, #2]
 8010bd2:	2b3a      	cmp	r3, #58	@ 0x3a
 8010bd4:	d91d      	bls.n	8010c12 <RTC_SetDailyAlarm+0x116>
        {
            /* roll to next minute */
            as = 0;
 8010bd6:	187b      	adds	r3, r7, r1
 8010bd8:	2200      	movs	r2, #0
 8010bda:	701a      	strb	r2, [r3, #0]
            am = (mm + 1) % 60;
 8010bdc:	1dbb      	adds	r3, r7, #6
 8010bde:	781b      	ldrb	r3, [r3, #0]
 8010be0:	3301      	adds	r3, #1
 8010be2:	213c      	movs	r1, #60	@ 0x3c
 8010be4:	0018      	movs	r0, r3
 8010be6:	f7ef fc25 	bl	8000434 <__aeabi_idivmod>
 8010bea:	000b      	movs	r3, r1
 8010bec:	001a      	movs	r2, r3
 8010bee:	197b      	adds	r3, r7, r5
 8010bf0:	701a      	strb	r2, [r3, #0]
            if (am == 0)
 8010bf2:	197b      	adds	r3, r7, r5
 8010bf4:	781b      	ldrb	r3, [r3, #0]
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d118      	bne.n	8010c2c <RTC_SetDailyAlarm+0x130>
            {
                ah = (hh + 1) % 24;
 8010bfa:	1dfb      	adds	r3, r7, #7
 8010bfc:	781b      	ldrb	r3, [r3, #0]
 8010bfe:	3301      	adds	r3, #1
 8010c00:	2118      	movs	r1, #24
 8010c02:	0018      	movs	r0, r3
 8010c04:	f7ef fc16 	bl	8000434 <__aeabi_idivmod>
 8010c08:	000b      	movs	r3, r1
 8010c0a:	001a      	movs	r2, r3
 8010c0c:	19bb      	adds	r3, r7, r6
 8010c0e:	701a      	strb	r2, [r3, #0]
        if (now.Seconds >= 59)
 8010c10:	e00c      	b.n	8010c2c <RTC_SetDailyAlarm+0x130>
            }
        }
        else
        {
            as = now.Seconds + 1;
 8010c12:	2318      	movs	r3, #24
 8010c14:	18fb      	adds	r3, r7, r3
 8010c16:	789a      	ldrb	r2, [r3, #2]
 8010c18:	232d      	movs	r3, #45	@ 0x2d
 8010c1a:	18fb      	adds	r3, r7, r3
 8010c1c:	3201      	adds	r2, #1
 8010c1e:	701a      	strb	r2, [r3, #0]
        if (now.Seconds >= 59)
 8010c20:	e004      	b.n	8010c2c <RTC_SetDailyAlarm+0x130>
    }
    else
    {
        /* If current time already past target, leave as hh:mm:00 (will fire next day) */
        /* If current time before target, keep hh:mm:00 today */
        as = 0;
 8010c22:	232d      	movs	r3, #45	@ 0x2d
 8010c24:	18fb      	adds	r3, r7, r3
 8010c26:	2200      	movs	r2, #0
 8010c28:	701a      	strb	r2, [r3, #0]
 8010c2a:	e000      	b.n	8010c2e <RTC_SetDailyAlarm+0x132>
        if (now.Seconds >= 59)
 8010c2c:	46c0      	nop			@ (mov r8, r8)
    }

    char buf[RTC_ALARM_STRING_SIZE];
    snprintf(buf, sizeof(buf), "%02u:%02u:%02u", ah, am, as);
 8010c2e:	232f      	movs	r3, #47	@ 0x2f
 8010c30:	18fb      	adds	r3, r7, r3
 8010c32:	781c      	ldrb	r4, [r3, #0]
 8010c34:	232e      	movs	r3, #46	@ 0x2e
 8010c36:	18fb      	adds	r3, r7, r3
 8010c38:	781b      	ldrb	r3, [r3, #0]
 8010c3a:	222d      	movs	r2, #45	@ 0x2d
 8010c3c:	18ba      	adds	r2, r7, r2
 8010c3e:	7812      	ldrb	r2, [r2, #0]
 8010c40:	4919      	ldr	r1, [pc, #100]	@ (8010ca8 <RTC_SetDailyAlarm+0x1ac>)
 8010c42:	2508      	movs	r5, #8
 8010c44:	1978      	adds	r0, r7, r5
 8010c46:	9201      	str	r2, [sp, #4]
 8010c48:	9300      	str	r3, [sp, #0]
 8010c4a:	0023      	movs	r3, r4
 8010c4c:	000a      	movs	r2, r1
 8010c4e:	210a      	movs	r1, #10
 8010c50:	f013 fe32 	bl	80248b8 <sniprintf>
    HAL_StatusTypeDef st = RTC_SetAlarm(buf, duration_sec, 1); /* callback_interval ignored */
 8010c54:	262c      	movs	r6, #44	@ 0x2c
 8010c56:	19bc      	adds	r4, r7, r6
 8010c58:	1d7b      	adds	r3, r7, #5
 8010c5a:	7819      	ldrb	r1, [r3, #0]
 8010c5c:	197b      	adds	r3, r7, r5
 8010c5e:	2201      	movs	r2, #1
 8010c60:	0018      	movs	r0, r3
 8010c62:	f7ff fe8d 	bl	8010980 <RTC_SetAlarm>
 8010c66:	0003      	movs	r3, r0
 8010c68:	7023      	strb	r3, [r4, #0]
    if (st != HAL_OK)
 8010c6a:	19bb      	adds	r3, r7, r6
 8010c6c:	781b      	ldrb	r3, [r3, #0]
 8010c6e:	2b00      	cmp	r3, #0
 8010c70:	d005      	beq.n	8010c7e <RTC_SetDailyAlarm+0x182>
    {
        /* rollback cache on failure */
        alarm_cfg_valid = 0;
 8010c72:	4b0a      	ldr	r3, [pc, #40]	@ (8010c9c <RTC_SetDailyAlarm+0x1a0>)
 8010c74:	2200      	movs	r2, #0
 8010c76:	701a      	strb	r2, [r3, #0]
        alarm_cfg_duration = 0;
 8010c78:	4b07      	ldr	r3, [pc, #28]	@ (8010c98 <RTC_SetDailyAlarm+0x19c>)
 8010c7a:	2200      	movs	r2, #0
 8010c7c:	701a      	strb	r2, [r3, #0]
    }
    return st;
 8010c7e:	232c      	movs	r3, #44	@ 0x2c
 8010c80:	18fb      	adds	r3, r7, r3
 8010c82:	781b      	ldrb	r3, [r3, #0]
}
 8010c84:	0018      	movs	r0, r3
 8010c86:	46bd      	mov	sp, r7
 8010c88:	b00d      	add	sp, #52	@ 0x34
 8010c8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c8c:	0802ad5c 	.word	0x0802ad5c
 8010c90:	20003b4c 	.word	0x20003b4c
 8010c94:	20003b4d 	.word	0x20003b4d
 8010c98:	20003b4e 	.word	0x20003b4e
 8010c9c:	20003b4f 	.word	0x20003b4f
 8010ca0:	20003b4b 	.word	0x20003b4b
 8010ca4:	20000418 	.word	0x20000418
 8010ca8:	0802ad60 	.word	0x0802ad60

08010cac <HAL_RTC_AlarmAEventCallback>:
}



void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc_ptr)
{
 8010cac:	b5b0      	push	{r4, r5, r7, lr}
 8010cae:	b09a      	sub	sp, #104	@ 0x68
 8010cb0:	af00      	add	r7, sp, #0
 8010cb2:	6078      	str	r0, [r7, #4]
    if (!alarm_active)
 8010cb4:	4b8f      	ldr	r3, [pc, #572]	@ (8010ef4 <HAL_RTC_AlarmAEventCallback+0x248>)
 8010cb6:	781b      	ldrb	r3, [r3, #0]
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	d000      	beq.n	8010cbe <HAL_RTC_AlarmAEventCallback+0x12>
 8010cbc:	e081      	b.n	8010dc2 <HAL_RTC_AlarmAEventCallback+0x116>
    {
        /* First alarm trigger - start duration counting */
        alarm_active = 1;
 8010cbe:	4b8d      	ldr	r3, [pc, #564]	@ (8010ef4 <HAL_RTC_AlarmAEventCallback+0x248>)
 8010cc0:	2201      	movs	r2, #1
 8010cc2:	701a      	strb	r2, [r3, #0]
        alarm_elapsed_sec = 0;
 8010cc4:	4b8c      	ldr	r3, [pc, #560]	@ (8010ef8 <HAL_RTC_AlarmAEventCallback+0x24c>)
 8010cc6:	2200      	movs	r2, #0
 8010cc8:	701a      	strb	r2, [r3, #0]
        RTC_AlarmTrigger = 1;
 8010cca:	4b8c      	ldr	r3, [pc, #560]	@ (8010efc <HAL_RTC_AlarmAEventCallback+0x250>)
 8010ccc:	2201      	movs	r2, #1
 8010cce:	701a      	strb	r2, [r3, #0]
        
        RTC_TimeTypeDef sTime = {0};
 8010cd0:	244c      	movs	r4, #76	@ 0x4c
 8010cd2:	193b      	adds	r3, r7, r4
 8010cd4:	0018      	movs	r0, r3
 8010cd6:	2314      	movs	r3, #20
 8010cd8:	001a      	movs	r2, r3
 8010cda:	2100      	movs	r1, #0
 8010cdc:	f013 fef6 	bl	8024acc <memset>
        RTC_AlarmTypeDef sAlarm = {0};
 8010ce0:	2308      	movs	r3, #8
 8010ce2:	18fb      	adds	r3, r7, r3
 8010ce4:	0018      	movs	r0, r3
 8010ce6:	2330      	movs	r3, #48	@ 0x30
 8010ce8:	001a      	movs	r2, r3
 8010cea:	2100      	movs	r1, #0
 8010cec:	f013 feee 	bl	8024acc <memset>
        
        HAL_RTC_GetTime(hrtc_ptr, &sTime, RTC_FORMAT_BIN);
 8010cf0:	1939      	adds	r1, r7, r4
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	2200      	movs	r2, #0
 8010cf6:	0018      	movs	r0, r3
 8010cf8:	f008 fd5e 	bl	80197b8 <HAL_RTC_GetTime>
        
        /* Schedule next tick +1s with proper carry to minutes/hours */
        uint8_t nsec = sTime.Seconds + 1;
 8010cfc:	0021      	movs	r1, r4
 8010cfe:	193b      	adds	r3, r7, r4
 8010d00:	789a      	ldrb	r2, [r3, #2]
 8010d02:	2467      	movs	r4, #103	@ 0x67
 8010d04:	193b      	adds	r3, r7, r4
 8010d06:	3201      	adds	r2, #1
 8010d08:	701a      	strb	r2, [r3, #0]
        uint8_t nmin = sTime.Minutes;
 8010d0a:	2066      	movs	r0, #102	@ 0x66
 8010d0c:	183b      	adds	r3, r7, r0
 8010d0e:	187a      	adds	r2, r7, r1
 8010d10:	7852      	ldrb	r2, [r2, #1]
 8010d12:	701a      	strb	r2, [r3, #0]
        uint8_t nhrs = sTime.Hours;
 8010d14:	2565      	movs	r5, #101	@ 0x65
 8010d16:	197b      	adds	r3, r7, r5
 8010d18:	187a      	adds	r2, r7, r1
 8010d1a:	7812      	ldrb	r2, [r2, #0]
 8010d1c:	701a      	strb	r2, [r3, #0]
        if (nsec >= 60)
 8010d1e:	193b      	adds	r3, r7, r4
 8010d20:	781b      	ldrb	r3, [r3, #0]
 8010d22:	2b3b      	cmp	r3, #59	@ 0x3b
 8010d24:	d919      	bls.n	8010d5a <HAL_RTC_AlarmAEventCallback+0xae>
        {
            nsec = 0;
 8010d26:	193b      	adds	r3, r7, r4
 8010d28:	2200      	movs	r2, #0
 8010d2a:	701a      	strb	r2, [r3, #0]
            nmin++;
 8010d2c:	183b      	adds	r3, r7, r0
 8010d2e:	781a      	ldrb	r2, [r3, #0]
 8010d30:	183b      	adds	r3, r7, r0
 8010d32:	3201      	adds	r2, #1
 8010d34:	701a      	strb	r2, [r3, #0]
            if (nmin >= 60)
 8010d36:	183b      	adds	r3, r7, r0
 8010d38:	781b      	ldrb	r3, [r3, #0]
 8010d3a:	2b3b      	cmp	r3, #59	@ 0x3b
 8010d3c:	d90d      	bls.n	8010d5a <HAL_RTC_AlarmAEventCallback+0xae>
            {
                nmin = 0;
 8010d3e:	183b      	adds	r3, r7, r0
 8010d40:	2200      	movs	r2, #0
 8010d42:	701a      	strb	r2, [r3, #0]
                nhrs = (nhrs + 1) % 24;
 8010d44:	197b      	adds	r3, r7, r5
 8010d46:	781b      	ldrb	r3, [r3, #0]
 8010d48:	3301      	adds	r3, #1
 8010d4a:	2118      	movs	r1, #24
 8010d4c:	0018      	movs	r0, r3
 8010d4e:	f7ef fb71 	bl	8000434 <__aeabi_idivmod>
 8010d52:	000b      	movs	r3, r1
 8010d54:	001a      	movs	r2, r3
 8010d56:	197b      	adds	r3, r7, r5
 8010d58:	701a      	strb	r2, [r3, #0]
            }
        }

        sAlarm.AlarmTime.Hours = nhrs;
 8010d5a:	2108      	movs	r1, #8
 8010d5c:	187b      	adds	r3, r7, r1
 8010d5e:	2265      	movs	r2, #101	@ 0x65
 8010d60:	18ba      	adds	r2, r7, r2
 8010d62:	7812      	ldrb	r2, [r2, #0]
 8010d64:	701a      	strb	r2, [r3, #0]
        sAlarm.AlarmTime.Minutes = nmin;
 8010d66:	187b      	adds	r3, r7, r1
 8010d68:	2266      	movs	r2, #102	@ 0x66
 8010d6a:	18ba      	adds	r2, r7, r2
 8010d6c:	7812      	ldrb	r2, [r2, #0]
 8010d6e:	705a      	strb	r2, [r3, #1]
        sAlarm.AlarmTime.Seconds = nsec;
 8010d70:	187b      	adds	r3, r7, r1
 8010d72:	2267      	movs	r2, #103	@ 0x67
 8010d74:	18ba      	adds	r2, r7, r2
 8010d76:	7812      	ldrb	r2, [r2, #0]
 8010d78:	709a      	strb	r2, [r3, #2]
        sAlarm.AlarmTime.SubSeconds = 0;
 8010d7a:	0008      	movs	r0, r1
 8010d7c:	183b      	adds	r3, r7, r0
 8010d7e:	2200      	movs	r2, #0
 8010d80:	605a      	str	r2, [r3, #4]
        sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8010d82:	183b      	adds	r3, r7, r0
 8010d84:	2200      	movs	r2, #0
 8010d86:	60da      	str	r2, [r3, #12]
        sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8010d88:	183b      	adds	r3, r7, r0
 8010d8a:	2200      	movs	r2, #0
 8010d8c:	611a      	str	r2, [r3, #16]
        sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 8010d8e:	183b      	adds	r3, r7, r0
 8010d90:	2280      	movs	r2, #128	@ 0x80
 8010d92:	0612      	lsls	r2, r2, #24
 8010d94:	615a      	str	r2, [r3, #20]
        sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8010d96:	183b      	adds	r3, r7, r0
 8010d98:	2200      	movs	r2, #0
 8010d9a:	619a      	str	r2, [r3, #24]
        sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8010d9c:	183b      	adds	r3, r7, r0
 8010d9e:	2200      	movs	r2, #0
 8010da0:	621a      	str	r2, [r3, #32]
        sAlarm.AlarmDateWeekDay = 1;
 8010da2:	183b      	adds	r3, r7, r0
 8010da4:	2224      	movs	r2, #36	@ 0x24
 8010da6:	2101      	movs	r1, #1
 8010da8:	5499      	strb	r1, [r3, r2]
        sAlarm.Alarm = RTC_ALARM_A;
 8010daa:	0001      	movs	r1, r0
 8010dac:	187b      	adds	r3, r7, r1
 8010dae:	2280      	movs	r2, #128	@ 0x80
 8010db0:	0052      	lsls	r2, r2, #1
 8010db2:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        HAL_RTC_SetAlarm_IT(hrtc_ptr, &sAlarm, RTC_FORMAT_BIN);
 8010db4:	1879      	adds	r1, r7, r1
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	2200      	movs	r2, #0
 8010dba:	0018      	movs	r0, r3
 8010dbc:	f008 fe54 	bl	8019a68 <HAL_RTC_SetAlarm_IT>
            sAlarm.Alarm = RTC_ALARM_A;
            
            HAL_RTC_SetAlarm_IT(hrtc_ptr, &sAlarm, RTC_FORMAT_BIN);
        }
    }
 8010dc0:	e094      	b.n	8010eec <HAL_RTC_AlarmAEventCallback+0x240>
        alarm_elapsed_sec++;
 8010dc2:	4b4d      	ldr	r3, [pc, #308]	@ (8010ef8 <HAL_RTC_AlarmAEventCallback+0x24c>)
 8010dc4:	781b      	ldrb	r3, [r3, #0]
 8010dc6:	3301      	adds	r3, #1
 8010dc8:	b2da      	uxtb	r2, r3
 8010dca:	4b4b      	ldr	r3, [pc, #300]	@ (8010ef8 <HAL_RTC_AlarmAEventCallback+0x24c>)
 8010dcc:	701a      	strb	r2, [r3, #0]
        if (alarm_elapsed_sec >= alarm_duration_sec)
 8010dce:	4b4a      	ldr	r3, [pc, #296]	@ (8010ef8 <HAL_RTC_AlarmAEventCallback+0x24c>)
 8010dd0:	781a      	ldrb	r2, [r3, #0]
 8010dd2:	4b4b      	ldr	r3, [pc, #300]	@ (8010f00 <HAL_RTC_AlarmAEventCallback+0x254>)
 8010dd4:	781b      	ldrb	r3, [r3, #0]
 8010dd6:	429a      	cmp	r2, r3
 8010dd8:	d310      	bcc.n	8010dfc <HAL_RTC_AlarmAEventCallback+0x150>
            alarm_active = 0;
 8010dda:	4b46      	ldr	r3, [pc, #280]	@ (8010ef4 <HAL_RTC_AlarmAEventCallback+0x248>)
 8010ddc:	2200      	movs	r2, #0
 8010dde:	701a      	strb	r2, [r3, #0]
            alarm_elapsed_sec = 0;
 8010de0:	4b45      	ldr	r3, [pc, #276]	@ (8010ef8 <HAL_RTC_AlarmAEventCallback+0x24c>)
 8010de2:	2200      	movs	r2, #0
 8010de4:	701a      	strb	r2, [r3, #0]
            RTC_AlarmTrigger = 0;
 8010de6:	4b45      	ldr	r3, [pc, #276]	@ (8010efc <HAL_RTC_AlarmAEventCallback+0x250>)
 8010de8:	2200      	movs	r2, #0
 8010dea:	701a      	strb	r2, [r3, #0]
            HAL_RTC_DeactivateAlarm(hrtc_ptr, RTC_ALARM_A);
 8010dec:	2380      	movs	r3, #128	@ 0x80
 8010dee:	005a      	lsls	r2, r3, #1
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	0011      	movs	r1, r2
 8010df4:	0018      	movs	r0, r3
 8010df6:	f008 ff47 	bl	8019c88 <HAL_RTC_DeactivateAlarm>
 8010dfa:	e077      	b.n	8010eec <HAL_RTC_AlarmAEventCallback+0x240>
            RTC_TimeTypeDef sTime = {0};
 8010dfc:	2438      	movs	r4, #56	@ 0x38
 8010dfe:	193b      	adds	r3, r7, r4
 8010e00:	0018      	movs	r0, r3
 8010e02:	2314      	movs	r3, #20
 8010e04:	001a      	movs	r2, r3
 8010e06:	2100      	movs	r1, #0
 8010e08:	f013 fe60 	bl	8024acc <memset>
            RTC_AlarmTypeDef sAlarm = {0};
 8010e0c:	2308      	movs	r3, #8
 8010e0e:	18fb      	adds	r3, r7, r3
 8010e10:	0018      	movs	r0, r3
 8010e12:	2330      	movs	r3, #48	@ 0x30
 8010e14:	001a      	movs	r2, r3
 8010e16:	2100      	movs	r1, #0
 8010e18:	f013 fe58 	bl	8024acc <memset>
            HAL_RTC_GetTime(hrtc_ptr, &sTime, RTC_FORMAT_BIN);
 8010e1c:	1939      	adds	r1, r7, r4
 8010e1e:	687b      	ldr	r3, [r7, #4]
 8010e20:	2200      	movs	r2, #0
 8010e22:	0018      	movs	r0, r3
 8010e24:	f008 fcc8 	bl	80197b8 <HAL_RTC_GetTime>
            uint8_t nsec = sTime.Seconds + 1;
 8010e28:	0021      	movs	r1, r4
 8010e2a:	193b      	adds	r3, r7, r4
 8010e2c:	789a      	ldrb	r2, [r3, #2]
 8010e2e:	2464      	movs	r4, #100	@ 0x64
 8010e30:	193b      	adds	r3, r7, r4
 8010e32:	3201      	adds	r2, #1
 8010e34:	701a      	strb	r2, [r3, #0]
            uint8_t nmin = sTime.Minutes;
 8010e36:	2063      	movs	r0, #99	@ 0x63
 8010e38:	183b      	adds	r3, r7, r0
 8010e3a:	187a      	adds	r2, r7, r1
 8010e3c:	7852      	ldrb	r2, [r2, #1]
 8010e3e:	701a      	strb	r2, [r3, #0]
            uint8_t nhrs = sTime.Hours;
 8010e40:	2562      	movs	r5, #98	@ 0x62
 8010e42:	197b      	adds	r3, r7, r5
 8010e44:	187a      	adds	r2, r7, r1
 8010e46:	7812      	ldrb	r2, [r2, #0]
 8010e48:	701a      	strb	r2, [r3, #0]
            if (nsec >= 60)
 8010e4a:	193b      	adds	r3, r7, r4
 8010e4c:	781b      	ldrb	r3, [r3, #0]
 8010e4e:	2b3b      	cmp	r3, #59	@ 0x3b
 8010e50:	d919      	bls.n	8010e86 <HAL_RTC_AlarmAEventCallback+0x1da>
                nsec = 0;
 8010e52:	193b      	adds	r3, r7, r4
 8010e54:	2200      	movs	r2, #0
 8010e56:	701a      	strb	r2, [r3, #0]
                nmin++;
 8010e58:	183b      	adds	r3, r7, r0
 8010e5a:	781a      	ldrb	r2, [r3, #0]
 8010e5c:	183b      	adds	r3, r7, r0
 8010e5e:	3201      	adds	r2, #1
 8010e60:	701a      	strb	r2, [r3, #0]
                if (nmin >= 60)
 8010e62:	183b      	adds	r3, r7, r0
 8010e64:	781b      	ldrb	r3, [r3, #0]
 8010e66:	2b3b      	cmp	r3, #59	@ 0x3b
 8010e68:	d90d      	bls.n	8010e86 <HAL_RTC_AlarmAEventCallback+0x1da>
                    nmin = 0;
 8010e6a:	183b      	adds	r3, r7, r0
 8010e6c:	2200      	movs	r2, #0
 8010e6e:	701a      	strb	r2, [r3, #0]
                    nhrs = (nhrs + 1) % 24;
 8010e70:	197b      	adds	r3, r7, r5
 8010e72:	781b      	ldrb	r3, [r3, #0]
 8010e74:	3301      	adds	r3, #1
 8010e76:	2118      	movs	r1, #24
 8010e78:	0018      	movs	r0, r3
 8010e7a:	f7ef fadb 	bl	8000434 <__aeabi_idivmod>
 8010e7e:	000b      	movs	r3, r1
 8010e80:	001a      	movs	r2, r3
 8010e82:	197b      	adds	r3, r7, r5
 8010e84:	701a      	strb	r2, [r3, #0]
            sAlarm.AlarmTime.Hours = nhrs;
 8010e86:	2108      	movs	r1, #8
 8010e88:	187b      	adds	r3, r7, r1
 8010e8a:	2262      	movs	r2, #98	@ 0x62
 8010e8c:	18ba      	adds	r2, r7, r2
 8010e8e:	7812      	ldrb	r2, [r2, #0]
 8010e90:	701a      	strb	r2, [r3, #0]
            sAlarm.AlarmTime.Minutes = nmin;
 8010e92:	187b      	adds	r3, r7, r1
 8010e94:	2263      	movs	r2, #99	@ 0x63
 8010e96:	18ba      	adds	r2, r7, r2
 8010e98:	7812      	ldrb	r2, [r2, #0]
 8010e9a:	705a      	strb	r2, [r3, #1]
            sAlarm.AlarmTime.Seconds = nsec;
 8010e9c:	187b      	adds	r3, r7, r1
 8010e9e:	2264      	movs	r2, #100	@ 0x64
 8010ea0:	18ba      	adds	r2, r7, r2
 8010ea2:	7812      	ldrb	r2, [r2, #0]
 8010ea4:	709a      	strb	r2, [r3, #2]
            sAlarm.AlarmTime.SubSeconds = 0;
 8010ea6:	0008      	movs	r0, r1
 8010ea8:	183b      	adds	r3, r7, r0
 8010eaa:	2200      	movs	r2, #0
 8010eac:	605a      	str	r2, [r3, #4]
            sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8010eae:	183b      	adds	r3, r7, r0
 8010eb0:	2200      	movs	r2, #0
 8010eb2:	60da      	str	r2, [r3, #12]
            sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8010eb4:	183b      	adds	r3, r7, r0
 8010eb6:	2200      	movs	r2, #0
 8010eb8:	611a      	str	r2, [r3, #16]
            sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 8010eba:	183b      	adds	r3, r7, r0
 8010ebc:	2280      	movs	r2, #128	@ 0x80
 8010ebe:	0612      	lsls	r2, r2, #24
 8010ec0:	615a      	str	r2, [r3, #20]
            sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8010ec2:	183b      	adds	r3, r7, r0
 8010ec4:	2200      	movs	r2, #0
 8010ec6:	619a      	str	r2, [r3, #24]
            sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8010ec8:	183b      	adds	r3, r7, r0
 8010eca:	2200      	movs	r2, #0
 8010ecc:	621a      	str	r2, [r3, #32]
            sAlarm.AlarmDateWeekDay = 1;
 8010ece:	183b      	adds	r3, r7, r0
 8010ed0:	2224      	movs	r2, #36	@ 0x24
 8010ed2:	2101      	movs	r1, #1
 8010ed4:	5499      	strb	r1, [r3, r2]
            sAlarm.Alarm = RTC_ALARM_A;
 8010ed6:	0001      	movs	r1, r0
 8010ed8:	187b      	adds	r3, r7, r1
 8010eda:	2280      	movs	r2, #128	@ 0x80
 8010edc:	0052      	lsls	r2, r2, #1
 8010ede:	62da      	str	r2, [r3, #44]	@ 0x2c
            HAL_RTC_SetAlarm_IT(hrtc_ptr, &sAlarm, RTC_FORMAT_BIN);
 8010ee0:	1879      	adds	r1, r7, r1
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	2200      	movs	r2, #0
 8010ee6:	0018      	movs	r0, r3
 8010ee8:	f008 fdbe 	bl	8019a68 <HAL_RTC_SetAlarm_IT>
 8010eec:	46c0      	nop			@ (mov r8, r8)
 8010eee:	46bd      	mov	sp, r7
 8010ef0:	b01a      	add	sp, #104	@ 0x68
 8010ef2:	bdb0      	pop	{r4, r5, r7, pc}
 8010ef4:	20003b4a 	.word	0x20003b4a
 8010ef8:	20003b49 	.word	0x20003b49
 8010efc:	20003b4b 	.word	0x20003b4b
 8010f00:	20003b48 	.word	0x20003b48

08010f04 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8010f04:	b580      	push	{r7, lr}
 8010f06:	b082      	sub	sp, #8
 8010f08:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8010f0a:	1dfb      	adds	r3, r7, #7
 8010f0c:	2200      	movs	r2, #0
 8010f0e:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8010f10:	2003      	movs	r0, #3
 8010f12:	f000 f80f 	bl	8010f34 <HAL_InitTick>
 8010f16:	1e03      	subs	r3, r0, #0
 8010f18:	d003      	beq.n	8010f22 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8010f1a:	1dfb      	adds	r3, r7, #7
 8010f1c:	2201      	movs	r2, #1
 8010f1e:	701a      	strb	r2, [r3, #0]
 8010f20:	e001      	b.n	8010f26 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8010f22:	f7f3 ff7d 	bl	8004e20 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8010f26:	1dfb      	adds	r3, r7, #7
 8010f28:	781b      	ldrb	r3, [r3, #0]
}
 8010f2a:	0018      	movs	r0, r3
 8010f2c:	46bd      	mov	sp, r7
 8010f2e:	b002      	add	sp, #8
 8010f30:	bd80      	pop	{r7, pc}
	...

08010f34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8010f34:	b590      	push	{r4, r7, lr}
 8010f36:	b085      	sub	sp, #20
 8010f38:	af00      	add	r7, sp, #0
 8010f3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8010f3c:	230f      	movs	r3, #15
 8010f3e:	18fb      	adds	r3, r7, r3
 8010f40:	2200      	movs	r2, #0
 8010f42:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0U)
 8010f44:	4b1d      	ldr	r3, [pc, #116]	@ (8010fbc <HAL_InitTick+0x88>)
 8010f46:	781b      	ldrb	r3, [r3, #0]
 8010f48:	2b00      	cmp	r3, #0
 8010f4a:	d02b      	beq.n	8010fa4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8010f4c:	4b1c      	ldr	r3, [pc, #112]	@ (8010fc0 <HAL_InitTick+0x8c>)
 8010f4e:	681c      	ldr	r4, [r3, #0]
 8010f50:	4b1a      	ldr	r3, [pc, #104]	@ (8010fbc <HAL_InitTick+0x88>)
 8010f52:	781b      	ldrb	r3, [r3, #0]
 8010f54:	0019      	movs	r1, r3
 8010f56:	23fa      	movs	r3, #250	@ 0xfa
 8010f58:	0098      	lsls	r0, r3, #2
 8010f5a:	f7ef f8fb 	bl	8000154 <__udivsi3>
 8010f5e:	0003      	movs	r3, r0
 8010f60:	0019      	movs	r1, r3
 8010f62:	0020      	movs	r0, r4
 8010f64:	f7ef f8f6 	bl	8000154 <__udivsi3>
 8010f68:	0003      	movs	r3, r0
 8010f6a:	0018      	movs	r0, r3
 8010f6c:	f001 fe1d 	bl	8012baa <HAL_SYSTICK_Config>
 8010f70:	1e03      	subs	r3, r0, #0
 8010f72:	d112      	bne.n	8010f9a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	2b03      	cmp	r3, #3
 8010f78:	d80a      	bhi.n	8010f90 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8010f7a:	6879      	ldr	r1, [r7, #4]
 8010f7c:	2301      	movs	r3, #1
 8010f7e:	425b      	negs	r3, r3
 8010f80:	2200      	movs	r2, #0
 8010f82:	0018      	movs	r0, r3
 8010f84:	f001 fddc 	bl	8012b40 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8010f88:	4b0e      	ldr	r3, [pc, #56]	@ (8010fc4 <HAL_InitTick+0x90>)
 8010f8a:	687a      	ldr	r2, [r7, #4]
 8010f8c:	601a      	str	r2, [r3, #0]
 8010f8e:	e00d      	b.n	8010fac <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8010f90:	230f      	movs	r3, #15
 8010f92:	18fb      	adds	r3, r7, r3
 8010f94:	2201      	movs	r2, #1
 8010f96:	701a      	strb	r2, [r3, #0]
 8010f98:	e008      	b.n	8010fac <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8010f9a:	230f      	movs	r3, #15
 8010f9c:	18fb      	adds	r3, r7, r3
 8010f9e:	2201      	movs	r2, #1
 8010fa0:	701a      	strb	r2, [r3, #0]
 8010fa2:	e003      	b.n	8010fac <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8010fa4:	230f      	movs	r3, #15
 8010fa6:	18fb      	adds	r3, r7, r3
 8010fa8:	2201      	movs	r2, #1
 8010faa:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8010fac:	230f      	movs	r3, #15
 8010fae:	18fb      	adds	r3, r7, r3
 8010fb0:	781b      	ldrb	r3, [r3, #0]
}
 8010fb2:	0018      	movs	r0, r3
 8010fb4:	46bd      	mov	sp, r7
 8010fb6:	b005      	add	sp, #20
 8010fb8:	bd90      	pop	{r4, r7, pc}
 8010fba:	46c0      	nop			@ (mov r8, r8)
 8010fbc:	20000024 	.word	0x20000024
 8010fc0:	20000000 	.word	0x20000000
 8010fc4:	20000020 	.word	0x20000020

08010fc8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8010fc8:	b580      	push	{r7, lr}
 8010fca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8010fcc:	4b05      	ldr	r3, [pc, #20]	@ (8010fe4 <HAL_IncTick+0x1c>)
 8010fce:	781b      	ldrb	r3, [r3, #0]
 8010fd0:	001a      	movs	r2, r3
 8010fd2:	4b05      	ldr	r3, [pc, #20]	@ (8010fe8 <HAL_IncTick+0x20>)
 8010fd4:	681b      	ldr	r3, [r3, #0]
 8010fd6:	18d2      	adds	r2, r2, r3
 8010fd8:	4b03      	ldr	r3, [pc, #12]	@ (8010fe8 <HAL_IncTick+0x20>)
 8010fda:	601a      	str	r2, [r3, #0]
}
 8010fdc:	46c0      	nop			@ (mov r8, r8)
 8010fde:	46bd      	mov	sp, r7
 8010fe0:	bd80      	pop	{r7, pc}
 8010fe2:	46c0      	nop			@ (mov r8, r8)
 8010fe4:	20000024 	.word	0x20000024
 8010fe8:	20003b50 	.word	0x20003b50

08010fec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8010fec:	b580      	push	{r7, lr}
 8010fee:	af00      	add	r7, sp, #0
  return uwTick;
 8010ff0:	4b02      	ldr	r3, [pc, #8]	@ (8010ffc <HAL_GetTick+0x10>)
 8010ff2:	681b      	ldr	r3, [r3, #0]
}
 8010ff4:	0018      	movs	r0, r3
 8010ff6:	46bd      	mov	sp, r7
 8010ff8:	bd80      	pop	{r7, pc}
 8010ffa:	46c0      	nop			@ (mov r8, r8)
 8010ffc:	20003b50 	.word	0x20003b50

08011000 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8011000:	b580      	push	{r7, lr}
 8011002:	b084      	sub	sp, #16
 8011004:	af00      	add	r7, sp, #0
 8011006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8011008:	f7ff fff0 	bl	8010fec <HAL_GetTick>
 801100c:	0003      	movs	r3, r0
 801100e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8011010:	687b      	ldr	r3, [r7, #4]
 8011012:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8011014:	68fb      	ldr	r3, [r7, #12]
 8011016:	3301      	adds	r3, #1
 8011018:	d005      	beq.n	8011026 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 801101a:	4b0a      	ldr	r3, [pc, #40]	@ (8011044 <HAL_Delay+0x44>)
 801101c:	781b      	ldrb	r3, [r3, #0]
 801101e:	001a      	movs	r2, r3
 8011020:	68fb      	ldr	r3, [r7, #12]
 8011022:	189b      	adds	r3, r3, r2
 8011024:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8011026:	46c0      	nop			@ (mov r8, r8)
 8011028:	f7ff ffe0 	bl	8010fec <HAL_GetTick>
 801102c:	0002      	movs	r2, r0
 801102e:	68bb      	ldr	r3, [r7, #8]
 8011030:	1ad3      	subs	r3, r2, r3
 8011032:	68fa      	ldr	r2, [r7, #12]
 8011034:	429a      	cmp	r2, r3
 8011036:	d8f7      	bhi.n	8011028 <HAL_Delay+0x28>
  {
  }
}
 8011038:	46c0      	nop			@ (mov r8, r8)
 801103a:	46c0      	nop			@ (mov r8, r8)
 801103c:	46bd      	mov	sp, r7
 801103e:	b004      	add	sp, #16
 8011040:	bd80      	pop	{r7, pc}
 8011042:	46c0      	nop			@ (mov r8, r8)
 8011044:	20000024 	.word	0x20000024

08011048 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8011048:	b580      	push	{r7, lr}
 801104a:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 801104c:	4b04      	ldr	r3, [pc, #16]	@ (8011060 <HAL_SuspendTick+0x18>)
 801104e:	681a      	ldr	r2, [r3, #0]
 8011050:	4b03      	ldr	r3, [pc, #12]	@ (8011060 <HAL_SuspendTick+0x18>)
 8011052:	2102      	movs	r1, #2
 8011054:	438a      	bics	r2, r1
 8011056:	601a      	str	r2, [r3, #0]
}
 8011058:	46c0      	nop			@ (mov r8, r8)
 801105a:	46bd      	mov	sp, r7
 801105c:	bd80      	pop	{r7, pc}
 801105e:	46c0      	nop			@ (mov r8, r8)
 8011060:	e000e010 	.word	0xe000e010

08011064 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8011064:	b580      	push	{r7, lr}
 8011066:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8011068:	4b04      	ldr	r3, [pc, #16]	@ (801107c <HAL_ResumeTick+0x18>)
 801106a:	681a      	ldr	r2, [r3, #0]
 801106c:	4b03      	ldr	r3, [pc, #12]	@ (801107c <HAL_ResumeTick+0x18>)
 801106e:	2102      	movs	r1, #2
 8011070:	430a      	orrs	r2, r1
 8011072:	601a      	str	r2, [r3, #0]
}
 8011074:	46c0      	nop			@ (mov r8, r8)
 8011076:	46bd      	mov	sp, r7
 8011078:	bd80      	pop	{r7, pc}
 801107a:	46c0      	nop			@ (mov r8, r8)
 801107c:	e000e010 	.word	0xe000e010

08011080 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8011080:	b580      	push	{r7, lr}
 8011082:	b082      	sub	sp, #8
 8011084:	af00      	add	r7, sp, #0
 8011086:	6078      	str	r0, [r7, #4]
 8011088:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	681b      	ldr	r3, [r3, #0]
 801108e:	4a05      	ldr	r2, [pc, #20]	@ (80110a4 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8011090:	401a      	ands	r2, r3
 8011092:	683b      	ldr	r3, [r7, #0]
 8011094:	431a      	orrs	r2, r3
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	601a      	str	r2, [r3, #0]
}
 801109a:	46c0      	nop			@ (mov r8, r8)
 801109c:	46bd      	mov	sp, r7
 801109e:	b002      	add	sp, #8
 80110a0:	bd80      	pop	{r7, pc}
 80110a2:	46c0      	nop			@ (mov r8, r8)
 80110a4:	fe3fffff 	.word	0xfe3fffff

080110a8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80110a8:	b580      	push	{r7, lr}
 80110aa:	b082      	sub	sp, #8
 80110ac:	af00      	add	r7, sp, #0
 80110ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	681a      	ldr	r2, [r3, #0]
 80110b4:	23e0      	movs	r3, #224	@ 0xe0
 80110b6:	045b      	lsls	r3, r3, #17
 80110b8:	4013      	ands	r3, r2
}
 80110ba:	0018      	movs	r0, r3
 80110bc:	46bd      	mov	sp, r7
 80110be:	b002      	add	sp, #8
 80110c0:	bd80      	pop	{r7, pc}

080110c2 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80110c2:	b580      	push	{r7, lr}
 80110c4:	b084      	sub	sp, #16
 80110c6:	af00      	add	r7, sp, #0
 80110c8:	60f8      	str	r0, [r7, #12]
 80110ca:	60b9      	str	r1, [r7, #8]
 80110cc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80110ce:	68fb      	ldr	r3, [r7, #12]
 80110d0:	695b      	ldr	r3, [r3, #20]
 80110d2:	68ba      	ldr	r2, [r7, #8]
 80110d4:	2104      	movs	r1, #4
 80110d6:	400a      	ands	r2, r1
 80110d8:	2107      	movs	r1, #7
 80110da:	4091      	lsls	r1, r2
 80110dc:	000a      	movs	r2, r1
 80110de:	43d2      	mvns	r2, r2
 80110e0:	401a      	ands	r2, r3
 80110e2:	68bb      	ldr	r3, [r7, #8]
 80110e4:	2104      	movs	r1, #4
 80110e6:	400b      	ands	r3, r1
 80110e8:	6879      	ldr	r1, [r7, #4]
 80110ea:	4099      	lsls	r1, r3
 80110ec:	000b      	movs	r3, r1
 80110ee:	431a      	orrs	r2, r3
 80110f0:	68fb      	ldr	r3, [r7, #12]
 80110f2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80110f4:	46c0      	nop			@ (mov r8, r8)
 80110f6:	46bd      	mov	sp, r7
 80110f8:	b004      	add	sp, #16
 80110fa:	bd80      	pop	{r7, pc}

080110fc <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80110fc:	b580      	push	{r7, lr}
 80110fe:	b082      	sub	sp, #8
 8011100:	af00      	add	r7, sp, #0
 8011102:	6078      	str	r0, [r7, #4]
 8011104:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	695b      	ldr	r3, [r3, #20]
 801110a:	683a      	ldr	r2, [r7, #0]
 801110c:	2104      	movs	r1, #4
 801110e:	400a      	ands	r2, r1
 8011110:	2107      	movs	r1, #7
 8011112:	4091      	lsls	r1, r2
 8011114:	000a      	movs	r2, r1
 8011116:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8011118:	683b      	ldr	r3, [r7, #0]
 801111a:	2104      	movs	r1, #4
 801111c:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 801111e:	40da      	lsrs	r2, r3
 8011120:	0013      	movs	r3, r2
}
 8011122:	0018      	movs	r0, r3
 8011124:	46bd      	mov	sp, r7
 8011126:	b002      	add	sp, #8
 8011128:	bd80      	pop	{r7, pc}

0801112a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 801112a:	b580      	push	{r7, lr}
 801112c:	b082      	sub	sp, #8
 801112e:	af00      	add	r7, sp, #0
 8011130:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8011132:	687b      	ldr	r3, [r7, #4]
 8011134:	68da      	ldr	r2, [r3, #12]
 8011136:	23c0      	movs	r3, #192	@ 0xc0
 8011138:	011b      	lsls	r3, r3, #4
 801113a:	4013      	ands	r3, r2
 801113c:	d101      	bne.n	8011142 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 801113e:	2301      	movs	r3, #1
 8011140:	e000      	b.n	8011144 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8011142:	2300      	movs	r3, #0
}
 8011144:	0018      	movs	r0, r3
 8011146:	46bd      	mov	sp, r7
 8011148:	b002      	add	sp, #8
 801114a:	bd80      	pop	{r7, pc}

0801114c <LL_ADC_REG_SetSequencerRanks>:
  *         @arg @ref LL_ADC_CHANNEL_VBAT
  *         @arg @ref LL_ADC_CHANNEL_DACCH1
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 801114c:	b580      	push	{r7, lr}
 801114e:	b084      	sub	sp, #16
 8011150:	af00      	add	r7, sp, #0
 8011152:	60f8      	str	r0, [r7, #12]
 8011154:	60b9      	str	r1, [r7, #8]
 8011156:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8011158:	68fb      	ldr	r3, [r7, #12]
 801115a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801115c:	68ba      	ldr	r2, [r7, #8]
 801115e:	211f      	movs	r1, #31
 8011160:	400a      	ands	r2, r1
 8011162:	210f      	movs	r1, #15
 8011164:	4091      	lsls	r1, r2
 8011166:	000a      	movs	r2, r1
 8011168:	43d2      	mvns	r2, r2
 801116a:	401a      	ands	r2, r3
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	0e9b      	lsrs	r3, r3, #26
 8011170:	210f      	movs	r1, #15
 8011172:	4019      	ands	r1, r3
 8011174:	68bb      	ldr	r3, [r7, #8]
 8011176:	201f      	movs	r0, #31
 8011178:	4003      	ands	r3, r0
 801117a:	4099      	lsls	r1, r3
 801117c:	000b      	movs	r3, r1
 801117e:	431a      	orrs	r2, r3
 8011180:	68fb      	ldr	r3, [r7, #12]
 8011182:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8011184:	46c0      	nop			@ (mov r8, r8)
 8011186:	46bd      	mov	sp, r7
 8011188:	b004      	add	sp, #16
 801118a:	bd80      	pop	{r7, pc}

0801118c <LL_ADC_REG_SetSequencerChAdd>:
  *         @arg @ref LL_ADC_CHANNEL_VBAT
  *         @arg @ref LL_ADC_CHANNEL_DACCH1
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 801118c:	b580      	push	{r7, lr}
 801118e:	b082      	sub	sp, #8
 8011190:	af00      	add	r7, sp, #0
 8011192:	6078      	str	r0, [r7, #4]
 8011194:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801119a:	683b      	ldr	r3, [r7, #0]
 801119c:	025b      	lsls	r3, r3, #9
 801119e:	0a5b      	lsrs	r3, r3, #9
 80111a0:	431a      	orrs	r2, r3
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80111a6:	46c0      	nop			@ (mov r8, r8)
 80111a8:	46bd      	mov	sp, r7
 80111aa:	b002      	add	sp, #8
 80111ac:	bd80      	pop	{r7, pc}

080111ae <LL_ADC_REG_SetSequencerChRem>:
  *         @arg @ref LL_ADC_CHANNEL_VBAT
  *         @arg @ref LL_ADC_CHANNEL_DACCH1
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80111ae:	b580      	push	{r7, lr}
 80111b0:	b082      	sub	sp, #8
 80111b2:	af00      	add	r7, sp, #0
 80111b4:	6078      	str	r0, [r7, #4]
 80111b6:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80111bc:	683a      	ldr	r2, [r7, #0]
 80111be:	0252      	lsls	r2, r2, #9
 80111c0:	0a52      	lsrs	r2, r2, #9
 80111c2:	43d2      	mvns	r2, r2
 80111c4:	401a      	ands	r2, r3
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80111ca:	46c0      	nop			@ (mov r8, r8)
 80111cc:	46bd      	mov	sp, r7
 80111ce:	b002      	add	sp, #8
 80111d0:	bd80      	pop	{r7, pc}

080111d2 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 80111d2:	b580      	push	{r7, lr}
 80111d4:	b082      	sub	sp, #8
 80111d6:	af00      	add	r7, sp, #0
 80111d8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	68db      	ldr	r3, [r3, #12]
 80111de:	2203      	movs	r2, #3
 80111e0:	4013      	ands	r3, r2
}
 80111e2:	0018      	movs	r0, r3
 80111e4:	46bd      	mov	sp, r7
 80111e6:	b002      	add	sp, #8
 80111e8:	bd80      	pop	{r7, pc}
	...

080111ec <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80111ec:	b580      	push	{r7, lr}
 80111ee:	b084      	sub	sp, #16
 80111f0:	af00      	add	r7, sp, #0
 80111f2:	60f8      	str	r0, [r7, #12]
 80111f4:	60b9      	str	r1, [r7, #8]
 80111f6:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80111f8:	68fb      	ldr	r3, [r7, #12]
 80111fa:	695b      	ldr	r3, [r3, #20]
 80111fc:	68ba      	ldr	r2, [r7, #8]
 80111fe:	0212      	lsls	r2, r2, #8
 8011200:	43d2      	mvns	r2, r2
 8011202:	401a      	ands	r2, r3
 8011204:	68bb      	ldr	r3, [r7, #8]
 8011206:	021b      	lsls	r3, r3, #8
 8011208:	6879      	ldr	r1, [r7, #4]
 801120a:	400b      	ands	r3, r1
 801120c:	4904      	ldr	r1, [pc, #16]	@ (8011220 <LL_ADC_SetChannelSamplingTime+0x34>)
 801120e:	400b      	ands	r3, r1
 8011210:	431a      	orrs	r2, r3
 8011212:	68fb      	ldr	r3, [r7, #12]
 8011214:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8011216:	46c0      	nop			@ (mov r8, r8)
 8011218:	46bd      	mov	sp, r7
 801121a:	b004      	add	sp, #16
 801121c:	bd80      	pop	{r7, pc}
 801121e:	46c0      	nop			@ (mov r8, r8)
 8011220:	7fffff00 	.word	0x7fffff00

08011224 <LL_ADC_SetAnalogWDMonitChannels>:
  *         @arg @ref LL_ADC_AWD_CH_VBAT_REG
  *         @arg @ref LL_ADC_AWD_CH_DACCH1_REG
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 8011224:	b580      	push	{r7, lr}
 8011226:	b086      	sub	sp, #24
 8011228:	af00      	add	r7, sp, #0
 801122a:	60f8      	str	r0, [r7, #12]
 801122c:	60b9      	str	r1, [r7, #8]
 801122e:	607a      	str	r2, [r7, #4]
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg;

  if (AWDy == LL_ADC_AWD1)
 8011230:	68bb      	ldr	r3, [r7, #8]
 8011232:	4a11      	ldr	r2, [pc, #68]	@ (8011278 <LL_ADC_SetAnalogWDMonitChannels+0x54>)
 8011234:	4293      	cmp	r3, r2
 8011236:	d103      	bne.n	8011240 <LL_ADC_SetAnalogWDMonitChannels+0x1c>
  {
    preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR1, 0UL);
 8011238:	68fb      	ldr	r3, [r7, #12]
 801123a:	330c      	adds	r3, #12
 801123c:	617b      	str	r3, [r7, #20]
 801123e:	e009      	b.n	8011254 <LL_ADC_SetAnalogWDMonitChannels+0x30>
  }
  else
  {
    preg = __ADC_PTR_REG_OFFSET(ADCx->AWD2CR,
 8011240:	68fb      	ldr	r3, [r7, #12]
 8011242:	33a0      	adds	r3, #160	@ 0xa0
 8011244:	0019      	movs	r1, r3
 8011246:	68bb      	ldr	r3, [r7, #8]
 8011248:	0d5b      	lsrs	r3, r3, #21
 801124a:	009b      	lsls	r3, r3, #2
 801124c:	2204      	movs	r2, #4
 801124e:	4013      	ands	r3, r2
 8011250:	18cb      	adds	r3, r1, r3
 8011252:	617b      	str	r3, [r7, #20]
                                ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK)) >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL));
  }

  MODIFY_REG(*preg,
 8011254:	697b      	ldr	r3, [r7, #20]
 8011256:	681b      	ldr	r3, [r3, #0]
 8011258:	68ba      	ldr	r2, [r7, #8]
 801125a:	4908      	ldr	r1, [pc, #32]	@ (801127c <LL_ADC_SetAnalogWDMonitChannels+0x58>)
 801125c:	400a      	ands	r2, r1
 801125e:	43d2      	mvns	r2, r2
 8011260:	401a      	ands	r2, r3
 8011262:	687b      	ldr	r3, [r7, #4]
 8011264:	68b9      	ldr	r1, [r7, #8]
 8011266:	400b      	ands	r3, r1
 8011268:	431a      	orrs	r2, r3
 801126a:	697b      	ldr	r3, [r7, #20]
 801126c:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 801126e:	46c0      	nop			@ (mov r8, r8)
 8011270:	46bd      	mov	sp, r7
 8011272:	b006      	add	sp, #24
 8011274:	bd80      	pop	{r7, pc}
 8011276:	46c0      	nop			@ (mov r8, r8)
 8011278:	7cc00000 	.word	0x7cc00000
 801127c:	7cc7ffff 	.word	0x7cc7ffff

08011280 <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 8011280:	b580      	push	{r7, lr}
 8011282:	b086      	sub	sp, #24
 8011284:	af00      	add	r7, sp, #0
 8011286:	60f8      	str	r0, [r7, #12]
 8011288:	60b9      	str	r1, [r7, #8]
 801128a:	607a      	str	r2, [r7, #4]
 801128c:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->AWD1TR,
 801128e:	68fb      	ldr	r3, [r7, #12]
 8011290:	3320      	adds	r3, #32
 8011292:	0018      	movs	r0, r3
 8011294:	68bb      	ldr	r3, [r7, #8]
 8011296:	0d1b      	lsrs	r3, r3, #20
 8011298:	2203      	movs	r2, #3
 801129a:	401a      	ands	r2, r3
 801129c:	68bb      	ldr	r3, [r7, #8]
 801129e:	0d5b      	lsrs	r3, r3, #21
 80112a0:	2101      	movs	r1, #1
 80112a2:	400b      	ands	r3, r1
 80112a4:	18d3      	adds	r3, r2, r3
 80112a6:	009b      	lsls	r3, r3, #2
 80112a8:	18c3      	adds	r3, r0, r3
 80112aa:	617b      	str	r3, [r7, #20]
                                              >> (ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS))
                                             + ((ADC_AWD_CR3_REGOFFSET & AWDy)
                                                >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL))
                                            );

  MODIFY_REG(*preg,
 80112ac:	697b      	ldr	r3, [r7, #20]
 80112ae:	681b      	ldr	r3, [r3, #0]
 80112b0:	4a06      	ldr	r2, [pc, #24]	@ (80112cc <LL_ADC_ConfigAnalogWDThresholds+0x4c>)
 80112b2:	401a      	ands	r2, r3
 80112b4:	687b      	ldr	r3, [r7, #4]
 80112b6:	0419      	lsls	r1, r3, #16
 80112b8:	683b      	ldr	r3, [r7, #0]
 80112ba:	430b      	orrs	r3, r1
 80112bc:	431a      	orrs	r2, r3
 80112be:	697b      	ldr	r3, [r7, #20]
 80112c0:	601a      	str	r2, [r3, #0]
             ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
}
 80112c2:	46c0      	nop			@ (mov r8, r8)
 80112c4:	46bd      	mov	sp, r7
 80112c6:	b006      	add	sp, #24
 80112c8:	bd80      	pop	{r7, pc}
 80112ca:	46c0      	nop			@ (mov r8, r8)
 80112cc:	f000f000 	.word	0xf000f000

080112d0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80112d0:	b580      	push	{r7, lr}
 80112d2:	b082      	sub	sp, #8
 80112d4:	af00      	add	r7, sp, #0
 80112d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	689b      	ldr	r3, [r3, #8]
 80112dc:	4a05      	ldr	r2, [pc, #20]	@ (80112f4 <LL_ADC_EnableInternalRegulator+0x24>)
 80112de:	4013      	ands	r3, r2
 80112e0:	2280      	movs	r2, #128	@ 0x80
 80112e2:	0552      	lsls	r2, r2, #21
 80112e4:	431a      	orrs	r2, r3
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80112ea:	46c0      	nop			@ (mov r8, r8)
 80112ec:	46bd      	mov	sp, r7
 80112ee:	b002      	add	sp, #8
 80112f0:	bd80      	pop	{r7, pc}
 80112f2:	46c0      	nop			@ (mov r8, r8)
 80112f4:	6fffffe8 	.word	0x6fffffe8

080112f8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80112f8:	b580      	push	{r7, lr}
 80112fa:	b082      	sub	sp, #8
 80112fc:	af00      	add	r7, sp, #0
 80112fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	689a      	ldr	r2, [r3, #8]
 8011304:	2380      	movs	r3, #128	@ 0x80
 8011306:	055b      	lsls	r3, r3, #21
 8011308:	401a      	ands	r2, r3
 801130a:	2380      	movs	r3, #128	@ 0x80
 801130c:	055b      	lsls	r3, r3, #21
 801130e:	429a      	cmp	r2, r3
 8011310:	d101      	bne.n	8011316 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8011312:	2301      	movs	r3, #1
 8011314:	e000      	b.n	8011318 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8011316:	2300      	movs	r3, #0
}
 8011318:	0018      	movs	r0, r3
 801131a:	46bd      	mov	sp, r7
 801131c:	b002      	add	sp, #8
 801131e:	bd80      	pop	{r7, pc}

08011320 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8011320:	b580      	push	{r7, lr}
 8011322:	b082      	sub	sp, #8
 8011324:	af00      	add	r7, sp, #0
 8011326:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	689b      	ldr	r3, [r3, #8]
 801132c:	4a04      	ldr	r2, [pc, #16]	@ (8011340 <LL_ADC_Enable+0x20>)
 801132e:	4013      	ands	r3, r2
 8011330:	2201      	movs	r2, #1
 8011332:	431a      	orrs	r2, r3
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8011338:	46c0      	nop			@ (mov r8, r8)
 801133a:	46bd      	mov	sp, r7
 801133c:	b002      	add	sp, #8
 801133e:	bd80      	pop	{r7, pc}
 8011340:	7fffffe8 	.word	0x7fffffe8

08011344 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8011344:	b580      	push	{r7, lr}
 8011346:	b082      	sub	sp, #8
 8011348:	af00      	add	r7, sp, #0
 801134a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	689b      	ldr	r3, [r3, #8]
 8011350:	4a04      	ldr	r2, [pc, #16]	@ (8011364 <LL_ADC_Disable+0x20>)
 8011352:	4013      	ands	r3, r2
 8011354:	2202      	movs	r2, #2
 8011356:	431a      	orrs	r2, r3
 8011358:	687b      	ldr	r3, [r7, #4]
 801135a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 801135c:	46c0      	nop			@ (mov r8, r8)
 801135e:	46bd      	mov	sp, r7
 8011360:	b002      	add	sp, #8
 8011362:	bd80      	pop	{r7, pc}
 8011364:	7fffffe8 	.word	0x7fffffe8

08011368 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8011368:	b580      	push	{r7, lr}
 801136a:	b082      	sub	sp, #8
 801136c:	af00      	add	r7, sp, #0
 801136e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	689b      	ldr	r3, [r3, #8]
 8011374:	2201      	movs	r2, #1
 8011376:	4013      	ands	r3, r2
 8011378:	2b01      	cmp	r3, #1
 801137a:	d101      	bne.n	8011380 <LL_ADC_IsEnabled+0x18>
 801137c:	2301      	movs	r3, #1
 801137e:	e000      	b.n	8011382 <LL_ADC_IsEnabled+0x1a>
 8011380:	2300      	movs	r3, #0
}
 8011382:	0018      	movs	r0, r3
 8011384:	46bd      	mov	sp, r7
 8011386:	b002      	add	sp, #8
 8011388:	bd80      	pop	{r7, pc}

0801138a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 801138a:	b580      	push	{r7, lr}
 801138c:	b082      	sub	sp, #8
 801138e:	af00      	add	r7, sp, #0
 8011390:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	689b      	ldr	r3, [r3, #8]
 8011396:	2202      	movs	r2, #2
 8011398:	4013      	ands	r3, r2
 801139a:	2b02      	cmp	r3, #2
 801139c:	d101      	bne.n	80113a2 <LL_ADC_IsDisableOngoing+0x18>
 801139e:	2301      	movs	r3, #1
 80113a0:	e000      	b.n	80113a4 <LL_ADC_IsDisableOngoing+0x1a>
 80113a2:	2300      	movs	r3, #0
}
 80113a4:	0018      	movs	r0, r3
 80113a6:	46bd      	mov	sp, r7
 80113a8:	b002      	add	sp, #8
 80113aa:	bd80      	pop	{r7, pc}

080113ac <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80113ac:	b580      	push	{r7, lr}
 80113ae:	b082      	sub	sp, #8
 80113b0:	af00      	add	r7, sp, #0
 80113b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	689b      	ldr	r3, [r3, #8]
 80113b8:	4a04      	ldr	r2, [pc, #16]	@ (80113cc <LL_ADC_REG_StartConversion+0x20>)
 80113ba:	4013      	ands	r3, r2
 80113bc:	2204      	movs	r2, #4
 80113be:	431a      	orrs	r2, r3
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80113c4:	46c0      	nop			@ (mov r8, r8)
 80113c6:	46bd      	mov	sp, r7
 80113c8:	b002      	add	sp, #8
 80113ca:	bd80      	pop	{r7, pc}
 80113cc:	7fffffe8 	.word	0x7fffffe8

080113d0 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80113d0:	b580      	push	{r7, lr}
 80113d2:	b082      	sub	sp, #8
 80113d4:	af00      	add	r7, sp, #0
 80113d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	689b      	ldr	r3, [r3, #8]
 80113dc:	4a04      	ldr	r2, [pc, #16]	@ (80113f0 <LL_ADC_REG_StopConversion+0x20>)
 80113de:	4013      	ands	r3, r2
 80113e0:	2210      	movs	r2, #16
 80113e2:	431a      	orrs	r2, r3
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80113e8:	46c0      	nop			@ (mov r8, r8)
 80113ea:	46bd      	mov	sp, r7
 80113ec:	b002      	add	sp, #8
 80113ee:	bd80      	pop	{r7, pc}
 80113f0:	7fffffe8 	.word	0x7fffffe8

080113f4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80113f4:	b580      	push	{r7, lr}
 80113f6:	b082      	sub	sp, #8
 80113f8:	af00      	add	r7, sp, #0
 80113fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	689b      	ldr	r3, [r3, #8]
 8011400:	2204      	movs	r2, #4
 8011402:	4013      	ands	r3, r2
 8011404:	2b04      	cmp	r3, #4
 8011406:	d101      	bne.n	801140c <LL_ADC_REG_IsConversionOngoing+0x18>
 8011408:	2301      	movs	r3, #1
 801140a:	e000      	b.n	801140e <LL_ADC_REG_IsConversionOngoing+0x1a>
 801140c:	2300      	movs	r3, #0
}
 801140e:	0018      	movs	r0, r3
 8011410:	46bd      	mov	sp, r7
 8011412:	b002      	add	sp, #8
 8011414:	bd80      	pop	{r7, pc}

08011416 <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 8011416:	b580      	push	{r7, lr}
 8011418:	b082      	sub	sp, #8
 801141a:	af00      	add	r7, sp, #0
 801141c:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 801141e:	687b      	ldr	r3, [r7, #4]
 8011420:	2280      	movs	r2, #128	@ 0x80
 8011422:	601a      	str	r2, [r3, #0]
}
 8011424:	46c0      	nop			@ (mov r8, r8)
 8011426:	46bd      	mov	sp, r7
 8011428:	b002      	add	sp, #8
 801142a:	bd80      	pop	{r7, pc}

0801142c <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 801142c:	b580      	push	{r7, lr}
 801142e:	b082      	sub	sp, #8
 8011430:	af00      	add	r7, sp, #0
 8011432:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	2280      	movs	r2, #128	@ 0x80
 8011438:	0052      	lsls	r2, r2, #1
 801143a:	601a      	str	r2, [r3, #0]
}
 801143c:	46c0      	nop			@ (mov r8, r8)
 801143e:	46bd      	mov	sp, r7
 8011440:	b002      	add	sp, #8
 8011442:	bd80      	pop	{r7, pc}

08011444 <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 8011444:	b580      	push	{r7, lr}
 8011446:	b082      	sub	sp, #8
 8011448:	af00      	add	r7, sp, #0
 801144a:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	2280      	movs	r2, #128	@ 0x80
 8011450:	0092      	lsls	r2, r2, #2
 8011452:	601a      	str	r2, [r3, #0]
}
 8011454:	46c0      	nop			@ (mov r8, r8)
 8011456:	46bd      	mov	sp, r7
 8011458:	b002      	add	sp, #8
 801145a:	bd80      	pop	{r7, pc}

0801145c <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 801145c:	b580      	push	{r7, lr}
 801145e:	b082      	sub	sp, #8
 8011460:	af00      	add	r7, sp, #0
 8011462:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8011464:	687b      	ldr	r3, [r7, #4]
 8011466:	685b      	ldr	r3, [r3, #4]
 8011468:	2280      	movs	r2, #128	@ 0x80
 801146a:	431a      	orrs	r2, r3
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	605a      	str	r2, [r3, #4]
}
 8011470:	46c0      	nop			@ (mov r8, r8)
 8011472:	46bd      	mov	sp, r7
 8011474:	b002      	add	sp, #8
 8011476:	bd80      	pop	{r7, pc}

08011478 <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 8011478:	b580      	push	{r7, lr}
 801147a:	b082      	sub	sp, #8
 801147c:	af00      	add	r7, sp, #0
 801147e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	685b      	ldr	r3, [r3, #4]
 8011484:	2280      	movs	r2, #128	@ 0x80
 8011486:	0052      	lsls	r2, r2, #1
 8011488:	431a      	orrs	r2, r3
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	605a      	str	r2, [r3, #4]
}
 801148e:	46c0      	nop			@ (mov r8, r8)
 8011490:	46bd      	mov	sp, r7
 8011492:	b002      	add	sp, #8
 8011494:	bd80      	pop	{r7, pc}

08011496 <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 8011496:	b580      	push	{r7, lr}
 8011498:	b082      	sub	sp, #8
 801149a:	af00      	add	r7, sp, #0
 801149c:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	685b      	ldr	r3, [r3, #4]
 80114a2:	2280      	movs	r2, #128	@ 0x80
 80114a4:	0092      	lsls	r2, r2, #2
 80114a6:	431a      	orrs	r2, r3
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	605a      	str	r2, [r3, #4]
}
 80114ac:	46c0      	nop			@ (mov r8, r8)
 80114ae:	46bd      	mov	sp, r7
 80114b0:	b002      	add	sp, #8
 80114b2:	bd80      	pop	{r7, pc}

080114b4 <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 80114b4:	b580      	push	{r7, lr}
 80114b6:	b082      	sub	sp, #8
 80114b8:	af00      	add	r7, sp, #0
 80114ba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	685b      	ldr	r3, [r3, #4]
 80114c0:	2280      	movs	r2, #128	@ 0x80
 80114c2:	4393      	bics	r3, r2
 80114c4:	001a      	movs	r2, r3
 80114c6:	687b      	ldr	r3, [r7, #4]
 80114c8:	605a      	str	r2, [r3, #4]
}
 80114ca:	46c0      	nop			@ (mov r8, r8)
 80114cc:	46bd      	mov	sp, r7
 80114ce:	b002      	add	sp, #8
 80114d0:	bd80      	pop	{r7, pc}
	...

080114d4 <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 80114d4:	b580      	push	{r7, lr}
 80114d6:	b082      	sub	sp, #8
 80114d8:	af00      	add	r7, sp, #0
 80114da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	685b      	ldr	r3, [r3, #4]
 80114e0:	4a03      	ldr	r2, [pc, #12]	@ (80114f0 <LL_ADC_DisableIT_AWD2+0x1c>)
 80114e2:	401a      	ands	r2, r3
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	605a      	str	r2, [r3, #4]
}
 80114e8:	46c0      	nop			@ (mov r8, r8)
 80114ea:	46bd      	mov	sp, r7
 80114ec:	b002      	add	sp, #8
 80114ee:	bd80      	pop	{r7, pc}
 80114f0:	fffffeff 	.word	0xfffffeff

080114f4 <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 80114f4:	b580      	push	{r7, lr}
 80114f6:	b082      	sub	sp, #8
 80114f8:	af00      	add	r7, sp, #0
 80114fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	685b      	ldr	r3, [r3, #4]
 8011500:	4a03      	ldr	r2, [pc, #12]	@ (8011510 <LL_ADC_DisableIT_AWD3+0x1c>)
 8011502:	401a      	ands	r2, r3
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	605a      	str	r2, [r3, #4]
}
 8011508:	46c0      	nop			@ (mov r8, r8)
 801150a:	46bd      	mov	sp, r7
 801150c:	b002      	add	sp, #8
 801150e:	bd80      	pop	{r7, pc}
 8011510:	fffffdff 	.word	0xfffffdff

08011514 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8011514:	b580      	push	{r7, lr}
 8011516:	b088      	sub	sp, #32
 8011518:	af00      	add	r7, sp, #0
 801151a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 801151c:	231f      	movs	r3, #31
 801151e:	18fb      	adds	r3, r7, r3
 8011520:	2200      	movs	r2, #0
 8011522:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8011524:	2300      	movs	r3, #0
 8011526:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8011528:	2300      	movs	r3, #0
 801152a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 801152c:	2300      	movs	r3, #0
 801152e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8011530:	687b      	ldr	r3, [r7, #4]
 8011532:	2b00      	cmp	r3, #0
 8011534:	d101      	bne.n	801153a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8011536:	2301      	movs	r3, #1
 8011538:	e17f      	b.n	801183a <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801153e:	2b00      	cmp	r3, #0
 8011540:	d10a      	bne.n	8011558 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8011542:	687b      	ldr	r3, [r7, #4]
 8011544:	0018      	movs	r0, r3
 8011546:	f7f3 fc8f 	bl	8004e68 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 801154a:	687b      	ldr	r3, [r7, #4]
 801154c:	2200      	movs	r2, #0
 801154e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	2254      	movs	r2, #84	@ 0x54
 8011554:	2100      	movs	r1, #0
 8011556:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8011558:	687b      	ldr	r3, [r7, #4]
 801155a:	681b      	ldr	r3, [r3, #0]
 801155c:	0018      	movs	r0, r3
 801155e:	f7ff fecb 	bl	80112f8 <LL_ADC_IsInternalRegulatorEnabled>
 8011562:	1e03      	subs	r3, r0, #0
 8011564:	d115      	bne.n	8011592 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	681b      	ldr	r3, [r3, #0]
 801156a:	0018      	movs	r0, r3
 801156c:	f7ff feb0 	bl	80112d0 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8011570:	4bb4      	ldr	r3, [pc, #720]	@ (8011844 <HAL_ADC_Init+0x330>)
 8011572:	681b      	ldr	r3, [r3, #0]
 8011574:	49b4      	ldr	r1, [pc, #720]	@ (8011848 <HAL_ADC_Init+0x334>)
 8011576:	0018      	movs	r0, r3
 8011578:	f7ee fdec 	bl	8000154 <__udivsi3>
 801157c:	0003      	movs	r3, r0
 801157e:	3301      	adds	r3, #1
 8011580:	005b      	lsls	r3, r3, #1
 8011582:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8011584:	e002      	b.n	801158c <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8011586:	68fb      	ldr	r3, [r7, #12]
 8011588:	3b01      	subs	r3, #1
 801158a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 801158c:	68fb      	ldr	r3, [r7, #12]
 801158e:	2b00      	cmp	r3, #0
 8011590:	d1f9      	bne.n	8011586 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8011592:	687b      	ldr	r3, [r7, #4]
 8011594:	681b      	ldr	r3, [r3, #0]
 8011596:	0018      	movs	r0, r3
 8011598:	f7ff feae 	bl	80112f8 <LL_ADC_IsInternalRegulatorEnabled>
 801159c:	1e03      	subs	r3, r0, #0
 801159e:	d10f      	bne.n	80115c0 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80115a4:	2210      	movs	r2, #16
 80115a6:	431a      	orrs	r2, r3
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80115ac:	687b      	ldr	r3, [r7, #4]
 80115ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80115b0:	2201      	movs	r2, #1
 80115b2:	431a      	orrs	r2, r3
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80115b8:	231f      	movs	r3, #31
 80115ba:	18fb      	adds	r3, r7, r3
 80115bc:	2201      	movs	r2, #1
 80115be:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	681b      	ldr	r3, [r3, #0]
 80115c4:	0018      	movs	r0, r3
 80115c6:	f7ff ff15 	bl	80113f4 <LL_ADC_REG_IsConversionOngoing>
 80115ca:	0003      	movs	r3, r0
 80115cc:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80115ce:	687b      	ldr	r3, [r7, #4]
 80115d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80115d2:	2210      	movs	r2, #16
 80115d4:	4013      	ands	r3, r2
 80115d6:	d000      	beq.n	80115da <HAL_ADC_Init+0xc6>
 80115d8:	e122      	b.n	8011820 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80115da:	693b      	ldr	r3, [r7, #16]
 80115dc:	2b00      	cmp	r3, #0
 80115de:	d000      	beq.n	80115e2 <HAL_ADC_Init+0xce>
 80115e0:	e11e      	b.n	8011820 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80115e6:	4a99      	ldr	r2, [pc, #612]	@ (801184c <HAL_ADC_Init+0x338>)
 80115e8:	4013      	ands	r3, r2
 80115ea:	2202      	movs	r2, #2
 80115ec:	431a      	orrs	r2, r3
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	681b      	ldr	r3, [r3, #0]
 80115f6:	0018      	movs	r0, r3
 80115f8:	f7ff feb6 	bl	8011368 <LL_ADC_IsEnabled>
 80115fc:	1e03      	subs	r3, r0, #0
 80115fe:	d000      	beq.n	8011602 <HAL_ADC_Init+0xee>
 8011600:	e0ad      	b.n	801175e <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8011606:	687b      	ldr	r3, [r7, #4]
 8011608:	7e1b      	ldrb	r3, [r3, #24]
 801160a:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 801160c:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	7e5b      	ldrb	r3, [r3, #25]
 8011612:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8011614:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	7e9b      	ldrb	r3, [r3, #26]
 801161a:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 801161c:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 801161e:	687b      	ldr	r3, [r7, #4]
 8011620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011622:	2b00      	cmp	r3, #0
 8011624:	d002      	beq.n	801162c <HAL_ADC_Init+0x118>
 8011626:	2380      	movs	r3, #128	@ 0x80
 8011628:	015b      	lsls	r3, r3, #5
 801162a:	e000      	b.n	801162e <HAL_ADC_Init+0x11a>
 801162c:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 801162e:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8011630:	687b      	ldr	r3, [r7, #4]
 8011632:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8011634:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	691b      	ldr	r3, [r3, #16]
 801163a:	2b00      	cmp	r3, #0
 801163c:	da04      	bge.n	8011648 <HAL_ADC_Init+0x134>
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	691b      	ldr	r3, [r3, #16]
 8011642:	005b      	lsls	r3, r3, #1
 8011644:	085b      	lsrs	r3, r3, #1
 8011646:	e001      	b.n	801164c <HAL_ADC_Init+0x138>
 8011648:	2380      	movs	r3, #128	@ 0x80
 801164a:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 801164c:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	212c      	movs	r1, #44	@ 0x2c
 8011652:	5c5b      	ldrb	r3, [r3, r1]
 8011654:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8011656:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8011658:	69ba      	ldr	r2, [r7, #24]
 801165a:	4313      	orrs	r3, r2
 801165c:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 801165e:	687b      	ldr	r3, [r7, #4]
 8011660:	2220      	movs	r2, #32
 8011662:	5c9b      	ldrb	r3, [r3, r2]
 8011664:	2b01      	cmp	r3, #1
 8011666:	d115      	bne.n	8011694 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	7e9b      	ldrb	r3, [r3, #26]
 801166c:	2b00      	cmp	r3, #0
 801166e:	d105      	bne.n	801167c <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8011670:	69bb      	ldr	r3, [r7, #24]
 8011672:	2280      	movs	r2, #128	@ 0x80
 8011674:	0252      	lsls	r2, r2, #9
 8011676:	4313      	orrs	r3, r2
 8011678:	61bb      	str	r3, [r7, #24]
 801167a:	e00b      	b.n	8011694 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011680:	2220      	movs	r2, #32
 8011682:	431a      	orrs	r2, r3
 8011684:	687b      	ldr	r3, [r7, #4]
 8011686:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801168c:	2201      	movs	r2, #1
 801168e:	431a      	orrs	r2, r3
 8011690:	687b      	ldr	r3, [r7, #4]
 8011692:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011698:	2b00      	cmp	r3, #0
 801169a:	d00a      	beq.n	80116b2 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 801169c:	687b      	ldr	r3, [r7, #4]
 801169e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80116a0:	23e0      	movs	r3, #224	@ 0xe0
 80116a2:	005b      	lsls	r3, r3, #1
 80116a4:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80116aa:	4313      	orrs	r3, r2
 80116ac:	69ba      	ldr	r2, [r7, #24]
 80116ae:	4313      	orrs	r3, r2
 80116b0:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	681b      	ldr	r3, [r3, #0]
 80116b6:	68db      	ldr	r3, [r3, #12]
 80116b8:	4a65      	ldr	r2, [pc, #404]	@ (8011850 <HAL_ADC_Init+0x33c>)
 80116ba:	4013      	ands	r3, r2
 80116bc:	0019      	movs	r1, r3
 80116be:	687b      	ldr	r3, [r7, #4]
 80116c0:	681b      	ldr	r3, [r3, #0]
 80116c2:	69ba      	ldr	r2, [r7, #24]
 80116c4:	430a      	orrs	r2, r1
 80116c6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80116c8:	687b      	ldr	r3, [r7, #4]
 80116ca:	685b      	ldr	r3, [r3, #4]
 80116cc:	0f9b      	lsrs	r3, r3, #30
 80116ce:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 80116d0:	687b      	ldr	r3, [r7, #4]
 80116d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80116d4:	4313      	orrs	r3, r2
 80116d6:	697a      	ldr	r2, [r7, #20]
 80116d8:	4313      	orrs	r3, r2
 80116da:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 80116dc:	687b      	ldr	r3, [r7, #4]
 80116de:	223c      	movs	r2, #60	@ 0x3c
 80116e0:	5c9b      	ldrb	r3, [r3, r2]
 80116e2:	2b01      	cmp	r3, #1
 80116e4:	d111      	bne.n	801170a <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80116e6:	687b      	ldr	r3, [r7, #4]
 80116e8:	685b      	ldr	r3, [r3, #4]
 80116ea:	0f9b      	lsrs	r3, r3, #30
 80116ec:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 80116ee:	687b      	ldr	r3, [r7, #4]
 80116f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80116f2:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 80116f8:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 80116fe:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8011700:	697b      	ldr	r3, [r7, #20]
 8011702:	4313      	orrs	r3, r2
 8011704:	2201      	movs	r2, #1
 8011706:	4313      	orrs	r3, r2
 8011708:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	681b      	ldr	r3, [r3, #0]
 801170e:	691b      	ldr	r3, [r3, #16]
 8011710:	4a50      	ldr	r2, [pc, #320]	@ (8011854 <HAL_ADC_Init+0x340>)
 8011712:	4013      	ands	r3, r2
 8011714:	0019      	movs	r1, r3
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	681b      	ldr	r3, [r3, #0]
 801171a:	697a      	ldr	r2, [r7, #20]
 801171c:	430a      	orrs	r2, r1
 801171e:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	685a      	ldr	r2, [r3, #4]
 8011724:	23c0      	movs	r3, #192	@ 0xc0
 8011726:	061b      	lsls	r3, r3, #24
 8011728:	429a      	cmp	r2, r3
 801172a:	d018      	beq.n	801175e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8011730:	2380      	movs	r3, #128	@ 0x80
 8011732:	05db      	lsls	r3, r3, #23
 8011734:	429a      	cmp	r2, r3
 8011736:	d012      	beq.n	801175e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 801173c:	2380      	movs	r3, #128	@ 0x80
 801173e:	061b      	lsls	r3, r3, #24
 8011740:	429a      	cmp	r2, r3
 8011742:	d00c      	beq.n	801175e <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8011744:	4b44      	ldr	r3, [pc, #272]	@ (8011858 <HAL_ADC_Init+0x344>)
 8011746:	681b      	ldr	r3, [r3, #0]
 8011748:	4a44      	ldr	r2, [pc, #272]	@ (801185c <HAL_ADC_Init+0x348>)
 801174a:	4013      	ands	r3, r2
 801174c:	0019      	movs	r1, r3
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	685a      	ldr	r2, [r3, #4]
 8011752:	23f0      	movs	r3, #240	@ 0xf0
 8011754:	039b      	lsls	r3, r3, #14
 8011756:	401a      	ands	r2, r3
 8011758:	4b3f      	ldr	r3, [pc, #252]	@ (8011858 <HAL_ADC_Init+0x344>)
 801175a:	430a      	orrs	r2, r1
 801175c:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	6818      	ldr	r0, [r3, #0]
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011766:	001a      	movs	r2, r3
 8011768:	2100      	movs	r1, #0
 801176a:	f7ff fcaa 	bl	80110c2 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	6818      	ldr	r0, [r3, #0]
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011776:	493a      	ldr	r1, [pc, #232]	@ (8011860 <HAL_ADC_Init+0x34c>)
 8011778:	001a      	movs	r2, r3
 801177a:	f7ff fca2 	bl	80110c2 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	691b      	ldr	r3, [r3, #16]
 8011782:	2b00      	cmp	r3, #0
 8011784:	d109      	bne.n	801179a <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8011786:	687b      	ldr	r3, [r7, #4]
 8011788:	681b      	ldr	r3, [r3, #0]
 801178a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	681b      	ldr	r3, [r3, #0]
 8011790:	2110      	movs	r1, #16
 8011792:	4249      	negs	r1, r1
 8011794:	430a      	orrs	r2, r1
 8011796:	629a      	str	r2, [r3, #40]	@ 0x28
 8011798:	e018      	b.n	80117cc <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 801179a:	687b      	ldr	r3, [r7, #4]
 801179c:	691a      	ldr	r2, [r3, #16]
 801179e:	2380      	movs	r3, #128	@ 0x80
 80117a0:	039b      	lsls	r3, r3, #14
 80117a2:	429a      	cmp	r2, r3
 80117a4:	d112      	bne.n	80117cc <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	681b      	ldr	r3, [r3, #0]
 80117aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	69db      	ldr	r3, [r3, #28]
 80117b0:	3b01      	subs	r3, #1
 80117b2:	009b      	lsls	r3, r3, #2
 80117b4:	221c      	movs	r2, #28
 80117b6:	4013      	ands	r3, r2
 80117b8:	2210      	movs	r2, #16
 80117ba:	4252      	negs	r2, r2
 80117bc:	409a      	lsls	r2, r3
 80117be:	0011      	movs	r1, r2
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	681b      	ldr	r3, [r3, #0]
 80117c8:	430a      	orrs	r2, r1
 80117ca:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80117cc:	687b      	ldr	r3, [r7, #4]
 80117ce:	681b      	ldr	r3, [r3, #0]
 80117d0:	2100      	movs	r1, #0
 80117d2:	0018      	movs	r0, r3
 80117d4:	f7ff fc92 	bl	80110fc <LL_ADC_GetSamplingTimeCommonChannels>
 80117d8:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80117de:	429a      	cmp	r2, r3
 80117e0:	d10b      	bne.n	80117fa <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	2200      	movs	r2, #0
 80117e6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80117e8:	687b      	ldr	r3, [r7, #4]
 80117ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80117ec:	2203      	movs	r2, #3
 80117ee:	4393      	bics	r3, r2
 80117f0:	2201      	movs	r2, #1
 80117f2:	431a      	orrs	r2, r3
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80117f8:	e01c      	b.n	8011834 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80117fe:	2212      	movs	r2, #18
 8011800:	4393      	bics	r3, r2
 8011802:	2210      	movs	r2, #16
 8011804:	431a      	orrs	r2, r3
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801180e:	2201      	movs	r2, #1
 8011810:	431a      	orrs	r2, r3
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8011816:	231f      	movs	r3, #31
 8011818:	18fb      	adds	r3, r7, r3
 801181a:	2201      	movs	r2, #1
 801181c:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 801181e:	e009      	b.n	8011834 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011824:	2210      	movs	r2, #16
 8011826:	431a      	orrs	r2, r3
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 801182c:	231f      	movs	r3, #31
 801182e:	18fb      	adds	r3, r7, r3
 8011830:	2201      	movs	r2, #1
 8011832:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8011834:	231f      	movs	r3, #31
 8011836:	18fb      	adds	r3, r7, r3
 8011838:	781b      	ldrb	r3, [r3, #0]
}
 801183a:	0018      	movs	r0, r3
 801183c:	46bd      	mov	sp, r7
 801183e:	b008      	add	sp, #32
 8011840:	bd80      	pop	{r7, pc}
 8011842:	46c0      	nop			@ (mov r8, r8)
 8011844:	20000000 	.word	0x20000000
 8011848:	00030d40 	.word	0x00030d40
 801184c:	fffffefd 	.word	0xfffffefd
 8011850:	ffde0201 	.word	0xffde0201
 8011854:	1ffffc02 	.word	0x1ffffc02
 8011858:	40012708 	.word	0x40012708
 801185c:	ffc3ffff 	.word	0xffc3ffff
 8011860:	7fffff04 	.word	0x7fffff04

08011864 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8011864:	b5b0      	push	{r4, r5, r7, lr}
 8011866:	b084      	sub	sp, #16
 8011868:	af00      	add	r7, sp, #0
 801186a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	681b      	ldr	r3, [r3, #0]
 8011870:	0018      	movs	r0, r3
 8011872:	f7ff fdbf 	bl	80113f4 <LL_ADC_REG_IsConversionOngoing>
 8011876:	1e03      	subs	r3, r0, #0
 8011878:	d135      	bne.n	80118e6 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	2254      	movs	r2, #84	@ 0x54
 801187e:	5c9b      	ldrb	r3, [r3, r2]
 8011880:	2b01      	cmp	r3, #1
 8011882:	d101      	bne.n	8011888 <HAL_ADC_Start+0x24>
 8011884:	2302      	movs	r3, #2
 8011886:	e035      	b.n	80118f4 <HAL_ADC_Start+0x90>
 8011888:	687b      	ldr	r3, [r7, #4]
 801188a:	2254      	movs	r2, #84	@ 0x54
 801188c:	2101      	movs	r1, #1
 801188e:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8011890:	250f      	movs	r5, #15
 8011892:	197c      	adds	r4, r7, r5
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	0018      	movs	r0, r3
 8011898:	f000 fde8 	bl	801246c <ADC_Enable>
 801189c:	0003      	movs	r3, r0
 801189e:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80118a0:	197b      	adds	r3, r7, r5
 80118a2:	781b      	ldrb	r3, [r3, #0]
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	d119      	bne.n	80118dc <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80118ac:	4a13      	ldr	r2, [pc, #76]	@ (80118fc <HAL_ADC_Start+0x98>)
 80118ae:	4013      	ands	r3, r2
 80118b0:	2280      	movs	r2, #128	@ 0x80
 80118b2:	0052      	lsls	r2, r2, #1
 80118b4:	431a      	orrs	r2, r3
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	2200      	movs	r2, #0
 80118be:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80118c0:	687b      	ldr	r3, [r7, #4]
 80118c2:	681b      	ldr	r3, [r3, #0]
 80118c4:	221c      	movs	r2, #28
 80118c6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80118c8:	687b      	ldr	r3, [r7, #4]
 80118ca:	2254      	movs	r2, #84	@ 0x54
 80118cc:	2100      	movs	r1, #0
 80118ce:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	681b      	ldr	r3, [r3, #0]
 80118d4:	0018      	movs	r0, r3
 80118d6:	f7ff fd69 	bl	80113ac <LL_ADC_REG_StartConversion>
 80118da:	e008      	b.n	80118ee <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80118dc:	687b      	ldr	r3, [r7, #4]
 80118de:	2254      	movs	r2, #84	@ 0x54
 80118e0:	2100      	movs	r1, #0
 80118e2:	5499      	strb	r1, [r3, r2]
 80118e4:	e003      	b.n	80118ee <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80118e6:	230f      	movs	r3, #15
 80118e8:	18fb      	adds	r3, r7, r3
 80118ea:	2202      	movs	r2, #2
 80118ec:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80118ee:	230f      	movs	r3, #15
 80118f0:	18fb      	adds	r3, r7, r3
 80118f2:	781b      	ldrb	r3, [r3, #0]
}
 80118f4:	0018      	movs	r0, r3
 80118f6:	46bd      	mov	sp, r7
 80118f8:	b004      	add	sp, #16
 80118fa:	bdb0      	pop	{r4, r5, r7, pc}
 80118fc:	fffff0fe 	.word	0xfffff0fe

08011900 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8011900:	b5b0      	push	{r4, r5, r7, lr}
 8011902:	b084      	sub	sp, #16
 8011904:	af00      	add	r7, sp, #0
 8011906:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	2254      	movs	r2, #84	@ 0x54
 801190c:	5c9b      	ldrb	r3, [r3, r2]
 801190e:	2b01      	cmp	r3, #1
 8011910:	d101      	bne.n	8011916 <HAL_ADC_Stop+0x16>
 8011912:	2302      	movs	r3, #2
 8011914:	e029      	b.n	801196a <HAL_ADC_Stop+0x6a>
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	2254      	movs	r2, #84	@ 0x54
 801191a:	2101      	movs	r1, #1
 801191c:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 801191e:	250f      	movs	r5, #15
 8011920:	197c      	adds	r4, r7, r5
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	0018      	movs	r0, r3
 8011926:	f000 fd5f 	bl	80123e8 <ADC_ConversionStop>
 801192a:	0003      	movs	r3, r0
 801192c:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 801192e:	197b      	adds	r3, r7, r5
 8011930:	781b      	ldrb	r3, [r3, #0]
 8011932:	2b00      	cmp	r3, #0
 8011934:	d112      	bne.n	801195c <HAL_ADC_Stop+0x5c>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8011936:	197c      	adds	r4, r7, r5
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	0018      	movs	r0, r3
 801193c:	f000 fe1c 	bl	8012578 <ADC_Disable>
 8011940:	0003      	movs	r3, r0
 8011942:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8011944:	197b      	adds	r3, r7, r5
 8011946:	781b      	ldrb	r3, [r3, #0]
 8011948:	2b00      	cmp	r3, #0
 801194a:	d107      	bne.n	801195c <HAL_ADC_Stop+0x5c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011950:	4a08      	ldr	r2, [pc, #32]	@ (8011974 <HAL_ADC_Stop+0x74>)
 8011952:	4013      	ands	r3, r2
 8011954:	2201      	movs	r2, #1
 8011956:	431a      	orrs	r2, r3
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	2254      	movs	r2, #84	@ 0x54
 8011960:	2100      	movs	r1, #0
 8011962:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8011964:	230f      	movs	r3, #15
 8011966:	18fb      	adds	r3, r7, r3
 8011968:	781b      	ldrb	r3, [r3, #0]
}
 801196a:	0018      	movs	r0, r3
 801196c:	46bd      	mov	sp, r7
 801196e:	b004      	add	sp, #16
 8011970:	bdb0      	pop	{r4, r5, r7, pc}
 8011972:	46c0      	nop			@ (mov r8, r8)
 8011974:	fffffefe 	.word	0xfffffefe

08011978 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8011978:	b580      	push	{r7, lr}
 801197a:	b084      	sub	sp, #16
 801197c:	af00      	add	r7, sp, #0
 801197e:	6078      	str	r0, [r7, #4]
 8011980:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	695b      	ldr	r3, [r3, #20]
 8011986:	2b08      	cmp	r3, #8
 8011988:	d102      	bne.n	8011990 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 801198a:	2308      	movs	r3, #8
 801198c:	60fb      	str	r3, [r7, #12]
 801198e:	e00f      	b.n	80119b0 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8011990:	687b      	ldr	r3, [r7, #4]
 8011992:	681b      	ldr	r3, [r3, #0]
 8011994:	68db      	ldr	r3, [r3, #12]
 8011996:	2201      	movs	r2, #1
 8011998:	4013      	ands	r3, r2
 801199a:	d007      	beq.n	80119ac <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80119a0:	2220      	movs	r2, #32
 80119a2:	431a      	orrs	r2, r3
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80119a8:	2301      	movs	r3, #1
 80119aa:	e072      	b.n	8011a92 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 80119ac:	2304      	movs	r3, #4
 80119ae:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80119b0:	f7ff fb1c 	bl	8010fec <HAL_GetTick>
 80119b4:	0003      	movs	r3, r0
 80119b6:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80119b8:	e01f      	b.n	80119fa <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80119ba:	683b      	ldr	r3, [r7, #0]
 80119bc:	3301      	adds	r3, #1
 80119be:	d01c      	beq.n	80119fa <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80119c0:	f7ff fb14 	bl	8010fec <HAL_GetTick>
 80119c4:	0002      	movs	r2, r0
 80119c6:	68bb      	ldr	r3, [r7, #8]
 80119c8:	1ad3      	subs	r3, r2, r3
 80119ca:	683a      	ldr	r2, [r7, #0]
 80119cc:	429a      	cmp	r2, r3
 80119ce:	d302      	bcc.n	80119d6 <HAL_ADC_PollForConversion+0x5e>
 80119d0:	683b      	ldr	r3, [r7, #0]
 80119d2:	2b00      	cmp	r3, #0
 80119d4:	d111      	bne.n	80119fa <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	681b      	ldr	r3, [r3, #0]
 80119da:	681b      	ldr	r3, [r3, #0]
 80119dc:	68fa      	ldr	r2, [r7, #12]
 80119de:	4013      	ands	r3, r2
 80119e0:	d10b      	bne.n	80119fa <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80119e6:	2204      	movs	r2, #4
 80119e8:	431a      	orrs	r2, r3
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	2254      	movs	r2, #84	@ 0x54
 80119f2:	2100      	movs	r1, #0
 80119f4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80119f6:	2303      	movs	r3, #3
 80119f8:	e04b      	b.n	8011a92 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	681b      	ldr	r3, [r3, #0]
 80119fe:	681b      	ldr	r3, [r3, #0]
 8011a00:	68fa      	ldr	r2, [r7, #12]
 8011a02:	4013      	ands	r3, r2
 8011a04:	d0d9      	beq.n	80119ba <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011a0a:	2280      	movs	r2, #128	@ 0x80
 8011a0c:	0092      	lsls	r2, r2, #2
 8011a0e:	431a      	orrs	r2, r3
 8011a10:	687b      	ldr	r3, [r7, #4]
 8011a12:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	681b      	ldr	r3, [r3, #0]
 8011a18:	0018      	movs	r0, r3
 8011a1a:	f7ff fb86 	bl	801112a <LL_ADC_REG_IsTriggerSourceSWStart>
 8011a1e:	1e03      	subs	r3, r0, #0
 8011a20:	d02e      	beq.n	8011a80 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	7e9b      	ldrb	r3, [r3, #26]
 8011a26:	2b00      	cmp	r3, #0
 8011a28:	d12a      	bne.n	8011a80 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8011a2a:	687b      	ldr	r3, [r7, #4]
 8011a2c:	681b      	ldr	r3, [r3, #0]
 8011a2e:	681b      	ldr	r3, [r3, #0]
 8011a30:	2208      	movs	r2, #8
 8011a32:	4013      	ands	r3, r2
 8011a34:	2b08      	cmp	r3, #8
 8011a36:	d123      	bne.n	8011a80 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8011a38:	687b      	ldr	r3, [r7, #4]
 8011a3a:	681b      	ldr	r3, [r3, #0]
 8011a3c:	0018      	movs	r0, r3
 8011a3e:	f7ff fcd9 	bl	80113f4 <LL_ADC_REG_IsConversionOngoing>
 8011a42:	1e03      	subs	r3, r0, #0
 8011a44:	d110      	bne.n	8011a68 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	681b      	ldr	r3, [r3, #0]
 8011a4a:	685a      	ldr	r2, [r3, #4]
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	681b      	ldr	r3, [r3, #0]
 8011a50:	210c      	movs	r1, #12
 8011a52:	438a      	bics	r2, r1
 8011a54:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8011a56:	687b      	ldr	r3, [r7, #4]
 8011a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011a5a:	4a10      	ldr	r2, [pc, #64]	@ (8011a9c <HAL_ADC_PollForConversion+0x124>)
 8011a5c:	4013      	ands	r3, r2
 8011a5e:	2201      	movs	r2, #1
 8011a60:	431a      	orrs	r2, r3
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	659a      	str	r2, [r3, #88]	@ 0x58
 8011a66:	e00b      	b.n	8011a80 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8011a68:	687b      	ldr	r3, [r7, #4]
 8011a6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011a6c:	2220      	movs	r2, #32
 8011a6e:	431a      	orrs	r2, r3
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011a78:	2201      	movs	r2, #1
 8011a7a:	431a      	orrs	r2, r3
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8011a80:	687b      	ldr	r3, [r7, #4]
 8011a82:	7e1b      	ldrb	r3, [r3, #24]
 8011a84:	2b00      	cmp	r3, #0
 8011a86:	d103      	bne.n	8011a90 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	681b      	ldr	r3, [r3, #0]
 8011a8c:	220c      	movs	r2, #12
 8011a8e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8011a90:	2300      	movs	r3, #0
}
 8011a92:	0018      	movs	r0, r3
 8011a94:	46bd      	mov	sp, r7
 8011a96:	b004      	add	sp, #16
 8011a98:	bd80      	pop	{r7, pc}
 8011a9a:	46c0      	nop			@ (mov r8, r8)
 8011a9c:	fffffefe 	.word	0xfffffefe

08011aa0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8011aa0:	b580      	push	{r7, lr}
 8011aa2:	b082      	sub	sp, #8
 8011aa4:	af00      	add	r7, sp, #0
 8011aa6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	681b      	ldr	r3, [r3, #0]
 8011aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8011aae:	0018      	movs	r0, r3
 8011ab0:	46bd      	mov	sp, r7
 8011ab2:	b002      	add	sp, #8
 8011ab4:	bd80      	pop	{r7, pc}
	...

08011ab8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8011ab8:	b580      	push	{r7, lr}
 8011aba:	b086      	sub	sp, #24
 8011abc:	af00      	add	r7, sp, #0
 8011abe:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8011ac0:	2300      	movs	r3, #0
 8011ac2:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	681b      	ldr	r3, [r3, #0]
 8011ac8:	681b      	ldr	r3, [r3, #0]
 8011aca:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	681b      	ldr	r3, [r3, #0]
 8011ad0:	685b      	ldr	r3, [r3, #4]
 8011ad2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8011ad4:	693b      	ldr	r3, [r7, #16]
 8011ad6:	2202      	movs	r2, #2
 8011ad8:	4013      	ands	r3, r2
 8011ada:	d017      	beq.n	8011b0c <HAL_ADC_IRQHandler+0x54>
 8011adc:	68fb      	ldr	r3, [r7, #12]
 8011ade:	2202      	movs	r2, #2
 8011ae0:	4013      	ands	r3, r2
 8011ae2:	d013      	beq.n	8011b0c <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011ae8:	2210      	movs	r2, #16
 8011aea:	4013      	ands	r3, r2
 8011aec:	d106      	bne.n	8011afc <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011af2:	2280      	movs	r2, #128	@ 0x80
 8011af4:	0112      	lsls	r2, r2, #4
 8011af6:	431a      	orrs	r2, r3
 8011af8:	687b      	ldr	r3, [r7, #4]
 8011afa:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8011afc:	687b      	ldr	r3, [r7, #4]
 8011afe:	0018      	movs	r0, r3
 8011b00:	f000 ff40 	bl	8012984 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	681b      	ldr	r3, [r3, #0]
 8011b08:	2202      	movs	r2, #2
 8011b0a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8011b0c:	693b      	ldr	r3, [r7, #16]
 8011b0e:	2204      	movs	r2, #4
 8011b10:	4013      	ands	r3, r2
 8011b12:	d003      	beq.n	8011b1c <HAL_ADC_IRQHandler+0x64>
 8011b14:	68fb      	ldr	r3, [r7, #12]
 8011b16:	2204      	movs	r2, #4
 8011b18:	4013      	ands	r3, r2
 8011b1a:	d107      	bne.n	8011b2c <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8011b1c:	693b      	ldr	r3, [r7, #16]
 8011b1e:	2208      	movs	r2, #8
 8011b20:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8011b22:	d04d      	beq.n	8011bc0 <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8011b24:	68fb      	ldr	r3, [r7, #12]
 8011b26:	2208      	movs	r2, #8
 8011b28:	4013      	ands	r3, r2
 8011b2a:	d049      	beq.n	8011bc0 <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011b30:	2210      	movs	r2, #16
 8011b32:	4013      	ands	r3, r2
 8011b34:	d106      	bne.n	8011b44 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011b3a:	2280      	movs	r2, #128	@ 0x80
 8011b3c:	0092      	lsls	r2, r2, #2
 8011b3e:	431a      	orrs	r2, r3
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	681b      	ldr	r3, [r3, #0]
 8011b48:	0018      	movs	r0, r3
 8011b4a:	f7ff faee 	bl	801112a <LL_ADC_REG_IsTriggerSourceSWStart>
 8011b4e:	1e03      	subs	r3, r0, #0
 8011b50:	d02e      	beq.n	8011bb0 <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	7e9b      	ldrb	r3, [r3, #26]
 8011b56:	2b00      	cmp	r3, #0
 8011b58:	d12a      	bne.n	8011bb0 <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	681b      	ldr	r3, [r3, #0]
 8011b5e:	681b      	ldr	r3, [r3, #0]
 8011b60:	2208      	movs	r2, #8
 8011b62:	4013      	ands	r3, r2
 8011b64:	2b08      	cmp	r3, #8
 8011b66:	d123      	bne.n	8011bb0 <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	681b      	ldr	r3, [r3, #0]
 8011b6c:	0018      	movs	r0, r3
 8011b6e:	f7ff fc41 	bl	80113f4 <LL_ADC_REG_IsConversionOngoing>
 8011b72:	1e03      	subs	r3, r0, #0
 8011b74:	d110      	bne.n	8011b98 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	681b      	ldr	r3, [r3, #0]
 8011b7a:	685a      	ldr	r2, [r3, #4]
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	681b      	ldr	r3, [r3, #0]
 8011b80:	210c      	movs	r1, #12
 8011b82:	438a      	bics	r2, r1
 8011b84:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011b8a:	4a6f      	ldr	r2, [pc, #444]	@ (8011d48 <HAL_ADC_IRQHandler+0x290>)
 8011b8c:	4013      	ands	r3, r2
 8011b8e:	2201      	movs	r2, #1
 8011b90:	431a      	orrs	r2, r3
 8011b92:	687b      	ldr	r3, [r7, #4]
 8011b94:	659a      	str	r2, [r3, #88]	@ 0x58
 8011b96:	e00b      	b.n	8011bb0 <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011b9c:	2220      	movs	r2, #32
 8011b9e:	431a      	orrs	r2, r3
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011ba8:	2201      	movs	r2, #1
 8011baa:	431a      	orrs	r2, r3
 8011bac:	687b      	ldr	r3, [r7, #4]
 8011bae:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	0018      	movs	r0, r3
 8011bb4:	f000 f8ca 	bl	8011d4c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	681b      	ldr	r3, [r3, #0]
 8011bbc:	220c      	movs	r2, #12
 8011bbe:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8011bc0:	693b      	ldr	r3, [r7, #16]
 8011bc2:	2280      	movs	r2, #128	@ 0x80
 8011bc4:	4013      	ands	r3, r2
 8011bc6:	d012      	beq.n	8011bee <HAL_ADC_IRQHandler+0x136>
 8011bc8:	68fb      	ldr	r3, [r7, #12]
 8011bca:	2280      	movs	r2, #128	@ 0x80
 8011bcc:	4013      	ands	r3, r2
 8011bce:	d00e      	beq.n	8011bee <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011bd4:	2280      	movs	r2, #128	@ 0x80
 8011bd6:	0252      	lsls	r2, r2, #9
 8011bd8:	431a      	orrs	r2, r3
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	0018      	movs	r0, r3
 8011be2:	f000 f8bb 	bl	8011d5c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8011be6:	687b      	ldr	r3, [r7, #4]
 8011be8:	681b      	ldr	r3, [r3, #0]
 8011bea:	2280      	movs	r2, #128	@ 0x80
 8011bec:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8011bee:	693a      	ldr	r2, [r7, #16]
 8011bf0:	2380      	movs	r3, #128	@ 0x80
 8011bf2:	005b      	lsls	r3, r3, #1
 8011bf4:	4013      	ands	r3, r2
 8011bf6:	d014      	beq.n	8011c22 <HAL_ADC_IRQHandler+0x16a>
 8011bf8:	68fa      	ldr	r2, [r7, #12]
 8011bfa:	2380      	movs	r3, #128	@ 0x80
 8011bfc:	005b      	lsls	r3, r3, #1
 8011bfe:	4013      	ands	r3, r2
 8011c00:	d00f      	beq.n	8011c22 <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011c06:	2280      	movs	r2, #128	@ 0x80
 8011c08:	0292      	lsls	r2, r2, #10
 8011c0a:	431a      	orrs	r2, r3
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8011c10:	687b      	ldr	r3, [r7, #4]
 8011c12:	0018      	movs	r0, r3
 8011c14:	f000 fea6 	bl	8012964 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	681b      	ldr	r3, [r3, #0]
 8011c1c:	2280      	movs	r2, #128	@ 0x80
 8011c1e:	0052      	lsls	r2, r2, #1
 8011c20:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8011c22:	693a      	ldr	r2, [r7, #16]
 8011c24:	2380      	movs	r3, #128	@ 0x80
 8011c26:	009b      	lsls	r3, r3, #2
 8011c28:	4013      	ands	r3, r2
 8011c2a:	d014      	beq.n	8011c56 <HAL_ADC_IRQHandler+0x19e>
 8011c2c:	68fa      	ldr	r2, [r7, #12]
 8011c2e:	2380      	movs	r3, #128	@ 0x80
 8011c30:	009b      	lsls	r3, r3, #2
 8011c32:	4013      	ands	r3, r2
 8011c34:	d00f      	beq.n	8011c56 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8011c36:	687b      	ldr	r3, [r7, #4]
 8011c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011c3a:	2280      	movs	r2, #128	@ 0x80
 8011c3c:	02d2      	lsls	r2, r2, #11
 8011c3e:	431a      	orrs	r2, r3
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8011c44:	687b      	ldr	r3, [r7, #4]
 8011c46:	0018      	movs	r0, r3
 8011c48:	f000 fe94 	bl	8012974 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	681b      	ldr	r3, [r3, #0]
 8011c50:	2280      	movs	r2, #128	@ 0x80
 8011c52:	0092      	lsls	r2, r2, #2
 8011c54:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8011c56:	693b      	ldr	r3, [r7, #16]
 8011c58:	2210      	movs	r2, #16
 8011c5a:	4013      	ands	r3, r2
 8011c5c:	d02b      	beq.n	8011cb6 <HAL_ADC_IRQHandler+0x1fe>
 8011c5e:	68fb      	ldr	r3, [r7, #12]
 8011c60:	2210      	movs	r2, #16
 8011c62:	4013      	ands	r3, r2
 8011c64:	d027      	beq.n	8011cb6 <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8011c66:	687b      	ldr	r3, [r7, #4]
 8011c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	d102      	bne.n	8011c74 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 8011c6e:	2301      	movs	r3, #1
 8011c70:	617b      	str	r3, [r7, #20]
 8011c72:	e008      	b.n	8011c86 <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8011c74:	687b      	ldr	r3, [r7, #4]
 8011c76:	681b      	ldr	r3, [r3, #0]
 8011c78:	0018      	movs	r0, r3
 8011c7a:	f7ff faaa 	bl	80111d2 <LL_ADC_REG_GetDMATransfer>
 8011c7e:	1e03      	subs	r3, r0, #0
 8011c80:	d001      	beq.n	8011c86 <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 8011c82:	2301      	movs	r3, #1
 8011c84:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8011c86:	697b      	ldr	r3, [r7, #20]
 8011c88:	2b01      	cmp	r3, #1
 8011c8a:	d110      	bne.n	8011cae <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011c90:	2280      	movs	r2, #128	@ 0x80
 8011c92:	00d2      	lsls	r2, r2, #3
 8011c94:	431a      	orrs	r2, r3
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011c9e:	2202      	movs	r2, #2
 8011ca0:	431a      	orrs	r2, r3
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	0018      	movs	r0, r3
 8011caa:	f000 f85f 	bl	8011d6c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8011cae:	687b      	ldr	r3, [r7, #4]
 8011cb0:	681b      	ldr	r3, [r3, #0]
 8011cb2:	2210      	movs	r2, #16
 8011cb4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check ADC Ready flag ========== */
  if (((tmp_isr & ADC_FLAG_RDY) == ADC_FLAG_RDY) && ((tmp_ier & ADC_IT_RDY) == ADC_IT_RDY))
 8011cb6:	693b      	ldr	r3, [r7, #16]
 8011cb8:	2201      	movs	r2, #1
 8011cba:	4013      	ands	r3, r2
 8011cbc:	d01a      	beq.n	8011cf4 <HAL_ADC_IRQHandler+0x23c>
 8011cbe:	68fb      	ldr	r3, [r7, #12]
 8011cc0:	2201      	movs	r2, #1
 8011cc2:	4013      	ands	r3, r2
 8011cc4:	d016      	beq.n	8011cf4 <HAL_ADC_IRQHandler+0x23c>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011cca:	2210      	movs	r2, #16
 8011ccc:	4013      	ands	r3, r2
 8011cce:	d105      	bne.n	8011cdc <HAL_ADC_IRQHandler+0x224>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011cd4:	2201      	movs	r2, #1
 8011cd6:	431a      	orrs	r2, r3
 8011cd8:	687b      	ldr	r3, [r7, #4]
 8011cda:	659a      	str	r2, [r3, #88]	@ 0x58

    /* ADC Ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ADCReadyCallback(hadc);
#else
    HAL_ADC_ADCReadyCallback(hadc);
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	0018      	movs	r0, r3
 8011ce0:	f000 f854 	bl	8011d8c <HAL_ADC_ADCReadyCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Leave ADRDY flag up (used by HAL), disable interrupt source instead */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_RDY);
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	681b      	ldr	r3, [r3, #0]
 8011ce8:	685a      	ldr	r2, [r3, #4]
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	681b      	ldr	r3, [r3, #0]
 8011cee:	2101      	movs	r1, #1
 8011cf0:	438a      	bics	r2, r1
 8011cf2:	605a      	str	r2, [r3, #4]
  }

  /* ========== Check End of Calibration flag ========== */
  if (((tmp_isr & ADC_FLAG_EOCAL) == ADC_FLAG_EOCAL) && ((tmp_ier & ADC_IT_EOCAL) == ADC_IT_EOCAL))
 8011cf4:	693a      	ldr	r2, [r7, #16]
 8011cf6:	2380      	movs	r3, #128	@ 0x80
 8011cf8:	011b      	lsls	r3, r3, #4
 8011cfa:	4013      	ands	r3, r2
 8011cfc:	d00d      	beq.n	8011d1a <HAL_ADC_IRQHandler+0x262>
 8011cfe:	68fa      	ldr	r2, [r7, #12]
 8011d00:	2380      	movs	r3, #128	@ 0x80
 8011d02:	011b      	lsls	r3, r3, #4
 8011d04:	4013      	ands	r3, r2
 8011d06:	d008      	beq.n	8011d1a <HAL_ADC_IRQHandler+0x262>
  {
    /* End Of Calibration callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->CalibrationCpltCallback(hadc);
#else
    HAL_ADC_CalibrationCpltCallback(hadc);
 8011d08:	687b      	ldr	r3, [r7, #4]
 8011d0a:	0018      	movs	r0, r3
 8011d0c:	f000 f836 	bl	8011d7c <HAL_ADC_CalibrationCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear end of calibration flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOCAL);
 8011d10:	687b      	ldr	r3, [r7, #4]
 8011d12:	681b      	ldr	r3, [r3, #0]
 8011d14:	2280      	movs	r2, #128	@ 0x80
 8011d16:	0112      	lsls	r2, r2, #4
 8011d18:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 8011d1a:	693a      	ldr	r2, [r7, #16]
 8011d1c:	2380      	movs	r3, #128	@ 0x80
 8011d1e:	019b      	lsls	r3, r3, #6
 8011d20:	4013      	ands	r3, r2
 8011d22:	d00d      	beq.n	8011d40 <HAL_ADC_IRQHandler+0x288>
 8011d24:	68fa      	ldr	r2, [r7, #12]
 8011d26:	2380      	movs	r3, #128	@ 0x80
 8011d28:	019b      	lsls	r3, r3, #6
 8011d2a:	4013      	ands	r3, r2
 8011d2c:	d008      	beq.n	8011d40 <HAL_ADC_IRQHandler+0x288>
  {
    /* Channel configuration ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ChannelConfigReadyCallback(hadc);
#else
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	0018      	movs	r0, r3
 8011d32:	f000 fe2f 	bl	8012994 <HAL_ADCEx_ChannelConfigReadyCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 8011d36:	687b      	ldr	r3, [r7, #4]
 8011d38:	681b      	ldr	r3, [r3, #0]
 8011d3a:	2280      	movs	r2, #128	@ 0x80
 8011d3c:	0192      	lsls	r2, r2, #6
 8011d3e:	601a      	str	r2, [r3, #0]
  }
}
 8011d40:	46c0      	nop			@ (mov r8, r8)
 8011d42:	46bd      	mov	sp, r7
 8011d44:	b006      	add	sp, #24
 8011d46:	bd80      	pop	{r7, pc}
 8011d48:	fffffefe 	.word	0xfffffefe

08011d4c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8011d4c:	b580      	push	{r7, lr}
 8011d4e:	b082      	sub	sp, #8
 8011d50:	af00      	add	r7, sp, #0
 8011d52:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8011d54:	46c0      	nop			@ (mov r8, r8)
 8011d56:	46bd      	mov	sp, r7
 8011d58:	b002      	add	sp, #8
 8011d5a:	bd80      	pop	{r7, pc}

08011d5c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8011d5c:	b580      	push	{r7, lr}
 8011d5e:	b082      	sub	sp, #8
 8011d60:	af00      	add	r7, sp, #0
 8011d62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8011d64:	46c0      	nop			@ (mov r8, r8)
 8011d66:	46bd      	mov	sp, r7
 8011d68:	b002      	add	sp, #8
 8011d6a:	bd80      	pop	{r7, pc}

08011d6c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8011d6c:	b580      	push	{r7, lr}
 8011d6e:	b082      	sub	sp, #8
 8011d70:	af00      	add	r7, sp, #0
 8011d72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8011d74:	46c0      	nop			@ (mov r8, r8)
 8011d76:	46bd      	mov	sp, r7
 8011d78:	b002      	add	sp, #8
 8011d7a:	bd80      	pop	{r7, pc}

08011d7c <HAL_ADC_CalibrationCpltCallback>:
  * @brief  Calibration complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_CalibrationCpltCallback(ADC_HandleTypeDef *hadc)
{
 8011d7c:	b580      	push	{r7, lr}
 8011d7e:	b082      	sub	sp, #8
 8011d80:	af00      	add	r7, sp, #0
 8011d82:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_CalibrationCpltCallback must be implemented in the user file.
   */
}
 8011d84:	46c0      	nop			@ (mov r8, r8)
 8011d86:	46bd      	mov	sp, r7
 8011d88:	b002      	add	sp, #8
 8011d8a:	bd80      	pop	{r7, pc}

08011d8c <HAL_ADC_ADCReadyCallback>:
  * @brief ADC Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ADCReadyCallback(ADC_HandleTypeDef *hadc)
{
 8011d8c:	b580      	push	{r7, lr}
 8011d8e:	b082      	sub	sp, #8
 8011d90:	af00      	add	r7, sp, #0
 8011d92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ADCReadyCallback must be implemented in the user file.
   */
}
 8011d94:	46c0      	nop			@ (mov r8, r8)
 8011d96:	46bd      	mov	sp, r7
 8011d98:	b002      	add	sp, #8
 8011d9a:	bd80      	pop	{r7, pc}

08011d9c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8011d9c:	b590      	push	{r4, r7, lr}
 8011d9e:	b08b      	sub	sp, #44	@ 0x2c
 8011da0:	af00      	add	r7, sp, #0
 8011da2:	6078      	str	r0, [r7, #4]
 8011da4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8011da6:	2327      	movs	r3, #39	@ 0x27
 8011da8:	18fb      	adds	r3, r7, r3
 8011daa:	2200      	movs	r2, #0
 8011dac:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8011dae:	2300      	movs	r3, #0
 8011db0:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	2254      	movs	r2, #84	@ 0x54
 8011db6:	5c9b      	ldrb	r3, [r3, r2]
 8011db8:	2b01      	cmp	r3, #1
 8011dba:	d101      	bne.n	8011dc0 <HAL_ADC_ConfigChannel+0x24>
 8011dbc:	2302      	movs	r3, #2
 8011dbe:	e141      	b.n	8012044 <HAL_ADC_ConfigChannel+0x2a8>
 8011dc0:	687b      	ldr	r3, [r7, #4]
 8011dc2:	2254      	movs	r2, #84	@ 0x54
 8011dc4:	2101      	movs	r1, #1
 8011dc6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8011dc8:	687b      	ldr	r3, [r7, #4]
 8011dca:	681b      	ldr	r3, [r3, #0]
 8011dcc:	0018      	movs	r0, r3
 8011dce:	f7ff fb11 	bl	80113f4 <LL_ADC_REG_IsConversionOngoing>
 8011dd2:	1e03      	subs	r3, r0, #0
 8011dd4:	d000      	beq.n	8011dd8 <HAL_ADC_ConfigChannel+0x3c>
 8011dd6:	e124      	b.n	8012022 <HAL_ADC_ConfigChannel+0x286>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8011dd8:	683b      	ldr	r3, [r7, #0]
 8011dda:	685b      	ldr	r3, [r3, #4]
 8011ddc:	2b02      	cmp	r3, #2
 8011dde:	d100      	bne.n	8011de2 <HAL_ADC_ConfigChannel+0x46>
 8011de0:	e0d8      	b.n	8011f94 <HAL_ADC_ConfigChannel+0x1f8>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	691a      	ldr	r2, [r3, #16]
 8011de6:	2380      	movs	r3, #128	@ 0x80
 8011de8:	061b      	lsls	r3, r3, #24
 8011dea:	429a      	cmp	r2, r3
 8011dec:	d004      	beq.n	8011df8 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8011df2:	4a96      	ldr	r2, [pc, #600]	@ (801204c <HAL_ADC_ConfigChannel+0x2b0>)
 8011df4:	4293      	cmp	r3, r2
 8011df6:	d108      	bne.n	8011e0a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	681a      	ldr	r2, [r3, #0]
 8011dfc:	683b      	ldr	r3, [r7, #0]
 8011dfe:	681b      	ldr	r3, [r3, #0]
 8011e00:	0019      	movs	r1, r3
 8011e02:	0010      	movs	r0, r2
 8011e04:	f7ff f9c2 	bl	801118c <LL_ADC_REG_SetSequencerChAdd>
 8011e08:	e060      	b.n	8011ecc <HAL_ADC_ConfigChannel+0x130>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8011e0a:	687b      	ldr	r3, [r7, #4]
 8011e0c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8011e0e:	683b      	ldr	r3, [r7, #0]
 8011e10:	685b      	ldr	r3, [r3, #4]
 8011e12:	211f      	movs	r1, #31
 8011e14:	400b      	ands	r3, r1
 8011e16:	210f      	movs	r1, #15
 8011e18:	4099      	lsls	r1, r3
 8011e1a:	000b      	movs	r3, r1
 8011e1c:	43db      	mvns	r3, r3
 8011e1e:	4013      	ands	r3, r2
 8011e20:	001c      	movs	r4, r3
 8011e22:	683b      	ldr	r3, [r7, #0]
 8011e24:	681b      	ldr	r3, [r3, #0]
 8011e26:	025b      	lsls	r3, r3, #9
 8011e28:	0a5b      	lsrs	r3, r3, #9
 8011e2a:	d105      	bne.n	8011e38 <HAL_ADC_ConfigChannel+0x9c>
 8011e2c:	683b      	ldr	r3, [r7, #0]
 8011e2e:	681b      	ldr	r3, [r3, #0]
 8011e30:	0e9b      	lsrs	r3, r3, #26
 8011e32:	221f      	movs	r2, #31
 8011e34:	401a      	ands	r2, r3
 8011e36:	e02e      	b.n	8011e96 <HAL_ADC_ConfigChannel+0xfa>
 8011e38:	683b      	ldr	r3, [r7, #0]
 8011e3a:	681b      	ldr	r3, [r3, #0]
 8011e3c:	61bb      	str	r3, [r7, #24]
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 8011e3e:	231f      	movs	r3, #31
 8011e40:	617b      	str	r3, [r7, #20]
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 8011e42:	69bb      	ldr	r3, [r7, #24]
 8011e44:	613b      	str	r3, [r7, #16]
  for (value >>= 1U; value != 0U; value >>= 1U)
 8011e46:	69bb      	ldr	r3, [r7, #24]
 8011e48:	085b      	lsrs	r3, r3, #1
 8011e4a:	61bb      	str	r3, [r7, #24]
 8011e4c:	e00e      	b.n	8011e6c <HAL_ADC_ConfigChannel+0xd0>
    result <<= 1U;
 8011e4e:	693b      	ldr	r3, [r7, #16]
 8011e50:	005b      	lsls	r3, r3, #1
 8011e52:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
 8011e54:	69bb      	ldr	r3, [r7, #24]
 8011e56:	2201      	movs	r2, #1
 8011e58:	4013      	ands	r3, r2
 8011e5a:	693a      	ldr	r2, [r7, #16]
 8011e5c:	4313      	orrs	r3, r2
 8011e5e:	613b      	str	r3, [r7, #16]
    s--;
 8011e60:	697b      	ldr	r3, [r7, #20]
 8011e62:	3b01      	subs	r3, #1
 8011e64:	617b      	str	r3, [r7, #20]
  for (value >>= 1U; value != 0U; value >>= 1U)
 8011e66:	69bb      	ldr	r3, [r7, #24]
 8011e68:	085b      	lsrs	r3, r3, #1
 8011e6a:	61bb      	str	r3, [r7, #24]
 8011e6c:	69bb      	ldr	r3, [r7, #24]
 8011e6e:	2b00      	cmp	r3, #0
 8011e70:	d1ed      	bne.n	8011e4e <HAL_ADC_ConfigChannel+0xb2>
  result <<= s;                        /* shift when v's highest bits are zero */
 8011e72:	693a      	ldr	r2, [r7, #16]
 8011e74:	697b      	ldr	r3, [r7, #20]
 8011e76:	409a      	lsls	r2, r3
 8011e78:	0013      	movs	r3, r2
 8011e7a:	613b      	str	r3, [r7, #16]
  return result;
 8011e7c:	693b      	ldr	r3, [r7, #16]
 8011e7e:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8011e80:	69fb      	ldr	r3, [r7, #28]
 8011e82:	2b00      	cmp	r3, #0
 8011e84:	d101      	bne.n	8011e8a <HAL_ADC_ConfigChannel+0xee>
    return 32U;
 8011e86:	2320      	movs	r3, #32
 8011e88:	e004      	b.n	8011e94 <HAL_ADC_ConfigChannel+0xf8>
  return __builtin_clz(value);
 8011e8a:	69f8      	ldr	r0, [r7, #28]
 8011e8c:	f7ee fb50 	bl	8000530 <__clzsi2>
 8011e90:	0003      	movs	r3, r0
 8011e92:	b2db      	uxtb	r3, r3
 8011e94:	001a      	movs	r2, r3
 8011e96:	683b      	ldr	r3, [r7, #0]
 8011e98:	685b      	ldr	r3, [r3, #4]
 8011e9a:	211f      	movs	r1, #31
 8011e9c:	400b      	ands	r3, r1
 8011e9e:	409a      	lsls	r2, r3
 8011ea0:	0013      	movs	r3, r2
 8011ea2:	0022      	movs	r2, r4
 8011ea4:	431a      	orrs	r2, r3
 8011ea6:	687b      	ldr	r3, [r7, #4]
 8011ea8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8011eaa:	683b      	ldr	r3, [r7, #0]
 8011eac:	685b      	ldr	r3, [r3, #4]
 8011eae:	089b      	lsrs	r3, r3, #2
 8011eb0:	1c5a      	adds	r2, r3, #1
 8011eb2:	687b      	ldr	r3, [r7, #4]
 8011eb4:	69db      	ldr	r3, [r3, #28]
 8011eb6:	429a      	cmp	r2, r3
 8011eb8:	d808      	bhi.n	8011ecc <HAL_ADC_ConfigChannel+0x130>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8011eba:	687b      	ldr	r3, [r7, #4]
 8011ebc:	6818      	ldr	r0, [r3, #0]
 8011ebe:	683b      	ldr	r3, [r7, #0]
 8011ec0:	6859      	ldr	r1, [r3, #4]
 8011ec2:	683b      	ldr	r3, [r7, #0]
 8011ec4:	681b      	ldr	r3, [r3, #0]
 8011ec6:	001a      	movs	r2, r3
 8011ec8:	f7ff f940 	bl	801114c <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	6818      	ldr	r0, [r3, #0]
 8011ed0:	683b      	ldr	r3, [r7, #0]
 8011ed2:	6819      	ldr	r1, [r3, #0]
 8011ed4:	683b      	ldr	r3, [r7, #0]
 8011ed6:	689b      	ldr	r3, [r3, #8]
 8011ed8:	001a      	movs	r2, r3
 8011eda:	f7ff f987 	bl	80111ec <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8011ede:	683b      	ldr	r3, [r7, #0]
 8011ee0:	681b      	ldr	r3, [r3, #0]
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	db00      	blt.n	8011ee8 <HAL_ADC_ConfigChannel+0x14c>
 8011ee6:	e0a6      	b.n	8012036 <HAL_ADC_ConfigChannel+0x29a>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8011ee8:	4b59      	ldr	r3, [pc, #356]	@ (8012050 <HAL_ADC_ConfigChannel+0x2b4>)
 8011eea:	0018      	movs	r0, r3
 8011eec:	f7ff f8dc 	bl	80110a8 <LL_ADC_GetCommonPathInternalCh>
 8011ef0:	0003      	movs	r3, r0
 8011ef2:	623b      	str	r3, [r7, #32]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8011ef4:	683b      	ldr	r3, [r7, #0]
 8011ef6:	681b      	ldr	r3, [r3, #0]
 8011ef8:	4a56      	ldr	r2, [pc, #344]	@ (8012054 <HAL_ADC_ConfigChannel+0x2b8>)
 8011efa:	4293      	cmp	r3, r2
 8011efc:	d122      	bne.n	8011f44 <HAL_ADC_ConfigChannel+0x1a8>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8011efe:	6a3a      	ldr	r2, [r7, #32]
 8011f00:	2380      	movs	r3, #128	@ 0x80
 8011f02:	041b      	lsls	r3, r3, #16
 8011f04:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8011f06:	d11d      	bne.n	8011f44 <HAL_ADC_ConfigChannel+0x1a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8011f08:	6a3b      	ldr	r3, [r7, #32]
 8011f0a:	2280      	movs	r2, #128	@ 0x80
 8011f0c:	0412      	lsls	r2, r2, #16
 8011f0e:	4313      	orrs	r3, r2
 8011f10:	4a4f      	ldr	r2, [pc, #316]	@ (8012050 <HAL_ADC_ConfigChannel+0x2b4>)
 8011f12:	0019      	movs	r1, r3
 8011f14:	0010      	movs	r0, r2
 8011f16:	f7ff f8b3 	bl	8011080 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8011f1a:	4b4f      	ldr	r3, [pc, #316]	@ (8012058 <HAL_ADC_ConfigChannel+0x2bc>)
 8011f1c:	681b      	ldr	r3, [r3, #0]
 8011f1e:	494f      	ldr	r1, [pc, #316]	@ (801205c <HAL_ADC_ConfigChannel+0x2c0>)
 8011f20:	0018      	movs	r0, r3
 8011f22:	f7ee f917 	bl	8000154 <__udivsi3>
 8011f26:	0003      	movs	r3, r0
 8011f28:	1c5a      	adds	r2, r3, #1
 8011f2a:	0013      	movs	r3, r2
 8011f2c:	005b      	lsls	r3, r3, #1
 8011f2e:	189b      	adds	r3, r3, r2
 8011f30:	009b      	lsls	r3, r3, #2
 8011f32:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8011f34:	e002      	b.n	8011f3c <HAL_ADC_ConfigChannel+0x1a0>
          {
            wait_loop_index--;
 8011f36:	68fb      	ldr	r3, [r7, #12]
 8011f38:	3b01      	subs	r3, #1
 8011f3a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8011f3c:	68fb      	ldr	r3, [r7, #12]
 8011f3e:	2b00      	cmp	r3, #0
 8011f40:	d1f9      	bne.n	8011f36 <HAL_ADC_ConfigChannel+0x19a>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8011f42:	e078      	b.n	8012036 <HAL_ADC_ConfigChannel+0x29a>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8011f44:	683b      	ldr	r3, [r7, #0]
 8011f46:	681b      	ldr	r3, [r3, #0]
 8011f48:	4a45      	ldr	r2, [pc, #276]	@ (8012060 <HAL_ADC_ConfigChannel+0x2c4>)
 8011f4a:	4293      	cmp	r3, r2
 8011f4c:	d10e      	bne.n	8011f6c <HAL_ADC_ConfigChannel+0x1d0>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8011f4e:	6a3a      	ldr	r2, [r7, #32]
 8011f50:	2380      	movs	r3, #128	@ 0x80
 8011f52:	045b      	lsls	r3, r3, #17
 8011f54:	4013      	ands	r3, r2
 8011f56:	d109      	bne.n	8011f6c <HAL_ADC_ConfigChannel+0x1d0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8011f58:	6a3b      	ldr	r3, [r7, #32]
 8011f5a:	2280      	movs	r2, #128	@ 0x80
 8011f5c:	0452      	lsls	r2, r2, #17
 8011f5e:	4313      	orrs	r3, r2
 8011f60:	4a3b      	ldr	r2, [pc, #236]	@ (8012050 <HAL_ADC_ConfigChannel+0x2b4>)
 8011f62:	0019      	movs	r1, r3
 8011f64:	0010      	movs	r0, r2
 8011f66:	f7ff f88b 	bl	8011080 <LL_ADC_SetCommonPathInternalCh>
 8011f6a:	e064      	b.n	8012036 <HAL_ADC_ConfigChannel+0x29a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8011f6c:	683b      	ldr	r3, [r7, #0]
 8011f6e:	681b      	ldr	r3, [r3, #0]
 8011f70:	4a3c      	ldr	r2, [pc, #240]	@ (8012064 <HAL_ADC_ConfigChannel+0x2c8>)
 8011f72:	4293      	cmp	r3, r2
 8011f74:	d15f      	bne.n	8012036 <HAL_ADC_ConfigChannel+0x29a>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8011f76:	6a3a      	ldr	r2, [r7, #32]
 8011f78:	2380      	movs	r3, #128	@ 0x80
 8011f7a:	03db      	lsls	r3, r3, #15
 8011f7c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8011f7e:	d15a      	bne.n	8012036 <HAL_ADC_ConfigChannel+0x29a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8011f80:	6a3b      	ldr	r3, [r7, #32]
 8011f82:	2280      	movs	r2, #128	@ 0x80
 8011f84:	03d2      	lsls	r2, r2, #15
 8011f86:	4313      	orrs	r3, r2
 8011f88:	4a31      	ldr	r2, [pc, #196]	@ (8012050 <HAL_ADC_ConfigChannel+0x2b4>)
 8011f8a:	0019      	movs	r1, r3
 8011f8c:	0010      	movs	r0, r2
 8011f8e:	f7ff f877 	bl	8011080 <LL_ADC_SetCommonPathInternalCh>
 8011f92:	e050      	b.n	8012036 <HAL_ADC_ConfigChannel+0x29a>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8011f94:	687b      	ldr	r3, [r7, #4]
 8011f96:	691a      	ldr	r2, [r3, #16]
 8011f98:	2380      	movs	r3, #128	@ 0x80
 8011f9a:	061b      	lsls	r3, r3, #24
 8011f9c:	429a      	cmp	r2, r3
 8011f9e:	d004      	beq.n	8011faa <HAL_ADC_ConfigChannel+0x20e>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8011fa0:	687b      	ldr	r3, [r7, #4]
 8011fa2:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8011fa4:	4a29      	ldr	r2, [pc, #164]	@ (801204c <HAL_ADC_ConfigChannel+0x2b0>)
 8011fa6:	4293      	cmp	r3, r2
 8011fa8:	d107      	bne.n	8011fba <HAL_ADC_ConfigChannel+0x21e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	681a      	ldr	r2, [r3, #0]
 8011fae:	683b      	ldr	r3, [r7, #0]
 8011fb0:	681b      	ldr	r3, [r3, #0]
 8011fb2:	0019      	movs	r1, r3
 8011fb4:	0010      	movs	r0, r2
 8011fb6:	f7ff f8fa 	bl	80111ae <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8011fba:	683b      	ldr	r3, [r7, #0]
 8011fbc:	681b      	ldr	r3, [r3, #0]
 8011fbe:	2b00      	cmp	r3, #0
 8011fc0:	da39      	bge.n	8012036 <HAL_ADC_ConfigChannel+0x29a>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8011fc2:	4b23      	ldr	r3, [pc, #140]	@ (8012050 <HAL_ADC_ConfigChannel+0x2b4>)
 8011fc4:	0018      	movs	r0, r3
 8011fc6:	f7ff f86f 	bl	80110a8 <LL_ADC_GetCommonPathInternalCh>
 8011fca:	0003      	movs	r3, r0
 8011fcc:	623b      	str	r3, [r7, #32]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8011fce:	683b      	ldr	r3, [r7, #0]
 8011fd0:	681b      	ldr	r3, [r3, #0]
 8011fd2:	4a20      	ldr	r2, [pc, #128]	@ (8012054 <HAL_ADC_ConfigChannel+0x2b8>)
 8011fd4:	4293      	cmp	r3, r2
 8011fd6:	d108      	bne.n	8011fea <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8011fd8:	6a3b      	ldr	r3, [r7, #32]
 8011fda:	4a23      	ldr	r2, [pc, #140]	@ (8012068 <HAL_ADC_ConfigChannel+0x2cc>)
 8011fdc:	4013      	ands	r3, r2
 8011fde:	4a1c      	ldr	r2, [pc, #112]	@ (8012050 <HAL_ADC_ConfigChannel+0x2b4>)
 8011fe0:	0019      	movs	r1, r3
 8011fe2:	0010      	movs	r0, r2
 8011fe4:	f7ff f84c 	bl	8011080 <LL_ADC_SetCommonPathInternalCh>
 8011fe8:	e025      	b.n	8012036 <HAL_ADC_ConfigChannel+0x29a>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8011fea:	683b      	ldr	r3, [r7, #0]
 8011fec:	681b      	ldr	r3, [r3, #0]
 8011fee:	4a1c      	ldr	r2, [pc, #112]	@ (8012060 <HAL_ADC_ConfigChannel+0x2c4>)
 8011ff0:	4293      	cmp	r3, r2
 8011ff2:	d108      	bne.n	8012006 <HAL_ADC_ConfigChannel+0x26a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8011ff4:	6a3b      	ldr	r3, [r7, #32]
 8011ff6:	4a1d      	ldr	r2, [pc, #116]	@ (801206c <HAL_ADC_ConfigChannel+0x2d0>)
 8011ff8:	4013      	ands	r3, r2
 8011ffa:	4a15      	ldr	r2, [pc, #84]	@ (8012050 <HAL_ADC_ConfigChannel+0x2b4>)
 8011ffc:	0019      	movs	r1, r3
 8011ffe:	0010      	movs	r0, r2
 8012000:	f7ff f83e 	bl	8011080 <LL_ADC_SetCommonPathInternalCh>
 8012004:	e017      	b.n	8012036 <HAL_ADC_ConfigChannel+0x29a>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8012006:	683b      	ldr	r3, [r7, #0]
 8012008:	681b      	ldr	r3, [r3, #0]
 801200a:	4a16      	ldr	r2, [pc, #88]	@ (8012064 <HAL_ADC_ConfigChannel+0x2c8>)
 801200c:	4293      	cmp	r3, r2
 801200e:	d112      	bne.n	8012036 <HAL_ADC_ConfigChannel+0x29a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8012010:	6a3b      	ldr	r3, [r7, #32]
 8012012:	4a17      	ldr	r2, [pc, #92]	@ (8012070 <HAL_ADC_ConfigChannel+0x2d4>)
 8012014:	4013      	ands	r3, r2
 8012016:	4a0e      	ldr	r2, [pc, #56]	@ (8012050 <HAL_ADC_ConfigChannel+0x2b4>)
 8012018:	0019      	movs	r1, r3
 801201a:	0010      	movs	r0, r2
 801201c:	f7ff f830 	bl	8011080 <LL_ADC_SetCommonPathInternalCh>
 8012020:	e009      	b.n	8012036 <HAL_ADC_ConfigChannel+0x29a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8012022:	687b      	ldr	r3, [r7, #4]
 8012024:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012026:	2220      	movs	r2, #32
 8012028:	431a      	orrs	r2, r3
 801202a:	687b      	ldr	r3, [r7, #4]
 801202c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 801202e:	2327      	movs	r3, #39	@ 0x27
 8012030:	18fb      	adds	r3, r7, r3
 8012032:	2201      	movs	r2, #1
 8012034:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8012036:	687b      	ldr	r3, [r7, #4]
 8012038:	2254      	movs	r2, #84	@ 0x54
 801203a:	2100      	movs	r1, #0
 801203c:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 801203e:	2327      	movs	r3, #39	@ 0x27
 8012040:	18fb      	adds	r3, r7, r3
 8012042:	781b      	ldrb	r3, [r3, #0]
}
 8012044:	0018      	movs	r0, r3
 8012046:	46bd      	mov	sp, r7
 8012048:	b00b      	add	sp, #44	@ 0x2c
 801204a:	bd90      	pop	{r4, r7, pc}
 801204c:	80000004 	.word	0x80000004
 8012050:	40012708 	.word	0x40012708
 8012054:	ac000800 	.word	0xac000800
 8012058:	20000000 	.word	0x20000000
 801205c:	00030d40 	.word	0x00030d40
 8012060:	b4002000 	.word	0xb4002000
 8012064:	b0001000 	.word	0xb0001000
 8012068:	ff7fffff 	.word	0xff7fffff
 801206c:	feffffff 	.word	0xfeffffff
 8012070:	ffbfffff 	.word	0xffbfffff

08012074 <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param pAnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, const ADC_AnalogWDGConfTypeDef *pAnalogWDGConfig)
{
 8012074:	b590      	push	{r4, r7, lr}
 8012076:	b08f      	sub	sp, #60	@ 0x3c
 8012078:	af00      	add	r7, sp, #0
 801207a:	6078      	str	r0, [r7, #4]
 801207c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 801207e:	2337      	movs	r3, #55	@ 0x37
 8012080:	18fb      	adds	r3, r7, r3
 8012082:	2200      	movs	r2, #0
 8012084:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_awd_high_threshold_shifted;
  uint32_t tmp_awd_low_threshold_shifted;
  uint32_t backup_setting_adc_enable_state = 0UL;
 8012086:	2300      	movs	r3, #0
 8012088:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* Verify if thresholds are within the selected ADC resolution */
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->LowThreshold));
  }

  __HAL_LOCK(hadc);
 801208a:	687b      	ldr	r3, [r7, #4]
 801208c:	2254      	movs	r2, #84	@ 0x54
 801208e:	5c9b      	ldrb	r3, [r3, r2]
 8012090:	2b01      	cmp	r3, #1
 8012092:	d101      	bne.n	8012098 <HAL_ADC_AnalogWDGConfig+0x24>
 8012094:	2302      	movs	r3, #2
 8012096:	e195      	b.n	80123c4 <HAL_ADC_AnalogWDGConfig+0x350>
 8012098:	687b      	ldr	r3, [r7, #4]
 801209a:	2254      	movs	r2, #84	@ 0x54
 801209c:	2101      	movs	r1, #1
 801209e:	5499      	strb	r1, [r3, r2]

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC group regular:                                */
  /*  - Analog watchdog channels                                              */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80120a0:	687b      	ldr	r3, [r7, #4]
 80120a2:	681b      	ldr	r3, [r3, #0]
 80120a4:	0018      	movs	r0, r3
 80120a6:	f7ff f9a5 	bl	80113f4 <LL_ADC_REG_IsConversionOngoing>
 80120aa:	1e03      	subs	r3, r0, #0
 80120ac:	d000      	beq.n	80120b0 <HAL_ADC_AnalogWDGConfig+0x3c>
 80120ae:	e156      	b.n	801235e <HAL_ADC_AnalogWDGConfig+0x2ea>
  {
    /* Analog watchdog configuration */
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 80120b0:	683b      	ldr	r3, [r7, #0]
 80120b2:	681b      	ldr	r3, [r3, #0]
 80120b4:	4ac5      	ldr	r2, [pc, #788]	@ (80123cc <HAL_ADC_AnalogWDGConfig+0x358>)
 80120b6:	4293      	cmp	r3, r2
 80120b8:	d162      	bne.n	8012180 <HAL_ADC_AnalogWDGConfig+0x10c>
    {
      /* Constraint of ADC on this STM32 series: ADC must be disable
         to modify bitfields of register ADC_CFGR1 */
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80120ba:	687b      	ldr	r3, [r7, #4]
 80120bc:	681b      	ldr	r3, [r3, #0]
 80120be:	0018      	movs	r0, r3
 80120c0:	f7ff f952 	bl	8011368 <LL_ADC_IsEnabled>
 80120c4:	1e03      	subs	r3, r0, #0
 80120c6:	d009      	beq.n	80120dc <HAL_ADC_AnalogWDGConfig+0x68>
      {
        backup_setting_adc_enable_state = 1UL;
 80120c8:	2301      	movs	r3, #1
 80120ca:	62bb      	str	r3, [r7, #40]	@ 0x28
        tmp_hal_status = ADC_Disable(hadc);
 80120cc:	2337      	movs	r3, #55	@ 0x37
 80120ce:	18fc      	adds	r4, r7, r3
 80120d0:	687b      	ldr	r3, [r7, #4]
 80120d2:	0018      	movs	r0, r3
 80120d4:	f000 fa50 	bl	8012578 <ADC_Disable>
 80120d8:	0003      	movs	r3, r0
 80120da:	7023      	strb	r3, [r4, #0]
      }

      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels.                                                         */
      switch (pAnalogWDGConfig->WatchdogMode)
 80120dc:	683b      	ldr	r3, [r7, #0]
 80120de:	685b      	ldr	r3, [r3, #4]
 80120e0:	2280      	movs	r2, #128	@ 0x80
 80120e2:	0412      	lsls	r2, r2, #16
 80120e4:	4293      	cmp	r3, r2
 80120e6:	d011      	beq.n	801210c <HAL_ADC_AnalogWDGConfig+0x98>
 80120e8:	22c0      	movs	r2, #192	@ 0xc0
 80120ea:	0412      	lsls	r2, r2, #16
 80120ec:	4293      	cmp	r3, r2
 80120ee:	d115      	bne.n	801211c <HAL_ADC_AnalogWDGConfig+0xa8>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 80120f4:	683b      	ldr	r3, [r7, #0]
 80120f6:	689b      	ldr	r3, [r3, #8]
 80120f8:	4ab5      	ldr	r2, [pc, #724]	@ (80123d0 <HAL_ADC_AnalogWDGConfig+0x35c>)
 80120fa:	4013      	ands	r3, r2
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 80120fc:	22c0      	movs	r2, #192	@ 0xc0
 80120fe:	0412      	lsls	r2, r2, #16
 8012100:	4313      	orrs	r3, r2
 8012102:	49b2      	ldr	r1, [pc, #712]	@ (80123cc <HAL_ADC_AnalogWDGConfig+0x358>)
 8012104:	001a      	movs	r2, r3
 8012106:	f7ff f88d 	bl	8011224 <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR));
          break;
 801210a:	e00f      	b.n	801212c <HAL_ADC_AnalogWDGConfig+0xb8>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 801210c:	687b      	ldr	r3, [r7, #4]
 801210e:	681b      	ldr	r3, [r3, #0]
 8012110:	4ab0      	ldr	r2, [pc, #704]	@ (80123d4 <HAL_ADC_AnalogWDGConfig+0x360>)
 8012112:	49ae      	ldr	r1, [pc, #696]	@ (80123cc <HAL_ADC_AnalogWDGConfig+0x358>)
 8012114:	0018      	movs	r0, r3
 8012116:	f7ff f885 	bl	8011224 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 801211a:	e007      	b.n	801212c <HAL_ADC_AnalogWDGConfig+0xb8>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	681b      	ldr	r3, [r3, #0]
 8012120:	49aa      	ldr	r1, [pc, #680]	@ (80123cc <HAL_ADC_AnalogWDGConfig+0x358>)
 8012122:	2200      	movs	r2, #0
 8012124:	0018      	movs	r0, r3
 8012126:	f7ff f87d 	bl	8011224 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 801212a:	46c0      	nop			@ (mov r8, r8)
      }

      if (backup_setting_adc_enable_state == 1UL)
 801212c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801212e:	2b01      	cmp	r3, #1
 8012130:	d10b      	bne.n	801214a <HAL_ADC_AnalogWDGConfig+0xd6>
      {
        if (tmp_hal_status == HAL_OK)
 8012132:	2237      	movs	r2, #55	@ 0x37
 8012134:	18bb      	adds	r3, r7, r2
 8012136:	781b      	ldrb	r3, [r3, #0]
 8012138:	2b00      	cmp	r3, #0
 801213a:	d106      	bne.n	801214a <HAL_ADC_AnalogWDGConfig+0xd6>
        {
          tmp_hal_status = ADC_Enable(hadc);
 801213c:	18bc      	adds	r4, r7, r2
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	0018      	movs	r0, r3
 8012142:	f000 f993 	bl	801246c <ADC_Enable>
 8012146:	0003      	movs	r3, r0
 8012148:	7023      	strb	r3, [r4, #0]
        }
      }

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 801214a:	687b      	ldr	r3, [r7, #4]
 801214c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801214e:	4aa2      	ldr	r2, [pc, #648]	@ (80123d8 <HAL_ADC_AnalogWDGConfig+0x364>)
 8012150:	401a      	ands	r2, r3
 8012152:	687b      	ldr	r3, [r7, #4]
 8012154:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	681b      	ldr	r3, [r3, #0]
 801215a:	0018      	movs	r0, r3
 801215c:	f7ff f95b 	bl	8011416 <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (pAnalogWDGConfig->ITMode == ENABLE)
 8012160:	683b      	ldr	r3, [r7, #0]
 8012162:	7b1b      	ldrb	r3, [r3, #12]
 8012164:	2b01      	cmp	r3, #1
 8012166:	d105      	bne.n	8012174 <HAL_ADC_AnalogWDGConfig+0x100>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 8012168:	687b      	ldr	r3, [r7, #4]
 801216a:	681b      	ldr	r3, [r3, #0]
 801216c:	0018      	movs	r0, r3
 801216e:	f7ff f975 	bl	801145c <LL_ADC_EnableIT_AWD1>
 8012172:	e0f4      	b.n	801235e <HAL_ADC_AnalogWDGConfig+0x2ea>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	681b      	ldr	r3, [r3, #0]
 8012178:	0018      	movs	r0, r3
 801217a:	f7ff f99b 	bl	80114b4 <LL_ADC_DisableIT_AWD1>
 801217e:	e0ee      	b.n	801235e <HAL_ADC_AnalogWDGConfig+0x2ea>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (pAnalogWDGConfig->WatchdogMode)
 8012180:	683b      	ldr	r3, [r7, #0]
 8012182:	685b      	ldr	r3, [r3, #4]
 8012184:	2280      	movs	r2, #128	@ 0x80
 8012186:	0412      	lsls	r2, r2, #16
 8012188:	4293      	cmp	r3, r2
 801218a:	d100      	bne.n	801218e <HAL_ADC_AnalogWDGConfig+0x11a>
 801218c:	e09b      	b.n	80122c6 <HAL_ADC_AnalogWDGConfig+0x252>
 801218e:	22c0      	movs	r2, #192	@ 0xc0
 8012190:	0412      	lsls	r2, r2, #16
 8012192:	4293      	cmp	r3, r2
 8012194:	d000      	beq.n	8012198 <HAL_ADC_AnalogWDGConfig+0x124>
 8012196:	e09f      	b.n	80122d8 <HAL_ADC_AnalogWDGConfig+0x264>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8012198:	683b      	ldr	r3, [r7, #0]
 801219a:	681b      	ldr	r3, [r3, #0]
 801219c:	4a8f      	ldr	r2, [pc, #572]	@ (80123dc <HAL_ADC_AnalogWDGConfig+0x368>)
 801219e:	4293      	cmp	r3, r2
 80121a0:	d148      	bne.n	8012234 <HAL_ADC_AnalogWDGConfig+0x1c0>
          {
            SET_BIT(hadc->Instance->AWD2CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 80121a2:	683b      	ldr	r3, [r7, #0]
 80121a4:	689b      	ldr	r3, [r3, #8]
 80121a6:	025b      	lsls	r3, r3, #9
 80121a8:	0a5b      	lsrs	r3, r3, #9
 80121aa:	d108      	bne.n	80121be <HAL_ADC_AnalogWDGConfig+0x14a>
 80121ac:	683b      	ldr	r3, [r7, #0]
 80121ae:	689b      	ldr	r3, [r3, #8]
 80121b0:	0e9b      	lsrs	r3, r3, #26
 80121b2:	221f      	movs	r2, #31
 80121b4:	4013      	ands	r3, r2
 80121b6:	2201      	movs	r2, #1
 80121b8:	409a      	lsls	r2, r3
 80121ba:	0013      	movs	r3, r2
 80121bc:	e030      	b.n	8012220 <HAL_ADC_AnalogWDGConfig+0x1ac>
 80121be:	683b      	ldr	r3, [r7, #0]
 80121c0:	689b      	ldr	r3, [r3, #8]
 80121c2:	623b      	str	r3, [r7, #32]
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 80121c4:	231f      	movs	r3, #31
 80121c6:	61fb      	str	r3, [r7, #28]
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 80121c8:	6a3b      	ldr	r3, [r7, #32]
 80121ca:	61bb      	str	r3, [r7, #24]
  for (value >>= 1U; value != 0U; value >>= 1U)
 80121cc:	6a3b      	ldr	r3, [r7, #32]
 80121ce:	085b      	lsrs	r3, r3, #1
 80121d0:	623b      	str	r3, [r7, #32]
 80121d2:	e00e      	b.n	80121f2 <HAL_ADC_AnalogWDGConfig+0x17e>
    result <<= 1U;
 80121d4:	69bb      	ldr	r3, [r7, #24]
 80121d6:	005b      	lsls	r3, r3, #1
 80121d8:	61bb      	str	r3, [r7, #24]
    result |= value & 1U;
 80121da:	6a3b      	ldr	r3, [r7, #32]
 80121dc:	2201      	movs	r2, #1
 80121de:	4013      	ands	r3, r2
 80121e0:	69ba      	ldr	r2, [r7, #24]
 80121e2:	4313      	orrs	r3, r2
 80121e4:	61bb      	str	r3, [r7, #24]
    s--;
 80121e6:	69fb      	ldr	r3, [r7, #28]
 80121e8:	3b01      	subs	r3, #1
 80121ea:	61fb      	str	r3, [r7, #28]
  for (value >>= 1U; value != 0U; value >>= 1U)
 80121ec:	6a3b      	ldr	r3, [r7, #32]
 80121ee:	085b      	lsrs	r3, r3, #1
 80121f0:	623b      	str	r3, [r7, #32]
 80121f2:	6a3b      	ldr	r3, [r7, #32]
 80121f4:	2b00      	cmp	r3, #0
 80121f6:	d1ed      	bne.n	80121d4 <HAL_ADC_AnalogWDGConfig+0x160>
  result <<= s;                        /* shift when v's highest bits are zero */
 80121f8:	69ba      	ldr	r2, [r7, #24]
 80121fa:	69fb      	ldr	r3, [r7, #28]
 80121fc:	409a      	lsls	r2, r3
 80121fe:	0013      	movs	r3, r2
 8012200:	61bb      	str	r3, [r7, #24]
  return result;
 8012202:	69bb      	ldr	r3, [r7, #24]
 8012204:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8012206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012208:	2b00      	cmp	r3, #0
 801220a:	d101      	bne.n	8012210 <HAL_ADC_AnalogWDGConfig+0x19c>
    return 32U;
 801220c:	2320      	movs	r3, #32
 801220e:	e004      	b.n	801221a <HAL_ADC_AnalogWDGConfig+0x1a6>
  return __builtin_clz(value);
 8012210:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012212:	f7ee f98d 	bl	8000530 <__clzsi2>
 8012216:	0003      	movs	r3, r0
 8012218:	b2db      	uxtb	r3, r3
 801221a:	001a      	movs	r2, r3
 801221c:	2301      	movs	r3, #1
 801221e:	4093      	lsls	r3, r2
 8012220:	687a      	ldr	r2, [r7, #4]
 8012222:	6812      	ldr	r2, [r2, #0]
 8012224:	21a0      	movs	r1, #160	@ 0xa0
 8012226:	5851      	ldr	r1, [r2, r1]
 8012228:	687a      	ldr	r2, [r7, #4]
 801222a:	6812      	ldr	r2, [r2, #0]
 801222c:	430b      	orrs	r3, r1
 801222e:	21a0      	movs	r1, #160	@ 0xa0
 8012230:	5053      	str	r3, [r2, r1]
          }
          else
          {
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
          }
          break;
 8012232:	e05a      	b.n	80122ea <HAL_ADC_AnalogWDGConfig+0x276>
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 8012234:	683b      	ldr	r3, [r7, #0]
 8012236:	689b      	ldr	r3, [r3, #8]
 8012238:	025b      	lsls	r3, r3, #9
 801223a:	0a5b      	lsrs	r3, r3, #9
 801223c:	d108      	bne.n	8012250 <HAL_ADC_AnalogWDGConfig+0x1dc>
 801223e:	683b      	ldr	r3, [r7, #0]
 8012240:	689b      	ldr	r3, [r3, #8]
 8012242:	0e9b      	lsrs	r3, r3, #26
 8012244:	221f      	movs	r2, #31
 8012246:	4013      	ands	r3, r2
 8012248:	2201      	movs	r2, #1
 801224a:	409a      	lsls	r2, r3
 801224c:	0013      	movs	r3, r2
 801224e:	e030      	b.n	80122b2 <HAL_ADC_AnalogWDGConfig+0x23e>
 8012250:	683b      	ldr	r3, [r7, #0]
 8012252:	689b      	ldr	r3, [r3, #8]
 8012254:	613b      	str	r3, [r7, #16]
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 8012256:	231f      	movs	r3, #31
 8012258:	60fb      	str	r3, [r7, #12]
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 801225a:	693b      	ldr	r3, [r7, #16]
 801225c:	60bb      	str	r3, [r7, #8]
  for (value >>= 1U; value != 0U; value >>= 1U)
 801225e:	693b      	ldr	r3, [r7, #16]
 8012260:	085b      	lsrs	r3, r3, #1
 8012262:	613b      	str	r3, [r7, #16]
 8012264:	e00e      	b.n	8012284 <HAL_ADC_AnalogWDGConfig+0x210>
    result <<= 1U;
 8012266:	68bb      	ldr	r3, [r7, #8]
 8012268:	005b      	lsls	r3, r3, #1
 801226a:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
 801226c:	693b      	ldr	r3, [r7, #16]
 801226e:	2201      	movs	r2, #1
 8012270:	4013      	ands	r3, r2
 8012272:	68ba      	ldr	r2, [r7, #8]
 8012274:	4313      	orrs	r3, r2
 8012276:	60bb      	str	r3, [r7, #8]
    s--;
 8012278:	68fb      	ldr	r3, [r7, #12]
 801227a:	3b01      	subs	r3, #1
 801227c:	60fb      	str	r3, [r7, #12]
  for (value >>= 1U; value != 0U; value >>= 1U)
 801227e:	693b      	ldr	r3, [r7, #16]
 8012280:	085b      	lsrs	r3, r3, #1
 8012282:	613b      	str	r3, [r7, #16]
 8012284:	693b      	ldr	r3, [r7, #16]
 8012286:	2b00      	cmp	r3, #0
 8012288:	d1ed      	bne.n	8012266 <HAL_ADC_AnalogWDGConfig+0x1f2>
  result <<= s;                        /* shift when v's highest bits are zero */
 801228a:	68ba      	ldr	r2, [r7, #8]
 801228c:	68fb      	ldr	r3, [r7, #12]
 801228e:	409a      	lsls	r2, r3
 8012290:	0013      	movs	r3, r2
 8012292:	60bb      	str	r3, [r7, #8]
  return result;
 8012294:	68bb      	ldr	r3, [r7, #8]
 8012296:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8012298:	697b      	ldr	r3, [r7, #20]
 801229a:	2b00      	cmp	r3, #0
 801229c:	d101      	bne.n	80122a2 <HAL_ADC_AnalogWDGConfig+0x22e>
    return 32U;
 801229e:	2320      	movs	r3, #32
 80122a0:	e004      	b.n	80122ac <HAL_ADC_AnalogWDGConfig+0x238>
  return __builtin_clz(value);
 80122a2:	6978      	ldr	r0, [r7, #20]
 80122a4:	f7ee f944 	bl	8000530 <__clzsi2>
 80122a8:	0003      	movs	r3, r0
 80122aa:	b2db      	uxtb	r3, r3
 80122ac:	001a      	movs	r2, r3
 80122ae:	2301      	movs	r3, #1
 80122b0:	4093      	lsls	r3, r2
 80122b2:	687a      	ldr	r2, [r7, #4]
 80122b4:	6812      	ldr	r2, [r2, #0]
 80122b6:	21a4      	movs	r1, #164	@ 0xa4
 80122b8:	5851      	ldr	r1, [r2, r1]
 80122ba:	687a      	ldr	r2, [r7, #4]
 80122bc:	6812      	ldr	r2, [r2, #0]
 80122be:	430b      	orrs	r3, r1
 80122c0:	21a4      	movs	r1, #164	@ 0xa4
 80122c2:	5053      	str	r3, [r2, r1]
          break;
 80122c4:	e011      	b.n	80122ea <HAL_ADC_AnalogWDGConfig+0x276>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	6818      	ldr	r0, [r3, #0]
                                          pAnalogWDGConfig->WatchdogNumber,
 80122ca:	683b      	ldr	r3, [r7, #0]
 80122cc:	681b      	ldr	r3, [r3, #0]
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 80122ce:	4a41      	ldr	r2, [pc, #260]	@ (80123d4 <HAL_ADC_AnalogWDGConfig+0x360>)
 80122d0:	0019      	movs	r1, r3
 80122d2:	f7fe ffa7 	bl	8011224 <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_AWD_ALL_CHANNELS_REG);
          break;
 80122d6:	e008      	b.n	80122ea <HAL_ADC_AnalogWDGConfig+0x276>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	6818      	ldr	r0, [r3, #0]
 80122dc:	683b      	ldr	r3, [r7, #0]
 80122de:	681b      	ldr	r3, [r3, #0]
 80122e0:	2200      	movs	r2, #0
 80122e2:	0019      	movs	r1, r3
 80122e4:	f7fe ff9e 	bl	8011224 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 80122e8:	46c0      	nop			@ (mov r8, r8)
      }

      if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80122ea:	683b      	ldr	r3, [r7, #0]
 80122ec:	681b      	ldr	r3, [r3, #0]
 80122ee:	4a3b      	ldr	r2, [pc, #236]	@ (80123dc <HAL_ADC_AnalogWDGConfig+0x368>)
 80122f0:	4293      	cmp	r3, r2
 80122f2:	d11a      	bne.n	801232a <HAL_ADC_AnalogWDGConfig+0x2b6>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80122f4:	687b      	ldr	r3, [r7, #4]
 80122f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80122f8:	4a39      	ldr	r2, [pc, #228]	@ (80123e0 <HAL_ADC_AnalogWDGConfig+0x36c>)
 80122fa:	401a      	ands	r2, r3
 80122fc:	687b      	ldr	r3, [r7, #4]
 80122fe:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	681b      	ldr	r3, [r3, #0]
 8012304:	0018      	movs	r0, r3
 8012306:	f7ff f891 	bl	801142c <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 801230a:	683b      	ldr	r3, [r7, #0]
 801230c:	7b1b      	ldrb	r3, [r3, #12]
 801230e:	2b01      	cmp	r3, #1
 8012310:	d105      	bne.n	801231e <HAL_ADC_AnalogWDGConfig+0x2aa>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 8012312:	687b      	ldr	r3, [r7, #4]
 8012314:	681b      	ldr	r3, [r3, #0]
 8012316:	0018      	movs	r0, r3
 8012318:	f7ff f8ae 	bl	8011478 <LL_ADC_EnableIT_AWD2>
 801231c:	e01f      	b.n	801235e <HAL_ADC_AnalogWDGConfig+0x2ea>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	681b      	ldr	r3, [r3, #0]
 8012322:	0018      	movs	r0, r3
 8012324:	f7ff f8d6 	bl	80114d4 <LL_ADC_DisableIT_AWD2>
 8012328:	e019      	b.n	801235e <HAL_ADC_AnalogWDGConfig+0x2ea>
      }
      /* (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801232e:	4a2d      	ldr	r2, [pc, #180]	@ (80123e4 <HAL_ADC_AnalogWDGConfig+0x370>)
 8012330:	401a      	ands	r2, r3
 8012332:	687b      	ldr	r3, [r7, #4]
 8012334:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	681b      	ldr	r3, [r3, #0]
 801233a:	0018      	movs	r0, r3
 801233c:	f7ff f882 	bl	8011444 <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 8012340:	683b      	ldr	r3, [r7, #0]
 8012342:	7b1b      	ldrb	r3, [r3, #12]
 8012344:	2b01      	cmp	r3, #1
 8012346:	d105      	bne.n	8012354 <HAL_ADC_AnalogWDGConfig+0x2e0>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 8012348:	687b      	ldr	r3, [r7, #4]
 801234a:	681b      	ldr	r3, [r3, #0]
 801234c:	0018      	movs	r0, r3
 801234e:	f7ff f8a2 	bl	8011496 <LL_ADC_EnableIT_AWD3>
 8012352:	e004      	b.n	801235e <HAL_ADC_AnalogWDGConfig+0x2ea>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	681b      	ldr	r3, [r3, #0]
 8012358:	0018      	movs	r0, r3
 801235a:	f7ff f8cb 	bl	80114f4 <LL_ADC_DisableIT_AWD3>
    }

  }

  /* Analog watchdog thresholds configuration */
  if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 801235e:	683b      	ldr	r3, [r7, #0]
 8012360:	681b      	ldr	r3, [r3, #0]
 8012362:	4a1a      	ldr	r2, [pc, #104]	@ (80123cc <HAL_ADC_AnalogWDGConfig+0x358>)
 8012364:	4293      	cmp	r3, r2
 8012366:	d118      	bne.n	801239a <HAL_ADC_AnalogWDGConfig+0x326>
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 8012368:	683b      	ldr	r3, [r7, #0]
 801236a:	691a      	ldr	r2, [r3, #16]
 801236c:	687b      	ldr	r3, [r7, #4]
 801236e:	681b      	ldr	r3, [r3, #0]
 8012370:	68db      	ldr	r3, [r3, #12]
 8012372:	08db      	lsrs	r3, r3, #3
 8012374:	2103      	movs	r1, #3
 8012376:	400b      	ands	r3, r1
 8012378:	005b      	lsls	r3, r3, #1
 801237a:	409a      	lsls	r2, r3
 801237c:	0013      	movs	r3, r2
 801237e:	633b      	str	r3, [r7, #48]	@ 0x30
    tmp_awd_low_threshold_shifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 8012380:	683b      	ldr	r3, [r7, #0]
 8012382:	695a      	ldr	r2, [r3, #20]
 8012384:	687b      	ldr	r3, [r7, #4]
 8012386:	681b      	ldr	r3, [r3, #0]
 8012388:	68db      	ldr	r3, [r3, #12]
 801238a:	08db      	lsrs	r3, r3, #3
 801238c:	2103      	movs	r1, #3
 801238e:	400b      	ands	r3, r1
 8012390:	005b      	lsls	r3, r3, #1
 8012392:	409a      	lsls	r2, r3
 8012394:	0013      	movs	r3, r2
 8012396:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012398:	e005      	b.n	80123a6 <HAL_ADC_AnalogWDGConfig+0x332>
  else
  {
    /* No need to shift the offset with respect to the selected ADC resolution: */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = pAnalogWDGConfig->HighThreshold;
 801239a:	683b      	ldr	r3, [r7, #0]
 801239c:	691b      	ldr	r3, [r3, #16]
 801239e:	633b      	str	r3, [r7, #48]	@ 0x30
    tmp_awd_low_threshold_shifted  = pAnalogWDGConfig->LowThreshold;
 80123a0:	683b      	ldr	r3, [r7, #0]
 80123a2:	695b      	ldr	r3, [r3, #20]
 80123a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set ADC analog watchdog thresholds value of both thresholds high and low */
  LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, tmp_awd_high_threshold_shifted,
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	6818      	ldr	r0, [r3, #0]
 80123aa:	683b      	ldr	r3, [r7, #0]
 80123ac:	6819      	ldr	r1, [r3, #0]
 80123ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80123b2:	f7fe ff65 	bl	8011280 <LL_ADC_ConfigAnalogWDThresholds>
                                  tmp_awd_low_threshold_shifted);

  __HAL_UNLOCK(hadc);
 80123b6:	687b      	ldr	r3, [r7, #4]
 80123b8:	2254      	movs	r2, #84	@ 0x54
 80123ba:	2100      	movs	r1, #0
 80123bc:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80123be:	2337      	movs	r3, #55	@ 0x37
 80123c0:	18fb      	adds	r3, r7, r3
 80123c2:	781b      	ldrb	r3, [r3, #0]
}
 80123c4:	0018      	movs	r0, r3
 80123c6:	46bd      	mov	sp, r7
 80123c8:	b00f      	add	sp, #60	@ 0x3c
 80123ca:	bd90      	pop	{r4, r7, pc}
 80123cc:	7cc00000 	.word	0x7cc00000
 80123d0:	fc3fffff 	.word	0xfc3fffff
 80123d4:	0087ffff 	.word	0x0087ffff
 80123d8:	fffeffff 	.word	0xfffeffff
 80123dc:	0017ffff 	.word	0x0017ffff
 80123e0:	fffdffff 	.word	0xfffdffff
 80123e4:	fffbffff 	.word	0xfffbffff

080123e8 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 80123e8:	b580      	push	{r7, lr}
 80123ea:	b084      	sub	sp, #16
 80123ec:	af00      	add	r7, sp, #0
 80123ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80123f0:	687b      	ldr	r3, [r7, #4]
 80123f2:	681b      	ldr	r3, [r3, #0]
 80123f4:	0018      	movs	r0, r3
 80123f6:	f7fe fffd 	bl	80113f4 <LL_ADC_REG_IsConversionOngoing>
 80123fa:	1e03      	subs	r3, r0, #0
 80123fc:	d031      	beq.n	8012462 <ADC_ConversionStop+0x7a>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	681b      	ldr	r3, [r3, #0]
 8012402:	0018      	movs	r0, r3
 8012404:	f7fe ffc1 	bl	801138a <LL_ADC_IsDisableOngoing>
 8012408:	1e03      	subs	r3, r0, #0
 801240a:	d104      	bne.n	8012416 <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	681b      	ldr	r3, [r3, #0]
 8012410:	0018      	movs	r0, r3
 8012412:	f7fe ffdd 	bl	80113d0 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8012416:	f7fe fde9 	bl	8010fec <HAL_GetTick>
 801241a:	0003      	movs	r3, r0
 801241c:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 801241e:	e01a      	b.n	8012456 <ADC_ConversionStop+0x6e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8012420:	f7fe fde4 	bl	8010fec <HAL_GetTick>
 8012424:	0002      	movs	r2, r0
 8012426:	68fb      	ldr	r3, [r7, #12]
 8012428:	1ad3      	subs	r3, r2, r3
 801242a:	2b02      	cmp	r3, #2
 801242c:	d913      	bls.n	8012456 <ADC_ConversionStop+0x6e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	681b      	ldr	r3, [r3, #0]
 8012432:	689b      	ldr	r3, [r3, #8]
 8012434:	2204      	movs	r2, #4
 8012436:	4013      	ands	r3, r2
 8012438:	d00d      	beq.n	8012456 <ADC_ConversionStop+0x6e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801243e:	2210      	movs	r2, #16
 8012440:	431a      	orrs	r2, r3
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801244a:	2201      	movs	r2, #1
 801244c:	431a      	orrs	r2, r3
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8012452:	2301      	movs	r3, #1
 8012454:	e006      	b.n	8012464 <ADC_ConversionStop+0x7c>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	681b      	ldr	r3, [r3, #0]
 801245a:	689b      	ldr	r3, [r3, #8]
 801245c:	2204      	movs	r2, #4
 801245e:	4013      	ands	r3, r2
 8012460:	d1de      	bne.n	8012420 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8012462:	2300      	movs	r3, #0
}
 8012464:	0018      	movs	r0, r3
 8012466:	46bd      	mov	sp, r7
 8012468:	b004      	add	sp, #16
 801246a:	bd80      	pop	{r7, pc}

0801246c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 801246c:	b580      	push	{r7, lr}
 801246e:	b084      	sub	sp, #16
 8012470:	af00      	add	r7, sp, #0
 8012472:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8012474:	2300      	movs	r3, #0
 8012476:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8012478:	687b      	ldr	r3, [r7, #4]
 801247a:	681b      	ldr	r3, [r3, #0]
 801247c:	0018      	movs	r0, r3
 801247e:	f7fe ff73 	bl	8011368 <LL_ADC_IsEnabled>
 8012482:	1e03      	subs	r3, r0, #0
 8012484:	d000      	beq.n	8012488 <ADC_Enable+0x1c>
 8012486:	e069      	b.n	801255c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8012488:	687b      	ldr	r3, [r7, #4]
 801248a:	681b      	ldr	r3, [r3, #0]
 801248c:	689b      	ldr	r3, [r3, #8]
 801248e:	4a36      	ldr	r2, [pc, #216]	@ (8012568 <ADC_Enable+0xfc>)
 8012490:	4013      	ands	r3, r2
 8012492:	d00d      	beq.n	80124b0 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012498:	2210      	movs	r2, #16
 801249a:	431a      	orrs	r2, r3
 801249c:	687b      	ldr	r3, [r7, #4]
 801249e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80124a0:	687b      	ldr	r3, [r7, #4]
 80124a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80124a4:	2201      	movs	r2, #1
 80124a6:	431a      	orrs	r2, r3
 80124a8:	687b      	ldr	r3, [r7, #4]
 80124aa:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80124ac:	2301      	movs	r3, #1
 80124ae:	e056      	b.n	801255e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	681b      	ldr	r3, [r3, #0]
 80124b4:	0018      	movs	r0, r3
 80124b6:	f7fe ff33 	bl	8011320 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 80124ba:	4b2c      	ldr	r3, [pc, #176]	@ (801256c <ADC_Enable+0x100>)
 80124bc:	0018      	movs	r0, r3
 80124be:	f7fe fdf3 	bl	80110a8 <LL_ADC_GetCommonPathInternalCh>
 80124c2:	0002      	movs	r2, r0
 80124c4:	2380      	movs	r3, #128	@ 0x80
 80124c6:	041b      	lsls	r3, r3, #16
 80124c8:	4013      	ands	r3, r2
 80124ca:	d00f      	beq.n	80124ec <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80124cc:	4b28      	ldr	r3, [pc, #160]	@ (8012570 <ADC_Enable+0x104>)
 80124ce:	681b      	ldr	r3, [r3, #0]
 80124d0:	4928      	ldr	r1, [pc, #160]	@ (8012574 <ADC_Enable+0x108>)
 80124d2:	0018      	movs	r0, r3
 80124d4:	f7ed fe3e 	bl	8000154 <__udivsi3>
 80124d8:	0003      	movs	r3, r0
 80124da:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 80124dc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80124de:	e002      	b.n	80124e6 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80124e0:	68bb      	ldr	r3, [r7, #8]
 80124e2:	3b01      	subs	r3, #1
 80124e4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80124e6:	68bb      	ldr	r3, [r7, #8]
 80124e8:	2b00      	cmp	r3, #0
 80124ea:	d1f9      	bne.n	80124e0 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80124ec:	687b      	ldr	r3, [r7, #4]
 80124ee:	7e5b      	ldrb	r3, [r3, #25]
 80124f0:	2b01      	cmp	r3, #1
 80124f2:	d033      	beq.n	801255c <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80124f4:	f7fe fd7a 	bl	8010fec <HAL_GetTick>
 80124f8:	0003      	movs	r3, r0
 80124fa:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80124fc:	e027      	b.n	801254e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80124fe:	687b      	ldr	r3, [r7, #4]
 8012500:	681b      	ldr	r3, [r3, #0]
 8012502:	0018      	movs	r0, r3
 8012504:	f7fe ff30 	bl	8011368 <LL_ADC_IsEnabled>
 8012508:	1e03      	subs	r3, r0, #0
 801250a:	d104      	bne.n	8012516 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	681b      	ldr	r3, [r3, #0]
 8012510:	0018      	movs	r0, r3
 8012512:	f7fe ff05 	bl	8011320 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8012516:	f7fe fd69 	bl	8010fec <HAL_GetTick>
 801251a:	0002      	movs	r2, r0
 801251c:	68fb      	ldr	r3, [r7, #12]
 801251e:	1ad3      	subs	r3, r2, r3
 8012520:	2b02      	cmp	r3, #2
 8012522:	d914      	bls.n	801254e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	681b      	ldr	r3, [r3, #0]
 8012528:	681b      	ldr	r3, [r3, #0]
 801252a:	2201      	movs	r2, #1
 801252c:	4013      	ands	r3, r2
 801252e:	2b01      	cmp	r3, #1
 8012530:	d00d      	beq.n	801254e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8012532:	687b      	ldr	r3, [r7, #4]
 8012534:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012536:	2210      	movs	r2, #16
 8012538:	431a      	orrs	r2, r3
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8012542:	2201      	movs	r2, #1
 8012544:	431a      	orrs	r2, r3
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 801254a:	2301      	movs	r3, #1
 801254c:	e007      	b.n	801255e <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	681b      	ldr	r3, [r3, #0]
 8012552:	681b      	ldr	r3, [r3, #0]
 8012554:	2201      	movs	r2, #1
 8012556:	4013      	ands	r3, r2
 8012558:	2b01      	cmp	r3, #1
 801255a:	d1d0      	bne.n	80124fe <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 801255c:	2300      	movs	r3, #0
}
 801255e:	0018      	movs	r0, r3
 8012560:	46bd      	mov	sp, r7
 8012562:	b004      	add	sp, #16
 8012564:	bd80      	pop	{r7, pc}
 8012566:	46c0      	nop			@ (mov r8, r8)
 8012568:	80000017 	.word	0x80000017
 801256c:	40012708 	.word	0x40012708
 8012570:	20000000 	.word	0x20000000
 8012574:	00030d40 	.word	0x00030d40

08012578 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8012578:	b580      	push	{r7, lr}
 801257a:	b084      	sub	sp, #16
 801257c:	af00      	add	r7, sp, #0
 801257e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8012580:	687b      	ldr	r3, [r7, #4]
 8012582:	681b      	ldr	r3, [r3, #0]
 8012584:	0018      	movs	r0, r3
 8012586:	f7fe ff00 	bl	801138a <LL_ADC_IsDisableOngoing>
 801258a:	0003      	movs	r3, r0
 801258c:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	681b      	ldr	r3, [r3, #0]
 8012592:	0018      	movs	r0, r3
 8012594:	f7fe fee8 	bl	8011368 <LL_ADC_IsEnabled>
 8012598:	1e03      	subs	r3, r0, #0
 801259a:	d046      	beq.n	801262a <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 801259c:	68fb      	ldr	r3, [r7, #12]
 801259e:	2b00      	cmp	r3, #0
 80125a0:	d143      	bne.n	801262a <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80125a2:	687b      	ldr	r3, [r7, #4]
 80125a4:	681b      	ldr	r3, [r3, #0]
 80125a6:	689b      	ldr	r3, [r3, #8]
 80125a8:	2205      	movs	r2, #5
 80125aa:	4013      	ands	r3, r2
 80125ac:	2b01      	cmp	r3, #1
 80125ae:	d10d      	bne.n	80125cc <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	681b      	ldr	r3, [r3, #0]
 80125b4:	0018      	movs	r0, r3
 80125b6:	f7fe fec5 	bl	8011344 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80125ba:	687b      	ldr	r3, [r7, #4]
 80125bc:	681b      	ldr	r3, [r3, #0]
 80125be:	2203      	movs	r2, #3
 80125c0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80125c2:	f7fe fd13 	bl	8010fec <HAL_GetTick>
 80125c6:	0003      	movs	r3, r0
 80125c8:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80125ca:	e028      	b.n	801261e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80125d0:	2210      	movs	r2, #16
 80125d2:	431a      	orrs	r2, r3
 80125d4:	687b      	ldr	r3, [r7, #4]
 80125d6:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80125dc:	2201      	movs	r2, #1
 80125de:	431a      	orrs	r2, r3
 80125e0:	687b      	ldr	r3, [r7, #4]
 80125e2:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80125e4:	2301      	movs	r3, #1
 80125e6:	e021      	b.n	801262c <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80125e8:	f7fe fd00 	bl	8010fec <HAL_GetTick>
 80125ec:	0002      	movs	r2, r0
 80125ee:	68bb      	ldr	r3, [r7, #8]
 80125f0:	1ad3      	subs	r3, r2, r3
 80125f2:	2b02      	cmp	r3, #2
 80125f4:	d913      	bls.n	801261e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80125f6:	687b      	ldr	r3, [r7, #4]
 80125f8:	681b      	ldr	r3, [r3, #0]
 80125fa:	689b      	ldr	r3, [r3, #8]
 80125fc:	2201      	movs	r2, #1
 80125fe:	4013      	ands	r3, r2
 8012600:	d00d      	beq.n	801261e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8012602:	687b      	ldr	r3, [r7, #4]
 8012604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012606:	2210      	movs	r2, #16
 8012608:	431a      	orrs	r2, r3
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 801260e:	687b      	ldr	r3, [r7, #4]
 8012610:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8012612:	2201      	movs	r2, #1
 8012614:	431a      	orrs	r2, r3
 8012616:	687b      	ldr	r3, [r7, #4]
 8012618:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 801261a:	2301      	movs	r3, #1
 801261c:	e006      	b.n	801262c <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 801261e:	687b      	ldr	r3, [r7, #4]
 8012620:	681b      	ldr	r3, [r3, #0]
 8012622:	689b      	ldr	r3, [r3, #8]
 8012624:	2201      	movs	r2, #1
 8012626:	4013      	ands	r3, r2
 8012628:	d1de      	bne.n	80125e8 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 801262a:	2300      	movs	r3, #0
}
 801262c:	0018      	movs	r0, r3
 801262e:	46bd      	mov	sp, r7
 8012630:	b004      	add	sp, #16
 8012632:	bd80      	pop	{r7, pc}

08012634 <LL_ADC_GetCommonClock>:
{
 8012634:	b580      	push	{r7, lr}
 8012636:	b082      	sub	sp, #8
 8012638:	af00      	add	r7, sp, #0
 801263a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 801263c:	687b      	ldr	r3, [r7, #4]
 801263e:	681a      	ldr	r2, [r3, #0]
 8012640:	23f0      	movs	r3, #240	@ 0xf0
 8012642:	039b      	lsls	r3, r3, #14
 8012644:	4013      	ands	r3, r2
}
 8012646:	0018      	movs	r0, r3
 8012648:	46bd      	mov	sp, r7
 801264a:	b002      	add	sp, #8
 801264c:	bd80      	pop	{r7, pc}

0801264e <LL_ADC_GetClock>:
{
 801264e:	b580      	push	{r7, lr}
 8012650:	b082      	sub	sp, #8
 8012652:	af00      	add	r7, sp, #0
 8012654:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	691b      	ldr	r3, [r3, #16]
 801265a:	0f9b      	lsrs	r3, r3, #30
 801265c:	079b      	lsls	r3, r3, #30
}
 801265e:	0018      	movs	r0, r3
 8012660:	46bd      	mov	sp, r7
 8012662:	b002      	add	sp, #8
 8012664:	bd80      	pop	{r7, pc}

08012666 <LL_ADC_SetCalibrationFactor>:
{
 8012666:	b580      	push	{r7, lr}
 8012668:	b082      	sub	sp, #8
 801266a:	af00      	add	r7, sp, #0
 801266c:	6078      	str	r0, [r7, #4]
 801266e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	22b4      	movs	r2, #180	@ 0xb4
 8012674:	589b      	ldr	r3, [r3, r2]
 8012676:	227f      	movs	r2, #127	@ 0x7f
 8012678:	4393      	bics	r3, r2
 801267a:	001a      	movs	r2, r3
 801267c:	683b      	ldr	r3, [r7, #0]
 801267e:	431a      	orrs	r2, r3
 8012680:	687b      	ldr	r3, [r7, #4]
 8012682:	21b4      	movs	r1, #180	@ 0xb4
 8012684:	505a      	str	r2, [r3, r1]
}
 8012686:	46c0      	nop			@ (mov r8, r8)
 8012688:	46bd      	mov	sp, r7
 801268a:	b002      	add	sp, #8
 801268c:	bd80      	pop	{r7, pc}

0801268e <LL_ADC_GetCalibrationFactor>:
{
 801268e:	b580      	push	{r7, lr}
 8012690:	b082      	sub	sp, #8
 8012692:	af00      	add	r7, sp, #0
 8012694:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8012696:	687b      	ldr	r3, [r7, #4]
 8012698:	22b4      	movs	r2, #180	@ 0xb4
 801269a:	589b      	ldr	r3, [r3, r2]
 801269c:	227f      	movs	r2, #127	@ 0x7f
 801269e:	4013      	ands	r3, r2
}
 80126a0:	0018      	movs	r0, r3
 80126a2:	46bd      	mov	sp, r7
 80126a4:	b002      	add	sp, #8
 80126a6:	bd80      	pop	{r7, pc}

080126a8 <LL_ADC_Enable>:
{
 80126a8:	b580      	push	{r7, lr}
 80126aa:	b082      	sub	sp, #8
 80126ac:	af00      	add	r7, sp, #0
 80126ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80126b0:	687b      	ldr	r3, [r7, #4]
 80126b2:	689b      	ldr	r3, [r3, #8]
 80126b4:	4a04      	ldr	r2, [pc, #16]	@ (80126c8 <LL_ADC_Enable+0x20>)
 80126b6:	4013      	ands	r3, r2
 80126b8:	2201      	movs	r2, #1
 80126ba:	431a      	orrs	r2, r3
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	609a      	str	r2, [r3, #8]
}
 80126c0:	46c0      	nop			@ (mov r8, r8)
 80126c2:	46bd      	mov	sp, r7
 80126c4:	b002      	add	sp, #8
 80126c6:	bd80      	pop	{r7, pc}
 80126c8:	7fffffe8 	.word	0x7fffffe8

080126cc <LL_ADC_Disable>:
{
 80126cc:	b580      	push	{r7, lr}
 80126ce:	b082      	sub	sp, #8
 80126d0:	af00      	add	r7, sp, #0
 80126d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	689b      	ldr	r3, [r3, #8]
 80126d8:	4a04      	ldr	r2, [pc, #16]	@ (80126ec <LL_ADC_Disable+0x20>)
 80126da:	4013      	ands	r3, r2
 80126dc:	2202      	movs	r2, #2
 80126de:	431a      	orrs	r2, r3
 80126e0:	687b      	ldr	r3, [r7, #4]
 80126e2:	609a      	str	r2, [r3, #8]
}
 80126e4:	46c0      	nop			@ (mov r8, r8)
 80126e6:	46bd      	mov	sp, r7
 80126e8:	b002      	add	sp, #8
 80126ea:	bd80      	pop	{r7, pc}
 80126ec:	7fffffe8 	.word	0x7fffffe8

080126f0 <LL_ADC_IsEnabled>:
{
 80126f0:	b580      	push	{r7, lr}
 80126f2:	b082      	sub	sp, #8
 80126f4:	af00      	add	r7, sp, #0
 80126f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	689b      	ldr	r3, [r3, #8]
 80126fc:	2201      	movs	r2, #1
 80126fe:	4013      	ands	r3, r2
 8012700:	2b01      	cmp	r3, #1
 8012702:	d101      	bne.n	8012708 <LL_ADC_IsEnabled+0x18>
 8012704:	2301      	movs	r3, #1
 8012706:	e000      	b.n	801270a <LL_ADC_IsEnabled+0x1a>
 8012708:	2300      	movs	r3, #0
}
 801270a:	0018      	movs	r0, r3
 801270c:	46bd      	mov	sp, r7
 801270e:	b002      	add	sp, #8
 8012710:	bd80      	pop	{r7, pc}
	...

08012714 <LL_ADC_StartCalibration>:
{
 8012714:	b580      	push	{r7, lr}
 8012716:	b082      	sub	sp, #8
 8012718:	af00      	add	r7, sp, #0
 801271a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	689b      	ldr	r3, [r3, #8]
 8012720:	4a05      	ldr	r2, [pc, #20]	@ (8012738 <LL_ADC_StartCalibration+0x24>)
 8012722:	4013      	ands	r3, r2
 8012724:	2280      	movs	r2, #128	@ 0x80
 8012726:	0612      	lsls	r2, r2, #24
 8012728:	431a      	orrs	r2, r3
 801272a:	687b      	ldr	r3, [r7, #4]
 801272c:	609a      	str	r2, [r3, #8]
}
 801272e:	46c0      	nop			@ (mov r8, r8)
 8012730:	46bd      	mov	sp, r7
 8012732:	b002      	add	sp, #8
 8012734:	bd80      	pop	{r7, pc}
 8012736:	46c0      	nop			@ (mov r8, r8)
 8012738:	7fffffe8 	.word	0x7fffffe8

0801273c <LL_ADC_IsCalibrationOnGoing>:
{
 801273c:	b580      	push	{r7, lr}
 801273e:	b082      	sub	sp, #8
 8012740:	af00      	add	r7, sp, #0
 8012742:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	689b      	ldr	r3, [r3, #8]
 8012748:	0fdb      	lsrs	r3, r3, #31
 801274a:	07da      	lsls	r2, r3, #31
 801274c:	2380      	movs	r3, #128	@ 0x80
 801274e:	061b      	lsls	r3, r3, #24
 8012750:	429a      	cmp	r2, r3
 8012752:	d101      	bne.n	8012758 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8012754:	2301      	movs	r3, #1
 8012756:	e000      	b.n	801275a <LL_ADC_IsCalibrationOnGoing+0x1e>
 8012758:	2300      	movs	r3, #0
}
 801275a:	0018      	movs	r0, r3
 801275c:	46bd      	mov	sp, r7
 801275e:	b002      	add	sp, #8
 8012760:	bd80      	pop	{r7, pc}
	...

08012764 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8012764:	b590      	push	{r4, r7, lr}
 8012766:	b08b      	sub	sp, #44	@ 0x2c
 8012768:	af00      	add	r7, sp, #0
 801276a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 801276c:	2300      	movs	r3, #0
 801276e:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8012770:	2300      	movs	r3, #0
 8012772:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	2254      	movs	r2, #84	@ 0x54
 8012778:	5c9b      	ldrb	r3, [r3, r2]
 801277a:	2b01      	cmp	r3, #1
 801277c:	d101      	bne.n	8012782 <HAL_ADCEx_Calibration_Start+0x1e>
 801277e:	2302      	movs	r3, #2
 8012780:	e0e4      	b.n	801294c <HAL_ADCEx_Calibration_Start+0x1e8>
 8012782:	687b      	ldr	r3, [r7, #4]
 8012784:	2254      	movs	r2, #84	@ 0x54
 8012786:	2101      	movs	r1, #1
 8012788:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 801278a:	231f      	movs	r3, #31
 801278c:	18fc      	adds	r4, r7, r3
 801278e:	687b      	ldr	r3, [r7, #4]
 8012790:	0018      	movs	r0, r3
 8012792:	f7ff fef1 	bl	8012578 <ADC_Disable>
 8012796:	0003      	movs	r3, r0
 8012798:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 801279a:	687b      	ldr	r3, [r7, #4]
 801279c:	681b      	ldr	r3, [r3, #0]
 801279e:	0018      	movs	r0, r3
 80127a0:	f7ff ffa6 	bl	80126f0 <LL_ADC_IsEnabled>
 80127a4:	1e03      	subs	r3, r0, #0
 80127a6:	d000      	beq.n	80127aa <HAL_ADCEx_Calibration_Start+0x46>
 80127a8:	e0c3      	b.n	8012932 <HAL_ADCEx_Calibration_Start+0x1ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80127aa:	687b      	ldr	r3, [r7, #4]
 80127ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80127ae:	4a69      	ldr	r2, [pc, #420]	@ (8012954 <HAL_ADCEx_Calibration_Start+0x1f0>)
 80127b0:	4013      	ands	r3, r2
 80127b2:	2202      	movs	r2, #2
 80127b4:	431a      	orrs	r2, r3
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80127ba:	687b      	ldr	r3, [r7, #4]
 80127bc:	681b      	ldr	r3, [r3, #0]
 80127be:	68db      	ldr	r3, [r3, #12]
 80127c0:	4a65      	ldr	r2, [pc, #404]	@ (8012958 <HAL_ADCEx_Calibration_Start+0x1f4>)
 80127c2:	4013      	ands	r3, r2
 80127c4:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80127c6:	687b      	ldr	r3, [r7, #4]
 80127c8:	681b      	ldr	r3, [r3, #0]
 80127ca:	68da      	ldr	r2, [r3, #12]
 80127cc:	687b      	ldr	r3, [r7, #4]
 80127ce:	681b      	ldr	r3, [r3, #0]
 80127d0:	4962      	ldr	r1, [pc, #392]	@ (801295c <HAL_ADCEx_Calibration_Start+0x1f8>)
 80127d2:	400a      	ands	r2, r1
 80127d4:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80127d6:	2300      	movs	r3, #0
 80127d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80127da:	e02f      	b.n	801283c <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	681b      	ldr	r3, [r3, #0]
 80127e0:	0018      	movs	r0, r3
 80127e2:	f7ff ff97 	bl	8012714 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80127e6:	e015      	b.n	8012814 <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 80127e8:	68fb      	ldr	r3, [r7, #12]
 80127ea:	3301      	adds	r3, #1
 80127ec:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80127ee:	68fa      	ldr	r2, [r7, #12]
 80127f0:	23ae      	movs	r3, #174	@ 0xae
 80127f2:	029b      	lsls	r3, r3, #10
 80127f4:	429a      	cmp	r2, r3
 80127f6:	d30d      	bcc.n	8012814 <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80127f8:	687b      	ldr	r3, [r7, #4]
 80127fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80127fc:	2212      	movs	r2, #18
 80127fe:	4393      	bics	r3, r2
 8012800:	2210      	movs	r2, #16
 8012802:	431a      	orrs	r2, r3
 8012804:	687b      	ldr	r3, [r7, #4]
 8012806:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8012808:	687b      	ldr	r3, [r7, #4]
 801280a:	2254      	movs	r2, #84	@ 0x54
 801280c:	2100      	movs	r1, #0
 801280e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8012810:	2301      	movs	r3, #1
 8012812:	e09b      	b.n	801294c <HAL_ADCEx_Calibration_Start+0x1e8>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	681b      	ldr	r3, [r3, #0]
 8012818:	0018      	movs	r0, r3
 801281a:	f7ff ff8f 	bl	801273c <LL_ADC_IsCalibrationOnGoing>
 801281e:	1e03      	subs	r3, r0, #0
 8012820:	d1e2      	bne.n	80127e8 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      /* Read the calibration factor and increment by one */
      calibration_factor_accumulated += (LL_ADC_GetCalibrationFactor(hadc->Instance) + 1UL);
 8012822:	687b      	ldr	r3, [r7, #4]
 8012824:	681b      	ldr	r3, [r3, #0]
 8012826:	0018      	movs	r0, r3
 8012828:	f7ff ff31 	bl	801268e <LL_ADC_GetCalibrationFactor>
 801282c:	0003      	movs	r3, r0
 801282e:	3301      	adds	r3, #1
 8012830:	6a3a      	ldr	r2, [r7, #32]
 8012832:	18d3      	adds	r3, r2, r3
 8012834:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8012836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012838:	3301      	adds	r3, #1
 801283a:	627b      	str	r3, [r7, #36]	@ 0x24
 801283c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801283e:	2b07      	cmp	r3, #7
 8012840:	d9cc      	bls.n	80127dc <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average (rounded up to the nearest integer) */
    calibration_factor_accumulated += (calibration_index / 2UL);
 8012842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012844:	085b      	lsrs	r3, r3, #1
 8012846:	6a3a      	ldr	r2, [r7, #32]
 8012848:	18d3      	adds	r3, r2, r3
 801284a:	623b      	str	r3, [r7, #32]
    calibration_factor_accumulated /= calibration_index;
 801284c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801284e:	6a38      	ldr	r0, [r7, #32]
 8012850:	f7ed fc80 	bl	8000154 <__udivsi3>
 8012854:	0003      	movs	r3, r0
 8012856:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	681b      	ldr	r3, [r3, #0]
 801285c:	0018      	movs	r0, r3
 801285e:	f7ff ff23 	bl	80126a8 <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 8012862:	687b      	ldr	r3, [r7, #4]
 8012864:	681b      	ldr	r3, [r3, #0]
 8012866:	0018      	movs	r0, r3
 8012868:	f7ff fef1 	bl	801264e <LL_ADC_GetClock>
 801286c:	1e03      	subs	r3, r0, #0
 801286e:	d11b      	bne.n	80128a8 <HAL_ADCEx_Calibration_Start+0x144>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8012870:	4b3b      	ldr	r3, [pc, #236]	@ (8012960 <HAL_ADCEx_Calibration_Start+0x1fc>)
 8012872:	0018      	movs	r0, r3
 8012874:	f7ff fede 	bl	8012634 <LL_ADC_GetCommonClock>
 8012878:	0003      	movs	r3, r0
 801287a:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 801287c:	697a      	ldr	r2, [r7, #20]
 801287e:	23e0      	movs	r3, #224	@ 0xe0
 8012880:	035b      	lsls	r3, r3, #13
 8012882:	429a      	cmp	r2, r3
 8012884:	d310      	bcc.n	80128a8 <HAL_ADCEx_Calibration_Start+0x144>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 8012886:	697b      	ldr	r3, [r7, #20]
 8012888:	0c9b      	lsrs	r3, r3, #18
 801288a:	3b03      	subs	r3, #3
 801288c:	2201      	movs	r2, #1
 801288e:	409a      	lsls	r2, r3
 8012890:	0013      	movs	r3, r2
 8012892:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 8012894:	68bb      	ldr	r3, [r7, #8]
 8012896:	085b      	lsrs	r3, r3, #1
 8012898:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 801289a:	e002      	b.n	80128a2 <HAL_ADCEx_Calibration_Start+0x13e>
        {
          delay_cpu_cycles--;
 801289c:	68bb      	ldr	r3, [r7, #8]
 801289e:	3b01      	subs	r3, #1
 80128a0:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 80128a2:	68bb      	ldr	r3, [r7, #8]
 80128a4:	2b00      	cmp	r3, #0
 80128a6:	d1f9      	bne.n	801289c <HAL_ADCEx_Calibration_Start+0x138>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	681b      	ldr	r3, [r3, #0]
 80128ac:	6a3a      	ldr	r2, [r7, #32]
 80128ae:	0011      	movs	r1, r2
 80128b0:	0018      	movs	r0, r3
 80128b2:	f7ff fed8 	bl	8012666 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 80128b6:	687b      	ldr	r3, [r7, #4]
 80128b8:	681b      	ldr	r3, [r3, #0]
 80128ba:	0018      	movs	r0, r3
 80128bc:	f7ff ff06 	bl	80126cc <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80128c0:	f7fe fb94 	bl	8010fec <HAL_GetTick>
 80128c4:	0003      	movs	r3, r0
 80128c6:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80128c8:	e01b      	b.n	8012902 <HAL_ADCEx_Calibration_Start+0x19e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80128ca:	f7fe fb8f 	bl	8010fec <HAL_GetTick>
 80128ce:	0002      	movs	r2, r0
 80128d0:	693b      	ldr	r3, [r7, #16]
 80128d2:	1ad3      	subs	r3, r2, r3
 80128d4:	2b02      	cmp	r3, #2
 80128d6:	d914      	bls.n	8012902 <HAL_ADCEx_Calibration_Start+0x19e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	681b      	ldr	r3, [r3, #0]
 80128dc:	0018      	movs	r0, r3
 80128de:	f7ff ff07 	bl	80126f0 <LL_ADC_IsEnabled>
 80128e2:	1e03      	subs	r3, r0, #0
 80128e4:	d00d      	beq.n	8012902 <HAL_ADCEx_Calibration_Start+0x19e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80128ea:	2210      	movs	r2, #16
 80128ec:	431a      	orrs	r2, r3
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80128f2:	687b      	ldr	r3, [r7, #4]
 80128f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80128f6:	2201      	movs	r2, #1
 80128f8:	431a      	orrs	r2, r3
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80128fe:	2301      	movs	r3, #1
 8012900:	e024      	b.n	801294c <HAL_ADCEx_Calibration_Start+0x1e8>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	681b      	ldr	r3, [r3, #0]
 8012906:	0018      	movs	r0, r3
 8012908:	f7ff fef2 	bl	80126f0 <LL_ADC_IsEnabled>
 801290c:	1e03      	subs	r3, r0, #0
 801290e:	d1dc      	bne.n	80128ca <HAL_ADCEx_Calibration_Start+0x166>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8012910:	687b      	ldr	r3, [r7, #4]
 8012912:	681b      	ldr	r3, [r3, #0]
 8012914:	68d9      	ldr	r1, [r3, #12]
 8012916:	687b      	ldr	r3, [r7, #4]
 8012918:	681b      	ldr	r3, [r3, #0]
 801291a:	69ba      	ldr	r2, [r7, #24]
 801291c:	430a      	orrs	r2, r1
 801291e:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012924:	2203      	movs	r2, #3
 8012926:	4393      	bics	r3, r2
 8012928:	2201      	movs	r2, #1
 801292a:	431a      	orrs	r2, r3
 801292c:	687b      	ldr	r3, [r7, #4]
 801292e:	659a      	str	r2, [r3, #88]	@ 0x58
 8012930:	e005      	b.n	801293e <HAL_ADCEx_Calibration_Start+0x1da>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012936:	2210      	movs	r2, #16
 8012938:	431a      	orrs	r2, r3
 801293a:	687b      	ldr	r3, [r7, #4]
 801293c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	2254      	movs	r2, #84	@ 0x54
 8012942:	2100      	movs	r1, #0
 8012944:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8012946:	231f      	movs	r3, #31
 8012948:	18fb      	adds	r3, r7, r3
 801294a:	781b      	ldrb	r3, [r3, #0]
}
 801294c:	0018      	movs	r0, r3
 801294e:	46bd      	mov	sp, r7
 8012950:	b00b      	add	sp, #44	@ 0x2c
 8012952:	bd90      	pop	{r4, r7, pc}
 8012954:	fffffefd 	.word	0xfffffefd
 8012958:	00008003 	.word	0x00008003
 801295c:	ffff7ffc 	.word	0xffff7ffc
 8012960:	40012708 	.word	0x40012708

08012964 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8012964:	b580      	push	{r7, lr}
 8012966:	b082      	sub	sp, #8
 8012968:	af00      	add	r7, sp, #0
 801296a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 801296c:	46c0      	nop			@ (mov r8, r8)
 801296e:	46bd      	mov	sp, r7
 8012970:	b002      	add	sp, #8
 8012972:	bd80      	pop	{r7, pc}

08012974 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8012974:	b580      	push	{r7, lr}
 8012976:	b082      	sub	sp, #8
 8012978:	af00      	add	r7, sp, #0
 801297a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 801297c:	46c0      	nop			@ (mov r8, r8)
 801297e:	46bd      	mov	sp, r7
 8012980:	b002      	add	sp, #8
 8012982:	bd80      	pop	{r7, pc}

08012984 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8012984:	b580      	push	{r7, lr}
 8012986:	b082      	sub	sp, #8
 8012988:	af00      	add	r7, sp, #0
 801298a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 801298c:	46c0      	nop			@ (mov r8, r8)
 801298e:	46bd      	mov	sp, r7
 8012990:	b002      	add	sp, #8
 8012992:	bd80      	pop	{r7, pc}

08012994 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 8012994:	b580      	push	{r7, lr}
 8012996:	b082      	sub	sp, #8
 8012998:	af00      	add	r7, sp, #0
 801299a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 801299c:	46c0      	nop			@ (mov r8, r8)
 801299e:	46bd      	mov	sp, r7
 80129a0:	b002      	add	sp, #8
 80129a2:	bd80      	pop	{r7, pc}

080129a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80129a4:	b580      	push	{r7, lr}
 80129a6:	b082      	sub	sp, #8
 80129a8:	af00      	add	r7, sp, #0
 80129aa:	0002      	movs	r2, r0
 80129ac:	1dfb      	adds	r3, r7, #7
 80129ae:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80129b0:	1dfb      	adds	r3, r7, #7
 80129b2:	781b      	ldrb	r3, [r3, #0]
 80129b4:	2b7f      	cmp	r3, #127	@ 0x7f
 80129b6:	d809      	bhi.n	80129cc <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80129b8:	1dfb      	adds	r3, r7, #7
 80129ba:	781b      	ldrb	r3, [r3, #0]
 80129bc:	001a      	movs	r2, r3
 80129be:	231f      	movs	r3, #31
 80129c0:	401a      	ands	r2, r3
 80129c2:	4b04      	ldr	r3, [pc, #16]	@ (80129d4 <__NVIC_EnableIRQ+0x30>)
 80129c4:	2101      	movs	r1, #1
 80129c6:	4091      	lsls	r1, r2
 80129c8:	000a      	movs	r2, r1
 80129ca:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80129cc:	46c0      	nop			@ (mov r8, r8)
 80129ce:	46bd      	mov	sp, r7
 80129d0:	b002      	add	sp, #8
 80129d2:	bd80      	pop	{r7, pc}
 80129d4:	e000e100 	.word	0xe000e100

080129d8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80129d8:	b580      	push	{r7, lr}
 80129da:	b082      	sub	sp, #8
 80129dc:	af00      	add	r7, sp, #0
 80129de:	0002      	movs	r2, r0
 80129e0:	1dfb      	adds	r3, r7, #7
 80129e2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80129e4:	1dfb      	adds	r3, r7, #7
 80129e6:	781b      	ldrb	r3, [r3, #0]
 80129e8:	2b7f      	cmp	r3, #127	@ 0x7f
 80129ea:	d810      	bhi.n	8012a0e <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80129ec:	1dfb      	adds	r3, r7, #7
 80129ee:	781b      	ldrb	r3, [r3, #0]
 80129f0:	001a      	movs	r2, r3
 80129f2:	231f      	movs	r3, #31
 80129f4:	4013      	ands	r3, r2
 80129f6:	4908      	ldr	r1, [pc, #32]	@ (8012a18 <__NVIC_DisableIRQ+0x40>)
 80129f8:	2201      	movs	r2, #1
 80129fa:	409a      	lsls	r2, r3
 80129fc:	0013      	movs	r3, r2
 80129fe:	2280      	movs	r2, #128	@ 0x80
 8012a00:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 8012a02:	f3bf 8f4f 	dsb	sy
}
 8012a06:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8012a08:	f3bf 8f6f 	isb	sy
}
 8012a0c:	46c0      	nop			@ (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 8012a0e:	46c0      	nop			@ (mov r8, r8)
 8012a10:	46bd      	mov	sp, r7
 8012a12:	b002      	add	sp, #8
 8012a14:	bd80      	pop	{r7, pc}
 8012a16:	46c0      	nop			@ (mov r8, r8)
 8012a18:	e000e100 	.word	0xe000e100

08012a1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8012a1c:	b590      	push	{r4, r7, lr}
 8012a1e:	b083      	sub	sp, #12
 8012a20:	af00      	add	r7, sp, #0
 8012a22:	0002      	movs	r2, r0
 8012a24:	6039      	str	r1, [r7, #0]
 8012a26:	1dfb      	adds	r3, r7, #7
 8012a28:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8012a2a:	1dfb      	adds	r3, r7, #7
 8012a2c:	781b      	ldrb	r3, [r3, #0]
 8012a2e:	2b7f      	cmp	r3, #127	@ 0x7f
 8012a30:	d828      	bhi.n	8012a84 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8012a32:	4a2f      	ldr	r2, [pc, #188]	@ (8012af0 <__NVIC_SetPriority+0xd4>)
 8012a34:	1dfb      	adds	r3, r7, #7
 8012a36:	781b      	ldrb	r3, [r3, #0]
 8012a38:	b25b      	sxtb	r3, r3
 8012a3a:	089b      	lsrs	r3, r3, #2
 8012a3c:	33c0      	adds	r3, #192	@ 0xc0
 8012a3e:	009b      	lsls	r3, r3, #2
 8012a40:	589b      	ldr	r3, [r3, r2]
 8012a42:	1dfa      	adds	r2, r7, #7
 8012a44:	7812      	ldrb	r2, [r2, #0]
 8012a46:	0011      	movs	r1, r2
 8012a48:	2203      	movs	r2, #3
 8012a4a:	400a      	ands	r2, r1
 8012a4c:	00d2      	lsls	r2, r2, #3
 8012a4e:	21ff      	movs	r1, #255	@ 0xff
 8012a50:	4091      	lsls	r1, r2
 8012a52:	000a      	movs	r2, r1
 8012a54:	43d2      	mvns	r2, r2
 8012a56:	401a      	ands	r2, r3
 8012a58:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8012a5a:	683b      	ldr	r3, [r7, #0]
 8012a5c:	019b      	lsls	r3, r3, #6
 8012a5e:	22ff      	movs	r2, #255	@ 0xff
 8012a60:	401a      	ands	r2, r3
 8012a62:	1dfb      	adds	r3, r7, #7
 8012a64:	781b      	ldrb	r3, [r3, #0]
 8012a66:	0018      	movs	r0, r3
 8012a68:	2303      	movs	r3, #3
 8012a6a:	4003      	ands	r3, r0
 8012a6c:	00db      	lsls	r3, r3, #3
 8012a6e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8012a70:	481f      	ldr	r0, [pc, #124]	@ (8012af0 <__NVIC_SetPriority+0xd4>)
 8012a72:	1dfb      	adds	r3, r7, #7
 8012a74:	781b      	ldrb	r3, [r3, #0]
 8012a76:	b25b      	sxtb	r3, r3
 8012a78:	089b      	lsrs	r3, r3, #2
 8012a7a:	430a      	orrs	r2, r1
 8012a7c:	33c0      	adds	r3, #192	@ 0xc0
 8012a7e:	009b      	lsls	r3, r3, #2
 8012a80:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8012a82:	e031      	b.n	8012ae8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8012a84:	4a1b      	ldr	r2, [pc, #108]	@ (8012af4 <__NVIC_SetPriority+0xd8>)
 8012a86:	1dfb      	adds	r3, r7, #7
 8012a88:	781b      	ldrb	r3, [r3, #0]
 8012a8a:	0019      	movs	r1, r3
 8012a8c:	230f      	movs	r3, #15
 8012a8e:	400b      	ands	r3, r1
 8012a90:	3b08      	subs	r3, #8
 8012a92:	089b      	lsrs	r3, r3, #2
 8012a94:	3306      	adds	r3, #6
 8012a96:	009b      	lsls	r3, r3, #2
 8012a98:	18d3      	adds	r3, r2, r3
 8012a9a:	3304      	adds	r3, #4
 8012a9c:	681b      	ldr	r3, [r3, #0]
 8012a9e:	1dfa      	adds	r2, r7, #7
 8012aa0:	7812      	ldrb	r2, [r2, #0]
 8012aa2:	0011      	movs	r1, r2
 8012aa4:	2203      	movs	r2, #3
 8012aa6:	400a      	ands	r2, r1
 8012aa8:	00d2      	lsls	r2, r2, #3
 8012aaa:	21ff      	movs	r1, #255	@ 0xff
 8012aac:	4091      	lsls	r1, r2
 8012aae:	000a      	movs	r2, r1
 8012ab0:	43d2      	mvns	r2, r2
 8012ab2:	401a      	ands	r2, r3
 8012ab4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8012ab6:	683b      	ldr	r3, [r7, #0]
 8012ab8:	019b      	lsls	r3, r3, #6
 8012aba:	22ff      	movs	r2, #255	@ 0xff
 8012abc:	401a      	ands	r2, r3
 8012abe:	1dfb      	adds	r3, r7, #7
 8012ac0:	781b      	ldrb	r3, [r3, #0]
 8012ac2:	0018      	movs	r0, r3
 8012ac4:	2303      	movs	r3, #3
 8012ac6:	4003      	ands	r3, r0
 8012ac8:	00db      	lsls	r3, r3, #3
 8012aca:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8012acc:	4809      	ldr	r0, [pc, #36]	@ (8012af4 <__NVIC_SetPriority+0xd8>)
 8012ace:	1dfb      	adds	r3, r7, #7
 8012ad0:	781b      	ldrb	r3, [r3, #0]
 8012ad2:	001c      	movs	r4, r3
 8012ad4:	230f      	movs	r3, #15
 8012ad6:	4023      	ands	r3, r4
 8012ad8:	3b08      	subs	r3, #8
 8012ada:	089b      	lsrs	r3, r3, #2
 8012adc:	430a      	orrs	r2, r1
 8012ade:	3306      	adds	r3, #6
 8012ae0:	009b      	lsls	r3, r3, #2
 8012ae2:	18c3      	adds	r3, r0, r3
 8012ae4:	3304      	adds	r3, #4
 8012ae6:	601a      	str	r2, [r3, #0]
}
 8012ae8:	46c0      	nop			@ (mov r8, r8)
 8012aea:	46bd      	mov	sp, r7
 8012aec:	b003      	add	sp, #12
 8012aee:	bd90      	pop	{r4, r7, pc}
 8012af0:	e000e100 	.word	0xe000e100
 8012af4:	e000ed00 	.word	0xe000ed00

08012af8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8012af8:	b580      	push	{r7, lr}
 8012afa:	b082      	sub	sp, #8
 8012afc:	af00      	add	r7, sp, #0
 8012afe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	1e5a      	subs	r2, r3, #1
 8012b04:	2380      	movs	r3, #128	@ 0x80
 8012b06:	045b      	lsls	r3, r3, #17
 8012b08:	429a      	cmp	r2, r3
 8012b0a:	d301      	bcc.n	8012b10 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8012b0c:	2301      	movs	r3, #1
 8012b0e:	e010      	b.n	8012b32 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8012b10:	4b0a      	ldr	r3, [pc, #40]	@ (8012b3c <SysTick_Config+0x44>)
 8012b12:	687a      	ldr	r2, [r7, #4]
 8012b14:	3a01      	subs	r2, #1
 8012b16:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8012b18:	2301      	movs	r3, #1
 8012b1a:	425b      	negs	r3, r3
 8012b1c:	2103      	movs	r1, #3
 8012b1e:	0018      	movs	r0, r3
 8012b20:	f7ff ff7c 	bl	8012a1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8012b24:	4b05      	ldr	r3, [pc, #20]	@ (8012b3c <SysTick_Config+0x44>)
 8012b26:	2200      	movs	r2, #0
 8012b28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8012b2a:	4b04      	ldr	r3, [pc, #16]	@ (8012b3c <SysTick_Config+0x44>)
 8012b2c:	2207      	movs	r2, #7
 8012b2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8012b30:	2300      	movs	r3, #0
}
 8012b32:	0018      	movs	r0, r3
 8012b34:	46bd      	mov	sp, r7
 8012b36:	b002      	add	sp, #8
 8012b38:	bd80      	pop	{r7, pc}
 8012b3a:	46c0      	nop			@ (mov r8, r8)
 8012b3c:	e000e010 	.word	0xe000e010

08012b40 <HAL_NVIC_SetPriority>:
  *         with stm32u0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8012b40:	b580      	push	{r7, lr}
 8012b42:	b084      	sub	sp, #16
 8012b44:	af00      	add	r7, sp, #0
 8012b46:	60b9      	str	r1, [r7, #8]
 8012b48:	607a      	str	r2, [r7, #4]
 8012b4a:	210f      	movs	r1, #15
 8012b4c:	187b      	adds	r3, r7, r1
 8012b4e:	1c02      	adds	r2, r0, #0
 8012b50:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8012b52:	68ba      	ldr	r2, [r7, #8]
 8012b54:	187b      	adds	r3, r7, r1
 8012b56:	781b      	ldrb	r3, [r3, #0]
 8012b58:	b25b      	sxtb	r3, r3
 8012b5a:	0011      	movs	r1, r2
 8012b5c:	0018      	movs	r0, r3
 8012b5e:	f7ff ff5d 	bl	8012a1c <__NVIC_SetPriority>
}
 8012b62:	46c0      	nop			@ (mov r8, r8)
 8012b64:	46bd      	mov	sp, r7
 8012b66:	b004      	add	sp, #16
 8012b68:	bd80      	pop	{r7, pc}

08012b6a <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32u0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8012b6a:	b580      	push	{r7, lr}
 8012b6c:	b082      	sub	sp, #8
 8012b6e:	af00      	add	r7, sp, #0
 8012b70:	0002      	movs	r2, r0
 8012b72:	1dfb      	adds	r3, r7, #7
 8012b74:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8012b76:	1dfb      	adds	r3, r7, #7
 8012b78:	781b      	ldrb	r3, [r3, #0]
 8012b7a:	b25b      	sxtb	r3, r3
 8012b7c:	0018      	movs	r0, r3
 8012b7e:	f7ff ff11 	bl	80129a4 <__NVIC_EnableIRQ>
}
 8012b82:	46c0      	nop			@ (mov r8, r8)
 8012b84:	46bd      	mov	sp, r7
 8012b86:	b002      	add	sp, #8
 8012b88:	bd80      	pop	{r7, pc}

08012b8a <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32u0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8012b8a:	b580      	push	{r7, lr}
 8012b8c:	b082      	sub	sp, #8
 8012b8e:	af00      	add	r7, sp, #0
 8012b90:	0002      	movs	r2, r0
 8012b92:	1dfb      	adds	r3, r7, #7
 8012b94:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8012b96:	1dfb      	adds	r3, r7, #7
 8012b98:	781b      	ldrb	r3, [r3, #0]
 8012b9a:	b25b      	sxtb	r3, r3
 8012b9c:	0018      	movs	r0, r3
 8012b9e:	f7ff ff1b 	bl	80129d8 <__NVIC_DisableIRQ>
}
 8012ba2:	46c0      	nop			@ (mov r8, r8)
 8012ba4:	46bd      	mov	sp, r7
 8012ba6:	b002      	add	sp, #8
 8012ba8:	bd80      	pop	{r7, pc}

08012baa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8012baa:	b580      	push	{r7, lr}
 8012bac:	b082      	sub	sp, #8
 8012bae:	af00      	add	r7, sp, #0
 8012bb0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8012bb2:	687b      	ldr	r3, [r7, #4]
 8012bb4:	0018      	movs	r0, r3
 8012bb6:	f7ff ff9f 	bl	8012af8 <SysTick_Config>
 8012bba:	0003      	movs	r3, r0
}
 8012bbc:	0018      	movs	r0, r3
 8012bbe:	46bd      	mov	sp, r7
 8012bc0:	b002      	add	sp, #8
 8012bc2:	bd80      	pop	{r7, pc}

08012bc4 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8012bc4:	b580      	push	{r7, lr}
 8012bc6:	b082      	sub	sp, #8
 8012bc8:	af00      	add	r7, sp, #0
 8012bca:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8012bcc:	687b      	ldr	r3, [r7, #4]
 8012bce:	2b00      	cmp	r3, #0
 8012bd0:	d101      	bne.n	8012bd6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8012bd2:	2301      	movs	r3, #1
 8012bd4:	e091      	b.n	8012cfa <HAL_DMA_Init+0x136>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8012bd6:	687b      	ldr	r3, [r7, #4]
 8012bd8:	681b      	ldr	r3, [r3, #0]
 8012bda:	001a      	movs	r2, r3
 8012bdc:	4b49      	ldr	r3, [pc, #292]	@ (8012d04 <HAL_DMA_Init+0x140>)
 8012bde:	429a      	cmp	r2, r3
 8012be0:	d810      	bhi.n	8012c04 <HAL_DMA_Init+0x40>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
 8012be2:	687b      	ldr	r3, [r7, #4]
 8012be4:	681b      	ldr	r3, [r3, #0]
 8012be6:	4a48      	ldr	r2, [pc, #288]	@ (8012d08 <HAL_DMA_Init+0x144>)
 8012be8:	4694      	mov	ip, r2
 8012bea:	4463      	add	r3, ip
 8012bec:	2114      	movs	r1, #20
 8012bee:	0018      	movs	r0, r3
 8012bf0:	f7ed fab0 	bl	8000154 <__udivsi3>
 8012bf4:	0003      	movs	r3, r0
                          ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8012bf6:	009a      	lsls	r2, r3, #2
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
 8012bf8:	687b      	ldr	r3, [r7, #4]
 8012bfa:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8012bfc:	687b      	ldr	r3, [r7, #4]
 8012bfe:	4a43      	ldr	r2, [pc, #268]	@ (8012d0c <HAL_DMA_Init+0x148>)
 8012c00:	641a      	str	r2, [r3, #64]	@ 0x40
 8012c02:	e00f      	b.n	8012c24 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / \
 8012c04:	687b      	ldr	r3, [r7, #4]
 8012c06:	681b      	ldr	r3, [r3, #0]
 8012c08:	4a41      	ldr	r2, [pc, #260]	@ (8012d10 <HAL_DMA_Init+0x14c>)
 8012c0a:	4694      	mov	ip, r2
 8012c0c:	4463      	add	r3, ip
 8012c0e:	2114      	movs	r1, #20
 8012c10:	0018      	movs	r0, r3
 8012c12:	f7ed fa9f 	bl	8000154 <__udivsi3>
 8012c16:	0003      	movs	r3, r0
                          ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8012c18:	009a      	lsls	r2, r3, #2
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / \
 8012c1a:	687b      	ldr	r3, [r7, #4]
 8012c1c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	4a3c      	ldr	r2, [pc, #240]	@ (8012d14 <HAL_DMA_Init+0x150>)
 8012c22:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
                        ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	2225      	movs	r2, #37	@ 0x25
 8012c28:	2102      	movs	r1, #2
 8012c2a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8012c2c:	687b      	ldr	r3, [r7, #4]
 8012c2e:	681b      	ldr	r3, [r3, #0]
 8012c30:	681a      	ldr	r2, [r3, #0]
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	681b      	ldr	r3, [r3, #0]
 8012c36:	4938      	ldr	r1, [pc, #224]	@ (8012d18 <HAL_DMA_Init+0x154>)
 8012c38:	400a      	ands	r2, r1
 8012c3a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8012c3c:	687b      	ldr	r3, [r7, #4]
 8012c3e:	681b      	ldr	r3, [r3, #0]
 8012c40:	6819      	ldr	r1, [r3, #0]
 8012c42:	687b      	ldr	r3, [r7, #4]
 8012c44:	689a      	ldr	r2, [r3, #8]
 8012c46:	687b      	ldr	r3, [r7, #4]
 8012c48:	68db      	ldr	r3, [r3, #12]
 8012c4a:	431a      	orrs	r2, r3
 8012c4c:	687b      	ldr	r3, [r7, #4]
 8012c4e:	691b      	ldr	r3, [r3, #16]
 8012c50:	431a      	orrs	r2, r3
 8012c52:	687b      	ldr	r3, [r7, #4]
 8012c54:	695b      	ldr	r3, [r3, #20]
 8012c56:	431a      	orrs	r2, r3
 8012c58:	687b      	ldr	r3, [r7, #4]
 8012c5a:	699b      	ldr	r3, [r3, #24]
 8012c5c:	431a      	orrs	r2, r3
 8012c5e:	687b      	ldr	r3, [r7, #4]
 8012c60:	69db      	ldr	r3, [r3, #28]
 8012c62:	431a      	orrs	r2, r3
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	6a1b      	ldr	r3, [r3, #32]
 8012c68:	431a      	orrs	r2, r3
 8012c6a:	687b      	ldr	r3, [r7, #4]
 8012c6c:	681b      	ldr	r3, [r3, #0]
 8012c6e:	430a      	orrs	r2, r1
 8012c70:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8012c72:	687b      	ldr	r3, [r7, #4]
 8012c74:	0018      	movs	r0, r3
 8012c76:	f000 fb37 	bl	80132e8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8012c7a:	687b      	ldr	r3, [r7, #4]
 8012c7c:	689a      	ldr	r2, [r3, #8]
 8012c7e:	2380      	movs	r3, #128	@ 0x80
 8012c80:	01db      	lsls	r3, r3, #7
 8012c82:	429a      	cmp	r2, r3
 8012c84:	d102      	bne.n	8012c8c <HAL_DMA_Init+0xc8>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8012c86:	687b      	ldr	r3, [r7, #4]
 8012c88:	2200      	movs	r2, #0
 8012c8a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8012c8c:	687b      	ldr	r3, [r7, #4]
 8012c8e:	685a      	ldr	r2, [r3, #4]
 8012c90:	687b      	ldr	r3, [r7, #4]
 8012c92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012c94:	21ff      	movs	r1, #255	@ 0xff
 8012c96:	400a      	ands	r2, r1
 8012c98:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8012c9a:	687b      	ldr	r3, [r7, #4]
 8012c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012c9e:	687a      	ldr	r2, [r7, #4]
 8012ca0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8012ca2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	685b      	ldr	r3, [r3, #4]
 8012ca8:	2b00      	cmp	r3, #0
 8012caa:	d011      	beq.n	8012cd0 <HAL_DMA_Init+0x10c>
 8012cac:	687b      	ldr	r3, [r7, #4]
 8012cae:	685b      	ldr	r3, [r3, #4]
 8012cb0:	2b04      	cmp	r3, #4
 8012cb2:	d80d      	bhi.n	8012cd0 <HAL_DMA_Init+0x10c>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8012cb4:	687b      	ldr	r3, [r7, #4]
 8012cb6:	0018      	movs	r0, r3
 8012cb8:	f000 fb60 	bl	801337c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012cc0:	2200      	movs	r2, #0
 8012cc2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8012cc4:	687b      	ldr	r3, [r7, #4]
 8012cc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012cc8:	687a      	ldr	r2, [r7, #4]
 8012cca:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8012ccc:	605a      	str	r2, [r3, #4]
 8012cce:	e008      	b.n	8012ce2 <HAL_DMA_Init+0x11e>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	2200      	movs	r2, #0
 8012cd4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8012cd6:	687b      	ldr	r3, [r7, #4]
 8012cd8:	2200      	movs	r2, #0
 8012cda:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8012cdc:	687b      	ldr	r3, [r7, #4]
 8012cde:	2200      	movs	r2, #0
 8012ce0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8012ce2:	687b      	ldr	r3, [r7, #4]
 8012ce4:	2200      	movs	r2, #0
 8012ce6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8012ce8:	687b      	ldr	r3, [r7, #4]
 8012cea:	2225      	movs	r2, #37	@ 0x25
 8012cec:	2101      	movs	r1, #1
 8012cee:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8012cf0:	687b      	ldr	r3, [r7, #4]
 8012cf2:	2224      	movs	r2, #36	@ 0x24
 8012cf4:	2100      	movs	r1, #0
 8012cf6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8012cf8:	2300      	movs	r3, #0
}
 8012cfa:	0018      	movs	r0, r3
 8012cfc:	46bd      	mov	sp, r7
 8012cfe:	b002      	add	sp, #8
 8012d00:	bd80      	pop	{r7, pc}
 8012d02:	46c0      	nop			@ (mov r8, r8)
 8012d04:	40020407 	.word	0x40020407
 8012d08:	bffdfff8 	.word	0xbffdfff8
 8012d0c:	40020000 	.word	0x40020000
 8012d10:	bffdfbf8 	.word	0xbffdfbf8
 8012d14:	40020400 	.word	0x40020400
 8012d18:	ffff800f 	.word	0xffff800f

08012d1c <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8012d1c:	b580      	push	{r7, lr}
 8012d1e:	b082      	sub	sp, #8
 8012d20:	af00      	add	r7, sp, #0
 8012d22:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	2b00      	cmp	r3, #0
 8012d28:	d101      	bne.n	8012d2e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8012d2a:	2301      	movs	r3, #1
 8012d2c:	e07f      	b.n	8012e2e <HAL_DMA_DeInit+0x112>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	681b      	ldr	r3, [r3, #0]
 8012d32:	681a      	ldr	r2, [r3, #0]
 8012d34:	687b      	ldr	r3, [r7, #4]
 8012d36:	681b      	ldr	r3, [r3, #0]
 8012d38:	2101      	movs	r1, #1
 8012d3a:	438a      	bics	r2, r1
 8012d3c:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8012d3e:	687b      	ldr	r3, [r7, #4]
 8012d40:	681b      	ldr	r3, [r3, #0]
 8012d42:	001a      	movs	r2, r3
 8012d44:	4b3c      	ldr	r3, [pc, #240]	@ (8012e38 <HAL_DMA_DeInit+0x11c>)
 8012d46:	429a      	cmp	r2, r3
 8012d48:	d810      	bhi.n	8012d6c <HAL_DMA_DeInit+0x50>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
 8012d4a:	687b      	ldr	r3, [r7, #4]
 8012d4c:	681b      	ldr	r3, [r3, #0]
 8012d4e:	4a3b      	ldr	r2, [pc, #236]	@ (8012e3c <HAL_DMA_DeInit+0x120>)
 8012d50:	4694      	mov	ip, r2
 8012d52:	4463      	add	r3, ip
 8012d54:	2114      	movs	r1, #20
 8012d56:	0018      	movs	r0, r3
 8012d58:	f7ed f9fc 	bl	8000154 <__udivsi3>
 8012d5c:	0003      	movs	r3, r0
                          ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8012d5e:	009a      	lsls	r2, r3, #2
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
 8012d60:	687b      	ldr	r3, [r7, #4]
 8012d62:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8012d64:	687b      	ldr	r3, [r7, #4]
 8012d66:	4a36      	ldr	r2, [pc, #216]	@ (8012e40 <HAL_DMA_DeInit+0x124>)
 8012d68:	641a      	str	r2, [r3, #64]	@ 0x40
 8012d6a:	e00f      	b.n	8012d8c <HAL_DMA_DeInit+0x70>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / \
 8012d6c:	687b      	ldr	r3, [r7, #4]
 8012d6e:	681b      	ldr	r3, [r3, #0]
 8012d70:	4a34      	ldr	r2, [pc, #208]	@ (8012e44 <HAL_DMA_DeInit+0x128>)
 8012d72:	4694      	mov	ip, r2
 8012d74:	4463      	add	r3, ip
 8012d76:	2114      	movs	r1, #20
 8012d78:	0018      	movs	r0, r3
 8012d7a:	f7ed f9eb 	bl	8000154 <__udivsi3>
 8012d7e:	0003      	movs	r3, r0
                          ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8012d80:	009a      	lsls	r2, r3, #2
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / \
 8012d82:	687b      	ldr	r3, [r7, #4]
 8012d84:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8012d86:	687b      	ldr	r3, [r7, #4]
 8012d88:	4a2f      	ldr	r2, [pc, #188]	@ (8012e48 <HAL_DMA_DeInit+0x12c>)
 8012d8a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
                        ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8012d8c:	687b      	ldr	r3, [r7, #4]
 8012d8e:	681b      	ldr	r3, [r3, #0]
 8012d90:	2200      	movs	r2, #0
 8012d92:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8012d94:	687b      	ldr	r3, [r7, #4]
 8012d96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012d98:	221c      	movs	r2, #28
 8012d9a:	401a      	ands	r2, r3
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012da0:	2101      	movs	r1, #1
 8012da2:	4091      	lsls	r1, r2
 8012da4:	000a      	movs	r2, r1
 8012da6:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	0018      	movs	r0, r3
 8012dac:	f000 fa9c 	bl	80132e8 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8012db0:	687b      	ldr	r3, [r7, #4]
 8012db2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012db4:	2200      	movs	r2, #0
 8012db6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012dbc:	687a      	ldr	r2, [r7, #4]
 8012dbe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8012dc0:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	685b      	ldr	r3, [r3, #4]
 8012dc6:	2b00      	cmp	r3, #0
 8012dc8:	d010      	beq.n	8012dec <HAL_DMA_DeInit+0xd0>
 8012dca:	687b      	ldr	r3, [r7, #4]
 8012dcc:	685b      	ldr	r3, [r3, #4]
 8012dce:	2b04      	cmp	r3, #4
 8012dd0:	d80c      	bhi.n	8012dec <HAL_DMA_DeInit+0xd0>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8012dd2:	687b      	ldr	r3, [r7, #4]
 8012dd4:	0018      	movs	r0, r3
 8012dd6:	f000 fad1 	bl	801337c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8012dda:	687b      	ldr	r3, [r7, #4]
 8012ddc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012dde:	2200      	movs	r2, #0
 8012de0:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8012de2:	687b      	ldr	r3, [r7, #4]
 8012de4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012de6:	687a      	ldr	r2, [r7, #4]
 8012de8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8012dea:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8012dec:	687b      	ldr	r3, [r7, #4]
 8012dee:	2200      	movs	r2, #0
 8012df0:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8012df2:	687b      	ldr	r3, [r7, #4]
 8012df4:	2200      	movs	r2, #0
 8012df6:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8012df8:	687b      	ldr	r3, [r7, #4]
 8012dfa:	2200      	movs	r2, #0
 8012dfc:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	2200      	movs	r2, #0
 8012e02:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8012e04:	687b      	ldr	r3, [r7, #4]
 8012e06:	2200      	movs	r2, #0
 8012e08:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8012e0a:	687b      	ldr	r3, [r7, #4]
 8012e0c:	2200      	movs	r2, #0
 8012e0e:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8012e10:	687b      	ldr	r3, [r7, #4]
 8012e12:	2200      	movs	r2, #0
 8012e14:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8012e16:	687b      	ldr	r3, [r7, #4]
 8012e18:	2200      	movs	r2, #0
 8012e1a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8012e1c:	687b      	ldr	r3, [r7, #4]
 8012e1e:	2225      	movs	r2, #37	@ 0x25
 8012e20:	2100      	movs	r1, #0
 8012e22:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8012e24:	687b      	ldr	r3, [r7, #4]
 8012e26:	2224      	movs	r2, #36	@ 0x24
 8012e28:	2100      	movs	r1, #0
 8012e2a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8012e2c:	2300      	movs	r3, #0
}
 8012e2e:	0018      	movs	r0, r3
 8012e30:	46bd      	mov	sp, r7
 8012e32:	b002      	add	sp, #8
 8012e34:	bd80      	pop	{r7, pc}
 8012e36:	46c0      	nop			@ (mov r8, r8)
 8012e38:	40020407 	.word	0x40020407
 8012e3c:	bffdfff8 	.word	0xbffdfff8
 8012e40:	40020000 	.word	0x40020000
 8012e44:	bffdfbf8 	.word	0xbffdfbf8
 8012e48:	40020400 	.word	0x40020400

08012e4c <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8012e4c:	b580      	push	{r7, lr}
 8012e4e:	b086      	sub	sp, #24
 8012e50:	af00      	add	r7, sp, #0
 8012e52:	60f8      	str	r0, [r7, #12]
 8012e54:	60b9      	str	r1, [r7, #8]
 8012e56:	607a      	str	r2, [r7, #4]
 8012e58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8012e5a:	2317      	movs	r3, #23
 8012e5c:	18fb      	adds	r3, r7, r3
 8012e5e:	2200      	movs	r2, #0
 8012e60:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8012e62:	68fb      	ldr	r3, [r7, #12]
 8012e64:	2224      	movs	r2, #36	@ 0x24
 8012e66:	5c9b      	ldrb	r3, [r3, r2]
 8012e68:	2b01      	cmp	r3, #1
 8012e6a:	d101      	bne.n	8012e70 <HAL_DMA_Start_IT+0x24>
 8012e6c:	2302      	movs	r3, #2
 8012e6e:	e06f      	b.n	8012f50 <HAL_DMA_Start_IT+0x104>
 8012e70:	68fb      	ldr	r3, [r7, #12]
 8012e72:	2224      	movs	r2, #36	@ 0x24
 8012e74:	2101      	movs	r1, #1
 8012e76:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8012e78:	68fb      	ldr	r3, [r7, #12]
 8012e7a:	2225      	movs	r2, #37	@ 0x25
 8012e7c:	5c9b      	ldrb	r3, [r3, r2]
 8012e7e:	b2db      	uxtb	r3, r3
 8012e80:	2b01      	cmp	r3, #1
 8012e82:	d157      	bne.n	8012f34 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8012e84:	68fb      	ldr	r3, [r7, #12]
 8012e86:	2225      	movs	r2, #37	@ 0x25
 8012e88:	2102      	movs	r1, #2
 8012e8a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8012e8c:	68fb      	ldr	r3, [r7, #12]
 8012e8e:	2200      	movs	r2, #0
 8012e90:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8012e92:	68fb      	ldr	r3, [r7, #12]
 8012e94:	681b      	ldr	r3, [r3, #0]
 8012e96:	681a      	ldr	r2, [r3, #0]
 8012e98:	68fb      	ldr	r3, [r7, #12]
 8012e9a:	681b      	ldr	r3, [r3, #0]
 8012e9c:	2101      	movs	r1, #1
 8012e9e:	438a      	bics	r2, r1
 8012ea0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8012ea2:	683b      	ldr	r3, [r7, #0]
 8012ea4:	687a      	ldr	r2, [r7, #4]
 8012ea6:	68b9      	ldr	r1, [r7, #8]
 8012ea8:	68f8      	ldr	r0, [r7, #12]
 8012eaa:	f000 f9e1 	bl	8013270 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8012eae:	68fb      	ldr	r3, [r7, #12]
 8012eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012eb2:	2b00      	cmp	r3, #0
 8012eb4:	d008      	beq.n	8012ec8 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8012eb6:	68fb      	ldr	r3, [r7, #12]
 8012eb8:	681b      	ldr	r3, [r3, #0]
 8012eba:	681a      	ldr	r2, [r3, #0]
 8012ebc:	68fb      	ldr	r3, [r7, #12]
 8012ebe:	681b      	ldr	r3, [r3, #0]
 8012ec0:	210e      	movs	r1, #14
 8012ec2:	430a      	orrs	r2, r1
 8012ec4:	601a      	str	r2, [r3, #0]
 8012ec6:	e00f      	b.n	8012ee8 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8012ec8:	68fb      	ldr	r3, [r7, #12]
 8012eca:	681b      	ldr	r3, [r3, #0]
 8012ecc:	681a      	ldr	r2, [r3, #0]
 8012ece:	68fb      	ldr	r3, [r7, #12]
 8012ed0:	681b      	ldr	r3, [r3, #0]
 8012ed2:	2104      	movs	r1, #4
 8012ed4:	438a      	bics	r2, r1
 8012ed6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8012ed8:	68fb      	ldr	r3, [r7, #12]
 8012eda:	681b      	ldr	r3, [r3, #0]
 8012edc:	681a      	ldr	r2, [r3, #0]
 8012ede:	68fb      	ldr	r3, [r7, #12]
 8012ee0:	681b      	ldr	r3, [r3, #0]
 8012ee2:	210a      	movs	r1, #10
 8012ee4:	430a      	orrs	r2, r1
 8012ee6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8012ee8:	68fb      	ldr	r3, [r7, #12]
 8012eea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012eec:	681a      	ldr	r2, [r3, #0]
 8012eee:	2380      	movs	r3, #128	@ 0x80
 8012ef0:	025b      	lsls	r3, r3, #9
 8012ef2:	4013      	ands	r3, r2
 8012ef4:	d008      	beq.n	8012f08 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8012ef6:	68fb      	ldr	r3, [r7, #12]
 8012ef8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012efa:	681a      	ldr	r2, [r3, #0]
 8012efc:	68fb      	ldr	r3, [r7, #12]
 8012efe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012f00:	2180      	movs	r1, #128	@ 0x80
 8012f02:	0049      	lsls	r1, r1, #1
 8012f04:	430a      	orrs	r2, r1
 8012f06:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8012f08:	68fb      	ldr	r3, [r7, #12]
 8012f0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012f0c:	2b00      	cmp	r3, #0
 8012f0e:	d008      	beq.n	8012f22 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8012f10:	68fb      	ldr	r3, [r7, #12]
 8012f12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012f14:	681a      	ldr	r2, [r3, #0]
 8012f16:	68fb      	ldr	r3, [r7, #12]
 8012f18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012f1a:	2180      	movs	r1, #128	@ 0x80
 8012f1c:	0049      	lsls	r1, r1, #1
 8012f1e:	430a      	orrs	r2, r1
 8012f20:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8012f22:	68fb      	ldr	r3, [r7, #12]
 8012f24:	681b      	ldr	r3, [r3, #0]
 8012f26:	681a      	ldr	r2, [r3, #0]
 8012f28:	68fb      	ldr	r3, [r7, #12]
 8012f2a:	681b      	ldr	r3, [r3, #0]
 8012f2c:	2101      	movs	r1, #1
 8012f2e:	430a      	orrs	r2, r1
 8012f30:	601a      	str	r2, [r3, #0]
 8012f32:	e00a      	b.n	8012f4a <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8012f34:	68fb      	ldr	r3, [r7, #12]
 8012f36:	2280      	movs	r2, #128	@ 0x80
 8012f38:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8012f3a:	68fb      	ldr	r3, [r7, #12]
 8012f3c:	2224      	movs	r2, #36	@ 0x24
 8012f3e:	2100      	movs	r1, #0
 8012f40:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8012f42:	2317      	movs	r3, #23
 8012f44:	18fb      	adds	r3, r7, r3
 8012f46:	2201      	movs	r2, #1
 8012f48:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8012f4a:	2317      	movs	r3, #23
 8012f4c:	18fb      	adds	r3, r7, r3
 8012f4e:	781b      	ldrb	r3, [r3, #0]
}
 8012f50:	0018      	movs	r0, r3
 8012f52:	46bd      	mov	sp, r7
 8012f54:	b006      	add	sp, #24
 8012f56:	bd80      	pop	{r7, pc}

08012f58 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8012f58:	b580      	push	{r7, lr}
 8012f5a:	b082      	sub	sp, #8
 8012f5c:	af00      	add	r7, sp, #0
 8012f5e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	2b00      	cmp	r3, #0
 8012f64:	d101      	bne.n	8012f6a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8012f66:	2301      	movs	r3, #1
 8012f68:	e04f      	b.n	801300a <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	2225      	movs	r2, #37	@ 0x25
 8012f6e:	5c9b      	ldrb	r3, [r3, r2]
 8012f70:	b2db      	uxtb	r3, r3
 8012f72:	2b02      	cmp	r3, #2
 8012f74:	d008      	beq.n	8012f88 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8012f76:	687b      	ldr	r3, [r7, #4]
 8012f78:	2204      	movs	r2, #4
 8012f7a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8012f7c:	687b      	ldr	r3, [r7, #4]
 8012f7e:	2224      	movs	r2, #36	@ 0x24
 8012f80:	2100      	movs	r1, #0
 8012f82:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8012f84:	2301      	movs	r3, #1
 8012f86:	e040      	b.n	801300a <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8012f88:	687b      	ldr	r3, [r7, #4]
 8012f8a:	681b      	ldr	r3, [r3, #0]
 8012f8c:	681a      	ldr	r2, [r3, #0]
 8012f8e:	687b      	ldr	r3, [r7, #4]
 8012f90:	681b      	ldr	r3, [r3, #0]
 8012f92:	210e      	movs	r1, #14
 8012f94:	438a      	bics	r2, r1
 8012f96:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8012f98:	687b      	ldr	r3, [r7, #4]
 8012f9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012f9c:	681a      	ldr	r2, [r3, #0]
 8012f9e:	687b      	ldr	r3, [r7, #4]
 8012fa0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012fa2:	491c      	ldr	r1, [pc, #112]	@ (8013014 <HAL_DMA_Abort+0xbc>)
 8012fa4:	400a      	ands	r2, r1
 8012fa6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8012fa8:	687b      	ldr	r3, [r7, #4]
 8012faa:	681b      	ldr	r3, [r3, #0]
 8012fac:	681a      	ldr	r2, [r3, #0]
 8012fae:	687b      	ldr	r3, [r7, #4]
 8012fb0:	681b      	ldr	r3, [r3, #0]
 8012fb2:	2101      	movs	r1, #1
 8012fb4:	438a      	bics	r2, r1
 8012fb6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8012fb8:	687b      	ldr	r3, [r7, #4]
 8012fba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012fbc:	221c      	movs	r2, #28
 8012fbe:	401a      	ands	r2, r3
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012fc4:	2101      	movs	r1, #1
 8012fc6:	4091      	lsls	r1, r2
 8012fc8:	000a      	movs	r2, r1
 8012fca:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8012fcc:	687b      	ldr	r3, [r7, #4]
 8012fce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012fd0:	687a      	ldr	r2, [r7, #4]
 8012fd2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8012fd4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8012fd6:	687b      	ldr	r3, [r7, #4]
 8012fd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012fda:	2b00      	cmp	r3, #0
 8012fdc:	d00c      	beq.n	8012ff8 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8012fde:	687b      	ldr	r3, [r7, #4]
 8012fe0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012fe2:	681a      	ldr	r2, [r3, #0]
 8012fe4:	687b      	ldr	r3, [r7, #4]
 8012fe6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012fe8:	490a      	ldr	r1, [pc, #40]	@ (8013014 <HAL_DMA_Abort+0xbc>)
 8012fea:	400a      	ands	r2, r1
 8012fec:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8012fee:	687b      	ldr	r3, [r7, #4]
 8012ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012ff2:	687a      	ldr	r2, [r7, #4]
 8012ff4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8012ff6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8012ff8:	687b      	ldr	r3, [r7, #4]
 8012ffa:	2225      	movs	r2, #37	@ 0x25
 8012ffc:	2101      	movs	r1, #1
 8012ffe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8013000:	687b      	ldr	r3, [r7, #4]
 8013002:	2224      	movs	r2, #36	@ 0x24
 8013004:	2100      	movs	r1, #0
 8013006:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8013008:	2300      	movs	r3, #0
}
 801300a:	0018      	movs	r0, r3
 801300c:	46bd      	mov	sp, r7
 801300e:	b002      	add	sp, #8
 8013010:	bd80      	pop	{r7, pc}
 8013012:	46c0      	nop			@ (mov r8, r8)
 8013014:	fffffeff 	.word	0xfffffeff

08013018 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8013018:	b580      	push	{r7, lr}
 801301a:	b084      	sub	sp, #16
 801301c:	af00      	add	r7, sp, #0
 801301e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8013020:	210f      	movs	r1, #15
 8013022:	187b      	adds	r3, r7, r1
 8013024:	2200      	movs	r2, #0
 8013026:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8013028:	687b      	ldr	r3, [r7, #4]
 801302a:	2225      	movs	r2, #37	@ 0x25
 801302c:	5c9b      	ldrb	r3, [r3, r2]
 801302e:	b2db      	uxtb	r3, r3
 8013030:	2b02      	cmp	r3, #2
 8013032:	d006      	beq.n	8013042 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8013034:	687b      	ldr	r3, [r7, #4]
 8013036:	2204      	movs	r2, #4
 8013038:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 801303a:	187b      	adds	r3, r7, r1
 801303c:	2201      	movs	r2, #1
 801303e:	701a      	strb	r2, [r3, #0]
 8013040:	e048      	b.n	80130d4 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8013042:	687b      	ldr	r3, [r7, #4]
 8013044:	681b      	ldr	r3, [r3, #0]
 8013046:	681a      	ldr	r2, [r3, #0]
 8013048:	687b      	ldr	r3, [r7, #4]
 801304a:	681b      	ldr	r3, [r3, #0]
 801304c:	210e      	movs	r1, #14
 801304e:	438a      	bics	r2, r1
 8013050:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8013052:	687b      	ldr	r3, [r7, #4]
 8013054:	681b      	ldr	r3, [r3, #0]
 8013056:	681a      	ldr	r2, [r3, #0]
 8013058:	687b      	ldr	r3, [r7, #4]
 801305a:	681b      	ldr	r3, [r3, #0]
 801305c:	2101      	movs	r1, #1
 801305e:	438a      	bics	r2, r1
 8013060:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8013062:	687b      	ldr	r3, [r7, #4]
 8013064:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013066:	681a      	ldr	r2, [r3, #0]
 8013068:	687b      	ldr	r3, [r7, #4]
 801306a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801306c:	491d      	ldr	r1, [pc, #116]	@ (80130e4 <HAL_DMA_Abort_IT+0xcc>)
 801306e:	400a      	ands	r2, r1
 8013070:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8013072:	687b      	ldr	r3, [r7, #4]
 8013074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013076:	221c      	movs	r2, #28
 8013078:	401a      	ands	r2, r3
 801307a:	687b      	ldr	r3, [r7, #4]
 801307c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801307e:	2101      	movs	r1, #1
 8013080:	4091      	lsls	r1, r2
 8013082:	000a      	movs	r2, r1
 8013084:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8013086:	687b      	ldr	r3, [r7, #4]
 8013088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801308a:	687a      	ldr	r2, [r7, #4]
 801308c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 801308e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8013090:	687b      	ldr	r3, [r7, #4]
 8013092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013094:	2b00      	cmp	r3, #0
 8013096:	d00c      	beq.n	80130b2 <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8013098:	687b      	ldr	r3, [r7, #4]
 801309a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801309c:	681a      	ldr	r2, [r3, #0]
 801309e:	687b      	ldr	r3, [r7, #4]
 80130a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80130a2:	4910      	ldr	r1, [pc, #64]	@ (80130e4 <HAL_DMA_Abort_IT+0xcc>)
 80130a4:	400a      	ands	r2, r1
 80130a6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80130a8:	687b      	ldr	r3, [r7, #4]
 80130aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80130ac:	687a      	ldr	r2, [r7, #4]
 80130ae:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80130b0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80130b2:	687b      	ldr	r3, [r7, #4]
 80130b4:	2225      	movs	r2, #37	@ 0x25
 80130b6:	2101      	movs	r1, #1
 80130b8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80130ba:	687b      	ldr	r3, [r7, #4]
 80130bc:	2224      	movs	r2, #36	@ 0x24
 80130be:	2100      	movs	r1, #0
 80130c0:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80130c2:	687b      	ldr	r3, [r7, #4]
 80130c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80130c6:	2b00      	cmp	r3, #0
 80130c8:	d004      	beq.n	80130d4 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 80130ca:	687b      	ldr	r3, [r7, #4]
 80130cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80130ce:	687a      	ldr	r2, [r7, #4]
 80130d0:	0010      	movs	r0, r2
 80130d2:	4798      	blx	r3
    }
  }
  return status;
 80130d4:	230f      	movs	r3, #15
 80130d6:	18fb      	adds	r3, r7, r3
 80130d8:	781b      	ldrb	r3, [r3, #0]
}
 80130da:	0018      	movs	r0, r3
 80130dc:	46bd      	mov	sp, r7
 80130de:	b004      	add	sp, #16
 80130e0:	bd80      	pop	{r7, pc}
 80130e2:	46c0      	nop			@ (mov r8, r8)
 80130e4:	fffffeff 	.word	0xfffffeff

080130e8 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80130e8:	b580      	push	{r7, lr}
 80130ea:	b084      	sub	sp, #16
 80130ec:	af00      	add	r7, sp, #0
 80130ee:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80130f0:	687b      	ldr	r3, [r7, #4]
 80130f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80130f4:	681b      	ldr	r3, [r3, #0]
 80130f6:	60fb      	str	r3, [r7, #12]
#else
  uint32_t flag_it = DMA1->ISR;
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80130f8:	687b      	ldr	r3, [r7, #4]
 80130fa:	681b      	ldr	r3, [r3, #0]
 80130fc:	681b      	ldr	r3, [r3, #0]
 80130fe:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013104:	221c      	movs	r2, #28
 8013106:	4013      	ands	r3, r2
 8013108:	2204      	movs	r2, #4
 801310a:	409a      	lsls	r2, r3
 801310c:	0013      	movs	r3, r2
 801310e:	68fa      	ldr	r2, [r7, #12]
 8013110:	4013      	ands	r3, r2
 8013112:	d026      	beq.n	8013162 <HAL_DMA_IRQHandler+0x7a>
 8013114:	68bb      	ldr	r3, [r7, #8]
 8013116:	2204      	movs	r2, #4
 8013118:	4013      	ands	r3, r2
 801311a:	d022      	beq.n	8013162 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 801311c:	687b      	ldr	r3, [r7, #4]
 801311e:	681b      	ldr	r3, [r3, #0]
 8013120:	681b      	ldr	r3, [r3, #0]
 8013122:	2220      	movs	r2, #32
 8013124:	4013      	ands	r3, r2
 8013126:	d107      	bne.n	8013138 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	681b      	ldr	r3, [r3, #0]
 801312c:	681a      	ldr	r2, [r3, #0]
 801312e:	687b      	ldr	r3, [r7, #4]
 8013130:	681b      	ldr	r3, [r3, #0]
 8013132:	2104      	movs	r1, #4
 8013134:	438a      	bics	r2, r1
 8013136:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8013138:	687b      	ldr	r3, [r7, #4]
 801313a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801313c:	221c      	movs	r2, #28
 801313e:	401a      	ands	r2, r3
 8013140:	687b      	ldr	r3, [r7, #4]
 8013142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013144:	2104      	movs	r1, #4
 8013146:	4091      	lsls	r1, r2
 8013148:	000a      	movs	r2, r1
 801314a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 801314c:	687b      	ldr	r3, [r7, #4]
 801314e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013150:	2b00      	cmp	r3, #0
 8013152:	d100      	bne.n	8013156 <HAL_DMA_IRQHandler+0x6e>
 8013154:	e080      	b.n	8013258 <HAL_DMA_IRQHandler+0x170>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8013156:	687b      	ldr	r3, [r7, #4]
 8013158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801315a:	687a      	ldr	r2, [r7, #4]
 801315c:	0010      	movs	r0, r2
 801315e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8013160:	e07a      	b.n	8013258 <HAL_DMA_IRQHandler+0x170>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8013162:	687b      	ldr	r3, [r7, #4]
 8013164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013166:	221c      	movs	r2, #28
 8013168:	4013      	ands	r3, r2
 801316a:	2202      	movs	r2, #2
 801316c:	409a      	lsls	r2, r3
 801316e:	0013      	movs	r3, r2
 8013170:	68fa      	ldr	r2, [r7, #12]
 8013172:	4013      	ands	r3, r2
 8013174:	d03c      	beq.n	80131f0 <HAL_DMA_IRQHandler+0x108>
 8013176:	68bb      	ldr	r3, [r7, #8]
 8013178:	2202      	movs	r2, #2
 801317a:	4013      	ands	r3, r2
 801317c:	d038      	beq.n	80131f0 <HAL_DMA_IRQHandler+0x108>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 801317e:	687b      	ldr	r3, [r7, #4]
 8013180:	681b      	ldr	r3, [r3, #0]
 8013182:	681b      	ldr	r3, [r3, #0]
 8013184:	2220      	movs	r2, #32
 8013186:	4013      	ands	r3, r2
 8013188:	d10b      	bne.n	80131a2 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 801318a:	687b      	ldr	r3, [r7, #4]
 801318c:	681b      	ldr	r3, [r3, #0]
 801318e:	681a      	ldr	r2, [r3, #0]
 8013190:	687b      	ldr	r3, [r7, #4]
 8013192:	681b      	ldr	r3, [r3, #0]
 8013194:	210a      	movs	r1, #10
 8013196:	438a      	bics	r2, r1
 8013198:	601a      	str	r2, [r3, #0]
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	2225      	movs	r2, #37	@ 0x25
 801319e:	2101      	movs	r1, #1
 80131a0:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80131a2:	687b      	ldr	r3, [r7, #4]
 80131a4:	681b      	ldr	r3, [r3, #0]
 80131a6:	001a      	movs	r2, r3
 80131a8:	4b2e      	ldr	r3, [pc, #184]	@ (8013264 <HAL_DMA_IRQHandler+0x17c>)
 80131aa:	429a      	cmp	r2, r3
 80131ac:	d909      	bls.n	80131c2 <HAL_DMA_IRQHandler+0xda>
 80131ae:	687b      	ldr	r3, [r7, #4]
 80131b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80131b2:	221c      	movs	r2, #28
 80131b4:	401a      	ands	r2, r3
 80131b6:	4b2c      	ldr	r3, [pc, #176]	@ (8013268 <HAL_DMA_IRQHandler+0x180>)
 80131b8:	2102      	movs	r1, #2
 80131ba:	4091      	lsls	r1, r2
 80131bc:	000a      	movs	r2, r1
 80131be:	605a      	str	r2, [r3, #4]
 80131c0:	e008      	b.n	80131d4 <HAL_DMA_IRQHandler+0xec>
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80131c6:	221c      	movs	r2, #28
 80131c8:	401a      	ands	r2, r3
 80131ca:	4b28      	ldr	r3, [pc, #160]	@ (801326c <HAL_DMA_IRQHandler+0x184>)
 80131cc:	2102      	movs	r1, #2
 80131ce:	4091      	lsls	r1, r2
 80131d0:	000a      	movs	r2, r1
 80131d2:	605a      	str	r2, [r3, #4]
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80131d4:	687b      	ldr	r3, [r7, #4]
 80131d6:	2224      	movs	r2, #36	@ 0x24
 80131d8:	2100      	movs	r1, #0
 80131da:	5499      	strb	r1, [r3, r2]
    if (hdma->XferCpltCallback != NULL)
 80131dc:	687b      	ldr	r3, [r7, #4]
 80131de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80131e0:	2b00      	cmp	r3, #0
 80131e2:	d039      	beq.n	8013258 <HAL_DMA_IRQHandler+0x170>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80131e4:	687b      	ldr	r3, [r7, #4]
 80131e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80131e8:	687a      	ldr	r2, [r7, #4]
 80131ea:	0010      	movs	r0, r2
 80131ec:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80131ee:	e033      	b.n	8013258 <HAL_DMA_IRQHandler+0x170>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80131f0:	687b      	ldr	r3, [r7, #4]
 80131f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80131f4:	221c      	movs	r2, #28
 80131f6:	4013      	ands	r3, r2
 80131f8:	2208      	movs	r2, #8
 80131fa:	409a      	lsls	r2, r3
 80131fc:	0013      	movs	r3, r2
 80131fe:	68fa      	ldr	r2, [r7, #12]
 8013200:	4013      	ands	r3, r2
 8013202:	d02a      	beq.n	801325a <HAL_DMA_IRQHandler+0x172>
 8013204:	68bb      	ldr	r3, [r7, #8]
 8013206:	2208      	movs	r2, #8
 8013208:	4013      	ands	r3, r2
 801320a:	d026      	beq.n	801325a <HAL_DMA_IRQHandler+0x172>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 801320c:	687b      	ldr	r3, [r7, #4]
 801320e:	681b      	ldr	r3, [r3, #0]
 8013210:	681a      	ldr	r2, [r3, #0]
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	681b      	ldr	r3, [r3, #0]
 8013216:	210e      	movs	r1, #14
 8013218:	438a      	bics	r2, r1
 801321a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 801321c:	687b      	ldr	r3, [r7, #4]
 801321e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013220:	221c      	movs	r2, #28
 8013222:	401a      	ands	r2, r3
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013228:	2101      	movs	r1, #1
 801322a:	4091      	lsls	r1, r2
 801322c:	000a      	movs	r2, r1
 801322e:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	2201      	movs	r2, #1
 8013234:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	2225      	movs	r2, #37	@ 0x25
 801323a:	2101      	movs	r1, #1
 801323c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 801323e:	687b      	ldr	r3, [r7, #4]
 8013240:	2224      	movs	r2, #36	@ 0x24
 8013242:	2100      	movs	r1, #0
 8013244:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8013246:	687b      	ldr	r3, [r7, #4]
 8013248:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801324a:	2b00      	cmp	r3, #0
 801324c:	d005      	beq.n	801325a <HAL_DMA_IRQHandler+0x172>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 801324e:	687b      	ldr	r3, [r7, #4]
 8013250:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013252:	687a      	ldr	r2, [r7, #4]
 8013254:	0010      	movs	r0, r2
 8013256:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8013258:	46c0      	nop			@ (mov r8, r8)
 801325a:	46c0      	nop			@ (mov r8, r8)
}
 801325c:	46bd      	mov	sp, r7
 801325e:	b004      	add	sp, #16
 8013260:	bd80      	pop	{r7, pc}
 8013262:	46c0      	nop			@ (mov r8, r8)
 8013264:	40020080 	.word	0x40020080
 8013268:	40020400 	.word	0x40020400
 801326c:	40020000 	.word	0x40020000

08013270 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8013270:	b580      	push	{r7, lr}
 8013272:	b084      	sub	sp, #16
 8013274:	af00      	add	r7, sp, #0
 8013276:	60f8      	str	r0, [r7, #12]
 8013278:	60b9      	str	r1, [r7, #8]
 801327a:	607a      	str	r2, [r7, #4]
 801327c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 801327e:	68fb      	ldr	r3, [r7, #12]
 8013280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013282:	68fa      	ldr	r2, [r7, #12]
 8013284:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8013286:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8013288:	68fb      	ldr	r3, [r7, #12]
 801328a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801328c:	2b00      	cmp	r3, #0
 801328e:	d004      	beq.n	801329a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8013290:	68fb      	ldr	r3, [r7, #12]
 8013292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013294:	68fa      	ldr	r2, [r7, #12]
 8013296:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8013298:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 801329a:	68fb      	ldr	r3, [r7, #12]
 801329c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801329e:	221c      	movs	r2, #28
 80132a0:	401a      	ands	r2, r3
 80132a2:	68fb      	ldr	r3, [r7, #12]
 80132a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80132a6:	2101      	movs	r1, #1
 80132a8:	4091      	lsls	r1, r2
 80132aa:	000a      	movs	r2, r1
 80132ac:	605a      	str	r2, [r3, #4]
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80132ae:	68fb      	ldr	r3, [r7, #12]
 80132b0:	681b      	ldr	r3, [r3, #0]
 80132b2:	683a      	ldr	r2, [r7, #0]
 80132b4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80132b6:	68fb      	ldr	r3, [r7, #12]
 80132b8:	689b      	ldr	r3, [r3, #8]
 80132ba:	2b10      	cmp	r3, #16
 80132bc:	d108      	bne.n	80132d0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80132be:	68fb      	ldr	r3, [r7, #12]
 80132c0:	681b      	ldr	r3, [r3, #0]
 80132c2:	687a      	ldr	r2, [r7, #4]
 80132c4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80132c6:	68fb      	ldr	r3, [r7, #12]
 80132c8:	681b      	ldr	r3, [r3, #0]
 80132ca:	68ba      	ldr	r2, [r7, #8]
 80132cc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80132ce:	e007      	b.n	80132e0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80132d0:	68fb      	ldr	r3, [r7, #12]
 80132d2:	681b      	ldr	r3, [r3, #0]
 80132d4:	68ba      	ldr	r2, [r7, #8]
 80132d6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80132d8:	68fb      	ldr	r3, [r7, #12]
 80132da:	681b      	ldr	r3, [r3, #0]
 80132dc:	687a      	ldr	r2, [r7, #4]
 80132de:	60da      	str	r2, [r3, #12]
}
 80132e0:	46c0      	nop			@ (mov r8, r8)
 80132e2:	46bd      	mov	sp, r7
 80132e4:	b004      	add	sp, #16
 80132e6:	bd80      	pop	{r7, pc}

080132e8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80132e8:	b580      	push	{r7, lr}
 80132ea:	b084      	sub	sp, #16
 80132ec:	af00      	add	r7, sp, #0
 80132ee:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

#if defined(DMA2)
  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80132f0:	687b      	ldr	r3, [r7, #4]
 80132f2:	681b      	ldr	r3, [r3, #0]
 80132f4:	001a      	movs	r2, r3
 80132f6:	4b1d      	ldr	r3, [pc, #116]	@ (801336c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80132f8:	429a      	cmp	r2, r3
 80132fa:	d814      	bhi.n	8013326 <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80132fc:	687b      	ldr	r3, [r7, #4]
 80132fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013300:	089b      	lsrs	r3, r3, #2
 8013302:	009b      	lsls	r3, r3, #2
 8013304:	4a1a      	ldr	r2, [pc, #104]	@ (8013370 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8013306:	189a      	adds	r2, r3, r2
 8013308:	687b      	ldr	r3, [r7, #4]
 801330a:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 801330c:	687b      	ldr	r3, [r7, #4]
 801330e:	681b      	ldr	r3, [r3, #0]
 8013310:	001a      	movs	r2, r3
 8013312:	23ff      	movs	r3, #255	@ 0xff
 8013314:	4013      	ands	r3, r2
 8013316:	3b08      	subs	r3, #8
 8013318:	2114      	movs	r1, #20
 801331a:	0018      	movs	r0, r3
 801331c:	f7ec ff1a 	bl	8000154 <__udivsi3>
 8013320:	0003      	movs	r3, r0
 8013322:	60fb      	str	r3, [r7, #12]
 8013324:	e014      	b.n	8013350 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801332a:	089b      	lsrs	r3, r3, #2
 801332c:	009b      	lsls	r3, r3, #2
 801332e:	4a11      	ldr	r2, [pc, #68]	@ (8013374 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8013330:	189a      	adds	r2, r3, r2
 8013332:	687b      	ldr	r3, [r7, #4]
 8013334:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	681b      	ldr	r3, [r3, #0]
 801333a:	001a      	movs	r2, r3
 801333c:	23ff      	movs	r3, #255	@ 0xff
 801333e:	4013      	ands	r3, r2
 8013340:	3b08      	subs	r3, #8
 8013342:	2114      	movs	r1, #20
 8013344:	0018      	movs	r0, r3
 8013346:	f7ec ff05 	bl	8000154 <__udivsi3>
 801334a:	0003      	movs	r3, r0
 801334c:	3307      	adds	r3, #7
 801334e:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	4a09      	ldr	r2, [pc, #36]	@ (8013378 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 8013354:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected
     for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8013356:	68fb      	ldr	r3, [r7, #12]
 8013358:	221f      	movs	r2, #31
 801335a:	4013      	ands	r3, r2
 801335c:	2201      	movs	r2, #1
 801335e:	409a      	lsls	r2, r3
 8013360:	687b      	ldr	r3, [r7, #4]
 8013362:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8013364:	46c0      	nop			@ (mov r8, r8)
 8013366:	46bd      	mov	sp, r7
 8013368:	b004      	add	sp, #16
 801336a:	bd80      	pop	{r7, pc}
 801336c:	40020407 	.word	0x40020407
 8013370:	40020800 	.word	0x40020800
 8013374:	4002081c 	.word	0x4002081c
 8013378:	40020880 	.word	0x40020880

0801337c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 801337c:	b580      	push	{r7, lr}
 801337e:	b084      	sub	sp, #16
 8013380:	af00      	add	r7, sp, #0
 8013382:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8013384:	687b      	ldr	r3, [r7, #4]
 8013386:	685b      	ldr	r3, [r3, #4]
 8013388:	22ff      	movs	r2, #255	@ 0xff
 801338a:	4013      	ands	r3, r2
 801338c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 801338e:	68fb      	ldr	r3, [r7, #12]
 8013390:	4a0a      	ldr	r2, [pc, #40]	@ (80133bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8013392:	4694      	mov	ip, r2
 8013394:	4463      	add	r3, ip
 8013396:	009b      	lsls	r3, r3, #2
 8013398:	001a      	movs	r2, r3
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 801339e:	687b      	ldr	r3, [r7, #4]
 80133a0:	4a07      	ldr	r2, [pc, #28]	@ (80133c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80133a2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80133a4:	68fb      	ldr	r3, [r7, #12]
 80133a6:	3b01      	subs	r3, #1
 80133a8:	2203      	movs	r2, #3
 80133aa:	4013      	ands	r3, r2
 80133ac:	2201      	movs	r2, #1
 80133ae:	409a      	lsls	r2, r3
 80133b0:	687b      	ldr	r3, [r7, #4]
 80133b2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80133b4:	46c0      	nop			@ (mov r8, r8)
 80133b6:	46bd      	mov	sp, r7
 80133b8:	b004      	add	sp, #16
 80133ba:	bd80      	pop	{r7, pc}
 80133bc:	1000823f 	.word	0x1000823f
 80133c0:	40020940 	.word	0x40020940

080133c4 <HAL_FLASH_Program>:
  *               TypeProgram = FLASH_TYPEPROGRAM_FAST (32-bit).
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80133c4:	b5b0      	push	{r4, r5, r7, lr}
 80133c6:	b086      	sub	sp, #24
 80133c8:	af00      	add	r7, sp, #0
 80133ca:	60f8      	str	r0, [r7, #12]
 80133cc:	60b9      	str	r1, [r7, #8]
 80133ce:	603a      	str	r2, [r7, #0]
 80133d0:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80133d2:	4b21      	ldr	r3, [pc, #132]	@ (8013458 <HAL_FLASH_Program+0x94>)
 80133d4:	781b      	ldrb	r3, [r3, #0]
 80133d6:	2b01      	cmp	r3, #1
 80133d8:	d101      	bne.n	80133de <HAL_FLASH_Program+0x1a>
 80133da:	2302      	movs	r3, #2
 80133dc:	e038      	b.n	8013450 <HAL_FLASH_Program+0x8c>
 80133de:	4b1e      	ldr	r3, [pc, #120]	@ (8013458 <HAL_FLASH_Program+0x94>)
 80133e0:	2201      	movs	r2, #1
 80133e2:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80133e4:	4b1c      	ldr	r3, [pc, #112]	@ (8013458 <HAL_FLASH_Program+0x94>)
 80133e6:	2200      	movs	r2, #0
 80133e8:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80133ea:	2517      	movs	r5, #23
 80133ec:	197c      	adds	r4, r7, r5
 80133ee:	23fa      	movs	r3, #250	@ 0xfa
 80133f0:	009b      	lsls	r3, r3, #2
 80133f2:	0018      	movs	r0, r3
 80133f4:	f000 f87e 	bl	80134f4 <FLASH_WaitForLastOperation>
 80133f8:	0003      	movs	r3, r0
 80133fa:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 80133fc:	197b      	adds	r3, r7, r5
 80133fe:	781b      	ldrb	r3, [r3, #0]
 8013400:	2b00      	cmp	r3, #0
 8013402:	d11f      	bne.n	8013444 <HAL_FLASH_Program+0x80>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8013404:	68fb      	ldr	r3, [r7, #12]
 8013406:	2b01      	cmp	r3, #1
 8013408:	d106      	bne.n	8013418 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 801340a:	683a      	ldr	r2, [r7, #0]
 801340c:	687b      	ldr	r3, [r7, #4]
 801340e:	68b9      	ldr	r1, [r7, #8]
 8013410:	0008      	movs	r0, r1
 8013412:	f000 f8bd 	bl	8013590 <FLASH_Program_DoubleWord>
 8013416:	e005      	b.n	8013424 <HAL_FLASH_Program+0x60>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8013418:	683a      	ldr	r2, [r7, #0]
 801341a:	68bb      	ldr	r3, [r7, #8]
 801341c:	0011      	movs	r1, r2
 801341e:	0018      	movs	r0, r3
 8013420:	f015 fef6 	bl	8029210 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8013424:	2317      	movs	r3, #23
 8013426:	18fc      	adds	r4, r7, r3
 8013428:	23fa      	movs	r3, #250	@ 0xfa
 801342a:	009b      	lsls	r3, r3, #2
 801342c:	0018      	movs	r0, r3
 801342e:	f000 f861 	bl	80134f4 <FLASH_WaitForLastOperation>
 8013432:	0003      	movs	r3, r0
 8013434:	7023      	strb	r3, [r4, #0]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8013436:	4b09      	ldr	r3, [pc, #36]	@ (801345c <HAL_FLASH_Program+0x98>)
 8013438:	695a      	ldr	r2, [r3, #20]
 801343a:	68fb      	ldr	r3, [r7, #12]
 801343c:	43d9      	mvns	r1, r3
 801343e:	4b07      	ldr	r3, [pc, #28]	@ (801345c <HAL_FLASH_Program+0x98>)
 8013440:	400a      	ands	r2, r1
 8013442:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8013444:	4b04      	ldr	r3, [pc, #16]	@ (8013458 <HAL_FLASH_Program+0x94>)
 8013446:	2200      	movs	r2, #0
 8013448:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 801344a:	2317      	movs	r3, #23
 801344c:	18fb      	adds	r3, r7, r3
 801344e:	781b      	ldrb	r3, [r3, #0]
}
 8013450:	0018      	movs	r0, r3
 8013452:	46bd      	mov	sp, r7
 8013454:	b006      	add	sp, #24
 8013456:	bdb0      	pop	{r4, r5, r7, pc}
 8013458:	20003b54 	.word	0x20003b54
 801345c:	40022000 	.word	0x40022000

08013460 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8013460:	b580      	push	{r7, lr}
 8013462:	b082      	sub	sp, #8
 8013464:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8013466:	1dfb      	adds	r3, r7, #7
 8013468:	2200      	movs	r2, #0
 801346a:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 801346c:	4b0b      	ldr	r3, [pc, #44]	@ (801349c <HAL_FLASH_Unlock+0x3c>)
 801346e:	695b      	ldr	r3, [r3, #20]
 8013470:	2b00      	cmp	r3, #0
 8013472:	da0c      	bge.n	801348e <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8013474:	4b09      	ldr	r3, [pc, #36]	@ (801349c <HAL_FLASH_Unlock+0x3c>)
 8013476:	4a0a      	ldr	r2, [pc, #40]	@ (80134a0 <HAL_FLASH_Unlock+0x40>)
 8013478:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 801347a:	4b08      	ldr	r3, [pc, #32]	@ (801349c <HAL_FLASH_Unlock+0x3c>)
 801347c:	4a09      	ldr	r2, [pc, #36]	@ (80134a4 <HAL_FLASH_Unlock+0x44>)
 801347e:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8013480:	4b06      	ldr	r3, [pc, #24]	@ (801349c <HAL_FLASH_Unlock+0x3c>)
 8013482:	695b      	ldr	r3, [r3, #20]
 8013484:	2b00      	cmp	r3, #0
 8013486:	da02      	bge.n	801348e <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 8013488:	1dfb      	adds	r3, r7, #7
 801348a:	2201      	movs	r2, #1
 801348c:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 801348e:	1dfb      	adds	r3, r7, #7
 8013490:	781b      	ldrb	r3, [r3, #0]
}
 8013492:	0018      	movs	r0, r3
 8013494:	46bd      	mov	sp, r7
 8013496:	b002      	add	sp, #8
 8013498:	bd80      	pop	{r7, pc}
 801349a:	46c0      	nop			@ (mov r8, r8)
 801349c:	40022000 	.word	0x40022000
 80134a0:	45670123 	.word	0x45670123
 80134a4:	cdef89ab 	.word	0xcdef89ab

080134a8 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80134a8:	b580      	push	{r7, lr}
 80134aa:	b082      	sub	sp, #8
 80134ac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 80134ae:	1dfb      	adds	r3, r7, #7
 80134b0:	2201      	movs	r2, #1
 80134b2:	701a      	strb	r2, [r3, #0]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80134b4:	4b09      	ldr	r3, [pc, #36]	@ (80134dc <HAL_FLASH_Lock+0x34>)
 80134b6:	695a      	ldr	r2, [r3, #20]
 80134b8:	4b08      	ldr	r3, [pc, #32]	@ (80134dc <HAL_FLASH_Lock+0x34>)
 80134ba:	2180      	movs	r1, #128	@ 0x80
 80134bc:	0609      	lsls	r1, r1, #24
 80134be:	430a      	orrs	r2, r1
 80134c0:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 80134c2:	4b06      	ldr	r3, [pc, #24]	@ (80134dc <HAL_FLASH_Lock+0x34>)
 80134c4:	695b      	ldr	r3, [r3, #20]
 80134c6:	2b00      	cmp	r3, #0
 80134c8:	da02      	bge.n	80134d0 <HAL_FLASH_Lock+0x28>
  {
    status = HAL_OK;
 80134ca:	1dfb      	adds	r3, r7, #7
 80134cc:	2200      	movs	r2, #0
 80134ce:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80134d0:	1dfb      	adds	r3, r7, #7
 80134d2:	781b      	ldrb	r3, [r3, #0]
}
 80134d4:	0018      	movs	r0, r3
 80134d6:	46bd      	mov	sp, r7
 80134d8:	b002      	add	sp, #8
 80134da:	bd80      	pop	{r7, pc}
 80134dc:	40022000 	.word	0x40022000

080134e0 <HAL_FLASH_GetError>:
  *            @arg @ref HAL_FLASH_ERROR_FAST Fast programming error
  *            @arg @ref HAL_FLASH_ERROR_OPTV Option validity error
  *            @arg @ref HAL_FLASH_ERROR_ECCD two ECC errors have been detected
  */
uint32_t HAL_FLASH_GetError(void)
{
 80134e0:	b580      	push	{r7, lr}
 80134e2:	af00      	add	r7, sp, #0
  return pFlash.ErrorCode;
 80134e4:	4b02      	ldr	r3, [pc, #8]	@ (80134f0 <HAL_FLASH_GetError+0x10>)
 80134e6:	685b      	ldr	r3, [r3, #4]
}
 80134e8:	0018      	movs	r0, r3
 80134ea:	46bd      	mov	sp, r7
 80134ec:	bd80      	pop	{r7, pc}
 80134ee:	46c0      	nop			@ (mov r8, r8)
 80134f0:	20003b54 	.word	0x20003b54

080134f4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80134f4:	b580      	push	{r7, lr}
 80134f6:	b084      	sub	sp, #16
 80134f8:	af00      	add	r7, sp, #0
 80134fa:	6078      	str	r0, [r7, #4]
  uint32_t error;
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  uint32_t timeout = HAL_GetTick() + Timeout;
 80134fc:	f7fd fd76 	bl	8010fec <HAL_GetTick>
 8013500:	0002      	movs	r2, r0
 8013502:	687b      	ldr	r3, [r7, #4]
 8013504:	189b      	adds	r3, r3, r2
 8013506:	60fb      	str	r3, [r7, #12]
  error = FLASH_SR_BSY1;
 8013508:	2380      	movs	r3, #128	@ 0x80
 801350a:	025b      	lsls	r3, r3, #9
 801350c:	60bb      	str	r3, [r7, #8]
  while ((FLASH->SR & error) != 0x00U)
 801350e:	e007      	b.n	8013520 <FLASH_WaitForLastOperation+0x2c>
  {
    if (HAL_GetTick() >= timeout)
 8013510:	f7fd fd6c 	bl	8010fec <HAL_GetTick>
 8013514:	0002      	movs	r2, r0
 8013516:	68fb      	ldr	r3, [r7, #12]
 8013518:	4293      	cmp	r3, r2
 801351a:	d801      	bhi.n	8013520 <FLASH_WaitForLastOperation+0x2c>
    {
      return HAL_TIMEOUT;
 801351c:	2303      	movs	r3, #3
 801351e:	e02a      	b.n	8013576 <FLASH_WaitForLastOperation+0x82>
  while ((FLASH->SR & error) != 0x00U)
 8013520:	4b17      	ldr	r3, [pc, #92]	@ (8013580 <FLASH_WaitForLastOperation+0x8c>)
 8013522:	691b      	ldr	r3, [r3, #16]
 8013524:	68ba      	ldr	r2, [r7, #8]
 8013526:	4013      	ands	r3, r2
 8013528:	d1f2      	bne.n	8013510 <FLASH_WaitForLastOperation+0x1c>
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 801352a:	4b15      	ldr	r3, [pc, #84]	@ (8013580 <FLASH_WaitForLastOperation+0x8c>)
 801352c:	691b      	ldr	r3, [r3, #16]
 801352e:	4a15      	ldr	r2, [pc, #84]	@ (8013584 <FLASH_WaitForLastOperation+0x90>)
 8013530:	4013      	ands	r3, r2
 8013532:	60bb      	str	r3, [r7, #8]

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 8013534:	4b12      	ldr	r3, [pc, #72]	@ (8013580 <FLASH_WaitForLastOperation+0x8c>)
 8013536:	4a14      	ldr	r2, [pc, #80]	@ (8013588 <FLASH_WaitForLastOperation+0x94>)
 8013538:	611a      	str	r2, [r3, #16]

  if (error != 0x00U)
 801353a:	68bb      	ldr	r3, [r7, #8]
 801353c:	2b00      	cmp	r3, #0
 801353e:	d004      	beq.n	801354a <FLASH_WaitForLastOperation+0x56>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8013540:	4b12      	ldr	r3, [pc, #72]	@ (801358c <FLASH_WaitForLastOperation+0x98>)
 8013542:	68ba      	ldr	r2, [r7, #8]
 8013544:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
 8013546:	2301      	movs	r3, #1
 8013548:	e015      	b.n	8013576 <FLASH_WaitForLastOperation+0x82>
  }

  /* Wait for control register to be written */
  timeout = HAL_GetTick() + Timeout;
 801354a:	f7fd fd4f 	bl	8010fec <HAL_GetTick>
 801354e:	0002      	movs	r2, r0
 8013550:	687b      	ldr	r3, [r7, #4]
 8013552:	189b      	adds	r3, r3, r2
 8013554:	60fb      	str	r3, [r7, #12]

  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8013556:	e007      	b.n	8013568 <FLASH_WaitForLastOperation+0x74>
  {
    if (HAL_GetTick() >= timeout)
 8013558:	f7fd fd48 	bl	8010fec <HAL_GetTick>
 801355c:	0002      	movs	r2, r0
 801355e:	68fb      	ldr	r3, [r7, #12]
 8013560:	4293      	cmp	r3, r2
 8013562:	d801      	bhi.n	8013568 <FLASH_WaitForLastOperation+0x74>
    {
      return HAL_TIMEOUT;
 8013564:	2303      	movs	r3, #3
 8013566:	e006      	b.n	8013576 <FLASH_WaitForLastOperation+0x82>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8013568:	4b05      	ldr	r3, [pc, #20]	@ (8013580 <FLASH_WaitForLastOperation+0x8c>)
 801356a:	691a      	ldr	r2, [r3, #16]
 801356c:	2380      	movs	r3, #128	@ 0x80
 801356e:	02db      	lsls	r3, r3, #11
 8013570:	4013      	ands	r3, r2
 8013572:	d1f1      	bne.n	8013558 <FLASH_WaitForLastOperation+0x64>
    }
  }

  return HAL_OK;
 8013574:	2300      	movs	r3, #0
}
 8013576:	0018      	movs	r0, r3
 8013578:	46bd      	mov	sp, r7
 801357a:	b004      	add	sp, #16
 801357c:	bd80      	pop	{r7, pc}
 801357e:	46c0      	nop			@ (mov r8, r8)
 8013580:	40022000 	.word	0x40022000
 8013584:	000083fa 	.word	0x000083fa
 8013588:	000083fb 	.word	0x000083fb
 801358c:	20003b54 	.word	0x20003b54

08013590 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8013590:	b5b0      	push	{r4, r5, r7, lr}
 8013592:	b084      	sub	sp, #16
 8013594:	af00      	add	r7, sp, #0
 8013596:	60f8      	str	r0, [r7, #12]
 8013598:	603a      	str	r2, [r7, #0]
 801359a:	607b      	str	r3, [r7, #4]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 801359c:	4b0b      	ldr	r3, [pc, #44]	@ (80135cc <FLASH_Program_DoubleWord+0x3c>)
 801359e:	695a      	ldr	r2, [r3, #20]
 80135a0:	4b0a      	ldr	r3, [pc, #40]	@ (80135cc <FLASH_Program_DoubleWord+0x3c>)
 80135a2:	2101      	movs	r1, #1
 80135a4:	430a      	orrs	r2, r1
 80135a6:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 80135a8:	68fb      	ldr	r3, [r7, #12]
 80135aa:	683a      	ldr	r2, [r7, #0]
 80135ac:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80135ae:	f3bf 8f6f 	isb	sy
}
 80135b2:	46c0      	nop			@ (mov r8, r8)
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80135b4:	687b      	ldr	r3, [r7, #4]
 80135b6:	001c      	movs	r4, r3
 80135b8:	2300      	movs	r3, #0
 80135ba:	001d      	movs	r5, r3
 80135bc:	68fb      	ldr	r3, [r7, #12]
 80135be:	3304      	adds	r3, #4
 80135c0:	0022      	movs	r2, r4
 80135c2:	601a      	str	r2, [r3, #0]
}
 80135c4:	46c0      	nop			@ (mov r8, r8)
 80135c6:	46bd      	mov	sp, r7
 80135c8:	b004      	add	sp, #16
 80135ca:	bdb0      	pop	{r4, r5, r7, pc}
 80135cc:	40022000 	.word	0x40022000

080135d0 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80135d0:	b5b0      	push	{r4, r5, r7, lr}
 80135d2:	b084      	sub	sp, #16
 80135d4:	af00      	add	r7, sp, #0
 80135d6:	6078      	str	r0, [r7, #4]
 80135d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80135da:	4b32      	ldr	r3, [pc, #200]	@ (80136a4 <HAL_FLASHEx_Erase+0xd4>)
 80135dc:	781b      	ldrb	r3, [r3, #0]
 80135de:	2b01      	cmp	r3, #1
 80135e0:	d101      	bne.n	80135e6 <HAL_FLASHEx_Erase+0x16>
 80135e2:	2302      	movs	r3, #2
 80135e4:	e059      	b.n	801369a <HAL_FLASHEx_Erase+0xca>
 80135e6:	4b2f      	ldr	r3, [pc, #188]	@ (80136a4 <HAL_FLASHEx_Erase+0xd4>)
 80135e8:	2201      	movs	r2, #1
 80135ea:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80135ec:	4b2d      	ldr	r3, [pc, #180]	@ (80136a4 <HAL_FLASHEx_Erase+0xd4>)
 80135ee:	2200      	movs	r2, #0
 80135f0:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80135f2:	250f      	movs	r5, #15
 80135f4:	197c      	adds	r4, r7, r5
 80135f6:	23fa      	movs	r3, #250	@ 0xfa
 80135f8:	009b      	lsls	r3, r3, #2
 80135fa:	0018      	movs	r0, r3
 80135fc:	f7ff ff7a 	bl	80134f4 <FLASH_WaitForLastOperation>
 8013600:	0003      	movs	r3, r0
 8013602:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8013604:	002c      	movs	r4, r5
 8013606:	193b      	adds	r3, r7, r4
 8013608:	781b      	ldrb	r3, [r3, #0]
 801360a:	2b00      	cmp	r3, #0
 801360c:	d13f      	bne.n	801368e <HAL_FLASHEx_Erase+0xbe>
  {
    /* For single bank product force Banks to Bank 1 */
    pEraseInit->Banks = FLASH_BANK_1;
 801360e:	687b      	ldr	r3, [r7, #4]
 8013610:	2201      	movs	r2, #1
 8013612:	605a      	str	r2, [r3, #4]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	681b      	ldr	r3, [r3, #0]
 8013618:	2b04      	cmp	r3, #4
 801361a:	d10a      	bne.n	8013632 <HAL_FLASHEx_Erase+0x62>
    {
      /* Proceed to Mass Erase */
      FLASH_MassErase();
 801361c:	f000 f846 	bl	80136ac <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8013620:	193c      	adds	r4, r7, r4
 8013622:	23fa      	movs	r3, #250	@ 0xfa
 8013624:	009b      	lsls	r3, r3, #2
 8013626:	0018      	movs	r0, r3
 8013628:	f7ff ff64 	bl	80134f4 <FLASH_WaitForLastOperation>
 801362c:	0003      	movs	r3, r0
 801362e:	7023      	strb	r3, [r4, #0]
 8013630:	e02d      	b.n	801368e <HAL_FLASHEx_Erase+0xbe>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8013632:	683b      	ldr	r3, [r7, #0]
 8013634:	2201      	movs	r2, #1
 8013636:	4252      	negs	r2, r2
 8013638:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 801363a:	687b      	ldr	r3, [r7, #4]
 801363c:	689b      	ldr	r3, [r3, #8]
 801363e:	60bb      	str	r3, [r7, #8]
 8013640:	e017      	b.n	8013672 <HAL_FLASHEx_Erase+0xa2>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 8013642:	68bb      	ldr	r3, [r7, #8]
 8013644:	0018      	movs	r0, r3
 8013646:	f000 f841 	bl	80136cc <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 801364a:	250f      	movs	r5, #15
 801364c:	197c      	adds	r4, r7, r5
 801364e:	23fa      	movs	r3, #250	@ 0xfa
 8013650:	009b      	lsls	r3, r3, #2
 8013652:	0018      	movs	r0, r3
 8013654:	f7ff ff4e 	bl	80134f4 <FLASH_WaitForLastOperation>
 8013658:	0003      	movs	r3, r0
 801365a:	7023      	strb	r3, [r4, #0]

        if (status != HAL_OK)
 801365c:	197b      	adds	r3, r7, r5
 801365e:	781b      	ldrb	r3, [r3, #0]
 8013660:	2b00      	cmp	r3, #0
 8013662:	d003      	beq.n	801366c <HAL_FLASHEx_Erase+0x9c>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 8013664:	683b      	ldr	r3, [r7, #0]
 8013666:	68ba      	ldr	r2, [r7, #8]
 8013668:	601a      	str	r2, [r3, #0]
          break;
 801366a:	e00a      	b.n	8013682 <HAL_FLASHEx_Erase+0xb2>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 801366c:	68bb      	ldr	r3, [r7, #8]
 801366e:	3301      	adds	r3, #1
 8013670:	60bb      	str	r3, [r7, #8]
 8013672:	687b      	ldr	r3, [r7, #4]
 8013674:	689a      	ldr	r2, [r3, #8]
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	68db      	ldr	r3, [r3, #12]
 801367a:	18d3      	adds	r3, r2, r3
 801367c:	68ba      	ldr	r2, [r7, #8]
 801367e:	429a      	cmp	r2, r3
 8013680:	d3df      	bcc.n	8013642 <HAL_FLASHEx_Erase+0x72>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8013682:	4b09      	ldr	r3, [pc, #36]	@ (80136a8 <HAL_FLASHEx_Erase+0xd8>)
 8013684:	695a      	ldr	r2, [r3, #20]
 8013686:	4b08      	ldr	r3, [pc, #32]	@ (80136a8 <HAL_FLASHEx_Erase+0xd8>)
 8013688:	2102      	movs	r1, #2
 801368a:	438a      	bics	r2, r1
 801368c:	615a      	str	r2, [r3, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 801368e:	4b05      	ldr	r3, [pc, #20]	@ (80136a4 <HAL_FLASHEx_Erase+0xd4>)
 8013690:	2200      	movs	r2, #0
 8013692:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8013694:	230f      	movs	r3, #15
 8013696:	18fb      	adds	r3, r7, r3
 8013698:	781b      	ldrb	r3, [r3, #0]
}
 801369a:	0018      	movs	r0, r3
 801369c:	46bd      	mov	sp, r7
 801369e:	b004      	add	sp, #16
 80136a0:	bdb0      	pop	{r4, r5, r7, pc}
 80136a2:	46c0      	nop			@ (mov r8, r8)
 80136a4:	20003b54 	.word	0x20003b54
 80136a8:	40022000 	.word	0x40022000

080136ac <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 80136ac:	b580      	push	{r7, lr}
 80136ae:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
  SET_BIT(FLASH->CR, (FLASH_CR_STRT | FLASH_CR_MER1));
 80136b0:	4b04      	ldr	r3, [pc, #16]	@ (80136c4 <FLASH_MassErase+0x18>)
 80136b2:	695a      	ldr	r2, [r3, #20]
 80136b4:	4b03      	ldr	r3, [pc, #12]	@ (80136c4 <FLASH_MassErase+0x18>)
 80136b6:	4904      	ldr	r1, [pc, #16]	@ (80136c8 <FLASH_MassErase+0x1c>)
 80136b8:	430a      	orrs	r2, r1
 80136ba:	615a      	str	r2, [r3, #20]
}
 80136bc:	46c0      	nop			@ (mov r8, r8)
 80136be:	46bd      	mov	sp, r7
 80136c0:	bd80      	pop	{r7, pc}
 80136c2:	46c0      	nop			@ (mov r8, r8)
 80136c4:	40022000 	.word	0x40022000
 80136c8:	00010004 	.word	0x00010004

080136cc <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 80136cc:	b580      	push	{r7, lr}
 80136ce:	b084      	sub	sp, #16
 80136d0:	af00      	add	r7, sp, #0
 80136d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(FLASH_BANK_1));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 80136d4:	4b08      	ldr	r3, [pc, #32]	@ (80136f8 <FLASH_PageErase+0x2c>)
 80136d6:	695b      	ldr	r3, [r3, #20]
 80136d8:	4a08      	ldr	r2, [pc, #32]	@ (80136fc <FLASH_PageErase+0x30>)
 80136da:	4013      	ands	r3, r2
 80136dc:	60fb      	str	r3, [r7, #12]

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 80136de:	687b      	ldr	r3, [r7, #4]
 80136e0:	00da      	lsls	r2, r3, #3
 80136e2:	68fb      	ldr	r3, [r7, #12]
 80136e4:	431a      	orrs	r2, r3
 80136e6:	4b04      	ldr	r3, [pc, #16]	@ (80136f8 <FLASH_PageErase+0x2c>)
 80136e8:	4905      	ldr	r1, [pc, #20]	@ (8013700 <FLASH_PageErase+0x34>)
 80136ea:	430a      	orrs	r2, r1
 80136ec:	615a      	str	r2, [r3, #20]
}
 80136ee:	46c0      	nop			@ (mov r8, r8)
 80136f0:	46bd      	mov	sp, r7
 80136f2:	b004      	add	sp, #16
 80136f4:	bd80      	pop	{r7, pc}
 80136f6:	46c0      	nop			@ (mov r8, r8)
 80136f8:	40022000 	.word	0x40022000
 80136fc:	fffffc07 	.word	0xfffffc07
 8013700:	00010002 	.word	0x00010002

08013704 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8013704:	b580      	push	{r7, lr}
 8013706:	b086      	sub	sp, #24
 8013708:	af00      	add	r7, sp, #0
 801370a:	6078      	str	r0, [r7, #4]
 801370c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 801370e:	2300      	movs	r3, #0
 8013710:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8013712:	e153      	b.n	80139bc <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8013714:	683b      	ldr	r3, [r7, #0]
 8013716:	681b      	ldr	r3, [r3, #0]
 8013718:	2101      	movs	r1, #1
 801371a:	697a      	ldr	r2, [r7, #20]
 801371c:	4091      	lsls	r1, r2
 801371e:	000a      	movs	r2, r1
 8013720:	4013      	ands	r3, r2
 8013722:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8013724:	68fb      	ldr	r3, [r7, #12]
 8013726:	2b00      	cmp	r3, #0
 8013728:	d100      	bne.n	801372c <HAL_GPIO_Init+0x28>
 801372a:	e144      	b.n	80139b6 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 801372c:	683b      	ldr	r3, [r7, #0]
 801372e:	685b      	ldr	r3, [r3, #4]
 8013730:	2203      	movs	r2, #3
 8013732:	4013      	ands	r3, r2
 8013734:	2b01      	cmp	r3, #1
 8013736:	d005      	beq.n	8013744 <HAL_GPIO_Init+0x40>
 8013738:	683b      	ldr	r3, [r7, #0]
 801373a:	685b      	ldr	r3, [r3, #4]
 801373c:	2203      	movs	r2, #3
 801373e:	4013      	ands	r3, r2
 8013740:	2b02      	cmp	r3, #2
 8013742:	d130      	bne.n	80137a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8013744:	687b      	ldr	r3, [r7, #4]
 8013746:	689b      	ldr	r3, [r3, #8]
 8013748:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 801374a:	697b      	ldr	r3, [r7, #20]
 801374c:	005b      	lsls	r3, r3, #1
 801374e:	2203      	movs	r2, #3
 8013750:	409a      	lsls	r2, r3
 8013752:	0013      	movs	r3, r2
 8013754:	43da      	mvns	r2, r3
 8013756:	693b      	ldr	r3, [r7, #16]
 8013758:	4013      	ands	r3, r2
 801375a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 801375c:	683b      	ldr	r3, [r7, #0]
 801375e:	68da      	ldr	r2, [r3, #12]
 8013760:	697b      	ldr	r3, [r7, #20]
 8013762:	005b      	lsls	r3, r3, #1
 8013764:	409a      	lsls	r2, r3
 8013766:	0013      	movs	r3, r2
 8013768:	693a      	ldr	r2, [r7, #16]
 801376a:	4313      	orrs	r3, r2
 801376c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 801376e:	687b      	ldr	r3, [r7, #4]
 8013770:	693a      	ldr	r2, [r7, #16]
 8013772:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	685b      	ldr	r3, [r3, #4]
 8013778:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 801377a:	2201      	movs	r2, #1
 801377c:	697b      	ldr	r3, [r7, #20]
 801377e:	409a      	lsls	r2, r3
 8013780:	0013      	movs	r3, r2
 8013782:	43da      	mvns	r2, r3
 8013784:	693b      	ldr	r3, [r7, #16]
 8013786:	4013      	ands	r3, r2
 8013788:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_POS) << position);
 801378a:	683b      	ldr	r3, [r7, #0]
 801378c:	685b      	ldr	r3, [r3, #4]
 801378e:	091b      	lsrs	r3, r3, #4
 8013790:	2201      	movs	r2, #1
 8013792:	401a      	ands	r2, r3
 8013794:	697b      	ldr	r3, [r7, #20]
 8013796:	409a      	lsls	r2, r3
 8013798:	0013      	movs	r3, r2
 801379a:	693a      	ldr	r2, [r7, #16]
 801379c:	4313      	orrs	r3, r2
 801379e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80137a0:	687b      	ldr	r3, [r7, #4]
 80137a2:	693a      	ldr	r2, [r7, #16]
 80137a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80137a6:	683b      	ldr	r3, [r7, #0]
 80137a8:	685b      	ldr	r3, [r3, #4]
 80137aa:	2203      	movs	r2, #3
 80137ac:	4013      	ands	r3, r2
 80137ae:	2b03      	cmp	r3, #3
 80137b0:	d017      	beq.n	80137e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80137b2:	687b      	ldr	r3, [r7, #4]
 80137b4:	68db      	ldr	r3, [r3, #12]
 80137b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80137b8:	697b      	ldr	r3, [r7, #20]
 80137ba:	005b      	lsls	r3, r3, #1
 80137bc:	2203      	movs	r2, #3
 80137be:	409a      	lsls	r2, r3
 80137c0:	0013      	movs	r3, r2
 80137c2:	43da      	mvns	r2, r3
 80137c4:	693b      	ldr	r3, [r7, #16]
 80137c6:	4013      	ands	r3, r2
 80137c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80137ca:	683b      	ldr	r3, [r7, #0]
 80137cc:	689a      	ldr	r2, [r3, #8]
 80137ce:	697b      	ldr	r3, [r7, #20]
 80137d0:	005b      	lsls	r3, r3, #1
 80137d2:	409a      	lsls	r2, r3
 80137d4:	0013      	movs	r3, r2
 80137d6:	693a      	ldr	r2, [r7, #16]
 80137d8:	4313      	orrs	r3, r2
 80137da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80137dc:	687b      	ldr	r3, [r7, #4]
 80137de:	693a      	ldr	r2, [r7, #16]
 80137e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80137e2:	683b      	ldr	r3, [r7, #0]
 80137e4:	685b      	ldr	r3, [r3, #4]
 80137e6:	2203      	movs	r2, #3
 80137e8:	4013      	ands	r3, r2
 80137ea:	2b02      	cmp	r3, #2
 80137ec:	d123      	bne.n	8013836 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80137ee:	697b      	ldr	r3, [r7, #20]
 80137f0:	08da      	lsrs	r2, r3, #3
 80137f2:	687b      	ldr	r3, [r7, #4]
 80137f4:	3208      	adds	r2, #8
 80137f6:	0092      	lsls	r2, r2, #2
 80137f8:	58d3      	ldr	r3, [r2, r3]
 80137fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 80137fc:	697b      	ldr	r3, [r7, #20]
 80137fe:	2207      	movs	r2, #7
 8013800:	4013      	ands	r3, r2
 8013802:	009b      	lsls	r3, r3, #2
 8013804:	220f      	movs	r2, #15
 8013806:	409a      	lsls	r2, r3
 8013808:	0013      	movs	r3, r2
 801380a:	43da      	mvns	r2, r3
 801380c:	693b      	ldr	r3, [r7, #16]
 801380e:	4013      	ands	r3, r2
 8013810:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8013812:	683b      	ldr	r3, [r7, #0]
 8013814:	691a      	ldr	r2, [r3, #16]
 8013816:	697b      	ldr	r3, [r7, #20]
 8013818:	2107      	movs	r1, #7
 801381a:	400b      	ands	r3, r1
 801381c:	009b      	lsls	r3, r3, #2
 801381e:	409a      	lsls	r2, r3
 8013820:	0013      	movs	r3, r2
 8013822:	693a      	ldr	r2, [r7, #16]
 8013824:	4313      	orrs	r3, r2
 8013826:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8013828:	697b      	ldr	r3, [r7, #20]
 801382a:	08da      	lsrs	r2, r3, #3
 801382c:	687b      	ldr	r3, [r7, #4]
 801382e:	3208      	adds	r2, #8
 8013830:	0092      	lsls	r2, r2, #2
 8013832:	6939      	ldr	r1, [r7, #16]
 8013834:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	681b      	ldr	r3, [r3, #0]
 801383a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 801383c:	697b      	ldr	r3, [r7, #20]
 801383e:	005b      	lsls	r3, r3, #1
 8013840:	2203      	movs	r2, #3
 8013842:	409a      	lsls	r2, r3
 8013844:	0013      	movs	r3, r2
 8013846:	43da      	mvns	r2, r3
 8013848:	693b      	ldr	r3, [r7, #16]
 801384a:	4013      	ands	r3, r2
 801384c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 801384e:	683b      	ldr	r3, [r7, #0]
 8013850:	685b      	ldr	r3, [r3, #4]
 8013852:	2203      	movs	r2, #3
 8013854:	401a      	ands	r2, r3
 8013856:	697b      	ldr	r3, [r7, #20]
 8013858:	005b      	lsls	r3, r3, #1
 801385a:	409a      	lsls	r2, r3
 801385c:	0013      	movs	r3, r2
 801385e:	693a      	ldr	r2, [r7, #16]
 8013860:	4313      	orrs	r3, r2
 8013862:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8013864:	687b      	ldr	r3, [r7, #4]
 8013866:	693a      	ldr	r2, [r7, #16]
 8013868:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 801386a:	683b      	ldr	r3, [r7, #0]
 801386c:	685a      	ldr	r2, [r3, #4]
 801386e:	23c0      	movs	r3, #192	@ 0xc0
 8013870:	029b      	lsls	r3, r3, #10
 8013872:	4013      	ands	r3, r2
 8013874:	d100      	bne.n	8013878 <HAL_GPIO_Init+0x174>
 8013876:	e09e      	b.n	80139b6 <HAL_GPIO_Init+0x2b2>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8013878:	4a56      	ldr	r2, [pc, #344]	@ (80139d4 <HAL_GPIO_Init+0x2d0>)
 801387a:	697b      	ldr	r3, [r7, #20]
 801387c:	089b      	lsrs	r3, r3, #2
 801387e:	3318      	adds	r3, #24
 8013880:	009b      	lsls	r3, r3, #2
 8013882:	589b      	ldr	r3, [r3, r2]
 8013884:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8013886:	697b      	ldr	r3, [r7, #20]
 8013888:	2203      	movs	r2, #3
 801388a:	4013      	ands	r3, r2
 801388c:	00db      	lsls	r3, r3, #3
 801388e:	220f      	movs	r2, #15
 8013890:	409a      	lsls	r2, r3
 8013892:	0013      	movs	r3, r2
 8013894:	43da      	mvns	r2, r3
 8013896:	693b      	ldr	r3, [r7, #16]
 8013898:	4013      	ands	r3, r2
 801389a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 801389c:	687a      	ldr	r2, [r7, #4]
 801389e:	23a0      	movs	r3, #160	@ 0xa0
 80138a0:	05db      	lsls	r3, r3, #23
 80138a2:	429a      	cmp	r2, r3
 80138a4:	d01f      	beq.n	80138e6 <HAL_GPIO_Init+0x1e2>
 80138a6:	687b      	ldr	r3, [r7, #4]
 80138a8:	4a4b      	ldr	r2, [pc, #300]	@ (80139d8 <HAL_GPIO_Init+0x2d4>)
 80138aa:	4293      	cmp	r3, r2
 80138ac:	d019      	beq.n	80138e2 <HAL_GPIO_Init+0x1de>
 80138ae:	687b      	ldr	r3, [r7, #4]
 80138b0:	4a4a      	ldr	r2, [pc, #296]	@ (80139dc <HAL_GPIO_Init+0x2d8>)
 80138b2:	4293      	cmp	r3, r2
 80138b4:	d013      	beq.n	80138de <HAL_GPIO_Init+0x1da>
 80138b6:	687b      	ldr	r3, [r7, #4]
 80138b8:	4a49      	ldr	r2, [pc, #292]	@ (80139e0 <HAL_GPIO_Init+0x2dc>)
 80138ba:	4293      	cmp	r3, r2
 80138bc:	d00d      	beq.n	80138da <HAL_GPIO_Init+0x1d6>
 80138be:	687b      	ldr	r3, [r7, #4]
 80138c0:	4a48      	ldr	r2, [pc, #288]	@ (80139e4 <HAL_GPIO_Init+0x2e0>)
 80138c2:	4293      	cmp	r3, r2
 80138c4:	d007      	beq.n	80138d6 <HAL_GPIO_Init+0x1d2>
 80138c6:	687b      	ldr	r3, [r7, #4]
 80138c8:	4a47      	ldr	r2, [pc, #284]	@ (80139e8 <HAL_GPIO_Init+0x2e4>)
 80138ca:	4293      	cmp	r3, r2
 80138cc:	d101      	bne.n	80138d2 <HAL_GPIO_Init+0x1ce>
 80138ce:	2305      	movs	r3, #5
 80138d0:	e00a      	b.n	80138e8 <HAL_GPIO_Init+0x1e4>
 80138d2:	2306      	movs	r3, #6
 80138d4:	e008      	b.n	80138e8 <HAL_GPIO_Init+0x1e4>
 80138d6:	2304      	movs	r3, #4
 80138d8:	e006      	b.n	80138e8 <HAL_GPIO_Init+0x1e4>
 80138da:	2303      	movs	r3, #3
 80138dc:	e004      	b.n	80138e8 <HAL_GPIO_Init+0x1e4>
 80138de:	2302      	movs	r3, #2
 80138e0:	e002      	b.n	80138e8 <HAL_GPIO_Init+0x1e4>
 80138e2:	2301      	movs	r3, #1
 80138e4:	e000      	b.n	80138e8 <HAL_GPIO_Init+0x1e4>
 80138e6:	2300      	movs	r3, #0
 80138e8:	697a      	ldr	r2, [r7, #20]
 80138ea:	2103      	movs	r1, #3
 80138ec:	400a      	ands	r2, r1
 80138ee:	00d2      	lsls	r2, r2, #3
 80138f0:	4093      	lsls	r3, r2
 80138f2:	693a      	ldr	r2, [r7, #16]
 80138f4:	4313      	orrs	r3, r2
 80138f6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80138f8:	4936      	ldr	r1, [pc, #216]	@ (80139d4 <HAL_GPIO_Init+0x2d0>)
 80138fa:	697b      	ldr	r3, [r7, #20]
 80138fc:	089b      	lsrs	r3, r3, #2
 80138fe:	3318      	adds	r3, #24
 8013900:	009b      	lsls	r3, r3, #2
 8013902:	693a      	ldr	r2, [r7, #16]
 8013904:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8013906:	4b33      	ldr	r3, [pc, #204]	@ (80139d4 <HAL_GPIO_Init+0x2d0>)
 8013908:	681b      	ldr	r3, [r3, #0]
 801390a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 801390c:	68fb      	ldr	r3, [r7, #12]
 801390e:	43da      	mvns	r2, r3
 8013910:	693b      	ldr	r3, [r7, #16]
 8013912:	4013      	ands	r3, r2
 8013914:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8013916:	683b      	ldr	r3, [r7, #0]
 8013918:	685a      	ldr	r2, [r3, #4]
 801391a:	2380      	movs	r3, #128	@ 0x80
 801391c:	035b      	lsls	r3, r3, #13
 801391e:	4013      	ands	r3, r2
 8013920:	d003      	beq.n	801392a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8013922:	693a      	ldr	r2, [r7, #16]
 8013924:	68fb      	ldr	r3, [r7, #12]
 8013926:	4313      	orrs	r3, r2
 8013928:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 801392a:	4b2a      	ldr	r3, [pc, #168]	@ (80139d4 <HAL_GPIO_Init+0x2d0>)
 801392c:	693a      	ldr	r2, [r7, #16]
 801392e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8013930:	4b28      	ldr	r3, [pc, #160]	@ (80139d4 <HAL_GPIO_Init+0x2d0>)
 8013932:	685b      	ldr	r3, [r3, #4]
 8013934:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8013936:	68fb      	ldr	r3, [r7, #12]
 8013938:	43da      	mvns	r2, r3
 801393a:	693b      	ldr	r3, [r7, #16]
 801393c:	4013      	ands	r3, r2
 801393e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8013940:	683b      	ldr	r3, [r7, #0]
 8013942:	685a      	ldr	r2, [r3, #4]
 8013944:	2380      	movs	r3, #128	@ 0x80
 8013946:	039b      	lsls	r3, r3, #14
 8013948:	4013      	ands	r3, r2
 801394a:	d003      	beq.n	8013954 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 801394c:	693a      	ldr	r2, [r7, #16]
 801394e:	68fb      	ldr	r3, [r7, #12]
 8013950:	4313      	orrs	r3, r2
 8013952:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8013954:	4b1f      	ldr	r3, [pc, #124]	@ (80139d4 <HAL_GPIO_Init+0x2d0>)
 8013956:	693a      	ldr	r2, [r7, #16]
 8013958:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 801395a:	4a1e      	ldr	r2, [pc, #120]	@ (80139d4 <HAL_GPIO_Init+0x2d0>)
 801395c:	2384      	movs	r3, #132	@ 0x84
 801395e:	58d3      	ldr	r3, [r2, r3]
 8013960:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8013962:	68fb      	ldr	r3, [r7, #12]
 8013964:	43da      	mvns	r2, r3
 8013966:	693b      	ldr	r3, [r7, #16]
 8013968:	4013      	ands	r3, r2
 801396a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 801396c:	683b      	ldr	r3, [r7, #0]
 801396e:	685a      	ldr	r2, [r3, #4]
 8013970:	2380      	movs	r3, #128	@ 0x80
 8013972:	029b      	lsls	r3, r3, #10
 8013974:	4013      	ands	r3, r2
 8013976:	d003      	beq.n	8013980 <HAL_GPIO_Init+0x27c>
        {
          temp |= iocurrent;
 8013978:	693a      	ldr	r2, [r7, #16]
 801397a:	68fb      	ldr	r3, [r7, #12]
 801397c:	4313      	orrs	r3, r2
 801397e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8013980:	4914      	ldr	r1, [pc, #80]	@ (80139d4 <HAL_GPIO_Init+0x2d0>)
 8013982:	2284      	movs	r2, #132	@ 0x84
 8013984:	693b      	ldr	r3, [r7, #16]
 8013986:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8013988:	4a12      	ldr	r2, [pc, #72]	@ (80139d4 <HAL_GPIO_Init+0x2d0>)
 801398a:	2380      	movs	r3, #128	@ 0x80
 801398c:	58d3      	ldr	r3, [r2, r3]
 801398e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8013990:	68fb      	ldr	r3, [r7, #12]
 8013992:	43da      	mvns	r2, r3
 8013994:	693b      	ldr	r3, [r7, #16]
 8013996:	4013      	ands	r3, r2
 8013998:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 801399a:	683b      	ldr	r3, [r7, #0]
 801399c:	685a      	ldr	r2, [r3, #4]
 801399e:	2380      	movs	r3, #128	@ 0x80
 80139a0:	025b      	lsls	r3, r3, #9
 80139a2:	4013      	ands	r3, r2
 80139a4:	d003      	beq.n	80139ae <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 80139a6:	693a      	ldr	r2, [r7, #16]
 80139a8:	68fb      	ldr	r3, [r7, #12]
 80139aa:	4313      	orrs	r3, r2
 80139ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80139ae:	4909      	ldr	r1, [pc, #36]	@ (80139d4 <HAL_GPIO_Init+0x2d0>)
 80139b0:	2280      	movs	r2, #128	@ 0x80
 80139b2:	693b      	ldr	r3, [r7, #16]
 80139b4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80139b6:	697b      	ldr	r3, [r7, #20]
 80139b8:	3301      	adds	r3, #1
 80139ba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80139bc:	683b      	ldr	r3, [r7, #0]
 80139be:	681a      	ldr	r2, [r3, #0]
 80139c0:	697b      	ldr	r3, [r7, #20]
 80139c2:	40da      	lsrs	r2, r3
 80139c4:	1e13      	subs	r3, r2, #0
 80139c6:	d000      	beq.n	80139ca <HAL_GPIO_Init+0x2c6>
 80139c8:	e6a4      	b.n	8013714 <HAL_GPIO_Init+0x10>
  }
}
 80139ca:	46c0      	nop			@ (mov r8, r8)
 80139cc:	46c0      	nop			@ (mov r8, r8)
 80139ce:	46bd      	mov	sp, r7
 80139d0:	b006      	add	sp, #24
 80139d2:	bd80      	pop	{r7, pc}
 80139d4:	40021800 	.word	0x40021800
 80139d8:	50000400 	.word	0x50000400
 80139dc:	50000800 	.word	0x50000800
 80139e0:	50000c00 	.word	0x50000c00
 80139e4:	50001000 	.word	0x50001000
 80139e8:	50001400 	.word	0x50001400

080139ec <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80139ec:	b580      	push	{r7, lr}
 80139ee:	b086      	sub	sp, #24
 80139f0:	af00      	add	r7, sp, #0
 80139f2:	6078      	str	r0, [r7, #4]
 80139f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80139f6:	2300      	movs	r3, #0
 80139f8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80139fa:	e0c0      	b.n	8013b7e <HAL_GPIO_DeInit+0x192>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80139fc:	2201      	movs	r2, #1
 80139fe:	697b      	ldr	r3, [r7, #20]
 8013a00:	409a      	lsls	r2, r3
 8013a02:	683b      	ldr	r3, [r7, #0]
 8013a04:	4013      	ands	r3, r2
 8013a06:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8013a08:	693b      	ldr	r3, [r7, #16]
 8013a0a:	2b00      	cmp	r3, #0
 8013a0c:	d100      	bne.n	8013a10 <HAL_GPIO_DeInit+0x24>
 8013a0e:	e0b3      	b.n	8013b78 <HAL_GPIO_DeInit+0x18c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 8013a10:	4a60      	ldr	r2, [pc, #384]	@ (8013b94 <HAL_GPIO_DeInit+0x1a8>)
 8013a12:	697b      	ldr	r3, [r7, #20]
 8013a14:	089b      	lsrs	r3, r3, #2
 8013a16:	3318      	adds	r3, #24
 8013a18:	009b      	lsls	r3, r3, #2
 8013a1a:	589b      	ldr	r3, [r3, r2]
 8013a1c:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8013a1e:	697b      	ldr	r3, [r7, #20]
 8013a20:	2203      	movs	r2, #3
 8013a22:	4013      	ands	r3, r2
 8013a24:	00db      	lsls	r3, r3, #3
 8013a26:	220f      	movs	r2, #15
 8013a28:	409a      	lsls	r2, r3
 8013a2a:	68fb      	ldr	r3, [r7, #12]
 8013a2c:	4013      	ands	r3, r2
 8013a2e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u))))
 8013a30:	687a      	ldr	r2, [r7, #4]
 8013a32:	23a0      	movs	r3, #160	@ 0xa0
 8013a34:	05db      	lsls	r3, r3, #23
 8013a36:	429a      	cmp	r2, r3
 8013a38:	d01f      	beq.n	8013a7a <HAL_GPIO_DeInit+0x8e>
 8013a3a:	687b      	ldr	r3, [r7, #4]
 8013a3c:	4a56      	ldr	r2, [pc, #344]	@ (8013b98 <HAL_GPIO_DeInit+0x1ac>)
 8013a3e:	4293      	cmp	r3, r2
 8013a40:	d019      	beq.n	8013a76 <HAL_GPIO_DeInit+0x8a>
 8013a42:	687b      	ldr	r3, [r7, #4]
 8013a44:	4a55      	ldr	r2, [pc, #340]	@ (8013b9c <HAL_GPIO_DeInit+0x1b0>)
 8013a46:	4293      	cmp	r3, r2
 8013a48:	d013      	beq.n	8013a72 <HAL_GPIO_DeInit+0x86>
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	4a54      	ldr	r2, [pc, #336]	@ (8013ba0 <HAL_GPIO_DeInit+0x1b4>)
 8013a4e:	4293      	cmp	r3, r2
 8013a50:	d00d      	beq.n	8013a6e <HAL_GPIO_DeInit+0x82>
 8013a52:	687b      	ldr	r3, [r7, #4]
 8013a54:	4a53      	ldr	r2, [pc, #332]	@ (8013ba4 <HAL_GPIO_DeInit+0x1b8>)
 8013a56:	4293      	cmp	r3, r2
 8013a58:	d007      	beq.n	8013a6a <HAL_GPIO_DeInit+0x7e>
 8013a5a:	687b      	ldr	r3, [r7, #4]
 8013a5c:	4a52      	ldr	r2, [pc, #328]	@ (8013ba8 <HAL_GPIO_DeInit+0x1bc>)
 8013a5e:	4293      	cmp	r3, r2
 8013a60:	d101      	bne.n	8013a66 <HAL_GPIO_DeInit+0x7a>
 8013a62:	2305      	movs	r3, #5
 8013a64:	e00a      	b.n	8013a7c <HAL_GPIO_DeInit+0x90>
 8013a66:	2306      	movs	r3, #6
 8013a68:	e008      	b.n	8013a7c <HAL_GPIO_DeInit+0x90>
 8013a6a:	2304      	movs	r3, #4
 8013a6c:	e006      	b.n	8013a7c <HAL_GPIO_DeInit+0x90>
 8013a6e:	2303      	movs	r3, #3
 8013a70:	e004      	b.n	8013a7c <HAL_GPIO_DeInit+0x90>
 8013a72:	2302      	movs	r3, #2
 8013a74:	e002      	b.n	8013a7c <HAL_GPIO_DeInit+0x90>
 8013a76:	2301      	movs	r3, #1
 8013a78:	e000      	b.n	8013a7c <HAL_GPIO_DeInit+0x90>
 8013a7a:	2300      	movs	r3, #0
 8013a7c:	697a      	ldr	r2, [r7, #20]
 8013a7e:	2103      	movs	r1, #3
 8013a80:	400a      	ands	r2, r1
 8013a82:	00d2      	lsls	r2, r2, #3
 8013a84:	4093      	lsls	r3, r2
 8013a86:	68fa      	ldr	r2, [r7, #12]
 8013a88:	429a      	cmp	r2, r3
 8013a8a:	d136      	bne.n	8013afa <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8013a8c:	4a41      	ldr	r2, [pc, #260]	@ (8013b94 <HAL_GPIO_DeInit+0x1a8>)
 8013a8e:	2380      	movs	r3, #128	@ 0x80
 8013a90:	58d3      	ldr	r3, [r2, r3]
 8013a92:	693a      	ldr	r2, [r7, #16]
 8013a94:	43d2      	mvns	r2, r2
 8013a96:	493f      	ldr	r1, [pc, #252]	@ (8013b94 <HAL_GPIO_DeInit+0x1a8>)
 8013a98:	4013      	ands	r3, r2
 8013a9a:	2280      	movs	r2, #128	@ 0x80
 8013a9c:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 8013a9e:	4a3d      	ldr	r2, [pc, #244]	@ (8013b94 <HAL_GPIO_DeInit+0x1a8>)
 8013aa0:	2384      	movs	r3, #132	@ 0x84
 8013aa2:	58d3      	ldr	r3, [r2, r3]
 8013aa4:	693a      	ldr	r2, [r7, #16]
 8013aa6:	43d2      	mvns	r2, r2
 8013aa8:	493a      	ldr	r1, [pc, #232]	@ (8013b94 <HAL_GPIO_DeInit+0x1a8>)
 8013aaa:	4013      	ands	r3, r2
 8013aac:	2284      	movs	r2, #132	@ 0x84
 8013aae:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8013ab0:	4b38      	ldr	r3, [pc, #224]	@ (8013b94 <HAL_GPIO_DeInit+0x1a8>)
 8013ab2:	685a      	ldr	r2, [r3, #4]
 8013ab4:	693b      	ldr	r3, [r7, #16]
 8013ab6:	43d9      	mvns	r1, r3
 8013ab8:	4b36      	ldr	r3, [pc, #216]	@ (8013b94 <HAL_GPIO_DeInit+0x1a8>)
 8013aba:	400a      	ands	r2, r1
 8013abc:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8013abe:	4b35      	ldr	r3, [pc, #212]	@ (8013b94 <HAL_GPIO_DeInit+0x1a8>)
 8013ac0:	681a      	ldr	r2, [r3, #0]
 8013ac2:	693b      	ldr	r3, [r7, #16]
 8013ac4:	43d9      	mvns	r1, r3
 8013ac6:	4b33      	ldr	r3, [pc, #204]	@ (8013b94 <HAL_GPIO_DeInit+0x1a8>)
 8013ac8:	400a      	ands	r2, r1
 8013aca:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u));
 8013acc:	697b      	ldr	r3, [r7, #20]
 8013ace:	2203      	movs	r2, #3
 8013ad0:	4013      	ands	r3, r2
 8013ad2:	00db      	lsls	r3, r3, #3
 8013ad4:	220f      	movs	r2, #15
 8013ad6:	409a      	lsls	r2, r3
 8013ad8:	0013      	movs	r3, r2
 8013ada:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 8013adc:	4a2d      	ldr	r2, [pc, #180]	@ (8013b94 <HAL_GPIO_DeInit+0x1a8>)
 8013ade:	697b      	ldr	r3, [r7, #20]
 8013ae0:	089b      	lsrs	r3, r3, #2
 8013ae2:	3318      	adds	r3, #24
 8013ae4:	009b      	lsls	r3, r3, #2
 8013ae6:	589a      	ldr	r2, [r3, r2]
 8013ae8:	68fb      	ldr	r3, [r7, #12]
 8013aea:	43d9      	mvns	r1, r3
 8013aec:	4829      	ldr	r0, [pc, #164]	@ (8013b94 <HAL_GPIO_DeInit+0x1a8>)
 8013aee:	697b      	ldr	r3, [r7, #20]
 8013af0:	089b      	lsrs	r3, r3, #2
 8013af2:	400a      	ands	r2, r1
 8013af4:	3318      	adds	r3, #24
 8013af6:	009b      	lsls	r3, r3, #2
 8013af8:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8013afa:	687b      	ldr	r3, [r7, #4]
 8013afc:	681a      	ldr	r2, [r3, #0]
 8013afe:	697b      	ldr	r3, [r7, #20]
 8013b00:	005b      	lsls	r3, r3, #1
 8013b02:	2103      	movs	r1, #3
 8013b04:	4099      	lsls	r1, r3
 8013b06:	000b      	movs	r3, r1
 8013b08:	431a      	orrs	r2, r3
 8013b0a:	687b      	ldr	r3, [r7, #4]
 8013b0c:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos)) ;
 8013b0e:	697b      	ldr	r3, [r7, #20]
 8013b10:	08da      	lsrs	r2, r3, #3
 8013b12:	687b      	ldr	r3, [r7, #4]
 8013b14:	3208      	adds	r2, #8
 8013b16:	0092      	lsls	r2, r2, #2
 8013b18:	58d3      	ldr	r3, [r2, r3]
 8013b1a:	697a      	ldr	r2, [r7, #20]
 8013b1c:	2107      	movs	r1, #7
 8013b1e:	400a      	ands	r2, r1
 8013b20:	0092      	lsls	r2, r2, #2
 8013b22:	210f      	movs	r1, #15
 8013b24:	4091      	lsls	r1, r2
 8013b26:	000a      	movs	r2, r1
 8013b28:	43d1      	mvns	r1, r2
 8013b2a:	697a      	ldr	r2, [r7, #20]
 8013b2c:	08d2      	lsrs	r2, r2, #3
 8013b2e:	4019      	ands	r1, r3
 8013b30:	687b      	ldr	r3, [r7, #4]
 8013b32:	3208      	adds	r2, #8
 8013b34:	0092      	lsls	r2, r2, #2
 8013b36:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8013b38:	687b      	ldr	r3, [r7, #4]
 8013b3a:	689b      	ldr	r3, [r3, #8]
 8013b3c:	697a      	ldr	r2, [r7, #20]
 8013b3e:	0052      	lsls	r2, r2, #1
 8013b40:	2103      	movs	r1, #3
 8013b42:	4091      	lsls	r1, r2
 8013b44:	000a      	movs	r2, r1
 8013b46:	43d2      	mvns	r2, r2
 8013b48:	401a      	ands	r2, r3
 8013b4a:	687b      	ldr	r3, [r7, #4]
 8013b4c:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8013b4e:	687b      	ldr	r3, [r7, #4]
 8013b50:	685b      	ldr	r3, [r3, #4]
 8013b52:	2101      	movs	r1, #1
 8013b54:	697a      	ldr	r2, [r7, #20]
 8013b56:	4091      	lsls	r1, r2
 8013b58:	000a      	movs	r2, r1
 8013b5a:	43d2      	mvns	r2, r2
 8013b5c:	401a      	ands	r2, r3
 8013b5e:	687b      	ldr	r3, [r7, #4]
 8013b60:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8013b62:	687b      	ldr	r3, [r7, #4]
 8013b64:	68db      	ldr	r3, [r3, #12]
 8013b66:	697a      	ldr	r2, [r7, #20]
 8013b68:	0052      	lsls	r2, r2, #1
 8013b6a:	2103      	movs	r1, #3
 8013b6c:	4091      	lsls	r1, r2
 8013b6e:	000a      	movs	r2, r1
 8013b70:	43d2      	mvns	r2, r2
 8013b72:	401a      	ands	r2, r3
 8013b74:	687b      	ldr	r3, [r7, #4]
 8013b76:	60da      	str	r2, [r3, #12]
    }

    position++;
 8013b78:	697b      	ldr	r3, [r7, #20]
 8013b7a:	3301      	adds	r3, #1
 8013b7c:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8013b7e:	683a      	ldr	r2, [r7, #0]
 8013b80:	697b      	ldr	r3, [r7, #20]
 8013b82:	40da      	lsrs	r2, r3
 8013b84:	1e13      	subs	r3, r2, #0
 8013b86:	d000      	beq.n	8013b8a <HAL_GPIO_DeInit+0x19e>
 8013b88:	e738      	b.n	80139fc <HAL_GPIO_DeInit+0x10>
  }
}
 8013b8a:	46c0      	nop			@ (mov r8, r8)
 8013b8c:	46c0      	nop			@ (mov r8, r8)
 8013b8e:	46bd      	mov	sp, r7
 8013b90:	b006      	add	sp, #24
 8013b92:	bd80      	pop	{r7, pc}
 8013b94:	40021800 	.word	0x40021800
 8013b98:	50000400 	.word	0x50000400
 8013b9c:	50000800 	.word	0x50000800
 8013ba0:	50000c00 	.word	0x50000c00
 8013ba4:	50001000 	.word	0x50001000
 8013ba8:	50001400 	.word	0x50001400

08013bac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8013bac:	b580      	push	{r7, lr}
 8013bae:	b084      	sub	sp, #16
 8013bb0:	af00      	add	r7, sp, #0
 8013bb2:	6078      	str	r0, [r7, #4]
 8013bb4:	000a      	movs	r2, r1
 8013bb6:	1cbb      	adds	r3, r7, #2
 8013bb8:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8013bba:	687b      	ldr	r3, [r7, #4]
 8013bbc:	691b      	ldr	r3, [r3, #16]
 8013bbe:	1cba      	adds	r2, r7, #2
 8013bc0:	8812      	ldrh	r2, [r2, #0]
 8013bc2:	4013      	ands	r3, r2
 8013bc4:	d004      	beq.n	8013bd0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8013bc6:	230f      	movs	r3, #15
 8013bc8:	18fb      	adds	r3, r7, r3
 8013bca:	2201      	movs	r2, #1
 8013bcc:	701a      	strb	r2, [r3, #0]
 8013bce:	e003      	b.n	8013bd8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8013bd0:	230f      	movs	r3, #15
 8013bd2:	18fb      	adds	r3, r7, r3
 8013bd4:	2200      	movs	r2, #0
 8013bd6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8013bd8:	230f      	movs	r3, #15
 8013bda:	18fb      	adds	r3, r7, r3
 8013bdc:	781b      	ldrb	r3, [r3, #0]
}
 8013bde:	0018      	movs	r0, r3
 8013be0:	46bd      	mov	sp, r7
 8013be2:	b004      	add	sp, #16
 8013be4:	bd80      	pop	{r7, pc}

08013be6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8013be6:	b580      	push	{r7, lr}
 8013be8:	b082      	sub	sp, #8
 8013bea:	af00      	add	r7, sp, #0
 8013bec:	6078      	str	r0, [r7, #4]
 8013bee:	0008      	movs	r0, r1
 8013bf0:	0011      	movs	r1, r2
 8013bf2:	1cbb      	adds	r3, r7, #2
 8013bf4:	1c02      	adds	r2, r0, #0
 8013bf6:	801a      	strh	r2, [r3, #0]
 8013bf8:	1c7b      	adds	r3, r7, #1
 8013bfa:	1c0a      	adds	r2, r1, #0
 8013bfc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8013bfe:	1c7b      	adds	r3, r7, #1
 8013c00:	781b      	ldrb	r3, [r3, #0]
 8013c02:	2b00      	cmp	r3, #0
 8013c04:	d004      	beq.n	8013c10 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8013c06:	1cbb      	adds	r3, r7, #2
 8013c08:	881a      	ldrh	r2, [r3, #0]
 8013c0a:	687b      	ldr	r3, [r7, #4]
 8013c0c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8013c0e:	e003      	b.n	8013c18 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8013c10:	1cbb      	adds	r3, r7, #2
 8013c12:	881a      	ldrh	r2, [r3, #0]
 8013c14:	687b      	ldr	r3, [r7, #4]
 8013c16:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8013c18:	46c0      	nop			@ (mov r8, r8)
 8013c1a:	46bd      	mov	sp, r7
 8013c1c:	b002      	add	sp, #8
 8013c1e:	bd80      	pop	{r7, pc}

08013c20 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8013c20:	b580      	push	{r7, lr}
 8013c22:	b082      	sub	sp, #8
 8013c24:	af00      	add	r7, sp, #0
 8013c26:	0002      	movs	r2, r0
 8013c28:	1dbb      	adds	r3, r7, #6
 8013c2a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8013c2c:	4b10      	ldr	r3, [pc, #64]	@ (8013c70 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8013c2e:	68db      	ldr	r3, [r3, #12]
 8013c30:	1dba      	adds	r2, r7, #6
 8013c32:	8812      	ldrh	r2, [r2, #0]
 8013c34:	4013      	ands	r3, r2
 8013c36:	d008      	beq.n	8013c4a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8013c38:	4b0d      	ldr	r3, [pc, #52]	@ (8013c70 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8013c3a:	1dba      	adds	r2, r7, #6
 8013c3c:	8812      	ldrh	r2, [r2, #0]
 8013c3e:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8013c40:	1dbb      	adds	r3, r7, #6
 8013c42:	881b      	ldrh	r3, [r3, #0]
 8013c44:	0018      	movs	r0, r3
 8013c46:	f000 f815 	bl	8013c74 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8013c4a:	4b09      	ldr	r3, [pc, #36]	@ (8013c70 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8013c4c:	691b      	ldr	r3, [r3, #16]
 8013c4e:	1dba      	adds	r2, r7, #6
 8013c50:	8812      	ldrh	r2, [r2, #0]
 8013c52:	4013      	ands	r3, r2
 8013c54:	d008      	beq.n	8013c68 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8013c56:	4b06      	ldr	r3, [pc, #24]	@ (8013c70 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8013c58:	1dba      	adds	r2, r7, #6
 8013c5a:	8812      	ldrh	r2, [r2, #0]
 8013c5c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8013c5e:	1dbb      	adds	r3, r7, #6
 8013c60:	881b      	ldrh	r3, [r3, #0]
 8013c62:	0018      	movs	r0, r3
 8013c64:	f000 f810 	bl	8013c88 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8013c68:	46c0      	nop			@ (mov r8, r8)
 8013c6a:	46bd      	mov	sp, r7
 8013c6c:	b002      	add	sp, #8
 8013c6e:	bd80      	pop	{r7, pc}
 8013c70:	40021800 	.word	0x40021800

08013c74 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8013c74:	b580      	push	{r7, lr}
 8013c76:	b082      	sub	sp, #8
 8013c78:	af00      	add	r7, sp, #0
 8013c7a:	0002      	movs	r2, r0
 8013c7c:	1dbb      	adds	r3, r7, #6
 8013c7e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8013c80:	46c0      	nop			@ (mov r8, r8)
 8013c82:	46bd      	mov	sp, r7
 8013c84:	b002      	add	sp, #8
 8013c86:	bd80      	pop	{r7, pc}

08013c88 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8013c88:	b580      	push	{r7, lr}
 8013c8a:	b082      	sub	sp, #8
 8013c8c:	af00      	add	r7, sp, #0
 8013c8e:	0002      	movs	r2, r0
 8013c90:	1dbb      	adds	r3, r7, #6
 8013c92:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8013c94:	46c0      	nop			@ (mov r8, r8)
 8013c96:	46bd      	mov	sp, r7
 8013c98:	b002      	add	sp, #8
 8013c9a:	bd80      	pop	{r7, pc}

08013c9c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8013c9c:	b580      	push	{r7, lr}
 8013c9e:	b082      	sub	sp, #8
 8013ca0:	af00      	add	r7, sp, #0
 8013ca2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	2b00      	cmp	r3, #0
 8013ca8:	d101      	bne.n	8013cae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8013caa:	2301      	movs	r3, #1
 8013cac:	e08f      	b.n	8013dce <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8013cae:	687b      	ldr	r3, [r7, #4]
 8013cb0:	2241      	movs	r2, #65	@ 0x41
 8013cb2:	5c9b      	ldrb	r3, [r3, r2]
 8013cb4:	b2db      	uxtb	r3, r3
 8013cb6:	2b00      	cmp	r3, #0
 8013cb8:	d107      	bne.n	8013cca <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8013cba:	687b      	ldr	r3, [r7, #4]
 8013cbc:	2240      	movs	r2, #64	@ 0x40
 8013cbe:	2100      	movs	r1, #0
 8013cc0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8013cc2:	687b      	ldr	r3, [r7, #4]
 8013cc4:	0018      	movs	r0, r3
 8013cc6:	f7f1 f959 	bl	8004f7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8013cca:	687b      	ldr	r3, [r7, #4]
 8013ccc:	2241      	movs	r2, #65	@ 0x41
 8013cce:	2124      	movs	r1, #36	@ 0x24
 8013cd0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8013cd2:	687b      	ldr	r3, [r7, #4]
 8013cd4:	681b      	ldr	r3, [r3, #0]
 8013cd6:	681a      	ldr	r2, [r3, #0]
 8013cd8:	687b      	ldr	r3, [r7, #4]
 8013cda:	681b      	ldr	r3, [r3, #0]
 8013cdc:	2101      	movs	r1, #1
 8013cde:	438a      	bics	r2, r1
 8013ce0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8013ce2:	687b      	ldr	r3, [r7, #4]
 8013ce4:	685a      	ldr	r2, [r3, #4]
 8013ce6:	687b      	ldr	r3, [r7, #4]
 8013ce8:	681b      	ldr	r3, [r3, #0]
 8013cea:	493b      	ldr	r1, [pc, #236]	@ (8013dd8 <HAL_I2C_Init+0x13c>)
 8013cec:	400a      	ands	r2, r1
 8013cee:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8013cf0:	687b      	ldr	r3, [r7, #4]
 8013cf2:	681b      	ldr	r3, [r3, #0]
 8013cf4:	689a      	ldr	r2, [r3, #8]
 8013cf6:	687b      	ldr	r3, [r7, #4]
 8013cf8:	681b      	ldr	r3, [r3, #0]
 8013cfa:	4938      	ldr	r1, [pc, #224]	@ (8013ddc <HAL_I2C_Init+0x140>)
 8013cfc:	400a      	ands	r2, r1
 8013cfe:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8013d00:	687b      	ldr	r3, [r7, #4]
 8013d02:	68db      	ldr	r3, [r3, #12]
 8013d04:	2b01      	cmp	r3, #1
 8013d06:	d108      	bne.n	8013d1a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8013d08:	687b      	ldr	r3, [r7, #4]
 8013d0a:	689a      	ldr	r2, [r3, #8]
 8013d0c:	687b      	ldr	r3, [r7, #4]
 8013d0e:	681b      	ldr	r3, [r3, #0]
 8013d10:	2180      	movs	r1, #128	@ 0x80
 8013d12:	0209      	lsls	r1, r1, #8
 8013d14:	430a      	orrs	r2, r1
 8013d16:	609a      	str	r2, [r3, #8]
 8013d18:	e007      	b.n	8013d2a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8013d1a:	687b      	ldr	r3, [r7, #4]
 8013d1c:	689a      	ldr	r2, [r3, #8]
 8013d1e:	687b      	ldr	r3, [r7, #4]
 8013d20:	681b      	ldr	r3, [r3, #0]
 8013d22:	2184      	movs	r1, #132	@ 0x84
 8013d24:	0209      	lsls	r1, r1, #8
 8013d26:	430a      	orrs	r2, r1
 8013d28:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8013d2a:	687b      	ldr	r3, [r7, #4]
 8013d2c:	68db      	ldr	r3, [r3, #12]
 8013d2e:	2b02      	cmp	r3, #2
 8013d30:	d109      	bne.n	8013d46 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8013d32:	687b      	ldr	r3, [r7, #4]
 8013d34:	681b      	ldr	r3, [r3, #0]
 8013d36:	685a      	ldr	r2, [r3, #4]
 8013d38:	687b      	ldr	r3, [r7, #4]
 8013d3a:	681b      	ldr	r3, [r3, #0]
 8013d3c:	2180      	movs	r1, #128	@ 0x80
 8013d3e:	0109      	lsls	r1, r1, #4
 8013d40:	430a      	orrs	r2, r1
 8013d42:	605a      	str	r2, [r3, #4]
 8013d44:	e007      	b.n	8013d56 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8013d46:	687b      	ldr	r3, [r7, #4]
 8013d48:	681b      	ldr	r3, [r3, #0]
 8013d4a:	685a      	ldr	r2, [r3, #4]
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	681b      	ldr	r3, [r3, #0]
 8013d50:	4923      	ldr	r1, [pc, #140]	@ (8013de0 <HAL_I2C_Init+0x144>)
 8013d52:	400a      	ands	r2, r1
 8013d54:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8013d56:	687b      	ldr	r3, [r7, #4]
 8013d58:	681b      	ldr	r3, [r3, #0]
 8013d5a:	685a      	ldr	r2, [r3, #4]
 8013d5c:	687b      	ldr	r3, [r7, #4]
 8013d5e:	681b      	ldr	r3, [r3, #0]
 8013d60:	4920      	ldr	r1, [pc, #128]	@ (8013de4 <HAL_I2C_Init+0x148>)
 8013d62:	430a      	orrs	r2, r1
 8013d64:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8013d66:	687b      	ldr	r3, [r7, #4]
 8013d68:	681b      	ldr	r3, [r3, #0]
 8013d6a:	68da      	ldr	r2, [r3, #12]
 8013d6c:	687b      	ldr	r3, [r7, #4]
 8013d6e:	681b      	ldr	r3, [r3, #0]
 8013d70:	491a      	ldr	r1, [pc, #104]	@ (8013ddc <HAL_I2C_Init+0x140>)
 8013d72:	400a      	ands	r2, r1
 8013d74:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8013d76:	687b      	ldr	r3, [r7, #4]
 8013d78:	691a      	ldr	r2, [r3, #16]
 8013d7a:	687b      	ldr	r3, [r7, #4]
 8013d7c:	695b      	ldr	r3, [r3, #20]
 8013d7e:	431a      	orrs	r2, r3
 8013d80:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8013d82:	687b      	ldr	r3, [r7, #4]
 8013d84:	699b      	ldr	r3, [r3, #24]
 8013d86:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8013d88:	687b      	ldr	r3, [r7, #4]
 8013d8a:	681b      	ldr	r3, [r3, #0]
 8013d8c:	430a      	orrs	r2, r1
 8013d8e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8013d90:	687b      	ldr	r3, [r7, #4]
 8013d92:	69d9      	ldr	r1, [r3, #28]
 8013d94:	687b      	ldr	r3, [r7, #4]
 8013d96:	6a1a      	ldr	r2, [r3, #32]
 8013d98:	687b      	ldr	r3, [r7, #4]
 8013d9a:	681b      	ldr	r3, [r3, #0]
 8013d9c:	430a      	orrs	r2, r1
 8013d9e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8013da0:	687b      	ldr	r3, [r7, #4]
 8013da2:	681b      	ldr	r3, [r3, #0]
 8013da4:	681a      	ldr	r2, [r3, #0]
 8013da6:	687b      	ldr	r3, [r7, #4]
 8013da8:	681b      	ldr	r3, [r3, #0]
 8013daa:	2101      	movs	r1, #1
 8013dac:	430a      	orrs	r2, r1
 8013dae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8013db0:	687b      	ldr	r3, [r7, #4]
 8013db2:	2200      	movs	r2, #0
 8013db4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8013db6:	687b      	ldr	r3, [r7, #4]
 8013db8:	2241      	movs	r2, #65	@ 0x41
 8013dba:	2120      	movs	r1, #32
 8013dbc:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8013dbe:	687b      	ldr	r3, [r7, #4]
 8013dc0:	2200      	movs	r2, #0
 8013dc2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8013dc4:	687b      	ldr	r3, [r7, #4]
 8013dc6:	2242      	movs	r2, #66	@ 0x42
 8013dc8:	2100      	movs	r1, #0
 8013dca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8013dcc:	2300      	movs	r3, #0
}
 8013dce:	0018      	movs	r0, r3
 8013dd0:	46bd      	mov	sp, r7
 8013dd2:	b002      	add	sp, #8
 8013dd4:	bd80      	pop	{r7, pc}
 8013dd6:	46c0      	nop			@ (mov r8, r8)
 8013dd8:	f0ffffff 	.word	0xf0ffffff
 8013ddc:	ffff7fff 	.word	0xffff7fff
 8013de0:	fffff7ff 	.word	0xfffff7ff
 8013de4:	02008000 	.word	0x02008000

08013de8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8013de8:	b590      	push	{r4, r7, lr}
 8013dea:	b089      	sub	sp, #36	@ 0x24
 8013dec:	af02      	add	r7, sp, #8
 8013dee:	60f8      	str	r0, [r7, #12]
 8013df0:	000c      	movs	r4, r1
 8013df2:	0010      	movs	r0, r2
 8013df4:	0019      	movs	r1, r3
 8013df6:	230a      	movs	r3, #10
 8013df8:	18fb      	adds	r3, r7, r3
 8013dfa:	1c22      	adds	r2, r4, #0
 8013dfc:	801a      	strh	r2, [r3, #0]
 8013dfe:	2308      	movs	r3, #8
 8013e00:	18fb      	adds	r3, r7, r3
 8013e02:	1c02      	adds	r2, r0, #0
 8013e04:	801a      	strh	r2, [r3, #0]
 8013e06:	1dbb      	adds	r3, r7, #6
 8013e08:	1c0a      	adds	r2, r1, #0
 8013e0a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8013e0c:	68fb      	ldr	r3, [r7, #12]
 8013e0e:	2241      	movs	r2, #65	@ 0x41
 8013e10:	5c9b      	ldrb	r3, [r3, r2]
 8013e12:	b2db      	uxtb	r3, r3
 8013e14:	2b20      	cmp	r3, #32
 8013e16:	d000      	beq.n	8013e1a <HAL_I2C_Mem_Write+0x32>
 8013e18:	e10c      	b.n	8014034 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8013e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e1c:	2b00      	cmp	r3, #0
 8013e1e:	d004      	beq.n	8013e2a <HAL_I2C_Mem_Write+0x42>
 8013e20:	232c      	movs	r3, #44	@ 0x2c
 8013e22:	18fb      	adds	r3, r7, r3
 8013e24:	881b      	ldrh	r3, [r3, #0]
 8013e26:	2b00      	cmp	r3, #0
 8013e28:	d105      	bne.n	8013e36 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8013e2a:	68fb      	ldr	r3, [r7, #12]
 8013e2c:	2280      	movs	r2, #128	@ 0x80
 8013e2e:	0092      	lsls	r2, r2, #2
 8013e30:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8013e32:	2301      	movs	r3, #1
 8013e34:	e0ff      	b.n	8014036 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8013e36:	68fb      	ldr	r3, [r7, #12]
 8013e38:	2240      	movs	r2, #64	@ 0x40
 8013e3a:	5c9b      	ldrb	r3, [r3, r2]
 8013e3c:	2b01      	cmp	r3, #1
 8013e3e:	d101      	bne.n	8013e44 <HAL_I2C_Mem_Write+0x5c>
 8013e40:	2302      	movs	r3, #2
 8013e42:	e0f8      	b.n	8014036 <HAL_I2C_Mem_Write+0x24e>
 8013e44:	68fb      	ldr	r3, [r7, #12]
 8013e46:	2240      	movs	r2, #64	@ 0x40
 8013e48:	2101      	movs	r1, #1
 8013e4a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8013e4c:	f7fd f8ce 	bl	8010fec <HAL_GetTick>
 8013e50:	0003      	movs	r3, r0
 8013e52:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8013e54:	2380      	movs	r3, #128	@ 0x80
 8013e56:	0219      	lsls	r1, r3, #8
 8013e58:	68f8      	ldr	r0, [r7, #12]
 8013e5a:	697b      	ldr	r3, [r7, #20]
 8013e5c:	9300      	str	r3, [sp, #0]
 8013e5e:	2319      	movs	r3, #25
 8013e60:	2201      	movs	r2, #1
 8013e62:	f000 fb0b 	bl	801447c <I2C_WaitOnFlagUntilTimeout>
 8013e66:	1e03      	subs	r3, r0, #0
 8013e68:	d001      	beq.n	8013e6e <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8013e6a:	2301      	movs	r3, #1
 8013e6c:	e0e3      	b.n	8014036 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8013e6e:	68fb      	ldr	r3, [r7, #12]
 8013e70:	2241      	movs	r2, #65	@ 0x41
 8013e72:	2121      	movs	r1, #33	@ 0x21
 8013e74:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8013e76:	68fb      	ldr	r3, [r7, #12]
 8013e78:	2242      	movs	r2, #66	@ 0x42
 8013e7a:	2140      	movs	r1, #64	@ 0x40
 8013e7c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8013e7e:	68fb      	ldr	r3, [r7, #12]
 8013e80:	2200      	movs	r2, #0
 8013e82:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8013e84:	68fb      	ldr	r3, [r7, #12]
 8013e86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013e88:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8013e8a:	68fb      	ldr	r3, [r7, #12]
 8013e8c:	222c      	movs	r2, #44	@ 0x2c
 8013e8e:	18ba      	adds	r2, r7, r2
 8013e90:	8812      	ldrh	r2, [r2, #0]
 8013e92:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8013e94:	68fb      	ldr	r3, [r7, #12]
 8013e96:	2200      	movs	r2, #0
 8013e98:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8013e9a:	1dbb      	adds	r3, r7, #6
 8013e9c:	881c      	ldrh	r4, [r3, #0]
 8013e9e:	2308      	movs	r3, #8
 8013ea0:	18fb      	adds	r3, r7, r3
 8013ea2:	881a      	ldrh	r2, [r3, #0]
 8013ea4:	230a      	movs	r3, #10
 8013ea6:	18fb      	adds	r3, r7, r3
 8013ea8:	8819      	ldrh	r1, [r3, #0]
 8013eaa:	68f8      	ldr	r0, [r7, #12]
 8013eac:	697b      	ldr	r3, [r7, #20]
 8013eae:	9301      	str	r3, [sp, #4]
 8013eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013eb2:	9300      	str	r3, [sp, #0]
 8013eb4:	0023      	movs	r3, r4
 8013eb6:	f000 f9f9 	bl	80142ac <I2C_RequestMemoryWrite>
 8013eba:	1e03      	subs	r3, r0, #0
 8013ebc:	d005      	beq.n	8013eca <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8013ebe:	68fb      	ldr	r3, [r7, #12]
 8013ec0:	2240      	movs	r2, #64	@ 0x40
 8013ec2:	2100      	movs	r1, #0
 8013ec4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8013ec6:	2301      	movs	r3, #1
 8013ec8:	e0b5      	b.n	8014036 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8013eca:	68fb      	ldr	r3, [r7, #12]
 8013ecc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013ece:	b29b      	uxth	r3, r3
 8013ed0:	2bff      	cmp	r3, #255	@ 0xff
 8013ed2:	d911      	bls.n	8013ef8 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8013ed4:	68fb      	ldr	r3, [r7, #12]
 8013ed6:	22ff      	movs	r2, #255	@ 0xff
 8013ed8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8013eda:	68fb      	ldr	r3, [r7, #12]
 8013edc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013ede:	b2da      	uxtb	r2, r3
 8013ee0:	2380      	movs	r3, #128	@ 0x80
 8013ee2:	045c      	lsls	r4, r3, #17
 8013ee4:	230a      	movs	r3, #10
 8013ee6:	18fb      	adds	r3, r7, r3
 8013ee8:	8819      	ldrh	r1, [r3, #0]
 8013eea:	68f8      	ldr	r0, [r7, #12]
 8013eec:	2300      	movs	r3, #0
 8013eee:	9300      	str	r3, [sp, #0]
 8013ef0:	0023      	movs	r3, r4
 8013ef2:	f000 fc9d 	bl	8014830 <I2C_TransferConfig>
 8013ef6:	e012      	b.n	8013f1e <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8013ef8:	68fb      	ldr	r3, [r7, #12]
 8013efa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013efc:	b29a      	uxth	r2, r3
 8013efe:	68fb      	ldr	r3, [r7, #12]
 8013f00:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8013f02:	68fb      	ldr	r3, [r7, #12]
 8013f04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013f06:	b2da      	uxtb	r2, r3
 8013f08:	2380      	movs	r3, #128	@ 0x80
 8013f0a:	049c      	lsls	r4, r3, #18
 8013f0c:	230a      	movs	r3, #10
 8013f0e:	18fb      	adds	r3, r7, r3
 8013f10:	8819      	ldrh	r1, [r3, #0]
 8013f12:	68f8      	ldr	r0, [r7, #12]
 8013f14:	2300      	movs	r3, #0
 8013f16:	9300      	str	r3, [sp, #0]
 8013f18:	0023      	movs	r3, r4
 8013f1a:	f000 fc89 	bl	8014830 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8013f1e:	697a      	ldr	r2, [r7, #20]
 8013f20:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8013f22:	68fb      	ldr	r3, [r7, #12]
 8013f24:	0018      	movs	r0, r3
 8013f26:	f000 fb01 	bl	801452c <I2C_WaitOnTXISFlagUntilTimeout>
 8013f2a:	1e03      	subs	r3, r0, #0
 8013f2c:	d001      	beq.n	8013f32 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8013f2e:	2301      	movs	r3, #1
 8013f30:	e081      	b.n	8014036 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8013f32:	68fb      	ldr	r3, [r7, #12]
 8013f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f36:	781a      	ldrb	r2, [r3, #0]
 8013f38:	68fb      	ldr	r3, [r7, #12]
 8013f3a:	681b      	ldr	r3, [r3, #0]
 8013f3c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8013f3e:	68fb      	ldr	r3, [r7, #12]
 8013f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f42:	1c5a      	adds	r2, r3, #1
 8013f44:	68fb      	ldr	r3, [r7, #12]
 8013f46:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8013f48:	68fb      	ldr	r3, [r7, #12]
 8013f4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013f4c:	b29b      	uxth	r3, r3
 8013f4e:	3b01      	subs	r3, #1
 8013f50:	b29a      	uxth	r2, r3
 8013f52:	68fb      	ldr	r3, [r7, #12]
 8013f54:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8013f56:	68fb      	ldr	r3, [r7, #12]
 8013f58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013f5a:	3b01      	subs	r3, #1
 8013f5c:	b29a      	uxth	r2, r3
 8013f5e:	68fb      	ldr	r3, [r7, #12]
 8013f60:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8013f62:	68fb      	ldr	r3, [r7, #12]
 8013f64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013f66:	b29b      	uxth	r3, r3
 8013f68:	2b00      	cmp	r3, #0
 8013f6a:	d03a      	beq.n	8013fe2 <HAL_I2C_Mem_Write+0x1fa>
 8013f6c:	68fb      	ldr	r3, [r7, #12]
 8013f6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013f70:	2b00      	cmp	r3, #0
 8013f72:	d136      	bne.n	8013fe2 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8013f74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013f76:	68f8      	ldr	r0, [r7, #12]
 8013f78:	697b      	ldr	r3, [r7, #20]
 8013f7a:	9300      	str	r3, [sp, #0]
 8013f7c:	0013      	movs	r3, r2
 8013f7e:	2200      	movs	r2, #0
 8013f80:	2180      	movs	r1, #128	@ 0x80
 8013f82:	f000 fa7b 	bl	801447c <I2C_WaitOnFlagUntilTimeout>
 8013f86:	1e03      	subs	r3, r0, #0
 8013f88:	d001      	beq.n	8013f8e <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8013f8a:	2301      	movs	r3, #1
 8013f8c:	e053      	b.n	8014036 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8013f8e:	68fb      	ldr	r3, [r7, #12]
 8013f90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013f92:	b29b      	uxth	r3, r3
 8013f94:	2bff      	cmp	r3, #255	@ 0xff
 8013f96:	d911      	bls.n	8013fbc <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8013f98:	68fb      	ldr	r3, [r7, #12]
 8013f9a:	22ff      	movs	r2, #255	@ 0xff
 8013f9c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8013f9e:	68fb      	ldr	r3, [r7, #12]
 8013fa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013fa2:	b2da      	uxtb	r2, r3
 8013fa4:	2380      	movs	r3, #128	@ 0x80
 8013fa6:	045c      	lsls	r4, r3, #17
 8013fa8:	230a      	movs	r3, #10
 8013faa:	18fb      	adds	r3, r7, r3
 8013fac:	8819      	ldrh	r1, [r3, #0]
 8013fae:	68f8      	ldr	r0, [r7, #12]
 8013fb0:	2300      	movs	r3, #0
 8013fb2:	9300      	str	r3, [sp, #0]
 8013fb4:	0023      	movs	r3, r4
 8013fb6:	f000 fc3b 	bl	8014830 <I2C_TransferConfig>
 8013fba:	e012      	b.n	8013fe2 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8013fbc:	68fb      	ldr	r3, [r7, #12]
 8013fbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013fc0:	b29a      	uxth	r2, r3
 8013fc2:	68fb      	ldr	r3, [r7, #12]
 8013fc4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8013fc6:	68fb      	ldr	r3, [r7, #12]
 8013fc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013fca:	b2da      	uxtb	r2, r3
 8013fcc:	2380      	movs	r3, #128	@ 0x80
 8013fce:	049c      	lsls	r4, r3, #18
 8013fd0:	230a      	movs	r3, #10
 8013fd2:	18fb      	adds	r3, r7, r3
 8013fd4:	8819      	ldrh	r1, [r3, #0]
 8013fd6:	68f8      	ldr	r0, [r7, #12]
 8013fd8:	2300      	movs	r3, #0
 8013fda:	9300      	str	r3, [sp, #0]
 8013fdc:	0023      	movs	r3, r4
 8013fde:	f000 fc27 	bl	8014830 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8013fe2:	68fb      	ldr	r3, [r7, #12]
 8013fe4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013fe6:	b29b      	uxth	r3, r3
 8013fe8:	2b00      	cmp	r3, #0
 8013fea:	d198      	bne.n	8013f1e <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8013fec:	697a      	ldr	r2, [r7, #20]
 8013fee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8013ff0:	68fb      	ldr	r3, [r7, #12]
 8013ff2:	0018      	movs	r0, r3
 8013ff4:	f000 fae0 	bl	80145b8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8013ff8:	1e03      	subs	r3, r0, #0
 8013ffa:	d001      	beq.n	8014000 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8013ffc:	2301      	movs	r3, #1
 8013ffe:	e01a      	b.n	8014036 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8014000:	68fb      	ldr	r3, [r7, #12]
 8014002:	681b      	ldr	r3, [r3, #0]
 8014004:	2220      	movs	r2, #32
 8014006:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8014008:	68fb      	ldr	r3, [r7, #12]
 801400a:	681b      	ldr	r3, [r3, #0]
 801400c:	685a      	ldr	r2, [r3, #4]
 801400e:	68fb      	ldr	r3, [r7, #12]
 8014010:	681b      	ldr	r3, [r3, #0]
 8014012:	490b      	ldr	r1, [pc, #44]	@ (8014040 <HAL_I2C_Mem_Write+0x258>)
 8014014:	400a      	ands	r2, r1
 8014016:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8014018:	68fb      	ldr	r3, [r7, #12]
 801401a:	2241      	movs	r2, #65	@ 0x41
 801401c:	2120      	movs	r1, #32
 801401e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8014020:	68fb      	ldr	r3, [r7, #12]
 8014022:	2242      	movs	r2, #66	@ 0x42
 8014024:	2100      	movs	r1, #0
 8014026:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8014028:	68fb      	ldr	r3, [r7, #12]
 801402a:	2240      	movs	r2, #64	@ 0x40
 801402c:	2100      	movs	r1, #0
 801402e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8014030:	2300      	movs	r3, #0
 8014032:	e000      	b.n	8014036 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8014034:	2302      	movs	r3, #2
  }
}
 8014036:	0018      	movs	r0, r3
 8014038:	46bd      	mov	sp, r7
 801403a:	b007      	add	sp, #28
 801403c:	bd90      	pop	{r4, r7, pc}
 801403e:	46c0      	nop			@ (mov r8, r8)
 8014040:	fe00e800 	.word	0xfe00e800

08014044 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8014044:	b590      	push	{r4, r7, lr}
 8014046:	b089      	sub	sp, #36	@ 0x24
 8014048:	af02      	add	r7, sp, #8
 801404a:	60f8      	str	r0, [r7, #12]
 801404c:	000c      	movs	r4, r1
 801404e:	0010      	movs	r0, r2
 8014050:	0019      	movs	r1, r3
 8014052:	230a      	movs	r3, #10
 8014054:	18fb      	adds	r3, r7, r3
 8014056:	1c22      	adds	r2, r4, #0
 8014058:	801a      	strh	r2, [r3, #0]
 801405a:	2308      	movs	r3, #8
 801405c:	18fb      	adds	r3, r7, r3
 801405e:	1c02      	adds	r2, r0, #0
 8014060:	801a      	strh	r2, [r3, #0]
 8014062:	1dbb      	adds	r3, r7, #6
 8014064:	1c0a      	adds	r2, r1, #0
 8014066:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8014068:	68fb      	ldr	r3, [r7, #12]
 801406a:	2241      	movs	r2, #65	@ 0x41
 801406c:	5c9b      	ldrb	r3, [r3, r2]
 801406e:	b2db      	uxtb	r3, r3
 8014070:	2b20      	cmp	r3, #32
 8014072:	d000      	beq.n	8014076 <HAL_I2C_Mem_Read+0x32>
 8014074:	e110      	b.n	8014298 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8014076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014078:	2b00      	cmp	r3, #0
 801407a:	d004      	beq.n	8014086 <HAL_I2C_Mem_Read+0x42>
 801407c:	232c      	movs	r3, #44	@ 0x2c
 801407e:	18fb      	adds	r3, r7, r3
 8014080:	881b      	ldrh	r3, [r3, #0]
 8014082:	2b00      	cmp	r3, #0
 8014084:	d105      	bne.n	8014092 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8014086:	68fb      	ldr	r3, [r7, #12]
 8014088:	2280      	movs	r2, #128	@ 0x80
 801408a:	0092      	lsls	r2, r2, #2
 801408c:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 801408e:	2301      	movs	r3, #1
 8014090:	e103      	b.n	801429a <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8014092:	68fb      	ldr	r3, [r7, #12]
 8014094:	2240      	movs	r2, #64	@ 0x40
 8014096:	5c9b      	ldrb	r3, [r3, r2]
 8014098:	2b01      	cmp	r3, #1
 801409a:	d101      	bne.n	80140a0 <HAL_I2C_Mem_Read+0x5c>
 801409c:	2302      	movs	r3, #2
 801409e:	e0fc      	b.n	801429a <HAL_I2C_Mem_Read+0x256>
 80140a0:	68fb      	ldr	r3, [r7, #12]
 80140a2:	2240      	movs	r2, #64	@ 0x40
 80140a4:	2101      	movs	r1, #1
 80140a6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80140a8:	f7fc ffa0 	bl	8010fec <HAL_GetTick>
 80140ac:	0003      	movs	r3, r0
 80140ae:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80140b0:	2380      	movs	r3, #128	@ 0x80
 80140b2:	0219      	lsls	r1, r3, #8
 80140b4:	68f8      	ldr	r0, [r7, #12]
 80140b6:	697b      	ldr	r3, [r7, #20]
 80140b8:	9300      	str	r3, [sp, #0]
 80140ba:	2319      	movs	r3, #25
 80140bc:	2201      	movs	r2, #1
 80140be:	f000 f9dd 	bl	801447c <I2C_WaitOnFlagUntilTimeout>
 80140c2:	1e03      	subs	r3, r0, #0
 80140c4:	d001      	beq.n	80140ca <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 80140c6:	2301      	movs	r3, #1
 80140c8:	e0e7      	b.n	801429a <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80140ca:	68fb      	ldr	r3, [r7, #12]
 80140cc:	2241      	movs	r2, #65	@ 0x41
 80140ce:	2122      	movs	r1, #34	@ 0x22
 80140d0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80140d2:	68fb      	ldr	r3, [r7, #12]
 80140d4:	2242      	movs	r2, #66	@ 0x42
 80140d6:	2140      	movs	r1, #64	@ 0x40
 80140d8:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80140da:	68fb      	ldr	r3, [r7, #12]
 80140dc:	2200      	movs	r2, #0
 80140de:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80140e0:	68fb      	ldr	r3, [r7, #12]
 80140e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80140e4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80140e6:	68fb      	ldr	r3, [r7, #12]
 80140e8:	222c      	movs	r2, #44	@ 0x2c
 80140ea:	18ba      	adds	r2, r7, r2
 80140ec:	8812      	ldrh	r2, [r2, #0]
 80140ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80140f0:	68fb      	ldr	r3, [r7, #12]
 80140f2:	2200      	movs	r2, #0
 80140f4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80140f6:	1dbb      	adds	r3, r7, #6
 80140f8:	881c      	ldrh	r4, [r3, #0]
 80140fa:	2308      	movs	r3, #8
 80140fc:	18fb      	adds	r3, r7, r3
 80140fe:	881a      	ldrh	r2, [r3, #0]
 8014100:	230a      	movs	r3, #10
 8014102:	18fb      	adds	r3, r7, r3
 8014104:	8819      	ldrh	r1, [r3, #0]
 8014106:	68f8      	ldr	r0, [r7, #12]
 8014108:	697b      	ldr	r3, [r7, #20]
 801410a:	9301      	str	r3, [sp, #4]
 801410c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801410e:	9300      	str	r3, [sp, #0]
 8014110:	0023      	movs	r3, r4
 8014112:	f000 f92f 	bl	8014374 <I2C_RequestMemoryRead>
 8014116:	1e03      	subs	r3, r0, #0
 8014118:	d005      	beq.n	8014126 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 801411a:	68fb      	ldr	r3, [r7, #12]
 801411c:	2240      	movs	r2, #64	@ 0x40
 801411e:	2100      	movs	r1, #0
 8014120:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8014122:	2301      	movs	r3, #1
 8014124:	e0b9      	b.n	801429a <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8014126:	68fb      	ldr	r3, [r7, #12]
 8014128:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801412a:	b29b      	uxth	r3, r3
 801412c:	2bff      	cmp	r3, #255	@ 0xff
 801412e:	d911      	bls.n	8014154 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8014130:	68fb      	ldr	r3, [r7, #12]
 8014132:	22ff      	movs	r2, #255	@ 0xff
 8014134:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8014136:	68fb      	ldr	r3, [r7, #12]
 8014138:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801413a:	b2da      	uxtb	r2, r3
 801413c:	2380      	movs	r3, #128	@ 0x80
 801413e:	045c      	lsls	r4, r3, #17
 8014140:	230a      	movs	r3, #10
 8014142:	18fb      	adds	r3, r7, r3
 8014144:	8819      	ldrh	r1, [r3, #0]
 8014146:	68f8      	ldr	r0, [r7, #12]
 8014148:	4b56      	ldr	r3, [pc, #344]	@ (80142a4 <HAL_I2C_Mem_Read+0x260>)
 801414a:	9300      	str	r3, [sp, #0]
 801414c:	0023      	movs	r3, r4
 801414e:	f000 fb6f 	bl	8014830 <I2C_TransferConfig>
 8014152:	e012      	b.n	801417a <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8014154:	68fb      	ldr	r3, [r7, #12]
 8014156:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014158:	b29a      	uxth	r2, r3
 801415a:	68fb      	ldr	r3, [r7, #12]
 801415c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 801415e:	68fb      	ldr	r3, [r7, #12]
 8014160:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014162:	b2da      	uxtb	r2, r3
 8014164:	2380      	movs	r3, #128	@ 0x80
 8014166:	049c      	lsls	r4, r3, #18
 8014168:	230a      	movs	r3, #10
 801416a:	18fb      	adds	r3, r7, r3
 801416c:	8819      	ldrh	r1, [r3, #0]
 801416e:	68f8      	ldr	r0, [r7, #12]
 8014170:	4b4c      	ldr	r3, [pc, #304]	@ (80142a4 <HAL_I2C_Mem_Read+0x260>)
 8014172:	9300      	str	r3, [sp, #0]
 8014174:	0023      	movs	r3, r4
 8014176:	f000 fb5b 	bl	8014830 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 801417a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801417c:	68f8      	ldr	r0, [r7, #12]
 801417e:	697b      	ldr	r3, [r7, #20]
 8014180:	9300      	str	r3, [sp, #0]
 8014182:	0013      	movs	r3, r2
 8014184:	2200      	movs	r2, #0
 8014186:	2104      	movs	r1, #4
 8014188:	f000 f978 	bl	801447c <I2C_WaitOnFlagUntilTimeout>
 801418c:	1e03      	subs	r3, r0, #0
 801418e:	d001      	beq.n	8014194 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8014190:	2301      	movs	r3, #1
 8014192:	e082      	b.n	801429a <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8014194:	68fb      	ldr	r3, [r7, #12]
 8014196:	681b      	ldr	r3, [r3, #0]
 8014198:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801419a:	68fb      	ldr	r3, [r7, #12]
 801419c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801419e:	b2d2      	uxtb	r2, r2
 80141a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80141a2:	68fb      	ldr	r3, [r7, #12]
 80141a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80141a6:	1c5a      	adds	r2, r3, #1
 80141a8:	68fb      	ldr	r3, [r7, #12]
 80141aa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80141ac:	68fb      	ldr	r3, [r7, #12]
 80141ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80141b0:	3b01      	subs	r3, #1
 80141b2:	b29a      	uxth	r2, r3
 80141b4:	68fb      	ldr	r3, [r7, #12]
 80141b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80141b8:	68fb      	ldr	r3, [r7, #12]
 80141ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80141bc:	b29b      	uxth	r3, r3
 80141be:	3b01      	subs	r3, #1
 80141c0:	b29a      	uxth	r2, r3
 80141c2:	68fb      	ldr	r3, [r7, #12]
 80141c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80141c6:	68fb      	ldr	r3, [r7, #12]
 80141c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80141ca:	b29b      	uxth	r3, r3
 80141cc:	2b00      	cmp	r3, #0
 80141ce:	d03a      	beq.n	8014246 <HAL_I2C_Mem_Read+0x202>
 80141d0:	68fb      	ldr	r3, [r7, #12]
 80141d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80141d4:	2b00      	cmp	r3, #0
 80141d6:	d136      	bne.n	8014246 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80141d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80141da:	68f8      	ldr	r0, [r7, #12]
 80141dc:	697b      	ldr	r3, [r7, #20]
 80141de:	9300      	str	r3, [sp, #0]
 80141e0:	0013      	movs	r3, r2
 80141e2:	2200      	movs	r2, #0
 80141e4:	2180      	movs	r1, #128	@ 0x80
 80141e6:	f000 f949 	bl	801447c <I2C_WaitOnFlagUntilTimeout>
 80141ea:	1e03      	subs	r3, r0, #0
 80141ec:	d001      	beq.n	80141f2 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 80141ee:	2301      	movs	r3, #1
 80141f0:	e053      	b.n	801429a <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80141f2:	68fb      	ldr	r3, [r7, #12]
 80141f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80141f6:	b29b      	uxth	r3, r3
 80141f8:	2bff      	cmp	r3, #255	@ 0xff
 80141fa:	d911      	bls.n	8014220 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80141fc:	68fb      	ldr	r3, [r7, #12]
 80141fe:	22ff      	movs	r2, #255	@ 0xff
 8014200:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8014202:	68fb      	ldr	r3, [r7, #12]
 8014204:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014206:	b2da      	uxtb	r2, r3
 8014208:	2380      	movs	r3, #128	@ 0x80
 801420a:	045c      	lsls	r4, r3, #17
 801420c:	230a      	movs	r3, #10
 801420e:	18fb      	adds	r3, r7, r3
 8014210:	8819      	ldrh	r1, [r3, #0]
 8014212:	68f8      	ldr	r0, [r7, #12]
 8014214:	2300      	movs	r3, #0
 8014216:	9300      	str	r3, [sp, #0]
 8014218:	0023      	movs	r3, r4
 801421a:	f000 fb09 	bl	8014830 <I2C_TransferConfig>
 801421e:	e012      	b.n	8014246 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8014220:	68fb      	ldr	r3, [r7, #12]
 8014222:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014224:	b29a      	uxth	r2, r3
 8014226:	68fb      	ldr	r3, [r7, #12]
 8014228:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 801422a:	68fb      	ldr	r3, [r7, #12]
 801422c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801422e:	b2da      	uxtb	r2, r3
 8014230:	2380      	movs	r3, #128	@ 0x80
 8014232:	049c      	lsls	r4, r3, #18
 8014234:	230a      	movs	r3, #10
 8014236:	18fb      	adds	r3, r7, r3
 8014238:	8819      	ldrh	r1, [r3, #0]
 801423a:	68f8      	ldr	r0, [r7, #12]
 801423c:	2300      	movs	r3, #0
 801423e:	9300      	str	r3, [sp, #0]
 8014240:	0023      	movs	r3, r4
 8014242:	f000 faf5 	bl	8014830 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8014246:	68fb      	ldr	r3, [r7, #12]
 8014248:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801424a:	b29b      	uxth	r3, r3
 801424c:	2b00      	cmp	r3, #0
 801424e:	d194      	bne.n	801417a <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8014250:	697a      	ldr	r2, [r7, #20]
 8014252:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014254:	68fb      	ldr	r3, [r7, #12]
 8014256:	0018      	movs	r0, r3
 8014258:	f000 f9ae 	bl	80145b8 <I2C_WaitOnSTOPFlagUntilTimeout>
 801425c:	1e03      	subs	r3, r0, #0
 801425e:	d001      	beq.n	8014264 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8014260:	2301      	movs	r3, #1
 8014262:	e01a      	b.n	801429a <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8014264:	68fb      	ldr	r3, [r7, #12]
 8014266:	681b      	ldr	r3, [r3, #0]
 8014268:	2220      	movs	r2, #32
 801426a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 801426c:	68fb      	ldr	r3, [r7, #12]
 801426e:	681b      	ldr	r3, [r3, #0]
 8014270:	685a      	ldr	r2, [r3, #4]
 8014272:	68fb      	ldr	r3, [r7, #12]
 8014274:	681b      	ldr	r3, [r3, #0]
 8014276:	490c      	ldr	r1, [pc, #48]	@ (80142a8 <HAL_I2C_Mem_Read+0x264>)
 8014278:	400a      	ands	r2, r1
 801427a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 801427c:	68fb      	ldr	r3, [r7, #12]
 801427e:	2241      	movs	r2, #65	@ 0x41
 8014280:	2120      	movs	r1, #32
 8014282:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8014284:	68fb      	ldr	r3, [r7, #12]
 8014286:	2242      	movs	r2, #66	@ 0x42
 8014288:	2100      	movs	r1, #0
 801428a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 801428c:	68fb      	ldr	r3, [r7, #12]
 801428e:	2240      	movs	r2, #64	@ 0x40
 8014290:	2100      	movs	r1, #0
 8014292:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8014294:	2300      	movs	r3, #0
 8014296:	e000      	b.n	801429a <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8014298:	2302      	movs	r3, #2
  }
}
 801429a:	0018      	movs	r0, r3
 801429c:	46bd      	mov	sp, r7
 801429e:	b007      	add	sp, #28
 80142a0:	bd90      	pop	{r4, r7, pc}
 80142a2:	46c0      	nop			@ (mov r8, r8)
 80142a4:	80002400 	.word	0x80002400
 80142a8:	fe00e800 	.word	0xfe00e800

080142ac <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80142ac:	b5b0      	push	{r4, r5, r7, lr}
 80142ae:	b086      	sub	sp, #24
 80142b0:	af02      	add	r7, sp, #8
 80142b2:	60f8      	str	r0, [r7, #12]
 80142b4:	000c      	movs	r4, r1
 80142b6:	0010      	movs	r0, r2
 80142b8:	0019      	movs	r1, r3
 80142ba:	250a      	movs	r5, #10
 80142bc:	197b      	adds	r3, r7, r5
 80142be:	1c22      	adds	r2, r4, #0
 80142c0:	801a      	strh	r2, [r3, #0]
 80142c2:	2308      	movs	r3, #8
 80142c4:	18fb      	adds	r3, r7, r3
 80142c6:	1c02      	adds	r2, r0, #0
 80142c8:	801a      	strh	r2, [r3, #0]
 80142ca:	1dbb      	adds	r3, r7, #6
 80142cc:	1c0a      	adds	r2, r1, #0
 80142ce:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80142d0:	1dbb      	adds	r3, r7, #6
 80142d2:	881b      	ldrh	r3, [r3, #0]
 80142d4:	b2da      	uxtb	r2, r3
 80142d6:	2380      	movs	r3, #128	@ 0x80
 80142d8:	045c      	lsls	r4, r3, #17
 80142da:	197b      	adds	r3, r7, r5
 80142dc:	8819      	ldrh	r1, [r3, #0]
 80142de:	68f8      	ldr	r0, [r7, #12]
 80142e0:	4b23      	ldr	r3, [pc, #140]	@ (8014370 <I2C_RequestMemoryWrite+0xc4>)
 80142e2:	9300      	str	r3, [sp, #0]
 80142e4:	0023      	movs	r3, r4
 80142e6:	f000 faa3 	bl	8014830 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80142ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80142ec:	6a39      	ldr	r1, [r7, #32]
 80142ee:	68fb      	ldr	r3, [r7, #12]
 80142f0:	0018      	movs	r0, r3
 80142f2:	f000 f91b 	bl	801452c <I2C_WaitOnTXISFlagUntilTimeout>
 80142f6:	1e03      	subs	r3, r0, #0
 80142f8:	d001      	beq.n	80142fe <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 80142fa:	2301      	movs	r3, #1
 80142fc:	e033      	b.n	8014366 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80142fe:	1dbb      	adds	r3, r7, #6
 8014300:	881b      	ldrh	r3, [r3, #0]
 8014302:	2b01      	cmp	r3, #1
 8014304:	d107      	bne.n	8014316 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8014306:	2308      	movs	r3, #8
 8014308:	18fb      	adds	r3, r7, r3
 801430a:	881b      	ldrh	r3, [r3, #0]
 801430c:	b2da      	uxtb	r2, r3
 801430e:	68fb      	ldr	r3, [r7, #12]
 8014310:	681b      	ldr	r3, [r3, #0]
 8014312:	629a      	str	r2, [r3, #40]	@ 0x28
 8014314:	e019      	b.n	801434a <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8014316:	2308      	movs	r3, #8
 8014318:	18fb      	adds	r3, r7, r3
 801431a:	881b      	ldrh	r3, [r3, #0]
 801431c:	0a1b      	lsrs	r3, r3, #8
 801431e:	b29b      	uxth	r3, r3
 8014320:	b2da      	uxtb	r2, r3
 8014322:	68fb      	ldr	r3, [r7, #12]
 8014324:	681b      	ldr	r3, [r3, #0]
 8014326:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8014328:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801432a:	6a39      	ldr	r1, [r7, #32]
 801432c:	68fb      	ldr	r3, [r7, #12]
 801432e:	0018      	movs	r0, r3
 8014330:	f000 f8fc 	bl	801452c <I2C_WaitOnTXISFlagUntilTimeout>
 8014334:	1e03      	subs	r3, r0, #0
 8014336:	d001      	beq.n	801433c <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8014338:	2301      	movs	r3, #1
 801433a:	e014      	b.n	8014366 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 801433c:	2308      	movs	r3, #8
 801433e:	18fb      	adds	r3, r7, r3
 8014340:	881b      	ldrh	r3, [r3, #0]
 8014342:	b2da      	uxtb	r2, r3
 8014344:	68fb      	ldr	r3, [r7, #12]
 8014346:	681b      	ldr	r3, [r3, #0]
 8014348:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 801434a:	6a3a      	ldr	r2, [r7, #32]
 801434c:	68f8      	ldr	r0, [r7, #12]
 801434e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014350:	9300      	str	r3, [sp, #0]
 8014352:	0013      	movs	r3, r2
 8014354:	2200      	movs	r2, #0
 8014356:	2180      	movs	r1, #128	@ 0x80
 8014358:	f000 f890 	bl	801447c <I2C_WaitOnFlagUntilTimeout>
 801435c:	1e03      	subs	r3, r0, #0
 801435e:	d001      	beq.n	8014364 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8014360:	2301      	movs	r3, #1
 8014362:	e000      	b.n	8014366 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8014364:	2300      	movs	r3, #0
}
 8014366:	0018      	movs	r0, r3
 8014368:	46bd      	mov	sp, r7
 801436a:	b004      	add	sp, #16
 801436c:	bdb0      	pop	{r4, r5, r7, pc}
 801436e:	46c0      	nop			@ (mov r8, r8)
 8014370:	80002000 	.word	0x80002000

08014374 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8014374:	b5b0      	push	{r4, r5, r7, lr}
 8014376:	b086      	sub	sp, #24
 8014378:	af02      	add	r7, sp, #8
 801437a:	60f8      	str	r0, [r7, #12]
 801437c:	000c      	movs	r4, r1
 801437e:	0010      	movs	r0, r2
 8014380:	0019      	movs	r1, r3
 8014382:	250a      	movs	r5, #10
 8014384:	197b      	adds	r3, r7, r5
 8014386:	1c22      	adds	r2, r4, #0
 8014388:	801a      	strh	r2, [r3, #0]
 801438a:	2308      	movs	r3, #8
 801438c:	18fb      	adds	r3, r7, r3
 801438e:	1c02      	adds	r2, r0, #0
 8014390:	801a      	strh	r2, [r3, #0]
 8014392:	1dbb      	adds	r3, r7, #6
 8014394:	1c0a      	adds	r2, r1, #0
 8014396:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8014398:	1dbb      	adds	r3, r7, #6
 801439a:	881b      	ldrh	r3, [r3, #0]
 801439c:	b2da      	uxtb	r2, r3
 801439e:	197b      	adds	r3, r7, r5
 80143a0:	8819      	ldrh	r1, [r3, #0]
 80143a2:	68f8      	ldr	r0, [r7, #12]
 80143a4:	4b23      	ldr	r3, [pc, #140]	@ (8014434 <I2C_RequestMemoryRead+0xc0>)
 80143a6:	9300      	str	r3, [sp, #0]
 80143a8:	2300      	movs	r3, #0
 80143aa:	f000 fa41 	bl	8014830 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80143ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80143b0:	6a39      	ldr	r1, [r7, #32]
 80143b2:	68fb      	ldr	r3, [r7, #12]
 80143b4:	0018      	movs	r0, r3
 80143b6:	f000 f8b9 	bl	801452c <I2C_WaitOnTXISFlagUntilTimeout>
 80143ba:	1e03      	subs	r3, r0, #0
 80143bc:	d001      	beq.n	80143c2 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 80143be:	2301      	movs	r3, #1
 80143c0:	e033      	b.n	801442a <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80143c2:	1dbb      	adds	r3, r7, #6
 80143c4:	881b      	ldrh	r3, [r3, #0]
 80143c6:	2b01      	cmp	r3, #1
 80143c8:	d107      	bne.n	80143da <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80143ca:	2308      	movs	r3, #8
 80143cc:	18fb      	adds	r3, r7, r3
 80143ce:	881b      	ldrh	r3, [r3, #0]
 80143d0:	b2da      	uxtb	r2, r3
 80143d2:	68fb      	ldr	r3, [r7, #12]
 80143d4:	681b      	ldr	r3, [r3, #0]
 80143d6:	629a      	str	r2, [r3, #40]	@ 0x28
 80143d8:	e019      	b.n	801440e <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80143da:	2308      	movs	r3, #8
 80143dc:	18fb      	adds	r3, r7, r3
 80143de:	881b      	ldrh	r3, [r3, #0]
 80143e0:	0a1b      	lsrs	r3, r3, #8
 80143e2:	b29b      	uxth	r3, r3
 80143e4:	b2da      	uxtb	r2, r3
 80143e6:	68fb      	ldr	r3, [r7, #12]
 80143e8:	681b      	ldr	r3, [r3, #0]
 80143ea:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80143ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80143ee:	6a39      	ldr	r1, [r7, #32]
 80143f0:	68fb      	ldr	r3, [r7, #12]
 80143f2:	0018      	movs	r0, r3
 80143f4:	f000 f89a 	bl	801452c <I2C_WaitOnTXISFlagUntilTimeout>
 80143f8:	1e03      	subs	r3, r0, #0
 80143fa:	d001      	beq.n	8014400 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 80143fc:	2301      	movs	r3, #1
 80143fe:	e014      	b.n	801442a <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8014400:	2308      	movs	r3, #8
 8014402:	18fb      	adds	r3, r7, r3
 8014404:	881b      	ldrh	r3, [r3, #0]
 8014406:	b2da      	uxtb	r2, r3
 8014408:	68fb      	ldr	r3, [r7, #12]
 801440a:	681b      	ldr	r3, [r3, #0]
 801440c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 801440e:	6a3a      	ldr	r2, [r7, #32]
 8014410:	68f8      	ldr	r0, [r7, #12]
 8014412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014414:	9300      	str	r3, [sp, #0]
 8014416:	0013      	movs	r3, r2
 8014418:	2200      	movs	r2, #0
 801441a:	2140      	movs	r1, #64	@ 0x40
 801441c:	f000 f82e 	bl	801447c <I2C_WaitOnFlagUntilTimeout>
 8014420:	1e03      	subs	r3, r0, #0
 8014422:	d001      	beq.n	8014428 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8014424:	2301      	movs	r3, #1
 8014426:	e000      	b.n	801442a <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8014428:	2300      	movs	r3, #0
}
 801442a:	0018      	movs	r0, r3
 801442c:	46bd      	mov	sp, r7
 801442e:	b004      	add	sp, #16
 8014430:	bdb0      	pop	{r4, r5, r7, pc}
 8014432:	46c0      	nop			@ (mov r8, r8)
 8014434:	80002000 	.word	0x80002000

08014438 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8014438:	b580      	push	{r7, lr}
 801443a:	b082      	sub	sp, #8
 801443c:	af00      	add	r7, sp, #0
 801443e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8014440:	687b      	ldr	r3, [r7, #4]
 8014442:	681b      	ldr	r3, [r3, #0]
 8014444:	699b      	ldr	r3, [r3, #24]
 8014446:	2202      	movs	r2, #2
 8014448:	4013      	ands	r3, r2
 801444a:	2b02      	cmp	r3, #2
 801444c:	d103      	bne.n	8014456 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 801444e:	687b      	ldr	r3, [r7, #4]
 8014450:	681b      	ldr	r3, [r3, #0]
 8014452:	2200      	movs	r2, #0
 8014454:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8014456:	687b      	ldr	r3, [r7, #4]
 8014458:	681b      	ldr	r3, [r3, #0]
 801445a:	699b      	ldr	r3, [r3, #24]
 801445c:	2201      	movs	r2, #1
 801445e:	4013      	ands	r3, r2
 8014460:	2b01      	cmp	r3, #1
 8014462:	d007      	beq.n	8014474 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8014464:	687b      	ldr	r3, [r7, #4]
 8014466:	681b      	ldr	r3, [r3, #0]
 8014468:	699a      	ldr	r2, [r3, #24]
 801446a:	687b      	ldr	r3, [r7, #4]
 801446c:	681b      	ldr	r3, [r3, #0]
 801446e:	2101      	movs	r1, #1
 8014470:	430a      	orrs	r2, r1
 8014472:	619a      	str	r2, [r3, #24]
  }
}
 8014474:	46c0      	nop			@ (mov r8, r8)
 8014476:	46bd      	mov	sp, r7
 8014478:	b002      	add	sp, #8
 801447a:	bd80      	pop	{r7, pc}

0801447c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 801447c:	b580      	push	{r7, lr}
 801447e:	b084      	sub	sp, #16
 8014480:	af00      	add	r7, sp, #0
 8014482:	60f8      	str	r0, [r7, #12]
 8014484:	60b9      	str	r1, [r7, #8]
 8014486:	603b      	str	r3, [r7, #0]
 8014488:	1dfb      	adds	r3, r7, #7
 801448a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 801448c:	e03a      	b.n	8014504 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 801448e:	69ba      	ldr	r2, [r7, #24]
 8014490:	6839      	ldr	r1, [r7, #0]
 8014492:	68fb      	ldr	r3, [r7, #12]
 8014494:	0018      	movs	r0, r3
 8014496:	f000 f8d3 	bl	8014640 <I2C_IsErrorOccurred>
 801449a:	1e03      	subs	r3, r0, #0
 801449c:	d001      	beq.n	80144a2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 801449e:	2301      	movs	r3, #1
 80144a0:	e040      	b.n	8014524 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80144a2:	683b      	ldr	r3, [r7, #0]
 80144a4:	3301      	adds	r3, #1
 80144a6:	d02d      	beq.n	8014504 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80144a8:	f7fc fda0 	bl	8010fec <HAL_GetTick>
 80144ac:	0002      	movs	r2, r0
 80144ae:	69bb      	ldr	r3, [r7, #24]
 80144b0:	1ad3      	subs	r3, r2, r3
 80144b2:	683a      	ldr	r2, [r7, #0]
 80144b4:	429a      	cmp	r2, r3
 80144b6:	d302      	bcc.n	80144be <I2C_WaitOnFlagUntilTimeout+0x42>
 80144b8:	683b      	ldr	r3, [r7, #0]
 80144ba:	2b00      	cmp	r3, #0
 80144bc:	d122      	bne.n	8014504 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80144be:	68fb      	ldr	r3, [r7, #12]
 80144c0:	681b      	ldr	r3, [r3, #0]
 80144c2:	699b      	ldr	r3, [r3, #24]
 80144c4:	68ba      	ldr	r2, [r7, #8]
 80144c6:	4013      	ands	r3, r2
 80144c8:	68ba      	ldr	r2, [r7, #8]
 80144ca:	1ad3      	subs	r3, r2, r3
 80144cc:	425a      	negs	r2, r3
 80144ce:	4153      	adcs	r3, r2
 80144d0:	b2db      	uxtb	r3, r3
 80144d2:	001a      	movs	r2, r3
 80144d4:	1dfb      	adds	r3, r7, #7
 80144d6:	781b      	ldrb	r3, [r3, #0]
 80144d8:	429a      	cmp	r2, r3
 80144da:	d113      	bne.n	8014504 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80144dc:	68fb      	ldr	r3, [r7, #12]
 80144de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80144e0:	2220      	movs	r2, #32
 80144e2:	431a      	orrs	r2, r3
 80144e4:	68fb      	ldr	r3, [r7, #12]
 80144e6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80144e8:	68fb      	ldr	r3, [r7, #12]
 80144ea:	2241      	movs	r2, #65	@ 0x41
 80144ec:	2120      	movs	r1, #32
 80144ee:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80144f0:	68fb      	ldr	r3, [r7, #12]
 80144f2:	2242      	movs	r2, #66	@ 0x42
 80144f4:	2100      	movs	r1, #0
 80144f6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80144f8:	68fb      	ldr	r3, [r7, #12]
 80144fa:	2240      	movs	r2, #64	@ 0x40
 80144fc:	2100      	movs	r1, #0
 80144fe:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8014500:	2301      	movs	r3, #1
 8014502:	e00f      	b.n	8014524 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8014504:	68fb      	ldr	r3, [r7, #12]
 8014506:	681b      	ldr	r3, [r3, #0]
 8014508:	699b      	ldr	r3, [r3, #24]
 801450a:	68ba      	ldr	r2, [r7, #8]
 801450c:	4013      	ands	r3, r2
 801450e:	68ba      	ldr	r2, [r7, #8]
 8014510:	1ad3      	subs	r3, r2, r3
 8014512:	425a      	negs	r2, r3
 8014514:	4153      	adcs	r3, r2
 8014516:	b2db      	uxtb	r3, r3
 8014518:	001a      	movs	r2, r3
 801451a:	1dfb      	adds	r3, r7, #7
 801451c:	781b      	ldrb	r3, [r3, #0]
 801451e:	429a      	cmp	r2, r3
 8014520:	d0b5      	beq.n	801448e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8014522:	2300      	movs	r3, #0
}
 8014524:	0018      	movs	r0, r3
 8014526:	46bd      	mov	sp, r7
 8014528:	b004      	add	sp, #16
 801452a:	bd80      	pop	{r7, pc}

0801452c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 801452c:	b580      	push	{r7, lr}
 801452e:	b084      	sub	sp, #16
 8014530:	af00      	add	r7, sp, #0
 8014532:	60f8      	str	r0, [r7, #12]
 8014534:	60b9      	str	r1, [r7, #8]
 8014536:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8014538:	e032      	b.n	80145a0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 801453a:	687a      	ldr	r2, [r7, #4]
 801453c:	68b9      	ldr	r1, [r7, #8]
 801453e:	68fb      	ldr	r3, [r7, #12]
 8014540:	0018      	movs	r0, r3
 8014542:	f000 f87d 	bl	8014640 <I2C_IsErrorOccurred>
 8014546:	1e03      	subs	r3, r0, #0
 8014548:	d001      	beq.n	801454e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 801454a:	2301      	movs	r3, #1
 801454c:	e030      	b.n	80145b0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801454e:	68bb      	ldr	r3, [r7, #8]
 8014550:	3301      	adds	r3, #1
 8014552:	d025      	beq.n	80145a0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8014554:	f7fc fd4a 	bl	8010fec <HAL_GetTick>
 8014558:	0002      	movs	r2, r0
 801455a:	687b      	ldr	r3, [r7, #4]
 801455c:	1ad3      	subs	r3, r2, r3
 801455e:	68ba      	ldr	r2, [r7, #8]
 8014560:	429a      	cmp	r2, r3
 8014562:	d302      	bcc.n	801456a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8014564:	68bb      	ldr	r3, [r7, #8]
 8014566:	2b00      	cmp	r3, #0
 8014568:	d11a      	bne.n	80145a0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 801456a:	68fb      	ldr	r3, [r7, #12]
 801456c:	681b      	ldr	r3, [r3, #0]
 801456e:	699b      	ldr	r3, [r3, #24]
 8014570:	2202      	movs	r2, #2
 8014572:	4013      	ands	r3, r2
 8014574:	2b02      	cmp	r3, #2
 8014576:	d013      	beq.n	80145a0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8014578:	68fb      	ldr	r3, [r7, #12]
 801457a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801457c:	2220      	movs	r2, #32
 801457e:	431a      	orrs	r2, r3
 8014580:	68fb      	ldr	r3, [r7, #12]
 8014582:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8014584:	68fb      	ldr	r3, [r7, #12]
 8014586:	2241      	movs	r2, #65	@ 0x41
 8014588:	2120      	movs	r1, #32
 801458a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 801458c:	68fb      	ldr	r3, [r7, #12]
 801458e:	2242      	movs	r2, #66	@ 0x42
 8014590:	2100      	movs	r1, #0
 8014592:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8014594:	68fb      	ldr	r3, [r7, #12]
 8014596:	2240      	movs	r2, #64	@ 0x40
 8014598:	2100      	movs	r1, #0
 801459a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 801459c:	2301      	movs	r3, #1
 801459e:	e007      	b.n	80145b0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80145a0:	68fb      	ldr	r3, [r7, #12]
 80145a2:	681b      	ldr	r3, [r3, #0]
 80145a4:	699b      	ldr	r3, [r3, #24]
 80145a6:	2202      	movs	r2, #2
 80145a8:	4013      	ands	r3, r2
 80145aa:	2b02      	cmp	r3, #2
 80145ac:	d1c5      	bne.n	801453a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80145ae:	2300      	movs	r3, #0
}
 80145b0:	0018      	movs	r0, r3
 80145b2:	46bd      	mov	sp, r7
 80145b4:	b004      	add	sp, #16
 80145b6:	bd80      	pop	{r7, pc}

080145b8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80145b8:	b580      	push	{r7, lr}
 80145ba:	b084      	sub	sp, #16
 80145bc:	af00      	add	r7, sp, #0
 80145be:	60f8      	str	r0, [r7, #12]
 80145c0:	60b9      	str	r1, [r7, #8]
 80145c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80145c4:	e02f      	b.n	8014626 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80145c6:	687a      	ldr	r2, [r7, #4]
 80145c8:	68b9      	ldr	r1, [r7, #8]
 80145ca:	68fb      	ldr	r3, [r7, #12]
 80145cc:	0018      	movs	r0, r3
 80145ce:	f000 f837 	bl	8014640 <I2C_IsErrorOccurred>
 80145d2:	1e03      	subs	r3, r0, #0
 80145d4:	d001      	beq.n	80145da <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80145d6:	2301      	movs	r3, #1
 80145d8:	e02d      	b.n	8014636 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80145da:	f7fc fd07 	bl	8010fec <HAL_GetTick>
 80145de:	0002      	movs	r2, r0
 80145e0:	687b      	ldr	r3, [r7, #4]
 80145e2:	1ad3      	subs	r3, r2, r3
 80145e4:	68ba      	ldr	r2, [r7, #8]
 80145e6:	429a      	cmp	r2, r3
 80145e8:	d302      	bcc.n	80145f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80145ea:	68bb      	ldr	r3, [r7, #8]
 80145ec:	2b00      	cmp	r3, #0
 80145ee:	d11a      	bne.n	8014626 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80145f0:	68fb      	ldr	r3, [r7, #12]
 80145f2:	681b      	ldr	r3, [r3, #0]
 80145f4:	699b      	ldr	r3, [r3, #24]
 80145f6:	2220      	movs	r2, #32
 80145f8:	4013      	ands	r3, r2
 80145fa:	2b20      	cmp	r3, #32
 80145fc:	d013      	beq.n	8014626 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80145fe:	68fb      	ldr	r3, [r7, #12]
 8014600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014602:	2220      	movs	r2, #32
 8014604:	431a      	orrs	r2, r3
 8014606:	68fb      	ldr	r3, [r7, #12]
 8014608:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 801460a:	68fb      	ldr	r3, [r7, #12]
 801460c:	2241      	movs	r2, #65	@ 0x41
 801460e:	2120      	movs	r1, #32
 8014610:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8014612:	68fb      	ldr	r3, [r7, #12]
 8014614:	2242      	movs	r2, #66	@ 0x42
 8014616:	2100      	movs	r1, #0
 8014618:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 801461a:	68fb      	ldr	r3, [r7, #12]
 801461c:	2240      	movs	r2, #64	@ 0x40
 801461e:	2100      	movs	r1, #0
 8014620:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8014622:	2301      	movs	r3, #1
 8014624:	e007      	b.n	8014636 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8014626:	68fb      	ldr	r3, [r7, #12]
 8014628:	681b      	ldr	r3, [r3, #0]
 801462a:	699b      	ldr	r3, [r3, #24]
 801462c:	2220      	movs	r2, #32
 801462e:	4013      	ands	r3, r2
 8014630:	2b20      	cmp	r3, #32
 8014632:	d1c8      	bne.n	80145c6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8014634:	2300      	movs	r3, #0
}
 8014636:	0018      	movs	r0, r3
 8014638:	46bd      	mov	sp, r7
 801463a:	b004      	add	sp, #16
 801463c:	bd80      	pop	{r7, pc}
	...

08014640 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8014640:	b580      	push	{r7, lr}
 8014642:	b08a      	sub	sp, #40	@ 0x28
 8014644:	af00      	add	r7, sp, #0
 8014646:	60f8      	str	r0, [r7, #12]
 8014648:	60b9      	str	r1, [r7, #8]
 801464a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801464c:	2327      	movs	r3, #39	@ 0x27
 801464e:	18fb      	adds	r3, r7, r3
 8014650:	2200      	movs	r2, #0
 8014652:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8014654:	68fb      	ldr	r3, [r7, #12]
 8014656:	681b      	ldr	r3, [r3, #0]
 8014658:	699b      	ldr	r3, [r3, #24]
 801465a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 801465c:	2300      	movs	r3, #0
 801465e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8014660:	687b      	ldr	r3, [r7, #4]
 8014662:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8014664:	69bb      	ldr	r3, [r7, #24]
 8014666:	2210      	movs	r2, #16
 8014668:	4013      	ands	r3, r2
 801466a:	d100      	bne.n	801466e <I2C_IsErrorOccurred+0x2e>
 801466c:	e079      	b.n	8014762 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801466e:	68fb      	ldr	r3, [r7, #12]
 8014670:	681b      	ldr	r3, [r3, #0]
 8014672:	2210      	movs	r2, #16
 8014674:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8014676:	e057      	b.n	8014728 <I2C_IsErrorOccurred+0xe8>
 8014678:	2227      	movs	r2, #39	@ 0x27
 801467a:	18bb      	adds	r3, r7, r2
 801467c:	18ba      	adds	r2, r7, r2
 801467e:	7812      	ldrb	r2, [r2, #0]
 8014680:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8014682:	68bb      	ldr	r3, [r7, #8]
 8014684:	3301      	adds	r3, #1
 8014686:	d04f      	beq.n	8014728 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8014688:	f7fc fcb0 	bl	8010fec <HAL_GetTick>
 801468c:	0002      	movs	r2, r0
 801468e:	69fb      	ldr	r3, [r7, #28]
 8014690:	1ad3      	subs	r3, r2, r3
 8014692:	68ba      	ldr	r2, [r7, #8]
 8014694:	429a      	cmp	r2, r3
 8014696:	d302      	bcc.n	801469e <I2C_IsErrorOccurred+0x5e>
 8014698:	68bb      	ldr	r3, [r7, #8]
 801469a:	2b00      	cmp	r3, #0
 801469c:	d144      	bne.n	8014728 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 801469e:	68fb      	ldr	r3, [r7, #12]
 80146a0:	681b      	ldr	r3, [r3, #0]
 80146a2:	685a      	ldr	r2, [r3, #4]
 80146a4:	2380      	movs	r3, #128	@ 0x80
 80146a6:	01db      	lsls	r3, r3, #7
 80146a8:	4013      	ands	r3, r2
 80146aa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80146ac:	2013      	movs	r0, #19
 80146ae:	183b      	adds	r3, r7, r0
 80146b0:	68fa      	ldr	r2, [r7, #12]
 80146b2:	2142      	movs	r1, #66	@ 0x42
 80146b4:	5c52      	ldrb	r2, [r2, r1]
 80146b6:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80146b8:	68fb      	ldr	r3, [r7, #12]
 80146ba:	681b      	ldr	r3, [r3, #0]
 80146bc:	699a      	ldr	r2, [r3, #24]
 80146be:	2380      	movs	r3, #128	@ 0x80
 80146c0:	021b      	lsls	r3, r3, #8
 80146c2:	401a      	ands	r2, r3
 80146c4:	2380      	movs	r3, #128	@ 0x80
 80146c6:	021b      	lsls	r3, r3, #8
 80146c8:	429a      	cmp	r2, r3
 80146ca:	d126      	bne.n	801471a <I2C_IsErrorOccurred+0xda>
 80146cc:	697a      	ldr	r2, [r7, #20]
 80146ce:	2380      	movs	r3, #128	@ 0x80
 80146d0:	01db      	lsls	r3, r3, #7
 80146d2:	429a      	cmp	r2, r3
 80146d4:	d021      	beq.n	801471a <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80146d6:	183b      	adds	r3, r7, r0
 80146d8:	781b      	ldrb	r3, [r3, #0]
 80146da:	2b20      	cmp	r3, #32
 80146dc:	d01d      	beq.n	801471a <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80146de:	68fb      	ldr	r3, [r7, #12]
 80146e0:	681b      	ldr	r3, [r3, #0]
 80146e2:	685a      	ldr	r2, [r3, #4]
 80146e4:	68fb      	ldr	r3, [r7, #12]
 80146e6:	681b      	ldr	r3, [r3, #0]
 80146e8:	2180      	movs	r1, #128	@ 0x80
 80146ea:	01c9      	lsls	r1, r1, #7
 80146ec:	430a      	orrs	r2, r1
 80146ee:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80146f0:	f7fc fc7c 	bl	8010fec <HAL_GetTick>
 80146f4:	0003      	movs	r3, r0
 80146f6:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80146f8:	e00f      	b.n	801471a <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80146fa:	f7fc fc77 	bl	8010fec <HAL_GetTick>
 80146fe:	0002      	movs	r2, r0
 8014700:	69fb      	ldr	r3, [r7, #28]
 8014702:	1ad3      	subs	r3, r2, r3
 8014704:	2b19      	cmp	r3, #25
 8014706:	d908      	bls.n	801471a <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8014708:	6a3b      	ldr	r3, [r7, #32]
 801470a:	2220      	movs	r2, #32
 801470c:	4313      	orrs	r3, r2
 801470e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8014710:	2327      	movs	r3, #39	@ 0x27
 8014712:	18fb      	adds	r3, r7, r3
 8014714:	2201      	movs	r2, #1
 8014716:	701a      	strb	r2, [r3, #0]

              break;
 8014718:	e006      	b.n	8014728 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 801471a:	68fb      	ldr	r3, [r7, #12]
 801471c:	681b      	ldr	r3, [r3, #0]
 801471e:	699b      	ldr	r3, [r3, #24]
 8014720:	2220      	movs	r2, #32
 8014722:	4013      	ands	r3, r2
 8014724:	2b20      	cmp	r3, #32
 8014726:	d1e8      	bne.n	80146fa <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8014728:	68fb      	ldr	r3, [r7, #12]
 801472a:	681b      	ldr	r3, [r3, #0]
 801472c:	699b      	ldr	r3, [r3, #24]
 801472e:	2220      	movs	r2, #32
 8014730:	4013      	ands	r3, r2
 8014732:	2b20      	cmp	r3, #32
 8014734:	d004      	beq.n	8014740 <I2C_IsErrorOccurred+0x100>
 8014736:	2327      	movs	r3, #39	@ 0x27
 8014738:	18fb      	adds	r3, r7, r3
 801473a:	781b      	ldrb	r3, [r3, #0]
 801473c:	2b00      	cmp	r3, #0
 801473e:	d09b      	beq.n	8014678 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8014740:	2327      	movs	r3, #39	@ 0x27
 8014742:	18fb      	adds	r3, r7, r3
 8014744:	781b      	ldrb	r3, [r3, #0]
 8014746:	2b00      	cmp	r3, #0
 8014748:	d103      	bne.n	8014752 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 801474a:	68fb      	ldr	r3, [r7, #12]
 801474c:	681b      	ldr	r3, [r3, #0]
 801474e:	2220      	movs	r2, #32
 8014750:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8014752:	6a3b      	ldr	r3, [r7, #32]
 8014754:	2204      	movs	r2, #4
 8014756:	4313      	orrs	r3, r2
 8014758:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 801475a:	2327      	movs	r3, #39	@ 0x27
 801475c:	18fb      	adds	r3, r7, r3
 801475e:	2201      	movs	r2, #1
 8014760:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8014762:	68fb      	ldr	r3, [r7, #12]
 8014764:	681b      	ldr	r3, [r3, #0]
 8014766:	699b      	ldr	r3, [r3, #24]
 8014768:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 801476a:	69ba      	ldr	r2, [r7, #24]
 801476c:	2380      	movs	r3, #128	@ 0x80
 801476e:	005b      	lsls	r3, r3, #1
 8014770:	4013      	ands	r3, r2
 8014772:	d00c      	beq.n	801478e <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8014774:	6a3b      	ldr	r3, [r7, #32]
 8014776:	2201      	movs	r2, #1
 8014778:	4313      	orrs	r3, r2
 801477a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 801477c:	68fb      	ldr	r3, [r7, #12]
 801477e:	681b      	ldr	r3, [r3, #0]
 8014780:	2280      	movs	r2, #128	@ 0x80
 8014782:	0052      	lsls	r2, r2, #1
 8014784:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8014786:	2327      	movs	r3, #39	@ 0x27
 8014788:	18fb      	adds	r3, r7, r3
 801478a:	2201      	movs	r2, #1
 801478c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 801478e:	69ba      	ldr	r2, [r7, #24]
 8014790:	2380      	movs	r3, #128	@ 0x80
 8014792:	00db      	lsls	r3, r3, #3
 8014794:	4013      	ands	r3, r2
 8014796:	d00c      	beq.n	80147b2 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8014798:	6a3b      	ldr	r3, [r7, #32]
 801479a:	2208      	movs	r2, #8
 801479c:	4313      	orrs	r3, r2
 801479e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80147a0:	68fb      	ldr	r3, [r7, #12]
 80147a2:	681b      	ldr	r3, [r3, #0]
 80147a4:	2280      	movs	r2, #128	@ 0x80
 80147a6:	00d2      	lsls	r2, r2, #3
 80147a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80147aa:	2327      	movs	r3, #39	@ 0x27
 80147ac:	18fb      	adds	r3, r7, r3
 80147ae:	2201      	movs	r2, #1
 80147b0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80147b2:	69ba      	ldr	r2, [r7, #24]
 80147b4:	2380      	movs	r3, #128	@ 0x80
 80147b6:	009b      	lsls	r3, r3, #2
 80147b8:	4013      	ands	r3, r2
 80147ba:	d00c      	beq.n	80147d6 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80147bc:	6a3b      	ldr	r3, [r7, #32]
 80147be:	2202      	movs	r2, #2
 80147c0:	4313      	orrs	r3, r2
 80147c2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80147c4:	68fb      	ldr	r3, [r7, #12]
 80147c6:	681b      	ldr	r3, [r3, #0]
 80147c8:	2280      	movs	r2, #128	@ 0x80
 80147ca:	0092      	lsls	r2, r2, #2
 80147cc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80147ce:	2327      	movs	r3, #39	@ 0x27
 80147d0:	18fb      	adds	r3, r7, r3
 80147d2:	2201      	movs	r2, #1
 80147d4:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80147d6:	2327      	movs	r3, #39	@ 0x27
 80147d8:	18fb      	adds	r3, r7, r3
 80147da:	781b      	ldrb	r3, [r3, #0]
 80147dc:	2b00      	cmp	r3, #0
 80147de:	d01d      	beq.n	801481c <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80147e0:	68fb      	ldr	r3, [r7, #12]
 80147e2:	0018      	movs	r0, r3
 80147e4:	f7ff fe28 	bl	8014438 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80147e8:	68fb      	ldr	r3, [r7, #12]
 80147ea:	681b      	ldr	r3, [r3, #0]
 80147ec:	685a      	ldr	r2, [r3, #4]
 80147ee:	68fb      	ldr	r3, [r7, #12]
 80147f0:	681b      	ldr	r3, [r3, #0]
 80147f2:	490e      	ldr	r1, [pc, #56]	@ (801482c <I2C_IsErrorOccurred+0x1ec>)
 80147f4:	400a      	ands	r2, r1
 80147f6:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80147f8:	68fb      	ldr	r3, [r7, #12]
 80147fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80147fc:	6a3b      	ldr	r3, [r7, #32]
 80147fe:	431a      	orrs	r2, r3
 8014800:	68fb      	ldr	r3, [r7, #12]
 8014802:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8014804:	68fb      	ldr	r3, [r7, #12]
 8014806:	2241      	movs	r2, #65	@ 0x41
 8014808:	2120      	movs	r1, #32
 801480a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 801480c:	68fb      	ldr	r3, [r7, #12]
 801480e:	2242      	movs	r2, #66	@ 0x42
 8014810:	2100      	movs	r1, #0
 8014812:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8014814:	68fb      	ldr	r3, [r7, #12]
 8014816:	2240      	movs	r2, #64	@ 0x40
 8014818:	2100      	movs	r1, #0
 801481a:	5499      	strb	r1, [r3, r2]
  }

  return status;
 801481c:	2327      	movs	r3, #39	@ 0x27
 801481e:	18fb      	adds	r3, r7, r3
 8014820:	781b      	ldrb	r3, [r3, #0]
}
 8014822:	0018      	movs	r0, r3
 8014824:	46bd      	mov	sp, r7
 8014826:	b00a      	add	sp, #40	@ 0x28
 8014828:	bd80      	pop	{r7, pc}
 801482a:	46c0      	nop			@ (mov r8, r8)
 801482c:	fe00e800 	.word	0xfe00e800

08014830 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8014830:	b590      	push	{r4, r7, lr}
 8014832:	b087      	sub	sp, #28
 8014834:	af00      	add	r7, sp, #0
 8014836:	60f8      	str	r0, [r7, #12]
 8014838:	0008      	movs	r0, r1
 801483a:	0011      	movs	r1, r2
 801483c:	607b      	str	r3, [r7, #4]
 801483e:	240a      	movs	r4, #10
 8014840:	193b      	adds	r3, r7, r4
 8014842:	1c02      	adds	r2, r0, #0
 8014844:	801a      	strh	r2, [r3, #0]
 8014846:	2009      	movs	r0, #9
 8014848:	183b      	adds	r3, r7, r0
 801484a:	1c0a      	adds	r2, r1, #0
 801484c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 801484e:	193b      	adds	r3, r7, r4
 8014850:	881b      	ldrh	r3, [r3, #0]
 8014852:	059b      	lsls	r3, r3, #22
 8014854:	0d9a      	lsrs	r2, r3, #22
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8014856:	183b      	adds	r3, r7, r0
 8014858:	781b      	ldrb	r3, [r3, #0]
 801485a:	0419      	lsls	r1, r3, #16
 801485c:	23ff      	movs	r3, #255	@ 0xff
 801485e:	041b      	lsls	r3, r3, #16
 8014860:	400b      	ands	r3, r1
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8014862:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8014864:	687b      	ldr	r3, [r7, #4]
 8014866:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8014868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801486a:	4313      	orrs	r3, r2
 801486c:	005b      	lsls	r3, r3, #1
 801486e:	085b      	lsrs	r3, r3, #1
 8014870:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8014872:	68fb      	ldr	r3, [r7, #12]
 8014874:	681b      	ldr	r3, [r3, #0]
 8014876:	685b      	ldr	r3, [r3, #4]
 8014878:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801487a:	0d51      	lsrs	r1, r2, #21
 801487c:	2280      	movs	r2, #128	@ 0x80
 801487e:	00d2      	lsls	r2, r2, #3
 8014880:	400a      	ands	r2, r1
 8014882:	4907      	ldr	r1, [pc, #28]	@ (80148a0 <I2C_TransferConfig+0x70>)
 8014884:	430a      	orrs	r2, r1
 8014886:	43d2      	mvns	r2, r2
 8014888:	401a      	ands	r2, r3
 801488a:	0011      	movs	r1, r2
 801488c:	68fb      	ldr	r3, [r7, #12]
 801488e:	681b      	ldr	r3, [r3, #0]
 8014890:	697a      	ldr	r2, [r7, #20]
 8014892:	430a      	orrs	r2, r1
 8014894:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8014896:	46c0      	nop			@ (mov r8, r8)
 8014898:	46bd      	mov	sp, r7
 801489a:	b007      	add	sp, #28
 801489c:	bd90      	pop	{r4, r7, pc}
 801489e:	46c0      	nop			@ (mov r8, r8)
 80148a0:	03ff63ff 	.word	0x03ff63ff

080148a4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80148a4:	b580      	push	{r7, lr}
 80148a6:	b082      	sub	sp, #8
 80148a8:	af00      	add	r7, sp, #0
 80148aa:	6078      	str	r0, [r7, #4]
 80148ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80148ae:	687b      	ldr	r3, [r7, #4]
 80148b0:	2241      	movs	r2, #65	@ 0x41
 80148b2:	5c9b      	ldrb	r3, [r3, r2]
 80148b4:	b2db      	uxtb	r3, r3
 80148b6:	2b20      	cmp	r3, #32
 80148b8:	d138      	bne.n	801492c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80148ba:	687b      	ldr	r3, [r7, #4]
 80148bc:	2240      	movs	r2, #64	@ 0x40
 80148be:	5c9b      	ldrb	r3, [r3, r2]
 80148c0:	2b01      	cmp	r3, #1
 80148c2:	d101      	bne.n	80148c8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80148c4:	2302      	movs	r3, #2
 80148c6:	e032      	b.n	801492e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80148c8:	687b      	ldr	r3, [r7, #4]
 80148ca:	2240      	movs	r2, #64	@ 0x40
 80148cc:	2101      	movs	r1, #1
 80148ce:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80148d0:	687b      	ldr	r3, [r7, #4]
 80148d2:	2241      	movs	r2, #65	@ 0x41
 80148d4:	2124      	movs	r1, #36	@ 0x24
 80148d6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80148d8:	687b      	ldr	r3, [r7, #4]
 80148da:	681b      	ldr	r3, [r3, #0]
 80148dc:	681a      	ldr	r2, [r3, #0]
 80148de:	687b      	ldr	r3, [r7, #4]
 80148e0:	681b      	ldr	r3, [r3, #0]
 80148e2:	2101      	movs	r1, #1
 80148e4:	438a      	bics	r2, r1
 80148e6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80148e8:	687b      	ldr	r3, [r7, #4]
 80148ea:	681b      	ldr	r3, [r3, #0]
 80148ec:	681a      	ldr	r2, [r3, #0]
 80148ee:	687b      	ldr	r3, [r7, #4]
 80148f0:	681b      	ldr	r3, [r3, #0]
 80148f2:	4911      	ldr	r1, [pc, #68]	@ (8014938 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80148f4:	400a      	ands	r2, r1
 80148f6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80148f8:	687b      	ldr	r3, [r7, #4]
 80148fa:	681b      	ldr	r3, [r3, #0]
 80148fc:	6819      	ldr	r1, [r3, #0]
 80148fe:	687b      	ldr	r3, [r7, #4]
 8014900:	681b      	ldr	r3, [r3, #0]
 8014902:	683a      	ldr	r2, [r7, #0]
 8014904:	430a      	orrs	r2, r1
 8014906:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8014908:	687b      	ldr	r3, [r7, #4]
 801490a:	681b      	ldr	r3, [r3, #0]
 801490c:	681a      	ldr	r2, [r3, #0]
 801490e:	687b      	ldr	r3, [r7, #4]
 8014910:	681b      	ldr	r3, [r3, #0]
 8014912:	2101      	movs	r1, #1
 8014914:	430a      	orrs	r2, r1
 8014916:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8014918:	687b      	ldr	r3, [r7, #4]
 801491a:	2241      	movs	r2, #65	@ 0x41
 801491c:	2120      	movs	r1, #32
 801491e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8014920:	687b      	ldr	r3, [r7, #4]
 8014922:	2240      	movs	r2, #64	@ 0x40
 8014924:	2100      	movs	r1, #0
 8014926:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8014928:	2300      	movs	r3, #0
 801492a:	e000      	b.n	801492e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 801492c:	2302      	movs	r3, #2
  }
}
 801492e:	0018      	movs	r0, r3
 8014930:	46bd      	mov	sp, r7
 8014932:	b002      	add	sp, #8
 8014934:	bd80      	pop	{r7, pc}
 8014936:	46c0      	nop			@ (mov r8, r8)
 8014938:	ffffefff 	.word	0xffffefff

0801493c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 801493c:	b580      	push	{r7, lr}
 801493e:	b084      	sub	sp, #16
 8014940:	af00      	add	r7, sp, #0
 8014942:	6078      	str	r0, [r7, #4]
 8014944:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8014946:	687b      	ldr	r3, [r7, #4]
 8014948:	2241      	movs	r2, #65	@ 0x41
 801494a:	5c9b      	ldrb	r3, [r3, r2]
 801494c:	b2db      	uxtb	r3, r3
 801494e:	2b20      	cmp	r3, #32
 8014950:	d139      	bne.n	80149c6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8014952:	687b      	ldr	r3, [r7, #4]
 8014954:	2240      	movs	r2, #64	@ 0x40
 8014956:	5c9b      	ldrb	r3, [r3, r2]
 8014958:	2b01      	cmp	r3, #1
 801495a:	d101      	bne.n	8014960 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 801495c:	2302      	movs	r3, #2
 801495e:	e033      	b.n	80149c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8014960:	687b      	ldr	r3, [r7, #4]
 8014962:	2240      	movs	r2, #64	@ 0x40
 8014964:	2101      	movs	r1, #1
 8014966:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8014968:	687b      	ldr	r3, [r7, #4]
 801496a:	2241      	movs	r2, #65	@ 0x41
 801496c:	2124      	movs	r1, #36	@ 0x24
 801496e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8014970:	687b      	ldr	r3, [r7, #4]
 8014972:	681b      	ldr	r3, [r3, #0]
 8014974:	681a      	ldr	r2, [r3, #0]
 8014976:	687b      	ldr	r3, [r7, #4]
 8014978:	681b      	ldr	r3, [r3, #0]
 801497a:	2101      	movs	r1, #1
 801497c:	438a      	bics	r2, r1
 801497e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8014980:	687b      	ldr	r3, [r7, #4]
 8014982:	681b      	ldr	r3, [r3, #0]
 8014984:	681b      	ldr	r3, [r3, #0]
 8014986:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8014988:	68fb      	ldr	r3, [r7, #12]
 801498a:	4a11      	ldr	r2, [pc, #68]	@ (80149d0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 801498c:	4013      	ands	r3, r2
 801498e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8014990:	683b      	ldr	r3, [r7, #0]
 8014992:	021b      	lsls	r3, r3, #8
 8014994:	68fa      	ldr	r2, [r7, #12]
 8014996:	4313      	orrs	r3, r2
 8014998:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 801499a:	687b      	ldr	r3, [r7, #4]
 801499c:	681b      	ldr	r3, [r3, #0]
 801499e:	68fa      	ldr	r2, [r7, #12]
 80149a0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80149a2:	687b      	ldr	r3, [r7, #4]
 80149a4:	681b      	ldr	r3, [r3, #0]
 80149a6:	681a      	ldr	r2, [r3, #0]
 80149a8:	687b      	ldr	r3, [r7, #4]
 80149aa:	681b      	ldr	r3, [r3, #0]
 80149ac:	2101      	movs	r1, #1
 80149ae:	430a      	orrs	r2, r1
 80149b0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80149b2:	687b      	ldr	r3, [r7, #4]
 80149b4:	2241      	movs	r2, #65	@ 0x41
 80149b6:	2120      	movs	r1, #32
 80149b8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80149ba:	687b      	ldr	r3, [r7, #4]
 80149bc:	2240      	movs	r2, #64	@ 0x40
 80149be:	2100      	movs	r1, #0
 80149c0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80149c2:	2300      	movs	r3, #0
 80149c4:	e000      	b.n	80149c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80149c6:	2302      	movs	r3, #2
  }
}
 80149c8:	0018      	movs	r0, r3
 80149ca:	46bd      	mov	sp, r7
 80149cc:	b004      	add	sp, #16
 80149ce:	bd80      	pop	{r7, pc}
 80149d0:	fffff0ff 	.word	0xfffff0ff

080149d4 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 80149d4:	b580      	push	{r7, lr}
 80149d6:	b084      	sub	sp, #16
 80149d8:	af00      	add	r7, sp, #0
 80149da:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 80149dc:	687b      	ldr	r3, [r7, #4]
 80149de:	2b00      	cmp	r3, #0
 80149e0:	d101      	bne.n	80149e6 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 80149e2:	2301      	movs	r3, #1
 80149e4:	e137      	b.n	8014c56 <HAL_LPTIM_Init+0x282>
  }
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 80149e6:	687b      	ldr	r3, [r7, #4]
 80149e8:	2252      	movs	r2, #82	@ 0x52
 80149ea:	5c9b      	ldrb	r3, [r3, r2]
 80149ec:	b2db      	uxtb	r3, r3
 80149ee:	2b00      	cmp	r3, #0
 80149f0:	d107      	bne.n	8014a02 <HAL_LPTIM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 80149f2:	687b      	ldr	r3, [r7, #4]
 80149f4:	2251      	movs	r2, #81	@ 0x51
 80149f6:	2100      	movs	r1, #0
 80149f8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 80149fa:	687b      	ldr	r3, [r7, #4]
 80149fc:	0018      	movs	r0, r3
 80149fe:	f7f0 fb1f 	bl	8005040 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8014a02:	687b      	ldr	r3, [r7, #4]
 8014a04:	2252      	movs	r2, #82	@ 0x52
 8014a06:	2102      	movs	r1, #2
 8014a08:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8014a0a:	687b      	ldr	r3, [r7, #4]
 8014a0c:	681b      	ldr	r3, [r3, #0]
 8014a0e:	691a      	ldr	r2, [r3, #16]
 8014a10:	687b      	ldr	r3, [r7, #4]
 8014a12:	681b      	ldr	r3, [r3, #0]
 8014a14:	2101      	movs	r1, #1
 8014a16:	430a      	orrs	r2, r1
 8014a18:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8014a1a:	687b      	ldr	r3, [r7, #4]
 8014a1c:	681b      	ldr	r3, [r3, #0]
 8014a1e:	2280      	movs	r2, #128	@ 0x80
 8014a20:	0052      	lsls	r2, r2, #1
 8014a22:	605a      	str	r2, [r3, #4]

  /* Set the repetition counter */
  __HAL_LPTIM_REPETITIONCOUNTER_SET(hlptim, hlptim->Init.RepetitionCounter);
 8014a24:	687b      	ldr	r3, [r7, #4]
 8014a26:	681b      	ldr	r3, [r3, #0]
 8014a28:	687a      	ldr	r2, [r7, #4]
 8014a2a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8014a2c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Wait for the completion of the write operation to the LPTIM_RCR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 8014a2e:	2380      	movs	r3, #128	@ 0x80
 8014a30:	005a      	lsls	r2, r3, #1
 8014a32:	687b      	ldr	r3, [r7, #4]
 8014a34:	0011      	movs	r1, r2
 8014a36:	0018      	movs	r0, r3
 8014a38:	f001 f82c 	bl	8015a94 <LPTIM_WaitForFlag>
 8014a3c:	0003      	movs	r3, r0
 8014a3e:	2b03      	cmp	r3, #3
 8014a40:	d101      	bne.n	8014a46 <HAL_LPTIM_Init+0x72>
  {
    return HAL_TIMEOUT;
 8014a42:	2303      	movs	r3, #3
 8014a44:	e107      	b.n	8014c56 <HAL_LPTIM_Init+0x282>
  }


  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8014a46:	687b      	ldr	r3, [r7, #4]
 8014a48:	681b      	ldr	r3, [r3, #0]
 8014a4a:	2210      	movs	r2, #16
 8014a4c:	605a      	str	r2, [r3, #4]

  /* Set LPTIM Period */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, hlptim->Init.Period);
 8014a4e:	687b      	ldr	r3, [r7, #4]
 8014a50:	681b      	ldr	r3, [r3, #0]
 8014a52:	687a      	ldr	r2, [r7, #4]
 8014a54:	6a12      	ldr	r2, [r2, #32]
 8014a56:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8014a58:	687b      	ldr	r3, [r7, #4]
 8014a5a:	2110      	movs	r1, #16
 8014a5c:	0018      	movs	r0, r3
 8014a5e:	f001 f819 	bl	8015a94 <LPTIM_WaitForFlag>
 8014a62:	0003      	movs	r3, r0
 8014a64:	2b03      	cmp	r3, #3
 8014a66:	d101      	bne.n	8014a6c <HAL_LPTIM_Init+0x98>
  {
    return HAL_TIMEOUT;
 8014a68:	2303      	movs	r3, #3
 8014a6a:	e0f4      	b.n	8014c56 <HAL_LPTIM_Init+0x282>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8014a6c:	687b      	ldr	r3, [r7, #4]
 8014a6e:	681b      	ldr	r3, [r3, #0]
 8014a70:	4a7b      	ldr	r2, [pc, #492]	@ (8014c60 <HAL_LPTIM_Init+0x28c>)
 8014a72:	4293      	cmp	r3, r2
 8014a74:	d004      	beq.n	8014a80 <HAL_LPTIM_Init+0xac>
 8014a76:	687b      	ldr	r3, [r7, #4]
 8014a78:	681b      	ldr	r3, [r3, #0]
 8014a7a:	4a7a      	ldr	r2, [pc, #488]	@ (8014c64 <HAL_LPTIM_Init+0x290>)
 8014a7c:	4293      	cmp	r3, r2
 8014a7e:	d101      	bne.n	8014a84 <HAL_LPTIM_Init+0xb0>
 8014a80:	2301      	movs	r3, #1
 8014a82:	e000      	b.n	8014a86 <HAL_LPTIM_Init+0xb2>
 8014a84:	2300      	movs	r3, #0
 8014a86:	2b01      	cmp	r3, #1
 8014a88:	d122      	bne.n	8014ad0 <HAL_LPTIM_Init+0xfc>
 8014a8a:	687b      	ldr	r3, [r7, #4]
 8014a8c:	681b      	ldr	r3, [r3, #0]
 8014a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014a90:	2202      	movs	r2, #2
 8014a92:	4013      	ands	r3, r2
 8014a94:	d14e      	bne.n	8014b34 <HAL_LPTIM_Init+0x160>
 8014a96:	687b      	ldr	r3, [r7, #4]
 8014a98:	681b      	ldr	r3, [r3, #0]
 8014a9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014a9c:	2380      	movs	r3, #128	@ 0x80
 8014a9e:	029b      	lsls	r3, r3, #10
 8014aa0:	4013      	ands	r3, r2
 8014aa2:	d147      	bne.n	8014b34 <HAL_LPTIM_Init+0x160>
 8014aa4:	687b      	ldr	r3, [r7, #4]
 8014aa6:	681b      	ldr	r3, [r3, #0]
 8014aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014aaa:	2202      	movs	r2, #2
 8014aac:	4013      	ands	r3, r2
 8014aae:	d141      	bne.n	8014b34 <HAL_LPTIM_Init+0x160>
 8014ab0:	687b      	ldr	r3, [r7, #4]
 8014ab2:	681b      	ldr	r3, [r3, #0]
 8014ab4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014ab6:	2380      	movs	r3, #128	@ 0x80
 8014ab8:	029b      	lsls	r3, r3, #10
 8014aba:	4013      	ands	r3, r2
 8014abc:	d13a      	bne.n	8014b34 <HAL_LPTIM_Init+0x160>
 8014abe:	687b      	ldr	r3, [r7, #4]
 8014ac0:	681b      	ldr	r3, [r3, #0]
 8014ac2:	691a      	ldr	r2, [r3, #16]
 8014ac4:	687b      	ldr	r3, [r7, #4]
 8014ac6:	681b      	ldr	r3, [r3, #0]
 8014ac8:	2101      	movs	r1, #1
 8014aca:	438a      	bics	r2, r1
 8014acc:	611a      	str	r2, [r3, #16]
 8014ace:	e031      	b.n	8014b34 <HAL_LPTIM_Init+0x160>
 8014ad0:	687b      	ldr	r3, [r7, #4]
 8014ad2:	681b      	ldr	r3, [r3, #0]
 8014ad4:	4a62      	ldr	r2, [pc, #392]	@ (8014c60 <HAL_LPTIM_Init+0x28c>)
 8014ad6:	4293      	cmp	r3, r2
 8014ad8:	d009      	beq.n	8014aee <HAL_LPTIM_Init+0x11a>
 8014ada:	687b      	ldr	r3, [r7, #4]
 8014adc:	681b      	ldr	r3, [r3, #0]
 8014ade:	4a62      	ldr	r2, [pc, #392]	@ (8014c68 <HAL_LPTIM_Init+0x294>)
 8014ae0:	4293      	cmp	r3, r2
 8014ae2:	d004      	beq.n	8014aee <HAL_LPTIM_Init+0x11a>
 8014ae4:	687b      	ldr	r3, [r7, #4]
 8014ae6:	681b      	ldr	r3, [r3, #0]
 8014ae8:	4a5e      	ldr	r2, [pc, #376]	@ (8014c64 <HAL_LPTIM_Init+0x290>)
 8014aea:	4293      	cmp	r3, r2
 8014aec:	d101      	bne.n	8014af2 <HAL_LPTIM_Init+0x11e>
 8014aee:	2301      	movs	r3, #1
 8014af0:	e000      	b.n	8014af4 <HAL_LPTIM_Init+0x120>
 8014af2:	2300      	movs	r3, #0
 8014af4:	2b01      	cmp	r3, #1
 8014af6:	d115      	bne.n	8014b24 <HAL_LPTIM_Init+0x150>
 8014af8:	687b      	ldr	r3, [r7, #4]
 8014afa:	681b      	ldr	r3, [r3, #0]
 8014afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014afe:	2202      	movs	r2, #2
 8014b00:	4013      	ands	r3, r2
 8014b02:	d117      	bne.n	8014b34 <HAL_LPTIM_Init+0x160>
 8014b04:	687b      	ldr	r3, [r7, #4]
 8014b06:	681b      	ldr	r3, [r3, #0]
 8014b08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014b0a:	2380      	movs	r3, #128	@ 0x80
 8014b0c:	029b      	lsls	r3, r3, #10
 8014b0e:	4013      	ands	r3, r2
 8014b10:	d110      	bne.n	8014b34 <HAL_LPTIM_Init+0x160>
 8014b12:	687b      	ldr	r3, [r7, #4]
 8014b14:	681b      	ldr	r3, [r3, #0]
 8014b16:	691a      	ldr	r2, [r3, #16]
 8014b18:	687b      	ldr	r3, [r7, #4]
 8014b1a:	681b      	ldr	r3, [r3, #0]
 8014b1c:	2101      	movs	r1, #1
 8014b1e:	438a      	bics	r2, r1
 8014b20:	611a      	str	r2, [r3, #16]
 8014b22:	e007      	b.n	8014b34 <HAL_LPTIM_Init+0x160>
 8014b24:	687b      	ldr	r3, [r7, #4]
 8014b26:	681b      	ldr	r3, [r3, #0]
 8014b28:	691a      	ldr	r2, [r3, #16]
 8014b2a:	687b      	ldr	r3, [r7, #4]
 8014b2c:	681b      	ldr	r3, [r3, #0]
 8014b2e:	2101      	movs	r1, #1
 8014b30:	438a      	bics	r2, r1
 8014b32:	611a      	str	r2, [r3, #16]

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8014b34:	687b      	ldr	r3, [r7, #4]
 8014b36:	681b      	ldr	r3, [r3, #0]
 8014b38:	68db      	ldr	r3, [r3, #12]
 8014b3a:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8014b3c:	687b      	ldr	r3, [r7, #4]
 8014b3e:	685b      	ldr	r3, [r3, #4]
 8014b40:	2b01      	cmp	r3, #1
 8014b42:	d005      	beq.n	8014b50 <HAL_LPTIM_Init+0x17c>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8014b44:	687b      	ldr	r3, [r7, #4]
 8014b46:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014b48:	2380      	movs	r3, #128	@ 0x80
 8014b4a:	041b      	lsls	r3, r3, #16
 8014b4c:	429a      	cmp	r2, r3
 8014b4e:	d103      	bne.n	8014b58 <HAL_LPTIM_Init+0x184>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8014b50:	68fb      	ldr	r3, [r7, #12]
 8014b52:	221e      	movs	r2, #30
 8014b54:	4393      	bics	r3, r2
 8014b56:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8014b58:	687b      	ldr	r3, [r7, #4]
 8014b5a:	695b      	ldr	r3, [r3, #20]
 8014b5c:	4a43      	ldr	r2, [pc, #268]	@ (8014c6c <HAL_LPTIM_Init+0x298>)
 8014b5e:	4293      	cmp	r3, r2
 8014b60:	d003      	beq.n	8014b6a <HAL_LPTIM_Init+0x196>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8014b62:	68fb      	ldr	r3, [r7, #12]
 8014b64:	4a42      	ldr	r2, [pc, #264]	@ (8014c70 <HAL_LPTIM_Init+0x29c>)
 8014b66:	4013      	ands	r3, r2
 8014b68:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8014b6a:	68fb      	ldr	r3, [r7, #12]
 8014b6c:	4a41      	ldr	r2, [pc, #260]	@ (8014c74 <HAL_LPTIM_Init+0x2a0>)
 8014b6e:	4013      	ands	r3, r2
 8014b70:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8014b72:	687b      	ldr	r3, [r7, #4]
 8014b74:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8014b76:	687b      	ldr	r3, [r7, #4]
 8014b78:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8014b7a:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8014b7c:	687b      	ldr	r3, [r7, #4]
 8014b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.Clock.Prescaler |
 8014b80:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8014b82:	687b      	ldr	r3, [r7, #4]
 8014b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8014b86:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8014b88:	68fa      	ldr	r2, [r7, #12]
 8014b8a:	4313      	orrs	r3, r2
 8014b8c:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8014b8e:	687b      	ldr	r3, [r7, #4]
 8014b90:	685b      	ldr	r3, [r3, #4]
 8014b92:	2b00      	cmp	r3, #0
 8014b94:	d107      	bne.n	8014ba6 <HAL_LPTIM_Init+0x1d2>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8014b96:	687b      	ldr	r3, [r7, #4]
 8014b98:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8014b9a:	687b      	ldr	r3, [r7, #4]
 8014b9c:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8014b9e:	4313      	orrs	r3, r2
 8014ba0:	68fa      	ldr	r2, [r7, #12]
 8014ba2:	4313      	orrs	r3, r2
 8014ba4:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8014ba6:	687b      	ldr	r3, [r7, #4]
 8014ba8:	685b      	ldr	r3, [r3, #4]
 8014baa:	2b01      	cmp	r3, #1
 8014bac:	d005      	beq.n	8014bba <HAL_LPTIM_Init+0x1e6>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8014bae:	687b      	ldr	r3, [r7, #4]
 8014bb0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014bb2:	2380      	movs	r3, #128	@ 0x80
 8014bb4:	041b      	lsls	r3, r3, #16
 8014bb6:	429a      	cmp	r2, r3
 8014bb8:	d107      	bne.n	8014bca <HAL_LPTIM_Init+0x1f6>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8014bba:	687b      	ldr	r3, [r7, #4]
 8014bbc:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8014bbe:	687b      	ldr	r3, [r7, #4]
 8014bc0:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8014bc2:	4313      	orrs	r3, r2
 8014bc4:	68fa      	ldr	r2, [r7, #12]
 8014bc6:	4313      	orrs	r3, r2
 8014bc8:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8014bca:	687b      	ldr	r3, [r7, #4]
 8014bcc:	695b      	ldr	r3, [r3, #20]
 8014bce:	4a27      	ldr	r2, [pc, #156]	@ (8014c6c <HAL_LPTIM_Init+0x298>)
 8014bd0:	4293      	cmp	r3, r2
 8014bd2:	d00a      	beq.n	8014bea <HAL_LPTIM_Init+0x216>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8014bd4:	687b      	ldr	r3, [r7, #4]
 8014bd6:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8014bd8:	687b      	ldr	r3, [r7, #4]
 8014bda:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8014bdc:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8014bde:	687b      	ldr	r3, [r7, #4]
 8014be0:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8014be2:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8014be4:	68fa      	ldr	r2, [r7, #12]
 8014be6:	4313      	orrs	r3, r2
 8014be8:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8014bea:	687b      	ldr	r3, [r7, #4]
 8014bec:	681b      	ldr	r3, [r3, #0]
 8014bee:	68fa      	ldr	r2, [r7, #12]
 8014bf0:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
#if defined(LPTIM3)
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM3))
 8014bf2:	687b      	ldr	r3, [r7, #4]
 8014bf4:	681b      	ldr	r3, [r3, #0]
 8014bf6:	4a1a      	ldr	r2, [pc, #104]	@ (8014c60 <HAL_LPTIM_Init+0x28c>)
 8014bf8:	4293      	cmp	r3, r2
 8014bfa:	d004      	beq.n	8014c06 <HAL_LPTIM_Init+0x232>
 8014bfc:	687b      	ldr	r3, [r7, #4]
 8014bfe:	681b      	ldr	r3, [r3, #0]
 8014c00:	4a18      	ldr	r2, [pc, #96]	@ (8014c64 <HAL_LPTIM_Init+0x290>)
 8014c02:	4293      	cmp	r3, r2
 8014c04:	d108      	bne.n	8014c18 <HAL_LPTIM_Init+0x244>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8014c06:	687b      	ldr	r3, [r7, #4]
 8014c08:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8014c0a:	687b      	ldr	r3, [r7, #4]
 8014c0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014c0e:	687b      	ldr	r3, [r7, #4]
 8014c10:	681b      	ldr	r3, [r3, #0]
 8014c12:	430a      	orrs	r2, r1
 8014c14:	625a      	str	r2, [r3, #36]	@ 0x24
 8014c16:	e009      	b.n	8014c2c <HAL_LPTIM_Init+0x258>
  }
  else
  {
    if (hlptim->Instance == LPTIM2)
 8014c18:	687b      	ldr	r3, [r7, #4]
 8014c1a:	681b      	ldr	r3, [r3, #0]
 8014c1c:	4a12      	ldr	r2, [pc, #72]	@ (8014c68 <HAL_LPTIM_Init+0x294>)
 8014c1e:	4293      	cmp	r3, r2
 8014c20:	d104      	bne.n	8014c2c <HAL_LPTIM_Init+0x258>
    {
      /* Check LPTIM Input1 source */
      assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

      /* Configure LPTIM Input1 source */
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8014c22:	687b      	ldr	r3, [r7, #4]
 8014c24:	681b      	ldr	r3, [r3, #0]
 8014c26:	687a      	ldr	r2, [r7, #4]
 8014c28:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8014c2a:	625a      	str	r2, [r3, #36]	@ 0x24
    }
  }

  /* Initialize the LPTIM channels state */
  LPTIM_CHANNEL_STATE_SET_ALL(hlptim, HAL_LPTIM_CHANNEL_STATE_READY);
 8014c2c:	687b      	ldr	r3, [r7, #4]
 8014c2e:	2253      	movs	r2, #83	@ 0x53
 8014c30:	2101      	movs	r1, #1
 8014c32:	5499      	strb	r1, [r3, r2]
 8014c34:	687b      	ldr	r3, [r7, #4]
 8014c36:	2254      	movs	r2, #84	@ 0x54
 8014c38:	2101      	movs	r1, #1
 8014c3a:	5499      	strb	r1, [r3, r2]
 8014c3c:	687b      	ldr	r3, [r7, #4]
 8014c3e:	2255      	movs	r2, #85	@ 0x55
 8014c40:	2101      	movs	r1, #1
 8014c42:	5499      	strb	r1, [r3, r2]
 8014c44:	687b      	ldr	r3, [r7, #4]
 8014c46:	2256      	movs	r2, #86	@ 0x56
 8014c48:	2101      	movs	r1, #1
 8014c4a:	5499      	strb	r1, [r3, r2]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8014c4c:	687b      	ldr	r3, [r7, #4]
 8014c4e:	2252      	movs	r2, #82	@ 0x52
 8014c50:	2101      	movs	r1, #1
 8014c52:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8014c54:	2300      	movs	r3, #0
}
 8014c56:	0018      	movs	r0, r3
 8014c58:	46bd      	mov	sp, r7
 8014c5a:	b004      	add	sp, #16
 8014c5c:	bd80      	pop	{r7, pc}
 8014c5e:	46c0      	nop			@ (mov r8, r8)
 8014c60:	40007c00 	.word	0x40007c00
 8014c64:	40009000 	.word	0x40009000
 8014c68:	40009400 	.word	0x40009400
 8014c6c:	0000ffff 	.word	0x0000ffff
 8014c70:	ffff1f3f 	.word	0xffff1f3f
 8014c74:	ff39f1fe 	.word	0xff39f1fe

08014c78 <HAL_LPTIM_DeInit>:
  * @brief  DeInitialize the LPTIM peripheral.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_DeInit(LPTIM_HandleTypeDef *hlptim)
{
 8014c78:	b580      	push	{r7, lr}
 8014c7a:	b082      	sub	sp, #8
 8014c7c:	af00      	add	r7, sp, #0
 8014c7e:	6078      	str	r0, [r7, #4]
  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8014c80:	687b      	ldr	r3, [r7, #4]
 8014c82:	2b00      	cmp	r3, #0
 8014c84:	d101      	bne.n	8014c8a <HAL_LPTIM_DeInit+0x12>
  {
    return HAL_ERROR;
 8014c86:	2301      	movs	r3, #1
 8014c88:	e135      	b.n	8014ef6 <HAL_LPTIM_DeInit+0x27e>
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8014c8a:	687b      	ldr	r3, [r7, #4]
 8014c8c:	2252      	movs	r2, #82	@ 0x52
 8014c8e:	2102      	movs	r1, #2
 8014c90:	5499      	strb	r1, [r3, r2]

  __HAL_LPTIM_ENABLE(hlptim);
 8014c92:	687b      	ldr	r3, [r7, #4]
 8014c94:	681b      	ldr	r3, [r3, #0]
 8014c96:	691a      	ldr	r2, [r3, #16]
 8014c98:	687b      	ldr	r3, [r7, #4]
 8014c9a:	681b      	ldr	r3, [r3, #0]
 8014c9c:	2101      	movs	r1, #1
 8014c9e:	430a      	orrs	r2, r1
 8014ca0:	611a      	str	r2, [r3, #16]
  if (IS_LPTIM_CC2_INSTANCE(hlptim->Instance))
 8014ca2:	687b      	ldr	r3, [r7, #4]
 8014ca4:	681b      	ldr	r3, [r3, #0]
 8014ca6:	4a96      	ldr	r2, [pc, #600]	@ (8014f00 <HAL_LPTIM_DeInit+0x288>)
 8014ca8:	4293      	cmp	r3, r2
 8014caa:	d009      	beq.n	8014cc0 <HAL_LPTIM_DeInit+0x48>
 8014cac:	687b      	ldr	r3, [r7, #4]
 8014cae:	681b      	ldr	r3, [r3, #0]
 8014cb0:	4a94      	ldr	r2, [pc, #592]	@ (8014f04 <HAL_LPTIM_DeInit+0x28c>)
 8014cb2:	4293      	cmp	r3, r2
 8014cb4:	d004      	beq.n	8014cc0 <HAL_LPTIM_DeInit+0x48>
 8014cb6:	687b      	ldr	r3, [r7, #4]
 8014cb8:	681b      	ldr	r3, [r3, #0]
 8014cba:	4a93      	ldr	r2, [pc, #588]	@ (8014f08 <HAL_LPTIM_DeInit+0x290>)
 8014cbc:	4293      	cmp	r3, r2
 8014cbe:	d103      	bne.n	8014cc8 <HAL_LPTIM_DeInit+0x50>
  {
    hlptim->Instance->CCMR1 = 0;
 8014cc0:	687b      	ldr	r3, [r7, #4]
 8014cc2:	681b      	ldr	r3, [r3, #0]
 8014cc4:	2200      	movs	r2, #0
 8014cc6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 8014cc8:	687b      	ldr	r3, [r7, #4]
 8014cca:	681b      	ldr	r3, [r3, #0]
 8014ccc:	2208      	movs	r2, #8
 8014cce:	605a      	str	r2, [r3, #4]

  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_1, 0);
 8014cd0:	687b      	ldr	r3, [r7, #4]
 8014cd2:	681b      	ldr	r3, [r3, #0]
 8014cd4:	2200      	movs	r2, #0
 8014cd6:	615a      	str	r2, [r3, #20]
  /* Wait for the completion of the write operation to the LPTIM_CCR1 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP1OK) == HAL_TIMEOUT)
 8014cd8:	687b      	ldr	r3, [r7, #4]
 8014cda:	2108      	movs	r1, #8
 8014cdc:	0018      	movs	r0, r3
 8014cde:	f000 fed9 	bl	8015a94 <LPTIM_WaitForFlag>
 8014ce2:	0003      	movs	r3, r0
 8014ce4:	2b03      	cmp	r3, #3
 8014ce6:	d101      	bne.n	8014cec <HAL_LPTIM_DeInit+0x74>
  {
    return HAL_TIMEOUT;
 8014ce8:	2303      	movs	r3, #3
 8014cea:	e104      	b.n	8014ef6 <HAL_LPTIM_DeInit+0x27e>
  }

  if (IS_LPTIM_CC2_INSTANCE(hlptim->Instance))
 8014cec:	687b      	ldr	r3, [r7, #4]
 8014cee:	681b      	ldr	r3, [r3, #0]
 8014cf0:	4a83      	ldr	r2, [pc, #524]	@ (8014f00 <HAL_LPTIM_DeInit+0x288>)
 8014cf2:	4293      	cmp	r3, r2
 8014cf4:	d009      	beq.n	8014d0a <HAL_LPTIM_DeInit+0x92>
 8014cf6:	687b      	ldr	r3, [r7, #4]
 8014cf8:	681b      	ldr	r3, [r3, #0]
 8014cfa:	4a82      	ldr	r2, [pc, #520]	@ (8014f04 <HAL_LPTIM_DeInit+0x28c>)
 8014cfc:	4293      	cmp	r3, r2
 8014cfe:	d004      	beq.n	8014d0a <HAL_LPTIM_DeInit+0x92>
 8014d00:	687b      	ldr	r3, [r7, #4]
 8014d02:	681b      	ldr	r3, [r3, #0]
 8014d04:	4a80      	ldr	r2, [pc, #512]	@ (8014f08 <HAL_LPTIM_DeInit+0x290>)
 8014d06:	4293      	cmp	r3, r2
 8014d08:	d114      	bne.n	8014d34 <HAL_LPTIM_DeInit+0xbc>
  {
    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP2OK);
 8014d0a:	687b      	ldr	r3, [r7, #4]
 8014d0c:	681b      	ldr	r3, [r3, #0]
 8014d0e:	2280      	movs	r2, #128	@ 0x80
 8014d10:	0312      	lsls	r2, r2, #12
 8014d12:	605a      	str	r2, [r3, #4]

    __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_2, 0);
 8014d14:	687b      	ldr	r3, [r7, #4]
 8014d16:	681b      	ldr	r3, [r3, #0]
 8014d18:	2200      	movs	r2, #0
 8014d1a:	635a      	str	r2, [r3, #52]	@ 0x34
    /* Wait for the completion of the write operation to the LPTIM_CCR2 register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP2OK) == HAL_TIMEOUT)
 8014d1c:	2380      	movs	r3, #128	@ 0x80
 8014d1e:	031a      	lsls	r2, r3, #12
 8014d20:	687b      	ldr	r3, [r7, #4]
 8014d22:	0011      	movs	r1, r2
 8014d24:	0018      	movs	r0, r3
 8014d26:	f000 feb5 	bl	8015a94 <LPTIM_WaitForFlag>
 8014d2a:	0003      	movs	r3, r0
 8014d2c:	2b03      	cmp	r3, #3
 8014d2e:	d101      	bne.n	8014d34 <HAL_LPTIM_DeInit+0xbc>
    {
      return HAL_TIMEOUT;
 8014d30:	2303      	movs	r3, #3
 8014d32:	e0e0      	b.n	8014ef6 <HAL_LPTIM_DeInit+0x27e>
    }
  }

  if (IS_LPTIM_CC3_INSTANCE(hlptim->Instance))
 8014d34:	687b      	ldr	r3, [r7, #4]
 8014d36:	681b      	ldr	r3, [r3, #0]
 8014d38:	4a71      	ldr	r2, [pc, #452]	@ (8014f00 <HAL_LPTIM_DeInit+0x288>)
 8014d3a:	4293      	cmp	r3, r2
 8014d3c:	d004      	beq.n	8014d48 <HAL_LPTIM_DeInit+0xd0>
 8014d3e:	687b      	ldr	r3, [r7, #4]
 8014d40:	681b      	ldr	r3, [r3, #0]
 8014d42:	4a71      	ldr	r2, [pc, #452]	@ (8014f08 <HAL_LPTIM_DeInit+0x290>)
 8014d44:	4293      	cmp	r3, r2
 8014d46:	d118      	bne.n	8014d7a <HAL_LPTIM_DeInit+0x102>
  {
    hlptim->Instance->CCMR2 = 0;
 8014d48:	687b      	ldr	r3, [r7, #4]
 8014d4a:	681b      	ldr	r3, [r3, #0]
 8014d4c:	2200      	movs	r2, #0
 8014d4e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP3OK);
 8014d50:	687b      	ldr	r3, [r7, #4]
 8014d52:	681b      	ldr	r3, [r3, #0]
 8014d54:	2280      	movs	r2, #128	@ 0x80
 8014d56:	0352      	lsls	r2, r2, #13
 8014d58:	605a      	str	r2, [r3, #4]

    __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_3, 0);
 8014d5a:	687b      	ldr	r3, [r7, #4]
 8014d5c:	681b      	ldr	r3, [r3, #0]
 8014d5e:	2200      	movs	r2, #0
 8014d60:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Wait for the completion of the write operation to the LPTIM_CCR3 register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP3OK) == HAL_TIMEOUT)
 8014d62:	2380      	movs	r3, #128	@ 0x80
 8014d64:	035a      	lsls	r2, r3, #13
 8014d66:	687b      	ldr	r3, [r7, #4]
 8014d68:	0011      	movs	r1, r2
 8014d6a:	0018      	movs	r0, r3
 8014d6c:	f000 fe92 	bl	8015a94 <LPTIM_WaitForFlag>
 8014d70:	0003      	movs	r3, r0
 8014d72:	2b03      	cmp	r3, #3
 8014d74:	d101      	bne.n	8014d7a <HAL_LPTIM_DeInit+0x102>
    {
      return HAL_TIMEOUT;
 8014d76:	2303      	movs	r3, #3
 8014d78:	e0bd      	b.n	8014ef6 <HAL_LPTIM_DeInit+0x27e>
    }
  }

  if (IS_LPTIM_CC4_INSTANCE(hlptim->Instance))
 8014d7a:	687b      	ldr	r3, [r7, #4]
 8014d7c:	681b      	ldr	r3, [r3, #0]
 8014d7e:	4a60      	ldr	r2, [pc, #384]	@ (8014f00 <HAL_LPTIM_DeInit+0x288>)
 8014d80:	4293      	cmp	r3, r2
 8014d82:	d004      	beq.n	8014d8e <HAL_LPTIM_DeInit+0x116>
 8014d84:	687b      	ldr	r3, [r7, #4]
 8014d86:	681b      	ldr	r3, [r3, #0]
 8014d88:	4a5f      	ldr	r2, [pc, #380]	@ (8014f08 <HAL_LPTIM_DeInit+0x290>)
 8014d8a:	4293      	cmp	r3, r2
 8014d8c:	d118      	bne.n	8014dc0 <HAL_LPTIM_DeInit+0x148>
  {
    hlptim->Instance->CCMR2 = 0;
 8014d8e:	687b      	ldr	r3, [r7, #4]
 8014d90:	681b      	ldr	r3, [r3, #0]
 8014d92:	2200      	movs	r2, #0
 8014d94:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP4OK);
 8014d96:	687b      	ldr	r3, [r7, #4]
 8014d98:	681b      	ldr	r3, [r3, #0]
 8014d9a:	2280      	movs	r2, #128	@ 0x80
 8014d9c:	0392      	lsls	r2, r2, #14
 8014d9e:	605a      	str	r2, [r3, #4]

    __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_4, 0);
 8014da0:	687b      	ldr	r3, [r7, #4]
 8014da2:	681b      	ldr	r3, [r3, #0]
 8014da4:	2200      	movs	r2, #0
 8014da6:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Wait for the completion of the write operation to the LPTIM_CCR4 register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP4OK) == HAL_TIMEOUT)
 8014da8:	2380      	movs	r3, #128	@ 0x80
 8014daa:	039a      	lsls	r2, r3, #14
 8014dac:	687b      	ldr	r3, [r7, #4]
 8014dae:	0011      	movs	r1, r2
 8014db0:	0018      	movs	r0, r3
 8014db2:	f000 fe6f 	bl	8015a94 <LPTIM_WaitForFlag>
 8014db6:	0003      	movs	r3, r0
 8014db8:	2b03      	cmp	r3, #3
 8014dba:	d101      	bne.n	8014dc0 <HAL_LPTIM_DeInit+0x148>
    {
      return HAL_TIMEOUT;
 8014dbc:	2303      	movs	r3, #3
 8014dbe:	e09a      	b.n	8014ef6 <HAL_LPTIM_DeInit+0x27e>
    }
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8014dc0:	687b      	ldr	r3, [r7, #4]
 8014dc2:	681b      	ldr	r3, [r3, #0]
 8014dc4:	2210      	movs	r2, #16
 8014dc6:	605a      	str	r2, [r3, #4]

  __HAL_LPTIM_AUTORELOAD_SET(hlptim, 0);
 8014dc8:	687b      	ldr	r3, [r7, #4]
 8014dca:	681b      	ldr	r3, [r3, #0]
 8014dcc:	2200      	movs	r2, #0
 8014dce:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8014dd0:	687b      	ldr	r3, [r7, #4]
 8014dd2:	2110      	movs	r1, #16
 8014dd4:	0018      	movs	r0, r3
 8014dd6:	f000 fe5d 	bl	8015a94 <LPTIM_WaitForFlag>
 8014dda:	0003      	movs	r3, r0
 8014ddc:	2b03      	cmp	r3, #3
 8014dde:	d101      	bne.n	8014de4 <HAL_LPTIM_DeInit+0x16c>
  {
    return HAL_TIMEOUT;
 8014de0:	2303      	movs	r3, #3
 8014de2:	e088      	b.n	8014ef6 <HAL_LPTIM_DeInit+0x27e>
  }

  /* Disable the LPTIM Peripheral Clock */
  __HAL_LPTIM_DISABLE(hlptim);
 8014de4:	687b      	ldr	r3, [r7, #4]
 8014de6:	681b      	ldr	r3, [r3, #0]
 8014de8:	4a45      	ldr	r2, [pc, #276]	@ (8014f00 <HAL_LPTIM_DeInit+0x288>)
 8014dea:	4293      	cmp	r3, r2
 8014dec:	d004      	beq.n	8014df8 <HAL_LPTIM_DeInit+0x180>
 8014dee:	687b      	ldr	r3, [r7, #4]
 8014df0:	681b      	ldr	r3, [r3, #0]
 8014df2:	4a45      	ldr	r2, [pc, #276]	@ (8014f08 <HAL_LPTIM_DeInit+0x290>)
 8014df4:	4293      	cmp	r3, r2
 8014df6:	d101      	bne.n	8014dfc <HAL_LPTIM_DeInit+0x184>
 8014df8:	2301      	movs	r3, #1
 8014dfa:	e000      	b.n	8014dfe <HAL_LPTIM_DeInit+0x186>
 8014dfc:	2300      	movs	r3, #0
 8014dfe:	2b01      	cmp	r3, #1
 8014e00:	d122      	bne.n	8014e48 <HAL_LPTIM_DeInit+0x1d0>
 8014e02:	687b      	ldr	r3, [r7, #4]
 8014e04:	681b      	ldr	r3, [r3, #0]
 8014e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014e08:	2202      	movs	r2, #2
 8014e0a:	4013      	ands	r3, r2
 8014e0c:	d14e      	bne.n	8014eac <HAL_LPTIM_DeInit+0x234>
 8014e0e:	687b      	ldr	r3, [r7, #4]
 8014e10:	681b      	ldr	r3, [r3, #0]
 8014e12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014e14:	2380      	movs	r3, #128	@ 0x80
 8014e16:	029b      	lsls	r3, r3, #10
 8014e18:	4013      	ands	r3, r2
 8014e1a:	d147      	bne.n	8014eac <HAL_LPTIM_DeInit+0x234>
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	681b      	ldr	r3, [r3, #0]
 8014e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014e22:	2202      	movs	r2, #2
 8014e24:	4013      	ands	r3, r2
 8014e26:	d141      	bne.n	8014eac <HAL_LPTIM_DeInit+0x234>
 8014e28:	687b      	ldr	r3, [r7, #4]
 8014e2a:	681b      	ldr	r3, [r3, #0]
 8014e2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014e2e:	2380      	movs	r3, #128	@ 0x80
 8014e30:	029b      	lsls	r3, r3, #10
 8014e32:	4013      	ands	r3, r2
 8014e34:	d13a      	bne.n	8014eac <HAL_LPTIM_DeInit+0x234>
 8014e36:	687b      	ldr	r3, [r7, #4]
 8014e38:	681b      	ldr	r3, [r3, #0]
 8014e3a:	691a      	ldr	r2, [r3, #16]
 8014e3c:	687b      	ldr	r3, [r7, #4]
 8014e3e:	681b      	ldr	r3, [r3, #0]
 8014e40:	2101      	movs	r1, #1
 8014e42:	438a      	bics	r2, r1
 8014e44:	611a      	str	r2, [r3, #16]
 8014e46:	e031      	b.n	8014eac <HAL_LPTIM_DeInit+0x234>
 8014e48:	687b      	ldr	r3, [r7, #4]
 8014e4a:	681b      	ldr	r3, [r3, #0]
 8014e4c:	4a2c      	ldr	r2, [pc, #176]	@ (8014f00 <HAL_LPTIM_DeInit+0x288>)
 8014e4e:	4293      	cmp	r3, r2
 8014e50:	d009      	beq.n	8014e66 <HAL_LPTIM_DeInit+0x1ee>
 8014e52:	687b      	ldr	r3, [r7, #4]
 8014e54:	681b      	ldr	r3, [r3, #0]
 8014e56:	4a2b      	ldr	r2, [pc, #172]	@ (8014f04 <HAL_LPTIM_DeInit+0x28c>)
 8014e58:	4293      	cmp	r3, r2
 8014e5a:	d004      	beq.n	8014e66 <HAL_LPTIM_DeInit+0x1ee>
 8014e5c:	687b      	ldr	r3, [r7, #4]
 8014e5e:	681b      	ldr	r3, [r3, #0]
 8014e60:	4a29      	ldr	r2, [pc, #164]	@ (8014f08 <HAL_LPTIM_DeInit+0x290>)
 8014e62:	4293      	cmp	r3, r2
 8014e64:	d101      	bne.n	8014e6a <HAL_LPTIM_DeInit+0x1f2>
 8014e66:	2301      	movs	r3, #1
 8014e68:	e000      	b.n	8014e6c <HAL_LPTIM_DeInit+0x1f4>
 8014e6a:	2300      	movs	r3, #0
 8014e6c:	2b01      	cmp	r3, #1
 8014e6e:	d115      	bne.n	8014e9c <HAL_LPTIM_DeInit+0x224>
 8014e70:	687b      	ldr	r3, [r7, #4]
 8014e72:	681b      	ldr	r3, [r3, #0]
 8014e74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014e76:	2202      	movs	r2, #2
 8014e78:	4013      	ands	r3, r2
 8014e7a:	d117      	bne.n	8014eac <HAL_LPTIM_DeInit+0x234>
 8014e7c:	687b      	ldr	r3, [r7, #4]
 8014e7e:	681b      	ldr	r3, [r3, #0]
 8014e80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014e82:	2380      	movs	r3, #128	@ 0x80
 8014e84:	029b      	lsls	r3, r3, #10
 8014e86:	4013      	ands	r3, r2
 8014e88:	d110      	bne.n	8014eac <HAL_LPTIM_DeInit+0x234>
 8014e8a:	687b      	ldr	r3, [r7, #4]
 8014e8c:	681b      	ldr	r3, [r3, #0]
 8014e8e:	691a      	ldr	r2, [r3, #16]
 8014e90:	687b      	ldr	r3, [r7, #4]
 8014e92:	681b      	ldr	r3, [r3, #0]
 8014e94:	2101      	movs	r1, #1
 8014e96:	438a      	bics	r2, r1
 8014e98:	611a      	str	r2, [r3, #16]
 8014e9a:	e007      	b.n	8014eac <HAL_LPTIM_DeInit+0x234>
 8014e9c:	687b      	ldr	r3, [r7, #4]
 8014e9e:	681b      	ldr	r3, [r3, #0]
 8014ea0:	691a      	ldr	r2, [r3, #16]
 8014ea2:	687b      	ldr	r3, [r7, #4]
 8014ea4:	681b      	ldr	r3, [r3, #0]
 8014ea6:	2101      	movs	r1, #1
 8014ea8:	438a      	bics	r2, r1
 8014eaa:	611a      	str	r2, [r3, #16]

  hlptim->Instance->CFGR = 0;
 8014eac:	687b      	ldr	r3, [r7, #4]
 8014eae:	681b      	ldr	r3, [r3, #0]
 8014eb0:	2200      	movs	r2, #0
 8014eb2:	60da      	str	r2, [r3, #12]
  hlptim->Instance->CFGR2 = 0;
 8014eb4:	687b      	ldr	r3, [r7, #4]
 8014eb6:	681b      	ldr	r3, [r3, #0]
 8014eb8:	2200      	movs	r2, #0
 8014eba:	625a      	str	r2, [r3, #36]	@ 0x24

  /* DeInit the low level hardware: CLOCK, NVIC.*/
  hlptim->MspDeInitCallback(hlptim);
#else
  /* DeInit the low level hardware: CLOCK, NVIC.*/
  HAL_LPTIM_MspDeInit(hlptim);
 8014ebc:	687b      	ldr	r3, [r7, #4]
 8014ebe:	0018      	movs	r0, r3
 8014ec0:	f7f0 f93a 	bl	8005138 <HAL_LPTIM_MspDeInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */

  /* Change the LPTIM channels state */
  LPTIM_CHANNEL_STATE_SET_ALL(hlptim, HAL_LPTIM_CHANNEL_STATE_RESET);
 8014ec4:	687b      	ldr	r3, [r7, #4]
 8014ec6:	2253      	movs	r2, #83	@ 0x53
 8014ec8:	2100      	movs	r1, #0
 8014eca:	5499      	strb	r1, [r3, r2]
 8014ecc:	687b      	ldr	r3, [r7, #4]
 8014ece:	2254      	movs	r2, #84	@ 0x54
 8014ed0:	2100      	movs	r1, #0
 8014ed2:	5499      	strb	r1, [r3, r2]
 8014ed4:	687b      	ldr	r3, [r7, #4]
 8014ed6:	2255      	movs	r2, #85	@ 0x55
 8014ed8:	2100      	movs	r1, #0
 8014eda:	5499      	strb	r1, [r3, r2]
 8014edc:	687b      	ldr	r3, [r7, #4]
 8014ede:	2256      	movs	r2, #86	@ 0x56
 8014ee0:	2100      	movs	r1, #0
 8014ee2:	5499      	strb	r1, [r3, r2]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_RESET;
 8014ee4:	687b      	ldr	r3, [r7, #4]
 8014ee6:	2252      	movs	r2, #82	@ 0x52
 8014ee8:	2100      	movs	r1, #0
 8014eea:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hlptim);
 8014eec:	687b      	ldr	r3, [r7, #4]
 8014eee:	2251      	movs	r2, #81	@ 0x51
 8014ef0:	2100      	movs	r1, #0
 8014ef2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8014ef4:	2300      	movs	r3, #0
}
 8014ef6:	0018      	movs	r0, r3
 8014ef8:	46bd      	mov	sp, r7
 8014efa:	b002      	add	sp, #8
 8014efc:	bd80      	pop	{r7, pc}
 8014efe:	46c0      	nop			@ (mov r8, r8)
 8014f00:	40007c00 	.word	0x40007c00
 8014f04:	40009400 	.word	0x40009400
 8014f08:	40009000 	.word	0x40009000

08014f0c <HAL_LPTIM_PWM_Start_IT>:
  *            @arg LPTIM_CHANNEL_3: LPTIM Channel 3 selected
  *            @arg LPTIM_CHANNEL_4: LPTIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Channel)
{
 8014f0c:	b580      	push	{r7, lr}
 8014f0e:	b082      	sub	sp, #8
 8014f10:	af00      	add	r7, sp, #0
 8014f12:	6078      	str	r0, [r7, #4]
 8014f14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_CCX_INSTANCE(hlptim->Instance, Channel));

  /* Check LPTIM channel state */
  if (LPTIM_CHANNEL_STATE_GET(hlptim, Channel) != HAL_LPTIM_CHANNEL_STATE_READY)
 8014f16:	683b      	ldr	r3, [r7, #0]
 8014f18:	2b00      	cmp	r3, #0
 8014f1a:	d108      	bne.n	8014f2e <HAL_LPTIM_PWM_Start_IT+0x22>
 8014f1c:	687b      	ldr	r3, [r7, #4]
 8014f1e:	2253      	movs	r2, #83	@ 0x53
 8014f20:	5c9b      	ldrb	r3, [r3, r2]
 8014f22:	b2db      	uxtb	r3, r3
 8014f24:	3b01      	subs	r3, #1
 8014f26:	1e5a      	subs	r2, r3, #1
 8014f28:	4193      	sbcs	r3, r2
 8014f2a:	b2db      	uxtb	r3, r3
 8014f2c:	e01f      	b.n	8014f6e <HAL_LPTIM_PWM_Start_IT+0x62>
 8014f2e:	683b      	ldr	r3, [r7, #0]
 8014f30:	2b01      	cmp	r3, #1
 8014f32:	d108      	bne.n	8014f46 <HAL_LPTIM_PWM_Start_IT+0x3a>
 8014f34:	687b      	ldr	r3, [r7, #4]
 8014f36:	2254      	movs	r2, #84	@ 0x54
 8014f38:	5c9b      	ldrb	r3, [r3, r2]
 8014f3a:	b2db      	uxtb	r3, r3
 8014f3c:	3b01      	subs	r3, #1
 8014f3e:	1e5a      	subs	r2, r3, #1
 8014f40:	4193      	sbcs	r3, r2
 8014f42:	b2db      	uxtb	r3, r3
 8014f44:	e013      	b.n	8014f6e <HAL_LPTIM_PWM_Start_IT+0x62>
 8014f46:	683b      	ldr	r3, [r7, #0]
 8014f48:	2b02      	cmp	r3, #2
 8014f4a:	d108      	bne.n	8014f5e <HAL_LPTIM_PWM_Start_IT+0x52>
 8014f4c:	687b      	ldr	r3, [r7, #4]
 8014f4e:	2255      	movs	r2, #85	@ 0x55
 8014f50:	5c9b      	ldrb	r3, [r3, r2]
 8014f52:	b2db      	uxtb	r3, r3
 8014f54:	3b01      	subs	r3, #1
 8014f56:	1e5a      	subs	r2, r3, #1
 8014f58:	4193      	sbcs	r3, r2
 8014f5a:	b2db      	uxtb	r3, r3
 8014f5c:	e007      	b.n	8014f6e <HAL_LPTIM_PWM_Start_IT+0x62>
 8014f5e:	687b      	ldr	r3, [r7, #4]
 8014f60:	2256      	movs	r2, #86	@ 0x56
 8014f62:	5c9b      	ldrb	r3, [r3, r2]
 8014f64:	b2db      	uxtb	r3, r3
 8014f66:	3b01      	subs	r3, #1
 8014f68:	1e5a      	subs	r2, r3, #1
 8014f6a:	4193      	sbcs	r3, r2
 8014f6c:	b2db      	uxtb	r3, r3
 8014f6e:	2b00      	cmp	r3, #0
 8014f70:	d001      	beq.n	8014f76 <HAL_LPTIM_PWM_Start_IT+0x6a>
  {
    return HAL_ERROR;
 8014f72:	2301      	movs	r3, #1
 8014f74:	e0dc      	b.n	8015130 <HAL_LPTIM_PWM_Start_IT+0x224>
  }

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8014f76:	687b      	ldr	r3, [r7, #4]
 8014f78:	2252      	movs	r2, #82	@ 0x52
 8014f7a:	2102      	movs	r1, #2
 8014f7c:	5499      	strb	r1, [r3, r2]

  /* Set the LPTIM channel state */
  LPTIM_CHANNEL_STATE_SET(hlptim, Channel, HAL_LPTIM_CHANNEL_STATE_BUSY);
 8014f7e:	683b      	ldr	r3, [r7, #0]
 8014f80:	2b00      	cmp	r3, #0
 8014f82:	d104      	bne.n	8014f8e <HAL_LPTIM_PWM_Start_IT+0x82>
 8014f84:	687b      	ldr	r3, [r7, #4]
 8014f86:	2253      	movs	r2, #83	@ 0x53
 8014f88:	2102      	movs	r1, #2
 8014f8a:	5499      	strb	r1, [r3, r2]
 8014f8c:	e013      	b.n	8014fb6 <HAL_LPTIM_PWM_Start_IT+0xaa>
 8014f8e:	683b      	ldr	r3, [r7, #0]
 8014f90:	2b01      	cmp	r3, #1
 8014f92:	d104      	bne.n	8014f9e <HAL_LPTIM_PWM_Start_IT+0x92>
 8014f94:	687b      	ldr	r3, [r7, #4]
 8014f96:	2254      	movs	r2, #84	@ 0x54
 8014f98:	2102      	movs	r1, #2
 8014f9a:	5499      	strb	r1, [r3, r2]
 8014f9c:	e00b      	b.n	8014fb6 <HAL_LPTIM_PWM_Start_IT+0xaa>
 8014f9e:	683b      	ldr	r3, [r7, #0]
 8014fa0:	2b02      	cmp	r3, #2
 8014fa2:	d104      	bne.n	8014fae <HAL_LPTIM_PWM_Start_IT+0xa2>
 8014fa4:	687b      	ldr	r3, [r7, #4]
 8014fa6:	2255      	movs	r2, #85	@ 0x55
 8014fa8:	2102      	movs	r1, #2
 8014faa:	5499      	strb	r1, [r3, r2]
 8014fac:	e003      	b.n	8014fb6 <HAL_LPTIM_PWM_Start_IT+0xaa>
 8014fae:	687b      	ldr	r3, [r7, #4]
 8014fb0:	2256      	movs	r2, #86	@ 0x56
 8014fb2:	2102      	movs	r1, #2
 8014fb4:	5499      	strb	r1, [r3, r2]

  /* Reset WAVE bit to set PWM mode */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
 8014fb6:	687b      	ldr	r3, [r7, #4]
 8014fb8:	681b      	ldr	r3, [r3, #0]
 8014fba:	68da      	ldr	r2, [r3, #12]
 8014fbc:	687b      	ldr	r3, [r7, #4]
 8014fbe:	681b      	ldr	r3, [r3, #0]
 8014fc0:	495d      	ldr	r1, [pc, #372]	@ (8015138 <HAL_LPTIM_PWM_Start_IT+0x22c>)
 8014fc2:	400a      	ands	r2, r1
 8014fc4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8014fc6:	687b      	ldr	r3, [r7, #4]
 8014fc8:	681b      	ldr	r3, [r3, #0]
 8014fca:	691a      	ldr	r2, [r3, #16]
 8014fcc:	687b      	ldr	r3, [r7, #4]
 8014fce:	681b      	ldr	r3, [r3, #0]
 8014fd0:	2101      	movs	r1, #1
 8014fd2:	430a      	orrs	r2, r1
 8014fd4:	611a      	str	r2, [r3, #16]
  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 8014fd6:	687b      	ldr	r3, [r7, #4]
 8014fd8:	681b      	ldr	r3, [r3, #0]
 8014fda:	2280      	movs	r2, #128	@ 0x80
 8014fdc:	0452      	lsls	r2, r2, #17
 8014fde:	605a      	str	r2, [r3, #4]

  switch (Channel)
 8014fe0:	683b      	ldr	r3, [r7, #0]
 8014fe2:	2b03      	cmp	r3, #3
 8014fe4:	d02b      	beq.n	801503e <HAL_LPTIM_PWM_Start_IT+0x132>
 8014fe6:	683b      	ldr	r3, [r7, #0]
 8014fe8:	2b03      	cmp	r3, #3
 8014fea:	d831      	bhi.n	8015050 <HAL_LPTIM_PWM_Start_IT+0x144>
 8014fec:	683b      	ldr	r3, [r7, #0]
 8014fee:	2b02      	cmp	r3, #2
 8014ff0:	d01c      	beq.n	801502c <HAL_LPTIM_PWM_Start_IT+0x120>
 8014ff2:	683b      	ldr	r3, [r7, #0]
 8014ff4:	2b02      	cmp	r3, #2
 8014ff6:	d82b      	bhi.n	8015050 <HAL_LPTIM_PWM_Start_IT+0x144>
 8014ff8:	683b      	ldr	r3, [r7, #0]
 8014ffa:	2b00      	cmp	r3, #0
 8014ffc:	d003      	beq.n	8015006 <HAL_LPTIM_PWM_Start_IT+0xfa>
 8014ffe:	683b      	ldr	r3, [r7, #0]
 8015000:	2b01      	cmp	r3, #1
 8015002:	d00a      	beq.n	801501a <HAL_LPTIM_PWM_Start_IT+0x10e>
      /* Enable interrupt */
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP4OK | LPTIM_IT_CC4 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
                            LPTIM_IT_UPDATE);
      break;
    default:
      break;
 8015004:	e024      	b.n	8015050 <HAL_LPTIM_PWM_Start_IT+0x144>
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP1OK | LPTIM_IT_CC1 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 8015006:	687b      	ldr	r3, [r7, #4]
 8015008:	681b      	ldr	r3, [r3, #0]
 801500a:	689a      	ldr	r2, [r3, #8]
 801500c:	687b      	ldr	r3, [r7, #4]
 801500e:	681b      	ldr	r3, [r3, #0]
 8015010:	219c      	movs	r1, #156	@ 0x9c
 8015012:	31ff      	adds	r1, #255	@ 0xff
 8015014:	430a      	orrs	r2, r1
 8015016:	609a      	str	r2, [r3, #8]
      break;
 8015018:	e01b      	b.n	8015052 <HAL_LPTIM_PWM_Start_IT+0x146>
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP2OK | LPTIM_IT_CC2 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 801501a:	687b      	ldr	r3, [r7, #4]
 801501c:	681b      	ldr	r3, [r3, #0]
 801501e:	689a      	ldr	r2, [r3, #8]
 8015020:	687b      	ldr	r3, [r7, #4]
 8015022:	681b      	ldr	r3, [r3, #0]
 8015024:	4945      	ldr	r1, [pc, #276]	@ (801513c <HAL_LPTIM_PWM_Start_IT+0x230>)
 8015026:	430a      	orrs	r2, r1
 8015028:	609a      	str	r2, [r3, #8]
      break;
 801502a:	e012      	b.n	8015052 <HAL_LPTIM_PWM_Start_IT+0x146>
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP3OK | LPTIM_IT_CC3 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 801502c:	687b      	ldr	r3, [r7, #4]
 801502e:	681b      	ldr	r3, [r3, #0]
 8015030:	689a      	ldr	r2, [r3, #8]
 8015032:	687b      	ldr	r3, [r7, #4]
 8015034:	681b      	ldr	r3, [r3, #0]
 8015036:	4942      	ldr	r1, [pc, #264]	@ (8015140 <HAL_LPTIM_PWM_Start_IT+0x234>)
 8015038:	430a      	orrs	r2, r1
 801503a:	609a      	str	r2, [r3, #8]
      break;
 801503c:	e009      	b.n	8015052 <HAL_LPTIM_PWM_Start_IT+0x146>
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP4OK | LPTIM_IT_CC4 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 801503e:	687b      	ldr	r3, [r7, #4]
 8015040:	681b      	ldr	r3, [r3, #0]
 8015042:	689a      	ldr	r2, [r3, #8]
 8015044:	687b      	ldr	r3, [r7, #4]
 8015046:	681b      	ldr	r3, [r3, #0]
 8015048:	493e      	ldr	r1, [pc, #248]	@ (8015144 <HAL_LPTIM_PWM_Start_IT+0x238>)
 801504a:	430a      	orrs	r2, r1
 801504c:	609a      	str	r2, [r3, #8]
      break;
 801504e:	e000      	b.n	8015052 <HAL_LPTIM_PWM_Start_IT+0x146>
      break;
 8015050:	46c0      	nop			@ (mov r8, r8)
  }

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 8015052:	2380      	movs	r3, #128	@ 0x80
 8015054:	045a      	lsls	r2, r3, #17
 8015056:	687b      	ldr	r3, [r7, #4]
 8015058:	0011      	movs	r1, r2
 801505a:	0018      	movs	r0, r3
 801505c:	f000 fd1a 	bl	8015a94 <LPTIM_WaitForFlag>
 8015060:	0003      	movs	r3, r0
 8015062:	2b03      	cmp	r3, #3
 8015064:	d101      	bne.n	801506a <HAL_LPTIM_PWM_Start_IT+0x15e>
  {
    return HAL_TIMEOUT;
 8015066:	2303      	movs	r3, #3
 8015068:	e062      	b.n	8015130 <HAL_LPTIM_PWM_Start_IT+0x224>
  }

  /* If external trigger source is used, then enable external trigger interrupt */
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 801506a:	687b      	ldr	r3, [r7, #4]
 801506c:	695b      	ldr	r3, [r3, #20]
 801506e:	4a36      	ldr	r2, [pc, #216]	@ (8015148 <HAL_LPTIM_PWM_Start_IT+0x23c>)
 8015070:	4293      	cmp	r3, r2
 8015072:	d018      	beq.n	80150a6 <HAL_LPTIM_PWM_Start_IT+0x19a>
  {
    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 8015074:	687b      	ldr	r3, [r7, #4]
 8015076:	681b      	ldr	r3, [r3, #0]
 8015078:	2280      	movs	r2, #128	@ 0x80
 801507a:	0452      	lsls	r2, r2, #17
 801507c:	605a      	str	r2, [r3, #4]

    /* Enable external trigger interrupt */
    __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_EXTTRIG);
 801507e:	687b      	ldr	r3, [r7, #4]
 8015080:	681b      	ldr	r3, [r3, #0]
 8015082:	689a      	ldr	r2, [r3, #8]
 8015084:	687b      	ldr	r3, [r7, #4]
 8015086:	681b      	ldr	r3, [r3, #0]
 8015088:	2104      	movs	r1, #4
 801508a:	430a      	orrs	r2, r1
 801508c:	609a      	str	r2, [r3, #8]

    /* Wait for the completion of the write operation to the LPTIM_DIER register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 801508e:	2380      	movs	r3, #128	@ 0x80
 8015090:	045a      	lsls	r2, r3, #17
 8015092:	687b      	ldr	r3, [r7, #4]
 8015094:	0011      	movs	r1, r2
 8015096:	0018      	movs	r0, r3
 8015098:	f000 fcfc 	bl	8015a94 <LPTIM_WaitForFlag>
 801509c:	0003      	movs	r3, r0
 801509e:	2b03      	cmp	r3, #3
 80150a0:	d101      	bne.n	80150a6 <HAL_LPTIM_PWM_Start_IT+0x19a>
    {
      return HAL_TIMEOUT;
 80150a2:	2303      	movs	r3, #3
 80150a4:	e044      	b.n	8015130 <HAL_LPTIM_PWM_Start_IT+0x224>
    }
  }

  __HAL_LPTIM_CAPTURE_COMPARE_ENABLE(hlptim, Channel);
 80150a6:	683b      	ldr	r3, [r7, #0]
 80150a8:	2b03      	cmp	r3, #3
 80150aa:	d02b      	beq.n	8015104 <HAL_LPTIM_PWM_Start_IT+0x1f8>
 80150ac:	683b      	ldr	r3, [r7, #0]
 80150ae:	2b03      	cmp	r3, #3
 80150b0:	d831      	bhi.n	8015116 <HAL_LPTIM_PWM_Start_IT+0x20a>
 80150b2:	683b      	ldr	r3, [r7, #0]
 80150b4:	2b02      	cmp	r3, #2
 80150b6:	d01c      	beq.n	80150f2 <HAL_LPTIM_PWM_Start_IT+0x1e6>
 80150b8:	683b      	ldr	r3, [r7, #0]
 80150ba:	2b02      	cmp	r3, #2
 80150bc:	d82b      	bhi.n	8015116 <HAL_LPTIM_PWM_Start_IT+0x20a>
 80150be:	683b      	ldr	r3, [r7, #0]
 80150c0:	2b00      	cmp	r3, #0
 80150c2:	d003      	beq.n	80150cc <HAL_LPTIM_PWM_Start_IT+0x1c0>
 80150c4:	683b      	ldr	r3, [r7, #0]
 80150c6:	2b01      	cmp	r3, #1
 80150c8:	d009      	beq.n	80150de <HAL_LPTIM_PWM_Start_IT+0x1d2>
 80150ca:	e024      	b.n	8015116 <HAL_LPTIM_PWM_Start_IT+0x20a>
 80150cc:	687b      	ldr	r3, [r7, #4]
 80150ce:	681b      	ldr	r3, [r3, #0]
 80150d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80150d2:	687b      	ldr	r3, [r7, #4]
 80150d4:	681b      	ldr	r3, [r3, #0]
 80150d6:	2102      	movs	r1, #2
 80150d8:	430a      	orrs	r2, r1
 80150da:	62da      	str	r2, [r3, #44]	@ 0x2c
 80150dc:	e01b      	b.n	8015116 <HAL_LPTIM_PWM_Start_IT+0x20a>
 80150de:	687b      	ldr	r3, [r7, #4]
 80150e0:	681b      	ldr	r3, [r3, #0]
 80150e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80150e4:	687b      	ldr	r3, [r7, #4]
 80150e6:	681b      	ldr	r3, [r3, #0]
 80150e8:	2180      	movs	r1, #128	@ 0x80
 80150ea:	0289      	lsls	r1, r1, #10
 80150ec:	430a      	orrs	r2, r1
 80150ee:	62da      	str	r2, [r3, #44]	@ 0x2c
 80150f0:	e011      	b.n	8015116 <HAL_LPTIM_PWM_Start_IT+0x20a>
 80150f2:	687b      	ldr	r3, [r7, #4]
 80150f4:	681b      	ldr	r3, [r3, #0]
 80150f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80150f8:	687b      	ldr	r3, [r7, #4]
 80150fa:	681b      	ldr	r3, [r3, #0]
 80150fc:	2102      	movs	r1, #2
 80150fe:	430a      	orrs	r2, r1
 8015100:	631a      	str	r2, [r3, #48]	@ 0x30
 8015102:	e008      	b.n	8015116 <HAL_LPTIM_PWM_Start_IT+0x20a>
 8015104:	687b      	ldr	r3, [r7, #4]
 8015106:	681b      	ldr	r3, [r3, #0]
 8015108:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801510a:	687b      	ldr	r3, [r7, #4]
 801510c:	681b      	ldr	r3, [r3, #0]
 801510e:	2180      	movs	r1, #128	@ 0x80
 8015110:	0289      	lsls	r1, r1, #10
 8015112:	430a      	orrs	r2, r1
 8015114:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8015116:	687b      	ldr	r3, [r7, #4]
 8015118:	681b      	ldr	r3, [r3, #0]
 801511a:	691a      	ldr	r2, [r3, #16]
 801511c:	687b      	ldr	r3, [r7, #4]
 801511e:	681b      	ldr	r3, [r3, #0]
 8015120:	2104      	movs	r1, #4
 8015122:	430a      	orrs	r2, r1
 8015124:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8015126:	687b      	ldr	r3, [r7, #4]
 8015128:	2252      	movs	r2, #82	@ 0x52
 801512a:	2101      	movs	r1, #1
 801512c:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 801512e:	2300      	movs	r3, #0
}
 8015130:	0018      	movs	r0, r3
 8015132:	46bd      	mov	sp, r7
 8015134:	b002      	add	sp, #8
 8015136:	bd80      	pop	{r7, pc}
 8015138:	ffefffff 	.word	0xffefffff
 801513c:	00080392 	.word	0x00080392
 8015140:	00100592 	.word	0x00100592
 8015144:	00200992 	.word	0x00200992
 8015148:	0000ffff 	.word	0x0000ffff

0801514c <HAL_LPTIM_PWM_Stop_IT>:
  *            @arg LPTIM_CHANNEL_3: LPTIM Channel 3 selected
  *            @arg LPTIM_CHANNEL_4: LPTIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Stop_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Channel)
{
 801514c:	b580      	push	{r7, lr}
 801514e:	b082      	sub	sp, #8
 8015150:	af00      	add	r7, sp, #0
 8015152:	6078      	str	r0, [r7, #4]
 8015154:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_CCX_INSTANCE(hlptim->Instance, Channel));

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8015156:	687b      	ldr	r3, [r7, #4]
 8015158:	2252      	movs	r2, #82	@ 0x52
 801515a:	2102      	movs	r1, #2
 801515c:	5499      	strb	r1, [r3, r2]

  /* Disable LPTIM signal from the corresponding output pin */
  __HAL_LPTIM_CAPTURE_COMPARE_DISABLE(hlptim, Channel);
 801515e:	683b      	ldr	r3, [r7, #0]
 8015160:	2b03      	cmp	r3, #3
 8015162:	d02a      	beq.n	80151ba <HAL_LPTIM_PWM_Stop_IT+0x6e>
 8015164:	683b      	ldr	r3, [r7, #0]
 8015166:	2b03      	cmp	r3, #3
 8015168:	d82f      	bhi.n	80151ca <HAL_LPTIM_PWM_Stop_IT+0x7e>
 801516a:	683b      	ldr	r3, [r7, #0]
 801516c:	2b02      	cmp	r3, #2
 801516e:	d01b      	beq.n	80151a8 <HAL_LPTIM_PWM_Stop_IT+0x5c>
 8015170:	683b      	ldr	r3, [r7, #0]
 8015172:	2b02      	cmp	r3, #2
 8015174:	d829      	bhi.n	80151ca <HAL_LPTIM_PWM_Stop_IT+0x7e>
 8015176:	683b      	ldr	r3, [r7, #0]
 8015178:	2b00      	cmp	r3, #0
 801517a:	d003      	beq.n	8015184 <HAL_LPTIM_PWM_Stop_IT+0x38>
 801517c:	683b      	ldr	r3, [r7, #0]
 801517e:	2b01      	cmp	r3, #1
 8015180:	d009      	beq.n	8015196 <HAL_LPTIM_PWM_Stop_IT+0x4a>
 8015182:	e022      	b.n	80151ca <HAL_LPTIM_PWM_Stop_IT+0x7e>
 8015184:	687b      	ldr	r3, [r7, #4]
 8015186:	681b      	ldr	r3, [r3, #0]
 8015188:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801518a:	687b      	ldr	r3, [r7, #4]
 801518c:	681b      	ldr	r3, [r3, #0]
 801518e:	2102      	movs	r1, #2
 8015190:	438a      	bics	r2, r1
 8015192:	62da      	str	r2, [r3, #44]	@ 0x2c
 8015194:	e019      	b.n	80151ca <HAL_LPTIM_PWM_Stop_IT+0x7e>
 8015196:	687b      	ldr	r3, [r7, #4]
 8015198:	681b      	ldr	r3, [r3, #0]
 801519a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801519c:	687b      	ldr	r3, [r7, #4]
 801519e:	681b      	ldr	r3, [r3, #0]
 80151a0:	49b8      	ldr	r1, [pc, #736]	@ (8015484 <HAL_LPTIM_PWM_Stop_IT+0x338>)
 80151a2:	400a      	ands	r2, r1
 80151a4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80151a6:	e010      	b.n	80151ca <HAL_LPTIM_PWM_Stop_IT+0x7e>
 80151a8:	687b      	ldr	r3, [r7, #4]
 80151aa:	681b      	ldr	r3, [r3, #0]
 80151ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80151ae:	687b      	ldr	r3, [r7, #4]
 80151b0:	681b      	ldr	r3, [r3, #0]
 80151b2:	2102      	movs	r1, #2
 80151b4:	438a      	bics	r2, r1
 80151b6:	631a      	str	r2, [r3, #48]	@ 0x30
 80151b8:	e007      	b.n	80151ca <HAL_LPTIM_PWM_Stop_IT+0x7e>
 80151ba:	687b      	ldr	r3, [r7, #4]
 80151bc:	681b      	ldr	r3, [r3, #0]
 80151be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80151c0:	687b      	ldr	r3, [r7, #4]
 80151c2:	681b      	ldr	r3, [r3, #0]
 80151c4:	49af      	ldr	r1, [pc, #700]	@ (8015484 <HAL_LPTIM_PWM_Stop_IT+0x338>)
 80151c6:	400a      	ands	r2, r1
 80151c8:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 80151ca:	687b      	ldr	r3, [r7, #4]
 80151cc:	681b      	ldr	r3, [r3, #0]
 80151ce:	4aae      	ldr	r2, [pc, #696]	@ (8015488 <HAL_LPTIM_PWM_Stop_IT+0x33c>)
 80151d0:	4293      	cmp	r3, r2
 80151d2:	d004      	beq.n	80151de <HAL_LPTIM_PWM_Stop_IT+0x92>
 80151d4:	687b      	ldr	r3, [r7, #4]
 80151d6:	681b      	ldr	r3, [r3, #0]
 80151d8:	4aac      	ldr	r2, [pc, #688]	@ (801548c <HAL_LPTIM_PWM_Stop_IT+0x340>)
 80151da:	4293      	cmp	r3, r2
 80151dc:	d101      	bne.n	80151e2 <HAL_LPTIM_PWM_Stop_IT+0x96>
 80151de:	2301      	movs	r3, #1
 80151e0:	e000      	b.n	80151e4 <HAL_LPTIM_PWM_Stop_IT+0x98>
 80151e2:	2300      	movs	r3, #0
 80151e4:	2b01      	cmp	r3, #1
 80151e6:	d122      	bne.n	801522e <HAL_LPTIM_PWM_Stop_IT+0xe2>
 80151e8:	687b      	ldr	r3, [r7, #4]
 80151ea:	681b      	ldr	r3, [r3, #0]
 80151ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80151ee:	2202      	movs	r2, #2
 80151f0:	4013      	ands	r3, r2
 80151f2:	d14e      	bne.n	8015292 <HAL_LPTIM_PWM_Stop_IT+0x146>
 80151f4:	687b      	ldr	r3, [r7, #4]
 80151f6:	681b      	ldr	r3, [r3, #0]
 80151f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80151fa:	2380      	movs	r3, #128	@ 0x80
 80151fc:	029b      	lsls	r3, r3, #10
 80151fe:	4013      	ands	r3, r2
 8015200:	d147      	bne.n	8015292 <HAL_LPTIM_PWM_Stop_IT+0x146>
 8015202:	687b      	ldr	r3, [r7, #4]
 8015204:	681b      	ldr	r3, [r3, #0]
 8015206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015208:	2202      	movs	r2, #2
 801520a:	4013      	ands	r3, r2
 801520c:	d141      	bne.n	8015292 <HAL_LPTIM_PWM_Stop_IT+0x146>
 801520e:	687b      	ldr	r3, [r7, #4]
 8015210:	681b      	ldr	r3, [r3, #0]
 8015212:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015214:	2380      	movs	r3, #128	@ 0x80
 8015216:	029b      	lsls	r3, r3, #10
 8015218:	4013      	ands	r3, r2
 801521a:	d13a      	bne.n	8015292 <HAL_LPTIM_PWM_Stop_IT+0x146>
 801521c:	687b      	ldr	r3, [r7, #4]
 801521e:	681b      	ldr	r3, [r3, #0]
 8015220:	691a      	ldr	r2, [r3, #16]
 8015222:	687b      	ldr	r3, [r7, #4]
 8015224:	681b      	ldr	r3, [r3, #0]
 8015226:	2101      	movs	r1, #1
 8015228:	438a      	bics	r2, r1
 801522a:	611a      	str	r2, [r3, #16]
 801522c:	e031      	b.n	8015292 <HAL_LPTIM_PWM_Stop_IT+0x146>
 801522e:	687b      	ldr	r3, [r7, #4]
 8015230:	681b      	ldr	r3, [r3, #0]
 8015232:	4a95      	ldr	r2, [pc, #596]	@ (8015488 <HAL_LPTIM_PWM_Stop_IT+0x33c>)
 8015234:	4293      	cmp	r3, r2
 8015236:	d009      	beq.n	801524c <HAL_LPTIM_PWM_Stop_IT+0x100>
 8015238:	687b      	ldr	r3, [r7, #4]
 801523a:	681b      	ldr	r3, [r3, #0]
 801523c:	4a94      	ldr	r2, [pc, #592]	@ (8015490 <HAL_LPTIM_PWM_Stop_IT+0x344>)
 801523e:	4293      	cmp	r3, r2
 8015240:	d004      	beq.n	801524c <HAL_LPTIM_PWM_Stop_IT+0x100>
 8015242:	687b      	ldr	r3, [r7, #4]
 8015244:	681b      	ldr	r3, [r3, #0]
 8015246:	4a91      	ldr	r2, [pc, #580]	@ (801548c <HAL_LPTIM_PWM_Stop_IT+0x340>)
 8015248:	4293      	cmp	r3, r2
 801524a:	d101      	bne.n	8015250 <HAL_LPTIM_PWM_Stop_IT+0x104>
 801524c:	2301      	movs	r3, #1
 801524e:	e000      	b.n	8015252 <HAL_LPTIM_PWM_Stop_IT+0x106>
 8015250:	2300      	movs	r3, #0
 8015252:	2b01      	cmp	r3, #1
 8015254:	d115      	bne.n	8015282 <HAL_LPTIM_PWM_Stop_IT+0x136>
 8015256:	687b      	ldr	r3, [r7, #4]
 8015258:	681b      	ldr	r3, [r3, #0]
 801525a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801525c:	2202      	movs	r2, #2
 801525e:	4013      	ands	r3, r2
 8015260:	d117      	bne.n	8015292 <HAL_LPTIM_PWM_Stop_IT+0x146>
 8015262:	687b      	ldr	r3, [r7, #4]
 8015264:	681b      	ldr	r3, [r3, #0]
 8015266:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015268:	2380      	movs	r3, #128	@ 0x80
 801526a:	029b      	lsls	r3, r3, #10
 801526c:	4013      	ands	r3, r2
 801526e:	d110      	bne.n	8015292 <HAL_LPTIM_PWM_Stop_IT+0x146>
 8015270:	687b      	ldr	r3, [r7, #4]
 8015272:	681b      	ldr	r3, [r3, #0]
 8015274:	691a      	ldr	r2, [r3, #16]
 8015276:	687b      	ldr	r3, [r7, #4]
 8015278:	681b      	ldr	r3, [r3, #0]
 801527a:	2101      	movs	r1, #1
 801527c:	438a      	bics	r2, r1
 801527e:	611a      	str	r2, [r3, #16]
 8015280:	e007      	b.n	8015292 <HAL_LPTIM_PWM_Stop_IT+0x146>
 8015282:	687b      	ldr	r3, [r7, #4]
 8015284:	681b      	ldr	r3, [r3, #0]
 8015286:	691a      	ldr	r2, [r3, #16]
 8015288:	687b      	ldr	r3, [r7, #4]
 801528a:	681b      	ldr	r3, [r3, #0]
 801528c:	2101      	movs	r1, #1
 801528e:	438a      	bics	r2, r1
 8015290:	611a      	str	r2, [r3, #16]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8015292:	687b      	ldr	r3, [r7, #4]
 8015294:	681b      	ldr	r3, [r3, #0]
 8015296:	691a      	ldr	r2, [r3, #16]
 8015298:	687b      	ldr	r3, [r7, #4]
 801529a:	681b      	ldr	r3, [r3, #0]
 801529c:	2101      	movs	r1, #1
 801529e:	430a      	orrs	r2, r1
 80152a0:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 80152a2:	687b      	ldr	r3, [r7, #4]
 80152a4:	681b      	ldr	r3, [r3, #0]
 80152a6:	2280      	movs	r2, #128	@ 0x80
 80152a8:	0452      	lsls	r2, r2, #17
 80152aa:	605a      	str	r2, [r3, #4]

  switch (Channel)
 80152ac:	683b      	ldr	r3, [r7, #0]
 80152ae:	2b03      	cmp	r3, #3
 80152b0:	d02a      	beq.n	8015308 <HAL_LPTIM_PWM_Stop_IT+0x1bc>
 80152b2:	683b      	ldr	r3, [r7, #0]
 80152b4:	2b03      	cmp	r3, #3
 80152b6:	d830      	bhi.n	801531a <HAL_LPTIM_PWM_Stop_IT+0x1ce>
 80152b8:	683b      	ldr	r3, [r7, #0]
 80152ba:	2b02      	cmp	r3, #2
 80152bc:	d01b      	beq.n	80152f6 <HAL_LPTIM_PWM_Stop_IT+0x1aa>
 80152be:	683b      	ldr	r3, [r7, #0]
 80152c0:	2b02      	cmp	r3, #2
 80152c2:	d82a      	bhi.n	801531a <HAL_LPTIM_PWM_Stop_IT+0x1ce>
 80152c4:	683b      	ldr	r3, [r7, #0]
 80152c6:	2b00      	cmp	r3, #0
 80152c8:	d003      	beq.n	80152d2 <HAL_LPTIM_PWM_Stop_IT+0x186>
 80152ca:	683b      	ldr	r3, [r7, #0]
 80152cc:	2b01      	cmp	r3, #1
 80152ce:	d009      	beq.n	80152e4 <HAL_LPTIM_PWM_Stop_IT+0x198>
      /* Disable interrupt */
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP4OK | LPTIM_IT_CC4 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
                             LPTIM_IT_UPDATE);
      break;
    default:
      break;
 80152d0:	e023      	b.n	801531a <HAL_LPTIM_PWM_Stop_IT+0x1ce>
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP1OK | LPTIM_IT_CC1 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 80152d2:	687b      	ldr	r3, [r7, #4]
 80152d4:	681b      	ldr	r3, [r3, #0]
 80152d6:	689a      	ldr	r2, [r3, #8]
 80152d8:	687b      	ldr	r3, [r7, #4]
 80152da:	681b      	ldr	r3, [r3, #0]
 80152dc:	496d      	ldr	r1, [pc, #436]	@ (8015494 <HAL_LPTIM_PWM_Stop_IT+0x348>)
 80152de:	400a      	ands	r2, r1
 80152e0:	609a      	str	r2, [r3, #8]
      break;
 80152e2:	e01b      	b.n	801531c <HAL_LPTIM_PWM_Stop_IT+0x1d0>
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP2OK | LPTIM_IT_CC2 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 80152e4:	687b      	ldr	r3, [r7, #4]
 80152e6:	681b      	ldr	r3, [r3, #0]
 80152e8:	689a      	ldr	r2, [r3, #8]
 80152ea:	687b      	ldr	r3, [r7, #4]
 80152ec:	681b      	ldr	r3, [r3, #0]
 80152ee:	496a      	ldr	r1, [pc, #424]	@ (8015498 <HAL_LPTIM_PWM_Stop_IT+0x34c>)
 80152f0:	400a      	ands	r2, r1
 80152f2:	609a      	str	r2, [r3, #8]
      break;
 80152f4:	e012      	b.n	801531c <HAL_LPTIM_PWM_Stop_IT+0x1d0>
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP3OK | LPTIM_IT_CC3 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 80152f6:	687b      	ldr	r3, [r7, #4]
 80152f8:	681b      	ldr	r3, [r3, #0]
 80152fa:	689a      	ldr	r2, [r3, #8]
 80152fc:	687b      	ldr	r3, [r7, #4]
 80152fe:	681b      	ldr	r3, [r3, #0]
 8015300:	4966      	ldr	r1, [pc, #408]	@ (801549c <HAL_LPTIM_PWM_Stop_IT+0x350>)
 8015302:	400a      	ands	r2, r1
 8015304:	609a      	str	r2, [r3, #8]
      break;
 8015306:	e009      	b.n	801531c <HAL_LPTIM_PWM_Stop_IT+0x1d0>
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP4OK | LPTIM_IT_CC4 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 8015308:	687b      	ldr	r3, [r7, #4]
 801530a:	681b      	ldr	r3, [r3, #0]
 801530c:	689a      	ldr	r2, [r3, #8]
 801530e:	687b      	ldr	r3, [r7, #4]
 8015310:	681b      	ldr	r3, [r3, #0]
 8015312:	4963      	ldr	r1, [pc, #396]	@ (80154a0 <HAL_LPTIM_PWM_Stop_IT+0x354>)
 8015314:	400a      	ands	r2, r1
 8015316:	609a      	str	r2, [r3, #8]
      break;
 8015318:	e000      	b.n	801531c <HAL_LPTIM_PWM_Stop_IT+0x1d0>
      break;
 801531a:	46c0      	nop			@ (mov r8, r8)
  }

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 801531c:	2380      	movs	r3, #128	@ 0x80
 801531e:	045a      	lsls	r2, r3, #17
 8015320:	687b      	ldr	r3, [r7, #4]
 8015322:	0011      	movs	r1, r2
 8015324:	0018      	movs	r0, r3
 8015326:	f000 fbb5 	bl	8015a94 <LPTIM_WaitForFlag>
 801532a:	0003      	movs	r3, r0
 801532c:	2b03      	cmp	r3, #3
 801532e:	d101      	bne.n	8015334 <HAL_LPTIM_PWM_Stop_IT+0x1e8>
  {
    return HAL_TIMEOUT;
 8015330:	2303      	movs	r3, #3
 8015332:	e0a2      	b.n	801547a <HAL_LPTIM_PWM_Stop_IT+0x32e>
  }

  /* If external trigger source is used, then enable external trigger interrupt */
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8015334:	687b      	ldr	r3, [r7, #4]
 8015336:	695b      	ldr	r3, [r3, #20]
 8015338:	4a5a      	ldr	r2, [pc, #360]	@ (80154a4 <HAL_LPTIM_PWM_Stop_IT+0x358>)
 801533a:	4293      	cmp	r3, r2
 801533c:	d018      	beq.n	8015370 <HAL_LPTIM_PWM_Stop_IT+0x224>
  {
    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 801533e:	687b      	ldr	r3, [r7, #4]
 8015340:	681b      	ldr	r3, [r3, #0]
 8015342:	2280      	movs	r2, #128	@ 0x80
 8015344:	0452      	lsls	r2, r2, #17
 8015346:	605a      	str	r2, [r3, #4]

    /* Enable external trigger interrupt */
    __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_EXTTRIG);
 8015348:	687b      	ldr	r3, [r7, #4]
 801534a:	681b      	ldr	r3, [r3, #0]
 801534c:	689a      	ldr	r2, [r3, #8]
 801534e:	687b      	ldr	r3, [r7, #4]
 8015350:	681b      	ldr	r3, [r3, #0]
 8015352:	2104      	movs	r1, #4
 8015354:	438a      	bics	r2, r1
 8015356:	609a      	str	r2, [r3, #8]

    /* Wait for the completion of the write operation to the LPTIM_DIER register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 8015358:	2380      	movs	r3, #128	@ 0x80
 801535a:	045a      	lsls	r2, r3, #17
 801535c:	687b      	ldr	r3, [r7, #4]
 801535e:	0011      	movs	r1, r2
 8015360:	0018      	movs	r0, r3
 8015362:	f000 fb97 	bl	8015a94 <LPTIM_WaitForFlag>
 8015366:	0003      	movs	r3, r0
 8015368:	2b03      	cmp	r3, #3
 801536a:	d101      	bne.n	8015370 <HAL_LPTIM_PWM_Stop_IT+0x224>
    {
      return HAL_TIMEOUT;
 801536c:	2303      	movs	r3, #3
 801536e:	e084      	b.n	801547a <HAL_LPTIM_PWM_Stop_IT+0x32e>
    }
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8015370:	687b      	ldr	r3, [r7, #4]
 8015372:	681b      	ldr	r3, [r3, #0]
 8015374:	4a44      	ldr	r2, [pc, #272]	@ (8015488 <HAL_LPTIM_PWM_Stop_IT+0x33c>)
 8015376:	4293      	cmp	r3, r2
 8015378:	d004      	beq.n	8015384 <HAL_LPTIM_PWM_Stop_IT+0x238>
 801537a:	687b      	ldr	r3, [r7, #4]
 801537c:	681b      	ldr	r3, [r3, #0]
 801537e:	4a43      	ldr	r2, [pc, #268]	@ (801548c <HAL_LPTIM_PWM_Stop_IT+0x340>)
 8015380:	4293      	cmp	r3, r2
 8015382:	d101      	bne.n	8015388 <HAL_LPTIM_PWM_Stop_IT+0x23c>
 8015384:	2301      	movs	r3, #1
 8015386:	e000      	b.n	801538a <HAL_LPTIM_PWM_Stop_IT+0x23e>
 8015388:	2300      	movs	r3, #0
 801538a:	2b01      	cmp	r3, #1
 801538c:	d122      	bne.n	80153d4 <HAL_LPTIM_PWM_Stop_IT+0x288>
 801538e:	687b      	ldr	r3, [r7, #4]
 8015390:	681b      	ldr	r3, [r3, #0]
 8015392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015394:	2202      	movs	r2, #2
 8015396:	4013      	ands	r3, r2
 8015398:	d14e      	bne.n	8015438 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 801539a:	687b      	ldr	r3, [r7, #4]
 801539c:	681b      	ldr	r3, [r3, #0]
 801539e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80153a0:	2380      	movs	r3, #128	@ 0x80
 80153a2:	029b      	lsls	r3, r3, #10
 80153a4:	4013      	ands	r3, r2
 80153a6:	d147      	bne.n	8015438 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 80153a8:	687b      	ldr	r3, [r7, #4]
 80153aa:	681b      	ldr	r3, [r3, #0]
 80153ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80153ae:	2202      	movs	r2, #2
 80153b0:	4013      	ands	r3, r2
 80153b2:	d141      	bne.n	8015438 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 80153b4:	687b      	ldr	r3, [r7, #4]
 80153b6:	681b      	ldr	r3, [r3, #0]
 80153b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80153ba:	2380      	movs	r3, #128	@ 0x80
 80153bc:	029b      	lsls	r3, r3, #10
 80153be:	4013      	ands	r3, r2
 80153c0:	d13a      	bne.n	8015438 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 80153c2:	687b      	ldr	r3, [r7, #4]
 80153c4:	681b      	ldr	r3, [r3, #0]
 80153c6:	691a      	ldr	r2, [r3, #16]
 80153c8:	687b      	ldr	r3, [r7, #4]
 80153ca:	681b      	ldr	r3, [r3, #0]
 80153cc:	2101      	movs	r1, #1
 80153ce:	438a      	bics	r2, r1
 80153d0:	611a      	str	r2, [r3, #16]
 80153d2:	e031      	b.n	8015438 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 80153d4:	687b      	ldr	r3, [r7, #4]
 80153d6:	681b      	ldr	r3, [r3, #0]
 80153d8:	4a2b      	ldr	r2, [pc, #172]	@ (8015488 <HAL_LPTIM_PWM_Stop_IT+0x33c>)
 80153da:	4293      	cmp	r3, r2
 80153dc:	d009      	beq.n	80153f2 <HAL_LPTIM_PWM_Stop_IT+0x2a6>
 80153de:	687b      	ldr	r3, [r7, #4]
 80153e0:	681b      	ldr	r3, [r3, #0]
 80153e2:	4a2b      	ldr	r2, [pc, #172]	@ (8015490 <HAL_LPTIM_PWM_Stop_IT+0x344>)
 80153e4:	4293      	cmp	r3, r2
 80153e6:	d004      	beq.n	80153f2 <HAL_LPTIM_PWM_Stop_IT+0x2a6>
 80153e8:	687b      	ldr	r3, [r7, #4]
 80153ea:	681b      	ldr	r3, [r3, #0]
 80153ec:	4a27      	ldr	r2, [pc, #156]	@ (801548c <HAL_LPTIM_PWM_Stop_IT+0x340>)
 80153ee:	4293      	cmp	r3, r2
 80153f0:	d101      	bne.n	80153f6 <HAL_LPTIM_PWM_Stop_IT+0x2aa>
 80153f2:	2301      	movs	r3, #1
 80153f4:	e000      	b.n	80153f8 <HAL_LPTIM_PWM_Stop_IT+0x2ac>
 80153f6:	2300      	movs	r3, #0
 80153f8:	2b01      	cmp	r3, #1
 80153fa:	d115      	bne.n	8015428 <HAL_LPTIM_PWM_Stop_IT+0x2dc>
 80153fc:	687b      	ldr	r3, [r7, #4]
 80153fe:	681b      	ldr	r3, [r3, #0]
 8015400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015402:	2202      	movs	r2, #2
 8015404:	4013      	ands	r3, r2
 8015406:	d117      	bne.n	8015438 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 8015408:	687b      	ldr	r3, [r7, #4]
 801540a:	681b      	ldr	r3, [r3, #0]
 801540c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801540e:	2380      	movs	r3, #128	@ 0x80
 8015410:	029b      	lsls	r3, r3, #10
 8015412:	4013      	ands	r3, r2
 8015414:	d110      	bne.n	8015438 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 8015416:	687b      	ldr	r3, [r7, #4]
 8015418:	681b      	ldr	r3, [r3, #0]
 801541a:	691a      	ldr	r2, [r3, #16]
 801541c:	687b      	ldr	r3, [r7, #4]
 801541e:	681b      	ldr	r3, [r3, #0]
 8015420:	2101      	movs	r1, #1
 8015422:	438a      	bics	r2, r1
 8015424:	611a      	str	r2, [r3, #16]
 8015426:	e007      	b.n	8015438 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 8015428:	687b      	ldr	r3, [r7, #4]
 801542a:	681b      	ldr	r3, [r3, #0]
 801542c:	691a      	ldr	r2, [r3, #16]
 801542e:	687b      	ldr	r3, [r7, #4]
 8015430:	681b      	ldr	r3, [r3, #0]
 8015432:	2101      	movs	r1, #1
 8015434:	438a      	bics	r2, r1
 8015436:	611a      	str	r2, [r3, #16]

  /* Set the LPTIM channel state */
  LPTIM_CHANNEL_STATE_SET(hlptim, Channel, HAL_LPTIM_CHANNEL_STATE_READY);
 8015438:	683b      	ldr	r3, [r7, #0]
 801543a:	2b00      	cmp	r3, #0
 801543c:	d104      	bne.n	8015448 <HAL_LPTIM_PWM_Stop_IT+0x2fc>
 801543e:	687b      	ldr	r3, [r7, #4]
 8015440:	2253      	movs	r2, #83	@ 0x53
 8015442:	2101      	movs	r1, #1
 8015444:	5499      	strb	r1, [r3, r2]
 8015446:	e013      	b.n	8015470 <HAL_LPTIM_PWM_Stop_IT+0x324>
 8015448:	683b      	ldr	r3, [r7, #0]
 801544a:	2b01      	cmp	r3, #1
 801544c:	d104      	bne.n	8015458 <HAL_LPTIM_PWM_Stop_IT+0x30c>
 801544e:	687b      	ldr	r3, [r7, #4]
 8015450:	2254      	movs	r2, #84	@ 0x54
 8015452:	2101      	movs	r1, #1
 8015454:	5499      	strb	r1, [r3, r2]
 8015456:	e00b      	b.n	8015470 <HAL_LPTIM_PWM_Stop_IT+0x324>
 8015458:	683b      	ldr	r3, [r7, #0]
 801545a:	2b02      	cmp	r3, #2
 801545c:	d104      	bne.n	8015468 <HAL_LPTIM_PWM_Stop_IT+0x31c>
 801545e:	687b      	ldr	r3, [r7, #4]
 8015460:	2255      	movs	r2, #85	@ 0x55
 8015462:	2101      	movs	r1, #1
 8015464:	5499      	strb	r1, [r3, r2]
 8015466:	e003      	b.n	8015470 <HAL_LPTIM_PWM_Stop_IT+0x324>
 8015468:	687b      	ldr	r3, [r7, #4]
 801546a:	2256      	movs	r2, #86	@ 0x56
 801546c:	2101      	movs	r1, #1
 801546e:	5499      	strb	r1, [r3, r2]

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8015470:	687b      	ldr	r3, [r7, #4]
 8015472:	2252      	movs	r2, #82	@ 0x52
 8015474:	2101      	movs	r1, #1
 8015476:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8015478:	2300      	movs	r3, #0
}
 801547a:	0018      	movs	r0, r3
 801547c:	46bd      	mov	sp, r7
 801547e:	b002      	add	sp, #8
 8015480:	bd80      	pop	{r7, pc}
 8015482:	46c0      	nop			@ (mov r8, r8)
 8015484:	fffdffff 	.word	0xfffdffff
 8015488:	40007c00 	.word	0x40007c00
 801548c:	40009000 	.word	0x40009000
 8015490:	40009400 	.word	0x40009400
 8015494:	fffffe64 	.word	0xfffffe64
 8015498:	fff7fc6d 	.word	0xfff7fc6d
 801549c:	ffeffa6d 	.word	0xffeffa6d
 80154a0:	ffdff66d 	.word	0xffdff66d
 80154a4:	0000ffff 	.word	0x0000ffff

080154a8 <HAL_LPTIM_OC_ConfigChannel>:
  *         this delay, leads to unpredictable results.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_OC_ConfigChannel(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig,
                                             uint32_t Channel)
{
 80154a8:	b5b0      	push	{r4, r5, r7, lr}
 80154aa:	b086      	sub	sp, #24
 80154ac:	af00      	add	r7, sp, #0
 80154ae:	60f8      	str	r0, [r7, #12]
 80154b0:	60b9      	str	r1, [r7, #8]
 80154b2:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_CCX_INSTANCE(hlptim->Instance, Channel));
  assert_param(IS_LPTIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_LPTIM_PULSE(sConfig->Pulse));

  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80154b4:	68fb      	ldr	r3, [r7, #12]
 80154b6:	2252      	movs	r2, #82	@ 0x52
 80154b8:	2102      	movs	r1, #2
 80154ba:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80154bc:	687b      	ldr	r3, [r7, #4]
 80154be:	2b03      	cmp	r3, #3
 80154c0:	d042      	beq.n	8015548 <HAL_LPTIM_OC_ConfigChannel+0xa0>
 80154c2:	687b      	ldr	r3, [r7, #4]
 80154c4:	2b03      	cmp	r3, #3
 80154c6:	d850      	bhi.n	801556a <HAL_LPTIM_OC_ConfigChannel+0xc2>
 80154c8:	687b      	ldr	r3, [r7, #4]
 80154ca:	2b02      	cmp	r3, #2
 80154cc:	d02b      	beq.n	8015526 <HAL_LPTIM_OC_ConfigChannel+0x7e>
 80154ce:	687b      	ldr	r3, [r7, #4]
 80154d0:	2b02      	cmp	r3, #2
 80154d2:	d84a      	bhi.n	801556a <HAL_LPTIM_OC_ConfigChannel+0xc2>
 80154d4:	687b      	ldr	r3, [r7, #4]
 80154d6:	2b00      	cmp	r3, #0
 80154d8:	d003      	beq.n	80154e2 <HAL_LPTIM_OC_ConfigChannel+0x3a>
 80154da:	687b      	ldr	r3, [r7, #4]
 80154dc:	2b01      	cmp	r3, #1
 80154de:	d011      	beq.n	8015504 <HAL_LPTIM_OC_ConfigChannel+0x5c>
        return status;
      }
      break;
    }
    default:
      break;
 80154e0:	e043      	b.n	801556a <HAL_LPTIM_OC_ConfigChannel+0xc2>
      status = LPTIM_OC1_SetConfig(hlptim, sConfig);
 80154e2:	2517      	movs	r5, #23
 80154e4:	197c      	adds	r4, r7, r5
 80154e6:	68ba      	ldr	r2, [r7, #8]
 80154e8:	68fb      	ldr	r3, [r7, #12]
 80154ea:	0011      	movs	r1, r2
 80154ec:	0018      	movs	r0, r3
 80154ee:	f000 fb09 	bl	8015b04 <LPTIM_OC1_SetConfig>
 80154f2:	0003      	movs	r3, r0
 80154f4:	7023      	strb	r3, [r4, #0]
      if (status != HAL_OK)
 80154f6:	197b      	adds	r3, r7, r5
 80154f8:	781b      	ldrb	r3, [r3, #0]
 80154fa:	2b00      	cmp	r3, #0
 80154fc:	d037      	beq.n	801556e <HAL_LPTIM_OC_ConfigChannel+0xc6>
        return status;
 80154fe:	197b      	adds	r3, r7, r5
 8015500:	781b      	ldrb	r3, [r3, #0]
 8015502:	e040      	b.n	8015586 <HAL_LPTIM_OC_ConfigChannel+0xde>
      status = LPTIM_OC2_SetConfig(hlptim, sConfig);
 8015504:	2517      	movs	r5, #23
 8015506:	197c      	adds	r4, r7, r5
 8015508:	68ba      	ldr	r2, [r7, #8]
 801550a:	68fb      	ldr	r3, [r7, #12]
 801550c:	0011      	movs	r1, r2
 801550e:	0018      	movs	r0, r3
 8015510:	f000 fb9a 	bl	8015c48 <LPTIM_OC2_SetConfig>
 8015514:	0003      	movs	r3, r0
 8015516:	7023      	strb	r3, [r4, #0]
      if (status != HAL_OK)
 8015518:	197b      	adds	r3, r7, r5
 801551a:	781b      	ldrb	r3, [r3, #0]
 801551c:	2b00      	cmp	r3, #0
 801551e:	d028      	beq.n	8015572 <HAL_LPTIM_OC_ConfigChannel+0xca>
        return status;
 8015520:	197b      	adds	r3, r7, r5
 8015522:	781b      	ldrb	r3, [r3, #0]
 8015524:	e02f      	b.n	8015586 <HAL_LPTIM_OC_ConfigChannel+0xde>
      status = LPTIM_OC3_SetConfig(hlptim, sConfig);
 8015526:	2517      	movs	r5, #23
 8015528:	197c      	adds	r4, r7, r5
 801552a:	68ba      	ldr	r2, [r7, #8]
 801552c:	68fb      	ldr	r3, [r7, #12]
 801552e:	0011      	movs	r1, r2
 8015530:	0018      	movs	r0, r3
 8015532:	f000 fc2f 	bl	8015d94 <LPTIM_OC3_SetConfig>
 8015536:	0003      	movs	r3, r0
 8015538:	7023      	strb	r3, [r4, #0]
      if (status != HAL_OK)
 801553a:	197b      	adds	r3, r7, r5
 801553c:	781b      	ldrb	r3, [r3, #0]
 801553e:	2b00      	cmp	r3, #0
 8015540:	d019      	beq.n	8015576 <HAL_LPTIM_OC_ConfigChannel+0xce>
        return status;
 8015542:	197b      	adds	r3, r7, r5
 8015544:	781b      	ldrb	r3, [r3, #0]
 8015546:	e01e      	b.n	8015586 <HAL_LPTIM_OC_ConfigChannel+0xde>
      status = LPTIM_OC4_SetConfig(hlptim, sConfig);
 8015548:	2517      	movs	r5, #23
 801554a:	197c      	adds	r4, r7, r5
 801554c:	68ba      	ldr	r2, [r7, #8]
 801554e:	68fb      	ldr	r3, [r7, #12]
 8015550:	0011      	movs	r1, r2
 8015552:	0018      	movs	r0, r3
 8015554:	f000 fcc2 	bl	8015edc <LPTIM_OC4_SetConfig>
 8015558:	0003      	movs	r3, r0
 801555a:	7023      	strb	r3, [r4, #0]
      if (status != HAL_OK)
 801555c:	197b      	adds	r3, r7, r5
 801555e:	781b      	ldrb	r3, [r3, #0]
 8015560:	2b00      	cmp	r3, #0
 8015562:	d00a      	beq.n	801557a <HAL_LPTIM_OC_ConfigChannel+0xd2>
        return status;
 8015564:	197b      	adds	r3, r7, r5
 8015566:	781b      	ldrb	r3, [r3, #0]
 8015568:	e00d      	b.n	8015586 <HAL_LPTIM_OC_ConfigChannel+0xde>
      break;
 801556a:	46c0      	nop			@ (mov r8, r8)
 801556c:	e006      	b.n	801557c <HAL_LPTIM_OC_ConfigChannel+0xd4>
      break;
 801556e:	46c0      	nop			@ (mov r8, r8)
 8015570:	e004      	b.n	801557c <HAL_LPTIM_OC_ConfigChannel+0xd4>
      break;
 8015572:	46c0      	nop			@ (mov r8, r8)
 8015574:	e002      	b.n	801557c <HAL_LPTIM_OC_ConfigChannel+0xd4>
      break;
 8015576:	46c0      	nop			@ (mov r8, r8)
 8015578:	e000      	b.n	801557c <HAL_LPTIM_OC_ConfigChannel+0xd4>
      break;
 801557a:	46c0      	nop			@ (mov r8, r8)
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 801557c:	68fb      	ldr	r3, [r7, #12]
 801557e:	2252      	movs	r2, #82	@ 0x52
 8015580:	2101      	movs	r1, #1
 8015582:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8015584:	2300      	movs	r3, #0
}
 8015586:	0018      	movs	r0, r3
 8015588:	46bd      	mov	sp, r7
 801558a:	b006      	add	sp, #24
 801558c:	bdb0      	pop	{r4, r5, r7, pc}

0801558e <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 801558e:	b580      	push	{r7, lr}
 8015590:	b082      	sub	sp, #8
 8015592:	af00      	add	r7, sp, #0
 8015594:	6078      	str	r0, [r7, #4]
  /* Capture Compare 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1) != RESET)
 8015596:	687b      	ldr	r3, [r7, #4]
 8015598:	681b      	ldr	r3, [r3, #0]
 801559a:	681b      	ldr	r3, [r3, #0]
 801559c:	2201      	movs	r2, #1
 801559e:	4013      	ands	r3, r2
 80155a0:	2b01      	cmp	r3, #1
 80155a2:	d121      	bne.n	80155e8 <HAL_LPTIM_IRQHandler+0x5a>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1) != RESET)
 80155a4:	687b      	ldr	r3, [r7, #4]
 80155a6:	681b      	ldr	r3, [r3, #0]
 80155a8:	689b      	ldr	r3, [r3, #8]
 80155aa:	2201      	movs	r2, #1
 80155ac:	4013      	ands	r3, r2
 80155ae:	2b01      	cmp	r3, #1
 80155b0:	d11a      	bne.n	80155e8 <HAL_LPTIM_IRQHandler+0x5a>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1);
 80155b2:	687b      	ldr	r3, [r7, #4]
 80155b4:	681b      	ldr	r3, [r3, #0]
 80155b6:	2201      	movs	r2, #1
 80155b8:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 80155ba:	687b      	ldr	r3, [r7, #4]
 80155bc:	2238      	movs	r2, #56	@ 0x38
 80155be:	2101      	movs	r1, #1
 80155c0:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC1SEL) != 0x00U)
 80155c2:	687b      	ldr	r3, [r7, #4]
 80155c4:	681b      	ldr	r3, [r3, #0]
 80155c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80155c8:	2201      	movs	r2, #1
 80155ca:	4013      	ands	r3, r2
 80155cc:	d004      	beq.n	80155d8 <HAL_LPTIM_IRQHandler+0x4a>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 80155ce:	687b      	ldr	r3, [r7, #4]
 80155d0:	0018      	movs	r0, r3
 80155d2:	f000 fa4f 	bl	8015a74 <HAL_LPTIM_IC_CaptureCallback>
 80155d6:	e003      	b.n	80155e0 <HAL_LPTIM_IRQHandler+0x52>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 80155d8:	687b      	ldr	r3, [r7, #4]
 80155da:	0018      	movs	r0, r3
 80155dc:	f000 fa0a 	bl	80159f4 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 80155e0:	687b      	ldr	r3, [r7, #4]
 80155e2:	2238      	movs	r2, #56	@ 0x38
 80155e4:	2100      	movs	r1, #0
 80155e6:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Capture Compare 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2) != RESET)
 80155e8:	687b      	ldr	r3, [r7, #4]
 80155ea:	681b      	ldr	r3, [r3, #0]
 80155ec:	681a      	ldr	r2, [r3, #0]
 80155ee:	2380      	movs	r3, #128	@ 0x80
 80155f0:	009b      	lsls	r3, r3, #2
 80155f2:	401a      	ands	r2, r3
 80155f4:	2380      	movs	r3, #128	@ 0x80
 80155f6:	009b      	lsls	r3, r3, #2
 80155f8:	429a      	cmp	r2, r3
 80155fa:	d126      	bne.n	801564a <HAL_LPTIM_IRQHandler+0xbc>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2) != RESET)
 80155fc:	687b      	ldr	r3, [r7, #4]
 80155fe:	681b      	ldr	r3, [r3, #0]
 8015600:	689a      	ldr	r2, [r3, #8]
 8015602:	2380      	movs	r3, #128	@ 0x80
 8015604:	009b      	lsls	r3, r3, #2
 8015606:	401a      	ands	r2, r3
 8015608:	2380      	movs	r3, #128	@ 0x80
 801560a:	009b      	lsls	r3, r3, #2
 801560c:	429a      	cmp	r2, r3
 801560e:	d11c      	bne.n	801564a <HAL_LPTIM_IRQHandler+0xbc>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2);
 8015610:	687b      	ldr	r3, [r7, #4]
 8015612:	681b      	ldr	r3, [r3, #0]
 8015614:	2280      	movs	r2, #128	@ 0x80
 8015616:	0092      	lsls	r2, r2, #2
 8015618:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 801561a:	687b      	ldr	r3, [r7, #4]
 801561c:	2238      	movs	r2, #56	@ 0x38
 801561e:	2102      	movs	r1, #2
 8015620:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC2SEL) != 0x00U)
 8015622:	687b      	ldr	r3, [r7, #4]
 8015624:	681b      	ldr	r3, [r3, #0]
 8015626:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015628:	2380      	movs	r3, #128	@ 0x80
 801562a:	025b      	lsls	r3, r3, #9
 801562c:	4013      	ands	r3, r2
 801562e:	d004      	beq.n	801563a <HAL_LPTIM_IRQHandler+0xac>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 8015630:	687b      	ldr	r3, [r7, #4]
 8015632:	0018      	movs	r0, r3
 8015634:	f000 fa1e 	bl	8015a74 <HAL_LPTIM_IC_CaptureCallback>
 8015638:	e003      	b.n	8015642 <HAL_LPTIM_IRQHandler+0xb4>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 801563a:	687b      	ldr	r3, [r7, #4]
 801563c:	0018      	movs	r0, r3
 801563e:	f000 f9d9 	bl	80159f4 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8015642:	687b      	ldr	r3, [r7, #4]
 8015644:	2238      	movs	r2, #56	@ 0x38
 8015646:	2100      	movs	r1, #0
 8015648:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Capture Compare 3 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC3) != RESET)
 801564a:	687b      	ldr	r3, [r7, #4]
 801564c:	681b      	ldr	r3, [r3, #0]
 801564e:	681a      	ldr	r2, [r3, #0]
 8015650:	2380      	movs	r3, #128	@ 0x80
 8015652:	00db      	lsls	r3, r3, #3
 8015654:	401a      	ands	r2, r3
 8015656:	2380      	movs	r3, #128	@ 0x80
 8015658:	00db      	lsls	r3, r3, #3
 801565a:	429a      	cmp	r2, r3
 801565c:	d125      	bne.n	80156aa <HAL_LPTIM_IRQHandler+0x11c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC3) != RESET)
 801565e:	687b      	ldr	r3, [r7, #4]
 8015660:	681b      	ldr	r3, [r3, #0]
 8015662:	689a      	ldr	r2, [r3, #8]
 8015664:	2380      	movs	r3, #128	@ 0x80
 8015666:	00db      	lsls	r3, r3, #3
 8015668:	401a      	ands	r2, r3
 801566a:	2380      	movs	r3, #128	@ 0x80
 801566c:	00db      	lsls	r3, r3, #3
 801566e:	429a      	cmp	r2, r3
 8015670:	d11b      	bne.n	80156aa <HAL_LPTIM_IRQHandler+0x11c>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC3);
 8015672:	687b      	ldr	r3, [r7, #4]
 8015674:	681b      	ldr	r3, [r3, #0]
 8015676:	2280      	movs	r2, #128	@ 0x80
 8015678:	00d2      	lsls	r2, r2, #3
 801567a:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_3;
 801567c:	687b      	ldr	r3, [r7, #4]
 801567e:	2238      	movs	r2, #56	@ 0x38
 8015680:	2104      	movs	r1, #4
 8015682:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR2 & LPTIM_CCMR2_CC3SEL) != 0x00U)
 8015684:	687b      	ldr	r3, [r7, #4]
 8015686:	681b      	ldr	r3, [r3, #0]
 8015688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801568a:	2201      	movs	r2, #1
 801568c:	4013      	ands	r3, r2
 801568e:	d004      	beq.n	801569a <HAL_LPTIM_IRQHandler+0x10c>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 8015690:	687b      	ldr	r3, [r7, #4]
 8015692:	0018      	movs	r0, r3
 8015694:	f000 f9ee 	bl	8015a74 <HAL_LPTIM_IC_CaptureCallback>
 8015698:	e003      	b.n	80156a2 <HAL_LPTIM_IRQHandler+0x114>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 801569a:	687b      	ldr	r3, [r7, #4]
 801569c:	0018      	movs	r0, r3
 801569e:	f000 f9a9 	bl	80159f4 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 80156a2:	687b      	ldr	r3, [r7, #4]
 80156a4:	2238      	movs	r2, #56	@ 0x38
 80156a6:	2100      	movs	r1, #0
 80156a8:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Capture Compare 4 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC4) != RESET)
 80156aa:	687b      	ldr	r3, [r7, #4]
 80156ac:	681b      	ldr	r3, [r3, #0]
 80156ae:	681a      	ldr	r2, [r3, #0]
 80156b0:	2380      	movs	r3, #128	@ 0x80
 80156b2:	011b      	lsls	r3, r3, #4
 80156b4:	401a      	ands	r2, r3
 80156b6:	2380      	movs	r3, #128	@ 0x80
 80156b8:	011b      	lsls	r3, r3, #4
 80156ba:	429a      	cmp	r2, r3
 80156bc:	d126      	bne.n	801570c <HAL_LPTIM_IRQHandler+0x17e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC4) != RESET)
 80156be:	687b      	ldr	r3, [r7, #4]
 80156c0:	681b      	ldr	r3, [r3, #0]
 80156c2:	689a      	ldr	r2, [r3, #8]
 80156c4:	2380      	movs	r3, #128	@ 0x80
 80156c6:	011b      	lsls	r3, r3, #4
 80156c8:	401a      	ands	r2, r3
 80156ca:	2380      	movs	r3, #128	@ 0x80
 80156cc:	011b      	lsls	r3, r3, #4
 80156ce:	429a      	cmp	r2, r3
 80156d0:	d11c      	bne.n	801570c <HAL_LPTIM_IRQHandler+0x17e>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC4);
 80156d2:	687b      	ldr	r3, [r7, #4]
 80156d4:	681b      	ldr	r3, [r3, #0]
 80156d6:	2280      	movs	r2, #128	@ 0x80
 80156d8:	0112      	lsls	r2, r2, #4
 80156da:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_4;
 80156dc:	687b      	ldr	r3, [r7, #4]
 80156de:	2238      	movs	r2, #56	@ 0x38
 80156e0:	2108      	movs	r1, #8
 80156e2:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR2 & LPTIM_CCMR2_CC4SEL) != 0x00U)
 80156e4:	687b      	ldr	r3, [r7, #4]
 80156e6:	681b      	ldr	r3, [r3, #0]
 80156e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80156ea:	2380      	movs	r3, #128	@ 0x80
 80156ec:	025b      	lsls	r3, r3, #9
 80156ee:	4013      	ands	r3, r2
 80156f0:	d004      	beq.n	80156fc <HAL_LPTIM_IRQHandler+0x16e>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 80156f2:	687b      	ldr	r3, [r7, #4]
 80156f4:	0018      	movs	r0, r3
 80156f6:	f000 f9bd 	bl	8015a74 <HAL_LPTIM_IC_CaptureCallback>
 80156fa:	e003      	b.n	8015704 <HAL_LPTIM_IRQHandler+0x176>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 80156fc:	687b      	ldr	r3, [r7, #4]
 80156fe:	0018      	movs	r0, r3
 8015700:	f000 f978 	bl	80159f4 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8015704:	687b      	ldr	r3, [r7, #4]
 8015706:	2238      	movs	r2, #56	@ 0x38
 8015708:	2100      	movs	r1, #0
 801570a:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1O) != RESET)
 801570c:	687b      	ldr	r3, [r7, #4]
 801570e:	681b      	ldr	r3, [r3, #0]
 8015710:	681a      	ldr	r2, [r3, #0]
 8015712:	2380      	movs	r3, #128	@ 0x80
 8015714:	015b      	lsls	r3, r3, #5
 8015716:	401a      	ands	r2, r3
 8015718:	2380      	movs	r3, #128	@ 0x80
 801571a:	015b      	lsls	r3, r3, #5
 801571c:	429a      	cmp	r2, r3
 801571e:	d11a      	bne.n	8015756 <HAL_LPTIM_IRQHandler+0x1c8>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1O) != RESET)
 8015720:	687b      	ldr	r3, [r7, #4]
 8015722:	681b      	ldr	r3, [r3, #0]
 8015724:	689a      	ldr	r2, [r3, #8]
 8015726:	2380      	movs	r3, #128	@ 0x80
 8015728:	015b      	lsls	r3, r3, #5
 801572a:	401a      	ands	r2, r3
 801572c:	2380      	movs	r3, #128	@ 0x80
 801572e:	015b      	lsls	r3, r3, #5
 8015730:	429a      	cmp	r2, r3
 8015732:	d110      	bne.n	8015756 <HAL_LPTIM_IRQHandler+0x1c8>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1O);
 8015734:	687b      	ldr	r3, [r7, #4]
 8015736:	681b      	ldr	r3, [r3, #0]
 8015738:	2280      	movs	r2, #128	@ 0x80
 801573a:	0152      	lsls	r2, r2, #5
 801573c:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 801573e:	687b      	ldr	r3, [r7, #4]
 8015740:	2238      	movs	r2, #56	@ 0x38
 8015742:	2101      	movs	r1, #1
 8015744:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 8015746:	687b      	ldr	r3, [r7, #4]
 8015748:	0018      	movs	r0, r3
 801574a:	f000 f99b 	bl	8015a84 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 801574e:	687b      	ldr	r3, [r7, #4]
 8015750:	2238      	movs	r2, #56	@ 0x38
 8015752:	2100      	movs	r1, #0
 8015754:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2O) != RESET)
 8015756:	687b      	ldr	r3, [r7, #4]
 8015758:	681b      	ldr	r3, [r3, #0]
 801575a:	681a      	ldr	r2, [r3, #0]
 801575c:	2380      	movs	r3, #128	@ 0x80
 801575e:	019b      	lsls	r3, r3, #6
 8015760:	401a      	ands	r2, r3
 8015762:	2380      	movs	r3, #128	@ 0x80
 8015764:	019b      	lsls	r3, r3, #6
 8015766:	429a      	cmp	r2, r3
 8015768:	d11a      	bne.n	80157a0 <HAL_LPTIM_IRQHandler+0x212>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2O) != RESET)
 801576a:	687b      	ldr	r3, [r7, #4]
 801576c:	681b      	ldr	r3, [r3, #0]
 801576e:	689a      	ldr	r2, [r3, #8]
 8015770:	2380      	movs	r3, #128	@ 0x80
 8015772:	019b      	lsls	r3, r3, #6
 8015774:	401a      	ands	r2, r3
 8015776:	2380      	movs	r3, #128	@ 0x80
 8015778:	019b      	lsls	r3, r3, #6
 801577a:	429a      	cmp	r2, r3
 801577c:	d110      	bne.n	80157a0 <HAL_LPTIM_IRQHandler+0x212>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2O);
 801577e:	687b      	ldr	r3, [r7, #4]
 8015780:	681b      	ldr	r3, [r3, #0]
 8015782:	2280      	movs	r2, #128	@ 0x80
 8015784:	0192      	lsls	r2, r2, #6
 8015786:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 8015788:	687b      	ldr	r3, [r7, #4]
 801578a:	2238      	movs	r2, #56	@ 0x38
 801578c:	2102      	movs	r1, #2
 801578e:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 8015790:	687b      	ldr	r3, [r7, #4]
 8015792:	0018      	movs	r0, r3
 8015794:	f000 f976 	bl	8015a84 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8015798:	687b      	ldr	r3, [r7, #4]
 801579a:	2238      	movs	r2, #56	@ 0x38
 801579c:	2100      	movs	r1, #0
 801579e:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 3 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC3O) != RESET)
 80157a0:	687b      	ldr	r3, [r7, #4]
 80157a2:	681b      	ldr	r3, [r3, #0]
 80157a4:	681a      	ldr	r2, [r3, #0]
 80157a6:	2380      	movs	r3, #128	@ 0x80
 80157a8:	01db      	lsls	r3, r3, #7
 80157aa:	401a      	ands	r2, r3
 80157ac:	2380      	movs	r3, #128	@ 0x80
 80157ae:	01db      	lsls	r3, r3, #7
 80157b0:	429a      	cmp	r2, r3
 80157b2:	d11a      	bne.n	80157ea <HAL_LPTIM_IRQHandler+0x25c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC3O) != RESET)
 80157b4:	687b      	ldr	r3, [r7, #4]
 80157b6:	681b      	ldr	r3, [r3, #0]
 80157b8:	689a      	ldr	r2, [r3, #8]
 80157ba:	2380      	movs	r3, #128	@ 0x80
 80157bc:	01db      	lsls	r3, r3, #7
 80157be:	401a      	ands	r2, r3
 80157c0:	2380      	movs	r3, #128	@ 0x80
 80157c2:	01db      	lsls	r3, r3, #7
 80157c4:	429a      	cmp	r2, r3
 80157c6:	d110      	bne.n	80157ea <HAL_LPTIM_IRQHandler+0x25c>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC3O);
 80157c8:	687b      	ldr	r3, [r7, #4]
 80157ca:	681b      	ldr	r3, [r3, #0]
 80157cc:	2280      	movs	r2, #128	@ 0x80
 80157ce:	01d2      	lsls	r2, r2, #7
 80157d0:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_3;
 80157d2:	687b      	ldr	r3, [r7, #4]
 80157d4:	2238      	movs	r2, #56	@ 0x38
 80157d6:	2104      	movs	r1, #4
 80157d8:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 80157da:	687b      	ldr	r3, [r7, #4]
 80157dc:	0018      	movs	r0, r3
 80157de:	f000 f951 	bl	8015a84 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 80157e2:	687b      	ldr	r3, [r7, #4]
 80157e4:	2238      	movs	r2, #56	@ 0x38
 80157e6:	2100      	movs	r1, #0
 80157e8:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 4 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC4O) != RESET)
 80157ea:	687b      	ldr	r3, [r7, #4]
 80157ec:	681b      	ldr	r3, [r3, #0]
 80157ee:	681a      	ldr	r2, [r3, #0]
 80157f0:	2380      	movs	r3, #128	@ 0x80
 80157f2:	021b      	lsls	r3, r3, #8
 80157f4:	401a      	ands	r2, r3
 80157f6:	2380      	movs	r3, #128	@ 0x80
 80157f8:	021b      	lsls	r3, r3, #8
 80157fa:	429a      	cmp	r2, r3
 80157fc:	d11a      	bne.n	8015834 <HAL_LPTIM_IRQHandler+0x2a6>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC4O) != RESET)
 80157fe:	687b      	ldr	r3, [r7, #4]
 8015800:	681b      	ldr	r3, [r3, #0]
 8015802:	689a      	ldr	r2, [r3, #8]
 8015804:	2380      	movs	r3, #128	@ 0x80
 8015806:	021b      	lsls	r3, r3, #8
 8015808:	401a      	ands	r2, r3
 801580a:	2380      	movs	r3, #128	@ 0x80
 801580c:	021b      	lsls	r3, r3, #8
 801580e:	429a      	cmp	r2, r3
 8015810:	d110      	bne.n	8015834 <HAL_LPTIM_IRQHandler+0x2a6>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC4O);
 8015812:	687b      	ldr	r3, [r7, #4]
 8015814:	681b      	ldr	r3, [r3, #0]
 8015816:	2280      	movs	r2, #128	@ 0x80
 8015818:	0212      	lsls	r2, r2, #8
 801581a:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_4;
 801581c:	687b      	ldr	r3, [r7, #4]
 801581e:	2238      	movs	r2, #56	@ 0x38
 8015820:	2108      	movs	r1, #8
 8015822:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 8015824:	687b      	ldr	r3, [r7, #4]
 8015826:	0018      	movs	r0, r3
 8015828:	f000 f92c 	bl	8015a84 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 801582c:	687b      	ldr	r3, [r7, #4]
 801582e:	2238      	movs	r2, #56	@ 0x38
 8015830:	2100      	movs	r1, #0
 8015832:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8015834:	687b      	ldr	r3, [r7, #4]
 8015836:	681b      	ldr	r3, [r3, #0]
 8015838:	681b      	ldr	r3, [r3, #0]
 801583a:	2202      	movs	r2, #2
 801583c:	4013      	ands	r3, r2
 801583e:	2b02      	cmp	r3, #2
 8015840:	d10e      	bne.n	8015860 <HAL_LPTIM_IRQHandler+0x2d2>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8015842:	687b      	ldr	r3, [r7, #4]
 8015844:	681b      	ldr	r3, [r3, #0]
 8015846:	689b      	ldr	r3, [r3, #8]
 8015848:	2202      	movs	r2, #2
 801584a:	4013      	ands	r3, r2
 801584c:	2b02      	cmp	r3, #2
 801584e:	d107      	bne.n	8015860 <HAL_LPTIM_IRQHandler+0x2d2>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8015850:	687b      	ldr	r3, [r7, #4]
 8015852:	681b      	ldr	r3, [r3, #0]
 8015854:	2202      	movs	r2, #2
 8015856:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8015858:	687b      	ldr	r3, [r7, #4]
 801585a:	0018      	movs	r0, r3
 801585c:	f7f8 feca 	bl	800e5f4 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8015860:	687b      	ldr	r3, [r7, #4]
 8015862:	681b      	ldr	r3, [r3, #0]
 8015864:	681b      	ldr	r3, [r3, #0]
 8015866:	2204      	movs	r2, #4
 8015868:	4013      	ands	r3, r2
 801586a:	2b04      	cmp	r3, #4
 801586c:	d10e      	bne.n	801588c <HAL_LPTIM_IRQHandler+0x2fe>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 801586e:	687b      	ldr	r3, [r7, #4]
 8015870:	681b      	ldr	r3, [r3, #0]
 8015872:	689b      	ldr	r3, [r3, #8]
 8015874:	2204      	movs	r2, #4
 8015876:	4013      	ands	r3, r2
 8015878:	2b04      	cmp	r3, #4
 801587a:	d107      	bne.n	801588c <HAL_LPTIM_IRQHandler+0x2fe>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 801587c:	687b      	ldr	r3, [r7, #4]
 801587e:	681b      	ldr	r3, [r3, #0]
 8015880:	2204      	movs	r2, #4
 8015882:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8015884:	687b      	ldr	r3, [r7, #4]
 8015886:	0018      	movs	r0, r3
 8015888:	f000 f8bc 	bl	8015a04 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP1OK) != RESET)
 801588c:	687b      	ldr	r3, [r7, #4]
 801588e:	681b      	ldr	r3, [r3, #0]
 8015890:	681b      	ldr	r3, [r3, #0]
 8015892:	2208      	movs	r2, #8
 8015894:	4013      	ands	r3, r2
 8015896:	2b08      	cmp	r3, #8
 8015898:	d112      	bne.n	80158c0 <HAL_LPTIM_IRQHandler+0x332>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP1OK) != RESET)
 801589a:	687b      	ldr	r3, [r7, #4]
 801589c:	681b      	ldr	r3, [r3, #0]
 801589e:	689b      	ldr	r3, [r3, #8]
 80158a0:	2208      	movs	r2, #8
 80158a2:	4013      	ands	r3, r2
 80158a4:	2b08      	cmp	r3, #8
 80158a6:	d10b      	bne.n	80158c0 <HAL_LPTIM_IRQHandler+0x332>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 80158a8:	687b      	ldr	r3, [r7, #4]
 80158aa:	681b      	ldr	r3, [r3, #0]
 80158ac:	2208      	movs	r2, #8
 80158ae:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 80158b0:	687b      	ldr	r3, [r7, #4]
 80158b2:	2238      	movs	r2, #56	@ 0x38
 80158b4:	2101      	movs	r1, #1
 80158b6:	5499      	strb	r1, [r3, r2]
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 80158b8:	687b      	ldr	r3, [r7, #4]
 80158ba:	0018      	movs	r0, r3
 80158bc:	f000 f8aa 	bl	8015a14 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP2OK) != RESET)
 80158c0:	687b      	ldr	r3, [r7, #4]
 80158c2:	681b      	ldr	r3, [r3, #0]
 80158c4:	681a      	ldr	r2, [r3, #0]
 80158c6:	2380      	movs	r3, #128	@ 0x80
 80158c8:	031b      	lsls	r3, r3, #12
 80158ca:	401a      	ands	r2, r3
 80158cc:	2380      	movs	r3, #128	@ 0x80
 80158ce:	031b      	lsls	r3, r3, #12
 80158d0:	429a      	cmp	r2, r3
 80158d2:	d116      	bne.n	8015902 <HAL_LPTIM_IRQHandler+0x374>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP2OK) != RESET)
 80158d4:	687b      	ldr	r3, [r7, #4]
 80158d6:	681b      	ldr	r3, [r3, #0]
 80158d8:	689a      	ldr	r2, [r3, #8]
 80158da:	2380      	movs	r3, #128	@ 0x80
 80158dc:	031b      	lsls	r3, r3, #12
 80158de:	401a      	ands	r2, r3
 80158e0:	2380      	movs	r3, #128	@ 0x80
 80158e2:	031b      	lsls	r3, r3, #12
 80158e4:	429a      	cmp	r2, r3
 80158e6:	d10c      	bne.n	8015902 <HAL_LPTIM_IRQHandler+0x374>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP2OK);
 80158e8:	687b      	ldr	r3, [r7, #4]
 80158ea:	681b      	ldr	r3, [r3, #0]
 80158ec:	2280      	movs	r2, #128	@ 0x80
 80158ee:	0312      	lsls	r2, r2, #12
 80158f0:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 80158f2:	687b      	ldr	r3, [r7, #4]
 80158f4:	2238      	movs	r2, #56	@ 0x38
 80158f6:	2102      	movs	r1, #2
 80158f8:	5499      	strb	r1, [r3, r2]
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 80158fa:	687b      	ldr	r3, [r7, #4]
 80158fc:	0018      	movs	r0, r3
 80158fe:	f000 f889 	bl	8015a14 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8015902:	687b      	ldr	r3, [r7, #4]
 8015904:	681b      	ldr	r3, [r3, #0]
 8015906:	681b      	ldr	r3, [r3, #0]
 8015908:	2210      	movs	r2, #16
 801590a:	4013      	ands	r3, r2
 801590c:	2b10      	cmp	r3, #16
 801590e:	d10e      	bne.n	801592e <HAL_LPTIM_IRQHandler+0x3a0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8015910:	687b      	ldr	r3, [r7, #4]
 8015912:	681b      	ldr	r3, [r3, #0]
 8015914:	689b      	ldr	r3, [r3, #8]
 8015916:	2210      	movs	r2, #16
 8015918:	4013      	ands	r3, r2
 801591a:	2b10      	cmp	r3, #16
 801591c:	d107      	bne.n	801592e <HAL_LPTIM_IRQHandler+0x3a0>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 801591e:	687b      	ldr	r3, [r7, #4]
 8015920:	681b      	ldr	r3, [r3, #0]
 8015922:	2210      	movs	r2, #16
 8015924:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8015926:	687b      	ldr	r3, [r7, #4]
 8015928:	0018      	movs	r0, r3
 801592a:	f000 f87b 	bl	8015a24 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 801592e:	687b      	ldr	r3, [r7, #4]
 8015930:	681b      	ldr	r3, [r3, #0]
 8015932:	681b      	ldr	r3, [r3, #0]
 8015934:	2220      	movs	r2, #32
 8015936:	4013      	ands	r3, r2
 8015938:	2b20      	cmp	r3, #32
 801593a:	d10e      	bne.n	801595a <HAL_LPTIM_IRQHandler+0x3cc>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 801593c:	687b      	ldr	r3, [r7, #4]
 801593e:	681b      	ldr	r3, [r3, #0]
 8015940:	689b      	ldr	r3, [r3, #8]
 8015942:	2220      	movs	r2, #32
 8015944:	4013      	ands	r3, r2
 8015946:	2b20      	cmp	r3, #32
 8015948:	d107      	bne.n	801595a <HAL_LPTIM_IRQHandler+0x3cc>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 801594a:	687b      	ldr	r3, [r7, #4]
 801594c:	681b      	ldr	r3, [r3, #0]
 801594e:	2220      	movs	r2, #32
 8015950:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8015952:	687b      	ldr	r3, [r7, #4]
 8015954:	0018      	movs	r0, r3
 8015956:	f000 f86d 	bl	8015a34 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 801595a:	687b      	ldr	r3, [r7, #4]
 801595c:	681b      	ldr	r3, [r3, #0]
 801595e:	681b      	ldr	r3, [r3, #0]
 8015960:	2240      	movs	r2, #64	@ 0x40
 8015962:	4013      	ands	r3, r2
 8015964:	2b40      	cmp	r3, #64	@ 0x40
 8015966:	d10e      	bne.n	8015986 <HAL_LPTIM_IRQHandler+0x3f8>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8015968:	687b      	ldr	r3, [r7, #4]
 801596a:	681b      	ldr	r3, [r3, #0]
 801596c:	689b      	ldr	r3, [r3, #8]
 801596e:	2240      	movs	r2, #64	@ 0x40
 8015970:	4013      	ands	r3, r2
 8015972:	2b40      	cmp	r3, #64	@ 0x40
 8015974:	d107      	bne.n	8015986 <HAL_LPTIM_IRQHandler+0x3f8>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8015976:	687b      	ldr	r3, [r7, #4]
 8015978:	681b      	ldr	r3, [r3, #0]
 801597a:	2240      	movs	r2, #64	@ 0x40
 801597c:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 801597e:	687b      	ldr	r3, [r7, #4]
 8015980:	0018      	movs	r0, r3
 8015982:	f000 f85f 	bl	8015a44 <HAL_LPTIM_DirectionDownCallback>
    }
  }

  /* Repetition counter underflowed (or contains zero) and the LPTIM counter
     overflowed */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UPDATE) != RESET)
 8015986:	687b      	ldr	r3, [r7, #4]
 8015988:	681b      	ldr	r3, [r3, #0]
 801598a:	681b      	ldr	r3, [r3, #0]
 801598c:	2280      	movs	r2, #128	@ 0x80
 801598e:	4013      	ands	r3, r2
 8015990:	2b80      	cmp	r3, #128	@ 0x80
 8015992:	d10e      	bne.n	80159b2 <HAL_LPTIM_IRQHandler+0x424>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UPDATE) != RESET)
 8015994:	687b      	ldr	r3, [r7, #4]
 8015996:	681b      	ldr	r3, [r3, #0]
 8015998:	689b      	ldr	r3, [r3, #8]
 801599a:	2280      	movs	r2, #128	@ 0x80
 801599c:	4013      	ands	r3, r2
 801599e:	2b80      	cmp	r3, #128	@ 0x80
 80159a0:	d107      	bne.n	80159b2 <HAL_LPTIM_IRQHandler+0x424>
    {
      /* Clear update event flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UPDATE);
 80159a2:	687b      	ldr	r3, [r7, #4]
 80159a4:	681b      	ldr	r3, [r3, #0]
 80159a6:	2280      	movs	r2, #128	@ 0x80
 80159a8:	605a      	str	r2, [r3, #4]

      /* Update event Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->UpdateEventCallback(hlptim);
#else
      HAL_LPTIM_UpdateEventCallback(hlptim);
 80159aa:	687b      	ldr	r3, [r7, #4]
 80159ac:	0018      	movs	r0, r3
 80159ae:	f000 f851 	bl	8015a54 <HAL_LPTIM_UpdateEventCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Successful APB bus write to repetition counter register */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_REPOK) != RESET)
 80159b2:	687b      	ldr	r3, [r7, #4]
 80159b4:	681b      	ldr	r3, [r3, #0]
 80159b6:	681a      	ldr	r2, [r3, #0]
 80159b8:	2380      	movs	r3, #128	@ 0x80
 80159ba:	005b      	lsls	r3, r3, #1
 80159bc:	401a      	ands	r2, r3
 80159be:	2380      	movs	r3, #128	@ 0x80
 80159c0:	005b      	lsls	r3, r3, #1
 80159c2:	429a      	cmp	r2, r3
 80159c4:	d112      	bne.n	80159ec <HAL_LPTIM_IRQHandler+0x45e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_REPOK) != RESET)
 80159c6:	687b      	ldr	r3, [r7, #4]
 80159c8:	681b      	ldr	r3, [r3, #0]
 80159ca:	689a      	ldr	r2, [r3, #8]
 80159cc:	2380      	movs	r3, #128	@ 0x80
 80159ce:	005b      	lsls	r3, r3, #1
 80159d0:	401a      	ands	r2, r3
 80159d2:	2380      	movs	r3, #128	@ 0x80
 80159d4:	005b      	lsls	r3, r3, #1
 80159d6:	429a      	cmp	r2, r3
 80159d8:	d108      	bne.n	80159ec <HAL_LPTIM_IRQHandler+0x45e>
    {
      /* Clear successful APB bus write to repetition counter flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 80159da:	687b      	ldr	r3, [r7, #4]
 80159dc:	681b      	ldr	r3, [r3, #0]
 80159de:	2280      	movs	r2, #128	@ 0x80
 80159e0:	0052      	lsls	r2, r2, #1
 80159e2:	605a      	str	r2, [r3, #4]

      /* Successful APB bus write to repetition counter Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->RepCounterWriteCallback(hlptim);
#else
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
 80159e4:	687b      	ldr	r3, [r7, #4]
 80159e6:	0018      	movs	r0, r3
 80159e8:	f000 f83c 	bl	8015a64 <HAL_LPTIM_RepCounterWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 80159ec:	46c0      	nop			@ (mov r8, r8)
 80159ee:	46bd      	mov	sp, r7
 80159f0:	b002      	add	sp, #8
 80159f2:	bd80      	pop	{r7, pc}

080159f4 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80159f4:	b580      	push	{r7, lr}
 80159f6:	b082      	sub	sp, #8
 80159f8:	af00      	add	r7, sp, #0
 80159fa:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 80159fc:	46c0      	nop			@ (mov r8, r8)
 80159fe:	46bd      	mov	sp, r7
 8015a00:	b002      	add	sp, #8
 8015a02:	bd80      	pop	{r7, pc}

08015a04 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8015a04:	b580      	push	{r7, lr}
 8015a06:	b082      	sub	sp, #8
 8015a08:	af00      	add	r7, sp, #0
 8015a0a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8015a0c:	46c0      	nop			@ (mov r8, r8)
 8015a0e:	46bd      	mov	sp, r7
 8015a10:	b002      	add	sp, #8
 8015a12:	bd80      	pop	{r7, pc}

08015a14 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8015a14:	b580      	push	{r7, lr}
 8015a16:	b082      	sub	sp, #8
 8015a18:	af00      	add	r7, sp, #0
 8015a1a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8015a1c:	46c0      	nop			@ (mov r8, r8)
 8015a1e:	46bd      	mov	sp, r7
 8015a20:	b002      	add	sp, #8
 8015a22:	bd80      	pop	{r7, pc}

08015a24 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8015a24:	b580      	push	{r7, lr}
 8015a26:	b082      	sub	sp, #8
 8015a28:	af00      	add	r7, sp, #0
 8015a2a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8015a2c:	46c0      	nop			@ (mov r8, r8)
 8015a2e:	46bd      	mov	sp, r7
 8015a30:	b002      	add	sp, #8
 8015a32:	bd80      	pop	{r7, pc}

08015a34 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8015a34:	b580      	push	{r7, lr}
 8015a36:	b082      	sub	sp, #8
 8015a38:	af00      	add	r7, sp, #0
 8015a3a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8015a3c:	46c0      	nop			@ (mov r8, r8)
 8015a3e:	46bd      	mov	sp, r7
 8015a40:	b002      	add	sp, #8
 8015a42:	bd80      	pop	{r7, pc}

08015a44 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8015a44:	b580      	push	{r7, lr}
 8015a46:	b082      	sub	sp, #8
 8015a48:	af00      	add	r7, sp, #0
 8015a4a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8015a4c:	46c0      	nop			@ (mov r8, r8)
 8015a4e:	46bd      	mov	sp, r7
 8015a50:	b002      	add	sp, #8
 8015a52:	bd80      	pop	{r7, pc}

08015a54 <HAL_LPTIM_UpdateEventCallback>:
  * @brief Repetition counter underflowed (or contains zero) and LPTIM counter overflowed callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_UpdateEventCallback(LPTIM_HandleTypeDef *hlptim)
{
 8015a54:	b580      	push	{r7, lr}
 8015a56:	b082      	sub	sp, #8
 8015a58:	af00      	add	r7, sp, #0
 8015a5a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_UpdateEventCallback could be implemented in the user file
   */
}
 8015a5c:	46c0      	nop			@ (mov r8, r8)
 8015a5e:	46bd      	mov	sp, r7
 8015a60:	b002      	add	sp, #8
 8015a62:	bd80      	pop	{r7, pc}

08015a64 <HAL_LPTIM_RepCounterWriteCallback>:
  * @brief  Successful APB bus write to repetition counter register callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_RepCounterWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8015a64:	b580      	push	{r7, lr}
 8015a66:	b082      	sub	sp, #8
 8015a68:	af00      	add	r7, sp, #0
 8015a6a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_RepCounterWriteCallback could be implemented in the user file
   */
}
 8015a6c:	46c0      	nop			@ (mov r8, r8)
 8015a6e:	46bd      	mov	sp, r7
 8015a70:	b002      	add	sp, #8
 8015a72:	bd80      	pop	{r7, pc}

08015a74 <HAL_LPTIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_CaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 8015a74:	b580      	push	{r7, lr}
 8015a76:	b082      	sub	sp, #8
 8015a78:	af00      	add	r7, sp, #0
 8015a7a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8015a7c:	46c0      	nop			@ (mov r8, r8)
 8015a7e:	46bd      	mov	sp, r7
 8015a80:	b002      	add	sp, #8
 8015a82:	bd80      	pop	{r7, pc}

08015a84 <HAL_LPTIM_IC_OverCaptureCallback>:
  * @brief  Over Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_OverCaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 8015a84:	b580      	push	{r7, lr}
 8015a86:	b082      	sub	sp, #8
 8015a88:	af00      	add	r7, sp, #0
 8015a8a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_OverCaptureCallback could be implemented in the user file
   */
}
 8015a8c:	46c0      	nop			@ (mov r8, r8)
 8015a8e:	46bd      	mov	sp, r7
 8015a90:	b002      	add	sp, #8
 8015a92:	bd80      	pop	{r7, pc}

08015a94 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8015a94:	b580      	push	{r7, lr}
 8015a96:	b084      	sub	sp, #16
 8015a98:	af00      	add	r7, sp, #0
 8015a9a:	6078      	str	r0, [r7, #4]
 8015a9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8015a9e:	230f      	movs	r3, #15
 8015aa0:	18fb      	adds	r3, r7, r3
 8015aa2:	2200      	movs	r2, #0
 8015aa4:	701a      	strb	r2, [r3, #0]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8015aa6:	4b15      	ldr	r3, [pc, #84]	@ (8015afc <LPTIM_WaitForFlag+0x68>)
 8015aa8:	681b      	ldr	r3, [r3, #0]
 8015aaa:	4915      	ldr	r1, [pc, #84]	@ (8015b00 <LPTIM_WaitForFlag+0x6c>)
 8015aac:	0018      	movs	r0, r3
 8015aae:	f7ea fb51 	bl	8000154 <__udivsi3>
 8015ab2:	0003      	movs	r3, r0
 8015ab4:	001a      	movs	r2, r3
 8015ab6:	0013      	movs	r3, r2
 8015ab8:	015b      	lsls	r3, r3, #5
 8015aba:	1a9b      	subs	r3, r3, r2
 8015abc:	009b      	lsls	r3, r3, #2
 8015abe:	189b      	adds	r3, r3, r2
 8015ac0:	00db      	lsls	r3, r3, #3
 8015ac2:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8015ac4:	68bb      	ldr	r3, [r7, #8]
 8015ac6:	3b01      	subs	r3, #1
 8015ac8:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8015aca:	68bb      	ldr	r3, [r7, #8]
 8015acc:	2b00      	cmp	r3, #0
 8015ace:	d103      	bne.n	8015ad8 <LPTIM_WaitForFlag+0x44>
    {
      result = HAL_TIMEOUT;
 8015ad0:	230f      	movs	r3, #15
 8015ad2:	18fb      	adds	r3, r7, r3
 8015ad4:	2203      	movs	r2, #3
 8015ad6:	701a      	strb	r2, [r3, #0]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8015ad8:	687b      	ldr	r3, [r7, #4]
 8015ada:	681b      	ldr	r3, [r3, #0]
 8015adc:	681b      	ldr	r3, [r3, #0]
 8015ade:	683a      	ldr	r2, [r7, #0]
 8015ae0:	4013      	ands	r3, r2
 8015ae2:	683a      	ldr	r2, [r7, #0]
 8015ae4:	429a      	cmp	r2, r3
 8015ae6:	d002      	beq.n	8015aee <LPTIM_WaitForFlag+0x5a>
 8015ae8:	68bb      	ldr	r3, [r7, #8]
 8015aea:	2b00      	cmp	r3, #0
 8015aec:	d1ea      	bne.n	8015ac4 <LPTIM_WaitForFlag+0x30>

  return result;
 8015aee:	230f      	movs	r3, #15
 8015af0:	18fb      	adds	r3, r7, r3
 8015af2:	781b      	ldrb	r3, [r3, #0]
}
 8015af4:	0018      	movs	r0, r3
 8015af6:	46bd      	mov	sp, r7
 8015af8:	b004      	add	sp, #16
 8015afa:	bd80      	pop	{r7, pc}
 8015afc:	20000000 	.word	0x20000000
 8015b00:	00004e20 	.word	0x00004e20

08015b04 <LPTIM_OC1_SetConfig>:
  *                the configuration information for LPTIM module.
  * @param  sConfig The output configuration structure
  * @retval None
  */
static HAL_StatusTypeDef LPTIM_OC1_SetConfig(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig)
{
 8015b04:	b580      	push	{r7, lr}
 8015b06:	b084      	sub	sp, #16
 8015b08:	af00      	add	r7, sp, #0
 8015b0a:	6078      	str	r0, [r7, #4]
 8015b0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1;

  tmpccmr1 = hlptim->Instance->CCMR1;
 8015b0e:	687b      	ldr	r3, [r7, #4]
 8015b10:	681b      	ldr	r3, [r3, #0]
 8015b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015b14:	60fb      	str	r3, [r7, #12]
  tmpccmr1 &= ~(LPTIM_CCMR1_CC1P_Msk | LPTIM_CCMR1_CC1SEL_Msk);
 8015b16:	68fb      	ldr	r3, [r7, #12]
 8015b18:	220d      	movs	r2, #13
 8015b1a:	4393      	bics	r3, r2
 8015b1c:	60fb      	str	r3, [r7, #12]

  tmpccmr1 |= sConfig->OCPolarity << LPTIM_CCMR1_CC1P_Pos;
 8015b1e:	683b      	ldr	r3, [r7, #0]
 8015b20:	685b      	ldr	r3, [r3, #4]
 8015b22:	009b      	lsls	r3, r3, #2
 8015b24:	68fa      	ldr	r2, [r7, #12]
 8015b26:	4313      	orrs	r3, r2
 8015b28:	60fb      	str	r3, [r7, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8015b2a:	687b      	ldr	r3, [r7, #4]
 8015b2c:	681b      	ldr	r3, [r3, #0]
 8015b2e:	691a      	ldr	r2, [r3, #16]
 8015b30:	687b      	ldr	r3, [r7, #4]
 8015b32:	681b      	ldr	r3, [r3, #0]
 8015b34:	2101      	movs	r1, #1
 8015b36:	430a      	orrs	r2, r1
 8015b38:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 8015b3a:	687b      	ldr	r3, [r7, #4]
 8015b3c:	681b      	ldr	r3, [r3, #0]
 8015b3e:	2208      	movs	r2, #8
 8015b40:	605a      	str	r2, [r3, #4]

  /* Write to CCR1 register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_1, sConfig->Pulse);
 8015b42:	687b      	ldr	r3, [r7, #4]
 8015b44:	681b      	ldr	r3, [r3, #0]
 8015b46:	683a      	ldr	r2, [r7, #0]
 8015b48:	6812      	ldr	r2, [r2, #0]
 8015b4a:	615a      	str	r2, [r3, #20]

  /* Wait for the completion of the write operation to the LPTIM_CCR1 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP1OK) == HAL_TIMEOUT)
 8015b4c:	687b      	ldr	r3, [r7, #4]
 8015b4e:	2108      	movs	r1, #8
 8015b50:	0018      	movs	r0, r3
 8015b52:	f7ff ff9f 	bl	8015a94 <LPTIM_WaitForFlag>
 8015b56:	0003      	movs	r3, r0
 8015b58:	2b03      	cmp	r3, #3
 8015b5a:	d101      	bne.n	8015b60 <LPTIM_OC1_SetConfig+0x5c>
  {
    return HAL_TIMEOUT;
 8015b5c:	2303      	movs	r3, #3
 8015b5e:	e068      	b.n	8015c32 <LPTIM_OC1_SetConfig+0x12e>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8015b60:	687b      	ldr	r3, [r7, #4]
 8015b62:	681b      	ldr	r3, [r3, #0]
 8015b64:	4a35      	ldr	r2, [pc, #212]	@ (8015c3c <LPTIM_OC1_SetConfig+0x138>)
 8015b66:	4293      	cmp	r3, r2
 8015b68:	d004      	beq.n	8015b74 <LPTIM_OC1_SetConfig+0x70>
 8015b6a:	687b      	ldr	r3, [r7, #4]
 8015b6c:	681b      	ldr	r3, [r3, #0]
 8015b6e:	4a34      	ldr	r2, [pc, #208]	@ (8015c40 <LPTIM_OC1_SetConfig+0x13c>)
 8015b70:	4293      	cmp	r3, r2
 8015b72:	d101      	bne.n	8015b78 <LPTIM_OC1_SetConfig+0x74>
 8015b74:	2301      	movs	r3, #1
 8015b76:	e000      	b.n	8015b7a <LPTIM_OC1_SetConfig+0x76>
 8015b78:	2300      	movs	r3, #0
 8015b7a:	2b01      	cmp	r3, #1
 8015b7c:	d122      	bne.n	8015bc4 <LPTIM_OC1_SetConfig+0xc0>
 8015b7e:	687b      	ldr	r3, [r7, #4]
 8015b80:	681b      	ldr	r3, [r3, #0]
 8015b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015b84:	2202      	movs	r2, #2
 8015b86:	4013      	ands	r3, r2
 8015b88:	d14e      	bne.n	8015c28 <LPTIM_OC1_SetConfig+0x124>
 8015b8a:	687b      	ldr	r3, [r7, #4]
 8015b8c:	681b      	ldr	r3, [r3, #0]
 8015b8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015b90:	2380      	movs	r3, #128	@ 0x80
 8015b92:	029b      	lsls	r3, r3, #10
 8015b94:	4013      	ands	r3, r2
 8015b96:	d147      	bne.n	8015c28 <LPTIM_OC1_SetConfig+0x124>
 8015b98:	687b      	ldr	r3, [r7, #4]
 8015b9a:	681b      	ldr	r3, [r3, #0]
 8015b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015b9e:	2202      	movs	r2, #2
 8015ba0:	4013      	ands	r3, r2
 8015ba2:	d141      	bne.n	8015c28 <LPTIM_OC1_SetConfig+0x124>
 8015ba4:	687b      	ldr	r3, [r7, #4]
 8015ba6:	681b      	ldr	r3, [r3, #0]
 8015ba8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015baa:	2380      	movs	r3, #128	@ 0x80
 8015bac:	029b      	lsls	r3, r3, #10
 8015bae:	4013      	ands	r3, r2
 8015bb0:	d13a      	bne.n	8015c28 <LPTIM_OC1_SetConfig+0x124>
 8015bb2:	687b      	ldr	r3, [r7, #4]
 8015bb4:	681b      	ldr	r3, [r3, #0]
 8015bb6:	691a      	ldr	r2, [r3, #16]
 8015bb8:	687b      	ldr	r3, [r7, #4]
 8015bba:	681b      	ldr	r3, [r3, #0]
 8015bbc:	2101      	movs	r1, #1
 8015bbe:	438a      	bics	r2, r1
 8015bc0:	611a      	str	r2, [r3, #16]
 8015bc2:	e031      	b.n	8015c28 <LPTIM_OC1_SetConfig+0x124>
 8015bc4:	687b      	ldr	r3, [r7, #4]
 8015bc6:	681b      	ldr	r3, [r3, #0]
 8015bc8:	4a1c      	ldr	r2, [pc, #112]	@ (8015c3c <LPTIM_OC1_SetConfig+0x138>)
 8015bca:	4293      	cmp	r3, r2
 8015bcc:	d009      	beq.n	8015be2 <LPTIM_OC1_SetConfig+0xde>
 8015bce:	687b      	ldr	r3, [r7, #4]
 8015bd0:	681b      	ldr	r3, [r3, #0]
 8015bd2:	4a1c      	ldr	r2, [pc, #112]	@ (8015c44 <LPTIM_OC1_SetConfig+0x140>)
 8015bd4:	4293      	cmp	r3, r2
 8015bd6:	d004      	beq.n	8015be2 <LPTIM_OC1_SetConfig+0xde>
 8015bd8:	687b      	ldr	r3, [r7, #4]
 8015bda:	681b      	ldr	r3, [r3, #0]
 8015bdc:	4a18      	ldr	r2, [pc, #96]	@ (8015c40 <LPTIM_OC1_SetConfig+0x13c>)
 8015bde:	4293      	cmp	r3, r2
 8015be0:	d101      	bne.n	8015be6 <LPTIM_OC1_SetConfig+0xe2>
 8015be2:	2301      	movs	r3, #1
 8015be4:	e000      	b.n	8015be8 <LPTIM_OC1_SetConfig+0xe4>
 8015be6:	2300      	movs	r3, #0
 8015be8:	2b01      	cmp	r3, #1
 8015bea:	d115      	bne.n	8015c18 <LPTIM_OC1_SetConfig+0x114>
 8015bec:	687b      	ldr	r3, [r7, #4]
 8015bee:	681b      	ldr	r3, [r3, #0]
 8015bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015bf2:	2202      	movs	r2, #2
 8015bf4:	4013      	ands	r3, r2
 8015bf6:	d117      	bne.n	8015c28 <LPTIM_OC1_SetConfig+0x124>
 8015bf8:	687b      	ldr	r3, [r7, #4]
 8015bfa:	681b      	ldr	r3, [r3, #0]
 8015bfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015bfe:	2380      	movs	r3, #128	@ 0x80
 8015c00:	029b      	lsls	r3, r3, #10
 8015c02:	4013      	ands	r3, r2
 8015c04:	d110      	bne.n	8015c28 <LPTIM_OC1_SetConfig+0x124>
 8015c06:	687b      	ldr	r3, [r7, #4]
 8015c08:	681b      	ldr	r3, [r3, #0]
 8015c0a:	691a      	ldr	r2, [r3, #16]
 8015c0c:	687b      	ldr	r3, [r7, #4]
 8015c0e:	681b      	ldr	r3, [r3, #0]
 8015c10:	2101      	movs	r1, #1
 8015c12:	438a      	bics	r2, r1
 8015c14:	611a      	str	r2, [r3, #16]
 8015c16:	e007      	b.n	8015c28 <LPTIM_OC1_SetConfig+0x124>
 8015c18:	687b      	ldr	r3, [r7, #4]
 8015c1a:	681b      	ldr	r3, [r3, #0]
 8015c1c:	691a      	ldr	r2, [r3, #16]
 8015c1e:	687b      	ldr	r3, [r7, #4]
 8015c20:	681b      	ldr	r3, [r3, #0]
 8015c22:	2101      	movs	r1, #1
 8015c24:	438a      	bics	r2, r1
 8015c26:	611a      	str	r2, [r3, #16]

  /* Write to CCMR1 register */
  hlptim->Instance->CCMR1 = tmpccmr1;
 8015c28:	687b      	ldr	r3, [r7, #4]
 8015c2a:	681b      	ldr	r3, [r3, #0]
 8015c2c:	68fa      	ldr	r2, [r7, #12]
 8015c2e:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8015c30:	2300      	movs	r3, #0
}
 8015c32:	0018      	movs	r0, r3
 8015c34:	46bd      	mov	sp, r7
 8015c36:	b004      	add	sp, #16
 8015c38:	bd80      	pop	{r7, pc}
 8015c3a:	46c0      	nop			@ (mov r8, r8)
 8015c3c:	40007c00 	.word	0x40007c00
 8015c40:	40009000 	.word	0x40009000
 8015c44:	40009400 	.word	0x40009400

08015c48 <LPTIM_OC2_SetConfig>:
  *                the configuration information for LPTIM module.
  * @param  sConfig The output configuration structure
  * @retval None
  */
static HAL_StatusTypeDef LPTIM_OC2_SetConfig(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig)
{
 8015c48:	b580      	push	{r7, lr}
 8015c4a:	b084      	sub	sp, #16
 8015c4c:	af00      	add	r7, sp, #0
 8015c4e:	6078      	str	r0, [r7, #4]
 8015c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1;

  tmpccmr1 = hlptim->Instance->CCMR1;
 8015c52:	687b      	ldr	r3, [r7, #4]
 8015c54:	681b      	ldr	r3, [r3, #0]
 8015c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015c58:	60fb      	str	r3, [r7, #12]
  tmpccmr1 &= ~(LPTIM_CCMR1_CC2P_Msk | LPTIM_CCMR1_CC2SEL_Msk);
 8015c5a:	68fb      	ldr	r3, [r7, #12]
 8015c5c:	4a49      	ldr	r2, [pc, #292]	@ (8015d84 <LPTIM_OC2_SetConfig+0x13c>)
 8015c5e:	4013      	ands	r3, r2
 8015c60:	60fb      	str	r3, [r7, #12]
  tmpccmr1 |= sConfig->OCPolarity << LPTIM_CCMR1_CC2P_Pos;
 8015c62:	683b      	ldr	r3, [r7, #0]
 8015c64:	685b      	ldr	r3, [r3, #4]
 8015c66:	049b      	lsls	r3, r3, #18
 8015c68:	68fa      	ldr	r2, [r7, #12]
 8015c6a:	4313      	orrs	r3, r2
 8015c6c:	60fb      	str	r3, [r7, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8015c6e:	687b      	ldr	r3, [r7, #4]
 8015c70:	681b      	ldr	r3, [r3, #0]
 8015c72:	691a      	ldr	r2, [r3, #16]
 8015c74:	687b      	ldr	r3, [r7, #4]
 8015c76:	681b      	ldr	r3, [r3, #0]
 8015c78:	2101      	movs	r1, #1
 8015c7a:	430a      	orrs	r2, r1
 8015c7c:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP2OK);
 8015c7e:	687b      	ldr	r3, [r7, #4]
 8015c80:	681b      	ldr	r3, [r3, #0]
 8015c82:	2280      	movs	r2, #128	@ 0x80
 8015c84:	0312      	lsls	r2, r2, #12
 8015c86:	605a      	str	r2, [r3, #4]

  /* Write to CCR2 register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_2, sConfig->Pulse);
 8015c88:	687b      	ldr	r3, [r7, #4]
 8015c8a:	681b      	ldr	r3, [r3, #0]
 8015c8c:	683a      	ldr	r2, [r7, #0]
 8015c8e:	6812      	ldr	r2, [r2, #0]
 8015c90:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Wait for the completion of the write operation to the LPTIM_CCR2 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP2OK) != HAL_OK)
 8015c92:	2380      	movs	r3, #128	@ 0x80
 8015c94:	031a      	lsls	r2, r3, #12
 8015c96:	687b      	ldr	r3, [r7, #4]
 8015c98:	0011      	movs	r1, r2
 8015c9a:	0018      	movs	r0, r3
 8015c9c:	f7ff fefa 	bl	8015a94 <LPTIM_WaitForFlag>
 8015ca0:	1e03      	subs	r3, r0, #0
 8015ca2:	d001      	beq.n	8015ca8 <LPTIM_OC2_SetConfig+0x60>
  {
    return HAL_TIMEOUT;
 8015ca4:	2303      	movs	r3, #3
 8015ca6:	e068      	b.n	8015d7a <LPTIM_OC2_SetConfig+0x132>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8015ca8:	687b      	ldr	r3, [r7, #4]
 8015caa:	681b      	ldr	r3, [r3, #0]
 8015cac:	4a36      	ldr	r2, [pc, #216]	@ (8015d88 <LPTIM_OC2_SetConfig+0x140>)
 8015cae:	4293      	cmp	r3, r2
 8015cb0:	d004      	beq.n	8015cbc <LPTIM_OC2_SetConfig+0x74>
 8015cb2:	687b      	ldr	r3, [r7, #4]
 8015cb4:	681b      	ldr	r3, [r3, #0]
 8015cb6:	4a35      	ldr	r2, [pc, #212]	@ (8015d8c <LPTIM_OC2_SetConfig+0x144>)
 8015cb8:	4293      	cmp	r3, r2
 8015cba:	d101      	bne.n	8015cc0 <LPTIM_OC2_SetConfig+0x78>
 8015cbc:	2301      	movs	r3, #1
 8015cbe:	e000      	b.n	8015cc2 <LPTIM_OC2_SetConfig+0x7a>
 8015cc0:	2300      	movs	r3, #0
 8015cc2:	2b01      	cmp	r3, #1
 8015cc4:	d122      	bne.n	8015d0c <LPTIM_OC2_SetConfig+0xc4>
 8015cc6:	687b      	ldr	r3, [r7, #4]
 8015cc8:	681b      	ldr	r3, [r3, #0]
 8015cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015ccc:	2202      	movs	r2, #2
 8015cce:	4013      	ands	r3, r2
 8015cd0:	d14e      	bne.n	8015d70 <LPTIM_OC2_SetConfig+0x128>
 8015cd2:	687b      	ldr	r3, [r7, #4]
 8015cd4:	681b      	ldr	r3, [r3, #0]
 8015cd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015cd8:	2380      	movs	r3, #128	@ 0x80
 8015cda:	029b      	lsls	r3, r3, #10
 8015cdc:	4013      	ands	r3, r2
 8015cde:	d147      	bne.n	8015d70 <LPTIM_OC2_SetConfig+0x128>
 8015ce0:	687b      	ldr	r3, [r7, #4]
 8015ce2:	681b      	ldr	r3, [r3, #0]
 8015ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015ce6:	2202      	movs	r2, #2
 8015ce8:	4013      	ands	r3, r2
 8015cea:	d141      	bne.n	8015d70 <LPTIM_OC2_SetConfig+0x128>
 8015cec:	687b      	ldr	r3, [r7, #4]
 8015cee:	681b      	ldr	r3, [r3, #0]
 8015cf0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015cf2:	2380      	movs	r3, #128	@ 0x80
 8015cf4:	029b      	lsls	r3, r3, #10
 8015cf6:	4013      	ands	r3, r2
 8015cf8:	d13a      	bne.n	8015d70 <LPTIM_OC2_SetConfig+0x128>
 8015cfa:	687b      	ldr	r3, [r7, #4]
 8015cfc:	681b      	ldr	r3, [r3, #0]
 8015cfe:	691a      	ldr	r2, [r3, #16]
 8015d00:	687b      	ldr	r3, [r7, #4]
 8015d02:	681b      	ldr	r3, [r3, #0]
 8015d04:	2101      	movs	r1, #1
 8015d06:	438a      	bics	r2, r1
 8015d08:	611a      	str	r2, [r3, #16]
 8015d0a:	e031      	b.n	8015d70 <LPTIM_OC2_SetConfig+0x128>
 8015d0c:	687b      	ldr	r3, [r7, #4]
 8015d0e:	681b      	ldr	r3, [r3, #0]
 8015d10:	4a1d      	ldr	r2, [pc, #116]	@ (8015d88 <LPTIM_OC2_SetConfig+0x140>)
 8015d12:	4293      	cmp	r3, r2
 8015d14:	d009      	beq.n	8015d2a <LPTIM_OC2_SetConfig+0xe2>
 8015d16:	687b      	ldr	r3, [r7, #4]
 8015d18:	681b      	ldr	r3, [r3, #0]
 8015d1a:	4a1d      	ldr	r2, [pc, #116]	@ (8015d90 <LPTIM_OC2_SetConfig+0x148>)
 8015d1c:	4293      	cmp	r3, r2
 8015d1e:	d004      	beq.n	8015d2a <LPTIM_OC2_SetConfig+0xe2>
 8015d20:	687b      	ldr	r3, [r7, #4]
 8015d22:	681b      	ldr	r3, [r3, #0]
 8015d24:	4a19      	ldr	r2, [pc, #100]	@ (8015d8c <LPTIM_OC2_SetConfig+0x144>)
 8015d26:	4293      	cmp	r3, r2
 8015d28:	d101      	bne.n	8015d2e <LPTIM_OC2_SetConfig+0xe6>
 8015d2a:	2301      	movs	r3, #1
 8015d2c:	e000      	b.n	8015d30 <LPTIM_OC2_SetConfig+0xe8>
 8015d2e:	2300      	movs	r3, #0
 8015d30:	2b01      	cmp	r3, #1
 8015d32:	d115      	bne.n	8015d60 <LPTIM_OC2_SetConfig+0x118>
 8015d34:	687b      	ldr	r3, [r7, #4]
 8015d36:	681b      	ldr	r3, [r3, #0]
 8015d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015d3a:	2202      	movs	r2, #2
 8015d3c:	4013      	ands	r3, r2
 8015d3e:	d117      	bne.n	8015d70 <LPTIM_OC2_SetConfig+0x128>
 8015d40:	687b      	ldr	r3, [r7, #4]
 8015d42:	681b      	ldr	r3, [r3, #0]
 8015d44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015d46:	2380      	movs	r3, #128	@ 0x80
 8015d48:	029b      	lsls	r3, r3, #10
 8015d4a:	4013      	ands	r3, r2
 8015d4c:	d110      	bne.n	8015d70 <LPTIM_OC2_SetConfig+0x128>
 8015d4e:	687b      	ldr	r3, [r7, #4]
 8015d50:	681b      	ldr	r3, [r3, #0]
 8015d52:	691a      	ldr	r2, [r3, #16]
 8015d54:	687b      	ldr	r3, [r7, #4]
 8015d56:	681b      	ldr	r3, [r3, #0]
 8015d58:	2101      	movs	r1, #1
 8015d5a:	438a      	bics	r2, r1
 8015d5c:	611a      	str	r2, [r3, #16]
 8015d5e:	e007      	b.n	8015d70 <LPTIM_OC2_SetConfig+0x128>
 8015d60:	687b      	ldr	r3, [r7, #4]
 8015d62:	681b      	ldr	r3, [r3, #0]
 8015d64:	691a      	ldr	r2, [r3, #16]
 8015d66:	687b      	ldr	r3, [r7, #4]
 8015d68:	681b      	ldr	r3, [r3, #0]
 8015d6a:	2101      	movs	r1, #1
 8015d6c:	438a      	bics	r2, r1
 8015d6e:	611a      	str	r2, [r3, #16]

  /* Write to CCMR1 register */
  hlptim->Instance->CCMR1 = tmpccmr1;
 8015d70:	687b      	ldr	r3, [r7, #4]
 8015d72:	681b      	ldr	r3, [r3, #0]
 8015d74:	68fa      	ldr	r2, [r7, #12]
 8015d76:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8015d78:	2300      	movs	r3, #0
}
 8015d7a:	0018      	movs	r0, r3
 8015d7c:	46bd      	mov	sp, r7
 8015d7e:	b004      	add	sp, #16
 8015d80:	bd80      	pop	{r7, pc}
 8015d82:	46c0      	nop			@ (mov r8, r8)
 8015d84:	fff2ffff 	.word	0xfff2ffff
 8015d88:	40007c00 	.word	0x40007c00
 8015d8c:	40009000 	.word	0x40009000
 8015d90:	40009400 	.word	0x40009400

08015d94 <LPTIM_OC3_SetConfig>:
  *                the configuration information for LPTIM module.
  * @param  sConfig The output configuration structure
  * @retval None
  */
static HAL_StatusTypeDef LPTIM_OC3_SetConfig(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig)
{
 8015d94:	b580      	push	{r7, lr}
 8015d96:	b084      	sub	sp, #16
 8015d98:	af00      	add	r7, sp, #0
 8015d9a:	6078      	str	r0, [r7, #4]
 8015d9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2;

  tmpccmr2 = hlptim->Instance->CCMR2;
 8015d9e:	687b      	ldr	r3, [r7, #4]
 8015da0:	681b      	ldr	r3, [r3, #0]
 8015da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015da4:	60fb      	str	r3, [r7, #12]
  tmpccmr2 &= ~(LPTIM_CCMR2_CC3P_Msk | LPTIM_CCMR2_CC3SEL_Msk);
 8015da6:	68fb      	ldr	r3, [r7, #12]
 8015da8:	220d      	movs	r2, #13
 8015daa:	4393      	bics	r3, r2
 8015dac:	60fb      	str	r3, [r7, #12]

  tmpccmr2 |= sConfig->OCPolarity << LPTIM_CCMR2_CC3P_Pos;
 8015dae:	683b      	ldr	r3, [r7, #0]
 8015db0:	685b      	ldr	r3, [r3, #4]
 8015db2:	009b      	lsls	r3, r3, #2
 8015db4:	68fa      	ldr	r2, [r7, #12]
 8015db6:	4313      	orrs	r3, r2
 8015db8:	60fb      	str	r3, [r7, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8015dba:	687b      	ldr	r3, [r7, #4]
 8015dbc:	681b      	ldr	r3, [r3, #0]
 8015dbe:	691a      	ldr	r2, [r3, #16]
 8015dc0:	687b      	ldr	r3, [r7, #4]
 8015dc2:	681b      	ldr	r3, [r3, #0]
 8015dc4:	2101      	movs	r1, #1
 8015dc6:	430a      	orrs	r2, r1
 8015dc8:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP3OK);
 8015dca:	687b      	ldr	r3, [r7, #4]
 8015dcc:	681b      	ldr	r3, [r3, #0]
 8015dce:	2280      	movs	r2, #128	@ 0x80
 8015dd0:	0352      	lsls	r2, r2, #13
 8015dd2:	605a      	str	r2, [r3, #4]

  /* Write to CCR3 register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_3, sConfig->Pulse);
 8015dd4:	687b      	ldr	r3, [r7, #4]
 8015dd6:	681b      	ldr	r3, [r3, #0]
 8015dd8:	683a      	ldr	r2, [r7, #0]
 8015dda:	6812      	ldr	r2, [r2, #0]
 8015ddc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Wait for the completion of the write operation to the LPTIM_CCR3 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP3OK) == HAL_TIMEOUT)
 8015dde:	2380      	movs	r3, #128	@ 0x80
 8015de0:	035a      	lsls	r2, r3, #13
 8015de2:	687b      	ldr	r3, [r7, #4]
 8015de4:	0011      	movs	r1, r2
 8015de6:	0018      	movs	r0, r3
 8015de8:	f7ff fe54 	bl	8015a94 <LPTIM_WaitForFlag>
 8015dec:	0003      	movs	r3, r0
 8015dee:	2b03      	cmp	r3, #3
 8015df0:	d101      	bne.n	8015df6 <LPTIM_OC3_SetConfig+0x62>
  {
    return HAL_TIMEOUT;
 8015df2:	2303      	movs	r3, #3
 8015df4:	e068      	b.n	8015ec8 <LPTIM_OC3_SetConfig+0x134>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8015df6:	687b      	ldr	r3, [r7, #4]
 8015df8:	681b      	ldr	r3, [r3, #0]
 8015dfa:	4a35      	ldr	r2, [pc, #212]	@ (8015ed0 <LPTIM_OC3_SetConfig+0x13c>)
 8015dfc:	4293      	cmp	r3, r2
 8015dfe:	d004      	beq.n	8015e0a <LPTIM_OC3_SetConfig+0x76>
 8015e00:	687b      	ldr	r3, [r7, #4]
 8015e02:	681b      	ldr	r3, [r3, #0]
 8015e04:	4a33      	ldr	r2, [pc, #204]	@ (8015ed4 <LPTIM_OC3_SetConfig+0x140>)
 8015e06:	4293      	cmp	r3, r2
 8015e08:	d101      	bne.n	8015e0e <LPTIM_OC3_SetConfig+0x7a>
 8015e0a:	2301      	movs	r3, #1
 8015e0c:	e000      	b.n	8015e10 <LPTIM_OC3_SetConfig+0x7c>
 8015e0e:	2300      	movs	r3, #0
 8015e10:	2b01      	cmp	r3, #1
 8015e12:	d122      	bne.n	8015e5a <LPTIM_OC3_SetConfig+0xc6>
 8015e14:	687b      	ldr	r3, [r7, #4]
 8015e16:	681b      	ldr	r3, [r3, #0]
 8015e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015e1a:	2202      	movs	r2, #2
 8015e1c:	4013      	ands	r3, r2
 8015e1e:	d14e      	bne.n	8015ebe <LPTIM_OC3_SetConfig+0x12a>
 8015e20:	687b      	ldr	r3, [r7, #4]
 8015e22:	681b      	ldr	r3, [r3, #0]
 8015e24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015e26:	2380      	movs	r3, #128	@ 0x80
 8015e28:	029b      	lsls	r3, r3, #10
 8015e2a:	4013      	ands	r3, r2
 8015e2c:	d147      	bne.n	8015ebe <LPTIM_OC3_SetConfig+0x12a>
 8015e2e:	687b      	ldr	r3, [r7, #4]
 8015e30:	681b      	ldr	r3, [r3, #0]
 8015e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015e34:	2202      	movs	r2, #2
 8015e36:	4013      	ands	r3, r2
 8015e38:	d141      	bne.n	8015ebe <LPTIM_OC3_SetConfig+0x12a>
 8015e3a:	687b      	ldr	r3, [r7, #4]
 8015e3c:	681b      	ldr	r3, [r3, #0]
 8015e3e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015e40:	2380      	movs	r3, #128	@ 0x80
 8015e42:	029b      	lsls	r3, r3, #10
 8015e44:	4013      	ands	r3, r2
 8015e46:	d13a      	bne.n	8015ebe <LPTIM_OC3_SetConfig+0x12a>
 8015e48:	687b      	ldr	r3, [r7, #4]
 8015e4a:	681b      	ldr	r3, [r3, #0]
 8015e4c:	691a      	ldr	r2, [r3, #16]
 8015e4e:	687b      	ldr	r3, [r7, #4]
 8015e50:	681b      	ldr	r3, [r3, #0]
 8015e52:	2101      	movs	r1, #1
 8015e54:	438a      	bics	r2, r1
 8015e56:	611a      	str	r2, [r3, #16]
 8015e58:	e031      	b.n	8015ebe <LPTIM_OC3_SetConfig+0x12a>
 8015e5a:	687b      	ldr	r3, [r7, #4]
 8015e5c:	681b      	ldr	r3, [r3, #0]
 8015e5e:	4a1c      	ldr	r2, [pc, #112]	@ (8015ed0 <LPTIM_OC3_SetConfig+0x13c>)
 8015e60:	4293      	cmp	r3, r2
 8015e62:	d009      	beq.n	8015e78 <LPTIM_OC3_SetConfig+0xe4>
 8015e64:	687b      	ldr	r3, [r7, #4]
 8015e66:	681b      	ldr	r3, [r3, #0]
 8015e68:	4a1b      	ldr	r2, [pc, #108]	@ (8015ed8 <LPTIM_OC3_SetConfig+0x144>)
 8015e6a:	4293      	cmp	r3, r2
 8015e6c:	d004      	beq.n	8015e78 <LPTIM_OC3_SetConfig+0xe4>
 8015e6e:	687b      	ldr	r3, [r7, #4]
 8015e70:	681b      	ldr	r3, [r3, #0]
 8015e72:	4a18      	ldr	r2, [pc, #96]	@ (8015ed4 <LPTIM_OC3_SetConfig+0x140>)
 8015e74:	4293      	cmp	r3, r2
 8015e76:	d101      	bne.n	8015e7c <LPTIM_OC3_SetConfig+0xe8>
 8015e78:	2301      	movs	r3, #1
 8015e7a:	e000      	b.n	8015e7e <LPTIM_OC3_SetConfig+0xea>
 8015e7c:	2300      	movs	r3, #0
 8015e7e:	2b01      	cmp	r3, #1
 8015e80:	d115      	bne.n	8015eae <LPTIM_OC3_SetConfig+0x11a>
 8015e82:	687b      	ldr	r3, [r7, #4]
 8015e84:	681b      	ldr	r3, [r3, #0]
 8015e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015e88:	2202      	movs	r2, #2
 8015e8a:	4013      	ands	r3, r2
 8015e8c:	d117      	bne.n	8015ebe <LPTIM_OC3_SetConfig+0x12a>
 8015e8e:	687b      	ldr	r3, [r7, #4]
 8015e90:	681b      	ldr	r3, [r3, #0]
 8015e92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015e94:	2380      	movs	r3, #128	@ 0x80
 8015e96:	029b      	lsls	r3, r3, #10
 8015e98:	4013      	ands	r3, r2
 8015e9a:	d110      	bne.n	8015ebe <LPTIM_OC3_SetConfig+0x12a>
 8015e9c:	687b      	ldr	r3, [r7, #4]
 8015e9e:	681b      	ldr	r3, [r3, #0]
 8015ea0:	691a      	ldr	r2, [r3, #16]
 8015ea2:	687b      	ldr	r3, [r7, #4]
 8015ea4:	681b      	ldr	r3, [r3, #0]
 8015ea6:	2101      	movs	r1, #1
 8015ea8:	438a      	bics	r2, r1
 8015eaa:	611a      	str	r2, [r3, #16]
 8015eac:	e007      	b.n	8015ebe <LPTIM_OC3_SetConfig+0x12a>
 8015eae:	687b      	ldr	r3, [r7, #4]
 8015eb0:	681b      	ldr	r3, [r3, #0]
 8015eb2:	691a      	ldr	r2, [r3, #16]
 8015eb4:	687b      	ldr	r3, [r7, #4]
 8015eb6:	681b      	ldr	r3, [r3, #0]
 8015eb8:	2101      	movs	r1, #1
 8015eba:	438a      	bics	r2, r1
 8015ebc:	611a      	str	r2, [r3, #16]

  /* Write to CCMR1 register */
  hlptim->Instance->CCMR2 = tmpccmr2;
 8015ebe:	687b      	ldr	r3, [r7, #4]
 8015ec0:	681b      	ldr	r3, [r3, #0]
 8015ec2:	68fa      	ldr	r2, [r7, #12]
 8015ec4:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8015ec6:	2300      	movs	r3, #0
}
 8015ec8:	0018      	movs	r0, r3
 8015eca:	46bd      	mov	sp, r7
 8015ecc:	b004      	add	sp, #16
 8015ece:	bd80      	pop	{r7, pc}
 8015ed0:	40007c00 	.word	0x40007c00
 8015ed4:	40009000 	.word	0x40009000
 8015ed8:	40009400 	.word	0x40009400

08015edc <LPTIM_OC4_SetConfig>:
  *                the configuration information for LPTIM module.
  * @param  sConfig The output configuration structure
  * @retval None
  */
static HAL_StatusTypeDef LPTIM_OC4_SetConfig(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig)
{
 8015edc:	b580      	push	{r7, lr}
 8015ede:	b084      	sub	sp, #16
 8015ee0:	af00      	add	r7, sp, #0
 8015ee2:	6078      	str	r0, [r7, #4]
 8015ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2;

  tmpccmr2 = hlptim->Instance->CCMR2;
 8015ee6:	687b      	ldr	r3, [r7, #4]
 8015ee8:	681b      	ldr	r3, [r3, #0]
 8015eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015eec:	60fb      	str	r3, [r7, #12]
  tmpccmr2 &= ~(LPTIM_CCMR2_CC4P_Msk | LPTIM_CCMR2_CC4SEL_Msk);
 8015eee:	68fb      	ldr	r3, [r7, #12]
 8015ef0:	4a49      	ldr	r2, [pc, #292]	@ (8016018 <LPTIM_OC4_SetConfig+0x13c>)
 8015ef2:	4013      	ands	r3, r2
 8015ef4:	60fb      	str	r3, [r7, #12]

  tmpccmr2 |= sConfig->OCPolarity << LPTIM_CCMR2_CC4P_Pos;
 8015ef6:	683b      	ldr	r3, [r7, #0]
 8015ef8:	685b      	ldr	r3, [r3, #4]
 8015efa:	049b      	lsls	r3, r3, #18
 8015efc:	68fa      	ldr	r2, [r7, #12]
 8015efe:	4313      	orrs	r3, r2
 8015f00:	60fb      	str	r3, [r7, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8015f02:	687b      	ldr	r3, [r7, #4]
 8015f04:	681b      	ldr	r3, [r3, #0]
 8015f06:	691a      	ldr	r2, [r3, #16]
 8015f08:	687b      	ldr	r3, [r7, #4]
 8015f0a:	681b      	ldr	r3, [r3, #0]
 8015f0c:	2101      	movs	r1, #1
 8015f0e:	430a      	orrs	r2, r1
 8015f10:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP4OK);
 8015f12:	687b      	ldr	r3, [r7, #4]
 8015f14:	681b      	ldr	r3, [r3, #0]
 8015f16:	2280      	movs	r2, #128	@ 0x80
 8015f18:	0392      	lsls	r2, r2, #14
 8015f1a:	605a      	str	r2, [r3, #4]

  /* Write to CCR4 register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_4, sConfig->Pulse);
 8015f1c:	687b      	ldr	r3, [r7, #4]
 8015f1e:	681b      	ldr	r3, [r3, #0]
 8015f20:	683a      	ldr	r2, [r7, #0]
 8015f22:	6812      	ldr	r2, [r2, #0]
 8015f24:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Wait for the completion of the write operation to the LPTIM_CCR4 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP4OK) == HAL_TIMEOUT)
 8015f26:	2380      	movs	r3, #128	@ 0x80
 8015f28:	039a      	lsls	r2, r3, #14
 8015f2a:	687b      	ldr	r3, [r7, #4]
 8015f2c:	0011      	movs	r1, r2
 8015f2e:	0018      	movs	r0, r3
 8015f30:	f7ff fdb0 	bl	8015a94 <LPTIM_WaitForFlag>
 8015f34:	0003      	movs	r3, r0
 8015f36:	2b03      	cmp	r3, #3
 8015f38:	d101      	bne.n	8015f3e <LPTIM_OC4_SetConfig+0x62>
  {
    return HAL_TIMEOUT;
 8015f3a:	2303      	movs	r3, #3
 8015f3c:	e068      	b.n	8016010 <LPTIM_OC4_SetConfig+0x134>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8015f3e:	687b      	ldr	r3, [r7, #4]
 8015f40:	681b      	ldr	r3, [r3, #0]
 8015f42:	4a36      	ldr	r2, [pc, #216]	@ (801601c <LPTIM_OC4_SetConfig+0x140>)
 8015f44:	4293      	cmp	r3, r2
 8015f46:	d004      	beq.n	8015f52 <LPTIM_OC4_SetConfig+0x76>
 8015f48:	687b      	ldr	r3, [r7, #4]
 8015f4a:	681b      	ldr	r3, [r3, #0]
 8015f4c:	4a34      	ldr	r2, [pc, #208]	@ (8016020 <LPTIM_OC4_SetConfig+0x144>)
 8015f4e:	4293      	cmp	r3, r2
 8015f50:	d101      	bne.n	8015f56 <LPTIM_OC4_SetConfig+0x7a>
 8015f52:	2301      	movs	r3, #1
 8015f54:	e000      	b.n	8015f58 <LPTIM_OC4_SetConfig+0x7c>
 8015f56:	2300      	movs	r3, #0
 8015f58:	2b01      	cmp	r3, #1
 8015f5a:	d122      	bne.n	8015fa2 <LPTIM_OC4_SetConfig+0xc6>
 8015f5c:	687b      	ldr	r3, [r7, #4]
 8015f5e:	681b      	ldr	r3, [r3, #0]
 8015f60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015f62:	2202      	movs	r2, #2
 8015f64:	4013      	ands	r3, r2
 8015f66:	d14e      	bne.n	8016006 <LPTIM_OC4_SetConfig+0x12a>
 8015f68:	687b      	ldr	r3, [r7, #4]
 8015f6a:	681b      	ldr	r3, [r3, #0]
 8015f6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015f6e:	2380      	movs	r3, #128	@ 0x80
 8015f70:	029b      	lsls	r3, r3, #10
 8015f72:	4013      	ands	r3, r2
 8015f74:	d147      	bne.n	8016006 <LPTIM_OC4_SetConfig+0x12a>
 8015f76:	687b      	ldr	r3, [r7, #4]
 8015f78:	681b      	ldr	r3, [r3, #0]
 8015f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015f7c:	2202      	movs	r2, #2
 8015f7e:	4013      	ands	r3, r2
 8015f80:	d141      	bne.n	8016006 <LPTIM_OC4_SetConfig+0x12a>
 8015f82:	687b      	ldr	r3, [r7, #4]
 8015f84:	681b      	ldr	r3, [r3, #0]
 8015f86:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015f88:	2380      	movs	r3, #128	@ 0x80
 8015f8a:	029b      	lsls	r3, r3, #10
 8015f8c:	4013      	ands	r3, r2
 8015f8e:	d13a      	bne.n	8016006 <LPTIM_OC4_SetConfig+0x12a>
 8015f90:	687b      	ldr	r3, [r7, #4]
 8015f92:	681b      	ldr	r3, [r3, #0]
 8015f94:	691a      	ldr	r2, [r3, #16]
 8015f96:	687b      	ldr	r3, [r7, #4]
 8015f98:	681b      	ldr	r3, [r3, #0]
 8015f9a:	2101      	movs	r1, #1
 8015f9c:	438a      	bics	r2, r1
 8015f9e:	611a      	str	r2, [r3, #16]
 8015fa0:	e031      	b.n	8016006 <LPTIM_OC4_SetConfig+0x12a>
 8015fa2:	687b      	ldr	r3, [r7, #4]
 8015fa4:	681b      	ldr	r3, [r3, #0]
 8015fa6:	4a1d      	ldr	r2, [pc, #116]	@ (801601c <LPTIM_OC4_SetConfig+0x140>)
 8015fa8:	4293      	cmp	r3, r2
 8015faa:	d009      	beq.n	8015fc0 <LPTIM_OC4_SetConfig+0xe4>
 8015fac:	687b      	ldr	r3, [r7, #4]
 8015fae:	681b      	ldr	r3, [r3, #0]
 8015fb0:	4a1c      	ldr	r2, [pc, #112]	@ (8016024 <LPTIM_OC4_SetConfig+0x148>)
 8015fb2:	4293      	cmp	r3, r2
 8015fb4:	d004      	beq.n	8015fc0 <LPTIM_OC4_SetConfig+0xe4>
 8015fb6:	687b      	ldr	r3, [r7, #4]
 8015fb8:	681b      	ldr	r3, [r3, #0]
 8015fba:	4a19      	ldr	r2, [pc, #100]	@ (8016020 <LPTIM_OC4_SetConfig+0x144>)
 8015fbc:	4293      	cmp	r3, r2
 8015fbe:	d101      	bne.n	8015fc4 <LPTIM_OC4_SetConfig+0xe8>
 8015fc0:	2301      	movs	r3, #1
 8015fc2:	e000      	b.n	8015fc6 <LPTIM_OC4_SetConfig+0xea>
 8015fc4:	2300      	movs	r3, #0
 8015fc6:	2b01      	cmp	r3, #1
 8015fc8:	d115      	bne.n	8015ff6 <LPTIM_OC4_SetConfig+0x11a>
 8015fca:	687b      	ldr	r3, [r7, #4]
 8015fcc:	681b      	ldr	r3, [r3, #0]
 8015fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015fd0:	2202      	movs	r2, #2
 8015fd2:	4013      	ands	r3, r2
 8015fd4:	d117      	bne.n	8016006 <LPTIM_OC4_SetConfig+0x12a>
 8015fd6:	687b      	ldr	r3, [r7, #4]
 8015fd8:	681b      	ldr	r3, [r3, #0]
 8015fda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015fdc:	2380      	movs	r3, #128	@ 0x80
 8015fde:	029b      	lsls	r3, r3, #10
 8015fe0:	4013      	ands	r3, r2
 8015fe2:	d110      	bne.n	8016006 <LPTIM_OC4_SetConfig+0x12a>
 8015fe4:	687b      	ldr	r3, [r7, #4]
 8015fe6:	681b      	ldr	r3, [r3, #0]
 8015fe8:	691a      	ldr	r2, [r3, #16]
 8015fea:	687b      	ldr	r3, [r7, #4]
 8015fec:	681b      	ldr	r3, [r3, #0]
 8015fee:	2101      	movs	r1, #1
 8015ff0:	438a      	bics	r2, r1
 8015ff2:	611a      	str	r2, [r3, #16]
 8015ff4:	e007      	b.n	8016006 <LPTIM_OC4_SetConfig+0x12a>
 8015ff6:	687b      	ldr	r3, [r7, #4]
 8015ff8:	681b      	ldr	r3, [r3, #0]
 8015ffa:	691a      	ldr	r2, [r3, #16]
 8015ffc:	687b      	ldr	r3, [r7, #4]
 8015ffe:	681b      	ldr	r3, [r3, #0]
 8016000:	2101      	movs	r1, #1
 8016002:	438a      	bics	r2, r1
 8016004:	611a      	str	r2, [r3, #16]

  /* Write to CCMR1 register */
  hlptim->Instance->CCMR2 = tmpccmr2;
 8016006:	687b      	ldr	r3, [r7, #4]
 8016008:	681b      	ldr	r3, [r3, #0]
 801600a:	68fa      	ldr	r2, [r7, #12]
 801600c:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 801600e:	2300      	movs	r3, #0
}
 8016010:	0018      	movs	r0, r3
 8016012:	46bd      	mov	sp, r7
 8016014:	b004      	add	sp, #16
 8016016:	bd80      	pop	{r7, pc}
 8016018:	fff2ffff 	.word	0xfff2ffff
 801601c:	40007c00 	.word	0x40007c00
 8016020:	40009000 	.word	0x40009000
 8016024:	40009400 	.word	0x40009400

08016028 <PCD_GET_EP_RX_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_RX_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8016028:	b580      	push	{r7, lr}
 801602a:	b084      	sub	sp, #16
 801602c:	af00      	add	r7, sp, #0
 801602e:	6078      	str	r0, [r7, #4]
 8016030:	000a      	movs	r2, r1
 8016032:	1cbb      	adds	r3, r7, #2
 8016034:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8016036:	230a      	movs	r3, #10
 8016038:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 801603a:	e002      	b.n	8016042 <PCD_GET_EP_RX_CNT+0x1a>
  {
    count--;
 801603c:	68fb      	ldr	r3, [r7, #12]
 801603e:	3b01      	subs	r3, #1
 8016040:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8016042:	68fb      	ldr	r3, [r7, #12]
 8016044:	2b00      	cmp	r3, #0
 8016046:	d1f9      	bne.n	801603c <PCD_GET_EP_RX_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 8016048:	1cbb      	adds	r3, r7, #2
 801604a:	881b      	ldrh	r3, [r3, #0]
 801604c:	00db      	lsls	r3, r3, #3
 801604e:	4a06      	ldr	r2, [pc, #24]	@ (8016068 <PCD_GET_EP_RX_CNT+0x40>)
 8016050:	4694      	mov	ip, r2
 8016052:	4463      	add	r3, ip
 8016054:	685b      	ldr	r3, [r3, #4]
 8016056:	0c1b      	lsrs	r3, r3, #16
 8016058:	b29b      	uxth	r3, r3
 801605a:	059b      	lsls	r3, r3, #22
 801605c:	0d9b      	lsrs	r3, r3, #22
 801605e:	b29b      	uxth	r3, r3
}
 8016060:	0018      	movs	r0, r3
 8016062:	46bd      	mov	sp, r7
 8016064:	b004      	add	sp, #16
 8016066:	bd80      	pop	{r7, pc}
 8016068:	40009800 	.word	0x40009800

0801606c <PCD_GET_EP_DBUF0_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 801606c:	b580      	push	{r7, lr}
 801606e:	b084      	sub	sp, #16
 8016070:	af00      	add	r7, sp, #0
 8016072:	6078      	str	r0, [r7, #4]
 8016074:	000a      	movs	r2, r1
 8016076:	1cbb      	adds	r3, r7, #2
 8016078:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 801607a:	230a      	movs	r3, #10
 801607c:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 801607e:	e002      	b.n	8016086 <PCD_GET_EP_DBUF0_CNT+0x1a>
  {
    count--;
 8016080:	68fb      	ldr	r3, [r7, #12]
 8016082:	3b01      	subs	r3, #1
 8016084:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8016086:	68fb      	ldr	r3, [r7, #12]
 8016088:	2b00      	cmp	r3, #0
 801608a:	d1f9      	bne.n	8016080 <PCD_GET_EP_DBUF0_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 801608c:	1cbb      	adds	r3, r7, #2
 801608e:	881b      	ldrh	r3, [r3, #0]
 8016090:	00db      	lsls	r3, r3, #3
 8016092:	4a06      	ldr	r2, [pc, #24]	@ (80160ac <PCD_GET_EP_DBUF0_CNT+0x40>)
 8016094:	4694      	mov	ip, r2
 8016096:	4463      	add	r3, ip
 8016098:	681b      	ldr	r3, [r3, #0]
 801609a:	0c1b      	lsrs	r3, r3, #16
 801609c:	b29b      	uxth	r3, r3
 801609e:	059b      	lsls	r3, r3, #22
 80160a0:	0d9b      	lsrs	r3, r3, #22
 80160a2:	b29b      	uxth	r3, r3
}
 80160a4:	0018      	movs	r0, r3
 80160a6:	46bd      	mov	sp, r7
 80160a8:	b004      	add	sp, #16
 80160aa:	bd80      	pop	{r7, pc}
 80160ac:	40009800 	.word	0x40009800

080160b0 <PCD_GET_EP_DBUF1_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF1_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 80160b0:	b580      	push	{r7, lr}
 80160b2:	b084      	sub	sp, #16
 80160b4:	af00      	add	r7, sp, #0
 80160b6:	6078      	str	r0, [r7, #4]
 80160b8:	000a      	movs	r2, r1
 80160ba:	1cbb      	adds	r3, r7, #2
 80160bc:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 80160be:	230a      	movs	r3, #10
 80160c0:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 80160c2:	e002      	b.n	80160ca <PCD_GET_EP_DBUF1_CNT+0x1a>
  {
    count--;
 80160c4:	68fb      	ldr	r3, [r7, #12]
 80160c6:	3b01      	subs	r3, #1
 80160c8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80160ca:	68fb      	ldr	r3, [r7, #12]
 80160cc:	2b00      	cmp	r3, #0
 80160ce:	d1f9      	bne.n	80160c4 <PCD_GET_EP_DBUF1_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bEpNum));
 80160d0:	1cbb      	adds	r3, r7, #2
 80160d2:	881b      	ldrh	r3, [r3, #0]
 80160d4:	00db      	lsls	r3, r3, #3
 80160d6:	4a06      	ldr	r2, [pc, #24]	@ (80160f0 <PCD_GET_EP_DBUF1_CNT+0x40>)
 80160d8:	4694      	mov	ip, r2
 80160da:	4463      	add	r3, ip
 80160dc:	685b      	ldr	r3, [r3, #4]
 80160de:	0c1b      	lsrs	r3, r3, #16
 80160e0:	b29b      	uxth	r3, r3
 80160e2:	059b      	lsls	r3, r3, #22
 80160e4:	0d9b      	lsrs	r3, r3, #22
 80160e6:	b29b      	uxth	r3, r3
}
 80160e8:	0018      	movs	r0, r3
 80160ea:	46bd      	mov	sp, r7
 80160ec:	b004      	add	sp, #16
 80160ee:	bd80      	pop	{r7, pc}
 80160f0:	40009800 	.word	0x40009800

080160f4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80160f4:	b590      	push	{r4, r7, lr}
 80160f6:	b085      	sub	sp, #20
 80160f8:	af00      	add	r7, sp, #0
 80160fa:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80160fc:	687b      	ldr	r3, [r7, #4]
 80160fe:	2b00      	cmp	r3, #0
 8016100:	d101      	bne.n	8016106 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8016102:	2301      	movs	r3, #1
 8016104:	e0e4      	b.n	80162d0 <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8016106:	687b      	ldr	r3, [r7, #4]
 8016108:	4a73      	ldr	r2, [pc, #460]	@ (80162d8 <HAL_PCD_Init+0x1e4>)
 801610a:	5c9b      	ldrb	r3, [r3, r2]
 801610c:	b2db      	uxtb	r3, r3
 801610e:	2b00      	cmp	r3, #0
 8016110:	d108      	bne.n	8016124 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8016112:	687a      	ldr	r2, [r7, #4]
 8016114:	23a4      	movs	r3, #164	@ 0xa4
 8016116:	009b      	lsls	r3, r3, #2
 8016118:	2100      	movs	r1, #0
 801611a:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 801611c:	687b      	ldr	r3, [r7, #4]
 801611e:	0018      	movs	r0, r3
 8016120:	f7ef f9f6 	bl	8005510 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8016124:	687b      	ldr	r3, [r7, #4]
 8016126:	4a6c      	ldr	r2, [pc, #432]	@ (80162d8 <HAL_PCD_Init+0x1e4>)
 8016128:	2103      	movs	r1, #3
 801612a:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 801612c:	687b      	ldr	r3, [r7, #4]
 801612e:	681b      	ldr	r3, [r3, #0]
 8016130:	0018      	movs	r0, r3
 8016132:	f007 f87b 	bl	801d22c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8016136:	230f      	movs	r3, #15
 8016138:	18fb      	adds	r3, r7, r3
 801613a:	2200      	movs	r2, #0
 801613c:	701a      	strb	r2, [r3, #0]
 801613e:	e047      	b.n	80161d0 <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8016140:	200f      	movs	r0, #15
 8016142:	183b      	adds	r3, r7, r0
 8016144:	781a      	ldrb	r2, [r3, #0]
 8016146:	6879      	ldr	r1, [r7, #4]
 8016148:	0013      	movs	r3, r2
 801614a:	009b      	lsls	r3, r3, #2
 801614c:	189b      	adds	r3, r3, r2
 801614e:	00db      	lsls	r3, r3, #3
 8016150:	18cb      	adds	r3, r1, r3
 8016152:	3311      	adds	r3, #17
 8016154:	2201      	movs	r2, #1
 8016156:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8016158:	183b      	adds	r3, r7, r0
 801615a:	781a      	ldrb	r2, [r3, #0]
 801615c:	6879      	ldr	r1, [r7, #4]
 801615e:	0013      	movs	r3, r2
 8016160:	009b      	lsls	r3, r3, #2
 8016162:	189b      	adds	r3, r3, r2
 8016164:	00db      	lsls	r3, r3, #3
 8016166:	18cb      	adds	r3, r1, r3
 8016168:	3310      	adds	r3, #16
 801616a:	183a      	adds	r2, r7, r0
 801616c:	7812      	ldrb	r2, [r2, #0]
 801616e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8016170:	183b      	adds	r3, r7, r0
 8016172:	781a      	ldrb	r2, [r3, #0]
 8016174:	6879      	ldr	r1, [r7, #4]
 8016176:	0013      	movs	r3, r2
 8016178:	009b      	lsls	r3, r3, #2
 801617a:	189b      	adds	r3, r3, r2
 801617c:	00db      	lsls	r3, r3, #3
 801617e:	18cb      	adds	r3, r1, r3
 8016180:	3313      	adds	r3, #19
 8016182:	2200      	movs	r2, #0
 8016184:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8016186:	183b      	adds	r3, r7, r0
 8016188:	781a      	ldrb	r2, [r3, #0]
 801618a:	6879      	ldr	r1, [r7, #4]
 801618c:	0013      	movs	r3, r2
 801618e:	009b      	lsls	r3, r3, #2
 8016190:	189b      	adds	r3, r3, r2
 8016192:	00db      	lsls	r3, r3, #3
 8016194:	18cb      	adds	r3, r1, r3
 8016196:	3320      	adds	r3, #32
 8016198:	2200      	movs	r2, #0
 801619a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 801619c:	183b      	adds	r3, r7, r0
 801619e:	781a      	ldrb	r2, [r3, #0]
 80161a0:	6879      	ldr	r1, [r7, #4]
 80161a2:	0013      	movs	r3, r2
 80161a4:	009b      	lsls	r3, r3, #2
 80161a6:	189b      	adds	r3, r3, r2
 80161a8:	00db      	lsls	r3, r3, #3
 80161aa:	18cb      	adds	r3, r1, r3
 80161ac:	3324      	adds	r3, #36	@ 0x24
 80161ae:	2200      	movs	r2, #0
 80161b0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80161b2:	183b      	adds	r3, r7, r0
 80161b4:	781b      	ldrb	r3, [r3, #0]
 80161b6:	6879      	ldr	r1, [r7, #4]
 80161b8:	1c5a      	adds	r2, r3, #1
 80161ba:	0013      	movs	r3, r2
 80161bc:	009b      	lsls	r3, r3, #2
 80161be:	189b      	adds	r3, r3, r2
 80161c0:	00db      	lsls	r3, r3, #3
 80161c2:	2200      	movs	r2, #0
 80161c4:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80161c6:	183b      	adds	r3, r7, r0
 80161c8:	781a      	ldrb	r2, [r3, #0]
 80161ca:	183b      	adds	r3, r7, r0
 80161cc:	3201      	adds	r2, #1
 80161ce:	701a      	strb	r2, [r3, #0]
 80161d0:	687b      	ldr	r3, [r7, #4]
 80161d2:	791b      	ldrb	r3, [r3, #4]
 80161d4:	210f      	movs	r1, #15
 80161d6:	187a      	adds	r2, r7, r1
 80161d8:	7812      	ldrb	r2, [r2, #0]
 80161da:	429a      	cmp	r2, r3
 80161dc:	d3b0      	bcc.n	8016140 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80161de:	187b      	adds	r3, r7, r1
 80161e0:	2200      	movs	r2, #0
 80161e2:	701a      	strb	r2, [r3, #0]
 80161e4:	e056      	b.n	8016294 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80161e6:	240f      	movs	r4, #15
 80161e8:	193b      	adds	r3, r7, r4
 80161ea:	781a      	ldrb	r2, [r3, #0]
 80161ec:	6878      	ldr	r0, [r7, #4]
 80161ee:	2352      	movs	r3, #82	@ 0x52
 80161f0:	33ff      	adds	r3, #255	@ 0xff
 80161f2:	0019      	movs	r1, r3
 80161f4:	0013      	movs	r3, r2
 80161f6:	009b      	lsls	r3, r3, #2
 80161f8:	189b      	adds	r3, r3, r2
 80161fa:	00db      	lsls	r3, r3, #3
 80161fc:	18c3      	adds	r3, r0, r3
 80161fe:	185b      	adds	r3, r3, r1
 8016200:	2200      	movs	r2, #0
 8016202:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8016204:	193b      	adds	r3, r7, r4
 8016206:	781a      	ldrb	r2, [r3, #0]
 8016208:	6878      	ldr	r0, [r7, #4]
 801620a:	23a8      	movs	r3, #168	@ 0xa8
 801620c:	0059      	lsls	r1, r3, #1
 801620e:	0013      	movs	r3, r2
 8016210:	009b      	lsls	r3, r3, #2
 8016212:	189b      	adds	r3, r3, r2
 8016214:	00db      	lsls	r3, r3, #3
 8016216:	18c3      	adds	r3, r0, r3
 8016218:	185b      	adds	r3, r3, r1
 801621a:	193a      	adds	r2, r7, r4
 801621c:	7812      	ldrb	r2, [r2, #0]
 801621e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8016220:	193b      	adds	r3, r7, r4
 8016222:	781a      	ldrb	r2, [r3, #0]
 8016224:	6878      	ldr	r0, [r7, #4]
 8016226:	2354      	movs	r3, #84	@ 0x54
 8016228:	33ff      	adds	r3, #255	@ 0xff
 801622a:	0019      	movs	r1, r3
 801622c:	0013      	movs	r3, r2
 801622e:	009b      	lsls	r3, r3, #2
 8016230:	189b      	adds	r3, r3, r2
 8016232:	00db      	lsls	r3, r3, #3
 8016234:	18c3      	adds	r3, r0, r3
 8016236:	185b      	adds	r3, r3, r1
 8016238:	2200      	movs	r2, #0
 801623a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 801623c:	193b      	adds	r3, r7, r4
 801623e:	781a      	ldrb	r2, [r3, #0]
 8016240:	6878      	ldr	r0, [r7, #4]
 8016242:	23b0      	movs	r3, #176	@ 0xb0
 8016244:	0059      	lsls	r1, r3, #1
 8016246:	0013      	movs	r3, r2
 8016248:	009b      	lsls	r3, r3, #2
 801624a:	189b      	adds	r3, r3, r2
 801624c:	00db      	lsls	r3, r3, #3
 801624e:	18c3      	adds	r3, r0, r3
 8016250:	185b      	adds	r3, r3, r1
 8016252:	2200      	movs	r2, #0
 8016254:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8016256:	193b      	adds	r3, r7, r4
 8016258:	781a      	ldrb	r2, [r3, #0]
 801625a:	6878      	ldr	r0, [r7, #4]
 801625c:	23b2      	movs	r3, #178	@ 0xb2
 801625e:	0059      	lsls	r1, r3, #1
 8016260:	0013      	movs	r3, r2
 8016262:	009b      	lsls	r3, r3, #2
 8016264:	189b      	adds	r3, r3, r2
 8016266:	00db      	lsls	r3, r3, #3
 8016268:	18c3      	adds	r3, r0, r3
 801626a:	185b      	adds	r3, r3, r1
 801626c:	2200      	movs	r2, #0
 801626e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8016270:	193b      	adds	r3, r7, r4
 8016272:	781a      	ldrb	r2, [r3, #0]
 8016274:	6878      	ldr	r0, [r7, #4]
 8016276:	23b4      	movs	r3, #180	@ 0xb4
 8016278:	0059      	lsls	r1, r3, #1
 801627a:	0013      	movs	r3, r2
 801627c:	009b      	lsls	r3, r3, #2
 801627e:	189b      	adds	r3, r3, r2
 8016280:	00db      	lsls	r3, r3, #3
 8016282:	18c3      	adds	r3, r0, r3
 8016284:	185b      	adds	r3, r3, r1
 8016286:	2200      	movs	r2, #0
 8016288:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 801628a:	193b      	adds	r3, r7, r4
 801628c:	781a      	ldrb	r2, [r3, #0]
 801628e:	193b      	adds	r3, r7, r4
 8016290:	3201      	adds	r2, #1
 8016292:	701a      	strb	r2, [r3, #0]
 8016294:	687b      	ldr	r3, [r7, #4]
 8016296:	791b      	ldrb	r3, [r3, #4]
 8016298:	220f      	movs	r2, #15
 801629a:	18ba      	adds	r2, r7, r2
 801629c:	7812      	ldrb	r2, [r2, #0]
 801629e:	429a      	cmp	r2, r3
 80162a0:	d3a1      	bcc.n	80161e6 <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80162a2:	687b      	ldr	r3, [r7, #4]
 80162a4:	6818      	ldr	r0, [r3, #0]
 80162a6:	687b      	ldr	r3, [r7, #4]
 80162a8:	6859      	ldr	r1, [r3, #4]
 80162aa:	689a      	ldr	r2, [r3, #8]
 80162ac:	f006 ffea 	bl	801d284 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80162b0:	687b      	ldr	r3, [r7, #4]
 80162b2:	2200      	movs	r2, #0
 80162b4:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80162b6:	687b      	ldr	r3, [r7, #4]
 80162b8:	4a07      	ldr	r2, [pc, #28]	@ (80162d8 <HAL_PCD_Init+0x1e4>)
 80162ba:	2101      	movs	r1, #1
 80162bc:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80162be:	687b      	ldr	r3, [r7, #4]
 80162c0:	7a9b      	ldrb	r3, [r3, #10]
 80162c2:	2b01      	cmp	r3, #1
 80162c4:	d103      	bne.n	80162ce <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80162c6:	687b      	ldr	r3, [r7, #4]
 80162c8:	0018      	movs	r0, r3
 80162ca:	f001 fc6d 	bl	8017ba8 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80162ce:	2300      	movs	r3, #0
}
 80162d0:	0018      	movs	r0, r3
 80162d2:	46bd      	mov	sp, r7
 80162d4:	b005      	add	sp, #20
 80162d6:	bd90      	pop	{r4, r7, pc}
 80162d8:	00000291 	.word	0x00000291

080162dc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80162dc:	b580      	push	{r7, lr}
 80162de:	b082      	sub	sp, #8
 80162e0:	af00      	add	r7, sp, #0
 80162e2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80162e4:	687a      	ldr	r2, [r7, #4]
 80162e6:	23a4      	movs	r3, #164	@ 0xa4
 80162e8:	009b      	lsls	r3, r3, #2
 80162ea:	5cd3      	ldrb	r3, [r2, r3]
 80162ec:	2b01      	cmp	r3, #1
 80162ee:	d101      	bne.n	80162f4 <HAL_PCD_Start+0x18>
 80162f0:	2302      	movs	r3, #2
 80162f2:	e014      	b.n	801631e <HAL_PCD_Start+0x42>
 80162f4:	687a      	ldr	r2, [r7, #4]
 80162f6:	23a4      	movs	r3, #164	@ 0xa4
 80162f8:	009b      	lsls	r3, r3, #2
 80162fa:	2101      	movs	r1, #1
 80162fc:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 80162fe:	687b      	ldr	r3, [r7, #4]
 8016300:	681b      	ldr	r3, [r3, #0]
 8016302:	0018      	movs	r0, r3
 8016304:	f006 ff7e 	bl	801d204 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8016308:	687b      	ldr	r3, [r7, #4]
 801630a:	681b      	ldr	r3, [r3, #0]
 801630c:	0018      	movs	r0, r3
 801630e:	f008 fc9a 	bl	801ec46 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8016312:	687a      	ldr	r2, [r7, #4]
 8016314:	23a4      	movs	r3, #164	@ 0xa4
 8016316:	009b      	lsls	r3, r3, #2
 8016318:	2100      	movs	r1, #0
 801631a:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 801631c:	2300      	movs	r3, #0
}
 801631e:	0018      	movs	r0, r3
 8016320:	46bd      	mov	sp, r7
 8016322:	b002      	add	sp, #8
 8016324:	bd80      	pop	{r7, pc}

08016326 <HAL_PCD_Stop>:
  * @brief  Stop the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{
 8016326:	b580      	push	{r7, lr}
 8016328:	b082      	sub	sp, #8
 801632a:	af00      	add	r7, sp, #0
 801632c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 801632e:	687a      	ldr	r2, [r7, #4]
 8016330:	23a4      	movs	r3, #164	@ 0xa4
 8016332:	009b      	lsls	r3, r3, #2
 8016334:	5cd3      	ldrb	r3, [r2, r3]
 8016336:	2b01      	cmp	r3, #1
 8016338:	d101      	bne.n	801633e <HAL_PCD_Stop+0x18>
 801633a:	2302      	movs	r3, #2
 801633c:	e014      	b.n	8016368 <HAL_PCD_Stop+0x42>
 801633e:	687a      	ldr	r2, [r7, #4]
 8016340:	23a4      	movs	r3, #164	@ 0xa4
 8016342:	009b      	lsls	r3, r3, #2
 8016344:	2101      	movs	r1, #1
 8016346:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_DISABLE(hpcd);
 8016348:	687b      	ldr	r3, [r7, #4]
 801634a:	681b      	ldr	r3, [r3, #0]
 801634c:	0018      	movs	r0, r3
 801634e:	f006 ff6d 	bl	801d22c <USB_DisableGlobalInt>
  (void)USB_DevDisconnect(hpcd->Instance);
 8016352:	687b      	ldr	r3, [r7, #4]
 8016354:	681b      	ldr	r3, [r3, #0]
 8016356:	0018      	movs	r0, r3
 8016358:	f008 fc86 	bl	801ec68 <USB_DevDisconnect>
  __HAL_UNLOCK(hpcd);
 801635c:	687a      	ldr	r2, [r7, #4]
 801635e:	23a4      	movs	r3, #164	@ 0xa4
 8016360:	009b      	lsls	r3, r3, #2
 8016362:	2100      	movs	r1, #0
 8016364:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8016366:	2300      	movs	r3, #0
}
 8016368:	0018      	movs	r0, r3
 801636a:	46bd      	mov	sp, r7
 801636c:	b002      	add	sp, #8
 801636e:	bd80      	pop	{r7, pc}

08016370 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8016370:	b580      	push	{r7, lr}
 8016372:	b084      	sub	sp, #16
 8016374:	af00      	add	r7, sp, #0
 8016376:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8016378:	687b      	ldr	r3, [r7, #4]
 801637a:	681b      	ldr	r3, [r3, #0]
 801637c:	0018      	movs	r0, r3
 801637e:	f008 fc85 	bl	801ec8c <USB_ReadInterrupts>
 8016382:	0003      	movs	r3, r0
 8016384:	60fb      	str	r3, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8016386:	68fa      	ldr	r2, [r7, #12]
 8016388:	2380      	movs	r3, #128	@ 0x80
 801638a:	021b      	lsls	r3, r3, #8
 801638c:	4013      	ands	r3, r2
 801638e:	d004      	beq.n	801639a <HAL_PCD_IRQHandler+0x2a>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8016390:	687b      	ldr	r3, [r7, #4]
 8016392:	0018      	movs	r0, r3
 8016394:	f000 fb94 	bl	8016ac0 <PCD_EP_ISR_Handler>

    return;
 8016398:	e0e3      	b.n	8016562 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 801639a:	68fa      	ldr	r2, [r7, #12]
 801639c:	2380      	movs	r3, #128	@ 0x80
 801639e:	00db      	lsls	r3, r3, #3
 80163a0:	4013      	ands	r3, r2
 80163a2:	d011      	beq.n	80163c8 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80163a4:	687b      	ldr	r3, [r7, #4]
 80163a6:	681b      	ldr	r3, [r3, #0]
 80163a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80163aa:	687b      	ldr	r3, [r7, #4]
 80163ac:	681b      	ldr	r3, [r3, #0]
 80163ae:	496e      	ldr	r1, [pc, #440]	@ (8016568 <HAL_PCD_IRQHandler+0x1f8>)
 80163b0:	400a      	ands	r2, r1
 80163b2:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80163b4:	687b      	ldr	r3, [r7, #4]
 80163b6:	0018      	movs	r0, r3
 80163b8:	f00b feca 	bl	8022150 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80163bc:	687b      	ldr	r3, [r7, #4]
 80163be:	2100      	movs	r1, #0
 80163c0:	0018      	movs	r0, r3
 80163c2:	f000 f8e1 	bl	8016588 <HAL_PCD_SetAddress>

    return;
 80163c6:	e0cc      	b.n	8016562 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80163c8:	68fa      	ldr	r2, [r7, #12]
 80163ca:	2380      	movs	r3, #128	@ 0x80
 80163cc:	01db      	lsls	r3, r3, #7
 80163ce:	4013      	ands	r3, r2
 80163d0:	d008      	beq.n	80163e4 <HAL_PCD_IRQHandler+0x74>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80163d2:	687b      	ldr	r3, [r7, #4]
 80163d4:	681b      	ldr	r3, [r3, #0]
 80163d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80163d8:	687b      	ldr	r3, [r7, #4]
 80163da:	681b      	ldr	r3, [r3, #0]
 80163dc:	4963      	ldr	r1, [pc, #396]	@ (801656c <HAL_PCD_IRQHandler+0x1fc>)
 80163de:	400a      	ands	r2, r1
 80163e0:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 80163e2:	e0be      	b.n	8016562 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80163e4:	68fa      	ldr	r2, [r7, #12]
 80163e6:	2380      	movs	r3, #128	@ 0x80
 80163e8:	019b      	lsls	r3, r3, #6
 80163ea:	4013      	ands	r3, r2
 80163ec:	d008      	beq.n	8016400 <HAL_PCD_IRQHandler+0x90>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80163ee:	687b      	ldr	r3, [r7, #4]
 80163f0:	681b      	ldr	r3, [r3, #0]
 80163f2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80163f4:	687b      	ldr	r3, [r7, #4]
 80163f6:	681b      	ldr	r3, [r3, #0]
 80163f8:	495d      	ldr	r1, [pc, #372]	@ (8016570 <HAL_PCD_IRQHandler+0x200>)
 80163fa:	400a      	ands	r2, r1
 80163fc:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 80163fe:	e0b0      	b.n	8016562 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8016400:	68fa      	ldr	r2, [r7, #12]
 8016402:	2380      	movs	r3, #128	@ 0x80
 8016404:	015b      	lsls	r3, r3, #5
 8016406:	4013      	ands	r3, r2
 8016408:	d02c      	beq.n	8016464 <HAL_PCD_IRQHandler+0xf4>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
 801640a:	687b      	ldr	r3, [r7, #4]
 801640c:	681b      	ldr	r3, [r3, #0]
 801640e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8016410:	687b      	ldr	r3, [r7, #4]
 8016412:	681b      	ldr	r3, [r3, #0]
 8016414:	2104      	movs	r1, #4
 8016416:	438a      	bics	r2, r1
 8016418:	641a      	str	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
 801641a:	687b      	ldr	r3, [r7, #4]
 801641c:	681b      	ldr	r3, [r3, #0]
 801641e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8016420:	687b      	ldr	r3, [r7, #4]
 8016422:	681b      	ldr	r3, [r3, #0]
 8016424:	2108      	movs	r1, #8
 8016426:	438a      	bics	r2, r1
 8016428:	641a      	str	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 801642a:	687a      	ldr	r2, [r7, #4]
 801642c:	23b2      	movs	r3, #178	@ 0xb2
 801642e:	009b      	lsls	r3, r3, #2
 8016430:	5cd3      	ldrb	r3, [r2, r3]
 8016432:	2b01      	cmp	r3, #1
 8016434:	d109      	bne.n	801644a <HAL_PCD_IRQHandler+0xda>
    {
      hpcd->LPM_State = LPM_L0;
 8016436:	687a      	ldr	r2, [r7, #4]
 8016438:	23b2      	movs	r3, #178	@ 0xb2
 801643a:	009b      	lsls	r3, r3, #2
 801643c:	2100      	movs	r1, #0
 801643e:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8016440:	687b      	ldr	r3, [r7, #4]
 8016442:	2100      	movs	r1, #0
 8016444:	0018      	movs	r0, r3
 8016446:	f001 fbd1 	bl	8017bec <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 801644a:	687b      	ldr	r3, [r7, #4]
 801644c:	0018      	movs	r0, r3
 801644e:	f00b fec1 	bl	80221d4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8016452:	687b      	ldr	r3, [r7, #4]
 8016454:	681b      	ldr	r3, [r3, #0]
 8016456:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016458:	687b      	ldr	r3, [r7, #4]
 801645a:	681b      	ldr	r3, [r3, #0]
 801645c:	4945      	ldr	r1, [pc, #276]	@ (8016574 <HAL_PCD_IRQHandler+0x204>)
 801645e:	400a      	ands	r2, r1
 8016460:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8016462:	e07e      	b.n	8016562 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8016464:	68fa      	ldr	r2, [r7, #12]
 8016466:	2380      	movs	r3, #128	@ 0x80
 8016468:	011b      	lsls	r3, r3, #4
 801646a:	4013      	ands	r3, r2
 801646c:	d01c      	beq.n	80164a8 <HAL_PCD_IRQHandler+0x138>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 801646e:	687b      	ldr	r3, [r7, #4]
 8016470:	681b      	ldr	r3, [r3, #0]
 8016472:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8016474:	687b      	ldr	r3, [r7, #4]
 8016476:	681b      	ldr	r3, [r3, #0]
 8016478:	2108      	movs	r1, #8
 801647a:	430a      	orrs	r2, r1
 801647c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 801647e:	687b      	ldr	r3, [r7, #4]
 8016480:	681b      	ldr	r3, [r3, #0]
 8016482:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016484:	687b      	ldr	r3, [r7, #4]
 8016486:	681b      	ldr	r3, [r3, #0]
 8016488:	493b      	ldr	r1, [pc, #236]	@ (8016578 <HAL_PCD_IRQHandler+0x208>)
 801648a:	400a      	ands	r2, r1
 801648c:	645a      	str	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 801648e:	687b      	ldr	r3, [r7, #4]
 8016490:	681b      	ldr	r3, [r3, #0]
 8016492:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8016494:	687b      	ldr	r3, [r7, #4]
 8016496:	681b      	ldr	r3, [r3, #0]
 8016498:	2104      	movs	r1, #4
 801649a:	430a      	orrs	r2, r1
 801649c:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 801649e:	687b      	ldr	r3, [r7, #4]
 80164a0:	0018      	movs	r0, r3
 80164a2:	f00b fe7f 	bl	80221a4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80164a6:	e05c      	b.n	8016562 <HAL_PCD_IRQHandler+0x1f2>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80164a8:	68fb      	ldr	r3, [r7, #12]
 80164aa:	2280      	movs	r2, #128	@ 0x80
 80164ac:	4013      	ands	r3, r2
 80164ae:	d038      	beq.n	8016522 <HAL_PCD_IRQHandler+0x1b2>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80164b0:	687b      	ldr	r3, [r7, #4]
 80164b2:	681b      	ldr	r3, [r3, #0]
 80164b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80164b6:	687b      	ldr	r3, [r7, #4]
 80164b8:	681b      	ldr	r3, [r3, #0]
 80164ba:	4930      	ldr	r1, [pc, #192]	@ (801657c <HAL_PCD_IRQHandler+0x20c>)
 80164bc:	400a      	ands	r2, r1
 80164be:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80164c0:	687a      	ldr	r2, [r7, #4]
 80164c2:	23b2      	movs	r3, #178	@ 0xb2
 80164c4:	009b      	lsls	r3, r3, #2
 80164c6:	5cd3      	ldrb	r3, [r2, r3]
 80164c8:	2b00      	cmp	r3, #0
 80164ca:	d125      	bne.n	8016518 <HAL_PCD_IRQHandler+0x1a8>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 80164cc:	687b      	ldr	r3, [r7, #4]
 80164ce:	681b      	ldr	r3, [r3, #0]
 80164d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80164d2:	687b      	ldr	r3, [r7, #4]
 80164d4:	681b      	ldr	r3, [r3, #0]
 80164d6:	2104      	movs	r1, #4
 80164d8:	430a      	orrs	r2, r1
 80164da:	641a      	str	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 80164dc:	687b      	ldr	r3, [r7, #4]
 80164de:	681b      	ldr	r3, [r3, #0]
 80164e0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80164e2:	687b      	ldr	r3, [r7, #4]
 80164e4:	681b      	ldr	r3, [r3, #0]
 80164e6:	2108      	movs	r1, #8
 80164e8:	430a      	orrs	r2, r1
 80164ea:	641a      	str	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80164ec:	687a      	ldr	r2, [r7, #4]
 80164ee:	23b2      	movs	r3, #178	@ 0xb2
 80164f0:	009b      	lsls	r3, r3, #2
 80164f2:	2101      	movs	r1, #1
 80164f4:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80164f6:	687b      	ldr	r3, [r7, #4]
 80164f8:	681b      	ldr	r3, [r3, #0]
 80164fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80164fc:	089b      	lsrs	r3, r3, #2
 80164fe:	223c      	movs	r2, #60	@ 0x3c
 8016500:	4013      	ands	r3, r2
 8016502:	0019      	movs	r1, r3
 8016504:	687a      	ldr	r2, [r7, #4]
 8016506:	23b3      	movs	r3, #179	@ 0xb3
 8016508:	009b      	lsls	r3, r3, #2
 801650a:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 801650c:	687b      	ldr	r3, [r7, #4]
 801650e:	2101      	movs	r1, #1
 8016510:	0018      	movs	r0, r3
 8016512:	f001 fb6b 	bl	8017bec <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8016516:	e024      	b.n	8016562 <HAL_PCD_IRQHandler+0x1f2>
      HAL_PCD_SuspendCallback(hpcd);
 8016518:	687b      	ldr	r3, [r7, #4]
 801651a:	0018      	movs	r0, r3
 801651c:	f00b fe42 	bl	80221a4 <HAL_PCD_SuspendCallback>
    return;
 8016520:	e01f      	b.n	8016562 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8016522:	68fa      	ldr	r2, [r7, #12]
 8016524:	2380      	movs	r3, #128	@ 0x80
 8016526:	009b      	lsls	r3, r3, #2
 8016528:	4013      	ands	r3, r2
 801652a:	d00c      	beq.n	8016546 <HAL_PCD_IRQHandler+0x1d6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 801652c:	687b      	ldr	r3, [r7, #4]
 801652e:	681b      	ldr	r3, [r3, #0]
 8016530:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016532:	687b      	ldr	r3, [r7, #4]
 8016534:	681b      	ldr	r3, [r3, #0]
 8016536:	4912      	ldr	r1, [pc, #72]	@ (8016580 <HAL_PCD_IRQHandler+0x210>)
 8016538:	400a      	ands	r2, r1
 801653a:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 801653c:	687b      	ldr	r3, [r7, #4]
 801653e:	0018      	movs	r0, r3
 8016540:	f00b fe60 	bl	8022204 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8016544:	e00d      	b.n	8016562 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8016546:	68fa      	ldr	r2, [r7, #12]
 8016548:	2380      	movs	r3, #128	@ 0x80
 801654a:	005b      	lsls	r3, r3, #1
 801654c:	4013      	ands	r3, r2
 801654e:	d008      	beq.n	8016562 <HAL_PCD_IRQHandler+0x1f2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8016550:	687b      	ldr	r3, [r7, #4]
 8016552:	681b      	ldr	r3, [r3, #0]
 8016554:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016556:	687b      	ldr	r3, [r7, #4]
 8016558:	681b      	ldr	r3, [r3, #0]
 801655a:	490a      	ldr	r1, [pc, #40]	@ (8016584 <HAL_PCD_IRQHandler+0x214>)
 801655c:	400a      	ands	r2, r1
 801655e:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8016560:	46c0      	nop			@ (mov r8, r8)
  }
}
 8016562:	46bd      	mov	sp, r7
 8016564:	b004      	add	sp, #16
 8016566:	bd80      	pop	{r7, pc}
 8016568:	0000fbff 	.word	0x0000fbff
 801656c:	0000bfff 	.word	0x0000bfff
 8016570:	0000dfff 	.word	0x0000dfff
 8016574:	0000efff 	.word	0x0000efff
 8016578:	0000f7ff 	.word	0x0000f7ff
 801657c:	0000ff7f 	.word	0x0000ff7f
 8016580:	0000fdff 	.word	0x0000fdff
 8016584:	0000feff 	.word	0x0000feff

08016588 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8016588:	b580      	push	{r7, lr}
 801658a:	b082      	sub	sp, #8
 801658c:	af00      	add	r7, sp, #0
 801658e:	6078      	str	r0, [r7, #4]
 8016590:	000a      	movs	r2, r1
 8016592:	1cfb      	adds	r3, r7, #3
 8016594:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8016596:	687a      	ldr	r2, [r7, #4]
 8016598:	23a4      	movs	r3, #164	@ 0xa4
 801659a:	009b      	lsls	r3, r3, #2
 801659c:	5cd3      	ldrb	r3, [r2, r3]
 801659e:	2b01      	cmp	r3, #1
 80165a0:	d101      	bne.n	80165a6 <HAL_PCD_SetAddress+0x1e>
 80165a2:	2302      	movs	r3, #2
 80165a4:	e016      	b.n	80165d4 <HAL_PCD_SetAddress+0x4c>
 80165a6:	687a      	ldr	r2, [r7, #4]
 80165a8:	23a4      	movs	r3, #164	@ 0xa4
 80165aa:	009b      	lsls	r3, r3, #2
 80165ac:	2101      	movs	r1, #1
 80165ae:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 80165b0:	687b      	ldr	r3, [r7, #4]
 80165b2:	1cfa      	adds	r2, r7, #3
 80165b4:	7812      	ldrb	r2, [r2, #0]
 80165b6:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80165b8:	687b      	ldr	r3, [r7, #4]
 80165ba:	681a      	ldr	r2, [r3, #0]
 80165bc:	1cfb      	adds	r3, r7, #3
 80165be:	781b      	ldrb	r3, [r3, #0]
 80165c0:	0019      	movs	r1, r3
 80165c2:	0010      	movs	r0, r2
 80165c4:	f008 fb2c 	bl	801ec20 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80165c8:	687a      	ldr	r2, [r7, #4]
 80165ca:	23a4      	movs	r3, #164	@ 0xa4
 80165cc:	009b      	lsls	r3, r3, #2
 80165ce:	2100      	movs	r1, #0
 80165d0:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80165d2:	2300      	movs	r3, #0
}
 80165d4:	0018      	movs	r0, r3
 80165d6:	46bd      	mov	sp, r7
 80165d8:	b002      	add	sp, #8
 80165da:	bd80      	pop	{r7, pc}

080165dc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80165dc:	b590      	push	{r4, r7, lr}
 80165de:	b085      	sub	sp, #20
 80165e0:	af00      	add	r7, sp, #0
 80165e2:	6078      	str	r0, [r7, #4]
 80165e4:	000c      	movs	r4, r1
 80165e6:	0010      	movs	r0, r2
 80165e8:	0019      	movs	r1, r3
 80165ea:	1cfb      	adds	r3, r7, #3
 80165ec:	1c22      	adds	r2, r4, #0
 80165ee:	701a      	strb	r2, [r3, #0]
 80165f0:	003b      	movs	r3, r7
 80165f2:	1c02      	adds	r2, r0, #0
 80165f4:	801a      	strh	r2, [r3, #0]
 80165f6:	1cbb      	adds	r3, r7, #2
 80165f8:	1c0a      	adds	r2, r1, #0
 80165fa:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80165fc:	230b      	movs	r3, #11
 80165fe:	18fb      	adds	r3, r7, r3
 8016600:	2200      	movs	r2, #0
 8016602:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8016604:	1cfb      	adds	r3, r7, #3
 8016606:	781b      	ldrb	r3, [r3, #0]
 8016608:	b25b      	sxtb	r3, r3
 801660a:	2b00      	cmp	r3, #0
 801660c:	da0f      	bge.n	801662e <HAL_PCD_EP_Open+0x52>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 801660e:	1cfb      	adds	r3, r7, #3
 8016610:	781b      	ldrb	r3, [r3, #0]
 8016612:	2207      	movs	r2, #7
 8016614:	401a      	ands	r2, r3
 8016616:	0013      	movs	r3, r2
 8016618:	009b      	lsls	r3, r3, #2
 801661a:	189b      	adds	r3, r3, r2
 801661c:	00db      	lsls	r3, r3, #3
 801661e:	3310      	adds	r3, #16
 8016620:	687a      	ldr	r2, [r7, #4]
 8016622:	18d3      	adds	r3, r2, r3
 8016624:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8016626:	68fb      	ldr	r3, [r7, #12]
 8016628:	2201      	movs	r2, #1
 801662a:	705a      	strb	r2, [r3, #1]
 801662c:	e00f      	b.n	801664e <HAL_PCD_EP_Open+0x72>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 801662e:	1cfb      	adds	r3, r7, #3
 8016630:	781b      	ldrb	r3, [r3, #0]
 8016632:	2207      	movs	r2, #7
 8016634:	401a      	ands	r2, r3
 8016636:	0013      	movs	r3, r2
 8016638:	009b      	lsls	r3, r3, #2
 801663a:	189b      	adds	r3, r3, r2
 801663c:	00db      	lsls	r3, r3, #3
 801663e:	3351      	adds	r3, #81	@ 0x51
 8016640:	33ff      	adds	r3, #255	@ 0xff
 8016642:	687a      	ldr	r2, [r7, #4]
 8016644:	18d3      	adds	r3, r2, r3
 8016646:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8016648:	68fb      	ldr	r3, [r7, #12]
 801664a:	2200      	movs	r2, #0
 801664c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 801664e:	1cfb      	adds	r3, r7, #3
 8016650:	781b      	ldrb	r3, [r3, #0]
 8016652:	2207      	movs	r2, #7
 8016654:	4013      	ands	r3, r2
 8016656:	b2da      	uxtb	r2, r3
 8016658:	68fb      	ldr	r3, [r7, #12]
 801665a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 801665c:	003b      	movs	r3, r7
 801665e:	881b      	ldrh	r3, [r3, #0]
 8016660:	055b      	lsls	r3, r3, #21
 8016662:	0d5a      	lsrs	r2, r3, #21
 8016664:	68fb      	ldr	r3, [r7, #12]
 8016666:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8016668:	68fb      	ldr	r3, [r7, #12]
 801666a:	1cba      	adds	r2, r7, #2
 801666c:	7812      	ldrb	r2, [r2, #0]
 801666e:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8016670:	1cbb      	adds	r3, r7, #2
 8016672:	781b      	ldrb	r3, [r3, #0]
 8016674:	2b02      	cmp	r3, #2
 8016676:	d102      	bne.n	801667e <HAL_PCD_EP_Open+0xa2>
  {
    ep->data_pid_start = 0U;
 8016678:	68fb      	ldr	r3, [r7, #12]
 801667a:	2200      	movs	r2, #0
 801667c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 801667e:	687a      	ldr	r2, [r7, #4]
 8016680:	23a4      	movs	r3, #164	@ 0xa4
 8016682:	009b      	lsls	r3, r3, #2
 8016684:	5cd3      	ldrb	r3, [r2, r3]
 8016686:	2b01      	cmp	r3, #1
 8016688:	d101      	bne.n	801668e <HAL_PCD_EP_Open+0xb2>
 801668a:	2302      	movs	r3, #2
 801668c:	e013      	b.n	80166b6 <HAL_PCD_EP_Open+0xda>
 801668e:	687a      	ldr	r2, [r7, #4]
 8016690:	23a4      	movs	r3, #164	@ 0xa4
 8016692:	009b      	lsls	r3, r3, #2
 8016694:	2101      	movs	r1, #1
 8016696:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8016698:	687b      	ldr	r3, [r7, #4]
 801669a:	681b      	ldr	r3, [r3, #0]
 801669c:	68fa      	ldr	r2, [r7, #12]
 801669e:	0011      	movs	r1, r2
 80166a0:	0018      	movs	r0, r3
 80166a2:	f006 fe25 	bl	801d2f0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80166a6:	687a      	ldr	r2, [r7, #4]
 80166a8:	23a4      	movs	r3, #164	@ 0xa4
 80166aa:	009b      	lsls	r3, r3, #2
 80166ac:	2100      	movs	r1, #0
 80166ae:	54d1      	strb	r1, [r2, r3]

  return ret;
 80166b0:	230b      	movs	r3, #11
 80166b2:	18fb      	adds	r3, r7, r3
 80166b4:	781b      	ldrb	r3, [r3, #0]
}
 80166b6:	0018      	movs	r0, r3
 80166b8:	46bd      	mov	sp, r7
 80166ba:	b005      	add	sp, #20
 80166bc:	bd90      	pop	{r4, r7, pc}

080166be <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80166be:	b580      	push	{r7, lr}
 80166c0:	b084      	sub	sp, #16
 80166c2:	af00      	add	r7, sp, #0
 80166c4:	6078      	str	r0, [r7, #4]
 80166c6:	000a      	movs	r2, r1
 80166c8:	1cfb      	adds	r3, r7, #3
 80166ca:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80166cc:	1cfb      	adds	r3, r7, #3
 80166ce:	781b      	ldrb	r3, [r3, #0]
 80166d0:	b25b      	sxtb	r3, r3
 80166d2:	2b00      	cmp	r3, #0
 80166d4:	da0f      	bge.n	80166f6 <HAL_PCD_EP_Close+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80166d6:	1cfb      	adds	r3, r7, #3
 80166d8:	781b      	ldrb	r3, [r3, #0]
 80166da:	2207      	movs	r2, #7
 80166dc:	401a      	ands	r2, r3
 80166de:	0013      	movs	r3, r2
 80166e0:	009b      	lsls	r3, r3, #2
 80166e2:	189b      	adds	r3, r3, r2
 80166e4:	00db      	lsls	r3, r3, #3
 80166e6:	3310      	adds	r3, #16
 80166e8:	687a      	ldr	r2, [r7, #4]
 80166ea:	18d3      	adds	r3, r2, r3
 80166ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80166ee:	68fb      	ldr	r3, [r7, #12]
 80166f0:	2201      	movs	r2, #1
 80166f2:	705a      	strb	r2, [r3, #1]
 80166f4:	e00f      	b.n	8016716 <HAL_PCD_EP_Close+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80166f6:	1cfb      	adds	r3, r7, #3
 80166f8:	781b      	ldrb	r3, [r3, #0]
 80166fa:	2207      	movs	r2, #7
 80166fc:	401a      	ands	r2, r3
 80166fe:	0013      	movs	r3, r2
 8016700:	009b      	lsls	r3, r3, #2
 8016702:	189b      	adds	r3, r3, r2
 8016704:	00db      	lsls	r3, r3, #3
 8016706:	3351      	adds	r3, #81	@ 0x51
 8016708:	33ff      	adds	r3, #255	@ 0xff
 801670a:	687a      	ldr	r2, [r7, #4]
 801670c:	18d3      	adds	r3, r2, r3
 801670e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8016710:	68fb      	ldr	r3, [r7, #12]
 8016712:	2200      	movs	r2, #0
 8016714:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8016716:	1cfb      	adds	r3, r7, #3
 8016718:	781b      	ldrb	r3, [r3, #0]
 801671a:	2207      	movs	r2, #7
 801671c:	4013      	ands	r3, r2
 801671e:	b2da      	uxtb	r2, r3
 8016720:	68fb      	ldr	r3, [r7, #12]
 8016722:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8016724:	687a      	ldr	r2, [r7, #4]
 8016726:	23a4      	movs	r3, #164	@ 0xa4
 8016728:	009b      	lsls	r3, r3, #2
 801672a:	5cd3      	ldrb	r3, [r2, r3]
 801672c:	2b01      	cmp	r3, #1
 801672e:	d101      	bne.n	8016734 <HAL_PCD_EP_Close+0x76>
 8016730:	2302      	movs	r3, #2
 8016732:	e011      	b.n	8016758 <HAL_PCD_EP_Close+0x9a>
 8016734:	687a      	ldr	r2, [r7, #4]
 8016736:	23a4      	movs	r3, #164	@ 0xa4
 8016738:	009b      	lsls	r3, r3, #2
 801673a:	2101      	movs	r1, #1
 801673c:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 801673e:	687b      	ldr	r3, [r7, #4]
 8016740:	681b      	ldr	r3, [r3, #0]
 8016742:	68fa      	ldr	r2, [r7, #12]
 8016744:	0011      	movs	r1, r2
 8016746:	0018      	movs	r0, r3
 8016748:	f007 fa38 	bl	801dbbc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 801674c:	687a      	ldr	r2, [r7, #4]
 801674e:	23a4      	movs	r3, #164	@ 0xa4
 8016750:	009b      	lsls	r3, r3, #2
 8016752:	2100      	movs	r1, #0
 8016754:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8016756:	2300      	movs	r3, #0
}
 8016758:	0018      	movs	r0, r3
 801675a:	46bd      	mov	sp, r7
 801675c:	b004      	add	sp, #16
 801675e:	bd80      	pop	{r7, pc}

08016760 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8016760:	b580      	push	{r7, lr}
 8016762:	b086      	sub	sp, #24
 8016764:	af00      	add	r7, sp, #0
 8016766:	60f8      	str	r0, [r7, #12]
 8016768:	607a      	str	r2, [r7, #4]
 801676a:	603b      	str	r3, [r7, #0]
 801676c:	200b      	movs	r0, #11
 801676e:	183b      	adds	r3, r7, r0
 8016770:	1c0a      	adds	r2, r1, #0
 8016772:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8016774:	0001      	movs	r1, r0
 8016776:	187b      	adds	r3, r7, r1
 8016778:	781b      	ldrb	r3, [r3, #0]
 801677a:	2207      	movs	r2, #7
 801677c:	401a      	ands	r2, r3
 801677e:	0013      	movs	r3, r2
 8016780:	009b      	lsls	r3, r3, #2
 8016782:	189b      	adds	r3, r3, r2
 8016784:	00db      	lsls	r3, r3, #3
 8016786:	3351      	adds	r3, #81	@ 0x51
 8016788:	33ff      	adds	r3, #255	@ 0xff
 801678a:	68fa      	ldr	r2, [r7, #12]
 801678c:	18d3      	adds	r3, r2, r3
 801678e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8016790:	697b      	ldr	r3, [r7, #20]
 8016792:	687a      	ldr	r2, [r7, #4]
 8016794:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8016796:	697b      	ldr	r3, [r7, #20]
 8016798:	683a      	ldr	r2, [r7, #0]
 801679a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 801679c:	697b      	ldr	r3, [r7, #20]
 801679e:	2200      	movs	r2, #0
 80167a0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80167a2:	697b      	ldr	r3, [r7, #20]
 80167a4:	2200      	movs	r2, #0
 80167a6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80167a8:	187b      	adds	r3, r7, r1
 80167aa:	781b      	ldrb	r3, [r3, #0]
 80167ac:	2207      	movs	r2, #7
 80167ae:	4013      	ands	r3, r2
 80167b0:	b2da      	uxtb	r2, r3
 80167b2:	697b      	ldr	r3, [r7, #20]
 80167b4:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80167b6:	68fb      	ldr	r3, [r7, #12]
 80167b8:	681b      	ldr	r3, [r3, #0]
 80167ba:	697a      	ldr	r2, [r7, #20]
 80167bc:	0011      	movs	r1, r2
 80167be:	0018      	movs	r0, r3
 80167c0:	f007 fb62 	bl	801de88 <USB_EPStartXfer>

  return HAL_OK;
 80167c4:	2300      	movs	r3, #0
}
 80167c6:	0018      	movs	r0, r3
 80167c8:	46bd      	mov	sp, r7
 80167ca:	b006      	add	sp, #24
 80167cc:	bd80      	pop	{r7, pc}

080167ce <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80167ce:	b580      	push	{r7, lr}
 80167d0:	b082      	sub	sp, #8
 80167d2:	af00      	add	r7, sp, #0
 80167d4:	6078      	str	r0, [r7, #4]
 80167d6:	000a      	movs	r2, r1
 80167d8:	1cfb      	adds	r3, r7, #3
 80167da:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80167dc:	1cfb      	adds	r3, r7, #3
 80167de:	781b      	ldrb	r3, [r3, #0]
 80167e0:	2207      	movs	r2, #7
 80167e2:	401a      	ands	r2, r3
 80167e4:	6878      	ldr	r0, [r7, #4]
 80167e6:	23b6      	movs	r3, #182	@ 0xb6
 80167e8:	0059      	lsls	r1, r3, #1
 80167ea:	0013      	movs	r3, r2
 80167ec:	009b      	lsls	r3, r3, #2
 80167ee:	189b      	adds	r3, r3, r2
 80167f0:	00db      	lsls	r3, r3, #3
 80167f2:	18c3      	adds	r3, r0, r3
 80167f4:	185b      	adds	r3, r3, r1
 80167f6:	681b      	ldr	r3, [r3, #0]
}
 80167f8:	0018      	movs	r0, r3
 80167fa:	46bd      	mov	sp, r7
 80167fc:	b002      	add	sp, #8
 80167fe:	bd80      	pop	{r7, pc}

08016800 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8016800:	b580      	push	{r7, lr}
 8016802:	b086      	sub	sp, #24
 8016804:	af00      	add	r7, sp, #0
 8016806:	60f8      	str	r0, [r7, #12]
 8016808:	607a      	str	r2, [r7, #4]
 801680a:	603b      	str	r3, [r7, #0]
 801680c:	200b      	movs	r0, #11
 801680e:	183b      	adds	r3, r7, r0
 8016810:	1c0a      	adds	r2, r1, #0
 8016812:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8016814:	183b      	adds	r3, r7, r0
 8016816:	781b      	ldrb	r3, [r3, #0]
 8016818:	2207      	movs	r2, #7
 801681a:	401a      	ands	r2, r3
 801681c:	0013      	movs	r3, r2
 801681e:	009b      	lsls	r3, r3, #2
 8016820:	189b      	adds	r3, r3, r2
 8016822:	00db      	lsls	r3, r3, #3
 8016824:	3310      	adds	r3, #16
 8016826:	68fa      	ldr	r2, [r7, #12]
 8016828:	18d3      	adds	r3, r2, r3
 801682a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 801682c:	697b      	ldr	r3, [r7, #20]
 801682e:	687a      	ldr	r2, [r7, #4]
 8016830:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8016832:	697b      	ldr	r3, [r7, #20]
 8016834:	683a      	ldr	r2, [r7, #0]
 8016836:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8016838:	697b      	ldr	r3, [r7, #20]
 801683a:	2224      	movs	r2, #36	@ 0x24
 801683c:	2101      	movs	r1, #1
 801683e:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8016840:	697b      	ldr	r3, [r7, #20]
 8016842:	683a      	ldr	r2, [r7, #0]
 8016844:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8016846:	697b      	ldr	r3, [r7, #20]
 8016848:	2200      	movs	r2, #0
 801684a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 801684c:	697b      	ldr	r3, [r7, #20]
 801684e:	2201      	movs	r2, #1
 8016850:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8016852:	183b      	adds	r3, r7, r0
 8016854:	781b      	ldrb	r3, [r3, #0]
 8016856:	2207      	movs	r2, #7
 8016858:	4013      	ands	r3, r2
 801685a:	b2da      	uxtb	r2, r3
 801685c:	697b      	ldr	r3, [r7, #20]
 801685e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8016860:	68fb      	ldr	r3, [r7, #12]
 8016862:	681b      	ldr	r3, [r3, #0]
 8016864:	697a      	ldr	r2, [r7, #20]
 8016866:	0011      	movs	r1, r2
 8016868:	0018      	movs	r0, r3
 801686a:	f007 fb0d 	bl	801de88 <USB_EPStartXfer>

  return HAL_OK;
 801686e:	2300      	movs	r3, #0
}
 8016870:	0018      	movs	r0, r3
 8016872:	46bd      	mov	sp, r7
 8016874:	b006      	add	sp, #24
 8016876:	bd80      	pop	{r7, pc}

08016878 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8016878:	b580      	push	{r7, lr}
 801687a:	b084      	sub	sp, #16
 801687c:	af00      	add	r7, sp, #0
 801687e:	6078      	str	r0, [r7, #4]
 8016880:	000a      	movs	r2, r1
 8016882:	1cfb      	adds	r3, r7, #3
 8016884:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8016886:	1cfb      	adds	r3, r7, #3
 8016888:	781b      	ldrb	r3, [r3, #0]
 801688a:	2207      	movs	r2, #7
 801688c:	4013      	ands	r3, r2
 801688e:	687a      	ldr	r2, [r7, #4]
 8016890:	7912      	ldrb	r2, [r2, #4]
 8016892:	4293      	cmp	r3, r2
 8016894:	d901      	bls.n	801689a <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 8016896:	2301      	movs	r3, #1
 8016898:	e046      	b.n	8016928 <HAL_PCD_EP_SetStall+0xb0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 801689a:	1cfb      	adds	r3, r7, #3
 801689c:	781b      	ldrb	r3, [r3, #0]
 801689e:	b25b      	sxtb	r3, r3
 80168a0:	2b00      	cmp	r3, #0
 80168a2:	da0f      	bge.n	80168c4 <HAL_PCD_EP_SetStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80168a4:	1cfb      	adds	r3, r7, #3
 80168a6:	781b      	ldrb	r3, [r3, #0]
 80168a8:	2207      	movs	r2, #7
 80168aa:	401a      	ands	r2, r3
 80168ac:	0013      	movs	r3, r2
 80168ae:	009b      	lsls	r3, r3, #2
 80168b0:	189b      	adds	r3, r3, r2
 80168b2:	00db      	lsls	r3, r3, #3
 80168b4:	3310      	adds	r3, #16
 80168b6:	687a      	ldr	r2, [r7, #4]
 80168b8:	18d3      	adds	r3, r2, r3
 80168ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80168bc:	68fb      	ldr	r3, [r7, #12]
 80168be:	2201      	movs	r2, #1
 80168c0:	705a      	strb	r2, [r3, #1]
 80168c2:	e00d      	b.n	80168e0 <HAL_PCD_EP_SetStall+0x68>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80168c4:	1cfb      	adds	r3, r7, #3
 80168c6:	781a      	ldrb	r2, [r3, #0]
 80168c8:	0013      	movs	r3, r2
 80168ca:	009b      	lsls	r3, r3, #2
 80168cc:	189b      	adds	r3, r3, r2
 80168ce:	00db      	lsls	r3, r3, #3
 80168d0:	3351      	adds	r3, #81	@ 0x51
 80168d2:	33ff      	adds	r3, #255	@ 0xff
 80168d4:	687a      	ldr	r2, [r7, #4]
 80168d6:	18d3      	adds	r3, r2, r3
 80168d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80168da:	68fb      	ldr	r3, [r7, #12]
 80168dc:	2200      	movs	r2, #0
 80168de:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80168e0:	68fb      	ldr	r3, [r7, #12]
 80168e2:	2201      	movs	r2, #1
 80168e4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80168e6:	1cfb      	adds	r3, r7, #3
 80168e8:	781b      	ldrb	r3, [r3, #0]
 80168ea:	2207      	movs	r2, #7
 80168ec:	4013      	ands	r3, r2
 80168ee:	b2da      	uxtb	r2, r3
 80168f0:	68fb      	ldr	r3, [r7, #12]
 80168f2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80168f4:	687a      	ldr	r2, [r7, #4]
 80168f6:	23a4      	movs	r3, #164	@ 0xa4
 80168f8:	009b      	lsls	r3, r3, #2
 80168fa:	5cd3      	ldrb	r3, [r2, r3]
 80168fc:	2b01      	cmp	r3, #1
 80168fe:	d101      	bne.n	8016904 <HAL_PCD_EP_SetStall+0x8c>
 8016900:	2302      	movs	r3, #2
 8016902:	e011      	b.n	8016928 <HAL_PCD_EP_SetStall+0xb0>
 8016904:	687a      	ldr	r2, [r7, #4]
 8016906:	23a4      	movs	r3, #164	@ 0xa4
 8016908:	009b      	lsls	r3, r3, #2
 801690a:	2101      	movs	r1, #1
 801690c:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 801690e:	687b      	ldr	r3, [r7, #4]
 8016910:	681b      	ldr	r3, [r3, #0]
 8016912:	68fa      	ldr	r2, [r7, #12]
 8016914:	0011      	movs	r1, r2
 8016916:	0018      	movs	r0, r3
 8016918:	f008 f83c 	bl	801e994 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 801691c:	687a      	ldr	r2, [r7, #4]
 801691e:	23a4      	movs	r3, #164	@ 0xa4
 8016920:	009b      	lsls	r3, r3, #2
 8016922:	2100      	movs	r1, #0
 8016924:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8016926:	2300      	movs	r3, #0
}
 8016928:	0018      	movs	r0, r3
 801692a:	46bd      	mov	sp, r7
 801692c:	b004      	add	sp, #16
 801692e:	bd80      	pop	{r7, pc}

08016930 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8016930:	b580      	push	{r7, lr}
 8016932:	b084      	sub	sp, #16
 8016934:	af00      	add	r7, sp, #0
 8016936:	6078      	str	r0, [r7, #4]
 8016938:	000a      	movs	r2, r1
 801693a:	1cfb      	adds	r3, r7, #3
 801693c:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 801693e:	1cfb      	adds	r3, r7, #3
 8016940:	781b      	ldrb	r3, [r3, #0]
 8016942:	220f      	movs	r2, #15
 8016944:	4013      	ands	r3, r2
 8016946:	687a      	ldr	r2, [r7, #4]
 8016948:	7912      	ldrb	r2, [r2, #4]
 801694a:	4293      	cmp	r3, r2
 801694c:	d901      	bls.n	8016952 <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 801694e:	2301      	movs	r3, #1
 8016950:	e048      	b.n	80169e4 <HAL_PCD_EP_ClrStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8016952:	1cfb      	adds	r3, r7, #3
 8016954:	781b      	ldrb	r3, [r3, #0]
 8016956:	b25b      	sxtb	r3, r3
 8016958:	2b00      	cmp	r3, #0
 801695a:	da0f      	bge.n	801697c <HAL_PCD_EP_ClrStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 801695c:	1cfb      	adds	r3, r7, #3
 801695e:	781b      	ldrb	r3, [r3, #0]
 8016960:	2207      	movs	r2, #7
 8016962:	401a      	ands	r2, r3
 8016964:	0013      	movs	r3, r2
 8016966:	009b      	lsls	r3, r3, #2
 8016968:	189b      	adds	r3, r3, r2
 801696a:	00db      	lsls	r3, r3, #3
 801696c:	3310      	adds	r3, #16
 801696e:	687a      	ldr	r2, [r7, #4]
 8016970:	18d3      	adds	r3, r2, r3
 8016972:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8016974:	68fb      	ldr	r3, [r7, #12]
 8016976:	2201      	movs	r2, #1
 8016978:	705a      	strb	r2, [r3, #1]
 801697a:	e00f      	b.n	801699c <HAL_PCD_EP_ClrStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 801697c:	1cfb      	adds	r3, r7, #3
 801697e:	781b      	ldrb	r3, [r3, #0]
 8016980:	2207      	movs	r2, #7
 8016982:	401a      	ands	r2, r3
 8016984:	0013      	movs	r3, r2
 8016986:	009b      	lsls	r3, r3, #2
 8016988:	189b      	adds	r3, r3, r2
 801698a:	00db      	lsls	r3, r3, #3
 801698c:	3351      	adds	r3, #81	@ 0x51
 801698e:	33ff      	adds	r3, #255	@ 0xff
 8016990:	687a      	ldr	r2, [r7, #4]
 8016992:	18d3      	adds	r3, r2, r3
 8016994:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8016996:	68fb      	ldr	r3, [r7, #12]
 8016998:	2200      	movs	r2, #0
 801699a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 801699c:	68fb      	ldr	r3, [r7, #12]
 801699e:	2200      	movs	r2, #0
 80169a0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80169a2:	1cfb      	adds	r3, r7, #3
 80169a4:	781b      	ldrb	r3, [r3, #0]
 80169a6:	2207      	movs	r2, #7
 80169a8:	4013      	ands	r3, r2
 80169aa:	b2da      	uxtb	r2, r3
 80169ac:	68fb      	ldr	r3, [r7, #12]
 80169ae:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80169b0:	687a      	ldr	r2, [r7, #4]
 80169b2:	23a4      	movs	r3, #164	@ 0xa4
 80169b4:	009b      	lsls	r3, r3, #2
 80169b6:	5cd3      	ldrb	r3, [r2, r3]
 80169b8:	2b01      	cmp	r3, #1
 80169ba:	d101      	bne.n	80169c0 <HAL_PCD_EP_ClrStall+0x90>
 80169bc:	2302      	movs	r3, #2
 80169be:	e011      	b.n	80169e4 <HAL_PCD_EP_ClrStall+0xb4>
 80169c0:	687a      	ldr	r2, [r7, #4]
 80169c2:	23a4      	movs	r3, #164	@ 0xa4
 80169c4:	009b      	lsls	r3, r3, #2
 80169c6:	2101      	movs	r1, #1
 80169c8:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80169ca:	687b      	ldr	r3, [r7, #4]
 80169cc:	681b      	ldr	r3, [r3, #0]
 80169ce:	68fa      	ldr	r2, [r7, #12]
 80169d0:	0011      	movs	r1, r2
 80169d2:	0018      	movs	r0, r3
 80169d4:	f008 f820 	bl	801ea18 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80169d8:	687a      	ldr	r2, [r7, #4]
 80169da:	23a4      	movs	r3, #164	@ 0xa4
 80169dc:	009b      	lsls	r3, r3, #2
 80169de:	2100      	movs	r1, #0
 80169e0:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80169e2:	2300      	movs	r3, #0
}
 80169e4:	0018      	movs	r0, r3
 80169e6:	46bd      	mov	sp, r7
 80169e8:	b004      	add	sp, #16
 80169ea:	bd80      	pop	{r7, pc}

080169ec <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80169ec:	b5b0      	push	{r4, r5, r7, lr}
 80169ee:	b084      	sub	sp, #16
 80169f0:	af00      	add	r7, sp, #0
 80169f2:	6078      	str	r0, [r7, #4]
 80169f4:	000a      	movs	r2, r1
 80169f6:	1cfb      	adds	r3, r7, #3
 80169f8:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80169fa:	1cfb      	adds	r3, r7, #3
 80169fc:	781b      	ldrb	r3, [r3, #0]
 80169fe:	b25b      	sxtb	r3, r3
 8016a00:	2b00      	cmp	r3, #0
 8016a02:	da0c      	bge.n	8016a1e <HAL_PCD_EP_Abort+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8016a04:	1cfb      	adds	r3, r7, #3
 8016a06:	781b      	ldrb	r3, [r3, #0]
 8016a08:	2207      	movs	r2, #7
 8016a0a:	401a      	ands	r2, r3
 8016a0c:	0013      	movs	r3, r2
 8016a0e:	009b      	lsls	r3, r3, #2
 8016a10:	189b      	adds	r3, r3, r2
 8016a12:	00db      	lsls	r3, r3, #3
 8016a14:	3310      	adds	r3, #16
 8016a16:	687a      	ldr	r2, [r7, #4]
 8016a18:	18d3      	adds	r3, r2, r3
 8016a1a:	60fb      	str	r3, [r7, #12]
 8016a1c:	e00c      	b.n	8016a38 <HAL_PCD_EP_Abort+0x4c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8016a1e:	1cfb      	adds	r3, r7, #3
 8016a20:	781b      	ldrb	r3, [r3, #0]
 8016a22:	2207      	movs	r2, #7
 8016a24:	401a      	ands	r2, r3
 8016a26:	0013      	movs	r3, r2
 8016a28:	009b      	lsls	r3, r3, #2
 8016a2a:	189b      	adds	r3, r3, r2
 8016a2c:	00db      	lsls	r3, r3, #3
 8016a2e:	3351      	adds	r3, #81	@ 0x51
 8016a30:	33ff      	adds	r3, #255	@ 0xff
 8016a32:	687a      	ldr	r2, [r7, #4]
 8016a34:	18d3      	adds	r3, r2, r3
 8016a36:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8016a38:	687b      	ldr	r3, [r7, #4]
 8016a3a:	681b      	ldr	r3, [r3, #0]
 8016a3c:	250b      	movs	r5, #11
 8016a3e:	197c      	adds	r4, r7, r5
 8016a40:	68fa      	ldr	r2, [r7, #12]
 8016a42:	0011      	movs	r1, r2
 8016a44:	0018      	movs	r0, r3
 8016a46:	f008 f873 	bl	801eb30 <USB_EPStopXfer>
 8016a4a:	0003      	movs	r3, r0
 8016a4c:	7023      	strb	r3, [r4, #0]

  return ret;
 8016a4e:	197b      	adds	r3, r7, r5
 8016a50:	781b      	ldrb	r3, [r3, #0]
}
 8016a52:	0018      	movs	r0, r3
 8016a54:	46bd      	mov	sp, r7
 8016a56:	b004      	add	sp, #16
 8016a58:	bdb0      	pop	{r4, r5, r7, pc}

08016a5a <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8016a5a:	b580      	push	{r7, lr}
 8016a5c:	b082      	sub	sp, #8
 8016a5e:	af00      	add	r7, sp, #0
 8016a60:	6078      	str	r0, [r7, #4]
 8016a62:	000a      	movs	r2, r1
 8016a64:	1cfb      	adds	r3, r7, #3
 8016a66:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8016a68:	687a      	ldr	r2, [r7, #4]
 8016a6a:	23a4      	movs	r3, #164	@ 0xa4
 8016a6c:	009b      	lsls	r3, r3, #2
 8016a6e:	5cd3      	ldrb	r3, [r2, r3]
 8016a70:	2b01      	cmp	r3, #1
 8016a72:	d101      	bne.n	8016a78 <HAL_PCD_EP_Flush+0x1e>
 8016a74:	2302      	movs	r3, #2
 8016a76:	e01f      	b.n	8016ab8 <HAL_PCD_EP_Flush+0x5e>
 8016a78:	687a      	ldr	r2, [r7, #4]
 8016a7a:	23a4      	movs	r3, #164	@ 0xa4
 8016a7c:	009b      	lsls	r3, r3, #2
 8016a7e:	2101      	movs	r1, #1
 8016a80:	54d1      	strb	r1, [r2, r3]

  if ((ep_addr & 0x80U) == 0x80U)
 8016a82:	1cfb      	adds	r3, r7, #3
 8016a84:	781b      	ldrb	r3, [r3, #0]
 8016a86:	b25b      	sxtb	r3, r3
 8016a88:	2b00      	cmp	r3, #0
 8016a8a:	da0a      	bge.n	8016aa2 <HAL_PCD_EP_Flush+0x48>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8016a8c:	687b      	ldr	r3, [r7, #4]
 8016a8e:	681a      	ldr	r2, [r3, #0]
 8016a90:	1cfb      	adds	r3, r7, #3
 8016a92:	781b      	ldrb	r3, [r3, #0]
 8016a94:	2107      	movs	r1, #7
 8016a96:	400b      	ands	r3, r1
 8016a98:	0019      	movs	r1, r3
 8016a9a:	0010      	movs	r0, r2
 8016a9c:	f006 fc15 	bl	801d2ca <USB_FlushTxFifo>
 8016aa0:	e004      	b.n	8016aac <HAL_PCD_EP_Flush+0x52>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 8016aa2:	687b      	ldr	r3, [r7, #4]
 8016aa4:	681b      	ldr	r3, [r3, #0]
 8016aa6:	0018      	movs	r0, r3
 8016aa8:	f006 fc19 	bl	801d2de <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8016aac:	687a      	ldr	r2, [r7, #4]
 8016aae:	23a4      	movs	r3, #164	@ 0xa4
 8016ab0:	009b      	lsls	r3, r3, #2
 8016ab2:	2100      	movs	r1, #0
 8016ab4:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8016ab6:	2300      	movs	r3, #0
}
 8016ab8:	0018      	movs	r0, r3
 8016aba:	46bd      	mov	sp, r7
 8016abc:	b002      	add	sp, #8
 8016abe:	bd80      	pop	{r7, pc}

08016ac0 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8016ac0:	b5b0      	push	{r4, r5, r7, lr}
 8016ac2:	b08e      	sub	sp, #56	@ 0x38
 8016ac4:	af00      	add	r7, sp, #0
 8016ac6:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8016ac8:	e316      	b.n	80170f8 <PCD_EP_ISR_Handler+0x638>
  {
    wIstr = (uint16_t)hpcd->Instance->ISTR;
 8016aca:	687b      	ldr	r3, [r7, #4]
 8016acc:	681b      	ldr	r3, [r3, #0]
 8016ace:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016ad0:	201a      	movs	r0, #26
 8016ad2:	183b      	adds	r3, r7, r0
 8016ad4:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_IDN);
 8016ad6:	183b      	adds	r3, r7, r0
 8016ad8:	881b      	ldrh	r3, [r3, #0]
 8016ada:	b2da      	uxtb	r2, r3
 8016adc:	2419      	movs	r4, #25
 8016ade:	193b      	adds	r3, r7, r4
 8016ae0:	210f      	movs	r1, #15
 8016ae2:	400a      	ands	r2, r1
 8016ae4:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 8016ae6:	193b      	adds	r3, r7, r4
 8016ae8:	781b      	ldrb	r3, [r3, #0]
 8016aea:	2b00      	cmp	r3, #0
 8016aec:	d000      	beq.n	8016af0 <PCD_EP_ISR_Handler+0x30>
 8016aee:	e0eb      	b.n	8016cc8 <PCD_EP_ISR_Handler+0x208>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8016af0:	183b      	adds	r3, r7, r0
 8016af2:	881b      	ldrh	r3, [r3, #0]
 8016af4:	2210      	movs	r2, #16
 8016af6:	4013      	ands	r3, r2
 8016af8:	d140      	bne.n	8016b7c <PCD_EP_ISR_Handler+0xbc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8016afa:	687b      	ldr	r3, [r7, #4]
 8016afc:	681b      	ldr	r3, [r3, #0]
 8016afe:	681b      	ldr	r3, [r3, #0]
 8016b00:	4ae1      	ldr	r2, [pc, #900]	@ (8016e88 <PCD_EP_ISR_Handler+0x3c8>)
 8016b02:	4013      	ands	r3, r2
 8016b04:	60fb      	str	r3, [r7, #12]
 8016b06:	687b      	ldr	r3, [r7, #4]
 8016b08:	681b      	ldr	r3, [r3, #0]
 8016b0a:	68fa      	ldr	r2, [r7, #12]
 8016b0c:	2180      	movs	r1, #128	@ 0x80
 8016b0e:	0209      	lsls	r1, r1, #8
 8016b10:	430a      	orrs	r2, r1
 8016b12:	601a      	str	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 8016b14:	687b      	ldr	r3, [r7, #4]
 8016b16:	3310      	adds	r3, #16
 8016b18:	637b      	str	r3, [r7, #52]	@ 0x34

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8016b1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016b1c:	781b      	ldrb	r3, [r3, #0]
 8016b1e:	00db      	lsls	r3, r3, #3
 8016b20:	4ada      	ldr	r2, [pc, #872]	@ (8016e8c <PCD_EP_ISR_Handler+0x3cc>)
 8016b22:	4694      	mov	ip, r2
 8016b24:	4463      	add	r3, ip
 8016b26:	681b      	ldr	r3, [r3, #0]
 8016b28:	0c1b      	lsrs	r3, r3, #16
 8016b2a:	059b      	lsls	r3, r3, #22
 8016b2c:	0d9a      	lsrs	r2, r3, #22
 8016b2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016b30:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8016b32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016b34:	695a      	ldr	r2, [r3, #20]
 8016b36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016b38:	69db      	ldr	r3, [r3, #28]
 8016b3a:	18d2      	adds	r2, r2, r3
 8016b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016b3e:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8016b40:	687b      	ldr	r3, [r7, #4]
 8016b42:	2100      	movs	r1, #0
 8016b44:	0018      	movs	r0, r3
 8016b46:	f00b f9ab 	bl	8021ea0 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8016b4a:	687b      	ldr	r3, [r7, #4]
 8016b4c:	7b1b      	ldrb	r3, [r3, #12]
 8016b4e:	b2db      	uxtb	r3, r3
 8016b50:	2b00      	cmp	r3, #0
 8016b52:	d100      	bne.n	8016b56 <PCD_EP_ISR_Handler+0x96>
 8016b54:	e2d0      	b.n	80170f8 <PCD_EP_ISR_Handler+0x638>
 8016b56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016b58:	699b      	ldr	r3, [r3, #24]
 8016b5a:	2b00      	cmp	r3, #0
 8016b5c:	d000      	beq.n	8016b60 <PCD_EP_ISR_Handler+0xa0>
 8016b5e:	e2cb      	b.n	80170f8 <PCD_EP_ISR_Handler+0x638>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8016b60:	687b      	ldr	r3, [r7, #4]
 8016b62:	7b1b      	ldrb	r3, [r3, #12]
 8016b64:	b2db      	uxtb	r3, r3
 8016b66:	2280      	movs	r2, #128	@ 0x80
 8016b68:	4252      	negs	r2, r2
 8016b6a:	4313      	orrs	r3, r2
 8016b6c:	b2da      	uxtb	r2, r3
 8016b6e:	687b      	ldr	r3, [r7, #4]
 8016b70:	681b      	ldr	r3, [r3, #0]
 8016b72:	64da      	str	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8016b74:	687b      	ldr	r3, [r7, #4]
 8016b76:	2200      	movs	r2, #0
 8016b78:	731a      	strb	r2, [r3, #12]
 8016b7a:	e2bd      	b.n	80170f8 <PCD_EP_ISR_Handler+0x638>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8016b7c:	687b      	ldr	r3, [r7, #4]
 8016b7e:	3351      	adds	r3, #81	@ 0x51
 8016b80:	33ff      	adds	r3, #255	@ 0xff
 8016b82:	637b      	str	r3, [r7, #52]	@ 0x34
        wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8016b84:	687b      	ldr	r3, [r7, #4]
 8016b86:	681b      	ldr	r3, [r3, #0]
 8016b88:	681a      	ldr	r2, [r3, #0]
 8016b8a:	2132      	movs	r1, #50	@ 0x32
 8016b8c:	187b      	adds	r3, r7, r1
 8016b8e:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8016b90:	187b      	adds	r3, r7, r1
 8016b92:	881a      	ldrh	r2, [r3, #0]
 8016b94:	2380      	movs	r3, #128	@ 0x80
 8016b96:	011b      	lsls	r3, r3, #4
 8016b98:	4013      	ands	r3, r2
 8016b9a:	d029      	beq.n	8016bf0 <PCD_EP_ISR_Handler+0x130>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8016b9c:	687b      	ldr	r3, [r7, #4]
 8016b9e:	681a      	ldr	r2, [r3, #0]
 8016ba0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016ba2:	781b      	ldrb	r3, [r3, #0]
 8016ba4:	0019      	movs	r1, r3
 8016ba6:	0010      	movs	r0, r2
 8016ba8:	f7ff fa3e 	bl	8016028 <PCD_GET_EP_RX_CNT>
 8016bac:	0003      	movs	r3, r0
 8016bae:	001a      	movs	r2, r3
 8016bb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016bb2:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8016bb4:	687b      	ldr	r3, [r7, #4]
 8016bb6:	6818      	ldr	r0, [r3, #0]
 8016bb8:	687b      	ldr	r3, [r7, #4]
 8016bba:	22a6      	movs	r2, #166	@ 0xa6
 8016bbc:	0092      	lsls	r2, r2, #2
 8016bbe:	1899      	adds	r1, r3, r2
 8016bc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016bc2:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8016bc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016bc6:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8016bc8:	b29b      	uxth	r3, r3
 8016bca:	f008 f8e1 	bl	801ed90 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8016bce:	687b      	ldr	r3, [r7, #4]
 8016bd0:	681b      	ldr	r3, [r3, #0]
 8016bd2:	681b      	ldr	r3, [r3, #0]
 8016bd4:	4aae      	ldr	r2, [pc, #696]	@ (8016e90 <PCD_EP_ISR_Handler+0x3d0>)
 8016bd6:	4013      	ands	r3, r2
 8016bd8:	613b      	str	r3, [r7, #16]
 8016bda:	687b      	ldr	r3, [r7, #4]
 8016bdc:	681b      	ldr	r3, [r3, #0]
 8016bde:	693a      	ldr	r2, [r7, #16]
 8016be0:	2180      	movs	r1, #128	@ 0x80
 8016be2:	430a      	orrs	r2, r1
 8016be4:	601a      	str	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8016be6:	687b      	ldr	r3, [r7, #4]
 8016be8:	0018      	movs	r0, r3
 8016bea:	f00b f8cd 	bl	8021d88 <HAL_PCD_SetupStageCallback>
 8016bee:	e283      	b.n	80170f8 <PCD_EP_ISR_Handler+0x638>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_VTRX) != 0U)
 8016bf0:	2332      	movs	r3, #50	@ 0x32
 8016bf2:	18fb      	adds	r3, r7, r3
 8016bf4:	2200      	movs	r2, #0
 8016bf6:	5e9b      	ldrsh	r3, [r3, r2]
 8016bf8:	2b00      	cmp	r3, #0
 8016bfa:	db00      	blt.n	8016bfe <PCD_EP_ISR_Handler+0x13e>
 8016bfc:	e27c      	b.n	80170f8 <PCD_EP_ISR_Handler+0x638>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8016bfe:	687b      	ldr	r3, [r7, #4]
 8016c00:	681b      	ldr	r3, [r3, #0]
 8016c02:	681b      	ldr	r3, [r3, #0]
 8016c04:	4aa2      	ldr	r2, [pc, #648]	@ (8016e90 <PCD_EP_ISR_Handler+0x3d0>)
 8016c06:	4013      	ands	r3, r2
 8016c08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8016c0a:	687b      	ldr	r3, [r7, #4]
 8016c0c:	681b      	ldr	r3, [r3, #0]
 8016c0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016c10:	2180      	movs	r1, #128	@ 0x80
 8016c12:	430a      	orrs	r2, r1
 8016c14:	601a      	str	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8016c16:	687b      	ldr	r3, [r7, #4]
 8016c18:	681a      	ldr	r2, [r3, #0]
 8016c1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016c1c:	781b      	ldrb	r3, [r3, #0]
 8016c1e:	0019      	movs	r1, r3
 8016c20:	0010      	movs	r0, r2
 8016c22:	f7ff fa01 	bl	8016028 <PCD_GET_EP_RX_CNT>
 8016c26:	0003      	movs	r3, r0
 8016c28:	001a      	movs	r2, r3
 8016c2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016c2c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8016c2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016c30:	69db      	ldr	r3, [r3, #28]
 8016c32:	2b00      	cmp	r3, #0
 8016c34:	d01a      	beq.n	8016c6c <PCD_EP_ISR_Handler+0x1ac>
 8016c36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016c38:	695b      	ldr	r3, [r3, #20]
 8016c3a:	2b00      	cmp	r3, #0
 8016c3c:	d016      	beq.n	8016c6c <PCD_EP_ISR_Handler+0x1ac>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8016c3e:	687b      	ldr	r3, [r7, #4]
 8016c40:	6818      	ldr	r0, [r3, #0]
 8016c42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016c44:	6959      	ldr	r1, [r3, #20]
 8016c46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016c48:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8016c4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016c4c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8016c4e:	b29b      	uxth	r3, r3
 8016c50:	f008 f89e 	bl	801ed90 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8016c54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016c56:	695a      	ldr	r2, [r3, #20]
 8016c58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016c5a:	69db      	ldr	r3, [r3, #28]
 8016c5c:	18d2      	adds	r2, r2, r3
 8016c5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016c60:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8016c62:	687b      	ldr	r3, [r7, #4]
 8016c64:	2100      	movs	r1, #0
 8016c66:	0018      	movs	r0, r3
 8016c68:	f00b f9e0 	bl	802202c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8016c6c:	687b      	ldr	r3, [r7, #4]
 8016c6e:	681b      	ldr	r3, [r3, #0]
 8016c70:	681a      	ldr	r2, [r3, #0]
 8016c72:	2132      	movs	r1, #50	@ 0x32
 8016c74:	187b      	adds	r3, r7, r1
 8016c76:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8016c78:	187b      	adds	r3, r7, r1
 8016c7a:	881a      	ldrh	r2, [r3, #0]
 8016c7c:	2380      	movs	r3, #128	@ 0x80
 8016c7e:	011b      	lsls	r3, r3, #4
 8016c80:	4013      	ands	r3, r2
 8016c82:	d000      	beq.n	8016c86 <PCD_EP_ISR_Handler+0x1c6>
 8016c84:	e238      	b.n	80170f8 <PCD_EP_ISR_Handler+0x638>
 8016c86:	187b      	adds	r3, r7, r1
 8016c88:	881a      	ldrh	r2, [r3, #0]
 8016c8a:	23c0      	movs	r3, #192	@ 0xc0
 8016c8c:	019b      	lsls	r3, r3, #6
 8016c8e:	401a      	ands	r2, r3
 8016c90:	23c0      	movs	r3, #192	@ 0xc0
 8016c92:	019b      	lsls	r3, r3, #6
 8016c94:	429a      	cmp	r2, r3
 8016c96:	d100      	bne.n	8016c9a <PCD_EP_ISR_Handler+0x1da>
 8016c98:	e22e      	b.n	80170f8 <PCD_EP_ISR_Handler+0x638>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8016c9a:	687b      	ldr	r3, [r7, #4]
 8016c9c:	681b      	ldr	r3, [r3, #0]
 8016c9e:	681b      	ldr	r3, [r3, #0]
 8016ca0:	4a7c      	ldr	r2, [pc, #496]	@ (8016e94 <PCD_EP_ISR_Handler+0x3d4>)
 8016ca2:	4013      	ands	r3, r2
 8016ca4:	617b      	str	r3, [r7, #20]
 8016ca6:	697b      	ldr	r3, [r7, #20]
 8016ca8:	2280      	movs	r2, #128	@ 0x80
 8016caa:	0152      	lsls	r2, r2, #5
 8016cac:	4053      	eors	r3, r2
 8016cae:	617b      	str	r3, [r7, #20]
 8016cb0:	697b      	ldr	r3, [r7, #20]
 8016cb2:	2280      	movs	r2, #128	@ 0x80
 8016cb4:	0192      	lsls	r2, r2, #6
 8016cb6:	4053      	eors	r3, r2
 8016cb8:	617b      	str	r3, [r7, #20]
 8016cba:	687b      	ldr	r3, [r7, #4]
 8016cbc:	681b      	ldr	r3, [r3, #0]
 8016cbe:	697a      	ldr	r2, [r7, #20]
 8016cc0:	4975      	ldr	r1, [pc, #468]	@ (8016e98 <PCD_EP_ISR_Handler+0x3d8>)
 8016cc2:	430a      	orrs	r2, r1
 8016cc4:	601a      	str	r2, [r3, #0]
 8016cc6:	e217      	b.n	80170f8 <PCD_EP_ISR_Handler+0x638>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8016cc8:	687b      	ldr	r3, [r7, #4]
 8016cca:	681b      	ldr	r3, [r3, #0]
 8016ccc:	001a      	movs	r2, r3
 8016cce:	2119      	movs	r1, #25
 8016cd0:	187b      	adds	r3, r7, r1
 8016cd2:	781b      	ldrb	r3, [r3, #0]
 8016cd4:	009b      	lsls	r3, r3, #2
 8016cd6:	18d3      	adds	r3, r2, r3
 8016cd8:	681a      	ldr	r2, [r3, #0]
 8016cda:	2032      	movs	r0, #50	@ 0x32
 8016cdc:	183b      	adds	r3, r7, r0
 8016cde:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_VTRX) != 0U)
 8016ce0:	183b      	adds	r3, r7, r0
 8016ce2:	2200      	movs	r2, #0
 8016ce4:	5e9b      	ldrsh	r3, [r3, r2]
 8016ce6:	2b00      	cmp	r3, #0
 8016ce8:	db00      	blt.n	8016cec <PCD_EP_ISR_Handler+0x22c>
 8016cea:	e0e2      	b.n	8016eb2 <PCD_EP_ISR_Handler+0x3f2>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8016cec:	687b      	ldr	r3, [r7, #4]
 8016cee:	681b      	ldr	r3, [r3, #0]
 8016cf0:	001a      	movs	r2, r3
 8016cf2:	187b      	adds	r3, r7, r1
 8016cf4:	781b      	ldrb	r3, [r3, #0]
 8016cf6:	009b      	lsls	r3, r3, #2
 8016cf8:	18d3      	adds	r3, r2, r3
 8016cfa:	681b      	ldr	r3, [r3, #0]
 8016cfc:	4a64      	ldr	r2, [pc, #400]	@ (8016e90 <PCD_EP_ISR_Handler+0x3d0>)
 8016cfe:	4013      	ands	r3, r2
 8016d00:	623b      	str	r3, [r7, #32]
 8016d02:	687b      	ldr	r3, [r7, #4]
 8016d04:	681b      	ldr	r3, [r3, #0]
 8016d06:	001a      	movs	r2, r3
 8016d08:	0008      	movs	r0, r1
 8016d0a:	187b      	adds	r3, r7, r1
 8016d0c:	781b      	ldrb	r3, [r3, #0]
 8016d0e:	009b      	lsls	r3, r3, #2
 8016d10:	18d3      	adds	r3, r2, r3
 8016d12:	6a3a      	ldr	r2, [r7, #32]
 8016d14:	2180      	movs	r1, #128	@ 0x80
 8016d16:	430a      	orrs	r2, r1
 8016d18:	601a      	str	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8016d1a:	183b      	adds	r3, r7, r0
 8016d1c:	781a      	ldrb	r2, [r3, #0]
 8016d1e:	0013      	movs	r3, r2
 8016d20:	009b      	lsls	r3, r3, #2
 8016d22:	189b      	adds	r3, r3, r2
 8016d24:	00db      	lsls	r3, r3, #3
 8016d26:	3351      	adds	r3, #81	@ 0x51
 8016d28:	33ff      	adds	r3, #255	@ 0xff
 8016d2a:	687a      	ldr	r2, [r7, #4]
 8016d2c:	18d3      	adds	r3, r2, r3
 8016d2e:	637b      	str	r3, [r7, #52]	@ 0x34

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8016d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016d32:	7b1b      	ldrb	r3, [r3, #12]
 8016d34:	2b00      	cmp	r3, #0
 8016d36:	d11c      	bne.n	8016d72 <PCD_EP_ISR_Handler+0x2b2>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8016d38:	687b      	ldr	r3, [r7, #4]
 8016d3a:	681a      	ldr	r2, [r3, #0]
 8016d3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016d3e:	781b      	ldrb	r3, [r3, #0]
 8016d40:	2528      	movs	r5, #40	@ 0x28
 8016d42:	197c      	adds	r4, r7, r5
 8016d44:	0019      	movs	r1, r3
 8016d46:	0010      	movs	r0, r2
 8016d48:	f7ff f96e 	bl	8016028 <PCD_GET_EP_RX_CNT>
 8016d4c:	0003      	movs	r3, r0
 8016d4e:	8023      	strh	r3, [r4, #0]

          if (count != 0U)
 8016d50:	002c      	movs	r4, r5
 8016d52:	193b      	adds	r3, r7, r4
 8016d54:	881b      	ldrh	r3, [r3, #0]
 8016d56:	2b00      	cmp	r3, #0
 8016d58:	d100      	bne.n	8016d5c <PCD_EP_ISR_Handler+0x29c>
 8016d5a:	e074      	b.n	8016e46 <PCD_EP_ISR_Handler+0x386>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8016d5c:	687b      	ldr	r3, [r7, #4]
 8016d5e:	6818      	ldr	r0, [r3, #0]
 8016d60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016d62:	6959      	ldr	r1, [r3, #20]
 8016d64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016d66:	88da      	ldrh	r2, [r3, #6]
 8016d68:	193b      	adds	r3, r7, r4
 8016d6a:	881b      	ldrh	r3, [r3, #0]
 8016d6c:	f008 f810 	bl	801ed90 <USB_ReadPMA>
 8016d70:	e069      	b.n	8016e46 <PCD_EP_ISR_Handler+0x386>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8016d72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016d74:	78db      	ldrb	r3, [r3, #3]
 8016d76:	2b02      	cmp	r3, #2
 8016d78:	d10c      	bne.n	8016d94 <PCD_EP_ISR_Handler+0x2d4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8016d7a:	2328      	movs	r3, #40	@ 0x28
 8016d7c:	18fc      	adds	r4, r7, r3
 8016d7e:	2332      	movs	r3, #50	@ 0x32
 8016d80:	18fb      	adds	r3, r7, r3
 8016d82:	881a      	ldrh	r2, [r3, #0]
 8016d84:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8016d86:	687b      	ldr	r3, [r7, #4]
 8016d88:	0018      	movs	r0, r3
 8016d8a:	f000 f9c7 	bl	801711c <HAL_PCD_EP_DB_Receive>
 8016d8e:	0003      	movs	r3, r0
 8016d90:	8023      	strh	r3, [r4, #0]
 8016d92:	e058      	b.n	8016e46 <PCD_EP_ISR_Handler+0x386>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8016d94:	687b      	ldr	r3, [r7, #4]
 8016d96:	681b      	ldr	r3, [r3, #0]
 8016d98:	001a      	movs	r2, r3
 8016d9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016d9c:	781b      	ldrb	r3, [r3, #0]
 8016d9e:	009b      	lsls	r3, r3, #2
 8016da0:	18d3      	adds	r3, r2, r3
 8016da2:	681b      	ldr	r3, [r3, #0]
 8016da4:	4a3d      	ldr	r2, [pc, #244]	@ (8016e9c <PCD_EP_ISR_Handler+0x3dc>)
 8016da6:	4013      	ands	r3, r2
 8016da8:	61fb      	str	r3, [r7, #28]
 8016daa:	687b      	ldr	r3, [r7, #4]
 8016dac:	681b      	ldr	r3, [r3, #0]
 8016dae:	001a      	movs	r2, r3
 8016db0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016db2:	781b      	ldrb	r3, [r3, #0]
 8016db4:	009b      	lsls	r3, r3, #2
 8016db6:	18d3      	adds	r3, r2, r3
 8016db8:	69fa      	ldr	r2, [r7, #28]
 8016dba:	4939      	ldr	r1, [pc, #228]	@ (8016ea0 <PCD_EP_ISR_Handler+0x3e0>)
 8016dbc:	430a      	orrs	r2, r1
 8016dbe:	601a      	str	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8016dc0:	687b      	ldr	r3, [r7, #4]
 8016dc2:	681b      	ldr	r3, [r3, #0]
 8016dc4:	001a      	movs	r2, r3
 8016dc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016dc8:	781b      	ldrb	r3, [r3, #0]
 8016dca:	009b      	lsls	r3, r3, #2
 8016dcc:	18d3      	adds	r3, r2, r3
 8016dce:	681a      	ldr	r2, [r3, #0]
 8016dd0:	2380      	movs	r3, #128	@ 0x80
 8016dd2:	01db      	lsls	r3, r3, #7
 8016dd4:	4013      	ands	r3, r2
 8016dd6:	d01b      	beq.n	8016e10 <PCD_EP_ISR_Handler+0x350>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8016dd8:	687b      	ldr	r3, [r7, #4]
 8016dda:	681a      	ldr	r2, [r3, #0]
 8016ddc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016dde:	781b      	ldrb	r3, [r3, #0]
 8016de0:	2528      	movs	r5, #40	@ 0x28
 8016de2:	197c      	adds	r4, r7, r5
 8016de4:	0019      	movs	r1, r3
 8016de6:	0010      	movs	r0, r2
 8016de8:	f7ff f940 	bl	801606c <PCD_GET_EP_DBUF0_CNT>
 8016dec:	0003      	movs	r3, r0
 8016dee:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 8016df0:	002c      	movs	r4, r5
 8016df2:	193b      	adds	r3, r7, r4
 8016df4:	881b      	ldrh	r3, [r3, #0]
 8016df6:	2b00      	cmp	r3, #0
 8016df8:	d025      	beq.n	8016e46 <PCD_EP_ISR_Handler+0x386>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8016dfa:	687b      	ldr	r3, [r7, #4]
 8016dfc:	6818      	ldr	r0, [r3, #0]
 8016dfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016e00:	6959      	ldr	r1, [r3, #20]
 8016e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016e04:	891a      	ldrh	r2, [r3, #8]
 8016e06:	193b      	adds	r3, r7, r4
 8016e08:	881b      	ldrh	r3, [r3, #0]
 8016e0a:	f007 ffc1 	bl	801ed90 <USB_ReadPMA>
 8016e0e:	e01a      	b.n	8016e46 <PCD_EP_ISR_Handler+0x386>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8016e10:	687b      	ldr	r3, [r7, #4]
 8016e12:	681a      	ldr	r2, [r3, #0]
 8016e14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016e16:	781b      	ldrb	r3, [r3, #0]
 8016e18:	2528      	movs	r5, #40	@ 0x28
 8016e1a:	197c      	adds	r4, r7, r5
 8016e1c:	0019      	movs	r1, r3
 8016e1e:	0010      	movs	r0, r2
 8016e20:	f7ff f946 	bl	80160b0 <PCD_GET_EP_DBUF1_CNT>
 8016e24:	0003      	movs	r3, r0
 8016e26:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 8016e28:	002c      	movs	r4, r5
 8016e2a:	193b      	adds	r3, r7, r4
 8016e2c:	881b      	ldrh	r3, [r3, #0]
 8016e2e:	2b00      	cmp	r3, #0
 8016e30:	d009      	beq.n	8016e46 <PCD_EP_ISR_Handler+0x386>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8016e32:	687b      	ldr	r3, [r7, #4]
 8016e34:	6818      	ldr	r0, [r3, #0]
 8016e36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016e38:	6959      	ldr	r1, [r3, #20]
 8016e3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016e3c:	895a      	ldrh	r2, [r3, #10]
 8016e3e:	193b      	adds	r3, r7, r4
 8016e40:	881b      	ldrh	r3, [r3, #0]
 8016e42:	f007 ffa5 	bl	801ed90 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8016e46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016e48:	69da      	ldr	r2, [r3, #28]
 8016e4a:	2128      	movs	r1, #40	@ 0x28
 8016e4c:	187b      	adds	r3, r7, r1
 8016e4e:	881b      	ldrh	r3, [r3, #0]
 8016e50:	18d2      	adds	r2, r2, r3
 8016e52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016e54:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8016e56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016e58:	695a      	ldr	r2, [r3, #20]
 8016e5a:	187b      	adds	r3, r7, r1
 8016e5c:	881b      	ldrh	r3, [r3, #0]
 8016e5e:	18d2      	adds	r2, r2, r3
 8016e60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016e62:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8016e64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016e66:	699b      	ldr	r3, [r3, #24]
 8016e68:	2b00      	cmp	r3, #0
 8016e6a:	d005      	beq.n	8016e78 <PCD_EP_ISR_Handler+0x3b8>
 8016e6c:	187b      	adds	r3, r7, r1
 8016e6e:	881a      	ldrh	r2, [r3, #0]
 8016e70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016e72:	691b      	ldr	r3, [r3, #16]
 8016e74:	429a      	cmp	r2, r3
 8016e76:	d215      	bcs.n	8016ea4 <PCD_EP_ISR_Handler+0x3e4>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8016e78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016e7a:	781a      	ldrb	r2, [r3, #0]
 8016e7c:	687b      	ldr	r3, [r7, #4]
 8016e7e:	0011      	movs	r1, r2
 8016e80:	0018      	movs	r0, r3
 8016e82:	f00b f8d3 	bl	802202c <HAL_PCD_DataOutStageCallback>
 8016e86:	e014      	b.n	8016eb2 <PCD_EP_ISR_Handler+0x3f2>
 8016e88:	07ff8f0f 	.word	0x07ff8f0f
 8016e8c:	40009800 	.word	0x40009800
 8016e90:	07ff0f8f 	.word	0x07ff0f8f
 8016e94:	07ffbf8f 	.word	0x07ffbf8f
 8016e98:	00008080 	.word	0x00008080
 8016e9c:	07ff8f8f 	.word	0x07ff8f8f
 8016ea0:	000080c0 	.word	0x000080c0
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8016ea4:	687b      	ldr	r3, [r7, #4]
 8016ea6:	681b      	ldr	r3, [r3, #0]
 8016ea8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016eaa:	0011      	movs	r1, r2
 8016eac:	0018      	movs	r0, r3
 8016eae:	f006 ffeb 	bl	801de88 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_VTTX) != 0U)
 8016eb2:	2032      	movs	r0, #50	@ 0x32
 8016eb4:	183b      	adds	r3, r7, r0
 8016eb6:	881b      	ldrh	r3, [r3, #0]
 8016eb8:	2280      	movs	r2, #128	@ 0x80
 8016eba:	4013      	ands	r3, r2
 8016ebc:	d100      	bne.n	8016ec0 <PCD_EP_ISR_Handler+0x400>
 8016ebe:	e11b      	b.n	80170f8 <PCD_EP_ISR_Handler+0x638>
      {
        ep = &hpcd->IN_ep[epindex];
 8016ec0:	2119      	movs	r1, #25
 8016ec2:	187b      	adds	r3, r7, r1
 8016ec4:	781a      	ldrb	r2, [r3, #0]
 8016ec6:	0013      	movs	r3, r2
 8016ec8:	009b      	lsls	r3, r3, #2
 8016eca:	189b      	adds	r3, r3, r2
 8016ecc:	00db      	lsls	r3, r3, #3
 8016ece:	3310      	adds	r3, #16
 8016ed0:	687a      	ldr	r2, [r7, #4]
 8016ed2:	18d3      	adds	r3, r2, r3
 8016ed4:	637b      	str	r3, [r7, #52]	@ 0x34

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8016ed6:	687b      	ldr	r3, [r7, #4]
 8016ed8:	681b      	ldr	r3, [r3, #0]
 8016eda:	001a      	movs	r2, r3
 8016edc:	187b      	adds	r3, r7, r1
 8016ede:	781b      	ldrb	r3, [r3, #0]
 8016ee0:	009b      	lsls	r3, r3, #2
 8016ee2:	18d3      	adds	r3, r2, r3
 8016ee4:	681b      	ldr	r3, [r3, #0]
 8016ee6:	4a8b      	ldr	r2, [pc, #556]	@ (8017114 <PCD_EP_ISR_Handler+0x654>)
 8016ee8:	4013      	ands	r3, r2
 8016eea:	627b      	str	r3, [r7, #36]	@ 0x24
 8016eec:	687b      	ldr	r3, [r7, #4]
 8016eee:	681b      	ldr	r3, [r3, #0]
 8016ef0:	001a      	movs	r2, r3
 8016ef2:	187b      	adds	r3, r7, r1
 8016ef4:	781b      	ldrb	r3, [r3, #0]
 8016ef6:	009b      	lsls	r3, r3, #2
 8016ef8:	18d3      	adds	r3, r2, r3
 8016efa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016efc:	2180      	movs	r1, #128	@ 0x80
 8016efe:	0209      	lsls	r1, r1, #8
 8016f00:	430a      	orrs	r2, r1
 8016f02:	601a      	str	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 8016f04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f06:	78db      	ldrb	r3, [r3, #3]
 8016f08:	2b01      	cmp	r3, #1
 8016f0a:	d000      	beq.n	8016f0e <PCD_EP_ISR_Handler+0x44e>
 8016f0c:	e0a3      	b.n	8017056 <PCD_EP_ISR_Handler+0x596>
        {
          ep->xfer_len = 0U;
 8016f0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f10:	2200      	movs	r2, #0
 8016f12:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8016f14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f16:	7b1b      	ldrb	r3, [r3, #12]
 8016f18:	2b00      	cmp	r3, #0
 8016f1a:	d100      	bne.n	8016f1e <PCD_EP_ISR_Handler+0x45e>
 8016f1c:	e093      	b.n	8017046 <PCD_EP_ISR_Handler+0x586>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8016f1e:	183b      	adds	r3, r7, r0
 8016f20:	881b      	ldrh	r3, [r3, #0]
 8016f22:	2240      	movs	r2, #64	@ 0x40
 8016f24:	4013      	ands	r3, r2
 8016f26:	d047      	beq.n	8016fb8 <PCD_EP_ISR_Handler+0x4f8>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8016f28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f2a:	785b      	ldrb	r3, [r3, #1]
 8016f2c:	2b00      	cmp	r3, #0
 8016f2e:	d121      	bne.n	8016f74 <PCD_EP_ISR_Handler+0x4b4>
 8016f30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f32:	781b      	ldrb	r3, [r3, #0]
 8016f34:	00db      	lsls	r3, r3, #3
 8016f36:	4a78      	ldr	r2, [pc, #480]	@ (8017118 <PCD_EP_ISR_Handler+0x658>)
 8016f38:	4694      	mov	ip, r2
 8016f3a:	4463      	add	r3, ip
 8016f3c:	681a      	ldr	r2, [r3, #0]
 8016f3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f40:	781b      	ldrb	r3, [r3, #0]
 8016f42:	00db      	lsls	r3, r3, #3
 8016f44:	4974      	ldr	r1, [pc, #464]	@ (8017118 <PCD_EP_ISR_Handler+0x658>)
 8016f46:	468c      	mov	ip, r1
 8016f48:	4463      	add	r3, ip
 8016f4a:	0192      	lsls	r2, r2, #6
 8016f4c:	0992      	lsrs	r2, r2, #6
 8016f4e:	601a      	str	r2, [r3, #0]
 8016f50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f52:	781b      	ldrb	r3, [r3, #0]
 8016f54:	00db      	lsls	r3, r3, #3
 8016f56:	4a70      	ldr	r2, [pc, #448]	@ (8017118 <PCD_EP_ISR_Handler+0x658>)
 8016f58:	4694      	mov	ip, r2
 8016f5a:	4463      	add	r3, ip
 8016f5c:	681a      	ldr	r2, [r3, #0]
 8016f5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f60:	781b      	ldrb	r3, [r3, #0]
 8016f62:	00db      	lsls	r3, r3, #3
 8016f64:	496c      	ldr	r1, [pc, #432]	@ (8017118 <PCD_EP_ISR_Handler+0x658>)
 8016f66:	468c      	mov	ip, r1
 8016f68:	4463      	add	r3, ip
 8016f6a:	2180      	movs	r1, #128	@ 0x80
 8016f6c:	0609      	lsls	r1, r1, #24
 8016f6e:	430a      	orrs	r2, r1
 8016f70:	601a      	str	r2, [r3, #0]
 8016f72:	e068      	b.n	8017046 <PCD_EP_ISR_Handler+0x586>
 8016f74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f76:	785b      	ldrb	r3, [r3, #1]
 8016f78:	2b01      	cmp	r3, #1
 8016f7a:	d164      	bne.n	8017046 <PCD_EP_ISR_Handler+0x586>
 8016f7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f7e:	781b      	ldrb	r3, [r3, #0]
 8016f80:	00db      	lsls	r3, r3, #3
 8016f82:	4a65      	ldr	r2, [pc, #404]	@ (8017118 <PCD_EP_ISR_Handler+0x658>)
 8016f84:	4694      	mov	ip, r2
 8016f86:	4463      	add	r3, ip
 8016f88:	681a      	ldr	r2, [r3, #0]
 8016f8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f8c:	781b      	ldrb	r3, [r3, #0]
 8016f8e:	00db      	lsls	r3, r3, #3
 8016f90:	4961      	ldr	r1, [pc, #388]	@ (8017118 <PCD_EP_ISR_Handler+0x658>)
 8016f92:	468c      	mov	ip, r1
 8016f94:	4463      	add	r3, ip
 8016f96:	0412      	lsls	r2, r2, #16
 8016f98:	0c12      	lsrs	r2, r2, #16
 8016f9a:	601a      	str	r2, [r3, #0]
 8016f9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f9e:	781b      	ldrb	r3, [r3, #0]
 8016fa0:	00db      	lsls	r3, r3, #3
 8016fa2:	4a5d      	ldr	r2, [pc, #372]	@ (8017118 <PCD_EP_ISR_Handler+0x658>)
 8016fa4:	189a      	adds	r2, r3, r2
 8016fa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016fa8:	781b      	ldrb	r3, [r3, #0]
 8016faa:	00db      	lsls	r3, r3, #3
 8016fac:	495a      	ldr	r1, [pc, #360]	@ (8017118 <PCD_EP_ISR_Handler+0x658>)
 8016fae:	468c      	mov	ip, r1
 8016fb0:	4463      	add	r3, ip
 8016fb2:	6812      	ldr	r2, [r2, #0]
 8016fb4:	601a      	str	r2, [r3, #0]
 8016fb6:	e046      	b.n	8017046 <PCD_EP_ISR_Handler+0x586>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8016fb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016fba:	785b      	ldrb	r3, [r3, #1]
 8016fbc:	2b00      	cmp	r3, #0
 8016fbe:	d121      	bne.n	8017004 <PCD_EP_ISR_Handler+0x544>
 8016fc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016fc2:	781b      	ldrb	r3, [r3, #0]
 8016fc4:	00db      	lsls	r3, r3, #3
 8016fc6:	4a54      	ldr	r2, [pc, #336]	@ (8017118 <PCD_EP_ISR_Handler+0x658>)
 8016fc8:	4694      	mov	ip, r2
 8016fca:	4463      	add	r3, ip
 8016fcc:	685a      	ldr	r2, [r3, #4]
 8016fce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016fd0:	781b      	ldrb	r3, [r3, #0]
 8016fd2:	00db      	lsls	r3, r3, #3
 8016fd4:	4950      	ldr	r1, [pc, #320]	@ (8017118 <PCD_EP_ISR_Handler+0x658>)
 8016fd6:	468c      	mov	ip, r1
 8016fd8:	4463      	add	r3, ip
 8016fda:	0192      	lsls	r2, r2, #6
 8016fdc:	0992      	lsrs	r2, r2, #6
 8016fde:	605a      	str	r2, [r3, #4]
 8016fe0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016fe2:	781b      	ldrb	r3, [r3, #0]
 8016fe4:	00db      	lsls	r3, r3, #3
 8016fe6:	4a4c      	ldr	r2, [pc, #304]	@ (8017118 <PCD_EP_ISR_Handler+0x658>)
 8016fe8:	4694      	mov	ip, r2
 8016fea:	4463      	add	r3, ip
 8016fec:	685a      	ldr	r2, [r3, #4]
 8016fee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016ff0:	781b      	ldrb	r3, [r3, #0]
 8016ff2:	00db      	lsls	r3, r3, #3
 8016ff4:	4948      	ldr	r1, [pc, #288]	@ (8017118 <PCD_EP_ISR_Handler+0x658>)
 8016ff6:	468c      	mov	ip, r1
 8016ff8:	4463      	add	r3, ip
 8016ffa:	2180      	movs	r1, #128	@ 0x80
 8016ffc:	0609      	lsls	r1, r1, #24
 8016ffe:	430a      	orrs	r2, r1
 8017000:	605a      	str	r2, [r3, #4]
 8017002:	e020      	b.n	8017046 <PCD_EP_ISR_Handler+0x586>
 8017004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017006:	785b      	ldrb	r3, [r3, #1]
 8017008:	2b01      	cmp	r3, #1
 801700a:	d11c      	bne.n	8017046 <PCD_EP_ISR_Handler+0x586>
 801700c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801700e:	781b      	ldrb	r3, [r3, #0]
 8017010:	00db      	lsls	r3, r3, #3
 8017012:	4a41      	ldr	r2, [pc, #260]	@ (8017118 <PCD_EP_ISR_Handler+0x658>)
 8017014:	4694      	mov	ip, r2
 8017016:	4463      	add	r3, ip
 8017018:	685a      	ldr	r2, [r3, #4]
 801701a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801701c:	781b      	ldrb	r3, [r3, #0]
 801701e:	00db      	lsls	r3, r3, #3
 8017020:	493d      	ldr	r1, [pc, #244]	@ (8017118 <PCD_EP_ISR_Handler+0x658>)
 8017022:	468c      	mov	ip, r1
 8017024:	4463      	add	r3, ip
 8017026:	0412      	lsls	r2, r2, #16
 8017028:	0c12      	lsrs	r2, r2, #16
 801702a:	605a      	str	r2, [r3, #4]
 801702c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801702e:	781b      	ldrb	r3, [r3, #0]
 8017030:	00db      	lsls	r3, r3, #3
 8017032:	4a39      	ldr	r2, [pc, #228]	@ (8017118 <PCD_EP_ISR_Handler+0x658>)
 8017034:	189a      	adds	r2, r3, r2
 8017036:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017038:	781b      	ldrb	r3, [r3, #0]
 801703a:	00db      	lsls	r3, r3, #3
 801703c:	4936      	ldr	r1, [pc, #216]	@ (8017118 <PCD_EP_ISR_Handler+0x658>)
 801703e:	468c      	mov	ip, r1
 8017040:	4463      	add	r3, ip
 8017042:	6852      	ldr	r2, [r2, #4]
 8017044:	605a      	str	r2, [r3, #4]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8017046:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017048:	781a      	ldrb	r2, [r3, #0]
 801704a:	687b      	ldr	r3, [r7, #4]
 801704c:	0011      	movs	r1, r2
 801704e:	0018      	movs	r0, r3
 8017050:	f00a ff26 	bl	8021ea0 <HAL_PCD_DataInStageCallback>
 8017054:	e050      	b.n	80170f8 <PCD_EP_ISR_Handler+0x638>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8017056:	2332      	movs	r3, #50	@ 0x32
 8017058:	18fb      	adds	r3, r7, r3
 801705a:	881a      	ldrh	r2, [r3, #0]
 801705c:	2380      	movs	r3, #128	@ 0x80
 801705e:	005b      	lsls	r3, r3, #1
 8017060:	4013      	ands	r3, r2
 8017062:	d141      	bne.n	80170e8 <PCD_EP_ISR_Handler+0x628>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8017064:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017066:	781b      	ldrb	r3, [r3, #0]
 8017068:	00db      	lsls	r3, r3, #3
 801706a:	4a2b      	ldr	r2, [pc, #172]	@ (8017118 <PCD_EP_ISR_Handler+0x658>)
 801706c:	4694      	mov	ip, r2
 801706e:	4463      	add	r3, ip
 8017070:	681b      	ldr	r3, [r3, #0]
 8017072:	0c1b      	lsrs	r3, r3, #16
 8017074:	b29a      	uxth	r2, r3
 8017076:	212a      	movs	r1, #42	@ 0x2a
 8017078:	187b      	adds	r3, r7, r1
 801707a:	0592      	lsls	r2, r2, #22
 801707c:	0d92      	lsrs	r2, r2, #22
 801707e:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 8017080:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017082:	699a      	ldr	r2, [r3, #24]
 8017084:	187b      	adds	r3, r7, r1
 8017086:	881b      	ldrh	r3, [r3, #0]
 8017088:	429a      	cmp	r2, r3
 801708a:	d907      	bls.n	801709c <PCD_EP_ISR_Handler+0x5dc>
            {
              ep->xfer_len -= TxPctSize;
 801708c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801708e:	699a      	ldr	r2, [r3, #24]
 8017090:	187b      	adds	r3, r7, r1
 8017092:	881b      	ldrh	r3, [r3, #0]
 8017094:	1ad2      	subs	r2, r2, r3
 8017096:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017098:	619a      	str	r2, [r3, #24]
 801709a:	e002      	b.n	80170a2 <PCD_EP_ISR_Handler+0x5e2>
            }
            else
            {
              ep->xfer_len = 0U;
 801709c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801709e:	2200      	movs	r2, #0
 80170a0:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80170a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80170a4:	699b      	ldr	r3, [r3, #24]
 80170a6:	2b00      	cmp	r3, #0
 80170a8:	d107      	bne.n	80170ba <PCD_EP_ISR_Handler+0x5fa>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80170aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80170ac:	781a      	ldrb	r2, [r3, #0]
 80170ae:	687b      	ldr	r3, [r7, #4]
 80170b0:	0011      	movs	r1, r2
 80170b2:	0018      	movs	r0, r3
 80170b4:	f00a fef4 	bl	8021ea0 <HAL_PCD_DataInStageCallback>
 80170b8:	e01e      	b.n	80170f8 <PCD_EP_ISR_Handler+0x638>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80170ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80170bc:	695a      	ldr	r2, [r3, #20]
 80170be:	212a      	movs	r1, #42	@ 0x2a
 80170c0:	187b      	adds	r3, r7, r1
 80170c2:	881b      	ldrh	r3, [r3, #0]
 80170c4:	18d2      	adds	r2, r2, r3
 80170c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80170c8:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80170ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80170cc:	69da      	ldr	r2, [r3, #28]
 80170ce:	187b      	adds	r3, r7, r1
 80170d0:	881b      	ldrh	r3, [r3, #0]
 80170d2:	18d2      	adds	r2, r2, r3
 80170d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80170d6:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80170d8:	687b      	ldr	r3, [r7, #4]
 80170da:	681b      	ldr	r3, [r3, #0]
 80170dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80170de:	0011      	movs	r1, r2
 80170e0:	0018      	movs	r0, r3
 80170e2:	f006 fed1 	bl	801de88 <USB_EPStartXfer>
 80170e6:	e007      	b.n	80170f8 <PCD_EP_ISR_Handler+0x638>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80170e8:	2332      	movs	r3, #50	@ 0x32
 80170ea:	18fb      	adds	r3, r7, r3
 80170ec:	881a      	ldrh	r2, [r3, #0]
 80170ee:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80170f0:	687b      	ldr	r3, [r7, #4]
 80170f2:	0018      	movs	r0, r3
 80170f4:	f000 f8fc 	bl	80172f0 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80170f8:	687b      	ldr	r3, [r7, #4]
 80170fa:	681b      	ldr	r3, [r3, #0]
 80170fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80170fe:	2380      	movs	r3, #128	@ 0x80
 8017100:	021b      	lsls	r3, r3, #8
 8017102:	4013      	ands	r3, r2
 8017104:	d000      	beq.n	8017108 <PCD_EP_ISR_Handler+0x648>
 8017106:	e4e0      	b.n	8016aca <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8017108:	2300      	movs	r3, #0
}
 801710a:	0018      	movs	r0, r3
 801710c:	46bd      	mov	sp, r7
 801710e:	b00e      	add	sp, #56	@ 0x38
 8017110:	bdb0      	pop	{r4, r5, r7, pc}
 8017112:	46c0      	nop			@ (mov r8, r8)
 8017114:	07ff8f0f 	.word	0x07ff8f0f
 8017118:	40009800 	.word	0x40009800

0801711c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 801711c:	b5b0      	push	{r4, r5, r7, lr}
 801711e:	b08a      	sub	sp, #40	@ 0x28
 8017120:	af00      	add	r7, sp, #0
 8017122:	60f8      	str	r0, [r7, #12]
 8017124:	60b9      	str	r1, [r7, #8]
 8017126:	1dbb      	adds	r3, r7, #6
 8017128:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 801712a:	1dbb      	adds	r3, r7, #6
 801712c:	881a      	ldrh	r2, [r3, #0]
 801712e:	2380      	movs	r3, #128	@ 0x80
 8017130:	01db      	lsls	r3, r3, #7
 8017132:	4013      	ands	r3, r2
 8017134:	d067      	beq.n	8017206 <HAL_PCD_EP_DB_Receive+0xea>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8017136:	68fb      	ldr	r3, [r7, #12]
 8017138:	681a      	ldr	r2, [r3, #0]
 801713a:	68bb      	ldr	r3, [r7, #8]
 801713c:	781b      	ldrb	r3, [r3, #0]
 801713e:	251e      	movs	r5, #30
 8017140:	197c      	adds	r4, r7, r5
 8017142:	0019      	movs	r1, r3
 8017144:	0010      	movs	r0, r2
 8017146:	f7fe ff91 	bl	801606c <PCD_GET_EP_DBUF0_CNT>
 801714a:	0003      	movs	r3, r0
 801714c:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 801714e:	68bb      	ldr	r3, [r7, #8]
 8017150:	699a      	ldr	r2, [r3, #24]
 8017152:	197b      	adds	r3, r7, r5
 8017154:	881b      	ldrh	r3, [r3, #0]
 8017156:	429a      	cmp	r2, r3
 8017158:	d307      	bcc.n	801716a <HAL_PCD_EP_DB_Receive+0x4e>
    {
      ep->xfer_len -= count;
 801715a:	68bb      	ldr	r3, [r7, #8]
 801715c:	699a      	ldr	r2, [r3, #24]
 801715e:	197b      	adds	r3, r7, r5
 8017160:	881b      	ldrh	r3, [r3, #0]
 8017162:	1ad2      	subs	r2, r2, r3
 8017164:	68bb      	ldr	r3, [r7, #8]
 8017166:	619a      	str	r2, [r3, #24]
 8017168:	e002      	b.n	8017170 <HAL_PCD_EP_DB_Receive+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 801716a:	68bb      	ldr	r3, [r7, #8]
 801716c:	2200      	movs	r2, #0
 801716e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8017170:	68bb      	ldr	r3, [r7, #8]
 8017172:	699b      	ldr	r3, [r3, #24]
 8017174:	2b00      	cmp	r3, #0
 8017176:	d11a      	bne.n	80171ae <HAL_PCD_EP_DB_Receive+0x92>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8017178:	68fb      	ldr	r3, [r7, #12]
 801717a:	681b      	ldr	r3, [r3, #0]
 801717c:	001a      	movs	r2, r3
 801717e:	68bb      	ldr	r3, [r7, #8]
 8017180:	781b      	ldrb	r3, [r3, #0]
 8017182:	009b      	lsls	r3, r3, #2
 8017184:	18d3      	adds	r3, r2, r3
 8017186:	681b      	ldr	r3, [r3, #0]
 8017188:	4a55      	ldr	r2, [pc, #340]	@ (80172e0 <HAL_PCD_EP_DB_Receive+0x1c4>)
 801718a:	4013      	ands	r3, r2
 801718c:	61bb      	str	r3, [r7, #24]
 801718e:	69bb      	ldr	r3, [r7, #24]
 8017190:	2280      	movs	r2, #128	@ 0x80
 8017192:	0192      	lsls	r2, r2, #6
 8017194:	4053      	eors	r3, r2
 8017196:	61bb      	str	r3, [r7, #24]
 8017198:	68fb      	ldr	r3, [r7, #12]
 801719a:	681b      	ldr	r3, [r3, #0]
 801719c:	001a      	movs	r2, r3
 801719e:	68bb      	ldr	r3, [r7, #8]
 80171a0:	781b      	ldrb	r3, [r3, #0]
 80171a2:	009b      	lsls	r3, r3, #2
 80171a4:	18d3      	adds	r3, r2, r3
 80171a6:	69ba      	ldr	r2, [r7, #24]
 80171a8:	494e      	ldr	r1, [pc, #312]	@ (80172e4 <HAL_PCD_EP_DB_Receive+0x1c8>)
 80171aa:	430a      	orrs	r2, r1
 80171ac:	601a      	str	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80171ae:	1dbb      	adds	r3, r7, #6
 80171b0:	881b      	ldrh	r3, [r3, #0]
 80171b2:	2240      	movs	r2, #64	@ 0x40
 80171b4:	4013      	ands	r3, r2
 80171b6:	d015      	beq.n	80171e4 <HAL_PCD_EP_DB_Receive+0xc8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80171b8:	68fb      	ldr	r3, [r7, #12]
 80171ba:	681b      	ldr	r3, [r3, #0]
 80171bc:	001a      	movs	r2, r3
 80171be:	68bb      	ldr	r3, [r7, #8]
 80171c0:	781b      	ldrb	r3, [r3, #0]
 80171c2:	009b      	lsls	r3, r3, #2
 80171c4:	18d3      	adds	r3, r2, r3
 80171c6:	681b      	ldr	r3, [r3, #0]
 80171c8:	4a47      	ldr	r2, [pc, #284]	@ (80172e8 <HAL_PCD_EP_DB_Receive+0x1cc>)
 80171ca:	4013      	ands	r3, r2
 80171cc:	617b      	str	r3, [r7, #20]
 80171ce:	68fb      	ldr	r3, [r7, #12]
 80171d0:	681b      	ldr	r3, [r3, #0]
 80171d2:	001a      	movs	r2, r3
 80171d4:	68bb      	ldr	r3, [r7, #8]
 80171d6:	781b      	ldrb	r3, [r3, #0]
 80171d8:	009b      	lsls	r3, r3, #2
 80171da:	18d3      	adds	r3, r2, r3
 80171dc:	697a      	ldr	r2, [r7, #20]
 80171de:	4943      	ldr	r1, [pc, #268]	@ (80172ec <HAL_PCD_EP_DB_Receive+0x1d0>)
 80171e0:	430a      	orrs	r2, r1
 80171e2:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 80171e4:	241e      	movs	r4, #30
 80171e6:	193b      	adds	r3, r7, r4
 80171e8:	881b      	ldrh	r3, [r3, #0]
 80171ea:	2b00      	cmp	r3, #0
 80171ec:	d100      	bne.n	80171f0 <HAL_PCD_EP_DB_Receive+0xd4>
 80171ee:	e070      	b.n	80172d2 <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80171f0:	68fb      	ldr	r3, [r7, #12]
 80171f2:	6818      	ldr	r0, [r3, #0]
 80171f4:	68bb      	ldr	r3, [r7, #8]
 80171f6:	6959      	ldr	r1, [r3, #20]
 80171f8:	68bb      	ldr	r3, [r7, #8]
 80171fa:	891a      	ldrh	r2, [r3, #8]
 80171fc:	193b      	adds	r3, r7, r4
 80171fe:	881b      	ldrh	r3, [r3, #0]
 8017200:	f007 fdc6 	bl	801ed90 <USB_ReadPMA>
 8017204:	e065      	b.n	80172d2 <HAL_PCD_EP_DB_Receive+0x1b6>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8017206:	68fb      	ldr	r3, [r7, #12]
 8017208:	681a      	ldr	r2, [r3, #0]
 801720a:	68bb      	ldr	r3, [r7, #8]
 801720c:	781b      	ldrb	r3, [r3, #0]
 801720e:	251e      	movs	r5, #30
 8017210:	197c      	adds	r4, r7, r5
 8017212:	0019      	movs	r1, r3
 8017214:	0010      	movs	r0, r2
 8017216:	f7fe ff4b 	bl	80160b0 <PCD_GET_EP_DBUF1_CNT>
 801721a:	0003      	movs	r3, r0
 801721c:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 801721e:	68bb      	ldr	r3, [r7, #8]
 8017220:	699a      	ldr	r2, [r3, #24]
 8017222:	197b      	adds	r3, r7, r5
 8017224:	881b      	ldrh	r3, [r3, #0]
 8017226:	429a      	cmp	r2, r3
 8017228:	d307      	bcc.n	801723a <HAL_PCD_EP_DB_Receive+0x11e>
    {
      ep->xfer_len -= count;
 801722a:	68bb      	ldr	r3, [r7, #8]
 801722c:	699a      	ldr	r2, [r3, #24]
 801722e:	197b      	adds	r3, r7, r5
 8017230:	881b      	ldrh	r3, [r3, #0]
 8017232:	1ad2      	subs	r2, r2, r3
 8017234:	68bb      	ldr	r3, [r7, #8]
 8017236:	619a      	str	r2, [r3, #24]
 8017238:	e002      	b.n	8017240 <HAL_PCD_EP_DB_Receive+0x124>
    }
    else
    {
      ep->xfer_len = 0U;
 801723a:	68bb      	ldr	r3, [r7, #8]
 801723c:	2200      	movs	r2, #0
 801723e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8017240:	68bb      	ldr	r3, [r7, #8]
 8017242:	699b      	ldr	r3, [r3, #24]
 8017244:	2b00      	cmp	r3, #0
 8017246:	d11a      	bne.n	801727e <HAL_PCD_EP_DB_Receive+0x162>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8017248:	68fb      	ldr	r3, [r7, #12]
 801724a:	681b      	ldr	r3, [r3, #0]
 801724c:	001a      	movs	r2, r3
 801724e:	68bb      	ldr	r3, [r7, #8]
 8017250:	781b      	ldrb	r3, [r3, #0]
 8017252:	009b      	lsls	r3, r3, #2
 8017254:	18d3      	adds	r3, r2, r3
 8017256:	681b      	ldr	r3, [r3, #0]
 8017258:	4a21      	ldr	r2, [pc, #132]	@ (80172e0 <HAL_PCD_EP_DB_Receive+0x1c4>)
 801725a:	4013      	ands	r3, r2
 801725c:	627b      	str	r3, [r7, #36]	@ 0x24
 801725e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017260:	2280      	movs	r2, #128	@ 0x80
 8017262:	0192      	lsls	r2, r2, #6
 8017264:	4053      	eors	r3, r2
 8017266:	627b      	str	r3, [r7, #36]	@ 0x24
 8017268:	68fb      	ldr	r3, [r7, #12]
 801726a:	681b      	ldr	r3, [r3, #0]
 801726c:	001a      	movs	r2, r3
 801726e:	68bb      	ldr	r3, [r7, #8]
 8017270:	781b      	ldrb	r3, [r3, #0]
 8017272:	009b      	lsls	r3, r3, #2
 8017274:	18d3      	adds	r3, r2, r3
 8017276:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017278:	491a      	ldr	r1, [pc, #104]	@ (80172e4 <HAL_PCD_EP_DB_Receive+0x1c8>)
 801727a:	430a      	orrs	r2, r1
 801727c:	601a      	str	r2, [r3, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 801727e:	1dbb      	adds	r3, r7, #6
 8017280:	881b      	ldrh	r3, [r3, #0]
 8017282:	2240      	movs	r2, #64	@ 0x40
 8017284:	4013      	ands	r3, r2
 8017286:	d115      	bne.n	80172b4 <HAL_PCD_EP_DB_Receive+0x198>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8017288:	68fb      	ldr	r3, [r7, #12]
 801728a:	681b      	ldr	r3, [r3, #0]
 801728c:	001a      	movs	r2, r3
 801728e:	68bb      	ldr	r3, [r7, #8]
 8017290:	781b      	ldrb	r3, [r3, #0]
 8017292:	009b      	lsls	r3, r3, #2
 8017294:	18d3      	adds	r3, r2, r3
 8017296:	681b      	ldr	r3, [r3, #0]
 8017298:	4a13      	ldr	r2, [pc, #76]	@ (80172e8 <HAL_PCD_EP_DB_Receive+0x1cc>)
 801729a:	4013      	ands	r3, r2
 801729c:	623b      	str	r3, [r7, #32]
 801729e:	68fb      	ldr	r3, [r7, #12]
 80172a0:	681b      	ldr	r3, [r3, #0]
 80172a2:	001a      	movs	r2, r3
 80172a4:	68bb      	ldr	r3, [r7, #8]
 80172a6:	781b      	ldrb	r3, [r3, #0]
 80172a8:	009b      	lsls	r3, r3, #2
 80172aa:	18d3      	adds	r3, r2, r3
 80172ac:	6a3a      	ldr	r2, [r7, #32]
 80172ae:	490f      	ldr	r1, [pc, #60]	@ (80172ec <HAL_PCD_EP_DB_Receive+0x1d0>)
 80172b0:	430a      	orrs	r2, r1
 80172b2:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 80172b4:	241e      	movs	r4, #30
 80172b6:	193b      	adds	r3, r7, r4
 80172b8:	881b      	ldrh	r3, [r3, #0]
 80172ba:	2b00      	cmp	r3, #0
 80172bc:	d009      	beq.n	80172d2 <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80172be:	68fb      	ldr	r3, [r7, #12]
 80172c0:	6818      	ldr	r0, [r3, #0]
 80172c2:	68bb      	ldr	r3, [r7, #8]
 80172c4:	6959      	ldr	r1, [r3, #20]
 80172c6:	68bb      	ldr	r3, [r7, #8]
 80172c8:	895a      	ldrh	r2, [r3, #10]
 80172ca:	193b      	adds	r3, r7, r4
 80172cc:	881b      	ldrh	r3, [r3, #0]
 80172ce:	f007 fd5f 	bl	801ed90 <USB_ReadPMA>
    }
  }

  return count;
 80172d2:	231e      	movs	r3, #30
 80172d4:	18fb      	adds	r3, r7, r3
 80172d6:	881b      	ldrh	r3, [r3, #0]
}
 80172d8:	0018      	movs	r0, r3
 80172da:	46bd      	mov	sp, r7
 80172dc:	b00a      	add	sp, #40	@ 0x28
 80172de:	bdb0      	pop	{r4, r5, r7, pc}
 80172e0:	07ffbf8f 	.word	0x07ffbf8f
 80172e4:	00008080 	.word	0x00008080
 80172e8:	07ff8f8f 	.word	0x07ff8f8f
 80172ec:	000080c0 	.word	0x000080c0

080172f0 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80172f0:	b5b0      	push	{r4, r5, r7, lr}
 80172f2:	b090      	sub	sp, #64	@ 0x40
 80172f4:	af00      	add	r7, sp, #0
 80172f6:	60f8      	str	r0, [r7, #12]
 80172f8:	60b9      	str	r1, [r7, #8]
 80172fa:	1dbb      	adds	r3, r7, #6
 80172fc:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80172fe:	1dbb      	adds	r3, r7, #6
 8017300:	881b      	ldrh	r3, [r3, #0]
 8017302:	2240      	movs	r2, #64	@ 0x40
 8017304:	4013      	ands	r3, r2
 8017306:	d100      	bne.n	801730a <HAL_PCD_EP_DB_Transmit+0x1a>
 8017308:	e1ec      	b.n	80176e4 <HAL_PCD_EP_DB_Transmit+0x3f4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 801730a:	68fb      	ldr	r3, [r7, #12]
 801730c:	681a      	ldr	r2, [r3, #0]
 801730e:	68bb      	ldr	r3, [r7, #8]
 8017310:	781b      	ldrb	r3, [r3, #0]
 8017312:	251e      	movs	r5, #30
 8017314:	197c      	adds	r4, r7, r5
 8017316:	0019      	movs	r1, r3
 8017318:	0010      	movs	r0, r2
 801731a:	f7fe fea7 	bl	801606c <PCD_GET_EP_DBUF0_CNT>
 801731e:	0003      	movs	r3, r0
 8017320:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len > TxPctSize)
 8017322:	68bb      	ldr	r3, [r7, #8]
 8017324:	699a      	ldr	r2, [r3, #24]
 8017326:	197b      	adds	r3, r7, r5
 8017328:	881b      	ldrh	r3, [r3, #0]
 801732a:	429a      	cmp	r2, r3
 801732c:	d907      	bls.n	801733e <HAL_PCD_EP_DB_Transmit+0x4e>
    {
      ep->xfer_len -= TxPctSize;
 801732e:	68bb      	ldr	r3, [r7, #8]
 8017330:	699a      	ldr	r2, [r3, #24]
 8017332:	197b      	adds	r3, r7, r5
 8017334:	881b      	ldrh	r3, [r3, #0]
 8017336:	1ad2      	subs	r2, r2, r3
 8017338:	68bb      	ldr	r3, [r7, #8]
 801733a:	619a      	str	r2, [r3, #24]
 801733c:	e002      	b.n	8017344 <HAL_PCD_EP_DB_Transmit+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 801733e:	68bb      	ldr	r3, [r7, #8]
 8017340:	2200      	movs	r2, #0
 8017342:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8017344:	68bb      	ldr	r3, [r7, #8]
 8017346:	699b      	ldr	r3, [r3, #24]
 8017348:	2b00      	cmp	r3, #0
 801734a:	d000      	beq.n	801734e <HAL_PCD_EP_DB_Transmit+0x5e>
 801734c:	e0d0      	b.n	80174f0 <HAL_PCD_EP_DB_Transmit+0x200>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 801734e:	68bb      	ldr	r3, [r7, #8]
 8017350:	785b      	ldrb	r3, [r3, #1]
 8017352:	2b00      	cmp	r3, #0
 8017354:	d121      	bne.n	801739a <HAL_PCD_EP_DB_Transmit+0xaa>
 8017356:	68bb      	ldr	r3, [r7, #8]
 8017358:	781b      	ldrb	r3, [r3, #0]
 801735a:	00db      	lsls	r3, r3, #3
 801735c:	4adc      	ldr	r2, [pc, #880]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801735e:	4694      	mov	ip, r2
 8017360:	4463      	add	r3, ip
 8017362:	681a      	ldr	r2, [r3, #0]
 8017364:	68bb      	ldr	r3, [r7, #8]
 8017366:	781b      	ldrb	r3, [r3, #0]
 8017368:	00db      	lsls	r3, r3, #3
 801736a:	49d9      	ldr	r1, [pc, #868]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801736c:	468c      	mov	ip, r1
 801736e:	4463      	add	r3, ip
 8017370:	0192      	lsls	r2, r2, #6
 8017372:	0992      	lsrs	r2, r2, #6
 8017374:	601a      	str	r2, [r3, #0]
 8017376:	68bb      	ldr	r3, [r7, #8]
 8017378:	781b      	ldrb	r3, [r3, #0]
 801737a:	00db      	lsls	r3, r3, #3
 801737c:	4ad4      	ldr	r2, [pc, #848]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801737e:	4694      	mov	ip, r2
 8017380:	4463      	add	r3, ip
 8017382:	681a      	ldr	r2, [r3, #0]
 8017384:	68bb      	ldr	r3, [r7, #8]
 8017386:	781b      	ldrb	r3, [r3, #0]
 8017388:	00db      	lsls	r3, r3, #3
 801738a:	49d1      	ldr	r1, [pc, #836]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801738c:	468c      	mov	ip, r1
 801738e:	4463      	add	r3, ip
 8017390:	2180      	movs	r1, #128	@ 0x80
 8017392:	0609      	lsls	r1, r1, #24
 8017394:	430a      	orrs	r2, r1
 8017396:	601a      	str	r2, [r3, #0]
 8017398:	e020      	b.n	80173dc <HAL_PCD_EP_DB_Transmit+0xec>
 801739a:	68bb      	ldr	r3, [r7, #8]
 801739c:	785b      	ldrb	r3, [r3, #1]
 801739e:	2b01      	cmp	r3, #1
 80173a0:	d11c      	bne.n	80173dc <HAL_PCD_EP_DB_Transmit+0xec>
 80173a2:	68bb      	ldr	r3, [r7, #8]
 80173a4:	781b      	ldrb	r3, [r3, #0]
 80173a6:	00db      	lsls	r3, r3, #3
 80173a8:	4ac9      	ldr	r2, [pc, #804]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80173aa:	4694      	mov	ip, r2
 80173ac:	4463      	add	r3, ip
 80173ae:	681a      	ldr	r2, [r3, #0]
 80173b0:	68bb      	ldr	r3, [r7, #8]
 80173b2:	781b      	ldrb	r3, [r3, #0]
 80173b4:	00db      	lsls	r3, r3, #3
 80173b6:	49c6      	ldr	r1, [pc, #792]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80173b8:	468c      	mov	ip, r1
 80173ba:	4463      	add	r3, ip
 80173bc:	0412      	lsls	r2, r2, #16
 80173be:	0c12      	lsrs	r2, r2, #16
 80173c0:	601a      	str	r2, [r3, #0]
 80173c2:	68bb      	ldr	r3, [r7, #8]
 80173c4:	781b      	ldrb	r3, [r3, #0]
 80173c6:	00db      	lsls	r3, r3, #3
 80173c8:	4ac1      	ldr	r2, [pc, #772]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80173ca:	189a      	adds	r2, r3, r2
 80173cc:	68bb      	ldr	r3, [r7, #8]
 80173ce:	781b      	ldrb	r3, [r3, #0]
 80173d0:	00db      	lsls	r3, r3, #3
 80173d2:	49bf      	ldr	r1, [pc, #764]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80173d4:	468c      	mov	ip, r1
 80173d6:	4463      	add	r3, ip
 80173d8:	6812      	ldr	r2, [r2, #0]
 80173da:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80173dc:	68bb      	ldr	r3, [r7, #8]
 80173de:	785b      	ldrb	r3, [r3, #1]
 80173e0:	2b00      	cmp	r3, #0
 80173e2:	d121      	bne.n	8017428 <HAL_PCD_EP_DB_Transmit+0x138>
 80173e4:	68bb      	ldr	r3, [r7, #8]
 80173e6:	781b      	ldrb	r3, [r3, #0]
 80173e8:	00db      	lsls	r3, r3, #3
 80173ea:	4ab9      	ldr	r2, [pc, #740]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80173ec:	4694      	mov	ip, r2
 80173ee:	4463      	add	r3, ip
 80173f0:	685a      	ldr	r2, [r3, #4]
 80173f2:	68bb      	ldr	r3, [r7, #8]
 80173f4:	781b      	ldrb	r3, [r3, #0]
 80173f6:	00db      	lsls	r3, r3, #3
 80173f8:	49b5      	ldr	r1, [pc, #724]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80173fa:	468c      	mov	ip, r1
 80173fc:	4463      	add	r3, ip
 80173fe:	0192      	lsls	r2, r2, #6
 8017400:	0992      	lsrs	r2, r2, #6
 8017402:	605a      	str	r2, [r3, #4]
 8017404:	68bb      	ldr	r3, [r7, #8]
 8017406:	781b      	ldrb	r3, [r3, #0]
 8017408:	00db      	lsls	r3, r3, #3
 801740a:	4ab1      	ldr	r2, [pc, #708]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801740c:	4694      	mov	ip, r2
 801740e:	4463      	add	r3, ip
 8017410:	685a      	ldr	r2, [r3, #4]
 8017412:	68bb      	ldr	r3, [r7, #8]
 8017414:	781b      	ldrb	r3, [r3, #0]
 8017416:	00db      	lsls	r3, r3, #3
 8017418:	49ad      	ldr	r1, [pc, #692]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801741a:	468c      	mov	ip, r1
 801741c:	4463      	add	r3, ip
 801741e:	2180      	movs	r1, #128	@ 0x80
 8017420:	0609      	lsls	r1, r1, #24
 8017422:	430a      	orrs	r2, r1
 8017424:	605a      	str	r2, [r3, #4]
 8017426:	e020      	b.n	801746a <HAL_PCD_EP_DB_Transmit+0x17a>
 8017428:	68bb      	ldr	r3, [r7, #8]
 801742a:	785b      	ldrb	r3, [r3, #1]
 801742c:	2b01      	cmp	r3, #1
 801742e:	d11c      	bne.n	801746a <HAL_PCD_EP_DB_Transmit+0x17a>
 8017430:	68bb      	ldr	r3, [r7, #8]
 8017432:	781b      	ldrb	r3, [r3, #0]
 8017434:	00db      	lsls	r3, r3, #3
 8017436:	4aa6      	ldr	r2, [pc, #664]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8017438:	4694      	mov	ip, r2
 801743a:	4463      	add	r3, ip
 801743c:	685a      	ldr	r2, [r3, #4]
 801743e:	68bb      	ldr	r3, [r7, #8]
 8017440:	781b      	ldrb	r3, [r3, #0]
 8017442:	00db      	lsls	r3, r3, #3
 8017444:	49a2      	ldr	r1, [pc, #648]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8017446:	468c      	mov	ip, r1
 8017448:	4463      	add	r3, ip
 801744a:	0412      	lsls	r2, r2, #16
 801744c:	0c12      	lsrs	r2, r2, #16
 801744e:	605a      	str	r2, [r3, #4]
 8017450:	68bb      	ldr	r3, [r7, #8]
 8017452:	781b      	ldrb	r3, [r3, #0]
 8017454:	00db      	lsls	r3, r3, #3
 8017456:	4a9e      	ldr	r2, [pc, #632]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8017458:	189a      	adds	r2, r3, r2
 801745a:	68bb      	ldr	r3, [r7, #8]
 801745c:	781b      	ldrb	r3, [r3, #0]
 801745e:	00db      	lsls	r3, r3, #3
 8017460:	499b      	ldr	r1, [pc, #620]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8017462:	468c      	mov	ip, r1
 8017464:	4463      	add	r3, ip
 8017466:	6852      	ldr	r2, [r2, #4]
 8017468:	605a      	str	r2, [r3, #4]

      if (ep->type == EP_TYPE_BULK)
 801746a:	68bb      	ldr	r3, [r7, #8]
 801746c:	78db      	ldrb	r3, [r3, #3]
 801746e:	2b02      	cmp	r3, #2
 8017470:	d119      	bne.n	80174a6 <HAL_PCD_EP_DB_Transmit+0x1b6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8017472:	68fb      	ldr	r3, [r7, #12]
 8017474:	681b      	ldr	r3, [r3, #0]
 8017476:	001a      	movs	r2, r3
 8017478:	68bb      	ldr	r3, [r7, #8]
 801747a:	781b      	ldrb	r3, [r3, #0]
 801747c:	009b      	lsls	r3, r3, #2
 801747e:	18d3      	adds	r3, r2, r3
 8017480:	681b      	ldr	r3, [r3, #0]
 8017482:	4a94      	ldr	r2, [pc, #592]	@ (80176d4 <HAL_PCD_EP_DB_Transmit+0x3e4>)
 8017484:	4013      	ands	r3, r2
 8017486:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017488:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801748a:	2220      	movs	r2, #32
 801748c:	4053      	eors	r3, r2
 801748e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017490:	68fb      	ldr	r3, [r7, #12]
 8017492:	681b      	ldr	r3, [r3, #0]
 8017494:	001a      	movs	r2, r3
 8017496:	68bb      	ldr	r3, [r7, #8]
 8017498:	781b      	ldrb	r3, [r3, #0]
 801749a:	009b      	lsls	r3, r3, #2
 801749c:	18d3      	adds	r3, r2, r3
 801749e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80174a0:	498d      	ldr	r1, [pc, #564]	@ (80176d8 <HAL_PCD_EP_DB_Transmit+0x3e8>)
 80174a2:	430a      	orrs	r2, r1
 80174a4:	601a      	str	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80174a6:	68bb      	ldr	r3, [r7, #8]
 80174a8:	781a      	ldrb	r2, [r3, #0]
 80174aa:	68fb      	ldr	r3, [r7, #12]
 80174ac:	0011      	movs	r1, r2
 80174ae:	0018      	movs	r0, r3
 80174b0:	f00a fcf6 	bl	8021ea0 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80174b4:	1dbb      	adds	r3, r7, #6
 80174b6:	881a      	ldrh	r2, [r3, #0]
 80174b8:	2380      	movs	r3, #128	@ 0x80
 80174ba:	01db      	lsls	r3, r3, #7
 80174bc:	4013      	ands	r3, r2
 80174be:	d015      	beq.n	80174ec <HAL_PCD_EP_DB_Transmit+0x1fc>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80174c0:	68fb      	ldr	r3, [r7, #12]
 80174c2:	681b      	ldr	r3, [r3, #0]
 80174c4:	001a      	movs	r2, r3
 80174c6:	68bb      	ldr	r3, [r7, #8]
 80174c8:	781b      	ldrb	r3, [r3, #0]
 80174ca:	009b      	lsls	r3, r3, #2
 80174cc:	18d3      	adds	r3, r2, r3
 80174ce:	681b      	ldr	r3, [r3, #0]
 80174d0:	4a82      	ldr	r2, [pc, #520]	@ (80176dc <HAL_PCD_EP_DB_Transmit+0x3ec>)
 80174d2:	4013      	ands	r3, r2
 80174d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80174d6:	68fb      	ldr	r3, [r7, #12]
 80174d8:	681b      	ldr	r3, [r3, #0]
 80174da:	001a      	movs	r2, r3
 80174dc:	68bb      	ldr	r3, [r7, #8]
 80174de:	781b      	ldrb	r3, [r3, #0]
 80174e0:	009b      	lsls	r3, r3, #2
 80174e2:	18d3      	adds	r3, r2, r3
 80174e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80174e6:	497e      	ldr	r1, [pc, #504]	@ (80176e0 <HAL_PCD_EP_DB_Transmit+0x3f0>)
 80174e8:	430a      	orrs	r2, r1
 80174ea:	601a      	str	r2, [r3, #0]
      }

      return HAL_OK;
 80174ec:	2300      	movs	r3, #0
 80174ee:	e303      	b.n	8017af8 <HAL_PCD_EP_DB_Transmit+0x808>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80174f0:	1dbb      	adds	r3, r7, #6
 80174f2:	881a      	ldrh	r2, [r3, #0]
 80174f4:	2380      	movs	r3, #128	@ 0x80
 80174f6:	01db      	lsls	r3, r3, #7
 80174f8:	4013      	ands	r3, r2
 80174fa:	d015      	beq.n	8017528 <HAL_PCD_EP_DB_Transmit+0x238>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80174fc:	68fb      	ldr	r3, [r7, #12]
 80174fe:	681b      	ldr	r3, [r3, #0]
 8017500:	001a      	movs	r2, r3
 8017502:	68bb      	ldr	r3, [r7, #8]
 8017504:	781b      	ldrb	r3, [r3, #0]
 8017506:	009b      	lsls	r3, r3, #2
 8017508:	18d3      	adds	r3, r2, r3
 801750a:	681b      	ldr	r3, [r3, #0]
 801750c:	4a73      	ldr	r2, [pc, #460]	@ (80176dc <HAL_PCD_EP_DB_Transmit+0x3ec>)
 801750e:	4013      	ands	r3, r2
 8017510:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017512:	68fb      	ldr	r3, [r7, #12]
 8017514:	681b      	ldr	r3, [r3, #0]
 8017516:	001a      	movs	r2, r3
 8017518:	68bb      	ldr	r3, [r7, #8]
 801751a:	781b      	ldrb	r3, [r3, #0]
 801751c:	009b      	lsls	r3, r3, #2
 801751e:	18d3      	adds	r3, r2, r3
 8017520:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017522:	496f      	ldr	r1, [pc, #444]	@ (80176e0 <HAL_PCD_EP_DB_Transmit+0x3f0>)
 8017524:	430a      	orrs	r2, r1
 8017526:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8017528:	68bb      	ldr	r3, [r7, #8]
 801752a:	2224      	movs	r2, #36	@ 0x24
 801752c:	5c9b      	ldrb	r3, [r3, r2]
 801752e:	2b01      	cmp	r3, #1
 8017530:	d000      	beq.n	8017534 <HAL_PCD_EP_DB_Transmit+0x244>
 8017532:	e2c2      	b.n	8017aba <HAL_PCD_EP_DB_Transmit+0x7ca>
      {
        ep->xfer_buff += TxPctSize;
 8017534:	68bb      	ldr	r3, [r7, #8]
 8017536:	695a      	ldr	r2, [r3, #20]
 8017538:	211e      	movs	r1, #30
 801753a:	187b      	adds	r3, r7, r1
 801753c:	881b      	ldrh	r3, [r3, #0]
 801753e:	18d2      	adds	r2, r2, r3
 8017540:	68bb      	ldr	r3, [r7, #8]
 8017542:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8017544:	68bb      	ldr	r3, [r7, #8]
 8017546:	69da      	ldr	r2, [r3, #28]
 8017548:	187b      	adds	r3, r7, r1
 801754a:	881b      	ldrh	r3, [r3, #0]
 801754c:	18d2      	adds	r2, r2, r3
 801754e:	68bb      	ldr	r3, [r7, #8]
 8017550:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8017552:	68bb      	ldr	r3, [r7, #8]
 8017554:	6a1a      	ldr	r2, [r3, #32]
 8017556:	68bb      	ldr	r3, [r7, #8]
 8017558:	691b      	ldr	r3, [r3, #16]
 801755a:	429a      	cmp	r2, r3
 801755c:	d309      	bcc.n	8017572 <HAL_PCD_EP_DB_Transmit+0x282>
        {
          len = ep->maxpacket;
 801755e:	68bb      	ldr	r3, [r7, #8]
 8017560:	691b      	ldr	r3, [r3, #16]
 8017562:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db -= len;
 8017564:	68bb      	ldr	r3, [r7, #8]
 8017566:	6a1a      	ldr	r2, [r3, #32]
 8017568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801756a:	1ad2      	subs	r2, r2, r3
 801756c:	68bb      	ldr	r3, [r7, #8]
 801756e:	621a      	str	r2, [r3, #32]
 8017570:	e016      	b.n	80175a0 <HAL_PCD_EP_DB_Transmit+0x2b0>
        }
        else if (ep->xfer_len_db == 0U)
 8017572:	68bb      	ldr	r3, [r7, #8]
 8017574:	6a1b      	ldr	r3, [r3, #32]
 8017576:	2b00      	cmp	r3, #0
 8017578:	d108      	bne.n	801758c <HAL_PCD_EP_DB_Transmit+0x29c>
        {
          len = TxPctSize;
 801757a:	231e      	movs	r3, #30
 801757c:	18fb      	adds	r3, r7, r3
 801757e:	881b      	ldrh	r3, [r3, #0]
 8017580:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_fill_db = 0U;
 8017582:	68bb      	ldr	r3, [r7, #8]
 8017584:	2224      	movs	r2, #36	@ 0x24
 8017586:	2100      	movs	r1, #0
 8017588:	5499      	strb	r1, [r3, r2]
 801758a:	e009      	b.n	80175a0 <HAL_PCD_EP_DB_Transmit+0x2b0>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 801758c:	68bb      	ldr	r3, [r7, #8]
 801758e:	2224      	movs	r2, #36	@ 0x24
 8017590:	2100      	movs	r1, #0
 8017592:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 8017594:	68bb      	ldr	r3, [r7, #8]
 8017596:	6a1b      	ldr	r3, [r3, #32]
 8017598:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db = 0U;
 801759a:	68bb      	ldr	r3, [r7, #8]
 801759c:	2200      	movs	r2, #0
 801759e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80175a0:	68bb      	ldr	r3, [r7, #8]
 80175a2:	785b      	ldrb	r3, [r3, #1]
 80175a4:	2b00      	cmp	r3, #0
 80175a6:	d162      	bne.n	801766e <HAL_PCD_EP_DB_Transmit+0x37e>
 80175a8:	68bb      	ldr	r3, [r7, #8]
 80175aa:	781b      	ldrb	r3, [r3, #0]
 80175ac:	00db      	lsls	r3, r3, #3
 80175ae:	4a48      	ldr	r2, [pc, #288]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80175b0:	4694      	mov	ip, r2
 80175b2:	4463      	add	r3, ip
 80175b4:	681a      	ldr	r2, [r3, #0]
 80175b6:	68bb      	ldr	r3, [r7, #8]
 80175b8:	781b      	ldrb	r3, [r3, #0]
 80175ba:	00db      	lsls	r3, r3, #3
 80175bc:	4944      	ldr	r1, [pc, #272]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80175be:	468c      	mov	ip, r1
 80175c0:	4463      	add	r3, ip
 80175c2:	0192      	lsls	r2, r2, #6
 80175c4:	0992      	lsrs	r2, r2, #6
 80175c6:	601a      	str	r2, [r3, #0]
 80175c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80175ca:	2b00      	cmp	r3, #0
 80175cc:	d111      	bne.n	80175f2 <HAL_PCD_EP_DB_Transmit+0x302>
 80175ce:	68bb      	ldr	r3, [r7, #8]
 80175d0:	781b      	ldrb	r3, [r3, #0]
 80175d2:	00db      	lsls	r3, r3, #3
 80175d4:	4a3e      	ldr	r2, [pc, #248]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80175d6:	4694      	mov	ip, r2
 80175d8:	4463      	add	r3, ip
 80175da:	681a      	ldr	r2, [r3, #0]
 80175dc:	68bb      	ldr	r3, [r7, #8]
 80175de:	781b      	ldrb	r3, [r3, #0]
 80175e0:	00db      	lsls	r3, r3, #3
 80175e2:	493b      	ldr	r1, [pc, #236]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80175e4:	468c      	mov	ip, r1
 80175e6:	4463      	add	r3, ip
 80175e8:	2180      	movs	r1, #128	@ 0x80
 80175ea:	0609      	lsls	r1, r1, #24
 80175ec:	430a      	orrs	r2, r1
 80175ee:	601a      	str	r2, [r3, #0]
 80175f0:	e062      	b.n	80176b8 <HAL_PCD_EP_DB_Transmit+0x3c8>
 80175f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80175f4:	2b3e      	cmp	r3, #62	@ 0x3e
 80175f6:	d81b      	bhi.n	8017630 <HAL_PCD_EP_DB_Transmit+0x340>
 80175f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80175fa:	085b      	lsrs	r3, r3, #1
 80175fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80175fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017600:	2201      	movs	r2, #1
 8017602:	4013      	ands	r3, r2
 8017604:	d002      	beq.n	801760c <HAL_PCD_EP_DB_Transmit+0x31c>
 8017606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017608:	3301      	adds	r3, #1
 801760a:	633b      	str	r3, [r7, #48]	@ 0x30
 801760c:	68bb      	ldr	r3, [r7, #8]
 801760e:	781b      	ldrb	r3, [r3, #0]
 8017610:	00db      	lsls	r3, r3, #3
 8017612:	4a2f      	ldr	r2, [pc, #188]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8017614:	4694      	mov	ip, r2
 8017616:	4463      	add	r3, ip
 8017618:	6819      	ldr	r1, [r3, #0]
 801761a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801761c:	069a      	lsls	r2, r3, #26
 801761e:	68bb      	ldr	r3, [r7, #8]
 8017620:	781b      	ldrb	r3, [r3, #0]
 8017622:	00db      	lsls	r3, r3, #3
 8017624:	482a      	ldr	r0, [pc, #168]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8017626:	4684      	mov	ip, r0
 8017628:	4463      	add	r3, ip
 801762a:	430a      	orrs	r2, r1
 801762c:	601a      	str	r2, [r3, #0]
 801762e:	e043      	b.n	80176b8 <HAL_PCD_EP_DB_Transmit+0x3c8>
 8017630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017632:	095b      	lsrs	r3, r3, #5
 8017634:	633b      	str	r3, [r7, #48]	@ 0x30
 8017636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017638:	221f      	movs	r2, #31
 801763a:	4013      	ands	r3, r2
 801763c:	d102      	bne.n	8017644 <HAL_PCD_EP_DB_Transmit+0x354>
 801763e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017640:	3b01      	subs	r3, #1
 8017642:	633b      	str	r3, [r7, #48]	@ 0x30
 8017644:	68bb      	ldr	r3, [r7, #8]
 8017646:	781b      	ldrb	r3, [r3, #0]
 8017648:	00db      	lsls	r3, r3, #3
 801764a:	4a21      	ldr	r2, [pc, #132]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801764c:	4694      	mov	ip, r2
 801764e:	4463      	add	r3, ip
 8017650:	681a      	ldr	r2, [r3, #0]
 8017652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017654:	069b      	lsls	r3, r3, #26
 8017656:	431a      	orrs	r2, r3
 8017658:	68bb      	ldr	r3, [r7, #8]
 801765a:	781b      	ldrb	r3, [r3, #0]
 801765c:	00db      	lsls	r3, r3, #3
 801765e:	491c      	ldr	r1, [pc, #112]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8017660:	468c      	mov	ip, r1
 8017662:	4463      	add	r3, ip
 8017664:	2180      	movs	r1, #128	@ 0x80
 8017666:	0609      	lsls	r1, r1, #24
 8017668:	430a      	orrs	r2, r1
 801766a:	601a      	str	r2, [r3, #0]
 801766c:	e024      	b.n	80176b8 <HAL_PCD_EP_DB_Transmit+0x3c8>
 801766e:	68bb      	ldr	r3, [r7, #8]
 8017670:	785b      	ldrb	r3, [r3, #1]
 8017672:	2b01      	cmp	r3, #1
 8017674:	d120      	bne.n	80176b8 <HAL_PCD_EP_DB_Transmit+0x3c8>
 8017676:	68bb      	ldr	r3, [r7, #8]
 8017678:	781b      	ldrb	r3, [r3, #0]
 801767a:	00db      	lsls	r3, r3, #3
 801767c:	4a14      	ldr	r2, [pc, #80]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801767e:	4694      	mov	ip, r2
 8017680:	4463      	add	r3, ip
 8017682:	681a      	ldr	r2, [r3, #0]
 8017684:	68bb      	ldr	r3, [r7, #8]
 8017686:	781b      	ldrb	r3, [r3, #0]
 8017688:	00db      	lsls	r3, r3, #3
 801768a:	4911      	ldr	r1, [pc, #68]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801768c:	468c      	mov	ip, r1
 801768e:	4463      	add	r3, ip
 8017690:	0412      	lsls	r2, r2, #16
 8017692:	0c12      	lsrs	r2, r2, #16
 8017694:	601a      	str	r2, [r3, #0]
 8017696:	68bb      	ldr	r3, [r7, #8]
 8017698:	781b      	ldrb	r3, [r3, #0]
 801769a:	00db      	lsls	r3, r3, #3
 801769c:	4a0c      	ldr	r2, [pc, #48]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801769e:	4694      	mov	ip, r2
 80176a0:	4463      	add	r3, ip
 80176a2:	6819      	ldr	r1, [r3, #0]
 80176a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80176a6:	041a      	lsls	r2, r3, #16
 80176a8:	68bb      	ldr	r3, [r7, #8]
 80176aa:	781b      	ldrb	r3, [r3, #0]
 80176ac:	00db      	lsls	r3, r3, #3
 80176ae:	4808      	ldr	r0, [pc, #32]	@ (80176d0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80176b0:	4684      	mov	ip, r0
 80176b2:	4463      	add	r3, ip
 80176b4:	430a      	orrs	r2, r1
 80176b6:	601a      	str	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80176b8:	68fb      	ldr	r3, [r7, #12]
 80176ba:	6818      	ldr	r0, [r3, #0]
 80176bc:	68bb      	ldr	r3, [r7, #8]
 80176be:	6959      	ldr	r1, [r3, #20]
 80176c0:	68bb      	ldr	r3, [r7, #8]
 80176c2:	891a      	ldrh	r2, [r3, #8]
 80176c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80176c6:	b29b      	uxth	r3, r3
 80176c8:	f007 faec 	bl	801eca4 <USB_WritePMA>
 80176cc:	e1f5      	b.n	8017aba <HAL_PCD_EP_DB_Transmit+0x7ca>
 80176ce:	46c0      	nop			@ (mov r8, r8)
 80176d0:	40009800 	.word	0x40009800
 80176d4:	07ff8fbf 	.word	0x07ff8fbf
 80176d8:	00008080 	.word	0x00008080
 80176dc:	07ff8f8f 	.word	0x07ff8f8f
 80176e0:	0000c080 	.word	0x0000c080
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80176e4:	68fb      	ldr	r3, [r7, #12]
 80176e6:	681a      	ldr	r2, [r3, #0]
 80176e8:	68bb      	ldr	r3, [r7, #8]
 80176ea:	781b      	ldrb	r3, [r3, #0]
 80176ec:	251e      	movs	r5, #30
 80176ee:	197c      	adds	r4, r7, r5
 80176f0:	0019      	movs	r1, r3
 80176f2:	0010      	movs	r0, r2
 80176f4:	f7fe fcdc 	bl	80160b0 <PCD_GET_EP_DBUF1_CNT>
 80176f8:	0003      	movs	r3, r0
 80176fa:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= TxPctSize)
 80176fc:	68bb      	ldr	r3, [r7, #8]
 80176fe:	699a      	ldr	r2, [r3, #24]
 8017700:	197b      	adds	r3, r7, r5
 8017702:	881b      	ldrh	r3, [r3, #0]
 8017704:	429a      	cmp	r2, r3
 8017706:	d307      	bcc.n	8017718 <HAL_PCD_EP_DB_Transmit+0x428>
    {
      ep->xfer_len -= TxPctSize;
 8017708:	68bb      	ldr	r3, [r7, #8]
 801770a:	699a      	ldr	r2, [r3, #24]
 801770c:	197b      	adds	r3, r7, r5
 801770e:	881b      	ldrh	r3, [r3, #0]
 8017710:	1ad2      	subs	r2, r2, r3
 8017712:	68bb      	ldr	r3, [r7, #8]
 8017714:	619a      	str	r2, [r3, #24]
 8017716:	e002      	b.n	801771e <HAL_PCD_EP_DB_Transmit+0x42e>
    }
    else
    {
      ep->xfer_len = 0U;
 8017718:	68bb      	ldr	r3, [r7, #8]
 801771a:	2200      	movs	r2, #0
 801771c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 801771e:	68bb      	ldr	r3, [r7, #8]
 8017720:	699b      	ldr	r3, [r3, #24]
 8017722:	2b00      	cmp	r3, #0
 8017724:	d000      	beq.n	8017728 <HAL_PCD_EP_DB_Transmit+0x438>
 8017726:	e0d0      	b.n	80178ca <HAL_PCD_EP_DB_Transmit+0x5da>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8017728:	68bb      	ldr	r3, [r7, #8]
 801772a:	785b      	ldrb	r3, [r3, #1]
 801772c:	2b00      	cmp	r3, #0
 801772e:	d121      	bne.n	8017774 <HAL_PCD_EP_DB_Transmit+0x484>
 8017730:	68bb      	ldr	r3, [r7, #8]
 8017732:	781b      	ldrb	r3, [r3, #0]
 8017734:	00db      	lsls	r3, r3, #3
 8017736:	4ac4      	ldr	r2, [pc, #784]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 8017738:	4694      	mov	ip, r2
 801773a:	4463      	add	r3, ip
 801773c:	681a      	ldr	r2, [r3, #0]
 801773e:	68bb      	ldr	r3, [r7, #8]
 8017740:	781b      	ldrb	r3, [r3, #0]
 8017742:	00db      	lsls	r3, r3, #3
 8017744:	49c0      	ldr	r1, [pc, #768]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 8017746:	468c      	mov	ip, r1
 8017748:	4463      	add	r3, ip
 801774a:	0192      	lsls	r2, r2, #6
 801774c:	0992      	lsrs	r2, r2, #6
 801774e:	601a      	str	r2, [r3, #0]
 8017750:	68bb      	ldr	r3, [r7, #8]
 8017752:	781b      	ldrb	r3, [r3, #0]
 8017754:	00db      	lsls	r3, r3, #3
 8017756:	4abc      	ldr	r2, [pc, #752]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 8017758:	4694      	mov	ip, r2
 801775a:	4463      	add	r3, ip
 801775c:	681a      	ldr	r2, [r3, #0]
 801775e:	68bb      	ldr	r3, [r7, #8]
 8017760:	781b      	ldrb	r3, [r3, #0]
 8017762:	00db      	lsls	r3, r3, #3
 8017764:	49b8      	ldr	r1, [pc, #736]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 8017766:	468c      	mov	ip, r1
 8017768:	4463      	add	r3, ip
 801776a:	2180      	movs	r1, #128	@ 0x80
 801776c:	0609      	lsls	r1, r1, #24
 801776e:	430a      	orrs	r2, r1
 8017770:	601a      	str	r2, [r3, #0]
 8017772:	e020      	b.n	80177b6 <HAL_PCD_EP_DB_Transmit+0x4c6>
 8017774:	68bb      	ldr	r3, [r7, #8]
 8017776:	785b      	ldrb	r3, [r3, #1]
 8017778:	2b01      	cmp	r3, #1
 801777a:	d11c      	bne.n	80177b6 <HAL_PCD_EP_DB_Transmit+0x4c6>
 801777c:	68bb      	ldr	r3, [r7, #8]
 801777e:	781b      	ldrb	r3, [r3, #0]
 8017780:	00db      	lsls	r3, r3, #3
 8017782:	4ab1      	ldr	r2, [pc, #708]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 8017784:	4694      	mov	ip, r2
 8017786:	4463      	add	r3, ip
 8017788:	681a      	ldr	r2, [r3, #0]
 801778a:	68bb      	ldr	r3, [r7, #8]
 801778c:	781b      	ldrb	r3, [r3, #0]
 801778e:	00db      	lsls	r3, r3, #3
 8017790:	49ad      	ldr	r1, [pc, #692]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 8017792:	468c      	mov	ip, r1
 8017794:	4463      	add	r3, ip
 8017796:	0412      	lsls	r2, r2, #16
 8017798:	0c12      	lsrs	r2, r2, #16
 801779a:	601a      	str	r2, [r3, #0]
 801779c:	68bb      	ldr	r3, [r7, #8]
 801779e:	781b      	ldrb	r3, [r3, #0]
 80177a0:	00db      	lsls	r3, r3, #3
 80177a2:	4aa9      	ldr	r2, [pc, #676]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 80177a4:	189a      	adds	r2, r3, r2
 80177a6:	68bb      	ldr	r3, [r7, #8]
 80177a8:	781b      	ldrb	r3, [r3, #0]
 80177aa:	00db      	lsls	r3, r3, #3
 80177ac:	49a6      	ldr	r1, [pc, #664]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 80177ae:	468c      	mov	ip, r1
 80177b0:	4463      	add	r3, ip
 80177b2:	6812      	ldr	r2, [r2, #0]
 80177b4:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80177b6:	68bb      	ldr	r3, [r7, #8]
 80177b8:	785b      	ldrb	r3, [r3, #1]
 80177ba:	2b00      	cmp	r3, #0
 80177bc:	d121      	bne.n	8017802 <HAL_PCD_EP_DB_Transmit+0x512>
 80177be:	68bb      	ldr	r3, [r7, #8]
 80177c0:	781b      	ldrb	r3, [r3, #0]
 80177c2:	00db      	lsls	r3, r3, #3
 80177c4:	4aa0      	ldr	r2, [pc, #640]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 80177c6:	4694      	mov	ip, r2
 80177c8:	4463      	add	r3, ip
 80177ca:	685a      	ldr	r2, [r3, #4]
 80177cc:	68bb      	ldr	r3, [r7, #8]
 80177ce:	781b      	ldrb	r3, [r3, #0]
 80177d0:	00db      	lsls	r3, r3, #3
 80177d2:	499d      	ldr	r1, [pc, #628]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 80177d4:	468c      	mov	ip, r1
 80177d6:	4463      	add	r3, ip
 80177d8:	0192      	lsls	r2, r2, #6
 80177da:	0992      	lsrs	r2, r2, #6
 80177dc:	605a      	str	r2, [r3, #4]
 80177de:	68bb      	ldr	r3, [r7, #8]
 80177e0:	781b      	ldrb	r3, [r3, #0]
 80177e2:	00db      	lsls	r3, r3, #3
 80177e4:	4a98      	ldr	r2, [pc, #608]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 80177e6:	4694      	mov	ip, r2
 80177e8:	4463      	add	r3, ip
 80177ea:	685a      	ldr	r2, [r3, #4]
 80177ec:	68bb      	ldr	r3, [r7, #8]
 80177ee:	781b      	ldrb	r3, [r3, #0]
 80177f0:	00db      	lsls	r3, r3, #3
 80177f2:	4995      	ldr	r1, [pc, #596]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 80177f4:	468c      	mov	ip, r1
 80177f6:	4463      	add	r3, ip
 80177f8:	2180      	movs	r1, #128	@ 0x80
 80177fa:	0609      	lsls	r1, r1, #24
 80177fc:	430a      	orrs	r2, r1
 80177fe:	605a      	str	r2, [r3, #4]
 8017800:	e020      	b.n	8017844 <HAL_PCD_EP_DB_Transmit+0x554>
 8017802:	68bb      	ldr	r3, [r7, #8]
 8017804:	785b      	ldrb	r3, [r3, #1]
 8017806:	2b01      	cmp	r3, #1
 8017808:	d11c      	bne.n	8017844 <HAL_PCD_EP_DB_Transmit+0x554>
 801780a:	68bb      	ldr	r3, [r7, #8]
 801780c:	781b      	ldrb	r3, [r3, #0]
 801780e:	00db      	lsls	r3, r3, #3
 8017810:	4a8d      	ldr	r2, [pc, #564]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 8017812:	4694      	mov	ip, r2
 8017814:	4463      	add	r3, ip
 8017816:	685a      	ldr	r2, [r3, #4]
 8017818:	68bb      	ldr	r3, [r7, #8]
 801781a:	781b      	ldrb	r3, [r3, #0]
 801781c:	00db      	lsls	r3, r3, #3
 801781e:	498a      	ldr	r1, [pc, #552]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 8017820:	468c      	mov	ip, r1
 8017822:	4463      	add	r3, ip
 8017824:	0412      	lsls	r2, r2, #16
 8017826:	0c12      	lsrs	r2, r2, #16
 8017828:	605a      	str	r2, [r3, #4]
 801782a:	68bb      	ldr	r3, [r7, #8]
 801782c:	781b      	ldrb	r3, [r3, #0]
 801782e:	00db      	lsls	r3, r3, #3
 8017830:	4a85      	ldr	r2, [pc, #532]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 8017832:	189a      	adds	r2, r3, r2
 8017834:	68bb      	ldr	r3, [r7, #8]
 8017836:	781b      	ldrb	r3, [r3, #0]
 8017838:	00db      	lsls	r3, r3, #3
 801783a:	4983      	ldr	r1, [pc, #524]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 801783c:	468c      	mov	ip, r1
 801783e:	4463      	add	r3, ip
 8017840:	6852      	ldr	r2, [r2, #4]
 8017842:	605a      	str	r2, [r3, #4]

      if (ep->type == EP_TYPE_BULK)
 8017844:	68bb      	ldr	r3, [r7, #8]
 8017846:	78db      	ldrb	r3, [r3, #3]
 8017848:	2b02      	cmp	r3, #2
 801784a:	d119      	bne.n	8017880 <HAL_PCD_EP_DB_Transmit+0x590>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 801784c:	68fb      	ldr	r3, [r7, #12]
 801784e:	681b      	ldr	r3, [r3, #0]
 8017850:	001a      	movs	r2, r3
 8017852:	68bb      	ldr	r3, [r7, #8]
 8017854:	781b      	ldrb	r3, [r3, #0]
 8017856:	009b      	lsls	r3, r3, #2
 8017858:	18d3      	adds	r3, r2, r3
 801785a:	681b      	ldr	r3, [r3, #0]
 801785c:	4a7b      	ldr	r2, [pc, #492]	@ (8017a4c <HAL_PCD_EP_DB_Transmit+0x75c>)
 801785e:	4013      	ands	r3, r2
 8017860:	627b      	str	r3, [r7, #36]	@ 0x24
 8017862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017864:	2220      	movs	r2, #32
 8017866:	4053      	eors	r3, r2
 8017868:	627b      	str	r3, [r7, #36]	@ 0x24
 801786a:	68fb      	ldr	r3, [r7, #12]
 801786c:	681b      	ldr	r3, [r3, #0]
 801786e:	001a      	movs	r2, r3
 8017870:	68bb      	ldr	r3, [r7, #8]
 8017872:	781b      	ldrb	r3, [r3, #0]
 8017874:	009b      	lsls	r3, r3, #2
 8017876:	18d3      	adds	r3, r2, r3
 8017878:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801787a:	4975      	ldr	r1, [pc, #468]	@ (8017a50 <HAL_PCD_EP_DB_Transmit+0x760>)
 801787c:	430a      	orrs	r2, r1
 801787e:	601a      	str	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8017880:	68bb      	ldr	r3, [r7, #8]
 8017882:	781a      	ldrb	r2, [r3, #0]
 8017884:	68fb      	ldr	r3, [r7, #12]
 8017886:	0011      	movs	r1, r2
 8017888:	0018      	movs	r0, r3
 801788a:	f00a fb09 	bl	8021ea0 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 801788e:	1dbb      	adds	r3, r7, #6
 8017890:	881a      	ldrh	r2, [r3, #0]
 8017892:	2380      	movs	r3, #128	@ 0x80
 8017894:	01db      	lsls	r3, r3, #7
 8017896:	4013      	ands	r3, r2
 8017898:	d115      	bne.n	80178c6 <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 801789a:	68fb      	ldr	r3, [r7, #12]
 801789c:	681b      	ldr	r3, [r3, #0]
 801789e:	001a      	movs	r2, r3
 80178a0:	68bb      	ldr	r3, [r7, #8]
 80178a2:	781b      	ldrb	r3, [r3, #0]
 80178a4:	009b      	lsls	r3, r3, #2
 80178a6:	18d3      	adds	r3, r2, r3
 80178a8:	681b      	ldr	r3, [r3, #0]
 80178aa:	4a6a      	ldr	r2, [pc, #424]	@ (8017a54 <HAL_PCD_EP_DB_Transmit+0x764>)
 80178ac:	4013      	ands	r3, r2
 80178ae:	623b      	str	r3, [r7, #32]
 80178b0:	68fb      	ldr	r3, [r7, #12]
 80178b2:	681b      	ldr	r3, [r3, #0]
 80178b4:	001a      	movs	r2, r3
 80178b6:	68bb      	ldr	r3, [r7, #8]
 80178b8:	781b      	ldrb	r3, [r3, #0]
 80178ba:	009b      	lsls	r3, r3, #2
 80178bc:	18d3      	adds	r3, r2, r3
 80178be:	6a3a      	ldr	r2, [r7, #32]
 80178c0:	4965      	ldr	r1, [pc, #404]	@ (8017a58 <HAL_PCD_EP_DB_Transmit+0x768>)
 80178c2:	430a      	orrs	r2, r1
 80178c4:	601a      	str	r2, [r3, #0]
      }

      return HAL_OK;
 80178c6:	2300      	movs	r3, #0
 80178c8:	e116      	b.n	8017af8 <HAL_PCD_EP_DB_Transmit+0x808>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80178ca:	1dbb      	adds	r3, r7, #6
 80178cc:	881a      	ldrh	r2, [r3, #0]
 80178ce:	2380      	movs	r3, #128	@ 0x80
 80178d0:	01db      	lsls	r3, r3, #7
 80178d2:	4013      	ands	r3, r2
 80178d4:	d115      	bne.n	8017902 <HAL_PCD_EP_DB_Transmit+0x612>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80178d6:	68fb      	ldr	r3, [r7, #12]
 80178d8:	681b      	ldr	r3, [r3, #0]
 80178da:	001a      	movs	r2, r3
 80178dc:	68bb      	ldr	r3, [r7, #8]
 80178de:	781b      	ldrb	r3, [r3, #0]
 80178e0:	009b      	lsls	r3, r3, #2
 80178e2:	18d3      	adds	r3, r2, r3
 80178e4:	681b      	ldr	r3, [r3, #0]
 80178e6:	4a5b      	ldr	r2, [pc, #364]	@ (8017a54 <HAL_PCD_EP_DB_Transmit+0x764>)
 80178e8:	4013      	ands	r3, r2
 80178ea:	617b      	str	r3, [r7, #20]
 80178ec:	68fb      	ldr	r3, [r7, #12]
 80178ee:	681b      	ldr	r3, [r3, #0]
 80178f0:	001a      	movs	r2, r3
 80178f2:	68bb      	ldr	r3, [r7, #8]
 80178f4:	781b      	ldrb	r3, [r3, #0]
 80178f6:	009b      	lsls	r3, r3, #2
 80178f8:	18d3      	adds	r3, r2, r3
 80178fa:	697a      	ldr	r2, [r7, #20]
 80178fc:	4956      	ldr	r1, [pc, #344]	@ (8017a58 <HAL_PCD_EP_DB_Transmit+0x768>)
 80178fe:	430a      	orrs	r2, r1
 8017900:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8017902:	68bb      	ldr	r3, [r7, #8]
 8017904:	2224      	movs	r2, #36	@ 0x24
 8017906:	5c9b      	ldrb	r3, [r3, r2]
 8017908:	2b01      	cmp	r3, #1
 801790a:	d000      	beq.n	801790e <HAL_PCD_EP_DB_Transmit+0x61e>
 801790c:	e0d5      	b.n	8017aba <HAL_PCD_EP_DB_Transmit+0x7ca>
      {
        ep->xfer_buff += TxPctSize;
 801790e:	68bb      	ldr	r3, [r7, #8]
 8017910:	695a      	ldr	r2, [r3, #20]
 8017912:	211e      	movs	r1, #30
 8017914:	187b      	adds	r3, r7, r1
 8017916:	881b      	ldrh	r3, [r3, #0]
 8017918:	18d2      	adds	r2, r2, r3
 801791a:	68bb      	ldr	r3, [r7, #8]
 801791c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 801791e:	68bb      	ldr	r3, [r7, #8]
 8017920:	69da      	ldr	r2, [r3, #28]
 8017922:	187b      	adds	r3, r7, r1
 8017924:	881b      	ldrh	r3, [r3, #0]
 8017926:	18d2      	adds	r2, r2, r3
 8017928:	68bb      	ldr	r3, [r7, #8]
 801792a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 801792c:	68bb      	ldr	r3, [r7, #8]
 801792e:	6a1a      	ldr	r2, [r3, #32]
 8017930:	68bb      	ldr	r3, [r7, #8]
 8017932:	691b      	ldr	r3, [r3, #16]
 8017934:	429a      	cmp	r2, r3
 8017936:	d309      	bcc.n	801794c <HAL_PCD_EP_DB_Transmit+0x65c>
        {
          len = ep->maxpacket;
 8017938:	68bb      	ldr	r3, [r7, #8]
 801793a:	691b      	ldr	r3, [r3, #16]
 801793c:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db -= len;
 801793e:	68bb      	ldr	r3, [r7, #8]
 8017940:	6a1a      	ldr	r2, [r3, #32]
 8017942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017944:	1ad2      	subs	r2, r2, r3
 8017946:	68bb      	ldr	r3, [r7, #8]
 8017948:	621a      	str	r2, [r3, #32]
 801794a:	e016      	b.n	801797a <HAL_PCD_EP_DB_Transmit+0x68a>
        }
        else if (ep->xfer_len_db == 0U)
 801794c:	68bb      	ldr	r3, [r7, #8]
 801794e:	6a1b      	ldr	r3, [r3, #32]
 8017950:	2b00      	cmp	r3, #0
 8017952:	d108      	bne.n	8017966 <HAL_PCD_EP_DB_Transmit+0x676>
        {
          len = TxPctSize;
 8017954:	231e      	movs	r3, #30
 8017956:	18fb      	adds	r3, r7, r3
 8017958:	881b      	ldrh	r3, [r3, #0]
 801795a:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_fill_db = 0U;
 801795c:	68bb      	ldr	r3, [r7, #8]
 801795e:	2224      	movs	r2, #36	@ 0x24
 8017960:	2100      	movs	r1, #0
 8017962:	5499      	strb	r1, [r3, r2]
 8017964:	e009      	b.n	801797a <HAL_PCD_EP_DB_Transmit+0x68a>
        }
        else
        {
          len = ep->xfer_len_db;
 8017966:	68bb      	ldr	r3, [r7, #8]
 8017968:	6a1b      	ldr	r3, [r3, #32]
 801796a:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db = 0U;
 801796c:	68bb      	ldr	r3, [r7, #8]
 801796e:	2200      	movs	r2, #0
 8017970:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8017972:	68bb      	ldr	r3, [r7, #8]
 8017974:	2224      	movs	r2, #36	@ 0x24
 8017976:	2100      	movs	r1, #0
 8017978:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 801797a:	68bb      	ldr	r3, [r7, #8]
 801797c:	785b      	ldrb	r3, [r3, #1]
 801797e:	2b00      	cmp	r3, #0
 8017980:	d16c      	bne.n	8017a5c <HAL_PCD_EP_DB_Transmit+0x76c>
 8017982:	68bb      	ldr	r3, [r7, #8]
 8017984:	781b      	ldrb	r3, [r3, #0]
 8017986:	00db      	lsls	r3, r3, #3
 8017988:	4a2f      	ldr	r2, [pc, #188]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 801798a:	4694      	mov	ip, r2
 801798c:	4463      	add	r3, ip
 801798e:	685a      	ldr	r2, [r3, #4]
 8017990:	68bb      	ldr	r3, [r7, #8]
 8017992:	781b      	ldrb	r3, [r3, #0]
 8017994:	00db      	lsls	r3, r3, #3
 8017996:	492c      	ldr	r1, [pc, #176]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 8017998:	468c      	mov	ip, r1
 801799a:	4463      	add	r3, ip
 801799c:	0192      	lsls	r2, r2, #6
 801799e:	0992      	lsrs	r2, r2, #6
 80179a0:	605a      	str	r2, [r3, #4]
 80179a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80179a4:	2b00      	cmp	r3, #0
 80179a6:	d111      	bne.n	80179cc <HAL_PCD_EP_DB_Transmit+0x6dc>
 80179a8:	68bb      	ldr	r3, [r7, #8]
 80179aa:	781b      	ldrb	r3, [r3, #0]
 80179ac:	00db      	lsls	r3, r3, #3
 80179ae:	4a26      	ldr	r2, [pc, #152]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 80179b0:	4694      	mov	ip, r2
 80179b2:	4463      	add	r3, ip
 80179b4:	685a      	ldr	r2, [r3, #4]
 80179b6:	68bb      	ldr	r3, [r7, #8]
 80179b8:	781b      	ldrb	r3, [r3, #0]
 80179ba:	00db      	lsls	r3, r3, #3
 80179bc:	4922      	ldr	r1, [pc, #136]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 80179be:	468c      	mov	ip, r1
 80179c0:	4463      	add	r3, ip
 80179c2:	2180      	movs	r1, #128	@ 0x80
 80179c4:	0609      	lsls	r1, r1, #24
 80179c6:	430a      	orrs	r2, r1
 80179c8:	605a      	str	r2, [r3, #4]
 80179ca:	e06c      	b.n	8017aa6 <HAL_PCD_EP_DB_Transmit+0x7b6>
 80179cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80179ce:	2b3e      	cmp	r3, #62	@ 0x3e
 80179d0:	d81b      	bhi.n	8017a0a <HAL_PCD_EP_DB_Transmit+0x71a>
 80179d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80179d4:	085b      	lsrs	r3, r3, #1
 80179d6:	61bb      	str	r3, [r7, #24]
 80179d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80179da:	2201      	movs	r2, #1
 80179dc:	4013      	ands	r3, r2
 80179de:	d002      	beq.n	80179e6 <HAL_PCD_EP_DB_Transmit+0x6f6>
 80179e0:	69bb      	ldr	r3, [r7, #24]
 80179e2:	3301      	adds	r3, #1
 80179e4:	61bb      	str	r3, [r7, #24]
 80179e6:	68bb      	ldr	r3, [r7, #8]
 80179e8:	781b      	ldrb	r3, [r3, #0]
 80179ea:	00db      	lsls	r3, r3, #3
 80179ec:	4a16      	ldr	r2, [pc, #88]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 80179ee:	4694      	mov	ip, r2
 80179f0:	4463      	add	r3, ip
 80179f2:	6859      	ldr	r1, [r3, #4]
 80179f4:	69bb      	ldr	r3, [r7, #24]
 80179f6:	069a      	lsls	r2, r3, #26
 80179f8:	68bb      	ldr	r3, [r7, #8]
 80179fa:	781b      	ldrb	r3, [r3, #0]
 80179fc:	00db      	lsls	r3, r3, #3
 80179fe:	4812      	ldr	r0, [pc, #72]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 8017a00:	4684      	mov	ip, r0
 8017a02:	4463      	add	r3, ip
 8017a04:	430a      	orrs	r2, r1
 8017a06:	605a      	str	r2, [r3, #4]
 8017a08:	e04d      	b.n	8017aa6 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8017a0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a0c:	095b      	lsrs	r3, r3, #5
 8017a0e:	61bb      	str	r3, [r7, #24]
 8017a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a12:	221f      	movs	r2, #31
 8017a14:	4013      	ands	r3, r2
 8017a16:	d102      	bne.n	8017a1e <HAL_PCD_EP_DB_Transmit+0x72e>
 8017a18:	69bb      	ldr	r3, [r7, #24]
 8017a1a:	3b01      	subs	r3, #1
 8017a1c:	61bb      	str	r3, [r7, #24]
 8017a1e:	68bb      	ldr	r3, [r7, #8]
 8017a20:	781b      	ldrb	r3, [r3, #0]
 8017a22:	00db      	lsls	r3, r3, #3
 8017a24:	4a08      	ldr	r2, [pc, #32]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 8017a26:	4694      	mov	ip, r2
 8017a28:	4463      	add	r3, ip
 8017a2a:	685a      	ldr	r2, [r3, #4]
 8017a2c:	69bb      	ldr	r3, [r7, #24]
 8017a2e:	069b      	lsls	r3, r3, #26
 8017a30:	431a      	orrs	r2, r3
 8017a32:	68bb      	ldr	r3, [r7, #8]
 8017a34:	781b      	ldrb	r3, [r3, #0]
 8017a36:	00db      	lsls	r3, r3, #3
 8017a38:	4903      	ldr	r1, [pc, #12]	@ (8017a48 <HAL_PCD_EP_DB_Transmit+0x758>)
 8017a3a:	468c      	mov	ip, r1
 8017a3c:	4463      	add	r3, ip
 8017a3e:	2180      	movs	r1, #128	@ 0x80
 8017a40:	0609      	lsls	r1, r1, #24
 8017a42:	430a      	orrs	r2, r1
 8017a44:	605a      	str	r2, [r3, #4]
 8017a46:	e02e      	b.n	8017aa6 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8017a48:	40009800 	.word	0x40009800
 8017a4c:	07ff8fbf 	.word	0x07ff8fbf
 8017a50:	00008080 	.word	0x00008080
 8017a54:	07ff8f8f 	.word	0x07ff8f8f
 8017a58:	0000c080 	.word	0x0000c080
 8017a5c:	68bb      	ldr	r3, [r7, #8]
 8017a5e:	785b      	ldrb	r3, [r3, #1]
 8017a60:	2b01      	cmp	r3, #1
 8017a62:	d120      	bne.n	8017aa6 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8017a64:	68bb      	ldr	r3, [r7, #8]
 8017a66:	781b      	ldrb	r3, [r3, #0]
 8017a68:	00db      	lsls	r3, r3, #3
 8017a6a:	4a25      	ldr	r2, [pc, #148]	@ (8017b00 <HAL_PCD_EP_DB_Transmit+0x810>)
 8017a6c:	4694      	mov	ip, r2
 8017a6e:	4463      	add	r3, ip
 8017a70:	685a      	ldr	r2, [r3, #4]
 8017a72:	68bb      	ldr	r3, [r7, #8]
 8017a74:	781b      	ldrb	r3, [r3, #0]
 8017a76:	00db      	lsls	r3, r3, #3
 8017a78:	4921      	ldr	r1, [pc, #132]	@ (8017b00 <HAL_PCD_EP_DB_Transmit+0x810>)
 8017a7a:	468c      	mov	ip, r1
 8017a7c:	4463      	add	r3, ip
 8017a7e:	0412      	lsls	r2, r2, #16
 8017a80:	0c12      	lsrs	r2, r2, #16
 8017a82:	605a      	str	r2, [r3, #4]
 8017a84:	68bb      	ldr	r3, [r7, #8]
 8017a86:	781b      	ldrb	r3, [r3, #0]
 8017a88:	00db      	lsls	r3, r3, #3
 8017a8a:	4a1d      	ldr	r2, [pc, #116]	@ (8017b00 <HAL_PCD_EP_DB_Transmit+0x810>)
 8017a8c:	4694      	mov	ip, r2
 8017a8e:	4463      	add	r3, ip
 8017a90:	6859      	ldr	r1, [r3, #4]
 8017a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a94:	041a      	lsls	r2, r3, #16
 8017a96:	68bb      	ldr	r3, [r7, #8]
 8017a98:	781b      	ldrb	r3, [r3, #0]
 8017a9a:	00db      	lsls	r3, r3, #3
 8017a9c:	4818      	ldr	r0, [pc, #96]	@ (8017b00 <HAL_PCD_EP_DB_Transmit+0x810>)
 8017a9e:	4684      	mov	ip, r0
 8017aa0:	4463      	add	r3, ip
 8017aa2:	430a      	orrs	r2, r1
 8017aa4:	605a      	str	r2, [r3, #4]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8017aa6:	68fb      	ldr	r3, [r7, #12]
 8017aa8:	6818      	ldr	r0, [r3, #0]
 8017aaa:	68bb      	ldr	r3, [r7, #8]
 8017aac:	6959      	ldr	r1, [r3, #20]
 8017aae:	68bb      	ldr	r3, [r7, #8]
 8017ab0:	895a      	ldrh	r2, [r3, #10]
 8017ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017ab4:	b29b      	uxth	r3, r3
 8017ab6:	f007 f8f5 	bl	801eca4 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8017aba:	68fb      	ldr	r3, [r7, #12]
 8017abc:	681b      	ldr	r3, [r3, #0]
 8017abe:	001a      	movs	r2, r3
 8017ac0:	68bb      	ldr	r3, [r7, #8]
 8017ac2:	781b      	ldrb	r3, [r3, #0]
 8017ac4:	009b      	lsls	r3, r3, #2
 8017ac6:	18d3      	adds	r3, r2, r3
 8017ac8:	681b      	ldr	r3, [r3, #0]
 8017aca:	4a0e      	ldr	r2, [pc, #56]	@ (8017b04 <HAL_PCD_EP_DB_Transmit+0x814>)
 8017acc:	4013      	ands	r3, r2
 8017ace:	637b      	str	r3, [r7, #52]	@ 0x34
 8017ad0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017ad2:	2210      	movs	r2, #16
 8017ad4:	4053      	eors	r3, r2
 8017ad6:	637b      	str	r3, [r7, #52]	@ 0x34
 8017ad8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017ada:	2220      	movs	r2, #32
 8017adc:	4053      	eors	r3, r2
 8017ade:	637b      	str	r3, [r7, #52]	@ 0x34
 8017ae0:	68fb      	ldr	r3, [r7, #12]
 8017ae2:	681b      	ldr	r3, [r3, #0]
 8017ae4:	001a      	movs	r2, r3
 8017ae6:	68bb      	ldr	r3, [r7, #8]
 8017ae8:	781b      	ldrb	r3, [r3, #0]
 8017aea:	009b      	lsls	r3, r3, #2
 8017aec:	18d3      	adds	r3, r2, r3
 8017aee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017af0:	4905      	ldr	r1, [pc, #20]	@ (8017b08 <HAL_PCD_EP_DB_Transmit+0x818>)
 8017af2:	430a      	orrs	r2, r1
 8017af4:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8017af6:	2300      	movs	r3, #0
}
 8017af8:	0018      	movs	r0, r3
 8017afa:	46bd      	mov	sp, r7
 8017afc:	b010      	add	sp, #64	@ 0x40
 8017afe:	bdb0      	pop	{r4, r5, r7, pc}
 8017b00:	40009800 	.word	0x40009800
 8017b04:	07ff8fbf 	.word	0x07ff8fbf
 8017b08:	00008080 	.word	0x00008080

08017b0c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8017b0c:	b590      	push	{r4, r7, lr}
 8017b0e:	b087      	sub	sp, #28
 8017b10:	af00      	add	r7, sp, #0
 8017b12:	60f8      	str	r0, [r7, #12]
 8017b14:	0008      	movs	r0, r1
 8017b16:	0011      	movs	r1, r2
 8017b18:	607b      	str	r3, [r7, #4]
 8017b1a:	240a      	movs	r4, #10
 8017b1c:	193b      	adds	r3, r7, r4
 8017b1e:	1c02      	adds	r2, r0, #0
 8017b20:	801a      	strh	r2, [r3, #0]
 8017b22:	2308      	movs	r3, #8
 8017b24:	18fb      	adds	r3, r7, r3
 8017b26:	1c0a      	adds	r2, r1, #0
 8017b28:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8017b2a:	0021      	movs	r1, r4
 8017b2c:	187b      	adds	r3, r7, r1
 8017b2e:	881b      	ldrh	r3, [r3, #0]
 8017b30:	2280      	movs	r2, #128	@ 0x80
 8017b32:	4013      	ands	r3, r2
 8017b34:	b29b      	uxth	r3, r3
 8017b36:	2b00      	cmp	r3, #0
 8017b38:	d00c      	beq.n	8017b54 <HAL_PCDEx_PMAConfig+0x48>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8017b3a:	187b      	adds	r3, r7, r1
 8017b3c:	881b      	ldrh	r3, [r3, #0]
 8017b3e:	2207      	movs	r2, #7
 8017b40:	401a      	ands	r2, r3
 8017b42:	0013      	movs	r3, r2
 8017b44:	009b      	lsls	r3, r3, #2
 8017b46:	189b      	adds	r3, r3, r2
 8017b48:	00db      	lsls	r3, r3, #3
 8017b4a:	3310      	adds	r3, #16
 8017b4c:	68fa      	ldr	r2, [r7, #12]
 8017b4e:	18d3      	adds	r3, r2, r3
 8017b50:	617b      	str	r3, [r7, #20]
 8017b52:	e00b      	b.n	8017b6c <HAL_PCDEx_PMAConfig+0x60>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8017b54:	230a      	movs	r3, #10
 8017b56:	18fb      	adds	r3, r7, r3
 8017b58:	881a      	ldrh	r2, [r3, #0]
 8017b5a:	0013      	movs	r3, r2
 8017b5c:	009b      	lsls	r3, r3, #2
 8017b5e:	189b      	adds	r3, r3, r2
 8017b60:	00db      	lsls	r3, r3, #3
 8017b62:	3351      	adds	r3, #81	@ 0x51
 8017b64:	33ff      	adds	r3, #255	@ 0xff
 8017b66:	68fa      	ldr	r2, [r7, #12]
 8017b68:	18d3      	adds	r3, r2, r3
 8017b6a:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8017b6c:	2308      	movs	r3, #8
 8017b6e:	18fb      	adds	r3, r7, r3
 8017b70:	881b      	ldrh	r3, [r3, #0]
 8017b72:	2b00      	cmp	r3, #0
 8017b74:	d107      	bne.n	8017b86 <HAL_PCDEx_PMAConfig+0x7a>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8017b76:	697b      	ldr	r3, [r7, #20]
 8017b78:	2200      	movs	r2, #0
 8017b7a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8017b7c:	687b      	ldr	r3, [r7, #4]
 8017b7e:	b29a      	uxth	r2, r3
 8017b80:	697b      	ldr	r3, [r7, #20]
 8017b82:	80da      	strh	r2, [r3, #6]
 8017b84:	e00b      	b.n	8017b9e <HAL_PCDEx_PMAConfig+0x92>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8017b86:	697b      	ldr	r3, [r7, #20]
 8017b88:	2201      	movs	r2, #1
 8017b8a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8017b8c:	687b      	ldr	r3, [r7, #4]
 8017b8e:	b29a      	uxth	r2, r3
 8017b90:	697b      	ldr	r3, [r7, #20]
 8017b92:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8017b94:	687b      	ldr	r3, [r7, #4]
 8017b96:	0c1b      	lsrs	r3, r3, #16
 8017b98:	b29a      	uxth	r2, r3
 8017b9a:	697b      	ldr	r3, [r7, #20]
 8017b9c:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8017b9e:	2300      	movs	r3, #0
}
 8017ba0:	0018      	movs	r0, r3
 8017ba2:	46bd      	mov	sp, r7
 8017ba4:	b007      	add	sp, #28
 8017ba6:	bd90      	pop	{r4, r7, pc}

08017ba8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8017ba8:	b580      	push	{r7, lr}
 8017baa:	b084      	sub	sp, #16
 8017bac:	af00      	add	r7, sp, #0
 8017bae:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 8017bb0:	687b      	ldr	r3, [r7, #4]
 8017bb2:	681b      	ldr	r3, [r3, #0]
 8017bb4:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8017bb6:	687a      	ldr	r2, [r7, #4]
 8017bb8:	23b4      	movs	r3, #180	@ 0xb4
 8017bba:	009b      	lsls	r3, r3, #2
 8017bbc:	2101      	movs	r1, #1
 8017bbe:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8017bc0:	687a      	ldr	r2, [r7, #4]
 8017bc2:	23b2      	movs	r3, #178	@ 0xb2
 8017bc4:	009b      	lsls	r3, r3, #2
 8017bc6:	2100      	movs	r1, #0
 8017bc8:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8017bca:	68fb      	ldr	r3, [r7, #12]
 8017bcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017bce:	2201      	movs	r2, #1
 8017bd0:	431a      	orrs	r2, r3
 8017bd2:	68fb      	ldr	r3, [r7, #12]
 8017bd4:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8017bd6:	68fb      	ldr	r3, [r7, #12]
 8017bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017bda:	2202      	movs	r2, #2
 8017bdc:	431a      	orrs	r2, r3
 8017bde:	68fb      	ldr	r3, [r7, #12]
 8017be0:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8017be2:	2300      	movs	r3, #0
}
 8017be4:	0018      	movs	r0, r3
 8017be6:	46bd      	mov	sp, r7
 8017be8:	b004      	add	sp, #16
 8017bea:	bd80      	pop	{r7, pc}

08017bec <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8017bec:	b580      	push	{r7, lr}
 8017bee:	b082      	sub	sp, #8
 8017bf0:	af00      	add	r7, sp, #0
 8017bf2:	6078      	str	r0, [r7, #4]
 8017bf4:	000a      	movs	r2, r1
 8017bf6:	1cfb      	adds	r3, r7, #3
 8017bf8:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8017bfa:	46c0      	nop			@ (mov r8, r8)
 8017bfc:	46bd      	mov	sp, r7
 8017bfe:	b002      	add	sp, #8
 8017c00:	bd80      	pop	{r7, pc}
	...

08017c04 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8017c04:	b580      	push	{r7, lr}
 8017c06:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8017c08:	4b04      	ldr	r3, [pc, #16]	@ (8017c1c <HAL_PWR_EnableBkUpAccess+0x18>)
 8017c0a:	681a      	ldr	r2, [r3, #0]
 8017c0c:	4b03      	ldr	r3, [pc, #12]	@ (8017c1c <HAL_PWR_EnableBkUpAccess+0x18>)
 8017c0e:	2180      	movs	r1, #128	@ 0x80
 8017c10:	0049      	lsls	r1, r1, #1
 8017c12:	430a      	orrs	r2, r1
 8017c14:	601a      	str	r2, [r3, #0]
}
 8017c16:	46c0      	nop			@ (mov r8, r8)
 8017c18:	46bd      	mov	sp, r7
 8017c1a:	bd80      	pop	{r7, pc}
 8017c1c:	40007000 	.word	0x40007000

08017c20 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8017c20:	b580      	push	{r7, lr}
 8017c22:	b082      	sub	sp, #8
 8017c24:	af00      	add	r7, sp, #0
 8017c26:	6078      	str	r0, [r7, #4]
 8017c28:	000a      	movs	r2, r1
 8017c2a:	1cfb      	adds	r3, r7, #3
 8017c2c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8017c2e:	687b      	ldr	r3, [r7, #4]
 8017c30:	2b00      	cmp	r3, #0
 8017c32:	d10d      	bne.n	8017c50 <HAL_PWR_EnterSLEEPMode+0x30>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8017c34:	4b15      	ldr	r3, [pc, #84]	@ (8017c8c <HAL_PWR_EnterSLEEPMode+0x6c>)
 8017c36:	695a      	ldr	r2, [r3, #20]
 8017c38:	2380      	movs	r3, #128	@ 0x80
 8017c3a:	009b      	lsls	r3, r3, #2
 8017c3c:	401a      	ands	r2, r3
 8017c3e:	2380      	movs	r3, #128	@ 0x80
 8017c40:	009b      	lsls	r3, r3, #2
 8017c42:	429a      	cmp	r2, r3
 8017c44:	d10f      	bne.n	8017c66 <HAL_PWR_EnterSLEEPMode+0x46>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8017c46:	f000 f8ef 	bl	8017e28 <HAL_PWREx_DisableLowPowerRunMode>
 8017c4a:	1e03      	subs	r3, r0, #0
 8017c4c:	d00b      	beq.n	8017c66 <HAL_PWR_EnterSLEEPMode+0x46>
      {
        return ;
 8017c4e:	e019      	b.n	8017c84 <HAL_PWR_EnterSLEEPMode+0x64>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 8017c50:	4b0e      	ldr	r3, [pc, #56]	@ (8017c8c <HAL_PWR_EnterSLEEPMode+0x6c>)
 8017c52:	695a      	ldr	r2, [r3, #20]
 8017c54:	2380      	movs	r3, #128	@ 0x80
 8017c56:	009b      	lsls	r3, r3, #2
 8017c58:	401a      	ands	r2, r3
 8017c5a:	2380      	movs	r3, #128	@ 0x80
 8017c5c:	009b      	lsls	r3, r3, #2
 8017c5e:	429a      	cmp	r2, r3
 8017c60:	d001      	beq.n	8017c66 <HAL_PWR_EnterSLEEPMode+0x46>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8017c62:	f000 f8d3 	bl	8017e0c <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8017c66:	4b0a      	ldr	r3, [pc, #40]	@ (8017c90 <HAL_PWR_EnterSLEEPMode+0x70>)
 8017c68:	691a      	ldr	r2, [r3, #16]
 8017c6a:	4b09      	ldr	r3, [pc, #36]	@ (8017c90 <HAL_PWR_EnterSLEEPMode+0x70>)
 8017c6c:	2104      	movs	r1, #4
 8017c6e:	438a      	bics	r2, r1
 8017c70:	611a      	str	r2, [r3, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8017c72:	1cfb      	adds	r3, r7, #3
 8017c74:	781b      	ldrb	r3, [r3, #0]
 8017c76:	2b01      	cmp	r3, #1
 8017c78:	d101      	bne.n	8017c7e <HAL_PWR_EnterSLEEPMode+0x5e>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8017c7a:	bf30      	wfi
 8017c7c:	e002      	b.n	8017c84 <HAL_PWR_EnterSLEEPMode+0x64>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8017c7e:	bf40      	sev
    __WFE();
 8017c80:	bf20      	wfe
    __WFE();
 8017c82:	bf20      	wfe
  }
}
 8017c84:	46bd      	mov	sp, r7
 8017c86:	b002      	add	sp, #8
 8017c88:	bd80      	pop	{r7, pc}
 8017c8a:	46c0      	nop			@ (mov r8, r8)
 8017c8c:	40007000 	.word	0x40007000
 8017c90:	e000ed00 	.word	0xe000ed00

08017c94 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop 0 or Stop 1 mode with WFI instruction.
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8017c94:	b580      	push	{r7, lr}
 8017c96:	b082      	sub	sp, #8
 8017c98:	af00      	add	r7, sp, #0
 8017c9a:	6078      	str	r0, [r7, #4]
 8017c9c:	000a      	movs	r2, r1
 8017c9e:	1cfb      	adds	r3, r7, #3
 8017ca0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
  /* Select the regulator state in STOP mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPR, Regulator);
 8017ca2:	4b14      	ldr	r3, [pc, #80]	@ (8017cf4 <HAL_PWR_EnterSTOPMode+0x60>)
 8017ca4:	681b      	ldr	r3, [r3, #0]
 8017ca6:	4a14      	ldr	r2, [pc, #80]	@ (8017cf8 <HAL_PWR_EnterSTOPMode+0x64>)
 8017ca8:	4013      	ands	r3, r2
 8017caa:	0019      	movs	r1, r3
 8017cac:	4b11      	ldr	r3, [pc, #68]	@ (8017cf4 <HAL_PWR_EnterSTOPMode+0x60>)
 8017cae:	687a      	ldr	r2, [r7, #4]
 8017cb0:	430a      	orrs	r2, r1
 8017cb2:	601a      	str	r2, [r3, #0]
  /* Stop 0 mode with Main Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, 0U);
 8017cb4:	4b0f      	ldr	r3, [pc, #60]	@ (8017cf4 <HAL_PWR_EnterSTOPMode+0x60>)
 8017cb6:	681a      	ldr	r2, [r3, #0]
 8017cb8:	4b0e      	ldr	r3, [pc, #56]	@ (8017cf4 <HAL_PWR_EnterSTOPMode+0x60>)
 8017cba:	2107      	movs	r1, #7
 8017cbc:	438a      	bics	r2, r1
 8017cbe:	601a      	str	r2, [r3, #0]
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8017cc0:	4b0e      	ldr	r3, [pc, #56]	@ (8017cfc <HAL_PWR_EnterSTOPMode+0x68>)
 8017cc2:	691a      	ldr	r2, [r3, #16]
 8017cc4:	4b0d      	ldr	r3, [pc, #52]	@ (8017cfc <HAL_PWR_EnterSTOPMode+0x68>)
 8017cc6:	2104      	movs	r1, #4
 8017cc8:	430a      	orrs	r2, r1
 8017cca:	611a      	str	r2, [r3, #16]
  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8017ccc:	1cfb      	adds	r3, r7, #3
 8017cce:	781b      	ldrb	r3, [r3, #0]
 8017cd0:	2b01      	cmp	r3, #1
 8017cd2:	d101      	bne.n	8017cd8 <HAL_PWR_EnterSTOPMode+0x44>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8017cd4:	bf30      	wfi
 8017cd6:	e002      	b.n	8017cde <HAL_PWR_EnterSTOPMode+0x4a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8017cd8:	bf40      	sev
    __WFE();
 8017cda:	bf20      	wfe
    __WFE();
 8017cdc:	bf20      	wfe
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8017cde:	4b07      	ldr	r3, [pc, #28]	@ (8017cfc <HAL_PWR_EnterSTOPMode+0x68>)
 8017ce0:	691a      	ldr	r2, [r3, #16]
 8017ce2:	4b06      	ldr	r3, [pc, #24]	@ (8017cfc <HAL_PWR_EnterSTOPMode+0x68>)
 8017ce4:	2104      	movs	r1, #4
 8017ce6:	438a      	bics	r2, r1
 8017ce8:	611a      	str	r2, [r3, #16]
}
 8017cea:	46c0      	nop			@ (mov r8, r8)
 8017cec:	46bd      	mov	sp, r7
 8017cee:	b002      	add	sp, #8
 8017cf0:	bd80      	pop	{r7, pc}
 8017cf2:	46c0      	nop			@ (mov r8, r8)
 8017cf4:	40007000 	.word	0x40007000
 8017cf8:	ffffbfff 	.word	0xffffbfff
 8017cfc:	e000ed00 	.word	0xe000ed00

08017d00 <HAL_PWR_EnterSTANDBYMode>:
  *        These states are effective in Standby mode only if APC bit is set through
  *        HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8017d00:	b580      	push	{r7, lr}
 8017d02:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, (PWR_CR1_LPMS_1 | PWR_CR1_LPMS_0));
 8017d04:	4b09      	ldr	r3, [pc, #36]	@ (8017d2c <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8017d06:	681b      	ldr	r3, [r3, #0]
 8017d08:	2207      	movs	r2, #7
 8017d0a:	4393      	bics	r3, r2
 8017d0c:	001a      	movs	r2, r3
 8017d0e:	4b07      	ldr	r3, [pc, #28]	@ (8017d2c <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8017d10:	2103      	movs	r1, #3
 8017d12:	430a      	orrs	r2, r1
 8017d14:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8017d16:	4b06      	ldr	r3, [pc, #24]	@ (8017d30 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8017d18:	691a      	ldr	r2, [r3, #16]
 8017d1a:	4b05      	ldr	r3, [pc, #20]	@ (8017d30 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8017d1c:	2104      	movs	r1, #4
 8017d1e:	430a      	orrs	r2, r1
 8017d20:	611a      	str	r2, [r3, #16]

  /* Request Wait For Interrupt */
  __WFI();
 8017d22:	bf30      	wfi
}
 8017d24:	46c0      	nop			@ (mov r8, r8)
 8017d26:	46bd      	mov	sp, r7
 8017d28:	bd80      	pop	{r7, pc}
 8017d2a:	46c0      	nop			@ (mov r8, r8)
 8017d2c:	40007000 	.word	0x40007000
 8017d30:	e000ed00 	.word	0xe000ed00

08017d34 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8017d34:	b580      	push	{r7, lr}
 8017d36:	b084      	sub	sp, #16
 8017d38:	af00      	add	r7, sp, #0
 8017d3a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8017d3c:	687a      	ldr	r2, [r7, #4]
 8017d3e:	2380      	movs	r3, #128	@ 0x80
 8017d40:	009b      	lsls	r3, r3, #2
 8017d42:	429a      	cmp	r2, r3
 8017d44:	d137      	bne.n	8017db6 <HAL_PWREx_ControlVoltageScaling+0x82>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8017d46:	4b27      	ldr	r3, [pc, #156]	@ (8017de4 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8017d48:	681a      	ldr	r2, [r3, #0]
 8017d4a:	23c0      	movs	r3, #192	@ 0xc0
 8017d4c:	00db      	lsls	r3, r3, #3
 8017d4e:	401a      	ands	r2, r3
 8017d50:	2380      	movs	r3, #128	@ 0x80
 8017d52:	009b      	lsls	r3, r3, #2
 8017d54:	429a      	cmp	r2, r3
 8017d56:	d040      	beq.n	8017dda <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8017d58:	4b22      	ldr	r3, [pc, #136]	@ (8017de4 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8017d5a:	681b      	ldr	r3, [r3, #0]
 8017d5c:	4a22      	ldr	r2, [pc, #136]	@ (8017de8 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8017d5e:	401a      	ands	r2, r3
 8017d60:	4b20      	ldr	r3, [pc, #128]	@ (8017de4 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8017d62:	2180      	movs	r1, #128	@ 0x80
 8017d64:	0089      	lsls	r1, r1, #2
 8017d66:	430a      	orrs	r2, r1
 8017d68:	601a      	str	r2, [r3, #0]
      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8017d6a:	4b20      	ldr	r3, [pc, #128]	@ (8017dec <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8017d6c:	681b      	ldr	r3, [r3, #0]
 8017d6e:	2232      	movs	r2, #50	@ 0x32
 8017d70:	4353      	muls	r3, r2
 8017d72:	491f      	ldr	r1, [pc, #124]	@ (8017df0 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 8017d74:	0018      	movs	r0, r3
 8017d76:	f7e8 f9ed 	bl	8000154 <__udivsi3>
 8017d7a:	0003      	movs	r3, r0
 8017d7c:	3301      	adds	r3, #1
 8017d7e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8017d80:	e002      	b.n	8017d88 <HAL_PWREx_ControlVoltageScaling+0x54>
      {
        wait_loop_index--;
 8017d82:	68fb      	ldr	r3, [r7, #12]
 8017d84:	3b01      	subs	r3, #1
 8017d86:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8017d88:	4b16      	ldr	r3, [pc, #88]	@ (8017de4 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8017d8a:	695a      	ldr	r2, [r3, #20]
 8017d8c:	2380      	movs	r3, #128	@ 0x80
 8017d8e:	00db      	lsls	r3, r3, #3
 8017d90:	401a      	ands	r2, r3
 8017d92:	2380      	movs	r3, #128	@ 0x80
 8017d94:	00db      	lsls	r3, r3, #3
 8017d96:	429a      	cmp	r2, r3
 8017d98:	d102      	bne.n	8017da0 <HAL_PWREx_ControlVoltageScaling+0x6c>
 8017d9a:	68fb      	ldr	r3, [r7, #12]
 8017d9c:	2b00      	cmp	r3, #0
 8017d9e:	d1f0      	bne.n	8017d82 <HAL_PWREx_ControlVoltageScaling+0x4e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8017da0:	4b10      	ldr	r3, [pc, #64]	@ (8017de4 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8017da2:	695a      	ldr	r2, [r3, #20]
 8017da4:	2380      	movs	r3, #128	@ 0x80
 8017da6:	00db      	lsls	r3, r3, #3
 8017da8:	401a      	ands	r2, r3
 8017daa:	2380      	movs	r3, #128	@ 0x80
 8017dac:	00db      	lsls	r3, r3, #3
 8017dae:	429a      	cmp	r2, r3
 8017db0:	d113      	bne.n	8017dda <HAL_PWREx_ControlVoltageScaling+0xa6>
      {
        return HAL_TIMEOUT;
 8017db2:	2303      	movs	r3, #3
 8017db4:	e012      	b.n	8017ddc <HAL_PWREx_ControlVoltageScaling+0xa8>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8017db6:	4b0b      	ldr	r3, [pc, #44]	@ (8017de4 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8017db8:	681a      	ldr	r2, [r3, #0]
 8017dba:	23c0      	movs	r3, #192	@ 0xc0
 8017dbc:	00db      	lsls	r3, r3, #3
 8017dbe:	401a      	ands	r2, r3
 8017dc0:	2380      	movs	r3, #128	@ 0x80
 8017dc2:	00db      	lsls	r3, r3, #3
 8017dc4:	429a      	cmp	r2, r3
 8017dc6:	d008      	beq.n	8017dda <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8017dc8:	4b06      	ldr	r3, [pc, #24]	@ (8017de4 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8017dca:	681b      	ldr	r3, [r3, #0]
 8017dcc:	4a06      	ldr	r2, [pc, #24]	@ (8017de8 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8017dce:	401a      	ands	r2, r3
 8017dd0:	4b04      	ldr	r3, [pc, #16]	@ (8017de4 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8017dd2:	2180      	movs	r1, #128	@ 0x80
 8017dd4:	00c9      	lsls	r1, r1, #3
 8017dd6:	430a      	orrs	r2, r1
 8017dd8:	601a      	str	r2, [r3, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  return HAL_OK;
 8017dda:	2300      	movs	r3, #0
}
 8017ddc:	0018      	movs	r0, r3
 8017dde:	46bd      	mov	sp, r7
 8017de0:	b004      	add	sp, #16
 8017de2:	bd80      	pop	{r7, pc}
 8017de4:	40007000 	.word	0x40007000
 8017de8:	fffff9ff 	.word	0xfffff9ff
 8017dec:	20000000 	.word	0x20000000
 8017df0:	000f4240 	.word	0x000f4240

08017df4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  *
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8017df4:	b580      	push	{r7, lr}
 8017df6:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8017df8:	4b03      	ldr	r3, [pc, #12]	@ (8017e08 <HAL_PWREx_GetVoltageRange+0x14>)
 8017dfa:	681a      	ldr	r2, [r3, #0]
 8017dfc:	23c0      	movs	r3, #192	@ 0xc0
 8017dfe:	00db      	lsls	r3, r3, #3
 8017e00:	4013      	ands	r3, r2
}
 8017e02:	0018      	movs	r0, r3
 8017e04:	46bd      	mov	sp, r7
 8017e06:	bd80      	pop	{r7, pc}
 8017e08:	40007000 	.word	0x40007000

08017e0c <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8017e0c:	b580      	push	{r7, lr}
 8017e0e:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8017e10:	4b04      	ldr	r3, [pc, #16]	@ (8017e24 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8017e12:	681a      	ldr	r2, [r3, #0]
 8017e14:	4b03      	ldr	r3, [pc, #12]	@ (8017e24 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8017e16:	2180      	movs	r1, #128	@ 0x80
 8017e18:	01c9      	lsls	r1, r1, #7
 8017e1a:	430a      	orrs	r2, r1
 8017e1c:	601a      	str	r2, [r3, #0]
}
 8017e1e:	46c0      	nop			@ (mov r8, r8)
 8017e20:	46bd      	mov	sp, r7
 8017e22:	bd80      	pop	{r7, pc}
 8017e24:	40007000 	.word	0x40007000

08017e28 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8017e28:	b580      	push	{r7, lr}
 8017e2a:	b082      	sub	sp, #8
 8017e2c:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8017e2e:	4b18      	ldr	r3, [pc, #96]	@ (8017e90 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8017e30:	681a      	ldr	r2, [r3, #0]
 8017e32:	4b17      	ldr	r3, [pc, #92]	@ (8017e90 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8017e34:	4917      	ldr	r1, [pc, #92]	@ (8017e94 <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 8017e36:	400a      	ands	r2, r1
 8017e38:	601a      	str	r2, [r3, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8017e3a:	4b17      	ldr	r3, [pc, #92]	@ (8017e98 <HAL_PWREx_DisableLowPowerRunMode+0x70>)
 8017e3c:	681b      	ldr	r3, [r3, #0]
 8017e3e:	2232      	movs	r2, #50	@ 0x32
 8017e40:	4353      	muls	r3, r2
 8017e42:	4916      	ldr	r1, [pc, #88]	@ (8017e9c <HAL_PWREx_DisableLowPowerRunMode+0x74>)
 8017e44:	0018      	movs	r0, r3
 8017e46:	f7e8 f985 	bl	8000154 <__udivsi3>
 8017e4a:	0003      	movs	r3, r0
 8017e4c:	3301      	adds	r3, #1
 8017e4e:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8017e50:	e002      	b.n	8017e58 <HAL_PWREx_DisableLowPowerRunMode+0x30>
  {
    wait_loop_index--;
 8017e52:	687b      	ldr	r3, [r7, #4]
 8017e54:	3b01      	subs	r3, #1
 8017e56:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8017e58:	4b0d      	ldr	r3, [pc, #52]	@ (8017e90 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8017e5a:	695a      	ldr	r2, [r3, #20]
 8017e5c:	2380      	movs	r3, #128	@ 0x80
 8017e5e:	009b      	lsls	r3, r3, #2
 8017e60:	401a      	ands	r2, r3
 8017e62:	2380      	movs	r3, #128	@ 0x80
 8017e64:	009b      	lsls	r3, r3, #2
 8017e66:	429a      	cmp	r2, r3
 8017e68:	d102      	bne.n	8017e70 <HAL_PWREx_DisableLowPowerRunMode+0x48>
 8017e6a:	687b      	ldr	r3, [r7, #4]
 8017e6c:	2b00      	cmp	r3, #0
 8017e6e:	d1f0      	bne.n	8017e52 <HAL_PWREx_DisableLowPowerRunMode+0x2a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8017e70:	4b07      	ldr	r3, [pc, #28]	@ (8017e90 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8017e72:	695a      	ldr	r2, [r3, #20]
 8017e74:	2380      	movs	r3, #128	@ 0x80
 8017e76:	009b      	lsls	r3, r3, #2
 8017e78:	401a      	ands	r2, r3
 8017e7a:	2380      	movs	r3, #128	@ 0x80
 8017e7c:	009b      	lsls	r3, r3, #2
 8017e7e:	429a      	cmp	r2, r3
 8017e80:	d101      	bne.n	8017e86 <HAL_PWREx_DisableLowPowerRunMode+0x5e>
  {
    return HAL_TIMEOUT;
 8017e82:	2303      	movs	r3, #3
 8017e84:	e000      	b.n	8017e88 <HAL_PWREx_DisableLowPowerRunMode+0x60>
  }

  return HAL_OK;
 8017e86:	2300      	movs	r3, #0
}
 8017e88:	0018      	movs	r0, r3
 8017e8a:	46bd      	mov	sp, r7
 8017e8c:	b002      	add	sp, #8
 8017e8e:	bd80      	pop	{r7, pc}
 8017e90:	40007000 	.word	0x40007000
 8017e94:	ffffbfff 	.word	0xffffbfff
 8017e98:	20000000 	.word	0x20000000
 8017e9c:	000f4240 	.word	0x000f4240

08017ea0 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8017ea0:	b580      	push	{r7, lr}
 8017ea2:	b082      	sub	sp, #8
 8017ea4:	af00      	add	r7, sp, #0
 8017ea6:	0002      	movs	r2, r0
 8017ea8:	1dfb      	adds	r3, r7, #7
 8017eaa:	701a      	strb	r2, [r3, #0]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
  /* Clear LPR Bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8017eac:	4b13      	ldr	r3, [pc, #76]	@ (8017efc <HAL_PWREx_EnterSTOP2Mode+0x5c>)
 8017eae:	681a      	ldr	r2, [r3, #0]
 8017eb0:	4b12      	ldr	r3, [pc, #72]	@ (8017efc <HAL_PWREx_EnterSTOP2Mode+0x5c>)
 8017eb2:	4913      	ldr	r1, [pc, #76]	@ (8017f00 <HAL_PWREx_EnterSTOP2Mode+0x60>)
 8017eb4:	400a      	ands	r2, r1
 8017eb6:	601a      	str	r2, [r3, #0]
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_1);
 8017eb8:	4b10      	ldr	r3, [pc, #64]	@ (8017efc <HAL_PWREx_EnterSTOP2Mode+0x5c>)
 8017eba:	681b      	ldr	r3, [r3, #0]
 8017ebc:	2207      	movs	r2, #7
 8017ebe:	4393      	bics	r3, r2
 8017ec0:	001a      	movs	r2, r3
 8017ec2:	4b0e      	ldr	r3, [pc, #56]	@ (8017efc <HAL_PWREx_EnterSTOP2Mode+0x5c>)
 8017ec4:	2102      	movs	r1, #2
 8017ec6:	430a      	orrs	r2, r1
 8017ec8:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8017eca:	4b0e      	ldr	r3, [pc, #56]	@ (8017f04 <HAL_PWREx_EnterSTOP2Mode+0x64>)
 8017ecc:	691a      	ldr	r2, [r3, #16]
 8017ece:	4b0d      	ldr	r3, [pc, #52]	@ (8017f04 <HAL_PWREx_EnterSTOP2Mode+0x64>)
 8017ed0:	2104      	movs	r1, #4
 8017ed2:	430a      	orrs	r2, r1
 8017ed4:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8017ed6:	1dfb      	adds	r3, r7, #7
 8017ed8:	781b      	ldrb	r3, [r3, #0]
 8017eda:	2b01      	cmp	r3, #1
 8017edc:	d101      	bne.n	8017ee2 <HAL_PWREx_EnterSTOP2Mode+0x42>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8017ede:	bf30      	wfi
 8017ee0:	e002      	b.n	8017ee8 <HAL_PWREx_EnterSTOP2Mode+0x48>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8017ee2:	bf40      	sev
    __WFE();
 8017ee4:	bf20      	wfe
    __WFE();
 8017ee6:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8017ee8:	4b06      	ldr	r3, [pc, #24]	@ (8017f04 <HAL_PWREx_EnterSTOP2Mode+0x64>)
 8017eea:	691a      	ldr	r2, [r3, #16]
 8017eec:	4b05      	ldr	r3, [pc, #20]	@ (8017f04 <HAL_PWREx_EnterSTOP2Mode+0x64>)
 8017eee:	2104      	movs	r1, #4
 8017ef0:	438a      	bics	r2, r1
 8017ef2:	611a      	str	r2, [r3, #16]
}
 8017ef4:	46c0      	nop			@ (mov r8, r8)
 8017ef6:	46bd      	mov	sp, r7
 8017ef8:	b002      	add	sp, #8
 8017efa:	bd80      	pop	{r7, pc}
 8017efc:	40007000 	.word	0x40007000
 8017f00:	ffffbfff 	.word	0xffffbfff
 8017f04:	e000ed00 	.word	0xe000ed00

08017f08 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8017f08:	b580      	push	{r7, lr}
 8017f0a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8017f0c:	4b04      	ldr	r3, [pc, #16]	@ (8017f20 <HAL_PWREx_EnableVddUSB+0x18>)
 8017f0e:	685a      	ldr	r2, [r3, #4]
 8017f10:	4b03      	ldr	r3, [pc, #12]	@ (8017f20 <HAL_PWREx_EnableVddUSB+0x18>)
 8017f12:	2180      	movs	r1, #128	@ 0x80
 8017f14:	00c9      	lsls	r1, r1, #3
 8017f16:	430a      	orrs	r2, r1
 8017f18:	605a      	str	r2, [r3, #4]
}
 8017f1a:	46c0      	nop			@ (mov r8, r8)
 8017f1c:	46bd      	mov	sp, r7
 8017f1e:	bd80      	pop	{r7, pc}
 8017f20:	40007000 	.word	0x40007000

08017f24 <HAL_RCC_DeInit>:
  *            - LSI, LSE and RTC clocks
  * @retval None
  */

HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8017f24:	b580      	push	{r7, lr}
 8017f26:	b082      	sub	sp, #8
 8017f28:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get start tick*/
  tickstart = HAL_GetTick();
 8017f2a:	f7f9 f85f 	bl	8010fec <HAL_GetTick>
 8017f2e:	0003      	movs	r3, r0
 8017f30:	607b      	str	r3, [r7, #4]

  /* Set MSION bit */
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8017f32:	4b44      	ldr	r3, [pc, #272]	@ (8018044 <HAL_RCC_DeInit+0x120>)
 8017f34:	681a      	ldr	r2, [r3, #0]
 8017f36:	4b43      	ldr	r3, [pc, #268]	@ (8018044 <HAL_RCC_DeInit+0x120>)
 8017f38:	2101      	movs	r1, #1
 8017f3a:	430a      	orrs	r2, r1
 8017f3c:	601a      	str	r2, [r3, #0]

  /* Insure MSIRDY bit is set before writing default MSISRANGE value */
  while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8017f3e:	e008      	b.n	8017f52 <HAL_RCC_DeInit+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8017f40:	f7f9 f854 	bl	8010fec <HAL_GetTick>
 8017f44:	0002      	movs	r2, r0
 8017f46:	687b      	ldr	r3, [r7, #4]
 8017f48:	1ad3      	subs	r3, r2, r3
 8017f4a:	2b02      	cmp	r3, #2
 8017f4c:	d901      	bls.n	8017f52 <HAL_RCC_DeInit+0x2e>
    {
      return HAL_TIMEOUT;
 8017f4e:	2303      	movs	r3, #3
 8017f50:	e074      	b.n	801803c <HAL_RCC_DeInit+0x118>
  while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8017f52:	4b3c      	ldr	r3, [pc, #240]	@ (8018044 <HAL_RCC_DeInit+0x120>)
 8017f54:	681b      	ldr	r3, [r3, #0]
 8017f56:	2202      	movs	r2, #2
 8017f58:	4013      	ands	r3, r2
 8017f5a:	d0f1      	beq.n	8017f40 <HAL_RCC_DeInit+0x1c>
    }
  }

  /* Set MSIRANGE default value */
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, RCC_MSIRANGE_6);
 8017f5c:	4b39      	ldr	r3, [pc, #228]	@ (8018044 <HAL_RCC_DeInit+0x120>)
 8017f5e:	681b      	ldr	r3, [r3, #0]
 8017f60:	22f0      	movs	r2, #240	@ 0xf0
 8017f62:	4393      	bics	r3, r2
 8017f64:	001a      	movs	r2, r3
 8017f66:	4b37      	ldr	r3, [pc, #220]	@ (8018044 <HAL_RCC_DeInit+0x120>)
 8017f68:	2160      	movs	r1, #96	@ 0x60
 8017f6a:	430a      	orrs	r2, r1
 8017f6c:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register (MSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR);
 8017f6e:	4b35      	ldr	r3, [pc, #212]	@ (8018044 <HAL_RCC_DeInit+0x120>)
 8017f70:	2200      	movs	r2, #0
 8017f72:	609a      	str	r2, [r3, #8]

  /* Update the SystemCoreClock global variable for MSI as system clock source */
  SystemCoreClock = MSI_VALUE;
 8017f74:	4b34      	ldr	r3, [pc, #208]	@ (8018048 <HAL_RCC_DeInit+0x124>)
 8017f76:	4a35      	ldr	r2, [pc, #212]	@ (801804c <HAL_RCC_DeInit+0x128>)
 8017f78:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clock settings  */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8017f7a:	4b35      	ldr	r3, [pc, #212]	@ (8018050 <HAL_RCC_DeInit+0x12c>)
 8017f7c:	681b      	ldr	r3, [r3, #0]
 8017f7e:	0018      	movs	r0, r3
 8017f80:	f7f8 ffd8 	bl	8010f34 <HAL_InitTick>
 8017f84:	1e03      	subs	r3, r0, #0
 8017f86:	d001      	beq.n	8017f8c <HAL_RCC_DeInit+0x68>
  {
    return HAL_ERROR;
 8017f88:	2301      	movs	r3, #1
 8017f8a:	e057      	b.n	801803c <HAL_RCC_DeInit+0x118>
  }

  /* Insure MSI selected as system clock source */
  /* Get start tick */
  tickstart = HAL_GetTick();
 8017f8c:	f7f9 f82e 	bl	8010fec <HAL_GetTick>
 8017f90:	0003      	movs	r3, r0
 8017f92:	607b      	str	r3, [r7, #4]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 8017f94:	e009      	b.n	8017faa <HAL_RCC_DeInit+0x86>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8017f96:	f7f9 f829 	bl	8010fec <HAL_GetTick>
 8017f9a:	0002      	movs	r2, r0
 8017f9c:	687b      	ldr	r3, [r7, #4]
 8017f9e:	1ad3      	subs	r3, r2, r3
 8017fa0:	4a2c      	ldr	r2, [pc, #176]	@ (8018054 <HAL_RCC_DeInit+0x130>)
 8017fa2:	4293      	cmp	r3, r2
 8017fa4:	d901      	bls.n	8017faa <HAL_RCC_DeInit+0x86>
    {
      return HAL_TIMEOUT;
 8017fa6:	2303      	movs	r3, #3
 8017fa8:	e048      	b.n	801803c <HAL_RCC_DeInit+0x118>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 8017faa:	4b26      	ldr	r3, [pc, #152]	@ (8018044 <HAL_RCC_DeInit+0x120>)
 8017fac:	689b      	ldr	r3, [r3, #8]
 8017fae:	2238      	movs	r2, #56	@ 0x38
 8017fb0:	4013      	ands	r3, r2
 8017fb2:	d1f0      	bne.n	8017f96 <HAL_RCC_DeInit+0x72>
    }
  }

  /* Reset HSION, HSIKERON, HSIASFS, HSEON, HSECSSON, PLLON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_HSIASFS | RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLLON);
 8017fb4:	4b23      	ldr	r3, [pc, #140]	@ (8018044 <HAL_RCC_DeInit+0x120>)
 8017fb6:	681a      	ldr	r2, [r3, #0]
 8017fb8:	4b22      	ldr	r3, [pc, #136]	@ (8018044 <HAL_RCC_DeInit+0x120>)
 8017fba:	4927      	ldr	r1, [pc, #156]	@ (8018058 <HAL_RCC_DeInit+0x134>)
 8017fbc:	400a      	ands	r2, r1
 8017fbe:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8017fc0:	4b20      	ldr	r3, [pc, #128]	@ (8018044 <HAL_RCC_DeInit+0x120>)
 8017fc2:	681a      	ldr	r2, [r3, #0]
 8017fc4:	4b1f      	ldr	r3, [pc, #124]	@ (8018044 <HAL_RCC_DeInit+0x120>)
 8017fc6:	4925      	ldr	r1, [pc, #148]	@ (801805c <HAL_RCC_DeInit+0x138>)
 8017fc8:	400a      	ands	r2, r1
 8017fca:	601a      	str	r2, [r3, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8017fcc:	f7f9 f80e 	bl	8010fec <HAL_GetTick>
 8017fd0:	0003      	movs	r3, r0
 8017fd2:	607b      	str	r3, [r7, #4]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8017fd4:	e008      	b.n	8017fe8 <HAL_RCC_DeInit+0xc4>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8017fd6:	f7f9 f809 	bl	8010fec <HAL_GetTick>
 8017fda:	0002      	movs	r2, r0
 8017fdc:	687b      	ldr	r3, [r7, #4]
 8017fde:	1ad3      	subs	r3, r2, r3
 8017fe0:	2b02      	cmp	r3, #2
 8017fe2:	d901      	bls.n	8017fe8 <HAL_RCC_DeInit+0xc4>
    {
      return HAL_TIMEOUT;
 8017fe4:	2303      	movs	r3, #3
 8017fe6:	e029      	b.n	801803c <HAL_RCC_DeInit+0x118>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8017fe8:	4b16      	ldr	r3, [pc, #88]	@ (8018044 <HAL_RCC_DeInit+0x120>)
 8017fea:	681a      	ldr	r2, [r3, #0]
 8017fec:	2380      	movs	r3, #128	@ 0x80
 8017fee:	049b      	lsls	r3, r3, #18
 8017ff0:	4013      	ands	r3, r2
 8017ff2:	d1f0      	bne.n	8017fd6 <HAL_RCC_DeInit+0xb2>
    }
  }

  /* Reset PLLCFGR register */
  CLEAR_REG(RCC->PLLCFGR);
 8017ff4:	4b13      	ldr	r3, [pc, #76]	@ (8018044 <HAL_RCC_DeInit+0x120>)
 8017ff6:	2200      	movs	r2, #0
 8017ff8:	60da      	str	r2, [r3, #12]
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_4);
 8017ffa:	4b12      	ldr	r3, [pc, #72]	@ (8018044 <HAL_RCC_DeInit+0x120>)
 8017ffc:	68da      	ldr	r2, [r3, #12]
 8017ffe:	4b11      	ldr	r3, [pc, #68]	@ (8018044 <HAL_RCC_DeInit+0x120>)
 8018000:	2180      	movs	r1, #128	@ 0x80
 8018002:	0149      	lsls	r1, r1, #5
 8018004:	430a      	orrs	r2, r1
 8018006:	60da      	str	r2, [r3, #12]

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
 8018008:	4b0e      	ldr	r3, [pc, #56]	@ (8018044 <HAL_RCC_DeInit+0x120>)
 801800a:	2200      	movs	r2, #0
 801800c:	619a      	str	r2, [r3, #24]

  /* Clear all interrupts flags */
  CLEAR_REG(RCC->CICR);
 801800e:	4b0d      	ldr	r3, [pc, #52]	@ (8018044 <HAL_RCC_DeInit+0x120>)
 8018010:	2200      	movs	r2, #0
 8018012:	621a      	str	r2, [r3, #32]

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8018014:	4a0b      	ldr	r2, [pc, #44]	@ (8018044 <HAL_RCC_DeInit+0x120>)
 8018016:	2394      	movs	r3, #148	@ 0x94
 8018018:	58d3      	ldr	r3, [r2, r3]
 801801a:	490a      	ldr	r1, [pc, #40]	@ (8018044 <HAL_RCC_DeInit+0x120>)
 801801c:	2280      	movs	r2, #128	@ 0x80
 801801e:	0412      	lsls	r2, r2, #16
 8018020:	4313      	orrs	r3, r2
 8018022:	2294      	movs	r2, #148	@ 0x94
 8018024:	508b      	str	r3, [r1, r2]

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = MSI_VALUE;
 8018026:	4b08      	ldr	r3, [pc, #32]	@ (8018048 <HAL_RCC_DeInit+0x124>)
 8018028:	4a08      	ldr	r2, [pc, #32]	@ (801804c <HAL_RCC_DeInit+0x128>)
 801802a:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 801802c:	2003      	movs	r0, #3
 801802e:	f7f8 ff81 	bl	8010f34 <HAL_InitTick>
 8018032:	1e03      	subs	r3, r0, #0
 8018034:	d001      	beq.n	801803a <HAL_RCC_DeInit+0x116>
  {
    return HAL_ERROR;
 8018036:	2301      	movs	r3, #1
 8018038:	e000      	b.n	801803c <HAL_RCC_DeInit+0x118>
  }
  else
  {
    return HAL_OK;
 801803a:	2300      	movs	r3, #0
  }
}
 801803c:	0018      	movs	r0, r3
 801803e:	46bd      	mov	sp, r7
 8018040:	b002      	add	sp, #8
 8018042:	bd80      	pop	{r7, pc}
 8018044:	40021000 	.word	0x40021000
 8018048:	20000000 	.word	0x20000000
 801804c:	003d0900 	.word	0x003d0900
 8018050:	20000020 	.word	0x20000020
 8018054:	00001388 	.word	0x00001388
 8018058:	fef6f4ff 	.word	0xfef6f4ff
 801805c:	fffbffff 	.word	0xfffbffff

08018060 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8018060:	b5b0      	push	{r4, r5, r7, lr}
 8018062:	b088      	sub	sp, #32
 8018064:	af00      	add	r7, sp, #0
 8018066:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8018068:	4bc9      	ldr	r3, [pc, #804]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 801806a:	689b      	ldr	r3, [r3, #8]
 801806c:	2238      	movs	r2, #56	@ 0x38
 801806e:	4013      	ands	r3, r2
 8018070:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8018072:	4bc7      	ldr	r3, [pc, #796]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 8018074:	68db      	ldr	r3, [r3, #12]
 8018076:	2203      	movs	r2, #3
 8018078:	4013      	ands	r3, r2
 801807a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 801807c:	687b      	ldr	r3, [r7, #4]
 801807e:	681b      	ldr	r3, [r3, #0]
 8018080:	2210      	movs	r2, #16
 8018082:	4013      	ands	r3, r2
 8018084:	d100      	bne.n	8018088 <HAL_RCC_OscConfig+0x28>
 8018086:	e0ef      	b.n	8018268 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8018088:	69bb      	ldr	r3, [r7, #24]
 801808a:	2b00      	cmp	r3, #0
 801808c:	d007      	beq.n	801809e <HAL_RCC_OscConfig+0x3e>
 801808e:	69bb      	ldr	r3, [r7, #24]
 8018090:	2b18      	cmp	r3, #24
 8018092:	d000      	beq.n	8018096 <HAL_RCC_OscConfig+0x36>
 8018094:	e093      	b.n	80181be <HAL_RCC_OscConfig+0x15e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8018096:	697b      	ldr	r3, [r7, #20]
 8018098:	2b01      	cmp	r3, #1
 801809a:	d000      	beq.n	801809e <HAL_RCC_OscConfig+0x3e>
 801809c:	e08f      	b.n	80181be <HAL_RCC_OscConfig+0x15e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 801809e:	4bbc      	ldr	r3, [pc, #752]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 80180a0:	681b      	ldr	r3, [r3, #0]
 80180a2:	2202      	movs	r2, #2
 80180a4:	4013      	ands	r3, r2
 80180a6:	d006      	beq.n	80180b6 <HAL_RCC_OscConfig+0x56>
 80180a8:	687b      	ldr	r3, [r7, #4]
 80180aa:	69db      	ldr	r3, [r3, #28]
 80180ac:	2b00      	cmp	r3, #0
 80180ae:	d102      	bne.n	80180b6 <HAL_RCC_OscConfig+0x56>
      {
        return HAL_ERROR;
 80180b0:	2301      	movs	r3, #1
 80180b2:	f000 fbf2 	bl	801889a <HAL_RCC_OscConfig+0x83a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80180b6:	687b      	ldr	r3, [r7, #4]
 80180b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80180ba:	4bb5      	ldr	r3, [pc, #724]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 80180bc:	681b      	ldr	r3, [r3, #0]
 80180be:	2108      	movs	r1, #8
 80180c0:	400b      	ands	r3, r1
 80180c2:	d004      	beq.n	80180ce <HAL_RCC_OscConfig+0x6e>
 80180c4:	4bb2      	ldr	r3, [pc, #712]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 80180c6:	681b      	ldr	r3, [r3, #0]
 80180c8:	21f0      	movs	r1, #240	@ 0xf0
 80180ca:	400b      	ands	r3, r1
 80180cc:	e005      	b.n	80180da <HAL_RCC_OscConfig+0x7a>
 80180ce:	49b0      	ldr	r1, [pc, #704]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 80180d0:	2394      	movs	r3, #148	@ 0x94
 80180d2:	58cb      	ldr	r3, [r1, r3]
 80180d4:	091b      	lsrs	r3, r3, #4
 80180d6:	21f0      	movs	r1, #240	@ 0xf0
 80180d8:	400b      	ands	r3, r1
 80180da:	4293      	cmp	r3, r2
 80180dc:	d225      	bcs.n	801812a <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80180de:	687b      	ldr	r3, [r7, #4]
 80180e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80180e2:	0018      	movs	r0, r3
 80180e4:	f000 fd6e 	bl	8018bc4 <RCC_SetFlashLatencyFromMSIRange>
 80180e8:	1e03      	subs	r3, r0, #0
 80180ea:	d002      	beq.n	80180f2 <HAL_RCC_OscConfig+0x92>
          {
            return HAL_ERROR;
 80180ec:	2301      	movs	r3, #1
 80180ee:	f000 fbd4 	bl	801889a <HAL_RCC_OscConfig+0x83a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80180f2:	4ba7      	ldr	r3, [pc, #668]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 80180f4:	681a      	ldr	r2, [r3, #0]
 80180f6:	4ba6      	ldr	r3, [pc, #664]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 80180f8:	2108      	movs	r1, #8
 80180fa:	430a      	orrs	r2, r1
 80180fc:	601a      	str	r2, [r3, #0]
 80180fe:	4ba4      	ldr	r3, [pc, #656]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 8018100:	681b      	ldr	r3, [r3, #0]
 8018102:	22f0      	movs	r2, #240	@ 0xf0
 8018104:	4393      	bics	r3, r2
 8018106:	0019      	movs	r1, r3
 8018108:	687b      	ldr	r3, [r7, #4]
 801810a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801810c:	4ba0      	ldr	r3, [pc, #640]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 801810e:	430a      	orrs	r2, r1
 8018110:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8018112:	4b9f      	ldr	r3, [pc, #636]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 8018114:	685b      	ldr	r3, [r3, #4]
 8018116:	4a9f      	ldr	r2, [pc, #636]	@ (8018394 <HAL_RCC_OscConfig+0x334>)
 8018118:	4013      	ands	r3, r2
 801811a:	0019      	movs	r1, r3
 801811c:	687b      	ldr	r3, [r7, #4]
 801811e:	6a1b      	ldr	r3, [r3, #32]
 8018120:	021a      	lsls	r2, r3, #8
 8018122:	4b9b      	ldr	r3, [pc, #620]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 8018124:	430a      	orrs	r2, r1
 8018126:	605a      	str	r2, [r3, #4]
 8018128:	e027      	b.n	801817a <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 801812a:	4b99      	ldr	r3, [pc, #612]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 801812c:	681a      	ldr	r2, [r3, #0]
 801812e:	4b98      	ldr	r3, [pc, #608]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 8018130:	2108      	movs	r1, #8
 8018132:	430a      	orrs	r2, r1
 8018134:	601a      	str	r2, [r3, #0]
 8018136:	4b96      	ldr	r3, [pc, #600]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 8018138:	681b      	ldr	r3, [r3, #0]
 801813a:	22f0      	movs	r2, #240	@ 0xf0
 801813c:	4393      	bics	r3, r2
 801813e:	0019      	movs	r1, r3
 8018140:	687b      	ldr	r3, [r7, #4]
 8018142:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018144:	4b92      	ldr	r3, [pc, #584]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 8018146:	430a      	orrs	r2, r1
 8018148:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 801814a:	4b91      	ldr	r3, [pc, #580]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 801814c:	685b      	ldr	r3, [r3, #4]
 801814e:	4a91      	ldr	r2, [pc, #580]	@ (8018394 <HAL_RCC_OscConfig+0x334>)
 8018150:	4013      	ands	r3, r2
 8018152:	0019      	movs	r1, r3
 8018154:	687b      	ldr	r3, [r7, #4]
 8018156:	6a1b      	ldr	r3, [r3, #32]
 8018158:	021a      	lsls	r2, r3, #8
 801815a:	4b8d      	ldr	r3, [pc, #564]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 801815c:	430a      	orrs	r2, r1
 801815e:	605a      	str	r2, [r3, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8018160:	69bb      	ldr	r3, [r7, #24]
 8018162:	2b00      	cmp	r3, #0
 8018164:	d109      	bne.n	801817a <HAL_RCC_OscConfig+0x11a>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8018166:	687b      	ldr	r3, [r7, #4]
 8018168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801816a:	0018      	movs	r0, r3
 801816c:	f000 fd2a 	bl	8018bc4 <RCC_SetFlashLatencyFromMSIRange>
 8018170:	1e03      	subs	r3, r0, #0
 8018172:	d002      	beq.n	801817a <HAL_RCC_OscConfig+0x11a>
            {
              return HAL_ERROR;
 8018174:	2301      	movs	r3, #1
 8018176:	f000 fb90 	bl	801889a <HAL_RCC_OscConfig+0x83a>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 801817a:	f000 fc87 	bl	8018a8c <HAL_RCC_GetSysClockFreq>
 801817e:	0001      	movs	r1, r0
 8018180:	4b83      	ldr	r3, [pc, #524]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 8018182:	689b      	ldr	r3, [r3, #8]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8018184:	0a1b      	lsrs	r3, r3, #8
 8018186:	220f      	movs	r2, #15
 8018188:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 801818a:	4a83      	ldr	r2, [pc, #524]	@ (8018398 <HAL_RCC_OscConfig+0x338>)
 801818c:	5cd3      	ldrb	r3, [r2, r3]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 801818e:	001a      	movs	r2, r3
 8018190:	231f      	movs	r3, #31
 8018192:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8018194:	000a      	movs	r2, r1
 8018196:	40da      	lsrs	r2, r3
 8018198:	4b80      	ldr	r3, [pc, #512]	@ (801839c <HAL_RCC_OscConfig+0x33c>)
 801819a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 801819c:	4b80      	ldr	r3, [pc, #512]	@ (80183a0 <HAL_RCC_OscConfig+0x340>)
 801819e:	681b      	ldr	r3, [r3, #0]
 80181a0:	250f      	movs	r5, #15
 80181a2:	197c      	adds	r4, r7, r5
 80181a4:	0018      	movs	r0, r3
 80181a6:	f7f8 fec5 	bl	8010f34 <HAL_InitTick>
 80181aa:	0003      	movs	r3, r0
 80181ac:	7023      	strb	r3, [r4, #0]
        if (status != HAL_OK)
 80181ae:	197b      	adds	r3, r7, r5
 80181b0:	781b      	ldrb	r3, [r3, #0]
 80181b2:	2b00      	cmp	r3, #0
 80181b4:	d057      	beq.n	8018266 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 80181b6:	197b      	adds	r3, r7, r5
 80181b8:	781b      	ldrb	r3, [r3, #0]
 80181ba:	f000 fb6e 	bl	801889a <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80181be:	687b      	ldr	r3, [r7, #4]
 80181c0:	69db      	ldr	r3, [r3, #28]
 80181c2:	2b00      	cmp	r3, #0
 80181c4:	d035      	beq.n	8018232 <HAL_RCC_OscConfig+0x1d2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80181c6:	4b72      	ldr	r3, [pc, #456]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 80181c8:	681a      	ldr	r2, [r3, #0]
 80181ca:	4b71      	ldr	r3, [pc, #452]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 80181cc:	2101      	movs	r1, #1
 80181ce:	430a      	orrs	r2, r1
 80181d0:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80181d2:	f7f8 ff0b 	bl	8010fec <HAL_GetTick>
 80181d6:	0003      	movs	r3, r0
 80181d8:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80181da:	e009      	b.n	80181f0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 80181dc:	f7f8 ff06 	bl	8010fec <HAL_GetTick>
 80181e0:	0002      	movs	r2, r0
 80181e2:	693b      	ldr	r3, [r7, #16]
 80181e4:	1ad3      	subs	r3, r2, r3
 80181e6:	2b02      	cmp	r3, #2
 80181e8:	d902      	bls.n	80181f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80181ea:	2303      	movs	r3, #3
 80181ec:	f000 fb55 	bl	801889a <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80181f0:	4b67      	ldr	r3, [pc, #412]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 80181f2:	681b      	ldr	r3, [r3, #0]
 80181f4:	2202      	movs	r2, #2
 80181f6:	4013      	ands	r3, r2
 80181f8:	d0f0      	beq.n	80181dc <HAL_RCC_OscConfig+0x17c>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80181fa:	4b65      	ldr	r3, [pc, #404]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 80181fc:	681a      	ldr	r2, [r3, #0]
 80181fe:	4b64      	ldr	r3, [pc, #400]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 8018200:	2108      	movs	r1, #8
 8018202:	430a      	orrs	r2, r1
 8018204:	601a      	str	r2, [r3, #0]
 8018206:	4b62      	ldr	r3, [pc, #392]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 8018208:	681b      	ldr	r3, [r3, #0]
 801820a:	22f0      	movs	r2, #240	@ 0xf0
 801820c:	4393      	bics	r3, r2
 801820e:	0019      	movs	r1, r3
 8018210:	687b      	ldr	r3, [r7, #4]
 8018212:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018214:	4b5e      	ldr	r3, [pc, #376]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 8018216:	430a      	orrs	r2, r1
 8018218:	601a      	str	r2, [r3, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 801821a:	4b5d      	ldr	r3, [pc, #372]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 801821c:	685b      	ldr	r3, [r3, #4]
 801821e:	4a5d      	ldr	r2, [pc, #372]	@ (8018394 <HAL_RCC_OscConfig+0x334>)
 8018220:	4013      	ands	r3, r2
 8018222:	0019      	movs	r1, r3
 8018224:	687b      	ldr	r3, [r7, #4]
 8018226:	6a1b      	ldr	r3, [r3, #32]
 8018228:	021a      	lsls	r2, r3, #8
 801822a:	4b59      	ldr	r3, [pc, #356]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 801822c:	430a      	orrs	r2, r1
 801822e:	605a      	str	r2, [r3, #4]
 8018230:	e01a      	b.n	8018268 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8018232:	4b57      	ldr	r3, [pc, #348]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 8018234:	681a      	ldr	r2, [r3, #0]
 8018236:	4b56      	ldr	r3, [pc, #344]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 8018238:	2101      	movs	r1, #1
 801823a:	438a      	bics	r2, r1
 801823c:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 801823e:	f7f8 fed5 	bl	8010fec <HAL_GetTick>
 8018242:	0003      	movs	r3, r0
 8018244:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8018246:	e008      	b.n	801825a <HAL_RCC_OscConfig+0x1fa>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8018248:	f7f8 fed0 	bl	8010fec <HAL_GetTick>
 801824c:	0002      	movs	r2, r0
 801824e:	693b      	ldr	r3, [r7, #16]
 8018250:	1ad3      	subs	r3, r2, r3
 8018252:	2b02      	cmp	r3, #2
 8018254:	d901      	bls.n	801825a <HAL_RCC_OscConfig+0x1fa>
          {
            return HAL_TIMEOUT;
 8018256:	2303      	movs	r3, #3
 8018258:	e31f      	b.n	801889a <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 801825a:	4b4d      	ldr	r3, [pc, #308]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 801825c:	681b      	ldr	r3, [r3, #0]
 801825e:	2202      	movs	r2, #2
 8018260:	4013      	ands	r3, r2
 8018262:	d1f1      	bne.n	8018248 <HAL_RCC_OscConfig+0x1e8>
 8018264:	e000      	b.n	8018268 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8018266:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8018268:	687b      	ldr	r3, [r7, #4]
 801826a:	681b      	ldr	r3, [r3, #0]
 801826c:	2201      	movs	r2, #1
 801826e:	4013      	ands	r3, r2
 8018270:	d100      	bne.n	8018274 <HAL_RCC_OscConfig+0x214>
 8018272:	e065      	b.n	8018340 <HAL_RCC_OscConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8018274:	69bb      	ldr	r3, [r7, #24]
 8018276:	2b10      	cmp	r3, #16
 8018278:	d005      	beq.n	8018286 <HAL_RCC_OscConfig+0x226>
 801827a:	69bb      	ldr	r3, [r7, #24]
 801827c:	2b18      	cmp	r3, #24
 801827e:	d10e      	bne.n	801829e <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8018280:	697b      	ldr	r3, [r7, #20]
 8018282:	2b03      	cmp	r3, #3
 8018284:	d10b      	bne.n	801829e <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8018286:	4b42      	ldr	r3, [pc, #264]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 8018288:	681a      	ldr	r2, [r3, #0]
 801828a:	2380      	movs	r3, #128	@ 0x80
 801828c:	029b      	lsls	r3, r3, #10
 801828e:	4013      	ands	r3, r2
 8018290:	d055      	beq.n	801833e <HAL_RCC_OscConfig+0x2de>
 8018292:	687b      	ldr	r3, [r7, #4]
 8018294:	685b      	ldr	r3, [r3, #4]
 8018296:	2b00      	cmp	r3, #0
 8018298:	d151      	bne.n	801833e <HAL_RCC_OscConfig+0x2de>
      {
        return HAL_ERROR;
 801829a:	2301      	movs	r3, #1
 801829c:	e2fd      	b.n	801889a <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 801829e:	687b      	ldr	r3, [r7, #4]
 80182a0:	685a      	ldr	r2, [r3, #4]
 80182a2:	2380      	movs	r3, #128	@ 0x80
 80182a4:	025b      	lsls	r3, r3, #9
 80182a6:	429a      	cmp	r2, r3
 80182a8:	d107      	bne.n	80182ba <HAL_RCC_OscConfig+0x25a>
 80182aa:	4b39      	ldr	r3, [pc, #228]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 80182ac:	681a      	ldr	r2, [r3, #0]
 80182ae:	4b38      	ldr	r3, [pc, #224]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 80182b0:	2180      	movs	r1, #128	@ 0x80
 80182b2:	0249      	lsls	r1, r1, #9
 80182b4:	430a      	orrs	r2, r1
 80182b6:	601a      	str	r2, [r3, #0]
 80182b8:	e013      	b.n	80182e2 <HAL_RCC_OscConfig+0x282>
 80182ba:	687b      	ldr	r3, [r7, #4]
 80182bc:	685a      	ldr	r2, [r3, #4]
 80182be:	23a0      	movs	r3, #160	@ 0xa0
 80182c0:	02db      	lsls	r3, r3, #11
 80182c2:	429a      	cmp	r2, r3
 80182c4:	d107      	bne.n	80182d6 <HAL_RCC_OscConfig+0x276>
 80182c6:	4b32      	ldr	r3, [pc, #200]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 80182c8:	681a      	ldr	r2, [r3, #0]
 80182ca:	4b31      	ldr	r3, [pc, #196]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 80182cc:	21a0      	movs	r1, #160	@ 0xa0
 80182ce:	02c9      	lsls	r1, r1, #11
 80182d0:	430a      	orrs	r2, r1
 80182d2:	601a      	str	r2, [r3, #0]
 80182d4:	e005      	b.n	80182e2 <HAL_RCC_OscConfig+0x282>
 80182d6:	4b2e      	ldr	r3, [pc, #184]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 80182d8:	681a      	ldr	r2, [r3, #0]
 80182da:	4b2d      	ldr	r3, [pc, #180]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 80182dc:	4931      	ldr	r1, [pc, #196]	@ (80183a4 <HAL_RCC_OscConfig+0x344>)
 80182de:	400a      	ands	r2, r1
 80182e0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80182e2:	687b      	ldr	r3, [r7, #4]
 80182e4:	685b      	ldr	r3, [r3, #4]
 80182e6:	2b00      	cmp	r3, #0
 80182e8:	d014      	beq.n	8018314 <HAL_RCC_OscConfig+0x2b4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80182ea:	f7f8 fe7f 	bl	8010fec <HAL_GetTick>
 80182ee:	0003      	movs	r3, r0
 80182f0:	613b      	str	r3, [r7, #16]
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80182f2:	e008      	b.n	8018306 <HAL_RCC_OscConfig+0x2a6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80182f4:	f7f8 fe7a 	bl	8010fec <HAL_GetTick>
 80182f8:	0002      	movs	r2, r0
 80182fa:	693b      	ldr	r3, [r7, #16]
 80182fc:	1ad3      	subs	r3, r2, r3
 80182fe:	2b64      	cmp	r3, #100	@ 0x64
 8018300:	d901      	bls.n	8018306 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8018302:	2303      	movs	r3, #3
 8018304:	e2c9      	b.n	801889a <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8018306:	4b22      	ldr	r3, [pc, #136]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 8018308:	681a      	ldr	r2, [r3, #0]
 801830a:	2380      	movs	r3, #128	@ 0x80
 801830c:	029b      	lsls	r3, r3, #10
 801830e:	4013      	ands	r3, r2
 8018310:	d0f0      	beq.n	80182f4 <HAL_RCC_OscConfig+0x294>
 8018312:	e015      	b.n	8018340 <HAL_RCC_OscConfig+0x2e0>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8018314:	f7f8 fe6a 	bl	8010fec <HAL_GetTick>
 8018318:	0003      	movs	r3, r0
 801831a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 801831c:	e008      	b.n	8018330 <HAL_RCC_OscConfig+0x2d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 801831e:	f7f8 fe65 	bl	8010fec <HAL_GetTick>
 8018322:	0002      	movs	r2, r0
 8018324:	693b      	ldr	r3, [r7, #16]
 8018326:	1ad3      	subs	r3, r2, r3
 8018328:	2b64      	cmp	r3, #100	@ 0x64
 801832a:	d901      	bls.n	8018330 <HAL_RCC_OscConfig+0x2d0>
          {
            return HAL_TIMEOUT;
 801832c:	2303      	movs	r3, #3
 801832e:	e2b4      	b.n	801889a <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8018330:	4b17      	ldr	r3, [pc, #92]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 8018332:	681a      	ldr	r2, [r3, #0]
 8018334:	2380      	movs	r3, #128	@ 0x80
 8018336:	029b      	lsls	r3, r3, #10
 8018338:	4013      	ands	r3, r2
 801833a:	d1f0      	bne.n	801831e <HAL_RCC_OscConfig+0x2be>
 801833c:	e000      	b.n	8018340 <HAL_RCC_OscConfig+0x2e0>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801833e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8018340:	687b      	ldr	r3, [r7, #4]
 8018342:	681b      	ldr	r3, [r3, #0]
 8018344:	2202      	movs	r2, #2
 8018346:	4013      	ands	r3, r2
 8018348:	d100      	bne.n	801834c <HAL_RCC_OscConfig+0x2ec>
 801834a:	e074      	b.n	8018436 <HAL_RCC_OscConfig+0x3d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 801834c:	69bb      	ldr	r3, [r7, #24]
 801834e:	2b08      	cmp	r3, #8
 8018350:	d005      	beq.n	801835e <HAL_RCC_OscConfig+0x2fe>
 8018352:	69bb      	ldr	r3, [r7, #24]
 8018354:	2b18      	cmp	r3, #24
 8018356:	d129      	bne.n	80183ac <HAL_RCC_OscConfig+0x34c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8018358:	697b      	ldr	r3, [r7, #20]
 801835a:	2b02      	cmp	r3, #2
 801835c:	d126      	bne.n	80183ac <HAL_RCC_OscConfig+0x34c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 801835e:	4b0c      	ldr	r3, [pc, #48]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 8018360:	681a      	ldr	r2, [r3, #0]
 8018362:	2380      	movs	r3, #128	@ 0x80
 8018364:	00db      	lsls	r3, r3, #3
 8018366:	4013      	ands	r3, r2
 8018368:	d005      	beq.n	8018376 <HAL_RCC_OscConfig+0x316>
 801836a:	687b      	ldr	r3, [r7, #4]
 801836c:	68db      	ldr	r3, [r3, #12]
 801836e:	2b00      	cmp	r3, #0
 8018370:	d101      	bne.n	8018376 <HAL_RCC_OscConfig+0x316>
      {
        return HAL_ERROR;
 8018372:	2301      	movs	r3, #1
 8018374:	e291      	b.n	801889a <HAL_RCC_OscConfig+0x83a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8018376:	4b06      	ldr	r3, [pc, #24]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 8018378:	685b      	ldr	r3, [r3, #4]
 801837a:	4a0b      	ldr	r2, [pc, #44]	@ (80183a8 <HAL_RCC_OscConfig+0x348>)
 801837c:	4013      	ands	r3, r2
 801837e:	0019      	movs	r1, r3
 8018380:	687b      	ldr	r3, [r7, #4]
 8018382:	691b      	ldr	r3, [r3, #16]
 8018384:	061a      	lsls	r2, r3, #24
 8018386:	4b02      	ldr	r3, [pc, #8]	@ (8018390 <HAL_RCC_OscConfig+0x330>)
 8018388:	430a      	orrs	r2, r1
 801838a:	605a      	str	r2, [r3, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 801838c:	e053      	b.n	8018436 <HAL_RCC_OscConfig+0x3d6>
 801838e:	46c0      	nop			@ (mov r8, r8)
 8018390:	40021000 	.word	0x40021000
 8018394:	ffff00ff 	.word	0xffff00ff
 8018398:	0802ae70 	.word	0x0802ae70
 801839c:	20000000 	.word	0x20000000
 80183a0:	20000020 	.word	0x20000020
 80183a4:	fffaffff 	.word	0xfffaffff
 80183a8:	80ffffff 	.word	0x80ffffff
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80183ac:	687b      	ldr	r3, [r7, #4]
 80183ae:	68db      	ldr	r3, [r3, #12]
 80183b0:	2b00      	cmp	r3, #0
 80183b2:	d026      	beq.n	8018402 <HAL_RCC_OscConfig+0x3a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80183b4:	4bc7      	ldr	r3, [pc, #796]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 80183b6:	681a      	ldr	r2, [r3, #0]
 80183b8:	4bc6      	ldr	r3, [pc, #792]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 80183ba:	2180      	movs	r1, #128	@ 0x80
 80183bc:	0049      	lsls	r1, r1, #1
 80183be:	430a      	orrs	r2, r1
 80183c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80183c2:	f7f8 fe13 	bl	8010fec <HAL_GetTick>
 80183c6:	0003      	movs	r3, r0
 80183c8:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80183ca:	e008      	b.n	80183de <HAL_RCC_OscConfig+0x37e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80183cc:	f7f8 fe0e 	bl	8010fec <HAL_GetTick>
 80183d0:	0002      	movs	r2, r0
 80183d2:	693b      	ldr	r3, [r7, #16]
 80183d4:	1ad3      	subs	r3, r2, r3
 80183d6:	2b02      	cmp	r3, #2
 80183d8:	d901      	bls.n	80183de <HAL_RCC_OscConfig+0x37e>
          {
            return HAL_TIMEOUT;
 80183da:	2303      	movs	r3, #3
 80183dc:	e25d      	b.n	801889a <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80183de:	4bbd      	ldr	r3, [pc, #756]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 80183e0:	681a      	ldr	r2, [r3, #0]
 80183e2:	2380      	movs	r3, #128	@ 0x80
 80183e4:	00db      	lsls	r3, r3, #3
 80183e6:	4013      	ands	r3, r2
 80183e8:	d0f0      	beq.n	80183cc <HAL_RCC_OscConfig+0x36c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80183ea:	4bba      	ldr	r3, [pc, #744]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 80183ec:	685b      	ldr	r3, [r3, #4]
 80183ee:	4aba      	ldr	r2, [pc, #744]	@ (80186d8 <HAL_RCC_OscConfig+0x678>)
 80183f0:	4013      	ands	r3, r2
 80183f2:	0019      	movs	r1, r3
 80183f4:	687b      	ldr	r3, [r7, #4]
 80183f6:	691b      	ldr	r3, [r3, #16]
 80183f8:	061a      	lsls	r2, r3, #24
 80183fa:	4bb6      	ldr	r3, [pc, #728]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 80183fc:	430a      	orrs	r2, r1
 80183fe:	605a      	str	r2, [r3, #4]
 8018400:	e019      	b.n	8018436 <HAL_RCC_OscConfig+0x3d6>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8018402:	4bb4      	ldr	r3, [pc, #720]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 8018404:	681a      	ldr	r2, [r3, #0]
 8018406:	4bb3      	ldr	r3, [pc, #716]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 8018408:	49b4      	ldr	r1, [pc, #720]	@ (80186dc <HAL_RCC_OscConfig+0x67c>)
 801840a:	400a      	ands	r2, r1
 801840c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801840e:	f7f8 fded 	bl	8010fec <HAL_GetTick>
 8018412:	0003      	movs	r3, r0
 8018414:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8018416:	e008      	b.n	801842a <HAL_RCC_OscConfig+0x3ca>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8018418:	f7f8 fde8 	bl	8010fec <HAL_GetTick>
 801841c:	0002      	movs	r2, r0
 801841e:	693b      	ldr	r3, [r7, #16]
 8018420:	1ad3      	subs	r3, r2, r3
 8018422:	2b02      	cmp	r3, #2
 8018424:	d901      	bls.n	801842a <HAL_RCC_OscConfig+0x3ca>
          {
            return HAL_TIMEOUT;
 8018426:	2303      	movs	r3, #3
 8018428:	e237      	b.n	801889a <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 801842a:	4baa      	ldr	r3, [pc, #680]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 801842c:	681a      	ldr	r2, [r3, #0]
 801842e:	2380      	movs	r3, #128	@ 0x80
 8018430:	00db      	lsls	r3, r3, #3
 8018432:	4013      	ands	r3, r2
 8018434:	d1f0      	bne.n	8018418 <HAL_RCC_OscConfig+0x3b8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8018436:	687b      	ldr	r3, [r7, #4]
 8018438:	681b      	ldr	r3, [r3, #0]
 801843a:	2208      	movs	r2, #8
 801843c:	4013      	ands	r3, r2
 801843e:	d051      	beq.n	80184e4 <HAL_RCC_OscConfig+0x484>
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8018440:	687b      	ldr	r3, [r7, #4]
 8018442:	695b      	ldr	r3, [r3, #20]
 8018444:	2b00      	cmp	r3, #0
 8018446:	d031      	beq.n	80184ac <HAL_RCC_OscConfig+0x44c>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8018448:	687b      	ldr	r3, [r7, #4]
 801844a:	699b      	ldr	r3, [r3, #24]
 801844c:	2b00      	cmp	r3, #0
 801844e:	d108      	bne.n	8018462 <HAL_RCC_OscConfig+0x402>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 8018450:	4aa0      	ldr	r2, [pc, #640]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 8018452:	2394      	movs	r3, #148	@ 0x94
 8018454:	58d3      	ldr	r3, [r2, r3]
 8018456:	499f      	ldr	r1, [pc, #636]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 8018458:	2204      	movs	r2, #4
 801845a:	4393      	bics	r3, r2
 801845c:	2294      	movs	r2, #148	@ 0x94
 801845e:	508b      	str	r3, [r1, r2]
 8018460:	e007      	b.n	8018472 <HAL_RCC_OscConfig+0x412>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 8018462:	4a9c      	ldr	r2, [pc, #624]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 8018464:	2394      	movs	r3, #148	@ 0x94
 8018466:	58d3      	ldr	r3, [r2, r3]
 8018468:	499a      	ldr	r1, [pc, #616]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 801846a:	2204      	movs	r2, #4
 801846c:	4313      	orrs	r3, r2
 801846e:	2294      	movs	r2, #148	@ 0x94
 8018470:	508b      	str	r3, [r1, r2]
      }
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8018472:	4a98      	ldr	r2, [pc, #608]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 8018474:	2394      	movs	r3, #148	@ 0x94
 8018476:	58d3      	ldr	r3, [r2, r3]
 8018478:	4996      	ldr	r1, [pc, #600]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 801847a:	2201      	movs	r2, #1
 801847c:	4313      	orrs	r3, r2
 801847e:	2294      	movs	r2, #148	@ 0x94
 8018480:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8018482:	f7f8 fdb3 	bl	8010fec <HAL_GetTick>
 8018486:	0003      	movs	r3, r0
 8018488:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 801848a:	e008      	b.n	801849e <HAL_RCC_OscConfig+0x43e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801848c:	f7f8 fdae 	bl	8010fec <HAL_GetTick>
 8018490:	0002      	movs	r2, r0
 8018492:	693b      	ldr	r3, [r7, #16]
 8018494:	1ad3      	subs	r3, r2, r3
 8018496:	2b11      	cmp	r3, #17
 8018498:	d901      	bls.n	801849e <HAL_RCC_OscConfig+0x43e>
        {
          return HAL_TIMEOUT;
 801849a:	2303      	movs	r3, #3
 801849c:	e1fd      	b.n	801889a <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 801849e:	4a8d      	ldr	r2, [pc, #564]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 80184a0:	2394      	movs	r3, #148	@ 0x94
 80184a2:	58d3      	ldr	r3, [r2, r3]
 80184a4:	2202      	movs	r2, #2
 80184a6:	4013      	ands	r3, r2
 80184a8:	d0f0      	beq.n	801848c <HAL_RCC_OscConfig+0x42c>
 80184aa:	e01b      	b.n	80184e4 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80184ac:	4a89      	ldr	r2, [pc, #548]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 80184ae:	2394      	movs	r3, #148	@ 0x94
 80184b0:	58d3      	ldr	r3, [r2, r3]
 80184b2:	4988      	ldr	r1, [pc, #544]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 80184b4:	2201      	movs	r2, #1
 80184b6:	4393      	bics	r3, r2
 80184b8:	2294      	movs	r2, #148	@ 0x94
 80184ba:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80184bc:	f7f8 fd96 	bl	8010fec <HAL_GetTick>
 80184c0:	0003      	movs	r3, r0
 80184c2:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80184c4:	e008      	b.n	80184d8 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80184c6:	f7f8 fd91 	bl	8010fec <HAL_GetTick>
 80184ca:	0002      	movs	r2, r0
 80184cc:	693b      	ldr	r3, [r7, #16]
 80184ce:	1ad3      	subs	r3, r2, r3
 80184d0:	2b11      	cmp	r3, #17
 80184d2:	d901      	bls.n	80184d8 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 80184d4:	2303      	movs	r3, #3
 80184d6:	e1e0      	b.n	801889a <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80184d8:	4a7e      	ldr	r2, [pc, #504]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 80184da:	2394      	movs	r3, #148	@ 0x94
 80184dc:	58d3      	ldr	r3, [r2, r3]
 80184de:	2202      	movs	r2, #2
 80184e0:	4013      	ands	r3, r2
 80184e2:	d1f0      	bne.n	80184c6 <HAL_RCC_OscConfig+0x466>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80184e4:	687b      	ldr	r3, [r7, #4]
 80184e6:	681b      	ldr	r3, [r3, #0]
 80184e8:	2204      	movs	r2, #4
 80184ea:	4013      	ands	r3, r2
 80184ec:	d100      	bne.n	80184f0 <HAL_RCC_OscConfig+0x490>
 80184ee:	e10d      	b.n	801870c <HAL_RCC_OscConfig+0x6ac>
  {
    FlagStatus       pwrclkchanged = RESET;
 80184f0:	201f      	movs	r0, #31
 80184f2:	183b      	adds	r3, r7, r0
 80184f4:	2200      	movs	r2, #0
 80184f6:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APBENR1, RCC_APBENR1_PWREN))
 80184f8:	4b76      	ldr	r3, [pc, #472]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 80184fa:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80184fc:	2380      	movs	r3, #128	@ 0x80
 80184fe:	055b      	lsls	r3, r3, #21
 8018500:	4013      	ands	r3, r2
 8018502:	d110      	bne.n	8018526 <HAL_RCC_OscConfig+0x4c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8018504:	4b73      	ldr	r3, [pc, #460]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 8018506:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018508:	4b72      	ldr	r3, [pc, #456]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 801850a:	2180      	movs	r1, #128	@ 0x80
 801850c:	0549      	lsls	r1, r1, #21
 801850e:	430a      	orrs	r2, r1
 8018510:	659a      	str	r2, [r3, #88]	@ 0x58
 8018512:	4b70      	ldr	r3, [pc, #448]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 8018514:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018516:	2380      	movs	r3, #128	@ 0x80
 8018518:	055b      	lsls	r3, r3, #21
 801851a:	4013      	ands	r3, r2
 801851c:	60bb      	str	r3, [r7, #8]
 801851e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8018520:	183b      	adds	r3, r7, r0
 8018522:	2201      	movs	r2, #1
 8018524:	701a      	strb	r2, [r3, #0]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8018526:	4b6e      	ldr	r3, [pc, #440]	@ (80186e0 <HAL_RCC_OscConfig+0x680>)
 8018528:	681a      	ldr	r2, [r3, #0]
 801852a:	2380      	movs	r3, #128	@ 0x80
 801852c:	005b      	lsls	r3, r3, #1
 801852e:	4013      	ands	r3, r2
 8018530:	d11a      	bne.n	8018568 <HAL_RCC_OscConfig+0x508>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8018532:	4b6b      	ldr	r3, [pc, #428]	@ (80186e0 <HAL_RCC_OscConfig+0x680>)
 8018534:	681a      	ldr	r2, [r3, #0]
 8018536:	4b6a      	ldr	r3, [pc, #424]	@ (80186e0 <HAL_RCC_OscConfig+0x680>)
 8018538:	2180      	movs	r1, #128	@ 0x80
 801853a:	0049      	lsls	r1, r1, #1
 801853c:	430a      	orrs	r2, r1
 801853e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8018540:	f7f8 fd54 	bl	8010fec <HAL_GetTick>
 8018544:	0003      	movs	r3, r0
 8018546:	613b      	str	r3, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8018548:	e008      	b.n	801855c <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801854a:	f7f8 fd4f 	bl	8010fec <HAL_GetTick>
 801854e:	0002      	movs	r2, r0
 8018550:	693b      	ldr	r3, [r7, #16]
 8018552:	1ad3      	subs	r3, r2, r3
 8018554:	2b02      	cmp	r3, #2
 8018556:	d901      	bls.n	801855c <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8018558:	2303      	movs	r3, #3
 801855a:	e19e      	b.n	801889a <HAL_RCC_OscConfig+0x83a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 801855c:	4b60      	ldr	r3, [pc, #384]	@ (80186e0 <HAL_RCC_OscConfig+0x680>)
 801855e:	681a      	ldr	r2, [r3, #0]
 8018560:	2380      	movs	r3, #128	@ 0x80
 8018562:	005b      	lsls	r3, r3, #1
 8018564:	4013      	ands	r3, r2
 8018566:	d0f0      	beq.n	801854a <HAL_RCC_OscConfig+0x4ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8018568:	687b      	ldr	r3, [r7, #4]
 801856a:	689b      	ldr	r3, [r3, #8]
 801856c:	2201      	movs	r2, #1
 801856e:	4013      	ands	r3, r2
 8018570:	d01e      	beq.n	80185b0 <HAL_RCC_OscConfig+0x550>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8018572:	687b      	ldr	r3, [r7, #4]
 8018574:	689b      	ldr	r3, [r3, #8]
 8018576:	2204      	movs	r2, #4
 8018578:	4013      	ands	r3, r2
 801857a:	d010      	beq.n	801859e <HAL_RCC_OscConfig+0x53e>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 801857c:	4a55      	ldr	r2, [pc, #340]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 801857e:	2390      	movs	r3, #144	@ 0x90
 8018580:	58d3      	ldr	r3, [r2, r3]
 8018582:	4954      	ldr	r1, [pc, #336]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 8018584:	2204      	movs	r2, #4
 8018586:	4313      	orrs	r3, r2
 8018588:	2290      	movs	r2, #144	@ 0x90
 801858a:	508b      	str	r3, [r1, r2]
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 801858c:	4a51      	ldr	r2, [pc, #324]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 801858e:	2390      	movs	r3, #144	@ 0x90
 8018590:	58d3      	ldr	r3, [r2, r3]
 8018592:	4950      	ldr	r1, [pc, #320]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 8018594:	2201      	movs	r2, #1
 8018596:	4313      	orrs	r3, r2
 8018598:	2290      	movs	r2, #144	@ 0x90
 801859a:	508b      	str	r3, [r1, r2]
 801859c:	e018      	b.n	80185d0 <HAL_RCC_OscConfig+0x570>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 801859e:	4a4d      	ldr	r2, [pc, #308]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 80185a0:	2390      	movs	r3, #144	@ 0x90
 80185a2:	58d3      	ldr	r3, [r2, r3]
 80185a4:	494b      	ldr	r1, [pc, #300]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 80185a6:	2201      	movs	r2, #1
 80185a8:	4313      	orrs	r3, r2
 80185aa:	2290      	movs	r2, #144	@ 0x90
 80185ac:	508b      	str	r3, [r1, r2]
 80185ae:	e00f      	b.n	80185d0 <HAL_RCC_OscConfig+0x570>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80185b0:	4a48      	ldr	r2, [pc, #288]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 80185b2:	2390      	movs	r3, #144	@ 0x90
 80185b4:	58d3      	ldr	r3, [r2, r3]
 80185b6:	4947      	ldr	r1, [pc, #284]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 80185b8:	2201      	movs	r2, #1
 80185ba:	4393      	bics	r3, r2
 80185bc:	2290      	movs	r2, #144	@ 0x90
 80185be:	508b      	str	r3, [r1, r2]
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80185c0:	4a44      	ldr	r2, [pc, #272]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 80185c2:	2390      	movs	r3, #144	@ 0x90
 80185c4:	58d3      	ldr	r3, [r2, r3]
 80185c6:	4943      	ldr	r1, [pc, #268]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 80185c8:	2204      	movs	r2, #4
 80185ca:	4393      	bics	r3, r2
 80185cc:	2290      	movs	r2, #144	@ 0x90
 80185ce:	508b      	str	r3, [r1, r2]
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80185d0:	687b      	ldr	r3, [r7, #4]
 80185d2:	689b      	ldr	r3, [r3, #8]
 80185d4:	2b00      	cmp	r3, #0
 80185d6:	d04f      	beq.n	8018678 <HAL_RCC_OscConfig+0x618>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80185d8:	f7f8 fd08 	bl	8010fec <HAL_GetTick>
 80185dc:	0003      	movs	r3, r0
 80185de:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80185e0:	e009      	b.n	80185f6 <HAL_RCC_OscConfig+0x596>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80185e2:	f7f8 fd03 	bl	8010fec <HAL_GetTick>
 80185e6:	0002      	movs	r2, r0
 80185e8:	693b      	ldr	r3, [r7, #16]
 80185ea:	1ad3      	subs	r3, r2, r3
 80185ec:	4a3d      	ldr	r2, [pc, #244]	@ (80186e4 <HAL_RCC_OscConfig+0x684>)
 80185ee:	4293      	cmp	r3, r2
 80185f0:	d901      	bls.n	80185f6 <HAL_RCC_OscConfig+0x596>
        {
          return HAL_TIMEOUT;
 80185f2:	2303      	movs	r3, #3
 80185f4:	e151      	b.n	801889a <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80185f6:	4a37      	ldr	r2, [pc, #220]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 80185f8:	2390      	movs	r3, #144	@ 0x90
 80185fa:	58d3      	ldr	r3, [r2, r3]
 80185fc:	2202      	movs	r2, #2
 80185fe:	4013      	ands	r3, r2
 8018600:	d0ef      	beq.n	80185e2 <HAL_RCC_OscConfig+0x582>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8018602:	687b      	ldr	r3, [r7, #4]
 8018604:	689b      	ldr	r3, [r3, #8]
 8018606:	2280      	movs	r2, #128	@ 0x80
 8018608:	4013      	ands	r3, r2
 801860a:	d01a      	beq.n	8018642 <HAL_RCC_OscConfig+0x5e2>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 801860c:	4a31      	ldr	r2, [pc, #196]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 801860e:	2390      	movs	r3, #144	@ 0x90
 8018610:	58d3      	ldr	r3, [r2, r3]
 8018612:	4930      	ldr	r1, [pc, #192]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 8018614:	2280      	movs	r2, #128	@ 0x80
 8018616:	4313      	orrs	r3, r2
 8018618:	2290      	movs	r2, #144	@ 0x90
 801861a:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 801861c:	e009      	b.n	8018632 <HAL_RCC_OscConfig+0x5d2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801861e:	f7f8 fce5 	bl	8010fec <HAL_GetTick>
 8018622:	0002      	movs	r2, r0
 8018624:	693b      	ldr	r3, [r7, #16]
 8018626:	1ad3      	subs	r3, r2, r3
 8018628:	4a2e      	ldr	r2, [pc, #184]	@ (80186e4 <HAL_RCC_OscConfig+0x684>)
 801862a:	4293      	cmp	r3, r2
 801862c:	d901      	bls.n	8018632 <HAL_RCC_OscConfig+0x5d2>
          {
            return HAL_TIMEOUT;
 801862e:	2303      	movs	r3, #3
 8018630:	e133      	b.n	801889a <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8018632:	4a28      	ldr	r2, [pc, #160]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 8018634:	2390      	movs	r3, #144	@ 0x90
 8018636:	58d2      	ldr	r2, [r2, r3]
 8018638:	2380      	movs	r3, #128	@ 0x80
 801863a:	011b      	lsls	r3, r3, #4
 801863c:	4013      	ands	r3, r2
 801863e:	d0ee      	beq.n	801861e <HAL_RCC_OscConfig+0x5be>
 8018640:	e059      	b.n	80186f6 <HAL_RCC_OscConfig+0x696>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8018642:	4a24      	ldr	r2, [pc, #144]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 8018644:	2390      	movs	r3, #144	@ 0x90
 8018646:	58d3      	ldr	r3, [r2, r3]
 8018648:	4922      	ldr	r1, [pc, #136]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 801864a:	2280      	movs	r2, #128	@ 0x80
 801864c:	4393      	bics	r3, r2
 801864e:	2290      	movs	r2, #144	@ 0x90
 8018650:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8018652:	e009      	b.n	8018668 <HAL_RCC_OscConfig+0x608>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8018654:	f7f8 fcca 	bl	8010fec <HAL_GetTick>
 8018658:	0002      	movs	r2, r0
 801865a:	693b      	ldr	r3, [r7, #16]
 801865c:	1ad3      	subs	r3, r2, r3
 801865e:	4a21      	ldr	r2, [pc, #132]	@ (80186e4 <HAL_RCC_OscConfig+0x684>)
 8018660:	4293      	cmp	r3, r2
 8018662:	d901      	bls.n	8018668 <HAL_RCC_OscConfig+0x608>
          {
            return HAL_TIMEOUT;
 8018664:	2303      	movs	r3, #3
 8018666:	e118      	b.n	801889a <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8018668:	4a1a      	ldr	r2, [pc, #104]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 801866a:	2390      	movs	r3, #144	@ 0x90
 801866c:	58d2      	ldr	r2, [r2, r3]
 801866e:	2380      	movs	r3, #128	@ 0x80
 8018670:	011b      	lsls	r3, r3, #4
 8018672:	4013      	ands	r3, r2
 8018674:	d1ee      	bne.n	8018654 <HAL_RCC_OscConfig+0x5f4>
 8018676:	e03e      	b.n	80186f6 <HAL_RCC_OscConfig+0x696>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8018678:	f7f8 fcb8 	bl	8010fec <HAL_GetTick>
 801867c:	0003      	movs	r3, r0
 801867e:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8018680:	e009      	b.n	8018696 <HAL_RCC_OscConfig+0x636>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8018682:	f7f8 fcb3 	bl	8010fec <HAL_GetTick>
 8018686:	0002      	movs	r2, r0
 8018688:	693b      	ldr	r3, [r7, #16]
 801868a:	1ad3      	subs	r3, r2, r3
 801868c:	4a15      	ldr	r2, [pc, #84]	@ (80186e4 <HAL_RCC_OscConfig+0x684>)
 801868e:	4293      	cmp	r3, r2
 8018690:	d901      	bls.n	8018696 <HAL_RCC_OscConfig+0x636>
        {
          return HAL_TIMEOUT;
 8018692:	2303      	movs	r3, #3
 8018694:	e101      	b.n	801889a <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8018696:	4a0f      	ldr	r2, [pc, #60]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 8018698:	2390      	movs	r3, #144	@ 0x90
 801869a:	58d3      	ldr	r3, [r2, r3]
 801869c:	2202      	movs	r2, #2
 801869e:	4013      	ands	r3, r2
 80186a0:	d1ef      	bne.n	8018682 <HAL_RCC_OscConfig+0x622>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80186a2:	4a0c      	ldr	r2, [pc, #48]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 80186a4:	2390      	movs	r3, #144	@ 0x90
 80186a6:	58d3      	ldr	r3, [r2, r3]
 80186a8:	2280      	movs	r2, #128	@ 0x80
 80186aa:	4013      	ands	r3, r2
 80186ac:	d023      	beq.n	80186f6 <HAL_RCC_OscConfig+0x696>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80186ae:	4a09      	ldr	r2, [pc, #36]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 80186b0:	2390      	movs	r3, #144	@ 0x90
 80186b2:	58d3      	ldr	r3, [r2, r3]
 80186b4:	4907      	ldr	r1, [pc, #28]	@ (80186d4 <HAL_RCC_OscConfig+0x674>)
 80186b6:	2280      	movs	r2, #128	@ 0x80
 80186b8:	4393      	bics	r3, r2
 80186ba:	2290      	movs	r2, #144	@ 0x90
 80186bc:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80186be:	e013      	b.n	80186e8 <HAL_RCC_OscConfig+0x688>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80186c0:	f7f8 fc94 	bl	8010fec <HAL_GetTick>
 80186c4:	0002      	movs	r2, r0
 80186c6:	693b      	ldr	r3, [r7, #16]
 80186c8:	1ad3      	subs	r3, r2, r3
 80186ca:	4a06      	ldr	r2, [pc, #24]	@ (80186e4 <HAL_RCC_OscConfig+0x684>)
 80186cc:	4293      	cmp	r3, r2
 80186ce:	d90b      	bls.n	80186e8 <HAL_RCC_OscConfig+0x688>
          {
            return HAL_TIMEOUT;
 80186d0:	2303      	movs	r3, #3
 80186d2:	e0e2      	b.n	801889a <HAL_RCC_OscConfig+0x83a>
 80186d4:	40021000 	.word	0x40021000
 80186d8:	80ffffff 	.word	0x80ffffff
 80186dc:	fffffeff 	.word	0xfffffeff
 80186e0:	40007000 	.word	0x40007000
 80186e4:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80186e8:	4a6e      	ldr	r2, [pc, #440]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 80186ea:	2390      	movs	r3, #144	@ 0x90
 80186ec:	58d2      	ldr	r2, [r2, r3]
 80186ee:	2380      	movs	r3, #128	@ 0x80
 80186f0:	011b      	lsls	r3, r3, #4
 80186f2:	4013      	ands	r3, r2
 80186f4:	d1e4      	bne.n	80186c0 <HAL_RCC_OscConfig+0x660>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80186f6:	231f      	movs	r3, #31
 80186f8:	18fb      	adds	r3, r7, r3
 80186fa:	781b      	ldrb	r3, [r3, #0]
 80186fc:	2b01      	cmp	r3, #1
 80186fe:	d105      	bne.n	801870c <HAL_RCC_OscConfig+0x6ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8018700:	4b68      	ldr	r3, [pc, #416]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 8018702:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018704:	4b67      	ldr	r3, [pc, #412]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 8018706:	4968      	ldr	r1, [pc, #416]	@ (80188a8 <HAL_RCC_OscConfig+0x848>)
 8018708:	400a      	ands	r2, r1
 801870a:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }
#if defined(RCC_CRRCR_HSI48ON)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 801870c:	687b      	ldr	r3, [r7, #4]
 801870e:	681b      	ldr	r3, [r3, #0]
 8018710:	2220      	movs	r2, #32
 8018712:	4013      	ands	r3, r2
 8018714:	d03c      	beq.n	8018790 <HAL_RCC_OscConfig+0x730>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8018716:	687b      	ldr	r3, [r7, #4]
 8018718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801871a:	2b00      	cmp	r3, #0
 801871c:	d01c      	beq.n	8018758 <HAL_RCC_OscConfig+0x6f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 801871e:	4a61      	ldr	r2, [pc, #388]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 8018720:	2398      	movs	r3, #152	@ 0x98
 8018722:	58d3      	ldr	r3, [r2, r3]
 8018724:	495f      	ldr	r1, [pc, #380]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 8018726:	2201      	movs	r2, #1
 8018728:	4313      	orrs	r3, r2
 801872a:	2298      	movs	r2, #152	@ 0x98
 801872c:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801872e:	f7f8 fc5d 	bl	8010fec <HAL_GetTick>
 8018732:	0003      	movs	r3, r0
 8018734:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8018736:	e008      	b.n	801874a <HAL_RCC_OscConfig+0x6ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8018738:	f7f8 fc58 	bl	8010fec <HAL_GetTick>
 801873c:	0002      	movs	r2, r0
 801873e:	693b      	ldr	r3, [r7, #16]
 8018740:	1ad3      	subs	r3, r2, r3
 8018742:	2b02      	cmp	r3, #2
 8018744:	d901      	bls.n	801874a <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_TIMEOUT;
 8018746:	2303      	movs	r3, #3
 8018748:	e0a7      	b.n	801889a <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 801874a:	4a56      	ldr	r2, [pc, #344]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 801874c:	2398      	movs	r3, #152	@ 0x98
 801874e:	58d3      	ldr	r3, [r2, r3]
 8018750:	2202      	movs	r2, #2
 8018752:	4013      	ands	r3, r2
 8018754:	d0f0      	beq.n	8018738 <HAL_RCC_OscConfig+0x6d8>
 8018756:	e01b      	b.n	8018790 <HAL_RCC_OscConfig+0x730>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8018758:	4a52      	ldr	r2, [pc, #328]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 801875a:	2398      	movs	r3, #152	@ 0x98
 801875c:	58d3      	ldr	r3, [r2, r3]
 801875e:	4951      	ldr	r1, [pc, #324]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 8018760:	2201      	movs	r2, #1
 8018762:	4393      	bics	r3, r2
 8018764:	2298      	movs	r2, #152	@ 0x98
 8018766:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8018768:	f7f8 fc40 	bl	8010fec <HAL_GetTick>
 801876c:	0003      	movs	r3, r0
 801876e:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 8018770:	e008      	b.n	8018784 <HAL_RCC_OscConfig+0x724>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8018772:	f7f8 fc3b 	bl	8010fec <HAL_GetTick>
 8018776:	0002      	movs	r2, r0
 8018778:	693b      	ldr	r3, [r7, #16]
 801877a:	1ad3      	subs	r3, r2, r3
 801877c:	2b02      	cmp	r3, #2
 801877e:	d901      	bls.n	8018784 <HAL_RCC_OscConfig+0x724>
        {
          return HAL_TIMEOUT;
 8018780:	2303      	movs	r3, #3
 8018782:	e08a      	b.n	801889a <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 8018784:	4a47      	ldr	r2, [pc, #284]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 8018786:	2398      	movs	r3, #152	@ 0x98
 8018788:	58d3      	ldr	r3, [r2, r3]
 801878a:	2202      	movs	r2, #2
 801878c:	4013      	ands	r3, r2
 801878e:	d1f0      	bne.n	8018772 <HAL_RCC_OscConfig+0x712>
#endif /* RCC_CRRCR_HSI48ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8018790:	687b      	ldr	r3, [r7, #4]
 8018792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018794:	2b00      	cmp	r3, #0
 8018796:	d100      	bne.n	801879a <HAL_RCC_OscConfig+0x73a>
 8018798:	e07e      	b.n	8018898 <HAL_RCC_OscConfig+0x838>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 801879a:	4b42      	ldr	r3, [pc, #264]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 801879c:	689b      	ldr	r3, [r3, #8]
 801879e:	2238      	movs	r2, #56	@ 0x38
 80187a0:	4013      	ands	r3, r2
 80187a2:	2b18      	cmp	r3, #24
 80187a4:	d100      	bne.n	80187a8 <HAL_RCC_OscConfig+0x748>
 80187a6:	e075      	b.n	8018894 <HAL_RCC_OscConfig+0x834>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80187a8:	687b      	ldr	r3, [r7, #4]
 80187aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80187ac:	2b02      	cmp	r3, #2
 80187ae:	d156      	bne.n	801885e <HAL_RCC_OscConfig+0x7fe>
        assert_param(IS_RCC_PLL_DIVP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL_DIVQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL_DIVR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80187b0:	4b3c      	ldr	r3, [pc, #240]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 80187b2:	681a      	ldr	r2, [r3, #0]
 80187b4:	4b3b      	ldr	r3, [pc, #236]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 80187b6:	493d      	ldr	r1, [pc, #244]	@ (80188ac <HAL_RCC_OscConfig+0x84c>)
 80187b8:	400a      	ands	r2, r1
 80187ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80187bc:	f7f8 fc16 	bl	8010fec <HAL_GetTick>
 80187c0:	0003      	movs	r3, r0
 80187c2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80187c4:	e008      	b.n	80187d8 <HAL_RCC_OscConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80187c6:	f7f8 fc11 	bl	8010fec <HAL_GetTick>
 80187ca:	0002      	movs	r2, r0
 80187cc:	693b      	ldr	r3, [r7, #16]
 80187ce:	1ad3      	subs	r3, r2, r3
 80187d0:	2b02      	cmp	r3, #2
 80187d2:	d901      	bls.n	80187d8 <HAL_RCC_OscConfig+0x778>
          {
            return HAL_TIMEOUT;
 80187d4:	2303      	movs	r3, #3
 80187d6:	e060      	b.n	801889a <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80187d8:	4b32      	ldr	r3, [pc, #200]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 80187da:	681a      	ldr	r2, [r3, #0]
 80187dc:	2380      	movs	r3, #128	@ 0x80
 80187de:	049b      	lsls	r3, r3, #18
 80187e0:	4013      	ands	r3, r2
 80187e2:	d1f0      	bne.n	80187c6 <HAL_RCC_OscConfig+0x766>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80187e4:	4b2f      	ldr	r3, [pc, #188]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 80187e6:	68db      	ldr	r3, [r3, #12]
 80187e8:	4a31      	ldr	r2, [pc, #196]	@ (80188b0 <HAL_RCC_OscConfig+0x850>)
 80187ea:	4013      	ands	r3, r2
 80187ec:	0019      	movs	r1, r3
 80187ee:	687b      	ldr	r3, [r7, #4]
 80187f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80187f2:	687b      	ldr	r3, [r7, #4]
 80187f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80187f6:	431a      	orrs	r2, r3
 80187f8:	687b      	ldr	r3, [r7, #4]
 80187fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80187fc:	021b      	lsls	r3, r3, #8
 80187fe:	431a      	orrs	r2, r3
 8018800:	687b      	ldr	r3, [r7, #4]
 8018802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8018804:	431a      	orrs	r2, r3
 8018806:	687b      	ldr	r3, [r7, #4]
 8018808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801880a:	431a      	orrs	r2, r3
 801880c:	687b      	ldr	r3, [r7, #4]
 801880e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8018810:	431a      	orrs	r2, r3
 8018812:	4b24      	ldr	r3, [pc, #144]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 8018814:	430a      	orrs	r2, r1
 8018816:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVR);
 8018818:	4b22      	ldr	r3, [pc, #136]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 801881a:	68da      	ldr	r2, [r3, #12]
 801881c:	4b21      	ldr	r3, [pc, #132]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 801881e:	2180      	movs	r1, #128	@ 0x80
 8018820:	0549      	lsls	r1, r1, #21
 8018822:	430a      	orrs	r2, r1
 8018824:	60da      	str	r2, [r3, #12]

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8018826:	4b1f      	ldr	r3, [pc, #124]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 8018828:	681a      	ldr	r2, [r3, #0]
 801882a:	4b1e      	ldr	r3, [pc, #120]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 801882c:	2180      	movs	r1, #128	@ 0x80
 801882e:	0449      	lsls	r1, r1, #17
 8018830:	430a      	orrs	r2, r1
 8018832:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8018834:	f7f8 fbda 	bl	8010fec <HAL_GetTick>
 8018838:	0003      	movs	r3, r0
 801883a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 801883c:	e008      	b.n	8018850 <HAL_RCC_OscConfig+0x7f0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801883e:	f7f8 fbd5 	bl	8010fec <HAL_GetTick>
 8018842:	0002      	movs	r2, r0
 8018844:	693b      	ldr	r3, [r7, #16]
 8018846:	1ad3      	subs	r3, r2, r3
 8018848:	2b02      	cmp	r3, #2
 801884a:	d901      	bls.n	8018850 <HAL_RCC_OscConfig+0x7f0>
          {
            return HAL_TIMEOUT;
 801884c:	2303      	movs	r3, #3
 801884e:	e024      	b.n	801889a <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8018850:	4b14      	ldr	r3, [pc, #80]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 8018852:	681a      	ldr	r2, [r3, #0]
 8018854:	2380      	movs	r3, #128	@ 0x80
 8018856:	049b      	lsls	r3, r3, #18
 8018858:	4013      	ands	r3, r2
 801885a:	d0f0      	beq.n	801883e <HAL_RCC_OscConfig+0x7de>
 801885c:	e01c      	b.n	8018898 <HAL_RCC_OscConfig+0x838>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801885e:	4b11      	ldr	r3, [pc, #68]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 8018860:	681a      	ldr	r2, [r3, #0]
 8018862:	4b10      	ldr	r3, [pc, #64]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 8018864:	4911      	ldr	r1, [pc, #68]	@ (80188ac <HAL_RCC_OscConfig+0x84c>)
 8018866:	400a      	ands	r2, r1
 8018868:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801886a:	f7f8 fbbf 	bl	8010fec <HAL_GetTick>
 801886e:	0003      	movs	r3, r0
 8018870:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8018872:	e008      	b.n	8018886 <HAL_RCC_OscConfig+0x826>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8018874:	f7f8 fbba 	bl	8010fec <HAL_GetTick>
 8018878:	0002      	movs	r2, r0
 801887a:	693b      	ldr	r3, [r7, #16]
 801887c:	1ad3      	subs	r3, r2, r3
 801887e:	2b02      	cmp	r3, #2
 8018880:	d901      	bls.n	8018886 <HAL_RCC_OscConfig+0x826>
          {
            return HAL_TIMEOUT;
 8018882:	2303      	movs	r3, #3
 8018884:	e009      	b.n	801889a <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8018886:	4b07      	ldr	r3, [pc, #28]	@ (80188a4 <HAL_RCC_OscConfig+0x844>)
 8018888:	681a      	ldr	r2, [r3, #0]
 801888a:	2380      	movs	r3, #128	@ 0x80
 801888c:	049b      	lsls	r3, r3, #18
 801888e:	4013      	ands	r3, r2
 8018890:	d1f0      	bne.n	8018874 <HAL_RCC_OscConfig+0x814>
 8018892:	e001      	b.n	8018898 <HAL_RCC_OscConfig+0x838>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8018894:	2301      	movs	r3, #1
 8018896:	e000      	b.n	801889a <HAL_RCC_OscConfig+0x83a>
    }
  }
  return HAL_OK;
 8018898:	2300      	movs	r3, #0
}
 801889a:	0018      	movs	r0, r3
 801889c:	46bd      	mov	sp, r7
 801889e:	b008      	add	sp, #32
 80188a0:	bdb0      	pop	{r4, r5, r7, pc}
 80188a2:	46c0      	nop			@ (mov r8, r8)
 80188a4:	40021000 	.word	0x40021000
 80188a8:	efffffff 	.word	0xefffffff
 80188ac:	feffffff 	.word	0xfeffffff
 80188b0:	11c1808c 	.word	0x11c1808c

080188b4 <HAL_RCC_ClockConfig>:

HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *const RCC_ClkInitStruct, uint32_t FLatency)
{
 80188b4:	b5b0      	push	{r4, r5, r7, lr}
 80188b6:	b084      	sub	sp, #16
 80188b8:	af00      	add	r7, sp, #0
 80188ba:	6078      	str	r0, [r7, #4]
 80188bc:	6039      	str	r1, [r7, #0]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80188be:	4b6c      	ldr	r3, [pc, #432]	@ (8018a70 <HAL_RCC_ClockConfig+0x1bc>)
 80188c0:	681b      	ldr	r3, [r3, #0]
 80188c2:	2207      	movs	r2, #7
 80188c4:	4013      	ands	r3, r2
 80188c6:	683a      	ldr	r2, [r7, #0]
 80188c8:	429a      	cmp	r2, r3
 80188ca:	d911      	bls.n	80188f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80188cc:	4b68      	ldr	r3, [pc, #416]	@ (8018a70 <HAL_RCC_ClockConfig+0x1bc>)
 80188ce:	681b      	ldr	r3, [r3, #0]
 80188d0:	2207      	movs	r2, #7
 80188d2:	4393      	bics	r3, r2
 80188d4:	0019      	movs	r1, r3
 80188d6:	4b66      	ldr	r3, [pc, #408]	@ (8018a70 <HAL_RCC_ClockConfig+0x1bc>)
 80188d8:	683a      	ldr	r2, [r7, #0]
 80188da:	430a      	orrs	r2, r1
 80188dc:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80188de:	4b64      	ldr	r3, [pc, #400]	@ (8018a70 <HAL_RCC_ClockConfig+0x1bc>)
 80188e0:	681b      	ldr	r3, [r3, #0]
 80188e2:	2207      	movs	r2, #7
 80188e4:	4013      	ands	r3, r2
 80188e6:	683a      	ldr	r2, [r7, #0]
 80188e8:	429a      	cmp	r2, r3
 80188ea:	d001      	beq.n	80188f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80188ec:	2301      	movs	r3, #1
 80188ee:	e0bb      	b.n	8018a68 <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80188f0:	687b      	ldr	r3, [r7, #4]
 80188f2:	681b      	ldr	r3, [r3, #0]
 80188f4:	2201      	movs	r2, #1
 80188f6:	4013      	ands	r3, r2
 80188f8:	d100      	bne.n	80188fc <HAL_RCC_ClockConfig+0x48>
 80188fa:	e064      	b.n	80189c6 <HAL_RCC_ClockConfig+0x112>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80188fc:	687b      	ldr	r3, [r7, #4]
 80188fe:	685b      	ldr	r3, [r3, #4]
 8018900:	2b03      	cmp	r3, #3
 8018902:	d107      	bne.n	8018914 <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8018904:	4b5b      	ldr	r3, [pc, #364]	@ (8018a74 <HAL_RCC_ClockConfig+0x1c0>)
 8018906:	681a      	ldr	r2, [r3, #0]
 8018908:	2380      	movs	r3, #128	@ 0x80
 801890a:	049b      	lsls	r3, r3, #18
 801890c:	4013      	ands	r3, r2
 801890e:	d138      	bne.n	8018982 <HAL_RCC_ClockConfig+0xce>
      {
        return HAL_ERROR;
 8018910:	2301      	movs	r3, #1
 8018912:	e0a9      	b.n	8018a68 <HAL_RCC_ClockConfig+0x1b4>
      }
    }
    else
    {
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8018914:	687b      	ldr	r3, [r7, #4]
 8018916:	685b      	ldr	r3, [r3, #4]
 8018918:	2b02      	cmp	r3, #2
 801891a:	d107      	bne.n	801892c <HAL_RCC_ClockConfig+0x78>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 801891c:	4b55      	ldr	r3, [pc, #340]	@ (8018a74 <HAL_RCC_ClockConfig+0x1c0>)
 801891e:	681a      	ldr	r2, [r3, #0]
 8018920:	2380      	movs	r3, #128	@ 0x80
 8018922:	029b      	lsls	r3, r3, #10
 8018924:	4013      	ands	r3, r2
 8018926:	d12c      	bne.n	8018982 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8018928:	2301      	movs	r3, #1
 801892a:	e09d      	b.n	8018a68 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 801892c:	687b      	ldr	r3, [r7, #4]
 801892e:	685b      	ldr	r3, [r3, #4]
 8018930:	2b00      	cmp	r3, #0
 8018932:	d106      	bne.n	8018942 <HAL_RCC_ClockConfig+0x8e>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8018934:	4b4f      	ldr	r3, [pc, #316]	@ (8018a74 <HAL_RCC_ClockConfig+0x1c0>)
 8018936:	681b      	ldr	r3, [r3, #0]
 8018938:	2202      	movs	r2, #2
 801893a:	4013      	ands	r3, r2
 801893c:	d121      	bne.n	8018982 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 801893e:	2301      	movs	r3, #1
 8018940:	e092      	b.n	8018a68 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* HSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8018942:	687b      	ldr	r3, [r7, #4]
 8018944:	685b      	ldr	r3, [r3, #4]
 8018946:	2b01      	cmp	r3, #1
 8018948:	d107      	bne.n	801895a <HAL_RCC_ClockConfig+0xa6>
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 801894a:	4b4a      	ldr	r3, [pc, #296]	@ (8018a74 <HAL_RCC_ClockConfig+0x1c0>)
 801894c:	681a      	ldr	r2, [r3, #0]
 801894e:	2380      	movs	r3, #128	@ 0x80
 8018950:	00db      	lsls	r3, r3, #3
 8018952:	4013      	ands	r3, r2
 8018954:	d115      	bne.n	8018982 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8018956:	2301      	movs	r3, #1
 8018958:	e086      	b.n	8018a68 <HAL_RCC_ClockConfig+0x1b4>
        }
      }

      /* LSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 801895a:	687b      	ldr	r3, [r7, #4]
 801895c:	685b      	ldr	r3, [r3, #4]
 801895e:	2b04      	cmp	r3, #4
 8018960:	d107      	bne.n	8018972 <HAL_RCC_ClockConfig+0xbe>
      {
        /* Check the LSI ready flag */
        if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8018962:	4a44      	ldr	r2, [pc, #272]	@ (8018a74 <HAL_RCC_ClockConfig+0x1c0>)
 8018964:	2394      	movs	r3, #148	@ 0x94
 8018966:	58d3      	ldr	r3, [r2, r3]
 8018968:	2202      	movs	r2, #2
 801896a:	4013      	ands	r3, r2
 801896c:	d109      	bne.n	8018982 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 801896e:	2301      	movs	r3, #1
 8018970:	e07a      	b.n	8018a68 <HAL_RCC_ClockConfig+0x1b4>

      /* LSE is selected as System Clock Source */
      else
      {
        /* Check the LSE ready flag */
        if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8018972:	4a40      	ldr	r2, [pc, #256]	@ (8018a74 <HAL_RCC_ClockConfig+0x1c0>)
 8018974:	2390      	movs	r3, #144	@ 0x90
 8018976:	58d3      	ldr	r3, [r2, r3]
 8018978:	2202      	movs	r2, #2
 801897a:	4013      	ands	r3, r2
 801897c:	d101      	bne.n	8018982 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 801897e:	2301      	movs	r3, #1
 8018980:	e072      	b.n	8018a68 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8018982:	4b3c      	ldr	r3, [pc, #240]	@ (8018a74 <HAL_RCC_ClockConfig+0x1c0>)
 8018984:	689b      	ldr	r3, [r3, #8]
 8018986:	2207      	movs	r2, #7
 8018988:	4393      	bics	r3, r2
 801898a:	0019      	movs	r1, r3
 801898c:	687b      	ldr	r3, [r7, #4]
 801898e:	685a      	ldr	r2, [r3, #4]
 8018990:	4b38      	ldr	r3, [pc, #224]	@ (8018a74 <HAL_RCC_ClockConfig+0x1c0>)
 8018992:	430a      	orrs	r2, r1
 8018994:	609a      	str	r2, [r3, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8018996:	f7f8 fb29 	bl	8010fec <HAL_GetTick>
 801899a:	0003      	movs	r3, r0
 801899c:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801899e:	e009      	b.n	80189b4 <HAL_RCC_ClockConfig+0x100>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80189a0:	f7f8 fb24 	bl	8010fec <HAL_GetTick>
 80189a4:	0002      	movs	r2, r0
 80189a6:	68fb      	ldr	r3, [r7, #12]
 80189a8:	1ad3      	subs	r3, r2, r3
 80189aa:	4a33      	ldr	r2, [pc, #204]	@ (8018a78 <HAL_RCC_ClockConfig+0x1c4>)
 80189ac:	4293      	cmp	r3, r2
 80189ae:	d901      	bls.n	80189b4 <HAL_RCC_ClockConfig+0x100>
      {
        return HAL_TIMEOUT;
 80189b0:	2303      	movs	r3, #3
 80189b2:	e059      	b.n	8018a68 <HAL_RCC_ClockConfig+0x1b4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80189b4:	4b2f      	ldr	r3, [pc, #188]	@ (8018a74 <HAL_RCC_ClockConfig+0x1c0>)
 80189b6:	689b      	ldr	r3, [r3, #8]
 80189b8:	2238      	movs	r2, #56	@ 0x38
 80189ba:	401a      	ands	r2, r3
 80189bc:	687b      	ldr	r3, [r7, #4]
 80189be:	685b      	ldr	r3, [r3, #4]
 80189c0:	00db      	lsls	r3, r3, #3
 80189c2:	429a      	cmp	r2, r3
 80189c4:	d1ec      	bne.n	80189a0 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80189c6:	687b      	ldr	r3, [r7, #4]
 80189c8:	681b      	ldr	r3, [r3, #0]
 80189ca:	2202      	movs	r2, #2
 80189cc:	4013      	ands	r3, r2
 80189ce:	d009      	beq.n	80189e4 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80189d0:	4b28      	ldr	r3, [pc, #160]	@ (8018a74 <HAL_RCC_ClockConfig+0x1c0>)
 80189d2:	689b      	ldr	r3, [r3, #8]
 80189d4:	4a29      	ldr	r2, [pc, #164]	@ (8018a7c <HAL_RCC_ClockConfig+0x1c8>)
 80189d6:	4013      	ands	r3, r2
 80189d8:	0019      	movs	r1, r3
 80189da:	687b      	ldr	r3, [r7, #4]
 80189dc:	689a      	ldr	r2, [r3, #8]
 80189de:	4b25      	ldr	r3, [pc, #148]	@ (8018a74 <HAL_RCC_ClockConfig+0x1c0>)
 80189e0:	430a      	orrs	r2, r1
 80189e2:	609a      	str	r2, [r3, #8]
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80189e4:	4b22      	ldr	r3, [pc, #136]	@ (8018a70 <HAL_RCC_ClockConfig+0x1bc>)
 80189e6:	681b      	ldr	r3, [r3, #0]
 80189e8:	2207      	movs	r2, #7
 80189ea:	4013      	ands	r3, r2
 80189ec:	683a      	ldr	r2, [r7, #0]
 80189ee:	429a      	cmp	r2, r3
 80189f0:	d211      	bcs.n	8018a16 <HAL_RCC_ClockConfig+0x162>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80189f2:	4b1f      	ldr	r3, [pc, #124]	@ (8018a70 <HAL_RCC_ClockConfig+0x1bc>)
 80189f4:	681b      	ldr	r3, [r3, #0]
 80189f6:	2207      	movs	r2, #7
 80189f8:	4393      	bics	r3, r2
 80189fa:	0019      	movs	r1, r3
 80189fc:	4b1c      	ldr	r3, [pc, #112]	@ (8018a70 <HAL_RCC_ClockConfig+0x1bc>)
 80189fe:	683a      	ldr	r2, [r7, #0]
 8018a00:	430a      	orrs	r2, r1
 8018a02:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8018a04:	4b1a      	ldr	r3, [pc, #104]	@ (8018a70 <HAL_RCC_ClockConfig+0x1bc>)
 8018a06:	681b      	ldr	r3, [r3, #0]
 8018a08:	2207      	movs	r2, #7
 8018a0a:	4013      	ands	r3, r2
 8018a0c:	683a      	ldr	r2, [r7, #0]
 8018a0e:	429a      	cmp	r2, r3
 8018a10:	d001      	beq.n	8018a16 <HAL_RCC_ClockConfig+0x162>
    {
      return HAL_ERROR;
 8018a12:	2301      	movs	r3, #1
 8018a14:	e028      	b.n	8018a68 <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*-------------------------- PCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8018a16:	687b      	ldr	r3, [r7, #4]
 8018a18:	681b      	ldr	r3, [r3, #0]
 8018a1a:	2204      	movs	r2, #4
 8018a1c:	4013      	ands	r3, r2
 8018a1e:	d009      	beq.n	8018a34 <HAL_RCC_ClockConfig+0x180>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8018a20:	4b14      	ldr	r3, [pc, #80]	@ (8018a74 <HAL_RCC_ClockConfig+0x1c0>)
 8018a22:	689b      	ldr	r3, [r3, #8]
 8018a24:	4a16      	ldr	r2, [pc, #88]	@ (8018a80 <HAL_RCC_ClockConfig+0x1cc>)
 8018a26:	4013      	ands	r3, r2
 8018a28:	0019      	movs	r1, r3
 8018a2a:	687b      	ldr	r3, [r7, #4]
 8018a2c:	68da      	ldr	r2, [r3, #12]
 8018a2e:	4b11      	ldr	r3, [pc, #68]	@ (8018a74 <HAL_RCC_ClockConfig+0x1c0>)
 8018a30:	430a      	orrs	r2, r1
 8018a32:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8018a34:	f000 f82a 	bl	8018a8c <HAL_RCC_GetSysClockFreq>
 8018a38:	0001      	movs	r1, r0
 8018a3a:	4b0e      	ldr	r3, [pc, #56]	@ (8018a74 <HAL_RCC_ClockConfig+0x1c0>)
 8018a3c:	689b      	ldr	r3, [r3, #8]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8018a3e:	0a1b      	lsrs	r3, r3, #8
 8018a40:	220f      	movs	r2, #15
 8018a42:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8018a44:	4a0f      	ldr	r2, [pc, #60]	@ (8018a84 <HAL_RCC_ClockConfig+0x1d0>)
 8018a46:	5cd3      	ldrb	r3, [r2, r3]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8018a48:	001a      	movs	r2, r3
 8018a4a:	231f      	movs	r3, #31
 8018a4c:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8018a4e:	000a      	movs	r2, r1
 8018a50:	40da      	lsrs	r2, r3
 8018a52:	4b0d      	ldr	r3, [pc, #52]	@ (8018a88 <HAL_RCC_ClockConfig+0x1d4>)
 8018a54:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(TICK_INT_PRIORITY);
 8018a56:	250b      	movs	r5, #11
 8018a58:	197c      	adds	r4, r7, r5
 8018a5a:	2003      	movs	r0, #3
 8018a5c:	f7f8 fa6a 	bl	8010f34 <HAL_InitTick>
 8018a60:	0003      	movs	r3, r0
 8018a62:	7023      	strb	r3, [r4, #0]

  return halstatus;
 8018a64:	197b      	adds	r3, r7, r5
 8018a66:	781b      	ldrb	r3, [r3, #0]
}
 8018a68:	0018      	movs	r0, r3
 8018a6a:	46bd      	mov	sp, r7
 8018a6c:	b004      	add	sp, #16
 8018a6e:	bdb0      	pop	{r4, r5, r7, pc}
 8018a70:	40022000 	.word	0x40022000
 8018a74:	40021000 	.word	0x40021000
 8018a78:	00001388 	.word	0x00001388
 8018a7c:	fffff0ff 	.word	0xfffff0ff
 8018a80:	ffff8fff 	.word	0xffff8fff
 8018a84:	0802ae70 	.word	0x0802ae70
 8018a88:	20000000 	.word	0x20000000

08018a8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8018a8c:	b580      	push	{r7, lr}
 8018a8e:	b08a      	sub	sp, #40	@ 0x28
 8018a90:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8018a92:	2300      	movs	r3, #0
 8018a94:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t sysclockfreq = 0U;
 8018a96:	2300      	movs	r3, #0
 8018a98:	623b      	str	r3, [r7, #32]
  uint32_t pllm;
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  uint32_t pllsourcefreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8018a9a:	4b46      	ldr	r3, [pc, #280]	@ (8018bb4 <HAL_RCC_GetSysClockFreq+0x128>)
 8018a9c:	689b      	ldr	r3, [r3, #8]
 8018a9e:	2238      	movs	r2, #56	@ 0x38
 8018aa0:	4013      	ands	r3, r2
 8018aa2:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8018aa4:	4b43      	ldr	r3, [pc, #268]	@ (8018bb4 <HAL_RCC_GetSysClockFreq+0x128>)
 8018aa6:	68db      	ldr	r3, [r3, #12]
 8018aa8:	2203      	movs	r2, #3
 8018aaa:	4013      	ands	r3, r2
 8018aac:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8018aae:	69bb      	ldr	r3, [r7, #24]
 8018ab0:	2b00      	cmp	r3, #0
 8018ab2:	d005      	beq.n	8018ac0 <HAL_RCC_GetSysClockFreq+0x34>
 8018ab4:	69bb      	ldr	r3, [r7, #24]
 8018ab6:	2b18      	cmp	r3, #24
 8018ab8:	d125      	bne.n	8018b06 <HAL_RCC_GetSysClockFreq+0x7a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8018aba:	697b      	ldr	r3, [r7, #20]
 8018abc:	2b01      	cmp	r3, #1
 8018abe:	d122      	bne.n	8018b06 <HAL_RCC_GetSysClockFreq+0x7a>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8018ac0:	4b3c      	ldr	r3, [pc, #240]	@ (8018bb4 <HAL_RCC_GetSysClockFreq+0x128>)
 8018ac2:	681b      	ldr	r3, [r3, #0]
 8018ac4:	2208      	movs	r2, #8
 8018ac6:	4013      	ands	r3, r2
 8018ac8:	d107      	bne.n	8018ada <HAL_RCC_GetSysClockFreq+0x4e>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISTBYRG) >> RCC_CSR_MSISTBYRG_Pos;
 8018aca:	4a3a      	ldr	r2, [pc, #232]	@ (8018bb4 <HAL_RCC_GetSysClockFreq+0x128>)
 8018acc:	2394      	movs	r3, #148	@ 0x94
 8018ace:	58d3      	ldr	r3, [r2, r3]
 8018ad0:	0a1b      	lsrs	r3, r3, #8
 8018ad2:	220f      	movs	r2, #15
 8018ad4:	4013      	ands	r3, r2
 8018ad6:	627b      	str	r3, [r7, #36]	@ 0x24
 8018ad8:	e005      	b.n	8018ae6 <HAL_RCC_GetSysClockFreq+0x5a>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8018ada:	4b36      	ldr	r3, [pc, #216]	@ (8018bb4 <HAL_RCC_GetSysClockFreq+0x128>)
 8018adc:	681b      	ldr	r3, [r3, #0]
 8018ade:	091b      	lsrs	r3, r3, #4
 8018ae0:	220f      	movs	r2, #15
 8018ae2:	4013      	ands	r3, r2
 8018ae4:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    if (msirange > 11U)
 8018ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018ae8:	2b0b      	cmp	r3, #11
 8018aea:	d901      	bls.n	8018af0 <HAL_RCC_GetSysClockFreq+0x64>
    {
      msirange = 0U;
 8018aec:	2300      	movs	r3, #0
 8018aee:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    msirange = MSIRangeTable[msirange];
 8018af0:	4b31      	ldr	r3, [pc, #196]	@ (8018bb8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8018af2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018af4:	0092      	lsls	r2, r2, #2
 8018af6:	58d3      	ldr	r3, [r2, r3]
 8018af8:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8018afa:	69bb      	ldr	r3, [r7, #24]
 8018afc:	2b00      	cmp	r3, #0
 8018afe:	d11b      	bne.n	8018b38 <HAL_RCC_GetSysClockFreq+0xac>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8018b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018b02:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8018b04:	e018      	b.n	8018b38 <HAL_RCC_GetSysClockFreq+0xac>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8018b06:	69bb      	ldr	r3, [r7, #24]
 8018b08:	2b08      	cmp	r3, #8
 8018b0a:	d102      	bne.n	8018b12 <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8018b0c:	4b2b      	ldr	r3, [pc, #172]	@ (8018bbc <HAL_RCC_GetSysClockFreq+0x130>)
 8018b0e:	623b      	str	r3, [r7, #32]
 8018b10:	e012      	b.n	8018b38 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8018b12:	69bb      	ldr	r3, [r7, #24]
 8018b14:	2b10      	cmp	r3, #16
 8018b16:	d102      	bne.n	8018b1e <HAL_RCC_GetSysClockFreq+0x92>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8018b18:	4b29      	ldr	r3, [pc, #164]	@ (8018bc0 <HAL_RCC_GetSysClockFreq+0x134>)
 8018b1a:	623b      	str	r3, [r7, #32]
 8018b1c:	e00c      	b.n	8018b38 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSI)
 8018b1e:	69bb      	ldr	r3, [r7, #24]
 8018b20:	2b20      	cmp	r3, #32
 8018b22:	d103      	bne.n	8018b2c <HAL_RCC_GetSysClockFreq+0xa0>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8018b24:	23fa      	movs	r3, #250	@ 0xfa
 8018b26:	01db      	lsls	r3, r3, #7
 8018b28:	623b      	str	r3, [r7, #32]
 8018b2a:	e005      	b.n	8018b38 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSE)
 8018b2c:	69bb      	ldr	r3, [r7, #24]
 8018b2e:	2b28      	cmp	r3, #40	@ 0x28
 8018b30:	d102      	bne.n	8018b38 <HAL_RCC_GetSysClockFreq+0xac>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8018b32:	2380      	movs	r3, #128	@ 0x80
 8018b34:	021b      	lsls	r3, r3, #8
 8018b36:	623b      	str	r3, [r7, #32]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8018b38:	69bb      	ldr	r3, [r7, #24]
 8018b3a:	2b18      	cmp	r3, #24
 8018b3c:	d135      	bne.n	8018baa <HAL_RCC_GetSysClockFreq+0x11e>
    /* PLL used as system clock  source */
    /* The allowed input (pllinput/M) frequency range is from 2.66 to 16 MHZ */
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8018b3e:	4b1d      	ldr	r3, [pc, #116]	@ (8018bb4 <HAL_RCC_GetSysClockFreq+0x128>)
 8018b40:	68db      	ldr	r3, [r3, #12]
 8018b42:	2203      	movs	r2, #3
 8018b44:	4013      	ands	r3, r2
 8018b46:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8018b48:	4b1a      	ldr	r3, [pc, #104]	@ (8018bb4 <HAL_RCC_GetSysClockFreq+0x128>)
 8018b4a:	68db      	ldr	r3, [r3, #12]
 8018b4c:	091b      	lsrs	r3, r3, #4
 8018b4e:	2207      	movs	r2, #7
 8018b50:	4013      	ands	r3, r2
 8018b52:	3301      	adds	r3, #1
 8018b54:	60fb      	str	r3, [r7, #12]

    switch (pllsource)
 8018b56:	693b      	ldr	r3, [r7, #16]
 8018b58:	2b02      	cmp	r3, #2
 8018b5a:	d003      	beq.n	8018b64 <HAL_RCC_GetSysClockFreq+0xd8>
 8018b5c:	693b      	ldr	r3, [r7, #16]
 8018b5e:	2b03      	cmp	r3, #3
 8018b60:	d003      	beq.n	8018b6a <HAL_RCC_GetSysClockFreq+0xde>
 8018b62:	e005      	b.n	8018b70 <HAL_RCC_GetSysClockFreq+0xe4>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllsourcefreq = HSI_VALUE;
 8018b64:	4b15      	ldr	r3, [pc, #84]	@ (8018bbc <HAL_RCC_GetSysClockFreq+0x130>)
 8018b66:	61fb      	str	r3, [r7, #28]
        break;
 8018b68:	e005      	b.n	8018b76 <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllsourcefreq = HSE_VALUE;
 8018b6a:	4b15      	ldr	r3, [pc, #84]	@ (8018bc0 <HAL_RCC_GetSysClockFreq+0x134>)
 8018b6c:	61fb      	str	r3, [r7, #28]
        break;
 8018b6e:	e002      	b.n	8018b76 <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllsourcefreq = msirange;
 8018b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018b72:	61fb      	str	r3, [r7, #28]
        break;
 8018b74:	46c0      	nop			@ (mov r8, r8)
    }
    pllvco = (pllsourcefreq * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm ;
 8018b76:	4b0f      	ldr	r3, [pc, #60]	@ (8018bb4 <HAL_RCC_GetSysClockFreq+0x128>)
 8018b78:	68db      	ldr	r3, [r3, #12]
 8018b7a:	0a1b      	lsrs	r3, r3, #8
 8018b7c:	227f      	movs	r2, #127	@ 0x7f
 8018b7e:	4013      	ands	r3, r2
 8018b80:	69fa      	ldr	r2, [r7, #28]
 8018b82:	4353      	muls	r3, r2
 8018b84:	68f9      	ldr	r1, [r7, #12]
 8018b86:	0018      	movs	r0, r3
 8018b88:	f7e7 fae4 	bl	8000154 <__udivsi3>
 8018b8c:	0003      	movs	r3, r0
 8018b8e:	60bb      	str	r3, [r7, #8]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8018b90:	4b08      	ldr	r3, [pc, #32]	@ (8018bb4 <HAL_RCC_GetSysClockFreq+0x128>)
 8018b92:	68db      	ldr	r3, [r3, #12]
 8018b94:	0f5b      	lsrs	r3, r3, #29
 8018b96:	2207      	movs	r2, #7
 8018b98:	4013      	ands	r3, r2
 8018b9a:	3301      	adds	r3, #1
 8018b9c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8018b9e:	6879      	ldr	r1, [r7, #4]
 8018ba0:	68b8      	ldr	r0, [r7, #8]
 8018ba2:	f7e7 fad7 	bl	8000154 <__udivsi3>
 8018ba6:	0003      	movs	r3, r0
 8018ba8:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8018baa:	6a3b      	ldr	r3, [r7, #32]
}
 8018bac:	0018      	movs	r0, r3
 8018bae:	46bd      	mov	sp, r7
 8018bb0:	b00a      	add	sp, #40	@ 0x28
 8018bb2:	bd80      	pop	{r7, pc}
 8018bb4:	40021000 	.word	0x40021000
 8018bb8:	0802ae80 	.word	0x0802ae80
 8018bbc:	00f42400 	.word	0x00f42400
 8018bc0:	003d0900 	.word	0x003d0900

08018bc4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSISRANGE_0 to RCC_MSISRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8018bc4:	b580      	push	{r7, lr}
 8018bc6:	b086      	sub	sp, #24
 8018bc8:	af00      	add	r7, sp, #0
 8018bca:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8018bcc:	2300      	movs	r3, #0
 8018bce:	613b      	str	r3, [r7, #16]

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8018bd0:	4b2f      	ldr	r3, [pc, #188]	@ (8018c90 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8018bd2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018bd4:	2380      	movs	r3, #128	@ 0x80
 8018bd6:	055b      	lsls	r3, r3, #21
 8018bd8:	4013      	ands	r3, r2
 8018bda:	d004      	beq.n	8018be6 <RCC_SetFlashLatencyFromMSIRange+0x22>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8018bdc:	f7ff f90a 	bl	8017df4 <HAL_PWREx_GetVoltageRange>
 8018be0:	0003      	movs	r3, r0
 8018be2:	617b      	str	r3, [r7, #20]
 8018be4:	e017      	b.n	8018c16 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8018be6:	4b2a      	ldr	r3, [pc, #168]	@ (8018c90 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8018be8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018bea:	4b29      	ldr	r3, [pc, #164]	@ (8018c90 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8018bec:	2180      	movs	r1, #128	@ 0x80
 8018bee:	0549      	lsls	r1, r1, #21
 8018bf0:	430a      	orrs	r2, r1
 8018bf2:	659a      	str	r2, [r3, #88]	@ 0x58
 8018bf4:	4b26      	ldr	r3, [pc, #152]	@ (8018c90 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8018bf6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018bf8:	2380      	movs	r3, #128	@ 0x80
 8018bfa:	055b      	lsls	r3, r3, #21
 8018bfc:	4013      	ands	r3, r2
 8018bfe:	60fb      	str	r3, [r7, #12]
 8018c00:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8018c02:	f7ff f8f7 	bl	8017df4 <HAL_PWREx_GetVoltageRange>
 8018c06:	0003      	movs	r3, r0
 8018c08:	617b      	str	r3, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8018c0a:	4b21      	ldr	r3, [pc, #132]	@ (8018c90 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8018c0c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018c0e:	4b20      	ldr	r3, [pc, #128]	@ (8018c90 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8018c10:	4920      	ldr	r1, [pc, #128]	@ (8018c94 <RCC_SetFlashLatencyFromMSIRange+0xd0>)
 8018c12:	400a      	ands	r2, r1
 8018c14:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  if (vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8018c16:	697a      	ldr	r2, [r7, #20]
 8018c18:	2380      	movs	r3, #128	@ 0x80
 8018c1a:	009b      	lsls	r3, r3, #2
 8018c1c:	429a      	cmp	r2, r3
 8018c1e:	d111      	bne.n	8018c44 <RCC_SetFlashLatencyFromMSIRange+0x80>
  {
    if (msirange > RCC_MSIRANGE_8)
 8018c20:	687b      	ldr	r3, [r7, #4]
 8018c22:	2b80      	cmp	r3, #128	@ 0x80
 8018c24:	d91c      	bls.n	8018c60 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_11)
 8018c26:	687b      	ldr	r3, [r7, #4]
 8018c28:	2bb0      	cmp	r3, #176	@ 0xb0
 8018c2a:	d902      	bls.n	8018c32 <RCC_SetFlashLatencyFromMSIRange+0x6e>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8018c2c:	2302      	movs	r3, #2
 8018c2e:	613b      	str	r3, [r7, #16]
 8018c30:	e016      	b.n	8018c60 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else if (msirange > RCC_MSIRANGE_9)
 8018c32:	687b      	ldr	r3, [r7, #4]
 8018c34:	2b90      	cmp	r3, #144	@ 0x90
 8018c36:	d902      	bls.n	8018c3e <RCC_SetFlashLatencyFromMSIRange+0x7a>
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8018c38:	2301      	movs	r3, #1
 8018c3a:	613b      	str	r3, [r7, #16]
 8018c3c:	e010      	b.n	8018c60 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_0; /* 0WS */
 8018c3e:	2300      	movs	r3, #0
 8018c40:	613b      	str	r3, [r7, #16]
 8018c42:	e00d      	b.n	8018c60 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange >= RCC_MSIRANGE_8)
 8018c44:	687b      	ldr	r3, [r7, #4]
 8018c46:	2b7f      	cmp	r3, #127	@ 0x7f
 8018c48:	d902      	bls.n	8018c50 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_2; /* 3WS */
 8018c4a:	2302      	movs	r3, #2
 8018c4c:	613b      	str	r3, [r7, #16]
 8018c4e:	e007      	b.n	8018c60 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else if (msirange == RCC_MSIRANGE_7)
 8018c50:	687b      	ldr	r3, [r7, #4]
 8018c52:	2b70      	cmp	r3, #112	@ 0x70
 8018c54:	d102      	bne.n	8018c5c <RCC_SetFlashLatencyFromMSIRange+0x98>
    {
      /* MSI 8Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8018c56:	2301      	movs	r3, #1
 8018c58:	613b      	str	r3, [r7, #16]
 8018c5a:	e001      	b.n	8018c60 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else
    {
      /* MSI 16Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8018c5c:	2300      	movs	r3, #0
 8018c5e:	613b      	str	r3, [r7, #16]
    }
    /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8018c60:	4b0d      	ldr	r3, [pc, #52]	@ (8018c98 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 8018c62:	681b      	ldr	r3, [r3, #0]
 8018c64:	2207      	movs	r2, #7
 8018c66:	4393      	bics	r3, r2
 8018c68:	0019      	movs	r1, r3
 8018c6a:	4b0b      	ldr	r3, [pc, #44]	@ (8018c98 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 8018c6c:	693a      	ldr	r2, [r7, #16]
 8018c6e:	430a      	orrs	r2, r1
 8018c70:	601a      	str	r2, [r3, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8018c72:	4b09      	ldr	r3, [pc, #36]	@ (8018c98 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 8018c74:	681b      	ldr	r3, [r3, #0]
 8018c76:	2207      	movs	r2, #7
 8018c78:	4013      	ands	r3, r2
 8018c7a:	693a      	ldr	r2, [r7, #16]
 8018c7c:	429a      	cmp	r2, r3
 8018c7e:	d001      	beq.n	8018c84 <RCC_SetFlashLatencyFromMSIRange+0xc0>
  {
    return HAL_ERROR;
 8018c80:	2301      	movs	r3, #1
 8018c82:	e000      	b.n	8018c86 <RCC_SetFlashLatencyFromMSIRange+0xc2>
  }

  return HAL_OK;
 8018c84:	2300      	movs	r3, #0
}
 8018c86:	0018      	movs	r0, r3
 8018c88:	46bd      	mov	sp, r7
 8018c8a:	b006      	add	sp, #24
 8018c8c:	bd80      	pop	{r7, pc}
 8018c8e:	46c0      	nop			@ (mov r8, r8)
 8018c90:	40021000 	.word	0x40021000
 8018c94:	efffffff 	.word	0xefffffff
 8018c98:	40022000 	.word	0x40022000

08018c9c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8018c9c:	b580      	push	{r7, lr}
 8018c9e:	b086      	sub	sp, #24
 8018ca0:	af00      	add	r7, sp, #0
 8018ca2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8018ca4:	2313      	movs	r3, #19
 8018ca6:	18fb      	adds	r3, r7, r3
 8018ca8:	2200      	movs	r2, #0
 8018caa:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8018cac:	2312      	movs	r3, #18
 8018cae:	18fb      	adds	r3, r7, r3
 8018cb0:	2200      	movs	r2, #0
 8018cb2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8018cb4:	687b      	ldr	r3, [r7, #4]
 8018cb6:	681a      	ldr	r2, [r3, #0]
 8018cb8:	2380      	movs	r3, #128	@ 0x80
 8018cba:	021b      	lsls	r3, r3, #8
 8018cbc:	4013      	ands	r3, r2
 8018cbe:	d100      	bne.n	8018cc2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8018cc0:	e0b7      	b.n	8018e32 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    FlagStatus       pwrclkchanged = RESET;
 8018cc2:	2011      	movs	r0, #17
 8018cc4:	183b      	adds	r3, r7, r0
 8018cc6:	2200      	movs	r2, #0
 8018cc8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8018cca:	4b4c      	ldr	r3, [pc, #304]	@ (8018dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8018ccc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018cce:	2380      	movs	r3, #128	@ 0x80
 8018cd0:	055b      	lsls	r3, r3, #21
 8018cd2:	4013      	ands	r3, r2
 8018cd4:	d110      	bne.n	8018cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8018cd6:	4b49      	ldr	r3, [pc, #292]	@ (8018dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8018cd8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018cda:	4b48      	ldr	r3, [pc, #288]	@ (8018dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8018cdc:	2180      	movs	r1, #128	@ 0x80
 8018cde:	0549      	lsls	r1, r1, #21
 8018ce0:	430a      	orrs	r2, r1
 8018ce2:	659a      	str	r2, [r3, #88]	@ 0x58
 8018ce4:	4b45      	ldr	r3, [pc, #276]	@ (8018dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8018ce6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018ce8:	2380      	movs	r3, #128	@ 0x80
 8018cea:	055b      	lsls	r3, r3, #21
 8018cec:	4013      	ands	r3, r2
 8018cee:	60bb      	str	r3, [r7, #8]
 8018cf0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8018cf2:	183b      	adds	r3, r7, r0
 8018cf4:	2201      	movs	r2, #1
 8018cf6:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8018cf8:	4b41      	ldr	r3, [pc, #260]	@ (8018e00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8018cfa:	681a      	ldr	r2, [r3, #0]
 8018cfc:	4b40      	ldr	r3, [pc, #256]	@ (8018e00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8018cfe:	2180      	movs	r1, #128	@ 0x80
 8018d00:	0049      	lsls	r1, r1, #1
 8018d02:	430a      	orrs	r2, r1
 8018d04:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8018d06:	f7f8 f971 	bl	8010fec <HAL_GetTick>
 8018d0a:	0003      	movs	r3, r0
 8018d0c:	60fb      	str	r3, [r7, #12]

    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8018d0e:	e00b      	b.n	8018d28 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8018d10:	f7f8 f96c 	bl	8010fec <HAL_GetTick>
 8018d14:	0002      	movs	r2, r0
 8018d16:	68fb      	ldr	r3, [r7, #12]
 8018d18:	1ad3      	subs	r3, r2, r3
 8018d1a:	2b02      	cmp	r3, #2
 8018d1c:	d904      	bls.n	8018d28 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8018d1e:	2313      	movs	r3, #19
 8018d20:	18fb      	adds	r3, r7, r3
 8018d22:	2203      	movs	r2, #3
 8018d24:	701a      	strb	r2, [r3, #0]
        break;
 8018d26:	e005      	b.n	8018d34 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8018d28:	4b35      	ldr	r3, [pc, #212]	@ (8018e00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8018d2a:	681a      	ldr	r2, [r3, #0]
 8018d2c:	2380      	movs	r3, #128	@ 0x80
 8018d2e:	005b      	lsls	r3, r3, #1
 8018d30:	4013      	ands	r3, r2
 8018d32:	d0ed      	beq.n	8018d10 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8018d34:	2313      	movs	r3, #19
 8018d36:	18fb      	adds	r3, r7, r3
 8018d38:	781b      	ldrb	r3, [r3, #0]
 8018d3a:	2b00      	cmp	r3, #0
 8018d3c:	d168      	bne.n	8018e10 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8018d3e:	4a2f      	ldr	r2, [pc, #188]	@ (8018dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8018d40:	2390      	movs	r3, #144	@ 0x90
 8018d42:	58d2      	ldr	r2, [r2, r3]
 8018d44:	23c0      	movs	r3, #192	@ 0xc0
 8018d46:	009b      	lsls	r3, r3, #2
 8018d48:	4013      	ands	r3, r2
 8018d4a:	617b      	str	r3, [r7, #20]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8018d4c:	697b      	ldr	r3, [r7, #20]
 8018d4e:	2b00      	cmp	r3, #0
 8018d50:	d01f      	beq.n	8018d92 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 8018d52:	687b      	ldr	r3, [r7, #4]
 8018d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8018d56:	697a      	ldr	r2, [r7, #20]
 8018d58:	429a      	cmp	r2, r3
 8018d5a:	d01a      	beq.n	8018d92 <HAL_RCCEx_PeriphCLKConfig+0xf6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8018d5c:	4a27      	ldr	r2, [pc, #156]	@ (8018dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8018d5e:	2390      	movs	r3, #144	@ 0x90
 8018d60:	58d3      	ldr	r3, [r2, r3]
 8018d62:	4a28      	ldr	r2, [pc, #160]	@ (8018e04 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8018d64:	4013      	ands	r3, r2
 8018d66:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8018d68:	4a24      	ldr	r2, [pc, #144]	@ (8018dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8018d6a:	2390      	movs	r3, #144	@ 0x90
 8018d6c:	58d3      	ldr	r3, [r2, r3]
 8018d6e:	4923      	ldr	r1, [pc, #140]	@ (8018dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8018d70:	2280      	movs	r2, #128	@ 0x80
 8018d72:	0252      	lsls	r2, r2, #9
 8018d74:	4313      	orrs	r3, r2
 8018d76:	2290      	movs	r2, #144	@ 0x90
 8018d78:	508b      	str	r3, [r1, r2]
        __HAL_RCC_BACKUPRESET_RELEASE();
 8018d7a:	4a20      	ldr	r2, [pc, #128]	@ (8018dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8018d7c:	2390      	movs	r3, #144	@ 0x90
 8018d7e:	58d3      	ldr	r3, [r2, r3]
 8018d80:	491e      	ldr	r1, [pc, #120]	@ (8018dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8018d82:	4a21      	ldr	r2, [pc, #132]	@ (8018e08 <HAL_RCCEx_PeriphCLKConfig+0x16c>)
 8018d84:	4013      	ands	r3, r2
 8018d86:	2290      	movs	r2, #144	@ 0x90
 8018d88:	508b      	str	r3, [r1, r2]
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8018d8a:	491c      	ldr	r1, [pc, #112]	@ (8018dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8018d8c:	2290      	movs	r2, #144	@ 0x90
 8018d8e:	697b      	ldr	r3, [r7, #20]
 8018d90:	508b      	str	r3, [r1, r2]
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8018d92:	697b      	ldr	r3, [r7, #20]
 8018d94:	2201      	movs	r2, #1
 8018d96:	4013      	ands	r3, r2
 8018d98:	d017      	beq.n	8018dca <HAL_RCCEx_PeriphCLKConfig+0x12e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8018d9a:	f7f8 f927 	bl	8010fec <HAL_GetTick>
 8018d9e:	0003      	movs	r3, r0
 8018da0:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8018da2:	e00c      	b.n	8018dbe <HAL_RCCEx_PeriphCLKConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8018da4:	f7f8 f922 	bl	8010fec <HAL_GetTick>
 8018da8:	0002      	movs	r2, r0
 8018daa:	68fb      	ldr	r3, [r7, #12]
 8018dac:	1ad3      	subs	r3, r2, r3
 8018dae:	4a17      	ldr	r2, [pc, #92]	@ (8018e0c <HAL_RCCEx_PeriphCLKConfig+0x170>)
 8018db0:	4293      	cmp	r3, r2
 8018db2:	d904      	bls.n	8018dbe <HAL_RCCEx_PeriphCLKConfig+0x122>
          {
            ret = HAL_TIMEOUT;
 8018db4:	2313      	movs	r3, #19
 8018db6:	18fb      	adds	r3, r7, r3
 8018db8:	2203      	movs	r2, #3
 8018dba:	701a      	strb	r2, [r3, #0]
            break;
 8018dbc:	e005      	b.n	8018dca <HAL_RCCEx_PeriphCLKConfig+0x12e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8018dbe:	4a0f      	ldr	r2, [pc, #60]	@ (8018dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8018dc0:	2390      	movs	r3, #144	@ 0x90
 8018dc2:	58d3      	ldr	r3, [r2, r3]
 8018dc4:	2202      	movs	r2, #2
 8018dc6:	4013      	ands	r3, r2
 8018dc8:	d0ec      	beq.n	8018da4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          }
        }
      }

      if (ret == HAL_OK)
 8018dca:	2313      	movs	r3, #19
 8018dcc:	18fb      	adds	r3, r7, r3
 8018dce:	781b      	ldrb	r3, [r3, #0]
 8018dd0:	2b00      	cmp	r3, #0
 8018dd2:	d10b      	bne.n	8018dec <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8018dd4:	4a09      	ldr	r2, [pc, #36]	@ (8018dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8018dd6:	2390      	movs	r3, #144	@ 0x90
 8018dd8:	58d3      	ldr	r3, [r2, r3]
 8018dda:	4a0a      	ldr	r2, [pc, #40]	@ (8018e04 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8018ddc:	401a      	ands	r2, r3
 8018dde:	687b      	ldr	r3, [r7, #4]
 8018de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8018de2:	4906      	ldr	r1, [pc, #24]	@ (8018dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8018de4:	4313      	orrs	r3, r2
 8018de6:	2290      	movs	r2, #144	@ 0x90
 8018de8:	508b      	str	r3, [r1, r2]
 8018dea:	e017      	b.n	8018e1c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8018dec:	2312      	movs	r3, #18
 8018dee:	18fb      	adds	r3, r7, r3
 8018df0:	2213      	movs	r2, #19
 8018df2:	18ba      	adds	r2, r7, r2
 8018df4:	7812      	ldrb	r2, [r2, #0]
 8018df6:	701a      	strb	r2, [r3, #0]
 8018df8:	e010      	b.n	8018e1c <HAL_RCCEx_PeriphCLKConfig+0x180>
 8018dfa:	46c0      	nop			@ (mov r8, r8)
 8018dfc:	40021000 	.word	0x40021000
 8018e00:	40007000 	.word	0x40007000
 8018e04:	fffffcff 	.word	0xfffffcff
 8018e08:	fffeffff 	.word	0xfffeffff
 8018e0c:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8018e10:	2312      	movs	r3, #18
 8018e12:	18fb      	adds	r3, r7, r3
 8018e14:	2213      	movs	r2, #19
 8018e16:	18ba      	adds	r2, r7, r2
 8018e18:	7812      	ldrb	r2, [r2, #0]
 8018e1a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8018e1c:	2311      	movs	r3, #17
 8018e1e:	18fb      	adds	r3, r7, r3
 8018e20:	781b      	ldrb	r3, [r3, #0]
 8018e22:	2b01      	cmp	r3, #1
 8018e24:	d105      	bne.n	8018e32 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8018e26:	4ba4      	ldr	r3, [pc, #656]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018e28:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018e2a:	4ba3      	ldr	r3, [pc, #652]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018e2c:	49a3      	ldr	r1, [pc, #652]	@ (80190bc <HAL_RCCEx_PeriphCLKConfig+0x420>)
 8018e2e:	400a      	ands	r2, r1
 8018e30:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8018e32:	687b      	ldr	r3, [r7, #4]
 8018e34:	681b      	ldr	r3, [r3, #0]
 8018e36:	2201      	movs	r2, #1
 8018e38:	4013      	ands	r3, r2
 8018e3a:	d00b      	beq.n	8018e54 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8018e3c:	4a9e      	ldr	r2, [pc, #632]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018e3e:	2388      	movs	r3, #136	@ 0x88
 8018e40:	58d3      	ldr	r3, [r2, r3]
 8018e42:	2203      	movs	r2, #3
 8018e44:	4393      	bics	r3, r2
 8018e46:	001a      	movs	r2, r3
 8018e48:	687b      	ldr	r3, [r7, #4]
 8018e4a:	685b      	ldr	r3, [r3, #4]
 8018e4c:	499a      	ldr	r1, [pc, #616]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018e4e:	4313      	orrs	r3, r2
 8018e50:	2288      	movs	r2, #136	@ 0x88
 8018e52:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8018e54:	687b      	ldr	r3, [r7, #4]
 8018e56:	681b      	ldr	r3, [r3, #0]
 8018e58:	2202      	movs	r2, #2
 8018e5a:	4013      	ands	r3, r2
 8018e5c:	d00b      	beq.n	8018e76 <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8018e5e:	4a96      	ldr	r2, [pc, #600]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018e60:	2388      	movs	r3, #136	@ 0x88
 8018e62:	58d3      	ldr	r3, [r2, r3]
 8018e64:	220c      	movs	r2, #12
 8018e66:	4393      	bics	r3, r2
 8018e68:	001a      	movs	r2, r3
 8018e6a:	687b      	ldr	r3, [r7, #4]
 8018e6c:	689b      	ldr	r3, [r3, #8]
 8018e6e:	4992      	ldr	r1, [pc, #584]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018e70:	4313      	orrs	r3, r2
 8018e72:	2288      	movs	r2, #136	@ 0x88
 8018e74:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8018e76:	687b      	ldr	r3, [r7, #4]
 8018e78:	681b      	ldr	r3, [r3, #0]
 8018e7a:	2210      	movs	r2, #16
 8018e7c:	4013      	ands	r3, r2
 8018e7e:	d00a      	beq.n	8018e96 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8018e80:	4a8d      	ldr	r2, [pc, #564]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018e82:	2388      	movs	r3, #136	@ 0x88
 8018e84:	58d3      	ldr	r3, [r2, r3]
 8018e86:	4a8e      	ldr	r2, [pc, #568]	@ (80190c0 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8018e88:	401a      	ands	r2, r3
 8018e8a:	687b      	ldr	r3, [r7, #4]
 8018e8c:	695b      	ldr	r3, [r3, #20]
 8018e8e:	498a      	ldr	r1, [pc, #552]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018e90:	4313      	orrs	r3, r2
 8018e92:	2288      	movs	r2, #136	@ 0x88
 8018e94:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8018e96:	687b      	ldr	r3, [r7, #4]
 8018e98:	681b      	ldr	r3, [r3, #0]
 8018e9a:	2208      	movs	r2, #8
 8018e9c:	4013      	ands	r3, r2
 8018e9e:	d00a      	beq.n	8018eb6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART2 clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8018ea0:	4a85      	ldr	r2, [pc, #532]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018ea2:	2388      	movs	r3, #136	@ 0x88
 8018ea4:	58d3      	ldr	r3, [r2, r3]
 8018ea6:	4a87      	ldr	r2, [pc, #540]	@ (80190c4 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8018ea8:	401a      	ands	r2, r3
 8018eaa:	687b      	ldr	r3, [r7, #4]
 8018eac:	691b      	ldr	r3, [r3, #16]
 8018eae:	4982      	ldr	r1, [pc, #520]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018eb0:	4313      	orrs	r3, r2
 8018eb2:	2288      	movs	r2, #136	@ 0x88
 8018eb4:	508b      	str	r3, [r1, r2]
  }
#if defined (LPUART3)
  /*-------------------------- LPUART3 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART3) == RCC_PERIPHCLK_LPUART3)
 8018eb6:	687b      	ldr	r3, [r7, #4]
 8018eb8:	681b      	ldr	r3, [r3, #0]
 8018eba:	2204      	movs	r2, #4
 8018ebc:	4013      	ands	r3, r2
 8018ebe:	d00b      	beq.n	8018ed8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART3CLKSOURCE(PeriphClkInit->Lpuart3ClockSelection));

    /* Configure the LPUART3 clock source */
    __HAL_RCC_LPUART3_CONFIG(PeriphClkInit->Lpuart3ClockSelection);
 8018ec0:	4a7d      	ldr	r2, [pc, #500]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018ec2:	2388      	movs	r3, #136	@ 0x88
 8018ec4:	58d3      	ldr	r3, [r2, r3]
 8018ec6:	22c0      	movs	r2, #192	@ 0xc0
 8018ec8:	4393      	bics	r3, r2
 8018eca:	001a      	movs	r2, r3
 8018ecc:	687b      	ldr	r3, [r7, #4]
 8018ece:	68db      	ldr	r3, [r3, #12]
 8018ed0:	4979      	ldr	r1, [pc, #484]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018ed2:	4313      	orrs	r3, r2
 8018ed4:	2288      	movs	r2, #136	@ 0x88
 8018ed6:	508b      	str	r3, [r1, r2]
  }
#endif /* LPUART3 */
  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8018ed8:	687b      	ldr	r3, [r7, #4]
 8018eda:	681b      	ldr	r3, [r3, #0]
 8018edc:	2220      	movs	r2, #32
 8018ede:	4013      	ands	r3, r2
 8018ee0:	d00a      	beq.n	8018ef8 <HAL_RCCEx_PeriphCLKConfig+0x25c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8018ee2:	4a75      	ldr	r2, [pc, #468]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018ee4:	2388      	movs	r3, #136	@ 0x88
 8018ee6:	58d3      	ldr	r3, [r2, r3]
 8018ee8:	4a77      	ldr	r2, [pc, #476]	@ (80190c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8018eea:	401a      	ands	r2, r3
 8018eec:	687b      	ldr	r3, [r7, #4]
 8018eee:	699b      	ldr	r3, [r3, #24]
 8018ef0:	4971      	ldr	r1, [pc, #452]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018ef2:	4313      	orrs	r3, r2
 8018ef4:	2288      	movs	r2, #136	@ 0x88
 8018ef6:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8018ef8:	687b      	ldr	r3, [r7, #4]
 8018efa:	681b      	ldr	r3, [r3, #0]
 8018efc:	2240      	movs	r2, #64	@ 0x40
 8018efe:	4013      	ands	r3, r2
 8018f00:	d00a      	beq.n	8018f18 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8018f02:	4a6d      	ldr	r2, [pc, #436]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018f04:	2388      	movs	r3, #136	@ 0x88
 8018f06:	58d3      	ldr	r3, [r2, r3]
 8018f08:	4a70      	ldr	r2, [pc, #448]	@ (80190cc <HAL_RCCEx_PeriphCLKConfig+0x430>)
 8018f0a:	401a      	ands	r2, r3
 8018f0c:	687b      	ldr	r3, [r7, #4]
 8018f0e:	69db      	ldr	r3, [r3, #28]
 8018f10:	4969      	ldr	r1, [pc, #420]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018f12:	4313      	orrs	r3, r2
 8018f14:	2288      	movs	r2, #136	@ 0x88
 8018f16:	508b      	str	r3, [r1, r2]
  }

  /*----------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8018f18:	687b      	ldr	r3, [r7, #4]
 8018f1a:	681b      	ldr	r3, [r3, #0]
 8018f1c:	2280      	movs	r2, #128	@ 0x80
 8018f1e:	4013      	ands	r3, r2
 8018f20:	d00a      	beq.n	8018f38 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8018f22:	4a65      	ldr	r2, [pc, #404]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018f24:	2388      	movs	r3, #136	@ 0x88
 8018f26:	58d3      	ldr	r3, [r2, r3]
 8018f28:	4a69      	ldr	r2, [pc, #420]	@ (80190d0 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8018f2a:	401a      	ands	r2, r3
 8018f2c:	687b      	ldr	r3, [r7, #4]
 8018f2e:	6a1b      	ldr	r3, [r3, #32]
 8018f30:	4961      	ldr	r1, [pc, #388]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018f32:	4313      	orrs	r3, r2
 8018f34:	2288      	movs	r2, #136	@ 0x88
 8018f36:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8018f38:	687b      	ldr	r3, [r7, #4]
 8018f3a:	681a      	ldr	r2, [r3, #0]
 8018f3c:	2380      	movs	r3, #128	@ 0x80
 8018f3e:	005b      	lsls	r3, r3, #1
 8018f40:	4013      	ands	r3, r2
 8018f42:	d00a      	beq.n	8018f5a <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8018f44:	4a5c      	ldr	r2, [pc, #368]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018f46:	2388      	movs	r3, #136	@ 0x88
 8018f48:	58d3      	ldr	r3, [r2, r3]
 8018f4a:	4a62      	ldr	r2, [pc, #392]	@ (80190d4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8018f4c:	401a      	ands	r2, r3
 8018f4e:	687b      	ldr	r3, [r7, #4]
 8018f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018f52:	4959      	ldr	r1, [pc, #356]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018f54:	4313      	orrs	r3, r2
 8018f56:	2288      	movs	r2, #136	@ 0x88
 8018f58:	508b      	str	r3, [r1, r2]
  }
#if defined (LPTIM3)
  /*----------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8018f5a:	687b      	ldr	r3, [r7, #4]
 8018f5c:	681a      	ldr	r2, [r3, #0]
 8018f5e:	2380      	movs	r3, #128	@ 0x80
 8018f60:	009b      	lsls	r3, r3, #2
 8018f62:	4013      	ands	r3, r2
 8018f64:	d00a      	beq.n	8018f7c <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8018f66:	4a54      	ldr	r2, [pc, #336]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018f68:	2388      	movs	r3, #136	@ 0x88
 8018f6a:	58d3      	ldr	r3, [r2, r3]
 8018f6c:	4a5a      	ldr	r2, [pc, #360]	@ (80190d8 <HAL_RCCEx_PeriphCLKConfig+0x43c>)
 8018f6e:	401a      	ands	r2, r3
 8018f70:	687b      	ldr	r3, [r7, #4]
 8018f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018f74:	4950      	ldr	r1, [pc, #320]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018f76:	4313      	orrs	r3, r2
 8018f78:	2288      	movs	r2, #136	@ 0x88
 8018f7a:	508b      	str	r3, [r1, r2]
  }
#endif /* LPTIM3 */
  /*-------------------------- ADC clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8018f7c:	687b      	ldr	r3, [r7, #4]
 8018f7e:	681a      	ldr	r2, [r3, #0]
 8018f80:	2380      	movs	r3, #128	@ 0x80
 8018f82:	01db      	lsls	r3, r3, #7
 8018f84:	4013      	ands	r3, r2
 8018f86:	d017      	beq.n	8018fb8 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLP)
 8018f88:	687b      	ldr	r3, [r7, #4]
 8018f8a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8018f8c:	2380      	movs	r3, #128	@ 0x80
 8018f8e:	055b      	lsls	r3, r3, #21
 8018f90:	429a      	cmp	r2, r3
 8018f92:	d106      	bne.n	8018fa2 <HAL_RCCEx_PeriphCLKConfig+0x306>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVP);
 8018f94:	4b48      	ldr	r3, [pc, #288]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018f96:	68da      	ldr	r2, [r3, #12]
 8018f98:	4b47      	ldr	r3, [pc, #284]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018f9a:	2180      	movs	r1, #128	@ 0x80
 8018f9c:	0249      	lsls	r1, r1, #9
 8018f9e:	430a      	orrs	r2, r1
 8018fa0:	60da      	str	r2, [r3, #12]
    }
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8018fa2:	4a45      	ldr	r2, [pc, #276]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018fa4:	2388      	movs	r3, #136	@ 0x88
 8018fa6:	58d3      	ldr	r3, [r2, r3]
 8018fa8:	4a4c      	ldr	r2, [pc, #304]	@ (80190dc <HAL_RCCEx_PeriphCLKConfig+0x440>)
 8018faa:	401a      	ands	r2, r3
 8018fac:	687b      	ldr	r3, [r7, #4]
 8018fae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8018fb0:	4941      	ldr	r1, [pc, #260]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018fb2:	4313      	orrs	r3, r2
 8018fb4:	2288      	movs	r2, #136	@ 0x88
 8018fb6:	508b      	str	r3, [r1, r2]
  }
#if defined (USB_DRD_FS)
  /*-------------------------- USB clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8018fb8:	687b      	ldr	r3, [r7, #4]
 8018fba:	681a      	ldr	r2, [r3, #0]
 8018fbc:	2380      	movs	r3, #128	@ 0x80
 8018fbe:	015b      	lsls	r3, r3, #5
 8018fc0:	4013      	ands	r3, r2
 8018fc2:	d017      	beq.n	8018ff4 <HAL_RCCEx_PeriphCLKConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLQ)
 8018fc4:	687b      	ldr	r3, [r7, #4]
 8018fc6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8018fc8:	2380      	movs	r3, #128	@ 0x80
 8018fca:	051b      	lsls	r3, r3, #20
 8018fcc:	429a      	cmp	r2, r3
 8018fce:	d106      	bne.n	8018fde <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8018fd0:	4b39      	ldr	r3, [pc, #228]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018fd2:	68da      	ldr	r2, [r3, #12]
 8018fd4:	4b38      	ldr	r3, [pc, #224]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018fd6:	2180      	movs	r1, #128	@ 0x80
 8018fd8:	0449      	lsls	r1, r1, #17
 8018fda:	430a      	orrs	r2, r1
 8018fdc:	60da      	str	r2, [r3, #12]
    }
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8018fde:	4a36      	ldr	r2, [pc, #216]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018fe0:	2388      	movs	r3, #136	@ 0x88
 8018fe2:	58d3      	ldr	r3, [r2, r3]
 8018fe4:	4a3e      	ldr	r2, [pc, #248]	@ (80190e0 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8018fe6:	401a      	ands	r2, r3
 8018fe8:	687b      	ldr	r3, [r7, #4]
 8018fea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8018fec:	4932      	ldr	r1, [pc, #200]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8018fee:	4313      	orrs	r3, r2
 8018ff0:	2288      	movs	r2, #136	@ 0x88
 8018ff2:	508b      	str	r3, [r1, r2]

  }
#endif /* USB_DRD_FS */
  /*-------------------------- RNG clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8018ff4:	687b      	ldr	r3, [r7, #4]
 8018ff6:	681a      	ldr	r2, [r3, #0]
 8018ff8:	2380      	movs	r3, #128	@ 0x80
 8018ffa:	019b      	lsls	r3, r3, #6
 8018ffc:	4013      	ands	r3, r2
 8018ffe:	d017      	beq.n	8019030 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLQ)
 8019000:	687b      	ldr	r3, [r7, #4]
 8019002:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8019004:	2380      	movs	r3, #128	@ 0x80
 8019006:	051b      	lsls	r3, r3, #20
 8019008:	429a      	cmp	r2, r3
 801900a:	d106      	bne.n	801901a <HAL_RCCEx_PeriphCLKConfig+0x37e>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 801900c:	4b2a      	ldr	r3, [pc, #168]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801900e:	68da      	ldr	r2, [r3, #12]
 8019010:	4b29      	ldr	r3, [pc, #164]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8019012:	2180      	movs	r1, #128	@ 0x80
 8019014:	0449      	lsls	r1, r1, #17
 8019016:	430a      	orrs	r2, r1
 8019018:	60da      	str	r2, [r3, #12]
    }
    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 801901a:	4a27      	ldr	r2, [pc, #156]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801901c:	2388      	movs	r3, #136	@ 0x88
 801901e:	58d3      	ldr	r3, [r2, r3]
 8019020:	4a2f      	ldr	r2, [pc, #188]	@ (80190e0 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8019022:	401a      	ands	r2, r3
 8019024:	687b      	ldr	r3, [r7, #4]
 8019026:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019028:	4923      	ldr	r1, [pc, #140]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801902a:	4313      	orrs	r3, r2
 801902c:	2288      	movs	r2, #136	@ 0x88
 801902e:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM1 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8019030:	687b      	ldr	r3, [r7, #4]
 8019032:	681a      	ldr	r2, [r3, #0]
 8019034:	2380      	movs	r3, #128	@ 0x80
 8019036:	00db      	lsls	r3, r3, #3
 8019038:	4013      	ands	r3, r2
 801903a:	d017      	beq.n	801906c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {

    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLLQ)
 801903c:	687b      	ldr	r3, [r7, #4]
 801903e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019040:	2380      	movs	r3, #128	@ 0x80
 8019042:	045b      	lsls	r3, r3, #17
 8019044:	429a      	cmp	r2, r3
 8019046:	d106      	bne.n	8019056 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8019048:	4b1b      	ldr	r3, [pc, #108]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801904a:	68da      	ldr	r2, [r3, #12]
 801904c:	4b1a      	ldr	r3, [pc, #104]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801904e:	2180      	movs	r1, #128	@ 0x80
 8019050:	0449      	lsls	r1, r1, #17
 8019052:	430a      	orrs	r2, r1
 8019054:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8019056:	4a18      	ldr	r2, [pc, #96]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8019058:	2388      	movs	r3, #136	@ 0x88
 801905a:	58d3      	ldr	r3, [r2, r3]
 801905c:	4a21      	ldr	r2, [pc, #132]	@ (80190e4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 801905e:	401a      	ands	r2, r3
 8019060:	687b      	ldr	r3, [r7, #4]
 8019062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019064:	4914      	ldr	r1, [pc, #80]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8019066:	4313      	orrs	r3, r2
 8019068:	2288      	movs	r2, #136	@ 0x88
 801906a:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM15 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 801906c:	687b      	ldr	r3, [r7, #4]
 801906e:	681a      	ldr	r2, [r3, #0]
 8019070:	2380      	movs	r3, #128	@ 0x80
 8019072:	011b      	lsls	r3, r3, #4
 8019074:	4013      	ands	r3, r2
 8019076:	d017      	beq.n	80190a8 <HAL_RCCEx_PeriphCLKConfig+0x40c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLLQ)
 8019078:	687b      	ldr	r3, [r7, #4]
 801907a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801907c:	2380      	movs	r3, #128	@ 0x80
 801907e:	049b      	lsls	r3, r3, #18
 8019080:	429a      	cmp	r2, r3
 8019082:	d106      	bne.n	8019092 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8019084:	4b0c      	ldr	r3, [pc, #48]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8019086:	68da      	ldr	r2, [r3, #12]
 8019088:	4b0b      	ldr	r3, [pc, #44]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801908a:	2180      	movs	r1, #128	@ 0x80
 801908c:	0449      	lsls	r1, r1, #17
 801908e:	430a      	orrs	r2, r1
 8019090:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8019092:	4a09      	ldr	r2, [pc, #36]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8019094:	2388      	movs	r3, #136	@ 0x88
 8019096:	58d3      	ldr	r3, [r2, r3]
 8019098:	4a12      	ldr	r2, [pc, #72]	@ (80190e4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 801909a:	401a      	ands	r2, r3
 801909c:	687b      	ldr	r3, [r7, #4]
 801909e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80190a0:	4905      	ldr	r1, [pc, #20]	@ (80190b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80190a2:	4313      	orrs	r3, r2
 80190a4:	2288      	movs	r2, #136	@ 0x88
 80190a6:	508b      	str	r3, [r1, r2]

  }

  return status;
 80190a8:	2312      	movs	r3, #18
 80190aa:	18fb      	adds	r3, r7, r3
 80190ac:	781b      	ldrb	r3, [r3, #0]
}
 80190ae:	0018      	movs	r0, r3
 80190b0:	46bd      	mov	sp, r7
 80190b2:	b006      	add	sp, #24
 80190b4:	bd80      	pop	{r7, pc}
 80190b6:	46c0      	nop			@ (mov r8, r8)
 80190b8:	40021000 	.word	0x40021000
 80190bc:	efffffff 	.word	0xefffffff
 80190c0:	fffff3ff 	.word	0xfffff3ff
 80190c4:	fffffcff 	.word	0xfffffcff
 80190c8:	ffffcfff 	.word	0xffffcfff
 80190cc:	fffcffff 	.word	0xfffcffff
 80190d0:	fff3ffff 	.word	0xfff3ffff
 80190d4:	ffcfffff 	.word	0xffcfffff
 80190d8:	ff3fffff 	.word	0xff3fffff
 80190dc:	cfffffff 	.word	0xcfffffff
 80190e0:	f3ffffff 	.word	0xf3ffffff
 80190e4:	feffffff 	.word	0xfeffffff

080190e8 <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(const RCC_CRSInitTypeDef *const pInit)
{
 80190e8:	b580      	push	{r7, lr}
 80190ea:	b084      	sub	sp, #16
 80190ec:	af00      	add	r7, sp, #0
 80190ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
 80190f0:	4b1c      	ldr	r3, [pc, #112]	@ (8019164 <HAL_RCCEx_CRSConfig+0x7c>)
 80190f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80190f4:	4b1b      	ldr	r3, [pc, #108]	@ (8019164 <HAL_RCCEx_CRSConfig+0x7c>)
 80190f6:	2180      	movs	r1, #128	@ 0x80
 80190f8:	0249      	lsls	r1, r1, #9
 80190fa:	430a      	orrs	r2, r1
 80190fc:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_RCC_CRS_RELEASE_RESET();
 80190fe:	4b19      	ldr	r3, [pc, #100]	@ (8019164 <HAL_RCCEx_CRSConfig+0x7c>)
 8019100:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8019102:	4b18      	ldr	r3, [pc, #96]	@ (8019164 <HAL_RCCEx_CRSConfig+0x7c>)
 8019104:	4918      	ldr	r1, [pc, #96]	@ (8019168 <HAL_RCCEx_CRSConfig+0x80>)
 8019106:	400a      	ands	r2, r1
 8019108:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Set the SYNCDIV[2:0] bits according to Prescaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 801910a:	687b      	ldr	r3, [r7, #4]
 801910c:	681a      	ldr	r2, [r3, #0]
 801910e:	687b      	ldr	r3, [r7, #4]
 8019110:	685b      	ldr	r3, [r3, #4]
 8019112:	431a      	orrs	r2, r3
 8019114:	687b      	ldr	r3, [r7, #4]
 8019116:	689b      	ldr	r3, [r3, #8]
 8019118:	4313      	orrs	r3, r2
 801911a:	60fb      	str	r3, [r7, #12]
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
 801911c:	687b      	ldr	r3, [r7, #4]
 801911e:	68db      	ldr	r3, [r3, #12]
 8019120:	68fa      	ldr	r2, [r7, #12]
 8019122:	4313      	orrs	r3, r2
 8019124:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 8019126:	687b      	ldr	r3, [r7, #4]
 8019128:	691b      	ldr	r3, [r3, #16]
 801912a:	041b      	lsls	r3, r3, #16
 801912c:	68fa      	ldr	r2, [r7, #12]
 801912e:	4313      	orrs	r3, r2
 8019130:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
 8019132:	4b0e      	ldr	r3, [pc, #56]	@ (801916c <HAL_RCCEx_CRSConfig+0x84>)
 8019134:	68fa      	ldr	r2, [r7, #12]
 8019136:	605a      	str	r2, [r3, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[6:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 8019138:	4b0c      	ldr	r3, [pc, #48]	@ (801916c <HAL_RCCEx_CRSConfig+0x84>)
 801913a:	681b      	ldr	r3, [r3, #0]
 801913c:	4a0c      	ldr	r2, [pc, #48]	@ (8019170 <HAL_RCCEx_CRSConfig+0x88>)
 801913e:	4013      	ands	r3, r2
 8019140:	0019      	movs	r1, r3
 8019142:	687b      	ldr	r3, [r7, #4]
 8019144:	695b      	ldr	r3, [r3, #20]
 8019146:	021a      	lsls	r2, r3, #8
 8019148:	4b08      	ldr	r3, [pc, #32]	@ (801916c <HAL_RCCEx_CRSConfig+0x84>)
 801914a:	430a      	orrs	r2, r1
 801914c:	601a      	str	r2, [r3, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 801914e:	4b07      	ldr	r3, [pc, #28]	@ (801916c <HAL_RCCEx_CRSConfig+0x84>)
 8019150:	681a      	ldr	r2, [r3, #0]
 8019152:	4b06      	ldr	r3, [pc, #24]	@ (801916c <HAL_RCCEx_CRSConfig+0x84>)
 8019154:	2160      	movs	r1, #96	@ 0x60
 8019156:	430a      	orrs	r2, r1
 8019158:	601a      	str	r2, [r3, #0]
}
 801915a:	46c0      	nop			@ (mov r8, r8)
 801915c:	46bd      	mov	sp, r7
 801915e:	b004      	add	sp, #16
 8019160:	bd80      	pop	{r7, pc}
 8019162:	46c0      	nop			@ (mov r8, r8)
 8019164:	40021000 	.word	0x40021000
 8019168:	fffeffff 	.word	0xfffeffff
 801916c:	40006c00 	.word	0x40006c00
 8019170:	ffffc0ff 	.word	0xffffc0ff

08019174 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8019174:	b580      	push	{r7, lr}
 8019176:	b084      	sub	sp, #16
 8019178:	af00      	add	r7, sp, #0
 801917a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 801917c:	687b      	ldr	r3, [r7, #4]
 801917e:	2b00      	cmp	r3, #0
 8019180:	d101      	bne.n	8019186 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8019182:	2301      	movs	r3, #1
 8019184:	e091      	b.n	80192aa <HAL_RNG_Init+0x136>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8019186:	687b      	ldr	r3, [r7, #4]
 8019188:	7a5b      	ldrb	r3, [r3, #9]
 801918a:	b2db      	uxtb	r3, r3
 801918c:	2b00      	cmp	r3, #0
 801918e:	d106      	bne.n	801919e <HAL_RNG_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8019190:	687b      	ldr	r3, [r7, #4]
 8019192:	2200      	movs	r2, #0
 8019194:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8019196:	687b      	ldr	r3, [r7, #4]
 8019198:	0018      	movs	r0, r3
 801919a:	f7eb ffe9 	bl	8005170 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 801919e:	687b      	ldr	r3, [r7, #4]
 80191a0:	2202      	movs	r2, #2
 80191a2:	725a      	strb	r2, [r3, #9]

  /* Disable RNG */
  __HAL_RNG_DISABLE(hrng);
 80191a4:	687b      	ldr	r3, [r7, #4]
 80191a6:	681b      	ldr	r3, [r3, #0]
 80191a8:	681a      	ldr	r2, [r3, #0]
 80191aa:	687b      	ldr	r3, [r7, #4]
 80191ac:	681b      	ldr	r3, [r3, #0]
 80191ae:	2104      	movs	r1, #4
 80191b0:	438a      	bics	r2, r1
 80191b2:	601a      	str	r2, [r3, #0]

  /* Clock Error Detection Configuration when CONDRT bit is set to 1 */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED | RNG_CR_CONDRST, hrng->Init.ClockErrorDetection | RNG_CR_CONDRST);
 80191b4:	687b      	ldr	r3, [r7, #4]
 80191b6:	681b      	ldr	r3, [r3, #0]
 80191b8:	681b      	ldr	r3, [r3, #0]
 80191ba:	4a3e      	ldr	r2, [pc, #248]	@ (80192b4 <HAL_RNG_Init+0x140>)
 80191bc:	401a      	ands	r2, r3
 80191be:	687b      	ldr	r3, [r7, #4]
 80191c0:	685b      	ldr	r3, [r3, #4]
 80191c2:	431a      	orrs	r2, r3
 80191c4:	687b      	ldr	r3, [r7, #4]
 80191c6:	681b      	ldr	r3, [r3, #0]
 80191c8:	2180      	movs	r1, #128	@ 0x80
 80191ca:	05c9      	lsls	r1, r1, #23
 80191cc:	430a      	orrs	r2, r1
 80191ce:	601a      	str	r2, [r3, #0]

  /* Writing bit CONDRST=0 */
  CLEAR_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 80191d0:	687b      	ldr	r3, [r7, #4]
 80191d2:	681b      	ldr	r3, [r3, #0]
 80191d4:	681a      	ldr	r2, [r3, #0]
 80191d6:	687b      	ldr	r3, [r7, #4]
 80191d8:	681b      	ldr	r3, [r3, #0]
 80191da:	4937      	ldr	r1, [pc, #220]	@ (80192b8 <HAL_RNG_Init+0x144>)
 80191dc:	400a      	ands	r2, r1
 80191de:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80191e0:	f7f7 ff04 	bl	8010fec <HAL_GetTick>
 80191e4:	0003      	movs	r3, r0
 80191e6:	60fb      	str	r3, [r7, #12]

  /* Wait for conditioning reset process to be completed */
  while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 80191e8:	e018      	b.n	801921c <HAL_RNG_Init+0xa8>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 80191ea:	f7f7 feff 	bl	8010fec <HAL_GetTick>
 80191ee:	0002      	movs	r2, r0
 80191f0:	68fb      	ldr	r3, [r7, #12]
 80191f2:	1ad3      	subs	r3, r2, r3
 80191f4:	2b04      	cmp	r3, #4
 80191f6:	d911      	bls.n	801921c <HAL_RNG_Init+0xa8>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 80191f8:	687b      	ldr	r3, [r7, #4]
 80191fa:	681b      	ldr	r3, [r3, #0]
 80191fc:	681a      	ldr	r2, [r3, #0]
 80191fe:	2380      	movs	r3, #128	@ 0x80
 8019200:	05db      	lsls	r3, r3, #23
 8019202:	401a      	ands	r2, r3
 8019204:	2380      	movs	r3, #128	@ 0x80
 8019206:	05db      	lsls	r3, r3, #23
 8019208:	429a      	cmp	r2, r3
 801920a:	d107      	bne.n	801921c <HAL_RNG_Init+0xa8>
      {
        hrng->State = HAL_RNG_STATE_READY;
 801920c:	687b      	ldr	r3, [r7, #4]
 801920e:	2201      	movs	r2, #1
 8019210:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8019212:	687b      	ldr	r3, [r7, #4]
 8019214:	2202      	movs	r2, #2
 8019216:	60da      	str	r2, [r3, #12]
        return HAL_ERROR;
 8019218:	2301      	movs	r3, #1
 801921a:	e046      	b.n	80192aa <HAL_RNG_Init+0x136>
  while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 801921c:	687b      	ldr	r3, [r7, #4]
 801921e:	681b      	ldr	r3, [r3, #0]
 8019220:	681a      	ldr	r2, [r3, #0]
 8019222:	2380      	movs	r3, #128	@ 0x80
 8019224:	05db      	lsls	r3, r3, #23
 8019226:	401a      	ands	r2, r3
 8019228:	2380      	movs	r3, #128	@ 0x80
 801922a:	05db      	lsls	r3, r3, #23
 801922c:	429a      	cmp	r2, r3
 801922e:	d0dc      	beq.n	80191ea <HAL_RNG_Init+0x76>
      }
    }
  }

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8019230:	687b      	ldr	r3, [r7, #4]
 8019232:	681b      	ldr	r3, [r3, #0]
 8019234:	681a      	ldr	r2, [r3, #0]
 8019236:	687b      	ldr	r3, [r7, #4]
 8019238:	681b      	ldr	r3, [r3, #0]
 801923a:	2104      	movs	r1, #4
 801923c:	430a      	orrs	r2, r1
 801923e:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8019240:	687b      	ldr	r3, [r7, #4]
 8019242:	681b      	ldr	r3, [r3, #0]
 8019244:	685b      	ldr	r3, [r3, #4]
 8019246:	2240      	movs	r2, #64	@ 0x40
 8019248:	4013      	ands	r3, r2
 801924a:	2b40      	cmp	r3, #64	@ 0x40
 801924c:	d104      	bne.n	8019258 <HAL_RNG_Init+0xe4>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 801924e:	687b      	ldr	r3, [r7, #4]
 8019250:	2204      	movs	r2, #4
 8019252:	725a      	strb	r2, [r3, #9]
    return HAL_ERROR;
 8019254:	2301      	movs	r3, #1
 8019256:	e028      	b.n	80192aa <HAL_RNG_Init+0x136>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 8019258:	f7f7 fec8 	bl	8010fec <HAL_GetTick>
 801925c:	0003      	movs	r3, r0
 801925e:	60fb      	str	r3, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 8019260:	e015      	b.n	801928e <HAL_RNG_Init+0x11a>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8019262:	f7f7 fec3 	bl	8010fec <HAL_GetTick>
 8019266:	0002      	movs	r2, r0
 8019268:	68fb      	ldr	r3, [r7, #12]
 801926a:	1ad3      	subs	r3, r2, r3
 801926c:	2b04      	cmp	r3, #4
 801926e:	d90e      	bls.n	801928e <HAL_RNG_Init+0x11a>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 8019270:	687b      	ldr	r3, [r7, #4]
 8019272:	681b      	ldr	r3, [r3, #0]
 8019274:	685b      	ldr	r3, [r3, #4]
 8019276:	2201      	movs	r2, #1
 8019278:	4013      	ands	r3, r2
 801927a:	2b01      	cmp	r3, #1
 801927c:	d007      	beq.n	801928e <HAL_RNG_Init+0x11a>
      {
        hrng->State = HAL_RNG_STATE_ERROR;
 801927e:	687b      	ldr	r3, [r7, #4]
 8019280:	2204      	movs	r2, #4
 8019282:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8019284:	687b      	ldr	r3, [r7, #4]
 8019286:	2202      	movs	r2, #2
 8019288:	60da      	str	r2, [r3, #12]
        return HAL_ERROR;
 801928a:	2301      	movs	r3, #1
 801928c:	e00d      	b.n	80192aa <HAL_RNG_Init+0x136>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 801928e:	687b      	ldr	r3, [r7, #4]
 8019290:	681b      	ldr	r3, [r3, #0]
 8019292:	685b      	ldr	r3, [r3, #4]
 8019294:	2201      	movs	r2, #1
 8019296:	4013      	ands	r3, r2
 8019298:	2b01      	cmp	r3, #1
 801929a:	d1e2      	bne.n	8019262 <HAL_RNG_Init+0xee>
      }
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 801929c:	687b      	ldr	r3, [r7, #4]
 801929e:	2201      	movs	r2, #1
 80192a0:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80192a2:	687b      	ldr	r3, [r7, #4]
 80192a4:	2200      	movs	r2, #0
 80192a6:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 80192a8:	2300      	movs	r3, #0
}
 80192aa:	0018      	movs	r0, r3
 80192ac:	46bd      	mov	sp, r7
 80192ae:	b004      	add	sp, #16
 80192b0:	bd80      	pop	{r7, pc}
 80192b2:	46c0      	nop			@ (mov r8, r8)
 80192b4:	bfffffdf 	.word	0xbfffffdf
 80192b8:	bfffffff 	.word	0xbfffffff

080192bc <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 80192bc:	b5b0      	push	{r4, r5, r7, lr}
 80192be:	b084      	sub	sp, #16
 80192c0:	af00      	add	r7, sp, #0
 80192c2:	6078      	str	r0, [r7, #4]
 80192c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80192c6:	230f      	movs	r3, #15
 80192c8:	18fb      	adds	r3, r7, r3
 80192ca:	2200      	movs	r2, #0
 80192cc:	701a      	strb	r2, [r3, #0]

  /* Process Locked */
  __HAL_LOCK(hrng);
 80192ce:	687b      	ldr	r3, [r7, #4]
 80192d0:	7a1b      	ldrb	r3, [r3, #8]
 80192d2:	2b01      	cmp	r3, #1
 80192d4:	d101      	bne.n	80192da <HAL_RNG_GenerateRandomNumber+0x1e>
 80192d6:	2302      	movs	r3, #2
 80192d8:	e071      	b.n	80193be <HAL_RNG_GenerateRandomNumber+0x102>
 80192da:	687b      	ldr	r3, [r7, #4]
 80192dc:	2201      	movs	r2, #1
 80192de:	721a      	strb	r2, [r3, #8]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 80192e0:	687b      	ldr	r3, [r7, #4]
 80192e2:	7a5b      	ldrb	r3, [r3, #9]
 80192e4:	b2db      	uxtb	r3, r3
 80192e6:	2b01      	cmp	r3, #1
 80192e8:	d15c      	bne.n	80193a4 <HAL_RNG_GenerateRandomNumber+0xe8>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 80192ea:	687b      	ldr	r3, [r7, #4]
 80192ec:	2202      	movs	r2, #2
 80192ee:	725a      	strb	r2, [r3, #9]
    /* Check if there is a seed error */
    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 80192f0:	687b      	ldr	r3, [r7, #4]
 80192f2:	681b      	ldr	r3, [r3, #0]
 80192f4:	685b      	ldr	r3, [r3, #4]
 80192f6:	2240      	movs	r2, #64	@ 0x40
 80192f8:	4013      	ands	r3, r2
 80192fa:	2b40      	cmp	r3, #64	@ 0x40
 80192fc:	d111      	bne.n	8019322 <HAL_RNG_GenerateRandomNumber+0x66>
    {
      /* Update the error code */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 80192fe:	687b      	ldr	r3, [r7, #4]
 8019300:	2208      	movs	r2, #8
 8019302:	60da      	str	r2, [r3, #12]
      /* Reset from seed error */
      status = RNG_RecoverSeedError(hrng);
 8019304:	250f      	movs	r5, #15
 8019306:	197c      	adds	r4, r7, r5
 8019308:	687b      	ldr	r3, [r7, #4]
 801930a:	0018      	movs	r0, r3
 801930c:	f000 f864 	bl	80193d8 <RNG_RecoverSeedError>
 8019310:	0003      	movs	r3, r0
 8019312:	7023      	strb	r3, [r4, #0]
      if (status == HAL_ERROR)
 8019314:	197b      	adds	r3, r7, r5
 8019316:	781b      	ldrb	r3, [r3, #0]
 8019318:	2b01      	cmp	r3, #1
 801931a:	d102      	bne.n	8019322 <HAL_RNG_GenerateRandomNumber+0x66>
      {
        return status;
 801931c:	197b      	adds	r3, r7, r5
 801931e:	781b      	ldrb	r3, [r3, #0]
 8019320:	e04d      	b.n	80193be <HAL_RNG_GenerateRandomNumber+0x102>
      }
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 8019322:	f7f7 fe63 	bl	8010fec <HAL_GetTick>
 8019326:	0003      	movs	r3, r0
 8019328:	60bb      	str	r3, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 801932a:	e018      	b.n	801935e <HAL_RNG_GenerateRandomNumber+0xa2>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 801932c:	f7f7 fe5e 	bl	8010fec <HAL_GetTick>
 8019330:	0002      	movs	r2, r0
 8019332:	68bb      	ldr	r3, [r7, #8]
 8019334:	1ad3      	subs	r3, r2, r3
 8019336:	2b04      	cmp	r3, #4
 8019338:	d911      	bls.n	801935e <HAL_RNG_GenerateRandomNumber+0xa2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 801933a:	687b      	ldr	r3, [r7, #4]
 801933c:	681b      	ldr	r3, [r3, #0]
 801933e:	685b      	ldr	r3, [r3, #4]
 8019340:	2201      	movs	r2, #1
 8019342:	4013      	ands	r3, r2
 8019344:	2b01      	cmp	r3, #1
 8019346:	d00a      	beq.n	801935e <HAL_RNG_GenerateRandomNumber+0xa2>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8019348:	687b      	ldr	r3, [r7, #4]
 801934a:	2201      	movs	r2, #1
 801934c:	725a      	strb	r2, [r3, #9]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 801934e:	687b      	ldr	r3, [r7, #4]
 8019350:	2202      	movs	r2, #2
 8019352:	60da      	str	r2, [r3, #12]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8019354:	687b      	ldr	r3, [r7, #4]
 8019356:	2200      	movs	r2, #0
 8019358:	721a      	strb	r2, [r3, #8]
          return HAL_ERROR;
 801935a:	2301      	movs	r3, #1
 801935c:	e02f      	b.n	80193be <HAL_RNG_GenerateRandomNumber+0x102>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 801935e:	687b      	ldr	r3, [r7, #4]
 8019360:	681b      	ldr	r3, [r3, #0]
 8019362:	685b      	ldr	r3, [r3, #4]
 8019364:	2201      	movs	r2, #1
 8019366:	4013      	ands	r3, r2
 8019368:	2b01      	cmp	r3, #1
 801936a:	d1df      	bne.n	801932c <HAL_RNG_GenerateRandomNumber+0x70>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 801936c:	687b      	ldr	r3, [r7, #4]
 801936e:	681b      	ldr	r3, [r3, #0]
 8019370:	689a      	ldr	r2, [r3, #8]
 8019372:	687b      	ldr	r3, [r7, #4]
 8019374:	611a      	str	r2, [r3, #16]
    /* In case of seed error, the value available in the RNG_DR register must not
       be used as it may not have enough entropy */
    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8019376:	687b      	ldr	r3, [r7, #4]
 8019378:	681b      	ldr	r3, [r3, #0]
 801937a:	685b      	ldr	r3, [r3, #4]
 801937c:	2240      	movs	r2, #64	@ 0x40
 801937e:	4013      	ands	r3, r2
 8019380:	2b40      	cmp	r3, #64	@ 0x40
 8019382:	d107      	bne.n	8019394 <HAL_RNG_GenerateRandomNumber+0xd8>
    {
      /* Update the error code and status */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 8019384:	687b      	ldr	r3, [r7, #4]
 8019386:	2208      	movs	r2, #8
 8019388:	60da      	str	r2, [r3, #12]
      status = HAL_ERROR;
 801938a:	230f      	movs	r3, #15
 801938c:	18fb      	adds	r3, r7, r3
 801938e:	2201      	movs	r2, #1
 8019390:	701a      	strb	r2, [r3, #0]
 8019392:	e003      	b.n	801939c <HAL_RNG_GenerateRandomNumber+0xe0>
    }
    else /* No seed error */
    {
      *random32bit = hrng->RandomNumber;
 8019394:	687b      	ldr	r3, [r7, #4]
 8019396:	691a      	ldr	r2, [r3, #16]
 8019398:	683b      	ldr	r3, [r7, #0]
 801939a:	601a      	str	r2, [r3, #0]
    }
    hrng->State = HAL_RNG_STATE_READY;
 801939c:	687b      	ldr	r3, [r7, #4]
 801939e:	2201      	movs	r2, #1
 80193a0:	725a      	strb	r2, [r3, #9]
 80193a2:	e006      	b.n	80193b2 <HAL_RNG_GenerateRandomNumber+0xf6>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 80193a4:	687b      	ldr	r3, [r7, #4]
 80193a6:	2204      	movs	r2, #4
 80193a8:	60da      	str	r2, [r3, #12]
    status = HAL_ERROR;
 80193aa:	230f      	movs	r3, #15
 80193ac:	18fb      	adds	r3, r7, r3
 80193ae:	2201      	movs	r2, #1
 80193b0:	701a      	strb	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 80193b2:	687b      	ldr	r3, [r7, #4]
 80193b4:	2200      	movs	r2, #0
 80193b6:	721a      	strb	r2, [r3, #8]

  return status;
 80193b8:	230f      	movs	r3, #15
 80193ba:	18fb      	adds	r3, r7, r3
 80193bc:	781b      	ldrb	r3, [r3, #0]
}
 80193be:	0018      	movs	r0, r3
 80193c0:	46bd      	mov	sp, r7
 80193c2:	b004      	add	sp, #16
 80193c4:	bdb0      	pop	{r4, r5, r7, pc}

080193c6 <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 80193c6:	b580      	push	{r7, lr}
 80193c8:	b082      	sub	sp, #8
 80193ca:	af00      	add	r7, sp, #0
 80193cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 80193ce:	46c0      	nop			@ (mov r8, r8)
 80193d0:	46bd      	mov	sp, r7
 80193d2:	b002      	add	sp, #8
 80193d4:	bd80      	pop	{r7, pc}
	...

080193d8 <RNG_RecoverSeedError>:
  * @brief  RNG sequence to recover from a seed error
  * @param  hrng pointer to a RNG_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef RNG_RecoverSeedError(RNG_HandleTypeDef *hrng)
{
 80193d8:	b580      	push	{r7, lr}
 80193da:	b084      	sub	sp, #16
 80193dc:	af00      	add	r7, sp, #0
 80193de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80193e0:	2300      	movs	r3, #0
 80193e2:	60fb      	str	r3, [r7, #12]

  /*Check if seed error current status (SECS)is set */
  if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) == RESET)
 80193e4:	687b      	ldr	r3, [r7, #4]
 80193e6:	681b      	ldr	r3, [r3, #0]
 80193e8:	685b      	ldr	r3, [r3, #4]
 80193ea:	2204      	movs	r2, #4
 80193ec:	4013      	ands	r3, r2
 80193ee:	2b04      	cmp	r3, #4
 80193f0:	d008      	beq.n	8019404 <RNG_RecoverSeedError+0x2c>
  {
    /* RNG performed the reset automatically (auto-reset) */
    /* Clear bit SEIS */
    CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 80193f2:	687b      	ldr	r3, [r7, #4]
 80193f4:	681b      	ldr	r3, [r3, #0]
 80193f6:	685a      	ldr	r2, [r3, #4]
 80193f8:	687b      	ldr	r3, [r7, #4]
 80193fa:	681b      	ldr	r3, [r3, #0]
 80193fc:	2140      	movs	r1, #64	@ 0x40
 80193fe:	438a      	bics	r2, r1
 8019400:	605a      	str	r2, [r3, #4]
 8019402:	e064      	b.n	80194ce <RNG_RecoverSeedError+0xf6>
  }
  else  /* Sequence to fully recover from a seed error*/
  {
    /* Writing bit CONDRST=1*/
    SET_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 8019404:	687b      	ldr	r3, [r7, #4]
 8019406:	681b      	ldr	r3, [r3, #0]
 8019408:	681a      	ldr	r2, [r3, #0]
 801940a:	687b      	ldr	r3, [r7, #4]
 801940c:	681b      	ldr	r3, [r3, #0]
 801940e:	2180      	movs	r1, #128	@ 0x80
 8019410:	05c9      	lsls	r1, r1, #23
 8019412:	430a      	orrs	r2, r1
 8019414:	601a      	str	r2, [r3, #0]
    /* Writing bit CONDRST=0*/
    CLEAR_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 8019416:	687b      	ldr	r3, [r7, #4]
 8019418:	681b      	ldr	r3, [r3, #0]
 801941a:	681a      	ldr	r2, [r3, #0]
 801941c:	687b      	ldr	r3, [r7, #4]
 801941e:	681b      	ldr	r3, [r3, #0]
 8019420:	4931      	ldr	r1, [pc, #196]	@ (80194e8 <RNG_RecoverSeedError+0x110>)
 8019422:	400a      	ands	r2, r1
 8019424:	601a      	str	r2, [r3, #0]

    /* Wait for conditioning reset process to be completed */
    count = RNG_TIMEOUT_VALUE;
 8019426:	2304      	movs	r3, #4
 8019428:	60fb      	str	r3, [r7, #12]
    do
    {
      count-- ;
 801942a:	68fb      	ldr	r3, [r7, #12]
 801942c:	3b01      	subs	r3, #1
 801942e:	60fb      	str	r3, [r7, #12]
      if (count == 0U)
 8019430:	68fb      	ldr	r3, [r7, #12]
 8019432:	2b00      	cmp	r3, #0
 8019434:	d111      	bne.n	801945a <RNG_RecoverSeedError+0x82>
      {
        hrng->State = HAL_RNG_STATE_READY;
 8019436:	687b      	ldr	r3, [r7, #4]
 8019438:	2201      	movs	r2, #1
 801943a:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode |= HAL_RNG_ERROR_TIMEOUT;
 801943c:	687b      	ldr	r3, [r7, #4]
 801943e:	68db      	ldr	r3, [r3, #12]
 8019440:	2202      	movs	r2, #2
 8019442:	431a      	orrs	r2, r3
 8019444:	687b      	ldr	r3, [r7, #4]
 8019446:	60da      	str	r2, [r3, #12]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 8019448:	687b      	ldr	r3, [r7, #4]
 801944a:	2200      	movs	r2, #0
 801944c:	721a      	strb	r2, [r3, #8]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
        /* Call registered Error callback */
        hrng->ErrorCallback(hrng);
#else
        /* Call legacy weak Error callback */
        HAL_RNG_ErrorCallback(hrng);
 801944e:	687b      	ldr	r3, [r7, #4]
 8019450:	0018      	movs	r0, r3
 8019452:	f7ff ffb8 	bl	80193c6 <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
        return HAL_ERROR;
 8019456:	2301      	movs	r3, #1
 8019458:	e041      	b.n	80194de <RNG_RecoverSeedError+0x106>
      }
    } while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST));
 801945a:	687b      	ldr	r3, [r7, #4]
 801945c:	681b      	ldr	r3, [r3, #0]
 801945e:	681a      	ldr	r2, [r3, #0]
 8019460:	2380      	movs	r3, #128	@ 0x80
 8019462:	05db      	lsls	r3, r3, #23
 8019464:	401a      	ands	r2, r3
 8019466:	2380      	movs	r3, #128	@ 0x80
 8019468:	05db      	lsls	r3, r3, #23
 801946a:	429a      	cmp	r2, r3
 801946c:	d0dd      	beq.n	801942a <RNG_RecoverSeedError+0x52>

    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 801946e:	687b      	ldr	r3, [r7, #4]
 8019470:	681b      	ldr	r3, [r3, #0]
 8019472:	685b      	ldr	r3, [r3, #4]
 8019474:	2240      	movs	r2, #64	@ 0x40
 8019476:	4013      	ands	r3, r2
 8019478:	2b40      	cmp	r3, #64	@ 0x40
 801947a:	d107      	bne.n	801948c <RNG_RecoverSeedError+0xb4>
    {
      /* Clear bit SEIS */
      CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 801947c:	687b      	ldr	r3, [r7, #4]
 801947e:	681b      	ldr	r3, [r3, #0]
 8019480:	685a      	ldr	r2, [r3, #4]
 8019482:	687b      	ldr	r3, [r7, #4]
 8019484:	681b      	ldr	r3, [r3, #0]
 8019486:	2140      	movs	r1, #64	@ 0x40
 8019488:	438a      	bics	r2, r1
 801948a:	605a      	str	r2, [r3, #4]
    }

    /* Wait for SECS to be cleared */
    count = RNG_TIMEOUT_VALUE;
 801948c:	2304      	movs	r3, #4
 801948e:	60fb      	str	r3, [r7, #12]
    do
    {
      count-- ;
 8019490:	68fb      	ldr	r3, [r7, #12]
 8019492:	3b01      	subs	r3, #1
 8019494:	60fb      	str	r3, [r7, #12]
      if (count == 0U)
 8019496:	68fb      	ldr	r3, [r7, #12]
 8019498:	2b00      	cmp	r3, #0
 801949a:	d111      	bne.n	80194c0 <RNG_RecoverSeedError+0xe8>
      {
        hrng->State = HAL_RNG_STATE_READY;
 801949c:	687b      	ldr	r3, [r7, #4]
 801949e:	2201      	movs	r2, #1
 80194a0:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode |= HAL_RNG_ERROR_TIMEOUT;
 80194a2:	687b      	ldr	r3, [r7, #4]
 80194a4:	68db      	ldr	r3, [r3, #12]
 80194a6:	2202      	movs	r2, #2
 80194a8:	431a      	orrs	r2, r3
 80194aa:	687b      	ldr	r3, [r7, #4]
 80194ac:	60da      	str	r2, [r3, #12]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 80194ae:	687b      	ldr	r3, [r7, #4]
 80194b0:	2200      	movs	r2, #0
 80194b2:	721a      	strb	r2, [r3, #8]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
        /* Call registered Error callback */
        hrng->ErrorCallback(hrng);
#else
        /* Call legacy weak Error callback */
        HAL_RNG_ErrorCallback(hrng);
 80194b4:	687b      	ldr	r3, [r7, #4]
 80194b6:	0018      	movs	r0, r3
 80194b8:	f7ff ff85 	bl	80193c6 <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
        return HAL_ERROR;
 80194bc:	2301      	movs	r3, #1
 80194be:	e00e      	b.n	80194de <RNG_RecoverSeedError+0x106>
      }
    } while (HAL_IS_BIT_SET(hrng->Instance->SR, RNG_FLAG_SECS));
 80194c0:	687b      	ldr	r3, [r7, #4]
 80194c2:	681b      	ldr	r3, [r3, #0]
 80194c4:	685b      	ldr	r3, [r3, #4]
 80194c6:	2204      	movs	r2, #4
 80194c8:	4013      	ands	r3, r2
 80194ca:	2b04      	cmp	r3, #4
 80194cc:	d0e0      	beq.n	8019490 <RNG_RecoverSeedError+0xb8>
  }
  /* Update the error code */
  hrng->ErrorCode &= ~ HAL_RNG_ERROR_SEED;
 80194ce:	687b      	ldr	r3, [r7, #4]
 80194d0:	68db      	ldr	r3, [r3, #12]
 80194d2:	2208      	movs	r2, #8
 80194d4:	4393      	bics	r3, r2
 80194d6:	001a      	movs	r2, r3
 80194d8:	687b      	ldr	r3, [r7, #4]
 80194da:	60da      	str	r2, [r3, #12]
  return HAL_OK;
 80194dc:	2300      	movs	r3, #0
}
 80194de:	0018      	movs	r0, r3
 80194e0:	46bd      	mov	sp, r7
 80194e2:	b004      	add	sp, #16
 80194e4:	bd80      	pop	{r7, pc}
 80194e6:	46c0      	nop			@ (mov r8, r8)
 80194e8:	bfffffff 	.word	0xbfffffff

080194ec <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80194ec:	b580      	push	{r7, lr}
 80194ee:	b084      	sub	sp, #16
 80194f0:	af00      	add	r7, sp, #0
 80194f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80194f4:	210f      	movs	r1, #15
 80194f6:	187b      	adds	r3, r7, r1
 80194f8:	2201      	movs	r2, #1
 80194fa:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80194fc:	687b      	ldr	r3, [r7, #4]
 80194fe:	2b00      	cmp	r3, #0
 8019500:	d100      	bne.n	8019504 <HAL_RTC_Init+0x18>
 8019502:	e08b      	b.n	801961c <HAL_RTC_Init+0x130>
  {
    status = HAL_OK;
 8019504:	187b      	adds	r3, r7, r1
 8019506:	2200      	movs	r2, #0
 8019508:	701a      	strb	r2, [r3, #0]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 801950a:	687b      	ldr	r3, [r7, #4]
 801950c:	222d      	movs	r2, #45	@ 0x2d
 801950e:	5c9b      	ldrb	r3, [r3, r2]
 8019510:	b2db      	uxtb	r3, r3
 8019512:	2b00      	cmp	r3, #0
 8019514:	d107      	bne.n	8019526 <HAL_RTC_Init+0x3a>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8019516:	687b      	ldr	r3, [r7, #4]
 8019518:	222c      	movs	r2, #44	@ 0x2c
 801951a:	2100      	movs	r1, #0
 801951c:	5499      	strb	r1, [r3, r2]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 801951e:	687b      	ldr	r3, [r7, #4]
 8019520:	0018      	movs	r0, r3
 8019522:	f7eb fe5d 	bl	80051e0 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8019526:	687b      	ldr	r3, [r7, #4]
 8019528:	222d      	movs	r2, #45	@ 0x2d
 801952a:	2102      	movs	r1, #2
 801952c:	5499      	strb	r1, [r3, r2]

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801952e:	4b3f      	ldr	r3, [pc, #252]	@ (801962c <HAL_RTC_Init+0x140>)
 8019530:	22ca      	movs	r2, #202	@ 0xca
 8019532:	625a      	str	r2, [r3, #36]	@ 0x24
 8019534:	4b3d      	ldr	r3, [pc, #244]	@ (801962c <HAL_RTC_Init+0x140>)
 8019536:	2253      	movs	r2, #83	@ 0x53
 8019538:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 801953a:	687b      	ldr	r3, [r7, #4]
 801953c:	0018      	movs	r0, r3
 801953e:	f000 fc37 	bl	8019db0 <RTC_EnterInitMode>
 8019542:	1e03      	subs	r3, r0, #0
 8019544:	d00b      	beq.n	801955e <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8019546:	4b39      	ldr	r3, [pc, #228]	@ (801962c <HAL_RTC_Init+0x140>)
 8019548:	22ff      	movs	r2, #255	@ 0xff
 801954a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 801954c:	687b      	ldr	r3, [r7, #4]
 801954e:	222d      	movs	r2, #45	@ 0x2d
 8019550:	2104      	movs	r1, #4
 8019552:	5499      	strb	r1, [r3, r2]

      status = HAL_ERROR;
 8019554:	230f      	movs	r3, #15
 8019556:	18fb      	adds	r3, r7, r3
 8019558:	2201      	movs	r2, #1
 801955a:	701a      	strb	r2, [r3, #0]
 801955c:	e05e      	b.n	801961c <HAL_RTC_Init+0x130>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 801955e:	4b33      	ldr	r3, [pc, #204]	@ (801962c <HAL_RTC_Init+0x140>)
 8019560:	699a      	ldr	r2, [r3, #24]
 8019562:	4b32      	ldr	r3, [pc, #200]	@ (801962c <HAL_RTC_Init+0x140>)
 8019564:	4932      	ldr	r1, [pc, #200]	@ (8019630 <HAL_RTC_Init+0x144>)
 8019566:	400a      	ands	r2, r1
 8019568:	619a      	str	r2, [r3, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 801956a:	4b30      	ldr	r3, [pc, #192]	@ (801962c <HAL_RTC_Init+0x140>)
 801956c:	6999      	ldr	r1, [r3, #24]
 801956e:	687b      	ldr	r3, [r7, #4]
 8019570:	685a      	ldr	r2, [r3, #4]
 8019572:	687b      	ldr	r3, [r7, #4]
 8019574:	691b      	ldr	r3, [r3, #16]
 8019576:	431a      	orrs	r2, r3
 8019578:	687b      	ldr	r3, [r7, #4]
 801957a:	699b      	ldr	r3, [r3, #24]
 801957c:	431a      	orrs	r2, r3
 801957e:	4b2b      	ldr	r3, [pc, #172]	@ (801962c <HAL_RTC_Init+0x140>)
 8019580:	430a      	orrs	r2, r1
 8019582:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8019584:	687b      	ldr	r3, [r7, #4]
 8019586:	68d9      	ldr	r1, [r3, #12]
 8019588:	687b      	ldr	r3, [r7, #4]
 801958a:	689b      	ldr	r3, [r3, #8]
 801958c:	041a      	lsls	r2, r3, #16
 801958e:	4b27      	ldr	r3, [pc, #156]	@ (801962c <HAL_RTC_Init+0x140>)
 8019590:	430a      	orrs	r2, r1
 8019592:	611a      	str	r2, [r3, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8019594:	4b25      	ldr	r3, [pc, #148]	@ (801962c <HAL_RTC_Init+0x140>)
 8019596:	68db      	ldr	r3, [r3, #12]
 8019598:	4a26      	ldr	r2, [pc, #152]	@ (8019634 <HAL_RTC_Init+0x148>)
 801959a:	4013      	ands	r3, r2
 801959c:	0019      	movs	r1, r3
 801959e:	687b      	ldr	r3, [r7, #4]
 80195a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80195a2:	687b      	ldr	r3, [r7, #4]
 80195a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80195a6:	431a      	orrs	r2, r3
 80195a8:	4b20      	ldr	r3, [pc, #128]	@ (801962c <HAL_RTC_Init+0x140>)
 80195aa:	430a      	orrs	r2, r1
 80195ac:	60da      	str	r2, [r3, #12]

      /* Exit Initialization mode */
      CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80195ae:	4b1f      	ldr	r3, [pc, #124]	@ (801962c <HAL_RTC_Init+0x140>)
 80195b0:	68da      	ldr	r2, [r3, #12]
 80195b2:	4b1e      	ldr	r3, [pc, #120]	@ (801962c <HAL_RTC_Init+0x140>)
 80195b4:	2180      	movs	r1, #128	@ 0x80
 80195b6:	438a      	bics	r2, r1
 80195b8:	60da      	str	r2, [r3, #12]

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80195ba:	4b1c      	ldr	r3, [pc, #112]	@ (801962c <HAL_RTC_Init+0x140>)
 80195bc:	699b      	ldr	r3, [r3, #24]
 80195be:	2220      	movs	r2, #32
 80195c0:	4013      	ands	r3, r2
 80195c2:	d110      	bne.n	80195e6 <HAL_RTC_Init+0xfa>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80195c4:	687b      	ldr	r3, [r7, #4]
 80195c6:	0018      	movs	r0, r3
 80195c8:	f000 fbcc 	bl	8019d64 <HAL_RTC_WaitForSynchro>
 80195cc:	1e03      	subs	r3, r0, #0
 80195ce:	d00a      	beq.n	80195e6 <HAL_RTC_Init+0xfa>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80195d0:	4b16      	ldr	r3, [pc, #88]	@ (801962c <HAL_RTC_Init+0x140>)
 80195d2:	22ff      	movs	r2, #255	@ 0xff
 80195d4:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 80195d6:	687b      	ldr	r3, [r7, #4]
 80195d8:	222d      	movs	r2, #45	@ 0x2d
 80195da:	2104      	movs	r1, #4
 80195dc:	5499      	strb	r1, [r3, r2]
          status = HAL_ERROR;
 80195de:	230f      	movs	r3, #15
 80195e0:	18fb      	adds	r3, r7, r3
 80195e2:	2201      	movs	r2, #1
 80195e4:	701a      	strb	r2, [r3, #0]
        }
      }

      if (status == HAL_OK)
 80195e6:	230f      	movs	r3, #15
 80195e8:	18fb      	adds	r3, r7, r3
 80195ea:	781b      	ldrb	r3, [r3, #0]
 80195ec:	2b00      	cmp	r3, #0
 80195ee:	d115      	bne.n	801961c <HAL_RTC_Init+0x130>
      {
        MODIFY_REG(RTC->CR, \
 80195f0:	4b0e      	ldr	r3, [pc, #56]	@ (801962c <HAL_RTC_Init+0x140>)
 80195f2:	699b      	ldr	r3, [r3, #24]
 80195f4:	00db      	lsls	r3, r3, #3
 80195f6:	08d9      	lsrs	r1, r3, #3
 80195f8:	687b      	ldr	r3, [r7, #4]
 80195fa:	6a1a      	ldr	r2, [r3, #32]
 80195fc:	687b      	ldr	r3, [r7, #4]
 80195fe:	69db      	ldr	r3, [r3, #28]
 8019600:	431a      	orrs	r2, r3
 8019602:	687b      	ldr	r3, [r7, #4]
 8019604:	695b      	ldr	r3, [r3, #20]
 8019606:	431a      	orrs	r2, r3
 8019608:	4b08      	ldr	r3, [pc, #32]	@ (801962c <HAL_RTC_Init+0x140>)
 801960a:	430a      	orrs	r2, r1
 801960c:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801960e:	4b07      	ldr	r3, [pc, #28]	@ (801962c <HAL_RTC_Init+0x140>)
 8019610:	22ff      	movs	r2, #255	@ 0xff
 8019612:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8019614:	687b      	ldr	r3, [r7, #4]
 8019616:	222d      	movs	r2, #45	@ 0x2d
 8019618:	2101      	movs	r1, #1
 801961a:	5499      	strb	r1, [r3, r2]
      }
    }
  }

  return status;
 801961c:	230f      	movs	r3, #15
 801961e:	18fb      	adds	r3, r7, r3
 8019620:	781b      	ldrb	r3, [r3, #0]
}
 8019622:	0018      	movs	r0, r3
 8019624:	46bd      	mov	sp, r7
 8019626:	b004      	add	sp, #16
 8019628:	bd80      	pop	{r7, pc}
 801962a:	46c0      	nop			@ (mov r8, r8)
 801962c:	40002800 	.word	0x40002800
 8019630:	fb8fffbf 	.word	0xfb8fffbf
 8019634:	ffffe0ff 	.word	0xffffe0ff

08019638 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8019638:	b590      	push	{r4, r7, lr}
 801963a:	b087      	sub	sp, #28
 801963c:	af00      	add	r7, sp, #0
 801963e:	60f8      	str	r0, [r7, #12]
 8019640:	60b9      	str	r1, [r7, #8]
 8019642:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif /* USE_FULL_ASSERT */

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8019644:	68fb      	ldr	r3, [r7, #12]
 8019646:	222c      	movs	r2, #44	@ 0x2c
 8019648:	5c9b      	ldrb	r3, [r3, r2]
 801964a:	2b01      	cmp	r3, #1
 801964c:	d101      	bne.n	8019652 <HAL_RTC_SetTime+0x1a>
 801964e:	2302      	movs	r3, #2
 8019650:	e0a7      	b.n	80197a2 <HAL_RTC_SetTime+0x16a>
 8019652:	68fb      	ldr	r3, [r7, #12]
 8019654:	222c      	movs	r2, #44	@ 0x2c
 8019656:	2101      	movs	r1, #1
 8019658:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 801965a:	68fb      	ldr	r3, [r7, #12]
 801965c:	222d      	movs	r2, #45	@ 0x2d
 801965e:	2102      	movs	r1, #2
 8019660:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8019662:	4b52      	ldr	r3, [pc, #328]	@ (80197ac <HAL_RTC_SetTime+0x174>)
 8019664:	22ca      	movs	r2, #202	@ 0xca
 8019666:	625a      	str	r2, [r3, #36]	@ 0x24
 8019668:	4b50      	ldr	r3, [pc, #320]	@ (80197ac <HAL_RTC_SetTime+0x174>)
 801966a:	2253      	movs	r2, #83	@ 0x53
 801966c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 801966e:	68fb      	ldr	r3, [r7, #12]
 8019670:	0018      	movs	r0, r3
 8019672:	f000 fb9d 	bl	8019db0 <RTC_EnterInitMode>
 8019676:	1e03      	subs	r3, r0, #0
 8019678:	d00c      	beq.n	8019694 <HAL_RTC_SetTime+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801967a:	4b4c      	ldr	r3, [pc, #304]	@ (80197ac <HAL_RTC_SetTime+0x174>)
 801967c:	22ff      	movs	r2, #255	@ 0xff
 801967e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8019680:	68fb      	ldr	r3, [r7, #12]
 8019682:	222d      	movs	r2, #45	@ 0x2d
 8019684:	2104      	movs	r1, #4
 8019686:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8019688:	68fb      	ldr	r3, [r7, #12]
 801968a:	222c      	movs	r2, #44	@ 0x2c
 801968c:	2100      	movs	r1, #0
 801968e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8019690:	2301      	movs	r3, #1
 8019692:	e086      	b.n	80197a2 <HAL_RTC_SetTime+0x16a>
  }
  else
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 8019694:	4b45      	ldr	r3, [pc, #276]	@ (80197ac <HAL_RTC_SetTime+0x174>)
 8019696:	68da      	ldr	r2, [r3, #12]
 8019698:	23c0      	movs	r3, #192	@ 0xc0
 801969a:	009b      	lsls	r3, r3, #2
 801969c:	401a      	ands	r2, r3
 801969e:	2380      	movs	r3, #128	@ 0x80
 80196a0:	005b      	lsls	r3, r3, #1
 80196a2:	429a      	cmp	r2, r3
 80196a4:	d053      	beq.n	801974e <HAL_RTC_SetTime+0x116>
    {
      if (Format == RTC_FORMAT_BIN)
 80196a6:	687b      	ldr	r3, [r7, #4]
 80196a8:	2b00      	cmp	r3, #0
 80196aa:	d124      	bne.n	80196f6 <HAL_RTC_SetTime+0xbe>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80196ac:	4b3f      	ldr	r3, [pc, #252]	@ (80197ac <HAL_RTC_SetTime+0x174>)
 80196ae:	699b      	ldr	r3, [r3, #24]
 80196b0:	2240      	movs	r2, #64	@ 0x40
 80196b2:	4013      	ands	r3, r2
 80196b4:	d102      	bne.n	80196bc <HAL_RTC_SetTime+0x84>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 80196b6:	68bb      	ldr	r3, [r7, #8]
 80196b8:	2200      	movs	r2, #0
 80196ba:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80196bc:	68bb      	ldr	r3, [r7, #8]
 80196be:	781b      	ldrb	r3, [r3, #0]
 80196c0:	0018      	movs	r0, r3
 80196c2:	f000 fba1 	bl	8019e08 <RTC_ByteToBcd2>
 80196c6:	0003      	movs	r3, r0
 80196c8:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80196ca:	68bb      	ldr	r3, [r7, #8]
 80196cc:	785b      	ldrb	r3, [r3, #1]
 80196ce:	0018      	movs	r0, r3
 80196d0:	f000 fb9a 	bl	8019e08 <RTC_ByteToBcd2>
 80196d4:	0003      	movs	r3, r0
 80196d6:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80196d8:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80196da:	68bb      	ldr	r3, [r7, #8]
 80196dc:	789b      	ldrb	r3, [r3, #2]
 80196de:	0018      	movs	r0, r3
 80196e0:	f000 fb92 	bl	8019e08 <RTC_ByteToBcd2>
 80196e4:	0003      	movs	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80196e6:	0022      	movs	r2, r4
 80196e8:	431a      	orrs	r2, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80196ea:	68bb      	ldr	r3, [r7, #8]
 80196ec:	78db      	ldrb	r3, [r3, #3]
 80196ee:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80196f0:	4313      	orrs	r3, r2
 80196f2:	617b      	str	r3, [r7, #20]
 80196f4:	e016      	b.n	8019724 <HAL_RTC_SetTime+0xec>

      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80196f6:	4b2d      	ldr	r3, [pc, #180]	@ (80197ac <HAL_RTC_SetTime+0x174>)
 80196f8:	699b      	ldr	r3, [r3, #24]
 80196fa:	2240      	movs	r2, #64	@ 0x40
 80196fc:	4013      	ands	r3, r2
 80196fe:	d102      	bne.n	8019706 <HAL_RTC_SetTime+0xce>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 8019700:	68bb      	ldr	r3, [r7, #8]
 8019702:	2200      	movs	r2, #0
 8019704:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8019706:	68bb      	ldr	r3, [r7, #8]
 8019708:	781b      	ldrb	r3, [r3, #0]
 801970a:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 801970c:	68bb      	ldr	r3, [r7, #8]
 801970e:	785b      	ldrb	r3, [r3, #1]
 8019710:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8019712:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8019714:	68ba      	ldr	r2, [r7, #8]
 8019716:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8019718:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 801971a:	68bb      	ldr	r3, [r7, #8]
 801971c:	78db      	ldrb	r3, [r3, #3]
 801971e:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8019720:	4313      	orrs	r3, r2
 8019722:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 8019724:	4b21      	ldr	r3, [pc, #132]	@ (80197ac <HAL_RTC_SetTime+0x174>)
 8019726:	697a      	ldr	r2, [r7, #20]
 8019728:	4921      	ldr	r1, [pc, #132]	@ (80197b0 <HAL_RTC_SetTime+0x178>)
 801972a:	400a      	ands	r2, r1
 801972c:	601a      	str	r2, [r3, #0]

      /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 801972e:	4b1f      	ldr	r3, [pc, #124]	@ (80197ac <HAL_RTC_SetTime+0x174>)
 8019730:	699a      	ldr	r2, [r3, #24]
 8019732:	4b1e      	ldr	r3, [pc, #120]	@ (80197ac <HAL_RTC_SetTime+0x174>)
 8019734:	491f      	ldr	r1, [pc, #124]	@ (80197b4 <HAL_RTC_SetTime+0x17c>)
 8019736:	400a      	ands	r2, r1
 8019738:	619a      	str	r2, [r3, #24]

      /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 801973a:	4b1c      	ldr	r3, [pc, #112]	@ (80197ac <HAL_RTC_SetTime+0x174>)
 801973c:	6999      	ldr	r1, [r3, #24]
 801973e:	68bb      	ldr	r3, [r7, #8]
 8019740:	68da      	ldr	r2, [r3, #12]
 8019742:	68bb      	ldr	r3, [r7, #8]
 8019744:	691b      	ldr	r3, [r3, #16]
 8019746:	431a      	orrs	r2, r3
 8019748:	4b18      	ldr	r3, [pc, #96]	@ (80197ac <HAL_RTC_SetTime+0x174>)
 801974a:	430a      	orrs	r2, r1
 801974c:	619a      	str	r2, [r3, #24]
    }

    /* Exit Initialization mode */
    CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 801974e:	4b17      	ldr	r3, [pc, #92]	@ (80197ac <HAL_RTC_SetTime+0x174>)
 8019750:	68da      	ldr	r2, [r3, #12]
 8019752:	4b16      	ldr	r3, [pc, #88]	@ (80197ac <HAL_RTC_SetTime+0x174>)
 8019754:	2180      	movs	r1, #128	@ 0x80
 8019756:	438a      	bics	r2, r1
 8019758:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 801975a:	4b14      	ldr	r3, [pc, #80]	@ (80197ac <HAL_RTC_SetTime+0x174>)
 801975c:	699b      	ldr	r3, [r3, #24]
 801975e:	2220      	movs	r2, #32
 8019760:	4013      	ands	r3, r2
 8019762:	d112      	bne.n	801978a <HAL_RTC_SetTime+0x152>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8019764:	68fb      	ldr	r3, [r7, #12]
 8019766:	0018      	movs	r0, r3
 8019768:	f000 fafc 	bl	8019d64 <HAL_RTC_WaitForSynchro>
 801976c:	1e03      	subs	r3, r0, #0
 801976e:	d00c      	beq.n	801978a <HAL_RTC_SetTime+0x152>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8019770:	4b0e      	ldr	r3, [pc, #56]	@ (80197ac <HAL_RTC_SetTime+0x174>)
 8019772:	22ff      	movs	r2, #255	@ 0xff
 8019774:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8019776:	68fb      	ldr	r3, [r7, #12]
 8019778:	222d      	movs	r2, #45	@ 0x2d
 801977a:	2104      	movs	r1, #4
 801977c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 801977e:	68fb      	ldr	r3, [r7, #12]
 8019780:	222c      	movs	r2, #44	@ 0x2c
 8019782:	2100      	movs	r1, #0
 8019784:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8019786:	2301      	movs	r3, #1
 8019788:	e00b      	b.n	80197a2 <HAL_RTC_SetTime+0x16a>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801978a:	4b08      	ldr	r3, [pc, #32]	@ (80197ac <HAL_RTC_SetTime+0x174>)
 801978c:	22ff      	movs	r2, #255	@ 0xff
 801978e:	625a      	str	r2, [r3, #36]	@ 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8019790:	68fb      	ldr	r3, [r7, #12]
 8019792:	222d      	movs	r2, #45	@ 0x2d
 8019794:	2101      	movs	r1, #1
 8019796:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hrtc);
 8019798:	68fb      	ldr	r3, [r7, #12]
 801979a:	222c      	movs	r2, #44	@ 0x2c
 801979c:	2100      	movs	r1, #0
 801979e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80197a0:	2300      	movs	r3, #0
  }
}
 80197a2:	0018      	movs	r0, r3
 80197a4:	46bd      	mov	sp, r7
 80197a6:	b007      	add	sp, #28
 80197a8:	bd90      	pop	{r4, r7, pc}
 80197aa:	46c0      	nop			@ (mov r8, r8)
 80197ac:	40002800 	.word	0x40002800
 80197b0:	007f7f7f 	.word	0x007f7f7f
 80197b4:	fffbffff 	.word	0xfffbffff

080197b8 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(const RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80197b8:	b580      	push	{r7, lr}
 80197ba:	b086      	sub	sp, #24
 80197bc:	af00      	add	r7, sp, #0
 80197be:	60f8      	str	r0, [r7, #12]
 80197c0:	60b9      	str	r1, [r7, #8]
 80197c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg;

  UNUSED(hrtc);
  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = READ_REG(RTC->SSR);
 80197c4:	4b2c      	ldr	r3, [pc, #176]	@ (8019878 <HAL_RTC_GetTime+0xc0>)
 80197c6:	689a      	ldr	r2, [r3, #8]
 80197c8:	68bb      	ldr	r3, [r7, #8]
 80197ca:	605a      	str	r2, [r3, #4]

  if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 80197cc:	4b2a      	ldr	r3, [pc, #168]	@ (8019878 <HAL_RTC_GetTime+0xc0>)
 80197ce:	68da      	ldr	r2, [r3, #12]
 80197d0:	23c0      	movs	r3, #192	@ 0xc0
 80197d2:	009b      	lsls	r3, r3, #2
 80197d4:	401a      	ands	r2, r3
 80197d6:	2380      	movs	r3, #128	@ 0x80
 80197d8:	005b      	lsls	r3, r3, #1
 80197da:	429a      	cmp	r2, r3
 80197dc:	d047      	beq.n	801986e <HAL_RTC_GetTime+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RTC_FORMAT(Format));

    /* Get SecondFraction structure field from the corresponding register field */
    sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
 80197de:	4b26      	ldr	r3, [pc, #152]	@ (8019878 <HAL_RTC_GetTime+0xc0>)
 80197e0:	691b      	ldr	r3, [r3, #16]
 80197e2:	045b      	lsls	r3, r3, #17
 80197e4:	0c5a      	lsrs	r2, r3, #17
 80197e6:	68bb      	ldr	r3, [r7, #8]
 80197e8:	609a      	str	r2, [r3, #8]

    /* Get the TR register */
    tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
 80197ea:	4b23      	ldr	r3, [pc, #140]	@ (8019878 <HAL_RTC_GetTime+0xc0>)
 80197ec:	681b      	ldr	r3, [r3, #0]
 80197ee:	4a23      	ldr	r2, [pc, #140]	@ (801987c <HAL_RTC_GetTime+0xc4>)
 80197f0:	4013      	ands	r3, r2
 80197f2:	617b      	str	r3, [r7, #20]

    /* Fill the structure fields with the read parameters */
    sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80197f4:	697b      	ldr	r3, [r7, #20]
 80197f6:	0c1b      	lsrs	r3, r3, #16
 80197f8:	b2db      	uxtb	r3, r3
 80197fa:	223f      	movs	r2, #63	@ 0x3f
 80197fc:	4013      	ands	r3, r2
 80197fe:	b2da      	uxtb	r2, r3
 8019800:	68bb      	ldr	r3, [r7, #8]
 8019802:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8019804:	697b      	ldr	r3, [r7, #20]
 8019806:	0a1b      	lsrs	r3, r3, #8
 8019808:	b2db      	uxtb	r3, r3
 801980a:	227f      	movs	r2, #127	@ 0x7f
 801980c:	4013      	ands	r3, r2
 801980e:	b2da      	uxtb	r2, r3
 8019810:	68bb      	ldr	r3, [r7, #8]
 8019812:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8019814:	697b      	ldr	r3, [r7, #20]
 8019816:	b2db      	uxtb	r3, r3
 8019818:	227f      	movs	r2, #127	@ 0x7f
 801981a:	4013      	ands	r3, r2
 801981c:	b2da      	uxtb	r2, r3
 801981e:	68bb      	ldr	r3, [r7, #8]
 8019820:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8019822:	697b      	ldr	r3, [r7, #20]
 8019824:	0d9b      	lsrs	r3, r3, #22
 8019826:	b2db      	uxtb	r3, r3
 8019828:	2201      	movs	r2, #1
 801982a:	4013      	ands	r3, r2
 801982c:	b2da      	uxtb	r2, r3
 801982e:	68bb      	ldr	r3, [r7, #8]
 8019830:	70da      	strb	r2, [r3, #3]

    /* Check the input parameters format */
    if (Format == RTC_FORMAT_BIN)
 8019832:	687b      	ldr	r3, [r7, #4]
 8019834:	2b00      	cmp	r3, #0
 8019836:	d11a      	bne.n	801986e <HAL_RTC_GetTime+0xb6>
    {
      /* Convert the time structure parameters to Binary format */
      sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8019838:	68bb      	ldr	r3, [r7, #8]
 801983a:	781b      	ldrb	r3, [r3, #0]
 801983c:	0018      	movs	r0, r3
 801983e:	f000 fb0b 	bl	8019e58 <RTC_Bcd2ToByte>
 8019842:	0003      	movs	r3, r0
 8019844:	001a      	movs	r2, r3
 8019846:	68bb      	ldr	r3, [r7, #8]
 8019848:	701a      	strb	r2, [r3, #0]
      sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 801984a:	68bb      	ldr	r3, [r7, #8]
 801984c:	785b      	ldrb	r3, [r3, #1]
 801984e:	0018      	movs	r0, r3
 8019850:	f000 fb02 	bl	8019e58 <RTC_Bcd2ToByte>
 8019854:	0003      	movs	r3, r0
 8019856:	001a      	movs	r2, r3
 8019858:	68bb      	ldr	r3, [r7, #8]
 801985a:	705a      	strb	r2, [r3, #1]
      sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 801985c:	68bb      	ldr	r3, [r7, #8]
 801985e:	789b      	ldrb	r3, [r3, #2]
 8019860:	0018      	movs	r0, r3
 8019862:	f000 faf9 	bl	8019e58 <RTC_Bcd2ToByte>
 8019866:	0003      	movs	r3, r0
 8019868:	001a      	movs	r2, r3
 801986a:	68bb      	ldr	r3, [r7, #8]
 801986c:	709a      	strb	r2, [r3, #2]
    }
  }

  return HAL_OK;
 801986e:	2300      	movs	r3, #0
}
 8019870:	0018      	movs	r0, r3
 8019872:	46bd      	mov	sp, r7
 8019874:	b006      	add	sp, #24
 8019876:	bd80      	pop	{r7, pc}
 8019878:	40002800 	.word	0x40002800
 801987c:	007f7f7f 	.word	0x007f7f7f

08019880 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8019880:	b590      	push	{r4, r7, lr}
 8019882:	b087      	sub	sp, #28
 8019884:	af00      	add	r7, sp, #0
 8019886:	60f8      	str	r0, [r7, #12]
 8019888:	60b9      	str	r1, [r7, #8]
 801988a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 801988c:	68fb      	ldr	r3, [r7, #12]
 801988e:	222c      	movs	r2, #44	@ 0x2c
 8019890:	5c9b      	ldrb	r3, [r3, r2]
 8019892:	2b01      	cmp	r3, #1
 8019894:	d101      	bne.n	801989a <HAL_RTC_SetDate+0x1a>
 8019896:	2302      	movs	r3, #2
 8019898:	e090      	b.n	80199bc <HAL_RTC_SetDate+0x13c>
 801989a:	68fb      	ldr	r3, [r7, #12]
 801989c:	222c      	movs	r2, #44	@ 0x2c
 801989e:	2101      	movs	r1, #1
 80198a0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80198a2:	68fb      	ldr	r3, [r7, #12]
 80198a4:	222d      	movs	r2, #45	@ 0x2d
 80198a6:	2102      	movs	r1, #2
 80198a8:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80198aa:	687b      	ldr	r3, [r7, #4]
 80198ac:	2b00      	cmp	r3, #0
 80198ae:	d10e      	bne.n	80198ce <HAL_RTC_SetDate+0x4e>
 80198b0:	68bb      	ldr	r3, [r7, #8]
 80198b2:	785b      	ldrb	r3, [r3, #1]
 80198b4:	001a      	movs	r2, r3
 80198b6:	2310      	movs	r3, #16
 80198b8:	4013      	ands	r3, r2
 80198ba:	d008      	beq.n	80198ce <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80198bc:	68bb      	ldr	r3, [r7, #8]
 80198be:	785b      	ldrb	r3, [r3, #1]
 80198c0:	2210      	movs	r2, #16
 80198c2:	4393      	bics	r3, r2
 80198c4:	b2db      	uxtb	r3, r3
 80198c6:	330a      	adds	r3, #10
 80198c8:	b2da      	uxtb	r2, r3
 80198ca:	68bb      	ldr	r3, [r7, #8]
 80198cc:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80198ce:	687b      	ldr	r3, [r7, #4]
 80198d0:	2b00      	cmp	r3, #0
 80198d2:	d11c      	bne.n	801990e <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80198d4:	68bb      	ldr	r3, [r7, #8]
 80198d6:	78db      	ldrb	r3, [r3, #3]
 80198d8:	0018      	movs	r0, r3
 80198da:	f000 fa95 	bl	8019e08 <RTC_ByteToBcd2>
 80198de:	0003      	movs	r3, r0
 80198e0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80198e2:	68bb      	ldr	r3, [r7, #8]
 80198e4:	785b      	ldrb	r3, [r3, #1]
 80198e6:	0018      	movs	r0, r3
 80198e8:	f000 fa8e 	bl	8019e08 <RTC_ByteToBcd2>
 80198ec:	0003      	movs	r3, r0
 80198ee:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80198f0:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 80198f2:	68bb      	ldr	r3, [r7, #8]
 80198f4:	789b      	ldrb	r3, [r3, #2]
 80198f6:	0018      	movs	r0, r3
 80198f8:	f000 fa86 	bl	8019e08 <RTC_ByteToBcd2>
 80198fc:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80198fe:	0022      	movs	r2, r4
 8019900:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8019902:	68bb      	ldr	r3, [r7, #8]
 8019904:	781b      	ldrb	r3, [r3, #0]
 8019906:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8019908:	4313      	orrs	r3, r2
 801990a:	617b      	str	r3, [r7, #20]
 801990c:	e00e      	b.n	801992c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 801990e:	68bb      	ldr	r3, [r7, #8]
 8019910:	78db      	ldrb	r3, [r3, #3]
 8019912:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8019914:	68bb      	ldr	r3, [r7, #8]
 8019916:	785b      	ldrb	r3, [r3, #1]
 8019918:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 801991a:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 801991c:	68ba      	ldr	r2, [r7, #8]
 801991e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8019920:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8019922:	68bb      	ldr	r3, [r7, #8]
 8019924:	781b      	ldrb	r3, [r3, #0]
 8019926:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8019928:	4313      	orrs	r3, r2
 801992a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801992c:	4b25      	ldr	r3, [pc, #148]	@ (80199c4 <HAL_RTC_SetDate+0x144>)
 801992e:	22ca      	movs	r2, #202	@ 0xca
 8019930:	625a      	str	r2, [r3, #36]	@ 0x24
 8019932:	4b24      	ldr	r3, [pc, #144]	@ (80199c4 <HAL_RTC_SetDate+0x144>)
 8019934:	2253      	movs	r2, #83	@ 0x53
 8019936:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8019938:	68fb      	ldr	r3, [r7, #12]
 801993a:	0018      	movs	r0, r3
 801993c:	f000 fa38 	bl	8019db0 <RTC_EnterInitMode>
 8019940:	1e03      	subs	r3, r0, #0
 8019942:	d00c      	beq.n	801995e <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8019944:	4b1f      	ldr	r3, [pc, #124]	@ (80199c4 <HAL_RTC_SetDate+0x144>)
 8019946:	22ff      	movs	r2, #255	@ 0xff
 8019948:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 801994a:	68fb      	ldr	r3, [r7, #12]
 801994c:	222d      	movs	r2, #45	@ 0x2d
 801994e:	2104      	movs	r1, #4
 8019950:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8019952:	68fb      	ldr	r3, [r7, #12]
 8019954:	222c      	movs	r2, #44	@ 0x2c
 8019956:	2100      	movs	r1, #0
 8019958:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 801995a:	2301      	movs	r3, #1
 801995c:	e02e      	b.n	80199bc <HAL_RTC_SetDate+0x13c>
  }
  else
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 801995e:	4b19      	ldr	r3, [pc, #100]	@ (80199c4 <HAL_RTC_SetDate+0x144>)
 8019960:	697a      	ldr	r2, [r7, #20]
 8019962:	4919      	ldr	r1, [pc, #100]	@ (80199c8 <HAL_RTC_SetDate+0x148>)
 8019964:	400a      	ands	r2, r1
 8019966:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8019968:	4b16      	ldr	r3, [pc, #88]	@ (80199c4 <HAL_RTC_SetDate+0x144>)
 801996a:	68da      	ldr	r2, [r3, #12]
 801996c:	4b15      	ldr	r3, [pc, #84]	@ (80199c4 <HAL_RTC_SetDate+0x144>)
 801996e:	2180      	movs	r1, #128	@ 0x80
 8019970:	438a      	bics	r2, r1
 8019972:	60da      	str	r2, [r3, #12]

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8019974:	4b13      	ldr	r3, [pc, #76]	@ (80199c4 <HAL_RTC_SetDate+0x144>)
 8019976:	699b      	ldr	r3, [r3, #24]
 8019978:	2220      	movs	r2, #32
 801997a:	4013      	ands	r3, r2
 801997c:	d112      	bne.n	80199a4 <HAL_RTC_SetDate+0x124>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 801997e:	68fb      	ldr	r3, [r7, #12]
 8019980:	0018      	movs	r0, r3
 8019982:	f000 f9ef 	bl	8019d64 <HAL_RTC_WaitForSynchro>
 8019986:	1e03      	subs	r3, r0, #0
 8019988:	d00c      	beq.n	80199a4 <HAL_RTC_SetDate+0x124>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801998a:	4b0e      	ldr	r3, [pc, #56]	@ (80199c4 <HAL_RTC_SetDate+0x144>)
 801998c:	22ff      	movs	r2, #255	@ 0xff
 801998e:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8019990:	68fb      	ldr	r3, [r7, #12]
 8019992:	222d      	movs	r2, #45	@ 0x2d
 8019994:	2104      	movs	r1, #4
 8019996:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8019998:	68fb      	ldr	r3, [r7, #12]
 801999a:	222c      	movs	r2, #44	@ 0x2c
 801999c:	2100      	movs	r1, #0
 801999e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80199a0:	2301      	movs	r3, #1
 80199a2:	e00b      	b.n	80199bc <HAL_RTC_SetDate+0x13c>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80199a4:	4b07      	ldr	r3, [pc, #28]	@ (80199c4 <HAL_RTC_SetDate+0x144>)
 80199a6:	22ff      	movs	r2, #255	@ 0xff
 80199a8:	625a      	str	r2, [r3, #36]	@ 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80199aa:	68fb      	ldr	r3, [r7, #12]
 80199ac:	222d      	movs	r2, #45	@ 0x2d
 80199ae:	2101      	movs	r1, #1
 80199b0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80199b2:	68fb      	ldr	r3, [r7, #12]
 80199b4:	222c      	movs	r2, #44	@ 0x2c
 80199b6:	2100      	movs	r1, #0
 80199b8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80199ba:	2300      	movs	r3, #0
  }
}
 80199bc:	0018      	movs	r0, r3
 80199be:	46bd      	mov	sp, r7
 80199c0:	b007      	add	sp, #28
 80199c2:	bd90      	pop	{r4, r7, pc}
 80199c4:	40002800 	.word	0x40002800
 80199c8:	00ffff3f 	.word	0x00ffff3f

080199cc <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(const RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80199cc:	b580      	push	{r7, lr}
 80199ce:	b086      	sub	sp, #24
 80199d0:	af00      	add	r7, sp, #0
 80199d2:	60f8      	str	r0, [r7, #12]
 80199d4:	60b9      	str	r1, [r7, #8]
 80199d6:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
 80199d8:	4b21      	ldr	r3, [pc, #132]	@ (8019a60 <HAL_RTC_GetDate+0x94>)
 80199da:	685b      	ldr	r3, [r3, #4]
 80199dc:	4a21      	ldr	r2, [pc, #132]	@ (8019a64 <HAL_RTC_GetDate+0x98>)
 80199de:	4013      	ands	r3, r2
 80199e0:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80199e2:	697b      	ldr	r3, [r7, #20]
 80199e4:	0c1b      	lsrs	r3, r3, #16
 80199e6:	b2da      	uxtb	r2, r3
 80199e8:	68bb      	ldr	r3, [r7, #8]
 80199ea:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80199ec:	697b      	ldr	r3, [r7, #20]
 80199ee:	0a1b      	lsrs	r3, r3, #8
 80199f0:	b2db      	uxtb	r3, r3
 80199f2:	221f      	movs	r2, #31
 80199f4:	4013      	ands	r3, r2
 80199f6:	b2da      	uxtb	r2, r3
 80199f8:	68bb      	ldr	r3, [r7, #8]
 80199fa:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80199fc:	697b      	ldr	r3, [r7, #20]
 80199fe:	b2db      	uxtb	r3, r3
 8019a00:	223f      	movs	r2, #63	@ 0x3f
 8019a02:	4013      	ands	r3, r2
 8019a04:	b2da      	uxtb	r2, r3
 8019a06:	68bb      	ldr	r3, [r7, #8]
 8019a08:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8019a0a:	697b      	ldr	r3, [r7, #20]
 8019a0c:	0b5b      	lsrs	r3, r3, #13
 8019a0e:	b2db      	uxtb	r3, r3
 8019a10:	2207      	movs	r2, #7
 8019a12:	4013      	ands	r3, r2
 8019a14:	b2da      	uxtb	r2, r3
 8019a16:	68bb      	ldr	r3, [r7, #8]
 8019a18:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8019a1a:	687b      	ldr	r3, [r7, #4]
 8019a1c:	2b00      	cmp	r3, #0
 8019a1e:	d11a      	bne.n	8019a56 <HAL_RTC_GetDate+0x8a>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8019a20:	68bb      	ldr	r3, [r7, #8]
 8019a22:	78db      	ldrb	r3, [r3, #3]
 8019a24:	0018      	movs	r0, r3
 8019a26:	f000 fa17 	bl	8019e58 <RTC_Bcd2ToByte>
 8019a2a:	0003      	movs	r3, r0
 8019a2c:	001a      	movs	r2, r3
 8019a2e:	68bb      	ldr	r3, [r7, #8]
 8019a30:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8019a32:	68bb      	ldr	r3, [r7, #8]
 8019a34:	785b      	ldrb	r3, [r3, #1]
 8019a36:	0018      	movs	r0, r3
 8019a38:	f000 fa0e 	bl	8019e58 <RTC_Bcd2ToByte>
 8019a3c:	0003      	movs	r3, r0
 8019a3e:	001a      	movs	r2, r3
 8019a40:	68bb      	ldr	r3, [r7, #8]
 8019a42:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8019a44:	68bb      	ldr	r3, [r7, #8]
 8019a46:	789b      	ldrb	r3, [r3, #2]
 8019a48:	0018      	movs	r0, r3
 8019a4a:	f000 fa05 	bl	8019e58 <RTC_Bcd2ToByte>
 8019a4e:	0003      	movs	r3, r0
 8019a50:	001a      	movs	r2, r3
 8019a52:	68bb      	ldr	r3, [r7, #8]
 8019a54:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8019a56:	2300      	movs	r3, #0
}
 8019a58:	0018      	movs	r0, r3
 8019a5a:	46bd      	mov	sp, r7
 8019a5c:	b006      	add	sp, #24
 8019a5e:	bd80      	pop	{r7, pc}
 8019a60:	40002800 	.word	0x40002800
 8019a64:	00ffff3f 	.word	0x00ffff3f

08019a68 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8019a68:	b590      	push	{r4, r7, lr}
 8019a6a:	b087      	sub	sp, #28
 8019a6c:	af00      	add	r7, sp, #0
 8019a6e:	60f8      	str	r0, [r7, #12]
 8019a70:	60b9      	str	r1, [r7, #8]
 8019a72:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8019a74:	2300      	movs	r3, #0
 8019a76:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8019a78:	68fb      	ldr	r3, [r7, #12]
 8019a7a:	222c      	movs	r2, #44	@ 0x2c
 8019a7c:	5c9b      	ldrb	r3, [r3, r2]
 8019a7e:	2b01      	cmp	r3, #1
 8019a80:	d101      	bne.n	8019a86 <HAL_RTC_SetAlarm_IT+0x1e>
 8019a82:	2302      	movs	r3, #2
 8019a84:	e0f1      	b.n	8019c6a <HAL_RTC_SetAlarm_IT+0x202>
 8019a86:	68fb      	ldr	r3, [r7, #12]
 8019a88:	222c      	movs	r2, #44	@ 0x2c
 8019a8a:	2101      	movs	r1, #1
 8019a8c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8019a8e:	68fb      	ldr	r3, [r7, #12]
 8019a90:	222d      	movs	r2, #45	@ 0x2d
 8019a92:	2102      	movs	r1, #2
 8019a94:	5499      	strb	r1, [r3, r2]
                 (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif /* USE_FULL_ASSERT */

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8019a96:	4b77      	ldr	r3, [pc, #476]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019a98:	68da      	ldr	r2, [r3, #12]
 8019a9a:	23c0      	movs	r3, #192	@ 0xc0
 8019a9c:	009b      	lsls	r3, r3, #2
 8019a9e:	4013      	ands	r3, r2
 8019aa0:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8019aa2:	693a      	ldr	r2, [r7, #16]
 8019aa4:	2380      	movs	r3, #128	@ 0x80
 8019aa6:	005b      	lsls	r3, r3, #1
 8019aa8:	429a      	cmp	r2, r3
 8019aaa:	d05a      	beq.n	8019b62 <HAL_RTC_SetAlarm_IT+0xfa>
  {
    if (Format == RTC_FORMAT_BIN)
 8019aac:	687b      	ldr	r3, [r7, #4]
 8019aae:	2b00      	cmp	r3, #0
 8019ab0:	d135      	bne.n	8019b1e <HAL_RTC_SetAlarm_IT+0xb6>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8019ab2:	4b70      	ldr	r3, [pc, #448]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019ab4:	699b      	ldr	r3, [r3, #24]
 8019ab6:	2240      	movs	r2, #64	@ 0x40
 8019ab8:	4013      	ands	r3, r2
 8019aba:	d102      	bne.n	8019ac2 <HAL_RTC_SetAlarm_IT+0x5a>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8019abc:	68bb      	ldr	r3, [r7, #8]
 8019abe:	2200      	movs	r2, #0
 8019ac0:	70da      	strb	r2, [r3, #3]
      }
      else
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
      }
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8019ac2:	68bb      	ldr	r3, [r7, #8]
 8019ac4:	781b      	ldrb	r3, [r3, #0]
 8019ac6:	0018      	movs	r0, r3
 8019ac8:	f000 f99e 	bl	8019e08 <RTC_ByteToBcd2>
 8019acc:	0003      	movs	r3, r0
 8019ace:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8019ad0:	68bb      	ldr	r3, [r7, #8]
 8019ad2:	785b      	ldrb	r3, [r3, #1]
 8019ad4:	0018      	movs	r0, r3
 8019ad6:	f000 f997 	bl	8019e08 <RTC_ByteToBcd2>
 8019ada:	0003      	movs	r3, r0
 8019adc:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8019ade:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8019ae0:	68bb      	ldr	r3, [r7, #8]
 8019ae2:	789b      	ldrb	r3, [r3, #2]
 8019ae4:	0018      	movs	r0, r3
 8019ae6:	f000 f98f 	bl	8019e08 <RTC_ByteToBcd2>
 8019aea:	0003      	movs	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8019aec:	0022      	movs	r2, r4
 8019aee:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8019af0:	68bb      	ldr	r3, [r7, #8]
 8019af2:	78db      	ldrb	r3, [r3, #3]
 8019af4:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8019af6:	431a      	orrs	r2, r3
 8019af8:	0014      	movs	r4, r2
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8019afa:	68bb      	ldr	r3, [r7, #8]
 8019afc:	2224      	movs	r2, #36	@ 0x24
 8019afe:	5c9b      	ldrb	r3, [r3, r2]
 8019b00:	0018      	movs	r0, r3
 8019b02:	f000 f981 	bl	8019e08 <RTC_ByteToBcd2>
 8019b06:	0003      	movs	r3, r0
 8019b08:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8019b0a:	0022      	movs	r2, r4
 8019b0c:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8019b0e:	68bb      	ldr	r3, [r7, #8]
 8019b10:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8019b12:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8019b14:	68bb      	ldr	r3, [r7, #8]
 8019b16:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8019b18:	4313      	orrs	r3, r2
 8019b1a:	617b      	str	r3, [r7, #20]
 8019b1c:	e021      	b.n	8019b62 <HAL_RTC_SetAlarm_IT+0xfa>
    }
    else /* Format BCD */
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8019b1e:	4b55      	ldr	r3, [pc, #340]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019b20:	699b      	ldr	r3, [r3, #24]
 8019b22:	2240      	movs	r2, #64	@ 0x40
 8019b24:	4013      	ands	r3, r2
 8019b26:	d102      	bne.n	8019b2e <HAL_RTC_SetAlarm_IT+0xc6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8019b28:	68bb      	ldr	r3, [r7, #8]
 8019b2a:	2200      	movs	r2, #0
 8019b2c:	70da      	strb	r2, [r3, #3]
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
      }

#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8019b2e:	68bb      	ldr	r3, [r7, #8]
 8019b30:	781b      	ldrb	r3, [r3, #0]
 8019b32:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8019b34:	68bb      	ldr	r3, [r7, #8]
 8019b36:	785b      	ldrb	r3, [r3, #1]
 8019b38:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8019b3a:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8019b3c:	68ba      	ldr	r2, [r7, #8]
 8019b3e:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8019b40:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8019b42:	68bb      	ldr	r3, [r7, #8]
 8019b44:	78db      	ldrb	r3, [r3, #3]
 8019b46:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8019b48:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8019b4a:	68bb      	ldr	r3, [r7, #8]
 8019b4c:	2124      	movs	r1, #36	@ 0x24
 8019b4e:	5c5b      	ldrb	r3, [r3, r1]
 8019b50:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8019b52:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8019b54:	68bb      	ldr	r3, [r7, #8]
 8019b56:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8019b58:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8019b5a:	68bb      	ldr	r3, [r7, #8]
 8019b5c:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8019b5e:	4313      	orrs	r3, r2
 8019b60:	617b      	str	r3, [r7, #20]

    }
  }

  /* Configure the Alarm registers */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8019b62:	68bb      	ldr	r3, [r7, #8]
 8019b64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019b66:	2380      	movs	r3, #128	@ 0x80
 8019b68:	005b      	lsls	r3, r3, #1
 8019b6a:	429a      	cmp	r2, r3
 8019b6c:	d13a      	bne.n	8019be4 <HAL_RTC_SetAlarm_IT+0x17c>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8019b6e:	4b41      	ldr	r3, [pc, #260]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019b70:	699a      	ldr	r2, [r3, #24]
 8019b72:	4b40      	ldr	r3, [pc, #256]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019b74:	4940      	ldr	r1, [pc, #256]	@ (8019c78 <HAL_RTC_SetAlarm_IT+0x210>)
 8019b76:	400a      	ands	r2, r1
 8019b78:	619a      	str	r2, [r3, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8019b7a:	4b3e      	ldr	r3, [pc, #248]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019b7c:	2201      	movs	r2, #1
 8019b7e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8019b80:	693a      	ldr	r2, [r7, #16]
 8019b82:	2380      	movs	r3, #128	@ 0x80
 8019b84:	005b      	lsls	r3, r3, #1
 8019b86:	429a      	cmp	r2, r3
 8019b88:	d107      	bne.n	8019b9a <HAL_RTC_SetAlarm_IT+0x132>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8019b8a:	68bb      	ldr	r3, [r7, #8]
 8019b8c:	6999      	ldr	r1, [r3, #24]
 8019b8e:	68bb      	ldr	r3, [r7, #8]
 8019b90:	69da      	ldr	r2, [r3, #28]
 8019b92:	4b38      	ldr	r3, [pc, #224]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019b94:	430a      	orrs	r2, r1
 8019b96:	645a      	str	r2, [r3, #68]	@ 0x44
 8019b98:	e006      	b.n	8019ba8 <HAL_RTC_SetAlarm_IT+0x140>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8019b9a:	4b36      	ldr	r3, [pc, #216]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019b9c:	697a      	ldr	r2, [r7, #20]
 8019b9e:	641a      	str	r2, [r3, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8019ba0:	4a34      	ldr	r2, [pc, #208]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019ba2:	68bb      	ldr	r3, [r7, #8]
 8019ba4:	699b      	ldr	r3, [r3, #24]
 8019ba6:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8019ba8:	4a32      	ldr	r2, [pc, #200]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019baa:	68bb      	ldr	r3, [r7, #8]
 8019bac:	685b      	ldr	r3, [r3, #4]
 8019bae:	6713      	str	r3, [r2, #112]	@ 0x70

    if (sAlarm->FlagAutoClr == ALARM_FLAG_AUTOCLR_ENABLE)
 8019bb0:	68bb      	ldr	r3, [r7, #8]
 8019bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019bb4:	2b01      	cmp	r3, #1
 8019bb6:	d107      	bne.n	8019bc8 <HAL_RTC_SetAlarm_IT+0x160>
    {
      /* Configure the  Alarm A output clear */
      SET_BIT(RTC->CR, RTC_CR_ALRAFCLR);
 8019bb8:	4b2e      	ldr	r3, [pc, #184]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019bba:	699a      	ldr	r2, [r3, #24]
 8019bbc:	4b2d      	ldr	r3, [pc, #180]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019bbe:	2180      	movs	r1, #128	@ 0x80
 8019bc0:	0509      	lsls	r1, r1, #20
 8019bc2:	430a      	orrs	r2, r1
 8019bc4:	619a      	str	r2, [r3, #24]
 8019bc6:	e005      	b.n	8019bd4 <HAL_RTC_SetAlarm_IT+0x16c>
    }
    else
    {
      /* Disable the  Alarm A output clear*/
      CLEAR_BIT(RTC->CR, RTC_CR_ALRAFCLR);
 8019bc8:	4b2a      	ldr	r3, [pc, #168]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019bca:	699a      	ldr	r2, [r3, #24]
 8019bcc:	4b29      	ldr	r3, [pc, #164]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019bce:	492b      	ldr	r1, [pc, #172]	@ (8019c7c <HAL_RTC_SetAlarm_IT+0x214>)
 8019bd0:	400a      	ands	r2, r1
 8019bd2:	619a      	str	r2, [r3, #24]
    }

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8019bd4:	4b27      	ldr	r3, [pc, #156]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019bd6:	699a      	ldr	r2, [r3, #24]
 8019bd8:	4b26      	ldr	r3, [pc, #152]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019bda:	2188      	movs	r1, #136	@ 0x88
 8019bdc:	0149      	lsls	r1, r1, #5
 8019bde:	430a      	orrs	r2, r1
 8019be0:	619a      	str	r2, [r3, #24]
 8019be2:	e039      	b.n	8019c58 <HAL_RTC_SetAlarm_IT+0x1f0>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8019be4:	4b23      	ldr	r3, [pc, #140]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019be6:	699a      	ldr	r2, [r3, #24]
 8019be8:	4b22      	ldr	r3, [pc, #136]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019bea:	4925      	ldr	r1, [pc, #148]	@ (8019c80 <HAL_RTC_SetAlarm_IT+0x218>)
 8019bec:	400a      	ands	r2, r1
 8019bee:	619a      	str	r2, [r3, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8019bf0:	4b20      	ldr	r3, [pc, #128]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019bf2:	2202      	movs	r2, #2
 8019bf4:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8019bf6:	693a      	ldr	r2, [r7, #16]
 8019bf8:	2380      	movs	r3, #128	@ 0x80
 8019bfa:	005b      	lsls	r3, r3, #1
 8019bfc:	429a      	cmp	r2, r3
 8019bfe:	d107      	bne.n	8019c10 <HAL_RTC_SetAlarm_IT+0x1a8>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8019c00:	68bb      	ldr	r3, [r7, #8]
 8019c02:	6999      	ldr	r1, [r3, #24]
 8019c04:	68bb      	ldr	r3, [r7, #8]
 8019c06:	69da      	ldr	r2, [r3, #28]
 8019c08:	4b1a      	ldr	r3, [pc, #104]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019c0a:	430a      	orrs	r2, r1
 8019c0c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8019c0e:	e006      	b.n	8019c1e <HAL_RTC_SetAlarm_IT+0x1b6>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8019c10:	4b18      	ldr	r3, [pc, #96]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019c12:	697a      	ldr	r2, [r7, #20]
 8019c14:	649a      	str	r2, [r3, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8019c16:	4a17      	ldr	r2, [pc, #92]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019c18:	68bb      	ldr	r3, [r7, #8]
 8019c1a:	699b      	ldr	r3, [r3, #24]
 8019c1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8019c1e:	4a15      	ldr	r2, [pc, #84]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019c20:	68bb      	ldr	r3, [r7, #8]
 8019c22:	685b      	ldr	r3, [r3, #4]
 8019c24:	6753      	str	r3, [r2, #116]	@ 0x74

    if (sAlarm->FlagAutoClr == ALARM_FLAG_AUTOCLR_ENABLE)
 8019c26:	68bb      	ldr	r3, [r7, #8]
 8019c28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019c2a:	2b01      	cmp	r3, #1
 8019c2c:	d107      	bne.n	8019c3e <HAL_RTC_SetAlarm_IT+0x1d6>
    {
      /* Configure the  Alarm B Output clear */
      SET_BIT(RTC->CR, RTC_CR_ALRBFCLR);
 8019c2e:	4b11      	ldr	r3, [pc, #68]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019c30:	699a      	ldr	r2, [r3, #24]
 8019c32:	4b10      	ldr	r3, [pc, #64]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019c34:	2180      	movs	r1, #128	@ 0x80
 8019c36:	0549      	lsls	r1, r1, #21
 8019c38:	430a      	orrs	r2, r1
 8019c3a:	619a      	str	r2, [r3, #24]
 8019c3c:	e005      	b.n	8019c4a <HAL_RTC_SetAlarm_IT+0x1e2>

    }
    else
    {
      /* Disable the  Alarm B Output clear */
      CLEAR_BIT(RTC->CR, RTC_CR_ALRBFCLR);
 8019c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019c40:	699a      	ldr	r2, [r3, #24]
 8019c42:	4b0c      	ldr	r3, [pc, #48]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019c44:	490f      	ldr	r1, [pc, #60]	@ (8019c84 <HAL_RTC_SetAlarm_IT+0x21c>)
 8019c46:	400a      	ands	r2, r1
 8019c48:	619a      	str	r2, [r3, #24]
    }

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8019c4a:	4b0a      	ldr	r3, [pc, #40]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019c4c:	699a      	ldr	r2, [r3, #24]
 8019c4e:	4b09      	ldr	r3, [pc, #36]	@ (8019c74 <HAL_RTC_SetAlarm_IT+0x20c>)
 8019c50:	2188      	movs	r1, #136	@ 0x88
 8019c52:	0189      	lsls	r1, r1, #6
 8019c54:	430a      	orrs	r2, r1
 8019c56:	619a      	str	r2, [r3, #24]
  }

  hrtc->State = HAL_RTC_STATE_READY;
 8019c58:	68fb      	ldr	r3, [r7, #12]
 8019c5a:	222d      	movs	r2, #45	@ 0x2d
 8019c5c:	2101      	movs	r1, #1
 8019c5e:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8019c60:	68fb      	ldr	r3, [r7, #12]
 8019c62:	222c      	movs	r2, #44	@ 0x2c
 8019c64:	2100      	movs	r1, #0
 8019c66:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8019c68:	2300      	movs	r3, #0
}
 8019c6a:	0018      	movs	r0, r3
 8019c6c:	46bd      	mov	sp, r7
 8019c6e:	b007      	add	sp, #28
 8019c70:	bd90      	pop	{r4, r7, pc}
 8019c72:	46c0      	nop			@ (mov r8, r8)
 8019c74:	40002800 	.word	0x40002800
 8019c78:	ffffeeff 	.word	0xffffeeff
 8019c7c:	f7ffffff 	.word	0xf7ffffff
 8019c80:	ffffddff 	.word	0xffffddff
 8019c84:	efffffff 	.word	0xefffffff

08019c88 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8019c88:	b580      	push	{r7, lr}
 8019c8a:	b082      	sub	sp, #8
 8019c8c:	af00      	add	r7, sp, #0
 8019c8e:	6078      	str	r0, [r7, #4]
 8019c90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8019c92:	687b      	ldr	r3, [r7, #4]
 8019c94:	222c      	movs	r2, #44	@ 0x2c
 8019c96:	5c9b      	ldrb	r3, [r3, r2]
 8019c98:	2b01      	cmp	r3, #1
 8019c9a:	d101      	bne.n	8019ca0 <HAL_RTC_DeactivateAlarm+0x18>
 8019c9c:	2302      	movs	r3, #2
 8019c9e:	e02e      	b.n	8019cfe <HAL_RTC_DeactivateAlarm+0x76>
 8019ca0:	687b      	ldr	r3, [r7, #4]
 8019ca2:	222c      	movs	r2, #44	@ 0x2c
 8019ca4:	2101      	movs	r1, #1
 8019ca6:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8019ca8:	687b      	ldr	r3, [r7, #4]
 8019caa:	222d      	movs	r2, #45	@ 0x2d
 8019cac:	2102      	movs	r1, #2
 8019cae:	5499      	strb	r1, [r3, r2]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  if (Alarm == RTC_ALARM_A)
 8019cb0:	683a      	ldr	r2, [r7, #0]
 8019cb2:	2380      	movs	r3, #128	@ 0x80
 8019cb4:	005b      	lsls	r3, r3, #1
 8019cb6:	429a      	cmp	r2, r3
 8019cb8:	d10c      	bne.n	8019cd4 <HAL_RTC_DeactivateAlarm+0x4c>
  {
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8019cba:	4b13      	ldr	r3, [pc, #76]	@ (8019d08 <HAL_RTC_DeactivateAlarm+0x80>)
 8019cbc:	699a      	ldr	r2, [r3, #24]
 8019cbe:	4b12      	ldr	r3, [pc, #72]	@ (8019d08 <HAL_RTC_DeactivateAlarm+0x80>)
 8019cc0:	4912      	ldr	r1, [pc, #72]	@ (8019d0c <HAL_RTC_DeactivateAlarm+0x84>)
 8019cc2:	400a      	ands	r2, r1
 8019cc4:	619a      	str	r2, [r3, #24]
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8019cc6:	4b10      	ldr	r3, [pc, #64]	@ (8019d08 <HAL_RTC_DeactivateAlarm+0x80>)
 8019cc8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8019cca:	4b0f      	ldr	r3, [pc, #60]	@ (8019d08 <HAL_RTC_DeactivateAlarm+0x80>)
 8019ccc:	0052      	lsls	r2, r2, #1
 8019cce:	0852      	lsrs	r2, r2, #1
 8019cd0:	645a      	str	r2, [r3, #68]	@ 0x44
 8019cd2:	e00b      	b.n	8019cec <HAL_RTC_DeactivateAlarm+0x64>
  }
  else
  {
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8019cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8019d08 <HAL_RTC_DeactivateAlarm+0x80>)
 8019cd6:	699a      	ldr	r2, [r3, #24]
 8019cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8019d08 <HAL_RTC_DeactivateAlarm+0x80>)
 8019cda:	490d      	ldr	r1, [pc, #52]	@ (8019d10 <HAL_RTC_DeactivateAlarm+0x88>)
 8019cdc:	400a      	ands	r2, r1
 8019cde:	619a      	str	r2, [r3, #24]
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8019ce0:	4b09      	ldr	r3, [pc, #36]	@ (8019d08 <HAL_RTC_DeactivateAlarm+0x80>)
 8019ce2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8019ce4:	4b08      	ldr	r3, [pc, #32]	@ (8019d08 <HAL_RTC_DeactivateAlarm+0x80>)
 8019ce6:	0052      	lsls	r2, r2, #1
 8019ce8:	0852      	lsrs	r2, r2, #1
 8019cea:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  hrtc->State = HAL_RTC_STATE_READY;
 8019cec:	687b      	ldr	r3, [r7, #4]
 8019cee:	222d      	movs	r2, #45	@ 0x2d
 8019cf0:	2101      	movs	r1, #1
 8019cf2:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8019cf4:	687b      	ldr	r3, [r7, #4]
 8019cf6:	222c      	movs	r2, #44	@ 0x2c
 8019cf8:	2100      	movs	r1, #0
 8019cfa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8019cfc:	2300      	movs	r3, #0
}
 8019cfe:	0018      	movs	r0, r3
 8019d00:	46bd      	mov	sp, r7
 8019d02:	b002      	add	sp, #8
 8019d04:	bd80      	pop	{r7, pc}
 8019d06:	46c0      	nop			@ (mov r8, r8)
 8019d08:	40002800 	.word	0x40002800
 8019d0c:	ffffeeff 	.word	0xffffeeff
 8019d10:	ffffddff 	.word	0xffffddff

08019d14 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8019d14:	b580      	push	{r7, lr}
 8019d16:	b084      	sub	sp, #16
 8019d18:	af00      	add	r7, sp, #0
 8019d1a:	6078      	str	r0, [r7, #4]
  /* Get interrupt status */
  uint32_t tmp = READ_REG(RTC->MISR);
 8019d1c:	4b10      	ldr	r3, [pc, #64]	@ (8019d60 <HAL_RTC_AlarmIRQHandler+0x4c>)
 8019d1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8019d20:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8019d22:	68fb      	ldr	r3, [r7, #12]
 8019d24:	2201      	movs	r2, #1
 8019d26:	4013      	ands	r3, r2
 8019d28:	d006      	beq.n	8019d38 <HAL_RTC_AlarmIRQHandler+0x24>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8019d2a:	4b0d      	ldr	r3, [pc, #52]	@ (8019d60 <HAL_RTC_AlarmIRQHandler+0x4c>)
 8019d2c:	2201      	movs	r2, #1
 8019d2e:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8019d30:	687b      	ldr	r3, [r7, #4]
 8019d32:	0018      	movs	r0, r3
 8019d34:	f7f6 ffba 	bl	8010cac <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8019d38:	68fb      	ldr	r3, [r7, #12]
 8019d3a:	2202      	movs	r2, #2
 8019d3c:	4013      	ands	r3, r2
 8019d3e:	d006      	beq.n	8019d4e <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8019d40:	4b07      	ldr	r3, [pc, #28]	@ (8019d60 <HAL_RTC_AlarmIRQHandler+0x4c>)
 8019d42:	2202      	movs	r2, #2
 8019d44:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8019d46:	687b      	ldr	r3, [r7, #4]
 8019d48:	0018      	movs	r0, r3
 8019d4a:	f000 f96f 	bl	801a02c <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8019d4e:	687b      	ldr	r3, [r7, #4]
 8019d50:	222d      	movs	r2, #45	@ 0x2d
 8019d52:	2101      	movs	r1, #1
 8019d54:	5499      	strb	r1, [r3, r2]
}
 8019d56:	46c0      	nop			@ (mov r8, r8)
 8019d58:	46bd      	mov	sp, r7
 8019d5a:	b004      	add	sp, #16
 8019d5c:	bd80      	pop	{r7, pc}
 8019d5e:	46c0      	nop			@ (mov r8, r8)
 8019d60:	40002800 	.word	0x40002800

08019d64 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(const RTC_HandleTypeDef *hrtc)
{
 8019d64:	b580      	push	{r7, lr}
 8019d66:	b084      	sub	sp, #16
 8019d68:	af00      	add	r7, sp, #0
 8019d6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8019d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8019dac <HAL_RTC_WaitForSynchro+0x48>)
 8019d6e:	68da      	ldr	r2, [r3, #12]
 8019d70:	4b0e      	ldr	r3, [pc, #56]	@ (8019dac <HAL_RTC_WaitForSynchro+0x48>)
 8019d72:	2120      	movs	r1, #32
 8019d74:	438a      	bics	r2, r1
 8019d76:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8019d78:	f7f7 f938 	bl	8010fec <HAL_GetTick>
 8019d7c:	0003      	movs	r3, r0
 8019d7e:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8019d80:	e00a      	b.n	8019d98 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8019d82:	f7f7 f933 	bl	8010fec <HAL_GetTick>
 8019d86:	0002      	movs	r2, r0
 8019d88:	68fb      	ldr	r3, [r7, #12]
 8019d8a:	1ad2      	subs	r2, r2, r3
 8019d8c:	23fa      	movs	r3, #250	@ 0xfa
 8019d8e:	009b      	lsls	r3, r3, #2
 8019d90:	429a      	cmp	r2, r3
 8019d92:	d901      	bls.n	8019d98 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8019d94:	2303      	movs	r3, #3
 8019d96:	e005      	b.n	8019da4 <HAL_RTC_WaitForSynchro+0x40>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8019d98:	4b04      	ldr	r3, [pc, #16]	@ (8019dac <HAL_RTC_WaitForSynchro+0x48>)
 8019d9a:	68db      	ldr	r3, [r3, #12]
 8019d9c:	2220      	movs	r2, #32
 8019d9e:	4013      	ands	r3, r2
 8019da0:	d0ef      	beq.n	8019d82 <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8019da2:	2300      	movs	r3, #0
}
 8019da4:	0018      	movs	r0, r3
 8019da6:	46bd      	mov	sp, r7
 8019da8:	b004      	add	sp, #16
 8019daa:	bd80      	pop	{r7, pc}
 8019dac:	40002800 	.word	0x40002800

08019db0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(const RTC_HandleTypeDef *hrtc)
{
 8019db0:	b580      	push	{r7, lr}
 8019db2:	b084      	sub	sp, #16
 8019db4:	af00      	add	r7, sp, #0
 8019db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8019db8:	4b12      	ldr	r3, [pc, #72]	@ (8019e04 <RTC_EnterInitMode+0x54>)
 8019dba:	68db      	ldr	r3, [r3, #12]
 8019dbc:	2240      	movs	r2, #64	@ 0x40
 8019dbe:	4013      	ands	r3, r2
 8019dc0:	d11a      	bne.n	8019df8 <RTC_EnterInitMode+0x48>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8019dc2:	4b10      	ldr	r3, [pc, #64]	@ (8019e04 <RTC_EnterInitMode+0x54>)
 8019dc4:	68da      	ldr	r2, [r3, #12]
 8019dc6:	4b0f      	ldr	r3, [pc, #60]	@ (8019e04 <RTC_EnterInitMode+0x54>)
 8019dc8:	2180      	movs	r1, #128	@ 0x80
 8019dca:	430a      	orrs	r2, r1
 8019dcc:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8019dce:	f7f7 f90d 	bl	8010fec <HAL_GetTick>
 8019dd2:	0003      	movs	r3, r0
 8019dd4:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8019dd6:	e00a      	b.n	8019dee <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8019dd8:	f7f7 f908 	bl	8010fec <HAL_GetTick>
 8019ddc:	0002      	movs	r2, r0
 8019dde:	68fb      	ldr	r3, [r7, #12]
 8019de0:	1ad2      	subs	r2, r2, r3
 8019de2:	23fa      	movs	r3, #250	@ 0xfa
 8019de4:	009b      	lsls	r3, r3, #2
 8019de6:	429a      	cmp	r2, r3
 8019de8:	d901      	bls.n	8019dee <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8019dea:	2303      	movs	r3, #3
 8019dec:	e005      	b.n	8019dfa <RTC_EnterInitMode+0x4a>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8019dee:	4b05      	ldr	r3, [pc, #20]	@ (8019e04 <RTC_EnterInitMode+0x54>)
 8019df0:	68db      	ldr	r3, [r3, #12]
 8019df2:	2240      	movs	r2, #64	@ 0x40
 8019df4:	4013      	ands	r3, r2
 8019df6:	d0ef      	beq.n	8019dd8 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8019df8:	2300      	movs	r3, #0
}
 8019dfa:	0018      	movs	r0, r3
 8019dfc:	46bd      	mov	sp, r7
 8019dfe:	b004      	add	sp, #16
 8019e00:	bd80      	pop	{r7, pc}
 8019e02:	46c0      	nop			@ (mov r8, r8)
 8019e04:	40002800 	.word	0x40002800

08019e08 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8019e08:	b580      	push	{r7, lr}
 8019e0a:	b084      	sub	sp, #16
 8019e0c:	af00      	add	r7, sp, #0
 8019e0e:	0002      	movs	r2, r0
 8019e10:	1dfb      	adds	r3, r7, #7
 8019e12:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8019e14:	2300      	movs	r3, #0
 8019e16:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8019e18:	230b      	movs	r3, #11
 8019e1a:	18fb      	adds	r3, r7, r3
 8019e1c:	1dfa      	adds	r2, r7, #7
 8019e1e:	7812      	ldrb	r2, [r2, #0]
 8019e20:	701a      	strb	r2, [r3, #0]

  while (tmp_Value >= 10U)
 8019e22:	e008      	b.n	8019e36 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8019e24:	68fb      	ldr	r3, [r7, #12]
 8019e26:	3301      	adds	r3, #1
 8019e28:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8019e2a:	220b      	movs	r2, #11
 8019e2c:	18bb      	adds	r3, r7, r2
 8019e2e:	18ba      	adds	r2, r7, r2
 8019e30:	7812      	ldrb	r2, [r2, #0]
 8019e32:	3a0a      	subs	r2, #10
 8019e34:	701a      	strb	r2, [r3, #0]
  while (tmp_Value >= 10U)
 8019e36:	210b      	movs	r1, #11
 8019e38:	187b      	adds	r3, r7, r1
 8019e3a:	781b      	ldrb	r3, [r3, #0]
 8019e3c:	2b09      	cmp	r3, #9
 8019e3e:	d8f1      	bhi.n	8019e24 <RTC_ByteToBcd2+0x1c>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8019e40:	68fb      	ldr	r3, [r7, #12]
 8019e42:	b2db      	uxtb	r3, r3
 8019e44:	011b      	lsls	r3, r3, #4
 8019e46:	b2da      	uxtb	r2, r3
 8019e48:	187b      	adds	r3, r7, r1
 8019e4a:	781b      	ldrb	r3, [r3, #0]
 8019e4c:	4313      	orrs	r3, r2
 8019e4e:	b2db      	uxtb	r3, r3
}
 8019e50:	0018      	movs	r0, r3
 8019e52:	46bd      	mov	sp, r7
 8019e54:	b004      	add	sp, #16
 8019e56:	bd80      	pop	{r7, pc}

08019e58 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8019e58:	b580      	push	{r7, lr}
 8019e5a:	b084      	sub	sp, #16
 8019e5c:	af00      	add	r7, sp, #0
 8019e5e:	0002      	movs	r2, r0
 8019e60:	1dfb      	adds	r3, r7, #7
 8019e62:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4) * 10U;
 8019e64:	1dfb      	adds	r3, r7, #7
 8019e66:	781b      	ldrb	r3, [r3, #0]
 8019e68:	091b      	lsrs	r3, r3, #4
 8019e6a:	b2db      	uxtb	r3, r3
 8019e6c:	001a      	movs	r2, r3
 8019e6e:	0013      	movs	r3, r2
 8019e70:	009b      	lsls	r3, r3, #2
 8019e72:	189b      	adds	r3, r3, r2
 8019e74:	005b      	lsls	r3, r3, #1
 8019e76:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8019e78:	68fb      	ldr	r3, [r7, #12]
 8019e7a:	b2da      	uxtb	r2, r3
 8019e7c:	1dfb      	adds	r3, r7, #7
 8019e7e:	781b      	ldrb	r3, [r3, #0]
 8019e80:	210f      	movs	r1, #15
 8019e82:	400b      	ands	r3, r1
 8019e84:	b2db      	uxtb	r3, r3
 8019e86:	18d3      	adds	r3, r2, r3
 8019e88:	b2db      	uxtb	r3, r3
}
 8019e8a:	0018      	movs	r0, r3
 8019e8c:	46bd      	mov	sp, r7
 8019e8e:	b004      	add	sp, #16
 8019e90:	bd80      	pop	{r7, pc}
	...

08019e94 <HAL_RTCEx_SetWakeUpTimer_IT>:
  *                         EXTI is configured as EVENT instead of Interrupt to avoid useless IRQ handler execution.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock,
                                              uint32_t WakeUpAutoClr)
{
 8019e94:	b580      	push	{r7, lr}
 8019e96:	b086      	sub	sp, #24
 8019e98:	af00      	add	r7, sp, #0
 8019e9a:	60f8      	str	r0, [r7, #12]
 8019e9c:	60b9      	str	r1, [r7, #8]
 8019e9e:	607a      	str	r2, [r7, #4]
 8019ea0:	603b      	str	r3, [r7, #0]
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8019ea2:	68fb      	ldr	r3, [r7, #12]
 8019ea4:	222c      	movs	r2, #44	@ 0x2c
 8019ea6:	5c9b      	ldrb	r3, [r3, r2]
 8019ea8:	2b01      	cmp	r3, #1
 8019eaa:	d101      	bne.n	8019eb0 <HAL_RTCEx_SetWakeUpTimer_IT+0x1c>
 8019eac:	2302      	movs	r3, #2
 8019eae:	e088      	b.n	8019fc2 <HAL_RTCEx_SetWakeUpTimer_IT+0x12e>
 8019eb0:	68fb      	ldr	r3, [r7, #12]
 8019eb2:	222c      	movs	r2, #44	@ 0x2c
 8019eb4:	2101      	movs	r1, #1
 8019eb6:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8019eb8:	68fb      	ldr	r3, [r7, #12]
 8019eba:	222d      	movs	r2, #45	@ 0x2d
 8019ebc:	2102      	movs	r1, #2
 8019ebe:	5499      	strb	r1, [r3, r2]

  /* Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if (READ_BIT(RTC->CR, RTC_CR_WUTE) != 0U)
 8019ec0:	4b42      	ldr	r3, [pc, #264]	@ (8019fcc <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8019ec2:	699a      	ldr	r2, [r3, #24]
 8019ec4:	2380      	movs	r3, #128	@ 0x80
 8019ec6:	00db      	lsls	r3, r3, #3
 8019ec8:	4013      	ands	r3, r2
 8019eca:	d01c      	beq.n	8019f06 <HAL_RTCEx_SetWakeUpTimer_IT+0x72>
  {
    tickstart = HAL_GetTick();
 8019ecc:	f7f7 f88e 	bl	8010fec <HAL_GetTick>
 8019ed0:	0003      	movs	r3, r0
 8019ed2:	617b      	str	r3, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) != 0U)
 8019ed4:	e012      	b.n	8019efc <HAL_RTCEx_SetWakeUpTimer_IT+0x68>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8019ed6:	f7f7 f889 	bl	8010fec <HAL_GetTick>
 8019eda:	0002      	movs	r2, r0
 8019edc:	697b      	ldr	r3, [r7, #20]
 8019ede:	1ad2      	subs	r2, r2, r3
 8019ee0:	23fa      	movs	r3, #250	@ 0xfa
 8019ee2:	009b      	lsls	r3, r3, #2
 8019ee4:	429a      	cmp	r2, r3
 8019ee6:	d909      	bls.n	8019efc <HAL_RTCEx_SetWakeUpTimer_IT+0x68>
      {
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8019ee8:	68fb      	ldr	r3, [r7, #12]
 8019eea:	222d      	movs	r2, #45	@ 0x2d
 8019eec:	2103      	movs	r1, #3
 8019eee:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8019ef0:	68fb      	ldr	r3, [r7, #12]
 8019ef2:	222c      	movs	r2, #44	@ 0x2c
 8019ef4:	2100      	movs	r1, #0
 8019ef6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8019ef8:	2303      	movs	r3, #3
 8019efa:	e062      	b.n	8019fc2 <HAL_RTCEx_SetWakeUpTimer_IT+0x12e>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) != 0U)
 8019efc:	4b33      	ldr	r3, [pc, #204]	@ (8019fcc <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8019efe:	68db      	ldr	r3, [r3, #12]
 8019f00:	2204      	movs	r2, #4
 8019f02:	4013      	ands	r3, r2
 8019f04:	d1e7      	bne.n	8019ed6 <HAL_RTCEx_SetWakeUpTimer_IT+0x42>
      }
    }
  }
  /* Disable the Wake-Up timer */
  CLEAR_BIT(RTC->CR, RTC_CR_WUTE);
 8019f06:	4b31      	ldr	r3, [pc, #196]	@ (8019fcc <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8019f08:	699a      	ldr	r2, [r3, #24]
 8019f0a:	4b30      	ldr	r3, [pc, #192]	@ (8019fcc <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8019f0c:	4930      	ldr	r1, [pc, #192]	@ (8019fd0 <HAL_RTCEx_SetWakeUpTimer_IT+0x13c>)
 8019f0e:	400a      	ands	r2, r1
 8019f10:	619a      	str	r2, [r3, #24]

  /* Clear flag Wake-Up */
  WRITE_REG(RTC->SCR, RTC_SCR_CWUTF);
 8019f12:	4b2e      	ldr	r3, [pc, #184]	@ (8019fcc <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8019f14:	2204      	movs	r2, #4
 8019f16:	65da      	str	r2, [r3, #92]	@ 0x5c

  tickstart = HAL_GetTick();
 8019f18:	f7f7 f868 	bl	8010fec <HAL_GetTick>
 8019f1c:	0003      	movs	r3, r0
 8019f1e:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 8019f20:	e015      	b.n	8019f4e <HAL_RTCEx_SetWakeUpTimer_IT+0xba>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8019f22:	f7f7 f863 	bl	8010fec <HAL_GetTick>
 8019f26:	0002      	movs	r2, r0
 8019f28:	697b      	ldr	r3, [r7, #20]
 8019f2a:	1ad2      	subs	r2, r2, r3
 8019f2c:	23fa      	movs	r3, #250	@ 0xfa
 8019f2e:	009b      	lsls	r3, r3, #2
 8019f30:	429a      	cmp	r2, r3
 8019f32:	d90c      	bls.n	8019f4e <HAL_RTCEx_SetWakeUpTimer_IT+0xba>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8019f34:	4b25      	ldr	r3, [pc, #148]	@ (8019fcc <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8019f36:	22ff      	movs	r2, #255	@ 0xff
 8019f38:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8019f3a:	68fb      	ldr	r3, [r7, #12]
 8019f3c:	222d      	movs	r2, #45	@ 0x2d
 8019f3e:	2103      	movs	r1, #3
 8019f40:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8019f42:	68fb      	ldr	r3, [r7, #12]
 8019f44:	222c      	movs	r2, #44	@ 0x2c
 8019f46:	2100      	movs	r1, #0
 8019f48:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 8019f4a:	2303      	movs	r3, #3
 8019f4c:	e039      	b.n	8019fc2 <HAL_RTCEx_SetWakeUpTimer_IT+0x12e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 8019f4e:	4b1f      	ldr	r3, [pc, #124]	@ (8019fcc <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8019f50:	68db      	ldr	r3, [r3, #12]
 8019f52:	2204      	movs	r2, #4
 8019f54:	4013      	ands	r3, r2
 8019f56:	d0e4      	beq.n	8019f22 <HAL_RTCEx_SetWakeUpTimer_IT+0x8e>
    }
  }

  /* Configure the Wakeup Timer counter and auto clear value */
  WRITE_REG(RTC->WUTR, (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos)));
 8019f58:	683b      	ldr	r3, [r7, #0]
 8019f5a:	0419      	lsls	r1, r3, #16
 8019f5c:	4b1b      	ldr	r3, [pc, #108]	@ (8019fcc <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8019f5e:	68ba      	ldr	r2, [r7, #8]
 8019f60:	430a      	orrs	r2, r1
 8019f62:	615a      	str	r2, [r3, #20]

  /* Configure the clock source */
  MODIFY_REG(RTC->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 8019f64:	4b19      	ldr	r3, [pc, #100]	@ (8019fcc <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8019f66:	699b      	ldr	r3, [r3, #24]
 8019f68:	2207      	movs	r2, #7
 8019f6a:	4393      	bics	r3, r2
 8019f6c:	0019      	movs	r1, r3
 8019f6e:	4b17      	ldr	r3, [pc, #92]	@ (8019fcc <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8019f70:	687a      	ldr	r2, [r7, #4]
 8019f72:	430a      	orrs	r2, r1
 8019f74:	619a      	str	r2, [r3, #24]

  /* In case of WUT autoclr, the IRQ handler should not be called */
  if (WakeUpAutoClr != 0U)
 8019f76:	683b      	ldr	r3, [r7, #0]
 8019f78:	2b00      	cmp	r3, #0
 8019f7a:	d009      	beq.n	8019f90 <HAL_RTCEx_SetWakeUpTimer_IT+0xfc>
  {
    /* RTC WakeUpTimer EXTI Configuration: Event configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_EVENT();
 8019f7c:	4a15      	ldr	r2, [pc, #84]	@ (8019fd4 <HAL_RTCEx_SetWakeUpTimer_IT+0x140>)
 8019f7e:	2384      	movs	r3, #132	@ 0x84
 8019f80:	58d3      	ldr	r3, [r2, r3]
 8019f82:	4914      	ldr	r1, [pc, #80]	@ (8019fd4 <HAL_RTCEx_SetWakeUpTimer_IT+0x140>)
 8019f84:	2280      	movs	r2, #128	@ 0x80
 8019f86:	0552      	lsls	r2, r2, #21
 8019f88:	4313      	orrs	r3, r2
 8019f8a:	2284      	movs	r2, #132	@ 0x84
 8019f8c:	508b      	str	r3, [r1, r2]
 8019f8e:	e008      	b.n	8019fa2 <HAL_RTCEx_SetWakeUpTimer_IT+0x10e>
  }
  else
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8019f90:	4a10      	ldr	r2, [pc, #64]	@ (8019fd4 <HAL_RTCEx_SetWakeUpTimer_IT+0x140>)
 8019f92:	2380      	movs	r3, #128	@ 0x80
 8019f94:	58d3      	ldr	r3, [r2, r3]
 8019f96:	490f      	ldr	r1, [pc, #60]	@ (8019fd4 <HAL_RTCEx_SetWakeUpTimer_IT+0x140>)
 8019f98:	2280      	movs	r2, #128	@ 0x80
 8019f9a:	0552      	lsls	r2, r2, #21
 8019f9c:	4313      	orrs	r3, r2
 8019f9e:	2280      	movs	r2, #128	@ 0x80
 8019fa0:	508b      	str	r3, [r1, r2]
  }

  /* Configure the Interrupt in the RTC_CR register and Enable the Wakeup Timer*/
  SET_BIT(RTC->CR, (RTC_CR_WUTIE | RTC_CR_WUTE));
 8019fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8019fcc <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8019fa4:	699a      	ldr	r2, [r3, #24]
 8019fa6:	4b09      	ldr	r3, [pc, #36]	@ (8019fcc <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8019fa8:	2188      	movs	r1, #136	@ 0x88
 8019faa:	01c9      	lsls	r1, r1, #7
 8019fac:	430a      	orrs	r2, r1
 8019fae:	619a      	str	r2, [r3, #24]

  hrtc->State = HAL_RTC_STATE_READY;
 8019fb0:	68fb      	ldr	r3, [r7, #12]
 8019fb2:	222d      	movs	r2, #45	@ 0x2d
 8019fb4:	2101      	movs	r1, #1
 8019fb6:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8019fb8:	68fb      	ldr	r3, [r7, #12]
 8019fba:	222c      	movs	r2, #44	@ 0x2c
 8019fbc:	2100      	movs	r1, #0
 8019fbe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8019fc0:	2300      	movs	r3, #0
}
 8019fc2:	0018      	movs	r0, r3
 8019fc4:	46bd      	mov	sp, r7
 8019fc6:	b006      	add	sp, #24
 8019fc8:	bd80      	pop	{r7, pc}
 8019fca:	46c0      	nop			@ (mov r8, r8)
 8019fcc:	40002800 	.word	0x40002800
 8019fd0:	fffffbff 	.word	0xfffffbff
 8019fd4:	40021800 	.word	0x40021800

08019fd8 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @brief  Deactivate wake up timer counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8019fd8:	b580      	push	{r7, lr}
 8019fda:	b082      	sub	sp, #8
 8019fdc:	af00      	add	r7, sp, #0
 8019fde:	6078      	str	r0, [r7, #4]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8019fe0:	687b      	ldr	r3, [r7, #4]
 8019fe2:	222c      	movs	r2, #44	@ 0x2c
 8019fe4:	5c9b      	ldrb	r3, [r3, r2]
 8019fe6:	2b01      	cmp	r3, #1
 8019fe8:	d101      	bne.n	8019fee <HAL_RTCEx_DeactivateWakeUpTimer+0x16>
 8019fea:	2302      	movs	r3, #2
 8019fec:	e016      	b.n	801a01c <HAL_RTCEx_DeactivateWakeUpTimer+0x44>
 8019fee:	687b      	ldr	r3, [r7, #4]
 8019ff0:	222c      	movs	r2, #44	@ 0x2c
 8019ff2:	2101      	movs	r1, #1
 8019ff4:	5499      	strb	r1, [r3, r2]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8019ff6:	687b      	ldr	r3, [r7, #4]
 8019ff8:	222d      	movs	r2, #45	@ 0x2d
 8019ffa:	2102      	movs	r1, #2
 8019ffc:	5499      	strb	r1, [r3, r2]

  /* Disable the Wakeup Timer */
  /* In case of interrupt mode is used, the interrupt source must disabled */
  CLEAR_BIT(RTC->CR, (RTC_CR_WUTE | RTC_CR_WUTIE));
 8019ffe:	4b09      	ldr	r3, [pc, #36]	@ (801a024 <HAL_RTCEx_DeactivateWakeUpTimer+0x4c>)
 801a000:	699a      	ldr	r2, [r3, #24]
 801a002:	4b08      	ldr	r3, [pc, #32]	@ (801a024 <HAL_RTCEx_DeactivateWakeUpTimer+0x4c>)
 801a004:	4908      	ldr	r1, [pc, #32]	@ (801a028 <HAL_RTCEx_DeactivateWakeUpTimer+0x50>)
 801a006:	400a      	ands	r2, r1
 801a008:	619a      	str	r2, [r3, #24]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 801a00a:	687b      	ldr	r3, [r7, #4]
 801a00c:	222d      	movs	r2, #45	@ 0x2d
 801a00e:	2101      	movs	r1, #1
 801a010:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 801a012:	687b      	ldr	r3, [r7, #4]
 801a014:	222c      	movs	r2, #44	@ 0x2c
 801a016:	2100      	movs	r1, #0
 801a018:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801a01a:	2300      	movs	r3, #0
}
 801a01c:	0018      	movs	r0, r3
 801a01e:	46bd      	mov	sp, r7
 801a020:	b002      	add	sp, #8
 801a022:	bd80      	pop	{r7, pc}
 801a024:	40002800 	.word	0x40002800
 801a028:	ffffbbff 	.word	0xffffbbff

0801a02c <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 801a02c:	b580      	push	{r7, lr}
 801a02e:	b082      	sub	sp, #8
 801a030:	af00      	add	r7, sp, #0
 801a032:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 801a034:	46c0      	nop			@ (mov r8, r8)
 801a036:	46bd      	mov	sp, r7
 801a038:	b002      	add	sp, #8
 801a03a:	bd80      	pop	{r7, pc}

0801a03c <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(const RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 801a03c:	b580      	push	{r7, lr}
 801a03e:	b086      	sub	sp, #24
 801a040:	af00      	add	r7, sp, #0
 801a042:	60f8      	str	r0, [r7, #12]
 801a044:	60b9      	str	r1, [r7, #8]
 801a046:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 801a048:	4b06      	ldr	r3, [pc, #24]	@ (801a064 <HAL_RTCEx_BKUPWrite+0x28>)
 801a04a:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 801a04c:	68bb      	ldr	r3, [r7, #8]
 801a04e:	009b      	lsls	r3, r3, #2
 801a050:	697a      	ldr	r2, [r7, #20]
 801a052:	18d3      	adds	r3, r2, r3
 801a054:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 801a056:	697b      	ldr	r3, [r7, #20]
 801a058:	687a      	ldr	r2, [r7, #4]
 801a05a:	601a      	str	r2, [r3, #0]
}
 801a05c:	46c0      	nop			@ (mov r8, r8)
 801a05e:	46bd      	mov	sp, r7
 801a060:	b006      	add	sp, #24
 801a062:	bd80      	pop	{r7, pc}
 801a064:	4000b100 	.word	0x4000b100

0801a068 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(const RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 801a068:	b580      	push	{r7, lr}
 801a06a:	b084      	sub	sp, #16
 801a06c:	af00      	add	r7, sp, #0
 801a06e:	6078      	str	r0, [r7, #4]
 801a070:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 801a072:	4b06      	ldr	r3, [pc, #24]	@ (801a08c <HAL_RTCEx_BKUPRead+0x24>)
 801a074:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 801a076:	683b      	ldr	r3, [r7, #0]
 801a078:	009b      	lsls	r3, r3, #2
 801a07a:	68fa      	ldr	r2, [r7, #12]
 801a07c:	18d3      	adds	r3, r2, r3
 801a07e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 801a080:	68fb      	ldr	r3, [r7, #12]
 801a082:	681b      	ldr	r3, [r3, #0]
}
 801a084:	0018      	movs	r0, r3
 801a086:	46bd      	mov	sp, r7
 801a088:	b004      	add	sp, #16
 801a08a:	bd80      	pop	{r7, pc}
 801a08c:	4000b100 	.word	0x4000b100

0801a090 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 801a090:	b580      	push	{r7, lr}
 801a092:	b084      	sub	sp, #16
 801a094:	af00      	add	r7, sp, #0
 801a096:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 801a098:	687b      	ldr	r3, [r7, #4]
 801a09a:	2b00      	cmp	r3, #0
 801a09c:	d101      	bne.n	801a0a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 801a09e:	2301      	movs	r3, #1
 801a0a0:	e0a0      	b.n	801a1e4 <HAL_SPI_Init+0x154>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 801a0a2:	687b      	ldr	r3, [r7, #4]
 801a0a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a0a6:	2b00      	cmp	r3, #0
 801a0a8:	d109      	bne.n	801a0be <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 801a0aa:	687b      	ldr	r3, [r7, #4]
 801a0ac:	685a      	ldr	r2, [r3, #4]
 801a0ae:	2382      	movs	r3, #130	@ 0x82
 801a0b0:	005b      	lsls	r3, r3, #1
 801a0b2:	429a      	cmp	r2, r3
 801a0b4:	d009      	beq.n	801a0ca <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 801a0b6:	687b      	ldr	r3, [r7, #4]
 801a0b8:	2200      	movs	r2, #0
 801a0ba:	61da      	str	r2, [r3, #28]
 801a0bc:	e005      	b.n	801a0ca <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 801a0be:	687b      	ldr	r3, [r7, #4]
 801a0c0:	2200      	movs	r2, #0
 801a0c2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 801a0c4:	687b      	ldr	r3, [r7, #4]
 801a0c6:	2200      	movs	r2, #0
 801a0c8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801a0ca:	687b      	ldr	r3, [r7, #4]
 801a0cc:	2200      	movs	r2, #0
 801a0ce:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 801a0d0:	687b      	ldr	r3, [r7, #4]
 801a0d2:	225d      	movs	r2, #93	@ 0x5d
 801a0d4:	5c9b      	ldrb	r3, [r3, r2]
 801a0d6:	b2db      	uxtb	r3, r3
 801a0d8:	2b00      	cmp	r3, #0
 801a0da:	d107      	bne.n	801a0ec <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 801a0dc:	687b      	ldr	r3, [r7, #4]
 801a0de:	225c      	movs	r2, #92	@ 0x5c
 801a0e0:	2100      	movs	r1, #0
 801a0e2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 801a0e4:	687b      	ldr	r3, [r7, #4]
 801a0e6:	0018      	movs	r0, r3
 801a0e8:	f7eb f8c2 	bl	8005270 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 801a0ec:	687b      	ldr	r3, [r7, #4]
 801a0ee:	225d      	movs	r2, #93	@ 0x5d
 801a0f0:	2102      	movs	r1, #2
 801a0f2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 801a0f4:	687b      	ldr	r3, [r7, #4]
 801a0f6:	681b      	ldr	r3, [r3, #0]
 801a0f8:	681a      	ldr	r2, [r3, #0]
 801a0fa:	687b      	ldr	r3, [r7, #4]
 801a0fc:	681b      	ldr	r3, [r3, #0]
 801a0fe:	2140      	movs	r1, #64	@ 0x40
 801a100:	438a      	bics	r2, r1
 801a102:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801a104:	687b      	ldr	r3, [r7, #4]
 801a106:	68da      	ldr	r2, [r3, #12]
 801a108:	23e0      	movs	r3, #224	@ 0xe0
 801a10a:	00db      	lsls	r3, r3, #3
 801a10c:	429a      	cmp	r2, r3
 801a10e:	d902      	bls.n	801a116 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 801a110:	2300      	movs	r3, #0
 801a112:	60fb      	str	r3, [r7, #12]
 801a114:	e002      	b.n	801a11c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 801a116:	2380      	movs	r3, #128	@ 0x80
 801a118:	015b      	lsls	r3, r3, #5
 801a11a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 801a11c:	687b      	ldr	r3, [r7, #4]
 801a11e:	68da      	ldr	r2, [r3, #12]
 801a120:	23f0      	movs	r3, #240	@ 0xf0
 801a122:	011b      	lsls	r3, r3, #4
 801a124:	429a      	cmp	r2, r3
 801a126:	d008      	beq.n	801a13a <HAL_SPI_Init+0xaa>
 801a128:	687b      	ldr	r3, [r7, #4]
 801a12a:	68da      	ldr	r2, [r3, #12]
 801a12c:	23e0      	movs	r3, #224	@ 0xe0
 801a12e:	00db      	lsls	r3, r3, #3
 801a130:	429a      	cmp	r2, r3
 801a132:	d002      	beq.n	801a13a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801a134:	687b      	ldr	r3, [r7, #4]
 801a136:	2200      	movs	r2, #0
 801a138:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 801a13a:	687b      	ldr	r3, [r7, #4]
 801a13c:	685a      	ldr	r2, [r3, #4]
 801a13e:	2382      	movs	r3, #130	@ 0x82
 801a140:	005b      	lsls	r3, r3, #1
 801a142:	401a      	ands	r2, r3
 801a144:	687b      	ldr	r3, [r7, #4]
 801a146:	6899      	ldr	r1, [r3, #8]
 801a148:	2384      	movs	r3, #132	@ 0x84
 801a14a:	021b      	lsls	r3, r3, #8
 801a14c:	400b      	ands	r3, r1
 801a14e:	431a      	orrs	r2, r3
 801a150:	687b      	ldr	r3, [r7, #4]
 801a152:	691b      	ldr	r3, [r3, #16]
 801a154:	2102      	movs	r1, #2
 801a156:	400b      	ands	r3, r1
 801a158:	431a      	orrs	r2, r3
 801a15a:	687b      	ldr	r3, [r7, #4]
 801a15c:	695b      	ldr	r3, [r3, #20]
 801a15e:	2101      	movs	r1, #1
 801a160:	400b      	ands	r3, r1
 801a162:	431a      	orrs	r2, r3
 801a164:	687b      	ldr	r3, [r7, #4]
 801a166:	6999      	ldr	r1, [r3, #24]
 801a168:	2380      	movs	r3, #128	@ 0x80
 801a16a:	009b      	lsls	r3, r3, #2
 801a16c:	400b      	ands	r3, r1
 801a16e:	431a      	orrs	r2, r3
 801a170:	687b      	ldr	r3, [r7, #4]
 801a172:	69db      	ldr	r3, [r3, #28]
 801a174:	2138      	movs	r1, #56	@ 0x38
 801a176:	400b      	ands	r3, r1
 801a178:	431a      	orrs	r2, r3
 801a17a:	687b      	ldr	r3, [r7, #4]
 801a17c:	6a1b      	ldr	r3, [r3, #32]
 801a17e:	2180      	movs	r1, #128	@ 0x80
 801a180:	400b      	ands	r3, r1
 801a182:	431a      	orrs	r2, r3
 801a184:	0011      	movs	r1, r2
 801a186:	687b      	ldr	r3, [r7, #4]
 801a188:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801a18a:	2380      	movs	r3, #128	@ 0x80
 801a18c:	019b      	lsls	r3, r3, #6
 801a18e:	401a      	ands	r2, r3
 801a190:	687b      	ldr	r3, [r7, #4]
 801a192:	681b      	ldr	r3, [r3, #0]
 801a194:	430a      	orrs	r2, r1
 801a196:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 801a198:	687b      	ldr	r3, [r7, #4]
 801a19a:	699b      	ldr	r3, [r3, #24]
 801a19c:	0c1b      	lsrs	r3, r3, #16
 801a19e:	2204      	movs	r2, #4
 801a1a0:	401a      	ands	r2, r3
 801a1a2:	687b      	ldr	r3, [r7, #4]
 801a1a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a1a6:	2110      	movs	r1, #16
 801a1a8:	400b      	ands	r3, r1
 801a1aa:	431a      	orrs	r2, r3
 801a1ac:	687b      	ldr	r3, [r7, #4]
 801a1ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a1b0:	2108      	movs	r1, #8
 801a1b2:	400b      	ands	r3, r1
 801a1b4:	431a      	orrs	r2, r3
 801a1b6:	687b      	ldr	r3, [r7, #4]
 801a1b8:	68d9      	ldr	r1, [r3, #12]
 801a1ba:	23f0      	movs	r3, #240	@ 0xf0
 801a1bc:	011b      	lsls	r3, r3, #4
 801a1be:	400b      	ands	r3, r1
 801a1c0:	431a      	orrs	r2, r3
 801a1c2:	0011      	movs	r1, r2
 801a1c4:	68fa      	ldr	r2, [r7, #12]
 801a1c6:	2380      	movs	r3, #128	@ 0x80
 801a1c8:	015b      	lsls	r3, r3, #5
 801a1ca:	401a      	ands	r2, r3
 801a1cc:	687b      	ldr	r3, [r7, #4]
 801a1ce:	681b      	ldr	r3, [r3, #0]
 801a1d0:	430a      	orrs	r2, r1
 801a1d2:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 801a1d4:	687b      	ldr	r3, [r7, #4]
 801a1d6:	2200      	movs	r2, #0
 801a1d8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 801a1da:	687b      	ldr	r3, [r7, #4]
 801a1dc:	225d      	movs	r2, #93	@ 0x5d
 801a1de:	2101      	movs	r1, #1
 801a1e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801a1e2:	2300      	movs	r3, #0
}
 801a1e4:	0018      	movs	r0, r3
 801a1e6:	46bd      	mov	sp, r7
 801a1e8:	b004      	add	sp, #16
 801a1ea:	bd80      	pop	{r7, pc}

0801a1ec <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 801a1ec:	b580      	push	{r7, lr}
 801a1ee:	b082      	sub	sp, #8
 801a1f0:	af00      	add	r7, sp, #0
 801a1f2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 801a1f4:	687b      	ldr	r3, [r7, #4]
 801a1f6:	2b00      	cmp	r3, #0
 801a1f8:	d101      	bne.n	801a1fe <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 801a1fa:	2301      	movs	r3, #1
 801a1fc:	e01b      	b.n	801a236 <HAL_SPI_DeInit+0x4a>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 801a1fe:	687b      	ldr	r3, [r7, #4]
 801a200:	225d      	movs	r2, #93	@ 0x5d
 801a202:	2102      	movs	r1, #2
 801a204:	5499      	strb	r1, [r3, r2]

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 801a206:	687b      	ldr	r3, [r7, #4]
 801a208:	681b      	ldr	r3, [r3, #0]
 801a20a:	681a      	ldr	r2, [r3, #0]
 801a20c:	687b      	ldr	r3, [r7, #4]
 801a20e:	681b      	ldr	r3, [r3, #0]
 801a210:	2140      	movs	r1, #64	@ 0x40
 801a212:	438a      	bics	r2, r1
 801a214:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 801a216:	687b      	ldr	r3, [r7, #4]
 801a218:	0018      	movs	r0, r3
 801a21a:	f7eb f8c1 	bl	80053a0 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 801a21e:	687b      	ldr	r3, [r7, #4]
 801a220:	2200      	movs	r2, #0
 801a222:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 801a224:	687b      	ldr	r3, [r7, #4]
 801a226:	225d      	movs	r2, #93	@ 0x5d
 801a228:	2100      	movs	r1, #0
 801a22a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 801a22c:	687b      	ldr	r3, [r7, #4]
 801a22e:	225c      	movs	r2, #92	@ 0x5c
 801a230:	2100      	movs	r1, #0
 801a232:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801a234:	2300      	movs	r3, #0
}
 801a236:	0018      	movs	r0, r3
 801a238:	46bd      	mov	sp, r7
 801a23a:	b002      	add	sp, #8
 801a23c:	bd80      	pop	{r7, pc}
	...

0801a240 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801a240:	b590      	push	{r4, r7, lr}
 801a242:	b089      	sub	sp, #36	@ 0x24
 801a244:	af02      	add	r7, sp, #8
 801a246:	60f8      	str	r0, [r7, #12]
 801a248:	60b9      	str	r1, [r7, #8]
 801a24a:	603b      	str	r3, [r7, #0]
 801a24c:	1dbb      	adds	r3, r7, #6
 801a24e:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 801a250:	68fb      	ldr	r3, [r7, #12]
 801a252:	225d      	movs	r2, #93	@ 0x5d
 801a254:	5c9b      	ldrb	r3, [r3, r2]
 801a256:	b2db      	uxtb	r3, r3
 801a258:	2b01      	cmp	r3, #1
 801a25a:	d001      	beq.n	801a260 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 801a25c:	2302      	movs	r3, #2
 801a25e:	e12c      	b.n	801a4ba <HAL_SPI_Receive+0x27a>
  }

  if ((pData == NULL) || (Size == 0U))
 801a260:	68bb      	ldr	r3, [r7, #8]
 801a262:	2b00      	cmp	r3, #0
 801a264:	d003      	beq.n	801a26e <HAL_SPI_Receive+0x2e>
 801a266:	1dbb      	adds	r3, r7, #6
 801a268:	881b      	ldrh	r3, [r3, #0]
 801a26a:	2b00      	cmp	r3, #0
 801a26c:	d101      	bne.n	801a272 <HAL_SPI_Receive+0x32>
  {
    return HAL_ERROR;
 801a26e:	2301      	movs	r3, #1
 801a270:	e123      	b.n	801a4ba <HAL_SPI_Receive+0x27a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 801a272:	68fb      	ldr	r3, [r7, #12]
 801a274:	685a      	ldr	r2, [r3, #4]
 801a276:	2382      	movs	r3, #130	@ 0x82
 801a278:	005b      	lsls	r3, r3, #1
 801a27a:	429a      	cmp	r2, r3
 801a27c:	d113      	bne.n	801a2a6 <HAL_SPI_Receive+0x66>
 801a27e:	68fb      	ldr	r3, [r7, #12]
 801a280:	689b      	ldr	r3, [r3, #8]
 801a282:	2b00      	cmp	r3, #0
 801a284:	d10f      	bne.n	801a2a6 <HAL_SPI_Receive+0x66>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 801a286:	68fb      	ldr	r3, [r7, #12]
 801a288:	225d      	movs	r2, #93	@ 0x5d
 801a28a:	2104      	movs	r1, #4
 801a28c:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 801a28e:	1dbb      	adds	r3, r7, #6
 801a290:	881c      	ldrh	r4, [r3, #0]
 801a292:	68ba      	ldr	r2, [r7, #8]
 801a294:	68b9      	ldr	r1, [r7, #8]
 801a296:	68f8      	ldr	r0, [r7, #12]
 801a298:	683b      	ldr	r3, [r7, #0]
 801a29a:	9300      	str	r3, [sp, #0]
 801a29c:	0023      	movs	r3, r4
 801a29e:	f000 f915 	bl	801a4cc <HAL_SPI_TransmitReceive>
 801a2a2:	0003      	movs	r3, r0
 801a2a4:	e109      	b.n	801a4ba <HAL_SPI_Receive+0x27a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801a2a6:	f7f6 fea1 	bl	8010fec <HAL_GetTick>
 801a2aa:	0003      	movs	r3, r0
 801a2ac:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 801a2ae:	68fb      	ldr	r3, [r7, #12]
 801a2b0:	225c      	movs	r2, #92	@ 0x5c
 801a2b2:	5c9b      	ldrb	r3, [r3, r2]
 801a2b4:	2b01      	cmp	r3, #1
 801a2b6:	d101      	bne.n	801a2bc <HAL_SPI_Receive+0x7c>
 801a2b8:	2302      	movs	r3, #2
 801a2ba:	e0fe      	b.n	801a4ba <HAL_SPI_Receive+0x27a>
 801a2bc:	68fb      	ldr	r3, [r7, #12]
 801a2be:	225c      	movs	r2, #92	@ 0x5c
 801a2c0:	2101      	movs	r1, #1
 801a2c2:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 801a2c4:	68fb      	ldr	r3, [r7, #12]
 801a2c6:	225d      	movs	r2, #93	@ 0x5d
 801a2c8:	2104      	movs	r1, #4
 801a2ca:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801a2cc:	68fb      	ldr	r3, [r7, #12]
 801a2ce:	2200      	movs	r2, #0
 801a2d0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 801a2d2:	68fb      	ldr	r3, [r7, #12]
 801a2d4:	68ba      	ldr	r2, [r7, #8]
 801a2d6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 801a2d8:	68fb      	ldr	r3, [r7, #12]
 801a2da:	1dba      	adds	r2, r7, #6
 801a2dc:	2144      	movs	r1, #68	@ 0x44
 801a2de:	8812      	ldrh	r2, [r2, #0]
 801a2e0:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 801a2e2:	68fb      	ldr	r3, [r7, #12]
 801a2e4:	1dba      	adds	r2, r7, #6
 801a2e6:	2146      	movs	r1, #70	@ 0x46
 801a2e8:	8812      	ldrh	r2, [r2, #0]
 801a2ea:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 801a2ec:	68fb      	ldr	r3, [r7, #12]
 801a2ee:	2200      	movs	r2, #0
 801a2f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 801a2f2:	68fb      	ldr	r3, [r7, #12]
 801a2f4:	2200      	movs	r2, #0
 801a2f6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 801a2f8:	68fb      	ldr	r3, [r7, #12]
 801a2fa:	2200      	movs	r2, #0
 801a2fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 801a2fe:	68fb      	ldr	r3, [r7, #12]
 801a300:	2200      	movs	r2, #0
 801a302:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 801a304:	68fb      	ldr	r3, [r7, #12]
 801a306:	2200      	movs	r2, #0
 801a308:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801a30a:	68fb      	ldr	r3, [r7, #12]
 801a30c:	68da      	ldr	r2, [r3, #12]
 801a30e:	23e0      	movs	r3, #224	@ 0xe0
 801a310:	00db      	lsls	r3, r3, #3
 801a312:	429a      	cmp	r2, r3
 801a314:	d908      	bls.n	801a328 <HAL_SPI_Receive+0xe8>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 801a316:	68fb      	ldr	r3, [r7, #12]
 801a318:	681b      	ldr	r3, [r3, #0]
 801a31a:	685a      	ldr	r2, [r3, #4]
 801a31c:	68fb      	ldr	r3, [r7, #12]
 801a31e:	681b      	ldr	r3, [r3, #0]
 801a320:	4968      	ldr	r1, [pc, #416]	@ (801a4c4 <HAL_SPI_Receive+0x284>)
 801a322:	400a      	ands	r2, r1
 801a324:	605a      	str	r2, [r3, #4]
 801a326:	e008      	b.n	801a33a <HAL_SPI_Receive+0xfa>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 801a328:	68fb      	ldr	r3, [r7, #12]
 801a32a:	681b      	ldr	r3, [r3, #0]
 801a32c:	685a      	ldr	r2, [r3, #4]
 801a32e:	68fb      	ldr	r3, [r7, #12]
 801a330:	681b      	ldr	r3, [r3, #0]
 801a332:	2180      	movs	r1, #128	@ 0x80
 801a334:	0149      	lsls	r1, r1, #5
 801a336:	430a      	orrs	r2, r1
 801a338:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801a33a:	68fb      	ldr	r3, [r7, #12]
 801a33c:	689a      	ldr	r2, [r3, #8]
 801a33e:	2380      	movs	r3, #128	@ 0x80
 801a340:	021b      	lsls	r3, r3, #8
 801a342:	429a      	cmp	r2, r3
 801a344:	d10f      	bne.n	801a366 <HAL_SPI_Receive+0x126>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 801a346:	68fb      	ldr	r3, [r7, #12]
 801a348:	681b      	ldr	r3, [r3, #0]
 801a34a:	681a      	ldr	r2, [r3, #0]
 801a34c:	68fb      	ldr	r3, [r7, #12]
 801a34e:	681b      	ldr	r3, [r3, #0]
 801a350:	2140      	movs	r1, #64	@ 0x40
 801a352:	438a      	bics	r2, r1
 801a354:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 801a356:	68fb      	ldr	r3, [r7, #12]
 801a358:	681b      	ldr	r3, [r3, #0]
 801a35a:	681a      	ldr	r2, [r3, #0]
 801a35c:	68fb      	ldr	r3, [r7, #12]
 801a35e:	681b      	ldr	r3, [r3, #0]
 801a360:	4959      	ldr	r1, [pc, #356]	@ (801a4c8 <HAL_SPI_Receive+0x288>)
 801a362:	400a      	ands	r2, r1
 801a364:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 801a366:	68fb      	ldr	r3, [r7, #12]
 801a368:	681b      	ldr	r3, [r3, #0]
 801a36a:	681b      	ldr	r3, [r3, #0]
 801a36c:	2240      	movs	r2, #64	@ 0x40
 801a36e:	4013      	ands	r3, r2
 801a370:	2b40      	cmp	r3, #64	@ 0x40
 801a372:	d007      	beq.n	801a384 <HAL_SPI_Receive+0x144>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 801a374:	68fb      	ldr	r3, [r7, #12]
 801a376:	681b      	ldr	r3, [r3, #0]
 801a378:	681a      	ldr	r2, [r3, #0]
 801a37a:	68fb      	ldr	r3, [r7, #12]
 801a37c:	681b      	ldr	r3, [r3, #0]
 801a37e:	2140      	movs	r1, #64	@ 0x40
 801a380:	430a      	orrs	r2, r1
 801a382:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 801a384:	68fb      	ldr	r3, [r7, #12]
 801a386:	68da      	ldr	r2, [r3, #12]
 801a388:	23e0      	movs	r3, #224	@ 0xe0
 801a38a:	00db      	lsls	r3, r3, #3
 801a38c:	429a      	cmp	r2, r3
 801a38e:	d900      	bls.n	801a392 <HAL_SPI_Receive+0x152>
 801a390:	e073      	b.n	801a47a <HAL_SPI_Receive+0x23a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 801a392:	e036      	b.n	801a402 <HAL_SPI_Receive+0x1c2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 801a394:	68fb      	ldr	r3, [r7, #12]
 801a396:	681b      	ldr	r3, [r3, #0]
 801a398:	689b      	ldr	r3, [r3, #8]
 801a39a:	2201      	movs	r2, #1
 801a39c:	4013      	ands	r3, r2
 801a39e:	2b01      	cmp	r3, #1
 801a3a0:	d117      	bne.n	801a3d2 <HAL_SPI_Receive+0x192>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 801a3a2:	68fb      	ldr	r3, [r7, #12]
 801a3a4:	681b      	ldr	r3, [r3, #0]
 801a3a6:	330c      	adds	r3, #12
 801a3a8:	001a      	movs	r2, r3
 801a3aa:	68fb      	ldr	r3, [r7, #12]
 801a3ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a3ae:	7812      	ldrb	r2, [r2, #0]
 801a3b0:	b2d2      	uxtb	r2, r2
 801a3b2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 801a3b4:	68fb      	ldr	r3, [r7, #12]
 801a3b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a3b8:	1c5a      	adds	r2, r3, #1
 801a3ba:	68fb      	ldr	r3, [r7, #12]
 801a3bc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 801a3be:	68fb      	ldr	r3, [r7, #12]
 801a3c0:	2246      	movs	r2, #70	@ 0x46
 801a3c2:	5a9b      	ldrh	r3, [r3, r2]
 801a3c4:	b29b      	uxth	r3, r3
 801a3c6:	3b01      	subs	r3, #1
 801a3c8:	b299      	uxth	r1, r3
 801a3ca:	68fb      	ldr	r3, [r7, #12]
 801a3cc:	2246      	movs	r2, #70	@ 0x46
 801a3ce:	5299      	strh	r1, [r3, r2]
 801a3d0:	e017      	b.n	801a402 <HAL_SPI_Receive+0x1c2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801a3d2:	f7f6 fe0b 	bl	8010fec <HAL_GetTick>
 801a3d6:	0002      	movs	r2, r0
 801a3d8:	697b      	ldr	r3, [r7, #20]
 801a3da:	1ad3      	subs	r3, r2, r3
 801a3dc:	683a      	ldr	r2, [r7, #0]
 801a3de:	429a      	cmp	r2, r3
 801a3e0:	d802      	bhi.n	801a3e8 <HAL_SPI_Receive+0x1a8>
 801a3e2:	683b      	ldr	r3, [r7, #0]
 801a3e4:	3301      	adds	r3, #1
 801a3e6:	d102      	bne.n	801a3ee <HAL_SPI_Receive+0x1ae>
 801a3e8:	683b      	ldr	r3, [r7, #0]
 801a3ea:	2b00      	cmp	r3, #0
 801a3ec:	d109      	bne.n	801a402 <HAL_SPI_Receive+0x1c2>
        {
          hspi->State = HAL_SPI_STATE_READY;
 801a3ee:	68fb      	ldr	r3, [r7, #12]
 801a3f0:	225d      	movs	r2, #93	@ 0x5d
 801a3f2:	2101      	movs	r1, #1
 801a3f4:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 801a3f6:	68fb      	ldr	r3, [r7, #12]
 801a3f8:	225c      	movs	r2, #92	@ 0x5c
 801a3fa:	2100      	movs	r1, #0
 801a3fc:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 801a3fe:	2303      	movs	r3, #3
 801a400:	e05b      	b.n	801a4ba <HAL_SPI_Receive+0x27a>
    while (hspi->RxXferCount > 0U)
 801a402:	68fb      	ldr	r3, [r7, #12]
 801a404:	2246      	movs	r2, #70	@ 0x46
 801a406:	5a9b      	ldrh	r3, [r3, r2]
 801a408:	b29b      	uxth	r3, r3
 801a40a:	2b00      	cmp	r3, #0
 801a40c:	d1c2      	bne.n	801a394 <HAL_SPI_Receive+0x154>
 801a40e:	e03a      	b.n	801a486 <HAL_SPI_Receive+0x246>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 801a410:	68fb      	ldr	r3, [r7, #12]
 801a412:	681b      	ldr	r3, [r3, #0]
 801a414:	689b      	ldr	r3, [r3, #8]
 801a416:	2201      	movs	r2, #1
 801a418:	4013      	ands	r3, r2
 801a41a:	2b01      	cmp	r3, #1
 801a41c:	d115      	bne.n	801a44a <HAL_SPI_Receive+0x20a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 801a41e:	68fb      	ldr	r3, [r7, #12]
 801a420:	681b      	ldr	r3, [r3, #0]
 801a422:	68da      	ldr	r2, [r3, #12]
 801a424:	68fb      	ldr	r3, [r7, #12]
 801a426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a428:	b292      	uxth	r2, r2
 801a42a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 801a42c:	68fb      	ldr	r3, [r7, #12]
 801a42e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a430:	1c9a      	adds	r2, r3, #2
 801a432:	68fb      	ldr	r3, [r7, #12]
 801a434:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 801a436:	68fb      	ldr	r3, [r7, #12]
 801a438:	2246      	movs	r2, #70	@ 0x46
 801a43a:	5a9b      	ldrh	r3, [r3, r2]
 801a43c:	b29b      	uxth	r3, r3
 801a43e:	3b01      	subs	r3, #1
 801a440:	b299      	uxth	r1, r3
 801a442:	68fb      	ldr	r3, [r7, #12]
 801a444:	2246      	movs	r2, #70	@ 0x46
 801a446:	5299      	strh	r1, [r3, r2]
 801a448:	e017      	b.n	801a47a <HAL_SPI_Receive+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801a44a:	f7f6 fdcf 	bl	8010fec <HAL_GetTick>
 801a44e:	0002      	movs	r2, r0
 801a450:	697b      	ldr	r3, [r7, #20]
 801a452:	1ad3      	subs	r3, r2, r3
 801a454:	683a      	ldr	r2, [r7, #0]
 801a456:	429a      	cmp	r2, r3
 801a458:	d802      	bhi.n	801a460 <HAL_SPI_Receive+0x220>
 801a45a:	683b      	ldr	r3, [r7, #0]
 801a45c:	3301      	adds	r3, #1
 801a45e:	d102      	bne.n	801a466 <HAL_SPI_Receive+0x226>
 801a460:	683b      	ldr	r3, [r7, #0]
 801a462:	2b00      	cmp	r3, #0
 801a464:	d109      	bne.n	801a47a <HAL_SPI_Receive+0x23a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 801a466:	68fb      	ldr	r3, [r7, #12]
 801a468:	225d      	movs	r2, #93	@ 0x5d
 801a46a:	2101      	movs	r1, #1
 801a46c:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 801a46e:	68fb      	ldr	r3, [r7, #12]
 801a470:	225c      	movs	r2, #92	@ 0x5c
 801a472:	2100      	movs	r1, #0
 801a474:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 801a476:	2303      	movs	r3, #3
 801a478:	e01f      	b.n	801a4ba <HAL_SPI_Receive+0x27a>
    while (hspi->RxXferCount > 0U)
 801a47a:	68fb      	ldr	r3, [r7, #12]
 801a47c:	2246      	movs	r2, #70	@ 0x46
 801a47e:	5a9b      	ldrh	r3, [r3, r2]
 801a480:	b29b      	uxth	r3, r3
 801a482:	2b00      	cmp	r3, #0
 801a484:	d1c4      	bne.n	801a410 <HAL_SPI_Receive+0x1d0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 801a486:	697a      	ldr	r2, [r7, #20]
 801a488:	6839      	ldr	r1, [r7, #0]
 801a48a:	68fb      	ldr	r3, [r7, #12]
 801a48c:	0018      	movs	r0, r3
 801a48e:	f001 f92f 	bl	801b6f0 <SPI_EndRxTransaction>
 801a492:	1e03      	subs	r3, r0, #0
 801a494:	d002      	beq.n	801a49c <HAL_SPI_Receive+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 801a496:	68fb      	ldr	r3, [r7, #12]
 801a498:	2220      	movs	r2, #32
 801a49a:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 801a49c:	68fb      	ldr	r3, [r7, #12]
 801a49e:	225d      	movs	r2, #93	@ 0x5d
 801a4a0:	2101      	movs	r1, #1
 801a4a2:	5499      	strb	r1, [r3, r2]
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 801a4a4:	68fb      	ldr	r3, [r7, #12]
 801a4a6:	225c      	movs	r2, #92	@ 0x5c
 801a4a8:	2100      	movs	r1, #0
 801a4aa:	5499      	strb	r1, [r3, r2]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801a4ac:	68fb      	ldr	r3, [r7, #12]
 801a4ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801a4b0:	2b00      	cmp	r3, #0
 801a4b2:	d001      	beq.n	801a4b8 <HAL_SPI_Receive+0x278>
  {
    return HAL_ERROR;
 801a4b4:	2301      	movs	r3, #1
 801a4b6:	e000      	b.n	801a4ba <HAL_SPI_Receive+0x27a>
  }
  else
  {
    return HAL_OK;
 801a4b8:	2300      	movs	r3, #0
  }
}
 801a4ba:	0018      	movs	r0, r3
 801a4bc:	46bd      	mov	sp, r7
 801a4be:	b007      	add	sp, #28
 801a4c0:	bd90      	pop	{r4, r7, pc}
 801a4c2:	46c0      	nop			@ (mov r8, r8)
 801a4c4:	ffffefff 	.word	0xffffefff
 801a4c8:	ffffbfff 	.word	0xffffbfff

0801a4cc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 801a4cc:	b580      	push	{r7, lr}
 801a4ce:	b08a      	sub	sp, #40	@ 0x28
 801a4d0:	af00      	add	r7, sp, #0
 801a4d2:	60f8      	str	r0, [r7, #12]
 801a4d4:	60b9      	str	r1, [r7, #8]
 801a4d6:	607a      	str	r2, [r7, #4]
 801a4d8:	001a      	movs	r2, r3
 801a4da:	1cbb      	adds	r3, r7, #2
 801a4dc:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 801a4de:	2301      	movs	r3, #1
 801a4e0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801a4e2:	f7f6 fd83 	bl	8010fec <HAL_GetTick>
 801a4e6:	0003      	movs	r3, r0
 801a4e8:	623b      	str	r3, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 801a4ea:	201f      	movs	r0, #31
 801a4ec:	183b      	adds	r3, r7, r0
 801a4ee:	68fa      	ldr	r2, [r7, #12]
 801a4f0:	215d      	movs	r1, #93	@ 0x5d
 801a4f2:	5c52      	ldrb	r2, [r2, r1]
 801a4f4:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 801a4f6:	68fb      	ldr	r3, [r7, #12]
 801a4f8:	685b      	ldr	r3, [r3, #4]
 801a4fa:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 801a4fc:	2316      	movs	r3, #22
 801a4fe:	18fb      	adds	r3, r7, r3
 801a500:	1cba      	adds	r2, r7, #2
 801a502:	8812      	ldrh	r2, [r2, #0]
 801a504:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 801a506:	183b      	adds	r3, r7, r0
 801a508:	781b      	ldrb	r3, [r3, #0]
 801a50a:	2b01      	cmp	r3, #1
 801a50c:	d00e      	beq.n	801a52c <HAL_SPI_TransmitReceive+0x60>
 801a50e:	69ba      	ldr	r2, [r7, #24]
 801a510:	2382      	movs	r3, #130	@ 0x82
 801a512:	005b      	lsls	r3, r3, #1
 801a514:	429a      	cmp	r2, r3
 801a516:	d107      	bne.n	801a528 <HAL_SPI_TransmitReceive+0x5c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 801a518:	68fb      	ldr	r3, [r7, #12]
 801a51a:	689b      	ldr	r3, [r3, #8]
 801a51c:	2b00      	cmp	r3, #0
 801a51e:	d103      	bne.n	801a528 <HAL_SPI_TransmitReceive+0x5c>
 801a520:	183b      	adds	r3, r7, r0
 801a522:	781b      	ldrb	r3, [r3, #0]
 801a524:	2b04      	cmp	r3, #4
 801a526:	d001      	beq.n	801a52c <HAL_SPI_TransmitReceive+0x60>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 801a528:	2302      	movs	r3, #2
 801a52a:	e19f      	b.n	801a86c <HAL_SPI_TransmitReceive+0x3a0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 801a52c:	68bb      	ldr	r3, [r7, #8]
 801a52e:	2b00      	cmp	r3, #0
 801a530:	d006      	beq.n	801a540 <HAL_SPI_TransmitReceive+0x74>
 801a532:	687b      	ldr	r3, [r7, #4]
 801a534:	2b00      	cmp	r3, #0
 801a536:	d003      	beq.n	801a540 <HAL_SPI_TransmitReceive+0x74>
 801a538:	1cbb      	adds	r3, r7, #2
 801a53a:	881b      	ldrh	r3, [r3, #0]
 801a53c:	2b00      	cmp	r3, #0
 801a53e:	d101      	bne.n	801a544 <HAL_SPI_TransmitReceive+0x78>
  {
    return HAL_ERROR;
 801a540:	2301      	movs	r3, #1
 801a542:	e193      	b.n	801a86c <HAL_SPI_TransmitReceive+0x3a0>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 801a544:	68fb      	ldr	r3, [r7, #12]
 801a546:	225c      	movs	r2, #92	@ 0x5c
 801a548:	5c9b      	ldrb	r3, [r3, r2]
 801a54a:	2b01      	cmp	r3, #1
 801a54c:	d101      	bne.n	801a552 <HAL_SPI_TransmitReceive+0x86>
 801a54e:	2302      	movs	r3, #2
 801a550:	e18c      	b.n	801a86c <HAL_SPI_TransmitReceive+0x3a0>
 801a552:	68fb      	ldr	r3, [r7, #12]
 801a554:	225c      	movs	r2, #92	@ 0x5c
 801a556:	2101      	movs	r1, #1
 801a558:	5499      	strb	r1, [r3, r2]

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 801a55a:	68fb      	ldr	r3, [r7, #12]
 801a55c:	225d      	movs	r2, #93	@ 0x5d
 801a55e:	5c9b      	ldrb	r3, [r3, r2]
 801a560:	b2db      	uxtb	r3, r3
 801a562:	2b04      	cmp	r3, #4
 801a564:	d003      	beq.n	801a56e <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 801a566:	68fb      	ldr	r3, [r7, #12]
 801a568:	225d      	movs	r2, #93	@ 0x5d
 801a56a:	2105      	movs	r1, #5
 801a56c:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801a56e:	68fb      	ldr	r3, [r7, #12]
 801a570:	2200      	movs	r2, #0
 801a572:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 801a574:	68fb      	ldr	r3, [r7, #12]
 801a576:	687a      	ldr	r2, [r7, #4]
 801a578:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 801a57a:	68fb      	ldr	r3, [r7, #12]
 801a57c:	1cba      	adds	r2, r7, #2
 801a57e:	2146      	movs	r1, #70	@ 0x46
 801a580:	8812      	ldrh	r2, [r2, #0]
 801a582:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 801a584:	68fb      	ldr	r3, [r7, #12]
 801a586:	1cba      	adds	r2, r7, #2
 801a588:	2144      	movs	r1, #68	@ 0x44
 801a58a:	8812      	ldrh	r2, [r2, #0]
 801a58c:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 801a58e:	68fb      	ldr	r3, [r7, #12]
 801a590:	68ba      	ldr	r2, [r7, #8]
 801a592:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 801a594:	68fb      	ldr	r3, [r7, #12]
 801a596:	1cba      	adds	r2, r7, #2
 801a598:	8812      	ldrh	r2, [r2, #0]
 801a59a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 801a59c:	68fb      	ldr	r3, [r7, #12]
 801a59e:	1cba      	adds	r2, r7, #2
 801a5a0:	8812      	ldrh	r2, [r2, #0]
 801a5a2:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 801a5a4:	68fb      	ldr	r3, [r7, #12]
 801a5a6:	2200      	movs	r2, #0
 801a5a8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 801a5aa:	68fb      	ldr	r3, [r7, #12]
 801a5ac:	2200      	movs	r2, #0
 801a5ae:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801a5b0:	68fb      	ldr	r3, [r7, #12]
 801a5b2:	68da      	ldr	r2, [r3, #12]
 801a5b4:	23e0      	movs	r3, #224	@ 0xe0
 801a5b6:	00db      	lsls	r3, r3, #3
 801a5b8:	429a      	cmp	r2, r3
 801a5ba:	d908      	bls.n	801a5ce <HAL_SPI_TransmitReceive+0x102>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 801a5bc:	68fb      	ldr	r3, [r7, #12]
 801a5be:	681b      	ldr	r3, [r3, #0]
 801a5c0:	685a      	ldr	r2, [r3, #4]
 801a5c2:	68fb      	ldr	r3, [r7, #12]
 801a5c4:	681b      	ldr	r3, [r3, #0]
 801a5c6:	49ab      	ldr	r1, [pc, #684]	@ (801a874 <HAL_SPI_TransmitReceive+0x3a8>)
 801a5c8:	400a      	ands	r2, r1
 801a5ca:	605a      	str	r2, [r3, #4]
 801a5cc:	e008      	b.n	801a5e0 <HAL_SPI_TransmitReceive+0x114>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 801a5ce:	68fb      	ldr	r3, [r7, #12]
 801a5d0:	681b      	ldr	r3, [r3, #0]
 801a5d2:	685a      	ldr	r2, [r3, #4]
 801a5d4:	68fb      	ldr	r3, [r7, #12]
 801a5d6:	681b      	ldr	r3, [r3, #0]
 801a5d8:	2180      	movs	r1, #128	@ 0x80
 801a5da:	0149      	lsls	r1, r1, #5
 801a5dc:	430a      	orrs	r2, r1
 801a5de:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 801a5e0:	68fb      	ldr	r3, [r7, #12]
 801a5e2:	681b      	ldr	r3, [r3, #0]
 801a5e4:	681b      	ldr	r3, [r3, #0]
 801a5e6:	2240      	movs	r2, #64	@ 0x40
 801a5e8:	4013      	ands	r3, r2
 801a5ea:	2b40      	cmp	r3, #64	@ 0x40
 801a5ec:	d007      	beq.n	801a5fe <HAL_SPI_TransmitReceive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 801a5ee:	68fb      	ldr	r3, [r7, #12]
 801a5f0:	681b      	ldr	r3, [r3, #0]
 801a5f2:	681a      	ldr	r2, [r3, #0]
 801a5f4:	68fb      	ldr	r3, [r7, #12]
 801a5f6:	681b      	ldr	r3, [r3, #0]
 801a5f8:	2140      	movs	r1, #64	@ 0x40
 801a5fa:	430a      	orrs	r2, r1
 801a5fc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801a5fe:	68fb      	ldr	r3, [r7, #12]
 801a600:	68da      	ldr	r2, [r3, #12]
 801a602:	23e0      	movs	r3, #224	@ 0xe0
 801a604:	00db      	lsls	r3, r3, #3
 801a606:	429a      	cmp	r2, r3
 801a608:	d800      	bhi.n	801a60c <HAL_SPI_TransmitReceive+0x140>
 801a60a:	e084      	b.n	801a716 <HAL_SPI_TransmitReceive+0x24a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 801a60c:	68fb      	ldr	r3, [r7, #12]
 801a60e:	685b      	ldr	r3, [r3, #4]
 801a610:	2b00      	cmp	r3, #0
 801a612:	d005      	beq.n	801a620 <HAL_SPI_TransmitReceive+0x154>
 801a614:	2316      	movs	r3, #22
 801a616:	18fb      	adds	r3, r7, r3
 801a618:	881b      	ldrh	r3, [r3, #0]
 801a61a:	2b01      	cmp	r3, #1
 801a61c:	d000      	beq.n	801a620 <HAL_SPI_TransmitReceive+0x154>
 801a61e:	e06e      	b.n	801a6fe <HAL_SPI_TransmitReceive+0x232>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 801a620:	68fb      	ldr	r3, [r7, #12]
 801a622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a624:	881a      	ldrh	r2, [r3, #0]
 801a626:	68fb      	ldr	r3, [r7, #12]
 801a628:	681b      	ldr	r3, [r3, #0]
 801a62a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 801a62c:	68fb      	ldr	r3, [r7, #12]
 801a62e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a630:	1c9a      	adds	r2, r3, #2
 801a632:	68fb      	ldr	r3, [r7, #12]
 801a634:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 801a636:	68fb      	ldr	r3, [r7, #12]
 801a638:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801a63a:	b29b      	uxth	r3, r3
 801a63c:	3b01      	subs	r3, #1
 801a63e:	b29a      	uxth	r2, r3
 801a640:	68fb      	ldr	r3, [r7, #12]
 801a642:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801a644:	e05b      	b.n	801a6fe <HAL_SPI_TransmitReceive+0x232>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 801a646:	68fb      	ldr	r3, [r7, #12]
 801a648:	681b      	ldr	r3, [r3, #0]
 801a64a:	689b      	ldr	r3, [r3, #8]
 801a64c:	2202      	movs	r2, #2
 801a64e:	4013      	ands	r3, r2
 801a650:	2b02      	cmp	r3, #2
 801a652:	d11b      	bne.n	801a68c <HAL_SPI_TransmitReceive+0x1c0>
 801a654:	68fb      	ldr	r3, [r7, #12]
 801a656:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801a658:	b29b      	uxth	r3, r3
 801a65a:	2b00      	cmp	r3, #0
 801a65c:	d016      	beq.n	801a68c <HAL_SPI_TransmitReceive+0x1c0>
 801a65e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a660:	2b01      	cmp	r3, #1
 801a662:	d113      	bne.n	801a68c <HAL_SPI_TransmitReceive+0x1c0>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 801a664:	68fb      	ldr	r3, [r7, #12]
 801a666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a668:	881a      	ldrh	r2, [r3, #0]
 801a66a:	68fb      	ldr	r3, [r7, #12]
 801a66c:	681b      	ldr	r3, [r3, #0]
 801a66e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 801a670:	68fb      	ldr	r3, [r7, #12]
 801a672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a674:	1c9a      	adds	r2, r3, #2
 801a676:	68fb      	ldr	r3, [r7, #12]
 801a678:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 801a67a:	68fb      	ldr	r3, [r7, #12]
 801a67c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801a67e:	b29b      	uxth	r3, r3
 801a680:	3b01      	subs	r3, #1
 801a682:	b29a      	uxth	r2, r3
 801a684:	68fb      	ldr	r3, [r7, #12]
 801a686:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 801a688:	2300      	movs	r3, #0
 801a68a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 801a68c:	68fb      	ldr	r3, [r7, #12]
 801a68e:	681b      	ldr	r3, [r3, #0]
 801a690:	689b      	ldr	r3, [r3, #8]
 801a692:	2201      	movs	r2, #1
 801a694:	4013      	ands	r3, r2
 801a696:	2b01      	cmp	r3, #1
 801a698:	d11c      	bne.n	801a6d4 <HAL_SPI_TransmitReceive+0x208>
 801a69a:	68fb      	ldr	r3, [r7, #12]
 801a69c:	2246      	movs	r2, #70	@ 0x46
 801a69e:	5a9b      	ldrh	r3, [r3, r2]
 801a6a0:	b29b      	uxth	r3, r3
 801a6a2:	2b00      	cmp	r3, #0
 801a6a4:	d016      	beq.n	801a6d4 <HAL_SPI_TransmitReceive+0x208>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 801a6a6:	68fb      	ldr	r3, [r7, #12]
 801a6a8:	681b      	ldr	r3, [r3, #0]
 801a6aa:	68da      	ldr	r2, [r3, #12]
 801a6ac:	68fb      	ldr	r3, [r7, #12]
 801a6ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a6b0:	b292      	uxth	r2, r2
 801a6b2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 801a6b4:	68fb      	ldr	r3, [r7, #12]
 801a6b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a6b8:	1c9a      	adds	r2, r3, #2
 801a6ba:	68fb      	ldr	r3, [r7, #12]
 801a6bc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 801a6be:	68fb      	ldr	r3, [r7, #12]
 801a6c0:	2246      	movs	r2, #70	@ 0x46
 801a6c2:	5a9b      	ldrh	r3, [r3, r2]
 801a6c4:	b29b      	uxth	r3, r3
 801a6c6:	3b01      	subs	r3, #1
 801a6c8:	b299      	uxth	r1, r3
 801a6ca:	68fb      	ldr	r3, [r7, #12]
 801a6cc:	2246      	movs	r2, #70	@ 0x46
 801a6ce:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 801a6d0:	2301      	movs	r3, #1
 801a6d2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 801a6d4:	f7f6 fc8a 	bl	8010fec <HAL_GetTick>
 801a6d8:	0002      	movs	r2, r0
 801a6da:	6a3b      	ldr	r3, [r7, #32]
 801a6dc:	1ad3      	subs	r3, r2, r3
 801a6de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801a6e0:	429a      	cmp	r2, r3
 801a6e2:	d80c      	bhi.n	801a6fe <HAL_SPI_TransmitReceive+0x232>
 801a6e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a6e6:	3301      	adds	r3, #1
 801a6e8:	d009      	beq.n	801a6fe <HAL_SPI_TransmitReceive+0x232>
      {
        hspi->State = HAL_SPI_STATE_READY;
 801a6ea:	68fb      	ldr	r3, [r7, #12]
 801a6ec:	225d      	movs	r2, #93	@ 0x5d
 801a6ee:	2101      	movs	r1, #1
 801a6f0:	5499      	strb	r1, [r3, r2]
        __HAL_UNLOCK(hspi);
 801a6f2:	68fb      	ldr	r3, [r7, #12]
 801a6f4:	225c      	movs	r2, #92	@ 0x5c
 801a6f6:	2100      	movs	r1, #0
 801a6f8:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 801a6fa:	2303      	movs	r3, #3
 801a6fc:	e0b6      	b.n	801a86c <HAL_SPI_TransmitReceive+0x3a0>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801a6fe:	68fb      	ldr	r3, [r7, #12]
 801a700:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801a702:	b29b      	uxth	r3, r3
 801a704:	2b00      	cmp	r3, #0
 801a706:	d19e      	bne.n	801a646 <HAL_SPI_TransmitReceive+0x17a>
 801a708:	68fb      	ldr	r3, [r7, #12]
 801a70a:	2246      	movs	r2, #70	@ 0x46
 801a70c:	5a9b      	ldrh	r3, [r3, r2]
 801a70e:	b29b      	uxth	r3, r3
 801a710:	2b00      	cmp	r3, #0
 801a712:	d198      	bne.n	801a646 <HAL_SPI_TransmitReceive+0x17a>
 801a714:	e08a      	b.n	801a82c <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 801a716:	68fb      	ldr	r3, [r7, #12]
 801a718:	685b      	ldr	r3, [r3, #4]
 801a71a:	2b00      	cmp	r3, #0
 801a71c:	d005      	beq.n	801a72a <HAL_SPI_TransmitReceive+0x25e>
 801a71e:	2316      	movs	r3, #22
 801a720:	18fb      	adds	r3, r7, r3
 801a722:	881b      	ldrh	r3, [r3, #0]
 801a724:	2b01      	cmp	r3, #1
 801a726:	d000      	beq.n	801a72a <HAL_SPI_TransmitReceive+0x25e>
 801a728:	e075      	b.n	801a816 <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 801a72a:	68fb      	ldr	r3, [r7, #12]
 801a72c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801a72e:	68fb      	ldr	r3, [r7, #12]
 801a730:	681b      	ldr	r3, [r3, #0]
 801a732:	330c      	adds	r3, #12
 801a734:	7812      	ldrb	r2, [r2, #0]
 801a736:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 801a738:	68fb      	ldr	r3, [r7, #12]
 801a73a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a73c:	1c5a      	adds	r2, r3, #1
 801a73e:	68fb      	ldr	r3, [r7, #12]
 801a740:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 801a742:	68fb      	ldr	r3, [r7, #12]
 801a744:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801a746:	b29b      	uxth	r3, r3
 801a748:	3b01      	subs	r3, #1
 801a74a:	b29a      	uxth	r2, r3
 801a74c:	68fb      	ldr	r3, [r7, #12]
 801a74e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801a750:	e061      	b.n	801a816 <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 801a752:	68fb      	ldr	r3, [r7, #12]
 801a754:	681b      	ldr	r3, [r3, #0]
 801a756:	689b      	ldr	r3, [r3, #8]
 801a758:	2202      	movs	r2, #2
 801a75a:	4013      	ands	r3, r2
 801a75c:	2b02      	cmp	r3, #2
 801a75e:	d11c      	bne.n	801a79a <HAL_SPI_TransmitReceive+0x2ce>
 801a760:	68fb      	ldr	r3, [r7, #12]
 801a762:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801a764:	b29b      	uxth	r3, r3
 801a766:	2b00      	cmp	r3, #0
 801a768:	d017      	beq.n	801a79a <HAL_SPI_TransmitReceive+0x2ce>
 801a76a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a76c:	2b01      	cmp	r3, #1
 801a76e:	d114      	bne.n	801a79a <HAL_SPI_TransmitReceive+0x2ce>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 801a770:	68fb      	ldr	r3, [r7, #12]
 801a772:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801a774:	68fb      	ldr	r3, [r7, #12]
 801a776:	681b      	ldr	r3, [r3, #0]
 801a778:	330c      	adds	r3, #12
 801a77a:	7812      	ldrb	r2, [r2, #0]
 801a77c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 801a77e:	68fb      	ldr	r3, [r7, #12]
 801a780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a782:	1c5a      	adds	r2, r3, #1
 801a784:	68fb      	ldr	r3, [r7, #12]
 801a786:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 801a788:	68fb      	ldr	r3, [r7, #12]
 801a78a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801a78c:	b29b      	uxth	r3, r3
 801a78e:	3b01      	subs	r3, #1
 801a790:	b29a      	uxth	r2, r3
 801a792:	68fb      	ldr	r3, [r7, #12]
 801a794:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 801a796:	2300      	movs	r3, #0
 801a798:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 801a79a:	68fb      	ldr	r3, [r7, #12]
 801a79c:	681b      	ldr	r3, [r3, #0]
 801a79e:	689b      	ldr	r3, [r3, #8]
 801a7a0:	2201      	movs	r2, #1
 801a7a2:	4013      	ands	r3, r2
 801a7a4:	2b01      	cmp	r3, #1
 801a7a6:	d11e      	bne.n	801a7e6 <HAL_SPI_TransmitReceive+0x31a>
 801a7a8:	68fb      	ldr	r3, [r7, #12]
 801a7aa:	2246      	movs	r2, #70	@ 0x46
 801a7ac:	5a9b      	ldrh	r3, [r3, r2]
 801a7ae:	b29b      	uxth	r3, r3
 801a7b0:	2b00      	cmp	r3, #0
 801a7b2:	d018      	beq.n	801a7e6 <HAL_SPI_TransmitReceive+0x31a>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 801a7b4:	68fb      	ldr	r3, [r7, #12]
 801a7b6:	681b      	ldr	r3, [r3, #0]
 801a7b8:	330c      	adds	r3, #12
 801a7ba:	001a      	movs	r2, r3
 801a7bc:	68fb      	ldr	r3, [r7, #12]
 801a7be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a7c0:	7812      	ldrb	r2, [r2, #0]
 801a7c2:	b2d2      	uxtb	r2, r2
 801a7c4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 801a7c6:	68fb      	ldr	r3, [r7, #12]
 801a7c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a7ca:	1c5a      	adds	r2, r3, #1
 801a7cc:	68fb      	ldr	r3, [r7, #12]
 801a7ce:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 801a7d0:	68fb      	ldr	r3, [r7, #12]
 801a7d2:	2246      	movs	r2, #70	@ 0x46
 801a7d4:	5a9b      	ldrh	r3, [r3, r2]
 801a7d6:	b29b      	uxth	r3, r3
 801a7d8:	3b01      	subs	r3, #1
 801a7da:	b299      	uxth	r1, r3
 801a7dc:	68fb      	ldr	r3, [r7, #12]
 801a7de:	2246      	movs	r2, #70	@ 0x46
 801a7e0:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 801a7e2:	2301      	movs	r3, #1
 801a7e4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 801a7e6:	f7f6 fc01 	bl	8010fec <HAL_GetTick>
 801a7ea:	0002      	movs	r2, r0
 801a7ec:	6a3b      	ldr	r3, [r7, #32]
 801a7ee:	1ad3      	subs	r3, r2, r3
 801a7f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801a7f2:	429a      	cmp	r2, r3
 801a7f4:	d802      	bhi.n	801a7fc <HAL_SPI_TransmitReceive+0x330>
 801a7f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a7f8:	3301      	adds	r3, #1
 801a7fa:	d102      	bne.n	801a802 <HAL_SPI_TransmitReceive+0x336>
 801a7fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a7fe:	2b00      	cmp	r3, #0
 801a800:	d109      	bne.n	801a816 <HAL_SPI_TransmitReceive+0x34a>
      {
        hspi->State = HAL_SPI_STATE_READY;
 801a802:	68fb      	ldr	r3, [r7, #12]
 801a804:	225d      	movs	r2, #93	@ 0x5d
 801a806:	2101      	movs	r1, #1
 801a808:	5499      	strb	r1, [r3, r2]
        __HAL_UNLOCK(hspi);
 801a80a:	68fb      	ldr	r3, [r7, #12]
 801a80c:	225c      	movs	r2, #92	@ 0x5c
 801a80e:	2100      	movs	r1, #0
 801a810:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 801a812:	2303      	movs	r3, #3
 801a814:	e02a      	b.n	801a86c <HAL_SPI_TransmitReceive+0x3a0>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801a816:	68fb      	ldr	r3, [r7, #12]
 801a818:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801a81a:	b29b      	uxth	r3, r3
 801a81c:	2b00      	cmp	r3, #0
 801a81e:	d198      	bne.n	801a752 <HAL_SPI_TransmitReceive+0x286>
 801a820:	68fb      	ldr	r3, [r7, #12]
 801a822:	2246      	movs	r2, #70	@ 0x46
 801a824:	5a9b      	ldrh	r3, [r3, r2]
 801a826:	b29b      	uxth	r3, r3
 801a828:	2b00      	cmp	r3, #0
 801a82a:	d192      	bne.n	801a752 <HAL_SPI_TransmitReceive+0x286>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 801a82c:	6a3a      	ldr	r2, [r7, #32]
 801a82e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801a830:	68fb      	ldr	r3, [r7, #12]
 801a832:	0018      	movs	r0, r3
 801a834:	f000 ffba 	bl	801b7ac <SPI_EndRxTxTransaction>
 801a838:	1e03      	subs	r3, r0, #0
 801a83a:	d008      	beq.n	801a84e <HAL_SPI_TransmitReceive+0x382>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 801a83c:	68fb      	ldr	r3, [r7, #12]
 801a83e:	2220      	movs	r2, #32
 801a840:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 801a842:	68fb      	ldr	r3, [r7, #12]
 801a844:	225c      	movs	r2, #92	@ 0x5c
 801a846:	2100      	movs	r1, #0
 801a848:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 801a84a:	2301      	movs	r3, #1
 801a84c:	e00e      	b.n	801a86c <HAL_SPI_TransmitReceive+0x3a0>
  }


  hspi->State = HAL_SPI_STATE_READY;
 801a84e:	68fb      	ldr	r3, [r7, #12]
 801a850:	225d      	movs	r2, #93	@ 0x5d
 801a852:	2101      	movs	r1, #1
 801a854:	5499      	strb	r1, [r3, r2]
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 801a856:	68fb      	ldr	r3, [r7, #12]
 801a858:	225c      	movs	r2, #92	@ 0x5c
 801a85a:	2100      	movs	r1, #0
 801a85c:	5499      	strb	r1, [r3, r2]

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801a85e:	68fb      	ldr	r3, [r7, #12]
 801a860:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801a862:	2b00      	cmp	r3, #0
 801a864:	d001      	beq.n	801a86a <HAL_SPI_TransmitReceive+0x39e>
  {
    return HAL_ERROR;
 801a866:	2301      	movs	r3, #1
 801a868:	e000      	b.n	801a86c <HAL_SPI_TransmitReceive+0x3a0>
  }
  else
  {
    return HAL_OK;
 801a86a:	2300      	movs	r3, #0
  }
}
 801a86c:	0018      	movs	r0, r3
 801a86e:	46bd      	mov	sp, r7
 801a870:	b00a      	add	sp, #40	@ 0x28
 801a872:	bd80      	pop	{r7, pc}
 801a874:	ffffefff 	.word	0xffffefff

0801a878 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 801a878:	b590      	push	{r4, r7, lr}
 801a87a:	b085      	sub	sp, #20
 801a87c:	af00      	add	r7, sp, #0
 801a87e:	60f8      	str	r0, [r7, #12]
 801a880:	60b9      	str	r1, [r7, #8]
 801a882:	1dbb      	adds	r3, r7, #6
 801a884:	801a      	strh	r2, [r3, #0]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 801a886:	68fb      	ldr	r3, [r7, #12]
 801a888:	225d      	movs	r2, #93	@ 0x5d
 801a88a:	5c9b      	ldrb	r3, [r3, r2]
 801a88c:	b2db      	uxtb	r3, r3
 801a88e:	2b01      	cmp	r3, #1
 801a890:	d001      	beq.n	801a896 <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 801a892:	2302      	movs	r3, #2
 801a894:	e10f      	b.n	801aab6 <HAL_SPI_Receive_DMA+0x23e>
  }

  if ((pData == NULL) || (Size == 0U))
 801a896:	68bb      	ldr	r3, [r7, #8]
 801a898:	2b00      	cmp	r3, #0
 801a89a:	d003      	beq.n	801a8a4 <HAL_SPI_Receive_DMA+0x2c>
 801a89c:	1dbb      	adds	r3, r7, #6
 801a89e:	881b      	ldrh	r3, [r3, #0]
 801a8a0:	2b00      	cmp	r3, #0
 801a8a2:	d101      	bne.n	801a8a8 <HAL_SPI_Receive_DMA+0x30>
  {
    return HAL_ERROR;
 801a8a4:	2301      	movs	r3, #1
 801a8a6:	e106      	b.n	801aab6 <HAL_SPI_Receive_DMA+0x23e>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 801a8a8:	68fb      	ldr	r3, [r7, #12]
 801a8aa:	689b      	ldr	r3, [r3, #8]
 801a8ac:	2b00      	cmp	r3, #0
 801a8ae:	d112      	bne.n	801a8d6 <HAL_SPI_Receive_DMA+0x5e>
 801a8b0:	68fb      	ldr	r3, [r7, #12]
 801a8b2:	685a      	ldr	r2, [r3, #4]
 801a8b4:	2382      	movs	r3, #130	@ 0x82
 801a8b6:	005b      	lsls	r3, r3, #1
 801a8b8:	429a      	cmp	r2, r3
 801a8ba:	d10c      	bne.n	801a8d6 <HAL_SPI_Receive_DMA+0x5e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 801a8bc:	68fb      	ldr	r3, [r7, #12]
 801a8be:	225d      	movs	r2, #93	@ 0x5d
 801a8c0:	2104      	movs	r1, #4
 801a8c2:	5499      	strb	r1, [r3, r2]

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 801a8c4:	1dbb      	adds	r3, r7, #6
 801a8c6:	881b      	ldrh	r3, [r3, #0]
 801a8c8:	68ba      	ldr	r2, [r7, #8]
 801a8ca:	68b9      	ldr	r1, [r7, #8]
 801a8cc:	68f8      	ldr	r0, [r7, #12]
 801a8ce:	f000 f903 	bl	801aad8 <HAL_SPI_TransmitReceive_DMA>
 801a8d2:	0003      	movs	r3, r0
 801a8d4:	e0ef      	b.n	801aab6 <HAL_SPI_Receive_DMA+0x23e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 801a8d6:	68fb      	ldr	r3, [r7, #12]
 801a8d8:	225c      	movs	r2, #92	@ 0x5c
 801a8da:	5c9b      	ldrb	r3, [r3, r2]
 801a8dc:	2b01      	cmp	r3, #1
 801a8de:	d101      	bne.n	801a8e4 <HAL_SPI_Receive_DMA+0x6c>
 801a8e0:	2302      	movs	r3, #2
 801a8e2:	e0e8      	b.n	801aab6 <HAL_SPI_Receive_DMA+0x23e>
 801a8e4:	68fb      	ldr	r3, [r7, #12]
 801a8e6:	225c      	movs	r2, #92	@ 0x5c
 801a8e8:	2101      	movs	r1, #1
 801a8ea:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 801a8ec:	68fb      	ldr	r3, [r7, #12]
 801a8ee:	225d      	movs	r2, #93	@ 0x5d
 801a8f0:	2104      	movs	r1, #4
 801a8f2:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801a8f4:	68fb      	ldr	r3, [r7, #12]
 801a8f6:	2200      	movs	r2, #0
 801a8f8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 801a8fa:	68fb      	ldr	r3, [r7, #12]
 801a8fc:	68ba      	ldr	r2, [r7, #8]
 801a8fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 801a900:	68fb      	ldr	r3, [r7, #12]
 801a902:	1dba      	adds	r2, r7, #6
 801a904:	2144      	movs	r1, #68	@ 0x44
 801a906:	8812      	ldrh	r2, [r2, #0]
 801a908:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 801a90a:	68fb      	ldr	r3, [r7, #12]
 801a90c:	1dba      	adds	r2, r7, #6
 801a90e:	2146      	movs	r1, #70	@ 0x46
 801a910:	8812      	ldrh	r2, [r2, #0]
 801a912:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 801a914:	68fb      	ldr	r3, [r7, #12]
 801a916:	2200      	movs	r2, #0
 801a918:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 801a91a:	68fb      	ldr	r3, [r7, #12]
 801a91c:	2200      	movs	r2, #0
 801a91e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->TxXferSize  = 0U;
 801a920:	68fb      	ldr	r3, [r7, #12]
 801a922:	2200      	movs	r2, #0
 801a924:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 801a926:	68fb      	ldr	r3, [r7, #12]
 801a928:	2200      	movs	r2, #0
 801a92a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801a92c:	68fb      	ldr	r3, [r7, #12]
 801a92e:	689a      	ldr	r2, [r3, #8]
 801a930:	2380      	movs	r3, #128	@ 0x80
 801a932:	021b      	lsls	r3, r3, #8
 801a934:	429a      	cmp	r2, r3
 801a936:	d10f      	bne.n	801a958 <HAL_SPI_Receive_DMA+0xe0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 801a938:	68fb      	ldr	r3, [r7, #12]
 801a93a:	681b      	ldr	r3, [r3, #0]
 801a93c:	681a      	ldr	r2, [r3, #0]
 801a93e:	68fb      	ldr	r3, [r7, #12]
 801a940:	681b      	ldr	r3, [r3, #0]
 801a942:	2140      	movs	r1, #64	@ 0x40
 801a944:	438a      	bics	r2, r1
 801a946:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 801a948:	68fb      	ldr	r3, [r7, #12]
 801a94a:	681b      	ldr	r3, [r3, #0]
 801a94c:	681a      	ldr	r2, [r3, #0]
 801a94e:	68fb      	ldr	r3, [r7, #12]
 801a950:	681b      	ldr	r3, [r3, #0]
 801a952:	495b      	ldr	r1, [pc, #364]	@ (801aac0 <HAL_SPI_Receive_DMA+0x248>)
 801a954:	400a      	ands	r2, r1
 801a956:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 801a958:	68fb      	ldr	r3, [r7, #12]
 801a95a:	681b      	ldr	r3, [r3, #0]
 801a95c:	685a      	ldr	r2, [r3, #4]
 801a95e:	68fb      	ldr	r3, [r7, #12]
 801a960:	681b      	ldr	r3, [r3, #0]
 801a962:	4958      	ldr	r1, [pc, #352]	@ (801aac4 <HAL_SPI_Receive_DMA+0x24c>)
 801a964:	400a      	ands	r2, r1
 801a966:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801a968:	68fb      	ldr	r3, [r7, #12]
 801a96a:	68da      	ldr	r2, [r3, #12]
 801a96c:	23e0      	movs	r3, #224	@ 0xe0
 801a96e:	00db      	lsls	r3, r3, #3
 801a970:	429a      	cmp	r2, r3
 801a972:	d908      	bls.n	801a986 <HAL_SPI_Receive_DMA+0x10e>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 801a974:	68fb      	ldr	r3, [r7, #12]
 801a976:	681b      	ldr	r3, [r3, #0]
 801a978:	685a      	ldr	r2, [r3, #4]
 801a97a:	68fb      	ldr	r3, [r7, #12]
 801a97c:	681b      	ldr	r3, [r3, #0]
 801a97e:	4952      	ldr	r1, [pc, #328]	@ (801aac8 <HAL_SPI_Receive_DMA+0x250>)
 801a980:	400a      	ands	r2, r1
 801a982:	605a      	str	r2, [r3, #4]
 801a984:	e045      	b.n	801aa12 <HAL_SPI_Receive_DMA+0x19a>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 801a986:	68fb      	ldr	r3, [r7, #12]
 801a988:	681b      	ldr	r3, [r3, #0]
 801a98a:	685a      	ldr	r2, [r3, #4]
 801a98c:	68fb      	ldr	r3, [r7, #12]
 801a98e:	681b      	ldr	r3, [r3, #0]
 801a990:	2180      	movs	r1, #128	@ 0x80
 801a992:	0149      	lsls	r1, r1, #5
 801a994:	430a      	orrs	r2, r1
 801a996:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 801a998:	68fb      	ldr	r3, [r7, #12]
 801a99a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a99c:	699a      	ldr	r2, [r3, #24]
 801a99e:	2380      	movs	r3, #128	@ 0x80
 801a9a0:	00db      	lsls	r3, r3, #3
 801a9a2:	429a      	cmp	r2, r3
 801a9a4:	d135      	bne.n	801aa12 <HAL_SPI_Receive_DMA+0x19a>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 801a9a6:	68fb      	ldr	r3, [r7, #12]
 801a9a8:	681b      	ldr	r3, [r3, #0]
 801a9aa:	685a      	ldr	r2, [r3, #4]
 801a9ac:	68fb      	ldr	r3, [r7, #12]
 801a9ae:	681b      	ldr	r3, [r3, #0]
 801a9b0:	4945      	ldr	r1, [pc, #276]	@ (801aac8 <HAL_SPI_Receive_DMA+0x250>)
 801a9b2:	400a      	ands	r2, r1
 801a9b4:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 801a9b6:	68fb      	ldr	r3, [r7, #12]
 801a9b8:	2246      	movs	r2, #70	@ 0x46
 801a9ba:	5a9b      	ldrh	r3, [r3, r2]
 801a9bc:	b29b      	uxth	r3, r3
 801a9be:	001a      	movs	r2, r3
 801a9c0:	2301      	movs	r3, #1
 801a9c2:	4013      	ands	r3, r2
 801a9c4:	d111      	bne.n	801a9ea <HAL_SPI_Receive_DMA+0x172>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 801a9c6:	68fb      	ldr	r3, [r7, #12]
 801a9c8:	681b      	ldr	r3, [r3, #0]
 801a9ca:	685a      	ldr	r2, [r3, #4]
 801a9cc:	68fb      	ldr	r3, [r7, #12]
 801a9ce:	681b      	ldr	r3, [r3, #0]
 801a9d0:	493c      	ldr	r1, [pc, #240]	@ (801aac4 <HAL_SPI_Receive_DMA+0x24c>)
 801a9d2:	400a      	ands	r2, r1
 801a9d4:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 801a9d6:	68fb      	ldr	r3, [r7, #12]
 801a9d8:	2246      	movs	r2, #70	@ 0x46
 801a9da:	5a9b      	ldrh	r3, [r3, r2]
 801a9dc:	b29b      	uxth	r3, r3
 801a9de:	085b      	lsrs	r3, r3, #1
 801a9e0:	b299      	uxth	r1, r3
 801a9e2:	68fb      	ldr	r3, [r7, #12]
 801a9e4:	2246      	movs	r2, #70	@ 0x46
 801a9e6:	5299      	strh	r1, [r3, r2]
 801a9e8:	e013      	b.n	801aa12 <HAL_SPI_Receive_DMA+0x19a>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 801a9ea:	68fb      	ldr	r3, [r7, #12]
 801a9ec:	681b      	ldr	r3, [r3, #0]
 801a9ee:	685a      	ldr	r2, [r3, #4]
 801a9f0:	68fb      	ldr	r3, [r7, #12]
 801a9f2:	681b      	ldr	r3, [r3, #0]
 801a9f4:	2180      	movs	r1, #128	@ 0x80
 801a9f6:	0189      	lsls	r1, r1, #6
 801a9f8:	430a      	orrs	r2, r1
 801a9fa:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 801a9fc:	68fb      	ldr	r3, [r7, #12]
 801a9fe:	2246      	movs	r2, #70	@ 0x46
 801aa00:	5a9b      	ldrh	r3, [r3, r2]
 801aa02:	b29b      	uxth	r3, r3
 801aa04:	085b      	lsrs	r3, r3, #1
 801aa06:	b29b      	uxth	r3, r3
 801aa08:	3301      	adds	r3, #1
 801aa0a:	b299      	uxth	r1, r3
 801aa0c:	68fb      	ldr	r3, [r7, #12]
 801aa0e:	2246      	movs	r2, #70	@ 0x46
 801aa10:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 801aa12:	68fb      	ldr	r3, [r7, #12]
 801aa14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801aa16:	4a2d      	ldr	r2, [pc, #180]	@ (801aacc <HAL_SPI_Receive_DMA+0x254>)
 801aa18:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 801aa1a:	68fb      	ldr	r3, [r7, #12]
 801aa1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801aa1e:	4a2c      	ldr	r2, [pc, #176]	@ (801aad0 <HAL_SPI_Receive_DMA+0x258>)
 801aa20:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 801aa22:	68fb      	ldr	r3, [r7, #12]
 801aa24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801aa26:	4a2b      	ldr	r2, [pc, #172]	@ (801aad4 <HAL_SPI_Receive_DMA+0x25c>)
 801aa28:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 801aa2a:	68fb      	ldr	r3, [r7, #12]
 801aa2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801aa2e:	2200      	movs	r2, #0
 801aa30:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 801aa32:	68fb      	ldr	r3, [r7, #12]
 801aa34:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 801aa36:	68fb      	ldr	r3, [r7, #12]
 801aa38:	681b      	ldr	r3, [r3, #0]
 801aa3a:	330c      	adds	r3, #12
 801aa3c:	0019      	movs	r1, r3
 801aa3e:	68fb      	ldr	r3, [r7, #12]
 801aa40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801aa42:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 801aa44:	68fb      	ldr	r3, [r7, #12]
 801aa46:	2246      	movs	r2, #70	@ 0x46
 801aa48:	5a9b      	ldrh	r3, [r3, r2]
 801aa4a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 801aa4c:	0022      	movs	r2, r4
 801aa4e:	f7f8 f9fd 	bl	8012e4c <HAL_DMA_Start_IT>
 801aa52:	1e03      	subs	r3, r0, #0
 801aa54:	d00b      	beq.n	801aa6e <HAL_SPI_Receive_DMA+0x1f6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 801aa56:	68fb      	ldr	r3, [r7, #12]
 801aa58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801aa5a:	2210      	movs	r2, #16
 801aa5c:	431a      	orrs	r2, r3
 801aa5e:	68fb      	ldr	r3, [r7, #12]
 801aa60:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 801aa62:	68fb      	ldr	r3, [r7, #12]
 801aa64:	225c      	movs	r2, #92	@ 0x5c
 801aa66:	2100      	movs	r1, #0
 801aa68:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 801aa6a:	2301      	movs	r3, #1
 801aa6c:	e023      	b.n	801aab6 <HAL_SPI_Receive_DMA+0x23e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 801aa6e:	68fb      	ldr	r3, [r7, #12]
 801aa70:	681b      	ldr	r3, [r3, #0]
 801aa72:	681b      	ldr	r3, [r3, #0]
 801aa74:	2240      	movs	r2, #64	@ 0x40
 801aa76:	4013      	ands	r3, r2
 801aa78:	2b40      	cmp	r3, #64	@ 0x40
 801aa7a:	d007      	beq.n	801aa8c <HAL_SPI_Receive_DMA+0x214>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 801aa7c:	68fb      	ldr	r3, [r7, #12]
 801aa7e:	681b      	ldr	r3, [r3, #0]
 801aa80:	681a      	ldr	r2, [r3, #0]
 801aa82:	68fb      	ldr	r3, [r7, #12]
 801aa84:	681b      	ldr	r3, [r3, #0]
 801aa86:	2140      	movs	r1, #64	@ 0x40
 801aa88:	430a      	orrs	r2, r1
 801aa8a:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 801aa8c:	68fb      	ldr	r3, [r7, #12]
 801aa8e:	225c      	movs	r2, #92	@ 0x5c
 801aa90:	2100      	movs	r1, #0
 801aa92:	5499      	strb	r1, [r3, r2]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 801aa94:	68fb      	ldr	r3, [r7, #12]
 801aa96:	681b      	ldr	r3, [r3, #0]
 801aa98:	685a      	ldr	r2, [r3, #4]
 801aa9a:	68fb      	ldr	r3, [r7, #12]
 801aa9c:	681b      	ldr	r3, [r3, #0]
 801aa9e:	2120      	movs	r1, #32
 801aaa0:	430a      	orrs	r2, r1
 801aaa2:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 801aaa4:	68fb      	ldr	r3, [r7, #12]
 801aaa6:	681b      	ldr	r3, [r3, #0]
 801aaa8:	685a      	ldr	r2, [r3, #4]
 801aaaa:	68fb      	ldr	r3, [r7, #12]
 801aaac:	681b      	ldr	r3, [r3, #0]
 801aaae:	2101      	movs	r1, #1
 801aab0:	430a      	orrs	r2, r1
 801aab2:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 801aab4:	2300      	movs	r3, #0
}
 801aab6:	0018      	movs	r0, r3
 801aab8:	46bd      	mov	sp, r7
 801aaba:	b005      	add	sp, #20
 801aabc:	bd90      	pop	{r4, r7, pc}
 801aabe:	46c0      	nop			@ (mov r8, r8)
 801aac0:	ffffbfff 	.word	0xffffbfff
 801aac4:	ffffdfff 	.word	0xffffdfff
 801aac8:	ffffefff 	.word	0xffffefff
 801aacc:	0801b3e7 	.word	0x0801b3e7
 801aad0:	0801b2a1 	.word	0x0801b2a1
 801aad4:	0801b423 	.word	0x0801b423

0801aad8 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 801aad8:	b590      	push	{r4, r7, lr}
 801aada:	b087      	sub	sp, #28
 801aadc:	af00      	add	r7, sp, #0
 801aade:	60f8      	str	r0, [r7, #12]
 801aae0:	60b9      	str	r1, [r7, #8]
 801aae2:	607a      	str	r2, [r7, #4]
 801aae4:	001a      	movs	r2, r3
 801aae6:	1cbb      	adds	r3, r7, #2
 801aae8:	801a      	strh	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 801aaea:	2017      	movs	r0, #23
 801aaec:	183b      	adds	r3, r7, r0
 801aaee:	68fa      	ldr	r2, [r7, #12]
 801aaf0:	215d      	movs	r1, #93	@ 0x5d
 801aaf2:	5c52      	ldrb	r2, [r2, r1]
 801aaf4:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 801aaf6:	68fb      	ldr	r3, [r7, #12]
 801aaf8:	685b      	ldr	r3, [r3, #4]
 801aafa:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 801aafc:	0001      	movs	r1, r0
 801aafe:	187b      	adds	r3, r7, r1
 801ab00:	781b      	ldrb	r3, [r3, #0]
 801ab02:	2b01      	cmp	r3, #1
 801ab04:	d00e      	beq.n	801ab24 <HAL_SPI_TransmitReceive_DMA+0x4c>
 801ab06:	693a      	ldr	r2, [r7, #16]
 801ab08:	2382      	movs	r3, #130	@ 0x82
 801ab0a:	005b      	lsls	r3, r3, #1
 801ab0c:	429a      	cmp	r2, r3
 801ab0e:	d107      	bne.n	801ab20 <HAL_SPI_TransmitReceive_DMA+0x48>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 801ab10:	68fb      	ldr	r3, [r7, #12]
 801ab12:	689b      	ldr	r3, [r3, #8]
 801ab14:	2b00      	cmp	r3, #0
 801ab16:	d103      	bne.n	801ab20 <HAL_SPI_TransmitReceive_DMA+0x48>
 801ab18:	187b      	adds	r3, r7, r1
 801ab1a:	781b      	ldrb	r3, [r3, #0]
 801ab1c:	2b04      	cmp	r3, #4
 801ab1e:	d001      	beq.n	801ab24 <HAL_SPI_TransmitReceive_DMA+0x4c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 801ab20:	2302      	movs	r3, #2
 801ab22:	e162      	b.n	801adea <HAL_SPI_TransmitReceive_DMA+0x312>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 801ab24:	68bb      	ldr	r3, [r7, #8]
 801ab26:	2b00      	cmp	r3, #0
 801ab28:	d006      	beq.n	801ab38 <HAL_SPI_TransmitReceive_DMA+0x60>
 801ab2a:	687b      	ldr	r3, [r7, #4]
 801ab2c:	2b00      	cmp	r3, #0
 801ab2e:	d003      	beq.n	801ab38 <HAL_SPI_TransmitReceive_DMA+0x60>
 801ab30:	1cbb      	adds	r3, r7, #2
 801ab32:	881b      	ldrh	r3, [r3, #0]
 801ab34:	2b00      	cmp	r3, #0
 801ab36:	d101      	bne.n	801ab3c <HAL_SPI_TransmitReceive_DMA+0x64>
  {
    return HAL_ERROR;
 801ab38:	2301      	movs	r3, #1
 801ab3a:	e156      	b.n	801adea <HAL_SPI_TransmitReceive_DMA+0x312>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 801ab3c:	68fb      	ldr	r3, [r7, #12]
 801ab3e:	225c      	movs	r2, #92	@ 0x5c
 801ab40:	5c9b      	ldrb	r3, [r3, r2]
 801ab42:	2b01      	cmp	r3, #1
 801ab44:	d101      	bne.n	801ab4a <HAL_SPI_TransmitReceive_DMA+0x72>
 801ab46:	2302      	movs	r3, #2
 801ab48:	e14f      	b.n	801adea <HAL_SPI_TransmitReceive_DMA+0x312>
 801ab4a:	68fb      	ldr	r3, [r7, #12]
 801ab4c:	225c      	movs	r2, #92	@ 0x5c
 801ab4e:	2101      	movs	r1, #1
 801ab50:	5499      	strb	r1, [r3, r2]

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 801ab52:	68fb      	ldr	r3, [r7, #12]
 801ab54:	225d      	movs	r2, #93	@ 0x5d
 801ab56:	5c9b      	ldrb	r3, [r3, r2]
 801ab58:	b2db      	uxtb	r3, r3
 801ab5a:	2b04      	cmp	r3, #4
 801ab5c:	d003      	beq.n	801ab66 <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 801ab5e:	68fb      	ldr	r3, [r7, #12]
 801ab60:	225d      	movs	r2, #93	@ 0x5d
 801ab62:	2105      	movs	r1, #5
 801ab64:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801ab66:	68fb      	ldr	r3, [r7, #12]
 801ab68:	2200      	movs	r2, #0
 801ab6a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 801ab6c:	68fb      	ldr	r3, [r7, #12]
 801ab6e:	68ba      	ldr	r2, [r7, #8]
 801ab70:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 801ab72:	68fb      	ldr	r3, [r7, #12]
 801ab74:	1cba      	adds	r2, r7, #2
 801ab76:	8812      	ldrh	r2, [r2, #0]
 801ab78:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 801ab7a:	68fb      	ldr	r3, [r7, #12]
 801ab7c:	1cba      	adds	r2, r7, #2
 801ab7e:	8812      	ldrh	r2, [r2, #0]
 801ab80:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 801ab82:	68fb      	ldr	r3, [r7, #12]
 801ab84:	687a      	ldr	r2, [r7, #4]
 801ab86:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 801ab88:	68fb      	ldr	r3, [r7, #12]
 801ab8a:	1cba      	adds	r2, r7, #2
 801ab8c:	2144      	movs	r1, #68	@ 0x44
 801ab8e:	8812      	ldrh	r2, [r2, #0]
 801ab90:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 801ab92:	68fb      	ldr	r3, [r7, #12]
 801ab94:	1cba      	adds	r2, r7, #2
 801ab96:	2146      	movs	r1, #70	@ 0x46
 801ab98:	8812      	ldrh	r2, [r2, #0]
 801ab9a:	525a      	strh	r2, [r3, r1]

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 801ab9c:	68fb      	ldr	r3, [r7, #12]
 801ab9e:	2200      	movs	r2, #0
 801aba0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 801aba2:	68fb      	ldr	r3, [r7, #12]
 801aba4:	2200      	movs	r2, #0
 801aba6:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 801aba8:	68fb      	ldr	r3, [r7, #12]
 801abaa:	681b      	ldr	r3, [r3, #0]
 801abac:	685a      	ldr	r2, [r3, #4]
 801abae:	68fb      	ldr	r3, [r7, #12]
 801abb0:	681b      	ldr	r3, [r3, #0]
 801abb2:	4990      	ldr	r1, [pc, #576]	@ (801adf4 <HAL_SPI_TransmitReceive_DMA+0x31c>)
 801abb4:	400a      	ands	r2, r1
 801abb6:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801abb8:	68fb      	ldr	r3, [r7, #12]
 801abba:	68da      	ldr	r2, [r3, #12]
 801abbc:	23e0      	movs	r3, #224	@ 0xe0
 801abbe:	00db      	lsls	r3, r3, #3
 801abc0:	429a      	cmp	r2, r3
 801abc2:	d908      	bls.n	801abd6 <HAL_SPI_TransmitReceive_DMA+0xfe>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 801abc4:	68fb      	ldr	r3, [r7, #12]
 801abc6:	681b      	ldr	r3, [r3, #0]
 801abc8:	685a      	ldr	r2, [r3, #4]
 801abca:	68fb      	ldr	r3, [r7, #12]
 801abcc:	681b      	ldr	r3, [r3, #0]
 801abce:	498a      	ldr	r1, [pc, #552]	@ (801adf8 <HAL_SPI_TransmitReceive_DMA+0x320>)
 801abd0:	400a      	ands	r2, r1
 801abd2:	605a      	str	r2, [r3, #4]
 801abd4:	e074      	b.n	801acc0 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 801abd6:	68fb      	ldr	r3, [r7, #12]
 801abd8:	681b      	ldr	r3, [r3, #0]
 801abda:	685a      	ldr	r2, [r3, #4]
 801abdc:	68fb      	ldr	r3, [r7, #12]
 801abde:	681b      	ldr	r3, [r3, #0]
 801abe0:	2180      	movs	r1, #128	@ 0x80
 801abe2:	0149      	lsls	r1, r1, #5
 801abe4:	430a      	orrs	r2, r1
 801abe6:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 801abe8:	68fb      	ldr	r3, [r7, #12]
 801abea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801abec:	699a      	ldr	r2, [r3, #24]
 801abee:	2380      	movs	r3, #128	@ 0x80
 801abf0:	00db      	lsls	r3, r3, #3
 801abf2:	429a      	cmp	r2, r3
 801abf4:	d127      	bne.n	801ac46 <HAL_SPI_TransmitReceive_DMA+0x16e>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 801abf6:	68fb      	ldr	r3, [r7, #12]
 801abf8:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 801abfa:	001a      	movs	r2, r3
 801abfc:	2301      	movs	r3, #1
 801abfe:	4013      	ands	r3, r2
 801ac00:	d10f      	bne.n	801ac22 <HAL_SPI_TransmitReceive_DMA+0x14a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 801ac02:	68fb      	ldr	r3, [r7, #12]
 801ac04:	681b      	ldr	r3, [r3, #0]
 801ac06:	685a      	ldr	r2, [r3, #4]
 801ac08:	68fb      	ldr	r3, [r7, #12]
 801ac0a:	681b      	ldr	r3, [r3, #0]
 801ac0c:	497b      	ldr	r1, [pc, #492]	@ (801adfc <HAL_SPI_TransmitReceive_DMA+0x324>)
 801ac0e:	400a      	ands	r2, r1
 801ac10:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 801ac12:	68fb      	ldr	r3, [r7, #12]
 801ac14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801ac16:	b29b      	uxth	r3, r3
 801ac18:	085b      	lsrs	r3, r3, #1
 801ac1a:	b29a      	uxth	r2, r3
 801ac1c:	68fb      	ldr	r3, [r7, #12]
 801ac1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 801ac20:	e011      	b.n	801ac46 <HAL_SPI_TransmitReceive_DMA+0x16e>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 801ac22:	68fb      	ldr	r3, [r7, #12]
 801ac24:	681b      	ldr	r3, [r3, #0]
 801ac26:	685a      	ldr	r2, [r3, #4]
 801ac28:	68fb      	ldr	r3, [r7, #12]
 801ac2a:	681b      	ldr	r3, [r3, #0]
 801ac2c:	2180      	movs	r1, #128	@ 0x80
 801ac2e:	01c9      	lsls	r1, r1, #7
 801ac30:	430a      	orrs	r2, r1
 801ac32:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 801ac34:	68fb      	ldr	r3, [r7, #12]
 801ac36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801ac38:	b29b      	uxth	r3, r3
 801ac3a:	085b      	lsrs	r3, r3, #1
 801ac3c:	b29b      	uxth	r3, r3
 801ac3e:	3301      	adds	r3, #1
 801ac40:	b29a      	uxth	r2, r3
 801ac42:	68fb      	ldr	r3, [r7, #12]
 801ac44:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 801ac46:	68fb      	ldr	r3, [r7, #12]
 801ac48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801ac4a:	699a      	ldr	r2, [r3, #24]
 801ac4c:	2380      	movs	r3, #128	@ 0x80
 801ac4e:	00db      	lsls	r3, r3, #3
 801ac50:	429a      	cmp	r2, r3
 801ac52:	d135      	bne.n	801acc0 <HAL_SPI_TransmitReceive_DMA+0x1e8>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 801ac54:	68fb      	ldr	r3, [r7, #12]
 801ac56:	681b      	ldr	r3, [r3, #0]
 801ac58:	685a      	ldr	r2, [r3, #4]
 801ac5a:	68fb      	ldr	r3, [r7, #12]
 801ac5c:	681b      	ldr	r3, [r3, #0]
 801ac5e:	4966      	ldr	r1, [pc, #408]	@ (801adf8 <HAL_SPI_TransmitReceive_DMA+0x320>)
 801ac60:	400a      	ands	r2, r1
 801ac62:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 801ac64:	68fb      	ldr	r3, [r7, #12]
 801ac66:	2246      	movs	r2, #70	@ 0x46
 801ac68:	5a9b      	ldrh	r3, [r3, r2]
 801ac6a:	b29b      	uxth	r3, r3
 801ac6c:	001a      	movs	r2, r3
 801ac6e:	2301      	movs	r3, #1
 801ac70:	4013      	ands	r3, r2
 801ac72:	d111      	bne.n	801ac98 <HAL_SPI_TransmitReceive_DMA+0x1c0>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 801ac74:	68fb      	ldr	r3, [r7, #12]
 801ac76:	681b      	ldr	r3, [r3, #0]
 801ac78:	685a      	ldr	r2, [r3, #4]
 801ac7a:	68fb      	ldr	r3, [r7, #12]
 801ac7c:	681b      	ldr	r3, [r3, #0]
 801ac7e:	4960      	ldr	r1, [pc, #384]	@ (801ae00 <HAL_SPI_TransmitReceive_DMA+0x328>)
 801ac80:	400a      	ands	r2, r1
 801ac82:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 801ac84:	68fb      	ldr	r3, [r7, #12]
 801ac86:	2246      	movs	r2, #70	@ 0x46
 801ac88:	5a9b      	ldrh	r3, [r3, r2]
 801ac8a:	b29b      	uxth	r3, r3
 801ac8c:	085b      	lsrs	r3, r3, #1
 801ac8e:	b299      	uxth	r1, r3
 801ac90:	68fb      	ldr	r3, [r7, #12]
 801ac92:	2246      	movs	r2, #70	@ 0x46
 801ac94:	5299      	strh	r1, [r3, r2]
 801ac96:	e013      	b.n	801acc0 <HAL_SPI_TransmitReceive_DMA+0x1e8>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 801ac98:	68fb      	ldr	r3, [r7, #12]
 801ac9a:	681b      	ldr	r3, [r3, #0]
 801ac9c:	685a      	ldr	r2, [r3, #4]
 801ac9e:	68fb      	ldr	r3, [r7, #12]
 801aca0:	681b      	ldr	r3, [r3, #0]
 801aca2:	2180      	movs	r1, #128	@ 0x80
 801aca4:	0189      	lsls	r1, r1, #6
 801aca6:	430a      	orrs	r2, r1
 801aca8:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 801acaa:	68fb      	ldr	r3, [r7, #12]
 801acac:	2246      	movs	r2, #70	@ 0x46
 801acae:	5a9b      	ldrh	r3, [r3, r2]
 801acb0:	b29b      	uxth	r3, r3
 801acb2:	085b      	lsrs	r3, r3, #1
 801acb4:	b29b      	uxth	r3, r3
 801acb6:	3301      	adds	r3, #1
 801acb8:	b299      	uxth	r1, r3
 801acba:	68fb      	ldr	r3, [r7, #12]
 801acbc:	2246      	movs	r2, #70	@ 0x46
 801acbe:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 801acc0:	68fb      	ldr	r3, [r7, #12]
 801acc2:	225d      	movs	r2, #93	@ 0x5d
 801acc4:	5c9b      	ldrb	r3, [r3, r2]
 801acc6:	b2db      	uxtb	r3, r3
 801acc8:	2b04      	cmp	r3, #4
 801acca:	d108      	bne.n	801acde <HAL_SPI_TransmitReceive_DMA+0x206>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 801accc:	68fb      	ldr	r3, [r7, #12]
 801acce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801acd0:	4a4c      	ldr	r2, [pc, #304]	@ (801ae04 <HAL_SPI_TransmitReceive_DMA+0x32c>)
 801acd2:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 801acd4:	68fb      	ldr	r3, [r7, #12]
 801acd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801acd8:	4a4b      	ldr	r2, [pc, #300]	@ (801ae08 <HAL_SPI_TransmitReceive_DMA+0x330>)
 801acda:	62da      	str	r2, [r3, #44]	@ 0x2c
 801acdc:	e007      	b.n	801acee <HAL_SPI_TransmitReceive_DMA+0x216>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 801acde:	68fb      	ldr	r3, [r7, #12]
 801ace0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801ace2:	4a4a      	ldr	r2, [pc, #296]	@ (801ae0c <HAL_SPI_TransmitReceive_DMA+0x334>)
 801ace4:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 801ace6:	68fb      	ldr	r3, [r7, #12]
 801ace8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801acea:	4a49      	ldr	r2, [pc, #292]	@ (801ae10 <HAL_SPI_TransmitReceive_DMA+0x338>)
 801acec:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 801acee:	68fb      	ldr	r3, [r7, #12]
 801acf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801acf2:	4a48      	ldr	r2, [pc, #288]	@ (801ae14 <HAL_SPI_TransmitReceive_DMA+0x33c>)
 801acf4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 801acf6:	68fb      	ldr	r3, [r7, #12]
 801acf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801acfa:	2200      	movs	r2, #0
 801acfc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 801acfe:	68fb      	ldr	r3, [r7, #12]
 801ad00:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 801ad02:	68fb      	ldr	r3, [r7, #12]
 801ad04:	681b      	ldr	r3, [r3, #0]
 801ad06:	330c      	adds	r3, #12
 801ad08:	0019      	movs	r1, r3
 801ad0a:	68fb      	ldr	r3, [r7, #12]
 801ad0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801ad0e:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 801ad10:	68fb      	ldr	r3, [r7, #12]
 801ad12:	2246      	movs	r2, #70	@ 0x46
 801ad14:	5a9b      	ldrh	r3, [r3, r2]
 801ad16:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 801ad18:	0022      	movs	r2, r4
 801ad1a:	f7f8 f897 	bl	8012e4c <HAL_DMA_Start_IT>
 801ad1e:	1e03      	subs	r3, r0, #0
 801ad20:	d00b      	beq.n	801ad3a <HAL_SPI_TransmitReceive_DMA+0x262>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 801ad22:	68fb      	ldr	r3, [r7, #12]
 801ad24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801ad26:	2210      	movs	r2, #16
 801ad28:	431a      	orrs	r2, r3
 801ad2a:	68fb      	ldr	r3, [r7, #12]
 801ad2c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 801ad2e:	68fb      	ldr	r3, [r7, #12]
 801ad30:	225c      	movs	r2, #92	@ 0x5c
 801ad32:	2100      	movs	r1, #0
 801ad34:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 801ad36:	2301      	movs	r3, #1
 801ad38:	e057      	b.n	801adea <HAL_SPI_TransmitReceive_DMA+0x312>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 801ad3a:	68fb      	ldr	r3, [r7, #12]
 801ad3c:	681b      	ldr	r3, [r3, #0]
 801ad3e:	685a      	ldr	r2, [r3, #4]
 801ad40:	68fb      	ldr	r3, [r7, #12]
 801ad42:	681b      	ldr	r3, [r3, #0]
 801ad44:	2101      	movs	r1, #1
 801ad46:	430a      	orrs	r2, r1
 801ad48:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 801ad4a:	68fb      	ldr	r3, [r7, #12]
 801ad4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801ad4e:	2200      	movs	r2, #0
 801ad50:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 801ad52:	68fb      	ldr	r3, [r7, #12]
 801ad54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801ad56:	2200      	movs	r2, #0
 801ad58:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 801ad5a:	68fb      	ldr	r3, [r7, #12]
 801ad5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801ad5e:	2200      	movs	r2, #0
 801ad60:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 801ad62:	68fb      	ldr	r3, [r7, #12]
 801ad64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801ad66:	2200      	movs	r2, #0
 801ad68:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 801ad6a:	68fb      	ldr	r3, [r7, #12]
 801ad6c:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 801ad6e:	68fb      	ldr	r3, [r7, #12]
 801ad70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801ad72:	0019      	movs	r1, r3
 801ad74:	68fb      	ldr	r3, [r7, #12]
 801ad76:	681b      	ldr	r3, [r3, #0]
 801ad78:	330c      	adds	r3, #12
 801ad7a:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 801ad7c:	68fb      	ldr	r3, [r7, #12]
 801ad7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801ad80:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 801ad82:	f7f8 f863 	bl	8012e4c <HAL_DMA_Start_IT>
 801ad86:	1e03      	subs	r3, r0, #0
 801ad88:	d00b      	beq.n	801ada2 <HAL_SPI_TransmitReceive_DMA+0x2ca>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 801ad8a:	68fb      	ldr	r3, [r7, #12]
 801ad8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801ad8e:	2210      	movs	r2, #16
 801ad90:	431a      	orrs	r2, r3
 801ad92:	68fb      	ldr	r3, [r7, #12]
 801ad94:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 801ad96:	68fb      	ldr	r3, [r7, #12]
 801ad98:	225c      	movs	r2, #92	@ 0x5c
 801ad9a:	2100      	movs	r1, #0
 801ad9c:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 801ad9e:	2301      	movs	r3, #1
 801ada0:	e023      	b.n	801adea <HAL_SPI_TransmitReceive_DMA+0x312>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 801ada2:	68fb      	ldr	r3, [r7, #12]
 801ada4:	681b      	ldr	r3, [r3, #0]
 801ada6:	681b      	ldr	r3, [r3, #0]
 801ada8:	2240      	movs	r2, #64	@ 0x40
 801adaa:	4013      	ands	r3, r2
 801adac:	2b40      	cmp	r3, #64	@ 0x40
 801adae:	d007      	beq.n	801adc0 <HAL_SPI_TransmitReceive_DMA+0x2e8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 801adb0:	68fb      	ldr	r3, [r7, #12]
 801adb2:	681b      	ldr	r3, [r3, #0]
 801adb4:	681a      	ldr	r2, [r3, #0]
 801adb6:	68fb      	ldr	r3, [r7, #12]
 801adb8:	681b      	ldr	r3, [r3, #0]
 801adba:	2140      	movs	r1, #64	@ 0x40
 801adbc:	430a      	orrs	r2, r1
 801adbe:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 801adc0:	68fb      	ldr	r3, [r7, #12]
 801adc2:	225c      	movs	r2, #92	@ 0x5c
 801adc4:	2100      	movs	r1, #0
 801adc6:	5499      	strb	r1, [r3, r2]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 801adc8:	68fb      	ldr	r3, [r7, #12]
 801adca:	681b      	ldr	r3, [r3, #0]
 801adcc:	685a      	ldr	r2, [r3, #4]
 801adce:	68fb      	ldr	r3, [r7, #12]
 801add0:	681b      	ldr	r3, [r3, #0]
 801add2:	2120      	movs	r1, #32
 801add4:	430a      	orrs	r2, r1
 801add6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 801add8:	68fb      	ldr	r3, [r7, #12]
 801adda:	681b      	ldr	r3, [r3, #0]
 801addc:	685a      	ldr	r2, [r3, #4]
 801adde:	68fb      	ldr	r3, [r7, #12]
 801ade0:	681b      	ldr	r3, [r3, #0]
 801ade2:	2102      	movs	r1, #2
 801ade4:	430a      	orrs	r2, r1
 801ade6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 801ade8:	2300      	movs	r3, #0
}
 801adea:	0018      	movs	r0, r3
 801adec:	46bd      	mov	sp, r7
 801adee:	b007      	add	sp, #28
 801adf0:	bd90      	pop	{r4, r7, pc}
 801adf2:	46c0      	nop			@ (mov r8, r8)
 801adf4:	ffff9fff 	.word	0xffff9fff
 801adf8:	ffffefff 	.word	0xffffefff
 801adfc:	ffffbfff 	.word	0xffffbfff
 801ae00:	ffffdfff 	.word	0xffffdfff
 801ae04:	0801b3e7 	.word	0x0801b3e7
 801ae08:	0801b2a1 	.word	0x0801b2a1
 801ae0c:	0801b405 	.word	0x0801b405
 801ae10:	0801b351 	.word	0x0801b351
 801ae14:	0801b423 	.word	0x0801b423

0801ae18 <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 801ae18:	b580      	push	{r7, lr}
 801ae1a:	b08a      	sub	sp, #40	@ 0x28
 801ae1c:	af02      	add	r7, sp, #8
 801ae1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 801ae20:	231f      	movs	r3, #31
 801ae22:	18fb      	adds	r3, r7, r3
 801ae24:	2200      	movs	r2, #0
 801ae26:	701a      	strb	r2, [r3, #0]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 801ae28:	4b88      	ldr	r3, [pc, #544]	@ (801b04c <HAL_SPI_Abort+0x234>)
 801ae2a:	681b      	ldr	r3, [r3, #0]
 801ae2c:	4988      	ldr	r1, [pc, #544]	@ (801b050 <HAL_SPI_Abort+0x238>)
 801ae2e:	0018      	movs	r0, r3
 801ae30:	f7e5 f990 	bl	8000154 <__udivsi3>
 801ae34:	0003      	movs	r3, r0
 801ae36:	001a      	movs	r2, r3
 801ae38:	2364      	movs	r3, #100	@ 0x64
 801ae3a:	4353      	muls	r3, r2
 801ae3c:	617b      	str	r3, [r7, #20]
  count = resetcount;
 801ae3e:	697b      	ldr	r3, [r7, #20]
 801ae40:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 801ae42:	687b      	ldr	r3, [r7, #4]
 801ae44:	681b      	ldr	r3, [r3, #0]
 801ae46:	685a      	ldr	r2, [r3, #4]
 801ae48:	687b      	ldr	r3, [r7, #4]
 801ae4a:	681b      	ldr	r3, [r3, #0]
 801ae4c:	2120      	movs	r1, #32
 801ae4e:	438a      	bics	r2, r1
 801ae50:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 801ae52:	687b      	ldr	r3, [r7, #4]
 801ae54:	681b      	ldr	r3, [r3, #0]
 801ae56:	685b      	ldr	r3, [r3, #4]
 801ae58:	2280      	movs	r2, #128	@ 0x80
 801ae5a:	4013      	ands	r3, r2
 801ae5c:	2b80      	cmp	r3, #128	@ 0x80
 801ae5e:	d117      	bne.n	801ae90 <HAL_SPI_Abort+0x78>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 801ae60:	687b      	ldr	r3, [r7, #4]
 801ae62:	4a7c      	ldr	r2, [pc, #496]	@ (801b054 <HAL_SPI_Abort+0x23c>)
 801ae64:	651a      	str	r2, [r3, #80]	@ 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 801ae66:	69bb      	ldr	r3, [r7, #24]
 801ae68:	2b00      	cmp	r3, #0
 801ae6a:	d106      	bne.n	801ae7a <HAL_SPI_Abort+0x62>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801ae6c:	687b      	ldr	r3, [r7, #4]
 801ae6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801ae70:	2240      	movs	r2, #64	@ 0x40
 801ae72:	431a      	orrs	r2, r3
 801ae74:	687b      	ldr	r3, [r7, #4]
 801ae76:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 801ae78:	e008      	b.n	801ae8c <HAL_SPI_Abort+0x74>
      }
      count--;
 801ae7a:	69bb      	ldr	r3, [r7, #24]
 801ae7c:	3b01      	subs	r3, #1
 801ae7e:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 801ae80:	687b      	ldr	r3, [r7, #4]
 801ae82:	225d      	movs	r2, #93	@ 0x5d
 801ae84:	5c9b      	ldrb	r3, [r3, r2]
 801ae86:	b2db      	uxtb	r3, r3
 801ae88:	2b07      	cmp	r3, #7
 801ae8a:	d1ec      	bne.n	801ae66 <HAL_SPI_Abort+0x4e>
    /* Reset Timeout Counter */
    count = resetcount;
 801ae8c:	697b      	ldr	r3, [r7, #20]
 801ae8e:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 801ae90:	687b      	ldr	r3, [r7, #4]
 801ae92:	681b      	ldr	r3, [r3, #0]
 801ae94:	685b      	ldr	r3, [r3, #4]
 801ae96:	2240      	movs	r2, #64	@ 0x40
 801ae98:	4013      	ands	r3, r2
 801ae9a:	2b40      	cmp	r3, #64	@ 0x40
 801ae9c:	d117      	bne.n	801aece <HAL_SPI_Abort+0xb6>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 801ae9e:	687b      	ldr	r3, [r7, #4]
 801aea0:	4a6d      	ldr	r2, [pc, #436]	@ (801b058 <HAL_SPI_Abort+0x240>)
 801aea2:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 801aea4:	69bb      	ldr	r3, [r7, #24]
 801aea6:	2b00      	cmp	r3, #0
 801aea8:	d106      	bne.n	801aeb8 <HAL_SPI_Abort+0xa0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801aeaa:	687b      	ldr	r3, [r7, #4]
 801aeac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801aeae:	2240      	movs	r2, #64	@ 0x40
 801aeb0:	431a      	orrs	r2, r3
 801aeb2:	687b      	ldr	r3, [r7, #4]
 801aeb4:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 801aeb6:	e008      	b.n	801aeca <HAL_SPI_Abort+0xb2>
      }
      count--;
 801aeb8:	69bb      	ldr	r3, [r7, #24]
 801aeba:	3b01      	subs	r3, #1
 801aebc:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 801aebe:	687b      	ldr	r3, [r7, #4]
 801aec0:	225d      	movs	r2, #93	@ 0x5d
 801aec2:	5c9b      	ldrb	r3, [r3, r2]
 801aec4:	b2db      	uxtb	r3, r3
 801aec6:	2b07      	cmp	r3, #7
 801aec8:	d1ec      	bne.n	801aea4 <HAL_SPI_Abort+0x8c>
    /* Reset Timeout Counter */
    count = resetcount;
 801aeca:	697b      	ldr	r3, [r7, #20]
 801aecc:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 801aece:	687b      	ldr	r3, [r7, #4]
 801aed0:	681b      	ldr	r3, [r3, #0]
 801aed2:	685b      	ldr	r3, [r3, #4]
 801aed4:	2202      	movs	r2, #2
 801aed6:	4013      	ands	r3, r2
 801aed8:	2b02      	cmp	r3, #2
 801aeda:	d13e      	bne.n	801af5a <HAL_SPI_Abort+0x142>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 801aedc:	687b      	ldr	r3, [r7, #4]
 801aede:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801aee0:	2b00      	cmp	r3, #0
 801aee2:	d03a      	beq.n	801af5a <HAL_SPI_Abort+0x142>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 801aee4:	687b      	ldr	r3, [r7, #4]
 801aee6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801aee8:	2200      	movs	r2, #0
 801aeea:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 801aeec:	687b      	ldr	r3, [r7, #4]
 801aeee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801aef0:	0018      	movs	r0, r3
 801aef2:	f7f8 f831 	bl	8012f58 <HAL_DMA_Abort>
 801aef6:	1e03      	subs	r3, r0, #0
 801aef8:	d002      	beq.n	801af00 <HAL_SPI_Abort+0xe8>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 801aefa:	687b      	ldr	r3, [r7, #4]
 801aefc:	2240      	movs	r2, #64	@ 0x40
 801aefe:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 801af00:	687b      	ldr	r3, [r7, #4]
 801af02:	681b      	ldr	r3, [r3, #0]
 801af04:	685a      	ldr	r2, [r3, #4]
 801af06:	687b      	ldr	r3, [r7, #4]
 801af08:	681b      	ldr	r3, [r3, #0]
 801af0a:	2102      	movs	r1, #2
 801af0c:	438a      	bics	r2, r1
 801af0e:	605a      	str	r2, [r3, #4]

      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 801af10:	f7f6 f86c 	bl	8010fec <HAL_GetTick>
 801af14:	0002      	movs	r2, r0
 801af16:	687b      	ldr	r3, [r7, #4]
 801af18:	2164      	movs	r1, #100	@ 0x64
 801af1a:	0018      	movs	r0, r3
 801af1c:	f000 fc46 	bl	801b7ac <SPI_EndRxTxTransaction>
 801af20:	1e03      	subs	r3, r0, #0
 801af22:	d002      	beq.n	801af2a <HAL_SPI_Abort+0x112>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 801af24:	687b      	ldr	r3, [r7, #4]
 801af26:	2240      	movs	r2, #64	@ 0x40
 801af28:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable SPI Peripheral */
      __HAL_SPI_DISABLE(hspi);
 801af2a:	687b      	ldr	r3, [r7, #4]
 801af2c:	681b      	ldr	r3, [r3, #0]
 801af2e:	681a      	ldr	r2, [r3, #0]
 801af30:	687b      	ldr	r3, [r7, #4]
 801af32:	681b      	ldr	r3, [r3, #0]
 801af34:	2140      	movs	r1, #64	@ 0x40
 801af36:	438a      	bics	r2, r1
 801af38:	601a      	str	r2, [r3, #0]

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 801af3a:	f7f6 f857 	bl	8010fec <HAL_GetTick>
 801af3e:	0003      	movs	r3, r0
 801af40:	22c0      	movs	r2, #192	@ 0xc0
 801af42:	00d1      	lsls	r1, r2, #3
 801af44:	6878      	ldr	r0, [r7, #4]
 801af46:	9300      	str	r3, [sp, #0]
 801af48:	2364      	movs	r3, #100	@ 0x64
 801af4a:	2200      	movs	r2, #0
 801af4c:	f000 fb2e 	bl	801b5ac <SPI_WaitFifoStateUntilTimeout>
 801af50:	1e03      	subs	r3, r0, #0
 801af52:	d002      	beq.n	801af5a <HAL_SPI_Abort+0x142>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 801af54:	687b      	ldr	r3, [r7, #4]
 801af56:	2240      	movs	r2, #64	@ 0x40
 801af58:	661a      	str	r2, [r3, #96]	@ 0x60
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 801af5a:	687b      	ldr	r3, [r7, #4]
 801af5c:	681b      	ldr	r3, [r3, #0]
 801af5e:	685b      	ldr	r3, [r3, #4]
 801af60:	2201      	movs	r2, #1
 801af62:	4013      	ands	r3, r2
 801af64:	2b01      	cmp	r3, #1
 801af66:	d140      	bne.n	801afea <HAL_SPI_Abort+0x1d2>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 801af68:	687b      	ldr	r3, [r7, #4]
 801af6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801af6c:	2b00      	cmp	r3, #0
 801af6e:	d03c      	beq.n	801afea <HAL_SPI_Abort+0x1d2>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 801af70:	687b      	ldr	r3, [r7, #4]
 801af72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801af74:	2200      	movs	r2, #0
 801af76:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 801af78:	687b      	ldr	r3, [r7, #4]
 801af7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801af7c:	0018      	movs	r0, r3
 801af7e:	f7f7 ffeb 	bl	8012f58 <HAL_DMA_Abort>
 801af82:	1e03      	subs	r3, r0, #0
 801af84:	d002      	beq.n	801af8c <HAL_SPI_Abort+0x174>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 801af86:	687b      	ldr	r3, [r7, #4]
 801af88:	2240      	movs	r2, #64	@ 0x40
 801af8a:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 801af8c:	687b      	ldr	r3, [r7, #4]
 801af8e:	681b      	ldr	r3, [r3, #0]
 801af90:	681a      	ldr	r2, [r3, #0]
 801af92:	687b      	ldr	r3, [r7, #4]
 801af94:	681b      	ldr	r3, [r3, #0]
 801af96:	2140      	movs	r1, #64	@ 0x40
 801af98:	438a      	bics	r2, r1
 801af9a:	601a      	str	r2, [r3, #0]

      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 801af9c:	f7f6 f826 	bl	8010fec <HAL_GetTick>
 801afa0:	0003      	movs	r3, r0
 801afa2:	6878      	ldr	r0, [r7, #4]
 801afa4:	9300      	str	r3, [sp, #0]
 801afa6:	2364      	movs	r3, #100	@ 0x64
 801afa8:	2200      	movs	r2, #0
 801afaa:	2180      	movs	r1, #128	@ 0x80
 801afac:	f000 fa70 	bl	801b490 <SPI_WaitFlagStateUntilTimeout>
 801afb0:	1e03      	subs	r3, r0, #0
 801afb2:	d002      	beq.n	801afba <HAL_SPI_Abort+0x1a2>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 801afb4:	687b      	ldr	r3, [r7, #4]
 801afb6:	2240      	movs	r2, #64	@ 0x40
 801afb8:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 801afba:	f7f6 f817 	bl	8010fec <HAL_GetTick>
 801afbe:	0003      	movs	r3, r0
 801afc0:	22c0      	movs	r2, #192	@ 0xc0
 801afc2:	00d1      	lsls	r1, r2, #3
 801afc4:	6878      	ldr	r0, [r7, #4]
 801afc6:	9300      	str	r3, [sp, #0]
 801afc8:	2364      	movs	r3, #100	@ 0x64
 801afca:	2200      	movs	r2, #0
 801afcc:	f000 faee 	bl	801b5ac <SPI_WaitFifoStateUntilTimeout>
 801afd0:	1e03      	subs	r3, r0, #0
 801afd2:	d002      	beq.n	801afda <HAL_SPI_Abort+0x1c2>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 801afd4:	687b      	ldr	r3, [r7, #4]
 801afd6:	2240      	movs	r2, #64	@ 0x40
 801afd8:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 801afda:	687b      	ldr	r3, [r7, #4]
 801afdc:	681b      	ldr	r3, [r3, #0]
 801afde:	685a      	ldr	r2, [r3, #4]
 801afe0:	687b      	ldr	r3, [r7, #4]
 801afe2:	681b      	ldr	r3, [r3, #0]
 801afe4:	2101      	movs	r1, #1
 801afe6:	438a      	bics	r2, r1
 801afe8:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 801afea:	687b      	ldr	r3, [r7, #4]
 801afec:	2246      	movs	r2, #70	@ 0x46
 801afee:	2100      	movs	r1, #0
 801aff0:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 801aff2:	687b      	ldr	r3, [r7, #4]
 801aff4:	2200      	movs	r2, #0
 801aff6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 801aff8:	687b      	ldr	r3, [r7, #4]
 801affa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801affc:	2b40      	cmp	r3, #64	@ 0x40
 801affe:	d104      	bne.n	801b00a <HAL_SPI_Abort+0x1f2>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 801b000:	231f      	movs	r3, #31
 801b002:	18fb      	adds	r3, r7, r3
 801b004:	2201      	movs	r2, #1
 801b006:	701a      	strb	r2, [r3, #0]
 801b008:	e002      	b.n	801b010 <HAL_SPI_Abort+0x1f8>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 801b00a:	687b      	ldr	r3, [r7, #4]
 801b00c:	2200      	movs	r2, #0
 801b00e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801b010:	2300      	movs	r3, #0
 801b012:	613b      	str	r3, [r7, #16]
 801b014:	687b      	ldr	r3, [r7, #4]
 801b016:	681b      	ldr	r3, [r3, #0]
 801b018:	68db      	ldr	r3, [r3, #12]
 801b01a:	613b      	str	r3, [r7, #16]
 801b01c:	687b      	ldr	r3, [r7, #4]
 801b01e:	681b      	ldr	r3, [r3, #0]
 801b020:	689b      	ldr	r3, [r3, #8]
 801b022:	613b      	str	r3, [r7, #16]
 801b024:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 801b026:	2300      	movs	r3, #0
 801b028:	60fb      	str	r3, [r7, #12]
 801b02a:	687b      	ldr	r3, [r7, #4]
 801b02c:	681b      	ldr	r3, [r3, #0]
 801b02e:	689b      	ldr	r3, [r3, #8]
 801b030:	60fb      	str	r3, [r7, #12]
 801b032:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 801b034:	687b      	ldr	r3, [r7, #4]
 801b036:	225d      	movs	r2, #93	@ 0x5d
 801b038:	2101      	movs	r1, #1
 801b03a:	5499      	strb	r1, [r3, r2]

  return errorcode;
 801b03c:	231f      	movs	r3, #31
 801b03e:	18fb      	adds	r3, r7, r3
 801b040:	781b      	ldrb	r3, [r3, #0]
}
 801b042:	0018      	movs	r0, r3
 801b044:	46bd      	mov	sp, r7
 801b046:	b008      	add	sp, #32
 801b048:	bd80      	pop	{r7, pc}
 801b04a:	46c0      	nop			@ (mov r8, r8)
 801b04c:	20000000 	.word	0x20000000
 801b050:	00005dc0 	.word	0x00005dc0
 801b054:	0801b8f5 	.word	0x0801b8f5
 801b058:	0801b839 	.word	0x0801b839

0801b05c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 801b05c:	b580      	push	{r7, lr}
 801b05e:	b088      	sub	sp, #32
 801b060:	af00      	add	r7, sp, #0
 801b062:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 801b064:	687b      	ldr	r3, [r7, #4]
 801b066:	681b      	ldr	r3, [r3, #0]
 801b068:	685b      	ldr	r3, [r3, #4]
 801b06a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 801b06c:	687b      	ldr	r3, [r7, #4]
 801b06e:	681b      	ldr	r3, [r3, #0]
 801b070:	689b      	ldr	r3, [r3, #8]
 801b072:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 801b074:	69bb      	ldr	r3, [r7, #24]
 801b076:	099b      	lsrs	r3, r3, #6
 801b078:	001a      	movs	r2, r3
 801b07a:	2301      	movs	r3, #1
 801b07c:	4013      	ands	r3, r2
 801b07e:	d10f      	bne.n	801b0a0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 801b080:	69bb      	ldr	r3, [r7, #24]
 801b082:	2201      	movs	r2, #1
 801b084:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 801b086:	d00b      	beq.n	801b0a0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 801b088:	69fb      	ldr	r3, [r7, #28]
 801b08a:	099b      	lsrs	r3, r3, #6
 801b08c:	001a      	movs	r2, r3
 801b08e:	2301      	movs	r3, #1
 801b090:	4013      	ands	r3, r2
 801b092:	d005      	beq.n	801b0a0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 801b094:	687b      	ldr	r3, [r7, #4]
 801b096:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801b098:	687a      	ldr	r2, [r7, #4]
 801b09a:	0010      	movs	r0, r2
 801b09c:	4798      	blx	r3
    return;
 801b09e:	e0d5      	b.n	801b24c <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 801b0a0:	69bb      	ldr	r3, [r7, #24]
 801b0a2:	085b      	lsrs	r3, r3, #1
 801b0a4:	001a      	movs	r2, r3
 801b0a6:	2301      	movs	r3, #1
 801b0a8:	4013      	ands	r3, r2
 801b0aa:	d00b      	beq.n	801b0c4 <HAL_SPI_IRQHandler+0x68>
 801b0ac:	69fb      	ldr	r3, [r7, #28]
 801b0ae:	09db      	lsrs	r3, r3, #7
 801b0b0:	001a      	movs	r2, r3
 801b0b2:	2301      	movs	r3, #1
 801b0b4:	4013      	ands	r3, r2
 801b0b6:	d005      	beq.n	801b0c4 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 801b0b8:	687b      	ldr	r3, [r7, #4]
 801b0ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801b0bc:	687a      	ldr	r2, [r7, #4]
 801b0be:	0010      	movs	r0, r2
 801b0c0:	4798      	blx	r3
    return;
 801b0c2:	e0c3      	b.n	801b24c <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 801b0c4:	69bb      	ldr	r3, [r7, #24]
 801b0c6:	095b      	lsrs	r3, r3, #5
 801b0c8:	001a      	movs	r2, r3
 801b0ca:	2301      	movs	r3, #1
 801b0cc:	4013      	ands	r3, r2
 801b0ce:	d10c      	bne.n	801b0ea <HAL_SPI_IRQHandler+0x8e>
 801b0d0:	69bb      	ldr	r3, [r7, #24]
 801b0d2:	099b      	lsrs	r3, r3, #6
 801b0d4:	001a      	movs	r2, r3
 801b0d6:	2301      	movs	r3, #1
 801b0d8:	4013      	ands	r3, r2
 801b0da:	d106      	bne.n	801b0ea <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 801b0dc:	69bb      	ldr	r3, [r7, #24]
 801b0de:	0a1b      	lsrs	r3, r3, #8
 801b0e0:	001a      	movs	r2, r3
 801b0e2:	2301      	movs	r3, #1
 801b0e4:	4013      	ands	r3, r2
 801b0e6:	d100      	bne.n	801b0ea <HAL_SPI_IRQHandler+0x8e>
 801b0e8:	e0b0      	b.n	801b24c <HAL_SPI_IRQHandler+0x1f0>
 801b0ea:	69fb      	ldr	r3, [r7, #28]
 801b0ec:	095b      	lsrs	r3, r3, #5
 801b0ee:	001a      	movs	r2, r3
 801b0f0:	2301      	movs	r3, #1
 801b0f2:	4013      	ands	r3, r2
 801b0f4:	d100      	bne.n	801b0f8 <HAL_SPI_IRQHandler+0x9c>
 801b0f6:	e0a9      	b.n	801b24c <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 801b0f8:	69bb      	ldr	r3, [r7, #24]
 801b0fa:	099b      	lsrs	r3, r3, #6
 801b0fc:	001a      	movs	r2, r3
 801b0fe:	2301      	movs	r3, #1
 801b100:	4013      	ands	r3, r2
 801b102:	d023      	beq.n	801b14c <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 801b104:	687b      	ldr	r3, [r7, #4]
 801b106:	225d      	movs	r2, #93	@ 0x5d
 801b108:	5c9b      	ldrb	r3, [r3, r2]
 801b10a:	b2db      	uxtb	r3, r3
 801b10c:	2b03      	cmp	r3, #3
 801b10e:	d011      	beq.n	801b134 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 801b110:	687b      	ldr	r3, [r7, #4]
 801b112:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801b114:	2204      	movs	r2, #4
 801b116:	431a      	orrs	r2, r3
 801b118:	687b      	ldr	r3, [r7, #4]
 801b11a:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801b11c:	2300      	movs	r3, #0
 801b11e:	617b      	str	r3, [r7, #20]
 801b120:	687b      	ldr	r3, [r7, #4]
 801b122:	681b      	ldr	r3, [r3, #0]
 801b124:	68db      	ldr	r3, [r3, #12]
 801b126:	617b      	str	r3, [r7, #20]
 801b128:	687b      	ldr	r3, [r7, #4]
 801b12a:	681b      	ldr	r3, [r3, #0]
 801b12c:	689b      	ldr	r3, [r3, #8]
 801b12e:	617b      	str	r3, [r7, #20]
 801b130:	697b      	ldr	r3, [r7, #20]
 801b132:	e00b      	b.n	801b14c <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801b134:	2300      	movs	r3, #0
 801b136:	613b      	str	r3, [r7, #16]
 801b138:	687b      	ldr	r3, [r7, #4]
 801b13a:	681b      	ldr	r3, [r3, #0]
 801b13c:	68db      	ldr	r3, [r3, #12]
 801b13e:	613b      	str	r3, [r7, #16]
 801b140:	687b      	ldr	r3, [r7, #4]
 801b142:	681b      	ldr	r3, [r3, #0]
 801b144:	689b      	ldr	r3, [r3, #8]
 801b146:	613b      	str	r3, [r7, #16]
 801b148:	693b      	ldr	r3, [r7, #16]
        return;
 801b14a:	e07f      	b.n	801b24c <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 801b14c:	69bb      	ldr	r3, [r7, #24]
 801b14e:	095b      	lsrs	r3, r3, #5
 801b150:	001a      	movs	r2, r3
 801b152:	2301      	movs	r3, #1
 801b154:	4013      	ands	r3, r2
 801b156:	d014      	beq.n	801b182 <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 801b158:	687b      	ldr	r3, [r7, #4]
 801b15a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801b15c:	2201      	movs	r2, #1
 801b15e:	431a      	orrs	r2, r3
 801b160:	687b      	ldr	r3, [r7, #4]
 801b162:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 801b164:	2300      	movs	r3, #0
 801b166:	60fb      	str	r3, [r7, #12]
 801b168:	687b      	ldr	r3, [r7, #4]
 801b16a:	681b      	ldr	r3, [r3, #0]
 801b16c:	689b      	ldr	r3, [r3, #8]
 801b16e:	60fb      	str	r3, [r7, #12]
 801b170:	687b      	ldr	r3, [r7, #4]
 801b172:	681b      	ldr	r3, [r3, #0]
 801b174:	681a      	ldr	r2, [r3, #0]
 801b176:	687b      	ldr	r3, [r7, #4]
 801b178:	681b      	ldr	r3, [r3, #0]
 801b17a:	2140      	movs	r1, #64	@ 0x40
 801b17c:	438a      	bics	r2, r1
 801b17e:	601a      	str	r2, [r3, #0]
 801b180:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 801b182:	69bb      	ldr	r3, [r7, #24]
 801b184:	0a1b      	lsrs	r3, r3, #8
 801b186:	001a      	movs	r2, r3
 801b188:	2301      	movs	r3, #1
 801b18a:	4013      	ands	r3, r2
 801b18c:	d00c      	beq.n	801b1a8 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 801b18e:	687b      	ldr	r3, [r7, #4]
 801b190:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801b192:	2208      	movs	r2, #8
 801b194:	431a      	orrs	r2, r3
 801b196:	687b      	ldr	r3, [r7, #4]
 801b198:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 801b19a:	2300      	movs	r3, #0
 801b19c:	60bb      	str	r3, [r7, #8]
 801b19e:	687b      	ldr	r3, [r7, #4]
 801b1a0:	681b      	ldr	r3, [r3, #0]
 801b1a2:	689b      	ldr	r3, [r3, #8]
 801b1a4:	60bb      	str	r3, [r7, #8]
 801b1a6:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801b1a8:	687b      	ldr	r3, [r7, #4]
 801b1aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801b1ac:	2b00      	cmp	r3, #0
 801b1ae:	d04c      	beq.n	801b24a <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 801b1b0:	687b      	ldr	r3, [r7, #4]
 801b1b2:	681b      	ldr	r3, [r3, #0]
 801b1b4:	685a      	ldr	r2, [r3, #4]
 801b1b6:	687b      	ldr	r3, [r7, #4]
 801b1b8:	681b      	ldr	r3, [r3, #0]
 801b1ba:	21e0      	movs	r1, #224	@ 0xe0
 801b1bc:	438a      	bics	r2, r1
 801b1be:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 801b1c0:	687b      	ldr	r3, [r7, #4]
 801b1c2:	225d      	movs	r2, #93	@ 0x5d
 801b1c4:	2101      	movs	r1, #1
 801b1c6:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 801b1c8:	69fb      	ldr	r3, [r7, #28]
 801b1ca:	2202      	movs	r2, #2
 801b1cc:	4013      	ands	r3, r2
 801b1ce:	d103      	bne.n	801b1d8 <HAL_SPI_IRQHandler+0x17c>
 801b1d0:	69fb      	ldr	r3, [r7, #28]
 801b1d2:	2201      	movs	r2, #1
 801b1d4:	4013      	ands	r3, r2
 801b1d6:	d032      	beq.n	801b23e <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 801b1d8:	687b      	ldr	r3, [r7, #4]
 801b1da:	681b      	ldr	r3, [r3, #0]
 801b1dc:	685a      	ldr	r2, [r3, #4]
 801b1de:	687b      	ldr	r3, [r7, #4]
 801b1e0:	681b      	ldr	r3, [r3, #0]
 801b1e2:	2103      	movs	r1, #3
 801b1e4:	438a      	bics	r2, r1
 801b1e6:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 801b1e8:	687b      	ldr	r3, [r7, #4]
 801b1ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801b1ec:	2b00      	cmp	r3, #0
 801b1ee:	d010      	beq.n	801b212 <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 801b1f0:	687b      	ldr	r3, [r7, #4]
 801b1f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801b1f4:	4a17      	ldr	r2, [pc, #92]	@ (801b254 <HAL_SPI_IRQHandler+0x1f8>)
 801b1f6:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 801b1f8:	687b      	ldr	r3, [r7, #4]
 801b1fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801b1fc:	0018      	movs	r0, r3
 801b1fe:	f7f7 ff0b 	bl	8013018 <HAL_DMA_Abort_IT>
 801b202:	1e03      	subs	r3, r0, #0
 801b204:	d005      	beq.n	801b212 <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801b206:	687b      	ldr	r3, [r7, #4]
 801b208:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801b20a:	2240      	movs	r2, #64	@ 0x40
 801b20c:	431a      	orrs	r2, r3
 801b20e:	687b      	ldr	r3, [r7, #4]
 801b210:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 801b212:	687b      	ldr	r3, [r7, #4]
 801b214:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801b216:	2b00      	cmp	r3, #0
 801b218:	d016      	beq.n	801b248 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 801b21a:	687b      	ldr	r3, [r7, #4]
 801b21c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801b21e:	4a0d      	ldr	r2, [pc, #52]	@ (801b254 <HAL_SPI_IRQHandler+0x1f8>)
 801b220:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 801b222:	687b      	ldr	r3, [r7, #4]
 801b224:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801b226:	0018      	movs	r0, r3
 801b228:	f7f7 fef6 	bl	8013018 <HAL_DMA_Abort_IT>
 801b22c:	1e03      	subs	r3, r0, #0
 801b22e:	d00b      	beq.n	801b248 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801b230:	687b      	ldr	r3, [r7, #4]
 801b232:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801b234:	2240      	movs	r2, #64	@ 0x40
 801b236:	431a      	orrs	r2, r3
 801b238:	687b      	ldr	r3, [r7, #4]
 801b23a:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 801b23c:	e004      	b.n	801b248 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 801b23e:	687b      	ldr	r3, [r7, #4]
 801b240:	0018      	movs	r0, r3
 801b242:	f7f4 fdbb 	bl	800fdbc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 801b246:	e000      	b.n	801b24a <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 801b248:	46c0      	nop			@ (mov r8, r8)
    return;
 801b24a:	46c0      	nop			@ (mov r8, r8)
  }
}
 801b24c:	46bd      	mov	sp, r7
 801b24e:	b008      	add	sp, #32
 801b250:	bd80      	pop	{r7, pc}
 801b252:	46c0      	nop			@ (mov r8, r8)
 801b254:	0801b465 	.word	0x0801b465

0801b258 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 801b258:	b580      	push	{r7, lr}
 801b25a:	b082      	sub	sp, #8
 801b25c:	af00      	add	r7, sp, #0
 801b25e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 801b260:	46c0      	nop			@ (mov r8, r8)
 801b262:	46bd      	mov	sp, r7
 801b264:	b002      	add	sp, #8
 801b266:	bd80      	pop	{r7, pc}

0801b268 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 801b268:	b580      	push	{r7, lr}
 801b26a:	b082      	sub	sp, #8
 801b26c:	af00      	add	r7, sp, #0
 801b26e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 801b270:	46c0      	nop			@ (mov r8, r8)
 801b272:	46bd      	mov	sp, r7
 801b274:	b002      	add	sp, #8
 801b276:	bd80      	pop	{r7, pc}

0801b278 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 801b278:	b580      	push	{r7, lr}
 801b27a:	b082      	sub	sp, #8
 801b27c:	af00      	add	r7, sp, #0
 801b27e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 801b280:	46c0      	nop			@ (mov r8, r8)
 801b282:	46bd      	mov	sp, r7
 801b284:	b002      	add	sp, #8
 801b286:	bd80      	pop	{r7, pc}

0801b288 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 801b288:	b580      	push	{r7, lr}
 801b28a:	b082      	sub	sp, #8
 801b28c:	af00      	add	r7, sp, #0
 801b28e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 801b290:	687b      	ldr	r3, [r7, #4]
 801b292:	225d      	movs	r2, #93	@ 0x5d
 801b294:	5c9b      	ldrb	r3, [r3, r2]
 801b296:	b2db      	uxtb	r3, r3
}
 801b298:	0018      	movs	r0, r3
 801b29a:	46bd      	mov	sp, r7
 801b29c:	b002      	add	sp, #8
 801b29e:	bd80      	pop	{r7, pc}

0801b2a0 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 801b2a0:	b580      	push	{r7, lr}
 801b2a2:	b084      	sub	sp, #16
 801b2a4:	af00      	add	r7, sp, #0
 801b2a6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 801b2a8:	687b      	ldr	r3, [r7, #4]
 801b2aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b2ac:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801b2ae:	f7f5 fe9d 	bl	8010fec <HAL_GetTick>
 801b2b2:	0003      	movs	r3, r0
 801b2b4:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 801b2b6:	687b      	ldr	r3, [r7, #4]
 801b2b8:	681b      	ldr	r3, [r3, #0]
 801b2ba:	681b      	ldr	r3, [r3, #0]
 801b2bc:	2220      	movs	r2, #32
 801b2be:	4013      	ands	r3, r2
 801b2c0:	2b20      	cmp	r3, #32
 801b2c2:	d03e      	beq.n	801b342 <SPI_DMAReceiveCplt+0xa2>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 801b2c4:	68fb      	ldr	r3, [r7, #12]
 801b2c6:	681b      	ldr	r3, [r3, #0]
 801b2c8:	685a      	ldr	r2, [r3, #4]
 801b2ca:	68fb      	ldr	r3, [r7, #12]
 801b2cc:	681b      	ldr	r3, [r3, #0]
 801b2ce:	2120      	movs	r1, #32
 801b2d0:	438a      	bics	r2, r1
 801b2d2:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 801b2d4:	68fb      	ldr	r3, [r7, #12]
 801b2d6:	689b      	ldr	r3, [r3, #8]
 801b2d8:	2b00      	cmp	r3, #0
 801b2da:	d10e      	bne.n	801b2fa <SPI_DMAReceiveCplt+0x5a>
 801b2dc:	68fb      	ldr	r3, [r7, #12]
 801b2de:	685a      	ldr	r2, [r3, #4]
 801b2e0:	2382      	movs	r3, #130	@ 0x82
 801b2e2:	005b      	lsls	r3, r3, #1
 801b2e4:	429a      	cmp	r2, r3
 801b2e6:	d108      	bne.n	801b2fa <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 801b2e8:	68fb      	ldr	r3, [r7, #12]
 801b2ea:	681b      	ldr	r3, [r3, #0]
 801b2ec:	685a      	ldr	r2, [r3, #4]
 801b2ee:	68fb      	ldr	r3, [r7, #12]
 801b2f0:	681b      	ldr	r3, [r3, #0]
 801b2f2:	2103      	movs	r1, #3
 801b2f4:	438a      	bics	r2, r1
 801b2f6:	605a      	str	r2, [r3, #4]
 801b2f8:	e007      	b.n	801b30a <SPI_DMAReceiveCplt+0x6a>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 801b2fa:	68fb      	ldr	r3, [r7, #12]
 801b2fc:	681b      	ldr	r3, [r3, #0]
 801b2fe:	685a      	ldr	r2, [r3, #4]
 801b300:	68fb      	ldr	r3, [r7, #12]
 801b302:	681b      	ldr	r3, [r3, #0]
 801b304:	2101      	movs	r1, #1
 801b306:	438a      	bics	r2, r1
 801b308:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 801b30a:	68ba      	ldr	r2, [r7, #8]
 801b30c:	68fb      	ldr	r3, [r7, #12]
 801b30e:	2164      	movs	r1, #100	@ 0x64
 801b310:	0018      	movs	r0, r3
 801b312:	f000 f9ed 	bl	801b6f0 <SPI_EndRxTransaction>
 801b316:	1e03      	subs	r3, r0, #0
 801b318:	d002      	beq.n	801b320 <SPI_DMAReceiveCplt+0x80>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 801b31a:	68fb      	ldr	r3, [r7, #12]
 801b31c:	2220      	movs	r2, #32
 801b31e:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 801b320:	68fb      	ldr	r3, [r7, #12]
 801b322:	2246      	movs	r2, #70	@ 0x46
 801b324:	2100      	movs	r1, #0
 801b326:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 801b328:	68fb      	ldr	r3, [r7, #12]
 801b32a:	225d      	movs	r2, #93	@ 0x5d
 801b32c:	2101      	movs	r1, #1
 801b32e:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801b330:	68fb      	ldr	r3, [r7, #12]
 801b332:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801b334:	2b00      	cmp	r3, #0
 801b336:	d004      	beq.n	801b342 <SPI_DMAReceiveCplt+0xa2>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 801b338:	68fb      	ldr	r3, [r7, #12]
 801b33a:	0018      	movs	r0, r3
 801b33c:	f7f4 fd3e 	bl	800fdbc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 801b340:	e003      	b.n	801b34a <SPI_DMAReceiveCplt+0xaa>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 801b342:	68fb      	ldr	r3, [r7, #12]
 801b344:	0018      	movs	r0, r3
 801b346:	f7f4 fd25 	bl	800fd94 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801b34a:	46bd      	mov	sp, r7
 801b34c:	b004      	add	sp, #16
 801b34e:	bd80      	pop	{r7, pc}

0801b350 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 801b350:	b580      	push	{r7, lr}
 801b352:	b084      	sub	sp, #16
 801b354:	af00      	add	r7, sp, #0
 801b356:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 801b358:	687b      	ldr	r3, [r7, #4]
 801b35a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b35c:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801b35e:	f7f5 fe45 	bl	8010fec <HAL_GetTick>
 801b362:	0003      	movs	r3, r0
 801b364:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 801b366:	687b      	ldr	r3, [r7, #4]
 801b368:	681b      	ldr	r3, [r3, #0]
 801b36a:	681b      	ldr	r3, [r3, #0]
 801b36c:	2220      	movs	r2, #32
 801b36e:	4013      	ands	r3, r2
 801b370:	2b20      	cmp	r3, #32
 801b372:	d031      	beq.n	801b3d8 <SPI_DMATransmitReceiveCplt+0x88>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 801b374:	68fb      	ldr	r3, [r7, #12]
 801b376:	681b      	ldr	r3, [r3, #0]
 801b378:	685a      	ldr	r2, [r3, #4]
 801b37a:	68fb      	ldr	r3, [r7, #12]
 801b37c:	681b      	ldr	r3, [r3, #0]
 801b37e:	2120      	movs	r1, #32
 801b380:	438a      	bics	r2, r1
 801b382:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 801b384:	68ba      	ldr	r2, [r7, #8]
 801b386:	68fb      	ldr	r3, [r7, #12]
 801b388:	2164      	movs	r1, #100	@ 0x64
 801b38a:	0018      	movs	r0, r3
 801b38c:	f000 fa0e 	bl	801b7ac <SPI_EndRxTxTransaction>
 801b390:	1e03      	subs	r3, r0, #0
 801b392:	d005      	beq.n	801b3a0 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801b394:	68fb      	ldr	r3, [r7, #12]
 801b396:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801b398:	2220      	movs	r2, #32
 801b39a:	431a      	orrs	r2, r3
 801b39c:	68fb      	ldr	r3, [r7, #12]
 801b39e:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 801b3a0:	68fb      	ldr	r3, [r7, #12]
 801b3a2:	681b      	ldr	r3, [r3, #0]
 801b3a4:	685a      	ldr	r2, [r3, #4]
 801b3a6:	68fb      	ldr	r3, [r7, #12]
 801b3a8:	681b      	ldr	r3, [r3, #0]
 801b3aa:	2103      	movs	r1, #3
 801b3ac:	438a      	bics	r2, r1
 801b3ae:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 801b3b0:	68fb      	ldr	r3, [r7, #12]
 801b3b2:	2200      	movs	r2, #0
 801b3b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 801b3b6:	68fb      	ldr	r3, [r7, #12]
 801b3b8:	2246      	movs	r2, #70	@ 0x46
 801b3ba:	2100      	movs	r1, #0
 801b3bc:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 801b3be:	68fb      	ldr	r3, [r7, #12]
 801b3c0:	225d      	movs	r2, #93	@ 0x5d
 801b3c2:	2101      	movs	r1, #1
 801b3c4:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801b3c6:	68fb      	ldr	r3, [r7, #12]
 801b3c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801b3ca:	2b00      	cmp	r3, #0
 801b3cc:	d004      	beq.n	801b3d8 <SPI_DMATransmitReceiveCplt+0x88>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 801b3ce:	68fb      	ldr	r3, [r7, #12]
 801b3d0:	0018      	movs	r0, r3
 801b3d2:	f7f4 fcf3 	bl	800fdbc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 801b3d6:	e003      	b.n	801b3e0 <SPI_DMATransmitReceiveCplt+0x90>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 801b3d8:	68fb      	ldr	r3, [r7, #12]
 801b3da:	0018      	movs	r0, r3
 801b3dc:	f7ff ff3c 	bl	801b258 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801b3e0:	46bd      	mov	sp, r7
 801b3e2:	b004      	add	sp, #16
 801b3e4:	bd80      	pop	{r7, pc}

0801b3e6 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 801b3e6:	b580      	push	{r7, lr}
 801b3e8:	b084      	sub	sp, #16
 801b3ea:	af00      	add	r7, sp, #0
 801b3ec:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 801b3ee:	687b      	ldr	r3, [r7, #4]
 801b3f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b3f2:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 801b3f4:	68fb      	ldr	r3, [r7, #12]
 801b3f6:	0018      	movs	r0, r3
 801b3f8:	f7ff ff36 	bl	801b268 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801b3fc:	46c0      	nop			@ (mov r8, r8)
 801b3fe:	46bd      	mov	sp, r7
 801b400:	b004      	add	sp, #16
 801b402:	bd80      	pop	{r7, pc}

0801b404 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 801b404:	b580      	push	{r7, lr}
 801b406:	b084      	sub	sp, #16
 801b408:	af00      	add	r7, sp, #0
 801b40a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 801b40c:	687b      	ldr	r3, [r7, #4]
 801b40e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b410:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 801b412:	68fb      	ldr	r3, [r7, #12]
 801b414:	0018      	movs	r0, r3
 801b416:	f7ff ff2f 	bl	801b278 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801b41a:	46c0      	nop			@ (mov r8, r8)
 801b41c:	46bd      	mov	sp, r7
 801b41e:	b004      	add	sp, #16
 801b420:	bd80      	pop	{r7, pc}

0801b422 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 801b422:	b580      	push	{r7, lr}
 801b424:	b084      	sub	sp, #16
 801b426:	af00      	add	r7, sp, #0
 801b428:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 801b42a:	687b      	ldr	r3, [r7, #4]
 801b42c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b42e:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 801b430:	68fb      	ldr	r3, [r7, #12]
 801b432:	681b      	ldr	r3, [r3, #0]
 801b434:	685a      	ldr	r2, [r3, #4]
 801b436:	68fb      	ldr	r3, [r7, #12]
 801b438:	681b      	ldr	r3, [r3, #0]
 801b43a:	2103      	movs	r1, #3
 801b43c:	438a      	bics	r2, r1
 801b43e:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 801b440:	68fb      	ldr	r3, [r7, #12]
 801b442:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801b444:	2210      	movs	r2, #16
 801b446:	431a      	orrs	r2, r3
 801b448:	68fb      	ldr	r3, [r7, #12]
 801b44a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 801b44c:	68fb      	ldr	r3, [r7, #12]
 801b44e:	225d      	movs	r2, #93	@ 0x5d
 801b450:	2101      	movs	r1, #1
 801b452:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 801b454:	68fb      	ldr	r3, [r7, #12]
 801b456:	0018      	movs	r0, r3
 801b458:	f7f4 fcb0 	bl	800fdbc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801b45c:	46c0      	nop			@ (mov r8, r8)
 801b45e:	46bd      	mov	sp, r7
 801b460:	b004      	add	sp, #16
 801b462:	bd80      	pop	{r7, pc}

0801b464 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801b464:	b580      	push	{r7, lr}
 801b466:	b084      	sub	sp, #16
 801b468:	af00      	add	r7, sp, #0
 801b46a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 801b46c:	687b      	ldr	r3, [r7, #4]
 801b46e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b470:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 801b472:	68fb      	ldr	r3, [r7, #12]
 801b474:	2246      	movs	r2, #70	@ 0x46
 801b476:	2100      	movs	r1, #0
 801b478:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 801b47a:	68fb      	ldr	r3, [r7, #12]
 801b47c:	2200      	movs	r2, #0
 801b47e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 801b480:	68fb      	ldr	r3, [r7, #12]
 801b482:	0018      	movs	r0, r3
 801b484:	f7f4 fc9a 	bl	800fdbc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801b488:	46c0      	nop			@ (mov r8, r8)
 801b48a:	46bd      	mov	sp, r7
 801b48c:	b004      	add	sp, #16
 801b48e:	bd80      	pop	{r7, pc}

0801b490 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 801b490:	b580      	push	{r7, lr}
 801b492:	b088      	sub	sp, #32
 801b494:	af00      	add	r7, sp, #0
 801b496:	60f8      	str	r0, [r7, #12]
 801b498:	60b9      	str	r1, [r7, #8]
 801b49a:	603b      	str	r3, [r7, #0]
 801b49c:	1dfb      	adds	r3, r7, #7
 801b49e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 801b4a0:	f7f5 fda4 	bl	8010fec <HAL_GetTick>
 801b4a4:	0002      	movs	r2, r0
 801b4a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b4a8:	1a9b      	subs	r3, r3, r2
 801b4aa:	683a      	ldr	r2, [r7, #0]
 801b4ac:	18d3      	adds	r3, r2, r3
 801b4ae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 801b4b0:	f7f5 fd9c 	bl	8010fec <HAL_GetTick>
 801b4b4:	0003      	movs	r3, r0
 801b4b6:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 801b4b8:	4b3a      	ldr	r3, [pc, #232]	@ (801b5a4 <SPI_WaitFlagStateUntilTimeout+0x114>)
 801b4ba:	681b      	ldr	r3, [r3, #0]
 801b4bc:	015b      	lsls	r3, r3, #5
 801b4be:	0d1b      	lsrs	r3, r3, #20
 801b4c0:	69fa      	ldr	r2, [r7, #28]
 801b4c2:	4353      	muls	r3, r2
 801b4c4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 801b4c6:	e059      	b.n	801b57c <SPI_WaitFlagStateUntilTimeout+0xec>
  {
    if (Timeout != HAL_MAX_DELAY)
 801b4c8:	683b      	ldr	r3, [r7, #0]
 801b4ca:	3301      	adds	r3, #1
 801b4cc:	d056      	beq.n	801b57c <SPI_WaitFlagStateUntilTimeout+0xec>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 801b4ce:	f7f5 fd8d 	bl	8010fec <HAL_GetTick>
 801b4d2:	0002      	movs	r2, r0
 801b4d4:	69bb      	ldr	r3, [r7, #24]
 801b4d6:	1ad3      	subs	r3, r2, r3
 801b4d8:	69fa      	ldr	r2, [r7, #28]
 801b4da:	429a      	cmp	r2, r3
 801b4dc:	d902      	bls.n	801b4e4 <SPI_WaitFlagStateUntilTimeout+0x54>
 801b4de:	69fb      	ldr	r3, [r7, #28]
 801b4e0:	2b00      	cmp	r3, #0
 801b4e2:	d142      	bne.n	801b56a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 801b4e4:	68fb      	ldr	r3, [r7, #12]
 801b4e6:	681b      	ldr	r3, [r3, #0]
 801b4e8:	685a      	ldr	r2, [r3, #4]
 801b4ea:	68fb      	ldr	r3, [r7, #12]
 801b4ec:	681b      	ldr	r3, [r3, #0]
 801b4ee:	21e0      	movs	r1, #224	@ 0xe0
 801b4f0:	438a      	bics	r2, r1
 801b4f2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801b4f4:	68fb      	ldr	r3, [r7, #12]
 801b4f6:	685a      	ldr	r2, [r3, #4]
 801b4f8:	2382      	movs	r3, #130	@ 0x82
 801b4fa:	005b      	lsls	r3, r3, #1
 801b4fc:	429a      	cmp	r2, r3
 801b4fe:	d113      	bne.n	801b528 <SPI_WaitFlagStateUntilTimeout+0x98>
 801b500:	68fb      	ldr	r3, [r7, #12]
 801b502:	689a      	ldr	r2, [r3, #8]
 801b504:	2380      	movs	r3, #128	@ 0x80
 801b506:	021b      	lsls	r3, r3, #8
 801b508:	429a      	cmp	r2, r3
 801b50a:	d005      	beq.n	801b518 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801b50c:	68fb      	ldr	r3, [r7, #12]
 801b50e:	689a      	ldr	r2, [r3, #8]
 801b510:	2380      	movs	r3, #128	@ 0x80
 801b512:	00db      	lsls	r3, r3, #3
 801b514:	429a      	cmp	r2, r3
 801b516:	d107      	bne.n	801b528 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 801b518:	68fb      	ldr	r3, [r7, #12]
 801b51a:	681b      	ldr	r3, [r3, #0]
 801b51c:	681a      	ldr	r2, [r3, #0]
 801b51e:	68fb      	ldr	r3, [r7, #12]
 801b520:	681b      	ldr	r3, [r3, #0]
 801b522:	2140      	movs	r1, #64	@ 0x40
 801b524:	438a      	bics	r2, r1
 801b526:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 801b528:	68fb      	ldr	r3, [r7, #12]
 801b52a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801b52c:	2380      	movs	r3, #128	@ 0x80
 801b52e:	019b      	lsls	r3, r3, #6
 801b530:	429a      	cmp	r2, r3
 801b532:	d110      	bne.n	801b556 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 801b534:	68fb      	ldr	r3, [r7, #12]
 801b536:	681b      	ldr	r3, [r3, #0]
 801b538:	681a      	ldr	r2, [r3, #0]
 801b53a:	68fb      	ldr	r3, [r7, #12]
 801b53c:	681b      	ldr	r3, [r3, #0]
 801b53e:	491a      	ldr	r1, [pc, #104]	@ (801b5a8 <SPI_WaitFlagStateUntilTimeout+0x118>)
 801b540:	400a      	ands	r2, r1
 801b542:	601a      	str	r2, [r3, #0]
 801b544:	68fb      	ldr	r3, [r7, #12]
 801b546:	681b      	ldr	r3, [r3, #0]
 801b548:	681a      	ldr	r2, [r3, #0]
 801b54a:	68fb      	ldr	r3, [r7, #12]
 801b54c:	681b      	ldr	r3, [r3, #0]
 801b54e:	2180      	movs	r1, #128	@ 0x80
 801b550:	0189      	lsls	r1, r1, #6
 801b552:	430a      	orrs	r2, r1
 801b554:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 801b556:	68fb      	ldr	r3, [r7, #12]
 801b558:	225d      	movs	r2, #93	@ 0x5d
 801b55a:	2101      	movs	r1, #1
 801b55c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 801b55e:	68fb      	ldr	r3, [r7, #12]
 801b560:	225c      	movs	r2, #92	@ 0x5c
 801b562:	2100      	movs	r1, #0
 801b564:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 801b566:	2303      	movs	r3, #3
 801b568:	e018      	b.n	801b59c <SPI_WaitFlagStateUntilTimeout+0x10c>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 801b56a:	697b      	ldr	r3, [r7, #20]
 801b56c:	2b00      	cmp	r3, #0
 801b56e:	d102      	bne.n	801b576 <SPI_WaitFlagStateUntilTimeout+0xe6>
      {
        tmp_timeout = 0U;
 801b570:	2300      	movs	r3, #0
 801b572:	61fb      	str	r3, [r7, #28]
 801b574:	e002      	b.n	801b57c <SPI_WaitFlagStateUntilTimeout+0xec>
      }
      else
      {
        count--;
 801b576:	697b      	ldr	r3, [r7, #20]
 801b578:	3b01      	subs	r3, #1
 801b57a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 801b57c:	68fb      	ldr	r3, [r7, #12]
 801b57e:	681b      	ldr	r3, [r3, #0]
 801b580:	689b      	ldr	r3, [r3, #8]
 801b582:	68ba      	ldr	r2, [r7, #8]
 801b584:	4013      	ands	r3, r2
 801b586:	68ba      	ldr	r2, [r7, #8]
 801b588:	1ad3      	subs	r3, r2, r3
 801b58a:	425a      	negs	r2, r3
 801b58c:	4153      	adcs	r3, r2
 801b58e:	b2db      	uxtb	r3, r3
 801b590:	001a      	movs	r2, r3
 801b592:	1dfb      	adds	r3, r7, #7
 801b594:	781b      	ldrb	r3, [r3, #0]
 801b596:	429a      	cmp	r2, r3
 801b598:	d196      	bne.n	801b4c8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 801b59a:	2300      	movs	r3, #0
}
 801b59c:	0018      	movs	r0, r3
 801b59e:	46bd      	mov	sp, r7
 801b5a0:	b008      	add	sp, #32
 801b5a2:	bd80      	pop	{r7, pc}
 801b5a4:	20000000 	.word	0x20000000
 801b5a8:	ffffdfff 	.word	0xffffdfff

0801b5ac <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 801b5ac:	b580      	push	{r7, lr}
 801b5ae:	b08a      	sub	sp, #40	@ 0x28
 801b5b0:	af00      	add	r7, sp, #0
 801b5b2:	60f8      	str	r0, [r7, #12]
 801b5b4:	60b9      	str	r1, [r7, #8]
 801b5b6:	607a      	str	r2, [r7, #4]
 801b5b8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 801b5ba:	2317      	movs	r3, #23
 801b5bc:	18fb      	adds	r3, r7, r3
 801b5be:	2200      	movs	r2, #0
 801b5c0:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 801b5c2:	f7f5 fd13 	bl	8010fec <HAL_GetTick>
 801b5c6:	0002      	movs	r2, r0
 801b5c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b5ca:	1a9b      	subs	r3, r3, r2
 801b5cc:	683a      	ldr	r2, [r7, #0]
 801b5ce:	18d3      	adds	r3, r2, r3
 801b5d0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 801b5d2:	f7f5 fd0b 	bl	8010fec <HAL_GetTick>
 801b5d6:	0003      	movs	r3, r0
 801b5d8:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 801b5da:	68fb      	ldr	r3, [r7, #12]
 801b5dc:	681b      	ldr	r3, [r3, #0]
 801b5de:	330c      	adds	r3, #12
 801b5e0:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 801b5e2:	4b41      	ldr	r3, [pc, #260]	@ (801b6e8 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 801b5e4:	681a      	ldr	r2, [r3, #0]
 801b5e6:	0013      	movs	r3, r2
 801b5e8:	009b      	lsls	r3, r3, #2
 801b5ea:	189b      	adds	r3, r3, r2
 801b5ec:	00da      	lsls	r2, r3, #3
 801b5ee:	1ad3      	subs	r3, r2, r3
 801b5f0:	0d1b      	lsrs	r3, r3, #20
 801b5f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b5f4:	4353      	muls	r3, r2
 801b5f6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 801b5f8:	e069      	b.n	801b6ce <SPI_WaitFifoStateUntilTimeout+0x122>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 801b5fa:	68ba      	ldr	r2, [r7, #8]
 801b5fc:	23c0      	movs	r3, #192	@ 0xc0
 801b5fe:	00db      	lsls	r3, r3, #3
 801b600:	429a      	cmp	r2, r3
 801b602:	d10a      	bne.n	801b61a <SPI_WaitFifoStateUntilTimeout+0x6e>
 801b604:	687b      	ldr	r3, [r7, #4]
 801b606:	2b00      	cmp	r3, #0
 801b608:	d107      	bne.n	801b61a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 801b60a:	69fb      	ldr	r3, [r7, #28]
 801b60c:	781b      	ldrb	r3, [r3, #0]
 801b60e:	b2da      	uxtb	r2, r3
 801b610:	2117      	movs	r1, #23
 801b612:	187b      	adds	r3, r7, r1
 801b614:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 801b616:	187b      	adds	r3, r7, r1
 801b618:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 801b61a:	683b      	ldr	r3, [r7, #0]
 801b61c:	3301      	adds	r3, #1
 801b61e:	d056      	beq.n	801b6ce <SPI_WaitFifoStateUntilTimeout+0x122>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 801b620:	f7f5 fce4 	bl	8010fec <HAL_GetTick>
 801b624:	0002      	movs	r2, r0
 801b626:	6a3b      	ldr	r3, [r7, #32]
 801b628:	1ad3      	subs	r3, r2, r3
 801b62a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b62c:	429a      	cmp	r2, r3
 801b62e:	d902      	bls.n	801b636 <SPI_WaitFifoStateUntilTimeout+0x8a>
 801b630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b632:	2b00      	cmp	r3, #0
 801b634:	d142      	bne.n	801b6bc <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 801b636:	68fb      	ldr	r3, [r7, #12]
 801b638:	681b      	ldr	r3, [r3, #0]
 801b63a:	685a      	ldr	r2, [r3, #4]
 801b63c:	68fb      	ldr	r3, [r7, #12]
 801b63e:	681b      	ldr	r3, [r3, #0]
 801b640:	21e0      	movs	r1, #224	@ 0xe0
 801b642:	438a      	bics	r2, r1
 801b644:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801b646:	68fb      	ldr	r3, [r7, #12]
 801b648:	685a      	ldr	r2, [r3, #4]
 801b64a:	2382      	movs	r3, #130	@ 0x82
 801b64c:	005b      	lsls	r3, r3, #1
 801b64e:	429a      	cmp	r2, r3
 801b650:	d113      	bne.n	801b67a <SPI_WaitFifoStateUntilTimeout+0xce>
 801b652:	68fb      	ldr	r3, [r7, #12]
 801b654:	689a      	ldr	r2, [r3, #8]
 801b656:	2380      	movs	r3, #128	@ 0x80
 801b658:	021b      	lsls	r3, r3, #8
 801b65a:	429a      	cmp	r2, r3
 801b65c:	d005      	beq.n	801b66a <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801b65e:	68fb      	ldr	r3, [r7, #12]
 801b660:	689a      	ldr	r2, [r3, #8]
 801b662:	2380      	movs	r3, #128	@ 0x80
 801b664:	00db      	lsls	r3, r3, #3
 801b666:	429a      	cmp	r2, r3
 801b668:	d107      	bne.n	801b67a <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 801b66a:	68fb      	ldr	r3, [r7, #12]
 801b66c:	681b      	ldr	r3, [r3, #0]
 801b66e:	681a      	ldr	r2, [r3, #0]
 801b670:	68fb      	ldr	r3, [r7, #12]
 801b672:	681b      	ldr	r3, [r3, #0]
 801b674:	2140      	movs	r1, #64	@ 0x40
 801b676:	438a      	bics	r2, r1
 801b678:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 801b67a:	68fb      	ldr	r3, [r7, #12]
 801b67c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801b67e:	2380      	movs	r3, #128	@ 0x80
 801b680:	019b      	lsls	r3, r3, #6
 801b682:	429a      	cmp	r2, r3
 801b684:	d110      	bne.n	801b6a8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 801b686:	68fb      	ldr	r3, [r7, #12]
 801b688:	681b      	ldr	r3, [r3, #0]
 801b68a:	681a      	ldr	r2, [r3, #0]
 801b68c:	68fb      	ldr	r3, [r7, #12]
 801b68e:	681b      	ldr	r3, [r3, #0]
 801b690:	4916      	ldr	r1, [pc, #88]	@ (801b6ec <SPI_WaitFifoStateUntilTimeout+0x140>)
 801b692:	400a      	ands	r2, r1
 801b694:	601a      	str	r2, [r3, #0]
 801b696:	68fb      	ldr	r3, [r7, #12]
 801b698:	681b      	ldr	r3, [r3, #0]
 801b69a:	681a      	ldr	r2, [r3, #0]
 801b69c:	68fb      	ldr	r3, [r7, #12]
 801b69e:	681b      	ldr	r3, [r3, #0]
 801b6a0:	2180      	movs	r1, #128	@ 0x80
 801b6a2:	0189      	lsls	r1, r1, #6
 801b6a4:	430a      	orrs	r2, r1
 801b6a6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 801b6a8:	68fb      	ldr	r3, [r7, #12]
 801b6aa:	225d      	movs	r2, #93	@ 0x5d
 801b6ac:	2101      	movs	r1, #1
 801b6ae:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 801b6b0:	68fb      	ldr	r3, [r7, #12]
 801b6b2:	225c      	movs	r2, #92	@ 0x5c
 801b6b4:	2100      	movs	r1, #0
 801b6b6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 801b6b8:	2303      	movs	r3, #3
 801b6ba:	e011      	b.n	801b6e0 <SPI_WaitFifoStateUntilTimeout+0x134>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 801b6bc:	69bb      	ldr	r3, [r7, #24]
 801b6be:	2b00      	cmp	r3, #0
 801b6c0:	d102      	bne.n	801b6c8 <SPI_WaitFifoStateUntilTimeout+0x11c>
      {
        tmp_timeout = 0U;
 801b6c2:	2300      	movs	r3, #0
 801b6c4:	627b      	str	r3, [r7, #36]	@ 0x24
 801b6c6:	e002      	b.n	801b6ce <SPI_WaitFifoStateUntilTimeout+0x122>
      }
      else
      {
        count--;
 801b6c8:	69bb      	ldr	r3, [r7, #24]
 801b6ca:	3b01      	subs	r3, #1
 801b6cc:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 801b6ce:	68fb      	ldr	r3, [r7, #12]
 801b6d0:	681b      	ldr	r3, [r3, #0]
 801b6d2:	689b      	ldr	r3, [r3, #8]
 801b6d4:	68ba      	ldr	r2, [r7, #8]
 801b6d6:	4013      	ands	r3, r2
 801b6d8:	687a      	ldr	r2, [r7, #4]
 801b6da:	429a      	cmp	r2, r3
 801b6dc:	d18d      	bne.n	801b5fa <SPI_WaitFifoStateUntilTimeout+0x4e>
      }
    }
  }

  return HAL_OK;
 801b6de:	2300      	movs	r3, #0
}
 801b6e0:	0018      	movs	r0, r3
 801b6e2:	46bd      	mov	sp, r7
 801b6e4:	b00a      	add	sp, #40	@ 0x28
 801b6e6:	bd80      	pop	{r7, pc}
 801b6e8:	20000000 	.word	0x20000000
 801b6ec:	ffffdfff 	.word	0xffffdfff

0801b6f0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 801b6f0:	b580      	push	{r7, lr}
 801b6f2:	b086      	sub	sp, #24
 801b6f4:	af02      	add	r7, sp, #8
 801b6f6:	60f8      	str	r0, [r7, #12]
 801b6f8:	60b9      	str	r1, [r7, #8]
 801b6fa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801b6fc:	68fb      	ldr	r3, [r7, #12]
 801b6fe:	685a      	ldr	r2, [r3, #4]
 801b700:	2382      	movs	r3, #130	@ 0x82
 801b702:	005b      	lsls	r3, r3, #1
 801b704:	429a      	cmp	r2, r3
 801b706:	d113      	bne.n	801b730 <SPI_EndRxTransaction+0x40>
 801b708:	68fb      	ldr	r3, [r7, #12]
 801b70a:	689a      	ldr	r2, [r3, #8]
 801b70c:	2380      	movs	r3, #128	@ 0x80
 801b70e:	021b      	lsls	r3, r3, #8
 801b710:	429a      	cmp	r2, r3
 801b712:	d005      	beq.n	801b720 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801b714:	68fb      	ldr	r3, [r7, #12]
 801b716:	689a      	ldr	r2, [r3, #8]
 801b718:	2380      	movs	r3, #128	@ 0x80
 801b71a:	00db      	lsls	r3, r3, #3
 801b71c:	429a      	cmp	r2, r3
 801b71e:	d107      	bne.n	801b730 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 801b720:	68fb      	ldr	r3, [r7, #12]
 801b722:	681b      	ldr	r3, [r3, #0]
 801b724:	681a      	ldr	r2, [r3, #0]
 801b726:	68fb      	ldr	r3, [r7, #12]
 801b728:	681b      	ldr	r3, [r3, #0]
 801b72a:	2140      	movs	r1, #64	@ 0x40
 801b72c:	438a      	bics	r2, r1
 801b72e:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 801b730:	68ba      	ldr	r2, [r7, #8]
 801b732:	68f8      	ldr	r0, [r7, #12]
 801b734:	687b      	ldr	r3, [r7, #4]
 801b736:	9300      	str	r3, [sp, #0]
 801b738:	0013      	movs	r3, r2
 801b73a:	2200      	movs	r2, #0
 801b73c:	2180      	movs	r1, #128	@ 0x80
 801b73e:	f7ff fea7 	bl	801b490 <SPI_WaitFlagStateUntilTimeout>
 801b742:	1e03      	subs	r3, r0, #0
 801b744:	d007      	beq.n	801b756 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801b746:	68fb      	ldr	r3, [r7, #12]
 801b748:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801b74a:	2220      	movs	r2, #32
 801b74c:	431a      	orrs	r2, r3
 801b74e:	68fb      	ldr	r3, [r7, #12]
 801b750:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 801b752:	2303      	movs	r3, #3
 801b754:	e026      	b.n	801b7a4 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801b756:	68fb      	ldr	r3, [r7, #12]
 801b758:	685a      	ldr	r2, [r3, #4]
 801b75a:	2382      	movs	r3, #130	@ 0x82
 801b75c:	005b      	lsls	r3, r3, #1
 801b75e:	429a      	cmp	r2, r3
 801b760:	d11f      	bne.n	801b7a2 <SPI_EndRxTransaction+0xb2>
 801b762:	68fb      	ldr	r3, [r7, #12]
 801b764:	689a      	ldr	r2, [r3, #8]
 801b766:	2380      	movs	r3, #128	@ 0x80
 801b768:	021b      	lsls	r3, r3, #8
 801b76a:	429a      	cmp	r2, r3
 801b76c:	d005      	beq.n	801b77a <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801b76e:	68fb      	ldr	r3, [r7, #12]
 801b770:	689a      	ldr	r2, [r3, #8]
 801b772:	2380      	movs	r3, #128	@ 0x80
 801b774:	00db      	lsls	r3, r3, #3
 801b776:	429a      	cmp	r2, r3
 801b778:	d113      	bne.n	801b7a2 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 801b77a:	68ba      	ldr	r2, [r7, #8]
 801b77c:	23c0      	movs	r3, #192	@ 0xc0
 801b77e:	00d9      	lsls	r1, r3, #3
 801b780:	68f8      	ldr	r0, [r7, #12]
 801b782:	687b      	ldr	r3, [r7, #4]
 801b784:	9300      	str	r3, [sp, #0]
 801b786:	0013      	movs	r3, r2
 801b788:	2200      	movs	r2, #0
 801b78a:	f7ff ff0f 	bl	801b5ac <SPI_WaitFifoStateUntilTimeout>
 801b78e:	1e03      	subs	r3, r0, #0
 801b790:	d007      	beq.n	801b7a2 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801b792:	68fb      	ldr	r3, [r7, #12]
 801b794:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801b796:	2220      	movs	r2, #32
 801b798:	431a      	orrs	r2, r3
 801b79a:	68fb      	ldr	r3, [r7, #12]
 801b79c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 801b79e:	2303      	movs	r3, #3
 801b7a0:	e000      	b.n	801b7a4 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 801b7a2:	2300      	movs	r3, #0
}
 801b7a4:	0018      	movs	r0, r3
 801b7a6:	46bd      	mov	sp, r7
 801b7a8:	b004      	add	sp, #16
 801b7aa:	bd80      	pop	{r7, pc}

0801b7ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 801b7ac:	b580      	push	{r7, lr}
 801b7ae:	b086      	sub	sp, #24
 801b7b0:	af02      	add	r7, sp, #8
 801b7b2:	60f8      	str	r0, [r7, #12]
 801b7b4:	60b9      	str	r1, [r7, #8]
 801b7b6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 801b7b8:	68ba      	ldr	r2, [r7, #8]
 801b7ba:	23c0      	movs	r3, #192	@ 0xc0
 801b7bc:	0159      	lsls	r1, r3, #5
 801b7be:	68f8      	ldr	r0, [r7, #12]
 801b7c0:	687b      	ldr	r3, [r7, #4]
 801b7c2:	9300      	str	r3, [sp, #0]
 801b7c4:	0013      	movs	r3, r2
 801b7c6:	2200      	movs	r2, #0
 801b7c8:	f7ff fef0 	bl	801b5ac <SPI_WaitFifoStateUntilTimeout>
 801b7cc:	1e03      	subs	r3, r0, #0
 801b7ce:	d007      	beq.n	801b7e0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801b7d0:	68fb      	ldr	r3, [r7, #12]
 801b7d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801b7d4:	2220      	movs	r2, #32
 801b7d6:	431a      	orrs	r2, r3
 801b7d8:	68fb      	ldr	r3, [r7, #12]
 801b7da:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 801b7dc:	2303      	movs	r3, #3
 801b7de:	e027      	b.n	801b830 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 801b7e0:	68ba      	ldr	r2, [r7, #8]
 801b7e2:	68f8      	ldr	r0, [r7, #12]
 801b7e4:	687b      	ldr	r3, [r7, #4]
 801b7e6:	9300      	str	r3, [sp, #0]
 801b7e8:	0013      	movs	r3, r2
 801b7ea:	2200      	movs	r2, #0
 801b7ec:	2180      	movs	r1, #128	@ 0x80
 801b7ee:	f7ff fe4f 	bl	801b490 <SPI_WaitFlagStateUntilTimeout>
 801b7f2:	1e03      	subs	r3, r0, #0
 801b7f4:	d007      	beq.n	801b806 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801b7f6:	68fb      	ldr	r3, [r7, #12]
 801b7f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801b7fa:	2220      	movs	r2, #32
 801b7fc:	431a      	orrs	r2, r3
 801b7fe:	68fb      	ldr	r3, [r7, #12]
 801b800:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 801b802:	2303      	movs	r3, #3
 801b804:	e014      	b.n	801b830 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 801b806:	68ba      	ldr	r2, [r7, #8]
 801b808:	23c0      	movs	r3, #192	@ 0xc0
 801b80a:	00d9      	lsls	r1, r3, #3
 801b80c:	68f8      	ldr	r0, [r7, #12]
 801b80e:	687b      	ldr	r3, [r7, #4]
 801b810:	9300      	str	r3, [sp, #0]
 801b812:	0013      	movs	r3, r2
 801b814:	2200      	movs	r2, #0
 801b816:	f7ff fec9 	bl	801b5ac <SPI_WaitFifoStateUntilTimeout>
 801b81a:	1e03      	subs	r3, r0, #0
 801b81c:	d007      	beq.n	801b82e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801b81e:	68fb      	ldr	r3, [r7, #12]
 801b820:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801b822:	2220      	movs	r2, #32
 801b824:	431a      	orrs	r2, r3
 801b826:	68fb      	ldr	r3, [r7, #12]
 801b828:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 801b82a:	2303      	movs	r3, #3
 801b82c:	e000      	b.n	801b830 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 801b82e:	2300      	movs	r3, #0
}
 801b830:	0018      	movs	r0, r3
 801b832:	46bd      	mov	sp, r7
 801b834:	b004      	add	sp, #16
 801b836:	bd80      	pop	{r7, pc}

0801b838 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 801b838:	b580      	push	{r7, lr}
 801b83a:	b086      	sub	sp, #24
 801b83c:	af02      	add	r7, sp, #8
 801b83e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 801b840:	687b      	ldr	r3, [r7, #4]
 801b842:	681b      	ldr	r3, [r3, #0]
 801b844:	681a      	ldr	r2, [r3, #0]
 801b846:	687b      	ldr	r3, [r7, #4]
 801b848:	681b      	ldr	r3, [r3, #0]
 801b84a:	2140      	movs	r1, #64	@ 0x40
 801b84c:	438a      	bics	r2, r1
 801b84e:	601a      	str	r2, [r3, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 801b850:	4b26      	ldr	r3, [pc, #152]	@ (801b8ec <SPI_AbortRx_ISR+0xb4>)
 801b852:	681b      	ldr	r3, [r3, #0]
 801b854:	4926      	ldr	r1, [pc, #152]	@ (801b8f0 <SPI_AbortRx_ISR+0xb8>)
 801b856:	0018      	movs	r0, r3
 801b858:	f7e4 fc7c 	bl	8000154 <__udivsi3>
 801b85c:	0003      	movs	r3, r0
 801b85e:	001a      	movs	r2, r3
 801b860:	2364      	movs	r3, #100	@ 0x64
 801b862:	4353      	muls	r3, r2
 801b864:	60fb      	str	r3, [r7, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 801b866:	687b      	ldr	r3, [r7, #4]
 801b868:	681b      	ldr	r3, [r3, #0]
 801b86a:	685a      	ldr	r2, [r3, #4]
 801b86c:	687b      	ldr	r3, [r7, #4]
 801b86e:	681b      	ldr	r3, [r3, #0]
 801b870:	2140      	movs	r1, #64	@ 0x40
 801b872:	438a      	bics	r2, r1
 801b874:	605a      	str	r2, [r3, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 801b876:	68fb      	ldr	r3, [r7, #12]
 801b878:	2b00      	cmp	r3, #0
 801b87a:	d106      	bne.n	801b88a <SPI_AbortRx_ISR+0x52>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801b87c:	687b      	ldr	r3, [r7, #4]
 801b87e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801b880:	2240      	movs	r2, #64	@ 0x40
 801b882:	431a      	orrs	r2, r3
 801b884:	687b      	ldr	r3, [r7, #4]
 801b886:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 801b888:	e009      	b.n	801b89e <SPI_AbortRx_ISR+0x66>
    }
    count--;
 801b88a:	68fb      	ldr	r3, [r7, #12]
 801b88c:	3b01      	subs	r3, #1
 801b88e:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 801b890:	687b      	ldr	r3, [r7, #4]
 801b892:	681b      	ldr	r3, [r3, #0]
 801b894:	685b      	ldr	r3, [r3, #4]
 801b896:	2240      	movs	r2, #64	@ 0x40
 801b898:	4013      	ands	r3, r2
 801b89a:	2b40      	cmp	r3, #64	@ 0x40
 801b89c:	d0eb      	beq.n	801b876 <SPI_AbortRx_ISR+0x3e>

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 801b89e:	f7f5 fba5 	bl	8010fec <HAL_GetTick>
 801b8a2:	0003      	movs	r3, r0
 801b8a4:	6878      	ldr	r0, [r7, #4]
 801b8a6:	9300      	str	r3, [sp, #0]
 801b8a8:	2364      	movs	r3, #100	@ 0x64
 801b8aa:	2200      	movs	r2, #0
 801b8ac:	2180      	movs	r1, #128	@ 0x80
 801b8ae:	f7ff fdef 	bl	801b490 <SPI_WaitFlagStateUntilTimeout>
 801b8b2:	1e03      	subs	r3, r0, #0
 801b8b4:	d002      	beq.n	801b8bc <SPI_AbortRx_ISR+0x84>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 801b8b6:	687b      	ldr	r3, [r7, #4]
 801b8b8:	2240      	movs	r2, #64	@ 0x40
 801b8ba:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 801b8bc:	f7f5 fb96 	bl	8010fec <HAL_GetTick>
 801b8c0:	0003      	movs	r3, r0
 801b8c2:	22c0      	movs	r2, #192	@ 0xc0
 801b8c4:	00d1      	lsls	r1, r2, #3
 801b8c6:	6878      	ldr	r0, [r7, #4]
 801b8c8:	9300      	str	r3, [sp, #0]
 801b8ca:	2364      	movs	r3, #100	@ 0x64
 801b8cc:	2200      	movs	r2, #0
 801b8ce:	f7ff fe6d 	bl	801b5ac <SPI_WaitFifoStateUntilTimeout>
 801b8d2:	1e03      	subs	r3, r0, #0
 801b8d4:	d002      	beq.n	801b8dc <SPI_AbortRx_ISR+0xa4>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 801b8d6:	687b      	ldr	r3, [r7, #4]
 801b8d8:	2240      	movs	r2, #64	@ 0x40
 801b8da:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 801b8dc:	687b      	ldr	r3, [r7, #4]
 801b8de:	225d      	movs	r2, #93	@ 0x5d
 801b8e0:	2107      	movs	r1, #7
 801b8e2:	5499      	strb	r1, [r3, r2]
}
 801b8e4:	46c0      	nop			@ (mov r8, r8)
 801b8e6:	46bd      	mov	sp, r7
 801b8e8:	b004      	add	sp, #16
 801b8ea:	bd80      	pop	{r7, pc}
 801b8ec:	20000000 	.word	0x20000000
 801b8f0:	00005dc0 	.word	0x00005dc0

0801b8f4 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 801b8f4:	b580      	push	{r7, lr}
 801b8f6:	b086      	sub	sp, #24
 801b8f8:	af02      	add	r7, sp, #8
 801b8fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 801b8fc:	4b4a      	ldr	r3, [pc, #296]	@ (801ba28 <SPI_AbortTx_ISR+0x134>)
 801b8fe:	681b      	ldr	r3, [r3, #0]
 801b900:	494a      	ldr	r1, [pc, #296]	@ (801ba2c <SPI_AbortTx_ISR+0x138>)
 801b902:	0018      	movs	r0, r3
 801b904:	f7e4 fc26 	bl	8000154 <__udivsi3>
 801b908:	0003      	movs	r3, r0
 801b90a:	001a      	movs	r2, r3
 801b90c:	2364      	movs	r3, #100	@ 0x64
 801b90e:	4353      	muls	r3, r2
 801b910:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 801b912:	687b      	ldr	r3, [r7, #4]
 801b914:	681b      	ldr	r3, [r3, #0]
 801b916:	685a      	ldr	r2, [r3, #4]
 801b918:	687b      	ldr	r3, [r7, #4]
 801b91a:	681b      	ldr	r3, [r3, #0]
 801b91c:	2180      	movs	r1, #128	@ 0x80
 801b91e:	438a      	bics	r2, r1
 801b920:	605a      	str	r2, [r3, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 801b922:	68fb      	ldr	r3, [r7, #12]
 801b924:	2b00      	cmp	r3, #0
 801b926:	d106      	bne.n	801b936 <SPI_AbortTx_ISR+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801b928:	687b      	ldr	r3, [r7, #4]
 801b92a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801b92c:	2240      	movs	r2, #64	@ 0x40
 801b92e:	431a      	orrs	r2, r3
 801b930:	687b      	ldr	r3, [r7, #4]
 801b932:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 801b934:	e009      	b.n	801b94a <SPI_AbortTx_ISR+0x56>
    }
    count--;
 801b936:	68fb      	ldr	r3, [r7, #12]
 801b938:	3b01      	subs	r3, #1
 801b93a:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 801b93c:	687b      	ldr	r3, [r7, #4]
 801b93e:	681b      	ldr	r3, [r3, #0]
 801b940:	685b      	ldr	r3, [r3, #4]
 801b942:	2280      	movs	r2, #128	@ 0x80
 801b944:	4013      	ands	r3, r2
 801b946:	2b80      	cmp	r3, #128	@ 0x80
 801b948:	d0eb      	beq.n	801b922 <SPI_AbortTx_ISR+0x2e>

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 801b94a:	f7f5 fb4f 	bl	8010fec <HAL_GetTick>
 801b94e:	0002      	movs	r2, r0
 801b950:	687b      	ldr	r3, [r7, #4]
 801b952:	2164      	movs	r1, #100	@ 0x64
 801b954:	0018      	movs	r0, r3
 801b956:	f7ff ff29 	bl	801b7ac <SPI_EndRxTxTransaction>
 801b95a:	1e03      	subs	r3, r0, #0
 801b95c:	d002      	beq.n	801b964 <SPI_AbortTx_ISR+0x70>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 801b95e:	687b      	ldr	r3, [r7, #4]
 801b960:	2240      	movs	r2, #64	@ 0x40
 801b962:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 801b964:	687b      	ldr	r3, [r7, #4]
 801b966:	681b      	ldr	r3, [r3, #0]
 801b968:	681a      	ldr	r2, [r3, #0]
 801b96a:	687b      	ldr	r3, [r7, #4]
 801b96c:	681b      	ldr	r3, [r3, #0]
 801b96e:	2140      	movs	r1, #64	@ 0x40
 801b970:	438a      	bics	r2, r1
 801b972:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 801b974:	f7f5 fb3a 	bl	8010fec <HAL_GetTick>
 801b978:	0003      	movs	r3, r0
 801b97a:	22c0      	movs	r2, #192	@ 0xc0
 801b97c:	00d1      	lsls	r1, r2, #3
 801b97e:	6878      	ldr	r0, [r7, #4]
 801b980:	9300      	str	r3, [sp, #0]
 801b982:	2364      	movs	r3, #100	@ 0x64
 801b984:	2200      	movs	r2, #0
 801b986:	f7ff fe11 	bl	801b5ac <SPI_WaitFifoStateUntilTimeout>
 801b98a:	1e03      	subs	r3, r0, #0
 801b98c:	d002      	beq.n	801b994 <SPI_AbortTx_ISR+0xa0>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 801b98e:	687b      	ldr	r3, [r7, #4]
 801b990:	2240      	movs	r2, #64	@ 0x40
 801b992:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 801b994:	687b      	ldr	r3, [r7, #4]
 801b996:	681b      	ldr	r3, [r3, #0]
 801b998:	685b      	ldr	r3, [r3, #4]
 801b99a:	2240      	movs	r2, #64	@ 0x40
 801b99c:	4013      	ands	r3, r2
 801b99e:	2b40      	cmp	r3, #64	@ 0x40
 801b9a0:	d13a      	bne.n	801ba18 <SPI_AbortTx_ISR+0x124>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 801b9a2:	687b      	ldr	r3, [r7, #4]
 801b9a4:	681b      	ldr	r3, [r3, #0]
 801b9a6:	685a      	ldr	r2, [r3, #4]
 801b9a8:	687b      	ldr	r3, [r7, #4]
 801b9aa:	681b      	ldr	r3, [r3, #0]
 801b9ac:	2140      	movs	r1, #64	@ 0x40
 801b9ae:	438a      	bics	r2, r1
 801b9b0:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 801b9b2:	68fb      	ldr	r3, [r7, #12]
 801b9b4:	2b00      	cmp	r3, #0
 801b9b6:	d106      	bne.n	801b9c6 <SPI_AbortTx_ISR+0xd2>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801b9b8:	687b      	ldr	r3, [r7, #4]
 801b9ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801b9bc:	2240      	movs	r2, #64	@ 0x40
 801b9be:	431a      	orrs	r2, r3
 801b9c0:	687b      	ldr	r3, [r7, #4]
 801b9c2:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 801b9c4:	e009      	b.n	801b9da <SPI_AbortTx_ISR+0xe6>
      }
      count--;
 801b9c6:	68fb      	ldr	r3, [r7, #12]
 801b9c8:	3b01      	subs	r3, #1
 801b9ca:	60fb      	str	r3, [r7, #12]
    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 801b9cc:	687b      	ldr	r3, [r7, #4]
 801b9ce:	681b      	ldr	r3, [r3, #0]
 801b9d0:	685b      	ldr	r3, [r3, #4]
 801b9d2:	2240      	movs	r2, #64	@ 0x40
 801b9d4:	4013      	ands	r3, r2
 801b9d6:	2b40      	cmp	r3, #64	@ 0x40
 801b9d8:	d0eb      	beq.n	801b9b2 <SPI_AbortTx_ISR+0xbe>

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 801b9da:	f7f5 fb07 	bl	8010fec <HAL_GetTick>
 801b9de:	0003      	movs	r3, r0
 801b9e0:	6878      	ldr	r0, [r7, #4]
 801b9e2:	9300      	str	r3, [sp, #0]
 801b9e4:	2364      	movs	r3, #100	@ 0x64
 801b9e6:	2200      	movs	r2, #0
 801b9e8:	2180      	movs	r1, #128	@ 0x80
 801b9ea:	f7ff fd51 	bl	801b490 <SPI_WaitFlagStateUntilTimeout>
 801b9ee:	1e03      	subs	r3, r0, #0
 801b9f0:	d002      	beq.n	801b9f8 <SPI_AbortTx_ISR+0x104>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 801b9f2:	687b      	ldr	r3, [r7, #4]
 801b9f4:	2240      	movs	r2, #64	@ 0x40
 801b9f6:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 801b9f8:	f7f5 faf8 	bl	8010fec <HAL_GetTick>
 801b9fc:	0003      	movs	r3, r0
 801b9fe:	22c0      	movs	r2, #192	@ 0xc0
 801ba00:	00d1      	lsls	r1, r2, #3
 801ba02:	6878      	ldr	r0, [r7, #4]
 801ba04:	9300      	str	r3, [sp, #0]
 801ba06:	2364      	movs	r3, #100	@ 0x64
 801ba08:	2200      	movs	r2, #0
 801ba0a:	f7ff fdcf 	bl	801b5ac <SPI_WaitFifoStateUntilTimeout>
 801ba0e:	1e03      	subs	r3, r0, #0
 801ba10:	d002      	beq.n	801ba18 <SPI_AbortTx_ISR+0x124>
                                      HAL_GetTick()) != HAL_OK)
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 801ba12:	687b      	ldr	r3, [r7, #4]
 801ba14:	2240      	movs	r2, #64	@ 0x40
 801ba16:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 801ba18:	687b      	ldr	r3, [r7, #4]
 801ba1a:	225d      	movs	r2, #93	@ 0x5d
 801ba1c:	2107      	movs	r1, #7
 801ba1e:	5499      	strb	r1, [r3, r2]
}
 801ba20:	46c0      	nop			@ (mov r8, r8)
 801ba22:	46bd      	mov	sp, r7
 801ba24:	b004      	add	sp, #16
 801ba26:	bd80      	pop	{r7, pc}
 801ba28:	20000000 	.word	0x20000000
 801ba2c:	00005dc0 	.word	0x00005dc0

0801ba30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801ba30:	b580      	push	{r7, lr}
 801ba32:	b082      	sub	sp, #8
 801ba34:	af00      	add	r7, sp, #0
 801ba36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801ba38:	687b      	ldr	r3, [r7, #4]
 801ba3a:	2b00      	cmp	r3, #0
 801ba3c:	d101      	bne.n	801ba42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 801ba3e:	2301      	movs	r3, #1
 801ba40:	e04a      	b.n	801bad8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801ba42:	687b      	ldr	r3, [r7, #4]
 801ba44:	223d      	movs	r2, #61	@ 0x3d
 801ba46:	5c9b      	ldrb	r3, [r3, r2]
 801ba48:	b2db      	uxtb	r3, r3
 801ba4a:	2b00      	cmp	r3, #0
 801ba4c:	d107      	bne.n	801ba5e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801ba4e:	687b      	ldr	r3, [r7, #4]
 801ba50:	223c      	movs	r2, #60	@ 0x3c
 801ba52:	2100      	movs	r1, #0
 801ba54:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 801ba56:	687b      	ldr	r3, [r7, #4]
 801ba58:	0018      	movs	r0, r3
 801ba5a:	f7e9 fcc9 	bl	80053f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801ba5e:	687b      	ldr	r3, [r7, #4]
 801ba60:	223d      	movs	r2, #61	@ 0x3d
 801ba62:	2102      	movs	r1, #2
 801ba64:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801ba66:	687b      	ldr	r3, [r7, #4]
 801ba68:	681a      	ldr	r2, [r3, #0]
 801ba6a:	687b      	ldr	r3, [r7, #4]
 801ba6c:	3304      	adds	r3, #4
 801ba6e:	0019      	movs	r1, r3
 801ba70:	0010      	movs	r0, r2
 801ba72:	f000 ff67 	bl	801c944 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801ba76:	687b      	ldr	r3, [r7, #4]
 801ba78:	2248      	movs	r2, #72	@ 0x48
 801ba7a:	2101      	movs	r1, #1
 801ba7c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801ba7e:	687b      	ldr	r3, [r7, #4]
 801ba80:	223e      	movs	r2, #62	@ 0x3e
 801ba82:	2101      	movs	r1, #1
 801ba84:	5499      	strb	r1, [r3, r2]
 801ba86:	687b      	ldr	r3, [r7, #4]
 801ba88:	223f      	movs	r2, #63	@ 0x3f
 801ba8a:	2101      	movs	r1, #1
 801ba8c:	5499      	strb	r1, [r3, r2]
 801ba8e:	687b      	ldr	r3, [r7, #4]
 801ba90:	2240      	movs	r2, #64	@ 0x40
 801ba92:	2101      	movs	r1, #1
 801ba94:	5499      	strb	r1, [r3, r2]
 801ba96:	687b      	ldr	r3, [r7, #4]
 801ba98:	2241      	movs	r2, #65	@ 0x41
 801ba9a:	2101      	movs	r1, #1
 801ba9c:	5499      	strb	r1, [r3, r2]
 801ba9e:	687b      	ldr	r3, [r7, #4]
 801baa0:	2242      	movs	r2, #66	@ 0x42
 801baa2:	2101      	movs	r1, #1
 801baa4:	5499      	strb	r1, [r3, r2]
 801baa6:	687b      	ldr	r3, [r7, #4]
 801baa8:	2243      	movs	r2, #67	@ 0x43
 801baaa:	2101      	movs	r1, #1
 801baac:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801baae:	687b      	ldr	r3, [r7, #4]
 801bab0:	2244      	movs	r2, #68	@ 0x44
 801bab2:	2101      	movs	r1, #1
 801bab4:	5499      	strb	r1, [r3, r2]
 801bab6:	687b      	ldr	r3, [r7, #4]
 801bab8:	2245      	movs	r2, #69	@ 0x45
 801baba:	2101      	movs	r1, #1
 801babc:	5499      	strb	r1, [r3, r2]
 801babe:	687b      	ldr	r3, [r7, #4]
 801bac0:	2246      	movs	r2, #70	@ 0x46
 801bac2:	2101      	movs	r1, #1
 801bac4:	5499      	strb	r1, [r3, r2]
 801bac6:	687b      	ldr	r3, [r7, #4]
 801bac8:	2247      	movs	r2, #71	@ 0x47
 801baca:	2101      	movs	r1, #1
 801bacc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801bace:	687b      	ldr	r3, [r7, #4]
 801bad0:	223d      	movs	r2, #61	@ 0x3d
 801bad2:	2101      	movs	r1, #1
 801bad4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801bad6:	2300      	movs	r3, #0
}
 801bad8:	0018      	movs	r0, r3
 801bada:	46bd      	mov	sp, r7
 801badc:	b002      	add	sp, #8
 801bade:	bd80      	pop	{r7, pc}

0801bae0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 801bae0:	b580      	push	{r7, lr}
 801bae2:	b082      	sub	sp, #8
 801bae4:	af00      	add	r7, sp, #0
 801bae6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801bae8:	687b      	ldr	r3, [r7, #4]
 801baea:	2b00      	cmp	r3, #0
 801baec:	d101      	bne.n	801baf2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 801baee:	2301      	movs	r3, #1
 801baf0:	e04a      	b.n	801bb88 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801baf2:	687b      	ldr	r3, [r7, #4]
 801baf4:	223d      	movs	r2, #61	@ 0x3d
 801baf6:	5c9b      	ldrb	r3, [r3, r2]
 801baf8:	b2db      	uxtb	r3, r3
 801bafa:	2b00      	cmp	r3, #0
 801bafc:	d107      	bne.n	801bb0e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801bafe:	687b      	ldr	r3, [r7, #4]
 801bb00:	223c      	movs	r2, #60	@ 0x3c
 801bb02:	2100      	movs	r1, #0
 801bb04:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 801bb06:	687b      	ldr	r3, [r7, #4]
 801bb08:	0018      	movs	r0, r3
 801bb0a:	f000 f841 	bl	801bb90 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801bb0e:	687b      	ldr	r3, [r7, #4]
 801bb10:	223d      	movs	r2, #61	@ 0x3d
 801bb12:	2102      	movs	r1, #2
 801bb14:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801bb16:	687b      	ldr	r3, [r7, #4]
 801bb18:	681a      	ldr	r2, [r3, #0]
 801bb1a:	687b      	ldr	r3, [r7, #4]
 801bb1c:	3304      	adds	r3, #4
 801bb1e:	0019      	movs	r1, r3
 801bb20:	0010      	movs	r0, r2
 801bb22:	f000 ff0f 	bl	801c944 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801bb26:	687b      	ldr	r3, [r7, #4]
 801bb28:	2248      	movs	r2, #72	@ 0x48
 801bb2a:	2101      	movs	r1, #1
 801bb2c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801bb2e:	687b      	ldr	r3, [r7, #4]
 801bb30:	223e      	movs	r2, #62	@ 0x3e
 801bb32:	2101      	movs	r1, #1
 801bb34:	5499      	strb	r1, [r3, r2]
 801bb36:	687b      	ldr	r3, [r7, #4]
 801bb38:	223f      	movs	r2, #63	@ 0x3f
 801bb3a:	2101      	movs	r1, #1
 801bb3c:	5499      	strb	r1, [r3, r2]
 801bb3e:	687b      	ldr	r3, [r7, #4]
 801bb40:	2240      	movs	r2, #64	@ 0x40
 801bb42:	2101      	movs	r1, #1
 801bb44:	5499      	strb	r1, [r3, r2]
 801bb46:	687b      	ldr	r3, [r7, #4]
 801bb48:	2241      	movs	r2, #65	@ 0x41
 801bb4a:	2101      	movs	r1, #1
 801bb4c:	5499      	strb	r1, [r3, r2]
 801bb4e:	687b      	ldr	r3, [r7, #4]
 801bb50:	2242      	movs	r2, #66	@ 0x42
 801bb52:	2101      	movs	r1, #1
 801bb54:	5499      	strb	r1, [r3, r2]
 801bb56:	687b      	ldr	r3, [r7, #4]
 801bb58:	2243      	movs	r2, #67	@ 0x43
 801bb5a:	2101      	movs	r1, #1
 801bb5c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801bb5e:	687b      	ldr	r3, [r7, #4]
 801bb60:	2244      	movs	r2, #68	@ 0x44
 801bb62:	2101      	movs	r1, #1
 801bb64:	5499      	strb	r1, [r3, r2]
 801bb66:	687b      	ldr	r3, [r7, #4]
 801bb68:	2245      	movs	r2, #69	@ 0x45
 801bb6a:	2101      	movs	r1, #1
 801bb6c:	5499      	strb	r1, [r3, r2]
 801bb6e:	687b      	ldr	r3, [r7, #4]
 801bb70:	2246      	movs	r2, #70	@ 0x46
 801bb72:	2101      	movs	r1, #1
 801bb74:	5499      	strb	r1, [r3, r2]
 801bb76:	687b      	ldr	r3, [r7, #4]
 801bb78:	2247      	movs	r2, #71	@ 0x47
 801bb7a:	2101      	movs	r1, #1
 801bb7c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801bb7e:	687b      	ldr	r3, [r7, #4]
 801bb80:	223d      	movs	r2, #61	@ 0x3d
 801bb82:	2101      	movs	r1, #1
 801bb84:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801bb86:	2300      	movs	r3, #0
}
 801bb88:	0018      	movs	r0, r3
 801bb8a:	46bd      	mov	sp, r7
 801bb8c:	b002      	add	sp, #8
 801bb8e:	bd80      	pop	{r7, pc}

0801bb90 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 801bb90:	b580      	push	{r7, lr}
 801bb92:	b082      	sub	sp, #8
 801bb94:	af00      	add	r7, sp, #0
 801bb96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 801bb98:	46c0      	nop			@ (mov r8, r8)
 801bb9a:	46bd      	mov	sp, r7
 801bb9c:	b002      	add	sp, #8
 801bb9e:	bd80      	pop	{r7, pc}

0801bba0 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 801bba0:	b580      	push	{r7, lr}
 801bba2:	b086      	sub	sp, #24
 801bba4:	af00      	add	r7, sp, #0
 801bba6:	60f8      	str	r0, [r7, #12]
 801bba8:	60b9      	str	r1, [r7, #8]
 801bbaa:	607a      	str	r2, [r7, #4]
 801bbac:	001a      	movs	r2, r3
 801bbae:	1cbb      	adds	r3, r7, #2
 801bbb0:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801bbb2:	2317      	movs	r3, #23
 801bbb4:	18fb      	adds	r3, r7, r3
 801bbb6:	2200      	movs	r2, #0
 801bbb8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 801bbba:	68bb      	ldr	r3, [r7, #8]
 801bbbc:	2b00      	cmp	r3, #0
 801bbbe:	d108      	bne.n	801bbd2 <HAL_TIM_PWM_Start_DMA+0x32>
 801bbc0:	68fb      	ldr	r3, [r7, #12]
 801bbc2:	223e      	movs	r2, #62	@ 0x3e
 801bbc4:	5c9b      	ldrb	r3, [r3, r2]
 801bbc6:	b2db      	uxtb	r3, r3
 801bbc8:	3b02      	subs	r3, #2
 801bbca:	425a      	negs	r2, r3
 801bbcc:	4153      	adcs	r3, r2
 801bbce:	b2db      	uxtb	r3, r3
 801bbd0:	e037      	b.n	801bc42 <HAL_TIM_PWM_Start_DMA+0xa2>
 801bbd2:	68bb      	ldr	r3, [r7, #8]
 801bbd4:	2b04      	cmp	r3, #4
 801bbd6:	d108      	bne.n	801bbea <HAL_TIM_PWM_Start_DMA+0x4a>
 801bbd8:	68fb      	ldr	r3, [r7, #12]
 801bbda:	223f      	movs	r2, #63	@ 0x3f
 801bbdc:	5c9b      	ldrb	r3, [r3, r2]
 801bbde:	b2db      	uxtb	r3, r3
 801bbe0:	3b02      	subs	r3, #2
 801bbe2:	425a      	negs	r2, r3
 801bbe4:	4153      	adcs	r3, r2
 801bbe6:	b2db      	uxtb	r3, r3
 801bbe8:	e02b      	b.n	801bc42 <HAL_TIM_PWM_Start_DMA+0xa2>
 801bbea:	68bb      	ldr	r3, [r7, #8]
 801bbec:	2b08      	cmp	r3, #8
 801bbee:	d108      	bne.n	801bc02 <HAL_TIM_PWM_Start_DMA+0x62>
 801bbf0:	68fb      	ldr	r3, [r7, #12]
 801bbf2:	2240      	movs	r2, #64	@ 0x40
 801bbf4:	5c9b      	ldrb	r3, [r3, r2]
 801bbf6:	b2db      	uxtb	r3, r3
 801bbf8:	3b02      	subs	r3, #2
 801bbfa:	425a      	negs	r2, r3
 801bbfc:	4153      	adcs	r3, r2
 801bbfe:	b2db      	uxtb	r3, r3
 801bc00:	e01f      	b.n	801bc42 <HAL_TIM_PWM_Start_DMA+0xa2>
 801bc02:	68bb      	ldr	r3, [r7, #8]
 801bc04:	2b0c      	cmp	r3, #12
 801bc06:	d108      	bne.n	801bc1a <HAL_TIM_PWM_Start_DMA+0x7a>
 801bc08:	68fb      	ldr	r3, [r7, #12]
 801bc0a:	2241      	movs	r2, #65	@ 0x41
 801bc0c:	5c9b      	ldrb	r3, [r3, r2]
 801bc0e:	b2db      	uxtb	r3, r3
 801bc10:	3b02      	subs	r3, #2
 801bc12:	425a      	negs	r2, r3
 801bc14:	4153      	adcs	r3, r2
 801bc16:	b2db      	uxtb	r3, r3
 801bc18:	e013      	b.n	801bc42 <HAL_TIM_PWM_Start_DMA+0xa2>
 801bc1a:	68bb      	ldr	r3, [r7, #8]
 801bc1c:	2b10      	cmp	r3, #16
 801bc1e:	d108      	bne.n	801bc32 <HAL_TIM_PWM_Start_DMA+0x92>
 801bc20:	68fb      	ldr	r3, [r7, #12]
 801bc22:	2242      	movs	r2, #66	@ 0x42
 801bc24:	5c9b      	ldrb	r3, [r3, r2]
 801bc26:	b2db      	uxtb	r3, r3
 801bc28:	3b02      	subs	r3, #2
 801bc2a:	425a      	negs	r2, r3
 801bc2c:	4153      	adcs	r3, r2
 801bc2e:	b2db      	uxtb	r3, r3
 801bc30:	e007      	b.n	801bc42 <HAL_TIM_PWM_Start_DMA+0xa2>
 801bc32:	68fb      	ldr	r3, [r7, #12]
 801bc34:	2243      	movs	r2, #67	@ 0x43
 801bc36:	5c9b      	ldrb	r3, [r3, r2]
 801bc38:	b2db      	uxtb	r3, r3
 801bc3a:	3b02      	subs	r3, #2
 801bc3c:	425a      	negs	r2, r3
 801bc3e:	4153      	adcs	r3, r2
 801bc40:	b2db      	uxtb	r3, r3
 801bc42:	2b00      	cmp	r3, #0
 801bc44:	d001      	beq.n	801bc4a <HAL_TIM_PWM_Start_DMA+0xaa>
  {
    return HAL_BUSY;
 801bc46:	2302      	movs	r3, #2
 801bc48:	e18e      	b.n	801bf68 <HAL_TIM_PWM_Start_DMA+0x3c8>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 801bc4a:	68bb      	ldr	r3, [r7, #8]
 801bc4c:	2b00      	cmp	r3, #0
 801bc4e:	d108      	bne.n	801bc62 <HAL_TIM_PWM_Start_DMA+0xc2>
 801bc50:	68fb      	ldr	r3, [r7, #12]
 801bc52:	223e      	movs	r2, #62	@ 0x3e
 801bc54:	5c9b      	ldrb	r3, [r3, r2]
 801bc56:	b2db      	uxtb	r3, r3
 801bc58:	3b01      	subs	r3, #1
 801bc5a:	425a      	negs	r2, r3
 801bc5c:	4153      	adcs	r3, r2
 801bc5e:	b2db      	uxtb	r3, r3
 801bc60:	e037      	b.n	801bcd2 <HAL_TIM_PWM_Start_DMA+0x132>
 801bc62:	68bb      	ldr	r3, [r7, #8]
 801bc64:	2b04      	cmp	r3, #4
 801bc66:	d108      	bne.n	801bc7a <HAL_TIM_PWM_Start_DMA+0xda>
 801bc68:	68fb      	ldr	r3, [r7, #12]
 801bc6a:	223f      	movs	r2, #63	@ 0x3f
 801bc6c:	5c9b      	ldrb	r3, [r3, r2]
 801bc6e:	b2db      	uxtb	r3, r3
 801bc70:	3b01      	subs	r3, #1
 801bc72:	425a      	negs	r2, r3
 801bc74:	4153      	adcs	r3, r2
 801bc76:	b2db      	uxtb	r3, r3
 801bc78:	e02b      	b.n	801bcd2 <HAL_TIM_PWM_Start_DMA+0x132>
 801bc7a:	68bb      	ldr	r3, [r7, #8]
 801bc7c:	2b08      	cmp	r3, #8
 801bc7e:	d108      	bne.n	801bc92 <HAL_TIM_PWM_Start_DMA+0xf2>
 801bc80:	68fb      	ldr	r3, [r7, #12]
 801bc82:	2240      	movs	r2, #64	@ 0x40
 801bc84:	5c9b      	ldrb	r3, [r3, r2]
 801bc86:	b2db      	uxtb	r3, r3
 801bc88:	3b01      	subs	r3, #1
 801bc8a:	425a      	negs	r2, r3
 801bc8c:	4153      	adcs	r3, r2
 801bc8e:	b2db      	uxtb	r3, r3
 801bc90:	e01f      	b.n	801bcd2 <HAL_TIM_PWM_Start_DMA+0x132>
 801bc92:	68bb      	ldr	r3, [r7, #8]
 801bc94:	2b0c      	cmp	r3, #12
 801bc96:	d108      	bne.n	801bcaa <HAL_TIM_PWM_Start_DMA+0x10a>
 801bc98:	68fb      	ldr	r3, [r7, #12]
 801bc9a:	2241      	movs	r2, #65	@ 0x41
 801bc9c:	5c9b      	ldrb	r3, [r3, r2]
 801bc9e:	b2db      	uxtb	r3, r3
 801bca0:	3b01      	subs	r3, #1
 801bca2:	425a      	negs	r2, r3
 801bca4:	4153      	adcs	r3, r2
 801bca6:	b2db      	uxtb	r3, r3
 801bca8:	e013      	b.n	801bcd2 <HAL_TIM_PWM_Start_DMA+0x132>
 801bcaa:	68bb      	ldr	r3, [r7, #8]
 801bcac:	2b10      	cmp	r3, #16
 801bcae:	d108      	bne.n	801bcc2 <HAL_TIM_PWM_Start_DMA+0x122>
 801bcb0:	68fb      	ldr	r3, [r7, #12]
 801bcb2:	2242      	movs	r2, #66	@ 0x42
 801bcb4:	5c9b      	ldrb	r3, [r3, r2]
 801bcb6:	b2db      	uxtb	r3, r3
 801bcb8:	3b01      	subs	r3, #1
 801bcba:	425a      	negs	r2, r3
 801bcbc:	4153      	adcs	r3, r2
 801bcbe:	b2db      	uxtb	r3, r3
 801bcc0:	e007      	b.n	801bcd2 <HAL_TIM_PWM_Start_DMA+0x132>
 801bcc2:	68fb      	ldr	r3, [r7, #12]
 801bcc4:	2243      	movs	r2, #67	@ 0x43
 801bcc6:	5c9b      	ldrb	r3, [r3, r2]
 801bcc8:	b2db      	uxtb	r3, r3
 801bcca:	3b01      	subs	r3, #1
 801bccc:	425a      	negs	r2, r3
 801bcce:	4153      	adcs	r3, r2
 801bcd0:	b2db      	uxtb	r3, r3
 801bcd2:	2b00      	cmp	r3, #0
 801bcd4:	d035      	beq.n	801bd42 <HAL_TIM_PWM_Start_DMA+0x1a2>
  {
    if ((pData == NULL) || (Length == 0U))
 801bcd6:	687b      	ldr	r3, [r7, #4]
 801bcd8:	2b00      	cmp	r3, #0
 801bcda:	d003      	beq.n	801bce4 <HAL_TIM_PWM_Start_DMA+0x144>
 801bcdc:	1cbb      	adds	r3, r7, #2
 801bcde:	881b      	ldrh	r3, [r3, #0]
 801bce0:	2b00      	cmp	r3, #0
 801bce2:	d101      	bne.n	801bce8 <HAL_TIM_PWM_Start_DMA+0x148>
    {
      return HAL_ERROR;
 801bce4:	2301      	movs	r3, #1
 801bce6:	e13f      	b.n	801bf68 <HAL_TIM_PWM_Start_DMA+0x3c8>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801bce8:	68bb      	ldr	r3, [r7, #8]
 801bcea:	2b00      	cmp	r3, #0
 801bcec:	d104      	bne.n	801bcf8 <HAL_TIM_PWM_Start_DMA+0x158>
 801bcee:	68fb      	ldr	r3, [r7, #12]
 801bcf0:	223e      	movs	r2, #62	@ 0x3e
 801bcf2:	2102      	movs	r1, #2
 801bcf4:	5499      	strb	r1, [r3, r2]
 801bcf6:	e026      	b.n	801bd46 <HAL_TIM_PWM_Start_DMA+0x1a6>
 801bcf8:	68bb      	ldr	r3, [r7, #8]
 801bcfa:	2b04      	cmp	r3, #4
 801bcfc:	d104      	bne.n	801bd08 <HAL_TIM_PWM_Start_DMA+0x168>
 801bcfe:	68fb      	ldr	r3, [r7, #12]
 801bd00:	223f      	movs	r2, #63	@ 0x3f
 801bd02:	2102      	movs	r1, #2
 801bd04:	5499      	strb	r1, [r3, r2]
 801bd06:	e01e      	b.n	801bd46 <HAL_TIM_PWM_Start_DMA+0x1a6>
 801bd08:	68bb      	ldr	r3, [r7, #8]
 801bd0a:	2b08      	cmp	r3, #8
 801bd0c:	d104      	bne.n	801bd18 <HAL_TIM_PWM_Start_DMA+0x178>
 801bd0e:	68fb      	ldr	r3, [r7, #12]
 801bd10:	2240      	movs	r2, #64	@ 0x40
 801bd12:	2102      	movs	r1, #2
 801bd14:	5499      	strb	r1, [r3, r2]
 801bd16:	e016      	b.n	801bd46 <HAL_TIM_PWM_Start_DMA+0x1a6>
 801bd18:	68bb      	ldr	r3, [r7, #8]
 801bd1a:	2b0c      	cmp	r3, #12
 801bd1c:	d104      	bne.n	801bd28 <HAL_TIM_PWM_Start_DMA+0x188>
 801bd1e:	68fb      	ldr	r3, [r7, #12]
 801bd20:	2241      	movs	r2, #65	@ 0x41
 801bd22:	2102      	movs	r1, #2
 801bd24:	5499      	strb	r1, [r3, r2]
 801bd26:	e00e      	b.n	801bd46 <HAL_TIM_PWM_Start_DMA+0x1a6>
 801bd28:	68bb      	ldr	r3, [r7, #8]
 801bd2a:	2b10      	cmp	r3, #16
 801bd2c:	d104      	bne.n	801bd38 <HAL_TIM_PWM_Start_DMA+0x198>
 801bd2e:	68fb      	ldr	r3, [r7, #12]
 801bd30:	2242      	movs	r2, #66	@ 0x42
 801bd32:	2102      	movs	r1, #2
 801bd34:	5499      	strb	r1, [r3, r2]
 801bd36:	e006      	b.n	801bd46 <HAL_TIM_PWM_Start_DMA+0x1a6>
 801bd38:	68fb      	ldr	r3, [r7, #12]
 801bd3a:	2243      	movs	r2, #67	@ 0x43
 801bd3c:	2102      	movs	r1, #2
 801bd3e:	5499      	strb	r1, [r3, r2]
 801bd40:	e001      	b.n	801bd46 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_ERROR;
 801bd42:	2301      	movs	r3, #1
 801bd44:	e110      	b.n	801bf68 <HAL_TIM_PWM_Start_DMA+0x3c8>
  }

  switch (Channel)
 801bd46:	68bb      	ldr	r3, [r7, #8]
 801bd48:	2b0c      	cmp	r3, #12
 801bd4a:	d100      	bne.n	801bd4e <HAL_TIM_PWM_Start_DMA+0x1ae>
 801bd4c:	e080      	b.n	801be50 <HAL_TIM_PWM_Start_DMA+0x2b0>
 801bd4e:	68bb      	ldr	r3, [r7, #8]
 801bd50:	2b0c      	cmp	r3, #12
 801bd52:	d900      	bls.n	801bd56 <HAL_TIM_PWM_Start_DMA+0x1b6>
 801bd54:	e0a1      	b.n	801be9a <HAL_TIM_PWM_Start_DMA+0x2fa>
 801bd56:	68bb      	ldr	r3, [r7, #8]
 801bd58:	2b08      	cmp	r3, #8
 801bd5a:	d054      	beq.n	801be06 <HAL_TIM_PWM_Start_DMA+0x266>
 801bd5c:	68bb      	ldr	r3, [r7, #8]
 801bd5e:	2b08      	cmp	r3, #8
 801bd60:	d900      	bls.n	801bd64 <HAL_TIM_PWM_Start_DMA+0x1c4>
 801bd62:	e09a      	b.n	801be9a <HAL_TIM_PWM_Start_DMA+0x2fa>
 801bd64:	68bb      	ldr	r3, [r7, #8]
 801bd66:	2b00      	cmp	r3, #0
 801bd68:	d003      	beq.n	801bd72 <HAL_TIM_PWM_Start_DMA+0x1d2>
 801bd6a:	68bb      	ldr	r3, [r7, #8]
 801bd6c:	2b04      	cmp	r3, #4
 801bd6e:	d025      	beq.n	801bdbc <HAL_TIM_PWM_Start_DMA+0x21c>
 801bd70:	e093      	b.n	801be9a <HAL_TIM_PWM_Start_DMA+0x2fa>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 801bd72:	68fb      	ldr	r3, [r7, #12]
 801bd74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801bd76:	4a7e      	ldr	r2, [pc, #504]	@ (801bf70 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 801bd78:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 801bd7a:	68fb      	ldr	r3, [r7, #12]
 801bd7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801bd7e:	4a7d      	ldr	r2, [pc, #500]	@ (801bf74 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 801bd80:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 801bd82:	68fb      	ldr	r3, [r7, #12]
 801bd84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801bd86:	4a7c      	ldr	r2, [pc, #496]	@ (801bf78 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 801bd88:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 801bd8a:	68fb      	ldr	r3, [r7, #12]
 801bd8c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801bd8e:	6879      	ldr	r1, [r7, #4]
 801bd90:	68fb      	ldr	r3, [r7, #12]
 801bd92:	681b      	ldr	r3, [r3, #0]
 801bd94:	3334      	adds	r3, #52	@ 0x34
 801bd96:	001a      	movs	r2, r3
 801bd98:	1cbb      	adds	r3, r7, #2
 801bd9a:	881b      	ldrh	r3, [r3, #0]
 801bd9c:	f7f7 f856 	bl	8012e4c <HAL_DMA_Start_IT>
 801bda0:	1e03      	subs	r3, r0, #0
 801bda2:	d001      	beq.n	801bda8 <HAL_TIM_PWM_Start_DMA+0x208>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 801bda4:	2301      	movs	r3, #1
 801bda6:	e0df      	b.n	801bf68 <HAL_TIM_PWM_Start_DMA+0x3c8>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 801bda8:	68fb      	ldr	r3, [r7, #12]
 801bdaa:	681b      	ldr	r3, [r3, #0]
 801bdac:	68da      	ldr	r2, [r3, #12]
 801bdae:	68fb      	ldr	r3, [r7, #12]
 801bdb0:	681b      	ldr	r3, [r3, #0]
 801bdb2:	2180      	movs	r1, #128	@ 0x80
 801bdb4:	0089      	lsls	r1, r1, #2
 801bdb6:	430a      	orrs	r2, r1
 801bdb8:	60da      	str	r2, [r3, #12]
      break;
 801bdba:	e073      	b.n	801bea4 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 801bdbc:	68fb      	ldr	r3, [r7, #12]
 801bdbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bdc0:	4a6b      	ldr	r2, [pc, #428]	@ (801bf70 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 801bdc2:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 801bdc4:	68fb      	ldr	r3, [r7, #12]
 801bdc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bdc8:	4a6a      	ldr	r2, [pc, #424]	@ (801bf74 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 801bdca:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 801bdcc:	68fb      	ldr	r3, [r7, #12]
 801bdce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bdd0:	4a69      	ldr	r2, [pc, #420]	@ (801bf78 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 801bdd2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 801bdd4:	68fb      	ldr	r3, [r7, #12]
 801bdd6:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 801bdd8:	6879      	ldr	r1, [r7, #4]
 801bdda:	68fb      	ldr	r3, [r7, #12]
 801bddc:	681b      	ldr	r3, [r3, #0]
 801bdde:	3338      	adds	r3, #56	@ 0x38
 801bde0:	001a      	movs	r2, r3
 801bde2:	1cbb      	adds	r3, r7, #2
 801bde4:	881b      	ldrh	r3, [r3, #0]
 801bde6:	f7f7 f831 	bl	8012e4c <HAL_DMA_Start_IT>
 801bdea:	1e03      	subs	r3, r0, #0
 801bdec:	d001      	beq.n	801bdf2 <HAL_TIM_PWM_Start_DMA+0x252>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 801bdee:	2301      	movs	r3, #1
 801bdf0:	e0ba      	b.n	801bf68 <HAL_TIM_PWM_Start_DMA+0x3c8>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 801bdf2:	68fb      	ldr	r3, [r7, #12]
 801bdf4:	681b      	ldr	r3, [r3, #0]
 801bdf6:	68da      	ldr	r2, [r3, #12]
 801bdf8:	68fb      	ldr	r3, [r7, #12]
 801bdfa:	681b      	ldr	r3, [r3, #0]
 801bdfc:	2180      	movs	r1, #128	@ 0x80
 801bdfe:	00c9      	lsls	r1, r1, #3
 801be00:	430a      	orrs	r2, r1
 801be02:	60da      	str	r2, [r3, #12]
      break;
 801be04:	e04e      	b.n	801bea4 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 801be06:	68fb      	ldr	r3, [r7, #12]
 801be08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801be0a:	4a59      	ldr	r2, [pc, #356]	@ (801bf70 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 801be0c:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 801be0e:	68fb      	ldr	r3, [r7, #12]
 801be10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801be12:	4a58      	ldr	r2, [pc, #352]	@ (801bf74 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 801be14:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 801be16:	68fb      	ldr	r3, [r7, #12]
 801be18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801be1a:	4a57      	ldr	r2, [pc, #348]	@ (801bf78 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 801be1c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 801be1e:	68fb      	ldr	r3, [r7, #12]
 801be20:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 801be22:	6879      	ldr	r1, [r7, #4]
 801be24:	68fb      	ldr	r3, [r7, #12]
 801be26:	681b      	ldr	r3, [r3, #0]
 801be28:	333c      	adds	r3, #60	@ 0x3c
 801be2a:	001a      	movs	r2, r3
 801be2c:	1cbb      	adds	r3, r7, #2
 801be2e:	881b      	ldrh	r3, [r3, #0]
 801be30:	f7f7 f80c 	bl	8012e4c <HAL_DMA_Start_IT>
 801be34:	1e03      	subs	r3, r0, #0
 801be36:	d001      	beq.n	801be3c <HAL_TIM_PWM_Start_DMA+0x29c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 801be38:	2301      	movs	r3, #1
 801be3a:	e095      	b.n	801bf68 <HAL_TIM_PWM_Start_DMA+0x3c8>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 801be3c:	68fb      	ldr	r3, [r7, #12]
 801be3e:	681b      	ldr	r3, [r3, #0]
 801be40:	68da      	ldr	r2, [r3, #12]
 801be42:	68fb      	ldr	r3, [r7, #12]
 801be44:	681b      	ldr	r3, [r3, #0]
 801be46:	2180      	movs	r1, #128	@ 0x80
 801be48:	0109      	lsls	r1, r1, #4
 801be4a:	430a      	orrs	r2, r1
 801be4c:	60da      	str	r2, [r3, #12]
      break;
 801be4e:	e029      	b.n	801bea4 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 801be50:	68fb      	ldr	r3, [r7, #12]
 801be52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801be54:	4a46      	ldr	r2, [pc, #280]	@ (801bf70 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 801be56:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 801be58:	68fb      	ldr	r3, [r7, #12]
 801be5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801be5c:	4a45      	ldr	r2, [pc, #276]	@ (801bf74 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 801be5e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 801be60:	68fb      	ldr	r3, [r7, #12]
 801be62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801be64:	4a44      	ldr	r2, [pc, #272]	@ (801bf78 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 801be66:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 801be68:	68fb      	ldr	r3, [r7, #12]
 801be6a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 801be6c:	6879      	ldr	r1, [r7, #4]
 801be6e:	68fb      	ldr	r3, [r7, #12]
 801be70:	681b      	ldr	r3, [r3, #0]
 801be72:	3340      	adds	r3, #64	@ 0x40
 801be74:	001a      	movs	r2, r3
 801be76:	1cbb      	adds	r3, r7, #2
 801be78:	881b      	ldrh	r3, [r3, #0]
 801be7a:	f7f6 ffe7 	bl	8012e4c <HAL_DMA_Start_IT>
 801be7e:	1e03      	subs	r3, r0, #0
 801be80:	d001      	beq.n	801be86 <HAL_TIM_PWM_Start_DMA+0x2e6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 801be82:	2301      	movs	r3, #1
 801be84:	e070      	b.n	801bf68 <HAL_TIM_PWM_Start_DMA+0x3c8>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 801be86:	68fb      	ldr	r3, [r7, #12]
 801be88:	681b      	ldr	r3, [r3, #0]
 801be8a:	68da      	ldr	r2, [r3, #12]
 801be8c:	68fb      	ldr	r3, [r7, #12]
 801be8e:	681b      	ldr	r3, [r3, #0]
 801be90:	2180      	movs	r1, #128	@ 0x80
 801be92:	0149      	lsls	r1, r1, #5
 801be94:	430a      	orrs	r2, r1
 801be96:	60da      	str	r2, [r3, #12]
      break;
 801be98:	e004      	b.n	801bea4 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    default:
      status = HAL_ERROR;
 801be9a:	2317      	movs	r3, #23
 801be9c:	18fb      	adds	r3, r7, r3
 801be9e:	2201      	movs	r2, #1
 801bea0:	701a      	strb	r2, [r3, #0]
      break;
 801bea2:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 801bea4:	2317      	movs	r3, #23
 801bea6:	18fb      	adds	r3, r7, r3
 801bea8:	781b      	ldrb	r3, [r3, #0]
 801beaa:	2b00      	cmp	r3, #0
 801beac:	d159      	bne.n	801bf62 <HAL_TIM_PWM_Start_DMA+0x3c2>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801beae:	68fb      	ldr	r3, [r7, #12]
 801beb0:	681b      	ldr	r3, [r3, #0]
 801beb2:	68b9      	ldr	r1, [r7, #8]
 801beb4:	2201      	movs	r2, #1
 801beb6:	0018      	movs	r0, r3
 801beb8:	f001 f8fa 	bl	801d0b0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801bebc:	68fb      	ldr	r3, [r7, #12]
 801bebe:	681b      	ldr	r3, [r3, #0]
 801bec0:	4a2e      	ldr	r2, [pc, #184]	@ (801bf7c <HAL_TIM_PWM_Start_DMA+0x3dc>)
 801bec2:	4293      	cmp	r3, r2
 801bec4:	d009      	beq.n	801beda <HAL_TIM_PWM_Start_DMA+0x33a>
 801bec6:	68fb      	ldr	r3, [r7, #12]
 801bec8:	681b      	ldr	r3, [r3, #0]
 801beca:	4a2d      	ldr	r2, [pc, #180]	@ (801bf80 <HAL_TIM_PWM_Start_DMA+0x3e0>)
 801becc:	4293      	cmp	r3, r2
 801bece:	d004      	beq.n	801beda <HAL_TIM_PWM_Start_DMA+0x33a>
 801bed0:	68fb      	ldr	r3, [r7, #12]
 801bed2:	681b      	ldr	r3, [r3, #0]
 801bed4:	4a2b      	ldr	r2, [pc, #172]	@ (801bf84 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 801bed6:	4293      	cmp	r3, r2
 801bed8:	d101      	bne.n	801bede <HAL_TIM_PWM_Start_DMA+0x33e>
 801beda:	2301      	movs	r3, #1
 801bedc:	e000      	b.n	801bee0 <HAL_TIM_PWM_Start_DMA+0x340>
 801bede:	2300      	movs	r3, #0
 801bee0:	2b00      	cmp	r3, #0
 801bee2:	d008      	beq.n	801bef6 <HAL_TIM_PWM_Start_DMA+0x356>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 801bee4:	68fb      	ldr	r3, [r7, #12]
 801bee6:	681b      	ldr	r3, [r3, #0]
 801bee8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801beea:	68fb      	ldr	r3, [r7, #12]
 801beec:	681b      	ldr	r3, [r3, #0]
 801beee:	2180      	movs	r1, #128	@ 0x80
 801bef0:	0209      	lsls	r1, r1, #8
 801bef2:	430a      	orrs	r2, r1
 801bef4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801bef6:	68fb      	ldr	r3, [r7, #12]
 801bef8:	681b      	ldr	r3, [r3, #0]
 801befa:	4a20      	ldr	r2, [pc, #128]	@ (801bf7c <HAL_TIM_PWM_Start_DMA+0x3dc>)
 801befc:	4293      	cmp	r3, r2
 801befe:	d00f      	beq.n	801bf20 <HAL_TIM_PWM_Start_DMA+0x380>
 801bf00:	68fb      	ldr	r3, [r7, #12]
 801bf02:	681a      	ldr	r2, [r3, #0]
 801bf04:	2380      	movs	r3, #128	@ 0x80
 801bf06:	05db      	lsls	r3, r3, #23
 801bf08:	429a      	cmp	r2, r3
 801bf0a:	d009      	beq.n	801bf20 <HAL_TIM_PWM_Start_DMA+0x380>
 801bf0c:	68fb      	ldr	r3, [r7, #12]
 801bf0e:	681b      	ldr	r3, [r3, #0]
 801bf10:	4a1d      	ldr	r2, [pc, #116]	@ (801bf88 <HAL_TIM_PWM_Start_DMA+0x3e8>)
 801bf12:	4293      	cmp	r3, r2
 801bf14:	d004      	beq.n	801bf20 <HAL_TIM_PWM_Start_DMA+0x380>
 801bf16:	68fb      	ldr	r3, [r7, #12]
 801bf18:	681b      	ldr	r3, [r3, #0]
 801bf1a:	4a19      	ldr	r2, [pc, #100]	@ (801bf80 <HAL_TIM_PWM_Start_DMA+0x3e0>)
 801bf1c:	4293      	cmp	r3, r2
 801bf1e:	d116      	bne.n	801bf4e <HAL_TIM_PWM_Start_DMA+0x3ae>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801bf20:	68fb      	ldr	r3, [r7, #12]
 801bf22:	681b      	ldr	r3, [r3, #0]
 801bf24:	689b      	ldr	r3, [r3, #8]
 801bf26:	4a19      	ldr	r2, [pc, #100]	@ (801bf8c <HAL_TIM_PWM_Start_DMA+0x3ec>)
 801bf28:	4013      	ands	r3, r2
 801bf2a:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801bf2c:	693b      	ldr	r3, [r7, #16]
 801bf2e:	2b06      	cmp	r3, #6
 801bf30:	d016      	beq.n	801bf60 <HAL_TIM_PWM_Start_DMA+0x3c0>
 801bf32:	693a      	ldr	r2, [r7, #16]
 801bf34:	2380      	movs	r3, #128	@ 0x80
 801bf36:	025b      	lsls	r3, r3, #9
 801bf38:	429a      	cmp	r2, r3
 801bf3a:	d011      	beq.n	801bf60 <HAL_TIM_PWM_Start_DMA+0x3c0>
      {
        __HAL_TIM_ENABLE(htim);
 801bf3c:	68fb      	ldr	r3, [r7, #12]
 801bf3e:	681b      	ldr	r3, [r3, #0]
 801bf40:	681a      	ldr	r2, [r3, #0]
 801bf42:	68fb      	ldr	r3, [r7, #12]
 801bf44:	681b      	ldr	r3, [r3, #0]
 801bf46:	2101      	movs	r1, #1
 801bf48:	430a      	orrs	r2, r1
 801bf4a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801bf4c:	e008      	b.n	801bf60 <HAL_TIM_PWM_Start_DMA+0x3c0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 801bf4e:	68fb      	ldr	r3, [r7, #12]
 801bf50:	681b      	ldr	r3, [r3, #0]
 801bf52:	681a      	ldr	r2, [r3, #0]
 801bf54:	68fb      	ldr	r3, [r7, #12]
 801bf56:	681b      	ldr	r3, [r3, #0]
 801bf58:	2101      	movs	r1, #1
 801bf5a:	430a      	orrs	r2, r1
 801bf5c:	601a      	str	r2, [r3, #0]
 801bf5e:	e000      	b.n	801bf62 <HAL_TIM_PWM_Start_DMA+0x3c2>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801bf60:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 801bf62:	2317      	movs	r3, #23
 801bf64:	18fb      	adds	r3, r7, r3
 801bf66:	781b      	ldrb	r3, [r3, #0]
}
 801bf68:	0018      	movs	r0, r3
 801bf6a:	46bd      	mov	sp, r7
 801bf6c:	b006      	add	sp, #24
 801bf6e:	bd80      	pop	{r7, pc}
 801bf70:	0801c831 	.word	0x0801c831
 801bf74:	0801c8db 	.word	0x0801c8db
 801bf78:	0801c79d 	.word	0x0801c79d
 801bf7c:	40012c00 	.word	0x40012c00
 801bf80:	40014000 	.word	0x40014000
 801bf84:	40014400 	.word	0x40014400
 801bf88:	40000400 	.word	0x40000400
 801bf8c:	00010007 	.word	0x00010007

0801bf90 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801bf90:	b580      	push	{r7, lr}
 801bf92:	b084      	sub	sp, #16
 801bf94:	af00      	add	r7, sp, #0
 801bf96:	6078      	str	r0, [r7, #4]
 801bf98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801bf9a:	230f      	movs	r3, #15
 801bf9c:	18fb      	adds	r3, r7, r3
 801bf9e:	2200      	movs	r2, #0
 801bfa0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 801bfa2:	683b      	ldr	r3, [r7, #0]
 801bfa4:	2b0c      	cmp	r3, #12
 801bfa6:	d039      	beq.n	801c01c <HAL_TIM_PWM_Stop_DMA+0x8c>
 801bfa8:	683b      	ldr	r3, [r7, #0]
 801bfaa:	2b0c      	cmp	r3, #12
 801bfac:	d844      	bhi.n	801c038 <HAL_TIM_PWM_Stop_DMA+0xa8>
 801bfae:	683b      	ldr	r3, [r7, #0]
 801bfb0:	2b08      	cmp	r3, #8
 801bfb2:	d025      	beq.n	801c000 <HAL_TIM_PWM_Stop_DMA+0x70>
 801bfb4:	683b      	ldr	r3, [r7, #0]
 801bfb6:	2b08      	cmp	r3, #8
 801bfb8:	d83e      	bhi.n	801c038 <HAL_TIM_PWM_Stop_DMA+0xa8>
 801bfba:	683b      	ldr	r3, [r7, #0]
 801bfbc:	2b00      	cmp	r3, #0
 801bfbe:	d003      	beq.n	801bfc8 <HAL_TIM_PWM_Stop_DMA+0x38>
 801bfc0:	683b      	ldr	r3, [r7, #0]
 801bfc2:	2b04      	cmp	r3, #4
 801bfc4:	d00e      	beq.n	801bfe4 <HAL_TIM_PWM_Stop_DMA+0x54>
 801bfc6:	e037      	b.n	801c038 <HAL_TIM_PWM_Stop_DMA+0xa8>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 801bfc8:	687b      	ldr	r3, [r7, #4]
 801bfca:	681b      	ldr	r3, [r3, #0]
 801bfcc:	68da      	ldr	r2, [r3, #12]
 801bfce:	687b      	ldr	r3, [r7, #4]
 801bfd0:	681b      	ldr	r3, [r3, #0]
 801bfd2:	495a      	ldr	r1, [pc, #360]	@ (801c13c <HAL_TIM_PWM_Stop_DMA+0x1ac>)
 801bfd4:	400a      	ands	r2, r1
 801bfd6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 801bfd8:	687b      	ldr	r3, [r7, #4]
 801bfda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801bfdc:	0018      	movs	r0, r3
 801bfde:	f7f7 f81b 	bl	8013018 <HAL_DMA_Abort_IT>
      break;
 801bfe2:	e02e      	b.n	801c042 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 801bfe4:	687b      	ldr	r3, [r7, #4]
 801bfe6:	681b      	ldr	r3, [r3, #0]
 801bfe8:	68da      	ldr	r2, [r3, #12]
 801bfea:	687b      	ldr	r3, [r7, #4]
 801bfec:	681b      	ldr	r3, [r3, #0]
 801bfee:	4954      	ldr	r1, [pc, #336]	@ (801c140 <HAL_TIM_PWM_Stop_DMA+0x1b0>)
 801bff0:	400a      	ands	r2, r1
 801bff2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 801bff4:	687b      	ldr	r3, [r7, #4]
 801bff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bff8:	0018      	movs	r0, r3
 801bffa:	f7f7 f80d 	bl	8013018 <HAL_DMA_Abort_IT>
      break;
 801bffe:	e020      	b.n	801c042 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 801c000:	687b      	ldr	r3, [r7, #4]
 801c002:	681b      	ldr	r3, [r3, #0]
 801c004:	68da      	ldr	r2, [r3, #12]
 801c006:	687b      	ldr	r3, [r7, #4]
 801c008:	681b      	ldr	r3, [r3, #0]
 801c00a:	494e      	ldr	r1, [pc, #312]	@ (801c144 <HAL_TIM_PWM_Stop_DMA+0x1b4>)
 801c00c:	400a      	ands	r2, r1
 801c00e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 801c010:	687b      	ldr	r3, [r7, #4]
 801c012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c014:	0018      	movs	r0, r3
 801c016:	f7f6 ffff 	bl	8013018 <HAL_DMA_Abort_IT>
      break;
 801c01a:	e012      	b.n	801c042 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 801c01c:	687b      	ldr	r3, [r7, #4]
 801c01e:	681b      	ldr	r3, [r3, #0]
 801c020:	68da      	ldr	r2, [r3, #12]
 801c022:	687b      	ldr	r3, [r7, #4]
 801c024:	681b      	ldr	r3, [r3, #0]
 801c026:	4948      	ldr	r1, [pc, #288]	@ (801c148 <HAL_TIM_PWM_Stop_DMA+0x1b8>)
 801c028:	400a      	ands	r2, r1
 801c02a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 801c02c:	687b      	ldr	r3, [r7, #4]
 801c02e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801c030:	0018      	movs	r0, r3
 801c032:	f7f6 fff1 	bl	8013018 <HAL_DMA_Abort_IT>
      break;
 801c036:	e004      	b.n	801c042 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    default:
      status = HAL_ERROR;
 801c038:	230f      	movs	r3, #15
 801c03a:	18fb      	adds	r3, r7, r3
 801c03c:	2201      	movs	r2, #1
 801c03e:	701a      	strb	r2, [r3, #0]
      break;
 801c040:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 801c042:	230f      	movs	r3, #15
 801c044:	18fb      	adds	r3, r7, r3
 801c046:	781b      	ldrb	r3, [r3, #0]
 801c048:	2b00      	cmp	r3, #0
 801c04a:	d000      	beq.n	801c04e <HAL_TIM_PWM_Stop_DMA+0xbe>
 801c04c:	e06e      	b.n	801c12c <HAL_TIM_PWM_Stop_DMA+0x19c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 801c04e:	687b      	ldr	r3, [r7, #4]
 801c050:	681b      	ldr	r3, [r3, #0]
 801c052:	6839      	ldr	r1, [r7, #0]
 801c054:	2200      	movs	r2, #0
 801c056:	0018      	movs	r0, r3
 801c058:	f001 f82a 	bl	801d0b0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801c05c:	687b      	ldr	r3, [r7, #4]
 801c05e:	681b      	ldr	r3, [r3, #0]
 801c060:	4a3a      	ldr	r2, [pc, #232]	@ (801c14c <HAL_TIM_PWM_Stop_DMA+0x1bc>)
 801c062:	4293      	cmp	r3, r2
 801c064:	d009      	beq.n	801c07a <HAL_TIM_PWM_Stop_DMA+0xea>
 801c066:	687b      	ldr	r3, [r7, #4]
 801c068:	681b      	ldr	r3, [r3, #0]
 801c06a:	4a39      	ldr	r2, [pc, #228]	@ (801c150 <HAL_TIM_PWM_Stop_DMA+0x1c0>)
 801c06c:	4293      	cmp	r3, r2
 801c06e:	d004      	beq.n	801c07a <HAL_TIM_PWM_Stop_DMA+0xea>
 801c070:	687b      	ldr	r3, [r7, #4]
 801c072:	681b      	ldr	r3, [r3, #0]
 801c074:	4a37      	ldr	r2, [pc, #220]	@ (801c154 <HAL_TIM_PWM_Stop_DMA+0x1c4>)
 801c076:	4293      	cmp	r3, r2
 801c078:	d101      	bne.n	801c07e <HAL_TIM_PWM_Stop_DMA+0xee>
 801c07a:	2301      	movs	r3, #1
 801c07c:	e000      	b.n	801c080 <HAL_TIM_PWM_Stop_DMA+0xf0>
 801c07e:	2300      	movs	r3, #0
 801c080:	2b00      	cmp	r3, #0
 801c082:	d013      	beq.n	801c0ac <HAL_TIM_PWM_Stop_DMA+0x11c>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 801c084:	687b      	ldr	r3, [r7, #4]
 801c086:	681b      	ldr	r3, [r3, #0]
 801c088:	6a1b      	ldr	r3, [r3, #32]
 801c08a:	4a33      	ldr	r2, [pc, #204]	@ (801c158 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 801c08c:	4013      	ands	r3, r2
 801c08e:	d10d      	bne.n	801c0ac <HAL_TIM_PWM_Stop_DMA+0x11c>
 801c090:	687b      	ldr	r3, [r7, #4]
 801c092:	681b      	ldr	r3, [r3, #0]
 801c094:	6a1b      	ldr	r3, [r3, #32]
 801c096:	4a31      	ldr	r2, [pc, #196]	@ (801c15c <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 801c098:	4013      	ands	r3, r2
 801c09a:	d107      	bne.n	801c0ac <HAL_TIM_PWM_Stop_DMA+0x11c>
 801c09c:	687b      	ldr	r3, [r7, #4]
 801c09e:	681b      	ldr	r3, [r3, #0]
 801c0a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801c0a2:	687b      	ldr	r3, [r7, #4]
 801c0a4:	681b      	ldr	r3, [r3, #0]
 801c0a6:	492e      	ldr	r1, [pc, #184]	@ (801c160 <HAL_TIM_PWM_Stop_DMA+0x1d0>)
 801c0a8:	400a      	ands	r2, r1
 801c0aa:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 801c0ac:	687b      	ldr	r3, [r7, #4]
 801c0ae:	681b      	ldr	r3, [r3, #0]
 801c0b0:	6a1b      	ldr	r3, [r3, #32]
 801c0b2:	4a29      	ldr	r2, [pc, #164]	@ (801c158 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 801c0b4:	4013      	ands	r3, r2
 801c0b6:	d10d      	bne.n	801c0d4 <HAL_TIM_PWM_Stop_DMA+0x144>
 801c0b8:	687b      	ldr	r3, [r7, #4]
 801c0ba:	681b      	ldr	r3, [r3, #0]
 801c0bc:	6a1b      	ldr	r3, [r3, #32]
 801c0be:	4a27      	ldr	r2, [pc, #156]	@ (801c15c <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 801c0c0:	4013      	ands	r3, r2
 801c0c2:	d107      	bne.n	801c0d4 <HAL_TIM_PWM_Stop_DMA+0x144>
 801c0c4:	687b      	ldr	r3, [r7, #4]
 801c0c6:	681b      	ldr	r3, [r3, #0]
 801c0c8:	681a      	ldr	r2, [r3, #0]
 801c0ca:	687b      	ldr	r3, [r7, #4]
 801c0cc:	681b      	ldr	r3, [r3, #0]
 801c0ce:	2101      	movs	r1, #1
 801c0d0:	438a      	bics	r2, r1
 801c0d2:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 801c0d4:	683b      	ldr	r3, [r7, #0]
 801c0d6:	2b00      	cmp	r3, #0
 801c0d8:	d104      	bne.n	801c0e4 <HAL_TIM_PWM_Stop_DMA+0x154>
 801c0da:	687b      	ldr	r3, [r7, #4]
 801c0dc:	223e      	movs	r2, #62	@ 0x3e
 801c0de:	2101      	movs	r1, #1
 801c0e0:	5499      	strb	r1, [r3, r2]
 801c0e2:	e023      	b.n	801c12c <HAL_TIM_PWM_Stop_DMA+0x19c>
 801c0e4:	683b      	ldr	r3, [r7, #0]
 801c0e6:	2b04      	cmp	r3, #4
 801c0e8:	d104      	bne.n	801c0f4 <HAL_TIM_PWM_Stop_DMA+0x164>
 801c0ea:	687b      	ldr	r3, [r7, #4]
 801c0ec:	223f      	movs	r2, #63	@ 0x3f
 801c0ee:	2101      	movs	r1, #1
 801c0f0:	5499      	strb	r1, [r3, r2]
 801c0f2:	e01b      	b.n	801c12c <HAL_TIM_PWM_Stop_DMA+0x19c>
 801c0f4:	683b      	ldr	r3, [r7, #0]
 801c0f6:	2b08      	cmp	r3, #8
 801c0f8:	d104      	bne.n	801c104 <HAL_TIM_PWM_Stop_DMA+0x174>
 801c0fa:	687b      	ldr	r3, [r7, #4]
 801c0fc:	2240      	movs	r2, #64	@ 0x40
 801c0fe:	2101      	movs	r1, #1
 801c100:	5499      	strb	r1, [r3, r2]
 801c102:	e013      	b.n	801c12c <HAL_TIM_PWM_Stop_DMA+0x19c>
 801c104:	683b      	ldr	r3, [r7, #0]
 801c106:	2b0c      	cmp	r3, #12
 801c108:	d104      	bne.n	801c114 <HAL_TIM_PWM_Stop_DMA+0x184>
 801c10a:	687b      	ldr	r3, [r7, #4]
 801c10c:	2241      	movs	r2, #65	@ 0x41
 801c10e:	2101      	movs	r1, #1
 801c110:	5499      	strb	r1, [r3, r2]
 801c112:	e00b      	b.n	801c12c <HAL_TIM_PWM_Stop_DMA+0x19c>
 801c114:	683b      	ldr	r3, [r7, #0]
 801c116:	2b10      	cmp	r3, #16
 801c118:	d104      	bne.n	801c124 <HAL_TIM_PWM_Stop_DMA+0x194>
 801c11a:	687b      	ldr	r3, [r7, #4]
 801c11c:	2242      	movs	r2, #66	@ 0x42
 801c11e:	2101      	movs	r1, #1
 801c120:	5499      	strb	r1, [r3, r2]
 801c122:	e003      	b.n	801c12c <HAL_TIM_PWM_Stop_DMA+0x19c>
 801c124:	687b      	ldr	r3, [r7, #4]
 801c126:	2243      	movs	r2, #67	@ 0x43
 801c128:	2101      	movs	r1, #1
 801c12a:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 801c12c:	230f      	movs	r3, #15
 801c12e:	18fb      	adds	r3, r7, r3
 801c130:	781b      	ldrb	r3, [r3, #0]
}
 801c132:	0018      	movs	r0, r3
 801c134:	46bd      	mov	sp, r7
 801c136:	b004      	add	sp, #16
 801c138:	bd80      	pop	{r7, pc}
 801c13a:	46c0      	nop			@ (mov r8, r8)
 801c13c:	fffffdff 	.word	0xfffffdff
 801c140:	fffffbff 	.word	0xfffffbff
 801c144:	fffff7ff 	.word	0xfffff7ff
 801c148:	ffffefff 	.word	0xffffefff
 801c14c:	40012c00 	.word	0x40012c00
 801c150:	40014000 	.word	0x40014000
 801c154:	40014400 	.word	0x40014400
 801c158:	00001111 	.word	0x00001111
 801c15c:	00000444 	.word	0x00000444
 801c160:	ffff7fff 	.word	0xffff7fff

0801c164 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 801c164:	b580      	push	{r7, lr}
 801c166:	b084      	sub	sp, #16
 801c168:	af00      	add	r7, sp, #0
 801c16a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 801c16c:	687b      	ldr	r3, [r7, #4]
 801c16e:	681b      	ldr	r3, [r3, #0]
 801c170:	68db      	ldr	r3, [r3, #12]
 801c172:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 801c174:	687b      	ldr	r3, [r7, #4]
 801c176:	681b      	ldr	r3, [r3, #0]
 801c178:	691b      	ldr	r3, [r3, #16]
 801c17a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 801c17c:	68bb      	ldr	r3, [r7, #8]
 801c17e:	2202      	movs	r2, #2
 801c180:	4013      	ands	r3, r2
 801c182:	d021      	beq.n	801c1c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 801c184:	68fb      	ldr	r3, [r7, #12]
 801c186:	2202      	movs	r2, #2
 801c188:	4013      	ands	r3, r2
 801c18a:	d01d      	beq.n	801c1c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 801c18c:	687b      	ldr	r3, [r7, #4]
 801c18e:	681b      	ldr	r3, [r3, #0]
 801c190:	2203      	movs	r2, #3
 801c192:	4252      	negs	r2, r2
 801c194:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801c196:	687b      	ldr	r3, [r7, #4]
 801c198:	2201      	movs	r2, #1
 801c19a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 801c19c:	687b      	ldr	r3, [r7, #4]
 801c19e:	681b      	ldr	r3, [r3, #0]
 801c1a0:	699b      	ldr	r3, [r3, #24]
 801c1a2:	2203      	movs	r2, #3
 801c1a4:	4013      	ands	r3, r2
 801c1a6:	d004      	beq.n	801c1b2 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801c1a8:	687b      	ldr	r3, [r7, #4]
 801c1aa:	0018      	movs	r0, r3
 801c1ac:	f000 face 	bl	801c74c <HAL_TIM_IC_CaptureCallback>
 801c1b0:	e007      	b.n	801c1c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801c1b2:	687b      	ldr	r3, [r7, #4]
 801c1b4:	0018      	movs	r0, r3
 801c1b6:	f000 fac1 	bl	801c73c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 801c1ba:	687b      	ldr	r3, [r7, #4]
 801c1bc:	0018      	movs	r0, r3
 801c1be:	f000 facd 	bl	801c75c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801c1c2:	687b      	ldr	r3, [r7, #4]
 801c1c4:	2200      	movs	r2, #0
 801c1c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 801c1c8:	68bb      	ldr	r3, [r7, #8]
 801c1ca:	2204      	movs	r2, #4
 801c1cc:	4013      	ands	r3, r2
 801c1ce:	d022      	beq.n	801c216 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 801c1d0:	68fb      	ldr	r3, [r7, #12]
 801c1d2:	2204      	movs	r2, #4
 801c1d4:	4013      	ands	r3, r2
 801c1d6:	d01e      	beq.n	801c216 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 801c1d8:	687b      	ldr	r3, [r7, #4]
 801c1da:	681b      	ldr	r3, [r3, #0]
 801c1dc:	2205      	movs	r2, #5
 801c1de:	4252      	negs	r2, r2
 801c1e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801c1e2:	687b      	ldr	r3, [r7, #4]
 801c1e4:	2202      	movs	r2, #2
 801c1e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801c1e8:	687b      	ldr	r3, [r7, #4]
 801c1ea:	681b      	ldr	r3, [r3, #0]
 801c1ec:	699a      	ldr	r2, [r3, #24]
 801c1ee:	23c0      	movs	r3, #192	@ 0xc0
 801c1f0:	009b      	lsls	r3, r3, #2
 801c1f2:	4013      	ands	r3, r2
 801c1f4:	d004      	beq.n	801c200 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801c1f6:	687b      	ldr	r3, [r7, #4]
 801c1f8:	0018      	movs	r0, r3
 801c1fa:	f000 faa7 	bl	801c74c <HAL_TIM_IC_CaptureCallback>
 801c1fe:	e007      	b.n	801c210 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801c200:	687b      	ldr	r3, [r7, #4]
 801c202:	0018      	movs	r0, r3
 801c204:	f000 fa9a 	bl	801c73c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801c208:	687b      	ldr	r3, [r7, #4]
 801c20a:	0018      	movs	r0, r3
 801c20c:	f000 faa6 	bl	801c75c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801c210:	687b      	ldr	r3, [r7, #4]
 801c212:	2200      	movs	r2, #0
 801c214:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 801c216:	68bb      	ldr	r3, [r7, #8]
 801c218:	2208      	movs	r2, #8
 801c21a:	4013      	ands	r3, r2
 801c21c:	d021      	beq.n	801c262 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801c21e:	68fb      	ldr	r3, [r7, #12]
 801c220:	2208      	movs	r2, #8
 801c222:	4013      	ands	r3, r2
 801c224:	d01d      	beq.n	801c262 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 801c226:	687b      	ldr	r3, [r7, #4]
 801c228:	681b      	ldr	r3, [r3, #0]
 801c22a:	2209      	movs	r2, #9
 801c22c:	4252      	negs	r2, r2
 801c22e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801c230:	687b      	ldr	r3, [r7, #4]
 801c232:	2204      	movs	r2, #4
 801c234:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 801c236:	687b      	ldr	r3, [r7, #4]
 801c238:	681b      	ldr	r3, [r3, #0]
 801c23a:	69db      	ldr	r3, [r3, #28]
 801c23c:	2203      	movs	r2, #3
 801c23e:	4013      	ands	r3, r2
 801c240:	d004      	beq.n	801c24c <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801c242:	687b      	ldr	r3, [r7, #4]
 801c244:	0018      	movs	r0, r3
 801c246:	f000 fa81 	bl	801c74c <HAL_TIM_IC_CaptureCallback>
 801c24a:	e007      	b.n	801c25c <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801c24c:	687b      	ldr	r3, [r7, #4]
 801c24e:	0018      	movs	r0, r3
 801c250:	f000 fa74 	bl	801c73c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801c254:	687b      	ldr	r3, [r7, #4]
 801c256:	0018      	movs	r0, r3
 801c258:	f000 fa80 	bl	801c75c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801c25c:	687b      	ldr	r3, [r7, #4]
 801c25e:	2200      	movs	r2, #0
 801c260:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 801c262:	68bb      	ldr	r3, [r7, #8]
 801c264:	2210      	movs	r2, #16
 801c266:	4013      	ands	r3, r2
 801c268:	d022      	beq.n	801c2b0 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 801c26a:	68fb      	ldr	r3, [r7, #12]
 801c26c:	2210      	movs	r2, #16
 801c26e:	4013      	ands	r3, r2
 801c270:	d01e      	beq.n	801c2b0 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 801c272:	687b      	ldr	r3, [r7, #4]
 801c274:	681b      	ldr	r3, [r3, #0]
 801c276:	2211      	movs	r2, #17
 801c278:	4252      	negs	r2, r2
 801c27a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801c27c:	687b      	ldr	r3, [r7, #4]
 801c27e:	2208      	movs	r2, #8
 801c280:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801c282:	687b      	ldr	r3, [r7, #4]
 801c284:	681b      	ldr	r3, [r3, #0]
 801c286:	69da      	ldr	r2, [r3, #28]
 801c288:	23c0      	movs	r3, #192	@ 0xc0
 801c28a:	009b      	lsls	r3, r3, #2
 801c28c:	4013      	ands	r3, r2
 801c28e:	d004      	beq.n	801c29a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801c290:	687b      	ldr	r3, [r7, #4]
 801c292:	0018      	movs	r0, r3
 801c294:	f000 fa5a 	bl	801c74c <HAL_TIM_IC_CaptureCallback>
 801c298:	e007      	b.n	801c2aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801c29a:	687b      	ldr	r3, [r7, #4]
 801c29c:	0018      	movs	r0, r3
 801c29e:	f000 fa4d 	bl	801c73c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801c2a2:	687b      	ldr	r3, [r7, #4]
 801c2a4:	0018      	movs	r0, r3
 801c2a6:	f000 fa59 	bl	801c75c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801c2aa:	687b      	ldr	r3, [r7, #4]
 801c2ac:	2200      	movs	r2, #0
 801c2ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 801c2b0:	68bb      	ldr	r3, [r7, #8]
 801c2b2:	2201      	movs	r2, #1
 801c2b4:	4013      	ands	r3, r2
 801c2b6:	d00c      	beq.n	801c2d2 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 801c2b8:	68fb      	ldr	r3, [r7, #12]
 801c2ba:	2201      	movs	r2, #1
 801c2bc:	4013      	ands	r3, r2
 801c2be:	d008      	beq.n	801c2d2 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 801c2c0:	687b      	ldr	r3, [r7, #4]
 801c2c2:	681b      	ldr	r3, [r3, #0]
 801c2c4:	2202      	movs	r2, #2
 801c2c6:	4252      	negs	r2, r2
 801c2c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 801c2ca:	687b      	ldr	r3, [r7, #4]
 801c2cc:	0018      	movs	r0, r3
 801c2ce:	f000 fa2d 	bl	801c72c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801c2d2:	68bb      	ldr	r3, [r7, #8]
 801c2d4:	2280      	movs	r2, #128	@ 0x80
 801c2d6:	4013      	ands	r3, r2
 801c2d8:	d104      	bne.n	801c2e4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 801c2da:	68ba      	ldr	r2, [r7, #8]
 801c2dc:	2380      	movs	r3, #128	@ 0x80
 801c2de:	019b      	lsls	r3, r3, #6
 801c2e0:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801c2e2:	d00b      	beq.n	801c2fc <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 801c2e4:	68fb      	ldr	r3, [r7, #12]
 801c2e6:	2280      	movs	r2, #128	@ 0x80
 801c2e8:	4013      	ands	r3, r2
 801c2ea:	d007      	beq.n	801c2fc <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 801c2ec:	687b      	ldr	r3, [r7, #4]
 801c2ee:	681b      	ldr	r3, [r3, #0]
 801c2f0:	4a1e      	ldr	r2, [pc, #120]	@ (801c36c <HAL_TIM_IRQHandler+0x208>)
 801c2f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 801c2f4:	687b      	ldr	r3, [r7, #4]
 801c2f6:	0018      	movs	r0, r3
 801c2f8:	f000 ff74 	bl	801d1e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 801c2fc:	68ba      	ldr	r2, [r7, #8]
 801c2fe:	2380      	movs	r3, #128	@ 0x80
 801c300:	005b      	lsls	r3, r3, #1
 801c302:	4013      	ands	r3, r2
 801c304:	d00b      	beq.n	801c31e <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 801c306:	68fb      	ldr	r3, [r7, #12]
 801c308:	2280      	movs	r2, #128	@ 0x80
 801c30a:	4013      	ands	r3, r2
 801c30c:	d007      	beq.n	801c31e <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 801c30e:	687b      	ldr	r3, [r7, #4]
 801c310:	681b      	ldr	r3, [r3, #0]
 801c312:	4a17      	ldr	r2, [pc, #92]	@ (801c370 <HAL_TIM_IRQHandler+0x20c>)
 801c314:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 801c316:	687b      	ldr	r3, [r7, #4]
 801c318:	0018      	movs	r0, r3
 801c31a:	f000 ff6b 	bl	801d1f4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 801c31e:	68bb      	ldr	r3, [r7, #8]
 801c320:	2240      	movs	r2, #64	@ 0x40
 801c322:	4013      	ands	r3, r2
 801c324:	d00c      	beq.n	801c340 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 801c326:	68fb      	ldr	r3, [r7, #12]
 801c328:	2240      	movs	r2, #64	@ 0x40
 801c32a:	4013      	ands	r3, r2
 801c32c:	d008      	beq.n	801c340 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 801c32e:	687b      	ldr	r3, [r7, #4]
 801c330:	681b      	ldr	r3, [r3, #0]
 801c332:	2241      	movs	r2, #65	@ 0x41
 801c334:	4252      	negs	r2, r2
 801c336:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 801c338:	687b      	ldr	r3, [r7, #4]
 801c33a:	0018      	movs	r0, r3
 801c33c:	f000 fa1e 	bl	801c77c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 801c340:	68bb      	ldr	r3, [r7, #8]
 801c342:	2220      	movs	r2, #32
 801c344:	4013      	ands	r3, r2
 801c346:	d00c      	beq.n	801c362 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 801c348:	68fb      	ldr	r3, [r7, #12]
 801c34a:	2220      	movs	r2, #32
 801c34c:	4013      	ands	r3, r2
 801c34e:	d008      	beq.n	801c362 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 801c350:	687b      	ldr	r3, [r7, #4]
 801c352:	681b      	ldr	r3, [r3, #0]
 801c354:	2221      	movs	r2, #33	@ 0x21
 801c356:	4252      	negs	r2, r2
 801c358:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 801c35a:	687b      	ldr	r3, [r7, #4]
 801c35c:	0018      	movs	r0, r3
 801c35e:	f000 ff39 	bl	801d1d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 801c362:	46c0      	nop			@ (mov r8, r8)
 801c364:	46bd      	mov	sp, r7
 801c366:	b004      	add	sp, #16
 801c368:	bd80      	pop	{r7, pc}
 801c36a:	46c0      	nop			@ (mov r8, r8)
 801c36c:	ffffdf7f 	.word	0xffffdf7f
 801c370:	fffffeff 	.word	0xfffffeff

0801c374 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 801c374:	b580      	push	{r7, lr}
 801c376:	b086      	sub	sp, #24
 801c378:	af00      	add	r7, sp, #0
 801c37a:	60f8      	str	r0, [r7, #12]
 801c37c:	60b9      	str	r1, [r7, #8]
 801c37e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801c380:	2317      	movs	r3, #23
 801c382:	18fb      	adds	r3, r7, r3
 801c384:	2200      	movs	r2, #0
 801c386:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 801c388:	68fb      	ldr	r3, [r7, #12]
 801c38a:	223c      	movs	r2, #60	@ 0x3c
 801c38c:	5c9b      	ldrb	r3, [r3, r2]
 801c38e:	2b01      	cmp	r3, #1
 801c390:	d101      	bne.n	801c396 <HAL_TIM_PWM_ConfigChannel+0x22>
 801c392:	2302      	movs	r3, #2
 801c394:	e0e5      	b.n	801c562 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 801c396:	68fb      	ldr	r3, [r7, #12]
 801c398:	223c      	movs	r2, #60	@ 0x3c
 801c39a:	2101      	movs	r1, #1
 801c39c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 801c39e:	687b      	ldr	r3, [r7, #4]
 801c3a0:	2b14      	cmp	r3, #20
 801c3a2:	d900      	bls.n	801c3a6 <HAL_TIM_PWM_ConfigChannel+0x32>
 801c3a4:	e0d1      	b.n	801c54a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 801c3a6:	687b      	ldr	r3, [r7, #4]
 801c3a8:	009a      	lsls	r2, r3, #2
 801c3aa:	4b70      	ldr	r3, [pc, #448]	@ (801c56c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 801c3ac:	18d3      	adds	r3, r2, r3
 801c3ae:	681b      	ldr	r3, [r3, #0]
 801c3b0:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 801c3b2:	68fb      	ldr	r3, [r7, #12]
 801c3b4:	681b      	ldr	r3, [r3, #0]
 801c3b6:	68ba      	ldr	r2, [r7, #8]
 801c3b8:	0011      	movs	r1, r2
 801c3ba:	0018      	movs	r0, r3
 801c3bc:	f000 fb40 	bl	801ca40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 801c3c0:	68fb      	ldr	r3, [r7, #12]
 801c3c2:	681b      	ldr	r3, [r3, #0]
 801c3c4:	699a      	ldr	r2, [r3, #24]
 801c3c6:	68fb      	ldr	r3, [r7, #12]
 801c3c8:	681b      	ldr	r3, [r3, #0]
 801c3ca:	2108      	movs	r1, #8
 801c3cc:	430a      	orrs	r2, r1
 801c3ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 801c3d0:	68fb      	ldr	r3, [r7, #12]
 801c3d2:	681b      	ldr	r3, [r3, #0]
 801c3d4:	699a      	ldr	r2, [r3, #24]
 801c3d6:	68fb      	ldr	r3, [r7, #12]
 801c3d8:	681b      	ldr	r3, [r3, #0]
 801c3da:	2104      	movs	r1, #4
 801c3dc:	438a      	bics	r2, r1
 801c3de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 801c3e0:	68fb      	ldr	r3, [r7, #12]
 801c3e2:	681b      	ldr	r3, [r3, #0]
 801c3e4:	6999      	ldr	r1, [r3, #24]
 801c3e6:	68bb      	ldr	r3, [r7, #8]
 801c3e8:	691a      	ldr	r2, [r3, #16]
 801c3ea:	68fb      	ldr	r3, [r7, #12]
 801c3ec:	681b      	ldr	r3, [r3, #0]
 801c3ee:	430a      	orrs	r2, r1
 801c3f0:	619a      	str	r2, [r3, #24]
      break;
 801c3f2:	e0af      	b.n	801c554 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 801c3f4:	68fb      	ldr	r3, [r7, #12]
 801c3f6:	681b      	ldr	r3, [r3, #0]
 801c3f8:	68ba      	ldr	r2, [r7, #8]
 801c3fa:	0011      	movs	r1, r2
 801c3fc:	0018      	movs	r0, r3
 801c3fe:	f000 fb9f 	bl	801cb40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 801c402:	68fb      	ldr	r3, [r7, #12]
 801c404:	681b      	ldr	r3, [r3, #0]
 801c406:	699a      	ldr	r2, [r3, #24]
 801c408:	68fb      	ldr	r3, [r7, #12]
 801c40a:	681b      	ldr	r3, [r3, #0]
 801c40c:	2180      	movs	r1, #128	@ 0x80
 801c40e:	0109      	lsls	r1, r1, #4
 801c410:	430a      	orrs	r2, r1
 801c412:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 801c414:	68fb      	ldr	r3, [r7, #12]
 801c416:	681b      	ldr	r3, [r3, #0]
 801c418:	699a      	ldr	r2, [r3, #24]
 801c41a:	68fb      	ldr	r3, [r7, #12]
 801c41c:	681b      	ldr	r3, [r3, #0]
 801c41e:	4954      	ldr	r1, [pc, #336]	@ (801c570 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 801c420:	400a      	ands	r2, r1
 801c422:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 801c424:	68fb      	ldr	r3, [r7, #12]
 801c426:	681b      	ldr	r3, [r3, #0]
 801c428:	6999      	ldr	r1, [r3, #24]
 801c42a:	68bb      	ldr	r3, [r7, #8]
 801c42c:	691b      	ldr	r3, [r3, #16]
 801c42e:	021a      	lsls	r2, r3, #8
 801c430:	68fb      	ldr	r3, [r7, #12]
 801c432:	681b      	ldr	r3, [r3, #0]
 801c434:	430a      	orrs	r2, r1
 801c436:	619a      	str	r2, [r3, #24]
      break;
 801c438:	e08c      	b.n	801c554 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 801c43a:	68fb      	ldr	r3, [r7, #12]
 801c43c:	681b      	ldr	r3, [r3, #0]
 801c43e:	68ba      	ldr	r2, [r7, #8]
 801c440:	0011      	movs	r1, r2
 801c442:	0018      	movs	r0, r3
 801c444:	f000 fbfa 	bl	801cc3c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 801c448:	68fb      	ldr	r3, [r7, #12]
 801c44a:	681b      	ldr	r3, [r3, #0]
 801c44c:	69da      	ldr	r2, [r3, #28]
 801c44e:	68fb      	ldr	r3, [r7, #12]
 801c450:	681b      	ldr	r3, [r3, #0]
 801c452:	2108      	movs	r1, #8
 801c454:	430a      	orrs	r2, r1
 801c456:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 801c458:	68fb      	ldr	r3, [r7, #12]
 801c45a:	681b      	ldr	r3, [r3, #0]
 801c45c:	69da      	ldr	r2, [r3, #28]
 801c45e:	68fb      	ldr	r3, [r7, #12]
 801c460:	681b      	ldr	r3, [r3, #0]
 801c462:	2104      	movs	r1, #4
 801c464:	438a      	bics	r2, r1
 801c466:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 801c468:	68fb      	ldr	r3, [r7, #12]
 801c46a:	681b      	ldr	r3, [r3, #0]
 801c46c:	69d9      	ldr	r1, [r3, #28]
 801c46e:	68bb      	ldr	r3, [r7, #8]
 801c470:	691a      	ldr	r2, [r3, #16]
 801c472:	68fb      	ldr	r3, [r7, #12]
 801c474:	681b      	ldr	r3, [r3, #0]
 801c476:	430a      	orrs	r2, r1
 801c478:	61da      	str	r2, [r3, #28]
      break;
 801c47a:	e06b      	b.n	801c554 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801c47c:	68fb      	ldr	r3, [r7, #12]
 801c47e:	681b      	ldr	r3, [r3, #0]
 801c480:	68ba      	ldr	r2, [r7, #8]
 801c482:	0011      	movs	r1, r2
 801c484:	0018      	movs	r0, r3
 801c486:	f000 fc5b 	bl	801cd40 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 801c48a:	68fb      	ldr	r3, [r7, #12]
 801c48c:	681b      	ldr	r3, [r3, #0]
 801c48e:	69da      	ldr	r2, [r3, #28]
 801c490:	68fb      	ldr	r3, [r7, #12]
 801c492:	681b      	ldr	r3, [r3, #0]
 801c494:	2180      	movs	r1, #128	@ 0x80
 801c496:	0109      	lsls	r1, r1, #4
 801c498:	430a      	orrs	r2, r1
 801c49a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 801c49c:	68fb      	ldr	r3, [r7, #12]
 801c49e:	681b      	ldr	r3, [r3, #0]
 801c4a0:	69da      	ldr	r2, [r3, #28]
 801c4a2:	68fb      	ldr	r3, [r7, #12]
 801c4a4:	681b      	ldr	r3, [r3, #0]
 801c4a6:	4932      	ldr	r1, [pc, #200]	@ (801c570 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 801c4a8:	400a      	ands	r2, r1
 801c4aa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 801c4ac:	68fb      	ldr	r3, [r7, #12]
 801c4ae:	681b      	ldr	r3, [r3, #0]
 801c4b0:	69d9      	ldr	r1, [r3, #28]
 801c4b2:	68bb      	ldr	r3, [r7, #8]
 801c4b4:	691b      	ldr	r3, [r3, #16]
 801c4b6:	021a      	lsls	r2, r3, #8
 801c4b8:	68fb      	ldr	r3, [r7, #12]
 801c4ba:	681b      	ldr	r3, [r3, #0]
 801c4bc:	430a      	orrs	r2, r1
 801c4be:	61da      	str	r2, [r3, #28]
      break;
 801c4c0:	e048      	b.n	801c554 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 801c4c2:	68fb      	ldr	r3, [r7, #12]
 801c4c4:	681b      	ldr	r3, [r3, #0]
 801c4c6:	68ba      	ldr	r2, [r7, #8]
 801c4c8:	0011      	movs	r1, r2
 801c4ca:	0018      	movs	r0, r3
 801c4cc:	f000 fc9c 	bl	801ce08 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 801c4d0:	68fb      	ldr	r3, [r7, #12]
 801c4d2:	681b      	ldr	r3, [r3, #0]
 801c4d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801c4d6:	68fb      	ldr	r3, [r7, #12]
 801c4d8:	681b      	ldr	r3, [r3, #0]
 801c4da:	2108      	movs	r1, #8
 801c4dc:	430a      	orrs	r2, r1
 801c4de:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 801c4e0:	68fb      	ldr	r3, [r7, #12]
 801c4e2:	681b      	ldr	r3, [r3, #0]
 801c4e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801c4e6:	68fb      	ldr	r3, [r7, #12]
 801c4e8:	681b      	ldr	r3, [r3, #0]
 801c4ea:	2104      	movs	r1, #4
 801c4ec:	438a      	bics	r2, r1
 801c4ee:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 801c4f0:	68fb      	ldr	r3, [r7, #12]
 801c4f2:	681b      	ldr	r3, [r3, #0]
 801c4f4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 801c4f6:	68bb      	ldr	r3, [r7, #8]
 801c4f8:	691a      	ldr	r2, [r3, #16]
 801c4fa:	68fb      	ldr	r3, [r7, #12]
 801c4fc:	681b      	ldr	r3, [r3, #0]
 801c4fe:	430a      	orrs	r2, r1
 801c500:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 801c502:	e027      	b.n	801c554 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 801c504:	68fb      	ldr	r3, [r7, #12]
 801c506:	681b      	ldr	r3, [r3, #0]
 801c508:	68ba      	ldr	r2, [r7, #8]
 801c50a:	0011      	movs	r1, r2
 801c50c:	0018      	movs	r0, r3
 801c50e:	f000 fcd5 	bl	801cebc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 801c512:	68fb      	ldr	r3, [r7, #12]
 801c514:	681b      	ldr	r3, [r3, #0]
 801c516:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801c518:	68fb      	ldr	r3, [r7, #12]
 801c51a:	681b      	ldr	r3, [r3, #0]
 801c51c:	2180      	movs	r1, #128	@ 0x80
 801c51e:	0109      	lsls	r1, r1, #4
 801c520:	430a      	orrs	r2, r1
 801c522:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 801c524:	68fb      	ldr	r3, [r7, #12]
 801c526:	681b      	ldr	r3, [r3, #0]
 801c528:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801c52a:	68fb      	ldr	r3, [r7, #12]
 801c52c:	681b      	ldr	r3, [r3, #0]
 801c52e:	4910      	ldr	r1, [pc, #64]	@ (801c570 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 801c530:	400a      	ands	r2, r1
 801c532:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 801c534:	68fb      	ldr	r3, [r7, #12]
 801c536:	681b      	ldr	r3, [r3, #0]
 801c538:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 801c53a:	68bb      	ldr	r3, [r7, #8]
 801c53c:	691b      	ldr	r3, [r3, #16]
 801c53e:	021a      	lsls	r2, r3, #8
 801c540:	68fb      	ldr	r3, [r7, #12]
 801c542:	681b      	ldr	r3, [r3, #0]
 801c544:	430a      	orrs	r2, r1
 801c546:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 801c548:	e004      	b.n	801c554 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 801c54a:	2317      	movs	r3, #23
 801c54c:	18fb      	adds	r3, r7, r3
 801c54e:	2201      	movs	r2, #1
 801c550:	701a      	strb	r2, [r3, #0]
      break;
 801c552:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 801c554:	68fb      	ldr	r3, [r7, #12]
 801c556:	223c      	movs	r2, #60	@ 0x3c
 801c558:	2100      	movs	r1, #0
 801c55a:	5499      	strb	r1, [r3, r2]

  return status;
 801c55c:	2317      	movs	r3, #23
 801c55e:	18fb      	adds	r3, r7, r3
 801c560:	781b      	ldrb	r3, [r3, #0]
}
 801c562:	0018      	movs	r0, r3
 801c564:	46bd      	mov	sp, r7
 801c566:	b006      	add	sp, #24
 801c568:	bd80      	pop	{r7, pc}
 801c56a:	46c0      	nop			@ (mov r8, r8)
 801c56c:	0802b110 	.word	0x0802b110
 801c570:	fffffbff 	.word	0xfffffbff

0801c574 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 801c574:	b580      	push	{r7, lr}
 801c576:	b084      	sub	sp, #16
 801c578:	af00      	add	r7, sp, #0
 801c57a:	6078      	str	r0, [r7, #4]
 801c57c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801c57e:	230f      	movs	r3, #15
 801c580:	18fb      	adds	r3, r7, r3
 801c582:	2200      	movs	r2, #0
 801c584:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 801c586:	687b      	ldr	r3, [r7, #4]
 801c588:	223c      	movs	r2, #60	@ 0x3c
 801c58a:	5c9b      	ldrb	r3, [r3, r2]
 801c58c:	2b01      	cmp	r3, #1
 801c58e:	d101      	bne.n	801c594 <HAL_TIM_ConfigClockSource+0x20>
 801c590:	2302      	movs	r3, #2
 801c592:	e0c0      	b.n	801c716 <HAL_TIM_ConfigClockSource+0x1a2>
 801c594:	687b      	ldr	r3, [r7, #4]
 801c596:	223c      	movs	r2, #60	@ 0x3c
 801c598:	2101      	movs	r1, #1
 801c59a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 801c59c:	687b      	ldr	r3, [r7, #4]
 801c59e:	223d      	movs	r2, #61	@ 0x3d
 801c5a0:	2102      	movs	r1, #2
 801c5a2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 801c5a4:	687b      	ldr	r3, [r7, #4]
 801c5a6:	681b      	ldr	r3, [r3, #0]
 801c5a8:	689b      	ldr	r3, [r3, #8]
 801c5aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 801c5ac:	68bb      	ldr	r3, [r7, #8]
 801c5ae:	4a5c      	ldr	r2, [pc, #368]	@ (801c720 <HAL_TIM_ConfigClockSource+0x1ac>)
 801c5b0:	4013      	ands	r3, r2
 801c5b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801c5b4:	68bb      	ldr	r3, [r7, #8]
 801c5b6:	4a5b      	ldr	r2, [pc, #364]	@ (801c724 <HAL_TIM_ConfigClockSource+0x1b0>)
 801c5b8:	4013      	ands	r3, r2
 801c5ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 801c5bc:	687b      	ldr	r3, [r7, #4]
 801c5be:	681b      	ldr	r3, [r3, #0]
 801c5c0:	68ba      	ldr	r2, [r7, #8]
 801c5c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 801c5c4:	683b      	ldr	r3, [r7, #0]
 801c5c6:	681b      	ldr	r3, [r3, #0]
 801c5c8:	4a57      	ldr	r2, [pc, #348]	@ (801c728 <HAL_TIM_ConfigClockSource+0x1b4>)
 801c5ca:	4293      	cmp	r3, r2
 801c5cc:	d100      	bne.n	801c5d0 <HAL_TIM_ConfigClockSource+0x5c>
 801c5ce:	e088      	b.n	801c6e2 <HAL_TIM_ConfigClockSource+0x16e>
 801c5d0:	4a55      	ldr	r2, [pc, #340]	@ (801c728 <HAL_TIM_ConfigClockSource+0x1b4>)
 801c5d2:	4293      	cmp	r3, r2
 801c5d4:	d900      	bls.n	801c5d8 <HAL_TIM_ConfigClockSource+0x64>
 801c5d6:	e08d      	b.n	801c6f4 <HAL_TIM_ConfigClockSource+0x180>
 801c5d8:	2280      	movs	r2, #128	@ 0x80
 801c5da:	0192      	lsls	r2, r2, #6
 801c5dc:	4293      	cmp	r3, r2
 801c5de:	d03c      	beq.n	801c65a <HAL_TIM_ConfigClockSource+0xe6>
 801c5e0:	2280      	movs	r2, #128	@ 0x80
 801c5e2:	0192      	lsls	r2, r2, #6
 801c5e4:	4293      	cmp	r3, r2
 801c5e6:	d900      	bls.n	801c5ea <HAL_TIM_ConfigClockSource+0x76>
 801c5e8:	e084      	b.n	801c6f4 <HAL_TIM_ConfigClockSource+0x180>
 801c5ea:	2280      	movs	r2, #128	@ 0x80
 801c5ec:	0152      	lsls	r2, r2, #5
 801c5ee:	4293      	cmp	r3, r2
 801c5f0:	d100      	bne.n	801c5f4 <HAL_TIM_ConfigClockSource+0x80>
 801c5f2:	e084      	b.n	801c6fe <HAL_TIM_ConfigClockSource+0x18a>
 801c5f4:	2280      	movs	r2, #128	@ 0x80
 801c5f6:	0152      	lsls	r2, r2, #5
 801c5f8:	4293      	cmp	r3, r2
 801c5fa:	d900      	bls.n	801c5fe <HAL_TIM_ConfigClockSource+0x8a>
 801c5fc:	e07a      	b.n	801c6f4 <HAL_TIM_ConfigClockSource+0x180>
 801c5fe:	2b70      	cmp	r3, #112	@ 0x70
 801c600:	d014      	beq.n	801c62c <HAL_TIM_ConfigClockSource+0xb8>
 801c602:	d900      	bls.n	801c606 <HAL_TIM_ConfigClockSource+0x92>
 801c604:	e076      	b.n	801c6f4 <HAL_TIM_ConfigClockSource+0x180>
 801c606:	2b60      	cmp	r3, #96	@ 0x60
 801c608:	d04b      	beq.n	801c6a2 <HAL_TIM_ConfigClockSource+0x12e>
 801c60a:	d900      	bls.n	801c60e <HAL_TIM_ConfigClockSource+0x9a>
 801c60c:	e072      	b.n	801c6f4 <HAL_TIM_ConfigClockSource+0x180>
 801c60e:	2b50      	cmp	r3, #80	@ 0x50
 801c610:	d037      	beq.n	801c682 <HAL_TIM_ConfigClockSource+0x10e>
 801c612:	d900      	bls.n	801c616 <HAL_TIM_ConfigClockSource+0xa2>
 801c614:	e06e      	b.n	801c6f4 <HAL_TIM_ConfigClockSource+0x180>
 801c616:	2b40      	cmp	r3, #64	@ 0x40
 801c618:	d053      	beq.n	801c6c2 <HAL_TIM_ConfigClockSource+0x14e>
 801c61a:	d86b      	bhi.n	801c6f4 <HAL_TIM_ConfigClockSource+0x180>
 801c61c:	2b20      	cmp	r3, #32
 801c61e:	d060      	beq.n	801c6e2 <HAL_TIM_ConfigClockSource+0x16e>
 801c620:	d868      	bhi.n	801c6f4 <HAL_TIM_ConfigClockSource+0x180>
 801c622:	2b00      	cmp	r3, #0
 801c624:	d05d      	beq.n	801c6e2 <HAL_TIM_ConfigClockSource+0x16e>
 801c626:	2b10      	cmp	r3, #16
 801c628:	d05b      	beq.n	801c6e2 <HAL_TIM_ConfigClockSource+0x16e>
 801c62a:	e063      	b.n	801c6f4 <HAL_TIM_ConfigClockSource+0x180>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801c62c:	687b      	ldr	r3, [r7, #4]
 801c62e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801c630:	683b      	ldr	r3, [r7, #0]
 801c632:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801c634:	683b      	ldr	r3, [r7, #0]
 801c636:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801c638:	683b      	ldr	r3, [r7, #0]
 801c63a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801c63c:	f000 fd18 	bl	801d070 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 801c640:	687b      	ldr	r3, [r7, #4]
 801c642:	681b      	ldr	r3, [r3, #0]
 801c644:	689b      	ldr	r3, [r3, #8]
 801c646:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801c648:	68bb      	ldr	r3, [r7, #8]
 801c64a:	2277      	movs	r2, #119	@ 0x77
 801c64c:	4313      	orrs	r3, r2
 801c64e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 801c650:	687b      	ldr	r3, [r7, #4]
 801c652:	681b      	ldr	r3, [r3, #0]
 801c654:	68ba      	ldr	r2, [r7, #8]
 801c656:	609a      	str	r2, [r3, #8]
      break;
 801c658:	e052      	b.n	801c700 <HAL_TIM_ConfigClockSource+0x18c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801c65a:	687b      	ldr	r3, [r7, #4]
 801c65c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801c65e:	683b      	ldr	r3, [r7, #0]
 801c660:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801c662:	683b      	ldr	r3, [r7, #0]
 801c664:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801c666:	683b      	ldr	r3, [r7, #0]
 801c668:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801c66a:	f000 fd01 	bl	801d070 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 801c66e:	687b      	ldr	r3, [r7, #4]
 801c670:	681b      	ldr	r3, [r3, #0]
 801c672:	689a      	ldr	r2, [r3, #8]
 801c674:	687b      	ldr	r3, [r7, #4]
 801c676:	681b      	ldr	r3, [r3, #0]
 801c678:	2180      	movs	r1, #128	@ 0x80
 801c67a:	01c9      	lsls	r1, r1, #7
 801c67c:	430a      	orrs	r2, r1
 801c67e:	609a      	str	r2, [r3, #8]
      break;
 801c680:	e03e      	b.n	801c700 <HAL_TIM_ConfigClockSource+0x18c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801c682:	687b      	ldr	r3, [r7, #4]
 801c684:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801c686:	683b      	ldr	r3, [r7, #0]
 801c688:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801c68a:	683b      	ldr	r3, [r7, #0]
 801c68c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801c68e:	001a      	movs	r2, r3
 801c690:	f000 fc72 	bl	801cf78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 801c694:	687b      	ldr	r3, [r7, #4]
 801c696:	681b      	ldr	r3, [r3, #0]
 801c698:	2150      	movs	r1, #80	@ 0x50
 801c69a:	0018      	movs	r0, r3
 801c69c:	f000 fccc 	bl	801d038 <TIM_ITRx_SetConfig>
      break;
 801c6a0:	e02e      	b.n	801c700 <HAL_TIM_ConfigClockSource+0x18c>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 801c6a2:	687b      	ldr	r3, [r7, #4]
 801c6a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801c6a6:	683b      	ldr	r3, [r7, #0]
 801c6a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801c6aa:	683b      	ldr	r3, [r7, #0]
 801c6ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 801c6ae:	001a      	movs	r2, r3
 801c6b0:	f000 fc90 	bl	801cfd4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 801c6b4:	687b      	ldr	r3, [r7, #4]
 801c6b6:	681b      	ldr	r3, [r3, #0]
 801c6b8:	2160      	movs	r1, #96	@ 0x60
 801c6ba:	0018      	movs	r0, r3
 801c6bc:	f000 fcbc 	bl	801d038 <TIM_ITRx_SetConfig>
      break;
 801c6c0:	e01e      	b.n	801c700 <HAL_TIM_ConfigClockSource+0x18c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801c6c2:	687b      	ldr	r3, [r7, #4]
 801c6c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801c6c6:	683b      	ldr	r3, [r7, #0]
 801c6c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801c6ca:	683b      	ldr	r3, [r7, #0]
 801c6cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801c6ce:	001a      	movs	r2, r3
 801c6d0:	f000 fc52 	bl	801cf78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 801c6d4:	687b      	ldr	r3, [r7, #4]
 801c6d6:	681b      	ldr	r3, [r3, #0]
 801c6d8:	2140      	movs	r1, #64	@ 0x40
 801c6da:	0018      	movs	r0, r3
 801c6dc:	f000 fcac 	bl	801d038 <TIM_ITRx_SetConfig>
      break;
 801c6e0:	e00e      	b.n	801c700 <HAL_TIM_ConfigClockSource+0x18c>
    case TIM_CLOCKSOURCE_ITR7:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 801c6e2:	687b      	ldr	r3, [r7, #4]
 801c6e4:	681a      	ldr	r2, [r3, #0]
 801c6e6:	683b      	ldr	r3, [r7, #0]
 801c6e8:	681b      	ldr	r3, [r3, #0]
 801c6ea:	0019      	movs	r1, r3
 801c6ec:	0010      	movs	r0, r2
 801c6ee:	f000 fca3 	bl	801d038 <TIM_ITRx_SetConfig>
      break;
 801c6f2:	e005      	b.n	801c700 <HAL_TIM_ConfigClockSource+0x18c>
    }

    default:
      status = HAL_ERROR;
 801c6f4:	230f      	movs	r3, #15
 801c6f6:	18fb      	adds	r3, r7, r3
 801c6f8:	2201      	movs	r2, #1
 801c6fa:	701a      	strb	r2, [r3, #0]
      break;
 801c6fc:	e000      	b.n	801c700 <HAL_TIM_ConfigClockSource+0x18c>
      break;
 801c6fe:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 801c700:	687b      	ldr	r3, [r7, #4]
 801c702:	223d      	movs	r2, #61	@ 0x3d
 801c704:	2101      	movs	r1, #1
 801c706:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 801c708:	687b      	ldr	r3, [r7, #4]
 801c70a:	223c      	movs	r2, #60	@ 0x3c
 801c70c:	2100      	movs	r1, #0
 801c70e:	5499      	strb	r1, [r3, r2]

  return status;
 801c710:	230f      	movs	r3, #15
 801c712:	18fb      	adds	r3, r7, r3
 801c714:	781b      	ldrb	r3, [r3, #0]
}
 801c716:	0018      	movs	r0, r3
 801c718:	46bd      	mov	sp, r7
 801c71a:	b004      	add	sp, #16
 801c71c:	bd80      	pop	{r7, pc}
 801c71e:	46c0      	nop			@ (mov r8, r8)
 801c720:	ffceff88 	.word	0xffceff88
 801c724:	ffff00ff 	.word	0xffff00ff
 801c728:	00100030 	.word	0x00100030

0801c72c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 801c72c:	b580      	push	{r7, lr}
 801c72e:	b082      	sub	sp, #8
 801c730:	af00      	add	r7, sp, #0
 801c732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 801c734:	46c0      	nop			@ (mov r8, r8)
 801c736:	46bd      	mov	sp, r7
 801c738:	b002      	add	sp, #8
 801c73a:	bd80      	pop	{r7, pc}

0801c73c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 801c73c:	b580      	push	{r7, lr}
 801c73e:	b082      	sub	sp, #8
 801c740:	af00      	add	r7, sp, #0
 801c742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 801c744:	46c0      	nop			@ (mov r8, r8)
 801c746:	46bd      	mov	sp, r7
 801c748:	b002      	add	sp, #8
 801c74a:	bd80      	pop	{r7, pc}

0801c74c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 801c74c:	b580      	push	{r7, lr}
 801c74e:	b082      	sub	sp, #8
 801c750:	af00      	add	r7, sp, #0
 801c752:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 801c754:	46c0      	nop			@ (mov r8, r8)
 801c756:	46bd      	mov	sp, r7
 801c758:	b002      	add	sp, #8
 801c75a:	bd80      	pop	{r7, pc}

0801c75c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 801c75c:	b580      	push	{r7, lr}
 801c75e:	b082      	sub	sp, #8
 801c760:	af00      	add	r7, sp, #0
 801c762:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 801c764:	46c0      	nop			@ (mov r8, r8)
 801c766:	46bd      	mov	sp, r7
 801c768:	b002      	add	sp, #8
 801c76a:	bd80      	pop	{r7, pc}

0801c76c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 801c76c:	b580      	push	{r7, lr}
 801c76e:	b082      	sub	sp, #8
 801c770:	af00      	add	r7, sp, #0
 801c772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 801c774:	46c0      	nop			@ (mov r8, r8)
 801c776:	46bd      	mov	sp, r7
 801c778:	b002      	add	sp, #8
 801c77a:	bd80      	pop	{r7, pc}

0801c77c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 801c77c:	b580      	push	{r7, lr}
 801c77e:	b082      	sub	sp, #8
 801c780:	af00      	add	r7, sp, #0
 801c782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 801c784:	46c0      	nop			@ (mov r8, r8)
 801c786:	46bd      	mov	sp, r7
 801c788:	b002      	add	sp, #8
 801c78a:	bd80      	pop	{r7, pc}

0801c78c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 801c78c:	b580      	push	{r7, lr}
 801c78e:	b082      	sub	sp, #8
 801c790:	af00      	add	r7, sp, #0
 801c792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 801c794:	46c0      	nop			@ (mov r8, r8)
 801c796:	46bd      	mov	sp, r7
 801c798:	b002      	add	sp, #8
 801c79a:	bd80      	pop	{r7, pc}

0801c79c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 801c79c:	b580      	push	{r7, lr}
 801c79e:	b084      	sub	sp, #16
 801c7a0:	af00      	add	r7, sp, #0
 801c7a2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801c7a4:	687b      	ldr	r3, [r7, #4]
 801c7a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c7a8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 801c7aa:	68fb      	ldr	r3, [r7, #12]
 801c7ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c7ae:	687a      	ldr	r2, [r7, #4]
 801c7b0:	429a      	cmp	r2, r3
 801c7b2:	d107      	bne.n	801c7c4 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801c7b4:	68fb      	ldr	r3, [r7, #12]
 801c7b6:	2201      	movs	r2, #1
 801c7b8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 801c7ba:	68fb      	ldr	r3, [r7, #12]
 801c7bc:	223e      	movs	r2, #62	@ 0x3e
 801c7be:	2101      	movs	r1, #1
 801c7c0:	5499      	strb	r1, [r3, r2]
 801c7c2:	e02a      	b.n	801c81a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 801c7c4:	68fb      	ldr	r3, [r7, #12]
 801c7c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c7c8:	687a      	ldr	r2, [r7, #4]
 801c7ca:	429a      	cmp	r2, r3
 801c7cc:	d107      	bne.n	801c7de <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801c7ce:	68fb      	ldr	r3, [r7, #12]
 801c7d0:	2202      	movs	r2, #2
 801c7d2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 801c7d4:	68fb      	ldr	r3, [r7, #12]
 801c7d6:	223f      	movs	r2, #63	@ 0x3f
 801c7d8:	2101      	movs	r1, #1
 801c7da:	5499      	strb	r1, [r3, r2]
 801c7dc:	e01d      	b.n	801c81a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 801c7de:	68fb      	ldr	r3, [r7, #12]
 801c7e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c7e2:	687a      	ldr	r2, [r7, #4]
 801c7e4:	429a      	cmp	r2, r3
 801c7e6:	d107      	bne.n	801c7f8 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801c7e8:	68fb      	ldr	r3, [r7, #12]
 801c7ea:	2204      	movs	r2, #4
 801c7ec:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 801c7ee:	68fb      	ldr	r3, [r7, #12]
 801c7f0:	2240      	movs	r2, #64	@ 0x40
 801c7f2:	2101      	movs	r1, #1
 801c7f4:	5499      	strb	r1, [r3, r2]
 801c7f6:	e010      	b.n	801c81a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 801c7f8:	68fb      	ldr	r3, [r7, #12]
 801c7fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801c7fc:	687a      	ldr	r2, [r7, #4]
 801c7fe:	429a      	cmp	r2, r3
 801c800:	d107      	bne.n	801c812 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801c802:	68fb      	ldr	r3, [r7, #12]
 801c804:	2208      	movs	r2, #8
 801c806:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 801c808:	68fb      	ldr	r3, [r7, #12]
 801c80a:	2241      	movs	r2, #65	@ 0x41
 801c80c:	2101      	movs	r1, #1
 801c80e:	5499      	strb	r1, [r3, r2]
 801c810:	e003      	b.n	801c81a <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 801c812:	68fb      	ldr	r3, [r7, #12]
 801c814:	223d      	movs	r2, #61	@ 0x3d
 801c816:	2101      	movs	r1, #1
 801c818:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 801c81a:	68fb      	ldr	r3, [r7, #12]
 801c81c:	0018      	movs	r0, r3
 801c81e:	f7ff ffb5 	bl	801c78c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801c822:	68fb      	ldr	r3, [r7, #12]
 801c824:	2200      	movs	r2, #0
 801c826:	771a      	strb	r2, [r3, #28]
}
 801c828:	46c0      	nop			@ (mov r8, r8)
 801c82a:	46bd      	mov	sp, r7
 801c82c:	b004      	add	sp, #16
 801c82e:	bd80      	pop	{r7, pc}

0801c830 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 801c830:	b580      	push	{r7, lr}
 801c832:	b084      	sub	sp, #16
 801c834:	af00      	add	r7, sp, #0
 801c836:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801c838:	687b      	ldr	r3, [r7, #4]
 801c83a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c83c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 801c83e:	68fb      	ldr	r3, [r7, #12]
 801c840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c842:	687a      	ldr	r2, [r7, #4]
 801c844:	429a      	cmp	r2, r3
 801c846:	d10b      	bne.n	801c860 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801c848:	68fb      	ldr	r3, [r7, #12]
 801c84a:	2201      	movs	r2, #1
 801c84c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 801c84e:	687b      	ldr	r3, [r7, #4]
 801c850:	69db      	ldr	r3, [r3, #28]
 801c852:	2b00      	cmp	r3, #0
 801c854:	d136      	bne.n	801c8c4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 801c856:	68fb      	ldr	r3, [r7, #12]
 801c858:	223e      	movs	r2, #62	@ 0x3e
 801c85a:	2101      	movs	r1, #1
 801c85c:	5499      	strb	r1, [r3, r2]
 801c85e:	e031      	b.n	801c8c4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 801c860:	68fb      	ldr	r3, [r7, #12]
 801c862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c864:	687a      	ldr	r2, [r7, #4]
 801c866:	429a      	cmp	r2, r3
 801c868:	d10b      	bne.n	801c882 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801c86a:	68fb      	ldr	r3, [r7, #12]
 801c86c:	2202      	movs	r2, #2
 801c86e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 801c870:	687b      	ldr	r3, [r7, #4]
 801c872:	69db      	ldr	r3, [r3, #28]
 801c874:	2b00      	cmp	r3, #0
 801c876:	d125      	bne.n	801c8c4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 801c878:	68fb      	ldr	r3, [r7, #12]
 801c87a:	223f      	movs	r2, #63	@ 0x3f
 801c87c:	2101      	movs	r1, #1
 801c87e:	5499      	strb	r1, [r3, r2]
 801c880:	e020      	b.n	801c8c4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 801c882:	68fb      	ldr	r3, [r7, #12]
 801c884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c886:	687a      	ldr	r2, [r7, #4]
 801c888:	429a      	cmp	r2, r3
 801c88a:	d10b      	bne.n	801c8a4 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801c88c:	68fb      	ldr	r3, [r7, #12]
 801c88e:	2204      	movs	r2, #4
 801c890:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 801c892:	687b      	ldr	r3, [r7, #4]
 801c894:	69db      	ldr	r3, [r3, #28]
 801c896:	2b00      	cmp	r3, #0
 801c898:	d114      	bne.n	801c8c4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 801c89a:	68fb      	ldr	r3, [r7, #12]
 801c89c:	2240      	movs	r2, #64	@ 0x40
 801c89e:	2101      	movs	r1, #1
 801c8a0:	5499      	strb	r1, [r3, r2]
 801c8a2:	e00f      	b.n	801c8c4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 801c8a4:	68fb      	ldr	r3, [r7, #12]
 801c8a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801c8a8:	687a      	ldr	r2, [r7, #4]
 801c8aa:	429a      	cmp	r2, r3
 801c8ac:	d10a      	bne.n	801c8c4 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801c8ae:	68fb      	ldr	r3, [r7, #12]
 801c8b0:	2208      	movs	r2, #8
 801c8b2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 801c8b4:	687b      	ldr	r3, [r7, #4]
 801c8b6:	69db      	ldr	r3, [r3, #28]
 801c8b8:	2b00      	cmp	r3, #0
 801c8ba:	d103      	bne.n	801c8c4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 801c8bc:	68fb      	ldr	r3, [r7, #12]
 801c8be:	2241      	movs	r2, #65	@ 0x41
 801c8c0:	2101      	movs	r1, #1
 801c8c2:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 801c8c4:	68fb      	ldr	r3, [r7, #12]
 801c8c6:	0018      	movs	r0, r3
 801c8c8:	f7ff ff48 	bl	801c75c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801c8cc:	68fb      	ldr	r3, [r7, #12]
 801c8ce:	2200      	movs	r2, #0
 801c8d0:	771a      	strb	r2, [r3, #28]
}
 801c8d2:	46c0      	nop			@ (mov r8, r8)
 801c8d4:	46bd      	mov	sp, r7
 801c8d6:	b004      	add	sp, #16
 801c8d8:	bd80      	pop	{r7, pc}

0801c8da <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 801c8da:	b580      	push	{r7, lr}
 801c8dc:	b084      	sub	sp, #16
 801c8de:	af00      	add	r7, sp, #0
 801c8e0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801c8e2:	687b      	ldr	r3, [r7, #4]
 801c8e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c8e6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 801c8e8:	68fb      	ldr	r3, [r7, #12]
 801c8ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c8ec:	687a      	ldr	r2, [r7, #4]
 801c8ee:	429a      	cmp	r2, r3
 801c8f0:	d103      	bne.n	801c8fa <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801c8f2:	68fb      	ldr	r3, [r7, #12]
 801c8f4:	2201      	movs	r2, #1
 801c8f6:	771a      	strb	r2, [r3, #28]
 801c8f8:	e019      	b.n	801c92e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 801c8fa:	68fb      	ldr	r3, [r7, #12]
 801c8fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c8fe:	687a      	ldr	r2, [r7, #4]
 801c900:	429a      	cmp	r2, r3
 801c902:	d103      	bne.n	801c90c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801c904:	68fb      	ldr	r3, [r7, #12]
 801c906:	2202      	movs	r2, #2
 801c908:	771a      	strb	r2, [r3, #28]
 801c90a:	e010      	b.n	801c92e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 801c90c:	68fb      	ldr	r3, [r7, #12]
 801c90e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c910:	687a      	ldr	r2, [r7, #4]
 801c912:	429a      	cmp	r2, r3
 801c914:	d103      	bne.n	801c91e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801c916:	68fb      	ldr	r3, [r7, #12]
 801c918:	2204      	movs	r2, #4
 801c91a:	771a      	strb	r2, [r3, #28]
 801c91c:	e007      	b.n	801c92e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 801c91e:	68fb      	ldr	r3, [r7, #12]
 801c920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801c922:	687a      	ldr	r2, [r7, #4]
 801c924:	429a      	cmp	r2, r3
 801c926:	d102      	bne.n	801c92e <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801c928:	68fb      	ldr	r3, [r7, #12]
 801c92a:	2208      	movs	r2, #8
 801c92c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 801c92e:	68fb      	ldr	r3, [r7, #12]
 801c930:	0018      	movs	r0, r3
 801c932:	f7ff ff1b 	bl	801c76c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801c936:	68fb      	ldr	r3, [r7, #12]
 801c938:	2200      	movs	r2, #0
 801c93a:	771a      	strb	r2, [r3, #28]
}
 801c93c:	46c0      	nop			@ (mov r8, r8)
 801c93e:	46bd      	mov	sp, r7
 801c940:	b004      	add	sp, #16
 801c942:	bd80      	pop	{r7, pc}

0801c944 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 801c944:	b580      	push	{r7, lr}
 801c946:	b084      	sub	sp, #16
 801c948:	af00      	add	r7, sp, #0
 801c94a:	6078      	str	r0, [r7, #4]
 801c94c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801c94e:	687b      	ldr	r3, [r7, #4]
 801c950:	681b      	ldr	r3, [r3, #0]
 801c952:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801c954:	687b      	ldr	r3, [r7, #4]
 801c956:	4a35      	ldr	r2, [pc, #212]	@ (801ca2c <TIM_Base_SetConfig+0xe8>)
 801c958:	4293      	cmp	r3, r2
 801c95a:	d008      	beq.n	801c96e <TIM_Base_SetConfig+0x2a>
 801c95c:	687a      	ldr	r2, [r7, #4]
 801c95e:	2380      	movs	r3, #128	@ 0x80
 801c960:	05db      	lsls	r3, r3, #23
 801c962:	429a      	cmp	r2, r3
 801c964:	d003      	beq.n	801c96e <TIM_Base_SetConfig+0x2a>
 801c966:	687b      	ldr	r3, [r7, #4]
 801c968:	4a31      	ldr	r2, [pc, #196]	@ (801ca30 <TIM_Base_SetConfig+0xec>)
 801c96a:	4293      	cmp	r3, r2
 801c96c:	d108      	bne.n	801c980 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801c96e:	68fb      	ldr	r3, [r7, #12]
 801c970:	2270      	movs	r2, #112	@ 0x70
 801c972:	4393      	bics	r3, r2
 801c974:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 801c976:	683b      	ldr	r3, [r7, #0]
 801c978:	685b      	ldr	r3, [r3, #4]
 801c97a:	68fa      	ldr	r2, [r7, #12]
 801c97c:	4313      	orrs	r3, r2
 801c97e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801c980:	687b      	ldr	r3, [r7, #4]
 801c982:	4a2a      	ldr	r2, [pc, #168]	@ (801ca2c <TIM_Base_SetConfig+0xe8>)
 801c984:	4293      	cmp	r3, r2
 801c986:	d010      	beq.n	801c9aa <TIM_Base_SetConfig+0x66>
 801c988:	687a      	ldr	r2, [r7, #4]
 801c98a:	2380      	movs	r3, #128	@ 0x80
 801c98c:	05db      	lsls	r3, r3, #23
 801c98e:	429a      	cmp	r2, r3
 801c990:	d00b      	beq.n	801c9aa <TIM_Base_SetConfig+0x66>
 801c992:	687b      	ldr	r3, [r7, #4]
 801c994:	4a26      	ldr	r2, [pc, #152]	@ (801ca30 <TIM_Base_SetConfig+0xec>)
 801c996:	4293      	cmp	r3, r2
 801c998:	d007      	beq.n	801c9aa <TIM_Base_SetConfig+0x66>
 801c99a:	687b      	ldr	r3, [r7, #4]
 801c99c:	4a25      	ldr	r2, [pc, #148]	@ (801ca34 <TIM_Base_SetConfig+0xf0>)
 801c99e:	4293      	cmp	r3, r2
 801c9a0:	d003      	beq.n	801c9aa <TIM_Base_SetConfig+0x66>
 801c9a2:	687b      	ldr	r3, [r7, #4]
 801c9a4:	4a24      	ldr	r2, [pc, #144]	@ (801ca38 <TIM_Base_SetConfig+0xf4>)
 801c9a6:	4293      	cmp	r3, r2
 801c9a8:	d108      	bne.n	801c9bc <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801c9aa:	68fb      	ldr	r3, [r7, #12]
 801c9ac:	4a23      	ldr	r2, [pc, #140]	@ (801ca3c <TIM_Base_SetConfig+0xf8>)
 801c9ae:	4013      	ands	r3, r2
 801c9b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801c9b2:	683b      	ldr	r3, [r7, #0]
 801c9b4:	68db      	ldr	r3, [r3, #12]
 801c9b6:	68fa      	ldr	r2, [r7, #12]
 801c9b8:	4313      	orrs	r3, r2
 801c9ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801c9bc:	68fb      	ldr	r3, [r7, #12]
 801c9be:	2280      	movs	r2, #128	@ 0x80
 801c9c0:	4393      	bics	r3, r2
 801c9c2:	001a      	movs	r2, r3
 801c9c4:	683b      	ldr	r3, [r7, #0]
 801c9c6:	695b      	ldr	r3, [r3, #20]
 801c9c8:	4313      	orrs	r3, r2
 801c9ca:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801c9cc:	687b      	ldr	r3, [r7, #4]
 801c9ce:	68fa      	ldr	r2, [r7, #12]
 801c9d0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801c9d2:	683b      	ldr	r3, [r7, #0]
 801c9d4:	689a      	ldr	r2, [r3, #8]
 801c9d6:	687b      	ldr	r3, [r7, #4]
 801c9d8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 801c9da:	683b      	ldr	r3, [r7, #0]
 801c9dc:	681a      	ldr	r2, [r3, #0]
 801c9de:	687b      	ldr	r3, [r7, #4]
 801c9e0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801c9e2:	687b      	ldr	r3, [r7, #4]
 801c9e4:	4a11      	ldr	r2, [pc, #68]	@ (801ca2c <TIM_Base_SetConfig+0xe8>)
 801c9e6:	4293      	cmp	r3, r2
 801c9e8:	d007      	beq.n	801c9fa <TIM_Base_SetConfig+0xb6>
 801c9ea:	687b      	ldr	r3, [r7, #4]
 801c9ec:	4a11      	ldr	r2, [pc, #68]	@ (801ca34 <TIM_Base_SetConfig+0xf0>)
 801c9ee:	4293      	cmp	r3, r2
 801c9f0:	d003      	beq.n	801c9fa <TIM_Base_SetConfig+0xb6>
 801c9f2:	687b      	ldr	r3, [r7, #4]
 801c9f4:	4a10      	ldr	r2, [pc, #64]	@ (801ca38 <TIM_Base_SetConfig+0xf4>)
 801c9f6:	4293      	cmp	r3, r2
 801c9f8:	d103      	bne.n	801ca02 <TIM_Base_SetConfig+0xbe>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 801c9fa:	683b      	ldr	r3, [r7, #0]
 801c9fc:	691a      	ldr	r2, [r3, #16]
 801c9fe:	687b      	ldr	r3, [r7, #4]
 801ca00:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801ca02:	687b      	ldr	r3, [r7, #4]
 801ca04:	2201      	movs	r2, #1
 801ca06:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 801ca08:	687b      	ldr	r3, [r7, #4]
 801ca0a:	691b      	ldr	r3, [r3, #16]
 801ca0c:	2201      	movs	r2, #1
 801ca0e:	4013      	ands	r3, r2
 801ca10:	2b01      	cmp	r3, #1
 801ca12:	d106      	bne.n	801ca22 <TIM_Base_SetConfig+0xde>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 801ca14:	687b      	ldr	r3, [r7, #4]
 801ca16:	691b      	ldr	r3, [r3, #16]
 801ca18:	2201      	movs	r2, #1
 801ca1a:	4393      	bics	r3, r2
 801ca1c:	001a      	movs	r2, r3
 801ca1e:	687b      	ldr	r3, [r7, #4]
 801ca20:	611a      	str	r2, [r3, #16]
  }
}
 801ca22:	46c0      	nop			@ (mov r8, r8)
 801ca24:	46bd      	mov	sp, r7
 801ca26:	b004      	add	sp, #16
 801ca28:	bd80      	pop	{r7, pc}
 801ca2a:	46c0      	nop			@ (mov r8, r8)
 801ca2c:	40012c00 	.word	0x40012c00
 801ca30:	40000400 	.word	0x40000400
 801ca34:	40014000 	.word	0x40014000
 801ca38:	40014400 	.word	0x40014400
 801ca3c:	fffffcff 	.word	0xfffffcff

0801ca40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801ca40:	b580      	push	{r7, lr}
 801ca42:	b086      	sub	sp, #24
 801ca44:	af00      	add	r7, sp, #0
 801ca46:	6078      	str	r0, [r7, #4]
 801ca48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801ca4a:	687b      	ldr	r3, [r7, #4]
 801ca4c:	6a1b      	ldr	r3, [r3, #32]
 801ca4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801ca50:	687b      	ldr	r3, [r7, #4]
 801ca52:	6a1b      	ldr	r3, [r3, #32]
 801ca54:	2201      	movs	r2, #1
 801ca56:	4393      	bics	r3, r2
 801ca58:	001a      	movs	r2, r3
 801ca5a:	687b      	ldr	r3, [r7, #4]
 801ca5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801ca5e:	687b      	ldr	r3, [r7, #4]
 801ca60:	685b      	ldr	r3, [r3, #4]
 801ca62:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801ca64:	687b      	ldr	r3, [r7, #4]
 801ca66:	699b      	ldr	r3, [r3, #24]
 801ca68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 801ca6a:	68fb      	ldr	r3, [r7, #12]
 801ca6c:	4a2e      	ldr	r2, [pc, #184]	@ (801cb28 <TIM_OC1_SetConfig+0xe8>)
 801ca6e:	4013      	ands	r3, r2
 801ca70:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 801ca72:	68fb      	ldr	r3, [r7, #12]
 801ca74:	2203      	movs	r2, #3
 801ca76:	4393      	bics	r3, r2
 801ca78:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801ca7a:	683b      	ldr	r3, [r7, #0]
 801ca7c:	681b      	ldr	r3, [r3, #0]
 801ca7e:	68fa      	ldr	r2, [r7, #12]
 801ca80:	4313      	orrs	r3, r2
 801ca82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 801ca84:	697b      	ldr	r3, [r7, #20]
 801ca86:	2202      	movs	r2, #2
 801ca88:	4393      	bics	r3, r2
 801ca8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 801ca8c:	683b      	ldr	r3, [r7, #0]
 801ca8e:	689b      	ldr	r3, [r3, #8]
 801ca90:	697a      	ldr	r2, [r7, #20]
 801ca92:	4313      	orrs	r3, r2
 801ca94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 801ca96:	687b      	ldr	r3, [r7, #4]
 801ca98:	4a24      	ldr	r2, [pc, #144]	@ (801cb2c <TIM_OC1_SetConfig+0xec>)
 801ca9a:	4293      	cmp	r3, r2
 801ca9c:	d007      	beq.n	801caae <TIM_OC1_SetConfig+0x6e>
 801ca9e:	687b      	ldr	r3, [r7, #4]
 801caa0:	4a23      	ldr	r2, [pc, #140]	@ (801cb30 <TIM_OC1_SetConfig+0xf0>)
 801caa2:	4293      	cmp	r3, r2
 801caa4:	d003      	beq.n	801caae <TIM_OC1_SetConfig+0x6e>
 801caa6:	687b      	ldr	r3, [r7, #4]
 801caa8:	4a22      	ldr	r2, [pc, #136]	@ (801cb34 <TIM_OC1_SetConfig+0xf4>)
 801caaa:	4293      	cmp	r3, r2
 801caac:	d10c      	bne.n	801cac8 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 801caae:	697b      	ldr	r3, [r7, #20]
 801cab0:	2208      	movs	r2, #8
 801cab2:	4393      	bics	r3, r2
 801cab4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 801cab6:	683b      	ldr	r3, [r7, #0]
 801cab8:	68db      	ldr	r3, [r3, #12]
 801caba:	697a      	ldr	r2, [r7, #20]
 801cabc:	4313      	orrs	r3, r2
 801cabe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 801cac0:	697b      	ldr	r3, [r7, #20]
 801cac2:	2204      	movs	r2, #4
 801cac4:	4393      	bics	r3, r2
 801cac6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801cac8:	687b      	ldr	r3, [r7, #4]
 801caca:	4a18      	ldr	r2, [pc, #96]	@ (801cb2c <TIM_OC1_SetConfig+0xec>)
 801cacc:	4293      	cmp	r3, r2
 801cace:	d007      	beq.n	801cae0 <TIM_OC1_SetConfig+0xa0>
 801cad0:	687b      	ldr	r3, [r7, #4]
 801cad2:	4a17      	ldr	r2, [pc, #92]	@ (801cb30 <TIM_OC1_SetConfig+0xf0>)
 801cad4:	4293      	cmp	r3, r2
 801cad6:	d003      	beq.n	801cae0 <TIM_OC1_SetConfig+0xa0>
 801cad8:	687b      	ldr	r3, [r7, #4]
 801cada:	4a16      	ldr	r2, [pc, #88]	@ (801cb34 <TIM_OC1_SetConfig+0xf4>)
 801cadc:	4293      	cmp	r3, r2
 801cade:	d111      	bne.n	801cb04 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 801cae0:	693b      	ldr	r3, [r7, #16]
 801cae2:	4a15      	ldr	r2, [pc, #84]	@ (801cb38 <TIM_OC1_SetConfig+0xf8>)
 801cae4:	4013      	ands	r3, r2
 801cae6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 801cae8:	693b      	ldr	r3, [r7, #16]
 801caea:	4a14      	ldr	r2, [pc, #80]	@ (801cb3c <TIM_OC1_SetConfig+0xfc>)
 801caec:	4013      	ands	r3, r2
 801caee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 801caf0:	683b      	ldr	r3, [r7, #0]
 801caf2:	695b      	ldr	r3, [r3, #20]
 801caf4:	693a      	ldr	r2, [r7, #16]
 801caf6:	4313      	orrs	r3, r2
 801caf8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 801cafa:	683b      	ldr	r3, [r7, #0]
 801cafc:	699b      	ldr	r3, [r3, #24]
 801cafe:	693a      	ldr	r2, [r7, #16]
 801cb00:	4313      	orrs	r3, r2
 801cb02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801cb04:	687b      	ldr	r3, [r7, #4]
 801cb06:	693a      	ldr	r2, [r7, #16]
 801cb08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801cb0a:	687b      	ldr	r3, [r7, #4]
 801cb0c:	68fa      	ldr	r2, [r7, #12]
 801cb0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801cb10:	683b      	ldr	r3, [r7, #0]
 801cb12:	685a      	ldr	r2, [r3, #4]
 801cb14:	687b      	ldr	r3, [r7, #4]
 801cb16:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801cb18:	687b      	ldr	r3, [r7, #4]
 801cb1a:	697a      	ldr	r2, [r7, #20]
 801cb1c:	621a      	str	r2, [r3, #32]
}
 801cb1e:	46c0      	nop			@ (mov r8, r8)
 801cb20:	46bd      	mov	sp, r7
 801cb22:	b006      	add	sp, #24
 801cb24:	bd80      	pop	{r7, pc}
 801cb26:	46c0      	nop			@ (mov r8, r8)
 801cb28:	fffeff8f 	.word	0xfffeff8f
 801cb2c:	40012c00 	.word	0x40012c00
 801cb30:	40014000 	.word	0x40014000
 801cb34:	40014400 	.word	0x40014400
 801cb38:	fffffeff 	.word	0xfffffeff
 801cb3c:	fffffdff 	.word	0xfffffdff

0801cb40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801cb40:	b580      	push	{r7, lr}
 801cb42:	b086      	sub	sp, #24
 801cb44:	af00      	add	r7, sp, #0
 801cb46:	6078      	str	r0, [r7, #4]
 801cb48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801cb4a:	687b      	ldr	r3, [r7, #4]
 801cb4c:	6a1b      	ldr	r3, [r3, #32]
 801cb4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801cb50:	687b      	ldr	r3, [r7, #4]
 801cb52:	6a1b      	ldr	r3, [r3, #32]
 801cb54:	2210      	movs	r2, #16
 801cb56:	4393      	bics	r3, r2
 801cb58:	001a      	movs	r2, r3
 801cb5a:	687b      	ldr	r3, [r7, #4]
 801cb5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801cb5e:	687b      	ldr	r3, [r7, #4]
 801cb60:	685b      	ldr	r3, [r3, #4]
 801cb62:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801cb64:	687b      	ldr	r3, [r7, #4]
 801cb66:	699b      	ldr	r3, [r3, #24]
 801cb68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 801cb6a:	68fb      	ldr	r3, [r7, #12]
 801cb6c:	4a2c      	ldr	r2, [pc, #176]	@ (801cc20 <TIM_OC2_SetConfig+0xe0>)
 801cb6e:	4013      	ands	r3, r2
 801cb70:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 801cb72:	68fb      	ldr	r3, [r7, #12]
 801cb74:	4a2b      	ldr	r2, [pc, #172]	@ (801cc24 <TIM_OC2_SetConfig+0xe4>)
 801cb76:	4013      	ands	r3, r2
 801cb78:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801cb7a:	683b      	ldr	r3, [r7, #0]
 801cb7c:	681b      	ldr	r3, [r3, #0]
 801cb7e:	021b      	lsls	r3, r3, #8
 801cb80:	68fa      	ldr	r2, [r7, #12]
 801cb82:	4313      	orrs	r3, r2
 801cb84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 801cb86:	697b      	ldr	r3, [r7, #20]
 801cb88:	2220      	movs	r2, #32
 801cb8a:	4393      	bics	r3, r2
 801cb8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 801cb8e:	683b      	ldr	r3, [r7, #0]
 801cb90:	689b      	ldr	r3, [r3, #8]
 801cb92:	011b      	lsls	r3, r3, #4
 801cb94:	697a      	ldr	r2, [r7, #20]
 801cb96:	4313      	orrs	r3, r2
 801cb98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 801cb9a:	687b      	ldr	r3, [r7, #4]
 801cb9c:	4a22      	ldr	r2, [pc, #136]	@ (801cc28 <TIM_OC2_SetConfig+0xe8>)
 801cb9e:	4293      	cmp	r3, r2
 801cba0:	d10d      	bne.n	801cbbe <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 801cba2:	697b      	ldr	r3, [r7, #20]
 801cba4:	2280      	movs	r2, #128	@ 0x80
 801cba6:	4393      	bics	r3, r2
 801cba8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 801cbaa:	683b      	ldr	r3, [r7, #0]
 801cbac:	68db      	ldr	r3, [r3, #12]
 801cbae:	011b      	lsls	r3, r3, #4
 801cbb0:	697a      	ldr	r2, [r7, #20]
 801cbb2:	4313      	orrs	r3, r2
 801cbb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 801cbb6:	697b      	ldr	r3, [r7, #20]
 801cbb8:	2240      	movs	r2, #64	@ 0x40
 801cbba:	4393      	bics	r3, r2
 801cbbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801cbbe:	687b      	ldr	r3, [r7, #4]
 801cbc0:	4a19      	ldr	r2, [pc, #100]	@ (801cc28 <TIM_OC2_SetConfig+0xe8>)
 801cbc2:	4293      	cmp	r3, r2
 801cbc4:	d007      	beq.n	801cbd6 <TIM_OC2_SetConfig+0x96>
 801cbc6:	687b      	ldr	r3, [r7, #4]
 801cbc8:	4a18      	ldr	r2, [pc, #96]	@ (801cc2c <TIM_OC2_SetConfig+0xec>)
 801cbca:	4293      	cmp	r3, r2
 801cbcc:	d003      	beq.n	801cbd6 <TIM_OC2_SetConfig+0x96>
 801cbce:	687b      	ldr	r3, [r7, #4]
 801cbd0:	4a17      	ldr	r2, [pc, #92]	@ (801cc30 <TIM_OC2_SetConfig+0xf0>)
 801cbd2:	4293      	cmp	r3, r2
 801cbd4:	d113      	bne.n	801cbfe <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 801cbd6:	693b      	ldr	r3, [r7, #16]
 801cbd8:	4a16      	ldr	r2, [pc, #88]	@ (801cc34 <TIM_OC2_SetConfig+0xf4>)
 801cbda:	4013      	ands	r3, r2
 801cbdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 801cbde:	693b      	ldr	r3, [r7, #16]
 801cbe0:	4a15      	ldr	r2, [pc, #84]	@ (801cc38 <TIM_OC2_SetConfig+0xf8>)
 801cbe2:	4013      	ands	r3, r2
 801cbe4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 801cbe6:	683b      	ldr	r3, [r7, #0]
 801cbe8:	695b      	ldr	r3, [r3, #20]
 801cbea:	009b      	lsls	r3, r3, #2
 801cbec:	693a      	ldr	r2, [r7, #16]
 801cbee:	4313      	orrs	r3, r2
 801cbf0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 801cbf2:	683b      	ldr	r3, [r7, #0]
 801cbf4:	699b      	ldr	r3, [r3, #24]
 801cbf6:	009b      	lsls	r3, r3, #2
 801cbf8:	693a      	ldr	r2, [r7, #16]
 801cbfa:	4313      	orrs	r3, r2
 801cbfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801cbfe:	687b      	ldr	r3, [r7, #4]
 801cc00:	693a      	ldr	r2, [r7, #16]
 801cc02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801cc04:	687b      	ldr	r3, [r7, #4]
 801cc06:	68fa      	ldr	r2, [r7, #12]
 801cc08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 801cc0a:	683b      	ldr	r3, [r7, #0]
 801cc0c:	685a      	ldr	r2, [r3, #4]
 801cc0e:	687b      	ldr	r3, [r7, #4]
 801cc10:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801cc12:	687b      	ldr	r3, [r7, #4]
 801cc14:	697a      	ldr	r2, [r7, #20]
 801cc16:	621a      	str	r2, [r3, #32]
}
 801cc18:	46c0      	nop			@ (mov r8, r8)
 801cc1a:	46bd      	mov	sp, r7
 801cc1c:	b006      	add	sp, #24
 801cc1e:	bd80      	pop	{r7, pc}
 801cc20:	feff8fff 	.word	0xfeff8fff
 801cc24:	fffffcff 	.word	0xfffffcff
 801cc28:	40012c00 	.word	0x40012c00
 801cc2c:	40014000 	.word	0x40014000
 801cc30:	40014400 	.word	0x40014400
 801cc34:	fffffbff 	.word	0xfffffbff
 801cc38:	fffff7ff 	.word	0xfffff7ff

0801cc3c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801cc3c:	b580      	push	{r7, lr}
 801cc3e:	b086      	sub	sp, #24
 801cc40:	af00      	add	r7, sp, #0
 801cc42:	6078      	str	r0, [r7, #4]
 801cc44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801cc46:	687b      	ldr	r3, [r7, #4]
 801cc48:	6a1b      	ldr	r3, [r3, #32]
 801cc4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 801cc4c:	687b      	ldr	r3, [r7, #4]
 801cc4e:	6a1b      	ldr	r3, [r3, #32]
 801cc50:	4a31      	ldr	r2, [pc, #196]	@ (801cd18 <TIM_OC3_SetConfig+0xdc>)
 801cc52:	401a      	ands	r2, r3
 801cc54:	687b      	ldr	r3, [r7, #4]
 801cc56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801cc58:	687b      	ldr	r3, [r7, #4]
 801cc5a:	685b      	ldr	r3, [r3, #4]
 801cc5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801cc5e:	687b      	ldr	r3, [r7, #4]
 801cc60:	69db      	ldr	r3, [r3, #28]
 801cc62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 801cc64:	68fb      	ldr	r3, [r7, #12]
 801cc66:	4a2d      	ldr	r2, [pc, #180]	@ (801cd1c <TIM_OC3_SetConfig+0xe0>)
 801cc68:	4013      	ands	r3, r2
 801cc6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 801cc6c:	68fb      	ldr	r3, [r7, #12]
 801cc6e:	2203      	movs	r2, #3
 801cc70:	4393      	bics	r3, r2
 801cc72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801cc74:	683b      	ldr	r3, [r7, #0]
 801cc76:	681b      	ldr	r3, [r3, #0]
 801cc78:	68fa      	ldr	r2, [r7, #12]
 801cc7a:	4313      	orrs	r3, r2
 801cc7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 801cc7e:	697b      	ldr	r3, [r7, #20]
 801cc80:	4a27      	ldr	r2, [pc, #156]	@ (801cd20 <TIM_OC3_SetConfig+0xe4>)
 801cc82:	4013      	ands	r3, r2
 801cc84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 801cc86:	683b      	ldr	r3, [r7, #0]
 801cc88:	689b      	ldr	r3, [r3, #8]
 801cc8a:	021b      	lsls	r3, r3, #8
 801cc8c:	697a      	ldr	r2, [r7, #20]
 801cc8e:	4313      	orrs	r3, r2
 801cc90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 801cc92:	687b      	ldr	r3, [r7, #4]
 801cc94:	4a23      	ldr	r2, [pc, #140]	@ (801cd24 <TIM_OC3_SetConfig+0xe8>)
 801cc96:	4293      	cmp	r3, r2
 801cc98:	d10d      	bne.n	801ccb6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 801cc9a:	697b      	ldr	r3, [r7, #20]
 801cc9c:	4a22      	ldr	r2, [pc, #136]	@ (801cd28 <TIM_OC3_SetConfig+0xec>)
 801cc9e:	4013      	ands	r3, r2
 801cca0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 801cca2:	683b      	ldr	r3, [r7, #0]
 801cca4:	68db      	ldr	r3, [r3, #12]
 801cca6:	021b      	lsls	r3, r3, #8
 801cca8:	697a      	ldr	r2, [r7, #20]
 801ccaa:	4313      	orrs	r3, r2
 801ccac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 801ccae:	697b      	ldr	r3, [r7, #20]
 801ccb0:	4a1e      	ldr	r2, [pc, #120]	@ (801cd2c <TIM_OC3_SetConfig+0xf0>)
 801ccb2:	4013      	ands	r3, r2
 801ccb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801ccb6:	687b      	ldr	r3, [r7, #4]
 801ccb8:	4a1a      	ldr	r2, [pc, #104]	@ (801cd24 <TIM_OC3_SetConfig+0xe8>)
 801ccba:	4293      	cmp	r3, r2
 801ccbc:	d007      	beq.n	801ccce <TIM_OC3_SetConfig+0x92>
 801ccbe:	687b      	ldr	r3, [r7, #4]
 801ccc0:	4a1b      	ldr	r2, [pc, #108]	@ (801cd30 <TIM_OC3_SetConfig+0xf4>)
 801ccc2:	4293      	cmp	r3, r2
 801ccc4:	d003      	beq.n	801ccce <TIM_OC3_SetConfig+0x92>
 801ccc6:	687b      	ldr	r3, [r7, #4]
 801ccc8:	4a1a      	ldr	r2, [pc, #104]	@ (801cd34 <TIM_OC3_SetConfig+0xf8>)
 801ccca:	4293      	cmp	r3, r2
 801cccc:	d113      	bne.n	801ccf6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 801ccce:	693b      	ldr	r3, [r7, #16]
 801ccd0:	4a19      	ldr	r2, [pc, #100]	@ (801cd38 <TIM_OC3_SetConfig+0xfc>)
 801ccd2:	4013      	ands	r3, r2
 801ccd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 801ccd6:	693b      	ldr	r3, [r7, #16]
 801ccd8:	4a18      	ldr	r2, [pc, #96]	@ (801cd3c <TIM_OC3_SetConfig+0x100>)
 801ccda:	4013      	ands	r3, r2
 801ccdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 801ccde:	683b      	ldr	r3, [r7, #0]
 801cce0:	695b      	ldr	r3, [r3, #20]
 801cce2:	011b      	lsls	r3, r3, #4
 801cce4:	693a      	ldr	r2, [r7, #16]
 801cce6:	4313      	orrs	r3, r2
 801cce8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801ccea:	683b      	ldr	r3, [r7, #0]
 801ccec:	699b      	ldr	r3, [r3, #24]
 801ccee:	011b      	lsls	r3, r3, #4
 801ccf0:	693a      	ldr	r2, [r7, #16]
 801ccf2:	4313      	orrs	r3, r2
 801ccf4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801ccf6:	687b      	ldr	r3, [r7, #4]
 801ccf8:	693a      	ldr	r2, [r7, #16]
 801ccfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801ccfc:	687b      	ldr	r3, [r7, #4]
 801ccfe:	68fa      	ldr	r2, [r7, #12]
 801cd00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 801cd02:	683b      	ldr	r3, [r7, #0]
 801cd04:	685a      	ldr	r2, [r3, #4]
 801cd06:	687b      	ldr	r3, [r7, #4]
 801cd08:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801cd0a:	687b      	ldr	r3, [r7, #4]
 801cd0c:	697a      	ldr	r2, [r7, #20]
 801cd0e:	621a      	str	r2, [r3, #32]
}
 801cd10:	46c0      	nop			@ (mov r8, r8)
 801cd12:	46bd      	mov	sp, r7
 801cd14:	b006      	add	sp, #24
 801cd16:	bd80      	pop	{r7, pc}
 801cd18:	fffffeff 	.word	0xfffffeff
 801cd1c:	fffeff8f 	.word	0xfffeff8f
 801cd20:	fffffdff 	.word	0xfffffdff
 801cd24:	40012c00 	.word	0x40012c00
 801cd28:	fffff7ff 	.word	0xfffff7ff
 801cd2c:	fffffbff 	.word	0xfffffbff
 801cd30:	40014000 	.word	0x40014000
 801cd34:	40014400 	.word	0x40014400
 801cd38:	ffffefff 	.word	0xffffefff
 801cd3c:	ffffdfff 	.word	0xffffdfff

0801cd40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801cd40:	b580      	push	{r7, lr}
 801cd42:	b086      	sub	sp, #24
 801cd44:	af00      	add	r7, sp, #0
 801cd46:	6078      	str	r0, [r7, #4]
 801cd48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801cd4a:	687b      	ldr	r3, [r7, #4]
 801cd4c:	6a1b      	ldr	r3, [r3, #32]
 801cd4e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 801cd50:	687b      	ldr	r3, [r7, #4]
 801cd52:	6a1b      	ldr	r3, [r3, #32]
 801cd54:	4a24      	ldr	r2, [pc, #144]	@ (801cde8 <TIM_OC4_SetConfig+0xa8>)
 801cd56:	401a      	ands	r2, r3
 801cd58:	687b      	ldr	r3, [r7, #4]
 801cd5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801cd5c:	687b      	ldr	r3, [r7, #4]
 801cd5e:	685b      	ldr	r3, [r3, #4]
 801cd60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801cd62:	687b      	ldr	r3, [r7, #4]
 801cd64:	69db      	ldr	r3, [r3, #28]
 801cd66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 801cd68:	68fb      	ldr	r3, [r7, #12]
 801cd6a:	4a20      	ldr	r2, [pc, #128]	@ (801cdec <TIM_OC4_SetConfig+0xac>)
 801cd6c:	4013      	ands	r3, r2
 801cd6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 801cd70:	68fb      	ldr	r3, [r7, #12]
 801cd72:	4a1f      	ldr	r2, [pc, #124]	@ (801cdf0 <TIM_OC4_SetConfig+0xb0>)
 801cd74:	4013      	ands	r3, r2
 801cd76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801cd78:	683b      	ldr	r3, [r7, #0]
 801cd7a:	681b      	ldr	r3, [r3, #0]
 801cd7c:	021b      	lsls	r3, r3, #8
 801cd7e:	68fa      	ldr	r2, [r7, #12]
 801cd80:	4313      	orrs	r3, r2
 801cd82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 801cd84:	693b      	ldr	r3, [r7, #16]
 801cd86:	4a1b      	ldr	r2, [pc, #108]	@ (801cdf4 <TIM_OC4_SetConfig+0xb4>)
 801cd88:	4013      	ands	r3, r2
 801cd8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 801cd8c:	683b      	ldr	r3, [r7, #0]
 801cd8e:	689b      	ldr	r3, [r3, #8]
 801cd90:	031b      	lsls	r3, r3, #12
 801cd92:	693a      	ldr	r2, [r7, #16]
 801cd94:	4313      	orrs	r3, r2
 801cd96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801cd98:	687b      	ldr	r3, [r7, #4]
 801cd9a:	4a17      	ldr	r2, [pc, #92]	@ (801cdf8 <TIM_OC4_SetConfig+0xb8>)
 801cd9c:	4293      	cmp	r3, r2
 801cd9e:	d007      	beq.n	801cdb0 <TIM_OC4_SetConfig+0x70>
 801cda0:	687b      	ldr	r3, [r7, #4]
 801cda2:	4a16      	ldr	r2, [pc, #88]	@ (801cdfc <TIM_OC4_SetConfig+0xbc>)
 801cda4:	4293      	cmp	r3, r2
 801cda6:	d003      	beq.n	801cdb0 <TIM_OC4_SetConfig+0x70>
 801cda8:	687b      	ldr	r3, [r7, #4]
 801cdaa:	4a15      	ldr	r2, [pc, #84]	@ (801ce00 <TIM_OC4_SetConfig+0xc0>)
 801cdac:	4293      	cmp	r3, r2
 801cdae:	d109      	bne.n	801cdc4 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 801cdb0:	697b      	ldr	r3, [r7, #20]
 801cdb2:	4a14      	ldr	r2, [pc, #80]	@ (801ce04 <TIM_OC4_SetConfig+0xc4>)
 801cdb4:	4013      	ands	r3, r2
 801cdb6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 801cdb8:	683b      	ldr	r3, [r7, #0]
 801cdba:	695b      	ldr	r3, [r3, #20]
 801cdbc:	019b      	lsls	r3, r3, #6
 801cdbe:	697a      	ldr	r2, [r7, #20]
 801cdc0:	4313      	orrs	r3, r2
 801cdc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801cdc4:	687b      	ldr	r3, [r7, #4]
 801cdc6:	697a      	ldr	r2, [r7, #20]
 801cdc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801cdca:	687b      	ldr	r3, [r7, #4]
 801cdcc:	68fa      	ldr	r2, [r7, #12]
 801cdce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 801cdd0:	683b      	ldr	r3, [r7, #0]
 801cdd2:	685a      	ldr	r2, [r3, #4]
 801cdd4:	687b      	ldr	r3, [r7, #4]
 801cdd6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801cdd8:	687b      	ldr	r3, [r7, #4]
 801cdda:	693a      	ldr	r2, [r7, #16]
 801cddc:	621a      	str	r2, [r3, #32]
}
 801cdde:	46c0      	nop			@ (mov r8, r8)
 801cde0:	46bd      	mov	sp, r7
 801cde2:	b006      	add	sp, #24
 801cde4:	bd80      	pop	{r7, pc}
 801cde6:	46c0      	nop			@ (mov r8, r8)
 801cde8:	ffffefff 	.word	0xffffefff
 801cdec:	feff8fff 	.word	0xfeff8fff
 801cdf0:	fffffcff 	.word	0xfffffcff
 801cdf4:	ffffdfff 	.word	0xffffdfff
 801cdf8:	40012c00 	.word	0x40012c00
 801cdfc:	40014000 	.word	0x40014000
 801ce00:	40014400 	.word	0x40014400
 801ce04:	ffffbfff 	.word	0xffffbfff

0801ce08 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 801ce08:	b580      	push	{r7, lr}
 801ce0a:	b086      	sub	sp, #24
 801ce0c:	af00      	add	r7, sp, #0
 801ce0e:	6078      	str	r0, [r7, #4]
 801ce10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801ce12:	687b      	ldr	r3, [r7, #4]
 801ce14:	6a1b      	ldr	r3, [r3, #32]
 801ce16:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 801ce18:	687b      	ldr	r3, [r7, #4]
 801ce1a:	6a1b      	ldr	r3, [r3, #32]
 801ce1c:	4a21      	ldr	r2, [pc, #132]	@ (801cea4 <TIM_OC5_SetConfig+0x9c>)
 801ce1e:	401a      	ands	r2, r3
 801ce20:	687b      	ldr	r3, [r7, #4]
 801ce22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801ce24:	687b      	ldr	r3, [r7, #4]
 801ce26:	685b      	ldr	r3, [r3, #4]
 801ce28:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801ce2a:	687b      	ldr	r3, [r7, #4]
 801ce2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801ce2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 801ce30:	68fb      	ldr	r3, [r7, #12]
 801ce32:	4a1d      	ldr	r2, [pc, #116]	@ (801cea8 <TIM_OC5_SetConfig+0xa0>)
 801ce34:	4013      	ands	r3, r2
 801ce36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801ce38:	683b      	ldr	r3, [r7, #0]
 801ce3a:	681b      	ldr	r3, [r3, #0]
 801ce3c:	68fa      	ldr	r2, [r7, #12]
 801ce3e:	4313      	orrs	r3, r2
 801ce40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 801ce42:	693b      	ldr	r3, [r7, #16]
 801ce44:	4a19      	ldr	r2, [pc, #100]	@ (801ceac <TIM_OC5_SetConfig+0xa4>)
 801ce46:	4013      	ands	r3, r2
 801ce48:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 801ce4a:	683b      	ldr	r3, [r7, #0]
 801ce4c:	689b      	ldr	r3, [r3, #8]
 801ce4e:	041b      	lsls	r3, r3, #16
 801ce50:	693a      	ldr	r2, [r7, #16]
 801ce52:	4313      	orrs	r3, r2
 801ce54:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801ce56:	687b      	ldr	r3, [r7, #4]
 801ce58:	4a15      	ldr	r2, [pc, #84]	@ (801ceb0 <TIM_OC5_SetConfig+0xa8>)
 801ce5a:	4293      	cmp	r3, r2
 801ce5c:	d007      	beq.n	801ce6e <TIM_OC5_SetConfig+0x66>
 801ce5e:	687b      	ldr	r3, [r7, #4]
 801ce60:	4a14      	ldr	r2, [pc, #80]	@ (801ceb4 <TIM_OC5_SetConfig+0xac>)
 801ce62:	4293      	cmp	r3, r2
 801ce64:	d003      	beq.n	801ce6e <TIM_OC5_SetConfig+0x66>
 801ce66:	687b      	ldr	r3, [r7, #4]
 801ce68:	4a13      	ldr	r2, [pc, #76]	@ (801ceb8 <TIM_OC5_SetConfig+0xb0>)
 801ce6a:	4293      	cmp	r3, r2
 801ce6c:	d109      	bne.n	801ce82 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 801ce6e:	697b      	ldr	r3, [r7, #20]
 801ce70:	4a0c      	ldr	r2, [pc, #48]	@ (801cea4 <TIM_OC5_SetConfig+0x9c>)
 801ce72:	4013      	ands	r3, r2
 801ce74:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 801ce76:	683b      	ldr	r3, [r7, #0]
 801ce78:	695b      	ldr	r3, [r3, #20]
 801ce7a:	021b      	lsls	r3, r3, #8
 801ce7c:	697a      	ldr	r2, [r7, #20]
 801ce7e:	4313      	orrs	r3, r2
 801ce80:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801ce82:	687b      	ldr	r3, [r7, #4]
 801ce84:	697a      	ldr	r2, [r7, #20]
 801ce86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801ce88:	687b      	ldr	r3, [r7, #4]
 801ce8a:	68fa      	ldr	r2, [r7, #12]
 801ce8c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 801ce8e:	683b      	ldr	r3, [r7, #0]
 801ce90:	685a      	ldr	r2, [r3, #4]
 801ce92:	687b      	ldr	r3, [r7, #4]
 801ce94:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801ce96:	687b      	ldr	r3, [r7, #4]
 801ce98:	693a      	ldr	r2, [r7, #16]
 801ce9a:	621a      	str	r2, [r3, #32]
}
 801ce9c:	46c0      	nop			@ (mov r8, r8)
 801ce9e:	46bd      	mov	sp, r7
 801cea0:	b006      	add	sp, #24
 801cea2:	bd80      	pop	{r7, pc}
 801cea4:	fffeffff 	.word	0xfffeffff
 801cea8:	fffeff8f 	.word	0xfffeff8f
 801ceac:	fffdffff 	.word	0xfffdffff
 801ceb0:	40012c00 	.word	0x40012c00
 801ceb4:	40014000 	.word	0x40014000
 801ceb8:	40014400 	.word	0x40014400

0801cebc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 801cebc:	b580      	push	{r7, lr}
 801cebe:	b086      	sub	sp, #24
 801cec0:	af00      	add	r7, sp, #0
 801cec2:	6078      	str	r0, [r7, #4]
 801cec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801cec6:	687b      	ldr	r3, [r7, #4]
 801cec8:	6a1b      	ldr	r3, [r3, #32]
 801ceca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 801cecc:	687b      	ldr	r3, [r7, #4]
 801cece:	6a1b      	ldr	r3, [r3, #32]
 801ced0:	4a22      	ldr	r2, [pc, #136]	@ (801cf5c <TIM_OC6_SetConfig+0xa0>)
 801ced2:	401a      	ands	r2, r3
 801ced4:	687b      	ldr	r3, [r7, #4]
 801ced6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801ced8:	687b      	ldr	r3, [r7, #4]
 801ceda:	685b      	ldr	r3, [r3, #4]
 801cedc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801cede:	687b      	ldr	r3, [r7, #4]
 801cee0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801cee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 801cee4:	68fb      	ldr	r3, [r7, #12]
 801cee6:	4a1e      	ldr	r2, [pc, #120]	@ (801cf60 <TIM_OC6_SetConfig+0xa4>)
 801cee8:	4013      	ands	r3, r2
 801ceea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801ceec:	683b      	ldr	r3, [r7, #0]
 801ceee:	681b      	ldr	r3, [r3, #0]
 801cef0:	021b      	lsls	r3, r3, #8
 801cef2:	68fa      	ldr	r2, [r7, #12]
 801cef4:	4313      	orrs	r3, r2
 801cef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 801cef8:	693b      	ldr	r3, [r7, #16]
 801cefa:	4a1a      	ldr	r2, [pc, #104]	@ (801cf64 <TIM_OC6_SetConfig+0xa8>)
 801cefc:	4013      	ands	r3, r2
 801cefe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 801cf00:	683b      	ldr	r3, [r7, #0]
 801cf02:	689b      	ldr	r3, [r3, #8]
 801cf04:	051b      	lsls	r3, r3, #20
 801cf06:	693a      	ldr	r2, [r7, #16]
 801cf08:	4313      	orrs	r3, r2
 801cf0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801cf0c:	687b      	ldr	r3, [r7, #4]
 801cf0e:	4a16      	ldr	r2, [pc, #88]	@ (801cf68 <TIM_OC6_SetConfig+0xac>)
 801cf10:	4293      	cmp	r3, r2
 801cf12:	d007      	beq.n	801cf24 <TIM_OC6_SetConfig+0x68>
 801cf14:	687b      	ldr	r3, [r7, #4]
 801cf16:	4a15      	ldr	r2, [pc, #84]	@ (801cf6c <TIM_OC6_SetConfig+0xb0>)
 801cf18:	4293      	cmp	r3, r2
 801cf1a:	d003      	beq.n	801cf24 <TIM_OC6_SetConfig+0x68>
 801cf1c:	687b      	ldr	r3, [r7, #4]
 801cf1e:	4a14      	ldr	r2, [pc, #80]	@ (801cf70 <TIM_OC6_SetConfig+0xb4>)
 801cf20:	4293      	cmp	r3, r2
 801cf22:	d109      	bne.n	801cf38 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 801cf24:	697b      	ldr	r3, [r7, #20]
 801cf26:	4a13      	ldr	r2, [pc, #76]	@ (801cf74 <TIM_OC6_SetConfig+0xb8>)
 801cf28:	4013      	ands	r3, r2
 801cf2a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 801cf2c:	683b      	ldr	r3, [r7, #0]
 801cf2e:	695b      	ldr	r3, [r3, #20]
 801cf30:	029b      	lsls	r3, r3, #10
 801cf32:	697a      	ldr	r2, [r7, #20]
 801cf34:	4313      	orrs	r3, r2
 801cf36:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801cf38:	687b      	ldr	r3, [r7, #4]
 801cf3a:	697a      	ldr	r2, [r7, #20]
 801cf3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801cf3e:	687b      	ldr	r3, [r7, #4]
 801cf40:	68fa      	ldr	r2, [r7, #12]
 801cf42:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 801cf44:	683b      	ldr	r3, [r7, #0]
 801cf46:	685a      	ldr	r2, [r3, #4]
 801cf48:	687b      	ldr	r3, [r7, #4]
 801cf4a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801cf4c:	687b      	ldr	r3, [r7, #4]
 801cf4e:	693a      	ldr	r2, [r7, #16]
 801cf50:	621a      	str	r2, [r3, #32]
}
 801cf52:	46c0      	nop			@ (mov r8, r8)
 801cf54:	46bd      	mov	sp, r7
 801cf56:	b006      	add	sp, #24
 801cf58:	bd80      	pop	{r7, pc}
 801cf5a:	46c0      	nop			@ (mov r8, r8)
 801cf5c:	ffefffff 	.word	0xffefffff
 801cf60:	feff8fff 	.word	0xfeff8fff
 801cf64:	ffdfffff 	.word	0xffdfffff
 801cf68:	40012c00 	.word	0x40012c00
 801cf6c:	40014000 	.word	0x40014000
 801cf70:	40014400 	.word	0x40014400
 801cf74:	fffbffff 	.word	0xfffbffff

0801cf78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801cf78:	b580      	push	{r7, lr}
 801cf7a:	b086      	sub	sp, #24
 801cf7c:	af00      	add	r7, sp, #0
 801cf7e:	60f8      	str	r0, [r7, #12]
 801cf80:	60b9      	str	r1, [r7, #8]
 801cf82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 801cf84:	68fb      	ldr	r3, [r7, #12]
 801cf86:	6a1b      	ldr	r3, [r3, #32]
 801cf88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801cf8a:	68fb      	ldr	r3, [r7, #12]
 801cf8c:	6a1b      	ldr	r3, [r3, #32]
 801cf8e:	2201      	movs	r2, #1
 801cf90:	4393      	bics	r3, r2
 801cf92:	001a      	movs	r2, r3
 801cf94:	68fb      	ldr	r3, [r7, #12]
 801cf96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801cf98:	68fb      	ldr	r3, [r7, #12]
 801cf9a:	699b      	ldr	r3, [r3, #24]
 801cf9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801cf9e:	693b      	ldr	r3, [r7, #16]
 801cfa0:	22f0      	movs	r2, #240	@ 0xf0
 801cfa2:	4393      	bics	r3, r2
 801cfa4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 801cfa6:	687b      	ldr	r3, [r7, #4]
 801cfa8:	011b      	lsls	r3, r3, #4
 801cfaa:	693a      	ldr	r2, [r7, #16]
 801cfac:	4313      	orrs	r3, r2
 801cfae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801cfb0:	697b      	ldr	r3, [r7, #20]
 801cfb2:	220a      	movs	r2, #10
 801cfb4:	4393      	bics	r3, r2
 801cfb6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 801cfb8:	697a      	ldr	r2, [r7, #20]
 801cfba:	68bb      	ldr	r3, [r7, #8]
 801cfbc:	4313      	orrs	r3, r2
 801cfbe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801cfc0:	68fb      	ldr	r3, [r7, #12]
 801cfc2:	693a      	ldr	r2, [r7, #16]
 801cfc4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801cfc6:	68fb      	ldr	r3, [r7, #12]
 801cfc8:	697a      	ldr	r2, [r7, #20]
 801cfca:	621a      	str	r2, [r3, #32]
}
 801cfcc:	46c0      	nop			@ (mov r8, r8)
 801cfce:	46bd      	mov	sp, r7
 801cfd0:	b006      	add	sp, #24
 801cfd2:	bd80      	pop	{r7, pc}

0801cfd4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801cfd4:	b580      	push	{r7, lr}
 801cfd6:	b086      	sub	sp, #24
 801cfd8:	af00      	add	r7, sp, #0
 801cfda:	60f8      	str	r0, [r7, #12]
 801cfdc:	60b9      	str	r1, [r7, #8]
 801cfde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 801cfe0:	68fb      	ldr	r3, [r7, #12]
 801cfe2:	6a1b      	ldr	r3, [r3, #32]
 801cfe4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801cfe6:	68fb      	ldr	r3, [r7, #12]
 801cfe8:	6a1b      	ldr	r3, [r3, #32]
 801cfea:	2210      	movs	r2, #16
 801cfec:	4393      	bics	r3, r2
 801cfee:	001a      	movs	r2, r3
 801cff0:	68fb      	ldr	r3, [r7, #12]
 801cff2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801cff4:	68fb      	ldr	r3, [r7, #12]
 801cff6:	699b      	ldr	r3, [r3, #24]
 801cff8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801cffa:	693b      	ldr	r3, [r7, #16]
 801cffc:	4a0d      	ldr	r2, [pc, #52]	@ (801d034 <TIM_TI2_ConfigInputStage+0x60>)
 801cffe:	4013      	ands	r3, r2
 801d000:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801d002:	687b      	ldr	r3, [r7, #4]
 801d004:	031b      	lsls	r3, r3, #12
 801d006:	693a      	ldr	r2, [r7, #16]
 801d008:	4313      	orrs	r3, r2
 801d00a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801d00c:	697b      	ldr	r3, [r7, #20]
 801d00e:	22a0      	movs	r2, #160	@ 0xa0
 801d010:	4393      	bics	r3, r2
 801d012:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 801d014:	68bb      	ldr	r3, [r7, #8]
 801d016:	011b      	lsls	r3, r3, #4
 801d018:	697a      	ldr	r2, [r7, #20]
 801d01a:	4313      	orrs	r3, r2
 801d01c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801d01e:	68fb      	ldr	r3, [r7, #12]
 801d020:	693a      	ldr	r2, [r7, #16]
 801d022:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801d024:	68fb      	ldr	r3, [r7, #12]
 801d026:	697a      	ldr	r2, [r7, #20]
 801d028:	621a      	str	r2, [r3, #32]
}
 801d02a:	46c0      	nop			@ (mov r8, r8)
 801d02c:	46bd      	mov	sp, r7
 801d02e:	b006      	add	sp, #24
 801d030:	bd80      	pop	{r7, pc}
 801d032:	46c0      	nop			@ (mov r8, r8)
 801d034:	ffff0fff 	.word	0xffff0fff

0801d038 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801d038:	b580      	push	{r7, lr}
 801d03a:	b084      	sub	sp, #16
 801d03c:	af00      	add	r7, sp, #0
 801d03e:	6078      	str	r0, [r7, #4]
 801d040:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 801d042:	687b      	ldr	r3, [r7, #4]
 801d044:	689b      	ldr	r3, [r3, #8]
 801d046:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801d048:	68fb      	ldr	r3, [r7, #12]
 801d04a:	4a08      	ldr	r2, [pc, #32]	@ (801d06c <TIM_ITRx_SetConfig+0x34>)
 801d04c:	4013      	ands	r3, r2
 801d04e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 801d050:	683a      	ldr	r2, [r7, #0]
 801d052:	68fb      	ldr	r3, [r7, #12]
 801d054:	4313      	orrs	r3, r2
 801d056:	2207      	movs	r2, #7
 801d058:	4313      	orrs	r3, r2
 801d05a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801d05c:	687b      	ldr	r3, [r7, #4]
 801d05e:	68fa      	ldr	r2, [r7, #12]
 801d060:	609a      	str	r2, [r3, #8]
}
 801d062:	46c0      	nop			@ (mov r8, r8)
 801d064:	46bd      	mov	sp, r7
 801d066:	b004      	add	sp, #16
 801d068:	bd80      	pop	{r7, pc}
 801d06a:	46c0      	nop			@ (mov r8, r8)
 801d06c:	ffcfff8f 	.word	0xffcfff8f

0801d070 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 801d070:	b580      	push	{r7, lr}
 801d072:	b086      	sub	sp, #24
 801d074:	af00      	add	r7, sp, #0
 801d076:	60f8      	str	r0, [r7, #12]
 801d078:	60b9      	str	r1, [r7, #8]
 801d07a:	607a      	str	r2, [r7, #4]
 801d07c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801d07e:	68fb      	ldr	r3, [r7, #12]
 801d080:	689b      	ldr	r3, [r3, #8]
 801d082:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801d084:	697b      	ldr	r3, [r7, #20]
 801d086:	4a09      	ldr	r2, [pc, #36]	@ (801d0ac <TIM_ETR_SetConfig+0x3c>)
 801d088:	4013      	ands	r3, r2
 801d08a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801d08c:	683b      	ldr	r3, [r7, #0]
 801d08e:	021a      	lsls	r2, r3, #8
 801d090:	687b      	ldr	r3, [r7, #4]
 801d092:	431a      	orrs	r2, r3
 801d094:	68bb      	ldr	r3, [r7, #8]
 801d096:	4313      	orrs	r3, r2
 801d098:	697a      	ldr	r2, [r7, #20]
 801d09a:	4313      	orrs	r3, r2
 801d09c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801d09e:	68fb      	ldr	r3, [r7, #12]
 801d0a0:	697a      	ldr	r2, [r7, #20]
 801d0a2:	609a      	str	r2, [r3, #8]
}
 801d0a4:	46c0      	nop			@ (mov r8, r8)
 801d0a6:	46bd      	mov	sp, r7
 801d0a8:	b006      	add	sp, #24
 801d0aa:	bd80      	pop	{r7, pc}
 801d0ac:	ffff00ff 	.word	0xffff00ff

0801d0b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 801d0b0:	b580      	push	{r7, lr}
 801d0b2:	b086      	sub	sp, #24
 801d0b4:	af00      	add	r7, sp, #0
 801d0b6:	60f8      	str	r0, [r7, #12]
 801d0b8:	60b9      	str	r1, [r7, #8]
 801d0ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801d0bc:	68bb      	ldr	r3, [r7, #8]
 801d0be:	221f      	movs	r2, #31
 801d0c0:	4013      	ands	r3, r2
 801d0c2:	2201      	movs	r2, #1
 801d0c4:	409a      	lsls	r2, r3
 801d0c6:	0013      	movs	r3, r2
 801d0c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801d0ca:	68fb      	ldr	r3, [r7, #12]
 801d0cc:	6a1b      	ldr	r3, [r3, #32]
 801d0ce:	697a      	ldr	r2, [r7, #20]
 801d0d0:	43d2      	mvns	r2, r2
 801d0d2:	401a      	ands	r2, r3
 801d0d4:	68fb      	ldr	r3, [r7, #12]
 801d0d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 801d0d8:	68fb      	ldr	r3, [r7, #12]
 801d0da:	6a1a      	ldr	r2, [r3, #32]
 801d0dc:	68bb      	ldr	r3, [r7, #8]
 801d0de:	211f      	movs	r1, #31
 801d0e0:	400b      	ands	r3, r1
 801d0e2:	6879      	ldr	r1, [r7, #4]
 801d0e4:	4099      	lsls	r1, r3
 801d0e6:	000b      	movs	r3, r1
 801d0e8:	431a      	orrs	r2, r3
 801d0ea:	68fb      	ldr	r3, [r7, #12]
 801d0ec:	621a      	str	r2, [r3, #32]
}
 801d0ee:	46c0      	nop			@ (mov r8, r8)
 801d0f0:	46bd      	mov	sp, r7
 801d0f2:	b006      	add	sp, #24
 801d0f4:	bd80      	pop	{r7, pc}
	...

0801d0f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 801d0f8:	b580      	push	{r7, lr}
 801d0fa:	b084      	sub	sp, #16
 801d0fc:	af00      	add	r7, sp, #0
 801d0fe:	6078      	str	r0, [r7, #4]
 801d100:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801d102:	687b      	ldr	r3, [r7, #4]
 801d104:	223c      	movs	r2, #60	@ 0x3c
 801d106:	5c9b      	ldrb	r3, [r3, r2]
 801d108:	2b01      	cmp	r3, #1
 801d10a:	d101      	bne.n	801d110 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 801d10c:	2302      	movs	r3, #2
 801d10e:	e055      	b.n	801d1bc <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 801d110:	687b      	ldr	r3, [r7, #4]
 801d112:	223c      	movs	r2, #60	@ 0x3c
 801d114:	2101      	movs	r1, #1
 801d116:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 801d118:	687b      	ldr	r3, [r7, #4]
 801d11a:	223d      	movs	r2, #61	@ 0x3d
 801d11c:	2102      	movs	r1, #2
 801d11e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 801d120:	687b      	ldr	r3, [r7, #4]
 801d122:	681b      	ldr	r3, [r3, #0]
 801d124:	685b      	ldr	r3, [r3, #4]
 801d126:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801d128:	687b      	ldr	r3, [r7, #4]
 801d12a:	681b      	ldr	r3, [r3, #0]
 801d12c:	689b      	ldr	r3, [r3, #8]
 801d12e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 801d130:	687b      	ldr	r3, [r7, #4]
 801d132:	681b      	ldr	r3, [r3, #0]
 801d134:	4a23      	ldr	r2, [pc, #140]	@ (801d1c4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 801d136:	4293      	cmp	r3, r2
 801d138:	d108      	bne.n	801d14c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 801d13a:	68fb      	ldr	r3, [r7, #12]
 801d13c:	4a22      	ldr	r2, [pc, #136]	@ (801d1c8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 801d13e:	4013      	ands	r3, r2
 801d140:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 801d142:	683b      	ldr	r3, [r7, #0]
 801d144:	685b      	ldr	r3, [r3, #4]
 801d146:	68fa      	ldr	r2, [r7, #12]
 801d148:	4313      	orrs	r3, r2
 801d14a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 801d14c:	68fb      	ldr	r3, [r7, #12]
 801d14e:	2270      	movs	r2, #112	@ 0x70
 801d150:	4393      	bics	r3, r2
 801d152:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801d154:	683b      	ldr	r3, [r7, #0]
 801d156:	681b      	ldr	r3, [r3, #0]
 801d158:	68fa      	ldr	r2, [r7, #12]
 801d15a:	4313      	orrs	r3, r2
 801d15c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801d15e:	687b      	ldr	r3, [r7, #4]
 801d160:	681b      	ldr	r3, [r3, #0]
 801d162:	68fa      	ldr	r2, [r7, #12]
 801d164:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801d166:	687b      	ldr	r3, [r7, #4]
 801d168:	681b      	ldr	r3, [r3, #0]
 801d16a:	4a16      	ldr	r2, [pc, #88]	@ (801d1c4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 801d16c:	4293      	cmp	r3, r2
 801d16e:	d00f      	beq.n	801d190 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 801d170:	687b      	ldr	r3, [r7, #4]
 801d172:	681a      	ldr	r2, [r3, #0]
 801d174:	2380      	movs	r3, #128	@ 0x80
 801d176:	05db      	lsls	r3, r3, #23
 801d178:	429a      	cmp	r2, r3
 801d17a:	d009      	beq.n	801d190 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 801d17c:	687b      	ldr	r3, [r7, #4]
 801d17e:	681b      	ldr	r3, [r3, #0]
 801d180:	4a12      	ldr	r2, [pc, #72]	@ (801d1cc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 801d182:	4293      	cmp	r3, r2
 801d184:	d004      	beq.n	801d190 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 801d186:	687b      	ldr	r3, [r7, #4]
 801d188:	681b      	ldr	r3, [r3, #0]
 801d18a:	4a11      	ldr	r2, [pc, #68]	@ (801d1d0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 801d18c:	4293      	cmp	r3, r2
 801d18e:	d10c      	bne.n	801d1aa <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 801d190:	68bb      	ldr	r3, [r7, #8]
 801d192:	2280      	movs	r2, #128	@ 0x80
 801d194:	4393      	bics	r3, r2
 801d196:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801d198:	683b      	ldr	r3, [r7, #0]
 801d19a:	689b      	ldr	r3, [r3, #8]
 801d19c:	68ba      	ldr	r2, [r7, #8]
 801d19e:	4313      	orrs	r3, r2
 801d1a0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 801d1a2:	687b      	ldr	r3, [r7, #4]
 801d1a4:	681b      	ldr	r3, [r3, #0]
 801d1a6:	68ba      	ldr	r2, [r7, #8]
 801d1a8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801d1aa:	687b      	ldr	r3, [r7, #4]
 801d1ac:	223d      	movs	r2, #61	@ 0x3d
 801d1ae:	2101      	movs	r1, #1
 801d1b0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 801d1b2:	687b      	ldr	r3, [r7, #4]
 801d1b4:	223c      	movs	r2, #60	@ 0x3c
 801d1b6:	2100      	movs	r1, #0
 801d1b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801d1ba:	2300      	movs	r3, #0
}
 801d1bc:	0018      	movs	r0, r3
 801d1be:	46bd      	mov	sp, r7
 801d1c0:	b004      	add	sp, #16
 801d1c2:	bd80      	pop	{r7, pc}
 801d1c4:	40012c00 	.word	0x40012c00
 801d1c8:	ff0fffff 	.word	0xff0fffff
 801d1cc:	40000400 	.word	0x40000400
 801d1d0:	40014000 	.word	0x40014000

0801d1d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 801d1d4:	b580      	push	{r7, lr}
 801d1d6:	b082      	sub	sp, #8
 801d1d8:	af00      	add	r7, sp, #0
 801d1da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 801d1dc:	46c0      	nop			@ (mov r8, r8)
 801d1de:	46bd      	mov	sp, r7
 801d1e0:	b002      	add	sp, #8
 801d1e2:	bd80      	pop	{r7, pc}

0801d1e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 801d1e4:	b580      	push	{r7, lr}
 801d1e6:	b082      	sub	sp, #8
 801d1e8:	af00      	add	r7, sp, #0
 801d1ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801d1ec:	46c0      	nop			@ (mov r8, r8)
 801d1ee:	46bd      	mov	sp, r7
 801d1f0:	b002      	add	sp, #8
 801d1f2:	bd80      	pop	{r7, pc}

0801d1f4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 801d1f4:	b580      	push	{r7, lr}
 801d1f6:	b082      	sub	sp, #8
 801d1f8:	af00      	add	r7, sp, #0
 801d1fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 801d1fc:	46c0      	nop			@ (mov r8, r8)
 801d1fe:	46bd      	mov	sp, r7
 801d200:	b002      	add	sp, #8
 801d202:	bd80      	pop	{r7, pc}

0801d204 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
{
 801d204:	b580      	push	{r7, lr}
 801d206:	b084      	sub	sp, #16
 801d208:	af00      	add	r7, sp, #0
 801d20a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 801d20c:	687b      	ldr	r3, [r7, #4]
 801d20e:	2200      	movs	r2, #0
 801d210:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 801d212:	4b05      	ldr	r3, [pc, #20]	@ (801d228 <USB_EnableGlobalInt+0x24>)
 801d214:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = winterruptmask;
 801d216:	687b      	ldr	r3, [r7, #4]
 801d218:	68fa      	ldr	r2, [r7, #12]
 801d21a:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 801d21c:	2300      	movs	r3, #0
}
 801d21e:	0018      	movs	r0, r3
 801d220:	46bd      	mov	sp, r7
 801d222:	b004      	add	sp, #16
 801d224:	bd80      	pop	{r7, pc}
 801d226:	46c0      	nop			@ (mov r8, r8)
 801d228:	0000bf80 	.word	0x0000bf80

0801d22c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 801d22c:	b580      	push	{r7, lr}
 801d22e:	b084      	sub	sp, #16
 801d230:	af00      	add	r7, sp, #0
 801d232:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 801d234:	4b06      	ldr	r3, [pc, #24]	@ (801d250 <USB_DisableGlobalInt+0x24>)
 801d236:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 801d238:	687b      	ldr	r3, [r7, #4]
 801d23a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801d23c:	68fa      	ldr	r2, [r7, #12]
 801d23e:	43d2      	mvns	r2, r2
 801d240:	401a      	ands	r2, r3
 801d242:	687b      	ldr	r3, [r7, #4]
 801d244:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 801d246:	2300      	movs	r3, #0
}
 801d248:	0018      	movs	r0, r3
 801d24a:	46bd      	mov	sp, r7
 801d24c:	b004      	add	sp, #16
 801d24e:	bd80      	pop	{r7, pc}
 801d250:	0000bf80 	.word	0x0000bf80

0801d254 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 801d254:	b580      	push	{r7, lr}
 801d256:	b082      	sub	sp, #8
 801d258:	af00      	add	r7, sp, #0
 801d25a:	6078      	str	r0, [r7, #4]
 801d25c:	000a      	movs	r2, r1
 801d25e:	1cfb      	adds	r3, r7, #3
 801d260:	701a      	strb	r2, [r3, #0]
  if (mode == USB_DEVICE_MODE)
 801d262:	1cfb      	adds	r3, r7, #3
 801d264:	781b      	ldrb	r3, [r3, #0]
 801d266:	2b00      	cmp	r3, #0
 801d268:	d107      	bne.n	801d27a <USB_SetCurrentMode+0x26>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 801d26a:	687b      	ldr	r3, [r7, #4]
 801d26c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801d26e:	005b      	lsls	r3, r3, #1
 801d270:	085a      	lsrs	r2, r3, #1
 801d272:	687b      	ldr	r3, [r7, #4]
 801d274:	641a      	str	r2, [r3, #64]	@ 0x40
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 801d276:	2300      	movs	r3, #0
 801d278:	e000      	b.n	801d27c <USB_SetCurrentMode+0x28>
    return HAL_ERROR;
 801d27a:	2301      	movs	r3, #1
}
 801d27c:	0018      	movs	r0, r3
 801d27e:	46bd      	mov	sp, r7
 801d280:	b002      	add	sp, #8
 801d282:	bd80      	pop	{r7, pc}

0801d284 <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 801d284:	b5b0      	push	{r4, r5, r7, lr}
 801d286:	b086      	sub	sp, #24
 801d288:	af00      	add	r7, sp, #0
 801d28a:	60f8      	str	r0, [r7, #12]
 801d28c:	1d3b      	adds	r3, r7, #4
 801d28e:	6019      	str	r1, [r3, #0]
 801d290:	605a      	str	r2, [r3, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 801d292:	68fb      	ldr	r3, [r7, #12]
 801d294:	2201      	movs	r2, #1
 801d296:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 801d298:	68fb      	ldr	r3, [r7, #12]
 801d29a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801d29c:	2201      	movs	r2, #1
 801d29e:	4393      	bics	r3, r2
 801d2a0:	001a      	movs	r2, r3
 801d2a2:	68fb      	ldr	r3, [r7, #12]
 801d2a4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 801d2a6:	2517      	movs	r5, #23
 801d2a8:	197c      	adds	r4, r7, r5
 801d2aa:	68fb      	ldr	r3, [r7, #12]
 801d2ac:	2100      	movs	r1, #0
 801d2ae:	0018      	movs	r0, r3
 801d2b0:	f7ff ffd0 	bl	801d254 <USB_SetCurrentMode>
 801d2b4:	0003      	movs	r3, r0
 801d2b6:	7023      	strb	r3, [r4, #0]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 801d2b8:	68fb      	ldr	r3, [r7, #12]
 801d2ba:	2200      	movs	r2, #0
 801d2bc:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 801d2be:	197b      	adds	r3, r7, r5
 801d2c0:	781b      	ldrb	r3, [r3, #0]
}
 801d2c2:	0018      	movs	r0, r3
 801d2c4:	46bd      	mov	sp, r7
 801d2c6:	b006      	add	sp, #24
 801d2c8:	bdb0      	pop	{r4, r5, r7, pc}

0801d2ca <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_DRD_TypeDef const *USBx, uint32_t num)
{
 801d2ca:	b580      	push	{r7, lr}
 801d2cc:	b082      	sub	sp, #8
 801d2ce:	af00      	add	r7, sp, #0
 801d2d0:	6078      	str	r0, [r7, #4]
 801d2d2:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 801d2d4:	2300      	movs	r3, #0
}
 801d2d6:	0018      	movs	r0, r3
 801d2d8:	46bd      	mov	sp, r7
 801d2da:	b002      	add	sp, #8
 801d2dc:	bd80      	pop	{r7, pc}

0801d2de <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_DRD_TypeDef const *USBx)
{
 801d2de:	b580      	push	{r7, lr}
 801d2e0:	b082      	sub	sp, #8
 801d2e2:	af00      	add	r7, sp, #0
 801d2e4:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 801d2e6:	2300      	movs	r3, #0
}
 801d2e8:	0018      	movs	r0, r3
 801d2ea:	46bd      	mov	sp, r7
 801d2ec:	b002      	add	sp, #8
 801d2ee:	bd80      	pop	{r7, pc}

0801d2f0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 801d2f0:	b580      	push	{r7, lr}
 801d2f2:	b0a0      	sub	sp, #128	@ 0x80
 801d2f4:	af00      	add	r7, sp, #0
 801d2f6:	6078      	str	r0, [r7, #4]
 801d2f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 801d2fa:	237f      	movs	r3, #127	@ 0x7f
 801d2fc:	18fb      	adds	r3, r7, r3
 801d2fe:	2200      	movs	r2, #0
 801d300:	701a      	strb	r2, [r3, #0]
  uint32_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 801d302:	687a      	ldr	r2, [r7, #4]
 801d304:	683b      	ldr	r3, [r7, #0]
 801d306:	781b      	ldrb	r3, [r3, #0]
 801d308:	009b      	lsls	r3, r3, #2
 801d30a:	18d3      	adds	r3, r2, r3
 801d30c:	681b      	ldr	r3, [r3, #0]
 801d30e:	4adc      	ldr	r2, [pc, #880]	@ (801d680 <USB_ActivateEndpoint+0x390>)
 801d310:	4013      	ands	r3, r2
 801d312:	67bb      	str	r3, [r7, #120]	@ 0x78

  /* initialize Endpoint */
  switch (ep->type)
 801d314:	683b      	ldr	r3, [r7, #0]
 801d316:	78db      	ldrb	r3, [r3, #3]
 801d318:	2b03      	cmp	r3, #3
 801d31a:	d00e      	beq.n	801d33a <USB_ActivateEndpoint+0x4a>
 801d31c:	dc19      	bgt.n	801d352 <USB_ActivateEndpoint+0x62>
 801d31e:	2b02      	cmp	r3, #2
 801d320:	d01c      	beq.n	801d35c <USB_ActivateEndpoint+0x6c>
 801d322:	dc16      	bgt.n	801d352 <USB_ActivateEndpoint+0x62>
 801d324:	2b00      	cmp	r3, #0
 801d326:	d002      	beq.n	801d32e <USB_ActivateEndpoint+0x3e>
 801d328:	2b01      	cmp	r3, #1
 801d32a:	d00c      	beq.n	801d346 <USB_ActivateEndpoint+0x56>
 801d32c:	e011      	b.n	801d352 <USB_ActivateEndpoint+0x62>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 801d32e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801d330:	2280      	movs	r2, #128	@ 0x80
 801d332:	0092      	lsls	r2, r2, #2
 801d334:	4313      	orrs	r3, r2
 801d336:	67bb      	str	r3, [r7, #120]	@ 0x78
      break;
 801d338:	e011      	b.n	801d35e <USB_ActivateEndpoint+0x6e>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 801d33a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801d33c:	22c0      	movs	r2, #192	@ 0xc0
 801d33e:	00d2      	lsls	r2, r2, #3
 801d340:	4313      	orrs	r3, r2
 801d342:	67bb      	str	r3, [r7, #120]	@ 0x78
      break;
 801d344:	e00b      	b.n	801d35e <USB_ActivateEndpoint+0x6e>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 801d346:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801d348:	2280      	movs	r2, #128	@ 0x80
 801d34a:	00d2      	lsls	r2, r2, #3
 801d34c:	4313      	orrs	r3, r2
 801d34e:	67bb      	str	r3, [r7, #120]	@ 0x78
      break;
 801d350:	e005      	b.n	801d35e <USB_ActivateEndpoint+0x6e>

    default:
      ret = HAL_ERROR;
 801d352:	237f      	movs	r3, #127	@ 0x7f
 801d354:	18fb      	adds	r3, r7, r3
 801d356:	2201      	movs	r2, #1
 801d358:	701a      	strb	r2, [r3, #0]
      break;
 801d35a:	e000      	b.n	801d35e <USB_ActivateEndpoint+0x6e>
      break;
 801d35c:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 801d35e:	687a      	ldr	r2, [r7, #4]
 801d360:	683b      	ldr	r3, [r7, #0]
 801d362:	781b      	ldrb	r3, [r3, #0]
 801d364:	009b      	lsls	r3, r3, #2
 801d366:	18d3      	adds	r3, r2, r3
 801d368:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801d36a:	49c6      	ldr	r1, [pc, #792]	@ (801d684 <USB_ActivateEndpoint+0x394>)
 801d36c:	430a      	orrs	r2, r1
 801d36e:	601a      	str	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 801d370:	687a      	ldr	r2, [r7, #4]
 801d372:	683b      	ldr	r3, [r7, #0]
 801d374:	781b      	ldrb	r3, [r3, #0]
 801d376:	009b      	lsls	r3, r3, #2
 801d378:	18d3      	adds	r3, r2, r3
 801d37a:	681b      	ldr	r3, [r3, #0]
 801d37c:	4ac2      	ldr	r2, [pc, #776]	@ (801d688 <USB_ActivateEndpoint+0x398>)
 801d37e:	4013      	ands	r3, r2
 801d380:	683a      	ldr	r2, [r7, #0]
 801d382:	7812      	ldrb	r2, [r2, #0]
 801d384:	4313      	orrs	r3, r2
 801d386:	66bb      	str	r3, [r7, #104]	@ 0x68
 801d388:	687a      	ldr	r2, [r7, #4]
 801d38a:	683b      	ldr	r3, [r7, #0]
 801d38c:	781b      	ldrb	r3, [r3, #0]
 801d38e:	009b      	lsls	r3, r3, #2
 801d390:	18d3      	adds	r3, r2, r3
 801d392:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801d394:	49bb      	ldr	r1, [pc, #748]	@ (801d684 <USB_ActivateEndpoint+0x394>)
 801d396:	430a      	orrs	r2, r1
 801d398:	601a      	str	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 801d39a:	683b      	ldr	r3, [r7, #0]
 801d39c:	7b1b      	ldrb	r3, [r3, #12]
 801d39e:	2b00      	cmp	r3, #0
 801d3a0:	d000      	beq.n	801d3a4 <USB_ActivateEndpoint+0xb4>
 801d3a2:	e155      	b.n	801d650 <USB_ActivateEndpoint+0x360>
  {
    if (ep->is_in != 0U)
 801d3a4:	683b      	ldr	r3, [r7, #0]
 801d3a6:	785b      	ldrb	r3, [r3, #1]
 801d3a8:	2b00      	cmp	r3, #0
 801d3aa:	d06e      	beq.n	801d48a <USB_ActivateEndpoint+0x19a>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 801d3ac:	683b      	ldr	r3, [r7, #0]
 801d3ae:	781b      	ldrb	r3, [r3, #0]
 801d3b0:	00db      	lsls	r3, r3, #3
 801d3b2:	4ab6      	ldr	r2, [pc, #728]	@ (801d68c <USB_ActivateEndpoint+0x39c>)
 801d3b4:	4694      	mov	ip, r2
 801d3b6:	4463      	add	r3, ip
 801d3b8:	681a      	ldr	r2, [r3, #0]
 801d3ba:	683b      	ldr	r3, [r7, #0]
 801d3bc:	781b      	ldrb	r3, [r3, #0]
 801d3be:	00db      	lsls	r3, r3, #3
 801d3c0:	49b2      	ldr	r1, [pc, #712]	@ (801d68c <USB_ActivateEndpoint+0x39c>)
 801d3c2:	468c      	mov	ip, r1
 801d3c4:	4463      	add	r3, ip
 801d3c6:	0c12      	lsrs	r2, r2, #16
 801d3c8:	0412      	lsls	r2, r2, #16
 801d3ca:	601a      	str	r2, [r3, #0]
 801d3cc:	683b      	ldr	r3, [r7, #0]
 801d3ce:	781b      	ldrb	r3, [r3, #0]
 801d3d0:	00db      	lsls	r3, r3, #3
 801d3d2:	4aae      	ldr	r2, [pc, #696]	@ (801d68c <USB_ActivateEndpoint+0x39c>)
 801d3d4:	4694      	mov	ip, r2
 801d3d6:	4463      	add	r3, ip
 801d3d8:	6819      	ldr	r1, [r3, #0]
 801d3da:	683b      	ldr	r3, [r7, #0]
 801d3dc:	88db      	ldrh	r3, [r3, #6]
 801d3de:	089b      	lsrs	r3, r3, #2
 801d3e0:	b29b      	uxth	r3, r3
 801d3e2:	009a      	lsls	r2, r3, #2
 801d3e4:	683b      	ldr	r3, [r7, #0]
 801d3e6:	781b      	ldrb	r3, [r3, #0]
 801d3e8:	00db      	lsls	r3, r3, #3
 801d3ea:	48a8      	ldr	r0, [pc, #672]	@ (801d68c <USB_ActivateEndpoint+0x39c>)
 801d3ec:	4684      	mov	ip, r0
 801d3ee:	4463      	add	r3, ip
 801d3f0:	430a      	orrs	r2, r1
 801d3f2:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801d3f4:	687a      	ldr	r2, [r7, #4]
 801d3f6:	683b      	ldr	r3, [r7, #0]
 801d3f8:	781b      	ldrb	r3, [r3, #0]
 801d3fa:	009b      	lsls	r3, r3, #2
 801d3fc:	18d3      	adds	r3, r2, r3
 801d3fe:	681b      	ldr	r3, [r3, #0]
 801d400:	61bb      	str	r3, [r7, #24]
 801d402:	69bb      	ldr	r3, [r7, #24]
 801d404:	2240      	movs	r2, #64	@ 0x40
 801d406:	4013      	ands	r3, r2
 801d408:	d011      	beq.n	801d42e <USB_ActivateEndpoint+0x13e>
 801d40a:	687a      	ldr	r2, [r7, #4]
 801d40c:	683b      	ldr	r3, [r7, #0]
 801d40e:	781b      	ldrb	r3, [r3, #0]
 801d410:	009b      	lsls	r3, r3, #2
 801d412:	18d3      	adds	r3, r2, r3
 801d414:	681b      	ldr	r3, [r3, #0]
 801d416:	4a9c      	ldr	r2, [pc, #624]	@ (801d688 <USB_ActivateEndpoint+0x398>)
 801d418:	4013      	ands	r3, r2
 801d41a:	617b      	str	r3, [r7, #20]
 801d41c:	687a      	ldr	r2, [r7, #4]
 801d41e:	683b      	ldr	r3, [r7, #0]
 801d420:	781b      	ldrb	r3, [r3, #0]
 801d422:	009b      	lsls	r3, r3, #2
 801d424:	18d3      	adds	r3, r2, r3
 801d426:	697a      	ldr	r2, [r7, #20]
 801d428:	4999      	ldr	r1, [pc, #612]	@ (801d690 <USB_ActivateEndpoint+0x3a0>)
 801d42a:	430a      	orrs	r2, r1
 801d42c:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 801d42e:	683b      	ldr	r3, [r7, #0]
 801d430:	78db      	ldrb	r3, [r3, #3]
 801d432:	2b01      	cmp	r3, #1
 801d434:	d016      	beq.n	801d464 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801d436:	687a      	ldr	r2, [r7, #4]
 801d438:	683b      	ldr	r3, [r7, #0]
 801d43a:	781b      	ldrb	r3, [r3, #0]
 801d43c:	009b      	lsls	r3, r3, #2
 801d43e:	18d3      	adds	r3, r2, r3
 801d440:	681b      	ldr	r3, [r3, #0]
 801d442:	4a94      	ldr	r2, [pc, #592]	@ (801d694 <USB_ActivateEndpoint+0x3a4>)
 801d444:	4013      	ands	r3, r2
 801d446:	60fb      	str	r3, [r7, #12]
 801d448:	68fb      	ldr	r3, [r7, #12]
 801d44a:	2220      	movs	r2, #32
 801d44c:	4053      	eors	r3, r2
 801d44e:	60fb      	str	r3, [r7, #12]
 801d450:	687a      	ldr	r2, [r7, #4]
 801d452:	683b      	ldr	r3, [r7, #0]
 801d454:	781b      	ldrb	r3, [r3, #0]
 801d456:	009b      	lsls	r3, r3, #2
 801d458:	18d3      	adds	r3, r2, r3
 801d45a:	68fa      	ldr	r2, [r7, #12]
 801d45c:	4989      	ldr	r1, [pc, #548]	@ (801d684 <USB_ActivateEndpoint+0x394>)
 801d45e:	430a      	orrs	r2, r1
 801d460:	601a      	str	r2, [r3, #0]
 801d462:	e396      	b.n	801db92 <USB_ActivateEndpoint+0x8a2>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801d464:	687a      	ldr	r2, [r7, #4]
 801d466:	683b      	ldr	r3, [r7, #0]
 801d468:	781b      	ldrb	r3, [r3, #0]
 801d46a:	009b      	lsls	r3, r3, #2
 801d46c:	18d3      	adds	r3, r2, r3
 801d46e:	681b      	ldr	r3, [r3, #0]
 801d470:	4a88      	ldr	r2, [pc, #544]	@ (801d694 <USB_ActivateEndpoint+0x3a4>)
 801d472:	4013      	ands	r3, r2
 801d474:	613b      	str	r3, [r7, #16]
 801d476:	687a      	ldr	r2, [r7, #4]
 801d478:	683b      	ldr	r3, [r7, #0]
 801d47a:	781b      	ldrb	r3, [r3, #0]
 801d47c:	009b      	lsls	r3, r3, #2
 801d47e:	18d3      	adds	r3, r2, r3
 801d480:	693a      	ldr	r2, [r7, #16]
 801d482:	4980      	ldr	r1, [pc, #512]	@ (801d684 <USB_ActivateEndpoint+0x394>)
 801d484:	430a      	orrs	r2, r1
 801d486:	601a      	str	r2, [r3, #0]
 801d488:	e383      	b.n	801db92 <USB_ActivateEndpoint+0x8a2>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 801d48a:	683b      	ldr	r3, [r7, #0]
 801d48c:	781b      	ldrb	r3, [r3, #0]
 801d48e:	00db      	lsls	r3, r3, #3
 801d490:	4a7e      	ldr	r2, [pc, #504]	@ (801d68c <USB_ActivateEndpoint+0x39c>)
 801d492:	4694      	mov	ip, r2
 801d494:	4463      	add	r3, ip
 801d496:	685a      	ldr	r2, [r3, #4]
 801d498:	683b      	ldr	r3, [r7, #0]
 801d49a:	781b      	ldrb	r3, [r3, #0]
 801d49c:	00db      	lsls	r3, r3, #3
 801d49e:	497b      	ldr	r1, [pc, #492]	@ (801d68c <USB_ActivateEndpoint+0x39c>)
 801d4a0:	468c      	mov	ip, r1
 801d4a2:	4463      	add	r3, ip
 801d4a4:	0c12      	lsrs	r2, r2, #16
 801d4a6:	0412      	lsls	r2, r2, #16
 801d4a8:	605a      	str	r2, [r3, #4]
 801d4aa:	683b      	ldr	r3, [r7, #0]
 801d4ac:	781b      	ldrb	r3, [r3, #0]
 801d4ae:	00db      	lsls	r3, r3, #3
 801d4b0:	4a76      	ldr	r2, [pc, #472]	@ (801d68c <USB_ActivateEndpoint+0x39c>)
 801d4b2:	4694      	mov	ip, r2
 801d4b4:	4463      	add	r3, ip
 801d4b6:	6859      	ldr	r1, [r3, #4]
 801d4b8:	683b      	ldr	r3, [r7, #0]
 801d4ba:	88db      	ldrh	r3, [r3, #6]
 801d4bc:	089b      	lsrs	r3, r3, #2
 801d4be:	b29b      	uxth	r3, r3
 801d4c0:	009a      	lsls	r2, r3, #2
 801d4c2:	683b      	ldr	r3, [r7, #0]
 801d4c4:	781b      	ldrb	r3, [r3, #0]
 801d4c6:	00db      	lsls	r3, r3, #3
 801d4c8:	4870      	ldr	r0, [pc, #448]	@ (801d68c <USB_ActivateEndpoint+0x39c>)
 801d4ca:	4684      	mov	ip, r0
 801d4cc:	4463      	add	r3, ip
 801d4ce:	430a      	orrs	r2, r1
 801d4d0:	605a      	str	r2, [r3, #4]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 801d4d2:	683b      	ldr	r3, [r7, #0]
 801d4d4:	781b      	ldrb	r3, [r3, #0]
 801d4d6:	00db      	lsls	r3, r3, #3
 801d4d8:	4a6c      	ldr	r2, [pc, #432]	@ (801d68c <USB_ActivateEndpoint+0x39c>)
 801d4da:	4694      	mov	ip, r2
 801d4dc:	4463      	add	r3, ip
 801d4de:	685a      	ldr	r2, [r3, #4]
 801d4e0:	683b      	ldr	r3, [r7, #0]
 801d4e2:	781b      	ldrb	r3, [r3, #0]
 801d4e4:	00db      	lsls	r3, r3, #3
 801d4e6:	4969      	ldr	r1, [pc, #420]	@ (801d68c <USB_ActivateEndpoint+0x39c>)
 801d4e8:	468c      	mov	ip, r1
 801d4ea:	4463      	add	r3, ip
 801d4ec:	0192      	lsls	r2, r2, #6
 801d4ee:	0992      	lsrs	r2, r2, #6
 801d4f0:	605a      	str	r2, [r3, #4]
 801d4f2:	683b      	ldr	r3, [r7, #0]
 801d4f4:	691b      	ldr	r3, [r3, #16]
 801d4f6:	2b00      	cmp	r3, #0
 801d4f8:	d111      	bne.n	801d51e <USB_ActivateEndpoint+0x22e>
 801d4fa:	683b      	ldr	r3, [r7, #0]
 801d4fc:	781b      	ldrb	r3, [r3, #0]
 801d4fe:	00db      	lsls	r3, r3, #3
 801d500:	4a62      	ldr	r2, [pc, #392]	@ (801d68c <USB_ActivateEndpoint+0x39c>)
 801d502:	4694      	mov	ip, r2
 801d504:	4463      	add	r3, ip
 801d506:	685a      	ldr	r2, [r3, #4]
 801d508:	683b      	ldr	r3, [r7, #0]
 801d50a:	781b      	ldrb	r3, [r3, #0]
 801d50c:	00db      	lsls	r3, r3, #3
 801d50e:	495f      	ldr	r1, [pc, #380]	@ (801d68c <USB_ActivateEndpoint+0x39c>)
 801d510:	468c      	mov	ip, r1
 801d512:	4463      	add	r3, ip
 801d514:	2180      	movs	r1, #128	@ 0x80
 801d516:	0609      	lsls	r1, r1, #24
 801d518:	430a      	orrs	r2, r1
 801d51a:	605a      	str	r2, [r3, #4]
 801d51c:	e041      	b.n	801d5a2 <USB_ActivateEndpoint+0x2b2>
 801d51e:	683b      	ldr	r3, [r7, #0]
 801d520:	691b      	ldr	r3, [r3, #16]
 801d522:	2b3e      	cmp	r3, #62	@ 0x3e
 801d524:	d81d      	bhi.n	801d562 <USB_ActivateEndpoint+0x272>
 801d526:	683b      	ldr	r3, [r7, #0]
 801d528:	691b      	ldr	r3, [r3, #16]
 801d52a:	085b      	lsrs	r3, r3, #1
 801d52c:	677b      	str	r3, [r7, #116]	@ 0x74
 801d52e:	683b      	ldr	r3, [r7, #0]
 801d530:	691b      	ldr	r3, [r3, #16]
 801d532:	2201      	movs	r2, #1
 801d534:	4013      	ands	r3, r2
 801d536:	d002      	beq.n	801d53e <USB_ActivateEndpoint+0x24e>
 801d538:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801d53a:	3301      	adds	r3, #1
 801d53c:	677b      	str	r3, [r7, #116]	@ 0x74
 801d53e:	683b      	ldr	r3, [r7, #0]
 801d540:	781b      	ldrb	r3, [r3, #0]
 801d542:	00db      	lsls	r3, r3, #3
 801d544:	4a51      	ldr	r2, [pc, #324]	@ (801d68c <USB_ActivateEndpoint+0x39c>)
 801d546:	4694      	mov	ip, r2
 801d548:	4463      	add	r3, ip
 801d54a:	6859      	ldr	r1, [r3, #4]
 801d54c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801d54e:	069a      	lsls	r2, r3, #26
 801d550:	683b      	ldr	r3, [r7, #0]
 801d552:	781b      	ldrb	r3, [r3, #0]
 801d554:	00db      	lsls	r3, r3, #3
 801d556:	484d      	ldr	r0, [pc, #308]	@ (801d68c <USB_ActivateEndpoint+0x39c>)
 801d558:	4684      	mov	ip, r0
 801d55a:	4463      	add	r3, ip
 801d55c:	430a      	orrs	r2, r1
 801d55e:	605a      	str	r2, [r3, #4]
 801d560:	e01f      	b.n	801d5a2 <USB_ActivateEndpoint+0x2b2>
 801d562:	683b      	ldr	r3, [r7, #0]
 801d564:	691b      	ldr	r3, [r3, #16]
 801d566:	095b      	lsrs	r3, r3, #5
 801d568:	677b      	str	r3, [r7, #116]	@ 0x74
 801d56a:	683b      	ldr	r3, [r7, #0]
 801d56c:	691b      	ldr	r3, [r3, #16]
 801d56e:	221f      	movs	r2, #31
 801d570:	4013      	ands	r3, r2
 801d572:	d102      	bne.n	801d57a <USB_ActivateEndpoint+0x28a>
 801d574:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801d576:	3b01      	subs	r3, #1
 801d578:	677b      	str	r3, [r7, #116]	@ 0x74
 801d57a:	683b      	ldr	r3, [r7, #0]
 801d57c:	781b      	ldrb	r3, [r3, #0]
 801d57e:	00db      	lsls	r3, r3, #3
 801d580:	4a42      	ldr	r2, [pc, #264]	@ (801d68c <USB_ActivateEndpoint+0x39c>)
 801d582:	4694      	mov	ip, r2
 801d584:	4463      	add	r3, ip
 801d586:	685a      	ldr	r2, [r3, #4]
 801d588:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801d58a:	069b      	lsls	r3, r3, #26
 801d58c:	431a      	orrs	r2, r3
 801d58e:	683b      	ldr	r3, [r7, #0]
 801d590:	781b      	ldrb	r3, [r3, #0]
 801d592:	00db      	lsls	r3, r3, #3
 801d594:	493d      	ldr	r1, [pc, #244]	@ (801d68c <USB_ActivateEndpoint+0x39c>)
 801d596:	468c      	mov	ip, r1
 801d598:	4463      	add	r3, ip
 801d59a:	2180      	movs	r1, #128	@ 0x80
 801d59c:	0609      	lsls	r1, r1, #24
 801d59e:	430a      	orrs	r2, r1
 801d5a0:	605a      	str	r2, [r3, #4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801d5a2:	687a      	ldr	r2, [r7, #4]
 801d5a4:	683b      	ldr	r3, [r7, #0]
 801d5a6:	781b      	ldrb	r3, [r3, #0]
 801d5a8:	009b      	lsls	r3, r3, #2
 801d5aa:	18d3      	adds	r3, r2, r3
 801d5ac:	681b      	ldr	r3, [r3, #0]
 801d5ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 801d5b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801d5b2:	2380      	movs	r3, #128	@ 0x80
 801d5b4:	01db      	lsls	r3, r3, #7
 801d5b6:	4013      	ands	r3, r2
 801d5b8:	d011      	beq.n	801d5de <USB_ActivateEndpoint+0x2ee>
 801d5ba:	687a      	ldr	r2, [r7, #4]
 801d5bc:	683b      	ldr	r3, [r7, #0]
 801d5be:	781b      	ldrb	r3, [r3, #0]
 801d5c0:	009b      	lsls	r3, r3, #2
 801d5c2:	18d3      	adds	r3, r2, r3
 801d5c4:	681b      	ldr	r3, [r3, #0]
 801d5c6:	4a30      	ldr	r2, [pc, #192]	@ (801d688 <USB_ActivateEndpoint+0x398>)
 801d5c8:	4013      	ands	r3, r2
 801d5ca:	627b      	str	r3, [r7, #36]	@ 0x24
 801d5cc:	687a      	ldr	r2, [r7, #4]
 801d5ce:	683b      	ldr	r3, [r7, #0]
 801d5d0:	781b      	ldrb	r3, [r3, #0]
 801d5d2:	009b      	lsls	r3, r3, #2
 801d5d4:	18d3      	adds	r3, r2, r3
 801d5d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d5d8:	492f      	ldr	r1, [pc, #188]	@ (801d698 <USB_ActivateEndpoint+0x3a8>)
 801d5da:	430a      	orrs	r2, r1
 801d5dc:	601a      	str	r2, [r3, #0]

      if (ep->num == 0U)
 801d5de:	683b      	ldr	r3, [r7, #0]
 801d5e0:	781b      	ldrb	r3, [r3, #0]
 801d5e2:	2b00      	cmp	r3, #0
 801d5e4:	d11c      	bne.n	801d620 <USB_ActivateEndpoint+0x330>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801d5e6:	687a      	ldr	r2, [r7, #4]
 801d5e8:	683b      	ldr	r3, [r7, #0]
 801d5ea:	781b      	ldrb	r3, [r3, #0]
 801d5ec:	009b      	lsls	r3, r3, #2
 801d5ee:	18d3      	adds	r3, r2, r3
 801d5f0:	681b      	ldr	r3, [r3, #0]
 801d5f2:	4a2a      	ldr	r2, [pc, #168]	@ (801d69c <USB_ActivateEndpoint+0x3ac>)
 801d5f4:	4013      	ands	r3, r2
 801d5f6:	61fb      	str	r3, [r7, #28]
 801d5f8:	69fb      	ldr	r3, [r7, #28]
 801d5fa:	2280      	movs	r2, #128	@ 0x80
 801d5fc:	0152      	lsls	r2, r2, #5
 801d5fe:	4053      	eors	r3, r2
 801d600:	61fb      	str	r3, [r7, #28]
 801d602:	69fb      	ldr	r3, [r7, #28]
 801d604:	2280      	movs	r2, #128	@ 0x80
 801d606:	0192      	lsls	r2, r2, #6
 801d608:	4053      	eors	r3, r2
 801d60a:	61fb      	str	r3, [r7, #28]
 801d60c:	687a      	ldr	r2, [r7, #4]
 801d60e:	683b      	ldr	r3, [r7, #0]
 801d610:	781b      	ldrb	r3, [r3, #0]
 801d612:	009b      	lsls	r3, r3, #2
 801d614:	18d3      	adds	r3, r2, r3
 801d616:	69fa      	ldr	r2, [r7, #28]
 801d618:	491a      	ldr	r1, [pc, #104]	@ (801d684 <USB_ActivateEndpoint+0x394>)
 801d61a:	430a      	orrs	r2, r1
 801d61c:	601a      	str	r2, [r3, #0]
 801d61e:	e2b8      	b.n	801db92 <USB_ActivateEndpoint+0x8a2>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 801d620:	687a      	ldr	r2, [r7, #4]
 801d622:	683b      	ldr	r3, [r7, #0]
 801d624:	781b      	ldrb	r3, [r3, #0]
 801d626:	009b      	lsls	r3, r3, #2
 801d628:	18d3      	adds	r3, r2, r3
 801d62a:	681b      	ldr	r3, [r3, #0]
 801d62c:	4a1b      	ldr	r2, [pc, #108]	@ (801d69c <USB_ActivateEndpoint+0x3ac>)
 801d62e:	4013      	ands	r3, r2
 801d630:	623b      	str	r3, [r7, #32]
 801d632:	6a3b      	ldr	r3, [r7, #32]
 801d634:	2280      	movs	r2, #128	@ 0x80
 801d636:	0192      	lsls	r2, r2, #6
 801d638:	4053      	eors	r3, r2
 801d63a:	623b      	str	r3, [r7, #32]
 801d63c:	687a      	ldr	r2, [r7, #4]
 801d63e:	683b      	ldr	r3, [r7, #0]
 801d640:	781b      	ldrb	r3, [r3, #0]
 801d642:	009b      	lsls	r3, r3, #2
 801d644:	18d3      	adds	r3, r2, r3
 801d646:	6a3a      	ldr	r2, [r7, #32]
 801d648:	490e      	ldr	r1, [pc, #56]	@ (801d684 <USB_ActivateEndpoint+0x394>)
 801d64a:	430a      	orrs	r2, r1
 801d64c:	601a      	str	r2, [r3, #0]
 801d64e:	e2a0      	b.n	801db92 <USB_ActivateEndpoint+0x8a2>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 801d650:	683b      	ldr	r3, [r7, #0]
 801d652:	78db      	ldrb	r3, [r3, #3]
 801d654:	2b02      	cmp	r3, #2
 801d656:	d125      	bne.n	801d6a4 <USB_ActivateEndpoint+0x3b4>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 801d658:	687a      	ldr	r2, [r7, #4]
 801d65a:	683b      	ldr	r3, [r7, #0]
 801d65c:	781b      	ldrb	r3, [r3, #0]
 801d65e:	009b      	lsls	r3, r3, #2
 801d660:	18d3      	adds	r3, r2, r3
 801d662:	681b      	ldr	r3, [r3, #0]
 801d664:	4a08      	ldr	r2, [pc, #32]	@ (801d688 <USB_ActivateEndpoint+0x398>)
 801d666:	4013      	ands	r3, r2
 801d668:	663b      	str	r3, [r7, #96]	@ 0x60
 801d66a:	687a      	ldr	r2, [r7, #4]
 801d66c:	683b      	ldr	r3, [r7, #0]
 801d66e:	781b      	ldrb	r3, [r3, #0]
 801d670:	009b      	lsls	r3, r3, #2
 801d672:	18d3      	adds	r3, r2, r3
 801d674:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801d676:	490a      	ldr	r1, [pc, #40]	@ (801d6a0 <USB_ActivateEndpoint+0x3b0>)
 801d678:	430a      	orrs	r2, r1
 801d67a:	601a      	str	r2, [r3, #0]
 801d67c:	e024      	b.n	801d6c8 <USB_ActivateEndpoint+0x3d8>
 801d67e:	46c0      	nop			@ (mov r8, r8)
 801d680:	07ff898f 	.word	0x07ff898f
 801d684:	00008080 	.word	0x00008080
 801d688:	07ff8f8f 	.word	0x07ff8f8f
 801d68c:	40009800 	.word	0x40009800
 801d690:	000080c0 	.word	0x000080c0
 801d694:	07ff8fbf 	.word	0x07ff8fbf
 801d698:	0000c080 	.word	0x0000c080
 801d69c:	07ffbf8f 	.word	0x07ffbf8f
 801d6a0:	00008180 	.word	0x00008180
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 801d6a4:	687a      	ldr	r2, [r7, #4]
 801d6a6:	683b      	ldr	r3, [r7, #0]
 801d6a8:	781b      	ldrb	r3, [r3, #0]
 801d6aa:	009b      	lsls	r3, r3, #2
 801d6ac:	18d3      	adds	r3, r2, r3
 801d6ae:	681b      	ldr	r3, [r3, #0]
 801d6b0:	4aca      	ldr	r2, [pc, #808]	@ (801d9dc <USB_ActivateEndpoint+0x6ec>)
 801d6b2:	4013      	ands	r3, r2
 801d6b4:	667b      	str	r3, [r7, #100]	@ 0x64
 801d6b6:	687a      	ldr	r2, [r7, #4]
 801d6b8:	683b      	ldr	r3, [r7, #0]
 801d6ba:	781b      	ldrb	r3, [r3, #0]
 801d6bc:	009b      	lsls	r3, r3, #2
 801d6be:	18d3      	adds	r3, r2, r3
 801d6c0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801d6c2:	49c7      	ldr	r1, [pc, #796]	@ (801d9e0 <USB_ActivateEndpoint+0x6f0>)
 801d6c4:	430a      	orrs	r2, r1
 801d6c6:	601a      	str	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 801d6c8:	683b      	ldr	r3, [r7, #0]
 801d6ca:	781b      	ldrb	r3, [r3, #0]
 801d6cc:	00db      	lsls	r3, r3, #3
 801d6ce:	4ac5      	ldr	r2, [pc, #788]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d6d0:	4694      	mov	ip, r2
 801d6d2:	4463      	add	r3, ip
 801d6d4:	681a      	ldr	r2, [r3, #0]
 801d6d6:	683b      	ldr	r3, [r7, #0]
 801d6d8:	781b      	ldrb	r3, [r3, #0]
 801d6da:	00db      	lsls	r3, r3, #3
 801d6dc:	49c1      	ldr	r1, [pc, #772]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d6de:	468c      	mov	ip, r1
 801d6e0:	4463      	add	r3, ip
 801d6e2:	0c12      	lsrs	r2, r2, #16
 801d6e4:	0412      	lsls	r2, r2, #16
 801d6e6:	601a      	str	r2, [r3, #0]
 801d6e8:	683b      	ldr	r3, [r7, #0]
 801d6ea:	781b      	ldrb	r3, [r3, #0]
 801d6ec:	00db      	lsls	r3, r3, #3
 801d6ee:	4abd      	ldr	r2, [pc, #756]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d6f0:	4694      	mov	ip, r2
 801d6f2:	4463      	add	r3, ip
 801d6f4:	6819      	ldr	r1, [r3, #0]
 801d6f6:	683b      	ldr	r3, [r7, #0]
 801d6f8:	891b      	ldrh	r3, [r3, #8]
 801d6fa:	089b      	lsrs	r3, r3, #2
 801d6fc:	b29b      	uxth	r3, r3
 801d6fe:	009a      	lsls	r2, r3, #2
 801d700:	683b      	ldr	r3, [r7, #0]
 801d702:	781b      	ldrb	r3, [r3, #0]
 801d704:	00db      	lsls	r3, r3, #3
 801d706:	48b7      	ldr	r0, [pc, #732]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d708:	4684      	mov	ip, r0
 801d70a:	4463      	add	r3, ip
 801d70c:	430a      	orrs	r2, r1
 801d70e:	601a      	str	r2, [r3, #0]
 801d710:	683b      	ldr	r3, [r7, #0]
 801d712:	781b      	ldrb	r3, [r3, #0]
 801d714:	00db      	lsls	r3, r3, #3
 801d716:	4ab3      	ldr	r2, [pc, #716]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d718:	4694      	mov	ip, r2
 801d71a:	4463      	add	r3, ip
 801d71c:	685a      	ldr	r2, [r3, #4]
 801d71e:	683b      	ldr	r3, [r7, #0]
 801d720:	781b      	ldrb	r3, [r3, #0]
 801d722:	00db      	lsls	r3, r3, #3
 801d724:	49af      	ldr	r1, [pc, #700]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d726:	468c      	mov	ip, r1
 801d728:	4463      	add	r3, ip
 801d72a:	0c12      	lsrs	r2, r2, #16
 801d72c:	0412      	lsls	r2, r2, #16
 801d72e:	605a      	str	r2, [r3, #4]
 801d730:	683b      	ldr	r3, [r7, #0]
 801d732:	781b      	ldrb	r3, [r3, #0]
 801d734:	00db      	lsls	r3, r3, #3
 801d736:	4aab      	ldr	r2, [pc, #684]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d738:	4694      	mov	ip, r2
 801d73a:	4463      	add	r3, ip
 801d73c:	6859      	ldr	r1, [r3, #4]
 801d73e:	683b      	ldr	r3, [r7, #0]
 801d740:	895b      	ldrh	r3, [r3, #10]
 801d742:	089b      	lsrs	r3, r3, #2
 801d744:	b29b      	uxth	r3, r3
 801d746:	009a      	lsls	r2, r3, #2
 801d748:	683b      	ldr	r3, [r7, #0]
 801d74a:	781b      	ldrb	r3, [r3, #0]
 801d74c:	00db      	lsls	r3, r3, #3
 801d74e:	48a5      	ldr	r0, [pc, #660]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d750:	4684      	mov	ip, r0
 801d752:	4463      	add	r3, ip
 801d754:	430a      	orrs	r2, r1
 801d756:	605a      	str	r2, [r3, #4]

    if (ep->is_in == 0U)
 801d758:	683b      	ldr	r3, [r7, #0]
 801d75a:	785b      	ldrb	r3, [r3, #1]
 801d75c:	2b00      	cmp	r3, #0
 801d75e:	d000      	beq.n	801d762 <USB_ActivateEndpoint+0x472>
 801d760:	e19d      	b.n	801da9e <USB_ActivateEndpoint+0x7ae>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801d762:	687a      	ldr	r2, [r7, #4]
 801d764:	683b      	ldr	r3, [r7, #0]
 801d766:	781b      	ldrb	r3, [r3, #0]
 801d768:	009b      	lsls	r3, r3, #2
 801d76a:	18d3      	adds	r3, r2, r3
 801d76c:	681b      	ldr	r3, [r3, #0]
 801d76e:	643b      	str	r3, [r7, #64]	@ 0x40
 801d770:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801d772:	2380      	movs	r3, #128	@ 0x80
 801d774:	01db      	lsls	r3, r3, #7
 801d776:	4013      	ands	r3, r2
 801d778:	d011      	beq.n	801d79e <USB_ActivateEndpoint+0x4ae>
 801d77a:	687a      	ldr	r2, [r7, #4]
 801d77c:	683b      	ldr	r3, [r7, #0]
 801d77e:	781b      	ldrb	r3, [r3, #0]
 801d780:	009b      	lsls	r3, r3, #2
 801d782:	18d3      	adds	r3, r2, r3
 801d784:	681b      	ldr	r3, [r3, #0]
 801d786:	4a98      	ldr	r2, [pc, #608]	@ (801d9e8 <USB_ActivateEndpoint+0x6f8>)
 801d788:	4013      	ands	r3, r2
 801d78a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801d78c:	687a      	ldr	r2, [r7, #4]
 801d78e:	683b      	ldr	r3, [r7, #0]
 801d790:	781b      	ldrb	r3, [r3, #0]
 801d792:	009b      	lsls	r3, r3, #2
 801d794:	18d3      	adds	r3, r2, r3
 801d796:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801d798:	4994      	ldr	r1, [pc, #592]	@ (801d9ec <USB_ActivateEndpoint+0x6fc>)
 801d79a:	430a      	orrs	r2, r1
 801d79c:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801d79e:	687a      	ldr	r2, [r7, #4]
 801d7a0:	683b      	ldr	r3, [r7, #0]
 801d7a2:	781b      	ldrb	r3, [r3, #0]
 801d7a4:	009b      	lsls	r3, r3, #2
 801d7a6:	18d3      	adds	r3, r2, r3
 801d7a8:	681b      	ldr	r3, [r3, #0]
 801d7aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 801d7ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d7ae:	2240      	movs	r2, #64	@ 0x40
 801d7b0:	4013      	ands	r3, r2
 801d7b2:	d011      	beq.n	801d7d8 <USB_ActivateEndpoint+0x4e8>
 801d7b4:	687a      	ldr	r2, [r7, #4]
 801d7b6:	683b      	ldr	r3, [r7, #0]
 801d7b8:	781b      	ldrb	r3, [r3, #0]
 801d7ba:	009b      	lsls	r3, r3, #2
 801d7bc:	18d3      	adds	r3, r2, r3
 801d7be:	681b      	ldr	r3, [r3, #0]
 801d7c0:	4a89      	ldr	r2, [pc, #548]	@ (801d9e8 <USB_ActivateEndpoint+0x6f8>)
 801d7c2:	4013      	ands	r3, r2
 801d7c4:	637b      	str	r3, [r7, #52]	@ 0x34
 801d7c6:	687a      	ldr	r2, [r7, #4]
 801d7c8:	683b      	ldr	r3, [r7, #0]
 801d7ca:	781b      	ldrb	r3, [r3, #0]
 801d7cc:	009b      	lsls	r3, r3, #2
 801d7ce:	18d3      	adds	r3, r2, r3
 801d7d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801d7d2:	4987      	ldr	r1, [pc, #540]	@ (801d9f0 <USB_ActivateEndpoint+0x700>)
 801d7d4:	430a      	orrs	r2, r1
 801d7d6:	601a      	str	r2, [r3, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 801d7d8:	683b      	ldr	r3, [r7, #0]
 801d7da:	785b      	ldrb	r3, [r3, #1]
 801d7dc:	2b00      	cmp	r3, #0
 801d7de:	d168      	bne.n	801d8b2 <USB_ActivateEndpoint+0x5c2>
 801d7e0:	683b      	ldr	r3, [r7, #0]
 801d7e2:	781b      	ldrb	r3, [r3, #0]
 801d7e4:	00db      	lsls	r3, r3, #3
 801d7e6:	4a7f      	ldr	r2, [pc, #508]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d7e8:	4694      	mov	ip, r2
 801d7ea:	4463      	add	r3, ip
 801d7ec:	681a      	ldr	r2, [r3, #0]
 801d7ee:	683b      	ldr	r3, [r7, #0]
 801d7f0:	781b      	ldrb	r3, [r3, #0]
 801d7f2:	00db      	lsls	r3, r3, #3
 801d7f4:	497b      	ldr	r1, [pc, #492]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d7f6:	468c      	mov	ip, r1
 801d7f8:	4463      	add	r3, ip
 801d7fa:	0192      	lsls	r2, r2, #6
 801d7fc:	0992      	lsrs	r2, r2, #6
 801d7fe:	601a      	str	r2, [r3, #0]
 801d800:	683b      	ldr	r3, [r7, #0]
 801d802:	691b      	ldr	r3, [r3, #16]
 801d804:	2b00      	cmp	r3, #0
 801d806:	d111      	bne.n	801d82c <USB_ActivateEndpoint+0x53c>
 801d808:	683b      	ldr	r3, [r7, #0]
 801d80a:	781b      	ldrb	r3, [r3, #0]
 801d80c:	00db      	lsls	r3, r3, #3
 801d80e:	4a75      	ldr	r2, [pc, #468]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d810:	4694      	mov	ip, r2
 801d812:	4463      	add	r3, ip
 801d814:	681a      	ldr	r2, [r3, #0]
 801d816:	683b      	ldr	r3, [r7, #0]
 801d818:	781b      	ldrb	r3, [r3, #0]
 801d81a:	00db      	lsls	r3, r3, #3
 801d81c:	4971      	ldr	r1, [pc, #452]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d81e:	468c      	mov	ip, r1
 801d820:	4463      	add	r3, ip
 801d822:	2180      	movs	r1, #128	@ 0x80
 801d824:	0609      	lsls	r1, r1, #24
 801d826:	430a      	orrs	r2, r1
 801d828:	601a      	str	r2, [r3, #0]
 801d82a:	e068      	b.n	801d8fe <USB_ActivateEndpoint+0x60e>
 801d82c:	683b      	ldr	r3, [r7, #0]
 801d82e:	691b      	ldr	r3, [r3, #16]
 801d830:	2b3e      	cmp	r3, #62	@ 0x3e
 801d832:	d81d      	bhi.n	801d870 <USB_ActivateEndpoint+0x580>
 801d834:	683b      	ldr	r3, [r7, #0]
 801d836:	691b      	ldr	r3, [r3, #16]
 801d838:	085b      	lsrs	r3, r3, #1
 801d83a:	673b      	str	r3, [r7, #112]	@ 0x70
 801d83c:	683b      	ldr	r3, [r7, #0]
 801d83e:	691b      	ldr	r3, [r3, #16]
 801d840:	2201      	movs	r2, #1
 801d842:	4013      	ands	r3, r2
 801d844:	d002      	beq.n	801d84c <USB_ActivateEndpoint+0x55c>
 801d846:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801d848:	3301      	adds	r3, #1
 801d84a:	673b      	str	r3, [r7, #112]	@ 0x70
 801d84c:	683b      	ldr	r3, [r7, #0]
 801d84e:	781b      	ldrb	r3, [r3, #0]
 801d850:	00db      	lsls	r3, r3, #3
 801d852:	4a64      	ldr	r2, [pc, #400]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d854:	4694      	mov	ip, r2
 801d856:	4463      	add	r3, ip
 801d858:	6819      	ldr	r1, [r3, #0]
 801d85a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801d85c:	069a      	lsls	r2, r3, #26
 801d85e:	683b      	ldr	r3, [r7, #0]
 801d860:	781b      	ldrb	r3, [r3, #0]
 801d862:	00db      	lsls	r3, r3, #3
 801d864:	485f      	ldr	r0, [pc, #380]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d866:	4684      	mov	ip, r0
 801d868:	4463      	add	r3, ip
 801d86a:	430a      	orrs	r2, r1
 801d86c:	601a      	str	r2, [r3, #0]
 801d86e:	e046      	b.n	801d8fe <USB_ActivateEndpoint+0x60e>
 801d870:	683b      	ldr	r3, [r7, #0]
 801d872:	691b      	ldr	r3, [r3, #16]
 801d874:	095b      	lsrs	r3, r3, #5
 801d876:	673b      	str	r3, [r7, #112]	@ 0x70
 801d878:	683b      	ldr	r3, [r7, #0]
 801d87a:	691b      	ldr	r3, [r3, #16]
 801d87c:	221f      	movs	r2, #31
 801d87e:	4013      	ands	r3, r2
 801d880:	d102      	bne.n	801d888 <USB_ActivateEndpoint+0x598>
 801d882:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801d884:	3b01      	subs	r3, #1
 801d886:	673b      	str	r3, [r7, #112]	@ 0x70
 801d888:	683b      	ldr	r3, [r7, #0]
 801d88a:	781b      	ldrb	r3, [r3, #0]
 801d88c:	00db      	lsls	r3, r3, #3
 801d88e:	4a55      	ldr	r2, [pc, #340]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d890:	4694      	mov	ip, r2
 801d892:	4463      	add	r3, ip
 801d894:	681a      	ldr	r2, [r3, #0]
 801d896:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801d898:	069b      	lsls	r3, r3, #26
 801d89a:	431a      	orrs	r2, r3
 801d89c:	683b      	ldr	r3, [r7, #0]
 801d89e:	781b      	ldrb	r3, [r3, #0]
 801d8a0:	00db      	lsls	r3, r3, #3
 801d8a2:	4950      	ldr	r1, [pc, #320]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d8a4:	468c      	mov	ip, r1
 801d8a6:	4463      	add	r3, ip
 801d8a8:	2180      	movs	r1, #128	@ 0x80
 801d8aa:	0609      	lsls	r1, r1, #24
 801d8ac:	430a      	orrs	r2, r1
 801d8ae:	601a      	str	r2, [r3, #0]
 801d8b0:	e025      	b.n	801d8fe <USB_ActivateEndpoint+0x60e>
 801d8b2:	683b      	ldr	r3, [r7, #0]
 801d8b4:	785b      	ldrb	r3, [r3, #1]
 801d8b6:	2b01      	cmp	r3, #1
 801d8b8:	d121      	bne.n	801d8fe <USB_ActivateEndpoint+0x60e>
 801d8ba:	683b      	ldr	r3, [r7, #0]
 801d8bc:	781b      	ldrb	r3, [r3, #0]
 801d8be:	00db      	lsls	r3, r3, #3
 801d8c0:	4a48      	ldr	r2, [pc, #288]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d8c2:	4694      	mov	ip, r2
 801d8c4:	4463      	add	r3, ip
 801d8c6:	681a      	ldr	r2, [r3, #0]
 801d8c8:	683b      	ldr	r3, [r7, #0]
 801d8ca:	781b      	ldrb	r3, [r3, #0]
 801d8cc:	00db      	lsls	r3, r3, #3
 801d8ce:	4945      	ldr	r1, [pc, #276]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d8d0:	468c      	mov	ip, r1
 801d8d2:	4463      	add	r3, ip
 801d8d4:	0412      	lsls	r2, r2, #16
 801d8d6:	0c12      	lsrs	r2, r2, #16
 801d8d8:	601a      	str	r2, [r3, #0]
 801d8da:	683b      	ldr	r3, [r7, #0]
 801d8dc:	781b      	ldrb	r3, [r3, #0]
 801d8de:	00db      	lsls	r3, r3, #3
 801d8e0:	4a40      	ldr	r2, [pc, #256]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d8e2:	4694      	mov	ip, r2
 801d8e4:	4463      	add	r3, ip
 801d8e6:	6819      	ldr	r1, [r3, #0]
 801d8e8:	683b      	ldr	r3, [r7, #0]
 801d8ea:	691b      	ldr	r3, [r3, #16]
 801d8ec:	041a      	lsls	r2, r3, #16
 801d8ee:	683b      	ldr	r3, [r7, #0]
 801d8f0:	781b      	ldrb	r3, [r3, #0]
 801d8f2:	00db      	lsls	r3, r3, #3
 801d8f4:	483b      	ldr	r0, [pc, #236]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d8f6:	4684      	mov	ip, r0
 801d8f8:	4463      	add	r3, ip
 801d8fa:	430a      	orrs	r2, r1
 801d8fc:	601a      	str	r2, [r3, #0]
 801d8fe:	683b      	ldr	r3, [r7, #0]
 801d900:	785b      	ldrb	r3, [r3, #1]
 801d902:	2b00      	cmp	r3, #0
 801d904:	d000      	beq.n	801d908 <USB_ActivateEndpoint+0x618>
 801d906:	e075      	b.n	801d9f4 <USB_ActivateEndpoint+0x704>
 801d908:	683b      	ldr	r3, [r7, #0]
 801d90a:	781b      	ldrb	r3, [r3, #0]
 801d90c:	00db      	lsls	r3, r3, #3
 801d90e:	4a35      	ldr	r2, [pc, #212]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d910:	4694      	mov	ip, r2
 801d912:	4463      	add	r3, ip
 801d914:	685a      	ldr	r2, [r3, #4]
 801d916:	683b      	ldr	r3, [r7, #0]
 801d918:	781b      	ldrb	r3, [r3, #0]
 801d91a:	00db      	lsls	r3, r3, #3
 801d91c:	4931      	ldr	r1, [pc, #196]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d91e:	468c      	mov	ip, r1
 801d920:	4463      	add	r3, ip
 801d922:	0192      	lsls	r2, r2, #6
 801d924:	0992      	lsrs	r2, r2, #6
 801d926:	605a      	str	r2, [r3, #4]
 801d928:	683b      	ldr	r3, [r7, #0]
 801d92a:	691b      	ldr	r3, [r3, #16]
 801d92c:	2b00      	cmp	r3, #0
 801d92e:	d111      	bne.n	801d954 <USB_ActivateEndpoint+0x664>
 801d930:	683b      	ldr	r3, [r7, #0]
 801d932:	781b      	ldrb	r3, [r3, #0]
 801d934:	00db      	lsls	r3, r3, #3
 801d936:	4a2b      	ldr	r2, [pc, #172]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d938:	4694      	mov	ip, r2
 801d93a:	4463      	add	r3, ip
 801d93c:	685a      	ldr	r2, [r3, #4]
 801d93e:	683b      	ldr	r3, [r7, #0]
 801d940:	781b      	ldrb	r3, [r3, #0]
 801d942:	00db      	lsls	r3, r3, #3
 801d944:	4927      	ldr	r1, [pc, #156]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d946:	468c      	mov	ip, r1
 801d948:	4463      	add	r3, ip
 801d94a:	2180      	movs	r1, #128	@ 0x80
 801d94c:	0609      	lsls	r1, r1, #24
 801d94e:	430a      	orrs	r2, r1
 801d950:	605a      	str	r2, [r3, #4]
 801d952:	e075      	b.n	801da40 <USB_ActivateEndpoint+0x750>
 801d954:	683b      	ldr	r3, [r7, #0]
 801d956:	691b      	ldr	r3, [r3, #16]
 801d958:	2b3e      	cmp	r3, #62	@ 0x3e
 801d95a:	d81d      	bhi.n	801d998 <USB_ActivateEndpoint+0x6a8>
 801d95c:	683b      	ldr	r3, [r7, #0]
 801d95e:	691b      	ldr	r3, [r3, #16]
 801d960:	085b      	lsrs	r3, r3, #1
 801d962:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801d964:	683b      	ldr	r3, [r7, #0]
 801d966:	691b      	ldr	r3, [r3, #16]
 801d968:	2201      	movs	r2, #1
 801d96a:	4013      	ands	r3, r2
 801d96c:	d002      	beq.n	801d974 <USB_ActivateEndpoint+0x684>
 801d96e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801d970:	3301      	adds	r3, #1
 801d972:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801d974:	683b      	ldr	r3, [r7, #0]
 801d976:	781b      	ldrb	r3, [r3, #0]
 801d978:	00db      	lsls	r3, r3, #3
 801d97a:	4a1a      	ldr	r2, [pc, #104]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d97c:	4694      	mov	ip, r2
 801d97e:	4463      	add	r3, ip
 801d980:	6859      	ldr	r1, [r3, #4]
 801d982:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801d984:	069a      	lsls	r2, r3, #26
 801d986:	683b      	ldr	r3, [r7, #0]
 801d988:	781b      	ldrb	r3, [r3, #0]
 801d98a:	00db      	lsls	r3, r3, #3
 801d98c:	4815      	ldr	r0, [pc, #84]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d98e:	4684      	mov	ip, r0
 801d990:	4463      	add	r3, ip
 801d992:	430a      	orrs	r2, r1
 801d994:	605a      	str	r2, [r3, #4]
 801d996:	e053      	b.n	801da40 <USB_ActivateEndpoint+0x750>
 801d998:	683b      	ldr	r3, [r7, #0]
 801d99a:	691b      	ldr	r3, [r3, #16]
 801d99c:	095b      	lsrs	r3, r3, #5
 801d99e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801d9a0:	683b      	ldr	r3, [r7, #0]
 801d9a2:	691b      	ldr	r3, [r3, #16]
 801d9a4:	221f      	movs	r2, #31
 801d9a6:	4013      	ands	r3, r2
 801d9a8:	d102      	bne.n	801d9b0 <USB_ActivateEndpoint+0x6c0>
 801d9aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801d9ac:	3b01      	subs	r3, #1
 801d9ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801d9b0:	683b      	ldr	r3, [r7, #0]
 801d9b2:	781b      	ldrb	r3, [r3, #0]
 801d9b4:	00db      	lsls	r3, r3, #3
 801d9b6:	4a0b      	ldr	r2, [pc, #44]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d9b8:	4694      	mov	ip, r2
 801d9ba:	4463      	add	r3, ip
 801d9bc:	685a      	ldr	r2, [r3, #4]
 801d9be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801d9c0:	069b      	lsls	r3, r3, #26
 801d9c2:	431a      	orrs	r2, r3
 801d9c4:	683b      	ldr	r3, [r7, #0]
 801d9c6:	781b      	ldrb	r3, [r3, #0]
 801d9c8:	00db      	lsls	r3, r3, #3
 801d9ca:	4906      	ldr	r1, [pc, #24]	@ (801d9e4 <USB_ActivateEndpoint+0x6f4>)
 801d9cc:	468c      	mov	ip, r1
 801d9ce:	4463      	add	r3, ip
 801d9d0:	2180      	movs	r1, #128	@ 0x80
 801d9d2:	0609      	lsls	r1, r1, #24
 801d9d4:	430a      	orrs	r2, r1
 801d9d6:	605a      	str	r2, [r3, #4]
 801d9d8:	e032      	b.n	801da40 <USB_ActivateEndpoint+0x750>
 801d9da:	46c0      	nop			@ (mov r8, r8)
 801d9dc:	07ff8e8f 	.word	0x07ff8e8f
 801d9e0:	00008080 	.word	0x00008080
 801d9e4:	40009800 	.word	0x40009800
 801d9e8:	07ff8f8f 	.word	0x07ff8f8f
 801d9ec:	0000c080 	.word	0x0000c080
 801d9f0:	000080c0 	.word	0x000080c0
 801d9f4:	683b      	ldr	r3, [r7, #0]
 801d9f6:	785b      	ldrb	r3, [r3, #1]
 801d9f8:	2b01      	cmp	r3, #1
 801d9fa:	d121      	bne.n	801da40 <USB_ActivateEndpoint+0x750>
 801d9fc:	683b      	ldr	r3, [r7, #0]
 801d9fe:	781b      	ldrb	r3, [r3, #0]
 801da00:	00db      	lsls	r3, r3, #3
 801da02:	4a67      	ldr	r2, [pc, #412]	@ (801dba0 <USB_ActivateEndpoint+0x8b0>)
 801da04:	4694      	mov	ip, r2
 801da06:	4463      	add	r3, ip
 801da08:	685a      	ldr	r2, [r3, #4]
 801da0a:	683b      	ldr	r3, [r7, #0]
 801da0c:	781b      	ldrb	r3, [r3, #0]
 801da0e:	00db      	lsls	r3, r3, #3
 801da10:	4963      	ldr	r1, [pc, #396]	@ (801dba0 <USB_ActivateEndpoint+0x8b0>)
 801da12:	468c      	mov	ip, r1
 801da14:	4463      	add	r3, ip
 801da16:	0412      	lsls	r2, r2, #16
 801da18:	0c12      	lsrs	r2, r2, #16
 801da1a:	605a      	str	r2, [r3, #4]
 801da1c:	683b      	ldr	r3, [r7, #0]
 801da1e:	781b      	ldrb	r3, [r3, #0]
 801da20:	00db      	lsls	r3, r3, #3
 801da22:	4a5f      	ldr	r2, [pc, #380]	@ (801dba0 <USB_ActivateEndpoint+0x8b0>)
 801da24:	4694      	mov	ip, r2
 801da26:	4463      	add	r3, ip
 801da28:	6859      	ldr	r1, [r3, #4]
 801da2a:	683b      	ldr	r3, [r7, #0]
 801da2c:	691b      	ldr	r3, [r3, #16]
 801da2e:	041a      	lsls	r2, r3, #16
 801da30:	683b      	ldr	r3, [r7, #0]
 801da32:	781b      	ldrb	r3, [r3, #0]
 801da34:	00db      	lsls	r3, r3, #3
 801da36:	485a      	ldr	r0, [pc, #360]	@ (801dba0 <USB_ActivateEndpoint+0x8b0>)
 801da38:	4684      	mov	ip, r0
 801da3a:	4463      	add	r3, ip
 801da3c:	430a      	orrs	r2, r1
 801da3e:	605a      	str	r2, [r3, #4]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801da40:	687a      	ldr	r2, [r7, #4]
 801da42:	683b      	ldr	r3, [r7, #0]
 801da44:	781b      	ldrb	r3, [r3, #0]
 801da46:	009b      	lsls	r3, r3, #2
 801da48:	18d3      	adds	r3, r2, r3
 801da4a:	681b      	ldr	r3, [r3, #0]
 801da4c:	4a55      	ldr	r2, [pc, #340]	@ (801dba4 <USB_ActivateEndpoint+0x8b4>)
 801da4e:	4013      	ands	r3, r2
 801da50:	633b      	str	r3, [r7, #48]	@ 0x30
 801da52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801da54:	2280      	movs	r2, #128	@ 0x80
 801da56:	0152      	lsls	r2, r2, #5
 801da58:	4053      	eors	r3, r2
 801da5a:	633b      	str	r3, [r7, #48]	@ 0x30
 801da5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801da5e:	2280      	movs	r2, #128	@ 0x80
 801da60:	0192      	lsls	r2, r2, #6
 801da62:	4053      	eors	r3, r2
 801da64:	633b      	str	r3, [r7, #48]	@ 0x30
 801da66:	687a      	ldr	r2, [r7, #4]
 801da68:	683b      	ldr	r3, [r7, #0]
 801da6a:	781b      	ldrb	r3, [r3, #0]
 801da6c:	009b      	lsls	r3, r3, #2
 801da6e:	18d3      	adds	r3, r2, r3
 801da70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801da72:	494d      	ldr	r1, [pc, #308]	@ (801dba8 <USB_ActivateEndpoint+0x8b8>)
 801da74:	430a      	orrs	r2, r1
 801da76:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801da78:	687a      	ldr	r2, [r7, #4]
 801da7a:	683b      	ldr	r3, [r7, #0]
 801da7c:	781b      	ldrb	r3, [r3, #0]
 801da7e:	009b      	lsls	r3, r3, #2
 801da80:	18d3      	adds	r3, r2, r3
 801da82:	681b      	ldr	r3, [r3, #0]
 801da84:	4a49      	ldr	r2, [pc, #292]	@ (801dbac <USB_ActivateEndpoint+0x8bc>)
 801da86:	4013      	ands	r3, r2
 801da88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801da8a:	687a      	ldr	r2, [r7, #4]
 801da8c:	683b      	ldr	r3, [r7, #0]
 801da8e:	781b      	ldrb	r3, [r3, #0]
 801da90:	009b      	lsls	r3, r3, #2
 801da92:	18d3      	adds	r3, r2, r3
 801da94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801da96:	4944      	ldr	r1, [pc, #272]	@ (801dba8 <USB_ActivateEndpoint+0x8b8>)
 801da98:	430a      	orrs	r2, r1
 801da9a:	601a      	str	r2, [r3, #0]
 801da9c:	e079      	b.n	801db92 <USB_ActivateEndpoint+0x8a2>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801da9e:	687a      	ldr	r2, [r7, #4]
 801daa0:	683b      	ldr	r3, [r7, #0]
 801daa2:	781b      	ldrb	r3, [r3, #0]
 801daa4:	009b      	lsls	r3, r3, #2
 801daa6:	18d3      	adds	r3, r2, r3
 801daa8:	681b      	ldr	r3, [r3, #0]
 801daaa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801daac:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801daae:	2380      	movs	r3, #128	@ 0x80
 801dab0:	01db      	lsls	r3, r3, #7
 801dab2:	4013      	ands	r3, r2
 801dab4:	d011      	beq.n	801dada <USB_ActivateEndpoint+0x7ea>
 801dab6:	687a      	ldr	r2, [r7, #4]
 801dab8:	683b      	ldr	r3, [r7, #0]
 801daba:	781b      	ldrb	r3, [r3, #0]
 801dabc:	009b      	lsls	r3, r3, #2
 801dabe:	18d3      	adds	r3, r2, r3
 801dac0:	681b      	ldr	r3, [r3, #0]
 801dac2:	4a3b      	ldr	r2, [pc, #236]	@ (801dbb0 <USB_ActivateEndpoint+0x8c0>)
 801dac4:	4013      	ands	r3, r2
 801dac6:	65bb      	str	r3, [r7, #88]	@ 0x58
 801dac8:	687a      	ldr	r2, [r7, #4]
 801daca:	683b      	ldr	r3, [r7, #0]
 801dacc:	781b      	ldrb	r3, [r3, #0]
 801dace:	009b      	lsls	r3, r3, #2
 801dad0:	18d3      	adds	r3, r2, r3
 801dad2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801dad4:	4937      	ldr	r1, [pc, #220]	@ (801dbb4 <USB_ActivateEndpoint+0x8c4>)
 801dad6:	430a      	orrs	r2, r1
 801dad8:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801dada:	687a      	ldr	r2, [r7, #4]
 801dadc:	683b      	ldr	r3, [r7, #0]
 801dade:	781b      	ldrb	r3, [r3, #0]
 801dae0:	009b      	lsls	r3, r3, #2
 801dae2:	18d3      	adds	r3, r2, r3
 801dae4:	681b      	ldr	r3, [r3, #0]
 801dae6:	657b      	str	r3, [r7, #84]	@ 0x54
 801dae8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801daea:	2240      	movs	r2, #64	@ 0x40
 801daec:	4013      	ands	r3, r2
 801daee:	d011      	beq.n	801db14 <USB_ActivateEndpoint+0x824>
 801daf0:	687a      	ldr	r2, [r7, #4]
 801daf2:	683b      	ldr	r3, [r7, #0]
 801daf4:	781b      	ldrb	r3, [r3, #0]
 801daf6:	009b      	lsls	r3, r3, #2
 801daf8:	18d3      	adds	r3, r2, r3
 801dafa:	681b      	ldr	r3, [r3, #0]
 801dafc:	4a2c      	ldr	r2, [pc, #176]	@ (801dbb0 <USB_ActivateEndpoint+0x8c0>)
 801dafe:	4013      	ands	r3, r2
 801db00:	653b      	str	r3, [r7, #80]	@ 0x50
 801db02:	687a      	ldr	r2, [r7, #4]
 801db04:	683b      	ldr	r3, [r7, #0]
 801db06:	781b      	ldrb	r3, [r3, #0]
 801db08:	009b      	lsls	r3, r3, #2
 801db0a:	18d3      	adds	r3, r2, r3
 801db0c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801db0e:	492a      	ldr	r1, [pc, #168]	@ (801dbb8 <USB_ActivateEndpoint+0x8c8>)
 801db10:	430a      	orrs	r2, r1
 801db12:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 801db14:	683b      	ldr	r3, [r7, #0]
 801db16:	78db      	ldrb	r3, [r3, #3]
 801db18:	2b01      	cmp	r3, #1
 801db1a:	d016      	beq.n	801db4a <USB_ActivateEndpoint+0x85a>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801db1c:	687a      	ldr	r2, [r7, #4]
 801db1e:	683b      	ldr	r3, [r7, #0]
 801db20:	781b      	ldrb	r3, [r3, #0]
 801db22:	009b      	lsls	r3, r3, #2
 801db24:	18d3      	adds	r3, r2, r3
 801db26:	681b      	ldr	r3, [r3, #0]
 801db28:	4a20      	ldr	r2, [pc, #128]	@ (801dbac <USB_ActivateEndpoint+0x8bc>)
 801db2a:	4013      	ands	r3, r2
 801db2c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801db2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801db30:	2220      	movs	r2, #32
 801db32:	4053      	eors	r3, r2
 801db34:	64bb      	str	r3, [r7, #72]	@ 0x48
 801db36:	687a      	ldr	r2, [r7, #4]
 801db38:	683b      	ldr	r3, [r7, #0]
 801db3a:	781b      	ldrb	r3, [r3, #0]
 801db3c:	009b      	lsls	r3, r3, #2
 801db3e:	18d3      	adds	r3, r2, r3
 801db40:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801db42:	4919      	ldr	r1, [pc, #100]	@ (801dba8 <USB_ActivateEndpoint+0x8b8>)
 801db44:	430a      	orrs	r2, r1
 801db46:	601a      	str	r2, [r3, #0]
 801db48:	e011      	b.n	801db6e <USB_ActivateEndpoint+0x87e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801db4a:	687a      	ldr	r2, [r7, #4]
 801db4c:	683b      	ldr	r3, [r7, #0]
 801db4e:	781b      	ldrb	r3, [r3, #0]
 801db50:	009b      	lsls	r3, r3, #2
 801db52:	18d3      	adds	r3, r2, r3
 801db54:	681b      	ldr	r3, [r3, #0]
 801db56:	4a15      	ldr	r2, [pc, #84]	@ (801dbac <USB_ActivateEndpoint+0x8bc>)
 801db58:	4013      	ands	r3, r2
 801db5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801db5c:	687a      	ldr	r2, [r7, #4]
 801db5e:	683b      	ldr	r3, [r7, #0]
 801db60:	781b      	ldrb	r3, [r3, #0]
 801db62:	009b      	lsls	r3, r3, #2
 801db64:	18d3      	adds	r3, r2, r3
 801db66:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801db68:	490f      	ldr	r1, [pc, #60]	@ (801dba8 <USB_ActivateEndpoint+0x8b8>)
 801db6a:	430a      	orrs	r2, r1
 801db6c:	601a      	str	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801db6e:	687a      	ldr	r2, [r7, #4]
 801db70:	683b      	ldr	r3, [r7, #0]
 801db72:	781b      	ldrb	r3, [r3, #0]
 801db74:	009b      	lsls	r3, r3, #2
 801db76:	18d3      	adds	r3, r2, r3
 801db78:	681b      	ldr	r3, [r3, #0]
 801db7a:	4a0a      	ldr	r2, [pc, #40]	@ (801dba4 <USB_ActivateEndpoint+0x8b4>)
 801db7c:	4013      	ands	r3, r2
 801db7e:	647b      	str	r3, [r7, #68]	@ 0x44
 801db80:	687a      	ldr	r2, [r7, #4]
 801db82:	683b      	ldr	r3, [r7, #0]
 801db84:	781b      	ldrb	r3, [r3, #0]
 801db86:	009b      	lsls	r3, r3, #2
 801db88:	18d3      	adds	r3, r2, r3
 801db8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801db8c:	4906      	ldr	r1, [pc, #24]	@ (801dba8 <USB_ActivateEndpoint+0x8b8>)
 801db8e:	430a      	orrs	r2, r1
 801db90:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 801db92:	237f      	movs	r3, #127	@ 0x7f
 801db94:	18fb      	adds	r3, r7, r3
 801db96:	781b      	ldrb	r3, [r3, #0]
}
 801db98:	0018      	movs	r0, r3
 801db9a:	46bd      	mov	sp, r7
 801db9c:	b020      	add	sp, #128	@ 0x80
 801db9e:	bd80      	pop	{r7, pc}
 801dba0:	40009800 	.word	0x40009800
 801dba4:	07ffbf8f 	.word	0x07ffbf8f
 801dba8:	00008080 	.word	0x00008080
 801dbac:	07ff8fbf 	.word	0x07ff8fbf
 801dbb0:	07ff8f8f 	.word	0x07ff8f8f
 801dbb4:	0000c080 	.word	0x0000c080
 801dbb8:	000080c0 	.word	0x000080c0

0801dbbc <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 801dbbc:	b580      	push	{r7, lr}
 801dbbe:	b096      	sub	sp, #88	@ 0x58
 801dbc0:	af00      	add	r7, sp, #0
 801dbc2:	6078      	str	r0, [r7, #4]
 801dbc4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 801dbc6:	683b      	ldr	r3, [r7, #0]
 801dbc8:	7b1b      	ldrb	r3, [r3, #12]
 801dbca:	2b00      	cmp	r3, #0
 801dbcc:	d164      	bne.n	801dc98 <USB_DeactivateEndpoint+0xdc>
  {
    if (ep->is_in != 0U)
 801dbce:	683b      	ldr	r3, [r7, #0]
 801dbd0:	785b      	ldrb	r3, [r3, #1]
 801dbd2:	2b00      	cmp	r3, #0
 801dbd4:	d02f      	beq.n	801dc36 <USB_DeactivateEndpoint+0x7a>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801dbd6:	687a      	ldr	r2, [r7, #4]
 801dbd8:	683b      	ldr	r3, [r7, #0]
 801dbda:	781b      	ldrb	r3, [r3, #0]
 801dbdc:	009b      	lsls	r3, r3, #2
 801dbde:	18d3      	adds	r3, r2, r3
 801dbe0:	681b      	ldr	r3, [r3, #0]
 801dbe2:	613b      	str	r3, [r7, #16]
 801dbe4:	693b      	ldr	r3, [r7, #16]
 801dbe6:	2240      	movs	r2, #64	@ 0x40
 801dbe8:	4013      	ands	r3, r2
 801dbea:	d011      	beq.n	801dc10 <USB_DeactivateEndpoint+0x54>
 801dbec:	687a      	ldr	r2, [r7, #4]
 801dbee:	683b      	ldr	r3, [r7, #0]
 801dbf0:	781b      	ldrb	r3, [r3, #0]
 801dbf2:	009b      	lsls	r3, r3, #2
 801dbf4:	18d3      	adds	r3, r2, r3
 801dbf6:	681b      	ldr	r3, [r3, #0]
 801dbf8:	4a9d      	ldr	r2, [pc, #628]	@ (801de70 <USB_DeactivateEndpoint+0x2b4>)
 801dbfa:	4013      	ands	r3, r2
 801dbfc:	60fb      	str	r3, [r7, #12]
 801dbfe:	687a      	ldr	r2, [r7, #4]
 801dc00:	683b      	ldr	r3, [r7, #0]
 801dc02:	781b      	ldrb	r3, [r3, #0]
 801dc04:	009b      	lsls	r3, r3, #2
 801dc06:	18d3      	adds	r3, r2, r3
 801dc08:	68fa      	ldr	r2, [r7, #12]
 801dc0a:	499a      	ldr	r1, [pc, #616]	@ (801de74 <USB_DeactivateEndpoint+0x2b8>)
 801dc0c:	430a      	orrs	r2, r1
 801dc0e:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801dc10:	687a      	ldr	r2, [r7, #4]
 801dc12:	683b      	ldr	r3, [r7, #0]
 801dc14:	781b      	ldrb	r3, [r3, #0]
 801dc16:	009b      	lsls	r3, r3, #2
 801dc18:	18d3      	adds	r3, r2, r3
 801dc1a:	681b      	ldr	r3, [r3, #0]
 801dc1c:	4a96      	ldr	r2, [pc, #600]	@ (801de78 <USB_DeactivateEndpoint+0x2bc>)
 801dc1e:	4013      	ands	r3, r2
 801dc20:	60bb      	str	r3, [r7, #8]
 801dc22:	687a      	ldr	r2, [r7, #4]
 801dc24:	683b      	ldr	r3, [r7, #0]
 801dc26:	781b      	ldrb	r3, [r3, #0]
 801dc28:	009b      	lsls	r3, r3, #2
 801dc2a:	18d3      	adds	r3, r2, r3
 801dc2c:	68ba      	ldr	r2, [r7, #8]
 801dc2e:	4993      	ldr	r1, [pc, #588]	@ (801de7c <USB_DeactivateEndpoint+0x2c0>)
 801dc30:	430a      	orrs	r2, r1
 801dc32:	601a      	str	r2, [r3, #0]
 801dc34:	e117      	b.n	801de66 <USB_DeactivateEndpoint+0x2aa>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801dc36:	687a      	ldr	r2, [r7, #4]
 801dc38:	683b      	ldr	r3, [r7, #0]
 801dc3a:	781b      	ldrb	r3, [r3, #0]
 801dc3c:	009b      	lsls	r3, r3, #2
 801dc3e:	18d3      	adds	r3, r2, r3
 801dc40:	681b      	ldr	r3, [r3, #0]
 801dc42:	61fb      	str	r3, [r7, #28]
 801dc44:	69fa      	ldr	r2, [r7, #28]
 801dc46:	2380      	movs	r3, #128	@ 0x80
 801dc48:	01db      	lsls	r3, r3, #7
 801dc4a:	4013      	ands	r3, r2
 801dc4c:	d011      	beq.n	801dc72 <USB_DeactivateEndpoint+0xb6>
 801dc4e:	687a      	ldr	r2, [r7, #4]
 801dc50:	683b      	ldr	r3, [r7, #0]
 801dc52:	781b      	ldrb	r3, [r3, #0]
 801dc54:	009b      	lsls	r3, r3, #2
 801dc56:	18d3      	adds	r3, r2, r3
 801dc58:	681b      	ldr	r3, [r3, #0]
 801dc5a:	4a85      	ldr	r2, [pc, #532]	@ (801de70 <USB_DeactivateEndpoint+0x2b4>)
 801dc5c:	4013      	ands	r3, r2
 801dc5e:	61bb      	str	r3, [r7, #24]
 801dc60:	687a      	ldr	r2, [r7, #4]
 801dc62:	683b      	ldr	r3, [r7, #0]
 801dc64:	781b      	ldrb	r3, [r3, #0]
 801dc66:	009b      	lsls	r3, r3, #2
 801dc68:	18d3      	adds	r3, r2, r3
 801dc6a:	69ba      	ldr	r2, [r7, #24]
 801dc6c:	4984      	ldr	r1, [pc, #528]	@ (801de80 <USB_DeactivateEndpoint+0x2c4>)
 801dc6e:	430a      	orrs	r2, r1
 801dc70:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801dc72:	687a      	ldr	r2, [r7, #4]
 801dc74:	683b      	ldr	r3, [r7, #0]
 801dc76:	781b      	ldrb	r3, [r3, #0]
 801dc78:	009b      	lsls	r3, r3, #2
 801dc7a:	18d3      	adds	r3, r2, r3
 801dc7c:	681b      	ldr	r3, [r3, #0]
 801dc7e:	4a81      	ldr	r2, [pc, #516]	@ (801de84 <USB_DeactivateEndpoint+0x2c8>)
 801dc80:	4013      	ands	r3, r2
 801dc82:	617b      	str	r3, [r7, #20]
 801dc84:	687a      	ldr	r2, [r7, #4]
 801dc86:	683b      	ldr	r3, [r7, #0]
 801dc88:	781b      	ldrb	r3, [r3, #0]
 801dc8a:	009b      	lsls	r3, r3, #2
 801dc8c:	18d3      	adds	r3, r2, r3
 801dc8e:	697a      	ldr	r2, [r7, #20]
 801dc90:	497a      	ldr	r1, [pc, #488]	@ (801de7c <USB_DeactivateEndpoint+0x2c0>)
 801dc92:	430a      	orrs	r2, r1
 801dc94:	601a      	str	r2, [r3, #0]
 801dc96:	e0e6      	b.n	801de66 <USB_DeactivateEndpoint+0x2aa>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 801dc98:	683b      	ldr	r3, [r7, #0]
 801dc9a:	785b      	ldrb	r3, [r3, #1]
 801dc9c:	2b00      	cmp	r3, #0
 801dc9e:	d171      	bne.n	801dd84 <USB_DeactivateEndpoint+0x1c8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801dca0:	687a      	ldr	r2, [r7, #4]
 801dca2:	683b      	ldr	r3, [r7, #0]
 801dca4:	781b      	ldrb	r3, [r3, #0]
 801dca6:	009b      	lsls	r3, r3, #2
 801dca8:	18d3      	adds	r3, r2, r3
 801dcaa:	681b      	ldr	r3, [r3, #0]
 801dcac:	63bb      	str	r3, [r7, #56]	@ 0x38
 801dcae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801dcb0:	2380      	movs	r3, #128	@ 0x80
 801dcb2:	01db      	lsls	r3, r3, #7
 801dcb4:	4013      	ands	r3, r2
 801dcb6:	d011      	beq.n	801dcdc <USB_DeactivateEndpoint+0x120>
 801dcb8:	687a      	ldr	r2, [r7, #4]
 801dcba:	683b      	ldr	r3, [r7, #0]
 801dcbc:	781b      	ldrb	r3, [r3, #0]
 801dcbe:	009b      	lsls	r3, r3, #2
 801dcc0:	18d3      	adds	r3, r2, r3
 801dcc2:	681b      	ldr	r3, [r3, #0]
 801dcc4:	4a6a      	ldr	r2, [pc, #424]	@ (801de70 <USB_DeactivateEndpoint+0x2b4>)
 801dcc6:	4013      	ands	r3, r2
 801dcc8:	637b      	str	r3, [r7, #52]	@ 0x34
 801dcca:	687a      	ldr	r2, [r7, #4]
 801dccc:	683b      	ldr	r3, [r7, #0]
 801dcce:	781b      	ldrb	r3, [r3, #0]
 801dcd0:	009b      	lsls	r3, r3, #2
 801dcd2:	18d3      	adds	r3, r2, r3
 801dcd4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801dcd6:	496a      	ldr	r1, [pc, #424]	@ (801de80 <USB_DeactivateEndpoint+0x2c4>)
 801dcd8:	430a      	orrs	r2, r1
 801dcda:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801dcdc:	687a      	ldr	r2, [r7, #4]
 801dcde:	683b      	ldr	r3, [r7, #0]
 801dce0:	781b      	ldrb	r3, [r3, #0]
 801dce2:	009b      	lsls	r3, r3, #2
 801dce4:	18d3      	adds	r3, r2, r3
 801dce6:	681b      	ldr	r3, [r3, #0]
 801dce8:	633b      	str	r3, [r7, #48]	@ 0x30
 801dcea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dcec:	2240      	movs	r2, #64	@ 0x40
 801dcee:	4013      	ands	r3, r2
 801dcf0:	d011      	beq.n	801dd16 <USB_DeactivateEndpoint+0x15a>
 801dcf2:	687a      	ldr	r2, [r7, #4]
 801dcf4:	683b      	ldr	r3, [r7, #0]
 801dcf6:	781b      	ldrb	r3, [r3, #0]
 801dcf8:	009b      	lsls	r3, r3, #2
 801dcfa:	18d3      	adds	r3, r2, r3
 801dcfc:	681b      	ldr	r3, [r3, #0]
 801dcfe:	4a5c      	ldr	r2, [pc, #368]	@ (801de70 <USB_DeactivateEndpoint+0x2b4>)
 801dd00:	4013      	ands	r3, r2
 801dd02:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801dd04:	687a      	ldr	r2, [r7, #4]
 801dd06:	683b      	ldr	r3, [r7, #0]
 801dd08:	781b      	ldrb	r3, [r3, #0]
 801dd0a:	009b      	lsls	r3, r3, #2
 801dd0c:	18d3      	adds	r3, r2, r3
 801dd0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801dd10:	4958      	ldr	r1, [pc, #352]	@ (801de74 <USB_DeactivateEndpoint+0x2b8>)
 801dd12:	430a      	orrs	r2, r1
 801dd14:	601a      	str	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 801dd16:	687a      	ldr	r2, [r7, #4]
 801dd18:	683b      	ldr	r3, [r7, #0]
 801dd1a:	781b      	ldrb	r3, [r3, #0]
 801dd1c:	009b      	lsls	r3, r3, #2
 801dd1e:	18d3      	adds	r3, r2, r3
 801dd20:	681b      	ldr	r3, [r3, #0]
 801dd22:	4a53      	ldr	r2, [pc, #332]	@ (801de70 <USB_DeactivateEndpoint+0x2b4>)
 801dd24:	4013      	ands	r3, r2
 801dd26:	62bb      	str	r3, [r7, #40]	@ 0x28
 801dd28:	687a      	ldr	r2, [r7, #4]
 801dd2a:	683b      	ldr	r3, [r7, #0]
 801dd2c:	781b      	ldrb	r3, [r3, #0]
 801dd2e:	009b      	lsls	r3, r3, #2
 801dd30:	18d3      	adds	r3, r2, r3
 801dd32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801dd34:	494f      	ldr	r1, [pc, #316]	@ (801de74 <USB_DeactivateEndpoint+0x2b8>)
 801dd36:	430a      	orrs	r2, r1
 801dd38:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801dd3a:	687a      	ldr	r2, [r7, #4]
 801dd3c:	683b      	ldr	r3, [r7, #0]
 801dd3e:	781b      	ldrb	r3, [r3, #0]
 801dd40:	009b      	lsls	r3, r3, #2
 801dd42:	18d3      	adds	r3, r2, r3
 801dd44:	681b      	ldr	r3, [r3, #0]
 801dd46:	4a4f      	ldr	r2, [pc, #316]	@ (801de84 <USB_DeactivateEndpoint+0x2c8>)
 801dd48:	4013      	ands	r3, r2
 801dd4a:	627b      	str	r3, [r7, #36]	@ 0x24
 801dd4c:	687a      	ldr	r2, [r7, #4]
 801dd4e:	683b      	ldr	r3, [r7, #0]
 801dd50:	781b      	ldrb	r3, [r3, #0]
 801dd52:	009b      	lsls	r3, r3, #2
 801dd54:	18d3      	adds	r3, r2, r3
 801dd56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801dd58:	4948      	ldr	r1, [pc, #288]	@ (801de7c <USB_DeactivateEndpoint+0x2c0>)
 801dd5a:	430a      	orrs	r2, r1
 801dd5c:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801dd5e:	687a      	ldr	r2, [r7, #4]
 801dd60:	683b      	ldr	r3, [r7, #0]
 801dd62:	781b      	ldrb	r3, [r3, #0]
 801dd64:	009b      	lsls	r3, r3, #2
 801dd66:	18d3      	adds	r3, r2, r3
 801dd68:	681b      	ldr	r3, [r3, #0]
 801dd6a:	4a43      	ldr	r2, [pc, #268]	@ (801de78 <USB_DeactivateEndpoint+0x2bc>)
 801dd6c:	4013      	ands	r3, r2
 801dd6e:	623b      	str	r3, [r7, #32]
 801dd70:	687a      	ldr	r2, [r7, #4]
 801dd72:	683b      	ldr	r3, [r7, #0]
 801dd74:	781b      	ldrb	r3, [r3, #0]
 801dd76:	009b      	lsls	r3, r3, #2
 801dd78:	18d3      	adds	r3, r2, r3
 801dd7a:	6a3a      	ldr	r2, [r7, #32]
 801dd7c:	493f      	ldr	r1, [pc, #252]	@ (801de7c <USB_DeactivateEndpoint+0x2c0>)
 801dd7e:	430a      	orrs	r2, r1
 801dd80:	601a      	str	r2, [r3, #0]
 801dd82:	e070      	b.n	801de66 <USB_DeactivateEndpoint+0x2aa>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801dd84:	687a      	ldr	r2, [r7, #4]
 801dd86:	683b      	ldr	r3, [r7, #0]
 801dd88:	781b      	ldrb	r3, [r3, #0]
 801dd8a:	009b      	lsls	r3, r3, #2
 801dd8c:	18d3      	adds	r3, r2, r3
 801dd8e:	681b      	ldr	r3, [r3, #0]
 801dd90:	657b      	str	r3, [r7, #84]	@ 0x54
 801dd92:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801dd94:	2380      	movs	r3, #128	@ 0x80
 801dd96:	01db      	lsls	r3, r3, #7
 801dd98:	4013      	ands	r3, r2
 801dd9a:	d011      	beq.n	801ddc0 <USB_DeactivateEndpoint+0x204>
 801dd9c:	687a      	ldr	r2, [r7, #4]
 801dd9e:	683b      	ldr	r3, [r7, #0]
 801dda0:	781b      	ldrb	r3, [r3, #0]
 801dda2:	009b      	lsls	r3, r3, #2
 801dda4:	18d3      	adds	r3, r2, r3
 801dda6:	681b      	ldr	r3, [r3, #0]
 801dda8:	4a31      	ldr	r2, [pc, #196]	@ (801de70 <USB_DeactivateEndpoint+0x2b4>)
 801ddaa:	4013      	ands	r3, r2
 801ddac:	653b      	str	r3, [r7, #80]	@ 0x50
 801ddae:	687a      	ldr	r2, [r7, #4]
 801ddb0:	683b      	ldr	r3, [r7, #0]
 801ddb2:	781b      	ldrb	r3, [r3, #0]
 801ddb4:	009b      	lsls	r3, r3, #2
 801ddb6:	18d3      	adds	r3, r2, r3
 801ddb8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801ddba:	4931      	ldr	r1, [pc, #196]	@ (801de80 <USB_DeactivateEndpoint+0x2c4>)
 801ddbc:	430a      	orrs	r2, r1
 801ddbe:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801ddc0:	687a      	ldr	r2, [r7, #4]
 801ddc2:	683b      	ldr	r3, [r7, #0]
 801ddc4:	781b      	ldrb	r3, [r3, #0]
 801ddc6:	009b      	lsls	r3, r3, #2
 801ddc8:	18d3      	adds	r3, r2, r3
 801ddca:	681b      	ldr	r3, [r3, #0]
 801ddcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801ddce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801ddd0:	2240      	movs	r2, #64	@ 0x40
 801ddd2:	4013      	ands	r3, r2
 801ddd4:	d011      	beq.n	801ddfa <USB_DeactivateEndpoint+0x23e>
 801ddd6:	687a      	ldr	r2, [r7, #4]
 801ddd8:	683b      	ldr	r3, [r7, #0]
 801ddda:	781b      	ldrb	r3, [r3, #0]
 801dddc:	009b      	lsls	r3, r3, #2
 801ddde:	18d3      	adds	r3, r2, r3
 801dde0:	681b      	ldr	r3, [r3, #0]
 801dde2:	4a23      	ldr	r2, [pc, #140]	@ (801de70 <USB_DeactivateEndpoint+0x2b4>)
 801dde4:	4013      	ands	r3, r2
 801dde6:	64bb      	str	r3, [r7, #72]	@ 0x48
 801dde8:	687a      	ldr	r2, [r7, #4]
 801ddea:	683b      	ldr	r3, [r7, #0]
 801ddec:	781b      	ldrb	r3, [r3, #0]
 801ddee:	009b      	lsls	r3, r3, #2
 801ddf0:	18d3      	adds	r3, r2, r3
 801ddf2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801ddf4:	491f      	ldr	r1, [pc, #124]	@ (801de74 <USB_DeactivateEndpoint+0x2b8>)
 801ddf6:	430a      	orrs	r2, r1
 801ddf8:	601a      	str	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 801ddfa:	687a      	ldr	r2, [r7, #4]
 801ddfc:	683b      	ldr	r3, [r7, #0]
 801ddfe:	781b      	ldrb	r3, [r3, #0]
 801de00:	009b      	lsls	r3, r3, #2
 801de02:	18d3      	adds	r3, r2, r3
 801de04:	681b      	ldr	r3, [r3, #0]
 801de06:	4a1a      	ldr	r2, [pc, #104]	@ (801de70 <USB_DeactivateEndpoint+0x2b4>)
 801de08:	4013      	ands	r3, r2
 801de0a:	647b      	str	r3, [r7, #68]	@ 0x44
 801de0c:	687a      	ldr	r2, [r7, #4]
 801de0e:	683b      	ldr	r3, [r7, #0]
 801de10:	781b      	ldrb	r3, [r3, #0]
 801de12:	009b      	lsls	r3, r3, #2
 801de14:	18d3      	adds	r3, r2, r3
 801de16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801de18:	4919      	ldr	r1, [pc, #100]	@ (801de80 <USB_DeactivateEndpoint+0x2c4>)
 801de1a:	430a      	orrs	r2, r1
 801de1c:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801de1e:	687a      	ldr	r2, [r7, #4]
 801de20:	683b      	ldr	r3, [r7, #0]
 801de22:	781b      	ldrb	r3, [r3, #0]
 801de24:	009b      	lsls	r3, r3, #2
 801de26:	18d3      	adds	r3, r2, r3
 801de28:	681b      	ldr	r3, [r3, #0]
 801de2a:	4a13      	ldr	r2, [pc, #76]	@ (801de78 <USB_DeactivateEndpoint+0x2bc>)
 801de2c:	4013      	ands	r3, r2
 801de2e:	643b      	str	r3, [r7, #64]	@ 0x40
 801de30:	687a      	ldr	r2, [r7, #4]
 801de32:	683b      	ldr	r3, [r7, #0]
 801de34:	781b      	ldrb	r3, [r3, #0]
 801de36:	009b      	lsls	r3, r3, #2
 801de38:	18d3      	adds	r3, r2, r3
 801de3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801de3c:	490f      	ldr	r1, [pc, #60]	@ (801de7c <USB_DeactivateEndpoint+0x2c0>)
 801de3e:	430a      	orrs	r2, r1
 801de40:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801de42:	687a      	ldr	r2, [r7, #4]
 801de44:	683b      	ldr	r3, [r7, #0]
 801de46:	781b      	ldrb	r3, [r3, #0]
 801de48:	009b      	lsls	r3, r3, #2
 801de4a:	18d3      	adds	r3, r2, r3
 801de4c:	681b      	ldr	r3, [r3, #0]
 801de4e:	4a0d      	ldr	r2, [pc, #52]	@ (801de84 <USB_DeactivateEndpoint+0x2c8>)
 801de50:	4013      	ands	r3, r2
 801de52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801de54:	687a      	ldr	r2, [r7, #4]
 801de56:	683b      	ldr	r3, [r7, #0]
 801de58:	781b      	ldrb	r3, [r3, #0]
 801de5a:	009b      	lsls	r3, r3, #2
 801de5c:	18d3      	adds	r3, r2, r3
 801de5e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801de60:	4906      	ldr	r1, [pc, #24]	@ (801de7c <USB_DeactivateEndpoint+0x2c0>)
 801de62:	430a      	orrs	r2, r1
 801de64:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 801de66:	2300      	movs	r3, #0
}
 801de68:	0018      	movs	r0, r3
 801de6a:	46bd      	mov	sp, r7
 801de6c:	b016      	add	sp, #88	@ 0x58
 801de6e:	bd80      	pop	{r7, pc}
 801de70:	07ff8f8f 	.word	0x07ff8f8f
 801de74:	000080c0 	.word	0x000080c0
 801de78:	07ff8fbf 	.word	0x07ff8fbf
 801de7c:	00008080 	.word	0x00008080
 801de80:	0000c080 	.word	0x0000c080
 801de84:	07ffbf8f 	.word	0x07ffbf8f

0801de88 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 801de88:	b590      	push	{r4, r7, lr}
 801de8a:	b093      	sub	sp, #76	@ 0x4c
 801de8c:	af00      	add	r7, sp, #0
 801de8e:	6078      	str	r0, [r7, #4]
 801de90:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 801de92:	683b      	ldr	r3, [r7, #0]
 801de94:	785b      	ldrb	r3, [r3, #1]
 801de96:	2b01      	cmp	r3, #1
 801de98:	d001      	beq.n	801de9e <USB_EPStartXfer+0x16>
 801de9a:	f000 fcc1 	bl	801e820 <USB_EPStartXfer+0x998>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 801de9e:	683b      	ldr	r3, [r7, #0]
 801dea0:	699a      	ldr	r2, [r3, #24]
 801dea2:	683b      	ldr	r3, [r7, #0]
 801dea4:	691b      	ldr	r3, [r3, #16]
 801dea6:	429a      	cmp	r2, r3
 801dea8:	d903      	bls.n	801deb2 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 801deaa:	683b      	ldr	r3, [r7, #0]
 801deac:	691b      	ldr	r3, [r3, #16]
 801deae:	647b      	str	r3, [r7, #68]	@ 0x44
 801deb0:	e002      	b.n	801deb8 <USB_EPStartXfer+0x30>
    }
    else
    {
      len = ep->xfer_len;
 801deb2:	683b      	ldr	r3, [r7, #0]
 801deb4:	699b      	ldr	r3, [r3, #24]
 801deb6:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 801deb8:	683b      	ldr	r3, [r7, #0]
 801deba:	7b1b      	ldrb	r3, [r3, #12]
 801debc:	2b00      	cmp	r3, #0
 801debe:	d12b      	bne.n	801df18 <USB_EPStartXfer+0x90>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 801dec0:	683b      	ldr	r3, [r7, #0]
 801dec2:	6959      	ldr	r1, [r3, #20]
 801dec4:	683b      	ldr	r3, [r7, #0]
 801dec6:	88da      	ldrh	r2, [r3, #6]
 801dec8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801deca:	b29b      	uxth	r3, r3
 801decc:	6878      	ldr	r0, [r7, #4]
 801dece:	f000 fee9 	bl	801eca4 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 801ded2:	683b      	ldr	r3, [r7, #0]
 801ded4:	781b      	ldrb	r3, [r3, #0]
 801ded6:	00db      	lsls	r3, r3, #3
 801ded8:	4ae3      	ldr	r2, [pc, #908]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801deda:	4694      	mov	ip, r2
 801dedc:	4463      	add	r3, ip
 801dede:	681a      	ldr	r2, [r3, #0]
 801dee0:	683b      	ldr	r3, [r7, #0]
 801dee2:	781b      	ldrb	r3, [r3, #0]
 801dee4:	00db      	lsls	r3, r3, #3
 801dee6:	49e0      	ldr	r1, [pc, #896]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801dee8:	468c      	mov	ip, r1
 801deea:	4463      	add	r3, ip
 801deec:	0412      	lsls	r2, r2, #16
 801deee:	0c12      	lsrs	r2, r2, #16
 801def0:	601a      	str	r2, [r3, #0]
 801def2:	683b      	ldr	r3, [r7, #0]
 801def4:	781b      	ldrb	r3, [r3, #0]
 801def6:	00db      	lsls	r3, r3, #3
 801def8:	4adb      	ldr	r2, [pc, #876]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801defa:	4694      	mov	ip, r2
 801defc:	4463      	add	r3, ip
 801defe:	6819      	ldr	r1, [r3, #0]
 801df00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801df02:	041a      	lsls	r2, r3, #16
 801df04:	683b      	ldr	r3, [r7, #0]
 801df06:	781b      	ldrb	r3, [r3, #0]
 801df08:	00db      	lsls	r3, r3, #3
 801df0a:	48d7      	ldr	r0, [pc, #860]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801df0c:	4684      	mov	ip, r0
 801df0e:	4463      	add	r3, ip
 801df10:	430a      	orrs	r2, r1
 801df12:	601a      	str	r2, [r3, #0]
 801df14:	f000 fc69 	bl	801e7ea <USB_EPStartXfer+0x962>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 801df18:	683b      	ldr	r3, [r7, #0]
 801df1a:	78db      	ldrb	r3, [r3, #3]
 801df1c:	2b02      	cmp	r3, #2
 801df1e:	d000      	beq.n	801df22 <USB_EPStartXfer+0x9a>
 801df20:	e315      	b.n	801e54e <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 801df22:	683b      	ldr	r3, [r7, #0]
 801df24:	6a1a      	ldr	r2, [r3, #32]
 801df26:	683b      	ldr	r3, [r7, #0]
 801df28:	691b      	ldr	r3, [r3, #16]
 801df2a:	429a      	cmp	r2, r3
 801df2c:	d800      	bhi.n	801df30 <USB_EPStartXfer+0xa8>
 801df2e:	e2c8      	b.n	801e4c2 <USB_EPStartXfer+0x63a>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 801df30:	687a      	ldr	r2, [r7, #4]
 801df32:	683b      	ldr	r3, [r7, #0]
 801df34:	781b      	ldrb	r3, [r3, #0]
 801df36:	009b      	lsls	r3, r3, #2
 801df38:	18d3      	adds	r3, r2, r3
 801df3a:	681b      	ldr	r3, [r3, #0]
 801df3c:	4acb      	ldr	r2, [pc, #812]	@ (801e26c <USB_EPStartXfer+0x3e4>)
 801df3e:	4013      	ands	r3, r2
 801df40:	60fb      	str	r3, [r7, #12]
 801df42:	687a      	ldr	r2, [r7, #4]
 801df44:	683b      	ldr	r3, [r7, #0]
 801df46:	781b      	ldrb	r3, [r3, #0]
 801df48:	009b      	lsls	r3, r3, #2
 801df4a:	18d3      	adds	r3, r2, r3
 801df4c:	68fa      	ldr	r2, [r7, #12]
 801df4e:	49c8      	ldr	r1, [pc, #800]	@ (801e270 <USB_EPStartXfer+0x3e8>)
 801df50:	430a      	orrs	r2, r1
 801df52:	601a      	str	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 801df54:	683b      	ldr	r3, [r7, #0]
 801df56:	6a1a      	ldr	r2, [r3, #32]
 801df58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801df5a:	1ad2      	subs	r2, r2, r3
 801df5c:	683b      	ldr	r3, [r7, #0]
 801df5e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 801df60:	687a      	ldr	r2, [r7, #4]
 801df62:	683b      	ldr	r3, [r7, #0]
 801df64:	781b      	ldrb	r3, [r3, #0]
 801df66:	009b      	lsls	r3, r3, #2
 801df68:	18d3      	adds	r3, r2, r3
 801df6a:	681b      	ldr	r3, [r3, #0]
 801df6c:	2240      	movs	r2, #64	@ 0x40
 801df6e:	4013      	ands	r3, r2
 801df70:	d100      	bne.n	801df74 <USB_EPStartXfer+0xec>
 801df72:	e14f      	b.n	801e214 <USB_EPStartXfer+0x38c>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801df74:	683b      	ldr	r3, [r7, #0]
 801df76:	785b      	ldrb	r3, [r3, #1]
 801df78:	2b00      	cmp	r3, #0
 801df7a:	d162      	bne.n	801e042 <USB_EPStartXfer+0x1ba>
 801df7c:	683b      	ldr	r3, [r7, #0]
 801df7e:	781b      	ldrb	r3, [r3, #0]
 801df80:	00db      	lsls	r3, r3, #3
 801df82:	4ab9      	ldr	r2, [pc, #740]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801df84:	4694      	mov	ip, r2
 801df86:	4463      	add	r3, ip
 801df88:	685a      	ldr	r2, [r3, #4]
 801df8a:	683b      	ldr	r3, [r7, #0]
 801df8c:	781b      	ldrb	r3, [r3, #0]
 801df8e:	00db      	lsls	r3, r3, #3
 801df90:	49b5      	ldr	r1, [pc, #724]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801df92:	468c      	mov	ip, r1
 801df94:	4463      	add	r3, ip
 801df96:	0192      	lsls	r2, r2, #6
 801df98:	0992      	lsrs	r2, r2, #6
 801df9a:	605a      	str	r2, [r3, #4]
 801df9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801df9e:	2b00      	cmp	r3, #0
 801dfa0:	d111      	bne.n	801dfc6 <USB_EPStartXfer+0x13e>
 801dfa2:	683b      	ldr	r3, [r7, #0]
 801dfa4:	781b      	ldrb	r3, [r3, #0]
 801dfa6:	00db      	lsls	r3, r3, #3
 801dfa8:	4aaf      	ldr	r2, [pc, #700]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801dfaa:	4694      	mov	ip, r2
 801dfac:	4463      	add	r3, ip
 801dfae:	685a      	ldr	r2, [r3, #4]
 801dfb0:	683b      	ldr	r3, [r7, #0]
 801dfb2:	781b      	ldrb	r3, [r3, #0]
 801dfb4:	00db      	lsls	r3, r3, #3
 801dfb6:	49ac      	ldr	r1, [pc, #688]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801dfb8:	468c      	mov	ip, r1
 801dfba:	4463      	add	r3, ip
 801dfbc:	2180      	movs	r1, #128	@ 0x80
 801dfbe:	0609      	lsls	r1, r1, #24
 801dfc0:	430a      	orrs	r2, r1
 801dfc2:	605a      	str	r2, [r3, #4]
 801dfc4:	e062      	b.n	801e08c <USB_EPStartXfer+0x204>
 801dfc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801dfc8:	2b3e      	cmp	r3, #62	@ 0x3e
 801dfca:	d81b      	bhi.n	801e004 <USB_EPStartXfer+0x17c>
 801dfcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801dfce:	085b      	lsrs	r3, r3, #1
 801dfd0:	643b      	str	r3, [r7, #64]	@ 0x40
 801dfd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801dfd4:	2201      	movs	r2, #1
 801dfd6:	4013      	ands	r3, r2
 801dfd8:	d002      	beq.n	801dfe0 <USB_EPStartXfer+0x158>
 801dfda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801dfdc:	3301      	adds	r3, #1
 801dfde:	643b      	str	r3, [r7, #64]	@ 0x40
 801dfe0:	683b      	ldr	r3, [r7, #0]
 801dfe2:	781b      	ldrb	r3, [r3, #0]
 801dfe4:	00db      	lsls	r3, r3, #3
 801dfe6:	4aa0      	ldr	r2, [pc, #640]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801dfe8:	4694      	mov	ip, r2
 801dfea:	4463      	add	r3, ip
 801dfec:	6859      	ldr	r1, [r3, #4]
 801dfee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801dff0:	069a      	lsls	r2, r3, #26
 801dff2:	683b      	ldr	r3, [r7, #0]
 801dff4:	781b      	ldrb	r3, [r3, #0]
 801dff6:	00db      	lsls	r3, r3, #3
 801dff8:	489b      	ldr	r0, [pc, #620]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801dffa:	4684      	mov	ip, r0
 801dffc:	4463      	add	r3, ip
 801dffe:	430a      	orrs	r2, r1
 801e000:	605a      	str	r2, [r3, #4]
 801e002:	e043      	b.n	801e08c <USB_EPStartXfer+0x204>
 801e004:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e006:	095b      	lsrs	r3, r3, #5
 801e008:	643b      	str	r3, [r7, #64]	@ 0x40
 801e00a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e00c:	221f      	movs	r2, #31
 801e00e:	4013      	ands	r3, r2
 801e010:	d102      	bne.n	801e018 <USB_EPStartXfer+0x190>
 801e012:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801e014:	3b01      	subs	r3, #1
 801e016:	643b      	str	r3, [r7, #64]	@ 0x40
 801e018:	683b      	ldr	r3, [r7, #0]
 801e01a:	781b      	ldrb	r3, [r3, #0]
 801e01c:	00db      	lsls	r3, r3, #3
 801e01e:	4a92      	ldr	r2, [pc, #584]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801e020:	4694      	mov	ip, r2
 801e022:	4463      	add	r3, ip
 801e024:	685a      	ldr	r2, [r3, #4]
 801e026:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801e028:	069b      	lsls	r3, r3, #26
 801e02a:	431a      	orrs	r2, r3
 801e02c:	683b      	ldr	r3, [r7, #0]
 801e02e:	781b      	ldrb	r3, [r3, #0]
 801e030:	00db      	lsls	r3, r3, #3
 801e032:	498d      	ldr	r1, [pc, #564]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801e034:	468c      	mov	ip, r1
 801e036:	4463      	add	r3, ip
 801e038:	2180      	movs	r1, #128	@ 0x80
 801e03a:	0609      	lsls	r1, r1, #24
 801e03c:	430a      	orrs	r2, r1
 801e03e:	605a      	str	r2, [r3, #4]
 801e040:	e024      	b.n	801e08c <USB_EPStartXfer+0x204>
 801e042:	683b      	ldr	r3, [r7, #0]
 801e044:	785b      	ldrb	r3, [r3, #1]
 801e046:	2b01      	cmp	r3, #1
 801e048:	d120      	bne.n	801e08c <USB_EPStartXfer+0x204>
 801e04a:	683b      	ldr	r3, [r7, #0]
 801e04c:	781b      	ldrb	r3, [r3, #0]
 801e04e:	00db      	lsls	r3, r3, #3
 801e050:	4a85      	ldr	r2, [pc, #532]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801e052:	4694      	mov	ip, r2
 801e054:	4463      	add	r3, ip
 801e056:	685a      	ldr	r2, [r3, #4]
 801e058:	683b      	ldr	r3, [r7, #0]
 801e05a:	781b      	ldrb	r3, [r3, #0]
 801e05c:	00db      	lsls	r3, r3, #3
 801e05e:	4982      	ldr	r1, [pc, #520]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801e060:	468c      	mov	ip, r1
 801e062:	4463      	add	r3, ip
 801e064:	0412      	lsls	r2, r2, #16
 801e066:	0c12      	lsrs	r2, r2, #16
 801e068:	605a      	str	r2, [r3, #4]
 801e06a:	683b      	ldr	r3, [r7, #0]
 801e06c:	781b      	ldrb	r3, [r3, #0]
 801e06e:	00db      	lsls	r3, r3, #3
 801e070:	4a7d      	ldr	r2, [pc, #500]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801e072:	4694      	mov	ip, r2
 801e074:	4463      	add	r3, ip
 801e076:	6859      	ldr	r1, [r3, #4]
 801e078:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e07a:	041a      	lsls	r2, r3, #16
 801e07c:	683b      	ldr	r3, [r7, #0]
 801e07e:	781b      	ldrb	r3, [r3, #0]
 801e080:	00db      	lsls	r3, r3, #3
 801e082:	4879      	ldr	r0, [pc, #484]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801e084:	4684      	mov	ip, r0
 801e086:	4463      	add	r3, ip
 801e088:	430a      	orrs	r2, r1
 801e08a:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 801e08c:	2016      	movs	r0, #22
 801e08e:	183b      	adds	r3, r7, r0
 801e090:	683a      	ldr	r2, [r7, #0]
 801e092:	8952      	ldrh	r2, [r2, #10]
 801e094:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801e096:	683b      	ldr	r3, [r7, #0]
 801e098:	6959      	ldr	r1, [r3, #20]
 801e09a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e09c:	b29c      	uxth	r4, r3
 801e09e:	183b      	adds	r3, r7, r0
 801e0a0:	881a      	ldrh	r2, [r3, #0]
 801e0a2:	6878      	ldr	r0, [r7, #4]
 801e0a4:	0023      	movs	r3, r4
 801e0a6:	f000 fdfd 	bl	801eca4 <USB_WritePMA>
            ep->xfer_buff += len;
 801e0aa:	683b      	ldr	r3, [r7, #0]
 801e0ac:	695a      	ldr	r2, [r3, #20]
 801e0ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e0b0:	18d2      	adds	r2, r2, r3
 801e0b2:	683b      	ldr	r3, [r7, #0]
 801e0b4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 801e0b6:	683b      	ldr	r3, [r7, #0]
 801e0b8:	6a1a      	ldr	r2, [r3, #32]
 801e0ba:	683b      	ldr	r3, [r7, #0]
 801e0bc:	691b      	ldr	r3, [r3, #16]
 801e0be:	429a      	cmp	r2, r3
 801e0c0:	d906      	bls.n	801e0d0 <USB_EPStartXfer+0x248>
            {
              ep->xfer_len_db -= len;
 801e0c2:	683b      	ldr	r3, [r7, #0]
 801e0c4:	6a1a      	ldr	r2, [r3, #32]
 801e0c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e0c8:	1ad2      	subs	r2, r2, r3
 801e0ca:	683b      	ldr	r3, [r7, #0]
 801e0cc:	621a      	str	r2, [r3, #32]
 801e0ce:	e005      	b.n	801e0dc <USB_EPStartXfer+0x254>
            }
            else
            {
              len = ep->xfer_len_db;
 801e0d0:	683b      	ldr	r3, [r7, #0]
 801e0d2:	6a1b      	ldr	r3, [r3, #32]
 801e0d4:	647b      	str	r3, [r7, #68]	@ 0x44
              ep->xfer_len_db = 0U;
 801e0d6:	683b      	ldr	r3, [r7, #0]
 801e0d8:	2200      	movs	r2, #0
 801e0da:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801e0dc:	683b      	ldr	r3, [r7, #0]
 801e0de:	785b      	ldrb	r3, [r3, #1]
 801e0e0:	2b00      	cmp	r3, #0
 801e0e2:	d162      	bne.n	801e1aa <USB_EPStartXfer+0x322>
 801e0e4:	683b      	ldr	r3, [r7, #0]
 801e0e6:	781b      	ldrb	r3, [r3, #0]
 801e0e8:	00db      	lsls	r3, r3, #3
 801e0ea:	4a5f      	ldr	r2, [pc, #380]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801e0ec:	4694      	mov	ip, r2
 801e0ee:	4463      	add	r3, ip
 801e0f0:	681a      	ldr	r2, [r3, #0]
 801e0f2:	683b      	ldr	r3, [r7, #0]
 801e0f4:	781b      	ldrb	r3, [r3, #0]
 801e0f6:	00db      	lsls	r3, r3, #3
 801e0f8:	495b      	ldr	r1, [pc, #364]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801e0fa:	468c      	mov	ip, r1
 801e0fc:	4463      	add	r3, ip
 801e0fe:	0192      	lsls	r2, r2, #6
 801e100:	0992      	lsrs	r2, r2, #6
 801e102:	601a      	str	r2, [r3, #0]
 801e104:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e106:	2b00      	cmp	r3, #0
 801e108:	d111      	bne.n	801e12e <USB_EPStartXfer+0x2a6>
 801e10a:	683b      	ldr	r3, [r7, #0]
 801e10c:	781b      	ldrb	r3, [r3, #0]
 801e10e:	00db      	lsls	r3, r3, #3
 801e110:	4a55      	ldr	r2, [pc, #340]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801e112:	4694      	mov	ip, r2
 801e114:	4463      	add	r3, ip
 801e116:	681a      	ldr	r2, [r3, #0]
 801e118:	683b      	ldr	r3, [r7, #0]
 801e11a:	781b      	ldrb	r3, [r3, #0]
 801e11c:	00db      	lsls	r3, r3, #3
 801e11e:	4952      	ldr	r1, [pc, #328]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801e120:	468c      	mov	ip, r1
 801e122:	4463      	add	r3, ip
 801e124:	2180      	movs	r1, #128	@ 0x80
 801e126:	0609      	lsls	r1, r1, #24
 801e128:	430a      	orrs	r2, r1
 801e12a:	601a      	str	r2, [r3, #0]
 801e12c:	e062      	b.n	801e1f4 <USB_EPStartXfer+0x36c>
 801e12e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e130:	2b3e      	cmp	r3, #62	@ 0x3e
 801e132:	d81b      	bhi.n	801e16c <USB_EPStartXfer+0x2e4>
 801e134:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e136:	085b      	lsrs	r3, r3, #1
 801e138:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e13a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e13c:	2201      	movs	r2, #1
 801e13e:	4013      	ands	r3, r2
 801e140:	d002      	beq.n	801e148 <USB_EPStartXfer+0x2c0>
 801e142:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e144:	3301      	adds	r3, #1
 801e146:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e148:	683b      	ldr	r3, [r7, #0]
 801e14a:	781b      	ldrb	r3, [r3, #0]
 801e14c:	00db      	lsls	r3, r3, #3
 801e14e:	4a46      	ldr	r2, [pc, #280]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801e150:	4694      	mov	ip, r2
 801e152:	4463      	add	r3, ip
 801e154:	6819      	ldr	r1, [r3, #0]
 801e156:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e158:	069a      	lsls	r2, r3, #26
 801e15a:	683b      	ldr	r3, [r7, #0]
 801e15c:	781b      	ldrb	r3, [r3, #0]
 801e15e:	00db      	lsls	r3, r3, #3
 801e160:	4841      	ldr	r0, [pc, #260]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801e162:	4684      	mov	ip, r0
 801e164:	4463      	add	r3, ip
 801e166:	430a      	orrs	r2, r1
 801e168:	601a      	str	r2, [r3, #0]
 801e16a:	e043      	b.n	801e1f4 <USB_EPStartXfer+0x36c>
 801e16c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e16e:	095b      	lsrs	r3, r3, #5
 801e170:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e172:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e174:	221f      	movs	r2, #31
 801e176:	4013      	ands	r3, r2
 801e178:	d102      	bne.n	801e180 <USB_EPStartXfer+0x2f8>
 801e17a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e17c:	3b01      	subs	r3, #1
 801e17e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e180:	683b      	ldr	r3, [r7, #0]
 801e182:	781b      	ldrb	r3, [r3, #0]
 801e184:	00db      	lsls	r3, r3, #3
 801e186:	4a38      	ldr	r2, [pc, #224]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801e188:	4694      	mov	ip, r2
 801e18a:	4463      	add	r3, ip
 801e18c:	681a      	ldr	r2, [r3, #0]
 801e18e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e190:	069b      	lsls	r3, r3, #26
 801e192:	431a      	orrs	r2, r3
 801e194:	683b      	ldr	r3, [r7, #0]
 801e196:	781b      	ldrb	r3, [r3, #0]
 801e198:	00db      	lsls	r3, r3, #3
 801e19a:	4933      	ldr	r1, [pc, #204]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801e19c:	468c      	mov	ip, r1
 801e19e:	4463      	add	r3, ip
 801e1a0:	2180      	movs	r1, #128	@ 0x80
 801e1a2:	0609      	lsls	r1, r1, #24
 801e1a4:	430a      	orrs	r2, r1
 801e1a6:	601a      	str	r2, [r3, #0]
 801e1a8:	e024      	b.n	801e1f4 <USB_EPStartXfer+0x36c>
 801e1aa:	683b      	ldr	r3, [r7, #0]
 801e1ac:	785b      	ldrb	r3, [r3, #1]
 801e1ae:	2b01      	cmp	r3, #1
 801e1b0:	d120      	bne.n	801e1f4 <USB_EPStartXfer+0x36c>
 801e1b2:	683b      	ldr	r3, [r7, #0]
 801e1b4:	781b      	ldrb	r3, [r3, #0]
 801e1b6:	00db      	lsls	r3, r3, #3
 801e1b8:	4a2b      	ldr	r2, [pc, #172]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801e1ba:	4694      	mov	ip, r2
 801e1bc:	4463      	add	r3, ip
 801e1be:	681a      	ldr	r2, [r3, #0]
 801e1c0:	683b      	ldr	r3, [r7, #0]
 801e1c2:	781b      	ldrb	r3, [r3, #0]
 801e1c4:	00db      	lsls	r3, r3, #3
 801e1c6:	4928      	ldr	r1, [pc, #160]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801e1c8:	468c      	mov	ip, r1
 801e1ca:	4463      	add	r3, ip
 801e1cc:	0412      	lsls	r2, r2, #16
 801e1ce:	0c12      	lsrs	r2, r2, #16
 801e1d0:	601a      	str	r2, [r3, #0]
 801e1d2:	683b      	ldr	r3, [r7, #0]
 801e1d4:	781b      	ldrb	r3, [r3, #0]
 801e1d6:	00db      	lsls	r3, r3, #3
 801e1d8:	4a23      	ldr	r2, [pc, #140]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801e1da:	4694      	mov	ip, r2
 801e1dc:	4463      	add	r3, ip
 801e1de:	6819      	ldr	r1, [r3, #0]
 801e1e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e1e2:	041a      	lsls	r2, r3, #16
 801e1e4:	683b      	ldr	r3, [r7, #0]
 801e1e6:	781b      	ldrb	r3, [r3, #0]
 801e1e8:	00db      	lsls	r3, r3, #3
 801e1ea:	481f      	ldr	r0, [pc, #124]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801e1ec:	4684      	mov	ip, r0
 801e1ee:	4463      	add	r3, ip
 801e1f0:	430a      	orrs	r2, r1
 801e1f2:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 801e1f4:	2016      	movs	r0, #22
 801e1f6:	183b      	adds	r3, r7, r0
 801e1f8:	683a      	ldr	r2, [r7, #0]
 801e1fa:	8912      	ldrh	r2, [r2, #8]
 801e1fc:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801e1fe:	683b      	ldr	r3, [r7, #0]
 801e200:	6959      	ldr	r1, [r3, #20]
 801e202:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e204:	b29c      	uxth	r4, r3
 801e206:	183b      	adds	r3, r7, r0
 801e208:	881a      	ldrh	r2, [r3, #0]
 801e20a:	6878      	ldr	r0, [r7, #4]
 801e20c:	0023      	movs	r3, r4
 801e20e:	f000 fd49 	bl	801eca4 <USB_WritePMA>
 801e212:	e2ea      	b.n	801e7ea <USB_EPStartXfer+0x962>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801e214:	683b      	ldr	r3, [r7, #0]
 801e216:	785b      	ldrb	r3, [r3, #1]
 801e218:	2b00      	cmp	r3, #0
 801e21a:	d169      	bne.n	801e2f0 <USB_EPStartXfer+0x468>
 801e21c:	683b      	ldr	r3, [r7, #0]
 801e21e:	781b      	ldrb	r3, [r3, #0]
 801e220:	00db      	lsls	r3, r3, #3
 801e222:	4a11      	ldr	r2, [pc, #68]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801e224:	4694      	mov	ip, r2
 801e226:	4463      	add	r3, ip
 801e228:	681a      	ldr	r2, [r3, #0]
 801e22a:	683b      	ldr	r3, [r7, #0]
 801e22c:	781b      	ldrb	r3, [r3, #0]
 801e22e:	00db      	lsls	r3, r3, #3
 801e230:	490d      	ldr	r1, [pc, #52]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801e232:	468c      	mov	ip, r1
 801e234:	4463      	add	r3, ip
 801e236:	0192      	lsls	r2, r2, #6
 801e238:	0992      	lsrs	r2, r2, #6
 801e23a:	601a      	str	r2, [r3, #0]
 801e23c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e23e:	2b00      	cmp	r3, #0
 801e240:	d118      	bne.n	801e274 <USB_EPStartXfer+0x3ec>
 801e242:	683b      	ldr	r3, [r7, #0]
 801e244:	781b      	ldrb	r3, [r3, #0]
 801e246:	00db      	lsls	r3, r3, #3
 801e248:	4a07      	ldr	r2, [pc, #28]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801e24a:	4694      	mov	ip, r2
 801e24c:	4463      	add	r3, ip
 801e24e:	681a      	ldr	r2, [r3, #0]
 801e250:	683b      	ldr	r3, [r7, #0]
 801e252:	781b      	ldrb	r3, [r3, #0]
 801e254:	00db      	lsls	r3, r3, #3
 801e256:	4904      	ldr	r1, [pc, #16]	@ (801e268 <USB_EPStartXfer+0x3e0>)
 801e258:	468c      	mov	ip, r1
 801e25a:	4463      	add	r3, ip
 801e25c:	2180      	movs	r1, #128	@ 0x80
 801e25e:	0609      	lsls	r1, r1, #24
 801e260:	430a      	orrs	r2, r1
 801e262:	601a      	str	r2, [r3, #0]
 801e264:	e069      	b.n	801e33a <USB_EPStartXfer+0x4b2>
 801e266:	46c0      	nop			@ (mov r8, r8)
 801e268:	40009800 	.word	0x40009800
 801e26c:	07ff8f8f 	.word	0x07ff8f8f
 801e270:	00008180 	.word	0x00008180
 801e274:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e276:	2b3e      	cmp	r3, #62	@ 0x3e
 801e278:	d81b      	bhi.n	801e2b2 <USB_EPStartXfer+0x42a>
 801e27a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e27c:	085b      	lsrs	r3, r3, #1
 801e27e:	63bb      	str	r3, [r7, #56]	@ 0x38
 801e280:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e282:	2201      	movs	r2, #1
 801e284:	4013      	ands	r3, r2
 801e286:	d002      	beq.n	801e28e <USB_EPStartXfer+0x406>
 801e288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e28a:	3301      	adds	r3, #1
 801e28c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801e28e:	683b      	ldr	r3, [r7, #0]
 801e290:	781b      	ldrb	r3, [r3, #0]
 801e292:	00db      	lsls	r3, r3, #3
 801e294:	4ada      	ldr	r2, [pc, #872]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e296:	4694      	mov	ip, r2
 801e298:	4463      	add	r3, ip
 801e29a:	6819      	ldr	r1, [r3, #0]
 801e29c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e29e:	069a      	lsls	r2, r3, #26
 801e2a0:	683b      	ldr	r3, [r7, #0]
 801e2a2:	781b      	ldrb	r3, [r3, #0]
 801e2a4:	00db      	lsls	r3, r3, #3
 801e2a6:	48d6      	ldr	r0, [pc, #856]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e2a8:	4684      	mov	ip, r0
 801e2aa:	4463      	add	r3, ip
 801e2ac:	430a      	orrs	r2, r1
 801e2ae:	601a      	str	r2, [r3, #0]
 801e2b0:	e043      	b.n	801e33a <USB_EPStartXfer+0x4b2>
 801e2b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e2b4:	095b      	lsrs	r3, r3, #5
 801e2b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 801e2b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e2ba:	221f      	movs	r2, #31
 801e2bc:	4013      	ands	r3, r2
 801e2be:	d102      	bne.n	801e2c6 <USB_EPStartXfer+0x43e>
 801e2c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e2c2:	3b01      	subs	r3, #1
 801e2c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 801e2c6:	683b      	ldr	r3, [r7, #0]
 801e2c8:	781b      	ldrb	r3, [r3, #0]
 801e2ca:	00db      	lsls	r3, r3, #3
 801e2cc:	4acc      	ldr	r2, [pc, #816]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e2ce:	4694      	mov	ip, r2
 801e2d0:	4463      	add	r3, ip
 801e2d2:	681a      	ldr	r2, [r3, #0]
 801e2d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e2d6:	069b      	lsls	r3, r3, #26
 801e2d8:	431a      	orrs	r2, r3
 801e2da:	683b      	ldr	r3, [r7, #0]
 801e2dc:	781b      	ldrb	r3, [r3, #0]
 801e2de:	00db      	lsls	r3, r3, #3
 801e2e0:	49c7      	ldr	r1, [pc, #796]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e2e2:	468c      	mov	ip, r1
 801e2e4:	4463      	add	r3, ip
 801e2e6:	2180      	movs	r1, #128	@ 0x80
 801e2e8:	0609      	lsls	r1, r1, #24
 801e2ea:	430a      	orrs	r2, r1
 801e2ec:	601a      	str	r2, [r3, #0]
 801e2ee:	e024      	b.n	801e33a <USB_EPStartXfer+0x4b2>
 801e2f0:	683b      	ldr	r3, [r7, #0]
 801e2f2:	785b      	ldrb	r3, [r3, #1]
 801e2f4:	2b01      	cmp	r3, #1
 801e2f6:	d120      	bne.n	801e33a <USB_EPStartXfer+0x4b2>
 801e2f8:	683b      	ldr	r3, [r7, #0]
 801e2fa:	781b      	ldrb	r3, [r3, #0]
 801e2fc:	00db      	lsls	r3, r3, #3
 801e2fe:	4ac0      	ldr	r2, [pc, #768]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e300:	4694      	mov	ip, r2
 801e302:	4463      	add	r3, ip
 801e304:	681a      	ldr	r2, [r3, #0]
 801e306:	683b      	ldr	r3, [r7, #0]
 801e308:	781b      	ldrb	r3, [r3, #0]
 801e30a:	00db      	lsls	r3, r3, #3
 801e30c:	49bc      	ldr	r1, [pc, #752]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e30e:	468c      	mov	ip, r1
 801e310:	4463      	add	r3, ip
 801e312:	0412      	lsls	r2, r2, #16
 801e314:	0c12      	lsrs	r2, r2, #16
 801e316:	601a      	str	r2, [r3, #0]
 801e318:	683b      	ldr	r3, [r7, #0]
 801e31a:	781b      	ldrb	r3, [r3, #0]
 801e31c:	00db      	lsls	r3, r3, #3
 801e31e:	4ab8      	ldr	r2, [pc, #736]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e320:	4694      	mov	ip, r2
 801e322:	4463      	add	r3, ip
 801e324:	6819      	ldr	r1, [r3, #0]
 801e326:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e328:	041a      	lsls	r2, r3, #16
 801e32a:	683b      	ldr	r3, [r7, #0]
 801e32c:	781b      	ldrb	r3, [r3, #0]
 801e32e:	00db      	lsls	r3, r3, #3
 801e330:	48b3      	ldr	r0, [pc, #716]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e332:	4684      	mov	ip, r0
 801e334:	4463      	add	r3, ip
 801e336:	430a      	orrs	r2, r1
 801e338:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 801e33a:	2016      	movs	r0, #22
 801e33c:	183b      	adds	r3, r7, r0
 801e33e:	683a      	ldr	r2, [r7, #0]
 801e340:	8912      	ldrh	r2, [r2, #8]
 801e342:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801e344:	683b      	ldr	r3, [r7, #0]
 801e346:	6959      	ldr	r1, [r3, #20]
 801e348:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e34a:	b29c      	uxth	r4, r3
 801e34c:	183b      	adds	r3, r7, r0
 801e34e:	881a      	ldrh	r2, [r3, #0]
 801e350:	6878      	ldr	r0, [r7, #4]
 801e352:	0023      	movs	r3, r4
 801e354:	f000 fca6 	bl	801eca4 <USB_WritePMA>
            ep->xfer_buff += len;
 801e358:	683b      	ldr	r3, [r7, #0]
 801e35a:	695a      	ldr	r2, [r3, #20]
 801e35c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e35e:	18d2      	adds	r2, r2, r3
 801e360:	683b      	ldr	r3, [r7, #0]
 801e362:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 801e364:	683b      	ldr	r3, [r7, #0]
 801e366:	6a1a      	ldr	r2, [r3, #32]
 801e368:	683b      	ldr	r3, [r7, #0]
 801e36a:	691b      	ldr	r3, [r3, #16]
 801e36c:	429a      	cmp	r2, r3
 801e36e:	d906      	bls.n	801e37e <USB_EPStartXfer+0x4f6>
            {
              ep->xfer_len_db -= len;
 801e370:	683b      	ldr	r3, [r7, #0]
 801e372:	6a1a      	ldr	r2, [r3, #32]
 801e374:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e376:	1ad2      	subs	r2, r2, r3
 801e378:	683b      	ldr	r3, [r7, #0]
 801e37a:	621a      	str	r2, [r3, #32]
 801e37c:	e005      	b.n	801e38a <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 801e37e:	683b      	ldr	r3, [r7, #0]
 801e380:	6a1b      	ldr	r3, [r3, #32]
 801e382:	647b      	str	r3, [r7, #68]	@ 0x44
              ep->xfer_len_db = 0U;
 801e384:	683b      	ldr	r3, [r7, #0]
 801e386:	2200      	movs	r2, #0
 801e388:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801e38a:	683b      	ldr	r3, [r7, #0]
 801e38c:	785b      	ldrb	r3, [r3, #1]
 801e38e:	2b00      	cmp	r3, #0
 801e390:	d162      	bne.n	801e458 <USB_EPStartXfer+0x5d0>
 801e392:	683b      	ldr	r3, [r7, #0]
 801e394:	781b      	ldrb	r3, [r3, #0]
 801e396:	00db      	lsls	r3, r3, #3
 801e398:	4a99      	ldr	r2, [pc, #612]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e39a:	4694      	mov	ip, r2
 801e39c:	4463      	add	r3, ip
 801e39e:	685a      	ldr	r2, [r3, #4]
 801e3a0:	683b      	ldr	r3, [r7, #0]
 801e3a2:	781b      	ldrb	r3, [r3, #0]
 801e3a4:	00db      	lsls	r3, r3, #3
 801e3a6:	4996      	ldr	r1, [pc, #600]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e3a8:	468c      	mov	ip, r1
 801e3aa:	4463      	add	r3, ip
 801e3ac:	0192      	lsls	r2, r2, #6
 801e3ae:	0992      	lsrs	r2, r2, #6
 801e3b0:	605a      	str	r2, [r3, #4]
 801e3b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e3b4:	2b00      	cmp	r3, #0
 801e3b6:	d111      	bne.n	801e3dc <USB_EPStartXfer+0x554>
 801e3b8:	683b      	ldr	r3, [r7, #0]
 801e3ba:	781b      	ldrb	r3, [r3, #0]
 801e3bc:	00db      	lsls	r3, r3, #3
 801e3be:	4a90      	ldr	r2, [pc, #576]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e3c0:	4694      	mov	ip, r2
 801e3c2:	4463      	add	r3, ip
 801e3c4:	685a      	ldr	r2, [r3, #4]
 801e3c6:	683b      	ldr	r3, [r7, #0]
 801e3c8:	781b      	ldrb	r3, [r3, #0]
 801e3ca:	00db      	lsls	r3, r3, #3
 801e3cc:	498c      	ldr	r1, [pc, #560]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e3ce:	468c      	mov	ip, r1
 801e3d0:	4463      	add	r3, ip
 801e3d2:	2180      	movs	r1, #128	@ 0x80
 801e3d4:	0609      	lsls	r1, r1, #24
 801e3d6:	430a      	orrs	r2, r1
 801e3d8:	605a      	str	r2, [r3, #4]
 801e3da:	e062      	b.n	801e4a2 <USB_EPStartXfer+0x61a>
 801e3dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e3de:	2b3e      	cmp	r3, #62	@ 0x3e
 801e3e0:	d81b      	bhi.n	801e41a <USB_EPStartXfer+0x592>
 801e3e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e3e4:	085b      	lsrs	r3, r3, #1
 801e3e6:	637b      	str	r3, [r7, #52]	@ 0x34
 801e3e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e3ea:	2201      	movs	r2, #1
 801e3ec:	4013      	ands	r3, r2
 801e3ee:	d002      	beq.n	801e3f6 <USB_EPStartXfer+0x56e>
 801e3f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e3f2:	3301      	adds	r3, #1
 801e3f4:	637b      	str	r3, [r7, #52]	@ 0x34
 801e3f6:	683b      	ldr	r3, [r7, #0]
 801e3f8:	781b      	ldrb	r3, [r3, #0]
 801e3fa:	00db      	lsls	r3, r3, #3
 801e3fc:	4a80      	ldr	r2, [pc, #512]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e3fe:	4694      	mov	ip, r2
 801e400:	4463      	add	r3, ip
 801e402:	6859      	ldr	r1, [r3, #4]
 801e404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e406:	069a      	lsls	r2, r3, #26
 801e408:	683b      	ldr	r3, [r7, #0]
 801e40a:	781b      	ldrb	r3, [r3, #0]
 801e40c:	00db      	lsls	r3, r3, #3
 801e40e:	487c      	ldr	r0, [pc, #496]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e410:	4684      	mov	ip, r0
 801e412:	4463      	add	r3, ip
 801e414:	430a      	orrs	r2, r1
 801e416:	605a      	str	r2, [r3, #4]
 801e418:	e043      	b.n	801e4a2 <USB_EPStartXfer+0x61a>
 801e41a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e41c:	095b      	lsrs	r3, r3, #5
 801e41e:	637b      	str	r3, [r7, #52]	@ 0x34
 801e420:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e422:	221f      	movs	r2, #31
 801e424:	4013      	ands	r3, r2
 801e426:	d102      	bne.n	801e42e <USB_EPStartXfer+0x5a6>
 801e428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e42a:	3b01      	subs	r3, #1
 801e42c:	637b      	str	r3, [r7, #52]	@ 0x34
 801e42e:	683b      	ldr	r3, [r7, #0]
 801e430:	781b      	ldrb	r3, [r3, #0]
 801e432:	00db      	lsls	r3, r3, #3
 801e434:	4a72      	ldr	r2, [pc, #456]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e436:	4694      	mov	ip, r2
 801e438:	4463      	add	r3, ip
 801e43a:	685a      	ldr	r2, [r3, #4]
 801e43c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e43e:	069b      	lsls	r3, r3, #26
 801e440:	431a      	orrs	r2, r3
 801e442:	683b      	ldr	r3, [r7, #0]
 801e444:	781b      	ldrb	r3, [r3, #0]
 801e446:	00db      	lsls	r3, r3, #3
 801e448:	496d      	ldr	r1, [pc, #436]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e44a:	468c      	mov	ip, r1
 801e44c:	4463      	add	r3, ip
 801e44e:	2180      	movs	r1, #128	@ 0x80
 801e450:	0609      	lsls	r1, r1, #24
 801e452:	430a      	orrs	r2, r1
 801e454:	605a      	str	r2, [r3, #4]
 801e456:	e024      	b.n	801e4a2 <USB_EPStartXfer+0x61a>
 801e458:	683b      	ldr	r3, [r7, #0]
 801e45a:	785b      	ldrb	r3, [r3, #1]
 801e45c:	2b01      	cmp	r3, #1
 801e45e:	d120      	bne.n	801e4a2 <USB_EPStartXfer+0x61a>
 801e460:	683b      	ldr	r3, [r7, #0]
 801e462:	781b      	ldrb	r3, [r3, #0]
 801e464:	00db      	lsls	r3, r3, #3
 801e466:	4a66      	ldr	r2, [pc, #408]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e468:	4694      	mov	ip, r2
 801e46a:	4463      	add	r3, ip
 801e46c:	685a      	ldr	r2, [r3, #4]
 801e46e:	683b      	ldr	r3, [r7, #0]
 801e470:	781b      	ldrb	r3, [r3, #0]
 801e472:	00db      	lsls	r3, r3, #3
 801e474:	4962      	ldr	r1, [pc, #392]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e476:	468c      	mov	ip, r1
 801e478:	4463      	add	r3, ip
 801e47a:	0412      	lsls	r2, r2, #16
 801e47c:	0c12      	lsrs	r2, r2, #16
 801e47e:	605a      	str	r2, [r3, #4]
 801e480:	683b      	ldr	r3, [r7, #0]
 801e482:	781b      	ldrb	r3, [r3, #0]
 801e484:	00db      	lsls	r3, r3, #3
 801e486:	4a5e      	ldr	r2, [pc, #376]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e488:	4694      	mov	ip, r2
 801e48a:	4463      	add	r3, ip
 801e48c:	6859      	ldr	r1, [r3, #4]
 801e48e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e490:	041a      	lsls	r2, r3, #16
 801e492:	683b      	ldr	r3, [r7, #0]
 801e494:	781b      	ldrb	r3, [r3, #0]
 801e496:	00db      	lsls	r3, r3, #3
 801e498:	4859      	ldr	r0, [pc, #356]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e49a:	4684      	mov	ip, r0
 801e49c:	4463      	add	r3, ip
 801e49e:	430a      	orrs	r2, r1
 801e4a0:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 801e4a2:	2016      	movs	r0, #22
 801e4a4:	183b      	adds	r3, r7, r0
 801e4a6:	683a      	ldr	r2, [r7, #0]
 801e4a8:	8952      	ldrh	r2, [r2, #10]
 801e4aa:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801e4ac:	683b      	ldr	r3, [r7, #0]
 801e4ae:	6959      	ldr	r1, [r3, #20]
 801e4b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e4b2:	b29c      	uxth	r4, r3
 801e4b4:	183b      	adds	r3, r7, r0
 801e4b6:	881a      	ldrh	r2, [r3, #0]
 801e4b8:	6878      	ldr	r0, [r7, #4]
 801e4ba:	0023      	movs	r3, r4
 801e4bc:	f000 fbf2 	bl	801eca4 <USB_WritePMA>
 801e4c0:	e193      	b.n	801e7ea <USB_EPStartXfer+0x962>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 801e4c2:	683b      	ldr	r3, [r7, #0]
 801e4c4:	6a1b      	ldr	r3, [r3, #32]
 801e4c6:	647b      	str	r3, [r7, #68]	@ 0x44

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 801e4c8:	687a      	ldr	r2, [r7, #4]
 801e4ca:	683b      	ldr	r3, [r7, #0]
 801e4cc:	781b      	ldrb	r3, [r3, #0]
 801e4ce:	009b      	lsls	r3, r3, #2
 801e4d0:	18d3      	adds	r3, r2, r3
 801e4d2:	681b      	ldr	r3, [r3, #0]
 801e4d4:	4a4b      	ldr	r2, [pc, #300]	@ (801e604 <USB_EPStartXfer+0x77c>)
 801e4d6:	4013      	ands	r3, r2
 801e4d8:	613b      	str	r3, [r7, #16]
 801e4da:	687a      	ldr	r2, [r7, #4]
 801e4dc:	683b      	ldr	r3, [r7, #0]
 801e4de:	781b      	ldrb	r3, [r3, #0]
 801e4e0:	009b      	lsls	r3, r3, #2
 801e4e2:	18d3      	adds	r3, r2, r3
 801e4e4:	693a      	ldr	r2, [r7, #16]
 801e4e6:	4948      	ldr	r1, [pc, #288]	@ (801e608 <USB_EPStartXfer+0x780>)
 801e4e8:	430a      	orrs	r2, r1
 801e4ea:	601a      	str	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 801e4ec:	683b      	ldr	r3, [r7, #0]
 801e4ee:	781b      	ldrb	r3, [r3, #0]
 801e4f0:	00db      	lsls	r3, r3, #3
 801e4f2:	4a43      	ldr	r2, [pc, #268]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e4f4:	4694      	mov	ip, r2
 801e4f6:	4463      	add	r3, ip
 801e4f8:	681a      	ldr	r2, [r3, #0]
 801e4fa:	683b      	ldr	r3, [r7, #0]
 801e4fc:	781b      	ldrb	r3, [r3, #0]
 801e4fe:	00db      	lsls	r3, r3, #3
 801e500:	493f      	ldr	r1, [pc, #252]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e502:	468c      	mov	ip, r1
 801e504:	4463      	add	r3, ip
 801e506:	0412      	lsls	r2, r2, #16
 801e508:	0c12      	lsrs	r2, r2, #16
 801e50a:	601a      	str	r2, [r3, #0]
 801e50c:	683b      	ldr	r3, [r7, #0]
 801e50e:	781b      	ldrb	r3, [r3, #0]
 801e510:	00db      	lsls	r3, r3, #3
 801e512:	4a3b      	ldr	r2, [pc, #236]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e514:	4694      	mov	ip, r2
 801e516:	4463      	add	r3, ip
 801e518:	6819      	ldr	r1, [r3, #0]
 801e51a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e51c:	041a      	lsls	r2, r3, #16
 801e51e:	683b      	ldr	r3, [r7, #0]
 801e520:	781b      	ldrb	r3, [r3, #0]
 801e522:	00db      	lsls	r3, r3, #3
 801e524:	4836      	ldr	r0, [pc, #216]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e526:	4684      	mov	ip, r0
 801e528:	4463      	add	r3, ip
 801e52a:	430a      	orrs	r2, r1
 801e52c:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801e52e:	2016      	movs	r0, #22
 801e530:	183b      	adds	r3, r7, r0
 801e532:	683a      	ldr	r2, [r7, #0]
 801e534:	8912      	ldrh	r2, [r2, #8]
 801e536:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801e538:	683b      	ldr	r3, [r7, #0]
 801e53a:	6959      	ldr	r1, [r3, #20]
 801e53c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e53e:	b29c      	uxth	r4, r3
 801e540:	183b      	adds	r3, r7, r0
 801e542:	881a      	ldrh	r2, [r3, #0]
 801e544:	6878      	ldr	r0, [r7, #4]
 801e546:	0023      	movs	r3, r4
 801e548:	f000 fbac 	bl	801eca4 <USB_WritePMA>
 801e54c:	e14d      	b.n	801e7ea <USB_EPStartXfer+0x962>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 801e54e:	683b      	ldr	r3, [r7, #0]
 801e550:	6a1a      	ldr	r2, [r3, #32]
 801e552:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e554:	1ad2      	subs	r2, r2, r3
 801e556:	683b      	ldr	r3, [r7, #0]
 801e558:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 801e55a:	687a      	ldr	r2, [r7, #4]
 801e55c:	683b      	ldr	r3, [r7, #0]
 801e55e:	781b      	ldrb	r3, [r3, #0]
 801e560:	009b      	lsls	r3, r3, #2
 801e562:	18d3      	adds	r3, r2, r3
 801e564:	681b      	ldr	r3, [r3, #0]
 801e566:	2240      	movs	r2, #64	@ 0x40
 801e568:	4013      	ands	r3, r2
 801e56a:	d100      	bne.n	801e56e <USB_EPStartXfer+0x6e6>
 801e56c:	e0a2      	b.n	801e6b4 <USB_EPStartXfer+0x82c>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801e56e:	683b      	ldr	r3, [r7, #0]
 801e570:	785b      	ldrb	r3, [r3, #1]
 801e572:	2b00      	cmp	r3, #0
 801e574:	d169      	bne.n	801e64a <USB_EPStartXfer+0x7c2>
 801e576:	683b      	ldr	r3, [r7, #0]
 801e578:	781b      	ldrb	r3, [r3, #0]
 801e57a:	00db      	lsls	r3, r3, #3
 801e57c:	4a20      	ldr	r2, [pc, #128]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e57e:	4694      	mov	ip, r2
 801e580:	4463      	add	r3, ip
 801e582:	685a      	ldr	r2, [r3, #4]
 801e584:	683b      	ldr	r3, [r7, #0]
 801e586:	781b      	ldrb	r3, [r3, #0]
 801e588:	00db      	lsls	r3, r3, #3
 801e58a:	491d      	ldr	r1, [pc, #116]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e58c:	468c      	mov	ip, r1
 801e58e:	4463      	add	r3, ip
 801e590:	0192      	lsls	r2, r2, #6
 801e592:	0992      	lsrs	r2, r2, #6
 801e594:	605a      	str	r2, [r3, #4]
 801e596:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e598:	2b00      	cmp	r3, #0
 801e59a:	d111      	bne.n	801e5c0 <USB_EPStartXfer+0x738>
 801e59c:	683b      	ldr	r3, [r7, #0]
 801e59e:	781b      	ldrb	r3, [r3, #0]
 801e5a0:	00db      	lsls	r3, r3, #3
 801e5a2:	4a17      	ldr	r2, [pc, #92]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e5a4:	4694      	mov	ip, r2
 801e5a6:	4463      	add	r3, ip
 801e5a8:	685a      	ldr	r2, [r3, #4]
 801e5aa:	683b      	ldr	r3, [r7, #0]
 801e5ac:	781b      	ldrb	r3, [r3, #0]
 801e5ae:	00db      	lsls	r3, r3, #3
 801e5b0:	4913      	ldr	r1, [pc, #76]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e5b2:	468c      	mov	ip, r1
 801e5b4:	4463      	add	r3, ip
 801e5b6:	2180      	movs	r1, #128	@ 0x80
 801e5b8:	0609      	lsls	r1, r1, #24
 801e5ba:	430a      	orrs	r2, r1
 801e5bc:	605a      	str	r2, [r3, #4]
 801e5be:	e069      	b.n	801e694 <USB_EPStartXfer+0x80c>
 801e5c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e5c2:	2b3e      	cmp	r3, #62	@ 0x3e
 801e5c4:	d822      	bhi.n	801e60c <USB_EPStartXfer+0x784>
 801e5c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e5c8:	085b      	lsrs	r3, r3, #1
 801e5ca:	633b      	str	r3, [r7, #48]	@ 0x30
 801e5cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e5ce:	2201      	movs	r2, #1
 801e5d0:	4013      	ands	r3, r2
 801e5d2:	d002      	beq.n	801e5da <USB_EPStartXfer+0x752>
 801e5d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e5d6:	3301      	adds	r3, #1
 801e5d8:	633b      	str	r3, [r7, #48]	@ 0x30
 801e5da:	683b      	ldr	r3, [r7, #0]
 801e5dc:	781b      	ldrb	r3, [r3, #0]
 801e5de:	00db      	lsls	r3, r3, #3
 801e5e0:	4a07      	ldr	r2, [pc, #28]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e5e2:	4694      	mov	ip, r2
 801e5e4:	4463      	add	r3, ip
 801e5e6:	6859      	ldr	r1, [r3, #4]
 801e5e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e5ea:	069a      	lsls	r2, r3, #26
 801e5ec:	683b      	ldr	r3, [r7, #0]
 801e5ee:	781b      	ldrb	r3, [r3, #0]
 801e5f0:	00db      	lsls	r3, r3, #3
 801e5f2:	4803      	ldr	r0, [pc, #12]	@ (801e600 <USB_EPStartXfer+0x778>)
 801e5f4:	4684      	mov	ip, r0
 801e5f6:	4463      	add	r3, ip
 801e5f8:	430a      	orrs	r2, r1
 801e5fa:	605a      	str	r2, [r3, #4]
 801e5fc:	e04a      	b.n	801e694 <USB_EPStartXfer+0x80c>
 801e5fe:	46c0      	nop			@ (mov r8, r8)
 801e600:	40009800 	.word	0x40009800
 801e604:	07ff8e8f 	.word	0x07ff8e8f
 801e608:	00008080 	.word	0x00008080
 801e60c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e60e:	095b      	lsrs	r3, r3, #5
 801e610:	633b      	str	r3, [r7, #48]	@ 0x30
 801e612:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e614:	221f      	movs	r2, #31
 801e616:	4013      	ands	r3, r2
 801e618:	d102      	bne.n	801e620 <USB_EPStartXfer+0x798>
 801e61a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e61c:	3b01      	subs	r3, #1
 801e61e:	633b      	str	r3, [r7, #48]	@ 0x30
 801e620:	683b      	ldr	r3, [r7, #0]
 801e622:	781b      	ldrb	r3, [r3, #0]
 801e624:	00db      	lsls	r3, r3, #3
 801e626:	4ad3      	ldr	r2, [pc, #844]	@ (801e974 <USB_EPStartXfer+0xaec>)
 801e628:	4694      	mov	ip, r2
 801e62a:	4463      	add	r3, ip
 801e62c:	685a      	ldr	r2, [r3, #4]
 801e62e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e630:	069b      	lsls	r3, r3, #26
 801e632:	431a      	orrs	r2, r3
 801e634:	683b      	ldr	r3, [r7, #0]
 801e636:	781b      	ldrb	r3, [r3, #0]
 801e638:	00db      	lsls	r3, r3, #3
 801e63a:	49ce      	ldr	r1, [pc, #824]	@ (801e974 <USB_EPStartXfer+0xaec>)
 801e63c:	468c      	mov	ip, r1
 801e63e:	4463      	add	r3, ip
 801e640:	2180      	movs	r1, #128	@ 0x80
 801e642:	0609      	lsls	r1, r1, #24
 801e644:	430a      	orrs	r2, r1
 801e646:	605a      	str	r2, [r3, #4]
 801e648:	e024      	b.n	801e694 <USB_EPStartXfer+0x80c>
 801e64a:	683b      	ldr	r3, [r7, #0]
 801e64c:	785b      	ldrb	r3, [r3, #1]
 801e64e:	2b01      	cmp	r3, #1
 801e650:	d120      	bne.n	801e694 <USB_EPStartXfer+0x80c>
 801e652:	683b      	ldr	r3, [r7, #0]
 801e654:	781b      	ldrb	r3, [r3, #0]
 801e656:	00db      	lsls	r3, r3, #3
 801e658:	4ac6      	ldr	r2, [pc, #792]	@ (801e974 <USB_EPStartXfer+0xaec>)
 801e65a:	4694      	mov	ip, r2
 801e65c:	4463      	add	r3, ip
 801e65e:	685a      	ldr	r2, [r3, #4]
 801e660:	683b      	ldr	r3, [r7, #0]
 801e662:	781b      	ldrb	r3, [r3, #0]
 801e664:	00db      	lsls	r3, r3, #3
 801e666:	49c3      	ldr	r1, [pc, #780]	@ (801e974 <USB_EPStartXfer+0xaec>)
 801e668:	468c      	mov	ip, r1
 801e66a:	4463      	add	r3, ip
 801e66c:	0412      	lsls	r2, r2, #16
 801e66e:	0c12      	lsrs	r2, r2, #16
 801e670:	605a      	str	r2, [r3, #4]
 801e672:	683b      	ldr	r3, [r7, #0]
 801e674:	781b      	ldrb	r3, [r3, #0]
 801e676:	00db      	lsls	r3, r3, #3
 801e678:	4abe      	ldr	r2, [pc, #760]	@ (801e974 <USB_EPStartXfer+0xaec>)
 801e67a:	4694      	mov	ip, r2
 801e67c:	4463      	add	r3, ip
 801e67e:	6859      	ldr	r1, [r3, #4]
 801e680:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e682:	041a      	lsls	r2, r3, #16
 801e684:	683b      	ldr	r3, [r7, #0]
 801e686:	781b      	ldrb	r3, [r3, #0]
 801e688:	00db      	lsls	r3, r3, #3
 801e68a:	48ba      	ldr	r0, [pc, #744]	@ (801e974 <USB_EPStartXfer+0xaec>)
 801e68c:	4684      	mov	ip, r0
 801e68e:	4463      	add	r3, ip
 801e690:	430a      	orrs	r2, r1
 801e692:	605a      	str	r2, [r3, #4]
          pmabuffer = ep->pmaaddr1;
 801e694:	2016      	movs	r0, #22
 801e696:	183b      	adds	r3, r7, r0
 801e698:	683a      	ldr	r2, [r7, #0]
 801e69a:	8952      	ldrh	r2, [r2, #10]
 801e69c:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801e69e:	683b      	ldr	r3, [r7, #0]
 801e6a0:	6959      	ldr	r1, [r3, #20]
 801e6a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e6a4:	b29c      	uxth	r4, r3
 801e6a6:	183b      	adds	r3, r7, r0
 801e6a8:	881a      	ldrh	r2, [r3, #0]
 801e6aa:	6878      	ldr	r0, [r7, #4]
 801e6ac:	0023      	movs	r3, r4
 801e6ae:	f000 faf9 	bl	801eca4 <USB_WritePMA>
 801e6b2:	e09a      	b.n	801e7ea <USB_EPStartXfer+0x962>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801e6b4:	683b      	ldr	r3, [r7, #0]
 801e6b6:	785b      	ldrb	r3, [r3, #1]
 801e6b8:	2b00      	cmp	r3, #0
 801e6ba:	d162      	bne.n	801e782 <USB_EPStartXfer+0x8fa>
 801e6bc:	683b      	ldr	r3, [r7, #0]
 801e6be:	781b      	ldrb	r3, [r3, #0]
 801e6c0:	00db      	lsls	r3, r3, #3
 801e6c2:	4aac      	ldr	r2, [pc, #688]	@ (801e974 <USB_EPStartXfer+0xaec>)
 801e6c4:	4694      	mov	ip, r2
 801e6c6:	4463      	add	r3, ip
 801e6c8:	681a      	ldr	r2, [r3, #0]
 801e6ca:	683b      	ldr	r3, [r7, #0]
 801e6cc:	781b      	ldrb	r3, [r3, #0]
 801e6ce:	00db      	lsls	r3, r3, #3
 801e6d0:	49a8      	ldr	r1, [pc, #672]	@ (801e974 <USB_EPStartXfer+0xaec>)
 801e6d2:	468c      	mov	ip, r1
 801e6d4:	4463      	add	r3, ip
 801e6d6:	0192      	lsls	r2, r2, #6
 801e6d8:	0992      	lsrs	r2, r2, #6
 801e6da:	601a      	str	r2, [r3, #0]
 801e6dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e6de:	2b00      	cmp	r3, #0
 801e6e0:	d111      	bne.n	801e706 <USB_EPStartXfer+0x87e>
 801e6e2:	683b      	ldr	r3, [r7, #0]
 801e6e4:	781b      	ldrb	r3, [r3, #0]
 801e6e6:	00db      	lsls	r3, r3, #3
 801e6e8:	4aa2      	ldr	r2, [pc, #648]	@ (801e974 <USB_EPStartXfer+0xaec>)
 801e6ea:	4694      	mov	ip, r2
 801e6ec:	4463      	add	r3, ip
 801e6ee:	681a      	ldr	r2, [r3, #0]
 801e6f0:	683b      	ldr	r3, [r7, #0]
 801e6f2:	781b      	ldrb	r3, [r3, #0]
 801e6f4:	00db      	lsls	r3, r3, #3
 801e6f6:	499f      	ldr	r1, [pc, #636]	@ (801e974 <USB_EPStartXfer+0xaec>)
 801e6f8:	468c      	mov	ip, r1
 801e6fa:	4463      	add	r3, ip
 801e6fc:	2180      	movs	r1, #128	@ 0x80
 801e6fe:	0609      	lsls	r1, r1, #24
 801e700:	430a      	orrs	r2, r1
 801e702:	601a      	str	r2, [r3, #0]
 801e704:	e062      	b.n	801e7cc <USB_EPStartXfer+0x944>
 801e706:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e708:	2b3e      	cmp	r3, #62	@ 0x3e
 801e70a:	d81b      	bhi.n	801e744 <USB_EPStartXfer+0x8bc>
 801e70c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e70e:	085b      	lsrs	r3, r3, #1
 801e710:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801e712:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e714:	2201      	movs	r2, #1
 801e716:	4013      	ands	r3, r2
 801e718:	d002      	beq.n	801e720 <USB_EPStartXfer+0x898>
 801e71a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e71c:	3301      	adds	r3, #1
 801e71e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801e720:	683b      	ldr	r3, [r7, #0]
 801e722:	781b      	ldrb	r3, [r3, #0]
 801e724:	00db      	lsls	r3, r3, #3
 801e726:	4a93      	ldr	r2, [pc, #588]	@ (801e974 <USB_EPStartXfer+0xaec>)
 801e728:	4694      	mov	ip, r2
 801e72a:	4463      	add	r3, ip
 801e72c:	6819      	ldr	r1, [r3, #0]
 801e72e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e730:	069a      	lsls	r2, r3, #26
 801e732:	683b      	ldr	r3, [r7, #0]
 801e734:	781b      	ldrb	r3, [r3, #0]
 801e736:	00db      	lsls	r3, r3, #3
 801e738:	488e      	ldr	r0, [pc, #568]	@ (801e974 <USB_EPStartXfer+0xaec>)
 801e73a:	4684      	mov	ip, r0
 801e73c:	4463      	add	r3, ip
 801e73e:	430a      	orrs	r2, r1
 801e740:	601a      	str	r2, [r3, #0]
 801e742:	e043      	b.n	801e7cc <USB_EPStartXfer+0x944>
 801e744:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e746:	095b      	lsrs	r3, r3, #5
 801e748:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801e74a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e74c:	221f      	movs	r2, #31
 801e74e:	4013      	ands	r3, r2
 801e750:	d102      	bne.n	801e758 <USB_EPStartXfer+0x8d0>
 801e752:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e754:	3b01      	subs	r3, #1
 801e756:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801e758:	683b      	ldr	r3, [r7, #0]
 801e75a:	781b      	ldrb	r3, [r3, #0]
 801e75c:	00db      	lsls	r3, r3, #3
 801e75e:	4a85      	ldr	r2, [pc, #532]	@ (801e974 <USB_EPStartXfer+0xaec>)
 801e760:	4694      	mov	ip, r2
 801e762:	4463      	add	r3, ip
 801e764:	681a      	ldr	r2, [r3, #0]
 801e766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e768:	069b      	lsls	r3, r3, #26
 801e76a:	431a      	orrs	r2, r3
 801e76c:	683b      	ldr	r3, [r7, #0]
 801e76e:	781b      	ldrb	r3, [r3, #0]
 801e770:	00db      	lsls	r3, r3, #3
 801e772:	4980      	ldr	r1, [pc, #512]	@ (801e974 <USB_EPStartXfer+0xaec>)
 801e774:	468c      	mov	ip, r1
 801e776:	4463      	add	r3, ip
 801e778:	2180      	movs	r1, #128	@ 0x80
 801e77a:	0609      	lsls	r1, r1, #24
 801e77c:	430a      	orrs	r2, r1
 801e77e:	601a      	str	r2, [r3, #0]
 801e780:	e024      	b.n	801e7cc <USB_EPStartXfer+0x944>
 801e782:	683b      	ldr	r3, [r7, #0]
 801e784:	785b      	ldrb	r3, [r3, #1]
 801e786:	2b01      	cmp	r3, #1
 801e788:	d120      	bne.n	801e7cc <USB_EPStartXfer+0x944>
 801e78a:	683b      	ldr	r3, [r7, #0]
 801e78c:	781b      	ldrb	r3, [r3, #0]
 801e78e:	00db      	lsls	r3, r3, #3
 801e790:	4a78      	ldr	r2, [pc, #480]	@ (801e974 <USB_EPStartXfer+0xaec>)
 801e792:	4694      	mov	ip, r2
 801e794:	4463      	add	r3, ip
 801e796:	681a      	ldr	r2, [r3, #0]
 801e798:	683b      	ldr	r3, [r7, #0]
 801e79a:	781b      	ldrb	r3, [r3, #0]
 801e79c:	00db      	lsls	r3, r3, #3
 801e79e:	4975      	ldr	r1, [pc, #468]	@ (801e974 <USB_EPStartXfer+0xaec>)
 801e7a0:	468c      	mov	ip, r1
 801e7a2:	4463      	add	r3, ip
 801e7a4:	0412      	lsls	r2, r2, #16
 801e7a6:	0c12      	lsrs	r2, r2, #16
 801e7a8:	601a      	str	r2, [r3, #0]
 801e7aa:	683b      	ldr	r3, [r7, #0]
 801e7ac:	781b      	ldrb	r3, [r3, #0]
 801e7ae:	00db      	lsls	r3, r3, #3
 801e7b0:	4a70      	ldr	r2, [pc, #448]	@ (801e974 <USB_EPStartXfer+0xaec>)
 801e7b2:	4694      	mov	ip, r2
 801e7b4:	4463      	add	r3, ip
 801e7b6:	6819      	ldr	r1, [r3, #0]
 801e7b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e7ba:	041a      	lsls	r2, r3, #16
 801e7bc:	683b      	ldr	r3, [r7, #0]
 801e7be:	781b      	ldrb	r3, [r3, #0]
 801e7c0:	00db      	lsls	r3, r3, #3
 801e7c2:	486c      	ldr	r0, [pc, #432]	@ (801e974 <USB_EPStartXfer+0xaec>)
 801e7c4:	4684      	mov	ip, r0
 801e7c6:	4463      	add	r3, ip
 801e7c8:	430a      	orrs	r2, r1
 801e7ca:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801e7cc:	2016      	movs	r0, #22
 801e7ce:	183b      	adds	r3, r7, r0
 801e7d0:	683a      	ldr	r2, [r7, #0]
 801e7d2:	8912      	ldrh	r2, [r2, #8]
 801e7d4:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801e7d6:	683b      	ldr	r3, [r7, #0]
 801e7d8:	6959      	ldr	r1, [r3, #20]
 801e7da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e7dc:	b29c      	uxth	r4, r3
 801e7de:	183b      	adds	r3, r7, r0
 801e7e0:	881a      	ldrh	r2, [r3, #0]
 801e7e2:	6878      	ldr	r0, [r7, #4]
 801e7e4:	0023      	movs	r3, r4
 801e7e6:	f000 fa5d 	bl	801eca4 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 801e7ea:	687a      	ldr	r2, [r7, #4]
 801e7ec:	683b      	ldr	r3, [r7, #0]
 801e7ee:	781b      	ldrb	r3, [r3, #0]
 801e7f0:	009b      	lsls	r3, r3, #2
 801e7f2:	18d3      	adds	r3, r2, r3
 801e7f4:	681b      	ldr	r3, [r3, #0]
 801e7f6:	4a60      	ldr	r2, [pc, #384]	@ (801e978 <USB_EPStartXfer+0xaf0>)
 801e7f8:	4013      	ands	r3, r2
 801e7fa:	60bb      	str	r3, [r7, #8]
 801e7fc:	68bb      	ldr	r3, [r7, #8]
 801e7fe:	2210      	movs	r2, #16
 801e800:	4053      	eors	r3, r2
 801e802:	60bb      	str	r3, [r7, #8]
 801e804:	68bb      	ldr	r3, [r7, #8]
 801e806:	2220      	movs	r2, #32
 801e808:	4053      	eors	r3, r2
 801e80a:	60bb      	str	r3, [r7, #8]
 801e80c:	687a      	ldr	r2, [r7, #4]
 801e80e:	683b      	ldr	r3, [r7, #0]
 801e810:	781b      	ldrb	r3, [r3, #0]
 801e812:	009b      	lsls	r3, r3, #2
 801e814:	18d3      	adds	r3, r2, r3
 801e816:	68ba      	ldr	r2, [r7, #8]
 801e818:	4958      	ldr	r1, [pc, #352]	@ (801e97c <USB_EPStartXfer+0xaf4>)
 801e81a:	430a      	orrs	r2, r1
 801e81c:	601a      	str	r2, [r3, #0]
 801e81e:	e0a3      	b.n	801e968 <USB_EPStartXfer+0xae0>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 801e820:	683b      	ldr	r3, [r7, #0]
 801e822:	7b1b      	ldrb	r3, [r3, #12]
 801e824:	2b00      	cmp	r3, #0
 801e826:	d13e      	bne.n	801e8a6 <USB_EPStartXfer+0xa1e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 801e828:	683b      	ldr	r3, [r7, #0]
 801e82a:	699b      	ldr	r3, [r3, #24]
 801e82c:	2b00      	cmp	r3, #0
 801e82e:	d116      	bne.n	801e85e <USB_EPStartXfer+0x9d6>
 801e830:	683b      	ldr	r3, [r7, #0]
 801e832:	78db      	ldrb	r3, [r3, #3]
 801e834:	2b00      	cmp	r3, #0
 801e836:	d112      	bne.n	801e85e <USB_EPStartXfer+0x9d6>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 801e838:	687a      	ldr	r2, [r7, #4]
 801e83a:	683b      	ldr	r3, [r7, #0]
 801e83c:	781b      	ldrb	r3, [r3, #0]
 801e83e:	009b      	lsls	r3, r3, #2
 801e840:	18d3      	adds	r3, r2, r3
 801e842:	681b      	ldr	r3, [r3, #0]
 801e844:	4a4e      	ldr	r2, [pc, #312]	@ (801e980 <USB_EPStartXfer+0xaf8>)
 801e846:	4013      	ands	r3, r2
 801e848:	623b      	str	r3, [r7, #32]
 801e84a:	687a      	ldr	r2, [r7, #4]
 801e84c:	683b      	ldr	r3, [r7, #0]
 801e84e:	781b      	ldrb	r3, [r3, #0]
 801e850:	009b      	lsls	r3, r3, #2
 801e852:	18d3      	adds	r3, r2, r3
 801e854:	6a3a      	ldr	r2, [r7, #32]
 801e856:	494b      	ldr	r1, [pc, #300]	@ (801e984 <USB_EPStartXfer+0xafc>)
 801e858:	430a      	orrs	r2, r1
 801e85a:	601a      	str	r2, [r3, #0]
 801e85c:	e011      	b.n	801e882 <USB_EPStartXfer+0x9fa>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 801e85e:	687a      	ldr	r2, [r7, #4]
 801e860:	683b      	ldr	r3, [r7, #0]
 801e862:	781b      	ldrb	r3, [r3, #0]
 801e864:	009b      	lsls	r3, r3, #2
 801e866:	18d3      	adds	r3, r2, r3
 801e868:	681b      	ldr	r3, [r3, #0]
 801e86a:	4a47      	ldr	r2, [pc, #284]	@ (801e988 <USB_EPStartXfer+0xb00>)
 801e86c:	4013      	ands	r3, r2
 801e86e:	61fb      	str	r3, [r7, #28]
 801e870:	687a      	ldr	r2, [r7, #4]
 801e872:	683b      	ldr	r3, [r7, #0]
 801e874:	781b      	ldrb	r3, [r3, #0]
 801e876:	009b      	lsls	r3, r3, #2
 801e878:	18d3      	adds	r3, r2, r3
 801e87a:	69fa      	ldr	r2, [r7, #28]
 801e87c:	493f      	ldr	r1, [pc, #252]	@ (801e97c <USB_EPStartXfer+0xaf4>)
 801e87e:	430a      	orrs	r2, r1
 801e880:	601a      	str	r2, [r3, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 801e882:	683b      	ldr	r3, [r7, #0]
 801e884:	699a      	ldr	r2, [r3, #24]
 801e886:	683b      	ldr	r3, [r7, #0]
 801e888:	691b      	ldr	r3, [r3, #16]
 801e88a:	429a      	cmp	r2, r3
 801e88c:	d907      	bls.n	801e89e <USB_EPStartXfer+0xa16>
      {
        ep->xfer_len -= ep->maxpacket;
 801e88e:	683b      	ldr	r3, [r7, #0]
 801e890:	699a      	ldr	r2, [r3, #24]
 801e892:	683b      	ldr	r3, [r7, #0]
 801e894:	691b      	ldr	r3, [r3, #16]
 801e896:	1ad2      	subs	r2, r2, r3
 801e898:	683b      	ldr	r3, [r7, #0]
 801e89a:	619a      	str	r2, [r3, #24]
 801e89c:	e048      	b.n	801e930 <USB_EPStartXfer+0xaa8>
      }
      else
      {
        ep->xfer_len = 0U;
 801e89e:	683b      	ldr	r3, [r7, #0]
 801e8a0:	2200      	movs	r2, #0
 801e8a2:	619a      	str	r2, [r3, #24]
 801e8a4:	e044      	b.n	801e930 <USB_EPStartXfer+0xaa8>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 801e8a6:	683b      	ldr	r3, [r7, #0]
 801e8a8:	78db      	ldrb	r3, [r3, #3]
 801e8aa:	2b02      	cmp	r3, #2
 801e8ac:	d136      	bne.n	801e91c <USB_EPStartXfer+0xa94>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 801e8ae:	683b      	ldr	r3, [r7, #0]
 801e8b0:	69db      	ldr	r3, [r3, #28]
 801e8b2:	2b00      	cmp	r3, #0
 801e8b4:	d03c      	beq.n	801e930 <USB_EPStartXfer+0xaa8>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 801e8b6:	687a      	ldr	r2, [r7, #4]
 801e8b8:	683b      	ldr	r3, [r7, #0]
 801e8ba:	781b      	ldrb	r3, [r3, #0]
 801e8bc:	009b      	lsls	r3, r3, #2
 801e8be:	18d3      	adds	r3, r2, r3
 801e8c0:	681a      	ldr	r2, [r3, #0]
 801e8c2:	212a      	movs	r1, #42	@ 0x2a
 801e8c4:	187b      	adds	r3, r7, r1
 801e8c6:	801a      	strh	r2, [r3, #0]

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 801e8c8:	187b      	adds	r3, r7, r1
 801e8ca:	881a      	ldrh	r2, [r3, #0]
 801e8cc:	2380      	movs	r3, #128	@ 0x80
 801e8ce:	01db      	lsls	r3, r3, #7
 801e8d0:	4013      	ands	r3, r2
 801e8d2:	d004      	beq.n	801e8de <USB_EPStartXfer+0xa56>
 801e8d4:	187b      	adds	r3, r7, r1
 801e8d6:	881b      	ldrh	r3, [r3, #0]
 801e8d8:	2240      	movs	r2, #64	@ 0x40
 801e8da:	4013      	ands	r3, r2
 801e8dc:	d10b      	bne.n	801e8f6 <USB_EPStartXfer+0xa6e>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 801e8de:	212a      	movs	r1, #42	@ 0x2a
 801e8e0:	187b      	adds	r3, r7, r1
 801e8e2:	881a      	ldrh	r2, [r3, #0]
 801e8e4:	2380      	movs	r3, #128	@ 0x80
 801e8e6:	01db      	lsls	r3, r3, #7
 801e8e8:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 801e8ea:	d121      	bne.n	801e930 <USB_EPStartXfer+0xaa8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 801e8ec:	187b      	adds	r3, r7, r1
 801e8ee:	881b      	ldrh	r3, [r3, #0]
 801e8f0:	2240      	movs	r2, #64	@ 0x40
 801e8f2:	4013      	ands	r3, r2
 801e8f4:	d11c      	bne.n	801e930 <USB_EPStartXfer+0xaa8>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 801e8f6:	687a      	ldr	r2, [r7, #4]
 801e8f8:	683b      	ldr	r3, [r7, #0]
 801e8fa:	781b      	ldrb	r3, [r3, #0]
 801e8fc:	009b      	lsls	r3, r3, #2
 801e8fe:	18d3      	adds	r3, r2, r3
 801e900:	681b      	ldr	r3, [r3, #0]
 801e902:	4a1f      	ldr	r2, [pc, #124]	@ (801e980 <USB_EPStartXfer+0xaf8>)
 801e904:	4013      	ands	r3, r2
 801e906:	627b      	str	r3, [r7, #36]	@ 0x24
 801e908:	687a      	ldr	r2, [r7, #4]
 801e90a:	683b      	ldr	r3, [r7, #0]
 801e90c:	781b      	ldrb	r3, [r3, #0]
 801e90e:	009b      	lsls	r3, r3, #2
 801e910:	18d3      	adds	r3, r2, r3
 801e912:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801e914:	491d      	ldr	r1, [pc, #116]	@ (801e98c <USB_EPStartXfer+0xb04>)
 801e916:	430a      	orrs	r2, r1
 801e918:	601a      	str	r2, [r3, #0]
 801e91a:	e009      	b.n	801e930 <USB_EPStartXfer+0xaa8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 801e91c:	683b      	ldr	r3, [r7, #0]
 801e91e:	78db      	ldrb	r3, [r3, #3]
 801e920:	2b01      	cmp	r3, #1
 801e922:	d103      	bne.n	801e92c <USB_EPStartXfer+0xaa4>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 801e924:	683b      	ldr	r3, [r7, #0]
 801e926:	2200      	movs	r2, #0
 801e928:	619a      	str	r2, [r3, #24]
 801e92a:	e001      	b.n	801e930 <USB_EPStartXfer+0xaa8>
      }
      else
      {
        return HAL_ERROR;
 801e92c:	2301      	movs	r3, #1
 801e92e:	e01c      	b.n	801e96a <USB_EPStartXfer+0xae2>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801e930:	687a      	ldr	r2, [r7, #4]
 801e932:	683b      	ldr	r3, [r7, #0]
 801e934:	781b      	ldrb	r3, [r3, #0]
 801e936:	009b      	lsls	r3, r3, #2
 801e938:	18d3      	adds	r3, r2, r3
 801e93a:	681b      	ldr	r3, [r3, #0]
 801e93c:	4a14      	ldr	r2, [pc, #80]	@ (801e990 <USB_EPStartXfer+0xb08>)
 801e93e:	4013      	ands	r3, r2
 801e940:	61bb      	str	r3, [r7, #24]
 801e942:	69bb      	ldr	r3, [r7, #24]
 801e944:	2280      	movs	r2, #128	@ 0x80
 801e946:	0152      	lsls	r2, r2, #5
 801e948:	4053      	eors	r3, r2
 801e94a:	61bb      	str	r3, [r7, #24]
 801e94c:	69bb      	ldr	r3, [r7, #24]
 801e94e:	2280      	movs	r2, #128	@ 0x80
 801e950:	0192      	lsls	r2, r2, #6
 801e952:	4053      	eors	r3, r2
 801e954:	61bb      	str	r3, [r7, #24]
 801e956:	687a      	ldr	r2, [r7, #4]
 801e958:	683b      	ldr	r3, [r7, #0]
 801e95a:	781b      	ldrb	r3, [r3, #0]
 801e95c:	009b      	lsls	r3, r3, #2
 801e95e:	18d3      	adds	r3, r2, r3
 801e960:	69ba      	ldr	r2, [r7, #24]
 801e962:	4906      	ldr	r1, [pc, #24]	@ (801e97c <USB_EPStartXfer+0xaf4>)
 801e964:	430a      	orrs	r2, r1
 801e966:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 801e968:	2300      	movs	r3, #0
}
 801e96a:	0018      	movs	r0, r3
 801e96c:	46bd      	mov	sp, r7
 801e96e:	b013      	add	sp, #76	@ 0x4c
 801e970:	bd90      	pop	{r4, r7, pc}
 801e972:	46c0      	nop			@ (mov r8, r8)
 801e974:	40009800 	.word	0x40009800
 801e978:	07ff8fbf 	.word	0x07ff8fbf
 801e97c:	00008080 	.word	0x00008080
 801e980:	07ff8f8f 	.word	0x07ff8f8f
 801e984:	00008180 	.word	0x00008180
 801e988:	07ff8e8f 	.word	0x07ff8e8f
 801e98c:	000080c0 	.word	0x000080c0
 801e990:	07ffbf8f 	.word	0x07ffbf8f

0801e994 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 801e994:	b580      	push	{r7, lr}
 801e996:	b084      	sub	sp, #16
 801e998:	af00      	add	r7, sp, #0
 801e99a:	6078      	str	r0, [r7, #4]
 801e99c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 801e99e:	683b      	ldr	r3, [r7, #0]
 801e9a0:	785b      	ldrb	r3, [r3, #1]
 801e9a2:	2b00      	cmp	r3, #0
 801e9a4:	d016      	beq.n	801e9d4 <USB_EPSetStall+0x40>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 801e9a6:	687a      	ldr	r2, [r7, #4]
 801e9a8:	683b      	ldr	r3, [r7, #0]
 801e9aa:	781b      	ldrb	r3, [r3, #0]
 801e9ac:	009b      	lsls	r3, r3, #2
 801e9ae:	18d3      	adds	r3, r2, r3
 801e9b0:	681b      	ldr	r3, [r3, #0]
 801e9b2:	4a16      	ldr	r2, [pc, #88]	@ (801ea0c <USB_EPSetStall+0x78>)
 801e9b4:	4013      	ands	r3, r2
 801e9b6:	60bb      	str	r3, [r7, #8]
 801e9b8:	68bb      	ldr	r3, [r7, #8]
 801e9ba:	2210      	movs	r2, #16
 801e9bc:	4053      	eors	r3, r2
 801e9be:	60bb      	str	r3, [r7, #8]
 801e9c0:	687a      	ldr	r2, [r7, #4]
 801e9c2:	683b      	ldr	r3, [r7, #0]
 801e9c4:	781b      	ldrb	r3, [r3, #0]
 801e9c6:	009b      	lsls	r3, r3, #2
 801e9c8:	18d3      	adds	r3, r2, r3
 801e9ca:	68ba      	ldr	r2, [r7, #8]
 801e9cc:	4910      	ldr	r1, [pc, #64]	@ (801ea10 <USB_EPSetStall+0x7c>)
 801e9ce:	430a      	orrs	r2, r1
 801e9d0:	601a      	str	r2, [r3, #0]
 801e9d2:	e016      	b.n	801ea02 <USB_EPSetStall+0x6e>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 801e9d4:	687a      	ldr	r2, [r7, #4]
 801e9d6:	683b      	ldr	r3, [r7, #0]
 801e9d8:	781b      	ldrb	r3, [r3, #0]
 801e9da:	009b      	lsls	r3, r3, #2
 801e9dc:	18d3      	adds	r3, r2, r3
 801e9de:	681b      	ldr	r3, [r3, #0]
 801e9e0:	4a0c      	ldr	r2, [pc, #48]	@ (801ea14 <USB_EPSetStall+0x80>)
 801e9e2:	4013      	ands	r3, r2
 801e9e4:	60fb      	str	r3, [r7, #12]
 801e9e6:	68fb      	ldr	r3, [r7, #12]
 801e9e8:	2280      	movs	r2, #128	@ 0x80
 801e9ea:	0152      	lsls	r2, r2, #5
 801e9ec:	4053      	eors	r3, r2
 801e9ee:	60fb      	str	r3, [r7, #12]
 801e9f0:	687a      	ldr	r2, [r7, #4]
 801e9f2:	683b      	ldr	r3, [r7, #0]
 801e9f4:	781b      	ldrb	r3, [r3, #0]
 801e9f6:	009b      	lsls	r3, r3, #2
 801e9f8:	18d3      	adds	r3, r2, r3
 801e9fa:	68fa      	ldr	r2, [r7, #12]
 801e9fc:	4904      	ldr	r1, [pc, #16]	@ (801ea10 <USB_EPSetStall+0x7c>)
 801e9fe:	430a      	orrs	r2, r1
 801ea00:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 801ea02:	2300      	movs	r3, #0
}
 801ea04:	0018      	movs	r0, r3
 801ea06:	46bd      	mov	sp, r7
 801ea08:	b004      	add	sp, #16
 801ea0a:	bd80      	pop	{r7, pc}
 801ea0c:	07ff8fbf 	.word	0x07ff8fbf
 801ea10:	00008080 	.word	0x00008080
 801ea14:	07ffbf8f 	.word	0x07ffbf8f

0801ea18 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 801ea18:	b580      	push	{r7, lr}
 801ea1a:	b088      	sub	sp, #32
 801ea1c:	af00      	add	r7, sp, #0
 801ea1e:	6078      	str	r0, [r7, #4]
 801ea20:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 801ea22:	683b      	ldr	r3, [r7, #0]
 801ea24:	785b      	ldrb	r3, [r3, #1]
 801ea26:	2b00      	cmp	r3, #0
 801ea28:	d037      	beq.n	801ea9a <USB_EPClearStall+0x82>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801ea2a:	687a      	ldr	r2, [r7, #4]
 801ea2c:	683b      	ldr	r3, [r7, #0]
 801ea2e:	781b      	ldrb	r3, [r3, #0]
 801ea30:	009b      	lsls	r3, r3, #2
 801ea32:	18d3      	adds	r3, r2, r3
 801ea34:	681b      	ldr	r3, [r3, #0]
 801ea36:	613b      	str	r3, [r7, #16]
 801ea38:	693b      	ldr	r3, [r7, #16]
 801ea3a:	2240      	movs	r2, #64	@ 0x40
 801ea3c:	4013      	ands	r3, r2
 801ea3e:	d011      	beq.n	801ea64 <USB_EPClearStall+0x4c>
 801ea40:	687a      	ldr	r2, [r7, #4]
 801ea42:	683b      	ldr	r3, [r7, #0]
 801ea44:	781b      	ldrb	r3, [r3, #0]
 801ea46:	009b      	lsls	r3, r3, #2
 801ea48:	18d3      	adds	r3, r2, r3
 801ea4a:	681b      	ldr	r3, [r3, #0]
 801ea4c:	4a32      	ldr	r2, [pc, #200]	@ (801eb18 <USB_EPClearStall+0x100>)
 801ea4e:	4013      	ands	r3, r2
 801ea50:	60fb      	str	r3, [r7, #12]
 801ea52:	687a      	ldr	r2, [r7, #4]
 801ea54:	683b      	ldr	r3, [r7, #0]
 801ea56:	781b      	ldrb	r3, [r3, #0]
 801ea58:	009b      	lsls	r3, r3, #2
 801ea5a:	18d3      	adds	r3, r2, r3
 801ea5c:	68fa      	ldr	r2, [r7, #12]
 801ea5e:	492f      	ldr	r1, [pc, #188]	@ (801eb1c <USB_EPClearStall+0x104>)
 801ea60:	430a      	orrs	r2, r1
 801ea62:	601a      	str	r2, [r3, #0]

    if (ep->type != EP_TYPE_ISOC)
 801ea64:	683b      	ldr	r3, [r7, #0]
 801ea66:	78db      	ldrb	r3, [r3, #3]
 801ea68:	2b01      	cmp	r3, #1
 801ea6a:	d050      	beq.n	801eb0e <USB_EPClearStall+0xf6>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801ea6c:	687a      	ldr	r2, [r7, #4]
 801ea6e:	683b      	ldr	r3, [r7, #0]
 801ea70:	781b      	ldrb	r3, [r3, #0]
 801ea72:	009b      	lsls	r3, r3, #2
 801ea74:	18d3      	adds	r3, r2, r3
 801ea76:	681b      	ldr	r3, [r3, #0]
 801ea78:	4a29      	ldr	r2, [pc, #164]	@ (801eb20 <USB_EPClearStall+0x108>)
 801ea7a:	4013      	ands	r3, r2
 801ea7c:	60bb      	str	r3, [r7, #8]
 801ea7e:	68bb      	ldr	r3, [r7, #8]
 801ea80:	2220      	movs	r2, #32
 801ea82:	4053      	eors	r3, r2
 801ea84:	60bb      	str	r3, [r7, #8]
 801ea86:	687a      	ldr	r2, [r7, #4]
 801ea88:	683b      	ldr	r3, [r7, #0]
 801ea8a:	781b      	ldrb	r3, [r3, #0]
 801ea8c:	009b      	lsls	r3, r3, #2
 801ea8e:	18d3      	adds	r3, r2, r3
 801ea90:	68ba      	ldr	r2, [r7, #8]
 801ea92:	4924      	ldr	r1, [pc, #144]	@ (801eb24 <USB_EPClearStall+0x10c>)
 801ea94:	430a      	orrs	r2, r1
 801ea96:	601a      	str	r2, [r3, #0]
 801ea98:	e039      	b.n	801eb0e <USB_EPClearStall+0xf6>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801ea9a:	687a      	ldr	r2, [r7, #4]
 801ea9c:	683b      	ldr	r3, [r7, #0]
 801ea9e:	781b      	ldrb	r3, [r3, #0]
 801eaa0:	009b      	lsls	r3, r3, #2
 801eaa2:	18d3      	adds	r3, r2, r3
 801eaa4:	681b      	ldr	r3, [r3, #0]
 801eaa6:	61fb      	str	r3, [r7, #28]
 801eaa8:	69fa      	ldr	r2, [r7, #28]
 801eaaa:	2380      	movs	r3, #128	@ 0x80
 801eaac:	01db      	lsls	r3, r3, #7
 801eaae:	4013      	ands	r3, r2
 801eab0:	d011      	beq.n	801ead6 <USB_EPClearStall+0xbe>
 801eab2:	687a      	ldr	r2, [r7, #4]
 801eab4:	683b      	ldr	r3, [r7, #0]
 801eab6:	781b      	ldrb	r3, [r3, #0]
 801eab8:	009b      	lsls	r3, r3, #2
 801eaba:	18d3      	adds	r3, r2, r3
 801eabc:	681b      	ldr	r3, [r3, #0]
 801eabe:	4a16      	ldr	r2, [pc, #88]	@ (801eb18 <USB_EPClearStall+0x100>)
 801eac0:	4013      	ands	r3, r2
 801eac2:	61bb      	str	r3, [r7, #24]
 801eac4:	687a      	ldr	r2, [r7, #4]
 801eac6:	683b      	ldr	r3, [r7, #0]
 801eac8:	781b      	ldrb	r3, [r3, #0]
 801eaca:	009b      	lsls	r3, r3, #2
 801eacc:	18d3      	adds	r3, r2, r3
 801eace:	69ba      	ldr	r2, [r7, #24]
 801ead0:	4915      	ldr	r1, [pc, #84]	@ (801eb28 <USB_EPClearStall+0x110>)
 801ead2:	430a      	orrs	r2, r1
 801ead4:	601a      	str	r2, [r3, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801ead6:	687a      	ldr	r2, [r7, #4]
 801ead8:	683b      	ldr	r3, [r7, #0]
 801eada:	781b      	ldrb	r3, [r3, #0]
 801eadc:	009b      	lsls	r3, r3, #2
 801eade:	18d3      	adds	r3, r2, r3
 801eae0:	681b      	ldr	r3, [r3, #0]
 801eae2:	4a12      	ldr	r2, [pc, #72]	@ (801eb2c <USB_EPClearStall+0x114>)
 801eae4:	4013      	ands	r3, r2
 801eae6:	617b      	str	r3, [r7, #20]
 801eae8:	697b      	ldr	r3, [r7, #20]
 801eaea:	2280      	movs	r2, #128	@ 0x80
 801eaec:	0152      	lsls	r2, r2, #5
 801eaee:	4053      	eors	r3, r2
 801eaf0:	617b      	str	r3, [r7, #20]
 801eaf2:	697b      	ldr	r3, [r7, #20]
 801eaf4:	2280      	movs	r2, #128	@ 0x80
 801eaf6:	0192      	lsls	r2, r2, #6
 801eaf8:	4053      	eors	r3, r2
 801eafa:	617b      	str	r3, [r7, #20]
 801eafc:	687a      	ldr	r2, [r7, #4]
 801eafe:	683b      	ldr	r3, [r7, #0]
 801eb00:	781b      	ldrb	r3, [r3, #0]
 801eb02:	009b      	lsls	r3, r3, #2
 801eb04:	18d3      	adds	r3, r2, r3
 801eb06:	697a      	ldr	r2, [r7, #20]
 801eb08:	4906      	ldr	r1, [pc, #24]	@ (801eb24 <USB_EPClearStall+0x10c>)
 801eb0a:	430a      	orrs	r2, r1
 801eb0c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 801eb0e:	2300      	movs	r3, #0
}
 801eb10:	0018      	movs	r0, r3
 801eb12:	46bd      	mov	sp, r7
 801eb14:	b008      	add	sp, #32
 801eb16:	bd80      	pop	{r7, pc}
 801eb18:	07ff8f8f 	.word	0x07ff8f8f
 801eb1c:	000080c0 	.word	0x000080c0
 801eb20:	07ff8fbf 	.word	0x07ff8fbf
 801eb24:	00008080 	.word	0x00008080
 801eb28:	0000c080 	.word	0x0000c080
 801eb2c:	07ffbf8f 	.word	0x07ffbf8f

0801eb30 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 801eb30:	b580      	push	{r7, lr}
 801eb32:	b086      	sub	sp, #24
 801eb34:	af00      	add	r7, sp, #0
 801eb36:	6078      	str	r0, [r7, #4]
 801eb38:	6039      	str	r1, [r7, #0]
  /* IN endpoint */
  if (ep->is_in == 1U)
 801eb3a:	683b      	ldr	r3, [r7, #0]
 801eb3c:	785b      	ldrb	r3, [r3, #1]
 801eb3e:	2b01      	cmp	r3, #1
 801eb40:	d131      	bne.n	801eba6 <USB_EPStopXfer+0x76>
  {
    if (ep->doublebuffer == 0U)
 801eb42:	683b      	ldr	r3, [r7, #0]
 801eb44:	7b1b      	ldrb	r3, [r3, #12]
 801eb46:	2b00      	cmp	r3, #0
 801eb48:	d15f      	bne.n	801ec0a <USB_EPStopXfer+0xda>
    {
      if (ep->type != EP_TYPE_ISOC)
 801eb4a:	683b      	ldr	r3, [r7, #0]
 801eb4c:	78db      	ldrb	r3, [r3, #3]
 801eb4e:	2b01      	cmp	r3, #1
 801eb50:	d016      	beq.n	801eb80 <USB_EPStopXfer+0x50>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801eb52:	687a      	ldr	r2, [r7, #4]
 801eb54:	683b      	ldr	r3, [r7, #0]
 801eb56:	781b      	ldrb	r3, [r3, #0]
 801eb58:	009b      	lsls	r3, r3, #2
 801eb5a:	18d3      	adds	r3, r2, r3
 801eb5c:	681b      	ldr	r3, [r3, #0]
 801eb5e:	4a2d      	ldr	r2, [pc, #180]	@ (801ec14 <USB_EPStopXfer+0xe4>)
 801eb60:	4013      	ands	r3, r2
 801eb62:	60bb      	str	r3, [r7, #8]
 801eb64:	68bb      	ldr	r3, [r7, #8]
 801eb66:	2220      	movs	r2, #32
 801eb68:	4053      	eors	r3, r2
 801eb6a:	60bb      	str	r3, [r7, #8]
 801eb6c:	687a      	ldr	r2, [r7, #4]
 801eb6e:	683b      	ldr	r3, [r7, #0]
 801eb70:	781b      	ldrb	r3, [r3, #0]
 801eb72:	009b      	lsls	r3, r3, #2
 801eb74:	18d3      	adds	r3, r2, r3
 801eb76:	68ba      	ldr	r2, [r7, #8]
 801eb78:	4927      	ldr	r1, [pc, #156]	@ (801ec18 <USB_EPStopXfer+0xe8>)
 801eb7a:	430a      	orrs	r2, r1
 801eb7c:	601a      	str	r2, [r3, #0]
 801eb7e:	e044      	b.n	801ec0a <USB_EPStopXfer+0xda>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801eb80:	687a      	ldr	r2, [r7, #4]
 801eb82:	683b      	ldr	r3, [r7, #0]
 801eb84:	781b      	ldrb	r3, [r3, #0]
 801eb86:	009b      	lsls	r3, r3, #2
 801eb88:	18d3      	adds	r3, r2, r3
 801eb8a:	681b      	ldr	r3, [r3, #0]
 801eb8c:	4a21      	ldr	r2, [pc, #132]	@ (801ec14 <USB_EPStopXfer+0xe4>)
 801eb8e:	4013      	ands	r3, r2
 801eb90:	60fb      	str	r3, [r7, #12]
 801eb92:	687a      	ldr	r2, [r7, #4]
 801eb94:	683b      	ldr	r3, [r7, #0]
 801eb96:	781b      	ldrb	r3, [r3, #0]
 801eb98:	009b      	lsls	r3, r3, #2
 801eb9a:	18d3      	adds	r3, r2, r3
 801eb9c:	68fa      	ldr	r2, [r7, #12]
 801eb9e:	491e      	ldr	r1, [pc, #120]	@ (801ec18 <USB_EPStopXfer+0xe8>)
 801eba0:	430a      	orrs	r2, r1
 801eba2:	601a      	str	r2, [r3, #0]
 801eba4:	e031      	b.n	801ec0a <USB_EPStopXfer+0xda>
      }
    }
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 801eba6:	683b      	ldr	r3, [r7, #0]
 801eba8:	7b1b      	ldrb	r3, [r3, #12]
 801ebaa:	2b00      	cmp	r3, #0
 801ebac:	d12d      	bne.n	801ec0a <USB_EPStopXfer+0xda>
    {
      if (ep->type != EP_TYPE_ISOC)
 801ebae:	683b      	ldr	r3, [r7, #0]
 801ebb0:	78db      	ldrb	r3, [r3, #3]
 801ebb2:	2b01      	cmp	r3, #1
 801ebb4:	d017      	beq.n	801ebe6 <USB_EPStopXfer+0xb6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 801ebb6:	687a      	ldr	r2, [r7, #4]
 801ebb8:	683b      	ldr	r3, [r7, #0]
 801ebba:	781b      	ldrb	r3, [r3, #0]
 801ebbc:	009b      	lsls	r3, r3, #2
 801ebbe:	18d3      	adds	r3, r2, r3
 801ebc0:	681b      	ldr	r3, [r3, #0]
 801ebc2:	4a16      	ldr	r2, [pc, #88]	@ (801ec1c <USB_EPStopXfer+0xec>)
 801ebc4:	4013      	ands	r3, r2
 801ebc6:	613b      	str	r3, [r7, #16]
 801ebc8:	693b      	ldr	r3, [r7, #16]
 801ebca:	2280      	movs	r2, #128	@ 0x80
 801ebcc:	0192      	lsls	r2, r2, #6
 801ebce:	4053      	eors	r3, r2
 801ebd0:	613b      	str	r3, [r7, #16]
 801ebd2:	687a      	ldr	r2, [r7, #4]
 801ebd4:	683b      	ldr	r3, [r7, #0]
 801ebd6:	781b      	ldrb	r3, [r3, #0]
 801ebd8:	009b      	lsls	r3, r3, #2
 801ebda:	18d3      	adds	r3, r2, r3
 801ebdc:	693a      	ldr	r2, [r7, #16]
 801ebde:	490e      	ldr	r1, [pc, #56]	@ (801ec18 <USB_EPStopXfer+0xe8>)
 801ebe0:	430a      	orrs	r2, r1
 801ebe2:	601a      	str	r2, [r3, #0]
 801ebe4:	e011      	b.n	801ec0a <USB_EPStopXfer+0xda>
      }
      else
      {
        /* Configure RX Endpoint to disabled state */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801ebe6:	687a      	ldr	r2, [r7, #4]
 801ebe8:	683b      	ldr	r3, [r7, #0]
 801ebea:	781b      	ldrb	r3, [r3, #0]
 801ebec:	009b      	lsls	r3, r3, #2
 801ebee:	18d3      	adds	r3, r2, r3
 801ebf0:	681b      	ldr	r3, [r3, #0]
 801ebf2:	4a0a      	ldr	r2, [pc, #40]	@ (801ec1c <USB_EPStopXfer+0xec>)
 801ebf4:	4013      	ands	r3, r2
 801ebf6:	617b      	str	r3, [r7, #20]
 801ebf8:	687a      	ldr	r2, [r7, #4]
 801ebfa:	683b      	ldr	r3, [r7, #0]
 801ebfc:	781b      	ldrb	r3, [r3, #0]
 801ebfe:	009b      	lsls	r3, r3, #2
 801ec00:	18d3      	adds	r3, r2, r3
 801ec02:	697a      	ldr	r2, [r7, #20]
 801ec04:	4904      	ldr	r1, [pc, #16]	@ (801ec18 <USB_EPStopXfer+0xe8>)
 801ec06:	430a      	orrs	r2, r1
 801ec08:	601a      	str	r2, [r3, #0]
      }
    }
  }

  return HAL_OK;
 801ec0a:	2300      	movs	r3, #0
}
 801ec0c:	0018      	movs	r0, r3
 801ec0e:	46bd      	mov	sp, r7
 801ec10:	b006      	add	sp, #24
 801ec12:	bd80      	pop	{r7, pc}
 801ec14:	07ff8fbf 	.word	0x07ff8fbf
 801ec18:	00008080 	.word	0x00008080
 801ec1c:	07ffbf8f 	.word	0x07ffbf8f

0801ec20 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
{
 801ec20:	b580      	push	{r7, lr}
 801ec22:	b082      	sub	sp, #8
 801ec24:	af00      	add	r7, sp, #0
 801ec26:	6078      	str	r0, [r7, #4]
 801ec28:	000a      	movs	r2, r1
 801ec2a:	1cfb      	adds	r3, r7, #3
 801ec2c:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 801ec2e:	1cfb      	adds	r3, r7, #3
 801ec30:	781b      	ldrb	r3, [r3, #0]
 801ec32:	2b00      	cmp	r3, #0
 801ec34:	d102      	bne.n	801ec3c <USB_SetDevAddress+0x1c>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 801ec36:	687b      	ldr	r3, [r7, #4]
 801ec38:	2280      	movs	r2, #128	@ 0x80
 801ec3a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 801ec3c:	2300      	movs	r3, #0
}
 801ec3e:	0018      	movs	r0, r3
 801ec40:	46bd      	mov	sp, r7
 801ec42:	b002      	add	sp, #8
 801ec44:	bd80      	pop	{r7, pc}

0801ec46 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_DRD_TypeDef *USBx)
{
 801ec46:	b580      	push	{r7, lr}
 801ec48:	b082      	sub	sp, #8
 801ec4a:	af00      	add	r7, sp, #0
 801ec4c:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 801ec4e:	687b      	ldr	r3, [r7, #4]
 801ec50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801ec52:	2280      	movs	r2, #128	@ 0x80
 801ec54:	0212      	lsls	r2, r2, #8
 801ec56:	431a      	orrs	r2, r3
 801ec58:	687b      	ldr	r3, [r7, #4]
 801ec5a:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 801ec5c:	2300      	movs	r3, #0
}
 801ec5e:	0018      	movs	r0, r3
 801ec60:	46bd      	mov	sp, r7
 801ec62:	b002      	add	sp, #8
 801ec64:	bd80      	pop	{r7, pc}
	...

0801ec68 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_DRD_TypeDef *USBx)
{
 801ec68:	b580      	push	{r7, lr}
 801ec6a:	b082      	sub	sp, #8
 801ec6c:	af00      	add	r7, sp, #0
 801ec6e:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= ~(USB_BCDR_DPPU);
 801ec70:	687b      	ldr	r3, [r7, #4]
 801ec72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801ec74:	4a04      	ldr	r2, [pc, #16]	@ (801ec88 <USB_DevDisconnect+0x20>)
 801ec76:	401a      	ands	r2, r3
 801ec78:	687b      	ldr	r3, [r7, #4]
 801ec7a:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 801ec7c:	2300      	movs	r3, #0
}
 801ec7e:	0018      	movs	r0, r3
 801ec80:	46bd      	mov	sp, r7
 801ec82:	b002      	add	sp, #8
 801ec84:	bd80      	pop	{r7, pc}
 801ec86:	46c0      	nop			@ (mov r8, r8)
 801ec88:	ffff7fff 	.word	0xffff7fff

0801ec8c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
 801ec8c:	b580      	push	{r7, lr}
 801ec8e:	b084      	sub	sp, #16
 801ec90:	af00      	add	r7, sp, #0
 801ec92:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 801ec94:	687b      	ldr	r3, [r7, #4]
 801ec96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801ec98:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 801ec9a:	68fb      	ldr	r3, [r7, #12]
}
 801ec9c:	0018      	movs	r0, r3
 801ec9e:	46bd      	mov	sp, r7
 801eca0:	b004      	add	sp, #16
 801eca2:	bd80      	pop	{r7, pc}

0801eca4 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801eca4:	b580      	push	{r7, lr}
 801eca6:	b08a      	sub	sp, #40	@ 0x28
 801eca8:	af00      	add	r7, sp, #0
 801ecaa:	60f8      	str	r0, [r7, #12]
 801ecac:	60b9      	str	r1, [r7, #8]
 801ecae:	0019      	movs	r1, r3
 801ecb0:	1dbb      	adds	r3, r7, #6
 801ecb2:	801a      	strh	r2, [r3, #0]
 801ecb4:	1d3b      	adds	r3, r7, #4
 801ecb6:	1c0a      	adds	r2, r1, #0
 801ecb8:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t WrVal;
  uint32_t count;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 801ecba:	1d3b      	adds	r3, r7, #4
 801ecbc:	881b      	ldrh	r3, [r3, #0]
 801ecbe:	3303      	adds	r3, #3
 801ecc0:	089b      	lsrs	r3, r3, #2
 801ecc2:	61bb      	str	r3, [r7, #24]
  /* Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 801ecc4:	2016      	movs	r0, #22
 801ecc6:	183b      	adds	r3, r7, r0
 801ecc8:	1d3a      	adds	r2, r7, #4
 801ecca:	8812      	ldrh	r2, [r2, #0]
 801eccc:	2103      	movs	r1, #3
 801ecce:	400a      	ands	r2, r1
 801ecd0:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 801ecd2:	68bb      	ldr	r3, [r7, #8]
 801ecd4:	613b      	str	r3, [r7, #16]

  /* Check if there is a remaining byte */
  if (remaining_bytes != 0U)
 801ecd6:	183b      	adds	r3, r7, r0
 801ecd8:	881b      	ldrh	r3, [r3, #0]
 801ecda:	2b00      	cmp	r3, #0
 801ecdc:	d002      	beq.n	801ece4 <USB_WritePMA+0x40>
  {
    NbWords--;
 801ecde:	69bb      	ldr	r3, [r7, #24]
 801ece0:	3b01      	subs	r3, #1
 801ece2:	61bb      	str	r3, [r7, #24]
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 801ece4:	1dbb      	adds	r3, r7, #6
 801ece6:	881b      	ldrh	r3, [r3, #0]
 801ece8:	4a28      	ldr	r2, [pc, #160]	@ (801ed8c <USB_WritePMA+0xe8>)
 801ecea:	4694      	mov	ip, r2
 801ecec:	4463      	add	r3, ip
 801ecee:	61fb      	str	r3, [r7, #28]

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 801ecf0:	69bb      	ldr	r3, [r7, #24]
 801ecf2:	623b      	str	r3, [r7, #32]
 801ecf4:	e01f      	b.n	801ed36 <USB_WritePMA+0x92>
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 801ecf6:	693b      	ldr	r3, [r7, #16]
 801ecf8:	781a      	ldrb	r2, [r3, #0]
 801ecfa:	7859      	ldrb	r1, [r3, #1]
 801ecfc:	0209      	lsls	r1, r1, #8
 801ecfe:	430a      	orrs	r2, r1
 801ed00:	7899      	ldrb	r1, [r3, #2]
 801ed02:	0409      	lsls	r1, r1, #16
 801ed04:	430a      	orrs	r2, r1
 801ed06:	78db      	ldrb	r3, [r3, #3]
 801ed08:	061b      	lsls	r3, r3, #24
 801ed0a:	4313      	orrs	r3, r2
 801ed0c:	001a      	movs	r2, r3
 801ed0e:	69fb      	ldr	r3, [r7, #28]
 801ed10:	601a      	str	r2, [r3, #0]
    pdwVal++;
 801ed12:	69fb      	ldr	r3, [r7, #28]
 801ed14:	3304      	adds	r3, #4
 801ed16:	61fb      	str	r3, [r7, #28]
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
 801ed18:	693b      	ldr	r3, [r7, #16]
 801ed1a:	3301      	adds	r3, #1
 801ed1c:	613b      	str	r3, [r7, #16]
    pBuf++;
 801ed1e:	693b      	ldr	r3, [r7, #16]
 801ed20:	3301      	adds	r3, #1
 801ed22:	613b      	str	r3, [r7, #16]
    pBuf++;
 801ed24:	693b      	ldr	r3, [r7, #16]
 801ed26:	3301      	adds	r3, #1
 801ed28:	613b      	str	r3, [r7, #16]
    pBuf++;
 801ed2a:	693b      	ldr	r3, [r7, #16]
 801ed2c:	3301      	adds	r3, #1
 801ed2e:	613b      	str	r3, [r7, #16]
  for (count = NbWords; count != 0U; count--)
 801ed30:	6a3b      	ldr	r3, [r7, #32]
 801ed32:	3b01      	subs	r3, #1
 801ed34:	623b      	str	r3, [r7, #32]
 801ed36:	6a3b      	ldr	r3, [r7, #32]
 801ed38:	2b00      	cmp	r3, #0
 801ed3a:	d1dc      	bne.n	801ecf6 <USB_WritePMA+0x52>
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 801ed3c:	2316      	movs	r3, #22
 801ed3e:	18fb      	adds	r3, r7, r3
 801ed40:	881b      	ldrh	r3, [r3, #0]
 801ed42:	2b00      	cmp	r3, #0
 801ed44:	d01e      	beq.n	801ed84 <USB_WritePMA+0xe0>
  {
    WrVal = 0U;
 801ed46:	2300      	movs	r3, #0
 801ed48:	627b      	str	r3, [r7, #36]	@ 0x24

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 801ed4a:	693b      	ldr	r3, [r7, #16]
 801ed4c:	781b      	ldrb	r3, [r3, #0]
 801ed4e:	001a      	movs	r2, r3
 801ed50:	6a3b      	ldr	r3, [r7, #32]
 801ed52:	00db      	lsls	r3, r3, #3
 801ed54:	409a      	lsls	r2, r3
 801ed56:	0013      	movs	r3, r2
 801ed58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801ed5a:	4313      	orrs	r3, r2
 801ed5c:	627b      	str	r3, [r7, #36]	@ 0x24
      count++;
 801ed5e:	6a3b      	ldr	r3, [r7, #32]
 801ed60:	3301      	adds	r3, #1
 801ed62:	623b      	str	r3, [r7, #32]
      pBuf++;
 801ed64:	693b      	ldr	r3, [r7, #16]
 801ed66:	3301      	adds	r3, #1
 801ed68:	613b      	str	r3, [r7, #16]
      remaining_bytes--;
 801ed6a:	2116      	movs	r1, #22
 801ed6c:	187b      	adds	r3, r7, r1
 801ed6e:	881a      	ldrh	r2, [r3, #0]
 801ed70:	187b      	adds	r3, r7, r1
 801ed72:	3a01      	subs	r2, #1
 801ed74:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 801ed76:	187b      	adds	r3, r7, r1
 801ed78:	881b      	ldrh	r3, [r3, #0]
 801ed7a:	2b00      	cmp	r3, #0
 801ed7c:	d1e5      	bne.n	801ed4a <USB_WritePMA+0xa6>

    *pdwVal = WrVal;
 801ed7e:	69fb      	ldr	r3, [r7, #28]
 801ed80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801ed82:	601a      	str	r2, [r3, #0]
  }
}
 801ed84:	46c0      	nop			@ (mov r8, r8)
 801ed86:	46bd      	mov	sp, r7
 801ed88:	b00a      	add	sp, #40	@ 0x28
 801ed8a:	bd80      	pop	{r7, pc}
 801ed8c:	40009800 	.word	0x40009800

0801ed90 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801ed90:	b590      	push	{r4, r7, lr}
 801ed92:	b08b      	sub	sp, #44	@ 0x2c
 801ed94:	af00      	add	r7, sp, #0
 801ed96:	60f8      	str	r0, [r7, #12]
 801ed98:	60b9      	str	r1, [r7, #8]
 801ed9a:	0019      	movs	r1, r3
 801ed9c:	1dbb      	adds	r3, r7, #6
 801ed9e:	801a      	strh	r2, [r3, #0]
 801eda0:	1d3b      	adds	r3, r7, #4
 801eda2:	1c0a      	adds	r2, r1, #0
 801eda4:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t count;
  uint32_t RdVal;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 801eda6:	1d3b      	adds	r3, r7, #4
 801eda8:	881b      	ldrh	r3, [r3, #0]
 801edaa:	3303      	adds	r3, #3
 801edac:	089b      	lsrs	r3, r3, #2
 801edae:	61fb      	str	r3, [r7, #28]
  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 801edb0:	201a      	movs	r0, #26
 801edb2:	183b      	adds	r3, r7, r0
 801edb4:	1d3a      	adds	r2, r7, #4
 801edb6:	8812      	ldrh	r2, [r2, #0]
 801edb8:	2103      	movs	r1, #3
 801edba:	400a      	ands	r2, r1
 801edbc:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 801edbe:	68bb      	ldr	r3, [r7, #8]
 801edc0:	617b      	str	r3, [r7, #20]

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 801edc2:	1dbb      	adds	r3, r7, #6
 801edc4:	881b      	ldrh	r3, [r3, #0]
 801edc6:	4a39      	ldr	r2, [pc, #228]	@ (801eeac <USB_ReadPMA+0x11c>)
 801edc8:	4694      	mov	ip, r2
 801edca:	4463      	add	r3, ip
 801edcc:	623b      	str	r3, [r7, #32]

  /* if nbre of byte is not word aligned decrement the nbre of word*/
  if (remaining_bytes != 0U)
 801edce:	183b      	adds	r3, r7, r0
 801edd0:	881b      	ldrh	r3, [r3, #0]
 801edd2:	2b00      	cmp	r3, #0
 801edd4:	d002      	beq.n	801eddc <USB_ReadPMA+0x4c>
  {
    NbWords--;
 801edd6:	69fb      	ldr	r3, [r7, #28]
 801edd8:	3b01      	subs	r3, #1
 801edda:	61fb      	str	r3, [r7, #28]
  }

  /*Read the Calculated Word From the PMA related Buffer*/
  for (count = NbWords; count != 0U; count--)
 801eddc:	69fb      	ldr	r3, [r7, #28]
 801edde:	627b      	str	r3, [r7, #36]	@ 0x24
 801ede0:	e03c      	b.n	801ee5c <USB_ReadPMA+0xcc>
  {
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 801ede2:	6a3b      	ldr	r3, [r7, #32]
 801ede4:	681a      	ldr	r2, [r3, #0]
 801ede6:	697b      	ldr	r3, [r7, #20]
 801ede8:	21ff      	movs	r1, #255	@ 0xff
 801edea:	4011      	ands	r1, r2
 801edec:	000c      	movs	r4, r1
 801edee:	7819      	ldrb	r1, [r3, #0]
 801edf0:	2000      	movs	r0, #0
 801edf2:	4001      	ands	r1, r0
 801edf4:	1c08      	adds	r0, r1, #0
 801edf6:	1c21      	adds	r1, r4, #0
 801edf8:	4301      	orrs	r1, r0
 801edfa:	7019      	strb	r1, [r3, #0]
 801edfc:	0a11      	lsrs	r1, r2, #8
 801edfe:	20ff      	movs	r0, #255	@ 0xff
 801ee00:	4001      	ands	r1, r0
 801ee02:	000c      	movs	r4, r1
 801ee04:	7859      	ldrb	r1, [r3, #1]
 801ee06:	2000      	movs	r0, #0
 801ee08:	4001      	ands	r1, r0
 801ee0a:	1c08      	adds	r0, r1, #0
 801ee0c:	1c21      	adds	r1, r4, #0
 801ee0e:	4301      	orrs	r1, r0
 801ee10:	7059      	strb	r1, [r3, #1]
 801ee12:	0c11      	lsrs	r1, r2, #16
 801ee14:	20ff      	movs	r0, #255	@ 0xff
 801ee16:	4001      	ands	r1, r0
 801ee18:	000c      	movs	r4, r1
 801ee1a:	7899      	ldrb	r1, [r3, #2]
 801ee1c:	2000      	movs	r0, #0
 801ee1e:	4001      	ands	r1, r0
 801ee20:	1c08      	adds	r0, r1, #0
 801ee22:	1c21      	adds	r1, r4, #0
 801ee24:	4301      	orrs	r1, r0
 801ee26:	7099      	strb	r1, [r3, #2]
 801ee28:	0e10      	lsrs	r0, r2, #24
 801ee2a:	78da      	ldrb	r2, [r3, #3]
 801ee2c:	2100      	movs	r1, #0
 801ee2e:	400a      	ands	r2, r1
 801ee30:	1c11      	adds	r1, r2, #0
 801ee32:	1c02      	adds	r2, r0, #0
 801ee34:	430a      	orrs	r2, r1
 801ee36:	70da      	strb	r2, [r3, #3]

    pdwVal++;
 801ee38:	6a3b      	ldr	r3, [r7, #32]
 801ee3a:	3304      	adds	r3, #4
 801ee3c:	623b      	str	r3, [r7, #32]
    pBuf++;
 801ee3e:	697b      	ldr	r3, [r7, #20]
 801ee40:	3301      	adds	r3, #1
 801ee42:	617b      	str	r3, [r7, #20]
    pBuf++;
 801ee44:	697b      	ldr	r3, [r7, #20]
 801ee46:	3301      	adds	r3, #1
 801ee48:	617b      	str	r3, [r7, #20]
    pBuf++;
 801ee4a:	697b      	ldr	r3, [r7, #20]
 801ee4c:	3301      	adds	r3, #1
 801ee4e:	617b      	str	r3, [r7, #20]
    pBuf++;
 801ee50:	697b      	ldr	r3, [r7, #20]
 801ee52:	3301      	adds	r3, #1
 801ee54:	617b      	str	r3, [r7, #20]
  for (count = NbWords; count != 0U; count--)
 801ee56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ee58:	3b01      	subs	r3, #1
 801ee5a:	627b      	str	r3, [r7, #36]	@ 0x24
 801ee5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ee5e:	2b00      	cmp	r3, #0
 801ee60:	d1bf      	bne.n	801ede2 <USB_ReadPMA+0x52>
  }

  /*When Number of data is not word aligned, read the remaining byte*/
  if (remaining_bytes != 0U)
 801ee62:	231a      	movs	r3, #26
 801ee64:	18fb      	adds	r3, r7, r3
 801ee66:	881b      	ldrh	r3, [r3, #0]
 801ee68:	2b00      	cmp	r3, #0
 801ee6a:	d01b      	beq.n	801eea4 <USB_ReadPMA+0x114>
  {
    RdVal = *(__IO uint32_t *)pdwVal;
 801ee6c:	6a3b      	ldr	r3, [r7, #32]
 801ee6e:	681b      	ldr	r3, [r3, #0]
 801ee70:	613b      	str	r3, [r7, #16]

    do
    {
      *(uint8_t *)pBuf = (uint8_t)(RdVal >> (8U * (uint8_t)(count)));
 801ee72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ee74:	b2db      	uxtb	r3, r3
 801ee76:	00db      	lsls	r3, r3, #3
 801ee78:	693a      	ldr	r2, [r7, #16]
 801ee7a:	40da      	lsrs	r2, r3
 801ee7c:	0013      	movs	r3, r2
 801ee7e:	b2da      	uxtb	r2, r3
 801ee80:	697b      	ldr	r3, [r7, #20]
 801ee82:	701a      	strb	r2, [r3, #0]
      count++;
 801ee84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ee86:	3301      	adds	r3, #1
 801ee88:	627b      	str	r3, [r7, #36]	@ 0x24
      pBuf++;
 801ee8a:	697b      	ldr	r3, [r7, #20]
 801ee8c:	3301      	adds	r3, #1
 801ee8e:	617b      	str	r3, [r7, #20]
      remaining_bytes--;
 801ee90:	211a      	movs	r1, #26
 801ee92:	187b      	adds	r3, r7, r1
 801ee94:	881a      	ldrh	r2, [r3, #0]
 801ee96:	187b      	adds	r3, r7, r1
 801ee98:	3a01      	subs	r2, #1
 801ee9a:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 801ee9c:	187b      	adds	r3, r7, r1
 801ee9e:	881b      	ldrh	r3, [r3, #0]
 801eea0:	2b00      	cmp	r3, #0
 801eea2:	d1e6      	bne.n	801ee72 <USB_ReadPMA+0xe2>
  }
}
 801eea4:	46c0      	nop			@ (mov r8, r8)
 801eea6:	46bd      	mov	sp, r7
 801eea8:	b00b      	add	sp, #44	@ 0x2c
 801eeaa:	bd90      	pop	{r4, r7, pc}
 801eeac:	40009800 	.word	0x40009800

0801eeb0 <_ux_device_stack_alternate_setting_get>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_get(ULONG interface_value)
{
 801eeb0:	b580      	push	{r7, lr}
 801eeb2:	b088      	sub	sp, #32
 801eeb4:	af00      	add	r7, sp, #0
 801eeb6:	6078      	str	r0, [r7, #4]
                                
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_GET, interface_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801eeb8:	4b1c      	ldr	r3, [pc, #112]	@ (801ef2c <_ux_device_stack_alternate_setting_get+0x7c>)
 801eeba:	681b      	ldr	r3, [r3, #0]
 801eebc:	3324      	adds	r3, #36	@ 0x24
 801eebe:	61bb      	str	r3, [r7, #24]

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801eec0:	69bb      	ldr	r3, [r7, #24]
 801eec2:	681b      	ldr	r3, [r3, #0]
 801eec4:	2b03      	cmp	r3, #3
 801eec6:	d12b      	bne.n	801ef20 <_ux_device_stack_alternate_setting_get+0x70>
    {

        /* Obtain the pointer to the first interface attached.  */
        interface_ptr =  device -> ux_slave_device_first_interface;
 801eec8:	69bb      	ldr	r3, [r7, #24]
 801eeca:	2290      	movs	r2, #144	@ 0x90
 801eecc:	589b      	ldr	r3, [r3, r2]
 801eece:	61fb      	str	r3, [r7, #28]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Start parsing each interface.  */
        while (interface_ptr != UX_NULL)
 801eed0:	e023      	b.n	801ef1a <_ux_device_stack_alternate_setting_get+0x6a>
        if (interface_ptr != UX_NULL)
#endif
        {

            /* Check if this is the interface we have an inquiry for.  */
            if (interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 801eed2:	69fb      	ldr	r3, [r7, #28]
 801eed4:	7b9b      	ldrb	r3, [r3, #14]
 801eed6:	001a      	movs	r2, r3
 801eed8:	687b      	ldr	r3, [r7, #4]
 801eeda:	4293      	cmp	r3, r2
 801eedc:	d11a      	bne.n	801ef14 <_ux_device_stack_alternate_setting_get+0x64>
            {

                /* Get the control endpoint of the device.  */                
                endpoint =  &device -> ux_slave_device_control_endpoint;
 801eede:	69bb      	ldr	r3, [r7, #24]
 801eee0:	3318      	adds	r3, #24
 801eee2:	617b      	str	r3, [r7, #20]

                /* Get the pointer to the transfer request associated with the endpoint.  */
                transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801eee4:	697b      	ldr	r3, [r7, #20]
 801eee6:	3320      	adds	r3, #32
 801eee8:	613b      	str	r3, [r7, #16]

                /* Set the value of the alternate setting in the buffer.  */
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 801eeea:	693b      	ldr	r3, [r7, #16]
 801eeec:	68db      	ldr	r3, [r3, #12]
                            (UCHAR) interface_ptr -> ux_slave_interface_descriptor.bAlternateSetting;
 801eeee:	69fa      	ldr	r2, [r7, #28]
 801eef0:	7bd2      	ldrb	r2, [r2, #15]
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 801eef2:	701a      	strb	r2, [r3, #0]

                /* Setup the length appropriately.  */
                transfer_request -> ux_slave_transfer_request_requested_length =  1;
 801eef4:	693b      	ldr	r3, [r7, #16]
 801eef6:	2201      	movs	r2, #1
 801eef8:	615a      	str	r2, [r3, #20]

                /* Set the phase of the transfer to data out.  */
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801eefa:	693b      	ldr	r3, [r7, #16]
 801eefc:	2203      	movs	r2, #3
 801eefe:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Send the descriptor with the appropriate length to the host.  */
                status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 801ef00:	693b      	ldr	r3, [r7, #16]
 801ef02:	2201      	movs	r2, #1
 801ef04:	2101      	movs	r1, #1
 801ef06:	0018      	movs	r0, r3
 801ef08:	f001 fd4b 	bl	80209a2 <_ux_device_stack_transfer_request>
 801ef0c:	0003      	movs	r3, r0
 801ef0e:	60fb      	str	r3, [r7, #12]

                /* Return the function status.  */
                return(status);
 801ef10:	68fb      	ldr	r3, [r7, #12]
 801ef12:	e006      	b.n	801ef22 <_ux_device_stack_alternate_setting_get+0x72>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 801ef14:	69fb      	ldr	r3, [r7, #28]
 801ef16:	699b      	ldr	r3, [r3, #24]
 801ef18:	61fb      	str	r3, [r7, #28]
        while (interface_ptr != UX_NULL)
 801ef1a:	69fb      	ldr	r3, [r7, #28]
 801ef1c:	2b00      	cmp	r3, #0
 801ef1e:	d1d8      	bne.n	801eed2 <_ux_device_stack_alternate_setting_get+0x22>
#endif
        }
    }

    /* Return error completion. */
    return(UX_ERROR);
 801ef20:	23ff      	movs	r3, #255	@ 0xff
}
 801ef22:	0018      	movs	r0, r3
 801ef24:	46bd      	mov	sp, r7
 801ef26:	b008      	add	sp, #32
 801ef28:	bd80      	pop	{r7, pc}
 801ef2a:	46c0      	nop			@ (mov r8, r8)
 801ef2c:	20003b70 	.word	0x20003b70

0801ef30 <_ux_device_stack_alternate_setting_set>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_set(ULONG interface_value, ULONG alternate_setting_value)
{
 801ef30:	b590      	push	{r4, r7, lr}
 801ef32:	b0a5      	sub	sp, #148	@ 0x94
 801ef34:	af00      	add	r7, sp, #0
 801ef36:	6078      	str	r0, [r7, #4]
 801ef38:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_SET, interface_value, alternate_setting_value, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device. */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801ef3a:	4bd8      	ldr	r3, [pc, #864]	@ (801f29c <_ux_device_stack_alternate_setting_set+0x36c>)
 801ef3c:	681b      	ldr	r3, [r3, #0]
 801ef3e:	3324      	adds	r3, #36	@ 0x24
 801ef40:	673b      	str	r3, [r7, #112]	@ 0x70

    /* Protocol error must be reported when it's unconfigured */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 801ef42:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801ef44:	681b      	ldr	r3, [r3, #0]
 801ef46:	2b03      	cmp	r3, #3
 801ef48:	d001      	beq.n	801ef4e <_ux_device_stack_alternate_setting_set+0x1e>
        return(UX_FUNCTION_NOT_SUPPORTED);
 801ef4a:	2354      	movs	r3, #84	@ 0x54
 801ef4c:	e222      	b.n	801f394 <_ux_device_stack_alternate_setting_set+0x464>

    /* Find the current interface.  */
    interface_ptr =  device -> ux_slave_device_first_interface;
 801ef4e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801ef50:	2290      	movs	r2, #144	@ 0x90
 801ef52:	589b      	ldr	r3, [r3, r2]
 801ef54:	228c      	movs	r2, #140	@ 0x8c
 801ef56:	18ba      	adds	r2, r7, r2
 801ef58:	6013      	str	r3, [r2, #0]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    /* Scan all interfaces if any. */
    while (interface_ptr != UX_NULL)
 801ef5a:	e00c      	b.n	801ef76 <_ux_device_stack_alternate_setting_set+0x46>
    {

        if (interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 801ef5c:	218c      	movs	r1, #140	@ 0x8c
 801ef5e:	187b      	adds	r3, r7, r1
 801ef60:	681b      	ldr	r3, [r3, #0]
 801ef62:	7b9b      	ldrb	r3, [r3, #14]
 801ef64:	001a      	movs	r2, r3
 801ef66:	687b      	ldr	r3, [r7, #4]
 801ef68:	4293      	cmp	r3, r2
 801ef6a:	d00a      	beq.n	801ef82 <_ux_device_stack_alternate_setting_set+0x52>
            break;
        else
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 801ef6c:	187b      	adds	r3, r7, r1
 801ef6e:	681b      	ldr	r3, [r3, #0]
 801ef70:	699b      	ldr	r3, [r3, #24]
 801ef72:	187a      	adds	r2, r7, r1
 801ef74:	6013      	str	r3, [r2, #0]
    while (interface_ptr != UX_NULL)
 801ef76:	238c      	movs	r3, #140	@ 0x8c
 801ef78:	18fb      	adds	r3, r7, r3
 801ef7a:	681b      	ldr	r3, [r3, #0]
 801ef7c:	2b00      	cmp	r3, #0
 801ef7e:	d1ed      	bne.n	801ef5c <_ux_device_stack_alternate_setting_set+0x2c>
 801ef80:	e000      	b.n	801ef84 <_ux_device_stack_alternate_setting_set+0x54>
            break;
 801ef82:	46c0      	nop			@ (mov r8, r8)
        interface_ptr = UX_NULL;
#endif

    /* We must have found the interface pointer for the interface value
       requested by the caller.  */
    if (interface_ptr == UX_NULL)
 801ef84:	238c      	movs	r3, #140	@ 0x8c
 801ef86:	18fb      	adds	r3, r7, r3
 801ef88:	681b      	ldr	r3, [r3, #0]
 801ef8a:	2b00      	cmp	r3, #0
 801ef8c:	d106      	bne.n	801ef9c <_ux_device_stack_alternate_setting_set+0x6c>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_INTERFACE_HANDLE_UNKNOWN);
 801ef8e:	2252      	movs	r2, #82	@ 0x52
 801ef90:	2107      	movs	r1, #7
 801ef92:	2002      	movs	r0, #2
 801ef94:	f001 fdd0 	bl	8020b38 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INTERFACE_HANDLE_UNKNOWN, interface_ptr, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_INTERFACE_HANDLE_UNKNOWN);
 801ef98:	2352      	movs	r3, #82	@ 0x52
 801ef9a:	e1fb      	b.n	801f394 <_ux_device_stack_alternate_setting_set+0x464>
    }

    /* If the host is requesting a change of alternate setting to the current one,
       we do not need to do any work.  */
    if (interface_ptr -> ux_slave_interface_descriptor.bAlternateSetting == alternate_setting_value)
 801ef9c:	238c      	movs	r3, #140	@ 0x8c
 801ef9e:	18fb      	adds	r3, r7, r3
 801efa0:	681b      	ldr	r3, [r3, #0]
 801efa2:	7bdb      	ldrb	r3, [r3, #15]
 801efa4:	001a      	movs	r2, r3
 801efa6:	683b      	ldr	r3, [r7, #0]
 801efa8:	4293      	cmp	r3, r2
 801efaa:	d101      	bne.n	801efb0 <_ux_device_stack_alternate_setting_set+0x80>
        return(UX_SUCCESS);       
 801efac:	2300      	movs	r3, #0
 801efae:	e1f1      	b.n	801f394 <_ux_device_stack_alternate_setting_set+0x464>

    return(UX_FUNCTION_NOT_SUPPORTED);
#else

    /* Get the pointer to the DCD. */
    dcd =  &_ux_system_slave->ux_system_slave_dcd;
 801efb0:	4bba      	ldr	r3, [pc, #744]	@ (801f29c <_ux_device_stack_alternate_setting_set+0x36c>)
 801efb2:	681b      	ldr	r3, [r3, #0]
 801efb4:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* We may have multiple configurations!  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801efb6:	4bb9      	ldr	r3, [pc, #740]	@ (801f29c <_ux_device_stack_alternate_setting_set+0x36c>)
 801efb8:	681b      	ldr	r3, [r3, #0]
 801efba:	22cc      	movs	r2, #204	@ 0xcc
 801efbc:	589b      	ldr	r3, [r3, r2]
 801efbe:	2288      	movs	r2, #136	@ 0x88
 801efc0:	18ba      	adds	r2, r7, r2
 801efc2:	6013      	str	r3, [r2, #0]
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801efc4:	4bb5      	ldr	r3, [pc, #724]	@ (801f29c <_ux_device_stack_alternate_setting_set+0x36c>)
 801efc6:	681b      	ldr	r3, [r3, #0]
 801efc8:	22d0      	movs	r2, #208	@ 0xd0
 801efca:	589b      	ldr	r3, [r3, r2]
 801efcc:	2284      	movs	r2, #132	@ 0x84
 801efce:	18ba      	adds	r2, r7, r2
 801efd0:	6013      	str	r3, [r2, #0]

    /* Parse the device framework and locate a configuration descriptor. */
    while (device_framework_length != 0)
 801efd2:	e1d8      	b.n	801f386 <_ux_device_stack_alternate_setting_set+0x456>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801efd4:	2088      	movs	r0, #136	@ 0x88
 801efd6:	183b      	adds	r3, r7, r0
 801efd8:	681b      	ldr	r3, [r3, #0]
 801efda:	781b      	ldrb	r3, [r3, #0]
 801efdc:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* And its length.  */
        descriptor_type =*  (device_framework + 1);
 801efde:	2167      	movs	r1, #103	@ 0x67
 801efe0:	187b      	adds	r3, r7, r1
 801efe2:	183a      	adds	r2, r7, r0
 801efe4:	6812      	ldr	r2, [r2, #0]
 801efe6:	7852      	ldrb	r2, [r2, #1]
 801efe8:	701a      	strb	r2, [r3, #0]
                
        /* Check if this is a configuration descriptor. */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 801efea:	187b      	adds	r3, r7, r1
 801efec:	781b      	ldrb	r3, [r3, #0]
 801efee:	2b02      	cmp	r3, #2
 801eff0:	d000      	beq.n	801eff4 <_ux_device_stack_alternate_setting_set+0xc4>
 801eff2:	e1ba      	b.n	801f36a <_ux_device_stack_alternate_setting_set+0x43a>
        {

            /* Parse the descriptor in something more readable. */
            _ux_utility_descriptor_parse(device_framework,
 801eff4:	2444      	movs	r4, #68	@ 0x44
 801eff6:	193b      	adds	r3, r7, r4
 801eff8:	49a9      	ldr	r1, [pc, #676]	@ (801f2a0 <_ux_device_stack_alternate_setting_set+0x370>)
 801effa:	183a      	adds	r2, r7, r0
 801effc:	6810      	ldr	r0, [r2, #0]
 801effe:	2208      	movs	r2, #8
 801f000:	f001 fe6e 	bl	8020ce0 <_ux_utility_descriptor_parse>
                        _ux_system_configuration_descriptor_structure,
                        UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &configuration_descriptor);

            /* Now we need to check the configuration value.  */
            if (configuration_descriptor.bConfigurationValue == device -> ux_slave_device_configuration_selected)
 801f004:	0020      	movs	r0, r4
 801f006:	183b      	adds	r3, r7, r0
 801f008:	795b      	ldrb	r3, [r3, #5]
 801f00a:	0019      	movs	r1, r3
 801f00c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801f00e:	2280      	movs	r2, #128	@ 0x80
 801f010:	589b      	ldr	r3, [r3, r2]
 801f012:	4299      	cmp	r1, r3
 801f014:	d000      	beq.n	801f018 <_ux_device_stack_alternate_setting_set+0xe8>
 801f016:	e1a8      	b.n	801f36a <_ux_device_stack_alternate_setting_set+0x43a>
            {

                /* Limit the search in current configuration descriptor. */
                device_framework_length = configuration_descriptor.wTotalLength;
 801f018:	183b      	adds	r3, r7, r0
 801f01a:	885b      	ldrh	r3, [r3, #2]
 801f01c:	2284      	movs	r2, #132	@ 0x84
 801f01e:	18ba      	adds	r2, r7, r2
 801f020:	6013      	str	r3, [r2, #0]

                /* We have found the configuration value that was selected by the host   
                   We need to scan all the interface descriptors following this
                   configuration descriptor and locate the interface for which the alternate
                   setting must be changed. */
                while (device_framework_length != 0)
 801f022:	e19b      	b.n	801f35c <_ux_device_stack_alternate_setting_set+0x42c>
                {

                    /* Get the length of the current descriptor.  */
                    descriptor_length =  (ULONG) *device_framework;
 801f024:	2088      	movs	r0, #136	@ 0x88
 801f026:	183b      	adds	r3, r7, r0
 801f028:	681b      	ldr	r3, [r3, #0]
 801f02a:	781b      	ldrb	r3, [r3, #0]
 801f02c:	66bb      	str	r3, [r7, #104]	@ 0x68

                    /* And its type.  */
                    descriptor_type = *(device_framework + 1); 
 801f02e:	2167      	movs	r1, #103	@ 0x67
 801f030:	187b      	adds	r3, r7, r1
 801f032:	183a      	adds	r2, r7, r0
 801f034:	6812      	ldr	r2, [r2, #0]
 801f036:	7852      	ldrb	r2, [r2, #1]
 801f038:	701a      	strb	r2, [r3, #0]
                
                    /* Check if this is an interface descriptor. */
                    if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 801f03a:	187b      	adds	r3, r7, r1
 801f03c:	781b      	ldrb	r3, [r3, #0]
 801f03e:	2b04      	cmp	r3, #4
 801f040:	d000      	beq.n	801f044 <_ux_device_stack_alternate_setting_set+0x114>
 801f042:	e17d      	b.n	801f340 <_ux_device_stack_alternate_setting_set+0x410>
                    {

                        /* Parse the descriptor in something more readable. */
                        _ux_utility_descriptor_parse(device_framework,
 801f044:	2438      	movs	r4, #56	@ 0x38
 801f046:	193b      	adds	r3, r7, r4
 801f048:	4996      	ldr	r1, [pc, #600]	@ (801f2a4 <_ux_device_stack_alternate_setting_set+0x374>)
 801f04a:	183a      	adds	r2, r7, r0
 801f04c:	6810      	ldr	r0, [r2, #0]
 801f04e:	2209      	movs	r2, #9
 801f050:	f001 fe46 	bl	8020ce0 <_ux_utility_descriptor_parse>
                                    _ux_system_interface_descriptor_structure,
                                    UX_INTERFACE_DESCRIPTOR_ENTRIES,
                                    (UCHAR *) &interface_descriptor);

                        /* Check if this is the interface we are searching. */
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 801f054:	193b      	adds	r3, r7, r4
 801f056:	789b      	ldrb	r3, [r3, #2]
 801f058:	001a      	movs	r2, r3
 801f05a:	687b      	ldr	r3, [r7, #4]
 801f05c:	4293      	cmp	r3, r2
 801f05e:	d000      	beq.n	801f062 <_ux_device_stack_alternate_setting_set+0x132>
 801f060:	e16e      	b.n	801f340 <_ux_device_stack_alternate_setting_set+0x410>
                            interface_descriptor.bAlternateSetting == alternate_setting_value)
 801f062:	193b      	adds	r3, r7, r4
 801f064:	78db      	ldrb	r3, [r3, #3]
 801f066:	001a      	movs	r2, r3
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 801f068:	683b      	ldr	r3, [r7, #0]
 801f06a:	4293      	cmp	r3, r2
 801f06c:	d000      	beq.n	801f070 <_ux_device_stack_alternate_setting_set+0x140>
 801f06e:	e167      	b.n	801f340 <_ux_device_stack_alternate_setting_set+0x410>
                        {

                            /* We have found the right interface and alternate setting. Before
                               we mount all the endpoints for this interface, we need to
                               unmount the endpoints associated with the previous alternate setting.  */
                            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 801f070:	238c      	movs	r3, #140	@ 0x8c
 801f072:	18fb      	adds	r3, r7, r3
 801f074:	681b      	ldr	r3, [r3, #0]
 801f076:	69db      	ldr	r3, [r3, #28]
 801f078:	2280      	movs	r2, #128	@ 0x80
 801f07a:	18ba      	adds	r2, r7, r2
 801f07c:	6013      	str	r3, [r2, #0]
                            while (endpoint != UX_NULL)
 801f07e:	e029      	b.n	801f0d4 <_ux_device_stack_alternate_setting_set+0x1a4>
                            {

                                /* Abort any pending transfer.  */
                                _ux_device_stack_transfer_all_request_abort(endpoint, UX_TRANSFER_BUS_RESET);
 801f080:	2480      	movs	r4, #128	@ 0x80
 801f082:	193b      	adds	r3, r7, r4
 801f084:	681b      	ldr	r3, [r3, #0]
 801f086:	2126      	movs	r1, #38	@ 0x26
 801f088:	0018      	movs	r0, r3
 801f08a:	f001 fc77 	bl	802097c <_ux_device_stack_transfer_all_request_abort>

                                /* The device controller must be called to destroy the endpoint.  */
                                dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, (VOID *) endpoint);
 801f08e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801f090:	699b      	ldr	r3, [r3, #24]
 801f092:	193a      	adds	r2, r7, r4
 801f094:	6812      	ldr	r2, [r2, #0]
 801f096:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801f098:	210f      	movs	r1, #15
 801f09a:	4798      	blx	r3

                                /* Get the next endpoint.  */
                                next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801f09c:	193b      	adds	r3, r7, r4
 801f09e:	681b      	ldr	r3, [r3, #0]
 801f0a0:	695b      	ldr	r3, [r3, #20]
 801f0a2:	653b      	str	r3, [r7, #80]	@ 0x50
                
                                /* Free the endpoint.  */
                                endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 801f0a4:	0021      	movs	r1, r4
 801f0a6:	187b      	adds	r3, r7, r1
 801f0a8:	681b      	ldr	r3, [r3, #0]
 801f0aa:	2200      	movs	r2, #0
 801f0ac:	601a      	str	r2, [r3, #0]
                        
                                /* Make sure the endpoint instance is now cleaned up.  */
                                endpoint -> ux_slave_endpoint_state =  0;
 801f0ae:	187b      	adds	r3, r7, r1
 801f0b0:	681b      	ldr	r3, [r3, #0]
 801f0b2:	2200      	movs	r2, #0
 801f0b4:	605a      	str	r2, [r3, #4]
                                endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
 801f0b6:	187b      	adds	r3, r7, r1
 801f0b8:	681b      	ldr	r3, [r3, #0]
 801f0ba:	2200      	movs	r2, #0
 801f0bc:	615a      	str	r2, [r3, #20]
                                endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 801f0be:	187b      	adds	r3, r7, r1
 801f0c0:	681b      	ldr	r3, [r3, #0]
 801f0c2:	2200      	movs	r2, #0
 801f0c4:	619a      	str	r2, [r3, #24]
                                endpoint -> ux_slave_endpoint_device =  UX_NULL;
 801f0c6:	187b      	adds	r3, r7, r1
 801f0c8:	681b      	ldr	r3, [r3, #0]
 801f0ca:	2200      	movs	r2, #0
 801f0cc:	61da      	str	r2, [r3, #28]
                                                        
                                /* Now we refresh the endpoint pointer.  */
                                endpoint =  next_endpoint;
 801f0ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801f0d0:	187a      	adds	r2, r7, r1
 801f0d2:	6013      	str	r3, [r2, #0]
                            while (endpoint != UX_NULL)
 801f0d4:	2380      	movs	r3, #128	@ 0x80
 801f0d6:	18fb      	adds	r3, r7, r3
 801f0d8:	681b      	ldr	r3, [r3, #0]
 801f0da:	2b00      	cmp	r3, #0
 801f0dc:	d1d0      	bne.n	801f080 <_ux_device_stack_alternate_setting_set+0x150>
                            }

                            /* Now clear the interface endpoint entry.  */
                            interface_ptr -> ux_slave_interface_first_endpoint = UX_NULL;
 801f0de:	238c      	movs	r3, #140	@ 0x8c
 801f0e0:	18fb      	adds	r3, r7, r3
 801f0e2:	681b      	ldr	r3, [r3, #0]
 801f0e4:	2200      	movs	r2, #0
 801f0e6:	61da      	str	r2, [r3, #28]

                            /* Point beyond the interface descriptor.  */
                            device_framework_length -=  (ULONG) *device_framework;
 801f0e8:	2188      	movs	r1, #136	@ 0x88
 801f0ea:	187b      	adds	r3, r7, r1
 801f0ec:	681b      	ldr	r3, [r3, #0]
 801f0ee:	781b      	ldrb	r3, [r3, #0]
 801f0f0:	001a      	movs	r2, r3
 801f0f2:	2084      	movs	r0, #132	@ 0x84
 801f0f4:	183b      	adds	r3, r7, r0
 801f0f6:	681b      	ldr	r3, [r3, #0]
 801f0f8:	1a9b      	subs	r3, r3, r2
 801f0fa:	183a      	adds	r2, r7, r0
 801f0fc:	6013      	str	r3, [r2, #0]
                            device_framework +=  (ULONG) *device_framework;
 801f0fe:	187b      	adds	r3, r7, r1
 801f100:	681b      	ldr	r3, [r3, #0]
 801f102:	781b      	ldrb	r3, [r3, #0]
 801f104:	001a      	movs	r2, r3
 801f106:	187b      	adds	r3, r7, r1
 801f108:	681b      	ldr	r3, [r3, #0]
 801f10a:	189b      	adds	r3, r3, r2
 801f10c:	187a      	adds	r2, r7, r1
 801f10e:	6013      	str	r3, [r2, #0]
                        
                            /* Parse the device framework and locate endpoint descriptor(s).  */
                            while (device_framework_length != 0)
 801f110:	e0db      	b.n	801f2ca <_ux_device_stack_alternate_setting_set+0x39a>
                            {
                        
                                /* Get the length of the current descriptor.  */
                                descriptor_length =  (ULONG) *device_framework;
 801f112:	2288      	movs	r2, #136	@ 0x88
 801f114:	18bb      	adds	r3, r7, r2
 801f116:	681b      	ldr	r3, [r3, #0]
 801f118:	781b      	ldrb	r3, [r3, #0]
 801f11a:	66bb      	str	r3, [r7, #104]	@ 0x68
                        
                                /* And its type.  */
                                descriptor_type =  *(device_framework + 1);
 801f11c:	2167      	movs	r1, #103	@ 0x67
 801f11e:	187b      	adds	r3, r7, r1
 801f120:	18ba      	adds	r2, r7, r2
 801f122:	6812      	ldr	r2, [r2, #0]
 801f124:	7852      	ldrb	r2, [r2, #1]
 801f126:	701a      	strb	r2, [r3, #0]
                                        
                                /* Check if this is an endpoint descriptor.  */
                                switch(descriptor_type)
 801f128:	187b      	adds	r3, r7, r1
 801f12a:	781b      	ldrb	r3, [r3, #0]
 801f12c:	2b05      	cmp	r3, #5
 801f12e:	d008      	beq.n	801f142 <_ux_device_stack_alternate_setting_set+0x212>
 801f130:	dd00      	ble.n	801f134 <_ux_device_stack_alternate_setting_set+0x204>
 801f132:	e0bb      	b.n	801f2ac <_ux_device_stack_alternate_setting_set+0x37c>
 801f134:	2b02      	cmp	r3, #2
 801f136:	d100      	bne.n	801f13a <_ux_device_stack_alternate_setting_set+0x20a>
 801f138:	e0ab      	b.n	801f292 <_ux_device_stack_alternate_setting_set+0x362>
 801f13a:	2b04      	cmp	r3, #4
 801f13c:	d100      	bne.n	801f140 <_ux_device_stack_alternate_setting_set+0x210>
 801f13e:	e0a8      	b.n	801f292 <_ux_device_stack_alternate_setting_set+0x362>


                                default:
                                
                                    /* We have found another descriptor embedded in the interface. Ignore it.  */
                                    break;
 801f140:	e0b4      	b.n	801f2ac <_ux_device_stack_alternate_setting_set+0x37c>
                                    endpoint = device -> ux_slave_device_endpoints_pool;
 801f142:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801f144:	229c      	movs	r2, #156	@ 0x9c
 801f146:	589b      	ldr	r3, [r3, r2]
 801f148:	2280      	movs	r2, #128	@ 0x80
 801f14a:	18ba      	adds	r2, r7, r2
 801f14c:	6013      	str	r3, [r2, #0]
                                    endpoints_pool_number = device -> ux_slave_device_endpoints_pool_number;
 801f14e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801f150:	22a0      	movs	r2, #160	@ 0xa0
 801f152:	589b      	ldr	r3, [r3, r2]
 801f154:	67bb      	str	r3, [r7, #120]	@ 0x78
                                    while (endpoints_pool_number != 0)
 801f156:	e013      	b.n	801f180 <_ux_device_stack_alternate_setting_set+0x250>
                                        if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 801f158:	2280      	movs	r2, #128	@ 0x80
 801f15a:	18bb      	adds	r3, r7, r2
 801f15c:	681b      	ldr	r3, [r3, #0]
 801f15e:	681b      	ldr	r3, [r3, #0]
 801f160:	2b00      	cmp	r3, #0
 801f162:	d104      	bne.n	801f16e <_ux_device_stack_alternate_setting_set+0x23e>
                                            endpoint ->    ux_slave_endpoint_status = UX_USED;
 801f164:	18bb      	adds	r3, r7, r2
 801f166:	681b      	ldr	r3, [r3, #0]
 801f168:	2201      	movs	r2, #1
 801f16a:	601a      	str	r2, [r3, #0]
                                            break;
 801f16c:	e00b      	b.n	801f186 <_ux_device_stack_alternate_setting_set+0x256>
                                        endpoint++;
 801f16e:	2280      	movs	r2, #128	@ 0x80
 801f170:	18bb      	adds	r3, r7, r2
 801f172:	681b      	ldr	r3, [r3, #0]
 801f174:	3368      	adds	r3, #104	@ 0x68
 801f176:	18ba      	adds	r2, r7, r2
 801f178:	6013      	str	r3, [r2, #0]
                                       endpoints_pool_number--; 
 801f17a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801f17c:	3b01      	subs	r3, #1
 801f17e:	67bb      	str	r3, [r7, #120]	@ 0x78
                                    while (endpoints_pool_number != 0)
 801f180:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801f182:	2b00      	cmp	r3, #0
 801f184:	d1e8      	bne.n	801f158 <_ux_device_stack_alternate_setting_set+0x228>
                                    if (endpoints_pool_number == 0)
 801f186:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801f188:	2b00      	cmp	r3, #0
 801f18a:	d101      	bne.n	801f190 <_ux_device_stack_alternate_setting_set+0x260>
                                        return(UX_MEMORY_INSUFFICIENT);
 801f18c:	2312      	movs	r3, #18
 801f18e:	e101      	b.n	801f394 <_ux_device_stack_alternate_setting_set+0x464>
                                                    (UCHAR *) &endpoint -> ux_slave_endpoint_descriptor);
 801f190:	2480      	movs	r4, #128	@ 0x80
 801f192:	193b      	adds	r3, r7, r4
 801f194:	681b      	ldr	r3, [r3, #0]
 801f196:	330c      	adds	r3, #12
                                    _ux_utility_descriptor_parse(device_framework,
 801f198:	4943      	ldr	r1, [pc, #268]	@ (801f2a8 <_ux_device_stack_alternate_setting_set+0x378>)
 801f19a:	2288      	movs	r2, #136	@ 0x88
 801f19c:	18ba      	adds	r2, r7, r2
 801f19e:	6810      	ldr	r0, [r2, #0]
 801f1a0:	2206      	movs	r2, #6
 801f1a2:	f001 fd9d 	bl	8020ce0 <_ux_utility_descriptor_parse>
                                    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801f1a6:	0021      	movs	r1, r4
 801f1a8:	187b      	adds	r3, r7, r1
 801f1aa:	681b      	ldr	r3, [r3, #0]
 801f1ac:	3320      	adds	r3, #32
 801f1ae:	65bb      	str	r3, [r7, #88]	@ 0x58
                                            endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801f1b0:	187b      	adds	r3, r7, r1
 801f1b2:	681b      	ldr	r3, [r3, #0]
 801f1b4:	8a1b      	ldrh	r3, [r3, #16]
                                    max_transfer_length =
 801f1b6:	055b      	lsls	r3, r3, #21
 801f1b8:	0d5b      	lsrs	r3, r3, #21
 801f1ba:	677b      	str	r3, [r7, #116]	@ 0x74
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801f1bc:	4b37      	ldr	r3, [pc, #220]	@ (801f29c <_ux_device_stack_alternate_setting_set+0x36c>)
 801f1be:	681a      	ldr	r2, [r3, #0]
 801f1c0:	23a0      	movs	r3, #160	@ 0xa0
 801f1c2:	005b      	lsls	r3, r3, #1
 801f1c4:	58d3      	ldr	r3, [r2, r3]
 801f1c6:	2b02      	cmp	r3, #2
 801f1c8:	d11b      	bne.n	801f202 <_ux_device_stack_alternate_setting_set+0x2d2>
                                        (endpoint -> ux_slave_endpoint_descriptor.bmAttributes & 0x1u))
 801f1ca:	187b      	adds	r3, r7, r1
 801f1cc:	681b      	ldr	r3, [r3, #0]
 801f1ce:	7bdb      	ldrb	r3, [r3, #15]
 801f1d0:	001a      	movs	r2, r3
 801f1d2:	2301      	movs	r3, #1
 801f1d4:	4013      	ands	r3, r2
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801f1d6:	d014      	beq.n	801f202 <_ux_device_stack_alternate_setting_set+0x2d2>
                                        n_trans = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801f1d8:	187b      	adds	r3, r7, r1
 801f1da:	681b      	ldr	r3, [r3, #0]
 801f1dc:	8a1b      	ldrh	r3, [r3, #16]
 801f1de:	001a      	movs	r2, r3
 801f1e0:	23c0      	movs	r3, #192	@ 0xc0
 801f1e2:	015b      	lsls	r3, r3, #5
 801f1e4:	4013      	ands	r3, r2
 801f1e6:	657b      	str	r3, [r7, #84]	@ 0x54
                                        if (n_trans)
 801f1e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801f1ea:	2b00      	cmp	r3, #0
 801f1ec:	d009      	beq.n	801f202 <_ux_device_stack_alternate_setting_set+0x2d2>
                                            n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 801f1ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801f1f0:	0adb      	lsrs	r3, r3, #11
 801f1f2:	657b      	str	r3, [r7, #84]	@ 0x54
                                            n_trans ++;
 801f1f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801f1f6:	3301      	adds	r3, #1
 801f1f8:	657b      	str	r3, [r7, #84]	@ 0x54
                                            max_transfer_length *= n_trans;
 801f1fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801f1fc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801f1fe:	4353      	muls	r3, r2
 801f200:	677b      	str	r3, [r7, #116]	@ 0x74
                                    transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 801f202:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801f204:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 801f206:	621a      	str	r2, [r3, #32]
                                    transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 801f208:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801f20a:	2480      	movs	r4, #128	@ 0x80
 801f20c:	193a      	adds	r2, r7, r4
 801f20e:	6812      	ldr	r2, [r2, #0]
 801f210:	609a      	str	r2, [r3, #8]
                                    transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 801f212:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801f214:	2201      	movs	r2, #1
 801f216:	4252      	negs	r2, r2
 801f218:	635a      	str	r2, [r3, #52]	@ 0x34
                                    endpoint -> ux_slave_endpoint_interface =  interface_ptr;
 801f21a:	193b      	adds	r3, r7, r4
 801f21c:	681b      	ldr	r3, [r3, #0]
 801f21e:	228c      	movs	r2, #140	@ 0x8c
 801f220:	18ba      	adds	r2, r7, r2
 801f222:	6812      	ldr	r2, [r2, #0]
 801f224:	619a      	str	r2, [r3, #24]
                                    endpoint -> ux_slave_endpoint_device =  device;
 801f226:	193b      	adds	r3, r7, r4
 801f228:	681b      	ldr	r3, [r3, #0]
 801f22a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 801f22c:	61da      	str	r2, [r3, #28]
                                    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 801f22e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801f230:	699b      	ldr	r3, [r3, #24]
 801f232:	193a      	adds	r2, r7, r4
 801f234:	6812      	ldr	r2, [r2, #0]
 801f236:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801f238:	210e      	movs	r1, #14
 801f23a:	4798      	blx	r3
 801f23c:	0003      	movs	r3, r0
 801f23e:	65fb      	str	r3, [r7, #92]	@ 0x5c
                                    if (status != UX_SUCCESS)
 801f240:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801f242:	2b00      	cmp	r3, #0
 801f244:	d005      	beq.n	801f252 <_ux_device_stack_alternate_setting_set+0x322>
                                        endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 801f246:	193b      	adds	r3, r7, r4
 801f248:	681b      	ldr	r3, [r3, #0]
 801f24a:	2200      	movs	r2, #0
 801f24c:	601a      	str	r2, [r3, #0]
                                        return(status);
 801f24e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801f250:	e0a0      	b.n	801f394 <_ux_device_stack_alternate_setting_set+0x464>
                                    if (interface_ptr -> ux_slave_interface_first_endpoint == UX_NULL)
 801f252:	228c      	movs	r2, #140	@ 0x8c
 801f254:	18bb      	adds	r3, r7, r2
 801f256:	681b      	ldr	r3, [r3, #0]
 801f258:	69db      	ldr	r3, [r3, #28]
 801f25a:	2b00      	cmp	r3, #0
 801f25c:	d106      	bne.n	801f26c <_ux_device_stack_alternate_setting_set+0x33c>
                                        interface_ptr -> ux_slave_interface_first_endpoint =  endpoint;
 801f25e:	18bb      	adds	r3, r7, r2
 801f260:	681b      	ldr	r3, [r3, #0]
 801f262:	2280      	movs	r2, #128	@ 0x80
 801f264:	18ba      	adds	r2, r7, r2
 801f266:	6812      	ldr	r2, [r2, #0]
 801f268:	61da      	str	r2, [r3, #28]
                                    break;
 801f26a:	e020      	b.n	801f2ae <_ux_device_stack_alternate_setting_set+0x37e>
                                        endpoint_link =  interface_ptr -> ux_slave_interface_first_endpoint;
 801f26c:	238c      	movs	r3, #140	@ 0x8c
 801f26e:	18fb      	adds	r3, r7, r3
 801f270:	681b      	ldr	r3, [r3, #0]
 801f272:	69db      	ldr	r3, [r3, #28]
 801f274:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                        while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801f276:	e002      	b.n	801f27e <_ux_device_stack_alternate_setting_set+0x34e>
                                            endpoint_link =  endpoint_link -> ux_slave_endpoint_next_endpoint;
 801f278:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801f27a:	695b      	ldr	r3, [r3, #20]
 801f27c:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                        while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801f27e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801f280:	695b      	ldr	r3, [r3, #20]
 801f282:	2b00      	cmp	r3, #0
 801f284:	d1f8      	bne.n	801f278 <_ux_device_stack_alternate_setting_set+0x348>
                                        endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 801f286:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801f288:	2280      	movs	r2, #128	@ 0x80
 801f28a:	18ba      	adds	r2, r7, r2
 801f28c:	6812      	ldr	r2, [r2, #0]
 801f28e:	615a      	str	r2, [r3, #20]
                                    break;
 801f290:	e00d      	b.n	801f2ae <_ux_device_stack_alternate_setting_set+0x37e>
                                    device_framework_length =  descriptor_length;
 801f292:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801f294:	2284      	movs	r2, #132	@ 0x84
 801f296:	18ba      	adds	r2, r7, r2
 801f298:	6013      	str	r3, [r2, #0]
                                    break;
 801f29a:	e008      	b.n	801f2ae <_ux_device_stack_alternate_setting_set+0x37e>
 801f29c:	20003b70 	.word	0x20003b70
 801f2a0:	20000058 	.word	0x20000058
 801f2a4:	20000060 	.word	0x20000060
 801f2a8:	20000040 	.word	0x20000040
                                    break;
 801f2ac:	46c0      	nop			@ (mov r8, r8)
                                }
                        
                                /* Adjust what is left of the device framework.  */
                                device_framework_length -=  descriptor_length;
 801f2ae:	2184      	movs	r1, #132	@ 0x84
 801f2b0:	187b      	adds	r3, r7, r1
 801f2b2:	681a      	ldr	r2, [r3, #0]
 801f2b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801f2b6:	1ad3      	subs	r3, r2, r3
 801f2b8:	187a      	adds	r2, r7, r1
 801f2ba:	6013      	str	r3, [r2, #0]
                        
                                /* Point to the next descriptor.  */
                                device_framework +=  descriptor_length;
 801f2bc:	2188      	movs	r1, #136	@ 0x88
 801f2be:	187b      	adds	r3, r7, r1
 801f2c0:	681a      	ldr	r2, [r3, #0]
 801f2c2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801f2c4:	18d3      	adds	r3, r2, r3
 801f2c6:	187a      	adds	r2, r7, r1
 801f2c8:	6013      	str	r3, [r2, #0]
                            while (device_framework_length != 0)
 801f2ca:	2384      	movs	r3, #132	@ 0x84
 801f2cc:	18fb      	adds	r3, r7, r3
 801f2ce:	681b      	ldr	r3, [r3, #0]
 801f2d0:	2b00      	cmp	r3, #0
 801f2d2:	d000      	beq.n	801f2d6 <_ux_device_stack_alternate_setting_set+0x3a6>
 801f2d4:	e71d      	b.n	801f112 <_ux_device_stack_alternate_setting_set+0x1e2>
                            }

                            /* The interface descriptor in the current class must be changed to the new alternate setting.  */
                            _ux_utility_memory_copy(&interface_ptr -> ux_slave_interface_descriptor, &interface_descriptor, sizeof(UX_INTERFACE_DESCRIPTOR)); /* Use case of memcpy is verified. */
 801f2d6:	248c      	movs	r4, #140	@ 0x8c
 801f2d8:	193b      	adds	r3, r7, r4
 801f2da:	681b      	ldr	r3, [r3, #0]
 801f2dc:	330c      	adds	r3, #12
 801f2de:	2238      	movs	r2, #56	@ 0x38
 801f2e0:	18b9      	adds	r1, r7, r2
 801f2e2:	220c      	movs	r2, #12
 801f2e4:	0018      	movs	r0, r3
 801f2e6:	f001 ffa5 	bl	8021234 <_ux_utility_memory_copy>
                            
                            /* Get the class for the interface.  */
                            class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber];
 801f2ea:	4b2c      	ldr	r3, [pc, #176]	@ (801f39c <_ux_device_stack_alternate_setting_set+0x46c>)
 801f2ec:	681b      	ldr	r3, [r3, #0]
 801f2ee:	193a      	adds	r2, r7, r4
 801f2f0:	6812      	ldr	r2, [r2, #0]
 801f2f2:	7b92      	ldrb	r2, [r2, #14]
 801f2f4:	3240      	adds	r2, #64	@ 0x40
 801f2f6:	0092      	lsls	r2, r2, #2
 801f2f8:	58d3      	ldr	r3, [r2, r3]
 801f2fa:	663b      	str	r3, [r7, #96]	@ 0x60

                            /* Check if class driver is available. */
                            if (class_ptr == UX_NULL || class_ptr -> ux_slave_class_status == UX_UNUSED)
 801f2fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801f2fe:	2b00      	cmp	r3, #0
 801f300:	d003      	beq.n	801f30a <_ux_device_stack_alternate_setting_set+0x3da>
 801f302:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801f304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801f306:	2b00      	cmp	r3, #0
 801f308:	d101      	bne.n	801f30e <_ux_device_stack_alternate_setting_set+0x3de>
                            {

                                return (UX_NO_CLASS_MATCH);
 801f30a:	2357      	movs	r3, #87	@ 0x57
 801f30c:	e042      	b.n	801f394 <_ux_device_stack_alternate_setting_set+0x464>
                            }
                        
                            /* The interface attached to this configuration must be changed at the class
                               level.  */
                            class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_CHANGE;
 801f30e:	210c      	movs	r1, #12
 801f310:	187b      	adds	r3, r7, r1
 801f312:	2206      	movs	r2, #6
 801f314:	601a      	str	r2, [r3, #0]
                            class_command.ux_slave_class_command_interface =   (VOID *) interface_ptr;
 801f316:	187b      	adds	r3, r7, r1
 801f318:	208c      	movs	r0, #140	@ 0x8c
 801f31a:	183a      	adds	r2, r7, r0
 801f31c:	6812      	ldr	r2, [r2, #0]
 801f31e:	609a      	str	r2, [r3, #8]

                            /* And store it.  */
                            class_command.ux_slave_class_command_class_ptr =  class_ptr;
 801f320:	187b      	adds	r3, r7, r1
 801f322:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801f324:	621a      	str	r2, [r3, #32]
                            
                            /* We can now memorize the interface pointer associated with this class.  */
                            class_ptr -> ux_slave_class_interface = interface_ptr;
 801f326:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801f328:	183a      	adds	r2, r7, r0
 801f32a:	6812      	ldr	r2, [r2, #0]
 801f32c:	661a      	str	r2, [r3, #96]	@ 0x60
                            
                            /* We have found a potential candidate. Call this registered class entry function to change the alternate setting.  */
                            status = class_ptr -> ux_slave_class_entry_function(&class_command);
 801f32e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801f330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801f332:	187a      	adds	r2, r7, r1
 801f334:	0010      	movs	r0, r2
 801f336:	4798      	blx	r3
 801f338:	0003      	movs	r3, r0
 801f33a:	65fb      	str	r3, [r7, #92]	@ 0x5c

                            /* We are done here.  */
                            return(status); 
 801f33c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801f33e:	e029      	b.n	801f394 <_ux_device_stack_alternate_setting_set+0x464>
                        }
                    }               

                    /* Adjust what is left of the device framework.  */
                    device_framework_length -=  descriptor_length;
 801f340:	2184      	movs	r1, #132	@ 0x84
 801f342:	187b      	adds	r3, r7, r1
 801f344:	681a      	ldr	r2, [r3, #0]
 801f346:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801f348:	1ad3      	subs	r3, r2, r3
 801f34a:	187a      	adds	r2, r7, r1
 801f34c:	6013      	str	r3, [r2, #0]

                    /* Point to the next descriptor.  */
                    device_framework +=  descriptor_length;
 801f34e:	2188      	movs	r1, #136	@ 0x88
 801f350:	187b      	adds	r3, r7, r1
 801f352:	681a      	ldr	r2, [r3, #0]
 801f354:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801f356:	18d3      	adds	r3, r2, r3
 801f358:	187a      	adds	r2, r7, r1
 801f35a:	6013      	str	r3, [r2, #0]
                while (device_framework_length != 0)
 801f35c:	2384      	movs	r3, #132	@ 0x84
 801f35e:	18fb      	adds	r3, r7, r3
 801f360:	681b      	ldr	r3, [r3, #0]
 801f362:	2b00      	cmp	r3, #0
 801f364:	d000      	beq.n	801f368 <_ux_device_stack_alternate_setting_set+0x438>
 801f366:	e65d      	b.n	801f024 <_ux_device_stack_alternate_setting_set+0xf4>
                }

                /* In case alter setting not found, report protocol error. */
                break;
 801f368:	e013      	b.n	801f392 <_ux_device_stack_alternate_setting_set+0x462>
            }
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 801f36a:	2184      	movs	r1, #132	@ 0x84
 801f36c:	187b      	adds	r3, r7, r1
 801f36e:	681a      	ldr	r2, [r3, #0]
 801f370:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801f372:	1ad3      	subs	r3, r2, r3
 801f374:	187a      	adds	r2, r7, r1
 801f376:	6013      	str	r3, [r2, #0]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801f378:	2188      	movs	r1, #136	@ 0x88
 801f37a:	187b      	adds	r3, r7, r1
 801f37c:	681a      	ldr	r2, [r3, #0]
 801f37e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801f380:	18d3      	adds	r3, r2, r3
 801f382:	187a      	adds	r2, r7, r1
 801f384:	6013      	str	r3, [r2, #0]
    while (device_framework_length != 0)
 801f386:	2384      	movs	r3, #132	@ 0x84
 801f388:	18fb      	adds	r3, r7, r3
 801f38a:	681b      	ldr	r3, [r3, #0]
 801f38c:	2b00      	cmp	r3, #0
 801f38e:	d000      	beq.n	801f392 <_ux_device_stack_alternate_setting_set+0x462>
 801f390:	e620      	b.n	801efd4 <_ux_device_stack_alternate_setting_set+0xa4>
    }

    /* Return error completion.  */
    return(UX_ERROR);
 801f392:	23ff      	movs	r3, #255	@ 0xff
#endif
}
 801f394:	0018      	movs	r0, r3
 801f396:	46bd      	mov	sp, r7
 801f398:	b025      	add	sp, #148	@ 0x94
 801f39a:	bd90      	pop	{r4, r7, pc}
 801f39c:	20003b70 	.word	0x20003b70

0801f3a0 <_ux_device_stack_class_register>:
UINT  _ux_device_stack_class_register(UCHAR *class_name,
                        UINT (*class_entry_function)(struct UX_SLAVE_CLASS_COMMAND_STRUCT *),
                        ULONG configuration_number,
                        ULONG interface_number,
                        VOID *parameter)
{
 801f3a0:	b580      	push	{r7, lr}
 801f3a2:	b092      	sub	sp, #72	@ 0x48
 801f3a4:	af00      	add	r7, sp, #0
 801f3a6:	60f8      	str	r0, [r7, #12]
 801f3a8:	60b9      	str	r1, [r7, #8]
 801f3aa:	607a      	str	r2, [r7, #4]
 801f3ac:	603b      	str	r3, [r7, #0]

UX_SLAVE_CLASS              *class_inst;
UINT                        status;
UX_SLAVE_CLASS_COMMAND      command;
UINT                        class_name_length =  0;
 801f3ae:	2300      	movs	r3, #0
 801f3b0:	613b      	str	r3, [r7, #16]
ULONG                       class_index;
#endif


    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(class_name, &class_name_length, UX_MAX_CLASS_NAME_LENGTH);
 801f3b2:	2310      	movs	r3, #16
 801f3b4:	18f9      	adds	r1, r7, r3
 801f3b6:	68fb      	ldr	r3, [r7, #12]
 801f3b8:	223f      	movs	r2, #63	@ 0x3f
 801f3ba:	0018      	movs	r0, r3
 801f3bc:	f001 fff2 	bl	80213a4 <_ux_utility_string_length_check>
 801f3c0:	0003      	movs	r3, r0
 801f3c2:	647b      	str	r3, [r7, #68]	@ 0x44
    if (status)
 801f3c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801f3c6:	2b00      	cmp	r3, #0
 801f3c8:	d001      	beq.n	801f3ce <_ux_device_stack_class_register+0x2e>
        return(status);
 801f3ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801f3cc:	e036      	b.n	801f43c <_ux_device_stack_class_register+0x9c>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLASS_REGISTER, class_name, interface_number, parameter, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get first class.  */
    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 801f3ce:	4b1d      	ldr	r3, [pc, #116]	@ (801f444 <_ux_device_stack_class_register+0xa4>)
 801f3d0:	681b      	ldr	r3, [r3, #0]
 801f3d2:	22fc      	movs	r2, #252	@ 0xfc
 801f3d4:	589b      	ldr	r3, [r3, r2]
 801f3d6:	643b      	str	r3, [r7, #64]	@ 0x40
    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
    {
#endif

        /* Check if this class is already used.  */
        if (class_inst -> ux_slave_class_status == UX_UNUSED)
 801f3d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801f3da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801f3dc:	2b00      	cmp	r3, #0
 801f3de:	d12c      	bne.n	801f43a <_ux_device_stack_class_register+0x9a>

#if defined(UX_NAME_REFERENCED_BY_POINTER)
            class_inst -> ux_slave_class_name = (const UCHAR *)class_name;
#else
            /* We have found a free container for the class. Copy the name (with null-terminator).  */
            _ux_utility_memory_copy(class_inst -> ux_slave_class_name, class_name, class_name_length + 1); /* Use case of memcpy is verified. */
 801f3e0:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 801f3e2:	693b      	ldr	r3, [r7, #16]
 801f3e4:	1c5a      	adds	r2, r3, #1
 801f3e6:	68fb      	ldr	r3, [r7, #12]
 801f3e8:	0019      	movs	r1, r3
 801f3ea:	f001 ff23 	bl	8021234 <_ux_utility_memory_copy>
#endif
            
            /* Memorize the entry function of this class.  */
            class_inst -> ux_slave_class_entry_function =  class_entry_function;
 801f3ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801f3f0:	68ba      	ldr	r2, [r7, #8]
 801f3f2:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Memorize the pointer to the application parameter.  */
            class_inst -> ux_slave_class_interface_parameter =  parameter;
 801f3f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801f3f6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801f3f8:	655a      	str	r2, [r3, #84]	@ 0x54
            
            /* Memorize the configuration number on which this instance will be called.  */
            class_inst -> ux_slave_class_configuration_number =  configuration_number;
 801f3fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801f3fc:	687a      	ldr	r2, [r7, #4]
 801f3fe:	65da      	str	r2, [r3, #92]	@ 0x5c
            
            /* Memorize the interface number on which this instance will be called.  */
            class_inst -> ux_slave_class_interface_number =  interface_number;
 801f400:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801f402:	683a      	ldr	r2, [r7, #0]
 801f404:	659a      	str	r2, [r3, #88]	@ 0x58
            
            /* Build all the fields of the Class Command to initialize the class.  */
            command.ux_slave_class_command_request    =  UX_SLAVE_CLASS_COMMAND_INITIALIZE;
 801f406:	2114      	movs	r1, #20
 801f408:	187b      	adds	r3, r7, r1
 801f40a:	2205      	movs	r2, #5
 801f40c:	601a      	str	r2, [r3, #0]
            command.ux_slave_class_command_parameter  =  parameter;
 801f40e:	187b      	adds	r3, r7, r1
 801f410:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801f412:	625a      	str	r2, [r3, #36]	@ 0x24
            command.ux_slave_class_command_class_ptr  =  class_inst;
 801f414:	187b      	adds	r3, r7, r1
 801f416:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801f418:	621a      	str	r2, [r3, #32]

            /* Call the class initialization routine.  */
            status = class_entry_function(&command);
 801f41a:	187a      	adds	r2, r7, r1
 801f41c:	68bb      	ldr	r3, [r7, #8]
 801f41e:	0010      	movs	r0, r2
 801f420:	4798      	blx	r3
 801f422:	0003      	movs	r3, r0
 801f424:	647b      	str	r3, [r7, #68]	@ 0x44
            
            /* Check the status.  */
            if (status != UX_SUCCESS)
 801f426:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801f428:	2b00      	cmp	r3, #0
 801f42a:	d001      	beq.n	801f430 <_ux_device_stack_class_register+0x90>
                return(status);
 801f42c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801f42e:	e005      	b.n	801f43c <_ux_device_stack_class_register+0x9c>
            
            /* Make this class used now.  */
            class_inst -> ux_slave_class_status = UX_USED;
 801f430:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801f432:	2201      	movs	r2, #1
 801f434:	641a      	str	r2, [r3, #64]	@ 0x40

            /* Return successful completion.  */
            return(UX_SUCCESS);
 801f436:	2300      	movs	r3, #0
 801f438:	e000      	b.n	801f43c <_ux_device_stack_class_register+0x9c>
        class_inst ++;
    }    
#endif

    /* No more entries in the class table.  */
    return(UX_MEMORY_INSUFFICIENT);
 801f43a:	2312      	movs	r3, #18
}
 801f43c:	0018      	movs	r0, r3
 801f43e:	46bd      	mov	sp, r7
 801f440:	b012      	add	sp, #72	@ 0x48
 801f442:	bd80      	pop	{r7, pc}
 801f444:	20003b70 	.word	0x20003b70

0801f448 <_ux_device_stack_clear_feature>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_clear_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 801f448:	b580      	push	{r7, lr}
 801f44a:	b08a      	sub	sp, #40	@ 0x28
 801f44c:	af00      	add	r7, sp, #0
 801f44e:	60f8      	str	r0, [r7, #12]
 801f450:	60b9      	str	r1, [r7, #8]
 801f452:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLEAR_FEATURE, request_type, request_value, request_index, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801f454:	4b2b      	ldr	r3, [pc, #172]	@ (801f504 <_ux_device_stack_clear_feature+0xbc>)
 801f456:	681b      	ldr	r3, [r3, #0]
 801f458:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801f45a:	4b2a      	ldr	r3, [pc, #168]	@ (801f504 <_ux_device_stack_clear_feature+0xbc>)
 801f45c:	681b      	ldr	r3, [r3, #0]
 801f45e:	3324      	adds	r3, #36	@ 0x24
 801f460:	61bb      	str	r3, [r7, #24]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801f462:	69bb      	ldr	r3, [r7, #24]
 801f464:	3318      	adds	r3, #24
 801f466:	617b      	str	r3, [r7, #20]

    /* The request can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 801f468:	68fb      	ldr	r3, [r7, #12]
 801f46a:	2203      	movs	r2, #3
 801f46c:	4013      	ands	r3, r2
 801f46e:	d002      	beq.n	801f476 <_ux_device_stack_clear_feature+0x2e>
 801f470:	2b02      	cmp	r3, #2
 801f472:	d013      	beq.n	801f49c <_ux_device_stack_clear_feature+0x54>
 801f474:	e038      	b.n	801f4e8 <_ux_device_stack_clear_feature+0xa0>
    {
    
    case UX_REQUEST_TARGET_DEVICE:

        /* Check if we have a DEVICE_REMOTE_WAKEUP Feature.  */
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 801f476:	68bb      	ldr	r3, [r7, #8]
 801f478:	2b01      	cmp	r3, #1
 801f47a:	d13d      	bne.n	801f4f8 <_ux_device_stack_clear_feature+0xb0>
        {

            /* Check if we have the capability. */
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 801f47c:	4b21      	ldr	r3, [pc, #132]	@ (801f504 <_ux_device_stack_clear_feature+0xbc>)
 801f47e:	681a      	ldr	r2, [r3, #0]
 801f480:	23a4      	movs	r3, #164	@ 0xa4
 801f482:	005b      	lsls	r3, r3, #1
 801f484:	58d3      	ldr	r3, [r2, r3]
 801f486:	2b00      	cmp	r3, #0
 801f488:	d006      	beq.n	801f498 <_ux_device_stack_clear_feature+0x50>
            {

                /* Disable the feature. */
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_FALSE;
 801f48a:	4b1e      	ldr	r3, [pc, #120]	@ (801f504 <_ux_device_stack_clear_feature+0xbc>)
 801f48c:	681a      	ldr	r2, [r3, #0]
 801f48e:	23a6      	movs	r3, #166	@ 0xa6
 801f490:	005b      	lsls	r3, r3, #1
 801f492:	2100      	movs	r1, #0
 801f494:	50d1      	str	r1, [r2, r3]

                /* Protocol error. */
                return (UX_FUNCTION_NOT_SUPPORTED);
        }

        break;
 801f496:	e02f      	b.n	801f4f8 <_ux_device_stack_clear_feature+0xb0>
                return (UX_FUNCTION_NOT_SUPPORTED);
 801f498:	2354      	movs	r3, #84	@ 0x54
 801f49a:	e02f      	b.n	801f4fc <_ux_device_stack_clear_feature+0xb4>
    case UX_REQUEST_TARGET_ENDPOINT:

        /* The only clear feature for endpoint is ENDPOINT_STALL. This clears
           the endpoint of the stall situation and resets its data toggle. 
           We need to find the endpoint through the interface(s). */
        interface_ptr =  device -> ux_slave_device_first_interface;
 801f49c:	69bb      	ldr	r3, [r7, #24]
 801f49e:	2290      	movs	r2, #144	@ 0x90
 801f4a0:	589b      	ldr	r3, [r3, r2]
 801f4a2:	627b      	str	r3, [r7, #36]	@ 0x24

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        while (interface_ptr != UX_NULL)
 801f4a4:	e01d      	b.n	801f4e2 <_ux_device_stack_clear_feature+0x9a>
        {
#endif

            /* Get the first endpoint for this interface.  */
            endpoint_target =  interface_ptr -> ux_slave_interface_first_endpoint;
 801f4a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801f4a8:	69db      	ldr	r3, [r3, #28]
 801f4aa:	623b      	str	r3, [r7, #32]
                
            /* Parse all the endpoints.  */
            while (endpoint_target != UX_NULL)
 801f4ac:	e013      	b.n	801f4d6 <_ux_device_stack_clear_feature+0x8e>
            {

                /* Check the endpoint index.  */
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 801f4ae:	6a3b      	ldr	r3, [r7, #32]
 801f4b0:	7b9b      	ldrb	r3, [r3, #14]
 801f4b2:	001a      	movs	r2, r3
 801f4b4:	687b      	ldr	r3, [r7, #4]
 801f4b6:	4293      	cmp	r3, r2
 801f4b8:	d10a      	bne.n	801f4d0 <_ux_device_stack_clear_feature+0x88>
                {

                    /* Reset the endpoint.  */
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_RESET_ENDPOINT, endpoint_target);
 801f4ba:	69fb      	ldr	r3, [r7, #28]
 801f4bc:	699b      	ldr	r3, [r3, #24]
 801f4be:	6a3a      	ldr	r2, [r7, #32]
 801f4c0:	69f8      	ldr	r0, [r7, #28]
 801f4c2:	2110      	movs	r1, #16
 801f4c4:	4798      	blx	r3
                    
                    /* Mark its state now.  */
                    endpoint_target -> ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 801f4c6:	6a3b      	ldr	r3, [r7, #32]
 801f4c8:	2200      	movs	r2, #0
 801f4ca:	605a      	str	r2, [r3, #4]

                    /* Return the function status.  */
                    return(UX_SUCCESS);
 801f4cc:	2300      	movs	r3, #0
 801f4ce:	e015      	b.n	801f4fc <_ux_device_stack_clear_feature+0xb4>
                }

                /* Next endpoint.  */
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 801f4d0:	6a3b      	ldr	r3, [r7, #32]
 801f4d2:	695b      	ldr	r3, [r3, #20]
 801f4d4:	623b      	str	r3, [r7, #32]
            while (endpoint_target != UX_NULL)
 801f4d6:	6a3b      	ldr	r3, [r7, #32]
 801f4d8:	2b00      	cmp	r3, #0
 801f4da:	d1e8      	bne.n	801f4ae <_ux_device_stack_clear_feature+0x66>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Next interface.  */
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 801f4dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801f4de:	699b      	ldr	r3, [r3, #24]
 801f4e0:	627b      	str	r3, [r7, #36]	@ 0x24
        while (interface_ptr != UX_NULL)
 801f4e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801f4e4:	2b00      	cmp	r3, #0
 801f4e6:	d1de      	bne.n	801f4a6 <_ux_device_stack_clear_feature+0x5e>

    /* We get here when the endpoint is wrong. Should not happen though.  */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801f4e8:	69fb      	ldr	r3, [r7, #28]
 801f4ea:	699b      	ldr	r3, [r3, #24]
 801f4ec:	697a      	ldr	r2, [r7, #20]
 801f4ee:	69f8      	ldr	r0, [r7, #28]
 801f4f0:	2114      	movs	r1, #20
 801f4f2:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 801f4f4:	2300      	movs	r3, #0
 801f4f6:	e001      	b.n	801f4fc <_ux_device_stack_clear_feature+0xb4>
        break;
 801f4f8:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return the function status.  */
    return(UX_SUCCESS);
 801f4fa:	2300      	movs	r3, #0
}
 801f4fc:	0018      	movs	r0, r3
 801f4fe:	46bd      	mov	sp, r7
 801f500:	b00a      	add	sp, #40	@ 0x28
 801f502:	bd80      	pop	{r7, pc}
 801f504:	20003b70 	.word	0x20003b70

0801f508 <_ux_device_stack_configuration_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_configuration_get(VOID)
{
 801f508:	b580      	push	{r7, lr}
 801f50a:	b084      	sub	sp, #16
 801f50c:	af00      	add	r7, sp, #0
UX_SLAVE_DEVICE         *device;
UX_SLAVE_ENDPOINT       *endpoint;
UINT                    status;

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801f50e:	4b10      	ldr	r3, [pc, #64]	@ (801f550 <_ux_device_stack_configuration_get+0x48>)
 801f510:	681b      	ldr	r3, [r3, #0]
 801f512:	3324      	adds	r3, #36	@ 0x24
 801f514:	60fb      	str	r3, [r7, #12]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801f516:	68fb      	ldr	r3, [r7, #12]
 801f518:	3318      	adds	r3, #24
 801f51a:	60bb      	str	r3, [r7, #8]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801f51c:	68bb      	ldr	r3, [r7, #8]
 801f51e:	3320      	adds	r3, #32
 801f520:	607b      	str	r3, [r7, #4]

    /* Set the value of the configuration in the buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =
                (UCHAR) device -> ux_slave_device_configuration_selected;
 801f522:	68fb      	ldr	r3, [r7, #12]
 801f524:	2280      	movs	r2, #128	@ 0x80
 801f526:	589a      	ldr	r2, [r3, r2]
    *transfer_request -> ux_slave_transfer_request_data_pointer =
 801f528:	687b      	ldr	r3, [r7, #4]
 801f52a:	68db      	ldr	r3, [r3, #12]
                (UCHAR) device -> ux_slave_device_configuration_selected;
 801f52c:	b2d2      	uxtb	r2, r2
    *transfer_request -> ux_slave_transfer_request_data_pointer =
 801f52e:	701a      	strb	r2, [r3, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_GET, device -> ux_slave_device_configuration_selected, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801f530:	687b      	ldr	r3, [r7, #4]
 801f532:	2203      	movs	r2, #3
 801f534:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 801f536:	687b      	ldr	r3, [r7, #4]
 801f538:	2201      	movs	r2, #1
 801f53a:	2101      	movs	r1, #1
 801f53c:	0018      	movs	r0, r3
 801f53e:	f001 fa30 	bl	80209a2 <_ux_device_stack_transfer_request>
 801f542:	0003      	movs	r3, r0
 801f544:	603b      	str	r3, [r7, #0]

    /* Return the function status.  */
    return(status);
 801f546:	683b      	ldr	r3, [r7, #0]
}
 801f548:	0018      	movs	r0, r3
 801f54a:	46bd      	mov	sp, r7
 801f54c:	b004      	add	sp, #16
 801f54e:	bd80      	pop	{r7, pc}
 801f550:	20003b70 	.word	0x20003b70

0801f554 <_ux_device_stack_configuration_set>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_configuration_set(ULONG configuration_value)
{
 801f554:	b590      	push	{r4, r7, lr}
 801f556:	b0a1      	sub	sp, #132	@ 0x84
 801f558:	af00      	add	r7, sp, #0
 801f55a:	6078      	str	r0, [r7, #4]
UX_SLAVE_DCD                    *dcd;
UCHAR *                         device_framework;
ULONG                           device_framework_length;
ULONG                           descriptor_length;
UCHAR                           descriptor_type;
UX_CONFIGURATION_DESCRIPTOR     configuration_descriptor = { 0 };
 801f55c:	2340      	movs	r3, #64	@ 0x40
 801f55e:	18fb      	adds	r3, r7, r3
 801f560:	0018      	movs	r0, r3
 801f562:	230c      	movs	r3, #12
 801f564:	001a      	movs	r2, r3
 801f566:	2100      	movs	r1, #0
 801f568:	f005 fab0 	bl	8024acc <memset>
UX_SLAVE_INTERFACE              *interface_ptr; 
#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
UX_SLAVE_INTERFACE              *next_interface; 
#endif
UX_SLAVE_CLASS                  *class_inst;
UX_SLAVE_CLASS                  *current_class =  UX_NULL;
 801f56c:	2300      	movs	r3, #0
 801f56e:	673b      	str	r3, [r7, #112]	@ 0x70
UX_SLAVE_CLASS_COMMAND          class_command;
UX_SLAVE_DEVICE                 *device;
ULONG                           iad_flag;
ULONG                           iad_first_interface =  0;
 801f570:	2300      	movs	r3, #0
 801f572:	66bb      	str	r3, [r7, #104]	@ 0x68
ULONG                           iad_number_interfaces =  0;
 801f574:	2300      	movs	r3, #0
 801f576:	667b      	str	r3, [r7, #100]	@ 0x64

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_SET, configuration_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801f578:	4ba8      	ldr	r3, [pc, #672]	@ (801f81c <_ux_device_stack_configuration_set+0x2c8>)
 801f57a:	681b      	ldr	r3, [r3, #0]
 801f57c:	663b      	str	r3, [r7, #96]	@ 0x60

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801f57e:	4ba7      	ldr	r3, [pc, #668]	@ (801f81c <_ux_device_stack_configuration_set+0x2c8>)
 801f580:	681b      	ldr	r3, [r3, #0]
 801f582:	3324      	adds	r3, #36	@ 0x24
 801f584:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Reset the IAD flag.  */
    iad_flag =  UX_FALSE;
 801f586:	2300      	movs	r3, #0
 801f588:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If the configuration value is already selected, keep it.  */
    if (device -> ux_slave_device_configuration_selected == configuration_value)
 801f58a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801f58c:	2280      	movs	r2, #128	@ 0x80
 801f58e:	589b      	ldr	r3, [r3, r2]
 801f590:	687a      	ldr	r2, [r7, #4]
 801f592:	429a      	cmp	r2, r3
 801f594:	d101      	bne.n	801f59a <_ux_device_stack_configuration_set+0x46>
        return(UX_SUCCESS);
 801f596:	2300      	movs	r3, #0
 801f598:	e13c      	b.n	801f814 <_ux_device_stack_configuration_set+0x2c0>

    /* We may have multiple configurations !, the index will tell us what
       configuration descriptor we need to return.  */
    device_framework = _ux_system_slave -> ux_system_slave_device_framework;
 801f59a:	4ba0      	ldr	r3, [pc, #640]	@ (801f81c <_ux_device_stack_configuration_set+0x2c8>)
 801f59c:	681b      	ldr	r3, [r3, #0]
 801f59e:	22cc      	movs	r2, #204	@ 0xcc
 801f5a0:	589b      	ldr	r3, [r3, r2]
 801f5a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801f5a4:	4b9d      	ldr	r3, [pc, #628]	@ (801f81c <_ux_device_stack_configuration_set+0x2c8>)
 801f5a6:	681b      	ldr	r3, [r3, #0]
 801f5a8:	22d0      	movs	r2, #208	@ 0xd0
 801f5aa:	589b      	ldr	r3, [r3, r2]
 801f5ac:	67bb      	str	r3, [r7, #120]	@ 0x78

    /* Parse the device framework and locate a configuration descriptor.  */
    while (device_framework_length != 0)
 801f5ae:	e020      	b.n	801f5f2 <_ux_device_stack_configuration_set+0x9e>
    {
        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801f5b0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801f5b2:	781b      	ldrb	r3, [r3, #0]
 801f5b4:	65bb      	str	r3, [r7, #88]	@ 0x58

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 801f5b6:	2157      	movs	r1, #87	@ 0x57
 801f5b8:	187b      	adds	r3, r7, r1
 801f5ba:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801f5bc:	7852      	ldrb	r2, [r2, #1]
 801f5be:	701a      	strb	r2, [r3, #0]

        /* Check if this is a configuration descriptor.  */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 801f5c0:	187b      	adds	r3, r7, r1
 801f5c2:	781b      	ldrb	r3, [r3, #0]
 801f5c4:	2b02      	cmp	r3, #2
 801f5c6:	d10c      	bne.n	801f5e2 <_ux_device_stack_configuration_set+0x8e>
        {
            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 801f5c8:	2440      	movs	r4, #64	@ 0x40
 801f5ca:	193b      	adds	r3, r7, r4
 801f5cc:	4994      	ldr	r1, [pc, #592]	@ (801f820 <_ux_device_stack_configuration_set+0x2cc>)
 801f5ce:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 801f5d0:	2208      	movs	r2, #8
 801f5d2:	f001 fb85 	bl	8020ce0 <_ux_utility_descriptor_parse>
                        UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &configuration_descriptor);

            /* Now we need to check the configuration value. It has
               to be the same as the one specified in the setup function.  */
            if (configuration_descriptor.bConfigurationValue == configuration_value)
 801f5d6:	193b      	adds	r3, r7, r4
 801f5d8:	795b      	ldrb	r3, [r3, #5]
 801f5da:	001a      	movs	r2, r3
 801f5dc:	687b      	ldr	r3, [r7, #4]
 801f5de:	4293      	cmp	r3, r2
 801f5e0:	d00b      	beq.n	801f5fa <_ux_device_stack_configuration_set+0xa6>
                /* The configuration is found. */
                break;
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -= descriptor_length;
 801f5e2:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801f5e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801f5e6:	1ad3      	subs	r3, r2, r3
 801f5e8:	67bb      	str	r3, [r7, #120]	@ 0x78
        /* Point to the next descriptor.  */
        device_framework += descriptor_length;
 801f5ea:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801f5ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801f5ee:	18d3      	adds	r3, r2, r3
 801f5f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    while (device_framework_length != 0)
 801f5f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801f5f4:	2b00      	cmp	r3, #0
 801f5f6:	d1db      	bne.n	801f5b0 <_ux_device_stack_configuration_set+0x5c>
 801f5f8:	e000      	b.n	801f5fc <_ux_device_stack_configuration_set+0xa8>
                break;
 801f5fa:	46c0      	nop			@ (mov r8, r8)
    }

    /* Configuration not found. */
    if (device_framework_length == 0 && configuration_value != 0)
 801f5fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801f5fe:	2b00      	cmp	r3, #0
 801f600:	d104      	bne.n	801f60c <_ux_device_stack_configuration_set+0xb8>
 801f602:	687b      	ldr	r3, [r7, #4]
 801f604:	2b00      	cmp	r3, #0
 801f606:	d001      	beq.n	801f60c <_ux_device_stack_configuration_set+0xb8>
        return(UX_ERROR);
 801f608:	23ff      	movs	r3, #255	@ 0xff
 801f60a:	e103      	b.n	801f814 <_ux_device_stack_configuration_set+0x2c0>

    /* We unmount the configuration if there is previous configuration selected. */
    if (device -> ux_slave_device_configuration_selected)
 801f60c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801f60e:	2280      	movs	r2, #128	@ 0x80
 801f610:	589b      	ldr	r3, [r3, r2]
 801f612:	2b00      	cmp	r3, #0
 801f614:	d025      	beq.n	801f662 <_ux_device_stack_configuration_set+0x10e>
    {

        /* Get the pointer to the first interface.  */
        interface_ptr =  device -> ux_slave_device_first_interface;
 801f616:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801f618:	2290      	movs	r2, #144	@ 0x90
 801f61a:	589b      	ldr	r3, [r3, r2]
 801f61c:	677b      	str	r3, [r7, #116]	@ 0x74

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Deactivate all the interfaces if any.  */
        while (interface_ptr != UX_NULL)
 801f61e:	e01d      	b.n	801f65c <_ux_device_stack_configuration_set+0x108>
        {
#endif
            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 801f620:	2108      	movs	r1, #8
 801f622:	187b      	adds	r3, r7, r1
 801f624:	2203      	movs	r2, #3
 801f626:	601a      	str	r2, [r3, #0]
            class_command.ux_slave_class_command_interface =  (VOID *) interface_ptr;
 801f628:	187b      	adds	r3, r7, r1
 801f62a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 801f62c:	609a      	str	r2, [r3, #8]

            /* Get the pointer to the class container of this interface.  */
            class_inst =  interface_ptr -> ux_slave_interface_class;
 801f62e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801f630:	685b      	ldr	r3, [r3, #4]
 801f632:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Store the class container. */
            class_command.ux_slave_class_command_class_ptr =  class_inst;
 801f634:	187b      	adds	r3, r7, r1
 801f636:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801f638:	621a      	str	r2, [r3, #32]

            /* If there is a class container for this instance, deactivate it.  */
            if (class_inst != UX_NULL)
 801f63a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801f63c:	2b00      	cmp	r3, #0
 801f63e:	d004      	beq.n	801f64a <_ux_device_stack_configuration_set+0xf6>

                /* Call the class with the DEACTIVATE signal.  */
                class_inst -> ux_slave_class_entry_function(&class_command);
 801f640:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801f642:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801f644:	187a      	adds	r2, r7, r1
 801f646:	0010      	movs	r0, r2
 801f648:	4798      	blx	r3

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            next_interface =  interface_ptr -> ux_slave_interface_next_interface;
 801f64a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801f64c:	699b      	ldr	r3, [r3, #24]
 801f64e:	64fb      	str	r3, [r7, #76]	@ 0x4c
#endif

            /* Remove the interface and all endpoints associated with it.  */
            _ux_device_stack_interface_delete(interface_ptr);
 801f650:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801f652:	0018      	movs	r0, r3
 801f654:	f000 ff0a 	bl	802046c <_ux_device_stack_interface_delete>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Now we refresh the interface pointer.  */
            interface_ptr =  next_interface;
 801f658:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801f65a:	677b      	str	r3, [r7, #116]	@ 0x74
        while (interface_ptr != UX_NULL)
 801f65c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801f65e:	2b00      	cmp	r3, #0
 801f660:	d1de      	bne.n	801f620 <_ux_device_stack_configuration_set+0xcc>
#endif

    }

    /* No configuration is selected.  */
    device -> ux_slave_device_configuration_selected =  0;
 801f662:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801f664:	2280      	movs	r2, #128	@ 0x80
 801f666:	2100      	movs	r1, #0
 801f668:	5099      	str	r1, [r3, r2]

    /* Mark the device as attached now. */
    device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 801f66a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801f66c:	2201      	movs	r2, #1
 801f66e:	601a      	str	r2, [r3, #0]

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_ATTACHED);
 801f670:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801f672:	699b      	ldr	r3, [r3, #24]
 801f674:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 801f676:	2201      	movs	r2, #1
 801f678:	2113      	movs	r1, #19
 801f67a:	4798      	blx	r3

    /* If the host tries to unconfigure, we are done. */
    if (configuration_value == 0)
 801f67c:	687b      	ldr	r3, [r7, #4]
 801f67e:	2b00      	cmp	r3, #0
 801f680:	d101      	bne.n	801f686 <_ux_device_stack_configuration_set+0x132>
        return(UX_SUCCESS);
 801f682:	2300      	movs	r3, #0
 801f684:	e0c6      	b.n	801f814 <_ux_device_stack_configuration_set+0x2c0>

    /* Memorize the configuration selected.  */
    device -> ux_slave_device_configuration_selected =  configuration_value;
 801f686:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801f688:	2180      	movs	r1, #128	@ 0x80
 801f68a:	687a      	ldr	r2, [r7, #4]
 801f68c:	505a      	str	r2, [r3, r1]
    /* We have found the configuration value requested by the host.
       Create the configuration descriptor and attach it to the device.  */
    _ux_utility_descriptor_parse(device_framework,
                _ux_system_configuration_descriptor_structure,
                UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                (UCHAR *) &device -> ux_slave_device_configuration_descriptor);
 801f68e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801f690:	3384      	adds	r3, #132	@ 0x84
    _ux_utility_descriptor_parse(device_framework,
 801f692:	4963      	ldr	r1, [pc, #396]	@ (801f820 <_ux_device_stack_configuration_set+0x2cc>)
 801f694:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 801f696:	2208      	movs	r2, #8
 801f698:	f001 fb22 	bl	8020ce0 <_ux_utility_descriptor_parse>

    /* Configuration character D6 is for Self-powered */
    _ux_system_slave -> ux_system_slave_power_state = (configuration_descriptor.bmAttributes & 0x40) ? UX_DEVICE_SELF_POWERED : UX_DEVICE_BUS_POWERED;
 801f69c:	2340      	movs	r3, #64	@ 0x40
 801f69e:	18fb      	adds	r3, r7, r3
 801f6a0:	79db      	ldrb	r3, [r3, #7]
 801f6a2:	001a      	movs	r2, r3
 801f6a4:	2340      	movs	r3, #64	@ 0x40
 801f6a6:	4013      	ands	r3, r2
 801f6a8:	d001      	beq.n	801f6ae <_ux_device_stack_configuration_set+0x15a>
 801f6aa:	2202      	movs	r2, #2
 801f6ac:	e000      	b.n	801f6b0 <_ux_device_stack_configuration_set+0x15c>
 801f6ae:	2201      	movs	r2, #1
 801f6b0:	4b5a      	ldr	r3, [pc, #360]	@ (801f81c <_ux_device_stack_configuration_set+0x2c8>)
 801f6b2:	6819      	ldr	r1, [r3, #0]
 801f6b4:	23a2      	movs	r3, #162	@ 0xa2
 801f6b6:	005b      	lsls	r3, r3, #1
 801f6b8:	50ca      	str	r2, [r1, r3]

    /* Configuration character D5 is for Remote Wakeup */
    _ux_system_slave -> ux_system_slave_remote_wakeup_capability = (configuration_descriptor.bmAttributes & 0x20) ? UX_TRUE : UX_FALSE;
 801f6ba:	2040      	movs	r0, #64	@ 0x40
 801f6bc:	183b      	adds	r3, r7, r0
 801f6be:	79db      	ldrb	r3, [r3, #7]
 801f6c0:	115b      	asrs	r3, r3, #5
 801f6c2:	0019      	movs	r1, r3
 801f6c4:	4b55      	ldr	r3, [pc, #340]	@ (801f81c <_ux_device_stack_configuration_set+0x2c8>)
 801f6c6:	681a      	ldr	r2, [r3, #0]
 801f6c8:	2301      	movs	r3, #1
 801f6ca:	4019      	ands	r1, r3
 801f6cc:	23a4      	movs	r3, #164	@ 0xa4
 801f6ce:	005b      	lsls	r3, r3, #1
 801f6d0:	50d1      	str	r1, [r2, r3]

    /* Search only in current configuration */
    device_framework_length =  configuration_descriptor.wTotalLength;
 801f6d2:	183b      	adds	r3, r7, r0
 801f6d4:	885b      	ldrh	r3, [r3, #2]
 801f6d6:	67bb      	str	r3, [r7, #120]	@ 0x78

    /*  We need to scan all the interface descriptors following this
        configuration descriptor and enable all endpoints associated
        with the default alternate setting of each interface.  */
    while (device_framework_length != 0)
 801f6d8:	e08e      	b.n	801f7f8 <_ux_device_stack_configuration_set+0x2a4>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801f6da:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801f6dc:	781b      	ldrb	r3, [r3, #0]
 801f6de:	65bb      	str	r3, [r7, #88]	@ 0x58

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 801f6e0:	2157      	movs	r1, #87	@ 0x57
 801f6e2:	187b      	adds	r3, r7, r1
 801f6e4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801f6e6:	7852      	ldrb	r2, [r2, #1]
 801f6e8:	701a      	strb	r2, [r3, #0]

        /* Check if this is an interface association descriptor.  */
        if(descriptor_type == UX_INTERFACE_ASSOCIATION_DESCRIPTOR_ITEM)
 801f6ea:	187b      	adds	r3, r7, r1
 801f6ec:	781b      	ldrb	r3, [r3, #0]
 801f6ee:	2b0b      	cmp	r3, #11
 801f6f0:	d109      	bne.n	801f706 <_ux_device_stack_configuration_set+0x1b2>
        {

            /* Set the IAD flag.  */
            iad_flag = UX_TRUE;
 801f6f2:	2301      	movs	r3, #1
 801f6f4:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Get the first interface we have in the IAD. */
            iad_first_interface = (ULONG)  *(device_framework + 2);
 801f6f6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801f6f8:	3302      	adds	r3, #2
 801f6fa:	781b      	ldrb	r3, [r3, #0]
 801f6fc:	66bb      	str	r3, [r7, #104]	@ 0x68

            /* Get the number of interfaces we have in the IAD. */
            iad_number_interfaces = (ULONG)  *(device_framework + 3);
 801f6fe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801f700:	3303      	adds	r3, #3
 801f702:	781b      	ldrb	r3, [r3, #0]
 801f704:	667b      	str	r3, [r7, #100]	@ 0x64
        }

        /* Check if this is an interface descriptor.  */
        if(descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 801f706:	2357      	movs	r3, #87	@ 0x57
 801f708:	18fb      	adds	r3, r7, r3
 801f70a:	781b      	ldrb	r3, [r3, #0]
 801f70c:	2b04      	cmp	r3, #4
 801f70e:	d000      	beq.n	801f712 <_ux_device_stack_configuration_set+0x1be>
 801f710:	e06a      	b.n	801f7e8 <_ux_device_stack_configuration_set+0x294>
        {

            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 801f712:	2434      	movs	r4, #52	@ 0x34
 801f714:	193b      	adds	r3, r7, r4
 801f716:	4943      	ldr	r1, [pc, #268]	@ (801f824 <_ux_device_stack_configuration_set+0x2d0>)
 801f718:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 801f71a:	2209      	movs	r2, #9
 801f71c:	f001 fae0 	bl	8020ce0 <_ux_utility_descriptor_parse>
                        UX_INTERFACE_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &interface_descriptor);

            /* If the alternate setting is 0 for this interface, we need to
               memorize its class association and start it.  */
            if (interface_descriptor.bAlternateSetting == 0)
 801f720:	0021      	movs	r1, r4
 801f722:	187b      	adds	r3, r7, r1
 801f724:	78db      	ldrb	r3, [r3, #3]
 801f726:	2b00      	cmp	r3, #0
 801f728:	d15e      	bne.n	801f7e8 <_ux_device_stack_configuration_set+0x294>
            {

                /* Are we in a IAD scenario ? */
                if (iad_flag == UX_TRUE)
 801f72a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801f72c:	2b01      	cmp	r3, #1
 801f72e:	d137      	bne.n	801f7a0 <_ux_device_stack_configuration_set+0x24c>
                {

                    /* Check if this is the first interface from the IAD. In this case,
                       we need to match a class to this interface.  */
                    if (interface_descriptor.bInterfaceNumber == iad_first_interface)
 801f730:	187b      	adds	r3, r7, r1
 801f732:	789b      	ldrb	r3, [r3, #2]
 801f734:	001a      	movs	r2, r3
 801f736:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801f738:	4293      	cmp	r3, r2
 801f73a:	d11f      	bne.n	801f77c <_ux_device_stack_configuration_set+0x228>
                    {

                        /* First interface. Scan the list of classes to find a match.  */
                        class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 801f73c:	4b37      	ldr	r3, [pc, #220]	@ (801f81c <_ux_device_stack_configuration_set+0x2c8>)
 801f73e:	681b      	ldr	r3, [r3, #0]
 801f740:	22fc      	movs	r2, #252	@ 0xfc
 801f742:	589b      	ldr	r3, [r3, r2]
 801f744:	653b      	str	r3, [r7, #80]	@ 0x50
                        for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
                        {
#endif

                            /* Check if this class driver is used.  */
                            if (class_inst -> ux_slave_class_status == UX_USED)
 801f746:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801f748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801f74a:	2b01      	cmp	r3, #1
 801f74c:	d11f      	bne.n	801f78e <_ux_device_stack_configuration_set+0x23a>
                            {

                                /* Check if this is the same interface for the same configuration. */
                                if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801f74e:	187b      	adds	r3, r7, r1
 801f750:	789b      	ldrb	r3, [r3, #2]
 801f752:	001a      	movs	r2, r3
 801f754:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801f756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801f758:	429a      	cmp	r2, r3
 801f75a:	d118      	bne.n	801f78e <_ux_device_stack_configuration_set+0x23a>
                                    (configuration_value == class_inst -> ux_slave_class_configuration_number))
 801f75c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801f75e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                                if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801f760:	687a      	ldr	r2, [r7, #4]
 801f762:	429a      	cmp	r2, r3
 801f764:	d113      	bne.n	801f78e <_ux_device_stack_configuration_set+0x23a>
                                {

                                    /* Memorize the class in the class/interface array.  */
                                    _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 801f766:	4b2d      	ldr	r3, [pc, #180]	@ (801f81c <_ux_device_stack_configuration_set+0x2c8>)
 801f768:	681b      	ldr	r3, [r3, #0]
 801f76a:	187a      	adds	r2, r7, r1
 801f76c:	7892      	ldrb	r2, [r2, #2]
 801f76e:	3240      	adds	r2, #64	@ 0x40
 801f770:	0092      	lsls	r2, r2, #2
 801f772:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801f774:	50d1      	str	r1, [r2, r3]

                                    /* And again as the current class.  */
                                    current_class = class_inst;
 801f776:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801f778:	673b      	str	r3, [r7, #112]	@ 0x70
 801f77a:	e008      	b.n	801f78e <_ux_device_stack_configuration_set+0x23a>
#endif
                    }
                    else

                        /* Memorize the class in the class/interface array.  We use the current class. */
                        _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = current_class;
 801f77c:	4b27      	ldr	r3, [pc, #156]	@ (801f81c <_ux_device_stack_configuration_set+0x2c8>)
 801f77e:	681b      	ldr	r3, [r3, #0]
 801f780:	2234      	movs	r2, #52	@ 0x34
 801f782:	18ba      	adds	r2, r7, r2
 801f784:	7892      	ldrb	r2, [r2, #2]
 801f786:	3240      	adds	r2, #64	@ 0x40
 801f788:	0092      	lsls	r2, r2, #2
 801f78a:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 801f78c:	50d1      	str	r1, [r2, r3]

                    /* Decrement the number of interfaces found in the same IAD.  */
                    iad_number_interfaces--;
 801f78e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801f790:	3b01      	subs	r3, #1
 801f792:	667b      	str	r3, [r7, #100]	@ 0x64

                    /* If none are left, get out of the IAD state machine.  */
                    if (iad_number_interfaces == 0)
 801f794:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801f796:	2b00      	cmp	r3, #0
 801f798:	d120      	bne.n	801f7dc <_ux_device_stack_configuration_set+0x288>

                        /* We have exhausted the interfaces within the IAD.  */
                        iad_flag = UX_FALSE;
 801f79a:	2300      	movs	r3, #0
 801f79c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801f79e:	e01d      	b.n	801f7dc <_ux_device_stack_configuration_set+0x288>
                }
                else
                {

                    /* First interface. Scan the list of classes to find a match.  */
                    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 801f7a0:	4b1e      	ldr	r3, [pc, #120]	@ (801f81c <_ux_device_stack_configuration_set+0x2c8>)
 801f7a2:	681b      	ldr	r3, [r3, #0]
 801f7a4:	22fc      	movs	r2, #252	@ 0xfc
 801f7a6:	589b      	ldr	r3, [r3, r2]
 801f7a8:	653b      	str	r3, [r7, #80]	@ 0x50
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
                    {
#endif

                        /* Check if this class driver is used.  */
                        if (class_inst -> ux_slave_class_status == UX_USED)
 801f7aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801f7ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801f7ae:	2b01      	cmp	r3, #1
 801f7b0:	d114      	bne.n	801f7dc <_ux_device_stack_configuration_set+0x288>
                        {

                            /* Check if this is the same interface for the same configuration. */
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801f7b2:	2134      	movs	r1, #52	@ 0x34
 801f7b4:	187b      	adds	r3, r7, r1
 801f7b6:	789b      	ldrb	r3, [r3, #2]
 801f7b8:	001a      	movs	r2, r3
 801f7ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801f7bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801f7be:	429a      	cmp	r2, r3
 801f7c0:	d10c      	bne.n	801f7dc <_ux_device_stack_configuration_set+0x288>
                                    (configuration_value == class_inst -> ux_slave_class_configuration_number))
 801f7c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801f7c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801f7c6:	687a      	ldr	r2, [r7, #4]
 801f7c8:	429a      	cmp	r2, r3
 801f7ca:	d107      	bne.n	801f7dc <_ux_device_stack_configuration_set+0x288>
                            {

                                /* Memorize the class in the class/interface array.  */
                                _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 801f7cc:	4b13      	ldr	r3, [pc, #76]	@ (801f81c <_ux_device_stack_configuration_set+0x2c8>)
 801f7ce:	681b      	ldr	r3, [r3, #0]
 801f7d0:	187a      	adds	r2, r7, r1
 801f7d2:	7892      	ldrb	r2, [r2, #2]
 801f7d4:	3240      	adds	r2, #64	@ 0x40
 801f7d6:	0092      	lsls	r2, r2, #2
 801f7d8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801f7da:	50d1      	str	r1, [r2, r3]
                    }
#endif
                }

                /* Set the interface.  */
                _ux_device_stack_interface_set(device_framework, device_framework_length, 0);
 801f7dc:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 801f7de:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801f7e0:	2200      	movs	r2, #0
 801f7e2:	0018      	movs	r0, r3
 801f7e4:	f000 fe8a 	bl	80204fc <_ux_device_stack_interface_set>
            }
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 801f7e8:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801f7ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801f7ec:	1ad3      	subs	r3, r2, r3
 801f7ee:	67bb      	str	r3, [r7, #120]	@ 0x78

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801f7f0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801f7f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801f7f4:	18d3      	adds	r3, r2, r3
 801f7f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    while (device_framework_length != 0)
 801f7f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801f7fa:	2b00      	cmp	r3, #0
 801f7fc:	d000      	beq.n	801f800 <_ux_device_stack_configuration_set+0x2ac>
 801f7fe:	e76c      	b.n	801f6da <_ux_device_stack_configuration_set+0x186>
    }

    /* Mark the device as configured now. */
    device -> ux_slave_device_state =  UX_DEVICE_CONFIGURED;
 801f800:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801f802:	2203      	movs	r2, #3
 801f804:	601a      	str	r2, [r3, #0]

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_CONFIGURED);
 801f806:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801f808:	699b      	ldr	r3, [r3, #24]
 801f80a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 801f80c:	2203      	movs	r2, #3
 801f80e:	2113      	movs	r1, #19
 801f810:	4798      	blx	r3

    /* Configuration mounted. */
    return(UX_SUCCESS);
 801f812:	2300      	movs	r3, #0
}
 801f814:	0018      	movs	r0, r3
 801f816:	46bd      	mov	sp, r7
 801f818:	b021      	add	sp, #132	@ 0x84
 801f81a:	bd90      	pop	{r4, r7, pc}
 801f81c:	20003b70 	.word	0x20003b70
 801f820:	20000058 	.word	0x20000058
 801f824:	20000060 	.word	0x20000060

0801f828 <_ux_device_stack_control_request_process>:
/*                                            process with print class,   */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_control_request_process(UX_SLAVE_TRANSFER *transfer_request)
{
 801f828:	b5f0      	push	{r4, r5, r6, r7, lr}
 801f82a:	b09d      	sub	sp, #116	@ 0x74
 801f82c:	af02      	add	r7, sp, #8
 801f82e:	6078      	str	r0, [r7, #4]
ULONG                       request;
ULONG                       request_value;
ULONG                       request_index;
ULONG                       request_length;
ULONG                       class_index;
UINT                        status =  UX_ERROR;
 801f830:	23ff      	movs	r3, #255	@ 0xff
 801f832:	65fb      	str	r3, [r7, #92]	@ 0x5c
UX_SLAVE_ENDPOINT           *endpoint;
ULONG                       application_data_length;

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801f834:	4ba6      	ldr	r3, [pc, #664]	@ (801fad0 <_ux_device_stack_control_request_process+0x2a8>)
 801f836:	681b      	ldr	r3, [r3, #0]
 801f838:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801f83a:	4ba5      	ldr	r3, [pc, #660]	@ (801fad0 <_ux_device_stack_control_request_process+0x2a8>)
 801f83c:	681b      	ldr	r3, [r3, #0]
 801f83e:	3324      	adds	r3, #36	@ 0x24
 801f840:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Ensure that the Setup request has been received correctly.  */
    if (transfer_request -> ux_slave_transfer_request_completion_code == UX_SUCCESS)
 801f842:	687b      	ldr	r3, [r7, #4]
 801f844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801f846:	2b00      	cmp	r3, #0
 801f848:	d000      	beq.n	801f84c <_ux_device_stack_control_request_process+0x24>
 801f84a:	e13b      	b.n	801fac4 <_ux_device_stack_control_request_process+0x29c>
    {

        /* Seems so far, the Setup request is valid. Extract all fields of
           the request.  */
        request_type   =   *transfer_request -> ux_slave_transfer_request_setup;
 801f84c:	687b      	ldr	r3, [r7, #4]
 801f84e:	223c      	movs	r2, #60	@ 0x3c
 801f850:	5c9b      	ldrb	r3, [r3, r2]
 801f852:	667b      	str	r3, [r7, #100]	@ 0x64
        request        =   *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 801f854:	687b      	ldr	r3, [r7, #4]
 801f856:	223d      	movs	r2, #61	@ 0x3d
 801f858:	5c9b      	ldrb	r3, [r3, r2]
 801f85a:	653b      	str	r3, [r7, #80]	@ 0x50
        request_value  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 801f85c:	687b      	ldr	r3, [r7, #4]
 801f85e:	333c      	adds	r3, #60	@ 0x3c
 801f860:	3302      	adds	r3, #2
 801f862:	0018      	movs	r0, r3
 801f864:	f001 fd84 	bl	8021370 <_ux_utility_short_get>
 801f868:	0003      	movs	r3, r0
 801f86a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        request_index  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX);
 801f86c:	687b      	ldr	r3, [r7, #4]
 801f86e:	333c      	adds	r3, #60	@ 0x3c
 801f870:	3304      	adds	r3, #4
 801f872:	0018      	movs	r0, r3
 801f874:	f001 fd7c 	bl	8021370 <_ux_utility_short_get>
 801f878:	0003      	movs	r3, r0
 801f87a:	64bb      	str	r3, [r7, #72]	@ 0x48
        request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 801f87c:	687b      	ldr	r3, [r7, #4]
 801f87e:	333c      	adds	r3, #60	@ 0x3c
 801f880:	3306      	adds	r3, #6
 801f882:	0018      	movs	r0, r3
 801f884:	f001 fd74 	bl	8021370 <_ux_utility_short_get>
 801f888:	0003      	movs	r3, r0
 801f88a:	647b      	str	r3, [r7, #68]	@ 0x44

        /* Filter for GET_DESCRIPTOR/SET_DESCRIPTOR commands. If the descriptor to be returned is not a standard descriptor,
           treat the command as a CLASS command.  */
        if ((request == UX_GET_DESCRIPTOR || request == UX_SET_DESCRIPTOR) && (((request_value >> 8) & UX_REQUEST_TYPE) != UX_REQUEST_TYPE_STANDARD))
 801f88c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801f88e:	2b06      	cmp	r3, #6
 801f890:	d002      	beq.n	801f898 <_ux_device_stack_control_request_process+0x70>
 801f892:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801f894:	2b07      	cmp	r3, #7
 801f896:	d10c      	bne.n	801f8b2 <_ux_device_stack_control_request_process+0x8a>
 801f898:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801f89a:	0a1b      	lsrs	r3, r3, #8
 801f89c:	2260      	movs	r2, #96	@ 0x60
 801f89e:	4013      	ands	r3, r2
 801f8a0:	d007      	beq.n	801f8b2 <_ux_device_stack_control_request_process+0x8a>
        {        

            /* This request is to be handled by the class layer.  */
            request_type &=  (UINT)~UX_REQUEST_TYPE;
 801f8a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801f8a4:	2260      	movs	r2, #96	@ 0x60
 801f8a6:	4393      	bics	r3, r2
 801f8a8:	667b      	str	r3, [r7, #100]	@ 0x64
            request_type |= UX_REQUEST_TYPE_CLASS;
 801f8aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801f8ac:	2220      	movs	r2, #32
 801f8ae:	4313      	orrs	r3, r2
 801f8b0:	667b      	str	r3, [r7, #100]	@ 0x64
        }                   

        /* Check if there is a vendor registered function at the application layer.  If the request
           is VENDOR and the request match, pass the request to the application.  */
        if ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR)
 801f8b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801f8b4:	2260      	movs	r2, #96	@ 0x60
 801f8b6:	4013      	ands	r3, r2
 801f8b8:	2b40      	cmp	r3, #64	@ 0x40
 801f8ba:	d140      	bne.n	801f93e <_ux_device_stack_control_request_process+0x116>
        {

            /* Check the request demanded and compare it to the application registered one.  */
            if (_ux_system_slave -> ux_system_slave_device_vendor_request_function != UX_NULL &&
 801f8bc:	4b84      	ldr	r3, [pc, #528]	@ (801fad0 <_ux_device_stack_control_request_process+0x2a8>)
 801f8be:	681a      	ldr	r2, [r3, #0]
 801f8c0:	23b6      	movs	r3, #182	@ 0xb6
 801f8c2:	005b      	lsls	r3, r3, #1
 801f8c4:	58d3      	ldr	r3, [r2, r3]
 801f8c6:	2b00      	cmp	r3, #0
 801f8c8:	d039      	beq.n	801f93e <_ux_device_stack_control_request_process+0x116>
                request == _ux_system_slave -> ux_system_slave_device_vendor_request)
 801f8ca:	4b81      	ldr	r3, [pc, #516]	@ (801fad0 <_ux_device_stack_control_request_process+0x2a8>)
 801f8cc:	681a      	ldr	r2, [r3, #0]
 801f8ce:	23b4      	movs	r3, #180	@ 0xb4
 801f8d0:	005b      	lsls	r3, r3, #1
 801f8d2:	58d3      	ldr	r3, [r2, r3]
            if (_ux_system_slave -> ux_system_slave_device_vendor_request_function != UX_NULL &&
 801f8d4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801f8d6:	429a      	cmp	r2, r3
 801f8d8:	d131      	bne.n	801f93e <_ux_device_stack_control_request_process+0x116>
            {

                /* This is a Microsoft extended function. It happens before the device is configured. 
                   The request is passed to the application directly.  */
                application_data_length = UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH;
 801f8da:	2380      	movs	r3, #128	@ 0x80
 801f8dc:	005b      	lsls	r3, r3, #1
 801f8de:	60fb      	str	r3, [r7, #12]
                status = _ux_system_slave -> ux_system_slave_device_vendor_request_function(request, request_value, 
 801f8e0:	4b7b      	ldr	r3, [pc, #492]	@ (801fad0 <_ux_device_stack_control_request_process+0x2a8>)
 801f8e2:	681a      	ldr	r2, [r3, #0]
 801f8e4:	23b6      	movs	r3, #182	@ 0xb6
 801f8e6:	005b      	lsls	r3, r3, #1
 801f8e8:	58d4      	ldr	r4, [r2, r3]
 801f8ea:	687b      	ldr	r3, [r7, #4]
 801f8ec:	68db      	ldr	r3, [r3, #12]
 801f8ee:	6c7e      	ldr	r6, [r7, #68]	@ 0x44
 801f8f0:	6cbd      	ldr	r5, [r7, #72]	@ 0x48
 801f8f2:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801f8f4:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 801f8f6:	220c      	movs	r2, #12
 801f8f8:	18ba      	adds	r2, r7, r2
 801f8fa:	9201      	str	r2, [sp, #4]
 801f8fc:	9300      	str	r3, [sp, #0]
 801f8fe:	0033      	movs	r3, r6
 801f900:	002a      	movs	r2, r5
 801f902:	47a0      	blx	r4
 801f904:	0003      	movs	r3, r0
 801f906:	65fb      	str	r3, [r7, #92]	@ 0x5c
                                                                                            request_index, request_length, 
                                                                                            transfer_request -> ux_slave_transfer_request_data_pointer,
                                                                                            &application_data_length);

                /* Check the status from the application.  */
                if (status == UX_SUCCESS)
 801f908:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801f90a:	2b00      	cmp	r3, #0
 801f90c:	d110      	bne.n	801f930 <_ux_device_stack_control_request_process+0x108>
                {
                
                    /* Get the control endpoint associated with the device.  */
                    endpoint =  &device -> ux_slave_device_control_endpoint;
 801f90e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801f910:	3318      	adds	r3, #24
 801f912:	643b      	str	r3, [r7, #64]	@ 0x40
    
                    /* Get the pointer to the transfer request associated with the control endpoint.  */
                    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801f914:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801f916:	3320      	adds	r3, #32
 801f918:	607b      	str	r3, [r7, #4]
    
                    /* Set the direction to OUT.  */
                    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801f91a:	687b      	ldr	r3, [r7, #4]
 801f91c:	2203      	movs	r2, #3
 801f91e:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Perform the data transfer.  */
                    _ux_device_stack_transfer_request(transfer_request, application_data_length, request_length);
 801f920:	68f9      	ldr	r1, [r7, #12]
 801f922:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801f924:	687b      	ldr	r3, [r7, #4]
 801f926:	0018      	movs	r0, r3
 801f928:	f001 f83b 	bl	80209a2 <_ux_device_stack_transfer_request>

                    /* We are done here.  */
                    return(UX_SUCCESS);
 801f92c:	2300      	movs	r3, #0
 801f92e:	e0ca      	b.n	801fac6 <_ux_device_stack_control_request_process+0x29e>
                }
                else
                {

                    /* The application did not like the vendor command format, stall the control endpoint.  */
                    _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 801f930:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801f932:	3318      	adds	r3, #24
 801f934:	0018      	movs	r0, r3
 801f936:	f000 fb45 	bl	801ffc4 <_ux_device_stack_endpoint_stall>
                    
                    /* We are done here.  */
                    return(UX_SUCCESS);
 801f93a:	2300      	movs	r3, #0
 801f93c:	e0c3      	b.n	801fac6 <_ux_device_stack_control_request_process+0x29e>
            }
        }

        /* Check the destination of the request. If the request is of type CLASS or VENDOR_SPECIFIC,
           the function has to be passed to the class layer.  */
        if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 801f93e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801f940:	2260      	movs	r2, #96	@ 0x60
 801f942:	4013      	ands	r3, r2
 801f944:	2b20      	cmp	r3, #32
 801f946:	d004      	beq.n	801f952 <_ux_device_stack_control_request_process+0x12a>
            ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR))
 801f948:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801f94a:	2260      	movs	r2, #96	@ 0x60
 801f94c:	4013      	ands	r3, r2
        if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 801f94e:	2b40      	cmp	r3, #64	@ 0x40
 801f950:	d152      	bne.n	801f9f8 <_ux_device_stack_control_request_process+0x1d0>
        {

            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_REQUEST;
 801f952:	2310      	movs	r3, #16
 801f954:	18fb      	adds	r3, r7, r3
 801f956:	2204      	movs	r2, #4
 801f958:	601a      	str	r2, [r3, #0]

            /* We need to find which class this request is for.  */
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 801f95a:	2300      	movs	r3, #0
 801f95c:	663b      	str	r3, [r7, #96]	@ 0x60
 801f95e:	e03c      	b.n	801f9da <_ux_device_stack_control_request_process+0x1b2>
            {

                /* Get the class for the interface.  */
                class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[class_index];
 801f960:	4b5b      	ldr	r3, [pc, #364]	@ (801fad0 <_ux_device_stack_control_request_process+0x2a8>)
 801f962:	681b      	ldr	r3, [r3, #0]
 801f964:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801f966:	3240      	adds	r2, #64	@ 0x40
 801f968:	0092      	lsls	r2, r2, #2
 801f96a:	58d3      	ldr	r3, [r2, r3]
 801f96c:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* If class is not ready, try next.  */
                if (class_ptr == UX_NULL)
 801f96e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801f970:	2b00      	cmp	r3, #0
 801f972:	d02c      	beq.n	801f9ce <_ux_device_stack_control_request_process+0x1a6>
                    continue;

                /* Is the request target to an interface?  */
                if ((request_type & UX_REQUEST_TARGET) == UX_REQUEST_TARGET_INTERFACE)
 801f974:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801f976:	2203      	movs	r2, #3
 801f978:	4013      	ands	r3, r2
 801f97a:	2b01      	cmp	r3, #1
 801f97c:	d118      	bne.n	801f9b0 <_ux_device_stack_control_request_process+0x188>
                       the request index, we should go to the next one.  */
                    /* For printer class (0x07) GET_DEVICE_ID (0x00) the high byte of 
                       wIndex is interface index (for recommended index sequence the interface
                       number is same as interface index inside configuration).
                     */
                    if ((request_type == 0xA1) && (request == 0x00) &&
 801f97e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801f980:	2ba1      	cmp	r3, #161	@ 0xa1
 801f982:	d10f      	bne.n	801f9a4 <_ux_device_stack_control_request_process+0x17c>
 801f984:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801f986:	2b00      	cmp	r3, #0
 801f988:	d10c      	bne.n	801f9a4 <_ux_device_stack_control_request_process+0x17c>
                        (class_ptr -> ux_slave_class_interface -> ux_slave_interface_descriptor.bInterfaceClass == 0x07))
 801f98a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801f98c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801f98e:	7c5b      	ldrb	r3, [r3, #17]
                    if ((request_type == 0xA1) && (request == 0x00) &&
 801f990:	2b07      	cmp	r3, #7
 801f992:	d107      	bne.n	801f9a4 <_ux_device_stack_control_request_process+0x17c>
                    {

                        /* Check wIndex high byte.  */
                        if(*(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX + 1) != class_index)
 801f994:	687b      	ldr	r3, [r7, #4]
 801f996:	2241      	movs	r2, #65	@ 0x41
 801f998:	5c9b      	ldrb	r3, [r3, r2]
 801f99a:	001a      	movs	r2, r3
 801f99c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801f99e:	4293      	cmp	r3, r2
 801f9a0:	d006      	beq.n	801f9b0 <_ux_device_stack_control_request_process+0x188>
                            continue;
 801f9a2:	e017      	b.n	801f9d4 <_ux_device_stack_control_request_process+0x1ac>
                    }
                    else
                    {

                        /* Check wIndex low.  */
                        if ((request_index & 0xFF) != class_index)
 801f9a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801f9a6:	22ff      	movs	r2, #255	@ 0xff
 801f9a8:	4013      	ands	r3, r2
 801f9aa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801f9ac:	429a      	cmp	r2, r3
 801f9ae:	d110      	bne.n	801f9d2 <_ux_device_stack_control_request_process+0x1aa>
                            continue;
                    }
                }

                /* Memorize the class in the command.  */
                class_command.ux_slave_class_command_class_ptr = class_ptr;
 801f9b0:	2110      	movs	r1, #16
 801f9b2:	187b      	adds	r3, r7, r1
 801f9b4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801f9b6:	621a      	str	r2, [r3, #32]

                /* We have found a potential candidate. Call this registered class entry function.  */
                status = class_ptr -> ux_slave_class_entry_function(&class_command);
 801f9b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801f9ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801f9bc:	187a      	adds	r2, r7, r1
 801f9be:	0010      	movs	r0, r2
 801f9c0:	4798      	blx	r3
 801f9c2:	0003      	movs	r3, r0
 801f9c4:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* The status simply tells us if the registered class handled the 
                   command - if there was an issue processing the command, it would've 
                   stalled the control endpoint, notifying the host (and not us).  */
                if (status == UX_SUCCESS)
 801f9c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801f9c8:	2b00      	cmp	r3, #0
 801f9ca:	d00a      	beq.n	801f9e2 <_ux_device_stack_control_request_process+0x1ba>
 801f9cc:	e002      	b.n	801f9d4 <_ux_device_stack_control_request_process+0x1ac>
                    continue;
 801f9ce:	46c0      	nop			@ (mov r8, r8)
 801f9d0:	e000      	b.n	801f9d4 <_ux_device_stack_control_request_process+0x1ac>
                            continue;
 801f9d2:	46c0      	nop			@ (mov r8, r8)
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 801f9d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801f9d6:	3301      	adds	r3, #1
 801f9d8:	663b      	str	r3, [r7, #96]	@ 0x60
 801f9da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801f9dc:	2b0f      	cmp	r3, #15
 801f9de:	d9bf      	bls.n	801f960 <_ux_device_stack_control_request_process+0x138>
 801f9e0:	e000      	b.n	801f9e4 <_ux_device_stack_control_request_process+0x1bc>

                    /* We are done, break the loop!  */
                    break;
 801f9e2:	46c0      	nop			@ (mov r8, r8)

                /* Not handled, try next.  */
            }

            /* If no class handled the command, then we have an error here.  */
            if (status != UX_SUCCESS)
 801f9e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801f9e6:	2b00      	cmp	r3, #0
 801f9e8:	d004      	beq.n	801f9f4 <_ux_device_stack_control_request_process+0x1cc>

                /* We stall the command (request not supported).  */
                _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 801f9ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801f9ec:	3318      	adds	r3, #24
 801f9ee:	0018      	movs	r0, r3
 801f9f0:	f000 fae8 	bl	801ffc4 <_ux_device_stack_endpoint_stall>

            /* We are done for class/vendor request.  */
            return(status);
 801f9f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801f9f6:	e066      	b.n	801fac6 <_ux_device_stack_control_request_process+0x29e>
        }

        /* At this point, the request must be a standard request that the device stack should handle.  */
        switch (request)
 801f9f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801f9fa:	2b0c      	cmp	r3, #12
 801f9fc:	d857      	bhi.n	801faae <_ux_device_stack_control_request_process+0x286>
 801f9fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801fa00:	009a      	lsls	r2, r3, #2
 801fa02:	4b34      	ldr	r3, [pc, #208]	@ (801fad4 <_ux_device_stack_control_request_process+0x2ac>)
 801fa04:	18d3      	adds	r3, r2, r3
 801fa06:	681b      	ldr	r3, [r3, #0]
 801fa08:	469f      	mov	pc, r3
        {

        case UX_GET_STATUS:

            status =  _ux_device_stack_get_status(request_type, request_index, request_length);
 801fa0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801fa0c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 801fa0e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801fa10:	0018      	movs	r0, r3
 801fa12:	f000 fb09 	bl	8020028 <_ux_device_stack_get_status>
 801fa16:	0003      	movs	r3, r0
 801fa18:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801fa1a:	e04b      	b.n	801fab4 <_ux_device_stack_control_request_process+0x28c>

        case UX_CLEAR_FEATURE:

            status =  _ux_device_stack_clear_feature(request_type, request_value, request_index);
 801fa1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801fa1e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801fa20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801fa22:	0018      	movs	r0, r3
 801fa24:	f7ff fd10 	bl	801f448 <_ux_device_stack_clear_feature>
 801fa28:	0003      	movs	r3, r0
 801fa2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801fa2c:	e042      	b.n	801fab4 <_ux_device_stack_control_request_process+0x28c>

        case UX_SET_FEATURE:

            status =  _ux_device_stack_set_feature(request_type, request_value, request_index);
 801fa2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801fa30:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801fa32:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801fa34:	0018      	movs	r0, r3
 801fa36:	f000 fedb 	bl	80207f0 <_ux_device_stack_set_feature>
 801fa3a:	0003      	movs	r3, r0
 801fa3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801fa3e:	e039      	b.n	801fab4 <_ux_device_stack_control_request_process+0x28c>

        case UX_SET_ADDRESS:
        
            /* Memorize the address. Some controllers memorize the address here. Some don't.  */
            dcd -> ux_slave_dcd_device_address =  request_value;
 801fa40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801fa42:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801fa44:	615a      	str	r2, [r3, #20]

            /* Force the new address.  */
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_SET_DEVICE_ADDRESS, (VOID *) (ALIGN_TYPE) request_value);
 801fa46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801fa48:	699b      	ldr	r3, [r3, #24]
 801fa4a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801fa4c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 801fa4e:	2111      	movs	r1, #17
 801fa50:	4798      	blx	r3
 801fa52:	0003      	movs	r3, r0
 801fa54:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801fa56:	e02d      	b.n	801fab4 <_ux_device_stack_control_request_process+0x28c>

        case UX_GET_DESCRIPTOR:

            status =  _ux_device_stack_descriptor_send(request_value, request_index, request_length);
 801fa58:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801fa5a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 801fa5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801fa5e:	0018      	movs	r0, r3
 801fa60:	f000 f83a 	bl	801fad8 <_ux_device_stack_descriptor_send>
 801fa64:	0003      	movs	r3, r0
 801fa66:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801fa68:	e024      	b.n	801fab4 <_ux_device_stack_control_request_process+0x28c>

        case UX_SET_DESCRIPTOR:

            status = UX_FUNCTION_NOT_SUPPORTED;
 801fa6a:	2354      	movs	r3, #84	@ 0x54
 801fa6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801fa6e:	e021      	b.n	801fab4 <_ux_device_stack_control_request_process+0x28c>

        case UX_GET_CONFIGURATION:

            status =  _ux_device_stack_configuration_get();
 801fa70:	f7ff fd4a 	bl	801f508 <_ux_device_stack_configuration_get>
 801fa74:	0003      	movs	r3, r0
 801fa76:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801fa78:	e01c      	b.n	801fab4 <_ux_device_stack_control_request_process+0x28c>

        case UX_SET_CONFIGURATION:

            status =  _ux_device_stack_configuration_set(request_value);
 801fa7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801fa7c:	0018      	movs	r0, r3
 801fa7e:	f7ff fd69 	bl	801f554 <_ux_device_stack_configuration_set>
 801fa82:	0003      	movs	r3, r0
 801fa84:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801fa86:	e015      	b.n	801fab4 <_ux_device_stack_control_request_process+0x28c>

        case UX_GET_INTERFACE:

            status =  _ux_device_stack_alternate_setting_get(request_index);
 801fa88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801fa8a:	0018      	movs	r0, r3
 801fa8c:	f7ff fa10 	bl	801eeb0 <_ux_device_stack_alternate_setting_get>
 801fa90:	0003      	movs	r3, r0
 801fa92:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801fa94:	e00e      	b.n	801fab4 <_ux_device_stack_control_request_process+0x28c>
                
        case UX_SET_INTERFACE:

            status =  _ux_device_stack_alternate_setting_set(request_index,request_value);
 801fa96:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801fa98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801fa9a:	0011      	movs	r1, r2
 801fa9c:	0018      	movs	r0, r3
 801fa9e:	f7ff fa47 	bl	801ef30 <_ux_device_stack_alternate_setting_set>
 801faa2:	0003      	movs	r3, r0
 801faa4:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801faa6:	e005      	b.n	801fab4 <_ux_device_stack_control_request_process+0x28c>
                

        case UX_SYNCH_FRAME:

            status = UX_SUCCESS;
 801faa8:	2300      	movs	r3, #0
 801faaa:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801faac:	e002      	b.n	801fab4 <_ux_device_stack_control_request_process+0x28c>

        default :

            status = UX_FUNCTION_NOT_SUPPORTED;
 801faae:	2354      	movs	r3, #84	@ 0x54
 801fab0:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801fab2:	46c0      	nop			@ (mov r8, r8)
        }

        if (status != UX_SUCCESS)
 801fab4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801fab6:	2b00      	cmp	r3, #0
 801fab8:	d004      	beq.n	801fac4 <_ux_device_stack_control_request_process+0x29c>

            /* Stall the control endpoint to issue protocol error. */
            _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 801faba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801fabc:	3318      	adds	r3, #24
 801fabe:	0018      	movs	r0, r3
 801fac0:	f000 fa80 	bl	801ffc4 <_ux_device_stack_endpoint_stall>
    }

    /* Return the function status.  */
    return(status);
 801fac4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 801fac6:	0018      	movs	r0, r3
 801fac8:	46bd      	mov	sp, r7
 801faca:	b01b      	add	sp, #108	@ 0x6c
 801facc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801face:	46c0      	nop			@ (mov r8, r8)
 801fad0:	20003b70 	.word	0x20003b70
 801fad4:	0802b164 	.word	0x0802b164

0801fad8 <_ux_device_stack_descriptor_send>:
/*                                            requests with zero wIndex,  */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_descriptor_send(ULONG descriptor_type, ULONG request_index, ULONG host_length)
{
 801fad8:	b590      	push	{r4, r7, lr}
 801fada:	b09b      	sub	sp, #108	@ 0x6c
 801fadc:	af00      	add	r7, sp, #0
 801fade:	60f8      	str	r0, [r7, #12]
 801fae0:	60b9      	str	r1, [r7, #8]
 801fae2:	607a      	str	r2, [r7, #4]
UX_SLAVE_ENDPOINT               *endpoint;
UCHAR                           *device_framework;
UCHAR                           *device_framework_end;
ULONG                           device_framework_length;
ULONG                           descriptor_length;
ULONG                           target_descriptor_length = 0;
 801fae4:	2300      	movs	r3, #0
 801fae6:	657b      	str	r3, [r7, #84]	@ 0x54
UINT                            status =  UX_ERROR;
 801fae8:	23ff      	movs	r3, #255	@ 0xff
 801faea:	653b      	str	r3, [r7, #80]	@ 0x50

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_DESCRIPTOR_SEND, descriptor_type, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801faec:	4bcd      	ldr	r3, [pc, #820]	@ (801fe24 <_ux_device_stack_descriptor_send+0x34c>)
 801faee:	681b      	ldr	r3, [r3, #0]
 801faf0:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801faf2:	4bcc      	ldr	r3, [pc, #816]	@ (801fe24 <_ux_device_stack_descriptor_send+0x34c>)
 801faf4:	681b      	ldr	r3, [r3, #0]
 801faf6:	3324      	adds	r3, #36	@ 0x24
 801faf8:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Get the control endpoint associated with the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801fafa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801fafc:	3318      	adds	r3, #24
 801fafe:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801fb00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801fb02:	3320      	adds	r3, #32
 801fb04:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Set the direction to OUT.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801fb06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801fb08:	2203      	movs	r2, #3
 801fb0a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Isolate the descriptor index.  */
    descriptor_index =  descriptor_type & 0xff;
 801fb0c:	68fb      	ldr	r3, [r7, #12]
 801fb0e:	22ff      	movs	r2, #255	@ 0xff
 801fb10:	4013      	ands	r3, r2
 801fb12:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Reset the parsed index.  */
    parsed_descriptor_index =  0;
 801fb14:	2300      	movs	r3, #0
 801fb16:	667b      	str	r3, [r7, #100]	@ 0x64

    /* Shift the descriptor type in the low byte field.  */
    descriptor_type =  (UCHAR) ((descriptor_type >> 8) & 0xff);
 801fb18:	68fb      	ldr	r3, [r7, #12]
 801fb1a:	0a1b      	lsrs	r3, r3, #8
 801fb1c:	b2db      	uxtb	r3, r3
 801fb1e:	60fb      	str	r3, [r7, #12]

    /* Default descriptor length is host length.  */
    length =  host_length;
 801fb20:	687b      	ldr	r3, [r7, #4]
 801fb22:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* What type of descriptor do we need to return?  */
    switch (descriptor_type)
 801fb24:	68fb      	ldr	r3, [r7, #12]
 801fb26:	2b0f      	cmp	r3, #15
 801fb28:	d900      	bls.n	801fb2c <_ux_device_stack_descriptor_send+0x54>
 801fb2a:	e1d8      	b.n	801fede <_ux_device_stack_descriptor_send+0x406>
 801fb2c:	68fb      	ldr	r3, [r7, #12]
 801fb2e:	009a      	lsls	r2, r3, #2
 801fb30:	4bbd      	ldr	r3, [pc, #756]	@ (801fe28 <_ux_device_stack_descriptor_send+0x350>)
 801fb32:	18d3      	adds	r3, r2, r3
 801fb34:	681b      	ldr	r3, [r3, #0]
 801fb36:	469f      	mov	pc, r3
    {

    case UX_DEVICE_DESCRIPTOR_ITEM:

		/* Setup device descriptor length.  */
        if (host_length > UX_DEVICE_DESCRIPTOR_LENGTH)
 801fb38:	687b      	ldr	r3, [r7, #4]
 801fb3a:	2b12      	cmp	r3, #18
 801fb3c:	d901      	bls.n	801fb42 <_ux_device_stack_descriptor_send+0x6a>
            length =  UX_DEVICE_DESCRIPTOR_LENGTH;
 801fb3e:	2312      	movs	r3, #18
 801fb40:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Fall through.  */
    case UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM:

        /* Setup qualifier descriptor length.  */
        if (descriptor_type == UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM &&
 801fb42:	68fb      	ldr	r3, [r7, #12]
 801fb44:	2b06      	cmp	r3, #6
 801fb46:	d104      	bne.n	801fb52 <_ux_device_stack_descriptor_send+0x7a>
 801fb48:	687b      	ldr	r3, [r7, #4]
 801fb4a:	2b0a      	cmp	r3, #10
 801fb4c:	d901      	bls.n	801fb52 <_ux_device_stack_descriptor_send+0x7a>
            host_length > UX_DEVICE_QUALIFIER_DESCRIPTOR_LENGTH)
            length =  UX_DEVICE_QUALIFIER_DESCRIPTOR_LENGTH;
 801fb4e:	230a      	movs	r3, #10
 801fb50:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Fall through.  */
    case UX_OTG_DESCRIPTOR_ITEM:

        /* Setup OTG descriptor length.  */
        if (descriptor_type == UX_OTG_DESCRIPTOR_ITEM &&
 801fb52:	68fb      	ldr	r3, [r7, #12]
 801fb54:	2b09      	cmp	r3, #9
 801fb56:	d104      	bne.n	801fb62 <_ux_device_stack_descriptor_send+0x8a>
 801fb58:	687b      	ldr	r3, [r7, #4]
 801fb5a:	2b05      	cmp	r3, #5
 801fb5c:	d901      	bls.n	801fb62 <_ux_device_stack_descriptor_send+0x8a>
            host_length > UX_OTG_DESCRIPTOR_LENGTH)
            length =  UX_OTG_DESCRIPTOR_LENGTH;
 801fb5e:	2305      	movs	r3, #5
 801fb60:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* We may or may not have a device qualifier descriptor.  */
        device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801fb62:	4bb0      	ldr	r3, [pc, #704]	@ (801fe24 <_ux_device_stack_descriptor_send+0x34c>)
 801fb64:	681b      	ldr	r3, [r3, #0]
 801fb66:	22cc      	movs	r2, #204	@ 0xcc
 801fb68:	589b      	ldr	r3, [r3, r2]
 801fb6a:	663b      	str	r3, [r7, #96]	@ 0x60
        device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801fb6c:	4bad      	ldr	r3, [pc, #692]	@ (801fe24 <_ux_device_stack_descriptor_send+0x34c>)
 801fb6e:	681b      	ldr	r3, [r3, #0]
 801fb70:	22d0      	movs	r2, #208	@ 0xd0
 801fb72:	589b      	ldr	r3, [r3, r2]
 801fb74:	65bb      	str	r3, [r7, #88]	@ 0x58
        device_framework_end = device_framework + device_framework_length;
 801fb76:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801fb78:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801fb7a:	18d3      	adds	r3, r2, r3
 801fb7c:	65fb      	str	r3, [r7, #92]	@ 0x5c

        /* Parse the device framework and locate a device qualifier descriptor.  */
        while (device_framework < device_framework_end)
 801fb7e:	e022      	b.n	801fbc6 <_ux_device_stack_descriptor_send+0xee>
        {

            /* Get descriptor length.  */
            descriptor_length =  (ULONG) *device_framework;
 801fb80:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801fb82:	781b      	ldrb	r3, [r3, #0]
 801fb84:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Check if this is a descriptor expected.  */
            if (*(device_framework + 1) == descriptor_type)
 801fb86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801fb88:	3301      	adds	r3, #1
 801fb8a:	781b      	ldrb	r3, [r3, #0]
 801fb8c:	001a      	movs	r2, r3
 801fb8e:	68fb      	ldr	r3, [r7, #12]
 801fb90:	4293      	cmp	r3, r2
 801fb92:	d110      	bne.n	801fbb6 <_ux_device_stack_descriptor_send+0xde>
            {

                /* Copy the device descriptor into the transfer request memory.  */
                _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 801fb94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801fb96:	68db      	ldr	r3, [r3, #12]
 801fb98:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801fb9a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801fb9c:	0018      	movs	r0, r3
 801fb9e:	f001 fb49 	bl	8021234 <_ux_utility_memory_copy>
                                                device_framework, length); /* Use case of memcpy is verified. */

                /* Perform the data transfer.  */
                status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801fba2:	687a      	ldr	r2, [r7, #4]
 801fba4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801fba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801fba8:	0018      	movs	r0, r3
 801fbaa:	f000 fefa 	bl	80209a2 <_ux_device_stack_transfer_request>
 801fbae:	0003      	movs	r3, r0
 801fbb0:	653b      	str	r3, [r7, #80]	@ 0x50
                break;
 801fbb2:	46c0      	nop			@ (mov r8, r8)
            device_framework_length -=  descriptor_length;

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
        }
        break;
 801fbb4:	e19e      	b.n	801fef4 <_ux_device_stack_descriptor_send+0x41c>
            device_framework_length -=  descriptor_length;
 801fbb6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801fbb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801fbba:	1ad3      	subs	r3, r2, r3
 801fbbc:	65bb      	str	r3, [r7, #88]	@ 0x58
            device_framework +=  descriptor_length;
 801fbbe:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801fbc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801fbc2:	18d3      	adds	r3, r2, r3
 801fbc4:	663b      	str	r3, [r7, #96]	@ 0x60
        while (device_framework < device_framework_end)
 801fbc6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801fbc8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801fbca:	429a      	cmp	r2, r3
 801fbcc:	d3d8      	bcc.n	801fb80 <_ux_device_stack_descriptor_send+0xa8>
        break;
 801fbce:	e191      	b.n	801fef4 <_ux_device_stack_descriptor_send+0x41c>
#endif
    case UX_OTHER_SPEED_DESCRIPTOR_ITEM:
        /* Fall through.  */
    case UX_CONFIGURATION_DESCRIPTOR_ITEM:

        if (descriptor_type == UX_OTHER_SPEED_DESCRIPTOR_ITEM)
 801fbd0:	68fb      	ldr	r3, [r7, #12]
 801fbd2:	2b07      	cmp	r3, #7
 801fbd4:	d10e      	bne.n	801fbf4 <_ux_device_stack_descriptor_send+0x11c>
        {

            /* This request is used by the host to find out the capability of this device
            if it was running at full speed. The behavior is the same as in a GET_CONFIGURATIOn descriptor
            but we do not use the current device framework but rather the full speed framework. */
            device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801fbd6:	4b93      	ldr	r3, [pc, #588]	@ (801fe24 <_ux_device_stack_descriptor_send+0x34c>)
 801fbd8:	681b      	ldr	r3, [r3, #0]
 801fbda:	22d4      	movs	r2, #212	@ 0xd4
 801fbdc:	589b      	ldr	r3, [r3, r2]
 801fbde:	663b      	str	r3, [r7, #96]	@ 0x60
            device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 801fbe0:	4b90      	ldr	r3, [pc, #576]	@ (801fe24 <_ux_device_stack_descriptor_send+0x34c>)
 801fbe2:	681b      	ldr	r3, [r3, #0]
 801fbe4:	22d8      	movs	r2, #216	@ 0xd8
 801fbe6:	589b      	ldr	r3, [r3, r2]
 801fbe8:	65bb      	str	r3, [r7, #88]	@ 0x58
            device_framework_end = device_framework + device_framework_length;
 801fbea:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801fbec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801fbee:	18d3      	adds	r3, r2, r3
 801fbf0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801fbf2:	e047      	b.n	801fc84 <_ux_device_stack_descriptor_send+0x1ac>
        else
        {

            /* We may have multiple configurations !, the index will tell us what
            configuration descriptor we need to return.  */
            device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801fbf4:	4b8b      	ldr	r3, [pc, #556]	@ (801fe24 <_ux_device_stack_descriptor_send+0x34c>)
 801fbf6:	681b      	ldr	r3, [r3, #0]
 801fbf8:	22cc      	movs	r2, #204	@ 0xcc
 801fbfa:	589b      	ldr	r3, [r3, r2]
 801fbfc:	663b      	str	r3, [r7, #96]	@ 0x60
            device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801fbfe:	4b89      	ldr	r3, [pc, #548]	@ (801fe24 <_ux_device_stack_descriptor_send+0x34c>)
 801fc00:	681b      	ldr	r3, [r3, #0]
 801fc02:	22d0      	movs	r2, #208	@ 0xd0
 801fc04:	589b      	ldr	r3, [r3, r2]
 801fc06:	65bb      	str	r3, [r7, #88]	@ 0x58
            device_framework_end = device_framework + device_framework_length;
 801fc08:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801fc0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801fc0c:	18d3      	adds	r3, r2, r3
 801fc0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
        }

        /* Parse the device framework and locate a configuration descriptor.  */
        while (device_framework < device_framework_end)
 801fc10:	e038      	b.n	801fc84 <_ux_device_stack_descriptor_send+0x1ac>
        {

            /* Get descriptor length. */
            descriptor_length =  (ULONG) *device_framework;
 801fc12:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801fc14:	781b      	ldrb	r3, [r3, #0]
 801fc16:	627b      	str	r3, [r7, #36]	@ 0x24

#ifndef UX_BOS_SUPPORT_DISABLE

            /* Check if we are finding BOS descriptor.  */
            if (descriptor_type == UX_BOS_DESCRIPTOR_ITEM)
 801fc18:	68fb      	ldr	r3, [r7, #12]
 801fc1a:	2b0f      	cmp	r3, #15
 801fc1c:	d111      	bne.n	801fc42 <_ux_device_stack_descriptor_send+0x16a>
            {
                if (*(device_framework + 1) == UX_BOS_DESCRIPTOR_ITEM)
 801fc1e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801fc20:	3301      	adds	r3, #1
 801fc22:	781b      	ldrb	r3, [r3, #0]
 801fc24:	2b0f      	cmp	r3, #15
 801fc26:	d125      	bne.n	801fc74 <_ux_device_stack_descriptor_send+0x19c>
                {

                    /* Parse the BOS descriptor.  */
                    _ux_utility_descriptor_parse(device_framework,
 801fc28:	2410      	movs	r4, #16
 801fc2a:	193b      	adds	r3, r7, r4
 801fc2c:	497f      	ldr	r1, [pc, #508]	@ (801fe2c <_ux_device_stack_descriptor_send+0x354>)
 801fc2e:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 801fc30:	2204      	movs	r2, #4
 801fc32:	f001 f855 	bl	8020ce0 <_ux_utility_descriptor_parse>
                                _ux_system_bos_descriptor_structure,
                                UX_BOS_DESCRIPTOR_ENTRIES,
                                (UCHAR *) &bos_descriptor);

                    /* Get the length of entire BOS descriptor.  */
                    target_descriptor_length = bos_descriptor.wTotalLength;
 801fc36:	193b      	adds	r3, r7, r4
 801fc38:	885b      	ldrh	r3, [r3, #2]
 801fc3a:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Descriptor is found.  */
                    status = UX_SUCCESS;
 801fc3c:	2300      	movs	r3, #0
 801fc3e:	653b      	str	r3, [r7, #80]	@ 0x50
                    break;
 801fc40:	e024      	b.n	801fc8c <_ux_device_stack_descriptor_send+0x1b4>

                /* Check if this is a configuration descriptor.  We are cheating here. Instead of creating
                a OTHER SPEED descriptor, we simply scan the configuration descriptor for the Full Speed
                framework and return this configuration after we manually changed the configuration descriptor
                item into a Other Speed Descriptor. */
                if (*(device_framework + 1) == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 801fc42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801fc44:	3301      	adds	r3, #1
 801fc46:	781b      	ldrb	r3, [r3, #0]
 801fc48:	2b02      	cmp	r3, #2
 801fc4a:	d113      	bne.n	801fc74 <_ux_device_stack_descriptor_send+0x19c>
                {

                    /* Check the index. It must be the same as the one requested.  */
                    if (parsed_descriptor_index == descriptor_index)
 801fc4c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801fc4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801fc50:	429a      	cmp	r2, r3
 801fc52:	d10c      	bne.n	801fc6e <_ux_device_stack_descriptor_send+0x196>
                    {

                        /* Parse the configuration descriptor. */
                        _ux_utility_descriptor_parse(device_framework,
 801fc54:	2418      	movs	r4, #24
 801fc56:	193b      	adds	r3, r7, r4
 801fc58:	4975      	ldr	r1, [pc, #468]	@ (801fe30 <_ux_device_stack_descriptor_send+0x358>)
 801fc5a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 801fc5c:	2208      	movs	r2, #8
 801fc5e:	f001 f83f 	bl	8020ce0 <_ux_utility_descriptor_parse>
                                    _ux_system_configuration_descriptor_structure,
                                    UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                                    (UCHAR *) &configuration_descriptor);

                        /* Get the length of entire configuration descriptor.  */
                        target_descriptor_length = configuration_descriptor.wTotalLength;
 801fc62:	193b      	adds	r3, r7, r4
 801fc64:	885b      	ldrh	r3, [r3, #2]
 801fc66:	657b      	str	r3, [r7, #84]	@ 0x54

                        /* Descriptor is found.  */
                        status = UX_SUCCESS;
 801fc68:	2300      	movs	r3, #0
 801fc6a:	653b      	str	r3, [r7, #80]	@ 0x50
                        break;
 801fc6c:	e00e      	b.n	801fc8c <_ux_device_stack_descriptor_send+0x1b4>
                    }
                    else
                    {

                        /* There may be more configuration descriptors in this framework.  */
                        parsed_descriptor_index++;
 801fc6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801fc70:	3301      	adds	r3, #1
 801fc72:	667b      	str	r3, [r7, #100]	@ 0x64
                    }
                }
            }

            /* Adjust what is left of the device framework.  */
            device_framework_length -=  descriptor_length;
 801fc74:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801fc76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801fc78:	1ad3      	subs	r3, r2, r3
 801fc7a:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 801fc7c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801fc7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801fc80:	18d3      	adds	r3, r2, r3
 801fc82:	663b      	str	r3, [r7, #96]	@ 0x60
        while (device_framework < device_framework_end)
 801fc84:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801fc86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801fc88:	429a      	cmp	r2, r3
 801fc8a:	d3c2      	bcc.n	801fc12 <_ux_device_stack_descriptor_send+0x13a>
        }

        /* Send the descriptor.  */
        if (status == UX_SUCCESS)
 801fc8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801fc8e:	2b00      	cmp	r3, #0
 801fc90:	d000      	beq.n	801fc94 <_ux_device_stack_descriptor_send+0x1bc>
 801fc92:	e12c      	b.n	801feee <_ux_device_stack_descriptor_send+0x416>
        {

            /* Ensure the host does not demand a length beyond our descriptor (Windows does that)
                and do not return more than what is allowed.  */
            if (target_descriptor_length < host_length)
 801fc94:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801fc96:	687b      	ldr	r3, [r7, #4]
 801fc98:	429a      	cmp	r2, r3
 801fc9a:	d202      	bcs.n	801fca2 <_ux_device_stack_descriptor_send+0x1ca>
                length =  target_descriptor_length;
 801fc9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801fc9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801fca0:	e001      	b.n	801fca6 <_ux_device_stack_descriptor_send+0x1ce>
            else
                length =  host_length;
 801fca2:	687b      	ldr	r3, [r7, #4]
 801fca4:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Check buffer length, since total descriptors length may exceed buffer...  */
            if (length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801fca6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801fca8:	2380      	movs	r3, #128	@ 0x80
 801fcaa:	005b      	lsls	r3, r3, #1
 801fcac:	429a      	cmp	r2, r3
 801fcae:	d90d      	bls.n	801fccc <_ux_device_stack_descriptor_send+0x1f4>
            {
                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801fcb0:	2212      	movs	r2, #18
 801fcb2:	2109      	movs	r1, #9
 801fcb4:	2002      	movs	r0, #2
 801fcb6:	f000 ff3f 	bl	8020b38 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Stall the endpoint.  */
                status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801fcba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801fcbc:	699b      	ldr	r3, [r3, #24]
 801fcbe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801fcc0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801fcc2:	2114      	movs	r1, #20
 801fcc4:	4798      	blx	r3
 801fcc6:	0003      	movs	r3, r0
 801fcc8:	653b      	str	r3, [r7, #80]	@ 0x50
                break;
 801fcca:	e113      	b.n	801fef4 <_ux_device_stack_descriptor_send+0x41c>
            }

            /* Copy the device descriptor into the transfer request memory.  */
            _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 801fccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801fcce:	68db      	ldr	r3, [r3, #12]
 801fcd0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801fcd2:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801fcd4:	0018      	movs	r0, r3
 801fcd6:	f001 faad 	bl	8021234 <_ux_utility_memory_copy>
                                device_framework, length); /* Use case of memcpy is verified. */

            /* Now we need to hack the found descriptor because this request expect a requested
                descriptor type instead of the regular descriptor.  */
            *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) = (UCHAR)descriptor_type;
 801fcda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801fcdc:	68db      	ldr	r3, [r3, #12]
 801fcde:	3301      	adds	r3, #1
 801fce0:	68fa      	ldr	r2, [r7, #12]
 801fce2:	b2d2      	uxtb	r2, r2
 801fce4:	701a      	strb	r2, [r3, #0]

            /* We can return the configuration descriptor.  */
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801fce6:	687a      	ldr	r2, [r7, #4]
 801fce8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801fcea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801fcec:	0018      	movs	r0, r3
 801fcee:	f000 fe58 	bl	80209a2 <_ux_device_stack_transfer_request>
 801fcf2:	0003      	movs	r3, r0
 801fcf4:	653b      	str	r3, [r7, #80]	@ 0x50
        }
        break;
 801fcf6:	e0fa      	b.n	801feee <_ux_device_stack_descriptor_send+0x416>

    case UX_STRING_DESCRIPTOR_ITEM:

        /* We need to filter for the index 0 which is the language ID string.  */
        if (descriptor_index == 0)
 801fcf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801fcfa:	2b00      	cmp	r3, #0
 801fcfc:	d14d      	bne.n	801fd9a <_ux_device_stack_descriptor_send+0x2c2>
        {

            /* We need to check request buffer size in case it's possible exceed. */
            if (_ux_system_slave -> ux_system_slave_language_id_framework_length + 2 > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801fcfe:	4b49      	ldr	r3, [pc, #292]	@ (801fe24 <_ux_device_stack_descriptor_send+0x34c>)
 801fd00:	681b      	ldr	r3, [r3, #0]
 801fd02:	22f0      	movs	r2, #240	@ 0xf0
 801fd04:	589b      	ldr	r3, [r3, r2]
 801fd06:	1c9a      	adds	r2, r3, #2
 801fd08:	2380      	movs	r3, #128	@ 0x80
 801fd0a:	005b      	lsls	r3, r3, #1
 801fd0c:	429a      	cmp	r2, r3
 801fd0e:	d90d      	bls.n	801fd2c <_ux_device_stack_descriptor_send+0x254>
            {

                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801fd10:	2212      	movs	r2, #18
 801fd12:	2109      	movs	r1, #9
 801fd14:	2002      	movs	r0, #2
 801fd16:	f000 ff0f 	bl	8020b38 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Stall the endpoint.  */
                status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801fd1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801fd1c:	699b      	ldr	r3, [r3, #24]
 801fd1e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801fd20:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801fd22:	2114      	movs	r1, #20
 801fd24:	4798      	blx	r3
 801fd26:	0003      	movs	r3, r0
 801fd28:	653b      	str	r3, [r7, #80]	@ 0x50
                break;
 801fd2a:	e0e3      	b.n	801fef4 <_ux_device_stack_descriptor_send+0x41c>
            }

            /* We have a request to send back the language ID list. Use the transfer request buffer.  */
            string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801fd2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801fd2e:	68db      	ldr	r3, [r3, #12]
 801fd30:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Store the total length of the response.  */
            *string_memory =  (UCHAR)(_ux_system_slave -> ux_system_slave_language_id_framework_length + 2);
 801fd32:	4b3c      	ldr	r3, [pc, #240]	@ (801fe24 <_ux_device_stack_descriptor_send+0x34c>)
 801fd34:	681b      	ldr	r3, [r3, #0]
 801fd36:	22f0      	movs	r2, #240	@ 0xf0
 801fd38:	589b      	ldr	r3, [r3, r2]
 801fd3a:	b2db      	uxtb	r3, r3
 801fd3c:	3302      	adds	r3, #2
 801fd3e:	b2da      	uxtb	r2, r3
 801fd40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801fd42:	701a      	strb	r2, [r3, #0]

            /* Store the descriptor type.  */
            *(string_memory +1) =  UX_STRING_DESCRIPTOR_ITEM;
 801fd44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801fd46:	3301      	adds	r3, #1
 801fd48:	2203      	movs	r2, #3
 801fd4a:	701a      	strb	r2, [r3, #0]

            /* Store the language ID into the buffer.  */
            _ux_utility_memory_copy(string_memory+2, _ux_system_slave -> ux_system_slave_language_id_framework,
 801fd4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801fd4e:	1c98      	adds	r0, r3, #2
 801fd50:	4b34      	ldr	r3, [pc, #208]	@ (801fe24 <_ux_device_stack_descriptor_send+0x34c>)
 801fd52:	681b      	ldr	r3, [r3, #0]
 801fd54:	22ec      	movs	r2, #236	@ 0xec
 801fd56:	5899      	ldr	r1, [r3, r2]
                                                        _ux_system_slave -> ux_system_slave_language_id_framework_length); /* Use case of memcpy is verified. */
 801fd58:	4b32      	ldr	r3, [pc, #200]	@ (801fe24 <_ux_device_stack_descriptor_send+0x34c>)
 801fd5a:	681b      	ldr	r3, [r3, #0]
            _ux_utility_memory_copy(string_memory+2, _ux_system_slave -> ux_system_slave_language_id_framework,
 801fd5c:	22f0      	movs	r2, #240	@ 0xf0
 801fd5e:	589b      	ldr	r3, [r3, r2]
 801fd60:	001a      	movs	r2, r3
 801fd62:	f001 fa67 	bl	8021234 <_ux_utility_memory_copy>

            /* Filter the length asked/required.  */
            if (host_length > _ux_system_slave -> ux_system_slave_language_id_framework_length + 2)
 801fd66:	4b2f      	ldr	r3, [pc, #188]	@ (801fe24 <_ux_device_stack_descriptor_send+0x34c>)
 801fd68:	681b      	ldr	r3, [r3, #0]
 801fd6a:	22f0      	movs	r2, #240	@ 0xf0
 801fd6c:	589b      	ldr	r3, [r3, r2]
 801fd6e:	3302      	adds	r3, #2
 801fd70:	687a      	ldr	r2, [r7, #4]
 801fd72:	429a      	cmp	r2, r3
 801fd74:	d906      	bls.n	801fd84 <_ux_device_stack_descriptor_send+0x2ac>
                length =  _ux_system_slave -> ux_system_slave_language_id_framework_length + 2;
 801fd76:	4b2b      	ldr	r3, [pc, #172]	@ (801fe24 <_ux_device_stack_descriptor_send+0x34c>)
 801fd78:	681b      	ldr	r3, [r3, #0]
 801fd7a:	22f0      	movs	r2, #240	@ 0xf0
 801fd7c:	589b      	ldr	r3, [r3, r2]
 801fd7e:	3302      	adds	r3, #2
 801fd80:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801fd82:	e001      	b.n	801fd88 <_ux_device_stack_descriptor_send+0x2b0>
            else
                length =  host_length;
 801fd84:	687b      	ldr	r3, [r7, #4]
 801fd86:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* We can return the string language ID descriptor.  */
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801fd88:	687a      	ldr	r2, [r7, #4]
 801fd8a:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801fd8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801fd8e:	0018      	movs	r0, r3
 801fd90:	f000 fe07 	bl	80209a2 <_ux_device_stack_transfer_request>
 801fd94:	0003      	movs	r3, r0
 801fd96:	653b      	str	r3, [r7, #80]	@ 0x50
                /* Could not find the required string index. Stall the endpoint.  */
                dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
                return(UX_ERROR);
            }
        }
        break;
 801fd98:	e0ab      	b.n	801fef2 <_ux_device_stack_descriptor_send+0x41a>
            string_framework =  _ux_system_slave -> ux_system_slave_string_framework;
 801fd9a:	4b22      	ldr	r3, [pc, #136]	@ (801fe24 <_ux_device_stack_descriptor_send+0x34c>)
 801fd9c:	681b      	ldr	r3, [r3, #0]
 801fd9e:	22e4      	movs	r2, #228	@ 0xe4
 801fda0:	589b      	ldr	r3, [r3, r2]
 801fda2:	64bb      	str	r3, [r7, #72]	@ 0x48
            string_framework_length =  _ux_system_slave -> ux_system_slave_string_framework_length;
 801fda4:	4b1f      	ldr	r3, [pc, #124]	@ (801fe24 <_ux_device_stack_descriptor_send+0x34c>)
 801fda6:	681b      	ldr	r3, [r3, #0]
 801fda8:	22e8      	movs	r2, #232	@ 0xe8
 801fdaa:	589b      	ldr	r3, [r3, r2]
 801fdac:	647b      	str	r3, [r7, #68]	@ 0x44
            while (string_framework_length != 0)
 801fdae:	e087      	b.n	801fec0 <_ux_device_stack_descriptor_send+0x3e8>
                if (_ux_utility_short_get(string_framework) == request_index)
 801fdb0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801fdb2:	0018      	movs	r0, r3
 801fdb4:	f001 fadc 	bl	8021370 <_ux_utility_short_get>
 801fdb8:	0002      	movs	r2, r0
 801fdba:	68bb      	ldr	r3, [r7, #8]
 801fdbc:	4293      	cmp	r3, r2
 801fdbe:	d170      	bne.n	801fea2 <_ux_device_stack_descriptor_send+0x3ca>
                    if (*(string_framework + 2) == descriptor_index)
 801fdc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801fdc2:	3302      	adds	r3, #2
 801fdc4:	781b      	ldrb	r3, [r3, #0]
 801fdc6:	001a      	movs	r2, r3
 801fdc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801fdca:	4293      	cmp	r3, r2
 801fdcc:	d169      	bne.n	801fea2 <_ux_device_stack_descriptor_send+0x3ca>
                        if (((*(string_framework + 3)*2) + 2) > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801fdce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801fdd0:	3303      	adds	r3, #3
 801fdd2:	781b      	ldrb	r3, [r3, #0]
 801fdd4:	3301      	adds	r3, #1
 801fdd6:	005a      	lsls	r2, r3, #1
 801fdd8:	2380      	movs	r3, #128	@ 0x80
 801fdda:	005b      	lsls	r3, r3, #1
 801fddc:	429a      	cmp	r2, r3
 801fdde:	dd0d      	ble.n	801fdfc <_ux_device_stack_descriptor_send+0x324>
                            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801fde0:	2212      	movs	r2, #18
 801fde2:	2109      	movs	r1, #9
 801fde4:	2002      	movs	r0, #2
 801fde6:	f000 fea7 	bl	8020b38 <_ux_system_error_handler>
                            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801fdea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801fdec:	699b      	ldr	r3, [r3, #24]
 801fdee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801fdf0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801fdf2:	2114      	movs	r1, #20
 801fdf4:	4798      	blx	r3
 801fdf6:	0003      	movs	r3, r0
 801fdf8:	653b      	str	r3, [r7, #80]	@ 0x50
                            break;
 801fdfa:	e065      	b.n	801fec8 <_ux_device_stack_descriptor_send+0x3f0>
                        string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801fdfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801fdfe:	68db      	ldr	r3, [r3, #12]
 801fe00:	62bb      	str	r3, [r7, #40]	@ 0x28
                        *string_memory =  (UCHAR)((*(string_framework + 3)*2) + 2);
 801fe02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801fe04:	3303      	adds	r3, #3
 801fe06:	781b      	ldrb	r3, [r3, #0]
 801fe08:	3301      	adds	r3, #1
 801fe0a:	b2db      	uxtb	r3, r3
 801fe0c:	18db      	adds	r3, r3, r3
 801fe0e:	b2da      	uxtb	r2, r3
 801fe10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801fe12:	701a      	strb	r2, [r3, #0]
                        *(string_memory + 1) =  UX_STRING_DESCRIPTOR_ITEM;
 801fe14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801fe16:	3301      	adds	r3, #1
 801fe18:	2203      	movs	r2, #3
 801fe1a:	701a      	strb	r2, [r3, #0]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 801fe1c:	2300      	movs	r3, #0
 801fe1e:	643b      	str	r3, [r7, #64]	@ 0x40
 801fe20:	e01d      	b.n	801fe5e <_ux_device_stack_descriptor_send+0x386>
 801fe22:	46c0      	nop			@ (mov r8, r8)
 801fe24:	20003b70 	.word	0x20003b70
 801fe28:	0802b198 	.word	0x0802b198
 801fe2c:	2000006c 	.word	0x2000006c
 801fe30:	20000058 	.word	0x20000058
                            *(string_memory + 2 + (string_length * 2)) =  *(string_framework + 4 + string_length);
 801fe34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801fe36:	3304      	adds	r3, #4
 801fe38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801fe3a:	18d2      	adds	r2, r2, r3
 801fe3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801fe3e:	3301      	adds	r3, #1
 801fe40:	005b      	lsls	r3, r3, #1
 801fe42:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801fe44:	18cb      	adds	r3, r1, r3
 801fe46:	7812      	ldrb	r2, [r2, #0]
 801fe48:	701a      	strb	r2, [r3, #0]
                            *(string_memory + 2 + (string_length * 2) + 1) =  0;
 801fe4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801fe4c:	005b      	lsls	r3, r3, #1
 801fe4e:	3303      	adds	r3, #3
 801fe50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801fe52:	18d3      	adds	r3, r2, r3
 801fe54:	2200      	movs	r2, #0
 801fe56:	701a      	strb	r2, [r3, #0]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 801fe58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801fe5a:	3301      	adds	r3, #1
 801fe5c:	643b      	str	r3, [r7, #64]	@ 0x40
 801fe5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801fe60:	3303      	adds	r3, #3
 801fe62:	781b      	ldrb	r3, [r3, #0]
 801fe64:	001a      	movs	r2, r3
 801fe66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801fe68:	4293      	cmp	r3, r2
 801fe6a:	d3e3      	bcc.n	801fe34 <_ux_device_stack_descriptor_send+0x35c>
                        if (host_length > (UINT)((*(string_framework + 3)*2) + 2))
 801fe6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801fe6e:	3303      	adds	r3, #3
 801fe70:	781b      	ldrb	r3, [r3, #0]
 801fe72:	3301      	adds	r3, #1
 801fe74:	005b      	lsls	r3, r3, #1
 801fe76:	001a      	movs	r2, r3
 801fe78:	687b      	ldr	r3, [r7, #4]
 801fe7a:	4293      	cmp	r3, r2
 801fe7c:	d906      	bls.n	801fe8c <_ux_device_stack_descriptor_send+0x3b4>
                            length =  (ULONG)((*(string_framework + 3)*2) + 2);
 801fe7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801fe80:	3303      	adds	r3, #3
 801fe82:	781b      	ldrb	r3, [r3, #0]
 801fe84:	3301      	adds	r3, #1
 801fe86:	005b      	lsls	r3, r3, #1
 801fe88:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801fe8a:	e001      	b.n	801fe90 <_ux_device_stack_descriptor_send+0x3b8>
                            length =  host_length;
 801fe8c:	687b      	ldr	r3, [r7, #4]
 801fe8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
                        status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801fe90:	687a      	ldr	r2, [r7, #4]
 801fe92:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801fe94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801fe96:	0018      	movs	r0, r3
 801fe98:	f000 fd83 	bl	80209a2 <_ux_device_stack_transfer_request>
 801fe9c:	0003      	movs	r3, r0
 801fe9e:	653b      	str	r3, [r7, #80]	@ 0x50
                        break;
 801fea0:	e012      	b.n	801fec8 <_ux_device_stack_descriptor_send+0x3f0>
                string_framework_length -=  (ULONG) *(string_framework + 3) + 4;
 801fea2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801fea4:	3303      	adds	r3, #3
 801fea6:	781b      	ldrb	r3, [r3, #0]
 801fea8:	001a      	movs	r2, r3
 801feaa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801feac:	1a9b      	subs	r3, r3, r2
 801feae:	3b04      	subs	r3, #4
 801feb0:	647b      	str	r3, [r7, #68]	@ 0x44
                string_framework +=  (ULONG) *(string_framework + 3) + 4;
 801feb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801feb4:	3303      	adds	r3, #3
 801feb6:	781b      	ldrb	r3, [r3, #0]
 801feb8:	3304      	adds	r3, #4
 801feba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801febc:	18d3      	adds	r3, r2, r3
 801febe:	64bb      	str	r3, [r7, #72]	@ 0x48
            while (string_framework_length != 0)
 801fec0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801fec2:	2b00      	cmp	r3, #0
 801fec4:	d000      	beq.n	801fec8 <_ux_device_stack_descriptor_send+0x3f0>
 801fec6:	e773      	b.n	801fdb0 <_ux_device_stack_descriptor_send+0x2d8>
            if (string_framework_length == 0)
 801fec8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801feca:	2b00      	cmp	r3, #0
 801fecc:	d111      	bne.n	801fef2 <_ux_device_stack_descriptor_send+0x41a>
                dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801fece:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801fed0:	699b      	ldr	r3, [r3, #24]
 801fed2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801fed4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801fed6:	2114      	movs	r1, #20
 801fed8:	4798      	blx	r3
                return(UX_ERROR);
 801feda:	23ff      	movs	r3, #255	@ 0xff
 801fedc:	e00b      	b.n	801fef6 <_ux_device_stack_descriptor_send+0x41e>

    default:

        /* Stall the endpoint.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801fede:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801fee0:	699b      	ldr	r3, [r3, #24]
 801fee2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801fee4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801fee6:	2114      	movs	r1, #20
 801fee8:	4798      	blx	r3
        return(UX_ERROR);
 801feea:	23ff      	movs	r3, #255	@ 0xff
 801feec:	e003      	b.n	801fef6 <_ux_device_stack_descriptor_send+0x41e>
        break;
 801feee:	46c0      	nop			@ (mov r8, r8)
 801fef0:	e000      	b.n	801fef4 <_ux_device_stack_descriptor_send+0x41c>
        break;
 801fef2:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return the status to the caller.  */
    return(status);
 801fef4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 801fef6:	0018      	movs	r0, r3
 801fef8:	46bd      	mov	sp, r7
 801fefa:	b01b      	add	sp, #108	@ 0x6c
 801fefc:	bd90      	pop	{r4, r7, pc}
 801fefe:	46c0      	nop			@ (mov r8, r8)

0801ff00 <_ux_device_stack_disconnect>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_disconnect(VOID)
{
 801ff00:	b580      	push	{r7, lr}
 801ff02:	b092      	sub	sp, #72	@ 0x48
 801ff04:	af00      	add	r7, sp, #0
#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
UX_SLAVE_INTERFACE          *next_interface; 
#endif
UX_SLAVE_CLASS              *class_ptr;
UX_SLAVE_CLASS_COMMAND      class_command;
UINT                        status = UX_ERROR;
 801ff06:	23ff      	movs	r3, #255	@ 0xff
 801ff08:	643b      	str	r3, [r7, #64]	@ 0x40
                        
    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801ff0a:	4b2d      	ldr	r3, [pc, #180]	@ (801ffc0 <_ux_device_stack_disconnect+0xc0>)
 801ff0c:	681b      	ldr	r3, [r3, #0]
 801ff0e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801ff10:	4b2b      	ldr	r3, [pc, #172]	@ (801ffc0 <_ux_device_stack_disconnect+0xc0>)
 801ff12:	681b      	ldr	r3, [r3, #0]
 801ff14:	3324      	adds	r3, #36	@ 0x24
 801ff16:	63bb      	str	r3, [r7, #56]	@ 0x38
    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(device);

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801ff18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ff1a:	681b      	ldr	r3, [r3, #0]
 801ff1c:	2b03      	cmp	r3, #3
 801ff1e:	d127      	bne.n	801ff70 <_ux_device_stack_disconnect+0x70>
    {
        /* Get the pointer to the first interface.  */
        interface_ptr =  device -> ux_slave_device_first_interface;
 801ff20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ff22:	2290      	movs	r2, #144	@ 0x90
 801ff24:	589b      	ldr	r3, [r3, r2]
 801ff26:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Parse all the interfaces if any.  */
        while (interface_ptr != UX_NULL)
 801ff28:	e01c      	b.n	801ff64 <_ux_device_stack_disconnect+0x64>
        {
#endif

            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 801ff2a:	1d3b      	adds	r3, r7, #4
 801ff2c:	2203      	movs	r2, #3
 801ff2e:	601a      	str	r2, [r3, #0]
            class_command.ux_slave_class_command_interface =  (VOID *) interface_ptr;
 801ff30:	1d3b      	adds	r3, r7, #4
 801ff32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801ff34:	609a      	str	r2, [r3, #8]

            /* Get the pointer to the class container of this interface.  */
            class_ptr =  interface_ptr -> ux_slave_interface_class;
 801ff36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ff38:	685b      	ldr	r3, [r3, #4]
 801ff3a:	637b      	str	r3, [r7, #52]	@ 0x34
            
            /* Store the class container. */
            class_command.ux_slave_class_command_class_ptr =  class_ptr;
 801ff3c:	1d3b      	adds	r3, r7, #4
 801ff3e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801ff40:	621a      	str	r2, [r3, #32]

            /* If there is a class container for this instance, deactivate it.  */
            if (class_ptr != UX_NULL)
 801ff42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ff44:	2b00      	cmp	r3, #0
 801ff46:	d004      	beq.n	801ff52 <_ux_device_stack_disconnect+0x52>
            
                /* Call the class with the DEACTIVATE signal.  */
                class_ptr -> ux_slave_class_entry_function(&class_command);
 801ff48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ff4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801ff4c:	1d3a      	adds	r2, r7, #4
 801ff4e:	0010      	movs	r0, r2
 801ff50:	4798      	blx	r3

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            next_interface =  interface_ptr -> ux_slave_interface_next_interface;
 801ff52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ff54:	699b      	ldr	r3, [r3, #24]
 801ff56:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

            /* Remove the interface and all endpoints associated with it.  */
            _ux_device_stack_interface_delete(interface_ptr);
 801ff58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ff5a:	0018      	movs	r0, r3
 801ff5c:	f000 fa86 	bl	802046c <_ux_device_stack_interface_delete>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Now we refresh the interface pointer.  */
            interface_ptr =  next_interface;
 801ff60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ff62:	647b      	str	r3, [r7, #68]	@ 0x44
        while (interface_ptr != UX_NULL)
 801ff64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ff66:	2b00      	cmp	r3, #0
 801ff68:	d1df      	bne.n	801ff2a <_ux_device_stack_disconnect+0x2a>
        }
#endif

        /* Mark the device as attached now.  */
        device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 801ff6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ff6c:	2201      	movs	r2, #1
 801ff6e:	601a      	str	r2, [r3, #0]
    }

    /* If the device was attached, we need to destroy the control endpoint.  */
    if (device -> ux_slave_device_state == UX_DEVICE_ATTACHED)
 801ff70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ff72:	681b      	ldr	r3, [r3, #0]
 801ff74:	2b01      	cmp	r3, #1
 801ff76:	d108      	bne.n	801ff8a <_ux_device_stack_disconnect+0x8a>

        /* Now we can destroy the default control endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 801ff78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ff7a:	699b      	ldr	r3, [r3, #24]
                                (VOID *) &device -> ux_slave_device_control_endpoint);
 801ff7c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801ff7e:	3218      	adds	r2, #24
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 801ff80:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801ff82:	210f      	movs	r1, #15
 801ff84:	4798      	blx	r3
 801ff86:	0003      	movs	r3, r0
 801ff88:	643b      	str	r3, [r7, #64]	@ 0x40

    /* We are reverting to configuration 0.  */
    device -> ux_slave_device_configuration_selected =  0;
 801ff8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ff8c:	2280      	movs	r2, #128	@ 0x80
 801ff8e:	2100      	movs	r1, #0
 801ff90:	5099      	str	r1, [r3, r2]

    /* Set the device to be non attached.  */
    device -> ux_slave_device_state =  UX_DEVICE_RESET;
 801ff92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ff94:	2200      	movs	r2, #0
 801ff96:	601a      	str	r2, [r3, #0]

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801ff98:	4b09      	ldr	r3, [pc, #36]	@ (801ffc0 <_ux_device_stack_disconnect+0xc0>)
 801ff9a:	681a      	ldr	r2, [r3, #0]
 801ff9c:	23b2      	movs	r3, #178	@ 0xb2
 801ff9e:	005b      	lsls	r3, r3, #1
 801ffa0:	58d3      	ldr	r3, [r2, r3]
 801ffa2:	2b00      	cmp	r3, #0
 801ffa4:	d006      	beq.n	801ffb4 <_ux_device_stack_disconnect+0xb4>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_REMOVED);
 801ffa6:	4b06      	ldr	r3, [pc, #24]	@ (801ffc0 <_ux_device_stack_disconnect+0xc0>)
 801ffa8:	681a      	ldr	r2, [r3, #0]
 801ffaa:	23b2      	movs	r3, #178	@ 0xb2
 801ffac:	005b      	lsls	r3, r3, #1
 801ffae:	58d3      	ldr	r3, [r2, r3]
 801ffb0:	200a      	movs	r0, #10
 801ffb2:	4798      	blx	r3
    }

    /* Return the status to the caller.  */
    return(status);
 801ffb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 801ffb6:	0018      	movs	r0, r3
 801ffb8:	46bd      	mov	sp, r7
 801ffba:	b012      	add	sp, #72	@ 0x48
 801ffbc:	bd80      	pop	{r7, pc}
 801ffbe:	46c0      	nop			@ (mov r8, r8)
 801ffc0:	20003b70 	.word	0x20003b70

0801ffc4 <_ux_device_stack_endpoint_stall>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_endpoint_stall(UX_SLAVE_ENDPOINT *endpoint)
{
 801ffc4:	b580      	push	{r7, lr}
 801ffc6:	b086      	sub	sp, #24
 801ffc8:	af00      	add	r7, sp, #0
 801ffca:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ENDPOINT_STALL, endpoint, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801ffcc:	4b15      	ldr	r3, [pc, #84]	@ (8020024 <_ux_device_stack_endpoint_stall+0x60>)
 801ffce:	681b      	ldr	r3, [r3, #0]
 801ffd0:	613b      	str	r3, [r7, #16]

    /* Assume device is in an invalid state here in order to reduce code in following 
       section where interrupts are disabled.  */
    status =  UX_ERROR;
 801ffd2:	23ff      	movs	r3, #255	@ 0xff
 801ffd4:	617b      	str	r3, [r7, #20]

    /* Ensure we don't change the endpoint's state after disconnection routine
       resets it.  */
    UX_DISABLE
 801ffd6:	f002 fd41 	bl	8022a5c <_ux_utility_interrupt_disable>
 801ffda:	0003      	movs	r3, r0
 801ffdc:	60fb      	str	r3, [r7, #12]

    /* Check if the device is in a valid state; as soon as the device is out 
       of the RESET state, transfers occur and thus endpoints may be stalled. */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 801ffde:	4b11      	ldr	r3, [pc, #68]	@ (8020024 <_ux_device_stack_endpoint_stall+0x60>)
 801ffe0:	681b      	ldr	r3, [r3, #0]
 801ffe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ffe4:	2b00      	cmp	r3, #0
 801ffe6:	d014      	beq.n	8020012 <_ux_device_stack_endpoint_stall+0x4e>
        endpoint -> ux_slave_endpoint_state != UX_ENDPOINT_HALTED)
 801ffe8:	687b      	ldr	r3, [r7, #4]
 801ffea:	685b      	ldr	r3, [r3, #4]
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 801ffec:	2b02      	cmp	r3, #2
 801ffee:	d010      	beq.n	8020012 <_ux_device_stack_endpoint_stall+0x4e>
    {

        /* Stall the endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801fff0:	693b      	ldr	r3, [r7, #16]
 801fff2:	699b      	ldr	r3, [r3, #24]
 801fff4:	687a      	ldr	r2, [r7, #4]
 801fff6:	6938      	ldr	r0, [r7, #16]
 801fff8:	2114      	movs	r1, #20
 801fffa:	4798      	blx	r3
 801fffc:	0003      	movs	r3, r0
 801fffe:	617b      	str	r3, [r7, #20]

        /* Mark the endpoint state.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) !=
 8020000:	687b      	ldr	r3, [r7, #4]
 8020002:	7bdb      	ldrb	r3, [r3, #15]
 8020004:	001a      	movs	r2, r3
 8020006:	2303      	movs	r3, #3
 8020008:	4013      	ands	r3, r2
 802000a:	d002      	beq.n	8020012 <_ux_device_stack_endpoint_stall+0x4e>
            UX_CONTROL_ENDPOINT)
            endpoint -> ux_slave_endpoint_state =  UX_ENDPOINT_HALTED;
 802000c:	687b      	ldr	r3, [r7, #4]
 802000e:	2202      	movs	r2, #2
 8020010:	605a      	str	r2, [r3, #4]
    }

    /* Restore interrupts.  */
    UX_RESTORE
 8020012:	68fb      	ldr	r3, [r7, #12]
 8020014:	0018      	movs	r0, r3
 8020016:	f002 fd30 	bl	8022a7a <_ux_utility_interrupt_restore>

    /* Return completion status.  */
    return(status);       
 802001a:	697b      	ldr	r3, [r7, #20]
}
 802001c:	0018      	movs	r0, r3
 802001e:	46bd      	mov	sp, r7
 8020020:	b006      	add	sp, #24
 8020022:	bd80      	pop	{r7, pc}
 8020024:	20003b70 	.word	0x20003b70

08020028 <_ux_device_stack_get_status>:
/*                                            supported bi-dir-endpoints, */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_get_status(ULONG request_type, ULONG request_index, ULONG request_length)
{
 8020028:	b580      	push	{r7, lr}
 802002a:	b08a      	sub	sp, #40	@ 0x28
 802002c:	af00      	add	r7, sp, #0
 802002e:	60f8      	str	r0, [r7, #12]
 8020030:	60b9      	str	r1, [r7, #8]
 8020032:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_GET_STATUS, request_type, request_index, request_length, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8020034:	4b3c      	ldr	r3, [pc, #240]	@ (8020128 <_ux_device_stack_get_status+0x100>)
 8020036:	681b      	ldr	r3, [r3, #0]
 8020038:	623b      	str	r3, [r7, #32]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 802003a:	4b3b      	ldr	r3, [pc, #236]	@ (8020128 <_ux_device_stack_get_status+0x100>)
 802003c:	681b      	ldr	r3, [r3, #0]
 802003e:	3324      	adds	r3, #36	@ 0x24
 8020040:	61fb      	str	r3, [r7, #28]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 8020042:	69fb      	ldr	r3, [r7, #28]
 8020044:	3318      	adds	r3, #24
 8020046:	61bb      	str	r3, [r7, #24]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8020048:	69bb      	ldr	r3, [r7, #24]
 802004a:	3320      	adds	r3, #32
 802004c:	617b      	str	r3, [r7, #20]

    /* Reset the status buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =  0;
 802004e:	697b      	ldr	r3, [r7, #20]
 8020050:	68db      	ldr	r3, [r3, #12]
 8020052:	2200      	movs	r2, #0
 8020054:	701a      	strb	r2, [r3, #0]
    *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) =  0;
 8020056:	697b      	ldr	r3, [r7, #20]
 8020058:	68db      	ldr	r3, [r3, #12]
 802005a:	3301      	adds	r3, #1
 802005c:	2200      	movs	r2, #0
 802005e:	701a      	strb	r2, [r3, #0]
    
    /* The default length for GET_STATUS is 2, except for OTG get Status.  */
    data_length = 2;
 8020060:	2302      	movs	r3, #2
 8020062:	627b      	str	r3, [r7, #36]	@ 0x24
    
    /* The status can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 8020064:	68fb      	ldr	r3, [r7, #12]
 8020066:	2203      	movs	r2, #3
 8020068:	4013      	ands	r3, r2
 802006a:	d002      	beq.n	8020072 <_ux_device_stack_get_status+0x4a>
 802006c:	2b02      	cmp	r3, #2
 802006e:	d024      	beq.n	80200ba <_ux_device_stack_get_status+0x92>
 8020070:	e03e      	b.n	80200f0 <_ux_device_stack_get_status+0xc8>
    
    case UX_REQUEST_TARGET_DEVICE:

        /* When the device is probed, it is either for the power/remote capabilities or OTG role swap.  
           We differentiate with the Windex, 0 or OTG status Selector.  */
        if (request_index == UX_OTG_STATUS_SELECTOR)
 8020072:	68ba      	ldr	r2, [r7, #8]
 8020074:	23f0      	movs	r3, #240	@ 0xf0
 8020076:	021b      	lsls	r3, r3, #8
 8020078:	429a      	cmp	r2, r3
 802007a:	d102      	bne.n	8020082 <_ux_device_stack_get_status+0x5a>
        {

            /* Set the data length to 1.  */
            data_length = 1;
 802007c:	2301      	movs	r3, #1
 802007e:	627b      	str	r3, [r7, #36]	@ 0x24

            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
        }
        
        break;
 8020080:	e03e      	b.n	8020100 <_ux_device_stack_get_status+0xd8>
            if (_ux_system_slave -> ux_system_slave_power_state == UX_DEVICE_SELF_POWERED)
 8020082:	4b29      	ldr	r3, [pc, #164]	@ (8020128 <_ux_device_stack_get_status+0x100>)
 8020084:	681a      	ldr	r2, [r3, #0]
 8020086:	23a2      	movs	r3, #162	@ 0xa2
 8020088:	005b      	lsls	r3, r3, #1
 802008a:	58d3      	ldr	r3, [r2, r3]
 802008c:	2b02      	cmp	r3, #2
 802008e:	d103      	bne.n	8020098 <_ux_device_stack_get_status+0x70>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 8020090:	697b      	ldr	r3, [r7, #20]
 8020092:	68db      	ldr	r3, [r3, #12]
 8020094:	2201      	movs	r2, #1
 8020096:	701a      	strb	r2, [r3, #0]
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
 8020098:	4b23      	ldr	r3, [pc, #140]	@ (8020128 <_ux_device_stack_get_status+0x100>)
 802009a:	681a      	ldr	r2, [r3, #0]
 802009c:	23a6      	movs	r3, #166	@ 0xa6
 802009e:	005b      	lsls	r3, r3, #1
 80200a0:	58d3      	ldr	r3, [r2, r3]
 80200a2:	2b00      	cmp	r3, #0
 80200a4:	d02c      	beq.n	8020100 <_ux_device_stack_get_status+0xd8>
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
 80200a6:	697b      	ldr	r3, [r7, #20]
 80200a8:	68db      	ldr	r3, [r3, #12]
 80200aa:	781a      	ldrb	r2, [r3, #0]
 80200ac:	697b      	ldr	r3, [r7, #20]
 80200ae:	68db      	ldr	r3, [r3, #12]
 80200b0:	2102      	movs	r1, #2
 80200b2:	430a      	orrs	r2, r1
 80200b4:	b2d2      	uxtb	r2, r2
 80200b6:	701a      	strb	r2, [r3, #0]
        break;
 80200b8:	e022      	b.n	8020100 <_ux_device_stack_get_status+0xd8>
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index & (UINT)~UX_ENDPOINT_DIRECTION));
#else

        /* This feature returns the halt state of a specific endpoint.  The endpoint address
           is used to retrieve the endpoint container.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index));
 80200ba:	6a3b      	ldr	r3, [r7, #32]
 80200bc:	699b      	ldr	r3, [r3, #24]
 80200be:	68ba      	ldr	r2, [r7, #8]
 80200c0:	6a38      	ldr	r0, [r7, #32]
 80200c2:	2115      	movs	r1, #21
 80200c4:	4798      	blx	r3
 80200c6:	0003      	movs	r3, r0
 80200c8:	613b      	str	r3, [r7, #16]
#endif

        /* Check the status. We may have a unknown endpoint.  */
        if (status != UX_ERROR)
 80200ca:	693b      	ldr	r3, [r7, #16]
 80200cc:	2bff      	cmp	r3, #255	@ 0xff
 80200ce:	d007      	beq.n	80200e0 <_ux_device_stack_get_status+0xb8>
        {

            if (status == UX_TRUE)
 80200d0:	693b      	ldr	r3, [r7, #16]
 80200d2:	2b01      	cmp	r3, #1
 80200d4:	d116      	bne.n	8020104 <_ux_device_stack_get_status+0xdc>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 80200d6:	697b      	ldr	r3, [r7, #20]
 80200d8:	68db      	ldr	r3, [r3, #12]
 80200da:	2201      	movs	r2, #1
 80200dc:	701a      	strb	r2, [r3, #0]
            dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
    
            /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
            return(UX_SUCCESS);            
        }
        break;
 80200de:	e011      	b.n	8020104 <_ux_device_stack_get_status+0xdc>
            dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 80200e0:	6a3b      	ldr	r3, [r7, #32]
 80200e2:	699b      	ldr	r3, [r3, #24]
 80200e4:	69ba      	ldr	r2, [r7, #24]
 80200e6:	6a38      	ldr	r0, [r7, #32]
 80200e8:	2114      	movs	r1, #20
 80200ea:	4798      	blx	r3
            return(UX_SUCCESS);            
 80200ec:	2300      	movs	r3, #0
 80200ee:	e016      	b.n	802011e <_ux_device_stack_get_status+0xf6>

    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 80200f0:	6a3b      	ldr	r3, [r7, #32]
 80200f2:	699b      	ldr	r3, [r3, #24]
 80200f4:	69ba      	ldr	r2, [r7, #24]
 80200f6:	6a38      	ldr	r0, [r7, #32]
 80200f8:	2114      	movs	r1, #20
 80200fa:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 80200fc:	2300      	movs	r3, #0
 80200fe:	e00e      	b.n	802011e <_ux_device_stack_get_status+0xf6>
        break;
 8020100:	46c0      	nop			@ (mov r8, r8)
 8020102:	e000      	b.n	8020106 <_ux_device_stack_get_status+0xde>
        break;
 8020104:	46c0      	nop			@ (mov r8, r8)
    }
    
    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8020106:	697b      	ldr	r3, [r7, #20]
 8020108:	2203      	movs	r2, #3
 802010a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, data_length, data_length);
 802010c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 802010e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8020110:	697b      	ldr	r3, [r7, #20]
 8020112:	0018      	movs	r0, r3
 8020114:	f000 fc45 	bl	80209a2 <_ux_device_stack_transfer_request>
 8020118:	0003      	movs	r3, r0
 802011a:	613b      	str	r3, [r7, #16]

    /* Return the function status.  */
    return(status);
 802011c:	693b      	ldr	r3, [r7, #16]
}
 802011e:	0018      	movs	r0, r3
 8020120:	46bd      	mov	sp, r7
 8020122:	b00a      	add	sp, #40	@ 0x28
 8020124:	bd80      	pop	{r7, pc}
 8020126:	46c0      	nop			@ (mov r8, r8)
 8020128:	20003b70 	.word	0x20003b70

0802012c <_ux_device_stack_initialize>:
UINT  _ux_device_stack_initialize(UCHAR * device_framework_high_speed, ULONG device_framework_length_high_speed,
                                  UCHAR * device_framework_full_speed, ULONG device_framework_length_full_speed,
                                  UCHAR * string_framework, ULONG string_framework_length,
                                  UCHAR * language_id_framework, ULONG language_id_framework_length,
                                  UINT (*ux_system_slave_change_function)(ULONG))
{
 802012c:	b580      	push	{r7, lr}
 802012e:	b094      	sub	sp, #80	@ 0x50
 8020130:	af00      	add	r7, sp, #0
 8020132:	60f8      	str	r0, [r7, #12]
 8020134:	60b9      	str	r1, [r7, #8]
 8020136:	607a      	str	r2, [r7, #4]
 8020138:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INITIALIZE, 0, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device. */
    device =  &_ux_system_slave -> ux_system_slave_device;
 802013a:	4bcb      	ldr	r3, [pc, #812]	@ (8020468 <_ux_device_stack_initialize+0x33c>)
 802013c:	681b      	ldr	r3, [r3, #0]
 802013e:	3324      	adds	r3, #36	@ 0x24
 8020140:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Store the high speed device framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_device_framework_high_speed =             device_framework_high_speed;
 8020142:	4bc9      	ldr	r3, [pc, #804]	@ (8020468 <_ux_device_stack_initialize+0x33c>)
 8020144:	681b      	ldr	r3, [r3, #0]
 8020146:	21dc      	movs	r1, #220	@ 0xdc
 8020148:	68fa      	ldr	r2, [r7, #12]
 802014a:	505a      	str	r2, [r3, r1]
    _ux_system_slave -> ux_system_slave_device_framework_length_high_speed =      device_framework_length_high_speed;
 802014c:	4bc6      	ldr	r3, [pc, #792]	@ (8020468 <_ux_device_stack_initialize+0x33c>)
 802014e:	681b      	ldr	r3, [r3, #0]
 8020150:	21e0      	movs	r1, #224	@ 0xe0
 8020152:	68ba      	ldr	r2, [r7, #8]
 8020154:	505a      	str	r2, [r3, r1]

    /* Store the string framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_device_framework_full_speed =             device_framework_full_speed;
 8020156:	4bc4      	ldr	r3, [pc, #784]	@ (8020468 <_ux_device_stack_initialize+0x33c>)
 8020158:	681b      	ldr	r3, [r3, #0]
 802015a:	21d4      	movs	r1, #212	@ 0xd4
 802015c:	687a      	ldr	r2, [r7, #4]
 802015e:	505a      	str	r2, [r3, r1]
    _ux_system_slave -> ux_system_slave_device_framework_length_full_speed =      device_framework_length_full_speed;
 8020160:	4bc1      	ldr	r3, [pc, #772]	@ (8020468 <_ux_device_stack_initialize+0x33c>)
 8020162:	681b      	ldr	r3, [r3, #0]
 8020164:	21d8      	movs	r1, #216	@ 0xd8
 8020166:	683a      	ldr	r2, [r7, #0]
 8020168:	505a      	str	r2, [r3, r1]

    /* Store the string framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_string_framework =                         string_framework;
 802016a:	4bbf      	ldr	r3, [pc, #764]	@ (8020468 <_ux_device_stack_initialize+0x33c>)
 802016c:	681b      	ldr	r3, [r3, #0]
 802016e:	21e4      	movs	r1, #228	@ 0xe4
 8020170:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8020172:	505a      	str	r2, [r3, r1]
    _ux_system_slave -> ux_system_slave_string_framework_length =                  string_framework_length;
 8020174:	4bbc      	ldr	r3, [pc, #752]	@ (8020468 <_ux_device_stack_initialize+0x33c>)
 8020176:	681b      	ldr	r3, [r3, #0]
 8020178:	21e8      	movs	r1, #232	@ 0xe8
 802017a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 802017c:	505a      	str	r2, [r3, r1]

    /* Store the language ID list in the project structure.  */
    _ux_system_slave -> ux_system_slave_language_id_framework =                 language_id_framework;
 802017e:	4bba      	ldr	r3, [pc, #744]	@ (8020468 <_ux_device_stack_initialize+0x33c>)
 8020180:	681b      	ldr	r3, [r3, #0]
 8020182:	21ec      	movs	r1, #236	@ 0xec
 8020184:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8020186:	505a      	str	r2, [r3, r1]
    _ux_system_slave -> ux_system_slave_language_id_framework_length =          language_id_framework_length;
 8020188:	4bb7      	ldr	r3, [pc, #732]	@ (8020468 <_ux_device_stack_initialize+0x33c>)
 802018a:	681b      	ldr	r3, [r3, #0]
 802018c:	21f0      	movs	r1, #240	@ 0xf0
 802018e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8020190:	505a      	str	r2, [r3, r1]

    /* Store the max number of slave class drivers in the project structure.  */
    UX_SYSTEM_DEVICE_MAX_CLASS_SET(UX_MAX_SLAVE_CLASS_DRIVER);
    
    /* Store the device state change function callback.  */
    _ux_system_slave -> ux_system_slave_change_function =  ux_system_slave_change_function;
 8020192:	4bb5      	ldr	r3, [pc, #724]	@ (8020468 <_ux_device_stack_initialize+0x33c>)
 8020194:	681a      	ldr	r2, [r3, #0]
 8020196:	23b2      	movs	r3, #178	@ 0xb2
 8020198:	005b      	lsls	r3, r3, #1
 802019a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 802019c:	50d1      	str	r1, [r2, r3]

    /* Allocate memory for the classes.
     * sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER) overflow is checked
     * outside of the function.
     */
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER);
 802019e:	2264      	movs	r2, #100	@ 0x64
 80201a0:	2100      	movs	r1, #0
 80201a2:	2000      	movs	r0, #0
 80201a4:	f000 fe36 	bl	8020e14 <_ux_utility_memory_allocate>
 80201a8:	0003      	movs	r3, r0
 80201aa:	623b      	str	r3, [r7, #32]
    if (memory == UX_NULL)
 80201ac:	6a3b      	ldr	r3, [r7, #32]
 80201ae:	2b00      	cmp	r3, #0
 80201b0:	d101      	bne.n	80201b6 <_ux_device_stack_initialize+0x8a>
        return(UX_MEMORY_INSUFFICIENT);
 80201b2:	2312      	movs	r3, #18
 80201b4:	e154      	b.n	8020460 <_ux_device_stack_initialize+0x334>
    
    /* Save this memory allocation in the USBX project.  */
    _ux_system_slave -> ux_system_slave_class_array =  (UX_SLAVE_CLASS *) ((void *) memory);
 80201b6:	4bac      	ldr	r3, [pc, #688]	@ (8020468 <_ux_device_stack_initialize+0x33c>)
 80201b8:	681b      	ldr	r3, [r3, #0]
 80201ba:	21fc      	movs	r1, #252	@ 0xfc
 80201bc:	6a3a      	ldr	r2, [r7, #32]
 80201be:	505a      	str	r2, [r3, r1]

    /* Allocate some memory for the Control Endpoint.  First get the address of the transfer request for the 
       control endpoint. */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 80201c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80201c2:	3338      	adds	r3, #56	@ 0x38
 80201c4:	61fb      	str	r3, [r7, #28]

    /* Acquire a buffer for the size of the endpoint.  */
    transfer_request -> ux_slave_transfer_request_data_pointer =
          _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH);
 80201c6:	2380      	movs	r3, #128	@ 0x80
 80201c8:	005b      	lsls	r3, r3, #1
 80201ca:	001a      	movs	r2, r3
 80201cc:	2101      	movs	r1, #1
 80201ce:	2000      	movs	r0, #0
 80201d0:	f000 fe20 	bl	8020e14 <_ux_utility_memory_allocate>
 80201d4:	0002      	movs	r2, r0
    transfer_request -> ux_slave_transfer_request_data_pointer =
 80201d6:	69fb      	ldr	r3, [r7, #28]
 80201d8:	60da      	str	r2, [r3, #12]

    /* Ensure we have enough memory.  */
    if (transfer_request -> ux_slave_transfer_request_data_pointer == UX_NULL)
 80201da:	69fb      	ldr	r3, [r7, #28]
 80201dc:	68db      	ldr	r3, [r3, #12]
 80201de:	2b00      	cmp	r3, #0
 80201e0:	d102      	bne.n	80201e8 <_ux_device_stack_initialize+0xbc>
        status = UX_MEMORY_INSUFFICIENT;
 80201e2:	2312      	movs	r3, #18
 80201e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80201e6:	e001      	b.n	80201ec <_ux_device_stack_initialize+0xc0>
    else
        status = UX_SUCCESS;
 80201e8:	2300      	movs	r3, #0
 80201ea:	64bb      	str	r3, [r7, #72]	@ 0x48
    interfaces_found = UX_MAX_SLAVE_INTERFACES;
    endpoints_found = UX_MAX_DEVICE_ENDPOINTS;
#else

    /* Reset all values we are using during the scanning of the framework.  */
    interfaces_found                   =  0;
 80201ec:	2300      	movs	r3, #0
 80201ee:	647b      	str	r3, [r7, #68]	@ 0x44
    endpoints_found                    =  0;
 80201f0:	2300      	movs	r3, #0
 80201f2:	643b      	str	r3, [r7, #64]	@ 0x40
    max_interface_number               =  0;
 80201f4:	2300      	movs	r3, #0
 80201f6:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Go on to scan interfaces if no error.  */
    if (status == UX_SUCCESS)
 80201f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80201fa:	2b00      	cmp	r3, #0
 80201fc:	d000      	beq.n	8020200 <_ux_device_stack_initialize+0xd4>
 80201fe:	e092      	b.n	8020326 <_ux_device_stack_initialize+0x1fa>
    {

        /* We need to determine the maximum number of interfaces and endpoints declared in the device framework.  
        This mechanism requires that both framework behave the same way regarding the number of interfaces
        and endpoints.  */
        device_framework        =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 8020200:	4b99      	ldr	r3, [pc, #612]	@ (8020468 <_ux_device_stack_initialize+0x33c>)
 8020202:	681b      	ldr	r3, [r3, #0]
 8020204:	22d4      	movs	r2, #212	@ 0xd4
 8020206:	589b      	ldr	r3, [r3, r2]
 8020208:	62fb      	str	r3, [r7, #44]	@ 0x2c
        device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 802020a:	4b97      	ldr	r3, [pc, #604]	@ (8020468 <_ux_device_stack_initialize+0x33c>)
 802020c:	681b      	ldr	r3, [r3, #0]
 802020e:	22d8      	movs	r2, #216	@ 0xd8
 8020210:	589b      	ldr	r3, [r3, r2]
 8020212:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Reset all values we are using during the scanning of the framework.  */
        local_interfaces_found             =  0;
 8020214:	2300      	movs	r3, #0
 8020216:	63bb      	str	r3, [r7, #56]	@ 0x38
        local_endpoints_found              =  0;
 8020218:	2300      	movs	r3, #0
 802021a:	637b      	str	r3, [r7, #52]	@ 0x34
        endpoints_in_interface_found       =  0;
 802021c:	2300      	movs	r3, #0
 802021e:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Parse the device framework and locate interfaces and endpoint descriptor(s).  */
        while (device_framework_length != 0)
 8020220:	e057      	b.n	80202d2 <_ux_device_stack_initialize+0x1a6>
        {

            /* Get the length of this descriptor.  */
            descriptor_length =  (ULONG) *device_framework;
 8020222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8020224:	781b      	ldrb	r3, [r3, #0]
 8020226:	61bb      	str	r3, [r7, #24]
        
            /* And its type.  */
            descriptor_type =  *(device_framework + 1);
 8020228:	2117      	movs	r1, #23
 802022a:	187b      	adds	r3, r7, r1
 802022c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 802022e:	7852      	ldrb	r2, [r2, #1]
 8020230:	701a      	strb	r2, [r3, #0]
                    
            /* Check if this is an endpoint descriptor.  */
            switch(descriptor_type)
 8020232:	187b      	adds	r3, r7, r1
 8020234:	781b      	ldrb	r3, [r3, #0]
 8020236:	2b02      	cmp	r3, #2
 8020238:	d029      	beq.n	802028e <_ux_device_stack_initialize+0x162>
 802023a:	2b04      	cmp	r3, #4
 802023c:	d13e      	bne.n	80202bc <_ux_device_stack_initialize+0x190>

            case UX_INTERFACE_DESCRIPTOR_ITEM:

                /* Check if this is alternate setting 0. If not, do not add another interface found.  
                If this is alternate setting 0, reset the endpoints count for this interface.  */
                if (*(device_framework + 3) == 0)
 802023e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8020240:	3303      	adds	r3, #3
 8020242:	781b      	ldrb	r3, [r3, #0]
 8020244:	2b00      	cmp	r3, #0
 8020246:	d10b      	bne.n	8020260 <_ux_device_stack_initialize+0x134>
                {

                    /* Add the cumulated number of endpoints in the previous interface.  */
                    local_endpoints_found += endpoints_in_interface_found;
 8020248:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 802024a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802024c:	18d3      	adds	r3, r2, r3
 802024e:	637b      	str	r3, [r7, #52]	@ 0x34

                    /* Read the number of endpoints for this alternate setting.  */
                    endpoints_in_interface_found = (ULONG) *(device_framework + 4);
 8020250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8020252:	3304      	adds	r3, #4
 8020254:	781b      	ldrb	r3, [r3, #0]
 8020256:	633b      	str	r3, [r7, #48]	@ 0x30
                    
                    /* Increment the number of interfaces found in the current configuration.  */
                    local_interfaces_found++;
 8020258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802025a:	3301      	adds	r3, #1
 802025c:	63bb      	str	r3, [r7, #56]	@ 0x38
 802025e:	e00a      	b.n	8020276 <_ux_device_stack_initialize+0x14a>
                }                
                else
                {

                    /* Compare the number of endpoints found in this non 0 alternate setting.  */
                    if (endpoints_in_interface_found < (ULONG) *(device_framework + 4))
 8020260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8020262:	3304      	adds	r3, #4
 8020264:	781b      	ldrb	r3, [r3, #0]
 8020266:	001a      	movs	r2, r3
 8020268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802026a:	4293      	cmp	r3, r2
 802026c:	d203      	bcs.n	8020276 <_ux_device_stack_initialize+0x14a>
                    
                        /* Adjust the number of maximum endpoints in this interface.  */
                        endpoints_in_interface_found = (ULONG) *(device_framework + 4);
 802026e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8020270:	3304      	adds	r3, #4
 8020272:	781b      	ldrb	r3, [r3, #0]
 8020274:	633b      	str	r3, [r7, #48]	@ 0x30
                }

                /* Check and update max interface number.  */
                if (*(device_framework + 2) > max_interface_number)
 8020276:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8020278:	3302      	adds	r3, #2
 802027a:	781b      	ldrb	r3, [r3, #0]
 802027c:	001a      	movs	r2, r3
 802027e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8020280:	4293      	cmp	r3, r2
 8020282:	d21d      	bcs.n	80202c0 <_ux_device_stack_initialize+0x194>
                    max_interface_number = *(device_framework + 2);
 8020284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8020286:	3302      	adds	r3, #2
 8020288:	781b      	ldrb	r3, [r3, #0]
 802028a:	63fb      	str	r3, [r7, #60]	@ 0x3c

                break;
 802028c:	e018      	b.n	80202c0 <_ux_device_stack_initialize+0x194>

            case UX_CONFIGURATION_DESCRIPTOR_ITEM:

                /* Check if the number of interfaces found in this configuration is the maximum so far. */
                if (local_interfaces_found > interfaces_found)
 802028e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8020290:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8020292:	429a      	cmp	r2, r3
 8020294:	d901      	bls.n	802029a <_ux_device_stack_initialize+0x16e>
                    
                    /* We need to adjust the number of maximum interfaces.  */
                    interfaces_found =  local_interfaces_found;
 8020296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8020298:	647b      	str	r3, [r7, #68]	@ 0x44

                /* We have a new configuration. We need to reset the number of local interfaces. */
                local_interfaces_found =  0;
 802029a:	2300      	movs	r3, #0
 802029c:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Add the cumulated number of endpoints in the previous interface.  */
                local_endpoints_found += endpoints_in_interface_found;
 802029e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80202a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80202a2:	18d3      	adds	r3, r2, r3
 80202a4:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Check if the number of endpoints found in the previous configuration is the maximum so far. */
                if (local_endpoints_found > endpoints_found)
 80202a6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80202a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80202aa:	429a      	cmp	r2, r3
 80202ac:	d901      	bls.n	80202b2 <_ux_device_stack_initialize+0x186>
                    
                    /* We need to adjust the number of maximum endpoints.  */
                    endpoints_found =  local_endpoints_found;
 80202ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80202b0:	643b      	str	r3, [r7, #64]	@ 0x40

                /* We have a new configuration. We need to reset the number of local endpoints. */
                local_endpoints_found         =  0;
 80202b2:	2300      	movs	r3, #0
 80202b4:	637b      	str	r3, [r7, #52]	@ 0x34
                endpoints_in_interface_found  =  0;
 80202b6:	2300      	movs	r3, #0
 80202b8:	633b      	str	r3, [r7, #48]	@ 0x30

                break;
 80202ba:	e002      	b.n	80202c2 <_ux_device_stack_initialize+0x196>

            default:
                break;
 80202bc:	46c0      	nop			@ (mov r8, r8)
 80202be:	e000      	b.n	80202c2 <_ux_device_stack_initialize+0x196>
                break;
 80202c0:	46c0      	nop			@ (mov r8, r8)
            }

            /* Adjust what is left of the device framework.  */
            device_framework_length -=  descriptor_length;
 80202c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80202c4:	69bb      	ldr	r3, [r7, #24]
 80202c6:	1ad3      	subs	r3, r2, r3
 80202c8:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 80202ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80202cc:	69bb      	ldr	r3, [r7, #24]
 80202ce:	18d3      	adds	r3, r2, r3
 80202d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (device_framework_length != 0)
 80202d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80202d4:	2b00      	cmp	r3, #0
 80202d6:	d1a4      	bne.n	8020222 <_ux_device_stack_initialize+0xf6>
        }
        
        /* Add the cumulated number of endpoints in the previous interface.  */
        local_endpoints_found += endpoints_in_interface_found;
 80202d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80202da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80202dc:	18d3      	adds	r3, r2, r3
 80202de:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Check if the number of endpoints found in the previous interface is the maximum so far. */
        if (local_endpoints_found > endpoints_found)
 80202e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80202e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80202e4:	429a      	cmp	r2, r3
 80202e6:	d901      	bls.n	80202ec <_ux_device_stack_initialize+0x1c0>
                    
            /* We need to adjust the number of maximum endpoints.  */
            endpoints_found =  local_endpoints_found;
 80202e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80202ea:	643b      	str	r3, [r7, #64]	@ 0x40


        /* Check if the number of interfaces found in this configuration is the maximum so far. */
        if (local_interfaces_found > interfaces_found)
 80202ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80202ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80202f0:	429a      	cmp	r2, r3
 80202f2:	d901      	bls.n	80202f8 <_ux_device_stack_initialize+0x1cc>
            
            /* We need to adjust the number of maximum interfaces.  */
            interfaces_found =  local_interfaces_found;
 80202f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80202f6:	647b      	str	r3, [r7, #68]	@ 0x44

        /* We do a sanity check on the finding. At least there must be one interface but endpoints are
        not necessary.  */
        if (interfaces_found == 0)
 80202f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80202fa:	2b00      	cmp	r3, #0
 80202fc:	d106      	bne.n	802030c <_ux_device_stack_initialize+0x1e0>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_DESCRIPTOR_CORRUPTED);
 80202fe:	2242      	movs	r2, #66	@ 0x42
 8020300:	2103      	movs	r1, #3
 8020302:	2002      	movs	r0, #2
 8020304:	f000 fc18 	bl	8020b38 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, device_framework, 0, 0, UX_TRACE_ERRORS, 0, 0)

            status = UX_DESCRIPTOR_CORRUPTED;
 8020308:	2342      	movs	r3, #66	@ 0x42
 802030a:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /* We do a sanity check on the finding. Max interface number should not exceed limit.  */
        if (status == UX_SUCCESS &&
 802030c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 802030e:	2b00      	cmp	r3, #0
 8020310:	d109      	bne.n	8020326 <_ux_device_stack_initialize+0x1fa>
 8020312:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8020314:	2b0f      	cmp	r3, #15
 8020316:	d906      	bls.n	8020326 <_ux_device_stack_initialize+0x1fa>
            max_interface_number >= UX_MAX_SLAVE_INTERFACES)
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_MEMORY_INSUFFICIENT);
 8020318:	2212      	movs	r2, #18
 802031a:	2103      	movs	r1, #3
 802031c:	2002      	movs	r0, #2
 802031e:	f000 fc0b 	bl	8020b38 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device_framework, 0, 0, UX_TRACE_ERRORS, 0, 0)

            status = UX_MEMORY_INSUFFICIENT;
 8020322:	2312      	movs	r3, #18
 8020324:	64bb      	str	r3, [r7, #72]	@ 0x48
        }
    }
#endif

    /* Go on to allocate interfaces pool if no error.  */
    if (status == UX_SUCCESS)
 8020326:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8020328:	2b00      	cmp	r3, #0
 802032a:	d119      	bne.n	8020360 <_ux_device_stack_initialize+0x234>
    {

        /* Memorize both pool sizes.  */
        device -> ux_slave_device_interfaces_pool_number = interfaces_found;
 802032c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802032e:	2198      	movs	r1, #152	@ 0x98
 8020330:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8020332:	505a      	str	r2, [r3, r1]
        device -> ux_slave_device_endpoints_pool_number  = endpoints_found;
 8020334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020336:	21a0      	movs	r1, #160	@ 0xa0
 8020338:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 802033a:	505a      	str	r2, [r3, r1]

        /* We assign a pool for the interfaces.  */
        interfaces_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, interfaces_found, sizeof(UX_SLAVE_INTERFACE));
 802033c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 802033e:	2320      	movs	r3, #32
 8020340:	2100      	movs	r1, #0
 8020342:	2000      	movs	r0, #0
 8020344:	f000 fe4c 	bl	8020fe0 <_ux_utility_memory_allocate_mulc_safe>
 8020348:	0003      	movs	r3, r0
 802034a:	613b      	str	r3, [r7, #16]
        if (interfaces_pool == UX_NULL)
 802034c:	693b      	ldr	r3, [r7, #16]
 802034e:	2b00      	cmp	r3, #0
 8020350:	d102      	bne.n	8020358 <_ux_device_stack_initialize+0x22c>
            status = UX_MEMORY_INSUFFICIENT;
 8020352:	2312      	movs	r3, #18
 8020354:	64bb      	str	r3, [r7, #72]	@ 0x48
 8020356:	e003      	b.n	8020360 <_ux_device_stack_initialize+0x234>
        else

            /* Save the interface pool address in the device container.  */
            device -> ux_slave_device_interfaces_pool =  interfaces_pool;
 8020358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802035a:	2194      	movs	r1, #148	@ 0x94
 802035c:	693a      	ldr	r2, [r7, #16]
 802035e:	505a      	str	r2, [r3, r1]
    }

    /* Do we need an endpoint pool ?  */
    if (endpoints_found != 0 && status == UX_SUCCESS)
 8020360:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8020362:	2b00      	cmp	r3, #0
 8020364:	d03d      	beq.n	80203e2 <_ux_device_stack_initialize+0x2b6>
 8020366:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8020368:	2b00      	cmp	r3, #0
 802036a:	d13a      	bne.n	80203e2 <_ux_device_stack_initialize+0x2b6>
    {

        /* We assign a pool for the endpoints.  */
        endpoints_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, endpoints_found, sizeof(UX_SLAVE_ENDPOINT));
 802036c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 802036e:	2368      	movs	r3, #104	@ 0x68
 8020370:	2100      	movs	r1, #0
 8020372:	2000      	movs	r0, #0
 8020374:	f000 fe34 	bl	8020fe0 <_ux_utility_memory_allocate_mulc_safe>
 8020378:	0003      	movs	r3, r0
 802037a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        if (endpoints_pool == UX_NULL)
 802037c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 802037e:	2b00      	cmp	r3, #0
 8020380:	d102      	bne.n	8020388 <_ux_device_stack_initialize+0x25c>
            status = UX_MEMORY_INSUFFICIENT;
 8020382:	2312      	movs	r3, #18
 8020384:	64bb      	str	r3, [r7, #72]	@ 0x48
        if (endpoints_pool == UX_NULL)
 8020386:	e02e      	b.n	80203e6 <_ux_device_stack_initialize+0x2ba>
        else
        {

            /* Save the endpoint pool address in the device container.  */
            device -> ux_slave_device_endpoints_pool =  endpoints_pool;
 8020388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802038a:	219c      	movs	r1, #156	@ 0x9c
 802038c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 802038e:	505a      	str	r2, [r3, r1]

            /* We need to assign a transfer buffer to each endpoint. Each endpoint is assigned the
            maximum buffer size.  We also assign the semaphore used by the endpoint to synchronize transfer
            completion. */
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 8020390:	e01b      	b.n	80203ca <_ux_device_stack_initialize+0x29e>

#if UX_DEVICE_ENDPOINT_BUFFER_OWNER == 0

                /* Obtain some memory.  */
                endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer = 
                                _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_DATA_MAX_LENGTH);
 8020392:	2380      	movs	r3, #128	@ 0x80
 8020394:	011b      	lsls	r3, r3, #4
 8020396:	001a      	movs	r2, r3
 8020398:	2101      	movs	r1, #1
 802039a:	2000      	movs	r0, #0
 802039c:	f000 fd3a 	bl	8020e14 <_ux_utility_memory_allocate>
 80203a0:	0002      	movs	r2, r0
                endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer = 
 80203a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80203a4:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Ensure we could allocate memory.  */
                if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer == UX_NULL)
 80203a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80203a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80203aa:	2b00      	cmp	r3, #0
 80203ac:	d102      	bne.n	80203b4 <_ux_device_stack_initialize+0x288>
                {
                    status = UX_MEMORY_INSUFFICIENT;
 80203ae:	2312      	movs	r3, #18
 80203b0:	64bb      	str	r3, [r7, #72]	@ 0x48
                    break;
 80203b2:	e015      	b.n	80203e0 <_ux_device_stack_initialize+0x2b4>
                }
#endif

                /* Create the semaphore for the endpoint.  */
                status =  _ux_device_semaphore_create(&endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore,
 80203b4:	2300      	movs	r3, #0
 80203b6:	64bb      	str	r3, [r7, #72]	@ 0x48
                                                    "ux_transfer_request_semaphore", 0);

                /* Check completion status.  */
                if (status != UX_SUCCESS)
 80203b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80203ba:	2b00      	cmp	r3, #0
 80203bc:	d002      	beq.n	80203c4 <_ux_device_stack_initialize+0x298>
                {
                    status = UX_SEMAPHORE_ERROR;
 80203be:	2315      	movs	r3, #21
 80203c0:	64bb      	str	r3, [r7, #72]	@ 0x48
                    break;
 80203c2:	e00d      	b.n	80203e0 <_ux_device_stack_initialize+0x2b4>
                }
        
                /* Next endpoint.  */
                endpoints_pool++;
 80203c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80203c6:	3368      	adds	r3, #104	@ 0x68
 80203c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 80203ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80203cc:	229c      	movs	r2, #156	@ 0x9c
 80203ce:	589a      	ldr	r2, [r3, r2]
 80203d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80203d2:	2168      	movs	r1, #104	@ 0x68
 80203d4:	434b      	muls	r3, r1
 80203d6:	18d3      	adds	r3, r2, r3
 80203d8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80203da:	429a      	cmp	r2, r3
 80203dc:	d3d9      	bcc.n	8020392 <_ux_device_stack_initialize+0x266>
        if (endpoints_pool == UX_NULL)
 80203de:	e002      	b.n	80203e6 <_ux_device_stack_initialize+0x2ba>
 80203e0:	e001      	b.n	80203e6 <_ux_device_stack_initialize+0x2ba>
            }
        }
    }
    else
        endpoints_pool = UX_NULL;
 80203e2:	2300      	movs	r3, #0
 80203e4:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Return successful completion.  */
    if (status == UX_SUCCESS)
 80203e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80203e8:	2b00      	cmp	r3, #0
 80203ea:	d101      	bne.n	80203f0 <_ux_device_stack_initialize+0x2c4>
        return(UX_SUCCESS);
 80203ec:	2300      	movs	r3, #0
 80203ee:	e037      	b.n	8020460 <_ux_device_stack_initialize+0x334>
    
    /* Free resources when there is error.  */

    /* Free device -> ux_slave_device_endpoints_pool.  */
    if (endpoints_pool)
 80203f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80203f2:	2b00      	cmp	r3, #0
 80203f4:	d018      	beq.n	8020428 <_ux_device_stack_initialize+0x2fc>
    {

        /* In error cases creating endpoint resources, endpoints_pool is endpoint that failed.
         * Previously allocated things should be freed.  */
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 80203f6:	e00b      	b.n	8020410 <_ux_device_stack_initialize+0x2e4>
                _ux_device_semaphore_delete(&endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore);

#if UX_DEVICE_ENDPOINT_BUFFER_OWNER == 0

            /* Free ux_slave_transfer_request_data_pointer buffer.  */
            if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
 80203f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80203fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80203fc:	2b00      	cmp	r3, #0
 80203fe:	d004      	beq.n	802040a <_ux_device_stack_initialize+0x2de>
                _ux_utility_memory_free(endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
 8020400:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8020402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8020404:	0018      	movs	r0, r3
 8020406:	f000 ff31 	bl	802126c <_ux_utility_memory_free>
#endif

            /* Move to previous endpoint.  */
            endpoints_pool --;
 802040a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 802040c:	3b68      	subs	r3, #104	@ 0x68
 802040e:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 8020410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020412:	229c      	movs	r2, #156	@ 0x9c
 8020414:	589b      	ldr	r3, [r3, r2]
 8020416:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8020418:	429a      	cmp	r2, r3
 802041a:	d2ed      	bcs.n	80203f8 <_ux_device_stack_initialize+0x2cc>
        }

        _ux_utility_memory_free(device -> ux_slave_device_endpoints_pool);
 802041c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802041e:	229c      	movs	r2, #156	@ 0x9c
 8020420:	589b      	ldr	r3, [r3, r2]
 8020422:	0018      	movs	r0, r3
 8020424:	f000 ff22 	bl	802126c <_ux_utility_memory_free>
    }

    /* Free device -> ux_slave_device_interfaces_pool.  */
    if (device -> ux_slave_device_interfaces_pool)
 8020428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802042a:	2294      	movs	r2, #148	@ 0x94
 802042c:	589b      	ldr	r3, [r3, r2]
 802042e:	2b00      	cmp	r3, #0
 8020430:	d005      	beq.n	802043e <_ux_device_stack_initialize+0x312>
        _ux_utility_memory_free(device -> ux_slave_device_interfaces_pool);
 8020432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020434:	2294      	movs	r2, #148	@ 0x94
 8020436:	589b      	ldr	r3, [r3, r2]
 8020438:	0018      	movs	r0, r3
 802043a:	f000 ff17 	bl	802126c <_ux_utility_memory_free>

    /* Free device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer.  */
    if (device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
 802043e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8020442:	2b00      	cmp	r3, #0
 8020444:	d004      	beq.n	8020450 <_ux_device_stack_initialize+0x324>
        _ux_utility_memory_free(device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
 8020446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802044a:	0018      	movs	r0, r3
 802044c:	f000 ff0e 	bl	802126c <_ux_utility_memory_free>

    /* Free _ux_system_slave -> ux_system_slave_class_array.  */
    _ux_utility_memory_free(_ux_system_slave -> ux_system_slave_class_array);
 8020450:	4b05      	ldr	r3, [pc, #20]	@ (8020468 <_ux_device_stack_initialize+0x33c>)
 8020452:	681b      	ldr	r3, [r3, #0]
 8020454:	22fc      	movs	r2, #252	@ 0xfc
 8020456:	589b      	ldr	r3, [r3, r2]
 8020458:	0018      	movs	r0, r3
 802045a:	f000 ff07 	bl	802126c <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 802045e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8020460:	0018      	movs	r0, r3
 8020462:	46bd      	mov	sp, r7
 8020464:	b014      	add	sp, #80	@ 0x50
 8020466:	bd80      	pop	{r7, pc}
 8020468:	20003b70 	.word	0x20003b70

0802046c <_ux_device_stack_interface_delete>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_delete(UX_SLAVE_INTERFACE *interface_ptr)
{
 802046c:	b580      	push	{r7, lr}
 802046e:	b086      	sub	sp, #24
 8020470:	af00      	add	r7, sp, #0
 8020472:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_DELETE, interface_ptr, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8020474:	4b20      	ldr	r3, [pc, #128]	@ (80204f8 <_ux_device_stack_interface_delete+0x8c>)
 8020476:	681b      	ldr	r3, [r3, #0]
 8020478:	3324      	adds	r3, #36	@ 0x24
 802047a:	613b      	str	r3, [r7, #16]

    /* Find the first endpoints associated with this interface.  */    
    next_endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;        
 802047c:	687b      	ldr	r3, [r7, #4]
 802047e:	69db      	ldr	r3, [r3, #28]
 8020480:	617b      	str	r3, [r7, #20]
    
    /* Parse all the endpoints.  */    
    while (next_endpoint != UX_NULL)
 8020482:	e01c      	b.n	80204be <_ux_device_stack_interface_delete+0x52>
    {

        /* Save this endpoint.  */
        endpoint =  next_endpoint;
 8020484:	697b      	ldr	r3, [r7, #20]
 8020486:	60fb      	str	r3, [r7, #12]
        
        /* Find the next endpoint.  */
        next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 8020488:	68fb      	ldr	r3, [r7, #12]
 802048a:	695b      	ldr	r3, [r3, #20]
 802048c:	617b      	str	r3, [r7, #20]
        
        /* Get the pointer to the DCD.  */
        dcd =  &_ux_system_slave->ux_system_slave_dcd;
 802048e:	4b1a      	ldr	r3, [pc, #104]	@ (80204f8 <_ux_device_stack_interface_delete+0x8c>)
 8020490:	681b      	ldr	r3, [r3, #0]
 8020492:	60bb      	str	r3, [r7, #8]

        /* The endpoint must be destroyed.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, endpoint);
 8020494:	68bb      	ldr	r3, [r7, #8]
 8020496:	699b      	ldr	r3, [r3, #24]
 8020498:	68fa      	ldr	r2, [r7, #12]
 802049a:	68b8      	ldr	r0, [r7, #8]
 802049c:	210f      	movs	r1, #15
 802049e:	4798      	blx	r3

        /* Free the endpoint.  */
        endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 80204a0:	68fb      	ldr	r3, [r7, #12]
 80204a2:	2200      	movs	r2, #0
 80204a4:	601a      	str	r2, [r3, #0]

        /* Make sure the endpoint instance is now cleaned up.  */
        endpoint -> ux_slave_endpoint_state =  0;
 80204a6:	68fb      	ldr	r3, [r7, #12]
 80204a8:	2200      	movs	r2, #0
 80204aa:	605a      	str	r2, [r3, #4]
        endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
 80204ac:	68fb      	ldr	r3, [r7, #12]
 80204ae:	2200      	movs	r2, #0
 80204b0:	615a      	str	r2, [r3, #20]
        endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 80204b2:	68fb      	ldr	r3, [r7, #12]
 80204b4:	2200      	movs	r2, #0
 80204b6:	619a      	str	r2, [r3, #24]
        endpoint -> ux_slave_endpoint_device =  UX_NULL;
 80204b8:	68fb      	ldr	r3, [r7, #12]
 80204ba:	2200      	movs	r2, #0
 80204bc:	61da      	str	r2, [r3, #28]
    while (next_endpoint != UX_NULL)
 80204be:	697b      	ldr	r3, [r7, #20]
 80204c0:	2b00      	cmp	r3, #0
 80204c2:	d1df      	bne.n	8020484 <_ux_device_stack_interface_delete+0x18>
    }        

    /* It's always from first one (to delete).  */
    /* Rebuild the first link.  */
    device -> ux_slave_device_first_interface =  interface_ptr -> ux_slave_interface_next_interface;
 80204c4:	687b      	ldr	r3, [r7, #4]
 80204c6:	699a      	ldr	r2, [r3, #24]
 80204c8:	693b      	ldr	r3, [r7, #16]
 80204ca:	2190      	movs	r1, #144	@ 0x90
 80204cc:	505a      	str	r2, [r3, r1]

    /* The interface is removed from the link, its memory must be cleaned and returned to the pool.  */
    interface_ptr -> ux_slave_interface_class          =  UX_NULL;
 80204ce:	687b      	ldr	r3, [r7, #4]
 80204d0:	2200      	movs	r2, #0
 80204d2:	605a      	str	r2, [r3, #4]
    interface_ptr -> ux_slave_interface_class_instance =  UX_NULL;
 80204d4:	687b      	ldr	r3, [r7, #4]
 80204d6:	2200      	movs	r2, #0
 80204d8:	609a      	str	r2, [r3, #8]
    interface_ptr -> ux_slave_interface_next_interface =  UX_NULL;
 80204da:	687b      	ldr	r3, [r7, #4]
 80204dc:	2200      	movs	r2, #0
 80204de:	619a      	str	r2, [r3, #24]
    interface_ptr -> ux_slave_interface_first_endpoint =  UX_NULL;
 80204e0:	687b      	ldr	r3, [r7, #4]
 80204e2:	2200      	movs	r2, #0
 80204e4:	61da      	str	r2, [r3, #28]
    interface_ptr -> ux_slave_interface_status         =  UX_UNUSED;
 80204e6:	687b      	ldr	r3, [r7, #4]
 80204e8:	2200      	movs	r2, #0
 80204ea:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */    
    return(UX_SUCCESS);       
 80204ec:	2300      	movs	r3, #0
}
 80204ee:	0018      	movs	r0, r3
 80204f0:	46bd      	mov	sp, r7
 80204f2:	b006      	add	sp, #24
 80204f4:	bd80      	pop	{r7, pc}
 80204f6:	46c0      	nop			@ (mov r8, r8)
 80204f8:	20003b70 	.word	0x20003b70

080204fc <_ux_device_stack_interface_set>:
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_set(UCHAR * device_framework, ULONG device_framework_length,
                                                    ULONG alternate_setting_value)
{
 80204fc:	b580      	push	{r7, lr}
 80204fe:	b092      	sub	sp, #72	@ 0x48
 8020500:	af00      	add	r7, sp, #0
 8020502:	60f8      	str	r0, [r7, #12]
 8020504:	60b9      	str	r1, [r7, #8]
 8020506:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_SET, alternate_setting_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8020508:	4b87      	ldr	r3, [pc, #540]	@ (8020728 <_ux_device_stack_interface_set+0x22c>)
 802050a:	681b      	ldr	r3, [r3, #0]
 802050c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 802050e:	4b86      	ldr	r3, [pc, #536]	@ (8020728 <_ux_device_stack_interface_set+0x22c>)
 8020510:	681b      	ldr	r3, [r3, #0]
 8020512:	3324      	adds	r3, #36	@ 0x24
 8020514:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Find a free interface in the pool and hook it to the 
       existing interface.  */
    interface_ptr = device -> ux_slave_device_interfaces_pool;
 8020516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020518:	2294      	movs	r2, #148	@ 0x94
 802051a:	589b      	ldr	r3, [r3, r2]
 802051c:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    interfaces_pool_number = device -> ux_slave_device_interfaces_pool_number;
 802051e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020520:	2298      	movs	r2, #152	@ 0x98
 8020522:	589b      	ldr	r3, [r3, r2]
 8020524:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (interfaces_pool_number != 0)
 8020526:	e009      	b.n	802053c <_ux_device_stack_interface_set+0x40>
    {
        /* Check if this interface is free.  */
        if (interface_ptr -> ux_slave_interface_status == UX_UNUSED)
 8020528:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 802052a:	681b      	ldr	r3, [r3, #0]
 802052c:	2b00      	cmp	r3, #0
 802052e:	d009      	beq.n	8020544 <_ux_device_stack_interface_set+0x48>
            break;
    
        /* Try the next interface.  */
        interface_ptr++;
 8020530:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8020532:	3320      	adds	r3, #32
 8020534:	647b      	str	r3, [r7, #68]	@ 0x44
        
        /* Decrement the number of interfaces left to scan in the pool.  */
        interfaces_pool_number--;
 8020536:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8020538:	3b01      	subs	r3, #1
 802053a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (interfaces_pool_number != 0)
 802053c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 802053e:	2b00      	cmp	r3, #0
 8020540:	d1f2      	bne.n	8020528 <_ux_device_stack_interface_set+0x2c>
 8020542:	e000      	b.n	8020546 <_ux_device_stack_interface_set+0x4a>
            break;
 8020544:	46c0      	nop			@ (mov r8, r8)
    }

    /* Did we find a free interface ?  */
    if (interfaces_pool_number == 0)
 8020546:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8020548:	2b00      	cmp	r3, #0
 802054a:	d101      	bne.n	8020550 <_ux_device_stack_interface_set+0x54>
        return(UX_MEMORY_INSUFFICIENT);
 802054c:	2312      	movs	r3, #18
 802054e:	e0e6      	b.n	802071e <_ux_device_stack_interface_set+0x222>
        return(UX_MEMORY_INSUFFICIENT);
    
#endif

    /* Mark this interface as used now.  */
    interface_ptr -> ux_slave_interface_status = UX_USED;
 8020550:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8020552:	2201      	movs	r2, #1
 8020554:	601a      	str	r2, [r3, #0]

    /* Parse the descriptor in something more readable.  */
    _ux_utility_descriptor_parse(device_framework,
                _ux_system_interface_descriptor_structure,
                UX_INTERFACE_DESCRIPTOR_ENTRIES,
                (UCHAR *) &interface_ptr -> ux_slave_interface_descriptor);
 8020556:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8020558:	330c      	adds	r3, #12
    _ux_utility_descriptor_parse(device_framework,
 802055a:	4974      	ldr	r1, [pc, #464]	@ (802072c <_ux_device_stack_interface_set+0x230>)
 802055c:	68f8      	ldr	r0, [r7, #12]
 802055e:	2209      	movs	r2, #9
 8020560:	f000 fbbe 	bl	8020ce0 <_ux_utility_descriptor_parse>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1

    /* Attach this interface to the end of the interface chain.  */
    if (device -> ux_slave_device_first_interface == UX_NULL)
 8020564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020566:	2290      	movs	r2, #144	@ 0x90
 8020568:	589b      	ldr	r3, [r3, r2]
 802056a:	2b00      	cmp	r3, #0
 802056c:	d104      	bne.n	8020578 <_ux_device_stack_interface_set+0x7c>
    {

        device -> ux_slave_device_first_interface =  interface_ptr;
 802056e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020570:	2190      	movs	r1, #144	@ 0x90
 8020572:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8020574:	505a      	str	r2, [r3, r1]
 8020576:	e00e      	b.n	8020596 <_ux_device_stack_interface_set+0x9a>
    }
    else
    {
        /* Multiple interfaces exist, so find the end of the chain.  */
        interface_link =  device -> ux_slave_device_first_interface;
 8020578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802057a:	2290      	movs	r2, #144	@ 0x90
 802057c:	589b      	ldr	r3, [r3, r2]
 802057e:	643b      	str	r3, [r7, #64]	@ 0x40
        while (interface_link -> ux_slave_interface_next_interface != UX_NULL)
 8020580:	e002      	b.n	8020588 <_ux_device_stack_interface_set+0x8c>
            interface_link =  interface_link -> ux_slave_interface_next_interface;
 8020582:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8020584:	699b      	ldr	r3, [r3, #24]
 8020586:	643b      	str	r3, [r7, #64]	@ 0x40
        while (interface_link -> ux_slave_interface_next_interface != UX_NULL)
 8020588:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 802058a:	699b      	ldr	r3, [r3, #24]
 802058c:	2b00      	cmp	r3, #0
 802058e:	d1f8      	bne.n	8020582 <_ux_device_stack_interface_set+0x86>
        interface_link -> ux_slave_interface_next_interface =  interface_ptr;
 8020590:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8020592:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8020594:	619a      	str	r2, [r3, #24]
    /* It must be very first one.  */
    device -> ux_slave_device_first_interface = interface_ptr;
#endif

    /* Point beyond the interface descriptor.  */
    device_framework_length -=  (ULONG) *device_framework;
 8020596:	68fb      	ldr	r3, [r7, #12]
 8020598:	781b      	ldrb	r3, [r3, #0]
 802059a:	001a      	movs	r2, r3
 802059c:	68bb      	ldr	r3, [r7, #8]
 802059e:	1a9b      	subs	r3, r3, r2
 80205a0:	60bb      	str	r3, [r7, #8]
    device_framework +=  (ULONG) *device_framework;
 80205a2:	68fb      	ldr	r3, [r7, #12]
 80205a4:	781b      	ldrb	r3, [r3, #0]
 80205a6:	001a      	movs	r2, r3
 80205a8:	68fb      	ldr	r3, [r7, #12]
 80205aa:	189b      	adds	r3, r3, r2
 80205ac:	60fb      	str	r3, [r7, #12]

    /* Parse the device framework and locate endpoint descriptor(s).  */
    while (device_framework_length != 0)
 80205ae:	e0ab      	b.n	8020708 <_ux_device_stack_interface_set+0x20c>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 80205b0:	68fb      	ldr	r3, [r7, #12]
 80205b2:	781b      	ldrb	r3, [r3, #0]
 80205b4:	61fb      	str	r3, [r7, #28]

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 80205b6:	211b      	movs	r1, #27
 80205b8:	187b      	adds	r3, r7, r1
 80205ba:	68fa      	ldr	r2, [r7, #12]
 80205bc:	7852      	ldrb	r2, [r2, #1]
 80205be:	701a      	strb	r2, [r3, #0]
                
        /* Check if this is an endpoint descriptor.  */
        switch(descriptor_type)
 80205c0:	187b      	adds	r3, r7, r1
 80205c2:	781b      	ldrb	r3, [r3, #0]
 80205c4:	2b05      	cmp	r3, #5
 80205c6:	d008      	beq.n	80205da <_ux_device_stack_interface_set+0xde>
 80205c8:	dd00      	ble.n	80205cc <_ux_device_stack_interface_set+0xd0>
 80205ca:	e094      	b.n	80206f6 <_ux_device_stack_interface_set+0x1fa>
 80205cc:	2b02      	cmp	r3, #2
 80205ce:	d100      	bne.n	80205d2 <_ux_device_stack_interface_set+0xd6>
 80205d0:	e089      	b.n	80206e6 <_ux_device_stack_interface_set+0x1ea>
 80205d2:	2b04      	cmp	r3, #4
 80205d4:	d100      	bne.n	80205d8 <_ux_device_stack_interface_set+0xdc>
 80205d6:	e086      	b.n	80206e6 <_ux_device_stack_interface_set+0x1ea>

            /* Return the status to the caller.  */
            return(status);

        default:
            break;
 80205d8:	e08d      	b.n	80206f6 <_ux_device_stack_interface_set+0x1fa>
            endpoint = device -> ux_slave_device_endpoints_pool;
 80205da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80205dc:	229c      	movs	r2, #156	@ 0x9c
 80205de:	589b      	ldr	r3, [r3, r2]
 80205e0:	63bb      	str	r3, [r7, #56]	@ 0x38
            endpoints_pool_number = device -> ux_slave_device_endpoints_pool_number;
 80205e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80205e4:	22a0      	movs	r2, #160	@ 0xa0
 80205e6:	589b      	ldr	r3, [r3, r2]
 80205e8:	633b      	str	r3, [r7, #48]	@ 0x30
            while (endpoints_pool_number != 0)
 80205ea:	e00d      	b.n	8020608 <_ux_device_stack_interface_set+0x10c>
                if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 80205ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80205ee:	681b      	ldr	r3, [r3, #0]
 80205f0:	2b00      	cmp	r3, #0
 80205f2:	d103      	bne.n	80205fc <_ux_device_stack_interface_set+0x100>
                    endpoint ->    ux_slave_endpoint_status = UX_USED;
 80205f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80205f6:	2201      	movs	r2, #1
 80205f8:	601a      	str	r2, [r3, #0]
                    break;
 80205fa:	e008      	b.n	802060e <_ux_device_stack_interface_set+0x112>
                endpoint++;
 80205fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80205fe:	3368      	adds	r3, #104	@ 0x68
 8020600:	63bb      	str	r3, [r7, #56]	@ 0x38
               endpoints_pool_number--; 
 8020602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8020604:	3b01      	subs	r3, #1
 8020606:	633b      	str	r3, [r7, #48]	@ 0x30
            while (endpoints_pool_number != 0)
 8020608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802060a:	2b00      	cmp	r3, #0
 802060c:	d1ee      	bne.n	80205ec <_ux_device_stack_interface_set+0xf0>
            if (endpoints_pool_number == 0)
 802060e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8020610:	2b00      	cmp	r3, #0
 8020612:	d101      	bne.n	8020618 <_ux_device_stack_interface_set+0x11c>
                return(UX_MEMORY_INSUFFICIENT);
 8020614:	2312      	movs	r3, #18
 8020616:	e082      	b.n	802071e <_ux_device_stack_interface_set+0x222>
                            (UCHAR *) &endpoint -> ux_slave_endpoint_descriptor);
 8020618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802061a:	330c      	adds	r3, #12
            _ux_utility_descriptor_parse(device_framework,
 802061c:	4944      	ldr	r1, [pc, #272]	@ (8020730 <_ux_device_stack_interface_set+0x234>)
 802061e:	68f8      	ldr	r0, [r7, #12]
 8020620:	2206      	movs	r2, #6
 8020622:	f000 fb5d 	bl	8020ce0 <_ux_utility_descriptor_parse>
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8020626:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8020628:	3320      	adds	r3, #32
 802062a:	617b      	str	r3, [r7, #20]
                    endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 802062c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802062e:	8a1b      	ldrh	r3, [r3, #16]
            max_transfer_length =
 8020630:	055b      	lsls	r3, r3, #21
 8020632:	0d5b      	lsrs	r3, r3, #21
 8020634:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 8020636:	4b3c      	ldr	r3, [pc, #240]	@ (8020728 <_ux_device_stack_interface_set+0x22c>)
 8020638:	681a      	ldr	r2, [r3, #0]
 802063a:	23a0      	movs	r3, #160	@ 0xa0
 802063c:	005b      	lsls	r3, r3, #1
 802063e:	58d3      	ldr	r3, [r2, r3]
 8020640:	2b02      	cmp	r3, #2
 8020642:	d119      	bne.n	8020678 <_ux_device_stack_interface_set+0x17c>
                (endpoint -> ux_slave_endpoint_descriptor.bmAttributes & 0x1u))
 8020644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8020646:	7bdb      	ldrb	r3, [r3, #15]
 8020648:	001a      	movs	r2, r3
 802064a:	2301      	movs	r3, #1
 802064c:	4013      	ands	r3, r2
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 802064e:	d013      	beq.n	8020678 <_ux_device_stack_interface_set+0x17c>
                n_trans = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 8020650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8020652:	8a1b      	ldrh	r3, [r3, #16]
 8020654:	001a      	movs	r2, r3
 8020656:	23c0      	movs	r3, #192	@ 0xc0
 8020658:	015b      	lsls	r3, r3, #5
 802065a:	4013      	ands	r3, r2
 802065c:	613b      	str	r3, [r7, #16]
                if (n_trans)
 802065e:	693b      	ldr	r3, [r7, #16]
 8020660:	2b00      	cmp	r3, #0
 8020662:	d009      	beq.n	8020678 <_ux_device_stack_interface_set+0x17c>
                    n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 8020664:	693b      	ldr	r3, [r7, #16]
 8020666:	0adb      	lsrs	r3, r3, #11
 8020668:	613b      	str	r3, [r7, #16]
                    n_trans ++;
 802066a:	693b      	ldr	r3, [r7, #16]
 802066c:	3301      	adds	r3, #1
 802066e:	613b      	str	r3, [r7, #16]
                    max_transfer_length *= n_trans;
 8020670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8020672:	693a      	ldr	r2, [r7, #16]
 8020674:	4353      	muls	r3, r2
 8020676:	62fb      	str	r3, [r7, #44]	@ 0x2c
            transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 8020678:	697b      	ldr	r3, [r7, #20]
 802067a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 802067c:	621a      	str	r2, [r3, #32]
            transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 802067e:	697b      	ldr	r3, [r7, #20]
 8020680:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8020682:	609a      	str	r2, [r3, #8]
            transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 8020684:	697b      	ldr	r3, [r7, #20]
 8020686:	2201      	movs	r2, #1
 8020688:	4252      	negs	r2, r2
 802068a:	635a      	str	r2, [r3, #52]	@ 0x34
            endpoint -> ux_slave_endpoint_interface =  interface_ptr;
 802068c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802068e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8020690:	619a      	str	r2, [r3, #24]
            endpoint -> ux_slave_endpoint_device =  device;
 8020692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8020694:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8020696:	61da      	str	r2, [r3, #28]
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 8020698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802069a:	699b      	ldr	r3, [r3, #24]
 802069c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 802069e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80206a0:	210e      	movs	r1, #14
 80206a2:	4798      	blx	r3
 80206a4:	0003      	movs	r3, r0
 80206a6:	623b      	str	r3, [r7, #32]
            if (status != UX_SUCCESS)
 80206a8:	6a3b      	ldr	r3, [r7, #32]
 80206aa:	2b00      	cmp	r3, #0
 80206ac:	d004      	beq.n	80206b8 <_ux_device_stack_interface_set+0x1bc>
                endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 80206ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80206b0:	2200      	movs	r2, #0
 80206b2:	601a      	str	r2, [r3, #0]
                return(status);
 80206b4:	6a3b      	ldr	r3, [r7, #32]
 80206b6:	e032      	b.n	802071e <_ux_device_stack_interface_set+0x222>
            if (interface_ptr -> ux_slave_interface_first_endpoint == UX_NULL)
 80206b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80206ba:	69db      	ldr	r3, [r3, #28]
 80206bc:	2b00      	cmp	r3, #0
 80206be:	d103      	bne.n	80206c8 <_ux_device_stack_interface_set+0x1cc>
                interface_ptr -> ux_slave_interface_first_endpoint =  endpoint;
 80206c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80206c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80206c4:	61da      	str	r2, [r3, #28]
            break;
 80206c6:	e017      	b.n	80206f8 <_ux_device_stack_interface_set+0x1fc>
                endpoint_link =  interface_ptr -> ux_slave_interface_first_endpoint;
 80206c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80206ca:	69db      	ldr	r3, [r3, #28]
 80206cc:	637b      	str	r3, [r7, #52]	@ 0x34
                while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 80206ce:	e002      	b.n	80206d6 <_ux_device_stack_interface_set+0x1da>
                    endpoint_link =  endpoint_link -> ux_slave_endpoint_next_endpoint;
 80206d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80206d2:	695b      	ldr	r3, [r3, #20]
 80206d4:	637b      	str	r3, [r7, #52]	@ 0x34
                while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 80206d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80206d8:	695b      	ldr	r3, [r3, #20]
 80206da:	2b00      	cmp	r3, #0
 80206dc:	d1f8      	bne.n	80206d0 <_ux_device_stack_interface_set+0x1d4>
                endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 80206de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80206e0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80206e2:	615a      	str	r2, [r3, #20]
            break;
 80206e4:	e008      	b.n	80206f8 <_ux_device_stack_interface_set+0x1fc>
            status =  _ux_device_stack_interface_start(interface_ptr);
 80206e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80206e8:	0018      	movs	r0, r3
 80206ea:	f000 f823 	bl	8020734 <_ux_device_stack_interface_start>
 80206ee:	0003      	movs	r3, r0
 80206f0:	623b      	str	r3, [r7, #32]
            return(status);
 80206f2:	6a3b      	ldr	r3, [r7, #32]
 80206f4:	e013      	b.n	802071e <_ux_device_stack_interface_set+0x222>
            break;
 80206f6:	46c0      	nop			@ (mov r8, r8)
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 80206f8:	68ba      	ldr	r2, [r7, #8]
 80206fa:	69fb      	ldr	r3, [r7, #28]
 80206fc:	1ad3      	subs	r3, r2, r3
 80206fe:	60bb      	str	r3, [r7, #8]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 8020700:	68fa      	ldr	r2, [r7, #12]
 8020702:	69fb      	ldr	r3, [r7, #28]
 8020704:	18d3      	adds	r3, r2, r3
 8020706:	60fb      	str	r3, [r7, #12]
    while (device_framework_length != 0)
 8020708:	68bb      	ldr	r3, [r7, #8]
 802070a:	2b00      	cmp	r3, #0
 802070c:	d000      	beq.n	8020710 <_ux_device_stack_interface_set+0x214>
 802070e:	e74f      	b.n	80205b0 <_ux_device_stack_interface_set+0xb4>
    }

    /* The interface attached to this configuration must be started at the class
       level.  */
    status =  _ux_device_stack_interface_start(interface_ptr);
 8020710:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8020712:	0018      	movs	r0, r3
 8020714:	f000 f80e 	bl	8020734 <_ux_device_stack_interface_start>
 8020718:	0003      	movs	r3, r0
 802071a:	623b      	str	r3, [r7, #32]

    /* Return the status to the caller.  */
    return(status);
 802071c:	6a3b      	ldr	r3, [r7, #32]
}
 802071e:	0018      	movs	r0, r3
 8020720:	46bd      	mov	sp, r7
 8020722:	b012      	add	sp, #72	@ 0x48
 8020724:	bd80      	pop	{r7, pc}
 8020726:	46c0      	nop			@ (mov r8, r8)
 8020728:	20003b70 	.word	0x20003b70
 802072c:	20000060 	.word	0x20000060
 8020730:	20000040 	.word	0x20000040

08020734 <_ux_device_stack_interface_start>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_start(UX_SLAVE_INTERFACE *interface_ptr)
{
 8020734:	b590      	push	{r4, r7, lr}
 8020736:	b091      	sub	sp, #68	@ 0x44
 8020738:	af00      	add	r7, sp, #0
 802073a:	6078      	str	r0, [r7, #4]
UINT                        status;
UX_SLAVE_CLASS_COMMAND      class_command;


    /* Get the class for the interface.  */
    class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber];
 802073c:	4b2b      	ldr	r3, [pc, #172]	@ (80207ec <_ux_device_stack_interface_start+0xb8>)
 802073e:	681b      	ldr	r3, [r3, #0]
 8020740:	687a      	ldr	r2, [r7, #4]
 8020742:	7b92      	ldrb	r2, [r2, #14]
 8020744:	3240      	adds	r2, #64	@ 0x40
 8020746:	0092      	lsls	r2, r2, #2
 8020748:	58d3      	ldr	r3, [r2, r3]
 802074a:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check if class driver is available. */
    if (class_ptr == UX_NULL)
 802074c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 802074e:	2b00      	cmp	r3, #0
 8020750:	d101      	bne.n	8020756 <_ux_device_stack_interface_start+0x22>

        /* There is no class driver supported. */
        return (UX_NO_CLASS_MATCH);
 8020752:	2357      	movs	r3, #87	@ 0x57
 8020754:	e046      	b.n	80207e4 <_ux_device_stack_interface_start+0xb0>

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8020756:	4b25      	ldr	r3, [pc, #148]	@ (80207ec <_ux_device_stack_interface_start+0xb8>)
 8020758:	681b      	ldr	r3, [r3, #0]
 802075a:	3324      	adds	r3, #36	@ 0x24
 802075c:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Build all the fields of the Class Command.  */
    class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_QUERY;
 802075e:	2408      	movs	r4, #8
 8020760:	193b      	adds	r3, r7, r4
 8020762:	2201      	movs	r2, #1
 8020764:	601a      	str	r2, [r3, #0]
    class_command.ux_slave_class_command_interface =   (VOID *)interface_ptr;
 8020766:	193b      	adds	r3, r7, r4
 8020768:	687a      	ldr	r2, [r7, #4]
 802076a:	609a      	str	r2, [r3, #8]
    class_command.ux_slave_class_command_class     =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceClass;
 802076c:	687b      	ldr	r3, [r7, #4]
 802076e:	7c5b      	ldrb	r3, [r3, #17]
 8020770:	001a      	movs	r2, r3
 8020772:	193b      	adds	r3, r7, r4
 8020774:	615a      	str	r2, [r3, #20]
    class_command.ux_slave_class_command_subclass  =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceSubClass;
 8020776:	687b      	ldr	r3, [r7, #4]
 8020778:	7c9b      	ldrb	r3, [r3, #18]
 802077a:	001a      	movs	r2, r3
 802077c:	193b      	adds	r3, r7, r4
 802077e:	619a      	str	r2, [r3, #24]
    class_command.ux_slave_class_command_protocol  =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceProtocol;
 8020780:	687b      	ldr	r3, [r7, #4]
 8020782:	7cdb      	ldrb	r3, [r3, #19]
 8020784:	001a      	movs	r2, r3
 8020786:	193b      	adds	r3, r7, r4
 8020788:	61da      	str	r2, [r3, #28]
    class_command.ux_slave_class_command_vid       =   device -> ux_slave_device_descriptor.idVendor;
 802078a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802078c:	899b      	ldrh	r3, [r3, #12]
 802078e:	001a      	movs	r2, r3
 8020790:	193b      	adds	r3, r7, r4
 8020792:	611a      	str	r2, [r3, #16]
    class_command.ux_slave_class_command_pid       =   device -> ux_slave_device_descriptor.idProduct;
 8020794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8020796:	89db      	ldrh	r3, [r3, #14]
 8020798:	001a      	movs	r2, r3
 802079a:	193b      	adds	r3, r7, r4
 802079c:	60da      	str	r2, [r3, #12]

    /* We can now memorize the interface pointer associated with this class.  */
    class_ptr -> ux_slave_class_interface = interface_ptr;
 802079e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80207a0:	687a      	ldr	r2, [r7, #4]
 80207a2:	661a      	str	r2, [r3, #96]	@ 0x60
    
    /* We have found a potential candidate. Call this registered class entry function.  */
    status = class_ptr -> ux_slave_class_entry_function(&class_command);
 80207a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80207a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80207a8:	193a      	adds	r2, r7, r4
 80207aa:	0010      	movs	r0, r2
 80207ac:	4798      	blx	r3
 80207ae:	0003      	movs	r3, r0
 80207b0:	637b      	str	r3, [r7, #52]	@ 0x34

    /* The status tells us if the registered class wants to own this class.  */
    if (status == UX_SUCCESS)
 80207b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80207b4:	2b00      	cmp	r3, #0
 80207b6:	d114      	bne.n	80207e2 <_ux_device_stack_interface_start+0xae>
    {

        /* Store the class container. */
        class_command.ux_slave_class_command_class_ptr =  class_ptr;
 80207b8:	193b      	adds	r3, r7, r4
 80207ba:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80207bc:	621a      	str	r2, [r3, #32]
        
        /* Store the command.  */
        class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_ACTIVATE;
 80207be:	193b      	adds	r3, r7, r4
 80207c0:	2202      	movs	r2, #2
 80207c2:	601a      	str	r2, [r3, #0]
        
        /* Activate the class.  */
        status = class_ptr -> ux_slave_class_entry_function(&class_command);
 80207c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80207c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80207c8:	193a      	adds	r2, r7, r4
 80207ca:	0010      	movs	r0, r2
 80207cc:	4798      	blx	r3
 80207ce:	0003      	movs	r3, r0
 80207d0:	637b      	str	r3, [r7, #52]	@ 0x34

        /* If the class was successfully activated, set the class for the interface.  */
        if(status == UX_SUCCESS)
 80207d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80207d4:	2b00      	cmp	r3, #0
 80207d6:	d102      	bne.n	80207de <_ux_device_stack_interface_start+0xaa>
            interface_ptr -> ux_slave_interface_class =  class_ptr;
 80207d8:	687b      	ldr	r3, [r7, #4]
 80207da:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80207dc:	605a      	str	r2, [r3, #4]

        return(status); 
 80207de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80207e0:	e000      	b.n	80207e4 <_ux_device_stack_interface_start+0xb0>
    }

    /* There is no driver who want to own this class!  */
    return(UX_NO_CLASS_MATCH);
 80207e2:	2357      	movs	r3, #87	@ 0x57
}
 80207e4:	0018      	movs	r0, r3
 80207e6:	46bd      	mov	sp, r7
 80207e8:	b011      	add	sp, #68	@ 0x44
 80207ea:	bd90      	pop	{r4, r7, pc}
 80207ec:	20003b70 	.word	0x20003b70

080207f0 <_ux_device_stack_set_feature>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_set_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 80207f0:	b580      	push	{r7, lr}
 80207f2:	b08a      	sub	sp, #40	@ 0x28
 80207f4:	af00      	add	r7, sp, #0
 80207f6:	60f8      	str	r0, [r7, #12]
 80207f8:	60b9      	str	r1, [r7, #8]
 80207fa:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_SET_FEATURE, request_value, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 80207fc:	4b2a      	ldr	r3, [pc, #168]	@ (80208a8 <_ux_device_stack_set_feature+0xb8>)
 80207fe:	681b      	ldr	r3, [r3, #0]
 8020800:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8020802:	4b29      	ldr	r3, [pc, #164]	@ (80208a8 <_ux_device_stack_set_feature+0xb8>)
 8020804:	681b      	ldr	r3, [r3, #0]
 8020806:	3324      	adds	r3, #36	@ 0x24
 8020808:	61bb      	str	r3, [r7, #24]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 802080a:	69bb      	ldr	r3, [r7, #24]
 802080c:	3318      	adds	r3, #24
 802080e:	617b      	str	r3, [r7, #20]

    /* The feature can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 8020810:	68fb      	ldr	r3, [r7, #12]
 8020812:	2203      	movs	r2, #3
 8020814:	4013      	ands	r3, r2
 8020816:	d002      	beq.n	802081e <_ux_device_stack_set_feature+0x2e>
 8020818:	2b02      	cmp	r3, #2
 802081a:	d016      	beq.n	802084a <_ux_device_stack_set_feature+0x5a>
 802081c:	e038      	b.n	8020890 <_ux_device_stack_set_feature+0xa0>
    {
    
    case UX_REQUEST_TARGET_DEVICE:

        /* Check if we have a DEVICE_REMOTE_WAKEUP Feature.  */
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 802081e:	68bb      	ldr	r3, [r7, #8]
 8020820:	2b01      	cmp	r3, #1
 8020822:	d110      	bne.n	8020846 <_ux_device_stack_set_feature+0x56>
        {

            /* Check if we have the capability. */
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 8020824:	4b20      	ldr	r3, [pc, #128]	@ (80208a8 <_ux_device_stack_set_feature+0xb8>)
 8020826:	681a      	ldr	r2, [r3, #0]
 8020828:	23a4      	movs	r3, #164	@ 0xa4
 802082a:	005b      	lsls	r3, r3, #1
 802082c:	58d3      	ldr	r3, [r2, r3]
 802082e:	2b00      	cmp	r3, #0
 8020830:	d007      	beq.n	8020842 <_ux_device_stack_set_feature+0x52>
            {

                /* Enable the feature. */
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_TRUE;
 8020832:	4b1d      	ldr	r3, [pc, #116]	@ (80208a8 <_ux_device_stack_set_feature+0xb8>)
 8020834:	681a      	ldr	r2, [r3, #0]
 8020836:	23a6      	movs	r3, #166	@ 0xa6
 8020838:	005b      	lsls	r3, r3, #1
 802083a:	2101      	movs	r1, #1
 802083c:	50d1      	str	r1, [r2, r3]

                /* OK. */
                return (UX_SUCCESS);
 802083e:	2300      	movs	r3, #0
 8020840:	e02d      	b.n	802089e <_ux_device_stack_set_feature+0xae>
            }
            else

                /* Protocol error. */
                return (UX_FUNCTION_NOT_SUPPORTED);
 8020842:	2354      	movs	r3, #84	@ 0x54
 8020844:	e02b      	b.n	802089e <_ux_device_stack_set_feature+0xae>
            return(UX_SUCCESS);
        }
#endif

        /* Request value not supported.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
 8020846:	2354      	movs	r3, #84	@ 0x54
 8020848:	e029      	b.n	802089e <_ux_device_stack_set_feature+0xae>
    case UX_REQUEST_TARGET_ENDPOINT:

        /* The only set feature for endpoint is ENDPOINT_STALL. This forces
           the endpoint to the stall situation.
           We need to find the endpoint through the interface(s). */
        interface_ptr =  device -> ux_slave_device_first_interface;
 802084a:	69bb      	ldr	r3, [r7, #24]
 802084c:	2290      	movs	r2, #144	@ 0x90
 802084e:	589b      	ldr	r3, [r3, r2]
 8020850:	627b      	str	r3, [r7, #36]	@ 0x24

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        while (interface_ptr != UX_NULL)
 8020852:	e01a      	b.n	802088a <_ux_device_stack_set_feature+0x9a>
        {
#endif
            /* Get the first endpoint for this interface.  */
            endpoint_target =  interface_ptr -> ux_slave_interface_first_endpoint;
 8020854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020856:	69db      	ldr	r3, [r3, #28]
 8020858:	623b      	str	r3, [r7, #32]
                
            /* Parse all the endpoints.  */
            while (endpoint_target != UX_NULL)
 802085a:	e010      	b.n	802087e <_ux_device_stack_set_feature+0x8e>
            {

                /* Check the endpoint index.  */
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 802085c:	6a3b      	ldr	r3, [r7, #32]
 802085e:	7b9b      	ldrb	r3, [r3, #14]
 8020860:	001a      	movs	r2, r3
 8020862:	687b      	ldr	r3, [r7, #4]
 8020864:	4293      	cmp	r3, r2
 8020866:	d107      	bne.n	8020878 <_ux_device_stack_set_feature+0x88>
                {

                    /* Stall the endpoint.  */
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint_target);
 8020868:	69fb      	ldr	r3, [r7, #28]
 802086a:	699b      	ldr	r3, [r3, #24]
 802086c:	6a3a      	ldr	r2, [r7, #32]
 802086e:	69f8      	ldr	r0, [r7, #28]
 8020870:	2114      	movs	r1, #20
 8020872:	4798      	blx	r3

                    /* Return the function status.  */
                    return(UX_SUCCESS);
 8020874:	2300      	movs	r3, #0
 8020876:	e012      	b.n	802089e <_ux_device_stack_set_feature+0xae>
                }

                /* Next endpoint.  */
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 8020878:	6a3b      	ldr	r3, [r7, #32]
 802087a:	695b      	ldr	r3, [r3, #20]
 802087c:	623b      	str	r3, [r7, #32]
            while (endpoint_target != UX_NULL)
 802087e:	6a3b      	ldr	r3, [r7, #32]
 8020880:	2b00      	cmp	r3, #0
 8020882:	d1eb      	bne.n	802085c <_ux_device_stack_set_feature+0x6c>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Next interface.  */
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 8020884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020886:	699b      	ldr	r3, [r3, #24]
 8020888:	627b      	str	r3, [r7, #36]	@ 0x24
        while (interface_ptr != UX_NULL)
 802088a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802088c:	2b00      	cmp	r3, #0
 802088e:	d1e1      	bne.n	8020854 <_ux_device_stack_set_feature+0x64>
        /* Intentionally fall through into the default case. */
        /* fall through */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8020890:	69fb      	ldr	r3, [r7, #28]
 8020892:	699b      	ldr	r3, [r3, #24]
 8020894:	697a      	ldr	r2, [r7, #20]
 8020896:	69f8      	ldr	r0, [r7, #28]
 8020898:	2114      	movs	r1, #20
 802089a:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 802089c:	2300      	movs	r3, #0
    }
}
 802089e:	0018      	movs	r0, r3
 80208a0:	46bd      	mov	sp, r7
 80208a2:	b00a      	add	sp, #40	@ 0x28
 80208a4:	bd80      	pop	{r7, pc}
 80208a6:	46c0      	nop			@ (mov r8, r8)
 80208a8:	20003b70 	.word	0x20003b70

080208ac <_ux_device_stack_tasks_run>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_tasks_run(VOID)
{
 80208ac:	b580      	push	{r7, lr}
 80208ae:	b084      	sub	sp, #16
 80208b0:	af00      	add	r7, sp, #0
UX_SLAVE_CLASS              *class_instance;
ULONG                       class_index;
UINT                        status;


    status = UX_STATE_RESET;
 80208b2:	2300      	movs	r3, #0
 80208b4:	607b      	str	r3, [r7, #4]

    /* Run all DCD tasks (pending ISR handle).  */
    dcd = &_ux_system_slave -> ux_system_slave_dcd;
 80208b6:	4b1a      	ldr	r3, [pc, #104]	@ (8020920 <_ux_device_stack_tasks_run+0x74>)
 80208b8:	681b      	ldr	r3, [r3, #0]
 80208ba:	603b      	str	r3, [r7, #0]
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_TASKS_RUN, UX_NULL);
 80208bc:	683b      	ldr	r3, [r7, #0]
 80208be:	699b      	ldr	r3, [r3, #24]
 80208c0:	6838      	ldr	r0, [r7, #0]
 80208c2:	2200      	movs	r2, #0
 80208c4:	2112      	movs	r1, #18
 80208c6:	4798      	blx	r3

    /* Run all Class instance tasks.  */
    class_instance =  _ux_system_slave -> ux_system_slave_class_array;
 80208c8:	4b15      	ldr	r3, [pc, #84]	@ (8020920 <_ux_device_stack_tasks_run+0x74>)
 80208ca:	681b      	ldr	r3, [r3, #0]
 80208cc:	22fc      	movs	r2, #252	@ 0xfc
 80208ce:	589b      	ldr	r3, [r3, r2]
 80208d0:	60fb      	str	r3, [r7, #12]
    for (class_index = 0; class_index < UX_SYSTEM_DEVICE_MAX_CLASS_GET(); class_index++)
 80208d2:	2300      	movs	r3, #0
 80208d4:	60bb      	str	r3, [r7, #8]
 80208d6:	e01b      	b.n	8020910 <_ux_device_stack_tasks_run+0x64>
    {

        /* Skip classes not used.  */
        if (class_instance -> ux_slave_class_status == UX_UNUSED)
 80208d8:	68fb      	ldr	r3, [r7, #12]
 80208da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80208dc:	2b00      	cmp	r3, #0
 80208de:	d011      	beq.n	8020904 <_ux_device_stack_tasks_run+0x58>
            continue;

        /* Skip classes has no task function.  */
        if (class_instance -> ux_slave_class_task_function == UX_NULL)
 80208e0:	68fb      	ldr	r3, [r7, #12]
 80208e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80208e4:	2b00      	cmp	r3, #0
 80208e6:	d00f      	beq.n	8020908 <_ux_device_stack_tasks_run+0x5c>
            continue;

        /* Invoke task function.  */
        status |= class_instance -> ux_slave_class_task_function(class_instance -> ux_slave_class_instance);
 80208e8:	68fb      	ldr	r3, [r7, #12]
 80208ea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80208ec:	68fb      	ldr	r3, [r7, #12]
 80208ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80208f0:	0018      	movs	r0, r3
 80208f2:	4790      	blx	r2
 80208f4:	0002      	movs	r2, r0
 80208f6:	687b      	ldr	r3, [r7, #4]
 80208f8:	4313      	orrs	r3, r2
 80208fa:	607b      	str	r3, [r7, #4]

        /* Move to the next class.  */
        class_instance ++;
 80208fc:	68fb      	ldr	r3, [r7, #12]
 80208fe:	3364      	adds	r3, #100	@ 0x64
 8020900:	60fb      	str	r3, [r7, #12]
 8020902:	e002      	b.n	802090a <_ux_device_stack_tasks_run+0x5e>
            continue;
 8020904:	46c0      	nop			@ (mov r8, r8)
 8020906:	e000      	b.n	802090a <_ux_device_stack_tasks_run+0x5e>
            continue;
 8020908:	46c0      	nop			@ (mov r8, r8)
    for (class_index = 0; class_index < UX_SYSTEM_DEVICE_MAX_CLASS_GET(); class_index++)
 802090a:	68bb      	ldr	r3, [r7, #8]
 802090c:	3301      	adds	r3, #1
 802090e:	60bb      	str	r3, [r7, #8]
 8020910:	68bb      	ldr	r3, [r7, #8]
 8020912:	2b00      	cmp	r3, #0
 8020914:	d0e0      	beq.n	80208d8 <_ux_device_stack_tasks_run+0x2c>
    }

    /* Return overall status.  */
    return(status);
 8020916:	687b      	ldr	r3, [r7, #4]
}
 8020918:	0018      	movs	r0, r3
 802091a:	46bd      	mov	sp, r7
 802091c:	b004      	add	sp, #16
 802091e:	bd80      	pop	{r7, pc}
 8020920:	20003b70 	.word	0x20003b70

08020924 <_ux_device_stack_transfer_abort>:
/*                                            assigned aborting code,     */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_abort(UX_SLAVE_TRANSFER *transfer_request, ULONG completion_code)
{
 8020924:	b580      	push	{r7, lr}
 8020926:	b084      	sub	sp, #16
 8020928:	af00      	add	r7, sp, #0
 802092a:	6078      	str	r0, [r7, #4]
 802092c:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ABORT, transfer_request, completion_code, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 802092e:	4b12      	ldr	r3, [pc, #72]	@ (8020978 <_ux_device_stack_transfer_abort+0x54>)
 8020930:	681b      	ldr	r3, [r3, #0]
 8020932:	60fb      	str	r3, [r7, #12]

    /* Sets the completion code due to bus reset.  */
    transfer_request -> ux_slave_transfer_request_completion_code = completion_code;
 8020934:	687b      	ldr	r3, [r7, #4]
 8020936:	683a      	ldr	r2, [r7, #0]
 8020938:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Ensure we're not preempted by the transfer completion ISR.  */
    UX_DISABLE
 802093a:	f002 f88f 	bl	8022a5c <_ux_utility_interrupt_disable>
 802093e:	0003      	movs	r3, r0
 8020940:	60bb      	str	r3, [r7, #8]

    /* It's possible the transfer already completed. Ensure it hasn't before doing the abort.  */
    if (transfer_request -> ux_slave_transfer_request_status == UX_TRANSFER_STATUS_PENDING)
 8020942:	687b      	ldr	r3, [r7, #4]
 8020944:	681b      	ldr	r3, [r3, #0]
 8020946:	2b01      	cmp	r3, #1
 8020948:	d10d      	bne.n	8020966 <_ux_device_stack_transfer_abort+0x42>
    {

        /* Call the DCD if necessary for cleaning up the pending transfer.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_ABORT, (VOID *) transfer_request);
 802094a:	68fb      	ldr	r3, [r7, #12]
 802094c:	699b      	ldr	r3, [r3, #24]
 802094e:	687a      	ldr	r2, [r7, #4]
 8020950:	68f8      	ldr	r0, [r7, #12]
 8020952:	210d      	movs	r1, #13
 8020954:	4798      	blx	r3

        /* Restore interrupts. Note that the transfer request should not be modified now.  */
        UX_RESTORE
 8020956:	68bb      	ldr	r3, [r7, #8]
 8020958:	0018      	movs	r0, r3
 802095a:	f002 f88e 	bl	8022a7a <_ux_utility_interrupt_restore>

        /* We need to set the completion code for the transfer to aborted. Note
           that the transfer request function cannot simultaneously modify this 
           because if the transfer was pending, then the transfer's thread is 
           currently waiting for it to complete.  */
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_ABORT;
 802095e:	687b      	ldr	r3, [r7, #4]
 8020960:	2204      	movs	r2, #4
 8020962:	601a      	str	r2, [r3, #0]
 8020964:	e003      	b.n	802096e <_ux_device_stack_transfer_abort+0x4a>
    }
    else
    {

        /* Restore interrupts.  */
        UX_RESTORE
 8020966:	68bb      	ldr	r3, [r7, #8]
 8020968:	0018      	movs	r0, r3
 802096a:	f002 f886 	bl	8022a7a <_ux_utility_interrupt_restore>
    }

    /* This function never fails.  */
    return(UX_SUCCESS);       
 802096e:	2300      	movs	r3, #0
}
 8020970:	0018      	movs	r0, r3
 8020972:	46bd      	mov	sp, r7
 8020974:	b004      	add	sp, #16
 8020976:	bd80      	pop	{r7, pc}
 8020978:	20003b70 	.word	0x20003b70

0802097c <_ux_device_stack_transfer_all_request_abort>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_all_request_abort(UX_SLAVE_ENDPOINT *endpoint, ULONG completion_code)
{
 802097c:	b580      	push	{r7, lr}
 802097e:	b084      	sub	sp, #16
 8020980:	af00      	add	r7, sp, #0
 8020982:	6078      	str	r0, [r7, #4]
 8020984:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ALL_REQUEST_ABORT, endpoint, completion_code, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the transfer request for this endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8020986:	687b      	ldr	r3, [r7, #4]
 8020988:	3320      	adds	r3, #32
 802098a:	60fb      	str	r3, [r7, #12]
    
    /* Abort this request.  */
    _ux_device_stack_transfer_abort(transfer_request, completion_code);
 802098c:	683a      	ldr	r2, [r7, #0]
 802098e:	68fb      	ldr	r3, [r7, #12]
 8020990:	0011      	movs	r1, r2
 8020992:	0018      	movs	r0, r3
 8020994:	f7ff ffc6 	bl	8020924 <_ux_device_stack_transfer_abort>

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8020998:	2300      	movs	r3, #0
}
 802099a:	0018      	movs	r0, r3
 802099c:	46bd      	mov	sp, r7
 802099e:	b004      	add	sp, #16
 80209a0:	bd80      	pop	{r7, pc}

080209a2 <_ux_device_stack_transfer_request>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_request(UX_SLAVE_TRANSFER *transfer_request, 
                                            ULONG slave_length, 
                                            ULONG host_length)
{
 80209a2:	b580      	push	{r7, lr}
 80209a4:	b086      	sub	sp, #24
 80209a6:	af00      	add	r7, sp, #0
 80209a8:	60f8      	str	r0, [r7, #12]
 80209aa:	60b9      	str	r1, [r7, #8]
 80209ac:	607a      	str	r2, [r7, #4]
#if defined(UX_DEVICE_STANDALONE)
UINT            status;

    /* Start a transfer request without waiting it end.  */
    UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 80209ae:	68fb      	ldr	r3, [r7, #12]
 80209b0:	2200      	movs	r2, #0
 80209b2:	631a      	str	r2, [r3, #48]	@ 0x30
    status = _ux_device_stack_transfer_run(transfer_request, slave_length, host_length);
 80209b4:	687a      	ldr	r2, [r7, #4]
 80209b6:	68b9      	ldr	r1, [r7, #8]
 80209b8:	68fb      	ldr	r3, [r7, #12]
 80209ba:	0018      	movs	r0, r3
 80209bc:	f000 f812 	bl	80209e4 <_ux_device_stack_transfer_run>
 80209c0:	0003      	movs	r3, r0
 80209c2:	617b      	str	r3, [r7, #20]
    if (status == UX_STATE_LOCK)
 80209c4:	697b      	ldr	r3, [r7, #20]
 80209c6:	2b06      	cmp	r3, #6
 80209c8:	d101      	bne.n	80209ce <_ux_device_stack_transfer_request+0x2c>
        return(UX_BUSY);
 80209ca:	23fe      	movs	r3, #254	@ 0xfe
 80209cc:	e006      	b.n	80209dc <_ux_device_stack_transfer_request+0x3a>
    if (status < UX_STATE_NEXT)
 80209ce:	697b      	ldr	r3, [r7, #20]
 80209d0:	2b03      	cmp	r3, #3
 80209d2:	d802      	bhi.n	80209da <_ux_device_stack_transfer_request+0x38>
        return(transfer_request -> ux_slave_transfer_request_completion_code);
 80209d4:	68fb      	ldr	r3, [r7, #12]
 80209d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80209d8:	e000      	b.n	80209dc <_ux_device_stack_transfer_request+0x3a>

    /* Started/done, things will be done in BG  */
    return(UX_SUCCESS);
 80209da:	2300      	movs	r3, #0

    /* And return the status.  */
    return(status);

#endif
}
 80209dc:	0018      	movs	r0, r3
 80209de:	46bd      	mov	sp, r7
 80209e0:	b006      	add	sp, #24
 80209e2:	bd80      	pop	{r7, pc}

080209e4 <_ux_device_stack_transfer_run>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_run(UX_SLAVE_TRANSFER *transfer_request, ULONG slave_length, ULONG host_length)
{
 80209e4:	b580      	push	{r7, lr}
 80209e6:	b08a      	sub	sp, #40	@ 0x28
 80209e8:	af00      	add	r7, sp, #0
 80209ea:	60f8      	str	r0, [r7, #12]
 80209ec:	60b9      	str	r1, [r7, #8]
 80209ee:	607a      	str	r2, [r7, #4]
UX_SLAVE_ENDPOINT       *endpoint;
ULONG                   device_state;


    /* Do we have to skip this transfer?  */
    if (transfer_request -> ux_slave_transfer_request_status_phase_ignore == UX_TRUE)
 80209f0:	68fb      	ldr	r3, [r7, #12]
 80209f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80209f4:	2b01      	cmp	r3, #1
 80209f6:	d107      	bne.n	8020a08 <_ux_device_stack_transfer_run+0x24>
    {
        transfer_request -> ux_slave_transfer_request_completion_code = UX_SUCCESS;
 80209f8:	68fb      	ldr	r3, [r7, #12]
 80209fa:	2200      	movs	r2, #0
 80209fc:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_NEXT;
 80209fe:	68fb      	ldr	r3, [r7, #12]
 8020a00:	2204      	movs	r2, #4
 8020a02:	631a      	str	r2, [r3, #48]	@ 0x30
        return(UX_STATE_NEXT);
 8020a04:	2304      	movs	r3, #4
 8020a06:	e091      	b.n	8020b2c <_ux_device_stack_transfer_run+0x148>
    }

    /* Get the device state.  */
    device_state =  _ux_system_slave -> ux_system_slave_device.ux_slave_device_state;
 8020a08:	4b4a      	ldr	r3, [pc, #296]	@ (8020b34 <_ux_device_stack_transfer_run+0x150>)
 8020a0a:	681b      	ldr	r3, [r3, #0]
 8020a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8020a0e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* We can only transfer when the device is ATTACHED, ADDRESSED OR CONFIGURED.  */
    if (!(device_state == UX_DEVICE_ATTACHED) &&
 8020a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020a12:	2b01      	cmp	r3, #1
 8020a14:	d00d      	beq.n	8020a32 <_ux_device_stack_transfer_run+0x4e>
 8020a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020a18:	2b02      	cmp	r3, #2
 8020a1a:	d00a      	beq.n	8020a32 <_ux_device_stack_transfer_run+0x4e>
        !(device_state == UX_DEVICE_ADDRESSED) &&
 8020a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020a1e:	2b03      	cmp	r3, #3
 8020a20:	d007      	beq.n	8020a32 <_ux_device_stack_transfer_run+0x4e>
        !(device_state == UX_DEVICE_CONFIGURED))
    {
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_NOT_READY;
 8020a22:	68fb      	ldr	r3, [r7, #12]
 8020a24:	2225      	movs	r2, #37	@ 0x25
 8020a26:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_RESET;
 8020a28:	68fb      	ldr	r3, [r7, #12]
 8020a2a:	2200      	movs	r2, #0
 8020a2c:	631a      	str	r2, [r3, #48]	@ 0x30
        return(UX_STATE_EXIT);
 8020a2e:	2301      	movs	r3, #1
 8020a30:	e07c      	b.n	8020b2c <_ux_device_stack_transfer_run+0x148>
    }

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8020a32:	4b40      	ldr	r3, [pc, #256]	@ (8020b34 <_ux_device_stack_transfer_run+0x150>)
 8020a34:	681b      	ldr	r3, [r3, #0]
 8020a36:	623b      	str	r3, [r7, #32]

    /* Get the endpoint associated with this transaction.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 8020a38:	68fb      	ldr	r3, [r7, #12]
 8020a3a:	689b      	ldr	r3, [r3, #8]
 8020a3c:	61fb      	str	r3, [r7, #28]

    /* Process states.  */
    state = transfer_request -> ux_slave_transfer_request_state;
 8020a3e:	68fb      	ldr	r3, [r7, #12]
 8020a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8020a42:	61bb      	str	r3, [r7, #24]
    switch(state)
 8020a44:	69bb      	ldr	r3, [r7, #24]
 8020a46:	2b21      	cmp	r3, #33	@ 0x21
 8020a48:	d05a      	beq.n	8020b00 <_ux_device_stack_transfer_run+0x11c>
 8020a4a:	69bb      	ldr	r3, [r7, #24]
 8020a4c:	2b21      	cmp	r3, #33	@ 0x21
 8020a4e:	d900      	bls.n	8020a52 <_ux_device_stack_transfer_run+0x6e>
 8020a50:	e065      	b.n	8020b1e <_ux_device_stack_transfer_run+0x13a>
 8020a52:	69bb      	ldr	r3, [r7, #24]
 8020a54:	2b00      	cmp	r3, #0
 8020a56:	d003      	beq.n	8020a60 <_ux_device_stack_transfer_run+0x7c>
 8020a58:	69bb      	ldr	r3, [r7, #24]
 8020a5a:	2b20      	cmp	r3, #32
 8020a5c:	d041      	beq.n	8020ae2 <_ux_device_stack_transfer_run+0xfe>
 8020a5e:	e05e      	b.n	8020b1e <_ux_device_stack_transfer_run+0x13a>
    case UX_STATE_RESET:

        /* Prepare transfer parameters.  */

        /* If the endpoint is non Control, check the endpoint direction and set the data phase direction.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT)
 8020a60:	69fb      	ldr	r3, [r7, #28]
 8020a62:	7bdb      	ldrb	r3, [r3, #15]
 8020a64:	001a      	movs	r2, r3
 8020a66:	2303      	movs	r3, #3
 8020a68:	4013      	ands	r3, r2
 8020a6a:	d00b      	beq.n	8020a84 <_ux_device_stack_transfer_run+0xa0>
        {

            /* Isolate the direction from the endpoint address.  */
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN)
 8020a6c:	69fb      	ldr	r3, [r7, #28]
 8020a6e:	7b9b      	ldrb	r3, [r3, #14]
 8020a70:	b25b      	sxtb	r3, r3
 8020a72:	2b00      	cmp	r3, #0
 8020a74:	da03      	bge.n	8020a7e <_ux_device_stack_transfer_run+0x9a>
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8020a76:	68fb      	ldr	r3, [r7, #12]
 8020a78:	2203      	movs	r2, #3
 8020a7a:	629a      	str	r2, [r3, #40]	@ 0x28
 8020a7c:	e002      	b.n	8020a84 <_ux_device_stack_transfer_run+0xa0>
            else
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_IN;
 8020a7e:	68fb      	ldr	r3, [r7, #12]
 8020a80:	2202      	movs	r2, #2
 8020a82:	629a      	str	r2, [r3, #40]	@ 0x28

        /* See if we need to force a zero length packet at the end of the transfer.
           This happens on a DATA IN and when the host requested length is not met
           and the last packet is on a boundary. If slave_length is zero, then it is
           a explicit ZLP request, no need to force ZLP.  */
        if ((transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT) &&
 8020a84:	68fb      	ldr	r3, [r7, #12]
 8020a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8020a88:	2b03      	cmp	r3, #3
 8020a8a:	d114      	bne.n	8020ab6 <_ux_device_stack_transfer_run+0xd2>
 8020a8c:	68bb      	ldr	r3, [r7, #8]
 8020a8e:	2b00      	cmp	r3, #0
 8020a90:	d011      	beq.n	8020ab6 <_ux_device_stack_transfer_run+0xd2>
            (slave_length != 0) && (host_length != slave_length) &&
 8020a92:	687a      	ldr	r2, [r7, #4]
 8020a94:	68bb      	ldr	r3, [r7, #8]
 8020a96:	429a      	cmp	r2, r3
 8020a98:	d00d      	beq.n	8020ab6 <_ux_device_stack_transfer_run+0xd2>
            (slave_length % endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize) == 0)
 8020a9a:	69fb      	ldr	r3, [r7, #28]
 8020a9c:	8a1b      	ldrh	r3, [r3, #16]
 8020a9e:	001a      	movs	r2, r3
 8020aa0:	68bb      	ldr	r3, [r7, #8]
 8020aa2:	0011      	movs	r1, r2
 8020aa4:	0018      	movs	r0, r3
 8020aa6:	f7df fbdb 	bl	8000260 <__aeabi_uidivmod>
 8020aaa:	1e0b      	subs	r3, r1, #0
            (slave_length != 0) && (host_length != slave_length) &&
 8020aac:	d103      	bne.n	8020ab6 <_ux_device_stack_transfer_run+0xd2>
        {

            /* If so force Zero Length Packet.  */
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_TRUE;
 8020aae:	68fb      	ldr	r3, [r7, #12]
 8020ab0:	2201      	movs	r2, #1
 8020ab2:	639a      	str	r2, [r3, #56]	@ 0x38
 8020ab4:	e002      	b.n	8020abc <_ux_device_stack_transfer_run+0xd8>
        }
        else
        {

            /* Condition is not met, do not force a Zero Length Packet.  */
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 8020ab6:	68fb      	ldr	r3, [r7, #12]
 8020ab8:	2200      	movs	r2, #0
 8020aba:	639a      	str	r2, [r3, #56]	@ 0x38
        }

        /* Reset the number of bytes sent/received.  */
        transfer_request -> ux_slave_transfer_request_actual_length =  0;
 8020abc:	68fb      	ldr	r3, [r7, #12]
 8020abe:	2200      	movs	r2, #0
 8020ac0:	619a      	str	r2, [r3, #24]

        /* Determine how many bytes to send in this transaction.  We keep track of the original
           length and have a working length.  */
        transfer_request -> ux_slave_transfer_request_requested_length =    slave_length;
 8020ac2:	68fb      	ldr	r3, [r7, #12]
 8020ac4:	68ba      	ldr	r2, [r7, #8]
 8020ac6:	615a      	str	r2, [r3, #20]
        transfer_request -> ux_slave_transfer_request_in_transfer_length =  slave_length;
 8020ac8:	68fb      	ldr	r3, [r7, #12]
 8020aca:	68ba      	ldr	r2, [r7, #8]
 8020acc:	61da      	str	r2, [r3, #28]

        /* Save the buffer pointer.  */
        transfer_request -> ux_slave_transfer_request_current_data_pointer =
                                transfer_request -> ux_slave_transfer_request_data_pointer;
 8020ace:	68fb      	ldr	r3, [r7, #12]
 8020ad0:	68da      	ldr	r2, [r3, #12]
        transfer_request -> ux_slave_transfer_request_current_data_pointer =
 8020ad2:	68fb      	ldr	r3, [r7, #12]
 8020ad4:	611a      	str	r2, [r3, #16]

        /* Set the transfer to pending.  */
        transfer_request -> ux_slave_transfer_request_status = UX_TRANSFER_STATUS_PENDING;
 8020ad6:	68fb      	ldr	r3, [r7, #12]
 8020ad8:	2201      	movs	r2, #1
 8020ada:	601a      	str	r2, [r3, #0]

        /* Next state.  */
        transfer_request -> ux_slave_transfer_request_state = UX_DEVICE_STACK_TRANSFER_STATE_HALT_WAIT;
 8020adc:	68fb      	ldr	r3, [r7, #12]
 8020ade:	2220      	movs	r2, #32
 8020ae0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Fall through.  */
    case UX_DEVICE_STACK_TRANSFER_STATE_HALT_WAIT:

        /* If the endpoint is non Control, check the endpoint direction and set the data phase direction.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT)
 8020ae2:	69fb      	ldr	r3, [r7, #28]
 8020ae4:	7bdb      	ldrb	r3, [r3, #15]
 8020ae6:	001a      	movs	r2, r3
 8020ae8:	2303      	movs	r3, #3
 8020aea:	4013      	ands	r3, r2
 8020aec:	d005      	beq.n	8020afa <_ux_device_stack_transfer_run+0x116>
        {

            /* Return WAIT until halt cleared.  */
            if (endpoint -> ux_slave_endpoint_state == UX_ENDPOINT_HALTED)
 8020aee:	69fb      	ldr	r3, [r7, #28]
 8020af0:	685b      	ldr	r3, [r3, #4]
 8020af2:	2b02      	cmp	r3, #2
 8020af4:	d101      	bne.n	8020afa <_ux_device_stack_transfer_run+0x116>
                return(UX_STATE_WAIT);
 8020af6:	2305      	movs	r3, #5
 8020af8:	e018      	b.n	8020b2c <_ux_device_stack_transfer_run+0x148>

        }

        /* Next state.  */
        transfer_request -> ux_slave_transfer_request_state = UX_DEVICE_STACK_TRANSFER_STATE_TRAN_WAIT;
 8020afa:	68fb      	ldr	r3, [r7, #12]
 8020afc:	2221      	movs	r2, #33	@ 0x21
 8020afe:	631a      	str	r2, [r3, #48]	@ 0x30
        /* Fall through.  */
    case UX_DEVICE_STACK_TRANSFER_STATE_TRAN_WAIT:

        /* Call the DCD driver transfer function.   */
        /* Transfer state is adjusted inside DCD driver.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_RUN, transfer_request);
 8020b00:	6a3b      	ldr	r3, [r7, #32]
 8020b02:	699b      	ldr	r3, [r3, #24]
 8020b04:	68fa      	ldr	r2, [r7, #12]
 8020b06:	6a38      	ldr	r0, [r7, #32]
 8020b08:	210c      	movs	r1, #12
 8020b0a:	4798      	blx	r3
 8020b0c:	0003      	movs	r3, r0
 8020b0e:	617b      	str	r3, [r7, #20]

        /* Any error case or normal end: reset state for next transfer.  */
        if (status < UX_STATE_WAIT)
 8020b10:	697b      	ldr	r3, [r7, #20]
 8020b12:	2b04      	cmp	r3, #4
 8020b14:	d808      	bhi.n	8020b28 <_ux_device_stack_transfer_run+0x144>
        {
            UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 8020b16:	68fb      	ldr	r3, [r7, #12]
 8020b18:	2200      	movs	r2, #0
 8020b1a:	631a      	str	r2, [r3, #48]	@ 0x30
        }
        break;
 8020b1c:	e004      	b.n	8020b28 <_ux_device_stack_transfer_run+0x144>

    default: /* Error case, return EXIT.  */
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_RESET;
 8020b1e:	68fb      	ldr	r3, [r7, #12]
 8020b20:	2200      	movs	r2, #0
 8020b22:	631a      	str	r2, [r3, #48]	@ 0x30
        return(UX_STATE_EXIT);
 8020b24:	2301      	movs	r3, #1
 8020b26:	e001      	b.n	8020b2c <_ux_device_stack_transfer_run+0x148>
        break;
 8020b28:	46c0      	nop			@ (mov r8, r8)
    }

    /* And return the status.  */
    return(status);
 8020b2a:	697b      	ldr	r3, [r7, #20]
}
 8020b2c:	0018      	movs	r0, r3
 8020b2e:	46bd      	mov	sp, r7
 8020b30:	b00a      	add	sp, #40	@ 0x28
 8020b32:	bd80      	pop	{r7, pc}
 8020b34:	20003b70 	.word	0x20003b70

08020b38 <_ux_system_error_handler>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID   _ux_system_error_handler(UINT system_level, UINT system_context, UINT error_code)
{
 8020b38:	b580      	push	{r7, lr}
 8020b3a:	b084      	sub	sp, #16
 8020b3c:	af00      	add	r7, sp, #0
 8020b3e:	60f8      	str	r0, [r7, #12]
 8020b40:	60b9      	str	r1, [r7, #8]
 8020b42:	607a      	str	r2, [r7, #4]

    /* Save the last system error code.  */
    _ux_system -> ux_system_last_error =  error_code;
 8020b44:	4b0c      	ldr	r3, [pc, #48]	@ (8020b78 <_ux_system_error_handler+0x40>)
 8020b46:	681b      	ldr	r3, [r3, #0]
 8020b48:	687a      	ldr	r2, [r7, #4]
 8020b4a:	60da      	str	r2, [r3, #12]
 
    /* Increment the total number of system errors.  */
    _ux_system -> ux_system_error_count++;
 8020b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8020b78 <_ux_system_error_handler+0x40>)
 8020b4e:	681b      	ldr	r3, [r3, #0]
 8020b50:	691a      	ldr	r2, [r3, #16]
 8020b52:	3201      	adds	r2, #1
 8020b54:	611a      	str	r2, [r3, #16]

    /* Is there an application call back function to call ? */
    if (_ux_system -> ux_system_error_callback_function != UX_NULL)
 8020b56:	4b08      	ldr	r3, [pc, #32]	@ (8020b78 <_ux_system_error_handler+0x40>)
 8020b58:	681b      	ldr	r3, [r3, #0]
 8020b5a:	695b      	ldr	r3, [r3, #20]
 8020b5c:	2b00      	cmp	r3, #0
 8020b5e:	d006      	beq.n	8020b6e <_ux_system_error_handler+0x36>
    {    

        /* The callback function is defined, call it.  */
        _ux_system -> ux_system_error_callback_function(system_level, system_context, error_code);
 8020b60:	4b05      	ldr	r3, [pc, #20]	@ (8020b78 <_ux_system_error_handler+0x40>)
 8020b62:	681b      	ldr	r3, [r3, #0]
 8020b64:	695b      	ldr	r3, [r3, #20]
 8020b66:	687a      	ldr	r2, [r7, #4]
 8020b68:	68b9      	ldr	r1, [r7, #8]
 8020b6a:	68f8      	ldr	r0, [r7, #12]
 8020b6c:	4798      	blx	r3
    }
}
 8020b6e:	46c0      	nop			@ (mov r8, r8)
 8020b70:	46bd      	mov	sp, r7
 8020b72:	b004      	add	sp, #16
 8020b74:	bd80      	pop	{r7, pc}
 8020b76:	46c0      	nop			@ (mov r8, r8)
 8020b78:	20003b74 	.word	0x20003b74

08020b7c <_ux_system_initialize>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_system_initialize(VOID *regular_memory_pool_start, ULONG regular_memory_size,
                            VOID *cache_safe_memory_pool_start, ULONG cache_safe_memory_size)
{
 8020b7c:	b580      	push	{r7, lr}
 8020b7e:	b08a      	sub	sp, #40	@ 0x28
 8020b80:	af00      	add	r7, sp, #0
 8020b82:	60f8      	str	r0, [r7, #12]
 8020b84:	60b9      	str	r1, [r7, #8]
 8020b86:	607a      	str	r2, [r7, #4]
 8020b88:	603b      	str	r3, [r7, #0]
UINT                status;
#endif
ULONG               pool_size;

    /* Check if the regular memory pool is valid.  */
    if ((regular_memory_pool_start == UX_NULL) || (regular_memory_size == 0))
 8020b8a:	68fb      	ldr	r3, [r7, #12]
 8020b8c:	2b00      	cmp	r3, #0
 8020b8e:	d002      	beq.n	8020b96 <_ux_system_initialize+0x1a>
 8020b90:	68bb      	ldr	r3, [r7, #8]
 8020b92:	2b00      	cmp	r3, #0
 8020b94:	d101      	bne.n	8020b9a <_ux_system_initialize+0x1e>
        return(UX_INVALID_PARAMETER);
 8020b96:	23fa      	movs	r3, #250	@ 0xfa
 8020b98:	e07f      	b.n	8020c9a <_ux_system_initialize+0x11e>

    /* Reset memory block */
    _ux_utility_memory_set(regular_memory_pool_start, 0, regular_memory_size); /* Use case of memset is verified. */
 8020b9a:	68ba      	ldr	r2, [r7, #8]
 8020b9c:	68fb      	ldr	r3, [r7, #12]
 8020b9e:	2100      	movs	r1, #0
 8020ba0:	0018      	movs	r0, r3
 8020ba2:	f000 fbc9 	bl	8021338 <_ux_utility_memory_set>

    /* Set the _ux_system structure at the start of our regular memory */
    _ux_system =  (UX_SYSTEM *) regular_memory_pool_start;
 8020ba6:	4b3f      	ldr	r3, [pc, #252]	@ (8020ca4 <_ux_system_initialize+0x128>)
 8020ba8:	68fa      	ldr	r2, [r7, #12]
 8020baa:	601a      	str	r2, [r3, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset = sizeof(UX_SYSTEM);
 8020bac:	2318      	movs	r3, #24
 8020bae:	627b      	str	r3, [r7, #36]	@ 0x24
#endif

#ifndef UX_HOST_SIDE_ONLY

    /* Set the _ux_system_slave structure.  */
    _ux_system_slave =  (UX_SYSTEM_SLAVE *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8020bb0:	68fa      	ldr	r2, [r7, #12]
 8020bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020bb4:	18d2      	adds	r2, r2, r3
 8020bb6:	4b3c      	ldr	r3, [pc, #240]	@ (8020ca8 <_ux_system_initialize+0x12c>)
 8020bb8:	601a      	str	r2, [r3, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_SLAVE);
 8020bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020bbc:	3371      	adds	r3, #113	@ 0x71
 8020bbe:	33ff      	adds	r3, #255	@ 0xff
 8020bc0:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_OTG);
#endif

    /* Set the regular memory pool structure.  */
    _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR] = (UX_MEMORY_BYTE_POOL *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8020bc2:	4b38      	ldr	r3, [pc, #224]	@ (8020ca4 <_ux_system_initialize+0x128>)
 8020bc4:	681b      	ldr	r3, [r3, #0]
 8020bc6:	68f9      	ldr	r1, [r7, #12]
 8020bc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8020bca:	188a      	adds	r2, r1, r2
 8020bcc:	601a      	str	r2, [r3, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_MEMORY_BYTE_POOL);
 8020bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020bd0:	3314      	adds	r3, #20
 8020bd2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check if the cache save memory pool is valid.  */
    if ((cache_safe_memory_pool_start != UX_NULL) && (cache_safe_memory_size != 0))
 8020bd4:	687b      	ldr	r3, [r7, #4]
 8020bd6:	2b00      	cmp	r3, #0
 8020bd8:	d00c      	beq.n	8020bf4 <_ux_system_initialize+0x78>
 8020bda:	683b      	ldr	r3, [r7, #0]
 8020bdc:	2b00      	cmp	r3, #0
 8020bde:	d009      	beq.n	8020bf4 <_ux_system_initialize+0x78>
    {

        /* Set the cache safe memory pool structure.  */
        _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE] = (UX_MEMORY_BYTE_POOL *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8020be0:	4b30      	ldr	r3, [pc, #192]	@ (8020ca4 <_ux_system_initialize+0x128>)
 8020be2:	681b      	ldr	r3, [r3, #0]
 8020be4:	68f9      	ldr	r1, [r7, #12]
 8020be6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8020be8:	188a      	adds	r2, r1, r2
 8020bea:	605a      	str	r2, [r3, #4]

        /* Add to the memory offset the size of the allocated block.  */
        memory_pool_offset += (ULONG)sizeof(UX_MEMORY_BYTE_POOL);
 8020bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020bee:	3314      	adds	r3, #20
 8020bf0:	627b      	str	r3, [r7, #36]	@ 0x24
 8020bf2:	e005      	b.n	8020c00 <_ux_system_initialize+0x84>
    }
    else
    {

        /* Set the cache safe memory pool structure to regular pool. */
        _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE] = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR];
 8020bf4:	4b2b      	ldr	r3, [pc, #172]	@ (8020ca4 <_ux_system_initialize+0x128>)
 8020bf6:	681a      	ldr	r2, [r3, #0]
 8020bf8:	4b2a      	ldr	r3, [pc, #168]	@ (8020ca4 <_ux_system_initialize+0x128>)
 8020bfa:	681b      	ldr	r3, [r3, #0]
 8020bfc:	6812      	ldr	r2, [r2, #0]
 8020bfe:	605a      	str	r2, [r3, #4]
    }

    /* Make sure the regular memory pool is aligned properly */
    int_memory_pool_start = (ALIGN_TYPE) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8020c00:	68fa      	ldr	r2, [r7, #12]
 8020c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020c04:	18d3      	adds	r3, r2, r3
 8020c06:	623b      	str	r3, [r7, #32]
    int_memory_pool_start += UX_ALIGN_MIN;
 8020c08:	6a3b      	ldr	r3, [r7, #32]
 8020c0a:	3307      	adds	r3, #7
 8020c0c:	623b      	str	r3, [r7, #32]
    int_memory_pool_start &= ~((ALIGN_TYPE)UX_ALIGN_MIN);
 8020c0e:	6a3b      	ldr	r3, [r7, #32]
 8020c10:	2207      	movs	r2, #7
 8020c12:	4393      	bics	r3, r2
 8020c14:	623b      	str	r3, [r7, #32]

    /* Set the end of the regular memory pool.  */
    regular_memory_pool_end =  (void *) (((UCHAR *) regular_memory_pool_start) + regular_memory_size);
 8020c16:	68fa      	ldr	r2, [r7, #12]
 8020c18:	68bb      	ldr	r3, [r7, #8]
 8020c1a:	18d3      	adds	r3, r2, r3
 8020c1c:	61fb      	str	r3, [r7, #28]

    /* Check if we have memory available.  */
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 8020c1e:	69fb      	ldr	r3, [r7, #28]
 8020c20:	6a3a      	ldr	r2, [r7, #32]
 8020c22:	429a      	cmp	r2, r3
 8020c24:	d301      	bcc.n	8020c2a <_ux_system_initialize+0xae>
    {

        /* No memory available.  */
        return(UX_MEMORY_INSUFFICIENT);
 8020c26:	2312      	movs	r3, #18
 8020c28:	e037      	b.n	8020c9a <_ux_system_initialize+0x11e>
    }

    /* get the regular memory pool size.  */
    pool_size = (ULONG) (((ALIGN_TYPE) regular_memory_pool_end) - int_memory_pool_start);
 8020c2a:	69fa      	ldr	r2, [r7, #28]
 8020c2c:	6a3b      	ldr	r3, [r7, #32]
 8020c2e:	1ad3      	subs	r3, r2, r3
 8020c30:	61bb      	str	r3, [r7, #24]

    /* Create the regular memory pool.  */
    _ux_utility_memory_byte_pool_create(_ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR],
 8020c32:	4b1c      	ldr	r3, [pc, #112]	@ (8020ca4 <_ux_system_initialize+0x128>)
 8020c34:	681b      	ldr	r3, [r3, #0]
 8020c36:	681b      	ldr	r3, [r3, #0]
 8020c38:	6a39      	ldr	r1, [r7, #32]
 8020c3a:	69ba      	ldr	r2, [r7, #24]
 8020c3c:	0018      	movs	r0, r3
 8020c3e:	f000 fa0d 	bl	802105c <_ux_utility_memory_byte_pool_create>
                                        (UX_MEMORY_BYTE_POOL *)int_memory_pool_start,
                                        pool_size);

    /* Check the definition of the cache safe pool. If the application or controller do not require any cache safe memory,
       define the cached safe memory region as the regular memory region.  */
    if ((cache_safe_memory_pool_start != UX_NULL) && (cache_safe_memory_size != 0))
 8020c42:	687b      	ldr	r3, [r7, #4]
 8020c44:	2b00      	cmp	r3, #0
 8020c46:	d027      	beq.n	8020c98 <_ux_system_initialize+0x11c>
 8020c48:	683b      	ldr	r3, [r7, #0]
 8020c4a:	2b00      	cmp	r3, #0
 8020c4c:	d024      	beq.n	8020c98 <_ux_system_initialize+0x11c>
    {

        /* Reset this memory block */
        _ux_utility_memory_set(cache_safe_memory_pool_start, 0, cache_safe_memory_size); /* Use case of memset is verified. */
 8020c4e:	683a      	ldr	r2, [r7, #0]
 8020c50:	687b      	ldr	r3, [r7, #4]
 8020c52:	2100      	movs	r1, #0
 8020c54:	0018      	movs	r0, r3
 8020c56:	f000 fb6f 	bl	8021338 <_ux_utility_memory_set>

        /* Make sure the cache safe memory pool is aligned properly */
        int_memory_pool_start =   (ALIGN_TYPE) cache_safe_memory_pool_start;
 8020c5a:	687b      	ldr	r3, [r7, #4]
 8020c5c:	623b      	str	r3, [r7, #32]
        int_memory_pool_start +=  UX_ALIGN_MIN;
 8020c5e:	6a3b      	ldr	r3, [r7, #32]
 8020c60:	3307      	adds	r3, #7
 8020c62:	623b      	str	r3, [r7, #32]
        int_memory_pool_start &=  ~((ALIGN_TYPE)UX_ALIGN_MIN);
 8020c64:	6a3b      	ldr	r3, [r7, #32]
 8020c66:	2207      	movs	r2, #7
 8020c68:	4393      	bics	r3, r2
 8020c6a:	623b      	str	r3, [r7, #32]

        cache_safe_memory_pool_end =  (void *) (((UCHAR *) cache_safe_memory_pool_start) + cache_safe_memory_size);
 8020c6c:	687a      	ldr	r2, [r7, #4]
 8020c6e:	683b      	ldr	r3, [r7, #0]
 8020c70:	18d3      	adds	r3, r2, r3
 8020c72:	617b      	str	r3, [r7, #20]

        /* Check if we have memory available.  */
        if (int_memory_pool_start >= (ALIGN_TYPE) cache_safe_memory_pool_end)
 8020c74:	697b      	ldr	r3, [r7, #20]
 8020c76:	6a3a      	ldr	r2, [r7, #32]
 8020c78:	429a      	cmp	r2, r3
 8020c7a:	d301      	bcc.n	8020c80 <_ux_system_initialize+0x104>
        {

            /* No memory available.  */
            return(UX_MEMORY_INSUFFICIENT);
 8020c7c:	2312      	movs	r3, #18
 8020c7e:	e00c      	b.n	8020c9a <_ux_system_initialize+0x11e>
        }

        pool_size = (ULONG) (((ALIGN_TYPE) cache_safe_memory_pool_end) - int_memory_pool_start);
 8020c80:	697a      	ldr	r2, [r7, #20]
 8020c82:	6a3b      	ldr	r3, [r7, #32]
 8020c84:	1ad3      	subs	r3, r2, r3
 8020c86:	61bb      	str	r3, [r7, #24]

        _ux_utility_memory_byte_pool_create(_ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE],
 8020c88:	4b06      	ldr	r3, [pc, #24]	@ (8020ca4 <_ux_system_initialize+0x128>)
 8020c8a:	681b      	ldr	r3, [r3, #0]
 8020c8c:	685b      	ldr	r3, [r3, #4]
 8020c8e:	6a39      	ldr	r1, [r7, #32]
 8020c90:	69ba      	ldr	r2, [r7, #24]
 8020c92:	0018      	movs	r0, r3
 8020c94:	f000 f9e2 	bl	802105c <_ux_utility_memory_byte_pool_create>
    status =  _ux_system_mutex_create(&_ux_system -> ux_system_mutex, "ux_system_mutex");
    if(status != UX_SUCCESS)
        return(UX_MUTEX_ERROR);
#endif

    return(UX_SUCCESS);
 8020c98:	2300      	movs	r3, #0
}
 8020c9a:	0018      	movs	r0, r3
 8020c9c:	46bd      	mov	sp, r7
 8020c9e:	b00a      	add	sp, #40	@ 0x28
 8020ca0:	bd80      	pop	{r7, pc}
 8020ca2:	46c0      	nop			@ (mov r8, r8)
 8020ca4:	20003b74 	.word	0x20003b74
 8020ca8:	20003b70 	.word	0x20003b70

08020cac <_uxe_system_initialize>:
/*  10-31-2023     Chaoqiong Xiao           Initial Version 6.3.0         */
/*                                                                        */
/**************************************************************************/
UINT  _uxe_system_initialize(VOID *regular_memory_pool_start, ULONG regular_memory_size,
                            VOID *cache_safe_memory_pool_start, ULONG cache_safe_memory_size)
{
 8020cac:	b580      	push	{r7, lr}
 8020cae:	b084      	sub	sp, #16
 8020cb0:	af00      	add	r7, sp, #0
 8020cb2:	60f8      	str	r0, [r7, #12]
 8020cb4:	60b9      	str	r1, [r7, #8]
 8020cb6:	607a      	str	r2, [r7, #4]
 8020cb8:	603b      	str	r3, [r7, #0]
    UX_ASSERT((_ux_utility_descriptor_parse_size(_ux_system_usb_2_0_extension_descriptor_structure, UX_USB_2_0_EXTENSION_DESCRIPTOR_ENTRIES, 0x3u)) == sizeof(UX_USB_2_0_EXTENSION_DESCRIPTOR));
    UX_ASSERT((_ux_utility_descriptor_parse_size(_ux_system_container_id_descriptor_structure, UX_CONTAINER_ID_DESCRIPTOR_ENTRIES, 0x3u)) == sizeof(UX_CONTAINER_ID_DESCRIPTOR));


    /* Sanity check.  */
    if ((regular_memory_pool_start == UX_NULL) || (regular_memory_size == 0))
 8020cba:	68fb      	ldr	r3, [r7, #12]
 8020cbc:	2b00      	cmp	r3, #0
 8020cbe:	d002      	beq.n	8020cc6 <_uxe_system_initialize+0x1a>
 8020cc0:	68bb      	ldr	r3, [r7, #8]
 8020cc2:	2b00      	cmp	r3, #0
 8020cc4:	d101      	bne.n	8020cca <_uxe_system_initialize+0x1e>
            return(UX_INVALID_PARAMETER);
 8020cc6:	23fa      	movs	r3, #250	@ 0xfa
 8020cc8:	e006      	b.n	8020cd8 <_uxe_system_initialize+0x2c>

    /* Invoke system initialization function.  */
    return(_ux_system_initialize(regular_memory_pool_start, regular_memory_size,
 8020cca:	683b      	ldr	r3, [r7, #0]
 8020ccc:	687a      	ldr	r2, [r7, #4]
 8020cce:	68b9      	ldr	r1, [r7, #8]
 8020cd0:	68f8      	ldr	r0, [r7, #12]
 8020cd2:	f7ff ff53 	bl	8020b7c <_ux_system_initialize>
 8020cd6:	0003      	movs	r3, r0
                                 cache_safe_memory_pool_start, cache_safe_memory_size));
}
 8020cd8:	0018      	movs	r0, r3
 8020cda:	46bd      	mov	sp, r7
 8020cdc:	b004      	add	sp, #16
 8020cde:	bd80      	pop	{r7, pc}

08020ce0 <_ux_utility_descriptor_parse>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_descriptor_parse(UCHAR * raw_descriptor, UCHAR * descriptor_structure,
                        UINT descriptor_entries, UCHAR * descriptor)
{
 8020ce0:	b580      	push	{r7, lr}
 8020ce2:	b084      	sub	sp, #16
 8020ce4:	af00      	add	r7, sp, #0
 8020ce6:	60f8      	str	r0, [r7, #12]
 8020ce8:	60b9      	str	r1, [r7, #8]
 8020cea:	607a      	str	r2, [r7, #4]
 8020cec:	603b      	str	r3, [r7, #0]

    /* Loop on all the entries in this descriptor.  */
    while(descriptor_entries--)
 8020cee:	e041      	b.n	8020d74 <_ux_utility_descriptor_parse+0x94>
    {

        /* Get the length of that component.  */
        switch(*descriptor_structure++)
 8020cf0:	68bb      	ldr	r3, [r7, #8]
 8020cf2:	1c5a      	adds	r2, r3, #1
 8020cf4:	60ba      	str	r2, [r7, #8]
 8020cf6:	781b      	ldrb	r3, [r3, #0]
 8020cf8:	2b02      	cmp	r3, #2
 8020cfa:	d01e      	beq.n	8020d3a <_ux_utility_descriptor_parse+0x5a>
 8020cfc:	2b04      	cmp	r3, #4
 8020cfe:	d12f      	bne.n	8020d60 <_ux_utility_descriptor_parse+0x80>
        /* Check the size then build the component from the source and
           insert it into the target descriptor.  */
        case 4:

            /* Padding zeros so address is aligned.  */
            while((ALIGN_TYPE) descriptor & 3u)
 8020d00:	e004      	b.n	8020d0c <_ux_utility_descriptor_parse+0x2c>
                *descriptor++ =  0;
 8020d02:	683b      	ldr	r3, [r7, #0]
 8020d04:	1c5a      	adds	r2, r3, #1
 8020d06:	603a      	str	r2, [r7, #0]
 8020d08:	2200      	movs	r2, #0
 8020d0a:	701a      	strb	r2, [r3, #0]
            while((ALIGN_TYPE) descriptor & 3u)
 8020d0c:	683b      	ldr	r3, [r7, #0]
 8020d0e:	2203      	movs	r2, #3
 8020d10:	4013      	ands	r3, r2
 8020d12:	d1f6      	bne.n	8020d02 <_ux_utility_descriptor_parse+0x22>

            /* Save the DW.  */
            *((ULONG *) descriptor) =  _ux_utility_long_get(raw_descriptor);
 8020d14:	68fb      	ldr	r3, [r7, #12]
 8020d16:	0018      	movs	r0, r3
 8020d18:	f000 f835 	bl	8020d86 <_ux_utility_long_get>
 8020d1c:	0002      	movs	r2, r0
 8020d1e:	683b      	ldr	r3, [r7, #0]
 8020d20:	601a      	str	r2, [r3, #0]
            raw_descriptor +=  4;
 8020d22:	68fb      	ldr	r3, [r7, #12]
 8020d24:	3304      	adds	r3, #4
 8020d26:	60fb      	str	r3, [r7, #12]
            descriptor += 4;
 8020d28:	683b      	ldr	r3, [r7, #0]
 8020d2a:	3304      	adds	r3, #4
 8020d2c:	603b      	str	r3, [r7, #0]
            break;
 8020d2e:	e021      	b.n	8020d74 <_ux_utility_descriptor_parse+0x94>

        case 2:

            /* Padding zeros so address is aligned.  */
            while((ALIGN_TYPE) descriptor & 1u)
                *descriptor++ =  0;
 8020d30:	683b      	ldr	r3, [r7, #0]
 8020d32:	1c5a      	adds	r2, r3, #1
 8020d34:	603a      	str	r2, [r7, #0]
 8020d36:	2200      	movs	r2, #0
 8020d38:	701a      	strb	r2, [r3, #0]
            while((ALIGN_TYPE) descriptor & 1u)
 8020d3a:	683b      	ldr	r3, [r7, #0]
 8020d3c:	2201      	movs	r2, #1
 8020d3e:	4013      	ands	r3, r2
 8020d40:	d1f6      	bne.n	8020d30 <_ux_utility_descriptor_parse+0x50>

            /* Save the word.  */
            *((USHORT *) descriptor) = (USHORT) _ux_utility_short_get(raw_descriptor);
 8020d42:	68fb      	ldr	r3, [r7, #12]
 8020d44:	0018      	movs	r0, r3
 8020d46:	f000 fb13 	bl	8021370 <_ux_utility_short_get>
 8020d4a:	0003      	movs	r3, r0
 8020d4c:	b29a      	uxth	r2, r3
 8020d4e:	683b      	ldr	r3, [r7, #0]
 8020d50:	801a      	strh	r2, [r3, #0]
            raw_descriptor += 2;
 8020d52:	68fb      	ldr	r3, [r7, #12]
 8020d54:	3302      	adds	r3, #2
 8020d56:	60fb      	str	r3, [r7, #12]
            descriptor += 2;
 8020d58:	683b      	ldr	r3, [r7, #0]
 8020d5a:	3302      	adds	r3, #2
 8020d5c:	603b      	str	r3, [r7, #0]
            break;
 8020d5e:	e009      	b.n	8020d74 <_ux_utility_descriptor_parse+0x94>

        default:

            /* Save the byte.  */
            *((UCHAR *) descriptor) =  (UCHAR) *raw_descriptor;
 8020d60:	68fb      	ldr	r3, [r7, #12]
 8020d62:	781a      	ldrb	r2, [r3, #0]
 8020d64:	683b      	ldr	r3, [r7, #0]
 8020d66:	701a      	strb	r2, [r3, #0]
            raw_descriptor++;
 8020d68:	68fb      	ldr	r3, [r7, #12]
 8020d6a:	3301      	adds	r3, #1
 8020d6c:	60fb      	str	r3, [r7, #12]
            descriptor ++;
 8020d6e:	683b      	ldr	r3, [r7, #0]
 8020d70:	3301      	adds	r3, #1
 8020d72:	603b      	str	r3, [r7, #0]
    while(descriptor_entries--)
 8020d74:	687b      	ldr	r3, [r7, #4]
 8020d76:	1e5a      	subs	r2, r3, #1
 8020d78:	607a      	str	r2, [r7, #4]
 8020d7a:	2b00      	cmp	r3, #0
 8020d7c:	d1b8      	bne.n	8020cf0 <_ux_utility_descriptor_parse+0x10>
        }
    }

    /* Return to caller.  */
    return;
 8020d7e:	46c0      	nop			@ (mov r8, r8)
}
 8020d80:	46bd      	mov	sp, r7
 8020d82:	b004      	add	sp, #16
 8020d84:	bd80      	pop	{r7, pc}

08020d86 <_ux_utility_long_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_long_get(UCHAR * address)
{
 8020d86:	b580      	push	{r7, lr}
 8020d88:	b084      	sub	sp, #16
 8020d8a:	af00      	add	r7, sp, #0
 8020d8c:	6078      	str	r0, [r7, #4]
ULONG    value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =   (ULONG) *address++;
 8020d8e:	687b      	ldr	r3, [r7, #4]
 8020d90:	1c5a      	adds	r2, r3, #1
 8020d92:	607a      	str	r2, [r7, #4]
 8020d94:	781b      	ldrb	r3, [r3, #0]
 8020d96:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 8;
 8020d98:	687b      	ldr	r3, [r7, #4]
 8020d9a:	1c5a      	adds	r2, r3, #1
 8020d9c:	607a      	str	r2, [r7, #4]
 8020d9e:	781b      	ldrb	r3, [r3, #0]
 8020da0:	021b      	lsls	r3, r3, #8
 8020da2:	68fa      	ldr	r2, [r7, #12]
 8020da4:	4313      	orrs	r3, r2
 8020da6:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 16;
 8020da8:	687b      	ldr	r3, [r7, #4]
 8020daa:	1c5a      	adds	r2, r3, #1
 8020dac:	607a      	str	r2, [r7, #4]
 8020dae:	781b      	ldrb	r3, [r3, #0]
 8020db0:	041b      	lsls	r3, r3, #16
 8020db2:	68fa      	ldr	r2, [r7, #12]
 8020db4:	4313      	orrs	r3, r2
 8020db6:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address << 24;
 8020db8:	687b      	ldr	r3, [r7, #4]
 8020dba:	781b      	ldrb	r3, [r3, #0]
 8020dbc:	061b      	lsls	r3, r3, #24
 8020dbe:	68fa      	ldr	r2, [r7, #12]
 8020dc0:	4313      	orrs	r3, r2
 8020dc2:	60fb      	str	r3, [r7, #12]

    /* Return 32-bit value.  */
    return(value);
 8020dc4:	68fb      	ldr	r3, [r7, #12]
}
 8020dc6:	0018      	movs	r0, r3
 8020dc8:	46bd      	mov	sp, r7
 8020dca:	b004      	add	sp, #16
 8020dcc:	bd80      	pop	{r7, pc}

08020dce <_ux_utility_long_put>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_long_put(UCHAR * address, ULONG value)
{
 8020dce:	b580      	push	{r7, lr}
 8020dd0:	b082      	sub	sp, #8
 8020dd2:	af00      	add	r7, sp, #0
 8020dd4:	6078      	str	r0, [r7, #4]
 8020dd6:	6039      	str	r1, [r7, #0]

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address.  */
    *address++ =  (UCHAR) (value & 0xff);
 8020dd8:	687b      	ldr	r3, [r7, #4]
 8020dda:	1c5a      	adds	r2, r3, #1
 8020ddc:	607a      	str	r2, [r7, #4]
 8020dde:	683a      	ldr	r2, [r7, #0]
 8020de0:	b2d2      	uxtb	r2, r2
 8020de2:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) ((value >> 8) & 0xff);
 8020de4:	683b      	ldr	r3, [r7, #0]
 8020de6:	0a19      	lsrs	r1, r3, #8
 8020de8:	687b      	ldr	r3, [r7, #4]
 8020dea:	1c5a      	adds	r2, r3, #1
 8020dec:	607a      	str	r2, [r7, #4]
 8020dee:	b2ca      	uxtb	r2, r1
 8020df0:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) ((value >> 16) & 0xff);
 8020df2:	683b      	ldr	r3, [r7, #0]
 8020df4:	0c19      	lsrs	r1, r3, #16
 8020df6:	687b      	ldr	r3, [r7, #4]
 8020df8:	1c5a      	adds	r2, r3, #1
 8020dfa:	607a      	str	r2, [r7, #4]
 8020dfc:	b2ca      	uxtb	r2, r1
 8020dfe:	701a      	strb	r2, [r3, #0]
    *address =    (UCHAR) ((value >> 24) & 0xff);
 8020e00:	683b      	ldr	r3, [r7, #0]
 8020e02:	0e1b      	lsrs	r3, r3, #24
 8020e04:	b2da      	uxtb	r2, r3
 8020e06:	687b      	ldr	r3, [r7, #4]
 8020e08:	701a      	strb	r2, [r3, #0]

    /* Return to caller.  */
    return;
 8020e0a:	46c0      	nop			@ (mov r8, r8)
}
 8020e0c:	46bd      	mov	sp, r7
 8020e0e:	b002      	add	sp, #8
 8020e10:	bd80      	pop	{r7, pc}
	...

08020e14 <_ux_utility_memory_allocate>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  *_ux_utility_memory_allocate(ULONG memory_alignment, ULONG memory_cache_flag,
                                   ULONG memory_size_requested)
{
 8020e14:	b580      	push	{r7, lr}
 8020e16:	b08e      	sub	sp, #56	@ 0x38
 8020e18:	af00      	add	r7, sp, #0
 8020e1a:	60f8      	str	r0, [r7, #12]
 8020e1c:	60b9      	str	r1, [r7, #8]
 8020e1e:	607a      	str	r2, [r7, #4]
#ifdef UX_ENABLE_MEMORY_STATISTICS
UINT                index;
#endif

    /* Get the pool ptr */
    if (memory_cache_flag == UX_REGULAR_MEMORY)
 8020e20:	68bb      	ldr	r3, [r7, #8]
 8020e22:	2b00      	cmp	r3, #0
 8020e24:	d104      	bne.n	8020e30 <_ux_utility_memory_allocate+0x1c>
    {
        pool_ptr = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR];
 8020e26:	4b6c      	ldr	r3, [pc, #432]	@ (8020fd8 <_ux_utility_memory_allocate+0x1c4>)
 8020e28:	681b      	ldr	r3, [r3, #0]
 8020e2a:	681b      	ldr	r3, [r3, #0]
 8020e2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8020e2e:	e009      	b.n	8020e44 <_ux_utility_memory_allocate+0x30>
    }
    else if (memory_cache_flag == UX_CACHE_SAFE_MEMORY)
 8020e30:	68bb      	ldr	r3, [r7, #8]
 8020e32:	2b01      	cmp	r3, #1
 8020e34:	d104      	bne.n	8020e40 <_ux_utility_memory_allocate+0x2c>
    {
        pool_ptr = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE];
 8020e36:	4b68      	ldr	r3, [pc, #416]	@ (8020fd8 <_ux_utility_memory_allocate+0x1c4>)
 8020e38:	681b      	ldr	r3, [r3, #0]
 8020e3a:	685b      	ldr	r3, [r3, #4]
 8020e3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8020e3e:	e001      	b.n	8020e44 <_ux_utility_memory_allocate+0x30>
    }
    else
    {
        return(UX_NULL);
 8020e40:	2300      	movs	r3, #0
 8020e42:	e0c4      	b.n	8020fce <_ux_utility_memory_allocate+0x1ba>
    }

    /* Check if pool_ptr is NX_NULL */
    if (pool_ptr == UX_NULL)
 8020e44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8020e46:	2b00      	cmp	r3, #0
 8020e48:	d101      	bne.n	8020e4e <_ux_utility_memory_allocate+0x3a>
    {
        return(UX_NULL);
 8020e4a:	2300      	movs	r3, #0
 8020e4c:	e0bf      	b.n	8020fce <_ux_utility_memory_allocate+0x1ba>
    }

    /* Check if the memory size requested is 0.  */
    if (memory_size_requested == 0)
 8020e4e:	687b      	ldr	r3, [r7, #4]
 8020e50:	2b00      	cmp	r3, #0
 8020e52:	d101      	bne.n	8020e58 <_ux_utility_memory_allocate+0x44>
    {
        return(UX_NULL);
 8020e54:	2300      	movs	r3, #0
 8020e56:	e0ba      	b.n	8020fce <_ux_utility_memory_allocate+0x1ba>
    }

#else

    /* Check if safe alignment requested, in this case switch to UX_NO_ALIGN.  */
    if (memory_alignment == UX_SAFE_ALIGN)
 8020e58:	68fb      	ldr	r3, [r7, #12]
 8020e5a:	3301      	adds	r3, #1
 8020e5c:	d101      	bne.n	8020e62 <_ux_utility_memory_allocate+0x4e>
        memory_alignment = UX_NO_ALIGN;
 8020e5e:	2300      	movs	r3, #0
 8020e60:	60fb      	str	r3, [r7, #12]

#endif

    /* Ensure the alignment meats the minimum.  */
    if (memory_alignment < UX_ALIGN_MIN)
 8020e62:	68fb      	ldr	r3, [r7, #12]
 8020e64:	2b06      	cmp	r3, #6
 8020e66:	d801      	bhi.n	8020e6c <_ux_utility_memory_allocate+0x58>
        memory_alignment =  UX_ALIGN_MIN;
 8020e68:	2307      	movs	r3, #7
 8020e6a:	60fb      	str	r3, [r7, #12]
       now is that the memory block might not be a size that is a multiple of 8, so we need
       to add the amount of memory required such that the memory buffer after the block has
       the correct alignment. For example, if the memory block has a size of 12, then we need
       to make sure it is placed on an 8-byte alignment that is after a 8-byte alignment so
       that the memory right after the memory block is 8-byte aligned (16).  */
    memory_size_requested =  (memory_size_requested + UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN);
 8020e6c:	687b      	ldr	r3, [r7, #4]
 8020e6e:	3307      	adds	r3, #7
 8020e70:	2207      	movs	r2, #7
 8020e72:	4393      	bics	r3, r2
 8020e74:	607b      	str	r3, [r7, #4]
    memory_size_requested += (((ULONG)(UX_MEMORY_BLOCK_HEADER_SIZE + UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN)) - (ULONG)UX_MEMORY_BLOCK_HEADER_SIZE);

    if (memory_alignment <= UX_ALIGN_MIN)
 8020e76:	68fb      	ldr	r3, [r7, #12]
 8020e78:	2b07      	cmp	r3, #7
 8020e7a:	d808      	bhi.n	8020e8e <_ux_utility_memory_allocate+0x7a>
        current_ptr = _ux_utility_memory_byte_pool_search(pool_ptr, memory_size_requested);
 8020e7c:	687a      	ldr	r2, [r7, #4]
 8020e7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8020e80:	0011      	movs	r1, r2
 8020e82:	0018      	movs	r0, r3
 8020e84:	f000 f93c 	bl	8021100 <_ux_utility_memory_byte_pool_search>
 8020e88:	0003      	movs	r3, r0
 8020e8a:	633b      	str	r3, [r7, #48]	@ 0x30
 8020e8c:	e009      	b.n	8020ea2 <_ux_utility_memory_allocate+0x8e>
    else
        current_ptr = _ux_utility_memory_byte_pool_search(pool_ptr, memory_size_requested + memory_alignment);
 8020e8e:	687a      	ldr	r2, [r7, #4]
 8020e90:	68fb      	ldr	r3, [r7, #12]
 8020e92:	18d2      	adds	r2, r2, r3
 8020e94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8020e96:	0011      	movs	r1, r2
 8020e98:	0018      	movs	r0, r3
 8020e9a:	f000 f931 	bl	8021100 <_ux_utility_memory_byte_pool_search>
 8020e9e:	0003      	movs	r3, r0
 8020ea0:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if we found a memory block.  */
    if (current_ptr == UX_NULL)
 8020ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8020ea4:	2b00      	cmp	r3, #0
 8020ea6:	d106      	bne.n	8020eb6 <_ux_utility_memory_allocate+0xa2>
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, memory_size_requested, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_INSUFFICIENT);
 8020ea8:	2212      	movs	r2, #18
 8020eaa:	2108      	movs	r1, #8
 8020eac:	2002      	movs	r0, #2
 8020eae:	f7ff fe43 	bl	8020b38 <_ux_system_error_handler>

        return(UX_NULL);
 8020eb2:	2300      	movs	r3, #0
 8020eb4:	e08b      	b.n	8020fce <_ux_utility_memory_allocate+0x1ba>
    }

    /* Pickup the next block's pointer.  */
    this_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8020eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8020eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
    next_ptr =             *this_block_link_ptr;
 8020eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8020ebc:	681b      	ldr	r3, [r3, #0]
 8020ebe:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Calculate the number of bytes available in this block.  */
    available_bytes =   UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 8020ec0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8020ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8020ec4:	1ad3      	subs	r3, r2, r3
 8020ec6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    available_bytes =   available_bytes - UX_MEMORY_BLOCK_HEADER_SIZE;
 8020ec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8020eca:	3b08      	subs	r3, #8
 8020ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Get the memory buffer for this block.  */
    int_memory_buffer = (ALIGN_TYPE) (UX_UCHAR_POINTER_ADD(current_ptr, UX_MEMORY_BLOCK_HEADER_SIZE));
 8020ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8020ed0:	3308      	adds	r3, #8
 8020ed2:	623b      	str	r3, [r7, #32]

    /* In case we are not aligned  */
    if ((int_memory_buffer & memory_alignment) != 0)
 8020ed4:	6a3b      	ldr	r3, [r7, #32]
 8020ed6:	68fa      	ldr	r2, [r7, #12]
 8020ed8:	4013      	ands	r3, r2
 8020eda:	d02f      	beq.n	8020f3c <_ux_utility_memory_allocate+0x128>
    {

        /* No, we need to align the memory buffer.  */
        int_memory_buffer += (ALIGN_TYPE)UX_MEMORY_BLOCK_HEADER_SIZE;
 8020edc:	6a3b      	ldr	r3, [r7, #32]
 8020ede:	3308      	adds	r3, #8
 8020ee0:	623b      	str	r3, [r7, #32]
        int_memory_buffer += memory_alignment;
 8020ee2:	6a3a      	ldr	r2, [r7, #32]
 8020ee4:	68fb      	ldr	r3, [r7, #12]
 8020ee6:	18d3      	adds	r3, r2, r3
 8020ee8:	623b      	str	r3, [r7, #32]
        int_memory_buffer &=  ~((ALIGN_TYPE) memory_alignment);
 8020eea:	68fb      	ldr	r3, [r7, #12]
 8020eec:	43da      	mvns	r2, r3
 8020eee:	6a3b      	ldr	r3, [r7, #32]
 8020ef0:	4013      	ands	r3, r2
 8020ef2:	623b      	str	r3, [r7, #32]
        int_memory_buffer -= (ALIGN_TYPE)UX_MEMORY_BLOCK_HEADER_SIZE;
 8020ef4:	6a3b      	ldr	r3, [r7, #32]
 8020ef6:	3b08      	subs	r3, #8
 8020ef8:	623b      	str	r3, [r7, #32]

        /* Setup the new free block.  */
        next_ptr = (UCHAR *)int_memory_buffer;
 8020efa:	6a3b      	ldr	r3, [r7, #32]
 8020efc:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Setup the new free block.  */
        next_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8020efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020f00:	61fb      	str	r3, [r7, #28]
        *next_block_link_ptr =  *this_block_link_ptr;
 8020f02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8020f04:	681a      	ldr	r2, [r3, #0]
 8020f06:	69fb      	ldr	r3, [r7, #28]
 8020f08:	601a      	str	r2, [r3, #0]
        work_ptr =              UX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 8020f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020f0c:	3304      	adds	r3, #4
 8020f0e:	61bb      	str	r3, [r7, #24]
        free_ptr =              UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8020f10:	69bb      	ldr	r3, [r7, #24]
 8020f12:	617b      	str	r3, [r7, #20]
        *free_ptr =             UX_BYTE_BLOCK_FREE;
 8020f14:	697b      	ldr	r3, [r7, #20]
 8020f16:	4a31      	ldr	r2, [pc, #196]	@ (8020fdc <_ux_utility_memory_allocate+0x1c8>)
 8020f18:	601a      	str	r2, [r3, #0]

        /* Increase the total fragment counter.  */
        pool_ptr -> ux_byte_pool_fragments++;
 8020f1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8020f1c:	685b      	ldr	r3, [r3, #4]
 8020f1e:	1c5a      	adds	r2, r3, #1
 8020f20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8020f22:	605a      	str	r2, [r3, #4]

        /* Update the current pointer to point at the newly created block.  */
        *this_block_link_ptr =  next_ptr;
 8020f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8020f26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8020f28:	601a      	str	r2, [r3, #0]

        /* Calculate the available bytes.  */
        available_bytes -=  UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 8020f2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8020f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8020f2e:	1ad3      	subs	r3, r2, r3
 8020f30:	001a      	movs	r2, r3
 8020f32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8020f34:	1a9b      	subs	r3, r3, r2
 8020f36:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Set Current pointer to the aligned memory buffer.  */
        current_ptr = next_ptr;
 8020f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020f3a:	633b      	str	r3, [r7, #48]	@ 0x30
    }

    /* Now we are aligned, determine if we need to split this block.  */
    if ((available_bytes - memory_size_requested) >= ((ULONG) UX_BYTE_BLOCK_MIN))
 8020f3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8020f3e:	687b      	ldr	r3, [r7, #4]
 8020f40:	1ad3      	subs	r3, r2, r3
 8020f42:	2b13      	cmp	r3, #19
 8020f44:	d91e      	bls.n	8020f84 <_ux_utility_memory_allocate+0x170>
    {

        /* Split the block.  */
        next_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, (memory_size_requested + UX_MEMORY_BLOCK_HEADER_SIZE));
 8020f46:	687b      	ldr	r3, [r7, #4]
 8020f48:	3308      	adds	r3, #8
 8020f4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8020f4c:	18d3      	adds	r3, r2, r3
 8020f4e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Setup the new free block.  */
        next_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8020f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020f52:	61fb      	str	r3, [r7, #28]
        this_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8020f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8020f56:	62bb      	str	r3, [r7, #40]	@ 0x28
        *next_block_link_ptr =  *this_block_link_ptr;
 8020f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8020f5a:	681a      	ldr	r2, [r3, #0]
 8020f5c:	69fb      	ldr	r3, [r7, #28]
 8020f5e:	601a      	str	r2, [r3, #0]
        work_ptr =              UX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 8020f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020f62:	3304      	adds	r3, #4
 8020f64:	61bb      	str	r3, [r7, #24]
        free_ptr =              UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8020f66:	69bb      	ldr	r3, [r7, #24]
 8020f68:	617b      	str	r3, [r7, #20]
        *free_ptr =             UX_BYTE_BLOCK_FREE;
 8020f6a:	697b      	ldr	r3, [r7, #20]
 8020f6c:	4a1b      	ldr	r2, [pc, #108]	@ (8020fdc <_ux_utility_memory_allocate+0x1c8>)
 8020f6e:	601a      	str	r2, [r3, #0]

        /* Increase the total fragment counter.  */
        pool_ptr -> ux_byte_pool_fragments++;
 8020f70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8020f72:	685b      	ldr	r3, [r3, #4]
 8020f74:	1c5a      	adds	r2, r3, #1
 8020f76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8020f78:	605a      	str	r2, [r3, #4]

        /* Update the current pointer to point at the newly created block.  */
        *this_block_link_ptr =  next_ptr;
 8020f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8020f7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8020f7e:	601a      	str	r2, [r3, #0]

        /* Set available equal to memory size for subsequent calculation.  */
        available_bytes =  memory_size_requested;
 8020f80:	687b      	ldr	r3, [r7, #4]
 8020f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* In any case, mark the current block as allocated.  */
    work_ptr =              UX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 8020f84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8020f86:	3304      	adds	r3, #4
 8020f88:	61bb      	str	r3, [r7, #24]
    this_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 8020f8a:	69bb      	ldr	r3, [r7, #24]
 8020f8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    *this_block_link_ptr =  UX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8020f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8020f90:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8020f92:	601a      	str	r2, [r3, #0]

    /* Reduce the number of available bytes in the pool.  */
    pool_ptr -> ux_byte_pool_available =  pool_ptr -> ux_byte_pool_available - (available_bytes + UX_MEMORY_BLOCK_HEADER_SIZE);
 8020f94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8020f96:	681a      	ldr	r2, [r3, #0]
 8020f98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8020f9a:	1ad3      	subs	r3, r2, r3
 8020f9c:	3b08      	subs	r3, #8
 8020f9e:	001a      	movs	r2, r3
 8020fa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8020fa2:	601a      	str	r2, [r3, #0]

    /* Determine if the search pointer needs to be updated. This is only done
        if the search pointer matches the block to be returned.  */
    if (current_ptr == pool_ptr -> ux_byte_pool_search)
 8020fa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8020fa6:	689b      	ldr	r3, [r3, #8]
 8020fa8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8020faa:	429a      	cmp	r2, r3
 8020fac:	d105      	bne.n	8020fba <_ux_utility_memory_allocate+0x1a6>
    {

        /* Yes, update the search pointer to the next block.  */
        this_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8020fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8020fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
        pool_ptr -> ux_byte_pool_search =  *this_block_link_ptr;
 8020fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8020fb4:	681a      	ldr	r2, [r3, #0]
 8020fb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8020fb8:	609a      	str	r2, [r3, #8]
    }

    /* Adjust the pointer for the application.  */
    work_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, UX_MEMORY_BLOCK_HEADER_SIZE);
 8020fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8020fbc:	3308      	adds	r3, #8
 8020fbe:	61bb      	str	r3, [r7, #24]

    /* Clear the memory block.  */
    _ux_utility_memory_set(work_ptr, 0, available_bytes); /* Use case of memset is verified. */
 8020fc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8020fc2:	69bb      	ldr	r3, [r7, #24]
 8020fc4:	2100      	movs	r1, #0
 8020fc6:	0018      	movs	r0, r3
 8020fc8:	f000 f9b6 	bl	8021338 <_ux_utility_memory_set>
#endif

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

    return(work_ptr);
 8020fcc:	69bb      	ldr	r3, [r7, #24]
}
 8020fce:	0018      	movs	r0, r3
 8020fd0:	46bd      	mov	sp, r7
 8020fd2:	b00e      	add	sp, #56	@ 0x38
 8020fd4:	bd80      	pop	{r7, pc}
 8020fd6:	46c0      	nop			@ (mov r8, r8)
 8020fd8:	20003b74 	.word	0x20003b74
 8020fdc:	ffffeeee 	.word	0xffffeeee

08020fe0 <_ux_utility_memory_allocate_mulc_safe>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID* _ux_utility_memory_allocate_mulc_safe(ULONG align,ULONG cache,ULONG size_mul_v,ULONG size_mul_c)
{
 8020fe0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8020fe2:	b085      	sub	sp, #20
 8020fe4:	af00      	add	r7, sp, #0
 8020fe6:	60f8      	str	r0, [r7, #12]
 8020fe8:	60b9      	str	r1, [r7, #8]
 8020fea:	607a      	str	r2, [r7, #4]
 8020fec:	603b      	str	r3, [r7, #0]
    return UX_UTILITY_MEMORY_ALLOCATE_MULC_SAFE(align, cache, size_mul_v, size_mul_c);
 8020fee:	683b      	ldr	r3, [r7, #0]
 8020ff0:	2b00      	cmp	r3, #0
 8020ff2:	d024      	beq.n	802103e <_ux_utility_memory_allocate_mulc_safe+0x5e>
 8020ff4:	2000      	movs	r0, #0
 8020ff6:	687b      	ldr	r3, [r7, #4]
 8020ff8:	0c19      	lsrs	r1, r3, #16
 8020ffa:	687b      	ldr	r3, [r7, #4]
 8020ffc:	1c1e      	adds	r6, r3, #0
 8020ffe:	683b      	ldr	r3, [r7, #0]
 8021000:	0c1b      	lsrs	r3, r3, #16
 8021002:	683a      	ldr	r2, [r7, #0]
 8021004:	1c15      	adds	r5, r2, #0
 8021006:	b28a      	uxth	r2, r1
 8021008:	2a00      	cmp	r2, #0
 802100a:	d105      	bne.n	8021018 <_ux_utility_memory_allocate_mulc_safe+0x38>
 802100c:	b29a      	uxth	r2, r3
 802100e:	2a00      	cmp	r2, #0
 8021010:	d013      	beq.n	802103a <_ux_utility_memory_allocate_mulc_safe+0x5a>
 8021012:	1c19      	adds	r1, r3, #0
 8021014:	1c34      	adds	r4, r6, #0
 8021016:	e003      	b.n	8021020 <_ux_utility_memory_allocate_mulc_safe+0x40>
 8021018:	b29b      	uxth	r3, r3
 802101a:	2b00      	cmp	r3, #0
 802101c:	d10c      	bne.n	8021038 <_ux_utility_memory_allocate_mulc_safe+0x58>
 802101e:	1c2c      	adds	r4, r5, #0
 8021020:	b2b3      	uxth	r3, r6
 8021022:	b2aa      	uxth	r2, r5
 8021024:	435a      	muls	r2, r3
 8021026:	b2a3      	uxth	r3, r4
 8021028:	b289      	uxth	r1, r1
 802102a:	434b      	muls	r3, r1
 802102c:	0c12      	lsrs	r2, r2, #16
 802102e:	189b      	adds	r3, r3, r2
 8021030:	141b      	asrs	r3, r3, #16
 8021032:	b29b      	uxth	r3, r3
 8021034:	2b00      	cmp	r3, #0
 8021036:	d000      	beq.n	802103a <_ux_utility_memory_allocate_mulc_safe+0x5a>
 8021038:	2001      	movs	r0, #1
 802103a:	1e03      	subs	r3, r0, #0
 802103c:	d109      	bne.n	8021052 <_ux_utility_memory_allocate_mulc_safe+0x72>
 802103e:	687b      	ldr	r3, [r7, #4]
 8021040:	683a      	ldr	r2, [r7, #0]
 8021042:	435a      	muls	r2, r3
 8021044:	68b9      	ldr	r1, [r7, #8]
 8021046:	68fb      	ldr	r3, [r7, #12]
 8021048:	0018      	movs	r0, r3
 802104a:	f7ff fee3 	bl	8020e14 <_ux_utility_memory_allocate>
 802104e:	0003      	movs	r3, r0
 8021050:	e000      	b.n	8021054 <_ux_utility_memory_allocate_mulc_safe+0x74>
 8021052:	2300      	movs	r3, #0
}
 8021054:	0018      	movs	r0, r3
 8021056:	46bd      	mov	sp, r7
 8021058:	b005      	add	sp, #20
 802105a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0802105c <_ux_utility_memory_byte_pool_create>:
/*                                                                        */
/*  10-31-2023     Yajun Xia                Initial Version 6.3.0         */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_memory_byte_pool_create(UX_MEMORY_BYTE_POOL *pool_ptr, VOID *pool_start, ULONG pool_size)
{
 802105c:	b580      	push	{r7, lr}
 802105e:	b088      	sub	sp, #32
 8021060:	af00      	add	r7, sp, #0
 8021062:	60f8      	str	r0, [r7, #12]
 8021064:	60b9      	str	r1, [r7, #8]
 8021066:	607a      	str	r2, [r7, #4]
UCHAR               *temp_ptr;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    _ux_utility_memory_set((UCHAR *)pool_ptr, 0, sizeof(UX_MEMORY_BYTE_POOL)); /* Use case of memset is verified. */
 8021068:	68fb      	ldr	r3, [r7, #12]
 802106a:	2214      	movs	r2, #20
 802106c:	2100      	movs	r1, #0
 802106e:	0018      	movs	r0, r3
 8021070:	f000 f962 	bl	8021338 <_ux_utility_memory_set>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8021074:	687b      	ldr	r3, [r7, #4]
 8021076:	2203      	movs	r2, #3
 8021078:	4393      	bics	r3, r2
 802107a:	607b      	str	r3, [r7, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> ux_byte_pool_start =   UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 802107c:	68fb      	ldr	r3, [r7, #12]
 802107e:	68ba      	ldr	r2, [r7, #8]
 8021080:	60da      	str	r2, [r3, #12]
    pool_ptr -> ux_byte_pool_size =    pool_size;
 8021082:	68fb      	ldr	r3, [r7, #12]
 8021084:	687a      	ldr	r2, [r7, #4]
 8021086:	611a      	str	r2, [r3, #16]
    pool_ptr -> ux_byte_pool_search =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8021088:	68fb      	ldr	r3, [r7, #12]
 802108a:	68ba      	ldr	r2, [r7, #8]
 802108c:	609a      	str	r2, [r3, #8]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> ux_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 802108e:	687b      	ldr	r3, [r7, #4]
 8021090:	3b08      	subs	r3, #8
 8021092:	001a      	movs	r2, r3
 8021094:	68fb      	ldr	r3, [r7, #12]
 8021096:	601a      	str	r2, [r3, #0]
    pool_ptr -> ux_byte_pool_fragments =   ((UINT) 2);
 8021098:	68fb      	ldr	r3, [r7, #12]
 802109a:	2202      	movs	r2, #2
 802109c:	605a      	str	r2, [r3, #4]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant UX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 802109e:	68bb      	ldr	r3, [r7, #8]
 80210a0:	61fb      	str	r3, [r7, #28]
    block_ptr =  UX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 80210a2:	69fa      	ldr	r2, [r7, #28]
 80210a4:	687b      	ldr	r3, [r7, #4]
 80210a6:	18d3      	adds	r3, r2, r3
 80210a8:	61fb      	str	r3, [r7, #28]

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  UX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 80210aa:	69fb      	ldr	r3, [r7, #28]
 80210ac:	3b04      	subs	r3, #4
 80210ae:	61fb      	str	r3, [r7, #28]

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             UX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 80210b0:	68fb      	ldr	r3, [r7, #12]
 80210b2:	61bb      	str	r3, [r7, #24]
    block_indirect_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 80210b4:	69fb      	ldr	r3, [r7, #28]
 80210b6:	617b      	str	r3, [r7, #20]
    *block_indirect_ptr =  temp_ptr;
 80210b8:	697b      	ldr	r3, [r7, #20]
 80210ba:	69ba      	ldr	r2, [r7, #24]
 80210bc:	601a      	str	r2, [r3, #0]

    block_ptr =            UX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 80210be:	69fb      	ldr	r3, [r7, #28]
 80210c0:	3b04      	subs	r3, #4
 80210c2:	61fb      	str	r3, [r7, #28]
    block_indirect_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 80210c4:	69fb      	ldr	r3, [r7, #28]
 80210c6:	617b      	str	r3, [r7, #20]
    *block_indirect_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80210c8:	697b      	ldr	r3, [r7, #20]
 80210ca:	68ba      	ldr	r2, [r7, #8]
 80210cc:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80210ce:	68bb      	ldr	r3, [r7, #8]
 80210d0:	61bb      	str	r3, [r7, #24]
    block_indirect_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 80210d2:	69bb      	ldr	r3, [r7, #24]
 80210d4:	617b      	str	r3, [r7, #20]
    *block_indirect_ptr =  block_ptr;
 80210d6:	697b      	ldr	r3, [r7, #20]
 80210d8:	69fa      	ldr	r2, [r7, #28]
 80210da:	601a      	str	r2, [r3, #0]
    block_ptr =            UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80210dc:	68bb      	ldr	r3, [r7, #8]
 80210de:	61fb      	str	r3, [r7, #28]
    block_ptr =            UX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 80210e0:	69fb      	ldr	r3, [r7, #28]
 80210e2:	3304      	adds	r3, #4
 80210e4:	61fb      	str	r3, [r7, #28]
    free_ptr =             UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 80210e6:	69fb      	ldr	r3, [r7, #28]
 80210e8:	613b      	str	r3, [r7, #16]
    *free_ptr =            UX_BYTE_BLOCK_FREE;
 80210ea:	693b      	ldr	r3, [r7, #16]
 80210ec:	4a03      	ldr	r2, [pc, #12]	@ (80210fc <_ux_utility_memory_byte_pool_create+0xa0>)
 80210ee:	601a      	str	r2, [r3, #0]

    /* Return UX_SUCCESS.  */
    return(UX_SUCCESS);
 80210f0:	2300      	movs	r3, #0
}
 80210f2:	0018      	movs	r0, r3
 80210f4:	46bd      	mov	sp, r7
 80210f6:	b008      	add	sp, #32
 80210f8:	bd80      	pop	{r7, pc}
 80210fa:	46c0      	nop			@ (mov r8, r8)
 80210fc:	ffffeeee 	.word	0xffffeeee

08021100 <_ux_utility_memory_byte_pool_search>:
/*                                                                        */
/*  10-31-2023     Yajun Xia                Initial Version 6.3.0         */
/*                                                                        */
/**************************************************************************/
UCHAR  *_ux_utility_memory_byte_pool_search(UX_MEMORY_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 8021100:	b580      	push	{r7, lr}
 8021102:	b08c      	sub	sp, #48	@ 0x30
 8021104:	af00      	add	r7, sp, #0
 8021106:	6078      	str	r0, [r7, #4]
 8021108:	6039      	str	r1, [r7, #0]
UCHAR               *next_ptr;
UCHAR               **this_block_link_ptr;
UCHAR               **next_block_link_ptr;
ULONG               available_bytes;
UINT                examine_blocks;
UINT                first_free_block_found =  UX_FALSE;
 802110a:	2300      	movs	r3, #0
 802110c:	623b      	str	r3, [r7, #32]
UCHAR               *work_ptr;
ULONG               total_theoretical_available;

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> ux_byte_pool_available + ((pool_ptr -> ux_byte_pool_fragments - 2) * UX_MEMORY_BLOCK_HEADER_SIZE);
 802110e:	687b      	ldr	r3, [r7, #4]
 8021110:	681a      	ldr	r2, [r3, #0]
 8021112:	687b      	ldr	r3, [r7, #4]
 8021114:	685b      	ldr	r3, [r3, #4]
 8021116:	3b02      	subs	r3, #2
 8021118:	00db      	lsls	r3, r3, #3
 802111a:	18d3      	adds	r3, r2, r3
 802111c:	61fb      	str	r3, [r7, #28]
    if (memory_size >= total_theoretical_available)
 802111e:	683a      	ldr	r2, [r7, #0]
 8021120:	69fb      	ldr	r3, [r7, #28]
 8021122:	429a      	cmp	r2, r3
 8021124:	d301      	bcc.n	802112a <_ux_utility_memory_byte_pool_search+0x2a>
    {

        /* Not enough memory, return a NULL pointer.  */
        return(UX_NULL);
 8021126:	2300      	movs	r3, #0
 8021128:	e07d      	b.n	8021226 <_ux_utility_memory_byte_pool_search+0x126>
    }

    /* Check if the search pointer is valid.  */
    if ((pool_ptr -> ux_byte_pool_search < pool_ptr -> ux_byte_pool_start) ||
 802112a:	687b      	ldr	r3, [r7, #4]
 802112c:	689a      	ldr	r2, [r3, #8]
 802112e:	687b      	ldr	r3, [r7, #4]
 8021130:	68db      	ldr	r3, [r3, #12]
 8021132:	429a      	cmp	r2, r3
 8021134:	d308      	bcc.n	8021148 <_ux_utility_memory_byte_pool_search+0x48>
        (pool_ptr -> ux_byte_pool_search > pool_ptr -> ux_byte_pool_start + pool_ptr -> ux_byte_pool_size))
 8021136:	687b      	ldr	r3, [r7, #4]
 8021138:	689a      	ldr	r2, [r3, #8]
 802113a:	687b      	ldr	r3, [r7, #4]
 802113c:	68d9      	ldr	r1, [r3, #12]
 802113e:	687b      	ldr	r3, [r7, #4]
 8021140:	691b      	ldr	r3, [r3, #16]
 8021142:	18cb      	adds	r3, r1, r3
    if ((pool_ptr -> ux_byte_pool_search < pool_ptr -> ux_byte_pool_start) ||
 8021144:	429a      	cmp	r2, r3
 8021146:	d901      	bls.n	802114c <_ux_utility_memory_byte_pool_search+0x4c>
    {

        /* Return a NULL pointer.  */
        return(UX_NULL);
 8021148:	2300      	movs	r3, #0
 802114a:	e06c      	b.n	8021226 <_ux_utility_memory_byte_pool_search+0x126>
    }

    /* Walk through the memory pool in search for a large enough block.  */
    current_ptr =      pool_ptr -> ux_byte_pool_search;
 802114c:	687b      	ldr	r3, [r7, #4]
 802114e:	689b      	ldr	r3, [r3, #8]
 8021150:	62fb      	str	r3, [r7, #44]	@ 0x2c
    examine_blocks =   pool_ptr -> ux_byte_pool_fragments + ((UINT) 1);
 8021152:	687b      	ldr	r3, [r7, #4]
 8021154:	685b      	ldr	r3, [r3, #4]
 8021156:	3301      	adds	r3, #1
 8021158:	627b      	str	r3, [r7, #36]	@ 0x24
    available_bytes =  ((ULONG) 0);
 802115a:	2300      	movs	r3, #0
 802115c:	62bb      	str	r3, [r7, #40]	@ 0x28
    do
    {
        /* Check to see if this block is free.  */
        work_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 802115e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8021160:	3304      	adds	r3, #4
 8021162:	61bb      	str	r3, [r7, #24]
        free_ptr =  UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8021164:	69bb      	ldr	r3, [r7, #24]
 8021166:	617b      	str	r3, [r7, #20]
        if ((*free_ptr) == UX_BYTE_BLOCK_FREE)
 8021168:	697b      	ldr	r3, [r7, #20]
 802116a:	681b      	ldr	r3, [r3, #0]
 802116c:	4a30      	ldr	r2, [pc, #192]	@ (8021230 <_ux_utility_memory_byte_pool_search+0x130>)
 802116e:	4293      	cmp	r3, r2
 8021170:	d143      	bne.n	80211fa <_ux_utility_memory_byte_pool_search+0xfa>
        {

            /* Determine if this is the first free block.  */
            if (first_free_block_found == UX_FALSE)
 8021172:	6a3b      	ldr	r3, [r7, #32]
 8021174:	2b00      	cmp	r3, #0
 8021176:	d104      	bne.n	8021182 <_ux_utility_memory_byte_pool_search+0x82>
            {
                /* This is the first free block.  */
                pool_ptr->ux_byte_pool_search =  current_ptr;
 8021178:	687b      	ldr	r3, [r7, #4]
 802117a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 802117c:	609a      	str	r2, [r3, #8]

                /* Set the flag to indicate we have found the first free
                    block.  */
                first_free_block_found =  UX_TRUE;
 802117e:	2301      	movs	r3, #1
 8021180:	623b      	str	r3, [r7, #32]
            }

            /* Block is free, see if it is large enough.  */

            /* Pickup the next block's pointer.  */
            this_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8021182:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8021184:	613b      	str	r3, [r7, #16]
            next_ptr =             *this_block_link_ptr;
 8021186:	693b      	ldr	r3, [r7, #16]
 8021188:	681b      	ldr	r3, [r3, #0]
 802118a:	60fb      	str	r3, [r7, #12]

            /* Calculate the number of bytes available in this block.  */
            available_bytes =   UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 802118c:	68fa      	ldr	r2, [r7, #12]
 802118e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8021190:	1ad3      	subs	r3, r2, r3
 8021192:	62bb      	str	r3, [r7, #40]	@ 0x28
            available_bytes =   available_bytes - UX_MEMORY_BLOCK_HEADER_SIZE;
 8021194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8021196:	3b08      	subs	r3, #8
 8021198:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* If this is large enough, we are done because our first-fit algorithm
                has been satisfied!  */
            if (available_bytes >= memory_size)
 802119a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 802119c:	683b      	ldr	r3, [r7, #0]
 802119e:	429a      	cmp	r2, r3
 80211a0:	d23a      	bcs.n	8021218 <_ux_utility_memory_byte_pool_search+0x118>
            }
            else
            {

                /* Clear the available bytes variable.  */
                available_bytes =  ((ULONG) 0);
 80211a2:	2300      	movs	r3, #0
 80211a4:	62bb      	str	r3, [r7, #40]	@ 0x28

                /* Not enough memory, check to see if the neighbor is
                    free and can be merged.  */
                work_ptr =  UX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 80211a6:	68fb      	ldr	r3, [r7, #12]
 80211a8:	3304      	adds	r3, #4
 80211aa:	61bb      	str	r3, [r7, #24]
                free_ptr =  UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 80211ac:	69bb      	ldr	r3, [r7, #24]
 80211ae:	617b      	str	r3, [r7, #20]
                if ((*free_ptr) == UX_BYTE_BLOCK_FREE)
 80211b0:	697b      	ldr	r3, [r7, #20]
 80211b2:	681b      	ldr	r3, [r3, #0]
 80211b4:	4a1e      	ldr	r2, [pc, #120]	@ (8021230 <_ux_utility_memory_byte_pool_search+0x130>)
 80211b6:	4293      	cmp	r3, r2
 80211b8:	d113      	bne.n	80211e2 <_ux_utility_memory_byte_pool_search+0xe2>
                {

                    /* Yes, neighbor block can be merged!  This is quickly accomplished
                        by updating the current block with the next blocks pointer.  */
                    next_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 80211ba:	68fb      	ldr	r3, [r7, #12]
 80211bc:	60bb      	str	r3, [r7, #8]
                    *this_block_link_ptr =  *next_block_link_ptr;
 80211be:	68bb      	ldr	r3, [r7, #8]
 80211c0:	681a      	ldr	r2, [r3, #0]
 80211c2:	693b      	ldr	r3, [r7, #16]
 80211c4:	601a      	str	r2, [r3, #0]

                    /* Reduce the fragment total.  We don't need to increase the bytes
                        available because all free headers are also included in the available
                        count.  */
                    pool_ptr -> ux_byte_pool_fragments--;
 80211c6:	687b      	ldr	r3, [r7, #4]
 80211c8:	685b      	ldr	r3, [r3, #4]
 80211ca:	1e5a      	subs	r2, r3, #1
 80211cc:	687b      	ldr	r3, [r7, #4]
 80211ce:	605a      	str	r2, [r3, #4]

                    /* See if the search pointer is affected.  */
                    if (pool_ptr -> ux_byte_pool_search ==  next_ptr)
 80211d0:	687b      	ldr	r3, [r7, #4]
 80211d2:	689b      	ldr	r3, [r3, #8]
 80211d4:	68fa      	ldr	r2, [r7, #12]
 80211d6:	429a      	cmp	r2, r3
 80211d8:	d114      	bne.n	8021204 <_ux_utility_memory_byte_pool_search+0x104>
                    {
                        /* Yes, update the search pointer.   */
                        pool_ptr -> ux_byte_pool_search =  current_ptr;
 80211da:	687b      	ldr	r3, [r7, #4]
 80211dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80211de:	609a      	str	r2, [r3, #8]
 80211e0:	e010      	b.n	8021204 <_ux_utility_memory_byte_pool_search+0x104>
                    }
                }
                else
                {
                    /* Neighbor is not free so we can skip over it!  */
                    next_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 80211e2:	68fb      	ldr	r3, [r7, #12]
 80211e4:	60bb      	str	r3, [r7, #8]
                    current_ptr =  *next_block_link_ptr;
 80211e6:	68bb      	ldr	r3, [r7, #8]
 80211e8:	681b      	ldr	r3, [r3, #0]
 80211ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    /* Decrement the examined block count to account for this one.  */
                    if (examine_blocks != ((UINT) 0))
 80211ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80211ee:	2b00      	cmp	r3, #0
 80211f0:	d008      	beq.n	8021204 <_ux_utility_memory_byte_pool_search+0x104>
                    {
                        examine_blocks--;
 80211f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80211f4:	3b01      	subs	r3, #1
 80211f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80211f8:	e004      	b.n	8021204 <_ux_utility_memory_byte_pool_search+0x104>
        }
        else
        {

            /* Block is not free, move to next block.  */
            this_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 80211fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80211fc:	613b      	str	r3, [r7, #16]
            current_ptr =  *this_block_link_ptr;
 80211fe:	693b      	ldr	r3, [r7, #16]
 8021200:	681b      	ldr	r3, [r3, #0]
 8021202:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        /* Another block has been searched... decrement counter.  */
        if (examine_blocks != ((UINT) 0))
 8021204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021206:	2b00      	cmp	r3, #0
 8021208:	d002      	beq.n	8021210 <_ux_utility_memory_byte_pool_search+0x110>
        {

            examine_blocks--;
 802120a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802120c:	3b01      	subs	r3, #1
 802120e:	627b      	str	r3, [r7, #36]	@ 0x24
        }

    } while(examine_blocks != ((UINT) 0));
 8021210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021212:	2b00      	cmp	r3, #0
 8021214:	d1a3      	bne.n	802115e <_ux_utility_memory_byte_pool_search+0x5e>
 8021216:	e000      	b.n	802121a <_ux_utility_memory_byte_pool_search+0x11a>
                break;
 8021218:	46c0      	nop			@ (mov r8, r8)

    /* If a block was found, just return. */
    if (available_bytes == ((ULONG) 0))
 802121a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802121c:	2b00      	cmp	r3, #0
 802121e:	d101      	bne.n	8021224 <_ux_utility_memory_byte_pool_search+0x124>
    {
        return(UX_NULL);
 8021220:	2300      	movs	r3, #0
 8021222:	e000      	b.n	8021226 <_ux_utility_memory_byte_pool_search+0x126>
    }

    /* Return the search pointer.  */
    return(current_ptr);
 8021224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8021226:	0018      	movs	r0, r3
 8021228:	46bd      	mov	sp, r7
 802122a:	b00c      	add	sp, #48	@ 0x30
 802122c:	bd80      	pop	{r7, pc}
 802122e:	46c0      	nop			@ (mov r8, r8)
 8021230:	ffffeeee 	.word	0xffffeeee

08021234 <_ux_utility_memory_copy>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_copy(VOID *memory_destination, VOID *memory_source, ULONG length)
{
 8021234:	b580      	push	{r7, lr}
 8021236:	b086      	sub	sp, #24
 8021238:	af00      	add	r7, sp, #0
 802123a:	60f8      	str	r0, [r7, #12]
 802123c:	60b9      	str	r1, [r7, #8]
 802123e:	607a      	str	r2, [r7, #4]

UCHAR *   source;
UCHAR *   destination;

    /* Setup byte oriented source and destination pointers.  */
    source =  (UCHAR *) memory_source;
 8021240:	68bb      	ldr	r3, [r7, #8]
 8021242:	617b      	str	r3, [r7, #20]
    destination =  (UCHAR *) memory_destination;
 8021244:	68fb      	ldr	r3, [r7, #12]
 8021246:	613b      	str	r3, [r7, #16]

    /* Loop to perform the copy.  */
    while(length--)
 8021248:	e007      	b.n	802125a <_ux_utility_memory_copy+0x26>
    {

        /* Copy one byte.  */
        *destination++ =  *source++;
 802124a:	697a      	ldr	r2, [r7, #20]
 802124c:	1c53      	adds	r3, r2, #1
 802124e:	617b      	str	r3, [r7, #20]
 8021250:	693b      	ldr	r3, [r7, #16]
 8021252:	1c59      	adds	r1, r3, #1
 8021254:	6139      	str	r1, [r7, #16]
 8021256:	7812      	ldrb	r2, [r2, #0]
 8021258:	701a      	strb	r2, [r3, #0]
    while(length--)
 802125a:	687b      	ldr	r3, [r7, #4]
 802125c:	1e5a      	subs	r2, r3, #1
 802125e:	607a      	str	r2, [r7, #4]
 8021260:	2b00      	cmp	r3, #0
 8021262:	d1f2      	bne.n	802124a <_ux_utility_memory_copy+0x16>
    }

    /* Return to caller.  */
    return; 
 8021264:	46c0      	nop			@ (mov r8, r8)
}
 8021266:	46bd      	mov	sp, r7
 8021268:	b006      	add	sp, #24
 802126a:	bd80      	pop	{r7, pc}

0802126c <_ux_utility_memory_free>:
/*                                            refined memory management,  */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_free(VOID *memory)
{
 802126c:	b580      	push	{r7, lr}
 802126e:	b08a      	sub	sp, #40	@ 0x28
 8021270:	af00      	add	r7, sp, #0
 8021272:	6078      	str	r0, [r7, #4]
        return;
    }
#endif

    /* Set the pool pointer to NULL.  */
    pool_ptr =  UX_NULL;
 8021274:	2300      	movs	r3, #0
 8021276:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Determine if the memory pointer is valid.  */
    work_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(memory);
 8021278:	687b      	ldr	r3, [r7, #4]
 802127a:	623b      	str	r3, [r7, #32]
    if (work_ptr != UX_NULL)
 802127c:	6a3b      	ldr	r3, [r7, #32]
 802127e:	2b00      	cmp	r3, #0
 8021280:	d02f      	beq.n	80212e2 <_ux_utility_memory_free+0x76>
    {

        /* Back off the memory pointer to pickup its header.  */
        work_ptr =  UX_UCHAR_POINTER_SUB(work_ptr, UX_MEMORY_BLOCK_HEADER_SIZE);
 8021282:	6a3b      	ldr	r3, [r7, #32]
 8021284:	3b08      	subs	r3, #8
 8021286:	623b      	str	r3, [r7, #32]

        /* There is a pointer, pickup the pool pointer address.  */
        temp_ptr =  UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 8021288:	6a3b      	ldr	r3, [r7, #32]
 802128a:	3304      	adds	r3, #4
 802128c:	61fb      	str	r3, [r7, #28]
        free_ptr =  UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 802128e:	69fb      	ldr	r3, [r7, #28]
 8021290:	61bb      	str	r3, [r7, #24]
        if ((*free_ptr) != UX_BYTE_BLOCK_FREE)
 8021292:	69bb      	ldr	r3, [r7, #24]
 8021294:	681b      	ldr	r3, [r3, #0]
 8021296:	4a26      	ldr	r2, [pc, #152]	@ (8021330 <_ux_utility_memory_free+0xc4>)
 8021298:	4293      	cmp	r3, r2
 802129a:	d01c      	beq.n	80212d6 <_ux_utility_memory_free+0x6a>
        {

            /* Pickup the pool pointer.  */
            temp_ptr =  UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 802129c:	6a3b      	ldr	r3, [r7, #32]
 802129e:	3304      	adds	r3, #4
 80212a0:	61fb      	str	r3, [r7, #28]
            byte_pool_ptr = UX_UCHAR_TO_INDIRECT_BYTE_POOL_POINTER(temp_ptr);
 80212a2:	69fb      	ldr	r3, [r7, #28]
 80212a4:	617b      	str	r3, [r7, #20]
            pool_ptr = *byte_pool_ptr;
 80212a6:	697b      	ldr	r3, [r7, #20]
 80212a8:	681b      	ldr	r3, [r3, #0]
 80212aa:	627b      	str	r3, [r7, #36]	@ 0x24

            /* See if we have a valid pool pointer.  */
            if ((pool_ptr == UX_NULL) ||
 80212ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80212ae:	2b00      	cmp	r3, #0
 80212b0:	d00b      	beq.n	80212ca <_ux_utility_memory_free+0x5e>
                ((pool_ptr != _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR]) &&
 80212b2:	4b20      	ldr	r3, [pc, #128]	@ (8021334 <_ux_utility_memory_free+0xc8>)
 80212b4:	681b      	ldr	r3, [r3, #0]
 80212b6:	681b      	ldr	r3, [r3, #0]
            if ((pool_ptr == UX_NULL) ||
 80212b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80212ba:	429a      	cmp	r2, r3
 80212bc:	d017      	beq.n	80212ee <_ux_utility_memory_free+0x82>
                (pool_ptr != _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE])))
 80212be:	4b1d      	ldr	r3, [pc, #116]	@ (8021334 <_ux_utility_memory_free+0xc8>)
 80212c0:	681b      	ldr	r3, [r3, #0]
 80212c2:	685b      	ldr	r3, [r3, #4]
                ((pool_ptr != _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR]) &&
 80212c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80212c6:	429a      	cmp	r2, r3
 80212c8:	d011      	beq.n	80212ee <_ux_utility_memory_free+0x82>

                /* Release the protection.  */
                _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

                /* Error trap: maybe double free/memory issue here!  */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 80212ca:	2219      	movs	r2, #25
 80212cc:	2108      	movs	r1, #8
 80212ce:	2002      	movs	r0, #2
 80212d0:	f7ff fc32 	bl	8020b38 <_ux_system_error_handler>
                                         UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);

                /* Return to caller.  */
                return;
 80212d4:	e029      	b.n	802132a <_ux_utility_memory_free+0xbe>
        {
            /* Release the protection.  */
            _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

            /* Error trap: maybe double free/memory issue here!  */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 80212d6:	2219      	movs	r2, #25
 80212d8:	2108      	movs	r1, #8
 80212da:	2002      	movs	r0, #2
 80212dc:	f7ff fc2c 	bl	8020b38 <_ux_system_error_handler>
                                     UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);

            /* Return to caller.  */
            return;
 80212e0:	e023      	b.n	802132a <_ux_utility_memory_free+0xbe>

        /* Release the protection.  */
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

        /* Error trap: maybe double free/bad flow here!  */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 80212e2:	2219      	movs	r2, #25
 80212e4:	2108      	movs	r1, #8
 80212e6:	2002      	movs	r0, #2
 80212e8:	f7ff fc26 	bl	8020b38 <_ux_system_error_handler>
                                    UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);

        /* Return to caller.  */
        return;
 80212ec:	e01d      	b.n	802132a <_ux_utility_memory_free+0xbe>
    }

    /* At this point, we know that the pool pointer is valid.  */

    /* Release the memory.  */
    temp_ptr =   UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 80212ee:	6a3b      	ldr	r3, [r7, #32]
 80212f0:	3304      	adds	r3, #4
 80212f2:	61fb      	str	r3, [r7, #28]
    free_ptr =   UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 80212f4:	69fb      	ldr	r3, [r7, #28]
 80212f6:	61bb      	str	r3, [r7, #24]
    *free_ptr =  UX_BYTE_BLOCK_FREE;
 80212f8:	69bb      	ldr	r3, [r7, #24]
 80212fa:	4a0d      	ldr	r2, [pc, #52]	@ (8021330 <_ux_utility_memory_free+0xc4>)
 80212fc:	601a      	str	r2, [r3, #0]

    /* Update the number of available bytes in the pool.  */
    block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 80212fe:	6a3b      	ldr	r3, [r7, #32]
 8021300:	613b      	str	r3, [r7, #16]
    next_block_ptr =  *block_link_ptr;
 8021302:	693b      	ldr	r3, [r7, #16]
 8021304:	681b      	ldr	r3, [r3, #0]
 8021306:	60fb      	str	r3, [r7, #12]
    pool_ptr -> ux_byte_pool_available =
        pool_ptr -> ux_byte_pool_available + UX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 8021308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802130a:	681b      	ldr	r3, [r3, #0]
 802130c:	68f9      	ldr	r1, [r7, #12]
 802130e:	6a3a      	ldr	r2, [r7, #32]
 8021310:	1a8a      	subs	r2, r1, r2
 8021312:	189a      	adds	r2, r3, r2
    pool_ptr -> ux_byte_pool_available =
 8021314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021316:	601a      	str	r2, [r3, #0]

    /* Determine if the free block is prior to current search pointer.  */
    if (work_ptr < (pool_ptr -> ux_byte_pool_search))
 8021318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802131a:	689b      	ldr	r3, [r3, #8]
 802131c:	6a3a      	ldr	r2, [r7, #32]
 802131e:	429a      	cmp	r2, r3
 8021320:	d202      	bcs.n	8021328 <_ux_utility_memory_free+0xbc>
    {

        /* Yes, update the search pointer to the released block.  */
        pool_ptr -> ux_byte_pool_search =  work_ptr;
 8021322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021324:	6a3a      	ldr	r2, [r7, #32]
 8021326:	609a      	str	r2, [r3, #8]

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

    /* Return to caller.  */
    return;
 8021328:	46c0      	nop			@ (mov r8, r8)
}
 802132a:	46bd      	mov	sp, r7
 802132c:	b00a      	add	sp, #40	@ 0x28
 802132e:	bd80      	pop	{r7, pc}
 8021330:	ffffeeee 	.word	0xffffeeee
 8021334:	20003b74 	.word	0x20003b74

08021338 <_ux_utility_memory_set>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_set(VOID *destination, UCHAR value, ULONG length)
{
 8021338:	b580      	push	{r7, lr}
 802133a:	b086      	sub	sp, #24
 802133c:	af00      	add	r7, sp, #0
 802133e:	60f8      	str	r0, [r7, #12]
 8021340:	607a      	str	r2, [r7, #4]
 8021342:	230b      	movs	r3, #11
 8021344:	18fb      	adds	r3, r7, r3
 8021346:	1c0a      	adds	r2, r1, #0
 8021348:	701a      	strb	r2, [r3, #0]

UCHAR *    work_ptr;


    /* Setup the working pointer */
    work_ptr =  (UCHAR *) destination;
 802134a:	68fb      	ldr	r3, [r7, #12]
 802134c:	617b      	str	r3, [r7, #20]

    /* Loop to set the memory.  */
    while(length--)
 802134e:	e006      	b.n	802135e <_ux_utility_memory_set+0x26>
    {

        /* Set a byte.  */
        *work_ptr++ =  value;
 8021350:	697b      	ldr	r3, [r7, #20]
 8021352:	1c5a      	adds	r2, r3, #1
 8021354:	617a      	str	r2, [r7, #20]
 8021356:	220b      	movs	r2, #11
 8021358:	18ba      	adds	r2, r7, r2
 802135a:	7812      	ldrb	r2, [r2, #0]
 802135c:	701a      	strb	r2, [r3, #0]
    while(length--)
 802135e:	687b      	ldr	r3, [r7, #4]
 8021360:	1e5a      	subs	r2, r3, #1
 8021362:	607a      	str	r2, [r7, #4]
 8021364:	2b00      	cmp	r3, #0
 8021366:	d1f3      	bne.n	8021350 <_ux_utility_memory_set+0x18>
    }

    /* Return to caller.  */
    return; 
 8021368:	46c0      	nop			@ (mov r8, r8)
}
 802136a:	46bd      	mov	sp, r7
 802136c:	b006      	add	sp, #24
 802136e:	bd80      	pop	{r7, pc}

08021370 <_ux_utility_short_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_short_get(UCHAR * address)
{
 8021370:	b580      	push	{r7, lr}
 8021372:	b084      	sub	sp, #16
 8021374:	af00      	add	r7, sp, #0
 8021376:	6078      	str	r0, [r7, #4]
USHORT   value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =  (USHORT) *address++;
 8021378:	687b      	ldr	r3, [r7, #4]
 802137a:	1c5a      	adds	r2, r3, #1
 802137c:	607a      	str	r2, [r7, #4]
 802137e:	781a      	ldrb	r2, [r3, #0]
 8021380:	200e      	movs	r0, #14
 8021382:	183b      	adds	r3, r7, r0
 8021384:	801a      	strh	r2, [r3, #0]
    value |=  (USHORT)(*address << 8);
 8021386:	687b      	ldr	r3, [r7, #4]
 8021388:	781b      	ldrb	r3, [r3, #0]
 802138a:	021b      	lsls	r3, r3, #8
 802138c:	b299      	uxth	r1, r3
 802138e:	183b      	adds	r3, r7, r0
 8021390:	183a      	adds	r2, r7, r0
 8021392:	8812      	ldrh	r2, [r2, #0]
 8021394:	430a      	orrs	r2, r1
 8021396:	801a      	strh	r2, [r3, #0]

    /* Return to caller.  */
    return((ULONG) value);
 8021398:	183b      	adds	r3, r7, r0
 802139a:	881b      	ldrh	r3, [r3, #0]
}
 802139c:	0018      	movs	r0, r3
 802139e:	46bd      	mov	sp, r7
 80213a0:	b004      	add	sp, #16
 80213a2:	bd80      	pop	{r7, pc}

080213a4 <_ux_utility_string_length_check>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_string_length_check(UCHAR *string, UINT *string_length_ptr, UINT max_string_length)
{
 80213a4:	b580      	push	{r7, lr}
 80213a6:	b086      	sub	sp, #24
 80213a8:	af00      	add	r7, sp, #0
 80213aa:	60f8      	str	r0, [r7, #12]
 80213ac:	60b9      	str	r1, [r7, #8]
 80213ae:	607a      	str	r2, [r7, #4]

UINT    string_length;


    if (string == UX_NULL)
 80213b0:	68fb      	ldr	r3, [r7, #12]
 80213b2:	2b00      	cmp	r3, #0
 80213b4:	d101      	bne.n	80213ba <_ux_utility_string_length_check+0x16>
        return(UX_ERROR);
 80213b6:	23ff      	movs	r3, #255	@ 0xff
 80213b8:	e01d      	b.n	80213f6 <_ux_utility_string_length_check+0x52>

    string_length = 0;
 80213ba:	2300      	movs	r3, #0
 80213bc:	617b      	str	r3, [r7, #20]

    while (1)
    {

        if (string[string_length] == '\0')
 80213be:	68fa      	ldr	r2, [r7, #12]
 80213c0:	697b      	ldr	r3, [r7, #20]
 80213c2:	18d3      	adds	r3, r2, r3
 80213c4:	781b      	ldrb	r3, [r3, #0]
 80213c6:	2b00      	cmp	r3, #0
 80213c8:	d00d      	beq.n	80213e6 <_ux_utility_string_length_check+0x42>
            break;

        string_length++;
 80213ca:	697b      	ldr	r3, [r7, #20]
 80213cc:	3301      	adds	r3, #1
 80213ce:	617b      	str	r3, [r7, #20]
        if (string_length > max_string_length)
 80213d0:	697a      	ldr	r2, [r7, #20]
 80213d2:	687b      	ldr	r3, [r7, #4]
 80213d4:	429a      	cmp	r2, r3
 80213d6:	d9f2      	bls.n	80213be <_ux_utility_string_length_check+0x1a>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_ERROR);
 80213d8:	22ff      	movs	r2, #255	@ 0xff
 80213da:	2108      	movs	r1, #8
 80213dc:	2002      	movs	r0, #2
 80213de:	f7ff fbab 	bl	8020b38 <_ux_system_error_handler>

            return(UX_ERROR);
 80213e2:	23ff      	movs	r3, #255	@ 0xff
 80213e4:	e007      	b.n	80213f6 <_ux_utility_string_length_check+0x52>
            break;
 80213e6:	46c0      	nop			@ (mov r8, r8)
        }
    }

    if (string_length_ptr)
 80213e8:	68bb      	ldr	r3, [r7, #8]
 80213ea:	2b00      	cmp	r3, #0
 80213ec:	d002      	beq.n	80213f4 <_ux_utility_string_length_check+0x50>
        *string_length_ptr = string_length;
 80213ee:	68bb      	ldr	r3, [r7, #8]
 80213f0:	697a      	ldr	r2, [r7, #20]
 80213f2:	601a      	str	r2, [r3, #0]

    return(UX_SUCCESS); 
 80213f4:	2300      	movs	r3, #0
}
 80213f6:	0018      	movs	r0, r3
 80213f8:	46bd      	mov	sp, r7
 80213fa:	b006      	add	sp, #24
 80213fc:	bd80      	pop	{r7, pc}

080213fe <_ux_device_class_cdc_acm_activate>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_activate(UX_SLAVE_CLASS_COMMAND *command)
{
 80213fe:	b580      	push	{r7, lr}
 8021400:	b086      	sub	sp, #24
 8021402:	af00      	add	r7, sp, #0
 8021404:	6078      	str	r0, [r7, #4]
UX_SLAVE_INTERFACE                      *interface_ptr;         
UX_SLAVE_CLASS                          *class_ptr;
UX_SLAVE_CLASS_CDC_ACM                  *cdc_acm;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 8021406:	687b      	ldr	r3, [r7, #4]
 8021408:	6a1b      	ldr	r3, [r3, #32]
 802140a:	617b      	str	r3, [r7, #20]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 802140c:	697b      	ldr	r3, [r7, #20]
 802140e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8021410:	613b      	str	r3, [r7, #16]

    /* Get the interface that owns this instance.  */
    interface_ptr =  (UX_SLAVE_INTERFACE  *) command -> ux_slave_class_command_interface;
 8021412:	687b      	ldr	r3, [r7, #4]
 8021414:	689b      	ldr	r3, [r3, #8]
 8021416:	60fb      	str	r3, [r7, #12]
    
    /* Store the class instance into the interface.  */
    interface_ptr -> ux_slave_interface_class_instance =  (VOID *)cdc_acm;
 8021418:	68fb      	ldr	r3, [r7, #12]
 802141a:	693a      	ldr	r2, [r7, #16]
 802141c:	609a      	str	r2, [r3, #8]
         
    /* Now the opposite, store the interface in the class instance.  */
    cdc_acm -> ux_slave_class_cdc_acm_interface =  interface_ptr;
 802141e:	693b      	ldr	r3, [r7, #16]
 8021420:	68fa      	ldr	r2, [r7, #12]
 8021422:	601a      	str	r2, [r3, #0]

    /* If there is a activate function call it.  */
    if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate != UX_NULL)
 8021424:	693b      	ldr	r3, [r7, #16]
 8021426:	685b      	ldr	r3, [r3, #4]
 8021428:	2b00      	cmp	r3, #0
 802142a:	d004      	beq.n	8021436 <_ux_device_class_cdc_acm_activate+0x38>
    {        
        /* Invoke the application.  */
        cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate(cdc_acm);
 802142c:	693b      	ldr	r3, [r7, #16]
 802142e:	685b      	ldr	r3, [r3, #4]
 8021430:	693a      	ldr	r2, [r7, #16]
 8021432:	0010      	movs	r0, r2
 8021434:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_INTERFACE, cdc_acm, 0, 0, 0)

    /* Return completion status.  */
    return(UX_SUCCESS);
 8021436:	2300      	movs	r3, #0
}
 8021438:	0018      	movs	r0, r3
 802143a:	46bd      	mov	sp, r7
 802143c:	b006      	add	sp, #24
 802143e:	bd80      	pop	{r7, pc}

08021440 <_ux_device_class_cdc_acm_control_request>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_control_request(UX_SLAVE_CLASS_COMMAND *command)
{
 8021440:	b580      	push	{r7, lr}
 8021442:	b08a      	sub	sp, #40	@ 0x28
 8021444:	af00      	add	r7, sp, #0
 8021446:	6078      	str	r0, [r7, #4]
ULONG                                   value;
ULONG                                   request_length;
ULONG                                   transmit_length;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 8021448:	687b      	ldr	r3, [r7, #4]
 802144a:	6a1b      	ldr	r3, [r3, #32]
 802144c:	623b      	str	r3, [r7, #32]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 802144e:	6a3b      	ldr	r3, [r7, #32]
 8021450:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8021452:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8021454:	4b53      	ldr	r3, [pc, #332]	@ (80215a4 <_ux_device_class_cdc_acm_control_request+0x164>)
 8021456:	681b      	ldr	r3, [r3, #0]
 8021458:	3324      	adds	r3, #36	@ 0x24
 802145a:	61bb      	str	r3, [r7, #24]

    /* Get the pointer to the transfer request associated with the control endpoint.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 802145c:	69bb      	ldr	r3, [r7, #24]
 802145e:	3338      	adds	r3, #56	@ 0x38
 8021460:	617b      	str	r3, [r7, #20]

    /* Extract all necessary fields of the request.  */
    request =  *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 8021462:	697b      	ldr	r3, [r7, #20]
 8021464:	223d      	movs	r2, #61	@ 0x3d
 8021466:	5c9b      	ldrb	r3, [r3, r2]
 8021468:	613b      	str	r3, [r7, #16]

    /* Extract all necessary fields of the value.  */
    value =  _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 802146a:	697b      	ldr	r3, [r7, #20]
 802146c:	333c      	adds	r3, #60	@ 0x3c
 802146e:	3302      	adds	r3, #2
 8021470:	0018      	movs	r0, r3
 8021472:	f7ff ff7d 	bl	8021370 <_ux_utility_short_get>
 8021476:	0003      	movs	r3, r0
 8021478:	60fb      	str	r3, [r7, #12]

    /* Pickup the request length.  */
    request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 802147a:	697b      	ldr	r3, [r7, #20]
 802147c:	333c      	adds	r3, #60	@ 0x3c
 802147e:	3306      	adds	r3, #6
 8021480:	0018      	movs	r0, r3
 8021482:	f7ff ff75 	bl	8021370 <_ux_utility_short_get>
 8021486:	0003      	movs	r3, r0
 8021488:	60bb      	str	r3, [r7, #8]

    transmit_length = request_length ;
 802148a:	68bb      	ldr	r3, [r7, #8]
 802148c:	627b      	str	r3, [r7, #36]	@ 0x24
    
    /* Here we proceed only the standard request we know of at the device level.  */
    switch (request)
 802148e:	693b      	ldr	r3, [r7, #16]
 8021490:	2b22      	cmp	r3, #34	@ 0x22
 8021492:	d00a      	beq.n	80214aa <_ux_device_class_cdc_acm_control_request+0x6a>
 8021494:	693b      	ldr	r3, [r7, #16]
 8021496:	2b22      	cmp	r3, #34	@ 0x22
 8021498:	d900      	bls.n	802149c <_ux_device_class_cdc_acm_control_request+0x5c>
 802149a:	e078      	b.n	802158e <_ux_device_class_cdc_acm_control_request+0x14e>
 802149c:	693b      	ldr	r3, [r7, #16]
 802149e:	2b20      	cmp	r3, #32
 80214a0:	d051      	beq.n	8021546 <_ux_device_class_cdc_acm_control_request+0x106>
 80214a2:	693b      	ldr	r3, [r7, #16]
 80214a4:	2b21      	cmp	r3, #33	@ 0x21
 80214a6:	d022      	beq.n	80214ee <_ux_device_class_cdc_acm_control_request+0xae>
 80214a8:	e071      	b.n	802158e <_ux_device_class_cdc_acm_control_request+0x14e>
    {

        case UX_SLAVE_CLASS_CDC_ACM_SET_CONTROL_LINE_STATE:

            /* Reset current line state values. */
            cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = 0;
 80214aa:	69fb      	ldr	r3, [r7, #28]
 80214ac:	224b      	movs	r2, #75	@ 0x4b
 80214ae:	2100      	movs	r1, #0
 80214b0:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = 0;
 80214b2:	69fb      	ldr	r3, [r7, #28]
 80214b4:	224c      	movs	r2, #76	@ 0x4c
 80214b6:	2100      	movs	r1, #0
 80214b8:	5499      	strb	r1, [r3, r2]

            /* Get the line state parameters from the host.  DTR signal. */
            if (value & UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_DTR)
 80214ba:	68fb      	ldr	r3, [r7, #12]
 80214bc:	2201      	movs	r2, #1
 80214be:	4013      	ands	r3, r2
 80214c0:	d003      	beq.n	80214ca <_ux_device_class_cdc_acm_control_request+0x8a>
                cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = UX_TRUE;               
 80214c2:	69fb      	ldr	r3, [r7, #28]
 80214c4:	224b      	movs	r2, #75	@ 0x4b
 80214c6:	2101      	movs	r1, #1
 80214c8:	5499      	strb	r1, [r3, r2]

            /* Get the line state parameters from the host.  RTS signal. */
            if (value & UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_RTS)
 80214ca:	68fb      	ldr	r3, [r7, #12]
 80214cc:	2202      	movs	r2, #2
 80214ce:	4013      	ands	r3, r2
 80214d0:	d003      	beq.n	80214da <_ux_device_class_cdc_acm_control_request+0x9a>
                cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = UX_TRUE;               
 80214d2:	69fb      	ldr	r3, [r7, #28]
 80214d4:	224c      	movs	r2, #76	@ 0x4c
 80214d6:	2101      	movs	r1, #1
 80214d8:	5499      	strb	r1, [r3, r2]
                
            /* If there is a parameter change function call it.  */
            if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change != UX_NULL)
 80214da:	69fb      	ldr	r3, [r7, #28]
 80214dc:	68db      	ldr	r3, [r3, #12]
 80214de:	2b00      	cmp	r3, #0
 80214e0:	d057      	beq.n	8021592 <_ux_device_class_cdc_acm_control_request+0x152>
            {        
        
                /* Invoke the application.  */
                cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change(cdc_acm);
 80214e2:	69fb      	ldr	r3, [r7, #28]
 80214e4:	68db      	ldr	r3, [r3, #12]
 80214e6:	69fa      	ldr	r2, [r7, #28]
 80214e8:	0010      	movs	r0, r2
 80214ea:	4798      	blx	r3
            }

            break ;
 80214ec:	e051      	b.n	8021592 <_ux_device_class_cdc_acm_control_request+0x152>

        case UX_SLAVE_CLASS_CDC_ACM_GET_LINE_CODING:

            /* Setup the length appropriately.  */
            if (request_length >  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_RESPONSE_SIZE) 
 80214ee:	68bb      	ldr	r3, [r7, #8]
 80214f0:	2b07      	cmp	r3, #7
 80214f2:	d901      	bls.n	80214f8 <_ux_device_class_cdc_acm_control_request+0xb8>
                transmit_length = UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_RESPONSE_SIZE;
 80214f4:	2307      	movs	r3, #7
 80214f6:	627b      	str	r3, [r7, #36]	@ 0x24
    
            /* Send the line coding default parameters back to the host.  */
            _ux_utility_long_put(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE_STRUCT, 
 80214f8:	697b      	ldr	r3, [r7, #20]
 80214fa:	68da      	ldr	r2, [r3, #12]
 80214fc:	69fb      	ldr	r3, [r7, #28]
 80214fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8021500:	0019      	movs	r1, r3
 8021502:	0010      	movs	r0, r2
 8021504:	f7ff fc63 	bl	8020dce <_ux_utility_long_put>
                                    cdc_acm -> ux_slave_class_cdc_acm_baudrate);
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT_STRUCT) = cdc_acm -> ux_slave_class_cdc_acm_stop_bit;
 8021508:	697b      	ldr	r3, [r7, #20]
 802150a:	68db      	ldr	r3, [r3, #12]
 802150c:	3304      	adds	r3, #4
 802150e:	69fa      	ldr	r2, [r7, #28]
 8021510:	2148      	movs	r1, #72	@ 0x48
 8021512:	5c52      	ldrb	r2, [r2, r1]
 8021514:	701a      	strb	r2, [r3, #0]
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY_STRUCT)   = cdc_acm -> ux_slave_class_cdc_acm_parity;
 8021516:	697b      	ldr	r3, [r7, #20]
 8021518:	68db      	ldr	r3, [r3, #12]
 802151a:	3305      	adds	r3, #5
 802151c:	69fa      	ldr	r2, [r7, #28]
 802151e:	2149      	movs	r1, #73	@ 0x49
 8021520:	5c52      	ldrb	r2, [r2, r1]
 8021522:	701a      	strb	r2, [r3, #0]
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT_STRUCT) = cdc_acm -> ux_slave_class_cdc_acm_data_bit;
 8021524:	697b      	ldr	r3, [r7, #20]
 8021526:	68db      	ldr	r3, [r3, #12]
 8021528:	3306      	adds	r3, #6
 802152a:	69fa      	ldr	r2, [r7, #28]
 802152c:	214a      	movs	r1, #74	@ 0x4a
 802152e:	5c52      	ldrb	r2, [r2, r1]
 8021530:	701a      	strb	r2, [r3, #0]

            /* Set the phase of the transfer to data out.  */
            transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8021532:	697b      	ldr	r3, [r7, #20]
 8021534:	2203      	movs	r2, #3
 8021536:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Perform the data transfer.  */
            _ux_device_stack_transfer_request(transfer_request, transmit_length, request_length);
 8021538:	68ba      	ldr	r2, [r7, #8]
 802153a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 802153c:	697b      	ldr	r3, [r7, #20]
 802153e:	0018      	movs	r0, r3
 8021540:	f7ff fa2f 	bl	80209a2 <_ux_device_stack_transfer_request>
            break; 
 8021544:	e028      	b.n	8021598 <_ux_device_class_cdc_acm_control_request+0x158>
            
        case UX_SLAVE_CLASS_CDC_ACM_SET_LINE_CODING:

            /* Get the line coding parameters from the host.  */
            cdc_acm -> ux_slave_class_cdc_acm_baudrate  = _ux_utility_long_get(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE_STRUCT);
 8021546:	697b      	ldr	r3, [r7, #20]
 8021548:	68db      	ldr	r3, [r3, #12]
 802154a:	0018      	movs	r0, r3
 802154c:	f7ff fc1b 	bl	8020d86 <_ux_utility_long_get>
 8021550:	0002      	movs	r2, r0
 8021552:	69fb      	ldr	r3, [r7, #28]
 8021554:	645a      	str	r2, [r3, #68]	@ 0x44
            cdc_acm -> ux_slave_class_cdc_acm_stop_bit  = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT_STRUCT);
 8021556:	697b      	ldr	r3, [r7, #20]
 8021558:	68db      	ldr	r3, [r3, #12]
 802155a:	7919      	ldrb	r1, [r3, #4]
 802155c:	69fb      	ldr	r3, [r7, #28]
 802155e:	2248      	movs	r2, #72	@ 0x48
 8021560:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_parity    = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY_STRUCT);
 8021562:	697b      	ldr	r3, [r7, #20]
 8021564:	68db      	ldr	r3, [r3, #12]
 8021566:	7959      	ldrb	r1, [r3, #5]
 8021568:	69fb      	ldr	r3, [r7, #28]
 802156a:	2249      	movs	r2, #73	@ 0x49
 802156c:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_data_bit  = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT_STRUCT);
 802156e:	697b      	ldr	r3, [r7, #20]
 8021570:	68db      	ldr	r3, [r3, #12]
 8021572:	7999      	ldrb	r1, [r3, #6]
 8021574:	69fb      	ldr	r3, [r7, #28]
 8021576:	224a      	movs	r2, #74	@ 0x4a
 8021578:	5499      	strb	r1, [r3, r2]

            /* If there is a parameter change function call it.  */
            if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change != UX_NULL)
 802157a:	69fb      	ldr	r3, [r7, #28]
 802157c:	68db      	ldr	r3, [r3, #12]
 802157e:	2b00      	cmp	r3, #0
 8021580:	d009      	beq.n	8021596 <_ux_device_class_cdc_acm_control_request+0x156>
            {        
        
                /* Invoke the application.  */
                cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change(cdc_acm);
 8021582:	69fb      	ldr	r3, [r7, #28]
 8021584:	68db      	ldr	r3, [r3, #12]
 8021586:	69fa      	ldr	r2, [r7, #28]
 8021588:	0010      	movs	r0, r2
 802158a:	4798      	blx	r3
            }

            break ;
 802158c:	e003      	b.n	8021596 <_ux_device_class_cdc_acm_control_request+0x156>

        default:

            /* Unknown function. It's not handled.  */
            return(UX_ERROR);
 802158e:	23ff      	movs	r3, #255	@ 0xff
 8021590:	e003      	b.n	802159a <_ux_device_class_cdc_acm_control_request+0x15a>
            break ;
 8021592:	46c0      	nop			@ (mov r8, r8)
 8021594:	e000      	b.n	8021598 <_ux_device_class_cdc_acm_control_request+0x158>
            break ;
 8021596:	46c0      	nop			@ (mov r8, r8)
    }

    /* It's handled.  */
    return(UX_SUCCESS);
 8021598:	2300      	movs	r3, #0
}
 802159a:	0018      	movs	r0, r3
 802159c:	46bd      	mov	sp, r7
 802159e:	b00a      	add	sp, #40	@ 0x28
 80215a0:	bd80      	pop	{r7, pc}
 80215a2:	46c0      	nop			@ (mov r8, r8)
 80215a4:	20003b70 	.word	0x20003b70

080215a8 <_ux_device_class_cdc_acm_deactivate>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_deactivate(UX_SLAVE_CLASS_COMMAND *command)
{
 80215a8:	b580      	push	{r7, lr}
 80215aa:	b088      	sub	sp, #32
 80215ac:	af00      	add	r7, sp, #0
 80215ae:	6078      	str	r0, [r7, #4]
UX_SLAVE_CLASS_CDC_ACM      *cdc_acm;
UX_SLAVE_ENDPOINT           *endpoint_in;
UX_SLAVE_ENDPOINT           *endpoint_out;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 80215b0:	687b      	ldr	r3, [r7, #4]
 80215b2:	6a1b      	ldr	r3, [r3, #32]
 80215b4:	617b      	str	r3, [r7, #20]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 80215b6:	697b      	ldr	r3, [r7, #20]
 80215b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80215ba:	613b      	str	r3, [r7, #16]

    /* We need the interface to the class.  */
    interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 80215bc:	693b      	ldr	r3, [r7, #16]
 80215be:	681b      	ldr	r3, [r3, #0]
 80215c0:	60fb      	str	r3, [r7, #12]
    
    /* Locate the endpoints.  */
    endpoint_in =  interface_ptr -> ux_slave_interface_first_endpoint;
 80215c2:	68fb      	ldr	r3, [r7, #12]
 80215c4:	69db      	ldr	r3, [r3, #28]
 80215c6:	61fb      	str	r3, [r7, #28]
    
    /* Check the endpoint direction, if IN we have the correct endpoint.  */
    if ((endpoint_in -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 80215c8:	69fb      	ldr	r3, [r7, #28]
 80215ca:	7b9b      	ldrb	r3, [r3, #14]
 80215cc:	b25b      	sxtb	r3, r3
 80215ce:	2b00      	cmp	r3, #0
 80215d0:	db05      	blt.n	80215de <_ux_device_class_cdc_acm_deactivate+0x36>
    {

        /* Wrong direction, we found the OUT endpoint first.  */
        endpoint_out =  endpoint_in;
 80215d2:	69fb      	ldr	r3, [r7, #28]
 80215d4:	61bb      	str	r3, [r7, #24]
            
        /* So the next endpoint has to be the IN endpoint.  */
        endpoint_in =  endpoint_out -> ux_slave_endpoint_next_endpoint;
 80215d6:	69bb      	ldr	r3, [r7, #24]
 80215d8:	695b      	ldr	r3, [r3, #20]
 80215da:	61fb      	str	r3, [r7, #28]
 80215dc:	e002      	b.n	80215e4 <_ux_device_class_cdc_acm_deactivate+0x3c>
    }
    else
    {

        /* We found the endpoint IN first, so next endpoint is OUT.  */
        endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
 80215de:	69fb      	ldr	r3, [r7, #28]
 80215e0:	695b      	ldr	r3, [r3, #20]
 80215e2:	61bb      	str	r3, [r7, #24]
    }
        
    /* Terminate the transactions pending on the endpoints.  */
    _ux_device_stack_transfer_all_request_abort(endpoint_in, UX_TRANSFER_BUS_RESET);
 80215e4:	69fb      	ldr	r3, [r7, #28]
 80215e6:	2126      	movs	r1, #38	@ 0x26
 80215e8:	0018      	movs	r0, r3
 80215ea:	f7ff f9c7 	bl	802097c <_ux_device_stack_transfer_all_request_abort>
    _ux_device_stack_transfer_all_request_abort(endpoint_out, UX_TRANSFER_BUS_RESET);
 80215ee:	69bb      	ldr	r3, [r7, #24]
 80215f0:	2126      	movs	r1, #38	@ 0x26
 80215f2:	0018      	movs	r0, r3
 80215f4:	f7ff f9c2 	bl	802097c <_ux_device_stack_transfer_all_request_abort>

    /* Terminate transmission and free resources.  */
    _ux_device_class_cdc_acm_ioctl(cdc_acm, UX_SLAVE_CLASS_CDC_ACM_IOCTL_TRANSMISSION_STOP, UX_NULL);
 80215f8:	693b      	ldr	r3, [r7, #16]
 80215fa:	2200      	movs	r2, #0
 80215fc:	2107      	movs	r1, #7
 80215fe:	0018      	movs	r0, r3
 8021600:	f000 f894 	bl	802172c <_ux_device_class_cdc_acm_ioctl>

    /* If there is a deactivate function call it.  */
    if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate != UX_NULL)
 8021604:	693b      	ldr	r3, [r7, #16]
 8021606:	689b      	ldr	r3, [r3, #8]
 8021608:	2b00      	cmp	r3, #0
 802160a:	d004      	beq.n	8021616 <_ux_device_class_cdc_acm_deactivate+0x6e>
    {

        /* Invoke the application.  */
        cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate(cdc_acm);
 802160c:	693b      	ldr	r3, [r7, #16]
 802160e:	689b      	ldr	r3, [r3, #8]
 8021610:	693a      	ldr	r2, [r7, #16]
 8021612:	0010      	movs	r0, r2
 8021614:	4798      	blx	r3
    }

    /* We need to reset the DTR and RTS values so they do not carry over to the 
       next connection.  */
    cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state =  0;
 8021616:	693b      	ldr	r3, [r7, #16]
 8021618:	224b      	movs	r2, #75	@ 0x4b
 802161a:	2100      	movs	r1, #0
 802161c:	5499      	strb	r1, [r3, r2]
    cdc_acm -> ux_slave_class_cdc_acm_data_rts_state =  0;
 802161e:	693b      	ldr	r3, [r7, #16]
 8021620:	224c      	movs	r2, #76	@ 0x4c
 8021622:	2100      	movs	r1, #0
 8021624:	5499      	strb	r1, [r3, r2]

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(cdc_acm);

    /* Return completion status.  */
    return(UX_SUCCESS);
 8021626:	2300      	movs	r3, #0
}
 8021628:	0018      	movs	r0, r3
 802162a:	46bd      	mov	sp, r7
 802162c:	b008      	add	sp, #32
 802162e:	bd80      	pop	{r7, pc}

08021630 <_ux_device_class_cdc_acm_entry>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_entry(UX_SLAVE_CLASS_COMMAND *command)
{
 8021630:	b580      	push	{r7, lr}
 8021632:	b084      	sub	sp, #16
 8021634:	af00      	add	r7, sp, #0
 8021636:	6078      	str	r0, [r7, #4]
UINT        status;


    /* The command request will tell us we need to do here, either a enumeration
       query, an activation or a deactivation.  */
    switch (command -> ux_slave_class_command_request)
 8021638:	687b      	ldr	r3, [r7, #4]
 802163a:	681b      	ldr	r3, [r3, #0]
 802163c:	2b07      	cmp	r3, #7
 802163e:	d834      	bhi.n	80216aa <_ux_device_class_cdc_acm_entry+0x7a>
 8021640:	009a      	lsls	r2, r3, #2
 8021642:	4b1c      	ldr	r3, [pc, #112]	@ (80216b4 <_ux_device_class_cdc_acm_entry+0x84>)
 8021644:	18d3      	adds	r3, r2, r3
 8021646:	681b      	ldr	r3, [r3, #0]
 8021648:	469f      	mov	pc, r3
    {

    case UX_SLAVE_CLASS_COMMAND_INITIALIZE:

        /* Call the init function of the CDC ACM class.  */
        status =  _ux_device_class_cdc_acm_initialize(command);
 802164a:	687b      	ldr	r3, [r7, #4]
 802164c:	0018      	movs	r0, r3
 802164e:	f000 f833 	bl	80216b8 <_ux_device_class_cdc_acm_initialize>
 8021652:	0003      	movs	r3, r0
 8021654:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 8021656:	68fb      	ldr	r3, [r7, #12]
 8021658:	e028      	b.n	80216ac <_ux_device_class_cdc_acm_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_UNINITIALIZE:

        /* Call the init function of the CDC ACM class.  */
        status =  _ux_device_class_cdc_acm_uninitialize(command);
 802165a:	687b      	ldr	r3, [r7, #4]
 802165c:	0018      	movs	r0, r3
 802165e:	f000 f9ef 	bl	8021a40 <_ux_device_class_cdc_acm_uninitialize>
 8021662:	0003      	movs	r3, r0
 8021664:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 8021666:	68fb      	ldr	r3, [r7, #12]
 8021668:	e020      	b.n	80216ac <_ux_device_class_cdc_acm_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_QUERY:

        /* Check the CLASS definition in the interface descriptor. */
        if (command -> ux_slave_class_command_class == UX_SLAVE_CLASS_CDC_ACM_CLASS)
 802166a:	687b      	ldr	r3, [r7, #4]
 802166c:	695b      	ldr	r3, [r3, #20]
 802166e:	2b0a      	cmp	r3, #10
 8021670:	d101      	bne.n	8021676 <_ux_device_class_cdc_acm_entry+0x46>
            return(UX_SUCCESS);
 8021672:	2300      	movs	r3, #0
 8021674:	e01a      	b.n	80216ac <_ux_device_class_cdc_acm_entry+0x7c>
        else
            return(UX_NO_CLASS_MATCH);
 8021676:	2357      	movs	r3, #87	@ 0x57
 8021678:	e018      	b.n	80216ac <_ux_device_class_cdc_acm_entry+0x7c>
    case UX_SLAVE_CLASS_COMMAND_ACTIVATE:

        /* The activate command is used when the host has sent a SET_CONFIGURATION command
           and this interface has to be mounted. Both Bulk endpoints have to be mounted
           and the cdc_acm thread needs to be activated.  */
        status =  _ux_device_class_cdc_acm_activate(command);
 802167a:	687b      	ldr	r3, [r7, #4]
 802167c:	0018      	movs	r0, r3
 802167e:	f7ff febe 	bl	80213fe <_ux_device_class_cdc_acm_activate>
 8021682:	0003      	movs	r3, r0
 8021684:	60fb      	str	r3, [r7, #12]

        /* Return the completion status.  */
        return(status);
 8021686:	68fb      	ldr	r3, [r7, #12]
 8021688:	e010      	b.n	80216ac <_ux_device_class_cdc_acm_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_DEACTIVATE:

        /* The deactivate command is used when the device has been extracted.
           The device endpoints have to be dismounted and the cdc_acm thread canceled.  */
        status =  _ux_device_class_cdc_acm_deactivate(command);
 802168a:	687b      	ldr	r3, [r7, #4]
 802168c:	0018      	movs	r0, r3
 802168e:	f7ff ff8b 	bl	80215a8 <_ux_device_class_cdc_acm_deactivate>
 8021692:	0003      	movs	r3, r0
 8021694:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 8021696:	68fb      	ldr	r3, [r7, #12]
 8021698:	e008      	b.n	80216ac <_ux_device_class_cdc_acm_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_REQUEST:

        /* The request command is used when the host sends a command on the control endpoint.  */
        status = _ux_device_class_cdc_acm_control_request(command);
 802169a:	687b      	ldr	r3, [r7, #4]
 802169c:	0018      	movs	r0, r3
 802169e:	f7ff fecf 	bl	8021440 <_ux_device_class_cdc_acm_control_request>
 80216a2:	0003      	movs	r3, r0
 80216a4:	60fb      	str	r3, [r7, #12]

        /* Return the completion status.  */
        return(status);
 80216a6:	68fb      	ldr	r3, [r7, #12]
 80216a8:	e000      	b.n	80216ac <_ux_device_class_cdc_acm_entry+0x7c>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Return an error.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
 80216aa:	2354      	movs	r3, #84	@ 0x54
    }   
}
 80216ac:	0018      	movs	r0, r3
 80216ae:	46bd      	mov	sp, r7
 80216b0:	b004      	add	sp, #16
 80216b2:	bd80      	pop	{r7, pc}
 80216b4:	0802b1d8 	.word	0x0802b1d8

080216b8 <_ux_device_class_cdc_acm_initialize>:
/*                                            endpoint buffer in classes, */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_initialize(UX_SLAVE_CLASS_COMMAND *command)
{
 80216b8:	b580      	push	{r7, lr}
 80216ba:	b086      	sub	sp, #24
 80216bc:	af00      	add	r7, sp, #0
 80216be:	6078      	str	r0, [r7, #4]
#if !defined(UX_DEVICE_STANDALONE)
UINT                                    status;
#endif

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 80216c0:	687b      	ldr	r3, [r7, #4]
 80216c2:	6a1b      	ldr	r3, [r3, #32]
 80216c4:	617b      	str	r3, [r7, #20]

    /* Create an instance of the device cdc_acm class.  */
    cdc_acm =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS_CDC_ACM));
 80216c6:	2250      	movs	r2, #80	@ 0x50
 80216c8:	2100      	movs	r1, #0
 80216ca:	2000      	movs	r0, #0
 80216cc:	f7ff fba2 	bl	8020e14 <_ux_utility_memory_allocate>
 80216d0:	0003      	movs	r3, r0
 80216d2:	613b      	str	r3, [r7, #16]

    /* Check for successful allocation.  */
    if (cdc_acm == UX_NULL)
 80216d4:	693b      	ldr	r3, [r7, #16]
 80216d6:	2b00      	cmp	r3, #0
 80216d8:	d101      	bne.n	80216de <_ux_device_class_cdc_acm_initialize+0x26>
        return(UX_MEMORY_INSUFFICIENT);
 80216da:	2312      	movs	r3, #18
 80216dc:	e022      	b.n	8021724 <_ux_device_class_cdc_acm_initialize+0x6c>

    /* Save the address of the CDC instance inside the CDC container.  */
    class_ptr -> ux_slave_class_instance = (VOID *) cdc_acm;
 80216de:	697b      	ldr	r3, [r7, #20]
 80216e0:	693a      	ldr	r2, [r7, #16]
 80216e2:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Get the pointer to the application parameters for the cdc_acm class.  */
    cdc_acm_parameter =  command -> ux_slave_class_command_parameter;
 80216e4:	687b      	ldr	r3, [r7, #4]
 80216e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80216e8:	60fb      	str	r3, [r7, #12]

    /* Store the start and stop signals if needed by the application.  */
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate = cdc_acm_parameter -> ux_slave_class_cdc_acm_instance_activate;
 80216ea:	68fb      	ldr	r3, [r7, #12]
 80216ec:	681a      	ldr	r2, [r3, #0]
 80216ee:	693b      	ldr	r3, [r7, #16]
 80216f0:	605a      	str	r2, [r3, #4]
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate = cdc_acm_parameter -> ux_slave_class_cdc_acm_instance_deactivate;
 80216f2:	68fb      	ldr	r3, [r7, #12]
 80216f4:	685a      	ldr	r2, [r3, #4]
 80216f6:	693b      	ldr	r3, [r7, #16]
 80216f8:	609a      	str	r2, [r3, #8]
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change = cdc_acm_parameter -> ux_slave_class_cdc_acm_parameter_change;
 80216fa:	68fb      	ldr	r3, [r7, #12]
 80216fc:	689a      	ldr	r2, [r3, #8]
 80216fe:	693b      	ldr	r3, [r7, #16]
 8021700:	60da      	str	r2, [r3, #12]
    }        

#endif

    /* Update the line coding fields with default values.  */
    cdc_acm -> ux_slave_class_cdc_acm_baudrate  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE;
 8021702:	693b      	ldr	r3, [r7, #16]
 8021704:	22e1      	movs	r2, #225	@ 0xe1
 8021706:	0252      	lsls	r2, r2, #9
 8021708:	645a      	str	r2, [r3, #68]	@ 0x44
    cdc_acm -> ux_slave_class_cdc_acm_stop_bit  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT;
 802170a:	693b      	ldr	r3, [r7, #16]
 802170c:	2248      	movs	r2, #72	@ 0x48
 802170e:	2101      	movs	r1, #1
 8021710:	5499      	strb	r1, [r3, r2]
    cdc_acm -> ux_slave_class_cdc_acm_parity    =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY;
 8021712:	693b      	ldr	r3, [r7, #16]
 8021714:	2249      	movs	r2, #73	@ 0x49
 8021716:	2100      	movs	r1, #0
 8021718:	5499      	strb	r1, [r3, r2]
    cdc_acm -> ux_slave_class_cdc_acm_data_bit  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT;
 802171a:	693b      	ldr	r3, [r7, #16]
 802171c:	224a      	movs	r2, #74	@ 0x4a
 802171e:	2108      	movs	r1, #8
 8021720:	5499      	strb	r1, [r3, r2]

#endif
#endif

    /* Return completion status.  */
    return(UX_SUCCESS);
 8021722:	2300      	movs	r3, #0
}
 8021724:	0018      	movs	r0, r3
 8021726:	46bd      	mov	sp, r7
 8021728:	b006      	add	sp, #24
 802172a:	bd80      	pop	{r7, pc}

0802172c <_ux_device_class_cdc_acm_ioctl>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_class_cdc_acm_ioctl(UX_SLAVE_CLASS_CDC_ACM *cdc_acm, ULONG ioctl_function,
                                    VOID *parameter)
{
 802172c:	b580      	push	{r7, lr}
 802172e:	b08a      	sub	sp, #40	@ 0x28
 8021730:	af00      	add	r7, sp, #0
 8021732:	60f8      	str	r0, [r7, #12]
 8021734:	60b9      	str	r1, [r7, #8]
 8021736:	607a      	str	r2, [r7, #4]
UX_SLAVE_ENDPOINT                                   *endpoint;
UX_SLAVE_INTERFACE                                  *interface_ptr;
UX_SLAVE_TRANSFER                                   *transfer_request;

    /* Let's be optimist ! */
    status = UX_SUCCESS;
 8021738:	2300      	movs	r3, #0
 802173a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* The command request will tell us what we need to do here.  */
    switch (ioctl_function)
 802173c:	68bb      	ldr	r3, [r7, #8]
 802173e:	2b09      	cmp	r3, #9
 8021740:	d900      	bls.n	8021744 <_ux_device_class_cdc_acm_ioctl+0x18>
 8021742:	e0a6      	b.n	8021892 <_ux_device_class_cdc_acm_ioctl+0x166>
 8021744:	68bb      	ldr	r3, [r7, #8]
 8021746:	009a      	lsls	r2, r3, #2
 8021748:	4b58      	ldr	r3, [pc, #352]	@ (80218ac <_ux_device_class_cdc_acm_ioctl+0x180>)
 802174a:	18d3      	adds	r3, r2, r3
 802174c:	681b      	ldr	r3, [r3, #0]
 802174e:	469f      	mov	pc, r3
    {

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_LINE_CODING:
    
            /* Properly cast the parameter pointer.  */
            line_coding = (UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARAMETER *) parameter;
 8021750:	687b      	ldr	r3, [r7, #4]
 8021752:	613b      	str	r3, [r7, #16]
    
            /* Save the parameters in the cdc_acm function.  */
            cdc_acm -> ux_slave_class_cdc_acm_baudrate  =  line_coding -> ux_slave_class_cdc_acm_parameter_baudrate;
 8021754:	693b      	ldr	r3, [r7, #16]
 8021756:	681a      	ldr	r2, [r3, #0]
 8021758:	68fb      	ldr	r3, [r7, #12]
 802175a:	645a      	str	r2, [r3, #68]	@ 0x44
            cdc_acm -> ux_slave_class_cdc_acm_stop_bit  =  line_coding -> ux_slave_class_cdc_acm_parameter_stop_bit;
 802175c:	693b      	ldr	r3, [r7, #16]
 802175e:	7919      	ldrb	r1, [r3, #4]
 8021760:	68fb      	ldr	r3, [r7, #12]
 8021762:	2248      	movs	r2, #72	@ 0x48
 8021764:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_parity    =  line_coding -> ux_slave_class_cdc_acm_parameter_parity;
 8021766:	693b      	ldr	r3, [r7, #16]
 8021768:	7959      	ldrb	r1, [r3, #5]
 802176a:	68fb      	ldr	r3, [r7, #12]
 802176c:	2249      	movs	r2, #73	@ 0x49
 802176e:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_data_bit  =  line_coding -> ux_slave_class_cdc_acm_parameter_data_bit;
 8021770:	693b      	ldr	r3, [r7, #16]
 8021772:	7999      	ldrb	r1, [r3, #6]
 8021774:	68fb      	ldr	r3, [r7, #12]
 8021776:	224a      	movs	r2, #74	@ 0x4a
 8021778:	5499      	strb	r1, [r3, r2]
            
            break;
 802177a:	e091      	b.n	80218a0 <_ux_device_class_cdc_acm_ioctl+0x174>
            
        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_GET_LINE_CODING:
    
            /* Properly cast the parameter pointer.  */
            line_coding = (UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARAMETER *) parameter;
 802177c:	687b      	ldr	r3, [r7, #4]
 802177e:	613b      	str	r3, [r7, #16]
    
            /* Save the parameters in the cdc_acm function.  */
            line_coding -> ux_slave_class_cdc_acm_parameter_baudrate = cdc_acm -> ux_slave_class_cdc_acm_baudrate;
 8021780:	68fb      	ldr	r3, [r7, #12]
 8021782:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8021784:	693b      	ldr	r3, [r7, #16]
 8021786:	601a      	str	r2, [r3, #0]
            line_coding -> ux_slave_class_cdc_acm_parameter_stop_bit = cdc_acm -> ux_slave_class_cdc_acm_stop_bit;
 8021788:	68fb      	ldr	r3, [r7, #12]
 802178a:	2248      	movs	r2, #72	@ 0x48
 802178c:	5c9a      	ldrb	r2, [r3, r2]
 802178e:	693b      	ldr	r3, [r7, #16]
 8021790:	711a      	strb	r2, [r3, #4]
            line_coding -> ux_slave_class_cdc_acm_parameter_parity   = cdc_acm -> ux_slave_class_cdc_acm_parity;
 8021792:	68fb      	ldr	r3, [r7, #12]
 8021794:	2249      	movs	r2, #73	@ 0x49
 8021796:	5c9a      	ldrb	r2, [r3, r2]
 8021798:	693b      	ldr	r3, [r7, #16]
 802179a:	715a      	strb	r2, [r3, #5]
            line_coding -> ux_slave_class_cdc_acm_parameter_data_bit = cdc_acm -> ux_slave_class_cdc_acm_data_bit;
 802179c:	68fb      	ldr	r3, [r7, #12]
 802179e:	224a      	movs	r2, #74	@ 0x4a
 80217a0:	5c9a      	ldrb	r2, [r3, r2]
 80217a2:	693b      	ldr	r3, [r7, #16]
 80217a4:	719a      	strb	r2, [r3, #6]
            
            break;
 80217a6:	e07b      	b.n	80218a0 <_ux_device_class_cdc_acm_ioctl+0x174>
            

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_GET_LINE_STATE:
        
            /* Properly cast the parameter pointer.  */
            line_state = (UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_PARAMETER *) parameter;
 80217a8:	687b      	ldr	r3, [r7, #4]
 80217aa:	617b      	str	r3, [r7, #20]
    
            /* Return the DTR/RTS signals.  */
            line_state -> ux_slave_class_cdc_acm_parameter_rts = cdc_acm -> ux_slave_class_cdc_acm_data_rts_state;
 80217ac:	68fb      	ldr	r3, [r7, #12]
 80217ae:	224c      	movs	r2, #76	@ 0x4c
 80217b0:	5c9a      	ldrb	r2, [r3, r2]
 80217b2:	697b      	ldr	r3, [r7, #20]
 80217b4:	701a      	strb	r2, [r3, #0]
            line_state -> ux_slave_class_cdc_acm_parameter_dtr = cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state;
 80217b6:	68fb      	ldr	r3, [r7, #12]
 80217b8:	224b      	movs	r2, #75	@ 0x4b
 80217ba:	5c9a      	ldrb	r2, [r3, r2]
 80217bc:	697b      	ldr	r3, [r7, #20]
 80217be:	705a      	strb	r2, [r3, #1]
            
            break;
 80217c0:	e06e      	b.n	80218a0 <_ux_device_class_cdc_acm_ioctl+0x174>
            
        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_LINE_STATE:
        
            /* Properly cast the parameter pointer.  */
            line_state = (UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_PARAMETER *) parameter;
 80217c2:	687b      	ldr	r3, [r7, #4]
 80217c4:	617b      	str	r3, [r7, #20]
    
            /* Set the DTR/RTS signals.  */
            cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = line_state -> ux_slave_class_cdc_acm_parameter_rts;
 80217c6:	697b      	ldr	r3, [r7, #20]
 80217c8:	7819      	ldrb	r1, [r3, #0]
 80217ca:	68fb      	ldr	r3, [r7, #12]
 80217cc:	224c      	movs	r2, #76	@ 0x4c
 80217ce:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = line_state -> ux_slave_class_cdc_acm_parameter_dtr;
 80217d0:	697b      	ldr	r3, [r7, #20]
 80217d2:	7859      	ldrb	r1, [r3, #1]
 80217d4:	68fb      	ldr	r3, [r7, #12]
 80217d6:	224b      	movs	r2, #75	@ 0x4b
 80217d8:	5499      	strb	r1, [r3, r2]
            
            break;
 80217da:	e061      	b.n	80218a0 <_ux_device_class_cdc_acm_ioctl+0x174>
            

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_ABORT_PIPE:

            /* Get the interface from the instance.  */
            interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 80217dc:	68fb      	ldr	r3, [r7, #12]
 80217de:	681b      	ldr	r3, [r3, #0]
 80217e0:	61fb      	str	r3, [r7, #28]
    
            /* Locate the endpoints.  */
            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 80217e2:	69fb      	ldr	r3, [r7, #28]
 80217e4:	69db      	ldr	r3, [r3, #28]
 80217e6:	623b      	str	r3, [r7, #32]
            
            /* What direction ?  */
            switch( (ULONG) (ALIGN_TYPE) parameter)
 80217e8:	687b      	ldr	r3, [r7, #4]
 80217ea:	2b01      	cmp	r3, #1
 80217ec:	d002      	beq.n	80217f4 <_ux_device_class_cdc_acm_ioctl+0xc8>
 80217ee:	2b02      	cmp	r3, #2
 80217f0:	d009      	beq.n	8021806 <_ux_device_class_cdc_acm_ioctl+0xda>
 80217f2:	e011      	b.n	8021818 <_ux_device_class_cdc_acm_ioctl+0xec>
            {
                case UX_SLAVE_CLASS_CDC_ACM_ENDPOINT_XMIT : 
    
                /* Check the endpoint direction, if IN we have the correct endpoint.  */
                if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 80217f4:	6a3b      	ldr	r3, [r7, #32]
 80217f6:	7b9b      	ldrb	r3, [r3, #14]
 80217f8:	b25b      	sxtb	r3, r3
 80217fa:	2b00      	cmp	r3, #0
 80217fc:	db0f      	blt.n	802181e <_ux_device_class_cdc_acm_ioctl+0xf2>
                {

                    /* So the next endpoint has to be the XMIT endpoint.  */
                    endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 80217fe:	6a3b      	ldr	r3, [r7, #32]
 8021800:	695b      	ldr	r3, [r3, #20]
 8021802:	623b      	str	r3, [r7, #32]
                }
                break;
 8021804:	e00b      	b.n	802181e <_ux_device_class_cdc_acm_ioctl+0xf2>
                
                case UX_SLAVE_CLASS_CDC_ACM_ENDPOINT_RCV : 
    
                /* Check the endpoint direction, if OUT we have the correct endpoint.  */
                if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_OUT)
 8021806:	6a3b      	ldr	r3, [r7, #32]
 8021808:	7b9b      	ldrb	r3, [r3, #14]
 802180a:	b25b      	sxtb	r3, r3
 802180c:	2b00      	cmp	r3, #0
 802180e:	da08      	bge.n	8021822 <_ux_device_class_cdc_acm_ioctl+0xf6>
                {

                    /* So the next endpoint has to be the RCV endpoint.  */
                    endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 8021810:	6a3b      	ldr	r3, [r7, #32]
 8021812:	695b      	ldr	r3, [r3, #20]
 8021814:	623b      	str	r3, [r7, #32]
                }
                break;
 8021816:	e004      	b.n	8021822 <_ux_device_class_cdc_acm_ioctl+0xf6>


                default :
                
                /* Parameter not supported. Return an error.  */
                status =  UX_ENDPOINT_HANDLE_UNKNOWN;
 8021818:	2353      	movs	r3, #83	@ 0x53
 802181a:	627b      	str	r3, [r7, #36]	@ 0x24
 802181c:	e002      	b.n	8021824 <_ux_device_class_cdc_acm_ioctl+0xf8>
                break;
 802181e:	46c0      	nop			@ (mov r8, r8)
 8021820:	e000      	b.n	8021824 <_ux_device_class_cdc_acm_ioctl+0xf8>
                break;
 8021822:	46c0      	nop			@ (mov r8, r8)
            }

            /* Get the transfer request associated with the endpoint.  */
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8021824:	6a3b      	ldr	r3, [r7, #32]
 8021826:	3320      	adds	r3, #32
 8021828:	61bb      	str	r3, [r7, #24]

#if defined(UX_DEVICE_STANDALONE)

            /* Abort the transfer.  */
            _ux_device_stack_transfer_abort(transfer_request, UX_TRANSFER_STATUS_ABORT);
 802182a:	69bb      	ldr	r3, [r7, #24]
 802182c:	2104      	movs	r1, #4
 802182e:	0018      	movs	r0, r3
 8021830:	f7ff f878 	bl	8020924 <_ux_device_stack_transfer_abort>
            if ((ULONG) (ALIGN_TYPE) parameter == UX_SLAVE_CLASS_CDC_ACM_ENDPOINT_XMIT)
 8021834:	687b      	ldr	r3, [r7, #4]
 8021836:	2b01      	cmp	r3, #1
 8021838:	d103      	bne.n	8021842 <_ux_device_class_cdc_acm_ioctl+0x116>
                cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 802183a:	68fb      	ldr	r3, [r7, #12]
 802183c:	2200      	movs	r2, #0
 802183e:	641a      	str	r2, [r3, #64]	@ 0x40
                /* Abort the transfer.  */
            _ux_device_stack_transfer_abort(transfer_request, UX_ABORTED);

            }
#endif
            break;
 8021840:	e02e      	b.n	80218a0 <_ux_device_class_cdc_acm_ioctl+0x174>
                cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 8021842:	68fb      	ldr	r3, [r7, #12]
 8021844:	2200      	movs	r2, #0
 8021846:	621a      	str	r2, [r3, #32]
            break;
 8021848:	e02a      	b.n	80218a0 <_ux_device_class_cdc_acm_ioctl+0x174>

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_READ_TIMEOUT:
        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_WRITE_TIMEOUT:

            /* Get the interface from the instance.  */
            interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 802184a:	68fb      	ldr	r3, [r7, #12]
 802184c:	681b      	ldr	r3, [r3, #0]
 802184e:	61fb      	str	r3, [r7, #28]

            /* Locate the endpoints.  */
            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 8021850:	69fb      	ldr	r3, [r7, #28]
 8021852:	69db      	ldr	r3, [r3, #28]
 8021854:	623b      	str	r3, [r7, #32]

            /* If it's reading timeout but endpoint is OUT, it should be the next one.  */
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) !=
 8021856:	6a3b      	ldr	r3, [r7, #32]
 8021858:	7b9b      	ldrb	r3, [r3, #14]
 802185a:	001a      	movs	r2, r3
 802185c:	2380      	movs	r3, #128	@ 0x80
 802185e:	401a      	ands	r2, r3
                (ULONG)((ioctl_function == UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_READ_TIMEOUT) ? UX_ENDPOINT_OUT : UX_ENDPOINT_IN))
 8021860:	68bb      	ldr	r3, [r7, #8]
 8021862:	2b08      	cmp	r3, #8
 8021864:	d101      	bne.n	802186a <_ux_device_class_cdc_acm_ioctl+0x13e>
 8021866:	2300      	movs	r3, #0
 8021868:	e000      	b.n	802186c <_ux_device_class_cdc_acm_ioctl+0x140>
 802186a:	2380      	movs	r3, #128	@ 0x80
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) !=
 802186c:	4293      	cmp	r3, r2
 802186e:	d002      	beq.n	8021876 <_ux_device_class_cdc_acm_ioctl+0x14a>
                endpoint = endpoint -> ux_slave_endpoint_next_endpoint;
 8021870:	6a3b      	ldr	r3, [r7, #32]
 8021872:	695b      	ldr	r3, [r3, #20]
 8021874:	623b      	str	r3, [r7, #32]

            /* Get the transfer request associated with the endpoint.  */
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8021876:	6a3b      	ldr	r3, [r7, #32]
 8021878:	3320      	adds	r3, #32
 802187a:	61bb      	str	r3, [r7, #24]

            /* Check the status of the transfer.  */ 
            if (transfer_request -> ux_slave_transfer_request_status ==  UX_TRANSFER_STATUS_PENDING)
 802187c:	69bb      	ldr	r3, [r7, #24]
 802187e:	681b      	ldr	r3, [r3, #0]
 8021880:	2b01      	cmp	r3, #1
 8021882:	d102      	bne.n	802188a <_ux_device_class_cdc_acm_ioctl+0x15e>
                status = UX_ERROR;
 8021884:	23ff      	movs	r3, #255	@ 0xff
 8021886:	627b      	str	r3, [r7, #36]	@ 0x24
            else
                transfer_request -> ux_slave_transfer_request_timeout = (ULONG) (ALIGN_TYPE) parameter;

            break;
 8021888:	e00a      	b.n	80218a0 <_ux_device_class_cdc_acm_ioctl+0x174>
                transfer_request -> ux_slave_transfer_request_timeout = (ULONG) (ALIGN_TYPE) parameter;
 802188a:	687a      	ldr	r2, [r7, #4]
 802188c:	69bb      	ldr	r3, [r7, #24]
 802188e:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8021890:	e006      	b.n	80218a0 <_ux_device_class_cdc_acm_ioctl+0x174>
#endif

        default: 

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_FUNCTION_NOT_SUPPORTED);
 8021892:	2254      	movs	r2, #84	@ 0x54
 8021894:	2107      	movs	r1, #7
 8021896:	2002      	movs	r0, #2
 8021898:	f7ff f94e 	bl	8020b38 <_ux_system_error_handler>
    
            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
            /* Function not supported. Return an error.  */
            status =  UX_FUNCTION_NOT_SUPPORTED;
 802189c:	2354      	movs	r3, #84	@ 0x54
 802189e:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Return status to caller.  */
    return(status);
 80218a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

}
 80218a2:	0018      	movs	r0, r3
 80218a4:	46bd      	mov	sp, r7
 80218a6:	b00a      	add	sp, #40	@ 0x28
 80218a8:	bd80      	pop	{r7, pc}
 80218aa:	46c0      	nop			@ (mov r8, r8)
 80218ac:	0802b1f8 	.word	0x0802b1f8

080218b0 <_ux_device_class_cdc_acm_read_run>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_class_cdc_acm_read_run(UX_SLAVE_CLASS_CDC_ACM *cdc_acm,
                    UCHAR *buffer, ULONG requested_length, ULONG *actual_length)
{
 80218b0:	b580      	push	{r7, lr}
 80218b2:	b08a      	sub	sp, #40	@ 0x28
 80218b4:	af00      	add	r7, sp, #0
 80218b6:	60f8      	str	r0, [r7, #12]
 80218b8:	60b9      	str	r1, [r7, #8]
 80218ba:	607a      	str	r2, [r7, #4]
 80218bc:	603b      	str	r3, [r7, #0]
UX_SLAVE_ENDPOINT           *endpoint;
UX_SLAVE_DEVICE             *device;
UX_SLAVE_INTERFACE          *class_interface;
UX_SLAVE_TRANSFER           *transfer_request;
ULONG                       max_transfer_length;
UINT                        status = UX_SUCCESS;
 80218be:	2300      	movs	r3, #0
 80218c0:	623b      	str	r3, [r7, #32]
        /* Not allowed. */
        return(UX_STATE_ERROR);
#endif

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 80218c2:	4b5e      	ldr	r3, [pc, #376]	@ (8021a3c <_ux_device_class_cdc_acm_read_run+0x18c>)
 80218c4:	681b      	ldr	r3, [r3, #0]
 80218c6:	3324      	adds	r3, #36	@ 0x24
 80218c8:	61fb      	str	r3, [r7, #28]

    /* As long as the device is in the CONFIGURED state.  */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 80218ca:	69fb      	ldr	r3, [r7, #28]
 80218cc:	681b      	ldr	r3, [r3, #0]
 80218ce:	2b03      	cmp	r3, #3
 80218d0:	d00c      	beq.n	80218ec <_ux_device_class_cdc_acm_read_run+0x3c>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_CONFIGURATION_HANDLE_UNKNOWN);
 80218d2:	2251      	movs	r2, #81	@ 0x51
 80218d4:	2107      	movs	r1, #7
 80218d6:	2002      	movs	r0, #2
 80218d8:	f7ff f92e 	bl	8020b38 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Cannot proceed with command, the interface is down.  */
        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 80218dc:	68fb      	ldr	r3, [r7, #12]
 80218de:	2200      	movs	r2, #0
 80218e0:	621a      	str	r2, [r3, #32]
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_CONFIGURATION_HANDLE_UNKNOWN;
 80218e2:	68fb      	ldr	r3, [r7, #12]
 80218e4:	2251      	movs	r2, #81	@ 0x51
 80218e6:	625a      	str	r2, [r3, #36]	@ 0x24

        return(UX_STATE_EXIT);
 80218e8:	2301      	movs	r3, #1
 80218ea:	e0a3      	b.n	8021a34 <_ux_device_class_cdc_acm_read_run+0x184>
    }

    /* This is the first time we are activated. We need the interface to the class.  */
    class_interface =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 80218ec:	68fb      	ldr	r3, [r7, #12]
 80218ee:	681b      	ldr	r3, [r3, #0]
 80218f0:	61bb      	str	r3, [r7, #24]

    /* Locate the endpoints.  */
    endpoint =  class_interface -> ux_slave_interface_first_endpoint;
 80218f2:	69bb      	ldr	r3, [r7, #24]
 80218f4:	69db      	ldr	r3, [r3, #28]
 80218f6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check the endpoint direction, if OUT we have the correct endpoint.  */
    if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_OUT)
 80218f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80218fa:	7b9b      	ldrb	r3, [r3, #14]
 80218fc:	b25b      	sxtb	r3, r3
 80218fe:	2b00      	cmp	r3, #0
 8021900:	da02      	bge.n	8021908 <_ux_device_class_cdc_acm_read_run+0x58>
    {

        /* So the next endpoint has to be the OUT endpoint.  */
        endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 8021902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021904:	695b      	ldr	r3, [r3, #20]
 8021906:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* All CDC reading  are on the endpoint OUT, from the host.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8021908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802190a:	3320      	adds	r3, #32
 802190c:	617b      	str	r3, [r7, #20]

    return(status);
#else

    /* Handle state cases.  */
    switch(cdc_acm -> ux_device_class_cdc_acm_read_state)
 802190e:	68fb      	ldr	r3, [r7, #12]
 8021910:	6a1b      	ldr	r3, [r3, #32]
 8021912:	2b22      	cmp	r3, #34	@ 0x22
 8021914:	d03e      	beq.n	8021994 <_ux_device_class_cdc_acm_read_run+0xe4>
 8021916:	d900      	bls.n	802191a <_ux_device_class_cdc_acm_read_run+0x6a>
 8021918:	e084      	b.n	8021a24 <_ux_device_class_cdc_acm_read_run+0x174>
 802191a:	2b00      	cmp	r3, #0
 802191c:	d002      	beq.n	8021924 <_ux_device_class_cdc_acm_read_run+0x74>
 802191e:	2b21      	cmp	r3, #33	@ 0x21
 8021920:	d00f      	beq.n	8021942 <_ux_device_class_cdc_acm_read_run+0x92>
 8021922:	e07f      	b.n	8021a24 <_ux_device_class_cdc_acm_read_run+0x174>
    case UX_STATE_RESET:

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_CDC_ACM_READ, cdc_acm, buffer, requested_length, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_DEVICE_CLASS_CDC_ACM_READ_START;
 8021924:	68fb      	ldr	r3, [r7, #12]
 8021926:	2221      	movs	r2, #33	@ 0x21
 8021928:	621a      	str	r2, [r3, #32]
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_TRANSFER_NO_ANSWER;
 802192a:	68fb      	ldr	r3, [r7, #12]
 802192c:	2222      	movs	r2, #34	@ 0x22
 802192e:	625a      	str	r2, [r3, #36]	@ 0x24
        cdc_acm -> ux_device_class_cdc_acm_read_buffer = buffer;
 8021930:	68fb      	ldr	r3, [r7, #12]
 8021932:	68ba      	ldr	r2, [r7, #8]
 8021934:	611a      	str	r2, [r3, #16]
        cdc_acm -> ux_device_class_cdc_acm_read_requested_length = requested_length;
 8021936:	68fb      	ldr	r3, [r7, #12]
 8021938:	687a      	ldr	r2, [r7, #4]
 802193a:	615a      	str	r2, [r3, #20]
        cdc_acm -> ux_device_class_cdc_acm_read_actual_length = 0;
 802193c:	68fb      	ldr	r3, [r7, #12]
 802193e:	2200      	movs	r2, #0
 8021940:	61da      	str	r2, [r3, #28]

        /* Fall through. */
    case UX_DEVICE_CLASS_CDC_ACM_READ_START:

        /* Get remaining transfer length.  */
        requested_length = cdc_acm -> ux_device_class_cdc_acm_read_requested_length -
 8021942:	68fb      	ldr	r3, [r7, #12]
 8021944:	695a      	ldr	r2, [r3, #20]
                        cdc_acm -> ux_device_class_cdc_acm_read_actual_length;
 8021946:	68fb      	ldr	r3, [r7, #12]
 8021948:	69db      	ldr	r3, [r3, #28]
        requested_length = cdc_acm -> ux_device_class_cdc_acm_read_requested_length -
 802194a:	1ad3      	subs	r3, r2, r3
 802194c:	607b      	str	r3, [r7, #4]

        /* There is nothing remaining, it's done.  */
        if (requested_length == 0)
 802194e:	687b      	ldr	r3, [r7, #4]
 8021950:	2b00      	cmp	r3, #0
 8021952:	d10b      	bne.n	802196c <_ux_device_class_cdc_acm_read_run+0xbc>
        {
            *actual_length = cdc_acm -> ux_device_class_cdc_acm_read_actual_length;
 8021954:	68fb      	ldr	r3, [r7, #12]
 8021956:	69da      	ldr	r2, [r3, #28]
 8021958:	683b      	ldr	r3, [r7, #0]
 802195a:	601a      	str	r2, [r3, #0]
            cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 802195c:	68fb      	ldr	r3, [r7, #12]
 802195e:	2200      	movs	r2, #0
 8021960:	621a      	str	r2, [r3, #32]
            cdc_acm -> ux_device_class_cdc_acm_read_status = UX_SUCCESS;
 8021962:	68fb      	ldr	r3, [r7, #12]
 8021964:	2200      	movs	r2, #0
 8021966:	625a      	str	r2, [r3, #36]	@ 0x24
            return(UX_STATE_NEXT);
 8021968:	2304      	movs	r3, #4
 802196a:	e063      	b.n	8021a34 <_ux_device_class_cdc_acm_read_run+0x184>
        }

        /* Check if we have enough in the local buffer.  */
        /* Use wMaxPacketSize for faster action, UX_DEVICE_CLASS_CDC_ACM_READ_BUFFER_SIZE for better performance.  */
        max_transfer_length = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 802196c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802196e:	8a1b      	ldrh	r3, [r3, #16]
 8021970:	613b      	str	r3, [r7, #16]
        if (requested_length > max_transfer_length)
 8021972:	687a      	ldr	r2, [r7, #4]
 8021974:	693b      	ldr	r3, [r7, #16]
 8021976:	429a      	cmp	r2, r3
 8021978:	d903      	bls.n	8021982 <_ux_device_class_cdc_acm_read_run+0xd2>
        {
            cdc_acm -> ux_device_class_cdc_acm_read_transfer_length = max_transfer_length;
 802197a:	68fb      	ldr	r3, [r7, #12]
 802197c:	693a      	ldr	r2, [r7, #16]
 802197e:	619a      	str	r2, [r3, #24]
 8021980:	e002      	b.n	8021988 <_ux_device_class_cdc_acm_read_run+0xd8>
        }
        else
        {
            cdc_acm -> ux_device_class_cdc_acm_read_transfer_length = requested_length;
 8021982:	68fb      	ldr	r3, [r7, #12]
 8021984:	687a      	ldr	r2, [r7, #4]
 8021986:	619a      	str	r2, [r3, #24]
        }

        /* Next state.  */
        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_DEVICE_CLASS_CDC_ACM_READ_WAIT;
 8021988:	68fb      	ldr	r3, [r7, #12]
 802198a:	2222      	movs	r2, #34	@ 0x22
 802198c:	621a      	str	r2, [r3, #32]
        UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 802198e:	697b      	ldr	r3, [r7, #20]
 8021990:	2200      	movs	r2, #0
 8021992:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Fall through.  */
    case UX_DEVICE_CLASS_CDC_ACM_READ_WAIT:

        /* Run the transfer state machine.  */
        status = _ux_device_stack_transfer_run(transfer_request,
 8021994:	68fb      	ldr	r3, [r7, #12]
 8021996:	6999      	ldr	r1, [r3, #24]
 8021998:	68fb      	ldr	r3, [r7, #12]
 802199a:	699a      	ldr	r2, [r3, #24]
 802199c:	697b      	ldr	r3, [r7, #20]
 802199e:	0018      	movs	r0, r3
 80219a0:	f7ff f820 	bl	80209e4 <_ux_device_stack_transfer_run>
 80219a4:	0003      	movs	r3, r0
 80219a6:	623b      	str	r3, [r7, #32]
                    cdc_acm -> ux_device_class_cdc_acm_read_transfer_length,
                    cdc_acm -> ux_device_class_cdc_acm_read_transfer_length);

        /* Error case.  */
        if (status < UX_STATE_NEXT)
 80219a8:	6a3b      	ldr	r3, [r7, #32]
 80219aa:	2b03      	cmp	r3, #3
 80219ac:	d808      	bhi.n	80219c0 <_ux_device_class_cdc_acm_read_run+0x110>
        {
            cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 80219ae:	68fb      	ldr	r3, [r7, #12]
 80219b0:	2200      	movs	r2, #0
 80219b2:	621a      	str	r2, [r3, #32]
            cdc_acm -> ux_device_class_cdc_acm_read_status =
                transfer_request -> ux_slave_transfer_request_completion_code;
 80219b4:	697b      	ldr	r3, [r7, #20]
 80219b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            cdc_acm -> ux_device_class_cdc_acm_read_status =
 80219b8:	68fb      	ldr	r3, [r7, #12]
 80219ba:	625a      	str	r2, [r3, #36]	@ 0x24
            return(UX_STATE_ERROR);
 80219bc:	2303      	movs	r3, #3
 80219be:	e039      	b.n	8021a34 <_ux_device_class_cdc_acm_read_run+0x184>
        }

        /* Success case.  */
        if (status == UX_STATE_NEXT)
 80219c0:	6a3b      	ldr	r3, [r7, #32]
 80219c2:	2b04      	cmp	r3, #4
 80219c4:	d12c      	bne.n	8021a20 <_ux_device_class_cdc_acm_read_run+0x170>
        {

            /* We need to copy the buffer locally.  */
            _ux_utility_memory_copy(cdc_acm -> ux_device_class_cdc_acm_read_buffer,
 80219c6:	68fb      	ldr	r3, [r7, #12]
 80219c8:	6918      	ldr	r0, [r3, #16]
                    transfer_request -> ux_slave_transfer_request_data_pointer,
 80219ca:	697b      	ldr	r3, [r7, #20]
 80219cc:	68d9      	ldr	r1, [r3, #12]
            _ux_utility_memory_copy(cdc_acm -> ux_device_class_cdc_acm_read_buffer,
 80219ce:	68fb      	ldr	r3, [r7, #12]
 80219d0:	699b      	ldr	r3, [r3, #24]
 80219d2:	001a      	movs	r2, r3
 80219d4:	f7ff fc2e 	bl	8021234 <_ux_utility_memory_copy>
                    cdc_acm -> ux_device_class_cdc_acm_read_transfer_length); /* Use case of memcpy is verified. */

            /* Next buffer address.  */
            cdc_acm -> ux_device_class_cdc_acm_read_buffer +=
 80219d8:	68fb      	ldr	r3, [r7, #12]
 80219da:	691a      	ldr	r2, [r3, #16]
                    transfer_request -> ux_slave_transfer_request_actual_length;
 80219dc:	697b      	ldr	r3, [r7, #20]
 80219de:	699b      	ldr	r3, [r3, #24]
            cdc_acm -> ux_device_class_cdc_acm_read_buffer +=
 80219e0:	18d2      	adds	r2, r2, r3
 80219e2:	68fb      	ldr	r3, [r7, #12]
 80219e4:	611a      	str	r2, [r3, #16]

            /* Set the length actually received. */
            cdc_acm -> ux_device_class_cdc_acm_read_actual_length +=
 80219e6:	68fb      	ldr	r3, [r7, #12]
 80219e8:	69da      	ldr	r2, [r3, #28]
                    transfer_request -> ux_slave_transfer_request_actual_length;
 80219ea:	697b      	ldr	r3, [r7, #20]
 80219ec:	699b      	ldr	r3, [r3, #24]
            cdc_acm -> ux_device_class_cdc_acm_read_actual_length +=
 80219ee:	18d2      	adds	r2, r2, r3
 80219f0:	68fb      	ldr	r3, [r7, #12]
 80219f2:	61da      	str	r2, [r3, #28]

            /* Last transfer status.  */
            cdc_acm -> ux_device_class_cdc_acm_read_status =
                transfer_request -> ux_slave_transfer_request_completion_code;
 80219f4:	697b      	ldr	r3, [r7, #20]
 80219f6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            cdc_acm -> ux_device_class_cdc_acm_read_status =
 80219f8:	68fb      	ldr	r3, [r7, #12]
 80219fa:	625a      	str	r2, [r3, #36]	@ 0x24

            /* Update actual length.  */
            *actual_length = cdc_acm -> ux_device_class_cdc_acm_read_actual_length;
 80219fc:	68fb      	ldr	r3, [r7, #12]
 80219fe:	69da      	ldr	r2, [r3, #28]
 8021a00:	683b      	ldr	r3, [r7, #0]
 8021a02:	601a      	str	r2, [r3, #0]

            /* Check short packet.  */
            if (transfer_request -> ux_slave_transfer_request_actual_length <
 8021a04:	697b      	ldr	r3, [r7, #20]
 8021a06:	699a      	ldr	r2, [r3, #24]
                transfer_request -> ux_slave_transfer_request_requested_length)
 8021a08:	697b      	ldr	r3, [r7, #20]
 8021a0a:	695b      	ldr	r3, [r3, #20]
            if (transfer_request -> ux_slave_transfer_request_actual_length <
 8021a0c:	429a      	cmp	r2, r3
 8021a0e:	d204      	bcs.n	8021a1a <_ux_device_class_cdc_acm_read_run+0x16a>
            {

                /* It's done.  */
                cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 8021a10:	68fb      	ldr	r3, [r7, #12]
 8021a12:	2200      	movs	r2, #0
 8021a14:	621a      	str	r2, [r3, #32]
                return(UX_STATE_NEXT);
 8021a16:	2304      	movs	r3, #4
 8021a18:	e00c      	b.n	8021a34 <_ux_device_class_cdc_acm_read_run+0x184>
            }

            /* Next state.  */
            cdc_acm -> ux_device_class_cdc_acm_read_state = UX_DEVICE_CLASS_CDC_ACM_READ_START;
 8021a1a:	68fb      	ldr	r3, [r7, #12]
 8021a1c:	2221      	movs	r2, #33	@ 0x21
 8021a1e:	621a      	str	r2, [r3, #32]
        }

        /* Keep waiting.  */
        return(UX_STATE_WAIT);
 8021a20:	2305      	movs	r3, #5
 8021a22:	e007      	b.n	8021a34 <_ux_device_class_cdc_acm_read_run+0x184>

    default: /* Error.  */
        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 8021a24:	68fb      	ldr	r3, [r7, #12]
 8021a26:	2200      	movs	r2, #0
 8021a28:	621a      	str	r2, [r3, #32]
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_INVALID_STATE;
 8021a2a:	68fb      	ldr	r3, [r7, #12]
 8021a2c:	22fb      	movs	r2, #251	@ 0xfb
 8021a2e:	625a      	str	r2, [r3, #36]	@ 0x24
        break;
 8021a30:	46c0      	nop			@ (mov r8, r8)
    }
    

    /* Error cases.  */
    return(UX_STATE_EXIT);
 8021a32:	2301      	movs	r3, #1
#endif
}
 8021a34:	0018      	movs	r0, r3
 8021a36:	46bd      	mov	sp, r7
 8021a38:	b00a      	add	sp, #40	@ 0x28
 8021a3a:	bd80      	pop	{r7, pc}
 8021a3c:	20003b70 	.word	0x20003b70

08021a40 <_ux_device_class_cdc_acm_uninitialize>:
/*                                            endpoint buffer in classes, */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_uninitialize(UX_SLAVE_CLASS_COMMAND *command)
{
 8021a40:	b580      	push	{r7, lr}
 8021a42:	b084      	sub	sp, #16
 8021a44:	af00      	add	r7, sp, #0
 8021a46:	6078      	str	r0, [r7, #4]
                                          
UX_SLAVE_CLASS_CDC_ACM      *cdc_acm;
UX_SLAVE_CLASS              *class_ptr;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 8021a48:	687b      	ldr	r3, [r7, #4]
 8021a4a:	6a1b      	ldr	r3, [r3, #32]
 8021a4c:	60fb      	str	r3, [r7, #12]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 8021a4e:	68fb      	ldr	r3, [r7, #12]
 8021a50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8021a52:	60bb      	str	r3, [r7, #8]

    /* Sanity check.  */
    if (cdc_acm != UX_NULL)
 8021a54:	68bb      	ldr	r3, [r7, #8]
 8021a56:	2b00      	cmp	r3, #0
 8021a58:	d003      	beq.n	8021a62 <_ux_device_class_cdc_acm_uninitialize+0x22>
        /* Free the buffer for bulk endpoints.  */
        _ux_utility_memory_free(cdc_acm -> ux_device_class_cdc_acm_endpoint_buffer);
#endif

        /* Free the resources.  */
        _ux_utility_memory_free(cdc_acm);
 8021a5a:	68bb      	ldr	r3, [r7, #8]
 8021a5c:	0018      	movs	r0, r3
 8021a5e:	f7ff fc05 	bl	802126c <_ux_utility_memory_free>

    }
            
    /* Return completion status.  */
    return(UX_SUCCESS);
 8021a62:	2300      	movs	r3, #0
}
 8021a64:	0018      	movs	r0, r3
 8021a66:	46bd      	mov	sp, r7
 8021a68:	b004      	add	sp, #16
 8021a6a:	bd80      	pop	{r7, pc}

08021a6c <_ux_device_class_cdc_acm_write_run>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_class_cdc_acm_write_run(UX_SLAVE_CLASS_CDC_ACM *cdc_acm,
    UCHAR *buffer, ULONG requested_length, ULONG *actual_length)
{
 8021a6c:	b580      	push	{r7, lr}
 8021a6e:	b08a      	sub	sp, #40	@ 0x28
 8021a70:	af00      	add	r7, sp, #0
 8021a72:	60f8      	str	r0, [r7, #12]
 8021a74:	60b9      	str	r1, [r7, #8]
 8021a76:	607a      	str	r2, [r7, #4]
 8021a78:	603b      	str	r3, [r7, #0]

UX_SLAVE_ENDPOINT           *endpoint;
UX_SLAVE_DEVICE             *device;
UX_SLAVE_INTERFACE          *interface_ptr;
UX_SLAVE_TRANSFER           *transfer_request;
UINT                        status = 0;
 8021a7a:	2300      	movs	r3, #0
 8021a7c:	61fb      	str	r3, [r7, #28]
#if (UX_DEVICE_ENDPOINT_BUFFER_OWNER != 1) || !defined(UX_DEVICE_CLASS_CDC_ACM_ZERO_COPY)
UINT                        zlp = UX_FALSE;
 8021a7e:	2300      	movs	r3, #0
 8021a80:	623b      	str	r3, [r7, #32]
        /* Not allowed. */
        return(UX_STATE_ERROR);
#endif

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8021a82:	4b63      	ldr	r3, [pc, #396]	@ (8021c10 <_ux_device_class_cdc_acm_write_run+0x1a4>)
 8021a84:	681b      	ldr	r3, [r3, #0]
 8021a86:	3324      	adds	r3, #36	@ 0x24
 8021a88:	61bb      	str	r3, [r7, #24]

    /* As long as the device is in the CONFIGURED state.  */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 8021a8a:	69bb      	ldr	r3, [r7, #24]
 8021a8c:	681b      	ldr	r3, [r3, #0]
 8021a8e:	2b03      	cmp	r3, #3
 8021a90:	d00c      	beq.n	8021aac <_ux_device_class_cdc_acm_write_run+0x40>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_CONFIGURATION_HANDLE_UNKNOWN);
 8021a92:	2251      	movs	r2, #81	@ 0x51
 8021a94:	2107      	movs	r1, #7
 8021a96:	2002      	movs	r0, #2
 8021a98:	f7ff f84e 	bl	8020b38 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Cannot proceed with command, the interface is down.  */
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 8021a9c:	68fb      	ldr	r3, [r7, #12]
 8021a9e:	2200      	movs	r2, #0
 8021aa0:	641a      	str	r2, [r3, #64]	@ 0x40
        cdc_acm -> ux_device_class_cdc_acm_write_status = UX_CONFIGURATION_HANDLE_UNKNOWN;
 8021aa2:	68fb      	ldr	r3, [r7, #12]
 8021aa4:	2251      	movs	r2, #81	@ 0x51
 8021aa6:	63da      	str	r2, [r3, #60]	@ 0x3c

        return(UX_STATE_EXIT);
 8021aa8:	2301      	movs	r3, #1
 8021aaa:	e0ac      	b.n	8021c06 <_ux_device_class_cdc_acm_write_run+0x19a>
    }

    /* We need the interface to the class.  */
    interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 8021aac:	68fb      	ldr	r3, [r7, #12]
 8021aae:	681b      	ldr	r3, [r3, #0]
 8021ab0:	617b      	str	r3, [r7, #20]

    /* Locate the endpoints.  */
    endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 8021ab2:	697b      	ldr	r3, [r7, #20]
 8021ab4:	69db      	ldr	r3, [r3, #28]
 8021ab6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check the endpoint direction, if IN we have the correct endpoint.  */
    if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 8021ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021aba:	7b9b      	ldrb	r3, [r3, #14]
 8021abc:	b25b      	sxtb	r3, r3
 8021abe:	2b00      	cmp	r3, #0
 8021ac0:	db02      	blt.n	8021ac8 <_ux_device_class_cdc_acm_write_run+0x5c>
    {

        /* So the next endpoint has to be the IN endpoint.  */
        endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 8021ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021ac4:	695b      	ldr	r3, [r3, #20]
 8021ac6:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* We are writing to the IN endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8021ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021aca:	3320      	adds	r3, #32
 8021acc:	613b      	str	r3, [r7, #16]

    return(status);
#else

    /* Handle state cases.  */
    switch(cdc_acm -> ux_device_class_cdc_acm_write_state)
 8021ace:	68fb      	ldr	r3, [r7, #12]
 8021ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8021ad2:	2b22      	cmp	r3, #34	@ 0x22
 8021ad4:	d055      	beq.n	8021b82 <_ux_device_class_cdc_acm_write_run+0x116>
 8021ad6:	d900      	bls.n	8021ada <_ux_device_class_cdc_acm_write_run+0x6e>
 8021ad8:	e090      	b.n	8021bfc <_ux_device_class_cdc_acm_write_run+0x190>
 8021ada:	2b00      	cmp	r3, #0
 8021adc:	d002      	beq.n	8021ae4 <_ux_device_class_cdc_acm_write_run+0x78>
 8021ade:	2b21      	cmp	r3, #33	@ 0x21
 8021ae0:	d018      	beq.n	8021b14 <_ux_device_class_cdc_acm_write_run+0xa8>
 8021ae2:	e08b      	b.n	8021bfc <_ux_device_class_cdc_acm_write_run+0x190>
    {
    case UX_STATE_RESET:
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_START;
 8021ae4:	68fb      	ldr	r3, [r7, #12]
 8021ae6:	2221      	movs	r2, #33	@ 0x21
 8021ae8:	641a      	str	r2, [r3, #64]	@ 0x40
        cdc_acm -> ux_device_class_cdc_acm_write_status = UX_TRANSFER_NO_ANSWER;
 8021aea:	68fb      	ldr	r3, [r7, #12]
 8021aec:	2222      	movs	r2, #34	@ 0x22
 8021aee:	63da      	str	r2, [r3, #60]	@ 0x3c
        cdc_acm -> ux_device_class_cdc_acm_write_buffer = buffer;
 8021af0:	68fb      	ldr	r3, [r7, #12]
 8021af2:	68ba      	ldr	r2, [r7, #8]
 8021af4:	635a      	str	r2, [r3, #52]	@ 0x34
        cdc_acm -> ux_device_class_cdc_acm_write_requested_length = requested_length;
 8021af6:	68fb      	ldr	r3, [r7, #12]
 8021af8:	687a      	ldr	r2, [r7, #4]
 8021afa:	639a      	str	r2, [r3, #56]	@ 0x38
        cdc_acm -> ux_device_class_cdc_acm_write_actual_length = 0;
 8021afc:	68fb      	ldr	r3, [r7, #12]
 8021afe:	2200      	movs	r2, #0
 8021b00:	631a      	str	r2, [r3, #48]	@ 0x30
        cdc_acm -> ux_device_class_cdc_acm_write_host_length = UX_DEVICE_CLASS_CDC_ACM_WRITE_BUFFER_SIZE;
 8021b02:	68fb      	ldr	r3, [r7, #12]
 8021b04:	2280      	movs	r2, #128	@ 0x80
 8021b06:	0112      	lsls	r2, r2, #4
 8021b08:	62da      	str	r2, [r3, #44]	@ 0x2c
        if (requested_length == 0)
 8021b0a:	687b      	ldr	r3, [r7, #4]
 8021b0c:	2b00      	cmp	r3, #0
 8021b0e:	d101      	bne.n	8021b14 <_ux_device_class_cdc_acm_write_run+0xa8>
            zlp = UX_TRUE;
 8021b10:	2301      	movs	r3, #1
 8021b12:	623b      	str	r3, [r7, #32]

        /* Fall through.  */
    case UX_DEVICE_CLASS_CDC_ACM_WRITE_START:

        /* Get remaining requested length.  */
        requested_length = cdc_acm -> ux_device_class_cdc_acm_write_requested_length -
 8021b14:	68fb      	ldr	r3, [r7, #12]
 8021b16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
                        cdc_acm -> ux_device_class_cdc_acm_write_actual_length;
 8021b18:	68fb      	ldr	r3, [r7, #12]
 8021b1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        requested_length = cdc_acm -> ux_device_class_cdc_acm_write_requested_length -
 8021b1c:	1ad3      	subs	r3, r2, r3
 8021b1e:	607b      	str	r3, [r7, #4]

        /* There is no remaining, we are done.  */
        if (requested_length == 0 && !zlp)
 8021b20:	687b      	ldr	r3, [r7, #4]
 8021b22:	2b00      	cmp	r3, #0
 8021b24:	d10e      	bne.n	8021b44 <_ux_device_class_cdc_acm_write_run+0xd8>
 8021b26:	6a3b      	ldr	r3, [r7, #32]
 8021b28:	2b00      	cmp	r3, #0
 8021b2a:	d10b      	bne.n	8021b44 <_ux_device_class_cdc_acm_write_run+0xd8>
        {
            *actual_length = cdc_acm -> ux_device_class_cdc_acm_write_actual_length;
 8021b2c:	68fb      	ldr	r3, [r7, #12]
 8021b2e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8021b30:	683b      	ldr	r3, [r7, #0]
 8021b32:	601a      	str	r2, [r3, #0]
            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 8021b34:	68fb      	ldr	r3, [r7, #12]
 8021b36:	2200      	movs	r2, #0
 8021b38:	641a      	str	r2, [r3, #64]	@ 0x40
            cdc_acm -> ux_device_class_cdc_acm_write_status = UX_SUCCESS;
 8021b3a:	68fb      	ldr	r3, [r7, #12]
 8021b3c:	2200      	movs	r2, #0
 8021b3e:	63da      	str	r2, [r3, #60]	@ 0x3c
            return(UX_STATE_NEXT);
 8021b40:	2304      	movs	r3, #4
 8021b42:	e060      	b.n	8021c06 <_ux_device_class_cdc_acm_write_run+0x19a>
        }

        /* Check if we have enough in the local buffer.  */
        if (requested_length > UX_DEVICE_CLASS_CDC_ACM_WRITE_BUFFER_SIZE)
 8021b44:	687a      	ldr	r2, [r7, #4]
 8021b46:	2380      	movs	r3, #128	@ 0x80
 8021b48:	011b      	lsls	r3, r3, #4
 8021b4a:	429a      	cmp	r2, r3
 8021b4c:	d904      	bls.n	8021b58 <_ux_device_class_cdc_acm_write_run+0xec>

            /* We have too much to transfer.  */
            cdc_acm -> ux_device_class_cdc_acm_write_transfer_length =
 8021b4e:	68fb      	ldr	r3, [r7, #12]
 8021b50:	2280      	movs	r2, #128	@ 0x80
 8021b52:	0112      	lsls	r2, r2, #4
 8021b54:	629a      	str	r2, [r3, #40]	@ 0x28
 8021b56:	e005      	b.n	8021b64 <_ux_device_class_cdc_acm_write_run+0xf8>

        else
        {

            /* We can proceed with the demanded length.  */
            cdc_acm -> ux_device_class_cdc_acm_write_transfer_length = requested_length;
 8021b58:	68fb      	ldr	r3, [r7, #12]
 8021b5a:	687a      	ldr	r2, [r7, #4]
 8021b5c:	629a      	str	r2, [r3, #40]	@ 0x28

#if !defined(UX_DEVICE_CLASS_CDC_ACM_WRITE_AUTO_ZLP)

            /* Assume expected length and transfer length match.  */
            cdc_acm -> ux_device_class_cdc_acm_write_host_length = requested_length;
 8021b5e:	68fb      	ldr	r3, [r7, #12]
 8021b60:	687a      	ldr	r2, [r7, #4]
 8021b62:	62da      	str	r2, [r3, #44]	@ 0x2c
        }


        /* On a out, we copy the buffer to the caller. Not very efficient but it makes the API
           easier.  */
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 8021b64:	693b      	ldr	r3, [r7, #16]
 8021b66:	68d8      	ldr	r0, [r3, #12]
                            cdc_acm -> ux_device_class_cdc_acm_write_buffer,
 8021b68:	68fb      	ldr	r3, [r7, #12]
 8021b6a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 8021b6c:	68fb      	ldr	r3, [r7, #12]
 8021b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8021b70:	001a      	movs	r2, r3
 8021b72:	f7ff fb5f 	bl	8021234 <_ux_utility_memory_copy>
                            cdc_acm -> ux_device_class_cdc_acm_write_transfer_length); /* Use case of memcpy is verified. */

        /* Next state.  */
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_WAIT;
 8021b76:	68fb      	ldr	r3, [r7, #12]
 8021b78:	2222      	movs	r2, #34	@ 0x22
 8021b7a:	641a      	str	r2, [r3, #64]	@ 0x40
        UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 8021b7c:	693b      	ldr	r3, [r7, #16]
 8021b7e:	2200      	movs	r2, #0
 8021b80:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Fall through.  */
    case UX_DEVICE_CLASS_CDC_ACM_WRITE_WAIT:

        /* Send the request to the device controller.  */
        status =  _ux_device_stack_transfer_run(transfer_request,
 8021b82:	68fb      	ldr	r3, [r7, #12]
 8021b84:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8021b86:	68fb      	ldr	r3, [r7, #12]
 8021b88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8021b8a:	693b      	ldr	r3, [r7, #16]
 8021b8c:	0018      	movs	r0, r3
 8021b8e:	f7fe ff29 	bl	80209e4 <_ux_device_stack_transfer_run>
 8021b92:	0003      	movs	r3, r0
 8021b94:	61fb      	str	r3, [r7, #28]
                            cdc_acm -> ux_device_class_cdc_acm_write_transfer_length,
                            cdc_acm -> ux_device_class_cdc_acm_write_host_length);

        /* Error case.  */
        if (status < UX_STATE_NEXT)
 8021b96:	69fb      	ldr	r3, [r7, #28]
 8021b98:	2b03      	cmp	r3, #3
 8021b9a:	d808      	bhi.n	8021bae <_ux_device_class_cdc_acm_write_run+0x142>
        {

            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 8021b9c:	68fb      	ldr	r3, [r7, #12]
 8021b9e:	2200      	movs	r2, #0
 8021ba0:	641a      	str	r2, [r3, #64]	@ 0x40
            cdc_acm -> ux_device_class_cdc_acm_write_status =
                transfer_request -> ux_slave_transfer_request_completion_code;
 8021ba2:	693b      	ldr	r3, [r7, #16]
 8021ba4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            cdc_acm -> ux_device_class_cdc_acm_write_status =
 8021ba6:	68fb      	ldr	r3, [r7, #12]
 8021ba8:	63da      	str	r2, [r3, #60]	@ 0x3c
            return(UX_STATE_ERROR);
 8021baa:	2303      	movs	r3, #3
 8021bac:	e02b      	b.n	8021c06 <_ux_device_class_cdc_acm_write_run+0x19a>
        }

        /* Success case.  */
        if (status == UX_STATE_NEXT)
 8021bae:	69fb      	ldr	r3, [r7, #28]
 8021bb0:	2b04      	cmp	r3, #4
 8021bb2:	d121      	bne.n	8021bf8 <_ux_device_class_cdc_acm_write_run+0x18c>
        {

            /* Next buffer address.  */
            cdc_acm -> ux_device_class_cdc_acm_write_buffer +=
 8021bb4:	68fb      	ldr	r3, [r7, #12]
 8021bb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
                    transfer_request -> ux_slave_transfer_request_actual_length;
 8021bb8:	693b      	ldr	r3, [r7, #16]
 8021bba:	699b      	ldr	r3, [r3, #24]
            cdc_acm -> ux_device_class_cdc_acm_write_buffer +=
 8021bbc:	18d2      	adds	r2, r2, r3
 8021bbe:	68fb      	ldr	r3, [r7, #12]
 8021bc0:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Set the length actually received. */
            cdc_acm -> ux_device_class_cdc_acm_write_actual_length +=
 8021bc2:	68fb      	ldr	r3, [r7, #12]
 8021bc4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
                    transfer_request -> ux_slave_transfer_request_actual_length;
 8021bc6:	693b      	ldr	r3, [r7, #16]
 8021bc8:	699b      	ldr	r3, [r3, #24]
            cdc_acm -> ux_device_class_cdc_acm_write_actual_length +=
 8021bca:	18d2      	adds	r2, r2, r3
 8021bcc:	68fb      	ldr	r3, [r7, #12]
 8021bce:	631a      	str	r2, [r3, #48]	@ 0x30

            /* Last transfer status.  */
            cdc_acm -> ux_device_class_cdc_acm_write_status =
                transfer_request -> ux_slave_transfer_request_completion_code;
 8021bd0:	693b      	ldr	r3, [r7, #16]
 8021bd2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            cdc_acm -> ux_device_class_cdc_acm_write_status =
 8021bd4:	68fb      	ldr	r3, [r7, #12]
 8021bd6:	63da      	str	r2, [r3, #60]	@ 0x3c

            /* Update actual done length.  */
            *actual_length = cdc_acm -> ux_device_class_cdc_acm_write_actual_length;
 8021bd8:	68fb      	ldr	r3, [r7, #12]
 8021bda:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8021bdc:	683b      	ldr	r3, [r7, #0]
 8021bde:	601a      	str	r2, [r3, #0]

            /* Check ZLP case.  */
            if (cdc_acm -> ux_device_class_cdc_acm_write_requested_length == 0)
 8021be0:	68fb      	ldr	r3, [r7, #12]
 8021be2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8021be4:	2b00      	cmp	r3, #0
 8021be6:	d104      	bne.n	8021bf2 <_ux_device_class_cdc_acm_write_run+0x186>
            {
                cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 8021be8:	68fb      	ldr	r3, [r7, #12]
 8021bea:	2200      	movs	r2, #0
 8021bec:	641a      	str	r2, [r3, #64]	@ 0x40
                return(UX_STATE_NEXT);
 8021bee:	2304      	movs	r3, #4
 8021bf0:	e009      	b.n	8021c06 <_ux_device_class_cdc_acm_write_run+0x19a>
            }

            /* Next state.  */
            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_START;
 8021bf2:	68fb      	ldr	r3, [r7, #12]
 8021bf4:	2221      	movs	r2, #33	@ 0x21
 8021bf6:	641a      	str	r2, [r3, #64]	@ 0x40
        }

        /* Keep waiting.  */
        return(UX_STATE_WAIT);
 8021bf8:	2305      	movs	r3, #5
 8021bfa:	e004      	b.n	8021c06 <_ux_device_class_cdc_acm_write_run+0x19a>

    default: /* Error.  */
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 8021bfc:	68fb      	ldr	r3, [r7, #12]
 8021bfe:	2200      	movs	r2, #0
 8021c00:	641a      	str	r2, [r3, #64]	@ 0x40
        break;
 8021c02:	46c0      	nop			@ (mov r8, r8)
    }

    /* Error case.  */
    return(UX_STATE_EXIT);
 8021c04:	2301      	movs	r3, #1
#endif
}
 8021c06:	0018      	movs	r0, r3
 8021c08:	46bd      	mov	sp, r7
 8021c0a:	b00a      	add	sp, #40	@ 0x28
 8021c0c:	bd80      	pop	{r7, pc}
 8021c0e:	46c0      	nop			@ (mov r8, r8)
 8021c10:	20003b70 	.word	0x20003b70

08021c14 <_ux_dcd_stm32_setup_in>:
#include "ux_device_stack.h"
#include "ux_utility.h"


static inline void _ux_dcd_stm32_setup_in(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request)
{
 8021c14:	b580      	push	{r7, lr}
 8021c16:	b082      	sub	sp, #8
 8021c18:	af00      	add	r7, sp, #0
 8021c1a:	6078      	str	r0, [r7, #4]
 8021c1c:	6039      	str	r1, [r7, #0]

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
        in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 8021c1e:	687b      	ldr	r3, [r7, #4]
 8021c20:	2280      	movs	r2, #128	@ 0x80
 8021c22:	729a      	strb	r2, [r3, #10]

    /* Set the state to TX.  */
    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_DATA_TX;
 8021c24:	687b      	ldr	r3, [r7, #4]
 8021c26:	2201      	movs	r2, #1
 8021c28:	721a      	strb	r2, [r3, #8]

    /* Call the Control Transfer dispatcher.  */
    _ux_device_stack_control_request_process(transfer_request);
 8021c2a:	683b      	ldr	r3, [r7, #0]
 8021c2c:	0018      	movs	r0, r3
 8021c2e:	f7fd fdfb 	bl	801f828 <_ux_device_stack_control_request_process>
}
 8021c32:	46c0      	nop			@ (mov r8, r8)
 8021c34:	46bd      	mov	sp, r7
 8021c36:	b002      	add	sp, #8
 8021c38:	bd80      	pop	{r7, pc}

08021c3a <_ux_dcd_stm32_setup_out>:

static inline void _ux_dcd_stm32_setup_out(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request,
                                           PCD_HandleTypeDef *hpcd)
{
 8021c3a:	b580      	push	{r7, lr}
 8021c3c:	b084      	sub	sp, #16
 8021c3e:	af00      	add	r7, sp, #0
 8021c40:	60f8      	str	r0, [r7, #12]
 8021c42:	60b9      	str	r1, [r7, #8]
 8021c44:	607a      	str	r2, [r7, #4]

    /* Set the completion code to no error.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 8021c46:	68bb      	ldr	r3, [r7, #8]
 8021c48:	2200      	movs	r2, #0
 8021c4a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
        in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 8021c4c:	68fb      	ldr	r3, [r7, #12]
 8021c4e:	2280      	movs	r2, #128	@ 0x80
 8021c50:	729a      	strb	r2, [r3, #10]

    /* We are using a Control endpoint on a OUT transaction and there was a payload.  */
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 8021c52:	68bb      	ldr	r3, [r7, #8]
 8021c54:	0018      	movs	r0, r3
 8021c56:	f7fd fde7 	bl	801f828 <_ux_device_stack_control_request_process>
 8021c5a:	1e03      	subs	r3, r0, #0
 8021c5c:	d108      	bne.n	8021c70 <_ux_dcd_stm32_setup_out+0x36>
    {

        /* Set the state to STATUS phase TX.  */
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_TX;
 8021c5e:	68fb      	ldr	r3, [r7, #12]
 8021c60:	2203      	movs	r2, #3
 8021c62:	721a      	strb	r2, [r3, #8]

        /* Arm the status transfer.  */
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 8021c64:	6878      	ldr	r0, [r7, #4]
 8021c66:	2300      	movs	r3, #0
 8021c68:	2200      	movs	r2, #0
 8021c6a:	2100      	movs	r1, #0
 8021c6c:	f7f4 fdc8 	bl	8016800 <HAL_PCD_EP_Transmit>
    }
}
 8021c70:	46c0      	nop			@ (mov r8, r8)
 8021c72:	46bd      	mov	sp, r7
 8021c74:	b004      	add	sp, #16
 8021c76:	bd80      	pop	{r7, pc}

08021c78 <_ux_dcd_stm32_setup_status>:

static inline void _ux_dcd_stm32_setup_status(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request,
                                              PCD_HandleTypeDef *hpcd)
{
 8021c78:	b580      	push	{r7, lr}
 8021c7a:	b084      	sub	sp, #16
 8021c7c:	af00      	add	r7, sp, #0
 8021c7e:	60f8      	str	r0, [r7, #12]
 8021c80:	60b9      	str	r1, [r7, #8]
 8021c82:	607a      	str	r2, [r7, #4]

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
            in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 8021c84:	68fb      	ldr	r3, [r7, #12]
 8021c86:	2280      	movs	r2, #128	@ 0x80
 8021c88:	729a      	strb	r2, [r3, #10]

    /* Call the Control Transfer dispatcher.  */
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 8021c8a:	68bb      	ldr	r3, [r7, #8]
 8021c8c:	0018      	movs	r0, r3
 8021c8e:	f7fd fdcb 	bl	801f828 <_ux_device_stack_control_request_process>
 8021c92:	1e03      	subs	r3, r0, #0
 8021c94:	d108      	bne.n	8021ca8 <_ux_dcd_stm32_setup_status+0x30>
    {

        /* Set the state to STATUS RX.  */
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 8021c96:	68fb      	ldr	r3, [r7, #12]
 8021c98:	2204      	movs	r2, #4
 8021c9a:	721a      	strb	r2, [r3, #8]
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 8021c9c:	6878      	ldr	r0, [r7, #4]
 8021c9e:	2300      	movs	r3, #0
 8021ca0:	2200      	movs	r2, #0
 8021ca2:	2100      	movs	r1, #0
 8021ca4:	f7f4 fdac 	bl	8016800 <HAL_PCD_EP_Transmit>
    }
}
 8021ca8:	46c0      	nop			@ (mov r8, r8)
 8021caa:	46bd      	mov	sp, r7
 8021cac:	b004      	add	sp, #16
 8021cae:	bd80      	pop	{r7, pc}

08021cb0 <_ux_dcd_stm32_setup_isr_pending>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
VOID     _ux_dcd_stm32_setup_isr_pending(UX_DCD_STM32 *dcd_stm32)
{
 8021cb0:	b580      	push	{r7, lr}
 8021cb2:	b086      	sub	sp, #24
 8021cb4:	af00      	add	r7, sp, #0
 8021cb6:	6078      	str	r0, [r7, #4]
UX_DCD_STM32_ED         *ed;
UX_SLAVE_TRANSFER       *transfer_request;
ULONG                   ed_status;

    /* Fetch the address of the physical endpoint.  */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[0];
 8021cb8:	687b      	ldr	r3, [r7, #4]
 8021cba:	3304      	adds	r3, #4
 8021cbc:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;
 8021cbe:	697b      	ldr	r3, [r7, #20]
 8021cc0:	681b      	ldr	r3, [r3, #0]
 8021cc2:	3320      	adds	r3, #32
 8021cc4:	613b      	str	r3, [r7, #16]

    UX_DISABLE
 8021cc6:	f000 fec9 	bl	8022a5c <_ux_utility_interrupt_disable>
 8021cca:	0003      	movs	r3, r0
 8021ccc:	60fb      	str	r3, [r7, #12]

    /* Get the ED status.  */
    ed_status = ed -> ux_dcd_stm32_ed_status;
 8021cce:	697b      	ldr	r3, [r7, #20]
 8021cd0:	685b      	ldr	r3, [r3, #4]
 8021cd2:	60bb      	str	r3, [r7, #8]

    /* Check if Task is pending to avoid re-entry.  */
    if (ed_status & UX_DCD_STM32_ED_STATUS_TASK_PENDING)
 8021cd4:	68ba      	ldr	r2, [r7, #8]
 8021cd6:	2380      	movs	r3, #128	@ 0x80
 8021cd8:	00db      	lsls	r3, r3, #3
 8021cda:	4013      	ands	r3, r2
 8021cdc:	d004      	beq.n	8021ce8 <_ux_dcd_stm32_setup_isr_pending+0x38>
    {
        UX_RESTORE
 8021cde:	68fb      	ldr	r3, [r7, #12]
 8021ce0:	0018      	movs	r0, r3
 8021ce2:	f000 feca 	bl	8022a7a <_ux_utility_interrupt_restore>
        return;
 8021ce6:	e047      	b.n	8021d78 <_ux_dcd_stm32_setup_isr_pending+0xc8>
    }

    /* Check if SETUP ISR is pending.  */
    ed_status &= UX_DCD_STM32_ED_STATUS_SETUP;
 8021ce8:	68ba      	ldr	r2, [r7, #8]
 8021cea:	23c0      	movs	r3, #192	@ 0xc0
 8021cec:	009b      	lsls	r3, r3, #2
 8021cee:	4013      	ands	r3, r2
 8021cf0:	60bb      	str	r3, [r7, #8]
    if (ed_status == 0)
 8021cf2:	68bb      	ldr	r3, [r7, #8]
 8021cf4:	2b00      	cmp	r3, #0
 8021cf6:	d104      	bne.n	8021d02 <_ux_dcd_stm32_setup_isr_pending+0x52>
    {
        UX_RESTORE
 8021cf8:	68fb      	ldr	r3, [r7, #12]
 8021cfa:	0018      	movs	r0, r3
 8021cfc:	f000 febd 	bl	8022a7a <_ux_utility_interrupt_restore>
        return;
 8021d00:	e03a      	b.n	8021d78 <_ux_dcd_stm32_setup_isr_pending+0xc8>
    }
    ed -> ux_dcd_stm32_ed_status &= ~UX_DCD_STM32_ED_STATUS_SETUP;
 8021d02:	697b      	ldr	r3, [r7, #20]
 8021d04:	685b      	ldr	r3, [r3, #4]
 8021d06:	4a1e      	ldr	r2, [pc, #120]	@ (8021d80 <_ux_dcd_stm32_setup_isr_pending+0xd0>)
 8021d08:	401a      	ands	r2, r3
 8021d0a:	697b      	ldr	r3, [r7, #20]
 8021d0c:	605a      	str	r2, [r3, #4]
    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_TASK_PENDING;
 8021d0e:	697b      	ldr	r3, [r7, #20]
 8021d10:	685b      	ldr	r3, [r3, #4]
 8021d12:	2280      	movs	r2, #128	@ 0x80
 8021d14:	00d2      	lsls	r2, r2, #3
 8021d16:	431a      	orrs	r2, r3
 8021d18:	697b      	ldr	r3, [r7, #20]
 8021d1a:	605a      	str	r2, [r3, #4]
    UX_RESTORE
 8021d1c:	68fb      	ldr	r3, [r7, #12]
 8021d1e:	0018      	movs	r0, r3
 8021d20:	f000 feab 	bl	8022a7a <_ux_utility_interrupt_restore>

    /* Handle different SETUP cases.  */
    switch(ed_status)
 8021d24:	68ba      	ldr	r2, [r7, #8]
 8021d26:	2380      	movs	r3, #128	@ 0x80
 8021d28:	005b      	lsls	r3, r3, #1
 8021d2a:	429a      	cmp	r2, r3
 8021d2c:	d005      	beq.n	8021d3a <_ux_dcd_stm32_setup_isr_pending+0x8a>
 8021d2e:	68ba      	ldr	r2, [r7, #8]
 8021d30:	23c0      	movs	r3, #192	@ 0xc0
 8021d32:	009b      	lsls	r3, r3, #2
 8021d34:	429a      	cmp	r2, r3
 8021d36:	d007      	beq.n	8021d48 <_ux_dcd_stm32_setup_isr_pending+0x98>
 8021d38:	e00f      	b.n	8021d5a <_ux_dcd_stm32_setup_isr_pending+0xaa>
    {
    case UX_DCD_STM32_ED_STATUS_SETUP_IN:
        _ux_dcd_stm32_setup_in(ed, transfer_request);
 8021d3a:	693a      	ldr	r2, [r7, #16]
 8021d3c:	697b      	ldr	r3, [r7, #20]
 8021d3e:	0011      	movs	r1, r2
 8021d40:	0018      	movs	r0, r3
 8021d42:	f7ff ff67 	bl	8021c14 <_ux_dcd_stm32_setup_in>
        break;
 8021d46:	e011      	b.n	8021d6c <_ux_dcd_stm32_setup_isr_pending+0xbc>

    case UX_DCD_STM32_ED_STATUS_SETUP_OUT:
        _ux_dcd_stm32_setup_out(ed, transfer_request, dcd_stm32 -> pcd_handle);
 8021d48:	687b      	ldr	r3, [r7, #4]
 8021d4a:	2294      	movs	r2, #148	@ 0x94
 8021d4c:	589a      	ldr	r2, [r3, r2]
 8021d4e:	6939      	ldr	r1, [r7, #16]
 8021d50:	697b      	ldr	r3, [r7, #20]
 8021d52:	0018      	movs	r0, r3
 8021d54:	f7ff ff71 	bl	8021c3a <_ux_dcd_stm32_setup_out>
        break;
 8021d58:	e008      	b.n	8021d6c <_ux_dcd_stm32_setup_isr_pending+0xbc>

    default: /* UX_DCD_STM32_ED_STATUS_SETUP_STATUS  */
        _ux_dcd_stm32_setup_status(ed, transfer_request, dcd_stm32 -> pcd_handle);
 8021d5a:	687b      	ldr	r3, [r7, #4]
 8021d5c:	2294      	movs	r2, #148	@ 0x94
 8021d5e:	589a      	ldr	r2, [r3, r2]
 8021d60:	6939      	ldr	r1, [r7, #16]
 8021d62:	697b      	ldr	r3, [r7, #20]
 8021d64:	0018      	movs	r0, r3
 8021d66:	f7ff ff87 	bl	8021c78 <_ux_dcd_stm32_setup_status>
        break;
 8021d6a:	46c0      	nop			@ (mov r8, r8)
    }

    /* Task is done.  */
    ed -> ux_dcd_stm32_ed_status &= ~UX_DCD_STM32_ED_STATUS_TASK_PENDING;
 8021d6c:	697b      	ldr	r3, [r7, #20]
 8021d6e:	685b      	ldr	r3, [r3, #4]
 8021d70:	4a04      	ldr	r2, [pc, #16]	@ (8021d84 <_ux_dcd_stm32_setup_isr_pending+0xd4>)
 8021d72:	401a      	ands	r2, r3
 8021d74:	697b      	ldr	r3, [r7, #20]
 8021d76:	605a      	str	r2, [r3, #4]
}
 8021d78:	46bd      	mov	sp, r7
 8021d7a:	b006      	add	sp, #24
 8021d7c:	bd80      	pop	{r7, pc}
 8021d7e:	46c0      	nop			@ (mov r8, r8)
 8021d80:	fffffcff 	.word	0xfffffcff
 8021d84:	fffffbff 	.word	0xfffffbff

08021d88 <HAL_PCD_SetupStageCallback>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8021d88:	b580      	push	{r7, lr}
 8021d8a:	b088      	sub	sp, #32
 8021d8c:	af00      	add	r7, sp, #0
 8021d8e:	6078      	str	r0, [r7, #4]
UX_SLAVE_TRANSFER       *transfer_request;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8021d90:	4b42      	ldr	r3, [pc, #264]	@ (8021e9c <HAL_PCD_SetupStageCallback+0x114>)
 8021d92:	681b      	ldr	r3, [r3, #0]
 8021d94:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 8021d96:	69fb      	ldr	r3, [r7, #28]
 8021d98:	69db      	ldr	r3, [r3, #28]
 8021d9a:	61bb      	str	r3, [r7, #24]

    /* Fetch the address of the physical endpoint.  */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[0];
 8021d9c:	69bb      	ldr	r3, [r7, #24]
 8021d9e:	3304      	adds	r3, #4
 8021da0:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;
 8021da2:	697b      	ldr	r3, [r7, #20]
 8021da4:	681b      	ldr	r3, [r3, #0]
 8021da6:	3320      	adds	r3, #32
 8021da8:	613b      	str	r3, [r7, #16]

    /* Copy setup data to transfer request.  */
    _ux_utility_memory_copy(transfer_request->ux_slave_transfer_request_setup, hpcd -> Setup, UX_SETUP_SIZE);
 8021daa:	693b      	ldr	r3, [r7, #16]
 8021dac:	333c      	adds	r3, #60	@ 0x3c
 8021dae:	0018      	movs	r0, r3
 8021db0:	687b      	ldr	r3, [r7, #4]
 8021db2:	22a6      	movs	r2, #166	@ 0xa6
 8021db4:	0092      	lsls	r2, r2, #2
 8021db6:	4694      	mov	ip, r2
 8021db8:	4463      	add	r3, ip
 8021dba:	2208      	movs	r2, #8
 8021dbc:	0019      	movs	r1, r3
 8021dbe:	f7ff fa39 	bl	8021234 <_ux_utility_memory_copy>

    /* Clear the length of the data received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 8021dc2:	693b      	ldr	r3, [r7, #16]
 8021dc4:	2200      	movs	r2, #0
 8021dc6:	619a      	str	r2, [r3, #24]

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 8021dc8:	693b      	ldr	r3, [r7, #16]
 8021dca:	2201      	movs	r2, #1
 8021dcc:	605a      	str	r2, [r3, #4]

    /* Mark the transfer as successful.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 8021dce:	693b      	ldr	r3, [r7, #16]
 8021dd0:	2200      	movs	r2, #0
 8021dd2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 8021dd4:	697b      	ldr	r3, [r7, #20]
 8021dd6:	685b      	ldr	r3, [r3, #4]
 8021dd8:	220e      	movs	r2, #14
 8021dda:	4393      	bics	r3, r2
 8021ddc:	001a      	movs	r2, r3
 8021dde:	697b      	ldr	r3, [r7, #20]
 8021de0:	605a      	str	r2, [r3, #4]
                                      UX_DCD_STM32_ED_STATUS_TRANSFER |
                                      UX_DCD_STM32_ED_STATUS_DONE);

    /* Check if the transaction is IN.  */
    if (*transfer_request -> ux_slave_transfer_request_setup & UX_REQUEST_IN)
 8021de2:	693b      	ldr	r3, [r7, #16]
 8021de4:	223c      	movs	r2, #60	@ 0x3c
 8021de6:	5c9b      	ldrb	r3, [r3, r2]
 8021de8:	b25b      	sxtb	r3, r3
 8021dea:	2b00      	cmp	r3, #0
 8021dec:	da07      	bge.n	8021dfe <HAL_PCD_SetupStageCallback+0x76>
    {
#if defined(UX_DEVICE_STANDALONE)
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_IN;
 8021dee:	697b      	ldr	r3, [r7, #20]
 8021df0:	685b      	ldr	r3, [r3, #4]
 8021df2:	2280      	movs	r2, #128	@ 0x80
 8021df4:	0052      	lsls	r2, r2, #1
 8021df6:	431a      	orrs	r2, r3
 8021df8:	697b      	ldr	r3, [r7, #20]
 8021dfa:	605a      	str	r2, [r3, #4]
 8021dfc:	e04a      	b.n	8021e94 <HAL_PCD_SetupStageCallback+0x10c>
    else
    {

        /* The endpoint is OUT.  This is important to memorize the direction for the control endpoint
           in case of a STALL. */
        ed -> ux_dcd_stm32_ed_direction  = UX_ENDPOINT_OUT;
 8021dfe:	697b      	ldr	r3, [r7, #20]
 8021e00:	2200      	movs	r2, #0
 8021e02:	729a      	strb	r2, [r3, #10]

        /* We are in a OUT transaction. Check if there is a data payload. If so, wait for the payload
           to be delivered.  */
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
 8021e04:	693b      	ldr	r3, [r7, #16]
 8021e06:	2242      	movs	r2, #66	@ 0x42
 8021e08:	5c9b      	ldrb	r3, [r3, r2]
 8021e0a:	2b00      	cmp	r3, #0
 8021e0c:	d10c      	bne.n	8021e28 <HAL_PCD_SetupStageCallback+0xa0>
            *(transfer_request -> ux_slave_transfer_request_setup + 7) == 0)
 8021e0e:	693b      	ldr	r3, [r7, #16]
 8021e10:	2243      	movs	r2, #67	@ 0x43
 8021e12:	5c9b      	ldrb	r3, [r3, r2]
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
 8021e14:	2b00      	cmp	r3, #0
 8021e16:	d107      	bne.n	8021e28 <HAL_PCD_SetupStageCallback+0xa0>
        {
#if defined(UX_DEVICE_STANDALONE)
            ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
 8021e18:	697b      	ldr	r3, [r7, #20]
 8021e1a:	685b      	ldr	r3, [r3, #4]
 8021e1c:	2280      	movs	r2, #128	@ 0x80
 8021e1e:	0092      	lsls	r2, r2, #2
 8021e20:	431a      	orrs	r2, r3
 8021e22:	697b      	ldr	r3, [r7, #20]
 8021e24:	605a      	str	r2, [r3, #4]
 8021e26:	e035      	b.n	8021e94 <HAL_PCD_SetupStageCallback+0x10c>
        }
        else
        {

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 8021e28:	693b      	ldr	r3, [r7, #16]
 8021e2a:	689b      	ldr	r3, [r3, #8]
 8021e2c:	60fb      	str	r3, [r7, #12]

            /* Get the length we expect from the SETUP packet.  */
            transfer_request -> ux_slave_transfer_request_requested_length = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + 6);
 8021e2e:	693b      	ldr	r3, [r7, #16]
 8021e30:	333c      	adds	r3, #60	@ 0x3c
 8021e32:	3306      	adds	r3, #6
 8021e34:	0018      	movs	r0, r3
 8021e36:	f7ff fa9b 	bl	8021370 <_ux_utility_short_get>
 8021e3a:	0002      	movs	r2, r0
 8021e3c:	693b      	ldr	r3, [r7, #16]
 8021e3e:	615a      	str	r2, [r3, #20]

            /* Check if we have enough space for the request.  */
            if (transfer_request -> ux_slave_transfer_request_requested_length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8021e40:	693b      	ldr	r3, [r7, #16]
 8021e42:	695a      	ldr	r2, [r3, #20]
 8021e44:	2380      	movs	r3, #128	@ 0x80
 8021e46:	005b      	lsls	r3, r3, #1
 8021e48:	429a      	cmp	r2, r3
 8021e4a:	d910      	bls.n	8021e6e <HAL_PCD_SetupStageCallback+0xe6>
            {

                /* No space available, stall the endpoint.  */
                _ux_dcd_stm32_endpoint_stall(dcd_stm32, endpoint);
 8021e4c:	68fa      	ldr	r2, [r7, #12]
 8021e4e:	69bb      	ldr	r3, [r7, #24]
 8021e50:	0011      	movs	r1, r2
 8021e52:	0018      	movs	r0, r3
 8021e54:	f000 fabc 	bl	80223d0 <_ux_dcd_stm32_endpoint_stall>

                /* Next phase is a SETUP.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 8021e58:	697b      	ldr	r3, [r7, #20]
 8021e5a:	2200      	movs	r2, #0
 8021e5c:	721a      	strb	r2, [r3, #8]

#if defined(UX_DEVICE_STANDALONE)
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
 8021e5e:	697b      	ldr	r3, [r7, #20]
 8021e60:	685b      	ldr	r3, [r3, #4]
 8021e62:	2280      	movs	r2, #128	@ 0x80
 8021e64:	0092      	lsls	r2, r2, #2
 8021e66:	431a      	orrs	r2, r3
 8021e68:	697b      	ldr	r3, [r7, #20]
 8021e6a:	605a      	str	r2, [r3, #4]
#endif

                /* We are done.  */
                return;
 8021e6c:	e012      	b.n	8021e94 <HAL_PCD_SetupStageCallback+0x10c>
            }
            else
            {

                /* Reset what we have received so far.  */
                transfer_request -> ux_slave_transfer_request_actual_length =  0;
 8021e6e:	693b      	ldr	r3, [r7, #16]
 8021e70:	2200      	movs	r2, #0
 8021e72:	619a      	str	r2, [r3, #24]

                /* And reprogram the current buffer address to the beginning of the buffer.  */
                transfer_request -> ux_slave_transfer_request_current_data_pointer =  transfer_request -> ux_slave_transfer_request_data_pointer;
 8021e74:	693b      	ldr	r3, [r7, #16]
 8021e76:	68da      	ldr	r2, [r3, #12]
 8021e78:	693b      	ldr	r3, [r7, #16]
 8021e7a:	611a      	str	r2, [r3, #16]

                /* Receive data.  */
                HAL_PCD_EP_Receive(hpcd,
 8021e7c:	68fb      	ldr	r3, [r7, #12]
 8021e7e:	7b99      	ldrb	r1, [r3, #14]
                            endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
                            transfer_request -> ux_slave_transfer_request_current_data_pointer,
 8021e80:	693b      	ldr	r3, [r7, #16]
 8021e82:	691a      	ldr	r2, [r3, #16]
                HAL_PCD_EP_Receive(hpcd,
 8021e84:	693b      	ldr	r3, [r7, #16]
 8021e86:	695b      	ldr	r3, [r3, #20]
 8021e88:	6878      	ldr	r0, [r7, #4]
 8021e8a:	f7f4 fc69 	bl	8016760 <HAL_PCD_EP_Receive>
                            transfer_request -> ux_slave_transfer_request_requested_length);

                /* Set the state to RX.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_DATA_RX;
 8021e8e:	697b      	ldr	r3, [r7, #20]
 8021e90:	2202      	movs	r2, #2
 8021e92:	721a      	strb	r2, [r3, #8]
            }
        }
    }
}
 8021e94:	46bd      	mov	sp, r7
 8021e96:	b008      	add	sp, #32
 8021e98:	bd80      	pop	{r7, pc}
 8021e9a:	46c0      	nop			@ (mov r8, r8)
 8021e9c:	20003b70 	.word	0x20003b70

08021ea0 <HAL_PCD_DataInStageCallback>:
/*                                            fixed transmit ZLP issue,   */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8021ea0:	b580      	push	{r7, lr}
 8021ea2:	b088      	sub	sp, #32
 8021ea4:	af00      	add	r7, sp, #0
 8021ea6:	6078      	str	r0, [r7, #4]
 8021ea8:	000a      	movs	r2, r1
 8021eaa:	1cfb      	adds	r3, r7, #3
 8021eac:	701a      	strb	r2, [r3, #0]
ULONG                   transfer_length;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8021eae:	4b5e      	ldr	r3, [pc, #376]	@ (8022028 <HAL_PCD_DataInStageCallback+0x188>)
 8021eb0:	681b      	ldr	r3, [r3, #0]
 8021eb2:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 8021eb4:	697b      	ldr	r3, [r7, #20]
 8021eb6:	69db      	ldr	r3, [r3, #28]
 8021eb8:	613b      	str	r3, [r7, #16]

    /* Fetch the address of the physical endpoint.  */
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if ((epnum & 0xF) != 0)
 8021eba:	1cfb      	adds	r3, r7, #3
 8021ebc:	781b      	ldrb	r3, [r3, #0]
 8021ebe:	220f      	movs	r2, #15
 8021ec0:	4013      	ands	r3, r2
 8021ec2:	d00d      	beq.n	8021ee0 <HAL_PCD_DataInStageCallback+0x40>
        ed =  &dcd_stm32 -> ux_dcd_stm32_ed_in[epnum & 0xF];
 8021ec4:	1cfb      	adds	r3, r7, #3
 8021ec6:	781b      	ldrb	r3, [r3, #0]
 8021ec8:	220f      	movs	r2, #15
 8021eca:	401a      	ands	r2, r3
 8021ecc:	0013      	movs	r3, r2
 8021ece:	005b      	lsls	r3, r3, #1
 8021ed0:	189b      	adds	r3, r3, r2
 8021ed2:	009b      	lsls	r3, r3, #2
 8021ed4:	3348      	adds	r3, #72	@ 0x48
 8021ed6:	693a      	ldr	r2, [r7, #16]
 8021ed8:	18d3      	adds	r3, r2, r3
 8021eda:	3304      	adds	r3, #4
 8021edc:	61fb      	str	r3, [r7, #28]
 8021ede:	e00b      	b.n	8021ef8 <HAL_PCD_DataInStageCallback+0x58>
    else
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 8021ee0:	1cfb      	adds	r3, r7, #3
 8021ee2:	781b      	ldrb	r3, [r3, #0]
 8021ee4:	220f      	movs	r2, #15
 8021ee6:	401a      	ands	r2, r3
 8021ee8:	0013      	movs	r3, r2
 8021eea:	005b      	lsls	r3, r3, #1
 8021eec:	189b      	adds	r3, r3, r2
 8021eee:	009b      	lsls	r3, r3, #2
 8021ef0:	693a      	ldr	r2, [r7, #16]
 8021ef2:	18d3      	adds	r3, r2, r3
 8021ef4:	3304      	adds	r3, #4
 8021ef6:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 8021ef8:	69fb      	ldr	r3, [r7, #28]
 8021efa:	681b      	ldr	r3, [r3, #0]
 8021efc:	3320      	adds	r3, #32
 8021efe:	60fb      	str	r3, [r7, #12]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
 8021f00:	1cfb      	adds	r3, r7, #3
 8021f02:	781b      	ldrb	r3, [r3, #0]
 8021f04:	2b00      	cmp	r3, #0
 8021f06:	d164      	bne.n	8021fd2 <HAL_PCD_DataInStageCallback+0x132>
    {

        /* Get the pointer to the logical endpoint from the transfer request.  */
        endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 8021f08:	68fb      	ldr	r3, [r7, #12]
 8021f0a:	689b      	ldr	r3, [r3, #8]
 8021f0c:	60bb      	str	r3, [r7, #8]

        /* Check if we need to send data again on control endpoint. */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_TX)
 8021f0e:	69fb      	ldr	r3, [r7, #28]
 8021f10:	7a1b      	ldrb	r3, [r3, #8]
 8021f12:	2b01      	cmp	r3, #1
 8021f14:	d000      	beq.n	8021f18 <HAL_PCD_DataInStageCallback+0x78>
 8021f16:	e082      	b.n	802201e <HAL_PCD_DataInStageCallback+0x17e>
        {

            /* Arm Status transfer.  */
            HAL_PCD_EP_Receive(hpcd, 0, 0, 0);
 8021f18:	6878      	ldr	r0, [r7, #4]
 8021f1a:	2300      	movs	r3, #0
 8021f1c:	2200      	movs	r2, #0
 8021f1e:	2100      	movs	r1, #0
 8021f20:	f7f4 fc1e 	bl	8016760 <HAL_PCD_EP_Receive>

            /* Are we done with this transfer ? */
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
 8021f24:	68fb      	ldr	r3, [r7, #12]
 8021f26:	69db      	ldr	r3, [r3, #28]
                endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 8021f28:	68ba      	ldr	r2, [r7, #8]
 8021f2a:	8a12      	ldrh	r2, [r2, #16]
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
 8021f2c:	4293      	cmp	r3, r2
 8021f2e:	d82b      	bhi.n	8021f88 <HAL_PCD_DataInStageCallback+0xe8>
            {

                /* There is no data to send but we may need to send a Zero Length Packet.  */
                if (transfer_request -> ux_slave_transfer_request_force_zlp ==  UX_TRUE)
 8021f30:	68fb      	ldr	r3, [r7, #12]
 8021f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8021f34:	2b01      	cmp	r3, #1
 8021f36:	d10a      	bne.n	8021f4e <HAL_PCD_DataInStageCallback+0xae>
                {

                    /* Arm a ZLP packet on IN.  */
                    HAL_PCD_EP_Transmit(hpcd,
 8021f38:	68bb      	ldr	r3, [r7, #8]
 8021f3a:	7b99      	ldrb	r1, [r3, #14]
 8021f3c:	6878      	ldr	r0, [r7, #4]
 8021f3e:	2300      	movs	r3, #0
 8021f40:	2200      	movs	r2, #0
 8021f42:	f7f4 fc5d 	bl	8016800 <HAL_PCD_EP_Transmit>
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress, 0, 0);

                    /* Reset the ZLP condition.  */
                    transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 8021f46:	68fb      	ldr	r3, [r7, #12]
 8021f48:	2200      	movs	r2, #0
 8021f4a:	639a      	str	r2, [r3, #56]	@ 0x38
        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif /* defined(UX_DEVICE_STANDALONE) */
        }
    }
}
 8021f4c:	e067      	b.n	802201e <HAL_PCD_DataInStageCallback+0x17e>
                    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 8021f4e:	68fb      	ldr	r3, [r7, #12]
 8021f50:	2200      	movs	r2, #0
 8021f52:	625a      	str	r2, [r3, #36]	@ 0x24
                    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 8021f54:	68fb      	ldr	r3, [r7, #12]
 8021f56:	2202      	movs	r2, #2
 8021f58:	601a      	str	r2, [r3, #0]
                        transfer_request -> ux_slave_transfer_request_requested_length;
 8021f5a:	68fb      	ldr	r3, [r7, #12]
 8021f5c:	695a      	ldr	r2, [r3, #20]
                    transfer_request -> ux_slave_transfer_request_actual_length =
 8021f5e:	68fb      	ldr	r3, [r7, #12]
 8021f60:	619a      	str	r2, [r3, #24]
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 8021f62:	69fb      	ldr	r3, [r7, #28]
 8021f64:	685b      	ldr	r3, [r3, #4]
 8021f66:	2208      	movs	r2, #8
 8021f68:	431a      	orrs	r2, r3
 8021f6a:	69fb      	ldr	r3, [r7, #28]
 8021f6c:	605a      	str	r2, [r3, #4]
                    if (transfer_request -> ux_slave_transfer_request_completion_function)
 8021f6e:	68fb      	ldr	r3, [r7, #12]
 8021f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8021f72:	2b00      	cmp	r3, #0
 8021f74:	d004      	beq.n	8021f80 <HAL_PCD_DataInStageCallback+0xe0>
                        transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 8021f76:	68fb      	ldr	r3, [r7, #12]
 8021f78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8021f7a:	68fa      	ldr	r2, [r7, #12]
 8021f7c:	0010      	movs	r0, r2
 8021f7e:	4798      	blx	r3
                    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 8021f80:	69fb      	ldr	r3, [r7, #28]
 8021f82:	2204      	movs	r2, #4
 8021f84:	721a      	strb	r2, [r3, #8]
}
 8021f86:	e04a      	b.n	802201e <HAL_PCD_DataInStageCallback+0x17e>
                transfer_length = transfer_request -> ux_slave_transfer_request_in_transfer_length - endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 8021f88:	68fb      	ldr	r3, [r7, #12]
 8021f8a:	69db      	ldr	r3, [r3, #28]
 8021f8c:	68ba      	ldr	r2, [r7, #8]
 8021f8e:	8a12      	ldrh	r2, [r2, #16]
 8021f90:	1a9b      	subs	r3, r3, r2
 8021f92:	61bb      	str	r3, [r7, #24]
                if (transfer_length > endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 8021f94:	68bb      	ldr	r3, [r7, #8]
 8021f96:	8a1b      	ldrh	r3, [r3, #16]
 8021f98:	001a      	movs	r2, r3
 8021f9a:	69bb      	ldr	r3, [r7, #24]
 8021f9c:	4293      	cmp	r3, r2
 8021f9e:	d902      	bls.n	8021fa6 <HAL_PCD_DataInStageCallback+0x106>
                    transfer_length =  endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 8021fa0:	68bb      	ldr	r3, [r7, #8]
 8021fa2:	8a1b      	ldrh	r3, [r3, #16]
 8021fa4:	61bb      	str	r3, [r7, #24]
                transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 8021fa6:	68fb      	ldr	r3, [r7, #12]
 8021fa8:	691b      	ldr	r3, [r3, #16]
 8021faa:	68ba      	ldr	r2, [r7, #8]
 8021fac:	8a12      	ldrh	r2, [r2, #16]
 8021fae:	189a      	adds	r2, r3, r2
 8021fb0:	68fb      	ldr	r3, [r7, #12]
 8021fb2:	611a      	str	r2, [r3, #16]
                transfer_request -> ux_slave_transfer_request_in_transfer_length -= transfer_length;
 8021fb4:	68fb      	ldr	r3, [r7, #12]
 8021fb6:	69da      	ldr	r2, [r3, #28]
 8021fb8:	69bb      	ldr	r3, [r7, #24]
 8021fba:	1ad2      	subs	r2, r2, r3
 8021fbc:	68fb      	ldr	r3, [r7, #12]
 8021fbe:	61da      	str	r2, [r3, #28]
                HAL_PCD_EP_Transmit(hpcd,
 8021fc0:	68bb      	ldr	r3, [r7, #8]
 8021fc2:	7b99      	ldrb	r1, [r3, #14]
                            transfer_request->ux_slave_transfer_request_current_data_pointer,
 8021fc4:	68fb      	ldr	r3, [r7, #12]
 8021fc6:	691a      	ldr	r2, [r3, #16]
                HAL_PCD_EP_Transmit(hpcd,
 8021fc8:	69bb      	ldr	r3, [r7, #24]
 8021fca:	6878      	ldr	r0, [r7, #4]
 8021fcc:	f7f4 fc18 	bl	8016800 <HAL_PCD_EP_Transmit>
}
 8021fd0:	e025      	b.n	802201e <HAL_PCD_DataInStageCallback+0x17e>
        if (transfer_request -> ux_slave_transfer_request_force_zlp &&
 8021fd2:	68fb      	ldr	r3, [r7, #12]
 8021fd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8021fd6:	2b00      	cmp	r3, #0
 8021fd8:	d011      	beq.n	8021ffe <HAL_PCD_DataInStageCallback+0x15e>
            transfer_request -> ux_slave_transfer_request_requested_length)
 8021fda:	68fb      	ldr	r3, [r7, #12]
 8021fdc:	695b      	ldr	r3, [r3, #20]
        if (transfer_request -> ux_slave_transfer_request_force_zlp &&
 8021fde:	2b00      	cmp	r3, #0
 8021fe0:	d00d      	beq.n	8021ffe <HAL_PCD_DataInStageCallback+0x15e>
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 8021fe2:	68fb      	ldr	r3, [r7, #12]
 8021fe4:	2200      	movs	r2, #0
 8021fe6:	639a      	str	r2, [r3, #56]	@ 0x38
            transfer_request -> ux_slave_transfer_request_in_transfer_length = 0;
 8021fe8:	68fb      	ldr	r3, [r7, #12]
 8021fea:	2200      	movs	r2, #0
 8021fec:	61da      	str	r2, [r3, #28]
            HAL_PCD_EP_Transmit(hpcd, epnum, 0, 0);
 8021fee:	1cfb      	adds	r3, r7, #3
 8021ff0:	7819      	ldrb	r1, [r3, #0]
 8021ff2:	6878      	ldr	r0, [r7, #4]
 8021ff4:	2300      	movs	r3, #0
 8021ff6:	2200      	movs	r2, #0
 8021ff8:	f7f4 fc02 	bl	8016800 <HAL_PCD_EP_Transmit>
}
 8021ffc:	e00f      	b.n	802201e <HAL_PCD_DataInStageCallback+0x17e>
            transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 8021ffe:	68fb      	ldr	r3, [r7, #12]
 8022000:	2200      	movs	r2, #0
 8022002:	625a      	str	r2, [r3, #36]	@ 0x24
            transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 8022004:	68fb      	ldr	r3, [r7, #12]
 8022006:	2202      	movs	r2, #2
 8022008:	601a      	str	r2, [r3, #0]
                transfer_request -> ux_slave_transfer_request_requested_length;
 802200a:	68fb      	ldr	r3, [r7, #12]
 802200c:	695a      	ldr	r2, [r3, #20]
            transfer_request -> ux_slave_transfer_request_actual_length =
 802200e:	68fb      	ldr	r3, [r7, #12]
 8022010:	619a      	str	r2, [r3, #24]
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 8022012:	69fb      	ldr	r3, [r7, #28]
 8022014:	685b      	ldr	r3, [r3, #4]
 8022016:	2208      	movs	r2, #8
 8022018:	431a      	orrs	r2, r3
 802201a:	69fb      	ldr	r3, [r7, #28]
 802201c:	605a      	str	r2, [r3, #4]
}
 802201e:	46c0      	nop			@ (mov r8, r8)
 8022020:	46bd      	mov	sp, r7
 8022022:	b008      	add	sp, #32
 8022024:	bd80      	pop	{r7, pc}
 8022026:	46c0      	nop			@ (mov r8, r8)
 8022028:	20003b70 	.word	0x20003b70

0802202c <HAL_PCD_DataOutStageCallback>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 802202c:	b580      	push	{r7, lr}
 802202e:	b088      	sub	sp, #32
 8022030:	af00      	add	r7, sp, #0
 8022032:	6078      	str	r0, [r7, #4]
 8022034:	000a      	movs	r2, r1
 8022036:	1cfb      	adds	r3, r7, #3
 8022038:	701a      	strb	r2, [r3, #0]
ULONG                   transfer_length;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd = &_ux_system_slave -> ux_system_slave_dcd;
 802203a:	4b44      	ldr	r3, [pc, #272]	@ (802214c <HAL_PCD_DataOutStageCallback+0x120>)
 802203c:	681b      	ldr	r3, [r3, #0]
 802203e:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 8022040:	69fb      	ldr	r3, [r7, #28]
 8022042:	69db      	ldr	r3, [r3, #28]
 8022044:	61bb      	str	r3, [r7, #24]

    /* Fetch the address of the physical endpoint.  */
    ed = &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 8022046:	1cfb      	adds	r3, r7, #3
 8022048:	781b      	ldrb	r3, [r3, #0]
 802204a:	220f      	movs	r2, #15
 802204c:	401a      	ands	r2, r3
 802204e:	0013      	movs	r3, r2
 8022050:	005b      	lsls	r3, r3, #1
 8022052:	189b      	adds	r3, r3, r2
 8022054:	009b      	lsls	r3, r3, #2
 8022056:	69ba      	ldr	r2, [r7, #24]
 8022058:	18d3      	adds	r3, r2, r3
 802205a:	3304      	adds	r3, #4
 802205c:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request = &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 802205e:	697b      	ldr	r3, [r7, #20]
 8022060:	681b      	ldr	r3, [r3, #0]
 8022062:	3320      	adds	r3, #32
 8022064:	613b      	str	r3, [r7, #16]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
 8022066:	1cfb      	adds	r3, r7, #3
 8022068:	781b      	ldrb	r3, [r3, #0]
 802206a:	2b00      	cmp	r3, #0
 802206c:	d153      	bne.n	8022116 <HAL_PCD_DataOutStageCallback+0xea>
    {

        /* Check if we have received something on endpoint 0 during data phase .  */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_RX)
 802206e:	697b      	ldr	r3, [r7, #20]
 8022070:	7a1b      	ldrb	r3, [r3, #8]
 8022072:	2b02      	cmp	r3, #2
 8022074:	d165      	bne.n	8022142 <HAL_PCD_DataOutStageCallback+0x116>
        {

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint = transfer_request -> ux_slave_transfer_request_endpoint;
 8022076:	693b      	ldr	r3, [r7, #16]
 8022078:	689b      	ldr	r3, [r3, #8]
 802207a:	60fb      	str	r3, [r7, #12]

            /* Read the received data length for the Control endpoint.  */
            transfer_length = HAL_PCD_EP_GetRxCount(hpcd, epnum);
 802207c:	1cfb      	adds	r3, r7, #3
 802207e:	781a      	ldrb	r2, [r3, #0]
 8022080:	687b      	ldr	r3, [r7, #4]
 8022082:	0011      	movs	r1, r2
 8022084:	0018      	movs	r0, r3
 8022086:	f7f4 fba2 	bl	80167ce <HAL_PCD_EP_GetRxCount>
 802208a:	0003      	movs	r3, r0
 802208c:	60bb      	str	r3, [r7, #8]

            /* Update the length of the data received.  */
            transfer_request -> ux_slave_transfer_request_actual_length += transfer_length;
 802208e:	693b      	ldr	r3, [r7, #16]
 8022090:	699a      	ldr	r2, [r3, #24]
 8022092:	68bb      	ldr	r3, [r7, #8]
 8022094:	18d2      	adds	r2, r2, r3
 8022096:	693b      	ldr	r3, [r7, #16]
 8022098:	619a      	str	r2, [r3, #24]

            /* Can we accept this much?  */
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 802209a:	693b      	ldr	r3, [r7, #16]
 802209c:	699a      	ldr	r2, [r3, #24]
                transfer_request -> ux_slave_transfer_request_requested_length)
 802209e:	693b      	ldr	r3, [r7, #16]
 80220a0:	695b      	ldr	r3, [r3, #20]
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 80220a2:	429a      	cmp	r2, r3
 80220a4:	d824      	bhi.n	80220f0 <HAL_PCD_DataOutStageCallback+0xc4>
            {

                /* Are we done with this transfer ? */
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
 80220a6:	693b      	ldr	r3, [r7, #16]
 80220a8:	699a      	ldr	r2, [r3, #24]
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
 80220aa:	693b      	ldr	r3, [r7, #16]
 80220ac:	695b      	ldr	r3, [r3, #20]
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
 80220ae:	429a      	cmp	r2, r3
 80220b0:	d005      	beq.n	80220be <HAL_PCD_DataOutStageCallback+0x92>
                    (transfer_length != endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize))
 80220b2:	68fb      	ldr	r3, [r7, #12]
 80220b4:	8a1b      	ldrh	r3, [r3, #16]
 80220b6:	001a      	movs	r2, r3
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
 80220b8:	68bb      	ldr	r3, [r7, #8]
 80220ba:	4293      	cmp	r3, r2
 80220bc:	d007      	beq.n	80220ce <HAL_PCD_DataOutStageCallback+0xa2>
                {
#if defined(UX_DEVICE_STANDALONE)
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_OUT;
 80220be:	697b      	ldr	r3, [r7, #20]
 80220c0:	685b      	ldr	r3, [r3, #4]
 80220c2:	22c0      	movs	r2, #192	@ 0xc0
 80220c4:	0092      	lsls	r2, r2, #2
 80220c6:	431a      	orrs	r2, r3
 80220c8:	697b      	ldr	r3, [r7, #20]
 80220ca:	605a      	str	r2, [r3, #4]
        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif
    }

}
 80220cc:	e039      	b.n	8022142 <HAL_PCD_DataOutStageCallback+0x116>
                    transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 80220ce:	693b      	ldr	r3, [r7, #16]
 80220d0:	691b      	ldr	r3, [r3, #16]
 80220d2:	68fa      	ldr	r2, [r7, #12]
 80220d4:	8a12      	ldrh	r2, [r2, #16]
 80220d6:	189a      	adds	r2, r3, r2
 80220d8:	693b      	ldr	r3, [r7, #16]
 80220da:	611a      	str	r2, [r3, #16]
                    HAL_PCD_EP_Receive(hpcd,
 80220dc:	68fb      	ldr	r3, [r7, #12]
 80220de:	7b99      	ldrb	r1, [r3, #14]
                                transfer_request -> ux_slave_transfer_request_current_data_pointer,
 80220e0:	693b      	ldr	r3, [r7, #16]
 80220e2:	691a      	ldr	r2, [r3, #16]
                                endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize);
 80220e4:	68fb      	ldr	r3, [r7, #12]
 80220e6:	8a1b      	ldrh	r3, [r3, #16]
                    HAL_PCD_EP_Receive(hpcd,
 80220e8:	6878      	ldr	r0, [r7, #4]
 80220ea:	f7f4 fb39 	bl	8016760 <HAL_PCD_EP_Receive>
}
 80220ee:	e028      	b.n	8022142 <HAL_PCD_DataOutStageCallback+0x116>
                transfer_request -> ux_slave_transfer_request_completion_code =  UX_TRANSFER_BUFFER_OVERFLOW;
 80220f0:	693b      	ldr	r3, [r7, #16]
 80220f2:	2227      	movs	r2, #39	@ 0x27
 80220f4:	625a      	str	r2, [r3, #36]	@ 0x24
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 80220f6:	697b      	ldr	r3, [r7, #20]
 80220f8:	685b      	ldr	r3, [r3, #4]
 80220fa:	2208      	movs	r2, #8
 80220fc:	431a      	orrs	r2, r3
 80220fe:	697b      	ldr	r3, [r7, #20]
 8022100:	605a      	str	r2, [r3, #4]
                if (transfer_request -> ux_slave_transfer_request_completion_function)
 8022102:	693b      	ldr	r3, [r7, #16]
 8022104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8022106:	2b00      	cmp	r3, #0
 8022108:	d01b      	beq.n	8022142 <HAL_PCD_DataOutStageCallback+0x116>
                    transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 802210a:	693b      	ldr	r3, [r7, #16]
 802210c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802210e:	693a      	ldr	r2, [r7, #16]
 8022110:	0010      	movs	r0, r2
 8022112:	4798      	blx	r3
}
 8022114:	e015      	b.n	8022142 <HAL_PCD_DataOutStageCallback+0x116>
        transfer_request -> ux_slave_transfer_request_actual_length =  HAL_PCD_EP_GetRxCount(hpcd, epnum);
 8022116:	1cfb      	adds	r3, r7, #3
 8022118:	781a      	ldrb	r2, [r3, #0]
 802211a:	687b      	ldr	r3, [r7, #4]
 802211c:	0011      	movs	r1, r2
 802211e:	0018      	movs	r0, r3
 8022120:	f7f4 fb55 	bl	80167ce <HAL_PCD_EP_GetRxCount>
 8022124:	0002      	movs	r2, r0
 8022126:	693b      	ldr	r3, [r7, #16]
 8022128:	619a      	str	r2, [r3, #24]
        transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 802212a:	693b      	ldr	r3, [r7, #16]
 802212c:	2200      	movs	r2, #0
 802212e:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 8022130:	693b      	ldr	r3, [r7, #16]
 8022132:	2202      	movs	r2, #2
 8022134:	601a      	str	r2, [r3, #0]
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 8022136:	697b      	ldr	r3, [r7, #20]
 8022138:	685b      	ldr	r3, [r3, #4]
 802213a:	2208      	movs	r2, #8
 802213c:	431a      	orrs	r2, r3
 802213e:	697b      	ldr	r3, [r7, #20]
 8022140:	605a      	str	r2, [r3, #4]
}
 8022142:	46c0      	nop			@ (mov r8, r8)
 8022144:	46bd      	mov	sp, r7
 8022146:	b008      	add	sp, #32
 8022148:	bd80      	pop	{r7, pc}
 802214a:	46c0      	nop			@ (mov r8, r8)
 802214c:	20003b70 	.word	0x20003b70

08022150 <HAL_PCD_ResetCallback>:
/*  01-31-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8022150:	b580      	push	{r7, lr}
 8022152:	b082      	sub	sp, #8
 8022154:	af00      	add	r7, sp, #0
 8022156:	6078      	str	r0, [r7, #4]

    /* If the device is attached or configured, we need to disconnect it.  */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state !=  UX_DEVICE_RESET)
 8022158:	4b11      	ldr	r3, [pc, #68]	@ (80221a0 <HAL_PCD_ResetCallback+0x50>)
 802215a:	681b      	ldr	r3, [r3, #0]
 802215c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 802215e:	2b00      	cmp	r3, #0
 8022160:	d001      	beq.n	8022166 <HAL_PCD_ResetCallback+0x16>
    {

        /* Disconnect the device.  */
        _ux_device_stack_disconnect();
 8022162:	f7fd fecd 	bl	801ff00 <_ux_device_stack_disconnect>
    }

    /* Set USB Current Speed */
    switch(hpcd -> Init.speed)
 8022166:	687b      	ldr	r3, [r7, #4]
 8022168:	795b      	ldrb	r3, [r3, #5]
 802216a:	2b02      	cmp	r3, #2
 802216c:	d106      	bne.n	802217c <HAL_PCD_ResetCallback+0x2c>
        break;
#endif
    case PCD_SPEED_FULL:

        /* We are connected at full speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
 802216e:	4b0c      	ldr	r3, [pc, #48]	@ (80221a0 <HAL_PCD_ResetCallback+0x50>)
 8022170:	681a      	ldr	r2, [r3, #0]
 8022172:	23a0      	movs	r3, #160	@ 0xa0
 8022174:	005b      	lsls	r3, r3, #1
 8022176:	2101      	movs	r1, #1
 8022178:	50d1      	str	r1, [r2, r3]
        break;
 802217a:	e006      	b.n	802218a <HAL_PCD_ResetCallback+0x3a>

    default:

        /* We are connected at full speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
 802217c:	4b08      	ldr	r3, [pc, #32]	@ (80221a0 <HAL_PCD_ResetCallback+0x50>)
 802217e:	681a      	ldr	r2, [r3, #0]
 8022180:	23a0      	movs	r3, #160	@ 0xa0
 8022182:	005b      	lsls	r3, r3, #1
 8022184:	2101      	movs	r1, #1
 8022186:	50d1      	str	r1, [r2, r3]
        break;
 8022188:	46c0      	nop			@ (mov r8, r8)
    }

    /* Complete the device initialization.  */
    _ux_dcd_stm32_initialize_complete();
 802218a:	f000 fa63 	bl	8022654 <_ux_dcd_stm32_initialize_complete>

    /* Mark the device as attached now.  */
    _ux_system_slave -> ux_system_slave_device.ux_slave_device_state =  UX_DEVICE_ATTACHED;
 802218e:	4b04      	ldr	r3, [pc, #16]	@ (80221a0 <HAL_PCD_ResetCallback+0x50>)
 8022190:	681b      	ldr	r3, [r3, #0]
 8022192:	2201      	movs	r2, #1
 8022194:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8022196:	46c0      	nop			@ (mov r8, r8)
 8022198:	46bd      	mov	sp, r7
 802219a:	b002      	add	sp, #8
 802219c:	bd80      	pop	{r7, pc}
 802219e:	46c0      	nop			@ (mov r8, r8)
 80221a0:	20003b70 	.word	0x20003b70

080221a4 <HAL_PCD_SuspendCallback>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 80221a4:	b580      	push	{r7, lr}
 80221a6:	b082      	sub	sp, #8
 80221a8:	af00      	add	r7, sp, #0
 80221aa:	6078      	str	r0, [r7, #4]

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 80221ac:	4b08      	ldr	r3, [pc, #32]	@ (80221d0 <HAL_PCD_SuspendCallback+0x2c>)
 80221ae:	681a      	ldr	r2, [r3, #0]
 80221b0:	23b2      	movs	r3, #178	@ 0xb2
 80221b2:	005b      	lsls	r3, r3, #1
 80221b4:	58d3      	ldr	r3, [r2, r3]
 80221b6:	2b00      	cmp	r3, #0
 80221b8:	d006      	beq.n	80221c8 <HAL_PCD_SuspendCallback+0x24>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_DEVICE_SUSPENDED);
 80221ba:	4b05      	ldr	r3, [pc, #20]	@ (80221d0 <HAL_PCD_SuspendCallback+0x2c>)
 80221bc:	681a      	ldr	r2, [r3, #0]
 80221be:	23b2      	movs	r3, #178	@ 0xb2
 80221c0:	005b      	lsls	r3, r3, #1
 80221c2:	58d3      	ldr	r3, [r2, r3]
 80221c4:	20f4      	movs	r0, #244	@ 0xf4
 80221c6:	4798      	blx	r3
    }
}
 80221c8:	46c0      	nop			@ (mov r8, r8)
 80221ca:	46bd      	mov	sp, r7
 80221cc:	b002      	add	sp, #8
 80221ce:	bd80      	pop	{r7, pc}
 80221d0:	20003b70 	.word	0x20003b70

080221d4 <HAL_PCD_ResumeCallback>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 80221d4:	b580      	push	{r7, lr}
 80221d6:	b082      	sub	sp, #8
 80221d8:	af00      	add	r7, sp, #0
 80221da:	6078      	str	r0, [r7, #4]

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 80221dc:	4b08      	ldr	r3, [pc, #32]	@ (8022200 <HAL_PCD_ResumeCallback+0x2c>)
 80221de:	681a      	ldr	r2, [r3, #0]
 80221e0:	23b2      	movs	r3, #178	@ 0xb2
 80221e2:	005b      	lsls	r3, r3, #1
 80221e4:	58d3      	ldr	r3, [r2, r3]
 80221e6:	2b00      	cmp	r3, #0
 80221e8:	d006      	beq.n	80221f8 <HAL_PCD_ResumeCallback+0x24>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_DEVICE_RESUMED);
 80221ea:	4b05      	ldr	r3, [pc, #20]	@ (8022200 <HAL_PCD_ResumeCallback+0x2c>)
 80221ec:	681a      	ldr	r2, [r3, #0]
 80221ee:	23b2      	movs	r3, #178	@ 0xb2
 80221f0:	005b      	lsls	r3, r3, #1
 80221f2:	58d3      	ldr	r3, [r2, r3]
 80221f4:	20f3      	movs	r0, #243	@ 0xf3
 80221f6:	4798      	blx	r3
    }
}
 80221f8:	46c0      	nop			@ (mov r8, r8)
 80221fa:	46bd      	mov	sp, r7
 80221fc:	b002      	add	sp, #8
 80221fe:	bd80      	pop	{r7, pc}
 8022200:	20003b70 	.word	0x20003b70

08022204 <HAL_PCD_SOFCallback>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8022204:	b580      	push	{r7, lr}
 8022206:	b082      	sub	sp, #8
 8022208:	af00      	add	r7, sp, #0
 802220a:	6078      	str	r0, [r7, #4]

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 802220c:	4b08      	ldr	r3, [pc, #32]	@ (8022230 <HAL_PCD_SOFCallback+0x2c>)
 802220e:	681a      	ldr	r2, [r3, #0]
 8022210:	23b2      	movs	r3, #178	@ 0xb2
 8022212:	005b      	lsls	r3, r3, #1
 8022214:	58d3      	ldr	r3, [r2, r3]
 8022216:	2b00      	cmp	r3, #0
 8022218:	d006      	beq.n	8022228 <HAL_PCD_SOFCallback+0x24>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_SOF_RECEIVED);
 802221a:	4b05      	ldr	r3, [pc, #20]	@ (8022230 <HAL_PCD_SOFCallback+0x2c>)
 802221c:	681a      	ldr	r2, [r3, #0]
 802221e:	23b2      	movs	r3, #178	@ 0xb2
 8022220:	005b      	lsls	r3, r3, #1
 8022222:	58d3      	ldr	r3, [r2, r3]
 8022224:	20f0      	movs	r0, #240	@ 0xf0
 8022226:	4798      	blx	r3
    }
}
 8022228:	46c0      	nop			@ (mov r8, r8)
 802222a:	46bd      	mov	sp, r7
 802222c:	b002      	add	sp, #8
 802222e:	bd80      	pop	{r7, pc}
 8022230:	20003b70 	.word	0x20003b70

08022234 <_stm32_ed_get>:
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
    PCD_HandleTypeDef   *pcd_handle;
} UX_DCD_STM32;

static inline struct UX_DCD_STM32_ED_STRUCT *_stm32_ed_get(UX_DCD_STM32 *dcd_stm32, ULONG ep_addr)
{
 8022234:	b580      	push	{r7, lr}
 8022236:	b084      	sub	sp, #16
 8022238:	af00      	add	r7, sp, #0
 802223a:	6078      	str	r0, [r7, #4]
 802223c:	6039      	str	r1, [r7, #0]
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
ULONG ep_dir = ep_addr & 0x80u;
 802223e:	683b      	ldr	r3, [r7, #0]
 8022240:	2280      	movs	r2, #128	@ 0x80
 8022242:	4013      	ands	r3, r2
 8022244:	60fb      	str	r3, [r7, #12]
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
ULONG ep_num = ep_addr & 0x7Fu;
 8022246:	683b      	ldr	r3, [r7, #0]
 8022248:	227f      	movs	r2, #127	@ 0x7f
 802224a:	4013      	ands	r3, r2
 802224c:	60bb      	str	r3, [r7, #8]

    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 802224e:	68bb      	ldr	r3, [r7, #8]
 8022250:	2b05      	cmp	r3, #5
 8022252:	d807      	bhi.n	8022264 <_stm32_ed_get+0x30>
        ep_num >= dcd_stm32->pcd_handle->Init.dev_endpoints)
 8022254:	687b      	ldr	r3, [r7, #4]
 8022256:	2294      	movs	r2, #148	@ 0x94
 8022258:	589b      	ldr	r3, [r3, r2]
 802225a:	791b      	ldrb	r3, [r3, #4]
 802225c:	001a      	movs	r2, r3
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 802225e:	68bb      	ldr	r3, [r7, #8]
 8022260:	4293      	cmp	r3, r2
 8022262:	d301      	bcc.n	8022268 <_stm32_ed_get+0x34>
        return(UX_NULL);
 8022264:	2300      	movs	r3, #0
 8022266:	e014      	b.n	8022292 <_stm32_ed_get+0x5e>

#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if (ep_dir)
 8022268:	68fb      	ldr	r3, [r7, #12]
 802226a:	2b00      	cmp	r3, #0
 802226c:	d009      	beq.n	8022282 <_stm32_ed_get+0x4e>
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
 802226e:	68ba      	ldr	r2, [r7, #8]
 8022270:	0013      	movs	r3, r2
 8022272:	005b      	lsls	r3, r3, #1
 8022274:	189b      	adds	r3, r3, r2
 8022276:	009b      	lsls	r3, r3, #2
 8022278:	3348      	adds	r3, #72	@ 0x48
 802227a:	687a      	ldr	r2, [r7, #4]
 802227c:	18d3      	adds	r3, r2, r3
 802227e:	3304      	adds	r3, #4
 8022280:	e007      	b.n	8022292 <_stm32_ed_get+0x5e>
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */

    return(&dcd_stm32->ux_dcd_stm32_ed[ep_num]);
 8022282:	68ba      	ldr	r2, [r7, #8]
 8022284:	0013      	movs	r3, r2
 8022286:	005b      	lsls	r3, r3, #1
 8022288:	189b      	adds	r3, r3, r2
 802228a:	009b      	lsls	r3, r3, #2
 802228c:	687a      	ldr	r2, [r7, #4]
 802228e:	18d3      	adds	r3, r2, r3
 8022290:	3304      	adds	r3, #4
}
 8022292:	0018      	movs	r0, r3
 8022294:	46bd      	mov	sp, r7
 8022296:	b004      	add	sp, #16
 8022298:	bd80      	pop	{r7, pc}

0802229a <_ux_dcd_stm32_endpoint_create>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_create(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 802229a:	b590      	push	{r4, r7, lr}
 802229c:	b085      	sub	sp, #20
 802229e:	af00      	add	r7, sp, #0
 80222a0:	6078      	str	r0, [r7, #4]
 80222a2:	6039      	str	r1, [r7, #0]
UX_DCD_STM32_ED     *ed;
ULONG               stm32_endpoint_index;


    /* The endpoint index in the array of the STM32 must match the endpoint number.  */
    stm32_endpoint_index =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & ~UX_ENDPOINT_DIRECTION;
 80222a4:	683b      	ldr	r3, [r7, #0]
 80222a6:	7b9b      	ldrb	r3, [r3, #14]
 80222a8:	001a      	movs	r2, r3
 80222aa:	2380      	movs	r3, #128	@ 0x80
 80222ac:	439a      	bics	r2, r3
 80222ae:	0013      	movs	r3, r2
 80222b0:	60fb      	str	r3, [r7, #12]

    /* Get STM32 ED.  */
    ed = _stm32_ed_get(dcd_stm32, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress);
 80222b2:	683b      	ldr	r3, [r7, #0]
 80222b4:	7b9b      	ldrb	r3, [r3, #14]
 80222b6:	001a      	movs	r2, r3
 80222b8:	687b      	ldr	r3, [r7, #4]
 80222ba:	0011      	movs	r1, r2
 80222bc:	0018      	movs	r0, r3
 80222be:	f7ff ffb9 	bl	8022234 <_stm32_ed_get>
 80222c2:	0003      	movs	r3, r0
 80222c4:	60bb      	str	r3, [r7, #8]

    if (ed == UX_NULL)
 80222c6:	68bb      	ldr	r3, [r7, #8]
 80222c8:	2b00      	cmp	r3, #0
 80222ca:	d101      	bne.n	80222d0 <_ux_dcd_stm32_endpoint_create+0x36>
        return(UX_NO_ED_AVAILABLE);
 80222cc:	2314      	movs	r3, #20
 80222ce:	e02f      	b.n	8022330 <_ux_dcd_stm32_endpoint_create+0x96>

    /* Check the endpoint status, if it is free, reserve it. If not reject this endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 80222d0:	68bb      	ldr	r3, [r7, #8]
 80222d2:	685b      	ldr	r3, [r3, #4]
 80222d4:	2201      	movs	r2, #1
 80222d6:	4013      	ands	r3, r2
 80222d8:	d129      	bne.n	802232e <_ux_dcd_stm32_endpoint_create+0x94>
    {

        /* We can use this endpoint.  */
        ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_USED;
 80222da:	68bb      	ldr	r3, [r7, #8]
 80222dc:	685b      	ldr	r3, [r3, #4]
 80222de:	2201      	movs	r2, #1
 80222e0:	431a      	orrs	r2, r3
 80222e2:	68bb      	ldr	r3, [r7, #8]
 80222e4:	605a      	str	r2, [r3, #4]

        /* Keep the physical endpoint address in the endpoint container.  */
        endpoint -> ux_slave_endpoint_ed =  (VOID *) ed;
 80222e6:	683b      	ldr	r3, [r7, #0]
 80222e8:	68ba      	ldr	r2, [r7, #8]
 80222ea:	609a      	str	r2, [r3, #8]

        /* Save the endpoint pointer.  */
        ed -> ux_dcd_stm32_ed_endpoint =  endpoint;
 80222ec:	68bb      	ldr	r3, [r7, #8]
 80222ee:	683a      	ldr	r2, [r7, #0]
 80222f0:	601a      	str	r2, [r3, #0]

        /* And its index.  */
        ed -> ux_dcd_stm32_ed_index =  stm32_endpoint_index;
 80222f2:	68fb      	ldr	r3, [r7, #12]
 80222f4:	b2da      	uxtb	r2, r3
 80222f6:	68bb      	ldr	r3, [r7, #8]
 80222f8:	725a      	strb	r2, [r3, #9]

        /* And its direction.  */
        ed -> ux_dcd_stm32_ed_direction =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION;
 80222fa:	683b      	ldr	r3, [r7, #0]
 80222fc:	7b9b      	ldrb	r3, [r3, #14]
 80222fe:	227f      	movs	r2, #127	@ 0x7f
 8022300:	4393      	bics	r3, r2
 8022302:	b2da      	uxtb	r2, r3
 8022304:	68bb      	ldr	r3, [r7, #8]
 8022306:	729a      	strb	r2, [r3, #10]

        /* Check if it is non-control endpoint.  */
        if (stm32_endpoint_index != 0)
 8022308:	68fb      	ldr	r3, [r7, #12]
 802230a:	2b00      	cmp	r3, #0
 802230c:	d00d      	beq.n	802232a <_ux_dcd_stm32_endpoint_create+0x90>
        {

            /* Open the endpoint.  */
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 802230e:	687b      	ldr	r3, [r7, #4]
 8022310:	2294      	movs	r2, #148	@ 0x94
 8022312:	5898      	ldr	r0, [r3, r2]
 8022314:	683b      	ldr	r3, [r7, #0]
 8022316:	7b99      	ldrb	r1, [r3, #14]
 8022318:	683b      	ldr	r3, [r7, #0]
 802231a:	8a1a      	ldrh	r2, [r3, #16]
                            endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize,
                            endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE);
 802231c:	683b      	ldr	r3, [r7, #0]
 802231e:	7bdb      	ldrb	r3, [r3, #15]
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 8022320:	2403      	movs	r4, #3
 8022322:	4023      	ands	r3, r4
 8022324:	b2db      	uxtb	r3, r3
 8022326:	f7f4 f959 	bl	80165dc <HAL_PCD_EP_Open>
        }

        /* Return successful completion.  */
        return(UX_SUCCESS);
 802232a:	2300      	movs	r3, #0
 802232c:	e000      	b.n	8022330 <_ux_dcd_stm32_endpoint_create+0x96>
    }

    /* Return an error.  */
    return(UX_NO_ED_AVAILABLE);
 802232e:	2314      	movs	r3, #20
}
 8022330:	0018      	movs	r0, r3
 8022332:	46bd      	mov	sp, r7
 8022334:	b005      	add	sp, #20
 8022336:	bd90      	pop	{r4, r7, pc}

08022338 <_ux_dcd_stm32_endpoint_destroy>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_destroy(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 8022338:	b580      	push	{r7, lr}
 802233a:	b084      	sub	sp, #16
 802233c:	af00      	add	r7, sp, #0
 802233e:	6078      	str	r0, [r7, #4]
 8022340:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED     *ed;


    /* Keep the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 8022342:	683b      	ldr	r3, [r7, #0]
 8022344:	689b      	ldr	r3, [r3, #8]
 8022346:	60fb      	str	r3, [r7, #12]

    /* We can free this endpoint.  */
    ed -> ux_dcd_stm32_ed_status =  UX_DCD_STM32_ED_STATUS_UNUSED;
 8022348:	68fb      	ldr	r3, [r7, #12]
 802234a:	2200      	movs	r2, #0
 802234c:	605a      	str	r2, [r3, #4]

    /* Deactivate the endpoint.  */
    HAL_PCD_EP_Close(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 802234e:	687b      	ldr	r3, [r7, #4]
 8022350:	2294      	movs	r2, #148	@ 0x94
 8022352:	589a      	ldr	r2, [r3, r2]
 8022354:	683b      	ldr	r3, [r7, #0]
 8022356:	7b9b      	ldrb	r3, [r3, #14]
 8022358:	0019      	movs	r1, r3
 802235a:	0010      	movs	r0, r2
 802235c:	f7f4 f9af 	bl	80166be <HAL_PCD_EP_Close>

    /* This function never fails.  */
    return(UX_SUCCESS);
 8022360:	2300      	movs	r3, #0
}
 8022362:	0018      	movs	r0, r3
 8022364:	46bd      	mov	sp, r7
 8022366:	b004      	add	sp, #16
 8022368:	bd80      	pop	{r7, pc}
	...

0802236c <_ux_dcd_stm32_endpoint_reset>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_reset(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 802236c:	b580      	push	{r7, lr}
 802236e:	b084      	sub	sp, #16
 8022370:	af00      	add	r7, sp, #0
 8022372:	6078      	str	r0, [r7, #4]
 8022374:	6039      	str	r1, [r7, #0]
UX_INTERRUPT_SAVE_AREA
UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 8022376:	683b      	ldr	r3, [r7, #0]
 8022378:	689b      	ldr	r3, [r3, #8]
 802237a:	60fb      	str	r3, [r7, #12]

    UX_DISABLE
 802237c:	f000 fb6e 	bl	8022a5c <_ux_utility_interrupt_disable>
 8022380:	0003      	movs	r3, r0
 8022382:	60bb      	str	r3, [r7, #8]

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 8022384:	68fb      	ldr	r3, [r7, #12]
 8022386:	685b      	ldr	r3, [r3, #4]
 8022388:	4a10      	ldr	r2, [pc, #64]	@ (80223cc <_ux_dcd_stm32_endpoint_reset+0x60>)
 802238a:	401a      	ands	r2, r3
 802238c:	68fb      	ldr	r3, [r7, #12]
 802238e:	605a      	str	r2, [r3, #4]
                                      UX_DCD_STM32_ED_STATUS_DONE |
                                      UX_DCD_STM32_ED_STATUS_SETUP);

    /* Set the state of the endpoint to IDLE.  */
    ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 8022390:	68fb      	ldr	r3, [r7, #12]
 8022392:	2200      	movs	r2, #0
 8022394:	721a      	strb	r2, [r3, #8]

    /* Clear STALL condition.  */
    HAL_PCD_EP_ClrStall(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress);
 8022396:	687b      	ldr	r3, [r7, #4]
 8022398:	2294      	movs	r2, #148	@ 0x94
 802239a:	589a      	ldr	r2, [r3, r2]
 802239c:	683b      	ldr	r3, [r7, #0]
 802239e:	7b9b      	ldrb	r3, [r3, #14]
 80223a0:	0019      	movs	r1, r3
 80223a2:	0010      	movs	r0, r2
 80223a4:	f7f4 fac4 	bl	8016930 <HAL_PCD_EP_ClrStall>

    /* Flush buffer.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 80223a8:	687b      	ldr	r3, [r7, #4]
 80223aa:	2294      	movs	r2, #148	@ 0x94
 80223ac:	589a      	ldr	r2, [r3, r2]
 80223ae:	683b      	ldr	r3, [r7, #0]
 80223b0:	7b9b      	ldrb	r3, [r3, #14]
 80223b2:	0019      	movs	r1, r3
 80223b4:	0010      	movs	r0, r2
 80223b6:	f7f4 fb50 	bl	8016a5a <HAL_PCD_EP_Flush>
    /* Wakeup pending thread.  */
    if (endpoint -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore.tx_semaphore_suspended_count)
        _ux_utility_semaphore_put(&endpoint -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore);
#endif

    UX_RESTORE
 80223ba:	68bb      	ldr	r3, [r7, #8]
 80223bc:	0018      	movs	r0, r3
 80223be:	f000 fb5c 	bl	8022a7a <_ux_utility_interrupt_restore>

    /* This function never fails.  */
    return(UX_SUCCESS);
 80223c2:	2300      	movs	r3, #0
}
 80223c4:	0018      	movs	r0, r3
 80223c6:	46bd      	mov	sp, r7
 80223c8:	b004      	add	sp, #16
 80223ca:	bd80      	pop	{r7, pc}
 80223cc:	fffffcf3 	.word	0xfffffcf3

080223d0 <_ux_dcd_stm32_endpoint_stall>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_stall(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 80223d0:	b580      	push	{r7, lr}
 80223d2:	b084      	sub	sp, #16
 80223d4:	af00      	add	r7, sp, #0
 80223d6:	6078      	str	r0, [r7, #4]
 80223d8:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 80223da:	683b      	ldr	r3, [r7, #0]
 80223dc:	689b      	ldr	r3, [r3, #8]
 80223de:	60fb      	str	r3, [r7, #12]

    /* Set the endpoint to stall.  */
    ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_STALLED;
 80223e0:	68fb      	ldr	r3, [r7, #12]
 80223e2:	685b      	ldr	r3, [r3, #4]
 80223e4:	2204      	movs	r2, #4
 80223e6:	431a      	orrs	r2, r3
 80223e8:	68fb      	ldr	r3, [r7, #12]
 80223ea:	605a      	str	r2, [r3, #4]

    /* Stall the endpoint.  */
    HAL_PCD_EP_SetStall(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress | ed -> ux_dcd_stm32_ed_direction);
 80223ec:	687b      	ldr	r3, [r7, #4]
 80223ee:	2294      	movs	r2, #148	@ 0x94
 80223f0:	5898      	ldr	r0, [r3, r2]
 80223f2:	683b      	ldr	r3, [r7, #0]
 80223f4:	7b9a      	ldrb	r2, [r3, #14]
 80223f6:	68fb      	ldr	r3, [r7, #12]
 80223f8:	7a9b      	ldrb	r3, [r3, #10]
 80223fa:	4313      	orrs	r3, r2
 80223fc:	b2db      	uxtb	r3, r3
 80223fe:	0019      	movs	r1, r3
 8022400:	f7f4 fa3a 	bl	8016878 <HAL_PCD_EP_SetStall>

    /* This function never fails.  */
    return(UX_SUCCESS);
 8022404:	2300      	movs	r3, #0
}
 8022406:	0018      	movs	r0, r3
 8022408:	46bd      	mov	sp, r7
 802240a:	b004      	add	sp, #16
 802240c:	bd80      	pop	{r7, pc}

0802240e <_stm32_ed_get>:
{
 802240e:	b580      	push	{r7, lr}
 8022410:	b084      	sub	sp, #16
 8022412:	af00      	add	r7, sp, #0
 8022414:	6078      	str	r0, [r7, #4]
 8022416:	6039      	str	r1, [r7, #0]
ULONG ep_dir = ep_addr & 0x80u;
 8022418:	683b      	ldr	r3, [r7, #0]
 802241a:	2280      	movs	r2, #128	@ 0x80
 802241c:	4013      	ands	r3, r2
 802241e:	60fb      	str	r3, [r7, #12]
ULONG ep_num = ep_addr & 0x7Fu;
 8022420:	683b      	ldr	r3, [r7, #0]
 8022422:	227f      	movs	r2, #127	@ 0x7f
 8022424:	4013      	ands	r3, r2
 8022426:	60bb      	str	r3, [r7, #8]
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 8022428:	68bb      	ldr	r3, [r7, #8]
 802242a:	2b05      	cmp	r3, #5
 802242c:	d807      	bhi.n	802243e <_stm32_ed_get+0x30>
        ep_num >= dcd_stm32->pcd_handle->Init.dev_endpoints)
 802242e:	687b      	ldr	r3, [r7, #4]
 8022430:	2294      	movs	r2, #148	@ 0x94
 8022432:	589b      	ldr	r3, [r3, r2]
 8022434:	791b      	ldrb	r3, [r3, #4]
 8022436:	001a      	movs	r2, r3
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 8022438:	68bb      	ldr	r3, [r7, #8]
 802243a:	4293      	cmp	r3, r2
 802243c:	d301      	bcc.n	8022442 <_stm32_ed_get+0x34>
        return(UX_NULL);
 802243e:	2300      	movs	r3, #0
 8022440:	e014      	b.n	802246c <_stm32_ed_get+0x5e>
    if (ep_dir)
 8022442:	68fb      	ldr	r3, [r7, #12]
 8022444:	2b00      	cmp	r3, #0
 8022446:	d009      	beq.n	802245c <_stm32_ed_get+0x4e>
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
 8022448:	68ba      	ldr	r2, [r7, #8]
 802244a:	0013      	movs	r3, r2
 802244c:	005b      	lsls	r3, r3, #1
 802244e:	189b      	adds	r3, r3, r2
 8022450:	009b      	lsls	r3, r3, #2
 8022452:	3348      	adds	r3, #72	@ 0x48
 8022454:	687a      	ldr	r2, [r7, #4]
 8022456:	18d3      	adds	r3, r2, r3
 8022458:	3304      	adds	r3, #4
 802245a:	e007      	b.n	802246c <_stm32_ed_get+0x5e>
    return(&dcd_stm32->ux_dcd_stm32_ed[ep_num]);
 802245c:	68ba      	ldr	r2, [r7, #8]
 802245e:	0013      	movs	r3, r2
 8022460:	005b      	lsls	r3, r3, #1
 8022462:	189b      	adds	r3, r3, r2
 8022464:	009b      	lsls	r3, r3, #2
 8022466:	687a      	ldr	r2, [r7, #4]
 8022468:	18d3      	adds	r3, r2, r3
 802246a:	3304      	adds	r3, #4
}
 802246c:	0018      	movs	r0, r3
 802246e:	46bd      	mov	sp, r7
 8022470:	b004      	add	sp, #16
 8022472:	bd80      	pop	{r7, pc}

08022474 <_ux_dcd_stm32_endpoint_status>:
/*                                            added bi-dir EP support,    */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_status(UX_DCD_STM32 *dcd_stm32, ULONG endpoint_index)
{
 8022474:	b580      	push	{r7, lr}
 8022476:	b084      	sub	sp, #16
 8022478:	af00      	add	r7, sp, #0
 802247a:	6078      	str	r0, [r7, #4]
 802247c:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED      *ed;


    /* Fetch the address of the physical endpoint.  */
    ed = _stm32_ed_get(dcd_stm32, endpoint_index);
 802247e:	683a      	ldr	r2, [r7, #0]
 8022480:	687b      	ldr	r3, [r7, #4]
 8022482:	0011      	movs	r1, r2
 8022484:	0018      	movs	r0, r3
 8022486:	f7ff ffc2 	bl	802240e <_stm32_ed_get>
 802248a:	0003      	movs	r3, r0
 802248c:	60fb      	str	r3, [r7, #12]

    /* Check the endpoint status, if it is free, we have a illegal endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 802248e:	68fb      	ldr	r3, [r7, #12]
 8022490:	685b      	ldr	r3, [r3, #4]
 8022492:	2201      	movs	r2, #1
 8022494:	4013      	ands	r3, r2
 8022496:	d101      	bne.n	802249c <_ux_dcd_stm32_endpoint_status+0x28>
        return(UX_ERROR);
 8022498:	23ff      	movs	r3, #255	@ 0xff
 802249a:	e007      	b.n	80224ac <_ux_dcd_stm32_endpoint_status+0x38>

    /* Check if the endpoint is stalled.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_STALLED) == 0)
 802249c:	68fb      	ldr	r3, [r7, #12]
 802249e:	685b      	ldr	r3, [r3, #4]
 80224a0:	2204      	movs	r2, #4
 80224a2:	4013      	ands	r3, r2
 80224a4:	d101      	bne.n	80224aa <_ux_dcd_stm32_endpoint_status+0x36>
        return(UX_FALSE);
 80224a6:	2300      	movs	r3, #0
 80224a8:	e000      	b.n	80224ac <_ux_dcd_stm32_endpoint_status+0x38>
    else
        return(UX_TRUE);
 80224aa:	2301      	movs	r3, #1
}
 80224ac:	0018      	movs	r0, r3
 80224ae:	46bd      	mov	sp, r7
 80224b0:	b004      	add	sp, #16
 80224b2:	bd80      	pop	{r7, pc}

080224b4 <_ux_dcd_stm32_frame_number_get>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_frame_number_get(UX_DCD_STM32 *dcd_stm32, ULONG *frame_number)
{
 80224b4:	b580      	push	{r7, lr}
 80224b6:	b082      	sub	sp, #8
 80224b8:	af00      	add	r7, sp, #0
 80224ba:	6078      	str	r0, [r7, #4]
 80224bc:	6039      	str	r1, [r7, #0]

    /* This function never fails. */
    return(UX_SUCCESS);
 80224be:	2300      	movs	r3, #0
}
 80224c0:	0018      	movs	r0, r3
 80224c2:	46bd      	mov	sp, r7
 80224c4:	b002      	add	sp, #8
 80224c6:	bd80      	pop	{r7, pc}

080224c8 <_ux_dcd_stm32_function>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_function(UX_SLAVE_DCD *dcd, UINT function, VOID *parameter)
{
 80224c8:	b580      	push	{r7, lr}
 80224ca:	b086      	sub	sp, #24
 80224cc:	af00      	add	r7, sp, #0
 80224ce:	60f8      	str	r0, [r7, #12]
 80224d0:	60b9      	str	r1, [r7, #8]
 80224d2:	607a      	str	r2, [r7, #4]
UINT             status;
UX_DCD_STM32     *dcd_stm32;


    /* Check the status of the controller.  */
    if (dcd -> ux_slave_dcd_status == UX_UNUSED)
 80224d4:	68fb      	ldr	r3, [r7, #12]
 80224d6:	681b      	ldr	r3, [r3, #0]
 80224d8:	2b00      	cmp	r3, #0
 80224da:	d106      	bne.n	80224ea <_ux_dcd_stm32_function+0x22>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD, UX_CONTROLLER_UNKNOWN);
 80224dc:	2255      	movs	r2, #85	@ 0x55
 80224de:	2102      	movs	r1, #2
 80224e0:	2002      	movs	r0, #2
 80224e2:	f7fe fb29 	bl	8020b38 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONTROLLER_UNKNOWN, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_CONTROLLER_UNKNOWN);
 80224e6:	2355      	movs	r3, #85	@ 0x55
 80224e8:	e07e      	b.n	80225e8 <_ux_dcd_stm32_function+0x120>
    }

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 =  (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 80224ea:	68fb      	ldr	r3, [r7, #12]
 80224ec:	69db      	ldr	r3, [r3, #28]
 80224ee:	613b      	str	r3, [r7, #16]

    /* Look at the function and route it.  */
    switch(function)
 80224f0:	68bb      	ldr	r3, [r7, #8]
 80224f2:	3b0a      	subs	r3, #10
 80224f4:	2b0b      	cmp	r3, #11
 80224f6:	d86e      	bhi.n	80225d6 <_ux_dcd_stm32_function+0x10e>
 80224f8:	009a      	lsls	r2, r3, #2
 80224fa:	4b3d      	ldr	r3, [pc, #244]	@ (80225f0 <_ux_dcd_stm32_function+0x128>)
 80224fc:	18d3      	adds	r3, r2, r3
 80224fe:	681b      	ldr	r3, [r3, #0]
 8022500:	469f      	mov	pc, r3
    {

    case UX_DCD_GET_FRAME_NUMBER:

        status =  _ux_dcd_stm32_frame_number_get(dcd_stm32, (ULONG *) parameter);
 8022502:	687a      	ldr	r2, [r7, #4]
 8022504:	693b      	ldr	r3, [r7, #16]
 8022506:	0011      	movs	r1, r2
 8022508:	0018      	movs	r0, r3
 802250a:	f7ff ffd3 	bl	80224b4 <_ux_dcd_stm32_frame_number_get>
 802250e:	0003      	movs	r3, r0
 8022510:	617b      	str	r3, [r7, #20]
        break;
 8022512:	e068      	b.n	80225e6 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_TRANSFER_REQUEST:

#if defined(UX_DEVICE_STANDALONE)
        status =  _ux_dcd_stm32_transfer_run(dcd_stm32, (UX_SLAVE_TRANSFER *) parameter);
 8022514:	687a      	ldr	r2, [r7, #4]
 8022516:	693b      	ldr	r3, [r7, #16]
 8022518:	0011      	movs	r1, r2
 802251a:	0018      	movs	r0, r3
 802251c:	f000 f98c 	bl	8022838 <_ux_dcd_stm32_transfer_run>
 8022520:	0003      	movs	r3, r0
 8022522:	617b      	str	r3, [r7, #20]
#else
        status =  _ux_dcd_stm32_transfer_request(dcd_stm32, (UX_SLAVE_TRANSFER *) parameter);
#endif /* defined(UX_DEVICE_STANDALONE) */
        break;
 8022524:	e05f      	b.n	80225e6 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_TRANSFER_ABORT:
        status = _ux_dcd_stm32_transfer_abort(dcd_stm32, parameter);
 8022526:	687a      	ldr	r2, [r7, #4]
 8022528:	693b      	ldr	r3, [r7, #16]
 802252a:	0011      	movs	r1, r2
 802252c:	0018      	movs	r0, r3
 802252e:	f000 f963 	bl	80227f8 <_ux_dcd_stm32_transfer_abort>
 8022532:	0003      	movs	r3, r0
 8022534:	617b      	str	r3, [r7, #20]
        break;
 8022536:	e056      	b.n	80225e6 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_CREATE_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_create(dcd_stm32, parameter);
 8022538:	687a      	ldr	r2, [r7, #4]
 802253a:	693b      	ldr	r3, [r7, #16]
 802253c:	0011      	movs	r1, r2
 802253e:	0018      	movs	r0, r3
 8022540:	f7ff feab 	bl	802229a <_ux_dcd_stm32_endpoint_create>
 8022544:	0003      	movs	r3, r0
 8022546:	617b      	str	r3, [r7, #20]
        break;
 8022548:	e04d      	b.n	80225e6 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_DESTROY_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_destroy(dcd_stm32, parameter);
 802254a:	687a      	ldr	r2, [r7, #4]
 802254c:	693b      	ldr	r3, [r7, #16]
 802254e:	0011      	movs	r1, r2
 8022550:	0018      	movs	r0, r3
 8022552:	f7ff fef1 	bl	8022338 <_ux_dcd_stm32_endpoint_destroy>
 8022556:	0003      	movs	r3, r0
 8022558:	617b      	str	r3, [r7, #20]
        break;
 802255a:	e044      	b.n	80225e6 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_RESET_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_reset(dcd_stm32, parameter);
 802255c:	687a      	ldr	r2, [r7, #4]
 802255e:	693b      	ldr	r3, [r7, #16]
 8022560:	0011      	movs	r1, r2
 8022562:	0018      	movs	r0, r3
 8022564:	f7ff ff02 	bl	802236c <_ux_dcd_stm32_endpoint_reset>
 8022568:	0003      	movs	r3, r0
 802256a:	617b      	str	r3, [r7, #20]
        break;
 802256c:	e03b      	b.n	80225e6 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_STALL_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_stall(dcd_stm32, parameter);
 802256e:	687a      	ldr	r2, [r7, #4]
 8022570:	693b      	ldr	r3, [r7, #16]
 8022572:	0011      	movs	r1, r2
 8022574:	0018      	movs	r0, r3
 8022576:	f7ff ff2b 	bl	80223d0 <_ux_dcd_stm32_endpoint_stall>
 802257a:	0003      	movs	r3, r0
 802257c:	617b      	str	r3, [r7, #20]
        break;
 802257e:	e032      	b.n	80225e6 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_SET_DEVICE_ADDRESS:

        status =  HAL_PCD_SetAddress(dcd_stm32 -> pcd_handle, (uint8_t)(ULONG) parameter);
 8022580:	693b      	ldr	r3, [r7, #16]
 8022582:	2294      	movs	r2, #148	@ 0x94
 8022584:	589b      	ldr	r3, [r3, r2]
 8022586:	687a      	ldr	r2, [r7, #4]
 8022588:	b2d2      	uxtb	r2, r2
 802258a:	0011      	movs	r1, r2
 802258c:	0018      	movs	r0, r3
 802258e:	f7f3 fffb 	bl	8016588 <HAL_PCD_SetAddress>
 8022592:	0003      	movs	r3, r0
 8022594:	617b      	str	r3, [r7, #20]
        break;
 8022596:	e026      	b.n	80225e6 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_CHANGE_STATE:

        if ((ULONG) parameter == UX_DEVICE_FORCE_DISCONNECT)
 8022598:	687b      	ldr	r3, [r7, #4]
 802259a:	2b0b      	cmp	r3, #11
 802259c:	d108      	bne.n	80225b0 <_ux_dcd_stm32_function+0xe8>
        {
          /* Disconnect the USB device */
          status =  HAL_PCD_Stop(dcd_stm32 -> pcd_handle);
 802259e:	693b      	ldr	r3, [r7, #16]
 80225a0:	2294      	movs	r2, #148	@ 0x94
 80225a2:	589b      	ldr	r3, [r3, r2]
 80225a4:	0018      	movs	r0, r3
 80225a6:	f7f3 febe 	bl	8016326 <HAL_PCD_Stop>
 80225aa:	0003      	movs	r3, r0
 80225ac:	617b      	str	r3, [r7, #20]
        else
        {
          status = UX_SUCCESS;
        }

        break;
 80225ae:	e01a      	b.n	80225e6 <_ux_dcd_stm32_function+0x11e>
          status = UX_SUCCESS;
 80225b0:	2300      	movs	r3, #0
 80225b2:	617b      	str	r3, [r7, #20]
        break;
 80225b4:	e017      	b.n	80225e6 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_ENDPOINT_STATUS:

        status =  _ux_dcd_stm32_endpoint_status(dcd_stm32, (ULONG) parameter);
 80225b6:	687a      	ldr	r2, [r7, #4]
 80225b8:	693b      	ldr	r3, [r7, #16]
 80225ba:	0011      	movs	r1, r2
 80225bc:	0018      	movs	r0, r3
 80225be:	f7ff ff59 	bl	8022474 <_ux_dcd_stm32_endpoint_status>
 80225c2:	0003      	movs	r3, r0
 80225c4:	617b      	str	r3, [r7, #20]
        break;
 80225c6:	e00e      	b.n	80225e6 <_ux_dcd_stm32_function+0x11e>

#if defined(UX_DEVICE_STANDALONE)
    case UX_DCD_ISR_PENDING:

        _ux_dcd_stm32_setup_isr_pending(dcd_stm32);
 80225c8:	693b      	ldr	r3, [r7, #16]
 80225ca:	0018      	movs	r0, r3
 80225cc:	f7ff fb70 	bl	8021cb0 <_ux_dcd_stm32_setup_isr_pending>
        status = UX_SUCCESS;
 80225d0:	2300      	movs	r3, #0
 80225d2:	617b      	str	r3, [r7, #20]
        break;
 80225d4:	e007      	b.n	80225e6 <_ux_dcd_stm32_function+0x11e>
#endif /* defined(UX_DEVICE_STANDALONE) */

    default:

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD, UX_FUNCTION_NOT_SUPPORTED);
 80225d6:	2254      	movs	r2, #84	@ 0x54
 80225d8:	2102      	movs	r1, #2
 80225da:	2002      	movs	r0, #2
 80225dc:	f7fe faac 	bl	8020b38 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        status =  UX_FUNCTION_NOT_SUPPORTED;
 80225e0:	2354      	movs	r3, #84	@ 0x54
 80225e2:	617b      	str	r3, [r7, #20]
        break;
 80225e4:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return completion status.  */
    return(status);
 80225e6:	697b      	ldr	r3, [r7, #20]
}
 80225e8:	0018      	movs	r0, r3
 80225ea:	46bd      	mov	sp, r7
 80225ec:	b006      	add	sp, #24
 80225ee:	bd80      	pop	{r7, pc}
 80225f0:	0802b220 	.word	0x0802b220

080225f4 <_ux_dcd_stm32_initialize>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize(ULONG dcd_io, ULONG parameter)
{
 80225f4:	b580      	push	{r7, lr}
 80225f6:	b084      	sub	sp, #16
 80225f8:	af00      	add	r7, sp, #0
 80225fa:	6078      	str	r0, [r7, #4]
 80225fc:	6039      	str	r1, [r7, #0]


    UX_PARAMETER_NOT_USED(dcd_io);

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 80225fe:	4b13      	ldr	r3, [pc, #76]	@ (802264c <_ux_dcd_stm32_initialize+0x58>)
 8022600:	681b      	ldr	r3, [r3, #0]
 8022602:	60fb      	str	r3, [r7, #12]

    /* The controller initialized here is of STM32 type.  */
    dcd -> ux_slave_dcd_controller_type =  UX_DCD_STM32_SLAVE_CONTROLLER;
 8022604:	68fb      	ldr	r3, [r7, #12]
 8022606:	2280      	movs	r2, #128	@ 0x80
 8022608:	605a      	str	r2, [r3, #4]

    /* Allocate memory for this STM32 DCD instance.  */
    dcd_stm32 =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_DCD_STM32));
 802260a:	2298      	movs	r2, #152	@ 0x98
 802260c:	2100      	movs	r1, #0
 802260e:	2000      	movs	r0, #0
 8022610:	f7fe fc00 	bl	8020e14 <_ux_utility_memory_allocate>
 8022614:	0003      	movs	r3, r0
 8022616:	60bb      	str	r3, [r7, #8]

    /* Check if memory was properly allocated.  */
    if(dcd_stm32 == UX_NULL)
 8022618:	68bb      	ldr	r3, [r7, #8]
 802261a:	2b00      	cmp	r3, #0
 802261c:	d101      	bne.n	8022622 <_ux_dcd_stm32_initialize+0x2e>
        return(UX_MEMORY_INSUFFICIENT);
 802261e:	2312      	movs	r3, #18
 8022620:	e010      	b.n	8022644 <_ux_dcd_stm32_initialize+0x50>

    /* Set the pointer to the STM32 DCD.  */
    dcd -> ux_slave_dcd_controller_hardware =  (VOID *) dcd_stm32;
 8022622:	68fb      	ldr	r3, [r7, #12]
 8022624:	68ba      	ldr	r2, [r7, #8]
 8022626:	61da      	str	r2, [r3, #28]

    /* Set the generic DCD owner for the STM32 DCD.  */
    dcd_stm32 -> ux_dcd_stm32_dcd_owner =  dcd;
 8022628:	68bb      	ldr	r3, [r7, #8]
 802262a:	68fa      	ldr	r2, [r7, #12]
 802262c:	601a      	str	r2, [r3, #0]

    /* Initialize the function collector for this DCD.  */
    dcd -> ux_slave_dcd_function =  _ux_dcd_stm32_function;
 802262e:	68fb      	ldr	r3, [r7, #12]
 8022630:	4a07      	ldr	r2, [pc, #28]	@ (8022650 <_ux_dcd_stm32_initialize+0x5c>)
 8022632:	619a      	str	r2, [r3, #24]

    dcd_stm32 -> pcd_handle = (PCD_HandleTypeDef *)parameter;
 8022634:	683a      	ldr	r2, [r7, #0]
 8022636:	68bb      	ldr	r3, [r7, #8]
 8022638:	2194      	movs	r1, #148	@ 0x94
 802263a:	505a      	str	r2, [r3, r1]

    /* Set the state of the controller to OPERATIONAL now.  */
    dcd -> ux_slave_dcd_status =  UX_DCD_STATUS_OPERATIONAL;
 802263c:	68fb      	ldr	r3, [r7, #12]
 802263e:	2201      	movs	r2, #1
 8022640:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8022642:	2300      	movs	r3, #0
}
 8022644:	0018      	movs	r0, r3
 8022646:	46bd      	mov	sp, r7
 8022648:	b004      	add	sp, #16
 802264a:	bd80      	pop	{r7, pc}
 802264c:	20003b70 	.word	0x20003b70
 8022650:	080224c9 	.word	0x080224c9

08022654 <_ux_dcd_stm32_initialize_complete>:
/*                                            drive the controller,       */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize_complete(VOID)
{
 8022654:	b580      	push	{r7, lr}
 8022656:	b086      	sub	sp, #24
 8022658:	af00      	add	r7, sp, #0
UCHAR                     *device_framework;
UX_SLAVE_TRANSFER       *transfer_request;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 802265a:	4b64      	ldr	r3, [pc, #400]	@ (80227ec <_ux_dcd_stm32_initialize_complete+0x198>)
 802265c:	681b      	ldr	r3, [r3, #0]
 802265e:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 8022660:	697b      	ldr	r3, [r7, #20]
 8022662:	69db      	ldr	r3, [r3, #28]
 8022664:	613b      	str	r3, [r7, #16]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8022666:	4b61      	ldr	r3, [pc, #388]	@ (80227ec <_ux_dcd_stm32_initialize_complete+0x198>)
 8022668:	681b      	ldr	r3, [r3, #0]
 802266a:	3324      	adds	r3, #36	@ 0x24
 802266c:	60fb      	str	r3, [r7, #12]

    /* Are we in DFU mode ? If so, check if we are in a Reset mode.  */
    if (_ux_system_slave -> ux_system_slave_device_dfu_state_machine == UX_SYSTEM_DFU_STATE_APP_DETACH)
 802266e:	4b5f      	ldr	r3, [pc, #380]	@ (80227ec <_ux_dcd_stm32_initialize_complete+0x198>)
 8022670:	681a      	ldr	r2, [r3, #0]
 8022672:	23ae      	movs	r3, #174	@ 0xae
 8022674:	005b      	lsls	r3, r3, #1
 8022676:	58d3      	ldr	r3, [r2, r3]
 8022678:	2b01      	cmp	r3, #1
 802267a:	d110      	bne.n	802269e <_ux_dcd_stm32_initialize_complete+0x4a>
    {

        /* The device is now in DFU reset mode. Switch to the DFU device framework.  */
        _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_dfu_framework;
 802267c:	4b5b      	ldr	r3, [pc, #364]	@ (80227ec <_ux_dcd_stm32_initialize_complete+0x198>)
 802267e:	681a      	ldr	r2, [r3, #0]
 8022680:	4b5a      	ldr	r3, [pc, #360]	@ (80227ec <_ux_dcd_stm32_initialize_complete+0x198>)
 8022682:	681b      	ldr	r3, [r3, #0]
 8022684:	21f4      	movs	r1, #244	@ 0xf4
 8022686:	5852      	ldr	r2, [r2, r1]
 8022688:	21cc      	movs	r1, #204	@ 0xcc
 802268a:	505a      	str	r2, [r3, r1]
        _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_dfu_framework_length;
 802268c:	4b57      	ldr	r3, [pc, #348]	@ (80227ec <_ux_dcd_stm32_initialize_complete+0x198>)
 802268e:	681a      	ldr	r2, [r3, #0]
 8022690:	4b56      	ldr	r3, [pc, #344]	@ (80227ec <_ux_dcd_stm32_initialize_complete+0x198>)
 8022692:	681b      	ldr	r3, [r3, #0]
 8022694:	21f8      	movs	r1, #248	@ 0xf8
 8022696:	5852      	ldr	r2, [r2, r1]
 8022698:	21d0      	movs	r1, #208	@ 0xd0
 802269a:	505a      	str	r2, [r3, r1]
 802269c:	e02d      	b.n	80226fa <_ux_dcd_stm32_initialize_complete+0xa6>
    }
    else
    {

        /* Set State to App Idle. */
        _ux_system_slave -> ux_system_slave_device_dfu_state_machine = UX_SYSTEM_DFU_STATE_APP_IDLE;
 802269e:	4b53      	ldr	r3, [pc, #332]	@ (80227ec <_ux_dcd_stm32_initialize_complete+0x198>)
 80226a0:	681a      	ldr	r2, [r3, #0]
 80226a2:	23ae      	movs	r3, #174	@ 0xae
 80226a4:	005b      	lsls	r3, r3, #1
 80226a6:	2100      	movs	r1, #0
 80226a8:	50d1      	str	r1, [r2, r3]

        /* Check the speed and set the correct descriptor.  */
        if (_ux_system_slave -> ux_system_slave_speed ==  UX_FULL_SPEED_DEVICE)
 80226aa:	4b50      	ldr	r3, [pc, #320]	@ (80227ec <_ux_dcd_stm32_initialize_complete+0x198>)
 80226ac:	681a      	ldr	r2, [r3, #0]
 80226ae:	23a0      	movs	r3, #160	@ 0xa0
 80226b0:	005b      	lsls	r3, r3, #1
 80226b2:	58d3      	ldr	r3, [r2, r3]
 80226b4:	2b01      	cmp	r3, #1
 80226b6:	d110      	bne.n	80226da <_ux_dcd_stm32_initialize_complete+0x86>
        {

            /* The device is operating at full speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 80226b8:	4b4c      	ldr	r3, [pc, #304]	@ (80227ec <_ux_dcd_stm32_initialize_complete+0x198>)
 80226ba:	681a      	ldr	r2, [r3, #0]
 80226bc:	4b4b      	ldr	r3, [pc, #300]	@ (80227ec <_ux_dcd_stm32_initialize_complete+0x198>)
 80226be:	681b      	ldr	r3, [r3, #0]
 80226c0:	21d4      	movs	r1, #212	@ 0xd4
 80226c2:	5852      	ldr	r2, [r2, r1]
 80226c4:	21cc      	movs	r1, #204	@ 0xcc
 80226c6:	505a      	str	r2, [r3, r1]
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 80226c8:	4b48      	ldr	r3, [pc, #288]	@ (80227ec <_ux_dcd_stm32_initialize_complete+0x198>)
 80226ca:	681a      	ldr	r2, [r3, #0]
 80226cc:	4b47      	ldr	r3, [pc, #284]	@ (80227ec <_ux_dcd_stm32_initialize_complete+0x198>)
 80226ce:	681b      	ldr	r3, [r3, #0]
 80226d0:	21d8      	movs	r1, #216	@ 0xd8
 80226d2:	5852      	ldr	r2, [r2, r1]
 80226d4:	21d0      	movs	r1, #208	@ 0xd0
 80226d6:	505a      	str	r2, [r3, r1]
 80226d8:	e00f      	b.n	80226fa <_ux_dcd_stm32_initialize_complete+0xa6>
        }
        else
        {

            /* The device is operating at high speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_high_speed;
 80226da:	4b44      	ldr	r3, [pc, #272]	@ (80227ec <_ux_dcd_stm32_initialize_complete+0x198>)
 80226dc:	681a      	ldr	r2, [r3, #0]
 80226de:	4b43      	ldr	r3, [pc, #268]	@ (80227ec <_ux_dcd_stm32_initialize_complete+0x198>)
 80226e0:	681b      	ldr	r3, [r3, #0]
 80226e2:	21dc      	movs	r1, #220	@ 0xdc
 80226e4:	5852      	ldr	r2, [r2, r1]
 80226e6:	21cc      	movs	r1, #204	@ 0xcc
 80226e8:	505a      	str	r2, [r3, r1]
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_high_speed;
 80226ea:	4b40      	ldr	r3, [pc, #256]	@ (80227ec <_ux_dcd_stm32_initialize_complete+0x198>)
 80226ec:	681a      	ldr	r2, [r3, #0]
 80226ee:	4b3f      	ldr	r3, [pc, #252]	@ (80227ec <_ux_dcd_stm32_initialize_complete+0x198>)
 80226f0:	681b      	ldr	r3, [r3, #0]
 80226f2:	21e0      	movs	r1, #224	@ 0xe0
 80226f4:	5852      	ldr	r2, [r2, r1]
 80226f6:	21d0      	movs	r1, #208	@ 0xd0
 80226f8:	505a      	str	r2, [r3, r1]
        }
    }

    /* Get the device framework pointer.  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 80226fa:	4b3c      	ldr	r3, [pc, #240]	@ (80227ec <_ux_dcd_stm32_initialize_complete+0x198>)
 80226fc:	681b      	ldr	r3, [r3, #0]
 80226fe:	22cc      	movs	r2, #204	@ 0xcc
 8022700:	589b      	ldr	r3, [r3, r2]
 8022702:	60bb      	str	r3, [r7, #8]

    /* And create the decompressed device descriptor structure.  */
    _ux_utility_descriptor_parse(device_framework,
                                _ux_system_device_descriptor_structure,
                                UX_DEVICE_DESCRIPTOR_ENTRIES,
                                (UCHAR *) &device -> ux_slave_device_descriptor);
 8022704:	68fb      	ldr	r3, [r7, #12]
 8022706:	3304      	adds	r3, #4
    _ux_utility_descriptor_parse(device_framework,
 8022708:	4939      	ldr	r1, [pc, #228]	@ (80227f0 <_ux_dcd_stm32_initialize_complete+0x19c>)
 802270a:	68b8      	ldr	r0, [r7, #8]
 802270c:	220e      	movs	r2, #14
 802270e:	f7fe fae7 	bl	8020ce0 <_ux_utility_descriptor_parse>

    /* Now we create a transfer request to accept the first SETUP packet
       and get the ball running. First get the address of the endpoint
       transfer request container.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 8022712:	68fb      	ldr	r3, [r7, #12]
 8022714:	3338      	adds	r3, #56	@ 0x38
 8022716:	607b      	str	r3, [r7, #4]

    /* Set the timeout to be for Control Endpoint.  */
    transfer_request -> ux_slave_transfer_request_timeout =  UX_MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT);
 8022718:	687b      	ldr	r3, [r7, #4]
 802271a:	4a36      	ldr	r2, [pc, #216]	@ (80227f4 <_ux_dcd_stm32_initialize_complete+0x1a0>)
 802271c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Adjust the current data pointer as well.  */
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
                            transfer_request -> ux_slave_transfer_request_data_pointer;
 802271e:	687b      	ldr	r3, [r7, #4]
 8022720:	68da      	ldr	r2, [r3, #12]
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
 8022722:	687b      	ldr	r3, [r7, #4]
 8022724:	611a      	str	r2, [r3, #16]

    /* Update the transfer request endpoint pointer with the default endpoint.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
 8022726:	68fb      	ldr	r3, [r7, #12]
 8022728:	3318      	adds	r3, #24
 802272a:	001a      	movs	r2, r3
 802272c:	687b      	ldr	r3, [r7, #4]
 802272e:	609a      	str	r2, [r3, #8]

    /* The control endpoint max packet size needs to be filled manually in its descriptor.  */
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 8022730:	68fb      	ldr	r3, [r7, #12]
 8022732:	7ada      	ldrb	r2, [r3, #11]
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
 8022734:	687b      	ldr	r3, [r7, #4]
 8022736:	689b      	ldr	r3, [r3, #8]
 8022738:	821a      	strh	r2, [r3, #16]

    /* On the control endpoint, always expect the maximum.  */
    transfer_request -> ux_slave_transfer_request_requested_length =
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 802273a:	68fb      	ldr	r3, [r7, #12]
 802273c:	7adb      	ldrb	r3, [r3, #11]
 802273e:	001a      	movs	r2, r3
    transfer_request -> ux_slave_transfer_request_requested_length =
 8022740:	687b      	ldr	r3, [r7, #4]
 8022742:	615a      	str	r2, [r3, #20]

    /* Attach the control endpoint to the transfer request.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
 8022744:	68fb      	ldr	r3, [r7, #12]
 8022746:	3318      	adds	r3, #24
 8022748:	001a      	movs	r2, r3
 802274a:	687b      	ldr	r3, [r7, #4]
 802274c:	609a      	str	r2, [r3, #8]

    /* Create the default control endpoint attached to the device.
       Once this endpoint is enabled, the host can then send a setup packet
       The device controller will receive it and will call the setup function
       module.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 802274e:	697b      	ldr	r3, [r7, #20]
 8022750:	699b      	ldr	r3, [r3, #24]
                                    (VOID *) &device -> ux_slave_device_control_endpoint);
 8022752:	68fa      	ldr	r2, [r7, #12]
 8022754:	3218      	adds	r2, #24
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 8022756:	6978      	ldr	r0, [r7, #20]
 8022758:	210e      	movs	r1, #14
 802275a:	4798      	blx	r3

    /* Open Control OUT endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x00U);
 802275c:	693b      	ldr	r3, [r7, #16]
 802275e:	2294      	movs	r2, #148	@ 0x94
 8022760:	589b      	ldr	r3, [r3, r2]
 8022762:	2100      	movs	r1, #0
 8022764:	0018      	movs	r0, r3
 8022766:	f7f4 f978 	bl	8016a5a <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x00U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 802276a:	693b      	ldr	r3, [r7, #16]
 802276c:	2294      	movs	r2, #148	@ 0x94
 802276e:	5898      	ldr	r0, [r3, r2]
 8022770:	68fb      	ldr	r3, [r7, #12]
 8022772:	7adb      	ldrb	r3, [r3, #11]
 8022774:	001a      	movs	r2, r3
 8022776:	2300      	movs	r3, #0
 8022778:	2100      	movs	r1, #0
 802277a:	f7f3 ff2f 	bl	80165dc <HAL_PCD_EP_Open>

    /* Open Control IN endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x80U);
 802277e:	693b      	ldr	r3, [r7, #16]
 8022780:	2294      	movs	r2, #148	@ 0x94
 8022782:	589b      	ldr	r3, [r3, r2]
 8022784:	2180      	movs	r1, #128	@ 0x80
 8022786:	0018      	movs	r0, r3
 8022788:	f7f4 f967 	bl	8016a5a <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x80U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 802278c:	693b      	ldr	r3, [r7, #16]
 802278e:	2294      	movs	r2, #148	@ 0x94
 8022790:	5898      	ldr	r0, [r3, r2]
 8022792:	68fb      	ldr	r3, [r7, #12]
 8022794:	7adb      	ldrb	r3, [r3, #11]
 8022796:	001a      	movs	r2, r3
 8022798:	2300      	movs	r3, #0
 802279a:	2180      	movs	r1, #128	@ 0x80
 802279c:	f7f3 ff1e 	bl	80165dc <HAL_PCD_EP_Open>

    /* Ensure the control endpoint is properly reset.  */
    device -> ux_slave_device_control_endpoint.ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 80227a0:	68fb      	ldr	r3, [r7, #12]
 80227a2:	2200      	movs	r2, #0
 80227a4:	61da      	str	r2, [r3, #28]

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 80227a6:	687b      	ldr	r3, [r7, #4]
 80227a8:	2201      	movs	r2, #1
 80227aa:	605a      	str	r2, [r3, #4]

    /* Mark this transfer request as pending.  */
    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_PENDING;
 80227ac:	687b      	ldr	r3, [r7, #4]
 80227ae:	2201      	movs	r2, #1
 80227b0:	601a      	str	r2, [r3, #0]

    /* Ask for 8 bytes of the SETUP packet.  */
    transfer_request -> ux_slave_transfer_request_requested_length =    UX_SETUP_SIZE;
 80227b2:	687b      	ldr	r3, [r7, #4]
 80227b4:	2208      	movs	r2, #8
 80227b6:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_slave_transfer_request_in_transfer_length =  UX_SETUP_SIZE;
 80227b8:	687b      	ldr	r3, [r7, #4]
 80227ba:	2208      	movs	r2, #8
 80227bc:	61da      	str	r2, [r3, #28]

    /* Reset the number of bytes sent/received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 80227be:	687b      	ldr	r3, [r7, #4]
 80227c0:	2200      	movs	r2, #0
 80227c2:	619a      	str	r2, [r3, #24]

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 80227c4:	4b09      	ldr	r3, [pc, #36]	@ (80227ec <_ux_dcd_stm32_initialize_complete+0x198>)
 80227c6:	681a      	ldr	r2, [r3, #0]
 80227c8:	23b2      	movs	r3, #178	@ 0xb2
 80227ca:	005b      	lsls	r3, r3, #1
 80227cc:	58d3      	ldr	r3, [r2, r3]
 80227ce:	2b00      	cmp	r3, #0
 80227d0:	d006      	beq.n	80227e0 <_ux_dcd_stm32_initialize_complete+0x18c>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_ATTACHED);
 80227d2:	4b06      	ldr	r3, [pc, #24]	@ (80227ec <_ux_dcd_stm32_initialize_complete+0x198>)
 80227d4:	681a      	ldr	r2, [r3, #0]
 80227d6:	23b2      	movs	r3, #178	@ 0xb2
 80227d8:	005b      	lsls	r3, r3, #1
 80227da:	58d3      	ldr	r3, [r2, r3]
 80227dc:	2001      	movs	r0, #1
 80227de:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_DEVICE, device, 0, 0, 0)

    /* We are now ready for the USB device to accept the first packet when connected.  */
    return(UX_SUCCESS);
 80227e0:	2300      	movs	r3, #0
}
 80227e2:	0018      	movs	r0, r3
 80227e4:	46bd      	mov	sp, r7
 80227e6:	b006      	add	sp, #24
 80227e8:	bd80      	pop	{r7, pc}
 80227ea:	46c0      	nop			@ (mov r8, r8)
 80227ec:	20003b70 	.word	0x20003b70
 80227f0:	20000048 	.word	0x20000048
 80227f4:	00002710 	.word	0x00002710

080227f8 <_ux_dcd_stm32_transfer_abort>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_abort(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 80227f8:	b580      	push	{r7, lr}
 80227fa:	b084      	sub	sp, #16
 80227fc:	af00      	add	r7, sp, #0
 80227fe:	6078      	str	r0, [r7, #4]
 8022800:	6039      	str	r1, [r7, #0]

   UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 8022802:	683b      	ldr	r3, [r7, #0]
 8022804:	689b      	ldr	r3, [r3, #8]
 8022806:	60fb      	str	r3, [r7, #12]

    HAL_PCD_EP_Abort(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 8022808:	687b      	ldr	r3, [r7, #4]
 802280a:	2294      	movs	r2, #148	@ 0x94
 802280c:	589a      	ldr	r2, [r3, r2]
 802280e:	68fb      	ldr	r3, [r7, #12]
 8022810:	7b9b      	ldrb	r3, [r3, #14]
 8022812:	0019      	movs	r1, r3
 8022814:	0010      	movs	r0, r2
 8022816:	f7f4 f8e9 	bl	80169ec <HAL_PCD_EP_Abort>
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 802281a:	687b      	ldr	r3, [r7, #4]
 802281c:	2294      	movs	r2, #148	@ 0x94
 802281e:	589a      	ldr	r2, [r3, r2]
 8022820:	68fb      	ldr	r3, [r7, #12]
 8022822:	7b9b      	ldrb	r3, [r3, #14]
 8022824:	0019      	movs	r1, r3
 8022826:	0010      	movs	r0, r2
 8022828:	f7f4 f917 	bl	8016a5a <HAL_PCD_EP_Flush>

    /* No semaphore put here since it's already done in stack.  */
#endif /* USBD_HAL_TRANSFER_ABORT_NOT_SUPPORTED */

    /* Return to caller with success.  */
    return(UX_SUCCESS);
 802282c:	2300      	movs	r3, #0
}
 802282e:	0018      	movs	r0, r3
 8022830:	46bd      	mov	sp, r7
 8022832:	b004      	add	sp, #16
 8022834:	bd80      	pop	{r7, pc}
	...

08022838 <_ux_dcd_stm32_transfer_run>:
/*                                            controller,                 */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_run(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 8022838:	b580      	push	{r7, lr}
 802283a:	b086      	sub	sp, #24
 802283c:	af00      	add	r7, sp, #0
 802283e:	6078      	str	r0, [r7, #4]
 8022840:	6039      	str	r1, [r7, #0]
UX_DCD_STM32_ED         *ed;
ULONG                   ed_status;


    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 8022842:	683b      	ldr	r3, [r7, #0]
 8022844:	689b      	ldr	r3, [r3, #8]
 8022846:	617b      	str	r3, [r7, #20]

    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 8022848:	697b      	ldr	r3, [r7, #20]
 802284a:	689b      	ldr	r3, [r3, #8]
 802284c:	613b      	str	r3, [r7, #16]

    UX_DISABLE
 802284e:	f000 f905 	bl	8022a5c <_ux_utility_interrupt_disable>
 8022852:	0003      	movs	r3, r0
 8022854:	60fb      	str	r3, [r7, #12]

    /* Get current ED status.  */
    ed_status = ed -> ux_dcd_stm32_ed_status;
 8022856:	693b      	ldr	r3, [r7, #16]
 8022858:	685b      	ldr	r3, [r3, #4]
 802285a:	60bb      	str	r3, [r7, #8]

    /* Invalid state.  */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state == UX_DEVICE_RESET)
 802285c:	4b2f      	ldr	r3, [pc, #188]	@ (802291c <_ux_dcd_stm32_transfer_run+0xe4>)
 802285e:	681b      	ldr	r3, [r3, #0]
 8022860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8022862:	2b00      	cmp	r3, #0
 8022864:	d108      	bne.n	8022878 <_ux_dcd_stm32_transfer_run+0x40>
    {
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_BUS_RESET;
 8022866:	683b      	ldr	r3, [r7, #0]
 8022868:	2226      	movs	r2, #38	@ 0x26
 802286a:	625a      	str	r2, [r3, #36]	@ 0x24
        UX_RESTORE
 802286c:	68fb      	ldr	r3, [r7, #12]
 802286e:	0018      	movs	r0, r3
 8022870:	f000 f903 	bl	8022a7a <_ux_utility_interrupt_restore>
        return(UX_STATE_EXIT);
 8022874:	2301      	movs	r3, #1
 8022876:	e04c      	b.n	8022912 <_ux_dcd_stm32_transfer_run+0xda>
    }

    /* ED stalled.  */
    if (ed_status & UX_DCD_STM32_ED_STATUS_STALLED)
 8022878:	68bb      	ldr	r3, [r7, #8]
 802287a:	2204      	movs	r2, #4
 802287c:	4013      	ands	r3, r2
 802287e:	d008      	beq.n	8022892 <_ux_dcd_stm32_transfer_run+0x5a>
    {
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_STALLED;
 8022880:	683b      	ldr	r3, [r7, #0]
 8022882:	2221      	movs	r2, #33	@ 0x21
 8022884:	625a      	str	r2, [r3, #36]	@ 0x24
        UX_RESTORE
 8022886:	68fb      	ldr	r3, [r7, #12]
 8022888:	0018      	movs	r0, r3
 802288a:	f000 f8f6 	bl	8022a7a <_ux_utility_interrupt_restore>
        return(UX_STATE_NEXT);
 802288e:	2304      	movs	r3, #4
 8022890:	e03f      	b.n	8022912 <_ux_dcd_stm32_transfer_run+0xda>
    }

    /* ED transfer in progress.  */
    if (ed_status & UX_DCD_STM32_ED_STATUS_TRANSFER)
 8022892:	68bb      	ldr	r3, [r7, #8]
 8022894:	2202      	movs	r2, #2
 8022896:	4013      	ands	r3, r2
 8022898:	d015      	beq.n	80228c6 <_ux_dcd_stm32_transfer_run+0x8e>
    {
        if (ed_status & UX_DCD_STM32_ED_STATUS_DONE)
 802289a:	68bb      	ldr	r3, [r7, #8]
 802289c:	2208      	movs	r2, #8
 802289e:	4013      	ands	r3, r2
 80228a0:	d00b      	beq.n	80228ba <_ux_dcd_stm32_transfer_run+0x82>
        {

            /* Keep used, stall and task pending bits.  */
            ed -> ux_dcd_stm32_ed_status &= (UX_DCD_STM32_ED_STATUS_USED |
 80228a2:	693b      	ldr	r3, [r7, #16]
 80228a4:	685b      	ldr	r3, [r3, #4]
 80228a6:	4a1e      	ldr	r2, [pc, #120]	@ (8022920 <_ux_dcd_stm32_transfer_run+0xe8>)
 80228a8:	401a      	ands	r2, r3
 80228aa:	693b      	ldr	r3, [r7, #16]
 80228ac:	605a      	str	r2, [r3, #4]
                                        UX_DCD_STM32_ED_STATUS_STALLED |
                                        UX_DCD_STM32_ED_STATUS_TASK_PENDING);
            UX_RESTORE
 80228ae:	68fb      	ldr	r3, [r7, #12]
 80228b0:	0018      	movs	r0, r3
 80228b2:	f000 f8e2 	bl	8022a7a <_ux_utility_interrupt_restore>
            return(UX_STATE_NEXT);
 80228b6:	2304      	movs	r3, #4
 80228b8:	e02b      	b.n	8022912 <_ux_dcd_stm32_transfer_run+0xda>
        }
        UX_RESTORE
 80228ba:	68fb      	ldr	r3, [r7, #12]
 80228bc:	0018      	movs	r0, r3
 80228be:	f000 f8dc 	bl	8022a7a <_ux_utility_interrupt_restore>
        return(UX_STATE_WAIT);
 80228c2:	2305      	movs	r3, #5
 80228c4:	e025      	b.n	8022912 <_ux_dcd_stm32_transfer_run+0xda>
    }


    /* Start transfer.  */
    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_TRANSFER;
 80228c6:	693b      	ldr	r3, [r7, #16]
 80228c8:	685b      	ldr	r3, [r3, #4]
 80228ca:	2202      	movs	r2, #2
 80228cc:	431a      	orrs	r2, r3
 80228ce:	693b      	ldr	r3, [r7, #16]
 80228d0:	605a      	str	r2, [r3, #4]

    /* Check for transfer direction.  Is this a IN endpoint ? */
    if (transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT)
 80228d2:	683b      	ldr	r3, [r7, #0]
 80228d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80228d6:	2b03      	cmp	r3, #3
 80228d8:	d10b      	bne.n	80228f2 <_ux_dcd_stm32_transfer_run+0xba>
    {

        /* Transmit data.  */
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 80228da:	687b      	ldr	r3, [r7, #4]
 80228dc:	2294      	movs	r2, #148	@ 0x94
 80228de:	5898      	ldr	r0, [r3, r2]
 80228e0:	697b      	ldr	r3, [r7, #20]
 80228e2:	7b99      	ldrb	r1, [r3, #14]
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
                            transfer_request->ux_slave_transfer_request_data_pointer,
 80228e4:	683b      	ldr	r3, [r7, #0]
 80228e6:	68da      	ldr	r2, [r3, #12]
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 80228e8:	683b      	ldr	r3, [r7, #0]
 80228ea:	695b      	ldr	r3, [r3, #20]
 80228ec:	f7f3 ff88 	bl	8016800 <HAL_PCD_EP_Transmit>
 80228f0:	e00a      	b.n	8022908 <_ux_dcd_stm32_transfer_run+0xd0>
    else
    {

        /* We have a request for a SETUP or OUT Endpoint.  */
        /* Receive data.  */
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 80228f2:	687b      	ldr	r3, [r7, #4]
 80228f4:	2294      	movs	r2, #148	@ 0x94
 80228f6:	5898      	ldr	r0, [r3, r2]
 80228f8:	697b      	ldr	r3, [r7, #20]
 80228fa:	7b99      	ldrb	r1, [r3, #14]
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
                            transfer_request->ux_slave_transfer_request_data_pointer,
 80228fc:	683b      	ldr	r3, [r7, #0]
 80228fe:	68da      	ldr	r2, [r3, #12]
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 8022900:	683b      	ldr	r3, [r7, #0]
 8022902:	695b      	ldr	r3, [r3, #20]
 8022904:	f7f3 ff2c 	bl	8016760 <HAL_PCD_EP_Receive>
                            transfer_request->ux_slave_transfer_request_requested_length);
    }

    /* Return to caller with WAIT.  */
    UX_RESTORE
 8022908:	68fb      	ldr	r3, [r7, #12]
 802290a:	0018      	movs	r0, r3
 802290c:	f000 f8b5 	bl	8022a7a <_ux_utility_interrupt_restore>
    return(UX_STATE_WAIT);
 8022910:	2305      	movs	r3, #5
}
 8022912:	0018      	movs	r0, r3
 8022914:	46bd      	mov	sp, r7
 8022916:	b006      	add	sp, #24
 8022918:	bd80      	pop	{r7, pc}
 802291a:	46c0      	nop			@ (mov r8, r8)
 802291c:	20003b70 	.word	0x20003b70
 8022920:	00000405 	.word	0x00000405

08022924 <MX_USBX_Device_Init>:
  * @param  none
  * @retval status
  */

UINT MX_USBX_Device_Init(VOID)
{
 8022924:	b5f0      	push	{r4, r5, r6, r7, lr}
 8022926:	b091      	sub	sp, #68	@ 0x44
 8022928:	af06      	add	r7, sp, #24
   UINT ret = UX_SUCCESS;
 802292a:	2300      	movs	r3, #0
 802292c:	627b      	str	r3, [r7, #36]	@ 0x24
  UCHAR *pointer;

  /* USER CODE BEGIN MX_USBX_Device_Init0 */

  /* USER CODE END MX_USBX_Device_Init0 */
  pointer = ux_device_byte_pool_buffer;
 802292e:	4b3f      	ldr	r3, [pc, #252]	@ (8022a2c <MX_USBX_Device_Init+0x108>)
 8022930:	623b      	str	r3, [r7, #32]

  /* Initialize USBX Memory */
  if (ux_system_initialize(pointer, USBX_DEVICE_MEMORY_STACK_SIZE, UX_NULL, 0) != UX_SUCCESS)
 8022932:	23a0      	movs	r3, #160	@ 0xa0
 8022934:	0199      	lsls	r1, r3, #6
 8022936:	6a38      	ldr	r0, [r7, #32]
 8022938:	2300      	movs	r3, #0
 802293a:	2200      	movs	r2, #0
 802293c:	f7fe f9b6 	bl	8020cac <_uxe_system_initialize>
 8022940:	1e03      	subs	r3, r0, #0
 8022942:	d001      	beq.n	8022948 <MX_USBX_Device_Init+0x24>
  {
    /* USER CODE BEGIN USBX_SYSTEM_INITIALIZE_ERROR */
    return UX_ERROR;
 8022944:	23ff      	movs	r3, #255	@ 0xff
 8022946:	e06d      	b.n	8022a24 <MX_USBX_Device_Init+0x100>
    /* USER CODE END USBX_SYSTEM_INITIALIZE_ERROR */
  }

  /* Get Device Framework High Speed and get the length */
  device_framework_high_speed = USBD_Get_Device_Framework_Speed(USBD_HIGH_SPEED,
 8022948:	230c      	movs	r3, #12
 802294a:	18fb      	adds	r3, r7, r3
 802294c:	0019      	movs	r1, r3
 802294e:	2001      	movs	r0, #1
 8022950:	f000 f958 	bl	8022c04 <USBD_Get_Device_Framework_Speed>
 8022954:	0003      	movs	r3, r0
 8022956:	61fb      	str	r3, [r7, #28]
                                                                &device_framework_hs_length);

  /* Get Device Framework Full Speed and get the length */
  device_framework_full_speed = USBD_Get_Device_Framework_Speed(USBD_FULL_SPEED,
 8022958:	2308      	movs	r3, #8
 802295a:	18fb      	adds	r3, r7, r3
 802295c:	0019      	movs	r1, r3
 802295e:	2000      	movs	r0, #0
 8022960:	f000 f950 	bl	8022c04 <USBD_Get_Device_Framework_Speed>
 8022964:	0003      	movs	r3, r0
 8022966:	61bb      	str	r3, [r7, #24]
                                                                &device_framework_fs_length);

  /* Get String Framework and get the length */
  string_framework = USBD_Get_String_Framework(&string_framework_length);
 8022968:	1d3b      	adds	r3, r7, #4
 802296a:	0018      	movs	r0, r3
 802296c:	f000 f994 	bl	8022c98 <USBD_Get_String_Framework>
 8022970:	0003      	movs	r3, r0
 8022972:	617b      	str	r3, [r7, #20]

  /* Get Language Id Framework and get the length */
  language_id_framework = USBD_Get_Language_Id_Framework(&language_id_framework_length);
 8022974:	003b      	movs	r3, r7
 8022976:	0018      	movs	r0, r3
 8022978:	f000 fa30 	bl	8022ddc <USBD_Get_Language_Id_Framework>
 802297c:	0003      	movs	r3, r0
 802297e:	613b      	str	r3, [r7, #16]

  /* Install the device portion of USBX */
  if (ux_device_stack_initialize(device_framework_high_speed,
 8022980:	68fc      	ldr	r4, [r7, #12]
 8022982:	68be      	ldr	r6, [r7, #8]
 8022984:	687b      	ldr	r3, [r7, #4]
 8022986:	683a      	ldr	r2, [r7, #0]
 8022988:	69bd      	ldr	r5, [r7, #24]
 802298a:	69f8      	ldr	r0, [r7, #28]
 802298c:	4928      	ldr	r1, [pc, #160]	@ (8022a30 <MX_USBX_Device_Init+0x10c>)
 802298e:	9104      	str	r1, [sp, #16]
 8022990:	9203      	str	r2, [sp, #12]
 8022992:	693a      	ldr	r2, [r7, #16]
 8022994:	9202      	str	r2, [sp, #8]
 8022996:	9301      	str	r3, [sp, #4]
 8022998:	697b      	ldr	r3, [r7, #20]
 802299a:	9300      	str	r3, [sp, #0]
 802299c:	0033      	movs	r3, r6
 802299e:	002a      	movs	r2, r5
 80229a0:	0021      	movs	r1, r4
 80229a2:	f7fd fbc3 	bl	802012c <_ux_device_stack_initialize>
 80229a6:	1e03      	subs	r3, r0, #0
 80229a8:	d001      	beq.n	80229ae <MX_USBX_Device_Init+0x8a>
                                 language_id_framework,
                                 language_id_framework_length,
                                 USBD_ChangeFunction) != UX_SUCCESS)
  {
    /* USER CODE BEGIN USBX_DEVICE_INITIALIZE_ERROR */
    return UX_ERROR;
 80229aa:	23ff      	movs	r3, #255	@ 0xff
 80229ac:	e03a      	b.n	8022a24 <MX_USBX_Device_Init+0x100>
    /* USER CODE END USBX_DEVICE_INITIALIZE_ERROR */
  }

  /* Initialize the cdc acm class parameters for the device */
  cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate   = USBD_CDC_ACM_Activate;
 80229ae:	4b21      	ldr	r3, [pc, #132]	@ (8022a34 <MX_USBX_Device_Init+0x110>)
 80229b0:	4a21      	ldr	r2, [pc, #132]	@ (8022a38 <MX_USBX_Device_Init+0x114>)
 80229b2:	601a      	str	r2, [r3, #0]
  cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate = USBD_CDC_ACM_Deactivate;
 80229b4:	4b1f      	ldr	r3, [pc, #124]	@ (8022a34 <MX_USBX_Device_Init+0x110>)
 80229b6:	4a21      	ldr	r2, [pc, #132]	@ (8022a3c <MX_USBX_Device_Init+0x118>)
 80229b8:	605a      	str	r2, [r3, #4]
  cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change    = USBD_CDC_ACM_ParameterChange;
 80229ba:	4b1e      	ldr	r3, [pc, #120]	@ (8022a34 <MX_USBX_Device_Init+0x110>)
 80229bc:	4a20      	ldr	r2, [pc, #128]	@ (8022a40 <MX_USBX_Device_Init+0x11c>)
 80229be:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CDC_ACM_PARAMETER */

  /* USER CODE END CDC_ACM_PARAMETER */

  /* Get cdc acm configuration number */
  cdc_acm_configuration_number = USBD_Get_Configuration_Number(CLASS_TYPE_CDC_ACM, 0);
 80229c0:	2100      	movs	r1, #0
 80229c2:	2002      	movs	r0, #2
 80229c4:	f000 fa82 	bl	8022ecc <USBD_Get_Configuration_Number>
 80229c8:	0003      	movs	r3, r0
 80229ca:	001a      	movs	r2, r3
 80229cc:	4b1d      	ldr	r3, [pc, #116]	@ (8022a44 <MX_USBX_Device_Init+0x120>)
 80229ce:	601a      	str	r2, [r3, #0]

  /* Find cdc acm interface number */
  cdc_acm_interface_number = USBD_Get_Interface_Number(CLASS_TYPE_CDC_ACM, 0);
 80229d0:	2100      	movs	r1, #0
 80229d2:	2002      	movs	r0, #2
 80229d4:	f000 fa2a 	bl	8022e2c <USBD_Get_Interface_Number>
 80229d8:	0003      	movs	r3, r0
 80229da:	001a      	movs	r2, r3
 80229dc:	4b1a      	ldr	r3, [pc, #104]	@ (8022a48 <MX_USBX_Device_Init+0x124>)
 80229de:	601a      	str	r2, [r3, #0]

  /* Initialize the device cdc acm class */
  if (ux_device_stack_class_register(_ux_system_slave_class_cdc_acm_name,
 80229e0:	4b18      	ldr	r3, [pc, #96]	@ (8022a44 <MX_USBX_Device_Init+0x120>)
 80229e2:	681a      	ldr	r2, [r3, #0]
 80229e4:	4b18      	ldr	r3, [pc, #96]	@ (8022a48 <MX_USBX_Device_Init+0x124>)
 80229e6:	681c      	ldr	r4, [r3, #0]
 80229e8:	4918      	ldr	r1, [pc, #96]	@ (8022a4c <MX_USBX_Device_Init+0x128>)
 80229ea:	4819      	ldr	r0, [pc, #100]	@ (8022a50 <MX_USBX_Device_Init+0x12c>)
 80229ec:	4b11      	ldr	r3, [pc, #68]	@ (8022a34 <MX_USBX_Device_Init+0x110>)
 80229ee:	9300      	str	r3, [sp, #0]
 80229f0:	0023      	movs	r3, r4
 80229f2:	f7fc fcd5 	bl	801f3a0 <_ux_device_stack_class_register>
 80229f6:	1e03      	subs	r3, r0, #0
 80229f8:	d001      	beq.n	80229fe <MX_USBX_Device_Init+0xda>
                                     cdc_acm_configuration_number,
                                     cdc_acm_interface_number,
                                     &cdc_acm_parameter) != UX_SUCCESS)
  {
    /* USER CODE BEGIN USBX_DEVICE_CDC_ACM_REGISTER_ERROR */
    return UX_ERROR;
 80229fa:	23ff      	movs	r3, #255	@ 0xff
 80229fc:	e012      	b.n	8022a24 <MX_USBX_Device_Init+0x100>
    /* USER CODE END USBX_DEVICE_CDC_ACM_REGISTER_ERROR */
  }

  /* USER CODE BEGIN MX_USBX_Device_Init1 */
  /* Connect USBX to STM32 PCD and start the USB peripheral only AFTER stack is ready */
  if (_ux_dcd_stm32_initialize((ULONG)USB_DRD_FS, (ULONG)&hpcd_USB_DRD_FS) != UX_SUCCESS)
 80229fe:	4b15      	ldr	r3, [pc, #84]	@ (8022a54 <MX_USBX_Device_Init+0x130>)
 8022a00:	4a15      	ldr	r2, [pc, #84]	@ (8022a58 <MX_USBX_Device_Init+0x134>)
 8022a02:	0019      	movs	r1, r3
 8022a04:	0010      	movs	r0, r2
 8022a06:	f7ff fdf5 	bl	80225f4 <_ux_dcd_stm32_initialize>
 8022a0a:	1e03      	subs	r3, r0, #0
 8022a0c:	d001      	beq.n	8022a12 <MX_USBX_Device_Init+0xee>
  {
    return UX_ERROR;
 8022a0e:	23ff      	movs	r3, #255	@ 0xff
 8022a10:	e008      	b.n	8022a24 <MX_USBX_Device_Init+0x100>
  }

  if (HAL_PCD_Start(&hpcd_USB_DRD_FS) != HAL_OK)
 8022a12:	4b10      	ldr	r3, [pc, #64]	@ (8022a54 <MX_USBX_Device_Init+0x130>)
 8022a14:	0018      	movs	r0, r3
 8022a16:	f7f3 fc61 	bl	80162dc <HAL_PCD_Start>
 8022a1a:	1e03      	subs	r3, r0, #0
 8022a1c:	d001      	beq.n	8022a22 <MX_USBX_Device_Init+0xfe>
  {
    return UX_ERROR;
 8022a1e:	23ff      	movs	r3, #255	@ 0xff
 8022a20:	e000      	b.n	8022a24 <MX_USBX_Device_Init+0x100>
  }
  /* USER CODE END MX_USBX_Device_Init1 */

  return ret;
 8022a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8022a24:	0018      	movs	r0, r3
 8022a26:	46bd      	mov	sp, r7
 8022a28:	b00b      	add	sp, #44	@ 0x2c
 8022a2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022a2c:	20003b78 	.word	0x20003b78
 8022a30:	08022ab5 	.word	0x08022ab5
 8022a34:	20006380 	.word	0x20006380
 8022a38:	08022b09 	.word	0x08022b09
 8022a3c:	08022b25 	.word	0x08022b25
 8022a40:	08022b41 	.word	0x08022b41
 8022a44:	2000637c 	.word	0x2000637c
 8022a48:	20006378 	.word	0x20006378
 8022a4c:	08021631 	.word	0x08021631
 8022a50:	20000028 	.word	0x20000028
 8022a54:	200005b8 	.word	0x200005b8
 8022a58:	40005c00 	.word	0x40005c00

08022a5c <_ux_utility_interrupt_disable>:
  *         USB utility interrupt disable.
  * @param  none
  * @retval none
  */
ALIGN_TYPE _ux_utility_interrupt_disable(VOID)
{
 8022a5c:	b580      	push	{r7, lr}
 8022a5e:	b082      	sub	sp, #8
 8022a60:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8022a62:	f3ef 8310 	mrs	r3, PRIMASK
 8022a66:	603b      	str	r3, [r7, #0]
  return(result);
 8022a68:	683b      	ldr	r3, [r7, #0]
  UINT interrupt_save;
  /* USER CODE BEGIN _ux_utility_interrupt_disable */
  interrupt_save = __get_PRIMASK();
 8022a6a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8022a6c:	b672      	cpsid	i
}
 8022a6e:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();
  /* USER CODE END _ux_utility_interrupt_disable */

  return interrupt_save;
 8022a70:	687b      	ldr	r3, [r7, #4]
}
 8022a72:	0018      	movs	r0, r3
 8022a74:	46bd      	mov	sp, r7
 8022a76:	b002      	add	sp, #8
 8022a78:	bd80      	pop	{r7, pc}

08022a7a <_ux_utility_interrupt_restore>:
  *         USB utility interrupt restore.
  * @param  flags
  * @retval none
  */
VOID _ux_utility_interrupt_restore(ALIGN_TYPE flags)
{
 8022a7a:	b580      	push	{r7, lr}
 8022a7c:	b084      	sub	sp, #16
 8022a7e:	af00      	add	r7, sp, #0
 8022a80:	6078      	str	r0, [r7, #4]
 8022a82:	687b      	ldr	r3, [r7, #4]
 8022a84:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8022a86:	68fb      	ldr	r3, [r7, #12]
 8022a88:	f383 8810 	msr	PRIMASK, r3
}
 8022a8c:	46c0      	nop			@ (mov r8, r8)

  /* USER CODE BEGIN _ux_utility_interrupt_restore */
  __set_PRIMASK(flags);
  /* USER CODE END _ux_utility_interrupt_restore */
}
 8022a8e:	46c0      	nop			@ (mov r8, r8)
 8022a90:	46bd      	mov	sp, r7
 8022a92:	b004      	add	sp, #16
 8022a94:	bd80      	pop	{r7, pc}

08022a96 <_ux_utility_time_get>:
  *         Get Time Tick for host timing.
  * @param  none
  * @retval time tick
  */
ULONG _ux_utility_time_get(VOID)
{
 8022a96:	b580      	push	{r7, lr}
 8022a98:	b082      	sub	sp, #8
 8022a9a:	af00      	add	r7, sp, #0
  ULONG time_tick = 0U;
 8022a9c:	2300      	movs	r3, #0
 8022a9e:	607b      	str	r3, [r7, #4]

  /* USER CODE BEGIN _ux_utility_time_get */
time_tick = HAL_GetTick();
 8022aa0:	f7ee faa4 	bl	8010fec <HAL_GetTick>
 8022aa4:	0003      	movs	r3, r0
 8022aa6:	607b      	str	r3, [r7, #4]
  /* USER CODE END _ux_utility_time_get */

  return time_tick;
 8022aa8:	687b      	ldr	r3, [r7, #4]
}
 8022aaa:	0018      	movs	r0, r3
 8022aac:	46bd      	mov	sp, r7
 8022aae:	b002      	add	sp, #8
 8022ab0:	bd80      	pop	{r7, pc}
	...

08022ab4 <USBD_ChangeFunction>:
  *         This function is called when the device state changes.
  * @param  Device_State: USB Device State
  * @retval status
  */
static UINT USBD_ChangeFunction(ULONG Device_State)
{
 8022ab4:	b580      	push	{r7, lr}
 8022ab6:	b084      	sub	sp, #16
 8022ab8:	af00      	add	r7, sp, #0
 8022aba:	6078      	str	r0, [r7, #4]
   UINT status = UX_SUCCESS;
 8022abc:	2300      	movs	r3, #0
 8022abe:	60fb      	str	r3, [r7, #12]

  /* USER CODE BEGIN USBD_ChangeFunction0 */

  /* USER CODE END USBD_ChangeFunction0 */

  switch (Device_State)
 8022ac0:	687b      	ldr	r3, [r7, #4]
 8022ac2:	2bf4      	cmp	r3, #244	@ 0xf4
 8022ac4:	d812      	bhi.n	8022aec <USBD_ChangeFunction+0x38>
 8022ac6:	687b      	ldr	r3, [r7, #4]
 8022ac8:	2bf0      	cmp	r3, #240	@ 0xf0
 8022aca:	d206      	bcs.n	8022ada <USBD_ChangeFunction+0x26>
 8022acc:	687b      	ldr	r3, [r7, #4]
 8022ace:	2b01      	cmp	r3, #1
 8022ad0:	d00e      	beq.n	8022af0 <USBD_ChangeFunction+0x3c>
 8022ad2:	687b      	ldr	r3, [r7, #4]
 8022ad4:	2b0a      	cmp	r3, #10
 8022ad6:	d00d      	beq.n	8022af4 <USBD_ChangeFunction+0x40>

      /* USER CODE BEGIN DEFAULT */

      /* USER CODE END DEFAULT */

      break;
 8022ad8:	e008      	b.n	8022aec <USBD_ChangeFunction+0x38>
  switch (Device_State)
 8022ada:	687b      	ldr	r3, [r7, #4]
 8022adc:	3bf0      	subs	r3, #240	@ 0xf0
 8022ade:	2b04      	cmp	r3, #4
 8022ae0:	d804      	bhi.n	8022aec <USBD_ChangeFunction+0x38>
 8022ae2:	009a      	lsls	r2, r3, #2
 8022ae4:	4b07      	ldr	r3, [pc, #28]	@ (8022b04 <USBD_ChangeFunction+0x50>)
 8022ae6:	18d3      	adds	r3, r2, r3
 8022ae8:	681b      	ldr	r3, [r3, #0]
 8022aea:	469f      	mov	pc, r3
      break;
 8022aec:	46c0      	nop			@ (mov r8, r8)
 8022aee:	e004      	b.n	8022afa <USBD_ChangeFunction+0x46>
      break;
 8022af0:	46c0      	nop			@ (mov r8, r8)
 8022af2:	e002      	b.n	8022afa <USBD_ChangeFunction+0x46>
      break;
 8022af4:	46c0      	nop			@ (mov r8, r8)
 8022af6:	e000      	b.n	8022afa <USBD_ChangeFunction+0x46>
      break;
 8022af8:	46c0      	nop			@ (mov r8, r8)

  /* USER CODE BEGIN USBD_ChangeFunction1 */

  /* USER CODE END USBD_ChangeFunction1 */

  return status;
 8022afa:	68fb      	ldr	r3, [r7, #12]
}
 8022afc:	0018      	movs	r0, r3
 8022afe:	46bd      	mov	sp, r7
 8022b00:	b004      	add	sp, #16
 8022b02:	bd80      	pop	{r7, pc}
 8022b04:	0802b250 	.word	0x0802b250

08022b08 <USBD_CDC_ACM_Activate>:
  *         This function is called when insertion of a CDC ACM device.
  * @param  cdc_acm_instance: Pointer to the cdc acm class instance.
  * @retval none
  */
VOID USBD_CDC_ACM_Activate(VOID *cdc_acm_instance)
{
 8022b08:	b580      	push	{r7, lr}
 8022b0a:	b082      	sub	sp, #8
 8022b0c:	af00      	add	r7, sp, #0
 8022b0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_CDC_ACM_Activate */
  UX_PARAMETER_NOT_USED(cdc_acm_instance);
  cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *)cdc_acm_instance;
 8022b10:	4b03      	ldr	r3, [pc, #12]	@ (8022b20 <USBD_CDC_ACM_Activate+0x18>)
 8022b12:	687a      	ldr	r2, [r7, #4]
 8022b14:	601a      	str	r2, [r3, #0]
  /* USER CODE END USBD_CDC_ACM_Activate */

  return;
 8022b16:	46c0      	nop			@ (mov r8, r8)
}
 8022b18:	46bd      	mov	sp, r7
 8022b1a:	b002      	add	sp, #8
 8022b1c:	bd80      	pop	{r7, pc}
 8022b1e:	46c0      	nop			@ (mov r8, r8)
 8022b20:	2000638c 	.word	0x2000638c

08022b24 <USBD_CDC_ACM_Deactivate>:
  *         This function is called when extraction of a CDC ACM device.
  * @param  cdc_acm_instance: Pointer to the cdc acm class instance.
  * @retval none
  */
VOID USBD_CDC_ACM_Deactivate(VOID *cdc_acm_instance)
{
 8022b24:	b580      	push	{r7, lr}
 8022b26:	b082      	sub	sp, #8
 8022b28:	af00      	add	r7, sp, #0
 8022b2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_CDC_ACM_Deactivate */
  UX_PARAMETER_NOT_USED(cdc_acm_instance);
  cdc_acm = UX_NULL;
 8022b2c:	4b03      	ldr	r3, [pc, #12]	@ (8022b3c <USBD_CDC_ACM_Deactivate+0x18>)
 8022b2e:	2200      	movs	r2, #0
 8022b30:	601a      	str	r2, [r3, #0]
  /* USER CODE END USBD_CDC_ACM_Deactivate */

  return;
 8022b32:	46c0      	nop			@ (mov r8, r8)
}
 8022b34:	46bd      	mov	sp, r7
 8022b36:	b002      	add	sp, #8
 8022b38:	bd80      	pop	{r7, pc}
 8022b3a:	46c0      	nop			@ (mov r8, r8)
 8022b3c:	2000638c 	.word	0x2000638c

08022b40 <USBD_CDC_ACM_ParameterChange>:
  *         This function is invoked to manage the CDC ACM class requests.
  * @param  cdc_acm_instance: Pointer to the cdc acm class instance.
  * @retval none
  */
VOID USBD_CDC_ACM_ParameterChange(VOID *cdc_acm_instance)
{
 8022b40:	b580      	push	{r7, lr}
 8022b42:	b082      	sub	sp, #8
 8022b44:	af00      	add	r7, sp, #0
 8022b46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_CDC_ACM_ParameterChange */
  UX_PARAMETER_NOT_USED(cdc_acm_instance);
  /* USER CODE END USBD_CDC_ACM_ParameterChange */

  return;
 8022b48:	46c0      	nop			@ (mov r8, r8)
}
 8022b4a:	46bd      	mov	sp, r7
 8022b4c:	b002      	add	sp, #8
 8022b4e:	bd80      	pop	{r7, pc}

08022b50 <USBD_CDC_ACM_Transmit>:

/* USER CODE BEGIN 1 */
uint32_t USBD_CDC_ACM_Transmit(uint8_t* buffer, uint32_t size, uint32_t* sent)
{
 8022b50:	b580      	push	{r7, lr}
 8022b52:	b086      	sub	sp, #24
 8022b54:	af00      	add	r7, sp, #0
 8022b56:	60f8      	str	r0, [r7, #12]
 8022b58:	60b9      	str	r1, [r7, #8]
 8022b5a:	607a      	str	r2, [r7, #4]
    if (sent) *sent = 0;
 8022b5c:	687b      	ldr	r3, [r7, #4]
 8022b5e:	2b00      	cmp	r3, #0
 8022b60:	d002      	beq.n	8022b68 <USBD_CDC_ACM_Transmit+0x18>
 8022b62:	687b      	ldr	r3, [r7, #4]
 8022b64:	2200      	movs	r2, #0
 8022b66:	601a      	str	r2, [r3, #0]
    if (cdc_acm == NULL)
 8022b68:	4b15      	ldr	r3, [pc, #84]	@ (8022bc0 <USBD_CDC_ACM_Transmit+0x70>)
 8022b6a:	681b      	ldr	r3, [r3, #0]
 8022b6c:	2b00      	cmp	r3, #0
 8022b6e:	d101      	bne.n	8022b74 <USBD_CDC_ACM_Transmit+0x24>
    {
        return 1; /* not connected */
 8022b70:	2301      	movs	r3, #1
 8022b72:	e021      	b.n	8022bb8 <USBD_CDC_ACM_Transmit+0x68>
    }

    /* Non-blocking with timeout: never hang the firmware if host isn't reading. */
    ULONG start = _ux_utility_time_get();
 8022b74:	f7ff ff8f 	bl	8022a96 <_ux_utility_time_get>
 8022b78:	0003      	movs	r3, r0
 8022b7a:	617b      	str	r3, [r7, #20]
    UINT retVal;

    do
    {
        retVal = ux_device_class_cdc_acm_write_run(cdc_acm, buffer, size, sent);
 8022b7c:	4b10      	ldr	r3, [pc, #64]	@ (8022bc0 <USBD_CDC_ACM_Transmit+0x70>)
 8022b7e:	6818      	ldr	r0, [r3, #0]
 8022b80:	687b      	ldr	r3, [r7, #4]
 8022b82:	68ba      	ldr	r2, [r7, #8]
 8022b84:	68f9      	ldr	r1, [r7, #12]
 8022b86:	f7fe ff71 	bl	8021a6c <_ux_device_class_cdc_acm_write_run>
 8022b8a:	0003      	movs	r3, r0
 8022b8c:	613b      	str	r3, [r7, #16]

        if (retVal == UX_STATE_NEXT)
 8022b8e:	693b      	ldr	r3, [r7, #16]
 8022b90:	2b04      	cmp	r3, #4
 8022b92:	d101      	bne.n	8022b98 <USBD_CDC_ACM_Transmit+0x48>
        {
            return 0; /* sent OK */
 8022b94:	2300      	movs	r3, #0
 8022b96:	e00f      	b.n	8022bb8 <USBD_CDC_ACM_Transmit+0x68>
        }

        /* If class wants us to try again later, don't spin forever. */
        if ((_ux_utility_time_get() - start) > 20U)
 8022b98:	f7ff ff7d 	bl	8022a96 <_ux_utility_time_get>
 8022b9c:	0002      	movs	r2, r0
 8022b9e:	697b      	ldr	r3, [r7, #20]
 8022ba0:	1ad3      	subs	r3, r2, r3
 8022ba2:	2b14      	cmp	r3, #20
 8022ba4:	d901      	bls.n	8022baa <USBD_CDC_ACM_Transmit+0x5a>
        {
            return 2; /* busy/timeout */
 8022ba6:	2302      	movs	r3, #2
 8022ba8:	e006      	b.n	8022bb8 <USBD_CDC_ACM_Transmit+0x68>
        }

    } while (retVal == UX_STATE_WAIT || retVal == UX_STATE_LOCK);
 8022baa:	693b      	ldr	r3, [r7, #16]
 8022bac:	2b05      	cmp	r3, #5
 8022bae:	d0e5      	beq.n	8022b7c <USBD_CDC_ACM_Transmit+0x2c>
 8022bb0:	693b      	ldr	r3, [r7, #16]
 8022bb2:	2b06      	cmp	r3, #6
 8022bb4:	d0e2      	beq.n	8022b7c <USBD_CDC_ACM_Transmit+0x2c>

    /* Any other code is treated as an error / not ready. */
    return 2;
 8022bb6:	2302      	movs	r3, #2
}
 8022bb8:	0018      	movs	r0, r3
 8022bba:	46bd      	mov	sp, r7
 8022bbc:	b006      	add	sp, #24
 8022bbe:	bd80      	pop	{r7, pc}
 8022bc0:	2000638c 	.word	0x2000638c

08022bc4 <USBD_CDC_ACM_Receive>:

uint32_t USBD_CDC_ACM_Receive(uint8_t* buffer, uint32_t size, uint32_t* received)
{
 8022bc4:	b580      	push	{r7, lr}
 8022bc6:	b084      	sub	sp, #16
 8022bc8:	af00      	add	r7, sp, #0
 8022bca:	60f8      	str	r0, [r7, #12]
 8022bcc:	60b9      	str	r1, [r7, #8]
 8022bce:	607a      	str	r2, [r7, #4]
  if (received) *received = 0;
 8022bd0:	687b      	ldr	r3, [r7, #4]
 8022bd2:	2b00      	cmp	r3, #0
 8022bd4:	d002      	beq.n	8022bdc <USBD_CDC_ACM_Receive+0x18>
 8022bd6:	687b      	ldr	r3, [r7, #4]
 8022bd8:	2200      	movs	r2, #0
 8022bda:	601a      	str	r2, [r3, #0]
  if (cdc_acm!=NULL){
 8022bdc:	4b08      	ldr	r3, [pc, #32]	@ (8022c00 <USBD_CDC_ACM_Receive+0x3c>)
 8022bde:	681b      	ldr	r3, [r3, #0]
 8022be0:	2b00      	cmp	r3, #0
 8022be2:	d008      	beq.n	8022bf6 <USBD_CDC_ACM_Receive+0x32>
    ux_device_class_cdc_acm_read_run(cdc_acm,buffer,size,received);
 8022be4:	4b06      	ldr	r3, [pc, #24]	@ (8022c00 <USBD_CDC_ACM_Receive+0x3c>)
 8022be6:	6818      	ldr	r0, [r3, #0]
 8022be8:	687b      	ldr	r3, [r7, #4]
 8022bea:	68ba      	ldr	r2, [r7, #8]
 8022bec:	68f9      	ldr	r1, [r7, #12]
 8022bee:	f7fe fe5f 	bl	80218b0 <_ux_device_class_cdc_acm_read_run>
    return 0;
 8022bf2:	2300      	movs	r3, #0
 8022bf4:	e000      	b.n	8022bf8 <USBD_CDC_ACM_Receive+0x34>
  }else{
   return 1;
 8022bf6:	2301      	movs	r3, #1
  }

}
 8022bf8:	0018      	movs	r0, r3
 8022bfa:	46bd      	mov	sp, r7
 8022bfc:	b004      	add	sp, #16
 8022bfe:	bd80      	pop	{r7, pc}
 8022c00:	2000638c 	.word	0x2000638c

08022c04 <USBD_Get_Device_Framework_Speed>:
  * @param  Speed : HIGH or FULL SPEED flag
  * @param  length : length of HIGH or FULL SPEED array
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_Get_Device_Framework_Speed(uint8_t Speed, ULONG *Length)
{
 8022c04:	b580      	push	{r7, lr}
 8022c06:	b084      	sub	sp, #16
 8022c08:	af00      	add	r7, sp, #0
 8022c0a:	0002      	movs	r2, r0
 8022c0c:	6039      	str	r1, [r7, #0]
 8022c0e:	1dfb      	adds	r3, r7, #7
 8022c10:	701a      	strb	r2, [r3, #0]
  uint8_t *pFrameWork = NULL;
 8022c12:	2300      	movs	r3, #0
 8022c14:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN Device_Framework0 */

  /* USER CODE END Device_Framework0 */

  if (USBD_FULL_SPEED == Speed)
 8022c16:	1dfb      	adds	r3, r7, #7
 8022c18:	781b      	ldrb	r3, [r3, #0]
 8022c1a:	2b00      	cmp	r3, #0
 8022c1c:	d116      	bne.n	8022c4c <USBD_Get_Device_Framework_Speed+0x48>
  {
    USBD_Device_Framework_Builder(&USBD_Device_FS, pDevFrameWorkDesc_FS,
 8022c1e:	4b19      	ldr	r3, [pc, #100]	@ (8022c84 <USBD_Get_Device_Framework_Speed+0x80>)
 8022c20:	6819      	ldr	r1, [r3, #0]
 8022c22:	1dfb      	adds	r3, r7, #7
 8022c24:	781b      	ldrb	r3, [r3, #0]
 8022c26:	4a18      	ldr	r2, [pc, #96]	@ (8022c88 <USBD_Get_Device_Framework_Speed+0x84>)
 8022c28:	4818      	ldr	r0, [pc, #96]	@ (8022c8c <USBD_Get_Device_Framework_Speed+0x88>)
 8022c2a:	f000 f9bd 	bl	8022fa8 <USBD_Device_Framework_Builder>
                                  UserClassInstance, Speed);

    /* Get the length of USBD_device_framework_full_speed */
    *Length = (ULONG)(USBD_Device_FS.CurrDevDescSz + USBD_Device_FS.CurrConfDescSz);
 8022c2e:	4a17      	ldr	r2, [pc, #92]	@ (8022c8c <USBD_Get_Device_Framework_Speed+0x88>)
 8022c30:	2390      	movs	r3, #144	@ 0x90
 8022c32:	005b      	lsls	r3, r3, #1
 8022c34:	58d2      	ldr	r2, [r2, r3]
 8022c36:	4915      	ldr	r1, [pc, #84]	@ (8022c8c <USBD_Get_Device_Framework_Speed+0x88>)
 8022c38:	2392      	movs	r3, #146	@ 0x92
 8022c3a:	005b      	lsls	r3, r3, #1
 8022c3c:	58cb      	ldr	r3, [r1, r3]
 8022c3e:	18d2      	adds	r2, r2, r3
 8022c40:	683b      	ldr	r3, [r7, #0]
 8022c42:	601a      	str	r2, [r3, #0]

    pFrameWork = pDevFrameWorkDesc_FS;
 8022c44:	4b0f      	ldr	r3, [pc, #60]	@ (8022c84 <USBD_Get_Device_Framework_Speed+0x80>)
 8022c46:	681b      	ldr	r3, [r3, #0]
 8022c48:	60fb      	str	r3, [r7, #12]
 8022c4a:	e015      	b.n	8022c78 <USBD_Get_Device_Framework_Speed+0x74>
  }
  else
  {
    USBD_Device_Framework_Builder(&USBD_Device_HS, pDevFrameWorkDesc_HS,
 8022c4c:	4b10      	ldr	r3, [pc, #64]	@ (8022c90 <USBD_Get_Device_Framework_Speed+0x8c>)
 8022c4e:	6819      	ldr	r1, [r3, #0]
 8022c50:	1dfb      	adds	r3, r7, #7
 8022c52:	781b      	ldrb	r3, [r3, #0]
 8022c54:	4a0c      	ldr	r2, [pc, #48]	@ (8022c88 <USBD_Get_Device_Framework_Speed+0x84>)
 8022c56:	480f      	ldr	r0, [pc, #60]	@ (8022c94 <USBD_Get_Device_Framework_Speed+0x90>)
 8022c58:	f000 f9a6 	bl	8022fa8 <USBD_Device_Framework_Builder>
                                  UserClassInstance, Speed);

    /* Get the length of USBD_device_framework_high_speed */
    *Length = (ULONG)(USBD_Device_HS.CurrDevDescSz + USBD_Device_HS.CurrConfDescSz);
 8022c5c:	4a0d      	ldr	r2, [pc, #52]	@ (8022c94 <USBD_Get_Device_Framework_Speed+0x90>)
 8022c5e:	2390      	movs	r3, #144	@ 0x90
 8022c60:	005b      	lsls	r3, r3, #1
 8022c62:	58d2      	ldr	r2, [r2, r3]
 8022c64:	490b      	ldr	r1, [pc, #44]	@ (8022c94 <USBD_Get_Device_Framework_Speed+0x90>)
 8022c66:	2392      	movs	r3, #146	@ 0x92
 8022c68:	005b      	lsls	r3, r3, #1
 8022c6a:	58cb      	ldr	r3, [r1, r3]
 8022c6c:	18d2      	adds	r2, r2, r3
 8022c6e:	683b      	ldr	r3, [r7, #0]
 8022c70:	601a      	str	r2, [r3, #0]

    pFrameWork = pDevFrameWorkDesc_HS;
 8022c72:	4b07      	ldr	r3, [pc, #28]	@ (8022c90 <USBD_Get_Device_Framework_Speed+0x8c>)
 8022c74:	681b      	ldr	r3, [r3, #0]
 8022c76:	60fb      	str	r3, [r7, #12]
  }
  /* USER CODE BEGIN Device_Framework1 */

  /* USER CODE END Device_Framework1 */
  return pFrameWork;
 8022c78:	68fb      	ldr	r3, [r7, #12]
}
 8022c7a:	0018      	movs	r0, r3
 8022c7c:	46bd      	mov	sp, r7
 8022c7e:	b004      	add	sp, #16
 8022c80:	bd80      	pop	{r7, pc}
 8022c82:	46c0      	nop			@ (mov r8, r8)
 8022c84:	2000007c 	.word	0x2000007c
 8022c88:	20000070 	.word	0x20000070
 8022c8c:	20006390 	.word	0x20006390
 8022c90:	20000080 	.word	0x20000080
 8022c94:	200064b8 	.word	0x200064b8

08022c98 <USBD_Get_String_Framework>:
  *         Return the language_id_framework
  * @param  Length : Length of String_Framework
  * @retval Pointer to language_id_framework buffer
  */
uint8_t *USBD_Get_String_Framework(ULONG *Length)
{
 8022c98:	b5b0      	push	{r4, r5, r7, lr}
 8022c9a:	b084      	sub	sp, #16
 8022c9c:	af00      	add	r7, sp, #0
 8022c9e:	6078      	str	r0, [r7, #4]
  uint16_t len = 0U;
 8022ca0:	250c      	movs	r5, #12
 8022ca2:	197b      	adds	r3, r7, r5
 8022ca4:	2200      	movs	r2, #0
 8022ca6:	801a      	strh	r2, [r3, #0]
  uint8_t count = 0U;
 8022ca8:	240f      	movs	r4, #15
 8022caa:	193b      	adds	r3, r7, r4
 8022cac:	2200      	movs	r2, #0
 8022cae:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN String_Framework0 */

  /* USER CODE END String_Framework0 */

  /* Set the Manufacturer language Id and index in USBD_string_framework */
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 8022cb0:	193b      	adds	r3, r7, r4
 8022cb2:	781b      	ldrb	r3, [r3, #0]
 8022cb4:	193a      	adds	r2, r7, r4
 8022cb6:	1c59      	adds	r1, r3, #1
 8022cb8:	7011      	strb	r1, [r2, #0]
 8022cba:	001a      	movs	r2, r3
 8022cbc:	4b43      	ldr	r3, [pc, #268]	@ (8022dcc <USBD_Get_String_Framework+0x134>)
 8022cbe:	2109      	movs	r1, #9
 8022cc0:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 8022cc2:	193b      	adds	r3, r7, r4
 8022cc4:	781b      	ldrb	r3, [r3, #0]
 8022cc6:	193a      	adds	r2, r7, r4
 8022cc8:	1c59      	adds	r1, r3, #1
 8022cca:	7011      	strb	r1, [r2, #0]
 8022ccc:	001a      	movs	r2, r3
 8022cce:	4b3f      	ldr	r3, [pc, #252]	@ (8022dcc <USBD_Get_String_Framework+0x134>)
 8022cd0:	2104      	movs	r1, #4
 8022cd2:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_IDX_MFC_STR;
 8022cd4:	193b      	adds	r3, r7, r4
 8022cd6:	781b      	ldrb	r3, [r3, #0]
 8022cd8:	193a      	adds	r2, r7, r4
 8022cda:	1c59      	adds	r1, r3, #1
 8022cdc:	7011      	strb	r1, [r2, #0]
 8022cde:	001a      	movs	r2, r3
 8022ce0:	4b3a      	ldr	r3, [pc, #232]	@ (8022dcc <USBD_Get_String_Framework+0x134>)
 8022ce2:	2101      	movs	r1, #1
 8022ce4:	5499      	strb	r1, [r3, r2]

  /* Set the Manufacturer string in string_framework */
  USBD_Desc_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_string_framework + count, &len);
 8022ce6:	193b      	adds	r3, r7, r4
 8022ce8:	781a      	ldrb	r2, [r3, #0]
 8022cea:	4b38      	ldr	r3, [pc, #224]	@ (8022dcc <USBD_Get_String_Framework+0x134>)
 8022cec:	18d1      	adds	r1, r2, r3
 8022cee:	197a      	adds	r2, r7, r5
 8022cf0:	4b37      	ldr	r3, [pc, #220]	@ (8022dd0 <USBD_Get_String_Framework+0x138>)
 8022cf2:	0018      	movs	r0, r3
 8022cf4:	f000 f8fe 	bl	8022ef4 <USBD_Desc_GetString>

  /* Set the Product language Id and index in USBD_string_framework */
  count += len + 1;
 8022cf8:	197b      	adds	r3, r7, r5
 8022cfa:	881b      	ldrh	r3, [r3, #0]
 8022cfc:	b2da      	uxtb	r2, r3
 8022cfe:	193b      	adds	r3, r7, r4
 8022d00:	781b      	ldrb	r3, [r3, #0]
 8022d02:	18d3      	adds	r3, r2, r3
 8022d04:	b2da      	uxtb	r2, r3
 8022d06:	193b      	adds	r3, r7, r4
 8022d08:	3201      	adds	r2, #1
 8022d0a:	701a      	strb	r2, [r3, #0]
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 8022d0c:	193b      	adds	r3, r7, r4
 8022d0e:	781b      	ldrb	r3, [r3, #0]
 8022d10:	193a      	adds	r2, r7, r4
 8022d12:	1c59      	adds	r1, r3, #1
 8022d14:	7011      	strb	r1, [r2, #0]
 8022d16:	001a      	movs	r2, r3
 8022d18:	4b2c      	ldr	r3, [pc, #176]	@ (8022dcc <USBD_Get_String_Framework+0x134>)
 8022d1a:	2109      	movs	r1, #9
 8022d1c:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 8022d1e:	193b      	adds	r3, r7, r4
 8022d20:	781b      	ldrb	r3, [r3, #0]
 8022d22:	193a      	adds	r2, r7, r4
 8022d24:	1c59      	adds	r1, r3, #1
 8022d26:	7011      	strb	r1, [r2, #0]
 8022d28:	001a      	movs	r2, r3
 8022d2a:	4b28      	ldr	r3, [pc, #160]	@ (8022dcc <USBD_Get_String_Framework+0x134>)
 8022d2c:	2104      	movs	r1, #4
 8022d2e:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_IDX_PRODUCT_STR;
 8022d30:	193b      	adds	r3, r7, r4
 8022d32:	781b      	ldrb	r3, [r3, #0]
 8022d34:	193a      	adds	r2, r7, r4
 8022d36:	1c59      	adds	r1, r3, #1
 8022d38:	7011      	strb	r1, [r2, #0]
 8022d3a:	001a      	movs	r2, r3
 8022d3c:	4b23      	ldr	r3, [pc, #140]	@ (8022dcc <USBD_Get_String_Framework+0x134>)
 8022d3e:	2102      	movs	r1, #2
 8022d40:	5499      	strb	r1, [r3, r2]

  /* Set the Product string in USBD_string_framework */
  USBD_Desc_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_string_framework + count, &len);
 8022d42:	193b      	adds	r3, r7, r4
 8022d44:	781a      	ldrb	r2, [r3, #0]
 8022d46:	4b21      	ldr	r3, [pc, #132]	@ (8022dcc <USBD_Get_String_Framework+0x134>)
 8022d48:	18d1      	adds	r1, r2, r3
 8022d4a:	197a      	adds	r2, r7, r5
 8022d4c:	4b21      	ldr	r3, [pc, #132]	@ (8022dd4 <USBD_Get_String_Framework+0x13c>)
 8022d4e:	0018      	movs	r0, r3
 8022d50:	f000 f8d0 	bl	8022ef4 <USBD_Desc_GetString>

  /* Set Serial language Id and index in string_framework */
  count += len + 1;
 8022d54:	197b      	adds	r3, r7, r5
 8022d56:	881b      	ldrh	r3, [r3, #0]
 8022d58:	b2da      	uxtb	r2, r3
 8022d5a:	193b      	adds	r3, r7, r4
 8022d5c:	781b      	ldrb	r3, [r3, #0]
 8022d5e:	18d3      	adds	r3, r2, r3
 8022d60:	b2da      	uxtb	r2, r3
 8022d62:	193b      	adds	r3, r7, r4
 8022d64:	3201      	adds	r2, #1
 8022d66:	701a      	strb	r2, [r3, #0]
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 8022d68:	193b      	adds	r3, r7, r4
 8022d6a:	781b      	ldrb	r3, [r3, #0]
 8022d6c:	0020      	movs	r0, r4
 8022d6e:	193a      	adds	r2, r7, r4
 8022d70:	1c59      	adds	r1, r3, #1
 8022d72:	7011      	strb	r1, [r2, #0]
 8022d74:	001a      	movs	r2, r3
 8022d76:	4b15      	ldr	r3, [pc, #84]	@ (8022dcc <USBD_Get_String_Framework+0x134>)
 8022d78:	2109      	movs	r1, #9
 8022d7a:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 8022d7c:	183b      	adds	r3, r7, r0
 8022d7e:	781b      	ldrb	r3, [r3, #0]
 8022d80:	183a      	adds	r2, r7, r0
 8022d82:	1c59      	adds	r1, r3, #1
 8022d84:	7011      	strb	r1, [r2, #0]
 8022d86:	001a      	movs	r2, r3
 8022d88:	4b10      	ldr	r3, [pc, #64]	@ (8022dcc <USBD_Get_String_Framework+0x134>)
 8022d8a:	2104      	movs	r1, #4
 8022d8c:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_IDX_SERIAL_STR;
 8022d8e:	183b      	adds	r3, r7, r0
 8022d90:	781b      	ldrb	r3, [r3, #0]
 8022d92:	183a      	adds	r2, r7, r0
 8022d94:	1c59      	adds	r1, r3, #1
 8022d96:	7011      	strb	r1, [r2, #0]
 8022d98:	001a      	movs	r2, r3
 8022d9a:	4b0c      	ldr	r3, [pc, #48]	@ (8022dcc <USBD_Get_String_Framework+0x134>)
 8022d9c:	2103      	movs	r1, #3
 8022d9e:	5499      	strb	r1, [r3, r2]

  /* Set the Serial number in USBD_string_framework */
  USBD_Desc_GetString((uint8_t *)USBD_SERIAL_NUMBER, USBD_string_framework + count, &len);
 8022da0:	183b      	adds	r3, r7, r0
 8022da2:	781a      	ldrb	r2, [r3, #0]
 8022da4:	4b09      	ldr	r3, [pc, #36]	@ (8022dcc <USBD_Get_String_Framework+0x134>)
 8022da6:	18d1      	adds	r1, r2, r3
 8022da8:	197a      	adds	r2, r7, r5
 8022daa:	4b0b      	ldr	r3, [pc, #44]	@ (8022dd8 <USBD_Get_String_Framework+0x140>)
 8022dac:	0018      	movs	r0, r3
 8022dae:	f000 f8a1 	bl	8022ef4 <USBD_Desc_GetString>
  /* USER CODE BEGIN String_Framework1 */

  /* USER CODE END String_Framework1 */

  /* Get the length of USBD_string_framework */
  *Length = strlen((const char *)USBD_string_framework);
 8022db2:	4b06      	ldr	r3, [pc, #24]	@ (8022dcc <USBD_Get_String_Framework+0x134>)
 8022db4:	0018      	movs	r0, r3
 8022db6:	f7dd f9b1 	bl	800011c <strlen>
 8022dba:	0002      	movs	r2, r0
 8022dbc:	687b      	ldr	r3, [r7, #4]
 8022dbe:	601a      	str	r2, [r3, #0]

  return USBD_string_framework;
 8022dc0:	4b02      	ldr	r3, [pc, #8]	@ (8022dcc <USBD_Get_String_Framework+0x134>)
}
 8022dc2:	0018      	movs	r0, r3
 8022dc4:	46bd      	mov	sp, r7
 8022dc6:	b004      	add	sp, #16
 8022dc8:	bdb0      	pop	{r4, r5, r7, pc}
 8022dca:	46c0      	nop			@ (mov r8, r8)
 8022dcc:	20006770 	.word	0x20006770
 8022dd0:	0802ad70 	.word	0x0802ad70
 8022dd4:	0802ad84 	.word	0x0802ad84
 8022dd8:	0802ad98 	.word	0x0802ad98

08022ddc <USBD_Get_Language_Id_Framework>:
  *         Return the language_id_framework
  * @param  Length : Length of Language_Id_Framework
  * @retval Pointer to language_id_framework buffer
  */
uint8_t *USBD_Get_Language_Id_Framework(ULONG *Length)
{
 8022ddc:	b580      	push	{r7, lr}
 8022dde:	b084      	sub	sp, #16
 8022de0:	af00      	add	r7, sp, #0
 8022de2:	6078      	str	r0, [r7, #4]
  uint8_t count = 0U;
 8022de4:	200f      	movs	r0, #15
 8022de6:	183b      	adds	r3, r7, r0
 8022de8:	2200      	movs	r2, #0
 8022dea:	701a      	strb	r2, [r3, #0]

  /* Set the language Id in USBD_language_id_framework */
  USBD_language_id_framework[count++] = USBD_LANGID_STRING & 0xFF;
 8022dec:	183b      	adds	r3, r7, r0
 8022dee:	781b      	ldrb	r3, [r3, #0]
 8022df0:	183a      	adds	r2, r7, r0
 8022df2:	1c59      	adds	r1, r3, #1
 8022df4:	7011      	strb	r1, [r2, #0]
 8022df6:	001a      	movs	r2, r3
 8022df8:	4b0b      	ldr	r3, [pc, #44]	@ (8022e28 <USBD_Get_Language_Id_Framework+0x4c>)
 8022dfa:	2109      	movs	r1, #9
 8022dfc:	5499      	strb	r1, [r3, r2]
  USBD_language_id_framework[count++] = USBD_LANGID_STRING >> 8;
 8022dfe:	183b      	adds	r3, r7, r0
 8022e00:	781b      	ldrb	r3, [r3, #0]
 8022e02:	183a      	adds	r2, r7, r0
 8022e04:	1c59      	adds	r1, r3, #1
 8022e06:	7011      	strb	r1, [r2, #0]
 8022e08:	001a      	movs	r2, r3
 8022e0a:	4b07      	ldr	r3, [pc, #28]	@ (8022e28 <USBD_Get_Language_Id_Framework+0x4c>)
 8022e0c:	2104      	movs	r1, #4
 8022e0e:	5499      	strb	r1, [r3, r2]

  /* Get the length of USBD_language_id_framework */
  *Length = strlen((const char *)USBD_language_id_framework);
 8022e10:	4b05      	ldr	r3, [pc, #20]	@ (8022e28 <USBD_Get_Language_Id_Framework+0x4c>)
 8022e12:	0018      	movs	r0, r3
 8022e14:	f7dd f982 	bl	800011c <strlen>
 8022e18:	0002      	movs	r2, r0
 8022e1a:	687b      	ldr	r3, [r7, #4]
 8022e1c:	601a      	str	r2, [r3, #0]

  return USBD_language_id_framework;
 8022e1e:	4b02      	ldr	r3, [pc, #8]	@ (8022e28 <USBD_Get_Language_Id_Framework+0x4c>)
}
 8022e20:	0018      	movs	r0, r3
 8022e22:	46bd      	mov	sp, r7
 8022e24:	b004      	add	sp, #16
 8022e26:	bd80      	pop	{r7, pc}
 8022e28:	20006870 	.word	0x20006870

08022e2c <USBD_Get_Interface_Number>:
  * @param  class_type : Device class type
  * @param  interface_type : Device interface type
  * @retval interface number
  */
uint16_t USBD_Get_Interface_Number(uint8_t class_type, uint8_t interface_type)
{
 8022e2c:	b590      	push	{r4, r7, lr}
 8022e2e:	b085      	sub	sp, #20
 8022e30:	af00      	add	r7, sp, #0
 8022e32:	0002      	movs	r2, r0
 8022e34:	1dfb      	adds	r3, r7, #7
 8022e36:	701a      	strb	r2, [r3, #0]
 8022e38:	1dbb      	adds	r3, r7, #6
 8022e3a:	1c0a      	adds	r2, r1, #0
 8022e3c:	701a      	strb	r2, [r3, #0]
  uint8_t itf_num = 0U;
 8022e3e:	230f      	movs	r3, #15
 8022e40:	18fb      	adds	r3, r7, r3
 8022e42:	2200      	movs	r2, #0
 8022e44:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0U;
 8022e46:	210e      	movs	r1, #14
 8022e48:	187b      	adds	r3, r7, r1
 8022e4a:	2200      	movs	r2, #0
 8022e4c:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN USBD_Get_Interface_Number0 */

  /* USER CODE END USBD_Get_Interface_Number0 */

  for(idx = 0; idx < USBD_MAX_SUPPORTED_CLASS; idx++)
 8022e4e:	187b      	adds	r3, r7, r1
 8022e50:	2200      	movs	r2, #0
 8022e52:	701a      	strb	r2, [r3, #0]
 8022e54:	e02a      	b.n	8022eac <USBD_Get_Interface_Number+0x80>
  {
    if ((USBD_Device_FS.tclasslist[idx].ClassType == class_type) &&
 8022e56:	200e      	movs	r0, #14
 8022e58:	183b      	adds	r3, r7, r0
 8022e5a:	781b      	ldrb	r3, [r3, #0]
 8022e5c:	4a1a      	ldr	r2, [pc, #104]	@ (8022ec8 <USBD_Get_Interface_Number+0x9c>)
 8022e5e:	215c      	movs	r1, #92	@ 0x5c
 8022e60:	434b      	muls	r3, r1
 8022e62:	18d3      	adds	r3, r2, r3
 8022e64:	330c      	adds	r3, #12
 8022e66:	781b      	ldrb	r3, [r3, #0]
 8022e68:	1dfa      	adds	r2, r7, #7
 8022e6a:	7812      	ldrb	r2, [r2, #0]
 8022e6c:	429a      	cmp	r2, r3
 8022e6e:	d117      	bne.n	8022ea0 <USBD_Get_Interface_Number+0x74>
        (USBD_Device_FS.tclasslist[idx].InterfaceType == interface_type))
 8022e70:	183b      	adds	r3, r7, r0
 8022e72:	781b      	ldrb	r3, [r3, #0]
 8022e74:	4a14      	ldr	r2, [pc, #80]	@ (8022ec8 <USBD_Get_Interface_Number+0x9c>)
 8022e76:	215c      	movs	r1, #92	@ 0x5c
 8022e78:	434b      	muls	r3, r1
 8022e7a:	18d3      	adds	r3, r2, r3
 8022e7c:	3314      	adds	r3, #20
 8022e7e:	781b      	ldrb	r3, [r3, #0]
    if ((USBD_Device_FS.tclasslist[idx].ClassType == class_type) &&
 8022e80:	1dba      	adds	r2, r7, #6
 8022e82:	7812      	ldrb	r2, [r2, #0]
 8022e84:	429a      	cmp	r2, r3
 8022e86:	d10b      	bne.n	8022ea0 <USBD_Get_Interface_Number+0x74>
    {
      itf_num = USBD_Device_FS.tclasslist[idx].Ifs[0];
 8022e88:	183b      	adds	r3, r7, r0
 8022e8a:	781a      	ldrb	r2, [r3, #0]
 8022e8c:	230f      	movs	r3, #15
 8022e8e:	18fb      	adds	r3, r7, r3
 8022e90:	490d      	ldr	r1, [pc, #52]	@ (8022ec8 <USBD_Get_Interface_Number+0x9c>)
 8022e92:	205a      	movs	r0, #90	@ 0x5a
 8022e94:	245c      	movs	r4, #92	@ 0x5c
 8022e96:	4362      	muls	r2, r4
 8022e98:	188a      	adds	r2, r1, r2
 8022e9a:	1812      	adds	r2, r2, r0
 8022e9c:	7812      	ldrb	r2, [r2, #0]
 8022e9e:	701a      	strb	r2, [r3, #0]
  for(idx = 0; idx < USBD_MAX_SUPPORTED_CLASS; idx++)
 8022ea0:	210e      	movs	r1, #14
 8022ea2:	187b      	adds	r3, r7, r1
 8022ea4:	781a      	ldrb	r2, [r3, #0]
 8022ea6:	187b      	adds	r3, r7, r1
 8022ea8:	3201      	adds	r2, #1
 8022eaa:	701a      	strb	r2, [r3, #0]
 8022eac:	230e      	movs	r3, #14
 8022eae:	18fb      	adds	r3, r7, r3
 8022eb0:	781b      	ldrb	r3, [r3, #0]
 8022eb2:	2b02      	cmp	r3, #2
 8022eb4:	d9cf      	bls.n	8022e56 <USBD_Get_Interface_Number+0x2a>

  /* USER CODE BEGIN USBD_Get_Interface_Number1 */

  /* USER CODE END USBD_Get_Interface_Number1 */

  return itf_num;
 8022eb6:	230f      	movs	r3, #15
 8022eb8:	18fb      	adds	r3, r7, r3
 8022eba:	781b      	ldrb	r3, [r3, #0]
 8022ebc:	b29b      	uxth	r3, r3
}
 8022ebe:	0018      	movs	r0, r3
 8022ec0:	46bd      	mov	sp, r7
 8022ec2:	b005      	add	sp, #20
 8022ec4:	bd90      	pop	{r4, r7, pc}
 8022ec6:	46c0      	nop			@ (mov r8, r8)
 8022ec8:	20006390 	.word	0x20006390

08022ecc <USBD_Get_Configuration_Number>:
  * @param  class_type : Device class type
  * @param  interface_type : Device interface type
  * @retval configuration number
  */
uint16_t USBD_Get_Configuration_Number(uint8_t class_type, uint8_t interface_type)
{
 8022ecc:	b580      	push	{r7, lr}
 8022ece:	b084      	sub	sp, #16
 8022ed0:	af00      	add	r7, sp, #0
 8022ed2:	0002      	movs	r2, r0
 8022ed4:	1dfb      	adds	r3, r7, #7
 8022ed6:	701a      	strb	r2, [r3, #0]
 8022ed8:	1dbb      	adds	r3, r7, #6
 8022eda:	1c0a      	adds	r2, r1, #0
 8022edc:	701a      	strb	r2, [r3, #0]
  uint8_t cfg_num = 1U;
 8022ede:	210f      	movs	r1, #15
 8022ee0:	187b      	adds	r3, r7, r1
 8022ee2:	2201      	movs	r2, #1
 8022ee4:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN USBD_Get_CONFIGURATION_Number1 */

  /* USER CODE END USBD_Get_CONFIGURATION_Number1 */

  return cfg_num;
 8022ee6:	187b      	adds	r3, r7, r1
 8022ee8:	781b      	ldrb	r3, [r3, #0]
 8022eea:	b29b      	uxth	r3, r3
}
 8022eec:	0018      	movs	r0, r3
 8022eee:	46bd      	mov	sp, r7
 8022ef0:	b004      	add	sp, #16
 8022ef2:	bd80      	pop	{r7, pc}

08022ef4 <USBD_Desc_GetString>:
  * @param  Unicode : Formatted string buffer (Unicode)
  * @param  len : descriptor length
  * @retval None
  */
static void USBD_Desc_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8022ef4:	b590      	push	{r4, r7, lr}
 8022ef6:	b087      	sub	sp, #28
 8022ef8:	af00      	add	r7, sp, #0
 8022efa:	60f8      	str	r0, [r7, #12]
 8022efc:	60b9      	str	r1, [r7, #8]
 8022efe:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8022f00:	2417      	movs	r4, #23
 8022f02:	193b      	adds	r3, r7, r4
 8022f04:	2200      	movs	r2, #0
 8022f06:	701a      	strb	r2, [r3, #0]
  uint8_t *pdesc;

  if (desc == NULL)
 8022f08:	68fb      	ldr	r3, [r7, #12]
 8022f0a:	2b00      	cmp	r3, #0
 8022f0c:	d029      	beq.n	8022f62 <USBD_Desc_GetString+0x6e>
  {
    return;
  }

  pdesc = desc;
 8022f0e:	68fb      	ldr	r3, [r7, #12]
 8022f10:	613b      	str	r3, [r7, #16]
  *len = (uint16_t)USBD_Desc_GetLen(pdesc);
 8022f12:	693b      	ldr	r3, [r7, #16]
 8022f14:	0018      	movs	r0, r3
 8022f16:	f000 f828 	bl	8022f6a <USBD_Desc_GetLen>
 8022f1a:	0003      	movs	r3, r0
 8022f1c:	001a      	movs	r2, r3
 8022f1e:	687b      	ldr	r3, [r7, #4]
 8022f20:	801a      	strh	r2, [r3, #0]

  unicode[idx++] = *(uint8_t *)len;
 8022f22:	193b      	adds	r3, r7, r4
 8022f24:	781b      	ldrb	r3, [r3, #0]
 8022f26:	193a      	adds	r2, r7, r4
 8022f28:	1c59      	adds	r1, r3, #1
 8022f2a:	7011      	strb	r1, [r2, #0]
 8022f2c:	001a      	movs	r2, r3
 8022f2e:	68bb      	ldr	r3, [r7, #8]
 8022f30:	189b      	adds	r3, r3, r2
 8022f32:	687a      	ldr	r2, [r7, #4]
 8022f34:	7812      	ldrb	r2, [r2, #0]
 8022f36:	701a      	strb	r2, [r3, #0]

  while (*pdesc != (uint8_t)'\0')
 8022f38:	e00e      	b.n	8022f58 <USBD_Desc_GetString+0x64>
  {
    unicode[idx++] = *pdesc;
 8022f3a:	2217      	movs	r2, #23
 8022f3c:	18bb      	adds	r3, r7, r2
 8022f3e:	781b      	ldrb	r3, [r3, #0]
 8022f40:	18ba      	adds	r2, r7, r2
 8022f42:	1c59      	adds	r1, r3, #1
 8022f44:	7011      	strb	r1, [r2, #0]
 8022f46:	001a      	movs	r2, r3
 8022f48:	68bb      	ldr	r3, [r7, #8]
 8022f4a:	189b      	adds	r3, r3, r2
 8022f4c:	693a      	ldr	r2, [r7, #16]
 8022f4e:	7812      	ldrb	r2, [r2, #0]
 8022f50:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8022f52:	693b      	ldr	r3, [r7, #16]
 8022f54:	3301      	adds	r3, #1
 8022f56:	613b      	str	r3, [r7, #16]
  while (*pdesc != (uint8_t)'\0')
 8022f58:	693b      	ldr	r3, [r7, #16]
 8022f5a:	781b      	ldrb	r3, [r3, #0]
 8022f5c:	2b00      	cmp	r3, #0
 8022f5e:	d1ec      	bne.n	8022f3a <USBD_Desc_GetString+0x46>
 8022f60:	e000      	b.n	8022f64 <USBD_Desc_GetString+0x70>
    return;
 8022f62:	46c0      	nop			@ (mov r8, r8)
  }
}
 8022f64:	46bd      	mov	sp, r7
 8022f66:	b007      	add	sp, #28
 8022f68:	bd90      	pop	{r4, r7, pc}

08022f6a <USBD_Desc_GetLen>:
  *         return the string length
  * @param  buf : pointer to the ASCII string buffer
  * @retval string length
  */
static uint8_t USBD_Desc_GetLen(uint8_t *buf)
{
 8022f6a:	b580      	push	{r7, lr}
 8022f6c:	b084      	sub	sp, #16
 8022f6e:	af00      	add	r7, sp, #0
 8022f70:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8022f72:	230f      	movs	r3, #15
 8022f74:	18fb      	adds	r3, r7, r3
 8022f76:	2200      	movs	r2, #0
 8022f78:	701a      	strb	r2, [r3, #0]
  uint8_t *pbuff = buf;
 8022f7a:	687b      	ldr	r3, [r7, #4]
 8022f7c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8022f7e:	e008      	b.n	8022f92 <USBD_Desc_GetLen+0x28>
  {
    len++;
 8022f80:	210f      	movs	r1, #15
 8022f82:	187b      	adds	r3, r7, r1
 8022f84:	781a      	ldrb	r2, [r3, #0]
 8022f86:	187b      	adds	r3, r7, r1
 8022f88:	3201      	adds	r2, #1
 8022f8a:	701a      	strb	r2, [r3, #0]
    pbuff++;
 8022f8c:	68bb      	ldr	r3, [r7, #8]
 8022f8e:	3301      	adds	r3, #1
 8022f90:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8022f92:	68bb      	ldr	r3, [r7, #8]
 8022f94:	781b      	ldrb	r3, [r3, #0]
 8022f96:	2b00      	cmp	r3, #0
 8022f98:	d1f2      	bne.n	8022f80 <USBD_Desc_GetLen+0x16>
  }

  return len;
 8022f9a:	230f      	movs	r3, #15
 8022f9c:	18fb      	adds	r3, r7, r3
 8022f9e:	781b      	ldrb	r3, [r3, #0]
}
 8022fa0:	0018      	movs	r0, r3
 8022fa2:	46bd      	mov	sp, r7
 8022fa4:	b004      	add	sp, #16
 8022fa6:	bd80      	pop	{r7, pc}

08022fa8 <USBD_Device_Framework_Builder>:
  */
static uint8_t *USBD_Device_Framework_Builder(USBD_DevClassHandleTypeDef *pdev,
                                              uint8_t *pDevFrameWorkDesc,
                                              uint8_t *UserClassInstance,
                                              uint8_t Speed)
{
 8022fa8:	b580      	push	{r7, lr}
 8022faa:	b088      	sub	sp, #32
 8022fac:	af02      	add	r7, sp, #8
 8022fae:	60f8      	str	r0, [r7, #12]
 8022fb0:	60b9      	str	r1, [r7, #8]
 8022fb2:	607a      	str	r2, [r7, #4]
 8022fb4:	001a      	movs	r2, r3
 8022fb6:	1cfb      	adds	r3, r7, #3
 8022fb8:	701a      	strb	r2, [r3, #0]
  static USBD_DeviceDescTypedef   *pDevDesc;
  static USBD_DevQualiDescTypedef *pDevQualDesc;
  uint8_t Idx_Instance = 0U;
 8022fba:	2317      	movs	r3, #23
 8022fbc:	18fb      	adds	r3, r7, r3
 8022fbe:	2200      	movs	r2, #0
 8022fc0:	701a      	strb	r2, [r3, #0]

  /* Set Dev and conf descriptors size to 0 */
  pdev->CurrConfDescSz = 0U;
 8022fc2:	68fa      	ldr	r2, [r7, #12]
 8022fc4:	2392      	movs	r3, #146	@ 0x92
 8022fc6:	005b      	lsls	r3, r3, #1
 8022fc8:	2100      	movs	r1, #0
 8022fca:	50d1      	str	r1, [r2, r3]
  pdev->CurrDevDescSz = 0U;
 8022fcc:	68fa      	ldr	r2, [r7, #12]
 8022fce:	2390      	movs	r3, #144	@ 0x90
 8022fd0:	005b      	lsls	r3, r3, #1
 8022fd2:	2100      	movs	r1, #0
 8022fd4:	50d1      	str	r1, [r2, r3]

  /* Set the pointer to the device descriptor area*/
  pDevDesc = (USBD_DeviceDescTypedef *)pDevFrameWorkDesc;
 8022fd6:	4b89      	ldr	r3, [pc, #548]	@ (80231fc <USBD_Device_Framework_Builder+0x254>)
 8022fd8:	68ba      	ldr	r2, [r7, #8]
 8022fda:	601a      	str	r2, [r3, #0]

  /* Start building the generic device descriptor common part */
  pDevDesc->bLength = (uint8_t)sizeof(USBD_DeviceDescTypedef);
 8022fdc:	4b87      	ldr	r3, [pc, #540]	@ (80231fc <USBD_Device_Framework_Builder+0x254>)
 8022fde:	681b      	ldr	r3, [r3, #0]
 8022fe0:	2212      	movs	r2, #18
 8022fe2:	701a      	strb	r2, [r3, #0]
  pDevDesc->bDescriptorType = UX_DEVICE_DESCRIPTOR_ITEM;
 8022fe4:	4b85      	ldr	r3, [pc, #532]	@ (80231fc <USBD_Device_Framework_Builder+0x254>)
 8022fe6:	681b      	ldr	r3, [r3, #0]
 8022fe8:	2201      	movs	r2, #1
 8022fea:	705a      	strb	r2, [r3, #1]
  pDevDesc->bcdUSB = USB_BCDUSB;
 8022fec:	4b83      	ldr	r3, [pc, #524]	@ (80231fc <USBD_Device_Framework_Builder+0x254>)
 8022fee:	681b      	ldr	r3, [r3, #0]
 8022ff0:	789a      	ldrb	r2, [r3, #2]
 8022ff2:	2100      	movs	r1, #0
 8022ff4:	400a      	ands	r2, r1
 8022ff6:	709a      	strb	r2, [r3, #2]
 8022ff8:	78da      	ldrb	r2, [r3, #3]
 8022ffa:	2100      	movs	r1, #0
 8022ffc:	400a      	ands	r2, r1
 8022ffe:	1c11      	adds	r1, r2, #0
 8023000:	2202      	movs	r2, #2
 8023002:	430a      	orrs	r2, r1
 8023004:	70da      	strb	r2, [r3, #3]
  pDevDesc->bDeviceClass = 0x00;
 8023006:	4b7d      	ldr	r3, [pc, #500]	@ (80231fc <USBD_Device_Framework_Builder+0x254>)
 8023008:	681b      	ldr	r3, [r3, #0]
 802300a:	2200      	movs	r2, #0
 802300c:	711a      	strb	r2, [r3, #4]
  pDevDesc->bDeviceSubClass = 0x00;
 802300e:	4b7b      	ldr	r3, [pc, #492]	@ (80231fc <USBD_Device_Framework_Builder+0x254>)
 8023010:	681b      	ldr	r3, [r3, #0]
 8023012:	2200      	movs	r2, #0
 8023014:	715a      	strb	r2, [r3, #5]
  pDevDesc->bDeviceProtocol = 0x00;
 8023016:	4b79      	ldr	r3, [pc, #484]	@ (80231fc <USBD_Device_Framework_Builder+0x254>)
 8023018:	681b      	ldr	r3, [r3, #0]
 802301a:	2200      	movs	r2, #0
 802301c:	719a      	strb	r2, [r3, #6]
  pDevDesc->bMaxPacketSize = USBD_MAX_EP0_SIZE;
 802301e:	4b77      	ldr	r3, [pc, #476]	@ (80231fc <USBD_Device_Framework_Builder+0x254>)
 8023020:	681b      	ldr	r3, [r3, #0]
 8023022:	2240      	movs	r2, #64	@ 0x40
 8023024:	71da      	strb	r2, [r3, #7]
  pDevDesc->idVendor = USBD_VID;
 8023026:	4b75      	ldr	r3, [pc, #468]	@ (80231fc <USBD_Device_Framework_Builder+0x254>)
 8023028:	681b      	ldr	r3, [r3, #0]
 802302a:	7a1a      	ldrb	r2, [r3, #8]
 802302c:	2100      	movs	r1, #0
 802302e:	400a      	ands	r2, r1
 8023030:	1c11      	adds	r1, r2, #0
 8023032:	227d      	movs	r2, #125	@ 0x7d
 8023034:	4252      	negs	r2, r2
 8023036:	430a      	orrs	r2, r1
 8023038:	721a      	strb	r2, [r3, #8]
 802303a:	7a5a      	ldrb	r2, [r3, #9]
 802303c:	2100      	movs	r1, #0
 802303e:	400a      	ands	r2, r1
 8023040:	1c11      	adds	r1, r2, #0
 8023042:	2204      	movs	r2, #4
 8023044:	430a      	orrs	r2, r1
 8023046:	725a      	strb	r2, [r3, #9]
  pDevDesc->idProduct = USBD_PID;
 8023048:	4b6c      	ldr	r3, [pc, #432]	@ (80231fc <USBD_Device_Framework_Builder+0x254>)
 802304a:	681b      	ldr	r3, [r3, #0]
 802304c:	7a9a      	ldrb	r2, [r3, #10]
 802304e:	2100      	movs	r1, #0
 8023050:	400a      	ands	r2, r1
 8023052:	1c11      	adds	r1, r2, #0
 8023054:	2210      	movs	r2, #16
 8023056:	430a      	orrs	r2, r1
 8023058:	729a      	strb	r2, [r3, #10]
 802305a:	7ada      	ldrb	r2, [r3, #11]
 802305c:	2100      	movs	r1, #0
 802305e:	400a      	ands	r2, r1
 8023060:	1c11      	adds	r1, r2, #0
 8023062:	2257      	movs	r2, #87	@ 0x57
 8023064:	430a      	orrs	r2, r1
 8023066:	72da      	strb	r2, [r3, #11]
  pDevDesc->bcdDevice = 0x0200;
 8023068:	4b64      	ldr	r3, [pc, #400]	@ (80231fc <USBD_Device_Framework_Builder+0x254>)
 802306a:	681b      	ldr	r3, [r3, #0]
 802306c:	7b1a      	ldrb	r2, [r3, #12]
 802306e:	2100      	movs	r1, #0
 8023070:	400a      	ands	r2, r1
 8023072:	731a      	strb	r2, [r3, #12]
 8023074:	7b5a      	ldrb	r2, [r3, #13]
 8023076:	2100      	movs	r1, #0
 8023078:	400a      	ands	r2, r1
 802307a:	1c11      	adds	r1, r2, #0
 802307c:	2202      	movs	r2, #2
 802307e:	430a      	orrs	r2, r1
 8023080:	735a      	strb	r2, [r3, #13]
  pDevDesc->iManufacturer = USBD_IDX_MFC_STR;
 8023082:	4b5e      	ldr	r3, [pc, #376]	@ (80231fc <USBD_Device_Framework_Builder+0x254>)
 8023084:	681b      	ldr	r3, [r3, #0]
 8023086:	2201      	movs	r2, #1
 8023088:	739a      	strb	r2, [r3, #14]
  pDevDesc->iProduct = USBD_IDX_PRODUCT_STR;
 802308a:	4b5c      	ldr	r3, [pc, #368]	@ (80231fc <USBD_Device_Framework_Builder+0x254>)
 802308c:	681b      	ldr	r3, [r3, #0]
 802308e:	2202      	movs	r2, #2
 8023090:	73da      	strb	r2, [r3, #15]
  pDevDesc->iSerialNumber = USBD_IDX_SERIAL_STR;
 8023092:	4b5a      	ldr	r3, [pc, #360]	@ (80231fc <USBD_Device_Framework_Builder+0x254>)
 8023094:	681b      	ldr	r3, [r3, #0]
 8023096:	2203      	movs	r2, #3
 8023098:	741a      	strb	r2, [r3, #16]
  pDevDesc->bNumConfigurations = USBD_MAX_NUM_CONFIGURATION;
 802309a:	4b58      	ldr	r3, [pc, #352]	@ (80231fc <USBD_Device_Framework_Builder+0x254>)
 802309c:	681b      	ldr	r3, [r3, #0]
 802309e:	2201      	movs	r2, #1
 80230a0:	745a      	strb	r2, [r3, #17]
  pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DeviceDescTypedef);
 80230a2:	68fa      	ldr	r2, [r7, #12]
 80230a4:	2390      	movs	r3, #144	@ 0x90
 80230a6:	005b      	lsls	r3, r3, #1
 80230a8:	58d3      	ldr	r3, [r2, r3]
 80230aa:	3312      	adds	r3, #18
 80230ac:	0019      	movs	r1, r3
 80230ae:	68fa      	ldr	r2, [r7, #12]
 80230b0:	2390      	movs	r3, #144	@ 0x90
 80230b2:	005b      	lsls	r3, r3, #1
 80230b4:	50d1      	str	r1, [r2, r3]

  /* Check if USBx is in high speed mode to add qualifier descriptor */
  if (Speed == USBD_HIGH_SPEED)
 80230b6:	1cfb      	adds	r3, r7, #3
 80230b8:	781b      	ldrb	r3, [r3, #0]
 80230ba:	2b01      	cmp	r3, #1
 80230bc:	d172      	bne.n	80231a4 <USBD_Device_Framework_Builder+0x1fc>
  {
    pDevQualDesc = (USBD_DevQualiDescTypedef *)(pDevFrameWorkDesc + pdev->CurrDevDescSz);
 80230be:	68fa      	ldr	r2, [r7, #12]
 80230c0:	2390      	movs	r3, #144	@ 0x90
 80230c2:	005b      	lsls	r3, r3, #1
 80230c4:	58d3      	ldr	r3, [r2, r3]
 80230c6:	68ba      	ldr	r2, [r7, #8]
 80230c8:	18d2      	adds	r2, r2, r3
 80230ca:	4b4d      	ldr	r3, [pc, #308]	@ (8023200 <USBD_Device_Framework_Builder+0x258>)
 80230cc:	601a      	str	r2, [r3, #0]
    pDevQualDesc->bLength = (uint8_t)sizeof(USBD_DevQualiDescTypedef);
 80230ce:	4b4c      	ldr	r3, [pc, #304]	@ (8023200 <USBD_Device_Framework_Builder+0x258>)
 80230d0:	681b      	ldr	r3, [r3, #0]
 80230d2:	220a      	movs	r2, #10
 80230d4:	701a      	strb	r2, [r3, #0]
    pDevQualDesc->bDescriptorType = UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM;
 80230d6:	4b4a      	ldr	r3, [pc, #296]	@ (8023200 <USBD_Device_Framework_Builder+0x258>)
 80230d8:	681b      	ldr	r3, [r3, #0]
 80230da:	2206      	movs	r2, #6
 80230dc:	705a      	strb	r2, [r3, #1]
    pDevQualDesc->bcdDevice = 0x0200;
 80230de:	4b48      	ldr	r3, [pc, #288]	@ (8023200 <USBD_Device_Framework_Builder+0x258>)
 80230e0:	681b      	ldr	r3, [r3, #0]
 80230e2:	789a      	ldrb	r2, [r3, #2]
 80230e4:	2100      	movs	r1, #0
 80230e6:	400a      	ands	r2, r1
 80230e8:	709a      	strb	r2, [r3, #2]
 80230ea:	78da      	ldrb	r2, [r3, #3]
 80230ec:	2100      	movs	r1, #0
 80230ee:	400a      	ands	r2, r1
 80230f0:	1c11      	adds	r1, r2, #0
 80230f2:	2202      	movs	r2, #2
 80230f4:	430a      	orrs	r2, r1
 80230f6:	70da      	strb	r2, [r3, #3]
    pDevQualDesc->Class = 0x00;
 80230f8:	4b41      	ldr	r3, [pc, #260]	@ (8023200 <USBD_Device_Framework_Builder+0x258>)
 80230fa:	681b      	ldr	r3, [r3, #0]
 80230fc:	2200      	movs	r2, #0
 80230fe:	711a      	strb	r2, [r3, #4]
    pDevQualDesc->SubClass = 0x00;
 8023100:	4b3f      	ldr	r3, [pc, #252]	@ (8023200 <USBD_Device_Framework_Builder+0x258>)
 8023102:	681b      	ldr	r3, [r3, #0]
 8023104:	2200      	movs	r2, #0
 8023106:	715a      	strb	r2, [r3, #5]
    pDevQualDesc->Protocol = 0x00;
 8023108:	4b3d      	ldr	r3, [pc, #244]	@ (8023200 <USBD_Device_Framework_Builder+0x258>)
 802310a:	681b      	ldr	r3, [r3, #0]
 802310c:	2200      	movs	r2, #0
 802310e:	719a      	strb	r2, [r3, #6]
    pDevQualDesc->bMaxPacketSize = 0x40;
 8023110:	4b3b      	ldr	r3, [pc, #236]	@ (8023200 <USBD_Device_Framework_Builder+0x258>)
 8023112:	681b      	ldr	r3, [r3, #0]
 8023114:	2240      	movs	r2, #64	@ 0x40
 8023116:	71da      	strb	r2, [r3, #7]
    pDevQualDesc->bNumConfigurations = 0x01;
 8023118:	4b39      	ldr	r3, [pc, #228]	@ (8023200 <USBD_Device_Framework_Builder+0x258>)
 802311a:	681b      	ldr	r3, [r3, #0]
 802311c:	2201      	movs	r2, #1
 802311e:	721a      	strb	r2, [r3, #8]
    pDevQualDesc->bReserved = 0x00;
 8023120:	4b37      	ldr	r3, [pc, #220]	@ (8023200 <USBD_Device_Framework_Builder+0x258>)
 8023122:	681b      	ldr	r3, [r3, #0]
 8023124:	2200      	movs	r2, #0
 8023126:	725a      	strb	r2, [r3, #9]
    pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DevQualiDescTypedef);
 8023128:	68fa      	ldr	r2, [r7, #12]
 802312a:	2390      	movs	r3, #144	@ 0x90
 802312c:	005b      	lsls	r3, r3, #1
 802312e:	58d3      	ldr	r3, [r2, r3]
 8023130:	330a      	adds	r3, #10
 8023132:	0019      	movs	r1, r3
 8023134:	68fa      	ldr	r2, [r7, #12]
 8023136:	2390      	movs	r3, #144	@ 0x90
 8023138:	005b      	lsls	r3, r3, #1
 802313a:	50d1      	str	r1, [r2, r3]
  }

  /* Build the device framework */
  while (Idx_Instance < USBD_MAX_SUPPORTED_CLASS)
 802313c:	e032      	b.n	80231a4 <USBD_Device_Framework_Builder+0x1fc>
  {
    if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 802313e:	68fb      	ldr	r3, [r7, #12]
 8023140:	685b      	ldr	r3, [r3, #4]
 8023142:	2b02      	cmp	r3, #2
 8023144:	d828      	bhi.n	8023198 <USBD_Device_Framework_Builder+0x1f0>
        (pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS) &&
 8023146:	68fb      	ldr	r3, [r7, #12]
 8023148:	689b      	ldr	r3, [r3, #8]
    if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 802314a:	2b02      	cmp	r3, #2
 802314c:	d824      	bhi.n	8023198 <USBD_Device_Framework_Builder+0x1f0>
        (UserClassInstance[Idx_Instance] != CLASS_TYPE_NONE))
 802314e:	2117      	movs	r1, #23
 8023150:	187b      	adds	r3, r7, r1
 8023152:	781b      	ldrb	r3, [r3, #0]
 8023154:	687a      	ldr	r2, [r7, #4]
 8023156:	18d3      	adds	r3, r2, r3
 8023158:	781b      	ldrb	r3, [r3, #0]
        (pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS) &&
 802315a:	2b00      	cmp	r3, #0
 802315c:	d01c      	beq.n	8023198 <USBD_Device_Framework_Builder+0x1f0>
    {
      /* Call the composite class builder */
      (void)USBD_FrameWork_AddClass(pdev,
                                    (USBD_CompositeClassTypeDef)UserClassInstance[Idx_Instance],
 802315e:	187b      	adds	r3, r7, r1
 8023160:	781b      	ldrb	r3, [r3, #0]
 8023162:	687a      	ldr	r2, [r7, #4]
 8023164:	18d3      	adds	r3, r2, r3
      (void)USBD_FrameWork_AddClass(pdev,
 8023166:	7819      	ldrb	r1, [r3, #0]
                                    0, Speed,
                                    (pDevFrameWorkDesc + pdev->CurrDevDescSz));
 8023168:	68fa      	ldr	r2, [r7, #12]
 802316a:	2390      	movs	r3, #144	@ 0x90
 802316c:	005b      	lsls	r3, r3, #1
 802316e:	58d3      	ldr	r3, [r2, r3]
      (void)USBD_FrameWork_AddClass(pdev,
 8023170:	68ba      	ldr	r2, [r7, #8]
 8023172:	18d3      	adds	r3, r2, r3
 8023174:	1cfa      	adds	r2, r7, #3
 8023176:	7812      	ldrb	r2, [r2, #0]
 8023178:	68f8      	ldr	r0, [r7, #12]
 802317a:	9300      	str	r3, [sp, #0]
 802317c:	0013      	movs	r3, r2
 802317e:	2200      	movs	r2, #0
 8023180:	f000 f840 	bl	8023204 <USBD_FrameWork_AddClass>

      /* Increment the ClassId for the next occurrence */
      pdev->classId ++;
 8023184:	68fb      	ldr	r3, [r7, #12]
 8023186:	685b      	ldr	r3, [r3, #4]
 8023188:	1c5a      	adds	r2, r3, #1
 802318a:	68fb      	ldr	r3, [r7, #12]
 802318c:	605a      	str	r2, [r3, #4]
      pdev->NumClasses ++;
 802318e:	68fb      	ldr	r3, [r7, #12]
 8023190:	689b      	ldr	r3, [r3, #8]
 8023192:	1c5a      	adds	r2, r3, #1
 8023194:	68fb      	ldr	r3, [r7, #12]
 8023196:	609a      	str	r2, [r3, #8]
    }

    Idx_Instance++;
 8023198:	2117      	movs	r1, #23
 802319a:	187b      	adds	r3, r7, r1
 802319c:	781a      	ldrb	r2, [r3, #0]
 802319e:	187b      	adds	r3, r7, r1
 80231a0:	3201      	adds	r2, #1
 80231a2:	701a      	strb	r2, [r3, #0]
  while (Idx_Instance < USBD_MAX_SUPPORTED_CLASS)
 80231a4:	2317      	movs	r3, #23
 80231a6:	18fb      	adds	r3, r7, r3
 80231a8:	781b      	ldrb	r3, [r3, #0]
 80231aa:	2b02      	cmp	r3, #2
 80231ac:	d9c7      	bls.n	802313e <USBD_Device_Framework_Builder+0x196>
  }

  /* Check if there is a composite class and update device class */
  if (pdev->NumClasses > 1)
 80231ae:	68fb      	ldr	r3, [r7, #12]
 80231b0:	689b      	ldr	r3, [r3, #8]
 80231b2:	2b01      	cmp	r3, #1
 80231b4:	d90c      	bls.n	80231d0 <USBD_Device_Framework_Builder+0x228>
  {
    pDevDesc->bDeviceClass = 0xEF;
 80231b6:	4b11      	ldr	r3, [pc, #68]	@ (80231fc <USBD_Device_Framework_Builder+0x254>)
 80231b8:	681b      	ldr	r3, [r3, #0]
 80231ba:	22ef      	movs	r2, #239	@ 0xef
 80231bc:	711a      	strb	r2, [r3, #4]
    pDevDesc->bDeviceSubClass = 0x02;
 80231be:	4b0f      	ldr	r3, [pc, #60]	@ (80231fc <USBD_Device_Framework_Builder+0x254>)
 80231c0:	681b      	ldr	r3, [r3, #0]
 80231c2:	2202      	movs	r2, #2
 80231c4:	715a      	strb	r2, [r3, #5]
    pDevDesc->bDeviceProtocol = 0x01;
 80231c6:	4b0d      	ldr	r3, [pc, #52]	@ (80231fc <USBD_Device_Framework_Builder+0x254>)
 80231c8:	681b      	ldr	r3, [r3, #0]
 80231ca:	2201      	movs	r2, #1
 80231cc:	719a      	strb	r2, [r3, #6]
 80231ce:	e00f      	b.n	80231f0 <USBD_Device_Framework_Builder+0x248>
  }
  else
  {
    /* Check if the CDC ACM class is set and update device class */
    if (UserClassInstance[0] == CLASS_TYPE_CDC_ACM)
 80231d0:	687b      	ldr	r3, [r7, #4]
 80231d2:	781b      	ldrb	r3, [r3, #0]
 80231d4:	2b02      	cmp	r3, #2
 80231d6:	d10b      	bne.n	80231f0 <USBD_Device_Framework_Builder+0x248>
    {
      pDevDesc->bDeviceClass = 0x02;
 80231d8:	4b08      	ldr	r3, [pc, #32]	@ (80231fc <USBD_Device_Framework_Builder+0x254>)
 80231da:	681b      	ldr	r3, [r3, #0]
 80231dc:	2202      	movs	r2, #2
 80231de:	711a      	strb	r2, [r3, #4]
      pDevDesc->bDeviceSubClass = 0x02;
 80231e0:	4b06      	ldr	r3, [pc, #24]	@ (80231fc <USBD_Device_Framework_Builder+0x254>)
 80231e2:	681b      	ldr	r3, [r3, #0]
 80231e4:	2202      	movs	r2, #2
 80231e6:	715a      	strb	r2, [r3, #5]
      pDevDesc->bDeviceProtocol = 0x00;
 80231e8:	4b04      	ldr	r3, [pc, #16]	@ (80231fc <USBD_Device_Framework_Builder+0x254>)
 80231ea:	681b      	ldr	r3, [r3, #0]
 80231ec:	2200      	movs	r2, #0
 80231ee:	719a      	strb	r2, [r3, #6]
    }
  }

  return pDevFrameWorkDesc;
 80231f0:	68bb      	ldr	r3, [r7, #8]
}
 80231f2:	0018      	movs	r0, r3
 80231f4:	46bd      	mov	sp, r7
 80231f6:	b006      	add	sp, #24
 80231f8:	bd80      	pop	{r7, pc}
 80231fa:	46c0      	nop			@ (mov r8, r8)
 80231fc:	20006874 	.word	0x20006874
 8023200:	20006878 	.word	0x20006878

08023204 <USBD_FrameWork_AddClass>:
  */
uint8_t  USBD_FrameWork_AddClass(USBD_DevClassHandleTypeDef *pdev,
                                 USBD_CompositeClassTypeDef class,
                                 uint8_t cfgidx, uint8_t Speed,
                                 uint8_t *pCmpstConfDesc)
{
 8023204:	b590      	push	{r4, r7, lr}
 8023206:	b083      	sub	sp, #12
 8023208:	af00      	add	r7, sp, #0
 802320a:	6078      	str	r0, [r7, #4]
 802320c:	000c      	movs	r4, r1
 802320e:	0010      	movs	r0, r2
 8023210:	0019      	movs	r1, r3
 8023212:	1cfb      	adds	r3, r7, #3
 8023214:	1c22      	adds	r2, r4, #0
 8023216:	701a      	strb	r2, [r3, #0]
 8023218:	1cbb      	adds	r3, r7, #2
 802321a:	1c02      	adds	r2, r0, #0
 802321c:	701a      	strb	r2, [r3, #0]
 802321e:	1c7b      	adds	r3, r7, #1
 8023220:	1c0a      	adds	r2, r1, #0
 8023222:	701a      	strb	r2, [r3, #0]

  if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 8023224:	687b      	ldr	r3, [r7, #4]
 8023226:	685b      	ldr	r3, [r3, #4]
 8023228:	2b02      	cmp	r3, #2
 802322a:	d831      	bhi.n	8023290 <USBD_FrameWork_AddClass+0x8c>
      (pdev->tclasslist[pdev->classId].Active == 0U))
 802322c:	687b      	ldr	r3, [r7, #4]
 802322e:	685b      	ldr	r3, [r3, #4]
 8023230:	687a      	ldr	r2, [r7, #4]
 8023232:	215c      	movs	r1, #92	@ 0x5c
 8023234:	434b      	muls	r3, r1
 8023236:	18d3      	adds	r3, r2, r3
 8023238:	3318      	adds	r3, #24
 802323a:	681b      	ldr	r3, [r3, #0]
  if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 802323c:	2b00      	cmp	r3, #0
 802323e:	d127      	bne.n	8023290 <USBD_FrameWork_AddClass+0x8c>
  {
    /* Store the class parameters in the global tab */
    pdev->tclasslist[pdev->classId].ClassId = pdev->classId;
 8023240:	687b      	ldr	r3, [r7, #4]
 8023242:	6858      	ldr	r0, [r3, #4]
 8023244:	687b      	ldr	r3, [r7, #4]
 8023246:	685a      	ldr	r2, [r3, #4]
 8023248:	6879      	ldr	r1, [r7, #4]
 802324a:	235c      	movs	r3, #92	@ 0x5c
 802324c:	4343      	muls	r3, r0
 802324e:	18cb      	adds	r3, r1, r3
 8023250:	3310      	adds	r3, #16
 8023252:	601a      	str	r2, [r3, #0]
    pdev->tclasslist[pdev->classId].Active = 1U;
 8023254:	687b      	ldr	r3, [r7, #4]
 8023256:	685b      	ldr	r3, [r3, #4]
 8023258:	687a      	ldr	r2, [r7, #4]
 802325a:	215c      	movs	r1, #92	@ 0x5c
 802325c:	434b      	muls	r3, r1
 802325e:	18d3      	adds	r3, r2, r3
 8023260:	3318      	adds	r3, #24
 8023262:	2201      	movs	r2, #1
 8023264:	601a      	str	r2, [r3, #0]
    pdev->tclasslist[pdev->classId].ClassType = class;
 8023266:	687b      	ldr	r3, [r7, #4]
 8023268:	685b      	ldr	r3, [r3, #4]
 802326a:	687a      	ldr	r2, [r7, #4]
 802326c:	215c      	movs	r1, #92	@ 0x5c
 802326e:	434b      	muls	r3, r1
 8023270:	18d3      	adds	r3, r2, r3
 8023272:	330c      	adds	r3, #12
 8023274:	1cfa      	adds	r2, r7, #3
 8023276:	7812      	ldrb	r2, [r2, #0]
 8023278:	701a      	strb	r2, [r3, #0]

    /* Call configuration descriptor builder and endpoint configuration builder */
    if (USBD_FrameWork_AddToConfDesc(pdev, Speed, pCmpstConfDesc) != UX_SUCCESS)
 802327a:	69ba      	ldr	r2, [r7, #24]
 802327c:	1c7b      	adds	r3, r7, #1
 802327e:	7819      	ldrb	r1, [r3, #0]
 8023280:	687b      	ldr	r3, [r7, #4]
 8023282:	0018      	movs	r0, r3
 8023284:	f000 f809 	bl	802329a <USBD_FrameWork_AddToConfDesc>
 8023288:	1e03      	subs	r3, r0, #0
 802328a:	d001      	beq.n	8023290 <USBD_FrameWork_AddClass+0x8c>
    {
      return UX_ERROR;
 802328c:	23ff      	movs	r3, #255	@ 0xff
 802328e:	e000      	b.n	8023292 <USBD_FrameWork_AddClass+0x8e>
    }
  }

  UNUSED(cfgidx);

  return UX_SUCCESS;
 8023290:	2300      	movs	r3, #0
}
 8023292:	0018      	movs	r0, r3
 8023294:	46bd      	mov	sp, r7
 8023296:	b003      	add	sp, #12
 8023298:	bd90      	pop	{r4, r7, pc}

0802329a <USBD_FrameWork_AddToConfDesc>:
  * @param  pCmpstConfDesc: to composite device configuration descriptor
  * @retval status
  */
uint8_t  USBD_FrameWork_AddToConfDesc(USBD_DevClassHandleTypeDef *pdev, uint8_t Speed,
                                      uint8_t *pCmpstConfDesc)
{
 802329a:	b5b0      	push	{r4, r5, r7, lr}
 802329c:	b086      	sub	sp, #24
 802329e:	af00      	add	r7, sp, #0
 80232a0:	60f8      	str	r0, [r7, #12]
 80232a2:	607a      	str	r2, [r7, #4]
 80232a4:	200b      	movs	r0, #11
 80232a6:	183b      	adds	r3, r7, r0
 80232a8:	1c0a      	adds	r2, r1, #0
 80232aa:	701a      	strb	r2, [r3, #0]
  uint8_t interface = 0U;
 80232ac:	2317      	movs	r3, #23
 80232ae:	18fb      	adds	r3, r7, r3
 80232b0:	2200      	movs	r2, #0
 80232b2:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN FrameWork_AddToConfDesc_0 */

  /* USER CODE END FrameWork_AddToConfDesc_0 */

  /* The USB drivers do not set the speed value, so set it here before starting */
  pdev->Speed = Speed;
 80232b4:	68fb      	ldr	r3, [r7, #12]
 80232b6:	183a      	adds	r2, r7, r0
 80232b8:	7812      	ldrb	r2, [r2, #0]
 80232ba:	701a      	strb	r2, [r3, #0]

  /* start building the config descriptor common part */
  if (pdev->classId == 0U)
 80232bc:	68fb      	ldr	r3, [r7, #12]
 80232be:	685b      	ldr	r3, [r3, #4]
 80232c0:	2b00      	cmp	r3, #0
 80232c2:	d107      	bne.n	80232d4 <USBD_FrameWork_AddToConfDesc+0x3a>
  {
    /* Add configuration and IAD descriptors */
    USBD_FrameWork_AddConfDesc((uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 80232c4:	687a      	ldr	r2, [r7, #4]
 80232c6:	68fb      	ldr	r3, [r7, #12]
 80232c8:	3325      	adds	r3, #37	@ 0x25
 80232ca:	33ff      	adds	r3, #255	@ 0xff
 80232cc:	0019      	movs	r1, r3
 80232ce:	0010      	movs	r0, r2
 80232d0:	f000 f8a3 	bl	802341a <USBD_FrameWork_AddConfDesc>
  }

  switch (pdev->tclasslist[pdev->classId].ClassType)
 80232d4:	68fb      	ldr	r3, [r7, #12]
 80232d6:	685b      	ldr	r3, [r3, #4]
 80232d8:	68fa      	ldr	r2, [r7, #12]
 80232da:	215c      	movs	r1, #92	@ 0x5c
 80232dc:	434b      	muls	r3, r1
 80232de:	18d3      	adds	r3, r2, r3
 80232e0:	330c      	adds	r3, #12
 80232e2:	781b      	ldrb	r3, [r3, #0]
 80232e4:	2b02      	cmp	r3, #2
 80232e6:	d168      	bne.n	80233ba <USBD_FrameWork_AddToConfDesc+0x120>
#if USBD_CDC_ACM_CLASS_ACTIVATED == 1

    case CLASS_TYPE_CDC_ACM:

      /* Find the first available interface slot and Assign number of interfaces */
      interface = USBD_FrameWork_FindFreeIFNbr(pdev);
 80232e8:	2517      	movs	r5, #23
 80232ea:	197c      	adds	r4, r7, r5
 80232ec:	68fb      	ldr	r3, [r7, #12]
 80232ee:	0018      	movs	r0, r3
 80232f0:	f000 f869 	bl	80233c6 <USBD_FrameWork_FindFreeIFNbr>
 80232f4:	0003      	movs	r3, r0
 80232f6:	7023      	strb	r3, [r4, #0]
      pdev->tclasslist[pdev->classId].NumIf = 2U;
 80232f8:	68fb      	ldr	r3, [r7, #12]
 80232fa:	685b      	ldr	r3, [r3, #4]
 80232fc:	68fa      	ldr	r2, [r7, #12]
 80232fe:	215c      	movs	r1, #92	@ 0x5c
 8023300:	434b      	muls	r3, r1
 8023302:	18d3      	adds	r3, r2, r3
 8023304:	3320      	adds	r3, #32
 8023306:	2202      	movs	r2, #2
 8023308:	601a      	str	r2, [r3, #0]
      pdev->tclasslist[pdev->classId].Ifs[0] = interface;
 802330a:	68fb      	ldr	r3, [r7, #12]
 802330c:	685b      	ldr	r3, [r3, #4]
 802330e:	68fa      	ldr	r2, [r7, #12]
 8023310:	215a      	movs	r1, #90	@ 0x5a
 8023312:	205c      	movs	r0, #92	@ 0x5c
 8023314:	4343      	muls	r3, r0
 8023316:	18d3      	adds	r3, r2, r3
 8023318:	185b      	adds	r3, r3, r1
 802331a:	197a      	adds	r2, r7, r5
 802331c:	7812      	ldrb	r2, [r2, #0]
 802331e:	701a      	strb	r2, [r3, #0]
      pdev->tclasslist[pdev->classId].Ifs[1] = (uint8_t)(interface + 1U);
 8023320:	68fb      	ldr	r3, [r7, #12]
 8023322:	685b      	ldr	r3, [r3, #4]
 8023324:	197a      	adds	r2, r7, r5
 8023326:	7812      	ldrb	r2, [r2, #0]
 8023328:	3201      	adds	r2, #1
 802332a:	b2d4      	uxtb	r4, r2
 802332c:	68fa      	ldr	r2, [r7, #12]
 802332e:	215b      	movs	r1, #91	@ 0x5b
 8023330:	205c      	movs	r0, #92	@ 0x5c
 8023332:	4343      	muls	r3, r0
 8023334:	18d3      	adds	r3, r2, r3
 8023336:	185b      	adds	r3, r3, r1
 8023338:	1c22      	adds	r2, r4, #0
 802333a:	701a      	strb	r2, [r3, #0]

      /* Assign endpoint numbers */
      pdev->tclasslist[pdev->classId].NumEps = 3U;  /* EP_IN, EP_OUT, CMD_EP */
 802333c:	68fb      	ldr	r3, [r7, #12]
 802333e:	685b      	ldr	r3, [r3, #4]
 8023340:	68fa      	ldr	r2, [r7, #12]
 8023342:	215c      	movs	r1, #92	@ 0x5c
 8023344:	434b      	muls	r3, r1
 8023346:	18d3      	adds	r3, r2, r3
 8023348:	331c      	adds	r3, #28
 802334a:	2203      	movs	r2, #3
 802334c:	601a      	str	r2, [r3, #0]

      /* Check the current speed to assign endpoints */
      if (Speed == USBD_HIGH_SPEED)
 802334e:	230b      	movs	r3, #11
 8023350:	18fb      	adds	r3, r7, r3
 8023352:	781b      	ldrb	r3, [r3, #0]
 8023354:	2b01      	cmp	r3, #1
 8023356:	d114      	bne.n	8023382 <USBD_FrameWork_AddToConfDesc+0xe8>
      {
        /* Assign OUT Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPOUT_ADDR,
 8023358:	2380      	movs	r3, #128	@ 0x80
 802335a:	009b      	lsls	r3, r3, #2
 802335c:	68f8      	ldr	r0, [r7, #12]
 802335e:	2202      	movs	r2, #2
 8023360:	2103      	movs	r1, #3
 8023362:	f000 f889 	bl	8023478 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPOUT_HS_MPS);

        /* Assign IN Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPIN_ADDR,
 8023366:	2380      	movs	r3, #128	@ 0x80
 8023368:	009b      	lsls	r3, r3, #2
 802336a:	68f8      	ldr	r0, [r7, #12]
 802336c:	2202      	movs	r2, #2
 802336e:	2182      	movs	r1, #130	@ 0x82
 8023370:	f000 f882 	bl	8023478 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPIN_HS_MPS);

        /* Assign CMD Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPINCMD_ADDR,
 8023374:	68f8      	ldr	r0, [r7, #12]
 8023376:	2308      	movs	r3, #8
 8023378:	2203      	movs	r2, #3
 802337a:	2181      	movs	r1, #129	@ 0x81
 802337c:	f000 f87c 	bl	8023478 <USBD_FrameWork_AssignEp>
 8023380:	e011      	b.n	80233a6 <USBD_FrameWork_AddToConfDesc+0x10c>
                                USBD_EP_TYPE_INTR, USBD_CDCACM_EPINCMD_HS_MPS);
      }
      else
      {
        /* Assign OUT Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPOUT_ADDR,
 8023382:	68f8      	ldr	r0, [r7, #12]
 8023384:	2340      	movs	r3, #64	@ 0x40
 8023386:	2202      	movs	r2, #2
 8023388:	2103      	movs	r1, #3
 802338a:	f000 f875 	bl	8023478 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPOUT_FS_MPS);

        /* Assign IN Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPIN_ADDR,
 802338e:	68f8      	ldr	r0, [r7, #12]
 8023390:	2340      	movs	r3, #64	@ 0x40
 8023392:	2202      	movs	r2, #2
 8023394:	2182      	movs	r1, #130	@ 0x82
 8023396:	f000 f86f 	bl	8023478 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPIN_FS_MPS);

        /* Assign CMD Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPINCMD_ADDR,
 802339a:	68f8      	ldr	r0, [r7, #12]
 802339c:	2308      	movs	r3, #8
 802339e:	2203      	movs	r2, #3
 80233a0:	2181      	movs	r1, #129	@ 0x81
 80233a2:	f000 f869 	bl	8023478 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_INTR, USBD_CDCACM_EPINCMD_FS_MPS);
      }

      /* Configure and Append the Descriptor */
      USBD_FrameWork_CDCDesc(pdev, (uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 80233a6:	6879      	ldr	r1, [r7, #4]
 80233a8:	68fb      	ldr	r3, [r7, #12]
 80233aa:	3325      	adds	r3, #37	@ 0x25
 80233ac:	33ff      	adds	r3, #255	@ 0xff
 80233ae:	001a      	movs	r2, r3
 80233b0:	68fb      	ldr	r3, [r7, #12]
 80233b2:	0018      	movs	r0, r3
 80233b4:	f000 f8da 	bl	802356c <USBD_FrameWork_CDCDesc>

      break;
 80233b8:	e000      	b.n	80233bc <USBD_FrameWork_AddToConfDesc+0x122>

    default:
      /* USER CODE BEGIN FrameWork_AddToConfDesc_2 */

      /* USER CODE END FrameWork_AddToConfDesc_2 */
      break;
 80233ba:	46c0      	nop			@ (mov r8, r8)
  }

  return UX_SUCCESS;
 80233bc:	2300      	movs	r3, #0
}
 80233be:	0018      	movs	r0, r3
 80233c0:	46bd      	mov	sp, r7
 80233c2:	b006      	add	sp, #24
 80233c4:	bdb0      	pop	{r4, r5, r7, pc}

080233c6 <USBD_FrameWork_FindFreeIFNbr>:
  *         Find the first interface available slot
  * @param  pdev: device instance
  * @retval The interface number to be used
  */
static uint8_t USBD_FrameWork_FindFreeIFNbr(USBD_DevClassHandleTypeDef *pdev)
{
 80233c6:	b580      	push	{r7, lr}
 80233c8:	b086      	sub	sp, #24
 80233ca:	af00      	add	r7, sp, #0
 80233cc:	6078      	str	r0, [r7, #4]
  uint32_t idx = 0U;
 80233ce:	2300      	movs	r3, #0
 80233d0:	617b      	str	r3, [r7, #20]

  /* Unroll all already activated classes */
  for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 80233d2:	2300      	movs	r3, #0
 80233d4:	613b      	str	r3, [r7, #16]
 80233d6:	e015      	b.n	8023404 <USBD_FrameWork_FindFreeIFNbr+0x3e>
  {
    /* Unroll each class interfaces */
    for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 80233d8:	2300      	movs	r3, #0
 80233da:	60fb      	str	r3, [r7, #12]
 80233dc:	e005      	b.n	80233ea <USBD_FrameWork_FindFreeIFNbr+0x24>
    {
      /* Increment the interface counter index */
      idx++;
 80233de:	697b      	ldr	r3, [r7, #20]
 80233e0:	3301      	adds	r3, #1
 80233e2:	617b      	str	r3, [r7, #20]
    for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 80233e4:	68fb      	ldr	r3, [r7, #12]
 80233e6:	3301      	adds	r3, #1
 80233e8:	60fb      	str	r3, [r7, #12]
 80233ea:	687a      	ldr	r2, [r7, #4]
 80233ec:	693b      	ldr	r3, [r7, #16]
 80233ee:	215c      	movs	r1, #92	@ 0x5c
 80233f0:	434b      	muls	r3, r1
 80233f2:	18d3      	adds	r3, r2, r3
 80233f4:	3320      	adds	r3, #32
 80233f6:	681b      	ldr	r3, [r3, #0]
 80233f8:	68fa      	ldr	r2, [r7, #12]
 80233fa:	429a      	cmp	r2, r3
 80233fc:	d3ef      	bcc.n	80233de <USBD_FrameWork_FindFreeIFNbr+0x18>
  for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 80233fe:	693b      	ldr	r3, [r7, #16]
 8023400:	3301      	adds	r3, #1
 8023402:	613b      	str	r3, [r7, #16]
 8023404:	687b      	ldr	r3, [r7, #4]
 8023406:	689b      	ldr	r3, [r3, #8]
 8023408:	693a      	ldr	r2, [r7, #16]
 802340a:	429a      	cmp	r2, r3
 802340c:	d3e4      	bcc.n	80233d8 <USBD_FrameWork_FindFreeIFNbr+0x12>
    }
  }

  /* Return the first available interface slot */
  return (uint8_t)idx;
 802340e:	697b      	ldr	r3, [r7, #20]
 8023410:	b2db      	uxtb	r3, r3
}
 8023412:	0018      	movs	r0, r3
 8023414:	46bd      	mov	sp, r7
 8023416:	b006      	add	sp, #24
 8023418:	bd80      	pop	{r7, pc}

0802341a <USBD_FrameWork_AddConfDesc>:
  * @param  Conf: configuration descriptor
  * @param  pSze: pointer to the configuration descriptor size
  * @retval none
  */
static void  USBD_FrameWork_AddConfDesc(uint32_t Conf, uint32_t *pSze)
{
 802341a:	b580      	push	{r7, lr}
 802341c:	b084      	sub	sp, #16
 802341e:	af00      	add	r7, sp, #0
 8023420:	6078      	str	r0, [r7, #4]
 8023422:	6039      	str	r1, [r7, #0]
  /* Intermediate variable to comply with MISRA-C Rule 11.3 */
  USBD_ConfigDescTypedef *ptr = (USBD_ConfigDescTypedef *)Conf;
 8023424:	687b      	ldr	r3, [r7, #4]
 8023426:	60fb      	str	r3, [r7, #12]

  ptr->bLength = (uint8_t)sizeof(USBD_ConfigDescTypedef);
 8023428:	68fb      	ldr	r3, [r7, #12]
 802342a:	2209      	movs	r2, #9
 802342c:	701a      	strb	r2, [r3, #0]
  ptr->bDescriptorType = USB_DESC_TYPE_CONFIGURATION;
 802342e:	68fb      	ldr	r3, [r7, #12]
 8023430:	2202      	movs	r2, #2
 8023432:	705a      	strb	r2, [r3, #1]
  ptr->wDescriptorLength = 0U;
 8023434:	68fb      	ldr	r3, [r7, #12]
 8023436:	789a      	ldrb	r2, [r3, #2]
 8023438:	2100      	movs	r1, #0
 802343a:	400a      	ands	r2, r1
 802343c:	709a      	strb	r2, [r3, #2]
 802343e:	78da      	ldrb	r2, [r3, #3]
 8023440:	2100      	movs	r1, #0
 8023442:	400a      	ands	r2, r1
 8023444:	70da      	strb	r2, [r3, #3]
  ptr->bNumInterfaces = 0U;
 8023446:	68fb      	ldr	r3, [r7, #12]
 8023448:	2200      	movs	r2, #0
 802344a:	711a      	strb	r2, [r3, #4]
  ptr->bConfigurationValue = 1U;
 802344c:	68fb      	ldr	r3, [r7, #12]
 802344e:	2201      	movs	r2, #1
 8023450:	715a      	strb	r2, [r3, #5]
  ptr->iConfiguration = USBD_CONFIG_STR_DESC_IDX;
 8023452:	68fb      	ldr	r3, [r7, #12]
 8023454:	2200      	movs	r2, #0
 8023456:	719a      	strb	r2, [r3, #6]
  ptr->bmAttributes = USBD_CONFIG_BMATTRIBUTES;
 8023458:	68fb      	ldr	r3, [r7, #12]
 802345a:	22c0      	movs	r2, #192	@ 0xc0
 802345c:	71da      	strb	r2, [r3, #7]
  ptr->bMaxPower = USBD_CONFIG_MAXPOWER;
 802345e:	68fb      	ldr	r3, [r7, #12]
 8023460:	2219      	movs	r2, #25
 8023462:	721a      	strb	r2, [r3, #8]
  *pSze += sizeof(USBD_ConfigDescTypedef);
 8023464:	683b      	ldr	r3, [r7, #0]
 8023466:	681b      	ldr	r3, [r3, #0]
 8023468:	3309      	adds	r3, #9
 802346a:	001a      	movs	r2, r3
 802346c:	683b      	ldr	r3, [r7, #0]
 802346e:	601a      	str	r2, [r3, #0]
}
 8023470:	46c0      	nop			@ (mov r8, r8)
 8023472:	46bd      	mov	sp, r7
 8023474:	b004      	add	sp, #16
 8023476:	bd80      	pop	{r7, pc}

08023478 <USBD_FrameWork_AssignEp>:
  * @param  Sze: Endpoint max packet size
  * @retval none
  */
static void  USBD_FrameWork_AssignEp(USBD_DevClassHandleTypeDef *pdev,
                                     uint8_t Add, uint8_t Type, uint32_t Sze)
{
 8023478:	b590      	push	{r4, r7, lr}
 802347a:	b087      	sub	sp, #28
 802347c:	af00      	add	r7, sp, #0
 802347e:	60f8      	str	r0, [r7, #12]
 8023480:	0008      	movs	r0, r1
 8023482:	0011      	movs	r1, r2
 8023484:	607b      	str	r3, [r7, #4]
 8023486:	230b      	movs	r3, #11
 8023488:	18fb      	adds	r3, r7, r3
 802348a:	1c02      	adds	r2, r0, #0
 802348c:	701a      	strb	r2, [r3, #0]
 802348e:	230a      	movs	r3, #10
 8023490:	18fb      	adds	r3, r7, r3
 8023492:	1c0a      	adds	r2, r1, #0
 8023494:	701a      	strb	r2, [r3, #0]
  uint32_t idx = 0U;
 8023496:	2300      	movs	r3, #0
 8023498:	617b      	str	r3, [r7, #20]

  /* Find the first available endpoint slot */
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 802349a:	e002      	b.n	80234a2 <USBD_FrameWork_AssignEp+0x2a>
          ((pdev->tclasslist[pdev->classId].Eps[idx].is_used) != 0U)))
  {
    /* Increment the index */
    idx++;
 802349c:	697b      	ldr	r3, [r7, #20]
 802349e:	3301      	adds	r3, #1
 80234a0:	617b      	str	r3, [r7, #20]
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 80234a2:	68fb      	ldr	r3, [r7, #12]
 80234a4:	685b      	ldr	r3, [r3, #4]
 80234a6:	68fa      	ldr	r2, [r7, #12]
 80234a8:	215c      	movs	r1, #92	@ 0x5c
 80234aa:	434b      	muls	r3, r1
 80234ac:	18d3      	adds	r3, r2, r3
 80234ae:	331c      	adds	r3, #28
 80234b0:	681b      	ldr	r3, [r3, #0]
 80234b2:	697a      	ldr	r2, [r7, #20]
 80234b4:	429a      	cmp	r2, r3
 80234b6:	d210      	bcs.n	80234da <USBD_FrameWork_AssignEp+0x62>
          ((pdev->tclasslist[pdev->classId].Eps[idx].is_used) != 0U)))
 80234b8:	68fb      	ldr	r3, [r7, #12]
 80234ba:	6858      	ldr	r0, [r3, #4]
 80234bc:	68f9      	ldr	r1, [r7, #12]
 80234be:	697a      	ldr	r2, [r7, #20]
 80234c0:	2428      	movs	r4, #40	@ 0x28
 80234c2:	0013      	movs	r3, r2
 80234c4:	005b      	lsls	r3, r3, #1
 80234c6:	189b      	adds	r3, r3, r2
 80234c8:	005b      	lsls	r3, r3, #1
 80234ca:	225c      	movs	r2, #92	@ 0x5c
 80234cc:	4342      	muls	r2, r0
 80234ce:	189b      	adds	r3, r3, r2
 80234d0:	18cb      	adds	r3, r1, r3
 80234d2:	191b      	adds	r3, r3, r4
 80234d4:	781b      	ldrb	r3, [r3, #0]
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 80234d6:	2b00      	cmp	r3, #0
 80234d8:	d1e0      	bne.n	802349c <USBD_FrameWork_AssignEp+0x24>
  }

  /* Configure the endpoint */
  pdev->tclasslist[pdev->classId].Eps[idx].add = Add;
 80234da:	68fb      	ldr	r3, [r7, #12]
 80234dc:	6858      	ldr	r0, [r3, #4]
 80234de:	68f9      	ldr	r1, [r7, #12]
 80234e0:	697a      	ldr	r2, [r7, #20]
 80234e2:	2424      	movs	r4, #36	@ 0x24
 80234e4:	0013      	movs	r3, r2
 80234e6:	005b      	lsls	r3, r3, #1
 80234e8:	189b      	adds	r3, r3, r2
 80234ea:	005b      	lsls	r3, r3, #1
 80234ec:	225c      	movs	r2, #92	@ 0x5c
 80234ee:	4342      	muls	r2, r0
 80234f0:	189b      	adds	r3, r3, r2
 80234f2:	18cb      	adds	r3, r1, r3
 80234f4:	191b      	adds	r3, r3, r4
 80234f6:	220b      	movs	r2, #11
 80234f8:	18ba      	adds	r2, r7, r2
 80234fa:	7812      	ldrb	r2, [r2, #0]
 80234fc:	701a      	strb	r2, [r3, #0]
  pdev->tclasslist[pdev->classId].Eps[idx].type = Type;
 80234fe:	68fb      	ldr	r3, [r7, #12]
 8023500:	6858      	ldr	r0, [r3, #4]
 8023502:	68f9      	ldr	r1, [r7, #12]
 8023504:	697a      	ldr	r2, [r7, #20]
 8023506:	2425      	movs	r4, #37	@ 0x25
 8023508:	0013      	movs	r3, r2
 802350a:	005b      	lsls	r3, r3, #1
 802350c:	189b      	adds	r3, r3, r2
 802350e:	005b      	lsls	r3, r3, #1
 8023510:	225c      	movs	r2, #92	@ 0x5c
 8023512:	4342      	muls	r2, r0
 8023514:	189b      	adds	r3, r3, r2
 8023516:	18cb      	adds	r3, r1, r3
 8023518:	191b      	adds	r3, r3, r4
 802351a:	220a      	movs	r2, #10
 802351c:	18ba      	adds	r2, r7, r2
 802351e:	7812      	ldrb	r2, [r2, #0]
 8023520:	701a      	strb	r2, [r3, #0]
  pdev->tclasslist[pdev->classId].Eps[idx].size = (uint16_t) Sze;
 8023522:	68fb      	ldr	r3, [r7, #12]
 8023524:	6858      	ldr	r0, [r3, #4]
 8023526:	687b      	ldr	r3, [r7, #4]
 8023528:	b29c      	uxth	r4, r3
 802352a:	68f9      	ldr	r1, [r7, #12]
 802352c:	697a      	ldr	r2, [r7, #20]
 802352e:	0013      	movs	r3, r2
 8023530:	005b      	lsls	r3, r3, #1
 8023532:	189b      	adds	r3, r3, r2
 8023534:	005b      	lsls	r3, r3, #1
 8023536:	225c      	movs	r2, #92	@ 0x5c
 8023538:	4342      	muls	r2, r0
 802353a:	189b      	adds	r3, r3, r2
 802353c:	18cb      	adds	r3, r1, r3
 802353e:	3326      	adds	r3, #38	@ 0x26
 8023540:	1c22      	adds	r2, r4, #0
 8023542:	801a      	strh	r2, [r3, #0]
  pdev->tclasslist[pdev->classId].Eps[idx].is_used = 1U;
 8023544:	68fb      	ldr	r3, [r7, #12]
 8023546:	6858      	ldr	r0, [r3, #4]
 8023548:	68f9      	ldr	r1, [r7, #12]
 802354a:	697a      	ldr	r2, [r7, #20]
 802354c:	2428      	movs	r4, #40	@ 0x28
 802354e:	0013      	movs	r3, r2
 8023550:	005b      	lsls	r3, r3, #1
 8023552:	189b      	adds	r3, r3, r2
 8023554:	005b      	lsls	r3, r3, #1
 8023556:	225c      	movs	r2, #92	@ 0x5c
 8023558:	4342      	muls	r2, r0
 802355a:	189b      	adds	r3, r3, r2
 802355c:	18cb      	adds	r3, r1, r3
 802355e:	191b      	adds	r3, r3, r4
 8023560:	2201      	movs	r2, #1
 8023562:	701a      	strb	r2, [r3, #0]
}
 8023564:	46c0      	nop			@ (mov r8, r8)
 8023566:	46bd      	mov	sp, r7
 8023568:	b007      	add	sp, #28
 802356a:	bd90      	pop	{r4, r7, pc}

0802356c <USBD_FrameWork_CDCDesc>:
  * @param  Sze: pointer to the current configuration descriptor size
  * @retval None
  */
static void USBD_FrameWork_CDCDesc(USBD_DevClassHandleTypeDef *pdev,
                                   uint32_t pConf, uint32_t *Sze)
{
 802356c:	b590      	push	{r4, r7, lr}
 802356e:	b085      	sub	sp, #20
 8023570:	af00      	add	r7, sp, #0
 8023572:	60f8      	str	r0, [r7, #12]
 8023574:	60b9      	str	r1, [r7, #8]
 8023576:	607a      	str	r2, [r7, #4]
#if USBD_COMPOSITE_USE_IAD == 1
  static USBD_IadDescTypedef              *pIadDesc;
#endif /* USBD_COMPOSITE_USE_IAD == 1 */

#if USBD_COMPOSITE_USE_IAD == 1
  pIadDesc = ((USBD_IadDescTypedef *)(pConf + *Sze));
 8023578:	687b      	ldr	r3, [r7, #4]
 802357a:	681a      	ldr	r2, [r3, #0]
 802357c:	68bb      	ldr	r3, [r7, #8]
 802357e:	18d3      	adds	r3, r2, r3
 8023580:	001a      	movs	r2, r3
 8023582:	4be9      	ldr	r3, [pc, #932]	@ (8023928 <USBD_FrameWork_CDCDesc+0x3bc>)
 8023584:	601a      	str	r2, [r3, #0]
  pIadDesc->bLength = (uint8_t)sizeof(USBD_IadDescTypedef);
 8023586:	4be8      	ldr	r3, [pc, #928]	@ (8023928 <USBD_FrameWork_CDCDesc+0x3bc>)
 8023588:	681b      	ldr	r3, [r3, #0]
 802358a:	2208      	movs	r2, #8
 802358c:	701a      	strb	r2, [r3, #0]
  pIadDesc->bDescriptorType = USB_DESC_TYPE_IAD; /* IAD descriptor */
 802358e:	4be6      	ldr	r3, [pc, #920]	@ (8023928 <USBD_FrameWork_CDCDesc+0x3bc>)
 8023590:	681b      	ldr	r3, [r3, #0]
 8023592:	220b      	movs	r2, #11
 8023594:	705a      	strb	r2, [r3, #1]
  pIadDesc->bFirstInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 8023596:	68fb      	ldr	r3, [r7, #12]
 8023598:	685a      	ldr	r2, [r3, #4]
 802359a:	4be3      	ldr	r3, [pc, #908]	@ (8023928 <USBD_FrameWork_CDCDesc+0x3bc>)
 802359c:	681b      	ldr	r3, [r3, #0]
 802359e:	68f9      	ldr	r1, [r7, #12]
 80235a0:	205a      	movs	r0, #90	@ 0x5a
 80235a2:	245c      	movs	r4, #92	@ 0x5c
 80235a4:	4362      	muls	r2, r4
 80235a6:	188a      	adds	r2, r1, r2
 80235a8:	1812      	adds	r2, r2, r0
 80235aa:	7812      	ldrb	r2, [r2, #0]
 80235ac:	709a      	strb	r2, [r3, #2]
  pIadDesc->bInterfaceCount = 2U;    /* 2 interfaces */
 80235ae:	4bde      	ldr	r3, [pc, #888]	@ (8023928 <USBD_FrameWork_CDCDesc+0x3bc>)
 80235b0:	681b      	ldr	r3, [r3, #0]
 80235b2:	2202      	movs	r2, #2
 80235b4:	70da      	strb	r2, [r3, #3]
  pIadDesc->bFunctionClass = 0x02U;
 80235b6:	4bdc      	ldr	r3, [pc, #880]	@ (8023928 <USBD_FrameWork_CDCDesc+0x3bc>)
 80235b8:	681b      	ldr	r3, [r3, #0]
 80235ba:	2202      	movs	r2, #2
 80235bc:	711a      	strb	r2, [r3, #4]
  pIadDesc->bFunctionSubClass = 0x02U;
 80235be:	4bda      	ldr	r3, [pc, #872]	@ (8023928 <USBD_FrameWork_CDCDesc+0x3bc>)
 80235c0:	681b      	ldr	r3, [r3, #0]
 80235c2:	2202      	movs	r2, #2
 80235c4:	715a      	strb	r2, [r3, #5]
  pIadDesc->bFunctionProtocol = 0x01U;
 80235c6:	4bd8      	ldr	r3, [pc, #864]	@ (8023928 <USBD_FrameWork_CDCDesc+0x3bc>)
 80235c8:	681b      	ldr	r3, [r3, #0]
 80235ca:	2201      	movs	r2, #1
 80235cc:	719a      	strb	r2, [r3, #6]
  pIadDesc->iFunction = 0; /* String Index */
 80235ce:	4bd6      	ldr	r3, [pc, #856]	@ (8023928 <USBD_FrameWork_CDCDesc+0x3bc>)
 80235d0:	681b      	ldr	r3, [r3, #0]
 80235d2:	2200      	movs	r2, #0
 80235d4:	71da      	strb	r2, [r3, #7]
  *Sze += (uint32_t)sizeof(USBD_IadDescTypedef);
 80235d6:	687b      	ldr	r3, [r7, #4]
 80235d8:	681b      	ldr	r3, [r3, #0]
 80235da:	3308      	adds	r3, #8
 80235dc:	001a      	movs	r2, r3
 80235de:	687b      	ldr	r3, [r7, #4]
 80235e0:	601a      	str	r2, [r3, #0]
#endif /* USBD_COMPOSITE_USE_IAD == 1 */

  /* Control Interface Descriptor */
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[0], 0U, 1U, 0x02,
 80235e2:	687b      	ldr	r3, [r7, #4]
 80235e4:	681a      	ldr	r2, [r3, #0]
 80235e6:	68bb      	ldr	r3, [r7, #8]
 80235e8:	18d3      	adds	r3, r2, r3
 80235ea:	001a      	movs	r2, r3
 80235ec:	4bcf      	ldr	r3, [pc, #828]	@ (802392c <USBD_FrameWork_CDCDesc+0x3c0>)
 80235ee:	601a      	str	r2, [r3, #0]
 80235f0:	4bce      	ldr	r3, [pc, #824]	@ (802392c <USBD_FrameWork_CDCDesc+0x3c0>)
 80235f2:	681b      	ldr	r3, [r3, #0]
 80235f4:	2209      	movs	r2, #9
 80235f6:	701a      	strb	r2, [r3, #0]
 80235f8:	4bcc      	ldr	r3, [pc, #816]	@ (802392c <USBD_FrameWork_CDCDesc+0x3c0>)
 80235fa:	681b      	ldr	r3, [r3, #0]
 80235fc:	2204      	movs	r2, #4
 80235fe:	705a      	strb	r2, [r3, #1]
 8023600:	68fb      	ldr	r3, [r7, #12]
 8023602:	685a      	ldr	r2, [r3, #4]
 8023604:	4bc9      	ldr	r3, [pc, #804]	@ (802392c <USBD_FrameWork_CDCDesc+0x3c0>)
 8023606:	681b      	ldr	r3, [r3, #0]
 8023608:	68f9      	ldr	r1, [r7, #12]
 802360a:	205a      	movs	r0, #90	@ 0x5a
 802360c:	245c      	movs	r4, #92	@ 0x5c
 802360e:	4362      	muls	r2, r4
 8023610:	188a      	adds	r2, r1, r2
 8023612:	1812      	adds	r2, r2, r0
 8023614:	7812      	ldrb	r2, [r2, #0]
 8023616:	709a      	strb	r2, [r3, #2]
 8023618:	4bc4      	ldr	r3, [pc, #784]	@ (802392c <USBD_FrameWork_CDCDesc+0x3c0>)
 802361a:	681b      	ldr	r3, [r3, #0]
 802361c:	2200      	movs	r2, #0
 802361e:	70da      	strb	r2, [r3, #3]
 8023620:	4bc2      	ldr	r3, [pc, #776]	@ (802392c <USBD_FrameWork_CDCDesc+0x3c0>)
 8023622:	681b      	ldr	r3, [r3, #0]
 8023624:	2201      	movs	r2, #1
 8023626:	711a      	strb	r2, [r3, #4]
 8023628:	4bc0      	ldr	r3, [pc, #768]	@ (802392c <USBD_FrameWork_CDCDesc+0x3c0>)
 802362a:	681b      	ldr	r3, [r3, #0]
 802362c:	2202      	movs	r2, #2
 802362e:	715a      	strb	r2, [r3, #5]
 8023630:	4bbe      	ldr	r3, [pc, #760]	@ (802392c <USBD_FrameWork_CDCDesc+0x3c0>)
 8023632:	681b      	ldr	r3, [r3, #0]
 8023634:	2202      	movs	r2, #2
 8023636:	719a      	strb	r2, [r3, #6]
 8023638:	4bbc      	ldr	r3, [pc, #752]	@ (802392c <USBD_FrameWork_CDCDesc+0x3c0>)
 802363a:	681b      	ldr	r3, [r3, #0]
 802363c:	2201      	movs	r2, #1
 802363e:	71da      	strb	r2, [r3, #7]
 8023640:	4bba      	ldr	r3, [pc, #744]	@ (802392c <USBD_FrameWork_CDCDesc+0x3c0>)
 8023642:	681b      	ldr	r3, [r3, #0]
 8023644:	2200      	movs	r2, #0
 8023646:	721a      	strb	r2, [r3, #8]
 8023648:	687b      	ldr	r3, [r7, #4]
 802364a:	681b      	ldr	r3, [r3, #0]
 802364c:	3309      	adds	r3, #9
 802364e:	001a      	movs	r2, r3
 8023650:	687b      	ldr	r3, [r7, #4]
 8023652:	601a      	str	r2, [r3, #0]
                          0x02U, 0x01U, 0U);

  /* Control interface headers */
  pHeadDesc = ((USBD_CDCHeaderFuncDescTypedef *)((uint32_t)pConf + *Sze));
 8023654:	687b      	ldr	r3, [r7, #4]
 8023656:	681a      	ldr	r2, [r3, #0]
 8023658:	68bb      	ldr	r3, [r7, #8]
 802365a:	18d3      	adds	r3, r2, r3
 802365c:	001a      	movs	r2, r3
 802365e:	4bb4      	ldr	r3, [pc, #720]	@ (8023930 <USBD_FrameWork_CDCDesc+0x3c4>)
 8023660:	601a      	str	r2, [r3, #0]
  /* Header Functional Descriptor*/
  pHeadDesc->bLength = 0x05U;
 8023662:	4bb3      	ldr	r3, [pc, #716]	@ (8023930 <USBD_FrameWork_CDCDesc+0x3c4>)
 8023664:	681b      	ldr	r3, [r3, #0]
 8023666:	2205      	movs	r2, #5
 8023668:	701a      	strb	r2, [r3, #0]
  pHeadDesc->bDescriptorType = 0x24U;
 802366a:	4bb1      	ldr	r3, [pc, #708]	@ (8023930 <USBD_FrameWork_CDCDesc+0x3c4>)
 802366c:	681b      	ldr	r3, [r3, #0]
 802366e:	2224      	movs	r2, #36	@ 0x24
 8023670:	705a      	strb	r2, [r3, #1]
  pHeadDesc->bDescriptorSubtype = 0x00U;
 8023672:	4baf      	ldr	r3, [pc, #700]	@ (8023930 <USBD_FrameWork_CDCDesc+0x3c4>)
 8023674:	681b      	ldr	r3, [r3, #0]
 8023676:	2200      	movs	r2, #0
 8023678:	709a      	strb	r2, [r3, #2]
  pHeadDesc->bcdCDC = 0x0110;
 802367a:	4bad      	ldr	r3, [pc, #692]	@ (8023930 <USBD_FrameWork_CDCDesc+0x3c4>)
 802367c:	681b      	ldr	r3, [r3, #0]
 802367e:	3303      	adds	r3, #3
 8023680:	781a      	ldrb	r2, [r3, #0]
 8023682:	2100      	movs	r1, #0
 8023684:	400a      	ands	r2, r1
 8023686:	1c11      	adds	r1, r2, #0
 8023688:	2210      	movs	r2, #16
 802368a:	430a      	orrs	r2, r1
 802368c:	701a      	strb	r2, [r3, #0]
 802368e:	785a      	ldrb	r2, [r3, #1]
 8023690:	2100      	movs	r1, #0
 8023692:	400a      	ands	r2, r1
 8023694:	1c11      	adds	r1, r2, #0
 8023696:	2201      	movs	r2, #1
 8023698:	430a      	orrs	r2, r1
 802369a:	705a      	strb	r2, [r3, #1]
  *Sze += (uint32_t)sizeof(USBD_CDCHeaderFuncDescTypedef);
 802369c:	687b      	ldr	r3, [r7, #4]
 802369e:	681b      	ldr	r3, [r3, #0]
 80236a0:	1d5a      	adds	r2, r3, #5
 80236a2:	687b      	ldr	r3, [r7, #4]
 80236a4:	601a      	str	r2, [r3, #0]

  /* Call Management Functional Descriptor*/
  pCallMgmDesc = ((USBD_CDCCallMgmFuncDescTypedef *)((uint32_t)pConf + *Sze));
 80236a6:	687b      	ldr	r3, [r7, #4]
 80236a8:	681a      	ldr	r2, [r3, #0]
 80236aa:	68bb      	ldr	r3, [r7, #8]
 80236ac:	18d3      	adds	r3, r2, r3
 80236ae:	001a      	movs	r2, r3
 80236b0:	4ba0      	ldr	r3, [pc, #640]	@ (8023934 <USBD_FrameWork_CDCDesc+0x3c8>)
 80236b2:	601a      	str	r2, [r3, #0]
  pCallMgmDesc->bLength = 0x05U;
 80236b4:	4b9f      	ldr	r3, [pc, #636]	@ (8023934 <USBD_FrameWork_CDCDesc+0x3c8>)
 80236b6:	681b      	ldr	r3, [r3, #0]
 80236b8:	2205      	movs	r2, #5
 80236ba:	701a      	strb	r2, [r3, #0]
  pCallMgmDesc->bDescriptorType = 0x24U;
 80236bc:	4b9d      	ldr	r3, [pc, #628]	@ (8023934 <USBD_FrameWork_CDCDesc+0x3c8>)
 80236be:	681b      	ldr	r3, [r3, #0]
 80236c0:	2224      	movs	r2, #36	@ 0x24
 80236c2:	705a      	strb	r2, [r3, #1]
  pCallMgmDesc->bDescriptorSubtype = 0x01U;
 80236c4:	4b9b      	ldr	r3, [pc, #620]	@ (8023934 <USBD_FrameWork_CDCDesc+0x3c8>)
 80236c6:	681b      	ldr	r3, [r3, #0]
 80236c8:	2201      	movs	r2, #1
 80236ca:	709a      	strb	r2, [r3, #2]
  pCallMgmDesc->bmCapabilities = 0x00U;
 80236cc:	4b99      	ldr	r3, [pc, #612]	@ (8023934 <USBD_FrameWork_CDCDesc+0x3c8>)
 80236ce:	681b      	ldr	r3, [r3, #0]
 80236d0:	2200      	movs	r2, #0
 80236d2:	70da      	strb	r2, [r3, #3]
  pCallMgmDesc->bDataInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 80236d4:	68fb      	ldr	r3, [r7, #12]
 80236d6:	685a      	ldr	r2, [r3, #4]
 80236d8:	4b96      	ldr	r3, [pc, #600]	@ (8023934 <USBD_FrameWork_CDCDesc+0x3c8>)
 80236da:	681b      	ldr	r3, [r3, #0]
 80236dc:	68f9      	ldr	r1, [r7, #12]
 80236de:	205b      	movs	r0, #91	@ 0x5b
 80236e0:	245c      	movs	r4, #92	@ 0x5c
 80236e2:	4362      	muls	r2, r4
 80236e4:	188a      	adds	r2, r1, r2
 80236e6:	1812      	adds	r2, r2, r0
 80236e8:	7812      	ldrb	r2, [r2, #0]
 80236ea:	711a      	strb	r2, [r3, #4]
  *Sze += (uint32_t)sizeof(USBD_CDCCallMgmFuncDescTypedef);
 80236ec:	687b      	ldr	r3, [r7, #4]
 80236ee:	681b      	ldr	r3, [r3, #0]
 80236f0:	1d5a      	adds	r2, r3, #5
 80236f2:	687b      	ldr	r3, [r7, #4]
 80236f4:	601a      	str	r2, [r3, #0]

  /* ACM Functional Descriptor*/
  pACMDesc = ((USBD_CDCACMFuncDescTypedef *)((uint32_t)pConf + *Sze));
 80236f6:	687b      	ldr	r3, [r7, #4]
 80236f8:	681a      	ldr	r2, [r3, #0]
 80236fa:	68bb      	ldr	r3, [r7, #8]
 80236fc:	18d3      	adds	r3, r2, r3
 80236fe:	001a      	movs	r2, r3
 8023700:	4b8d      	ldr	r3, [pc, #564]	@ (8023938 <USBD_FrameWork_CDCDesc+0x3cc>)
 8023702:	601a      	str	r2, [r3, #0]
  pACMDesc->bLength = 0x04U;
 8023704:	4b8c      	ldr	r3, [pc, #560]	@ (8023938 <USBD_FrameWork_CDCDesc+0x3cc>)
 8023706:	681b      	ldr	r3, [r3, #0]
 8023708:	2204      	movs	r2, #4
 802370a:	701a      	strb	r2, [r3, #0]
  pACMDesc->bDescriptorType = 0x24U;
 802370c:	4b8a      	ldr	r3, [pc, #552]	@ (8023938 <USBD_FrameWork_CDCDesc+0x3cc>)
 802370e:	681b      	ldr	r3, [r3, #0]
 8023710:	2224      	movs	r2, #36	@ 0x24
 8023712:	705a      	strb	r2, [r3, #1]
  pACMDesc->bDescriptorSubtype = 0x02U;
 8023714:	4b88      	ldr	r3, [pc, #544]	@ (8023938 <USBD_FrameWork_CDCDesc+0x3cc>)
 8023716:	681b      	ldr	r3, [r3, #0]
 8023718:	2202      	movs	r2, #2
 802371a:	709a      	strb	r2, [r3, #2]
  pACMDesc->bmCapabilities = 0x02;
 802371c:	4b86      	ldr	r3, [pc, #536]	@ (8023938 <USBD_FrameWork_CDCDesc+0x3cc>)
 802371e:	681b      	ldr	r3, [r3, #0]
 8023720:	2202      	movs	r2, #2
 8023722:	70da      	strb	r2, [r3, #3]
  *Sze += (uint32_t)sizeof(USBD_CDCACMFuncDescTypedef);
 8023724:	687b      	ldr	r3, [r7, #4]
 8023726:	681b      	ldr	r3, [r3, #0]
 8023728:	1d1a      	adds	r2, r3, #4
 802372a:	687b      	ldr	r3, [r7, #4]
 802372c:	601a      	str	r2, [r3, #0]

  /* Union Functional Descriptor*/
  pUnionDesc = ((USBD_CDCUnionFuncDescTypedef *)((uint32_t)pConf + *Sze));
 802372e:	687b      	ldr	r3, [r7, #4]
 8023730:	681a      	ldr	r2, [r3, #0]
 8023732:	68bb      	ldr	r3, [r7, #8]
 8023734:	18d3      	adds	r3, r2, r3
 8023736:	001a      	movs	r2, r3
 8023738:	4b80      	ldr	r3, [pc, #512]	@ (802393c <USBD_FrameWork_CDCDesc+0x3d0>)
 802373a:	601a      	str	r2, [r3, #0]
  pUnionDesc->bLength = 0x05U;
 802373c:	4b7f      	ldr	r3, [pc, #508]	@ (802393c <USBD_FrameWork_CDCDesc+0x3d0>)
 802373e:	681b      	ldr	r3, [r3, #0]
 8023740:	2205      	movs	r2, #5
 8023742:	701a      	strb	r2, [r3, #0]
  pUnionDesc->bDescriptorType = 0x24U;
 8023744:	4b7d      	ldr	r3, [pc, #500]	@ (802393c <USBD_FrameWork_CDCDesc+0x3d0>)
 8023746:	681b      	ldr	r3, [r3, #0]
 8023748:	2224      	movs	r2, #36	@ 0x24
 802374a:	705a      	strb	r2, [r3, #1]
  pUnionDesc->bDescriptorSubtype = 0x06U;
 802374c:	4b7b      	ldr	r3, [pc, #492]	@ (802393c <USBD_FrameWork_CDCDesc+0x3d0>)
 802374e:	681b      	ldr	r3, [r3, #0]
 8023750:	2206      	movs	r2, #6
 8023752:	709a      	strb	r2, [r3, #2]
  pUnionDesc->bMasterInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 8023754:	68fb      	ldr	r3, [r7, #12]
 8023756:	685a      	ldr	r2, [r3, #4]
 8023758:	4b78      	ldr	r3, [pc, #480]	@ (802393c <USBD_FrameWork_CDCDesc+0x3d0>)
 802375a:	681b      	ldr	r3, [r3, #0]
 802375c:	68f9      	ldr	r1, [r7, #12]
 802375e:	205a      	movs	r0, #90	@ 0x5a
 8023760:	245c      	movs	r4, #92	@ 0x5c
 8023762:	4362      	muls	r2, r4
 8023764:	188a      	adds	r2, r1, r2
 8023766:	1812      	adds	r2, r2, r0
 8023768:	7812      	ldrb	r2, [r2, #0]
 802376a:	70da      	strb	r2, [r3, #3]
  pUnionDesc->bSlaveInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 802376c:	68fb      	ldr	r3, [r7, #12]
 802376e:	685a      	ldr	r2, [r3, #4]
 8023770:	4b72      	ldr	r3, [pc, #456]	@ (802393c <USBD_FrameWork_CDCDesc+0x3d0>)
 8023772:	681b      	ldr	r3, [r3, #0]
 8023774:	68f9      	ldr	r1, [r7, #12]
 8023776:	205b      	movs	r0, #91	@ 0x5b
 8023778:	245c      	movs	r4, #92	@ 0x5c
 802377a:	4362      	muls	r2, r4
 802377c:	188a      	adds	r2, r1, r2
 802377e:	1812      	adds	r2, r2, r0
 8023780:	7812      	ldrb	r2, [r2, #0]
 8023782:	711a      	strb	r2, [r3, #4]
  *Sze += (uint32_t)sizeof(USBD_CDCUnionFuncDescTypedef);
 8023784:	687b      	ldr	r3, [r7, #4]
 8023786:	681b      	ldr	r3, [r3, #0]
 8023788:	1d5a      	adds	r2, r3, #5
 802378a:	687b      	ldr	r3, [r7, #4]
 802378c:	601a      	str	r2, [r3, #0]

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[2].add, \
 802378e:	687b      	ldr	r3, [r7, #4]
 8023790:	681a      	ldr	r2, [r3, #0]
 8023792:	68bb      	ldr	r3, [r7, #8]
 8023794:	18d3      	adds	r3, r2, r3
 8023796:	001a      	movs	r2, r3
 8023798:	4b69      	ldr	r3, [pc, #420]	@ (8023940 <USBD_FrameWork_CDCDesc+0x3d4>)
 802379a:	601a      	str	r2, [r3, #0]
 802379c:	4b68      	ldr	r3, [pc, #416]	@ (8023940 <USBD_FrameWork_CDCDesc+0x3d4>)
 802379e:	681b      	ldr	r3, [r3, #0]
 80237a0:	2207      	movs	r2, #7
 80237a2:	701a      	strb	r2, [r3, #0]
 80237a4:	4b66      	ldr	r3, [pc, #408]	@ (8023940 <USBD_FrameWork_CDCDesc+0x3d4>)
 80237a6:	681b      	ldr	r3, [r3, #0]
 80237a8:	2205      	movs	r2, #5
 80237aa:	705a      	strb	r2, [r3, #1]
 80237ac:	68fb      	ldr	r3, [r7, #12]
 80237ae:	685a      	ldr	r2, [r3, #4]
 80237b0:	4b63      	ldr	r3, [pc, #396]	@ (8023940 <USBD_FrameWork_CDCDesc+0x3d4>)
 80237b2:	681b      	ldr	r3, [r3, #0]
 80237b4:	68f9      	ldr	r1, [r7, #12]
 80237b6:	2030      	movs	r0, #48	@ 0x30
 80237b8:	245c      	movs	r4, #92	@ 0x5c
 80237ba:	4362      	muls	r2, r4
 80237bc:	188a      	adds	r2, r1, r2
 80237be:	1812      	adds	r2, r2, r0
 80237c0:	7812      	ldrb	r2, [r2, #0]
 80237c2:	709a      	strb	r2, [r3, #2]
 80237c4:	4b5e      	ldr	r3, [pc, #376]	@ (8023940 <USBD_FrameWork_CDCDesc+0x3d4>)
 80237c6:	681b      	ldr	r3, [r3, #0]
 80237c8:	2203      	movs	r2, #3
 80237ca:	70da      	strb	r2, [r3, #3]
 80237cc:	68fb      	ldr	r3, [r7, #12]
 80237ce:	685a      	ldr	r2, [r3, #4]
 80237d0:	4b5b      	ldr	r3, [pc, #364]	@ (8023940 <USBD_FrameWork_CDCDesc+0x3d4>)
 80237d2:	681b      	ldr	r3, [r3, #0]
 80237d4:	68f9      	ldr	r1, [r7, #12]
 80237d6:	205c      	movs	r0, #92	@ 0x5c
 80237d8:	4342      	muls	r2, r0
 80237da:	188a      	adds	r2, r1, r2
 80237dc:	3232      	adds	r2, #50	@ 0x32
 80237de:	8812      	ldrh	r2, [r2, #0]
 80237e0:	21ff      	movs	r1, #255	@ 0xff
 80237e2:	4011      	ands	r1, r2
 80237e4:	000c      	movs	r4, r1
 80237e6:	7919      	ldrb	r1, [r3, #4]
 80237e8:	2000      	movs	r0, #0
 80237ea:	4001      	ands	r1, r0
 80237ec:	1c08      	adds	r0, r1, #0
 80237ee:	1c21      	adds	r1, r4, #0
 80237f0:	4301      	orrs	r1, r0
 80237f2:	7119      	strb	r1, [r3, #4]
 80237f4:	0a12      	lsrs	r2, r2, #8
 80237f6:	b290      	uxth	r0, r2
 80237f8:	795a      	ldrb	r2, [r3, #5]
 80237fa:	2100      	movs	r1, #0
 80237fc:	400a      	ands	r2, r1
 80237fe:	1c11      	adds	r1, r2, #0
 8023800:	1c02      	adds	r2, r0, #0
 8023802:	430a      	orrs	r2, r1
 8023804:	715a      	strb	r2, [r3, #5]
 8023806:	68fb      	ldr	r3, [r7, #12]
 8023808:	781b      	ldrb	r3, [r3, #0]
 802380a:	2b01      	cmp	r3, #1
 802380c:	d104      	bne.n	8023818 <USBD_FrameWork_CDCDesc+0x2ac>
 802380e:	4b4c      	ldr	r3, [pc, #304]	@ (8023940 <USBD_FrameWork_CDCDesc+0x3d4>)
 8023810:	681b      	ldr	r3, [r3, #0]
 8023812:	2205      	movs	r2, #5
 8023814:	719a      	strb	r2, [r3, #6]
 8023816:	e003      	b.n	8023820 <USBD_FrameWork_CDCDesc+0x2b4>
 8023818:	4b49      	ldr	r3, [pc, #292]	@ (8023940 <USBD_FrameWork_CDCDesc+0x3d4>)
 802381a:	681b      	ldr	r3, [r3, #0]
 802381c:	2205      	movs	r2, #5
 802381e:	719a      	strb	r2, [r3, #6]
 8023820:	687b      	ldr	r3, [r7, #4]
 8023822:	681b      	ldr	r3, [r3, #0]
 8023824:	1dda      	adds	r2, r3, #7
 8023826:	687b      	ldr	r3, [r7, #4]
 8023828:	601a      	str	r2, [r3, #0]
                          (uint16_t)pdev->tclasslist[pdev->classId].Eps[2].size,
                          USBD_CDCACM_EPINCMD_HS_BINTERVAL,
                          USBD_CDCACM_EPINCMD_FS_BINTERVAL);

  /* Data Interface Descriptor */
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A,
 802382a:	687b      	ldr	r3, [r7, #4]
 802382c:	681a      	ldr	r2, [r3, #0]
 802382e:	68bb      	ldr	r3, [r7, #8]
 8023830:	18d3      	adds	r3, r2, r3
 8023832:	001a      	movs	r2, r3
 8023834:	4b3d      	ldr	r3, [pc, #244]	@ (802392c <USBD_FrameWork_CDCDesc+0x3c0>)
 8023836:	601a      	str	r2, [r3, #0]
 8023838:	4b3c      	ldr	r3, [pc, #240]	@ (802392c <USBD_FrameWork_CDCDesc+0x3c0>)
 802383a:	681b      	ldr	r3, [r3, #0]
 802383c:	2209      	movs	r2, #9
 802383e:	701a      	strb	r2, [r3, #0]
 8023840:	4b3a      	ldr	r3, [pc, #232]	@ (802392c <USBD_FrameWork_CDCDesc+0x3c0>)
 8023842:	681b      	ldr	r3, [r3, #0]
 8023844:	2204      	movs	r2, #4
 8023846:	705a      	strb	r2, [r3, #1]
 8023848:	68fb      	ldr	r3, [r7, #12]
 802384a:	685a      	ldr	r2, [r3, #4]
 802384c:	4b37      	ldr	r3, [pc, #220]	@ (802392c <USBD_FrameWork_CDCDesc+0x3c0>)
 802384e:	681b      	ldr	r3, [r3, #0]
 8023850:	68f9      	ldr	r1, [r7, #12]
 8023852:	205b      	movs	r0, #91	@ 0x5b
 8023854:	245c      	movs	r4, #92	@ 0x5c
 8023856:	4362      	muls	r2, r4
 8023858:	188a      	adds	r2, r1, r2
 802385a:	1812      	adds	r2, r2, r0
 802385c:	7812      	ldrb	r2, [r2, #0]
 802385e:	709a      	strb	r2, [r3, #2]
 8023860:	4b32      	ldr	r3, [pc, #200]	@ (802392c <USBD_FrameWork_CDCDesc+0x3c0>)
 8023862:	681b      	ldr	r3, [r3, #0]
 8023864:	2200      	movs	r2, #0
 8023866:	70da      	strb	r2, [r3, #3]
 8023868:	4b30      	ldr	r3, [pc, #192]	@ (802392c <USBD_FrameWork_CDCDesc+0x3c0>)
 802386a:	681b      	ldr	r3, [r3, #0]
 802386c:	2202      	movs	r2, #2
 802386e:	711a      	strb	r2, [r3, #4]
 8023870:	4b2e      	ldr	r3, [pc, #184]	@ (802392c <USBD_FrameWork_CDCDesc+0x3c0>)
 8023872:	681b      	ldr	r3, [r3, #0]
 8023874:	220a      	movs	r2, #10
 8023876:	715a      	strb	r2, [r3, #5]
 8023878:	4b2c      	ldr	r3, [pc, #176]	@ (802392c <USBD_FrameWork_CDCDesc+0x3c0>)
 802387a:	681b      	ldr	r3, [r3, #0]
 802387c:	2200      	movs	r2, #0
 802387e:	719a      	strb	r2, [r3, #6]
 8023880:	4b2a      	ldr	r3, [pc, #168]	@ (802392c <USBD_FrameWork_CDCDesc+0x3c0>)
 8023882:	681b      	ldr	r3, [r3, #0]
 8023884:	2200      	movs	r2, #0
 8023886:	71da      	strb	r2, [r3, #7]
 8023888:	4b28      	ldr	r3, [pc, #160]	@ (802392c <USBD_FrameWork_CDCDesc+0x3c0>)
 802388a:	681b      	ldr	r3, [r3, #0]
 802388c:	2200      	movs	r2, #0
 802388e:	721a      	strb	r2, [r3, #8]
 8023890:	687b      	ldr	r3, [r7, #4]
 8023892:	681b      	ldr	r3, [r3, #0]
 8023894:	3309      	adds	r3, #9
 8023896:	001a      	movs	r2, r3
 8023898:	687b      	ldr	r3, [r7, #4]
 802389a:	601a      	str	r2, [r3, #0]
                          0U, 0U, 0U);

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 802389c:	687b      	ldr	r3, [r7, #4]
 802389e:	681a      	ldr	r2, [r3, #0]
 80238a0:	68bb      	ldr	r3, [r7, #8]
 80238a2:	18d3      	adds	r3, r2, r3
 80238a4:	001a      	movs	r2, r3
 80238a6:	4b26      	ldr	r3, [pc, #152]	@ (8023940 <USBD_FrameWork_CDCDesc+0x3d4>)
 80238a8:	601a      	str	r2, [r3, #0]
 80238aa:	4b25      	ldr	r3, [pc, #148]	@ (8023940 <USBD_FrameWork_CDCDesc+0x3d4>)
 80238ac:	681b      	ldr	r3, [r3, #0]
 80238ae:	2207      	movs	r2, #7
 80238b0:	701a      	strb	r2, [r3, #0]
 80238b2:	4b23      	ldr	r3, [pc, #140]	@ (8023940 <USBD_FrameWork_CDCDesc+0x3d4>)
 80238b4:	681b      	ldr	r3, [r3, #0]
 80238b6:	2205      	movs	r2, #5
 80238b8:	705a      	strb	r2, [r3, #1]
 80238ba:	68fb      	ldr	r3, [r7, #12]
 80238bc:	685a      	ldr	r2, [r3, #4]
 80238be:	4b20      	ldr	r3, [pc, #128]	@ (8023940 <USBD_FrameWork_CDCDesc+0x3d4>)
 80238c0:	681b      	ldr	r3, [r3, #0]
 80238c2:	68f9      	ldr	r1, [r7, #12]
 80238c4:	2024      	movs	r0, #36	@ 0x24
 80238c6:	245c      	movs	r4, #92	@ 0x5c
 80238c8:	4362      	muls	r2, r4
 80238ca:	188a      	adds	r2, r1, r2
 80238cc:	1812      	adds	r2, r2, r0
 80238ce:	7812      	ldrb	r2, [r2, #0]
 80238d0:	709a      	strb	r2, [r3, #2]
 80238d2:	4b1b      	ldr	r3, [pc, #108]	@ (8023940 <USBD_FrameWork_CDCDesc+0x3d4>)
 80238d4:	681b      	ldr	r3, [r3, #0]
 80238d6:	2202      	movs	r2, #2
 80238d8:	70da      	strb	r2, [r3, #3]
 80238da:	68fb      	ldr	r3, [r7, #12]
 80238dc:	685a      	ldr	r2, [r3, #4]
 80238de:	4b18      	ldr	r3, [pc, #96]	@ (8023940 <USBD_FrameWork_CDCDesc+0x3d4>)
 80238e0:	681b      	ldr	r3, [r3, #0]
 80238e2:	68f9      	ldr	r1, [r7, #12]
 80238e4:	205c      	movs	r0, #92	@ 0x5c
 80238e6:	4342      	muls	r2, r0
 80238e8:	188a      	adds	r2, r1, r2
 80238ea:	3226      	adds	r2, #38	@ 0x26
 80238ec:	8812      	ldrh	r2, [r2, #0]
 80238ee:	21ff      	movs	r1, #255	@ 0xff
 80238f0:	4011      	ands	r1, r2
 80238f2:	000c      	movs	r4, r1
 80238f4:	7919      	ldrb	r1, [r3, #4]
 80238f6:	2000      	movs	r0, #0
 80238f8:	4001      	ands	r1, r0
 80238fa:	1c08      	adds	r0, r1, #0
 80238fc:	1c21      	adds	r1, r4, #0
 80238fe:	4301      	orrs	r1, r0
 8023900:	7119      	strb	r1, [r3, #4]
 8023902:	0a12      	lsrs	r2, r2, #8
 8023904:	b290      	uxth	r0, r2
 8023906:	795a      	ldrb	r2, [r3, #5]
 8023908:	2100      	movs	r1, #0
 802390a:	400a      	ands	r2, r1
 802390c:	1c11      	adds	r1, r2, #0
 802390e:	1c02      	adds	r2, r0, #0
 8023910:	430a      	orrs	r2, r1
 8023912:	715a      	strb	r2, [r3, #5]
 8023914:	68fb      	ldr	r3, [r7, #12]
 8023916:	781b      	ldrb	r3, [r3, #0]
 8023918:	2b01      	cmp	r3, #1
 802391a:	d113      	bne.n	8023944 <USBD_FrameWork_CDCDesc+0x3d8>
 802391c:	4b08      	ldr	r3, [pc, #32]	@ (8023940 <USBD_FrameWork_CDCDesc+0x3d4>)
 802391e:	681b      	ldr	r3, [r3, #0]
 8023920:	2200      	movs	r2, #0
 8023922:	719a      	strb	r2, [r3, #6]
 8023924:	e012      	b.n	802394c <USBD_FrameWork_CDCDesc+0x3e0>
 8023926:	46c0      	nop			@ (mov r8, r8)
 8023928:	2000687c 	.word	0x2000687c
 802392c:	20006880 	.word	0x20006880
 8023930:	20006884 	.word	0x20006884
 8023934:	20006888 	.word	0x20006888
 8023938:	2000688c 	.word	0x2000688c
 802393c:	20006890 	.word	0x20006890
 8023940:	20006894 	.word	0x20006894
 8023944:	4b3b      	ldr	r3, [pc, #236]	@ (8023a34 <USBD_FrameWork_CDCDesc+0x4c8>)
 8023946:	681b      	ldr	r3, [r3, #0]
 8023948:	2200      	movs	r2, #0
 802394a:	719a      	strb	r2, [r3, #6]
 802394c:	687b      	ldr	r3, [r7, #4]
 802394e:	681b      	ldr	r3, [r3, #0]
 8023950:	1dda      	adds	r2, r3, #7
 8023952:	687b      	ldr	r3, [r7, #4]
 8023954:	601a      	str	r2, [r3, #0]
                          (USBD_EP_TYPE_BULK),
                          (uint16_t)(pdev->tclasslist[pdev->classId].Eps[0].size),
                          (0x00U), (0x00U));

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[1].add), \
 8023956:	687b      	ldr	r3, [r7, #4]
 8023958:	681a      	ldr	r2, [r3, #0]
 802395a:	68bb      	ldr	r3, [r7, #8]
 802395c:	18d3      	adds	r3, r2, r3
 802395e:	001a      	movs	r2, r3
 8023960:	4b34      	ldr	r3, [pc, #208]	@ (8023a34 <USBD_FrameWork_CDCDesc+0x4c8>)
 8023962:	601a      	str	r2, [r3, #0]
 8023964:	4b33      	ldr	r3, [pc, #204]	@ (8023a34 <USBD_FrameWork_CDCDesc+0x4c8>)
 8023966:	681b      	ldr	r3, [r3, #0]
 8023968:	2207      	movs	r2, #7
 802396a:	701a      	strb	r2, [r3, #0]
 802396c:	4b31      	ldr	r3, [pc, #196]	@ (8023a34 <USBD_FrameWork_CDCDesc+0x4c8>)
 802396e:	681b      	ldr	r3, [r3, #0]
 8023970:	2205      	movs	r2, #5
 8023972:	705a      	strb	r2, [r3, #1]
 8023974:	68fb      	ldr	r3, [r7, #12]
 8023976:	685a      	ldr	r2, [r3, #4]
 8023978:	4b2e      	ldr	r3, [pc, #184]	@ (8023a34 <USBD_FrameWork_CDCDesc+0x4c8>)
 802397a:	681b      	ldr	r3, [r3, #0]
 802397c:	68f9      	ldr	r1, [r7, #12]
 802397e:	202a      	movs	r0, #42	@ 0x2a
 8023980:	245c      	movs	r4, #92	@ 0x5c
 8023982:	4362      	muls	r2, r4
 8023984:	188a      	adds	r2, r1, r2
 8023986:	1812      	adds	r2, r2, r0
 8023988:	7812      	ldrb	r2, [r2, #0]
 802398a:	709a      	strb	r2, [r3, #2]
 802398c:	4b29      	ldr	r3, [pc, #164]	@ (8023a34 <USBD_FrameWork_CDCDesc+0x4c8>)
 802398e:	681b      	ldr	r3, [r3, #0]
 8023990:	2202      	movs	r2, #2
 8023992:	70da      	strb	r2, [r3, #3]
 8023994:	68fb      	ldr	r3, [r7, #12]
 8023996:	685a      	ldr	r2, [r3, #4]
 8023998:	4b26      	ldr	r3, [pc, #152]	@ (8023a34 <USBD_FrameWork_CDCDesc+0x4c8>)
 802399a:	681b      	ldr	r3, [r3, #0]
 802399c:	68f9      	ldr	r1, [r7, #12]
 802399e:	205c      	movs	r0, #92	@ 0x5c
 80239a0:	4342      	muls	r2, r0
 80239a2:	188a      	adds	r2, r1, r2
 80239a4:	322c      	adds	r2, #44	@ 0x2c
 80239a6:	8812      	ldrh	r2, [r2, #0]
 80239a8:	21ff      	movs	r1, #255	@ 0xff
 80239aa:	4011      	ands	r1, r2
 80239ac:	000c      	movs	r4, r1
 80239ae:	7919      	ldrb	r1, [r3, #4]
 80239b0:	2000      	movs	r0, #0
 80239b2:	4001      	ands	r1, r0
 80239b4:	1c08      	adds	r0, r1, #0
 80239b6:	1c21      	adds	r1, r4, #0
 80239b8:	4301      	orrs	r1, r0
 80239ba:	7119      	strb	r1, [r3, #4]
 80239bc:	0a12      	lsrs	r2, r2, #8
 80239be:	b290      	uxth	r0, r2
 80239c0:	795a      	ldrb	r2, [r3, #5]
 80239c2:	2100      	movs	r1, #0
 80239c4:	400a      	ands	r2, r1
 80239c6:	1c11      	adds	r1, r2, #0
 80239c8:	1c02      	adds	r2, r0, #0
 80239ca:	430a      	orrs	r2, r1
 80239cc:	715a      	strb	r2, [r3, #5]
 80239ce:	68fb      	ldr	r3, [r7, #12]
 80239d0:	781b      	ldrb	r3, [r3, #0]
 80239d2:	2b01      	cmp	r3, #1
 80239d4:	d104      	bne.n	80239e0 <USBD_FrameWork_CDCDesc+0x474>
 80239d6:	4b17      	ldr	r3, [pc, #92]	@ (8023a34 <USBD_FrameWork_CDCDesc+0x4c8>)
 80239d8:	681b      	ldr	r3, [r3, #0]
 80239da:	2200      	movs	r2, #0
 80239dc:	719a      	strb	r2, [r3, #6]
 80239de:	e003      	b.n	80239e8 <USBD_FrameWork_CDCDesc+0x47c>
 80239e0:	4b14      	ldr	r3, [pc, #80]	@ (8023a34 <USBD_FrameWork_CDCDesc+0x4c8>)
 80239e2:	681b      	ldr	r3, [r3, #0]
 80239e4:	2200      	movs	r2, #0
 80239e6:	719a      	strb	r2, [r3, #6]
 80239e8:	687b      	ldr	r3, [r7, #4]
 80239ea:	681b      	ldr	r3, [r3, #0]
 80239ec:	1dda      	adds	r2, r3, #7
 80239ee:	687b      	ldr	r3, [r7, #4]
 80239f0:	601a      	str	r2, [r3, #0]
                          (USBD_EP_TYPE_BULK),
                          (uint16_t)(pdev->tclasslist[pdev->classId].Eps[1].size),
                          (0x00U), (0x00U));

  /* Update Config Descriptor and IAD descriptor */
  ((USBD_ConfigDescTypedef *)pConf)->bNumInterfaces += 2U;
 80239f2:	68bb      	ldr	r3, [r7, #8]
 80239f4:	791a      	ldrb	r2, [r3, #4]
 80239f6:	68bb      	ldr	r3, [r7, #8]
 80239f8:	3202      	adds	r2, #2
 80239fa:	b2d2      	uxtb	r2, r2
 80239fc:	711a      	strb	r2, [r3, #4]
  ((USBD_ConfigDescTypedef *)pConf)->wDescriptorLength = *Sze;
 80239fe:	687b      	ldr	r3, [r7, #4]
 8023a00:	681a      	ldr	r2, [r3, #0]
 8023a02:	68bb      	ldr	r3, [r7, #8]
 8023a04:	b292      	uxth	r2, r2
 8023a06:	21ff      	movs	r1, #255	@ 0xff
 8023a08:	4011      	ands	r1, r2
 8023a0a:	000c      	movs	r4, r1
 8023a0c:	7899      	ldrb	r1, [r3, #2]
 8023a0e:	2000      	movs	r0, #0
 8023a10:	4001      	ands	r1, r0
 8023a12:	1c08      	adds	r0, r1, #0
 8023a14:	1c21      	adds	r1, r4, #0
 8023a16:	4301      	orrs	r1, r0
 8023a18:	7099      	strb	r1, [r3, #2]
 8023a1a:	0a12      	lsrs	r2, r2, #8
 8023a1c:	b290      	uxth	r0, r2
 8023a1e:	78da      	ldrb	r2, [r3, #3]
 8023a20:	2100      	movs	r1, #0
 8023a22:	400a      	ands	r2, r1
 8023a24:	1c11      	adds	r1, r2, #0
 8023a26:	1c02      	adds	r2, r0, #0
 8023a28:	430a      	orrs	r2, r1
 8023a2a:	70da      	strb	r2, [r3, #3]
}
 8023a2c:	46c0      	nop			@ (mov r8, r8)
 8023a2e:	46bd      	mov	sp, r7
 8023a30:	b005      	add	sp, #20
 8023a32:	bd90      	pop	{r4, r7, pc}
 8023a34:	20006894 	.word	0x20006894

08023a38 <__cvt>:
 8023a38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8023a3a:	001f      	movs	r7, r3
 8023a3c:	2300      	movs	r3, #0
 8023a3e:	0016      	movs	r6, r2
 8023a40:	b08b      	sub	sp, #44	@ 0x2c
 8023a42:	429f      	cmp	r7, r3
 8023a44:	da04      	bge.n	8023a50 <__cvt+0x18>
 8023a46:	2180      	movs	r1, #128	@ 0x80
 8023a48:	0609      	lsls	r1, r1, #24
 8023a4a:	187b      	adds	r3, r7, r1
 8023a4c:	001f      	movs	r7, r3
 8023a4e:	232d      	movs	r3, #45	@ 0x2d
 8023a50:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8023a52:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8023a54:	7013      	strb	r3, [r2, #0]
 8023a56:	2320      	movs	r3, #32
 8023a58:	2203      	movs	r2, #3
 8023a5a:	439d      	bics	r5, r3
 8023a5c:	2d46      	cmp	r5, #70	@ 0x46
 8023a5e:	d007      	beq.n	8023a70 <__cvt+0x38>
 8023a60:	002b      	movs	r3, r5
 8023a62:	3b45      	subs	r3, #69	@ 0x45
 8023a64:	4259      	negs	r1, r3
 8023a66:	414b      	adcs	r3, r1
 8023a68:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8023a6a:	3a01      	subs	r2, #1
 8023a6c:	18cb      	adds	r3, r1, r3
 8023a6e:	9310      	str	r3, [sp, #64]	@ 0x40
 8023a70:	ab09      	add	r3, sp, #36	@ 0x24
 8023a72:	9304      	str	r3, [sp, #16]
 8023a74:	ab08      	add	r3, sp, #32
 8023a76:	9303      	str	r3, [sp, #12]
 8023a78:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8023a7a:	9200      	str	r2, [sp, #0]
 8023a7c:	9302      	str	r3, [sp, #8]
 8023a7e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8023a80:	0032      	movs	r2, r6
 8023a82:	9301      	str	r3, [sp, #4]
 8023a84:	003b      	movs	r3, r7
 8023a86:	f001 f977 	bl	8024d78 <_dtoa_r>
 8023a8a:	0004      	movs	r4, r0
 8023a8c:	2d47      	cmp	r5, #71	@ 0x47
 8023a8e:	d11b      	bne.n	8023ac8 <__cvt+0x90>
 8023a90:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8023a92:	07db      	lsls	r3, r3, #31
 8023a94:	d511      	bpl.n	8023aba <__cvt+0x82>
 8023a96:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8023a98:	18c3      	adds	r3, r0, r3
 8023a9a:	9307      	str	r3, [sp, #28]
 8023a9c:	2200      	movs	r2, #0
 8023a9e:	2300      	movs	r3, #0
 8023aa0:	0030      	movs	r0, r6
 8023aa2:	0039      	movs	r1, r7
 8023aa4:	f7dc fcdc 	bl	8000460 <__aeabi_dcmpeq>
 8023aa8:	2800      	cmp	r0, #0
 8023aaa:	d001      	beq.n	8023ab0 <__cvt+0x78>
 8023aac:	9b07      	ldr	r3, [sp, #28]
 8023aae:	9309      	str	r3, [sp, #36]	@ 0x24
 8023ab0:	2230      	movs	r2, #48	@ 0x30
 8023ab2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023ab4:	9907      	ldr	r1, [sp, #28]
 8023ab6:	428b      	cmp	r3, r1
 8023ab8:	d320      	bcc.n	8023afc <__cvt+0xc4>
 8023aba:	0020      	movs	r0, r4
 8023abc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023abe:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8023ac0:	1b1b      	subs	r3, r3, r4
 8023ac2:	6013      	str	r3, [r2, #0]
 8023ac4:	b00b      	add	sp, #44	@ 0x2c
 8023ac6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8023ac8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8023aca:	18c3      	adds	r3, r0, r3
 8023acc:	9307      	str	r3, [sp, #28]
 8023ace:	2d46      	cmp	r5, #70	@ 0x46
 8023ad0:	d1e4      	bne.n	8023a9c <__cvt+0x64>
 8023ad2:	7803      	ldrb	r3, [r0, #0]
 8023ad4:	2b30      	cmp	r3, #48	@ 0x30
 8023ad6:	d10c      	bne.n	8023af2 <__cvt+0xba>
 8023ad8:	2200      	movs	r2, #0
 8023ada:	2300      	movs	r3, #0
 8023adc:	0030      	movs	r0, r6
 8023ade:	0039      	movs	r1, r7
 8023ae0:	f7dc fcbe 	bl	8000460 <__aeabi_dcmpeq>
 8023ae4:	2800      	cmp	r0, #0
 8023ae6:	d104      	bne.n	8023af2 <__cvt+0xba>
 8023ae8:	2301      	movs	r3, #1
 8023aea:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8023aec:	1a9b      	subs	r3, r3, r2
 8023aee:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8023af0:	6013      	str	r3, [r2, #0]
 8023af2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8023af4:	9a07      	ldr	r2, [sp, #28]
 8023af6:	681b      	ldr	r3, [r3, #0]
 8023af8:	18d3      	adds	r3, r2, r3
 8023afa:	e7ce      	b.n	8023a9a <__cvt+0x62>
 8023afc:	1c59      	adds	r1, r3, #1
 8023afe:	9109      	str	r1, [sp, #36]	@ 0x24
 8023b00:	701a      	strb	r2, [r3, #0]
 8023b02:	e7d6      	b.n	8023ab2 <__cvt+0x7a>

08023b04 <__exponent>:
 8023b04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8023b06:	232b      	movs	r3, #43	@ 0x2b
 8023b08:	b085      	sub	sp, #20
 8023b0a:	0005      	movs	r5, r0
 8023b0c:	1e0c      	subs	r4, r1, #0
 8023b0e:	7002      	strb	r2, [r0, #0]
 8023b10:	da01      	bge.n	8023b16 <__exponent+0x12>
 8023b12:	424c      	negs	r4, r1
 8023b14:	3302      	adds	r3, #2
 8023b16:	706b      	strb	r3, [r5, #1]
 8023b18:	2c09      	cmp	r4, #9
 8023b1a:	dd2c      	ble.n	8023b76 <__exponent+0x72>
 8023b1c:	ab02      	add	r3, sp, #8
 8023b1e:	1dde      	adds	r6, r3, #7
 8023b20:	0020      	movs	r0, r4
 8023b22:	210a      	movs	r1, #10
 8023b24:	f7dc fc86 	bl	8000434 <__aeabi_idivmod>
 8023b28:	0037      	movs	r7, r6
 8023b2a:	3130      	adds	r1, #48	@ 0x30
 8023b2c:	3e01      	subs	r6, #1
 8023b2e:	0020      	movs	r0, r4
 8023b30:	7031      	strb	r1, [r6, #0]
 8023b32:	210a      	movs	r1, #10
 8023b34:	9401      	str	r4, [sp, #4]
 8023b36:	f7dc fb97 	bl	8000268 <__divsi3>
 8023b3a:	9b01      	ldr	r3, [sp, #4]
 8023b3c:	0004      	movs	r4, r0
 8023b3e:	2b63      	cmp	r3, #99	@ 0x63
 8023b40:	dcee      	bgt.n	8023b20 <__exponent+0x1c>
 8023b42:	1eba      	subs	r2, r7, #2
 8023b44:	1ca8      	adds	r0, r5, #2
 8023b46:	0001      	movs	r1, r0
 8023b48:	0013      	movs	r3, r2
 8023b4a:	3430      	adds	r4, #48	@ 0x30
 8023b4c:	7014      	strb	r4, [r2, #0]
 8023b4e:	ac02      	add	r4, sp, #8
 8023b50:	3407      	adds	r4, #7
 8023b52:	429c      	cmp	r4, r3
 8023b54:	d80a      	bhi.n	8023b6c <__exponent+0x68>
 8023b56:	2300      	movs	r3, #0
 8023b58:	4294      	cmp	r4, r2
 8023b5a:	d303      	bcc.n	8023b64 <__exponent+0x60>
 8023b5c:	3309      	adds	r3, #9
 8023b5e:	aa02      	add	r2, sp, #8
 8023b60:	189b      	adds	r3, r3, r2
 8023b62:	1bdb      	subs	r3, r3, r7
 8023b64:	18c0      	adds	r0, r0, r3
 8023b66:	1b40      	subs	r0, r0, r5
 8023b68:	b005      	add	sp, #20
 8023b6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8023b6c:	781c      	ldrb	r4, [r3, #0]
 8023b6e:	3301      	adds	r3, #1
 8023b70:	700c      	strb	r4, [r1, #0]
 8023b72:	3101      	adds	r1, #1
 8023b74:	e7eb      	b.n	8023b4e <__exponent+0x4a>
 8023b76:	2330      	movs	r3, #48	@ 0x30
 8023b78:	18e4      	adds	r4, r4, r3
 8023b7a:	70ab      	strb	r3, [r5, #2]
 8023b7c:	1d28      	adds	r0, r5, #4
 8023b7e:	70ec      	strb	r4, [r5, #3]
 8023b80:	e7f1      	b.n	8023b66 <__exponent+0x62>
	...

08023b84 <_printf_float>:
 8023b84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8023b86:	b097      	sub	sp, #92	@ 0x5c
 8023b88:	000d      	movs	r5, r1
 8023b8a:	920a      	str	r2, [sp, #40]	@ 0x28
 8023b8c:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8023b8e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8023b90:	9009      	str	r0, [sp, #36]	@ 0x24
 8023b92:	f000 ffd3 	bl	8024b3c <_localeconv_r>
 8023b96:	6803      	ldr	r3, [r0, #0]
 8023b98:	0018      	movs	r0, r3
 8023b9a:	930d      	str	r3, [sp, #52]	@ 0x34
 8023b9c:	f7dc fabe 	bl	800011c <strlen>
 8023ba0:	2300      	movs	r3, #0
 8023ba2:	900f      	str	r0, [sp, #60]	@ 0x3c
 8023ba4:	9314      	str	r3, [sp, #80]	@ 0x50
 8023ba6:	7e2b      	ldrb	r3, [r5, #24]
 8023ba8:	2207      	movs	r2, #7
 8023baa:	930c      	str	r3, [sp, #48]	@ 0x30
 8023bac:	682b      	ldr	r3, [r5, #0]
 8023bae:	930e      	str	r3, [sp, #56]	@ 0x38
 8023bb0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8023bb2:	6823      	ldr	r3, [r4, #0]
 8023bb4:	05c9      	lsls	r1, r1, #23
 8023bb6:	d545      	bpl.n	8023c44 <_printf_float+0xc0>
 8023bb8:	189b      	adds	r3, r3, r2
 8023bba:	4393      	bics	r3, r2
 8023bbc:	001a      	movs	r2, r3
 8023bbe:	3208      	adds	r2, #8
 8023bc0:	6022      	str	r2, [r4, #0]
 8023bc2:	2201      	movs	r2, #1
 8023bc4:	681e      	ldr	r6, [r3, #0]
 8023bc6:	685f      	ldr	r7, [r3, #4]
 8023bc8:	007b      	lsls	r3, r7, #1
 8023bca:	085b      	lsrs	r3, r3, #1
 8023bcc:	9311      	str	r3, [sp, #68]	@ 0x44
 8023bce:	9610      	str	r6, [sp, #64]	@ 0x40
 8023bd0:	64ae      	str	r6, [r5, #72]	@ 0x48
 8023bd2:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8023bd4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8023bd6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8023bd8:	4ba7      	ldr	r3, [pc, #668]	@ (8023e78 <_printf_float+0x2f4>)
 8023bda:	4252      	negs	r2, r2
 8023bdc:	f7df fe16 	bl	800380c <__aeabi_dcmpun>
 8023be0:	2800      	cmp	r0, #0
 8023be2:	d131      	bne.n	8023c48 <_printf_float+0xc4>
 8023be4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8023be6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8023be8:	2201      	movs	r2, #1
 8023bea:	4ba3      	ldr	r3, [pc, #652]	@ (8023e78 <_printf_float+0x2f4>)
 8023bec:	4252      	negs	r2, r2
 8023bee:	f7dc fc47 	bl	8000480 <__aeabi_dcmple>
 8023bf2:	2800      	cmp	r0, #0
 8023bf4:	d128      	bne.n	8023c48 <_printf_float+0xc4>
 8023bf6:	2200      	movs	r2, #0
 8023bf8:	2300      	movs	r3, #0
 8023bfa:	0030      	movs	r0, r6
 8023bfc:	0039      	movs	r1, r7
 8023bfe:	f7dc fc35 	bl	800046c <__aeabi_dcmplt>
 8023c02:	2800      	cmp	r0, #0
 8023c04:	d003      	beq.n	8023c0e <_printf_float+0x8a>
 8023c06:	002b      	movs	r3, r5
 8023c08:	222d      	movs	r2, #45	@ 0x2d
 8023c0a:	3343      	adds	r3, #67	@ 0x43
 8023c0c:	701a      	strb	r2, [r3, #0]
 8023c0e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8023c10:	4f9a      	ldr	r7, [pc, #616]	@ (8023e7c <_printf_float+0x2f8>)
 8023c12:	2b47      	cmp	r3, #71	@ 0x47
 8023c14:	d800      	bhi.n	8023c18 <_printf_float+0x94>
 8023c16:	4f9a      	ldr	r7, [pc, #616]	@ (8023e80 <_printf_float+0x2fc>)
 8023c18:	2303      	movs	r3, #3
 8023c1a:	2400      	movs	r4, #0
 8023c1c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8023c1e:	612b      	str	r3, [r5, #16]
 8023c20:	3301      	adds	r3, #1
 8023c22:	439a      	bics	r2, r3
 8023c24:	602a      	str	r2, [r5, #0]
 8023c26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8023c28:	0029      	movs	r1, r5
 8023c2a:	9300      	str	r3, [sp, #0]
 8023c2c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023c2e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8023c30:	aa15      	add	r2, sp, #84	@ 0x54
 8023c32:	f000 f9e5 	bl	8024000 <_printf_common>
 8023c36:	3001      	adds	r0, #1
 8023c38:	d000      	beq.n	8023c3c <_printf_float+0xb8>
 8023c3a:	e09e      	b.n	8023d7a <_printf_float+0x1f6>
 8023c3c:	2001      	movs	r0, #1
 8023c3e:	4240      	negs	r0, r0
 8023c40:	b017      	add	sp, #92	@ 0x5c
 8023c42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8023c44:	3307      	adds	r3, #7
 8023c46:	e7b8      	b.n	8023bba <_printf_float+0x36>
 8023c48:	0032      	movs	r2, r6
 8023c4a:	003b      	movs	r3, r7
 8023c4c:	0030      	movs	r0, r6
 8023c4e:	0039      	movs	r1, r7
 8023c50:	f7df fddc 	bl	800380c <__aeabi_dcmpun>
 8023c54:	2800      	cmp	r0, #0
 8023c56:	d00b      	beq.n	8023c70 <_printf_float+0xec>
 8023c58:	2f00      	cmp	r7, #0
 8023c5a:	da03      	bge.n	8023c64 <_printf_float+0xe0>
 8023c5c:	002b      	movs	r3, r5
 8023c5e:	222d      	movs	r2, #45	@ 0x2d
 8023c60:	3343      	adds	r3, #67	@ 0x43
 8023c62:	701a      	strb	r2, [r3, #0]
 8023c64:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8023c66:	4f87      	ldr	r7, [pc, #540]	@ (8023e84 <_printf_float+0x300>)
 8023c68:	2b47      	cmp	r3, #71	@ 0x47
 8023c6a:	d8d5      	bhi.n	8023c18 <_printf_float+0x94>
 8023c6c:	4f86      	ldr	r7, [pc, #536]	@ (8023e88 <_printf_float+0x304>)
 8023c6e:	e7d3      	b.n	8023c18 <_printf_float+0x94>
 8023c70:	2220      	movs	r2, #32
 8023c72:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8023c74:	686b      	ldr	r3, [r5, #4]
 8023c76:	4394      	bics	r4, r2
 8023c78:	1c5a      	adds	r2, r3, #1
 8023c7a:	d146      	bne.n	8023d0a <_printf_float+0x186>
 8023c7c:	3307      	adds	r3, #7
 8023c7e:	606b      	str	r3, [r5, #4]
 8023c80:	2380      	movs	r3, #128	@ 0x80
 8023c82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8023c84:	00db      	lsls	r3, r3, #3
 8023c86:	4313      	orrs	r3, r2
 8023c88:	2200      	movs	r2, #0
 8023c8a:	602b      	str	r3, [r5, #0]
 8023c8c:	9206      	str	r2, [sp, #24]
 8023c8e:	aa14      	add	r2, sp, #80	@ 0x50
 8023c90:	9205      	str	r2, [sp, #20]
 8023c92:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8023c94:	a90a      	add	r1, sp, #40	@ 0x28
 8023c96:	9204      	str	r2, [sp, #16]
 8023c98:	aa13      	add	r2, sp, #76	@ 0x4c
 8023c9a:	9203      	str	r2, [sp, #12]
 8023c9c:	2223      	movs	r2, #35	@ 0x23
 8023c9e:	1852      	adds	r2, r2, r1
 8023ca0:	9202      	str	r2, [sp, #8]
 8023ca2:	9301      	str	r3, [sp, #4]
 8023ca4:	686b      	ldr	r3, [r5, #4]
 8023ca6:	0032      	movs	r2, r6
 8023ca8:	9300      	str	r3, [sp, #0]
 8023caa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023cac:	003b      	movs	r3, r7
 8023cae:	f7ff fec3 	bl	8023a38 <__cvt>
 8023cb2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8023cb4:	0007      	movs	r7, r0
 8023cb6:	2c47      	cmp	r4, #71	@ 0x47
 8023cb8:	d12d      	bne.n	8023d16 <_printf_float+0x192>
 8023cba:	1cd3      	adds	r3, r2, #3
 8023cbc:	db02      	blt.n	8023cc4 <_printf_float+0x140>
 8023cbe:	686b      	ldr	r3, [r5, #4]
 8023cc0:	429a      	cmp	r2, r3
 8023cc2:	dd47      	ble.n	8023d54 <_printf_float+0x1d0>
 8023cc4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8023cc6:	3b02      	subs	r3, #2
 8023cc8:	b2db      	uxtb	r3, r3
 8023cca:	930c      	str	r3, [sp, #48]	@ 0x30
 8023ccc:	0028      	movs	r0, r5
 8023cce:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8023cd0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8023cd2:	3901      	subs	r1, #1
 8023cd4:	3050      	adds	r0, #80	@ 0x50
 8023cd6:	9113      	str	r1, [sp, #76]	@ 0x4c
 8023cd8:	f7ff ff14 	bl	8023b04 <__exponent>
 8023cdc:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8023cde:	0004      	movs	r4, r0
 8023ce0:	1813      	adds	r3, r2, r0
 8023ce2:	612b      	str	r3, [r5, #16]
 8023ce4:	2a01      	cmp	r2, #1
 8023ce6:	dc02      	bgt.n	8023cee <_printf_float+0x16a>
 8023ce8:	682a      	ldr	r2, [r5, #0]
 8023cea:	07d2      	lsls	r2, r2, #31
 8023cec:	d501      	bpl.n	8023cf2 <_printf_float+0x16e>
 8023cee:	3301      	adds	r3, #1
 8023cf0:	612b      	str	r3, [r5, #16]
 8023cf2:	2323      	movs	r3, #35	@ 0x23
 8023cf4:	aa0a      	add	r2, sp, #40	@ 0x28
 8023cf6:	189b      	adds	r3, r3, r2
 8023cf8:	781b      	ldrb	r3, [r3, #0]
 8023cfa:	2b00      	cmp	r3, #0
 8023cfc:	d100      	bne.n	8023d00 <_printf_float+0x17c>
 8023cfe:	e792      	b.n	8023c26 <_printf_float+0xa2>
 8023d00:	002b      	movs	r3, r5
 8023d02:	222d      	movs	r2, #45	@ 0x2d
 8023d04:	3343      	adds	r3, #67	@ 0x43
 8023d06:	701a      	strb	r2, [r3, #0]
 8023d08:	e78d      	b.n	8023c26 <_printf_float+0xa2>
 8023d0a:	2c47      	cmp	r4, #71	@ 0x47
 8023d0c:	d1b8      	bne.n	8023c80 <_printf_float+0xfc>
 8023d0e:	2b00      	cmp	r3, #0
 8023d10:	d1b6      	bne.n	8023c80 <_printf_float+0xfc>
 8023d12:	3301      	adds	r3, #1
 8023d14:	e7b3      	b.n	8023c7e <_printf_float+0xfa>
 8023d16:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8023d18:	2b65      	cmp	r3, #101	@ 0x65
 8023d1a:	d9d7      	bls.n	8023ccc <_printf_float+0x148>
 8023d1c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8023d1e:	2b66      	cmp	r3, #102	@ 0x66
 8023d20:	d11a      	bne.n	8023d58 <_printf_float+0x1d4>
 8023d22:	686b      	ldr	r3, [r5, #4]
 8023d24:	2a00      	cmp	r2, #0
 8023d26:	dd09      	ble.n	8023d3c <_printf_float+0x1b8>
 8023d28:	612a      	str	r2, [r5, #16]
 8023d2a:	2b00      	cmp	r3, #0
 8023d2c:	d102      	bne.n	8023d34 <_printf_float+0x1b0>
 8023d2e:	6829      	ldr	r1, [r5, #0]
 8023d30:	07c9      	lsls	r1, r1, #31
 8023d32:	d50b      	bpl.n	8023d4c <_printf_float+0x1c8>
 8023d34:	3301      	adds	r3, #1
 8023d36:	189b      	adds	r3, r3, r2
 8023d38:	612b      	str	r3, [r5, #16]
 8023d3a:	e007      	b.n	8023d4c <_printf_float+0x1c8>
 8023d3c:	2b00      	cmp	r3, #0
 8023d3e:	d103      	bne.n	8023d48 <_printf_float+0x1c4>
 8023d40:	2201      	movs	r2, #1
 8023d42:	6829      	ldr	r1, [r5, #0]
 8023d44:	4211      	tst	r1, r2
 8023d46:	d000      	beq.n	8023d4a <_printf_float+0x1c6>
 8023d48:	1c9a      	adds	r2, r3, #2
 8023d4a:	612a      	str	r2, [r5, #16]
 8023d4c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8023d4e:	2400      	movs	r4, #0
 8023d50:	65ab      	str	r3, [r5, #88]	@ 0x58
 8023d52:	e7ce      	b.n	8023cf2 <_printf_float+0x16e>
 8023d54:	2367      	movs	r3, #103	@ 0x67
 8023d56:	930c      	str	r3, [sp, #48]	@ 0x30
 8023d58:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8023d5a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8023d5c:	4299      	cmp	r1, r3
 8023d5e:	db06      	blt.n	8023d6e <_printf_float+0x1ea>
 8023d60:	682b      	ldr	r3, [r5, #0]
 8023d62:	6129      	str	r1, [r5, #16]
 8023d64:	07db      	lsls	r3, r3, #31
 8023d66:	d5f1      	bpl.n	8023d4c <_printf_float+0x1c8>
 8023d68:	3101      	adds	r1, #1
 8023d6a:	6129      	str	r1, [r5, #16]
 8023d6c:	e7ee      	b.n	8023d4c <_printf_float+0x1c8>
 8023d6e:	2201      	movs	r2, #1
 8023d70:	2900      	cmp	r1, #0
 8023d72:	dce0      	bgt.n	8023d36 <_printf_float+0x1b2>
 8023d74:	1892      	adds	r2, r2, r2
 8023d76:	1a52      	subs	r2, r2, r1
 8023d78:	e7dd      	b.n	8023d36 <_printf_float+0x1b2>
 8023d7a:	682a      	ldr	r2, [r5, #0]
 8023d7c:	0553      	lsls	r3, r2, #21
 8023d7e:	d408      	bmi.n	8023d92 <_printf_float+0x20e>
 8023d80:	692b      	ldr	r3, [r5, #16]
 8023d82:	003a      	movs	r2, r7
 8023d84:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8023d86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023d88:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8023d8a:	47a0      	blx	r4
 8023d8c:	3001      	adds	r0, #1
 8023d8e:	d129      	bne.n	8023de4 <_printf_float+0x260>
 8023d90:	e754      	b.n	8023c3c <_printf_float+0xb8>
 8023d92:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8023d94:	2b65      	cmp	r3, #101	@ 0x65
 8023d96:	d800      	bhi.n	8023d9a <_printf_float+0x216>
 8023d98:	e0db      	b.n	8023f52 <_printf_float+0x3ce>
 8023d9a:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8023d9c:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8023d9e:	2200      	movs	r2, #0
 8023da0:	2300      	movs	r3, #0
 8023da2:	f7dc fb5d 	bl	8000460 <__aeabi_dcmpeq>
 8023da6:	2800      	cmp	r0, #0
 8023da8:	d033      	beq.n	8023e12 <_printf_float+0x28e>
 8023daa:	2301      	movs	r3, #1
 8023dac:	4a37      	ldr	r2, [pc, #220]	@ (8023e8c <_printf_float+0x308>)
 8023dae:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8023db0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023db2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8023db4:	47a0      	blx	r4
 8023db6:	3001      	adds	r0, #1
 8023db8:	d100      	bne.n	8023dbc <_printf_float+0x238>
 8023dba:	e73f      	b.n	8023c3c <_printf_float+0xb8>
 8023dbc:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8023dbe:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8023dc0:	42b3      	cmp	r3, r6
 8023dc2:	db02      	blt.n	8023dca <_printf_float+0x246>
 8023dc4:	682b      	ldr	r3, [r5, #0]
 8023dc6:	07db      	lsls	r3, r3, #31
 8023dc8:	d50c      	bpl.n	8023de4 <_printf_float+0x260>
 8023dca:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8023dcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8023dce:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8023dd0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8023dd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023dd4:	47a0      	blx	r4
 8023dd6:	2400      	movs	r4, #0
 8023dd8:	3001      	adds	r0, #1
 8023dda:	d100      	bne.n	8023dde <_printf_float+0x25a>
 8023ddc:	e72e      	b.n	8023c3c <_printf_float+0xb8>
 8023dde:	1e73      	subs	r3, r6, #1
 8023de0:	42a3      	cmp	r3, r4
 8023de2:	dc0a      	bgt.n	8023dfa <_printf_float+0x276>
 8023de4:	682b      	ldr	r3, [r5, #0]
 8023de6:	079b      	lsls	r3, r3, #30
 8023de8:	d500      	bpl.n	8023dec <_printf_float+0x268>
 8023dea:	e106      	b.n	8023ffa <_printf_float+0x476>
 8023dec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8023dee:	68e8      	ldr	r0, [r5, #12]
 8023df0:	4298      	cmp	r0, r3
 8023df2:	db00      	blt.n	8023df6 <_printf_float+0x272>
 8023df4:	e724      	b.n	8023c40 <_printf_float+0xbc>
 8023df6:	0018      	movs	r0, r3
 8023df8:	e722      	b.n	8023c40 <_printf_float+0xbc>
 8023dfa:	002a      	movs	r2, r5
 8023dfc:	2301      	movs	r3, #1
 8023dfe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8023e00:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023e02:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8023e04:	321a      	adds	r2, #26
 8023e06:	47b8      	blx	r7
 8023e08:	3001      	adds	r0, #1
 8023e0a:	d100      	bne.n	8023e0e <_printf_float+0x28a>
 8023e0c:	e716      	b.n	8023c3c <_printf_float+0xb8>
 8023e0e:	3401      	adds	r4, #1
 8023e10:	e7e5      	b.n	8023dde <_printf_float+0x25a>
 8023e12:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8023e14:	2b00      	cmp	r3, #0
 8023e16:	dc3b      	bgt.n	8023e90 <_printf_float+0x30c>
 8023e18:	2301      	movs	r3, #1
 8023e1a:	4a1c      	ldr	r2, [pc, #112]	@ (8023e8c <_printf_float+0x308>)
 8023e1c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8023e1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023e20:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8023e22:	47a0      	blx	r4
 8023e24:	3001      	adds	r0, #1
 8023e26:	d100      	bne.n	8023e2a <_printf_float+0x2a6>
 8023e28:	e708      	b.n	8023c3c <_printf_float+0xb8>
 8023e2a:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8023e2c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8023e2e:	4333      	orrs	r3, r6
 8023e30:	d102      	bne.n	8023e38 <_printf_float+0x2b4>
 8023e32:	682b      	ldr	r3, [r5, #0]
 8023e34:	07db      	lsls	r3, r3, #31
 8023e36:	d5d5      	bpl.n	8023de4 <_printf_float+0x260>
 8023e38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8023e3a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8023e3c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8023e3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023e40:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8023e42:	47a0      	blx	r4
 8023e44:	2300      	movs	r3, #0
 8023e46:	3001      	adds	r0, #1
 8023e48:	d100      	bne.n	8023e4c <_printf_float+0x2c8>
 8023e4a:	e6f7      	b.n	8023c3c <_printf_float+0xb8>
 8023e4c:	930c      	str	r3, [sp, #48]	@ 0x30
 8023e4e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8023e50:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8023e52:	425b      	negs	r3, r3
 8023e54:	4293      	cmp	r3, r2
 8023e56:	dc01      	bgt.n	8023e5c <_printf_float+0x2d8>
 8023e58:	0033      	movs	r3, r6
 8023e5a:	e792      	b.n	8023d82 <_printf_float+0x1fe>
 8023e5c:	002a      	movs	r2, r5
 8023e5e:	2301      	movs	r3, #1
 8023e60:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8023e62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023e64:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8023e66:	321a      	adds	r2, #26
 8023e68:	47a0      	blx	r4
 8023e6a:	3001      	adds	r0, #1
 8023e6c:	d100      	bne.n	8023e70 <_printf_float+0x2ec>
 8023e6e:	e6e5      	b.n	8023c3c <_printf_float+0xb8>
 8023e70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8023e72:	3301      	adds	r3, #1
 8023e74:	e7ea      	b.n	8023e4c <_printf_float+0x2c8>
 8023e76:	46c0      	nop			@ (mov r8, r8)
 8023e78:	7fefffff 	.word	0x7fefffff
 8023e7c:	0802b369 	.word	0x0802b369
 8023e80:	0802b365 	.word	0x0802b365
 8023e84:	0802b371 	.word	0x0802b371
 8023e88:	0802b36d 	.word	0x0802b36d
 8023e8c:	0802b4ab 	.word	0x0802b4ab
 8023e90:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8023e92:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8023e94:	930c      	str	r3, [sp, #48]	@ 0x30
 8023e96:	429e      	cmp	r6, r3
 8023e98:	dd00      	ble.n	8023e9c <_printf_float+0x318>
 8023e9a:	001e      	movs	r6, r3
 8023e9c:	2e00      	cmp	r6, #0
 8023e9e:	dc31      	bgt.n	8023f04 <_printf_float+0x380>
 8023ea0:	43f3      	mvns	r3, r6
 8023ea2:	2400      	movs	r4, #0
 8023ea4:	17db      	asrs	r3, r3, #31
 8023ea6:	4033      	ands	r3, r6
 8023ea8:	930e      	str	r3, [sp, #56]	@ 0x38
 8023eaa:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8023eac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8023eae:	1af3      	subs	r3, r6, r3
 8023eb0:	42a3      	cmp	r3, r4
 8023eb2:	dc30      	bgt.n	8023f16 <_printf_float+0x392>
 8023eb4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8023eb6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8023eb8:	429a      	cmp	r2, r3
 8023eba:	dc38      	bgt.n	8023f2e <_printf_float+0x3aa>
 8023ebc:	682b      	ldr	r3, [r5, #0]
 8023ebe:	07db      	lsls	r3, r3, #31
 8023ec0:	d435      	bmi.n	8023f2e <_printf_float+0x3aa>
 8023ec2:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8023ec4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8023ec6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8023ec8:	1b9b      	subs	r3, r3, r6
 8023eca:	1b14      	subs	r4, r2, r4
 8023ecc:	429c      	cmp	r4, r3
 8023ece:	dd00      	ble.n	8023ed2 <_printf_float+0x34e>
 8023ed0:	001c      	movs	r4, r3
 8023ed2:	2c00      	cmp	r4, #0
 8023ed4:	dc34      	bgt.n	8023f40 <_printf_float+0x3bc>
 8023ed6:	43e3      	mvns	r3, r4
 8023ed8:	2600      	movs	r6, #0
 8023eda:	17db      	asrs	r3, r3, #31
 8023edc:	401c      	ands	r4, r3
 8023ede:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8023ee0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8023ee2:	1ad3      	subs	r3, r2, r3
 8023ee4:	1b1b      	subs	r3, r3, r4
 8023ee6:	42b3      	cmp	r3, r6
 8023ee8:	dc00      	bgt.n	8023eec <_printf_float+0x368>
 8023eea:	e77b      	b.n	8023de4 <_printf_float+0x260>
 8023eec:	002a      	movs	r2, r5
 8023eee:	2301      	movs	r3, #1
 8023ef0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8023ef2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023ef4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8023ef6:	321a      	adds	r2, #26
 8023ef8:	47b8      	blx	r7
 8023efa:	3001      	adds	r0, #1
 8023efc:	d100      	bne.n	8023f00 <_printf_float+0x37c>
 8023efe:	e69d      	b.n	8023c3c <_printf_float+0xb8>
 8023f00:	3601      	adds	r6, #1
 8023f02:	e7ec      	b.n	8023ede <_printf_float+0x35a>
 8023f04:	0033      	movs	r3, r6
 8023f06:	003a      	movs	r2, r7
 8023f08:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8023f0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023f0c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8023f0e:	47a0      	blx	r4
 8023f10:	3001      	adds	r0, #1
 8023f12:	d1c5      	bne.n	8023ea0 <_printf_float+0x31c>
 8023f14:	e692      	b.n	8023c3c <_printf_float+0xb8>
 8023f16:	002a      	movs	r2, r5
 8023f18:	2301      	movs	r3, #1
 8023f1a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8023f1c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023f1e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8023f20:	321a      	adds	r2, #26
 8023f22:	47b0      	blx	r6
 8023f24:	3001      	adds	r0, #1
 8023f26:	d100      	bne.n	8023f2a <_printf_float+0x3a6>
 8023f28:	e688      	b.n	8023c3c <_printf_float+0xb8>
 8023f2a:	3401      	adds	r4, #1
 8023f2c:	e7bd      	b.n	8023eaa <_printf_float+0x326>
 8023f2e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8023f30:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8023f32:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8023f34:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023f36:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8023f38:	47a0      	blx	r4
 8023f3a:	3001      	adds	r0, #1
 8023f3c:	d1c1      	bne.n	8023ec2 <_printf_float+0x33e>
 8023f3e:	e67d      	b.n	8023c3c <_printf_float+0xb8>
 8023f40:	19ba      	adds	r2, r7, r6
 8023f42:	0023      	movs	r3, r4
 8023f44:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8023f46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023f48:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8023f4a:	47b0      	blx	r6
 8023f4c:	3001      	adds	r0, #1
 8023f4e:	d1c2      	bne.n	8023ed6 <_printf_float+0x352>
 8023f50:	e674      	b.n	8023c3c <_printf_float+0xb8>
 8023f52:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8023f54:	930c      	str	r3, [sp, #48]	@ 0x30
 8023f56:	2b01      	cmp	r3, #1
 8023f58:	dc02      	bgt.n	8023f60 <_printf_float+0x3dc>
 8023f5a:	2301      	movs	r3, #1
 8023f5c:	421a      	tst	r2, r3
 8023f5e:	d039      	beq.n	8023fd4 <_printf_float+0x450>
 8023f60:	2301      	movs	r3, #1
 8023f62:	003a      	movs	r2, r7
 8023f64:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8023f66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023f68:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8023f6a:	47b0      	blx	r6
 8023f6c:	3001      	adds	r0, #1
 8023f6e:	d100      	bne.n	8023f72 <_printf_float+0x3ee>
 8023f70:	e664      	b.n	8023c3c <_printf_float+0xb8>
 8023f72:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8023f74:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8023f76:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8023f78:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023f7a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8023f7c:	47b0      	blx	r6
 8023f7e:	3001      	adds	r0, #1
 8023f80:	d100      	bne.n	8023f84 <_printf_float+0x400>
 8023f82:	e65b      	b.n	8023c3c <_printf_float+0xb8>
 8023f84:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8023f86:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8023f88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8023f8a:	2200      	movs	r2, #0
 8023f8c:	3b01      	subs	r3, #1
 8023f8e:	930c      	str	r3, [sp, #48]	@ 0x30
 8023f90:	2300      	movs	r3, #0
 8023f92:	f7dc fa65 	bl	8000460 <__aeabi_dcmpeq>
 8023f96:	2800      	cmp	r0, #0
 8023f98:	d11a      	bne.n	8023fd0 <_printf_float+0x44c>
 8023f9a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8023f9c:	1c7a      	adds	r2, r7, #1
 8023f9e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8023fa0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023fa2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8023fa4:	47b0      	blx	r6
 8023fa6:	3001      	adds	r0, #1
 8023fa8:	d10e      	bne.n	8023fc8 <_printf_float+0x444>
 8023faa:	e647      	b.n	8023c3c <_printf_float+0xb8>
 8023fac:	002a      	movs	r2, r5
 8023fae:	2301      	movs	r3, #1
 8023fb0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8023fb2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023fb4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8023fb6:	321a      	adds	r2, #26
 8023fb8:	47b8      	blx	r7
 8023fba:	3001      	adds	r0, #1
 8023fbc:	d100      	bne.n	8023fc0 <_printf_float+0x43c>
 8023fbe:	e63d      	b.n	8023c3c <_printf_float+0xb8>
 8023fc0:	3601      	adds	r6, #1
 8023fc2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8023fc4:	429e      	cmp	r6, r3
 8023fc6:	dbf1      	blt.n	8023fac <_printf_float+0x428>
 8023fc8:	002a      	movs	r2, r5
 8023fca:	0023      	movs	r3, r4
 8023fcc:	3250      	adds	r2, #80	@ 0x50
 8023fce:	e6d9      	b.n	8023d84 <_printf_float+0x200>
 8023fd0:	2600      	movs	r6, #0
 8023fd2:	e7f6      	b.n	8023fc2 <_printf_float+0x43e>
 8023fd4:	003a      	movs	r2, r7
 8023fd6:	e7e2      	b.n	8023f9e <_printf_float+0x41a>
 8023fd8:	002a      	movs	r2, r5
 8023fda:	2301      	movs	r3, #1
 8023fdc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8023fde:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023fe0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8023fe2:	3219      	adds	r2, #25
 8023fe4:	47b0      	blx	r6
 8023fe6:	3001      	adds	r0, #1
 8023fe8:	d100      	bne.n	8023fec <_printf_float+0x468>
 8023fea:	e627      	b.n	8023c3c <_printf_float+0xb8>
 8023fec:	3401      	adds	r4, #1
 8023fee:	68eb      	ldr	r3, [r5, #12]
 8023ff0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8023ff2:	1a9b      	subs	r3, r3, r2
 8023ff4:	42a3      	cmp	r3, r4
 8023ff6:	dcef      	bgt.n	8023fd8 <_printf_float+0x454>
 8023ff8:	e6f8      	b.n	8023dec <_printf_float+0x268>
 8023ffa:	2400      	movs	r4, #0
 8023ffc:	e7f7      	b.n	8023fee <_printf_float+0x46a>
 8023ffe:	46c0      	nop			@ (mov r8, r8)

08024000 <_printf_common>:
 8024000:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8024002:	0016      	movs	r6, r2
 8024004:	9301      	str	r3, [sp, #4]
 8024006:	688a      	ldr	r2, [r1, #8]
 8024008:	690b      	ldr	r3, [r1, #16]
 802400a:	000c      	movs	r4, r1
 802400c:	9000      	str	r0, [sp, #0]
 802400e:	4293      	cmp	r3, r2
 8024010:	da00      	bge.n	8024014 <_printf_common+0x14>
 8024012:	0013      	movs	r3, r2
 8024014:	0022      	movs	r2, r4
 8024016:	6033      	str	r3, [r6, #0]
 8024018:	3243      	adds	r2, #67	@ 0x43
 802401a:	7812      	ldrb	r2, [r2, #0]
 802401c:	2a00      	cmp	r2, #0
 802401e:	d001      	beq.n	8024024 <_printf_common+0x24>
 8024020:	3301      	adds	r3, #1
 8024022:	6033      	str	r3, [r6, #0]
 8024024:	6823      	ldr	r3, [r4, #0]
 8024026:	069b      	lsls	r3, r3, #26
 8024028:	d502      	bpl.n	8024030 <_printf_common+0x30>
 802402a:	6833      	ldr	r3, [r6, #0]
 802402c:	3302      	adds	r3, #2
 802402e:	6033      	str	r3, [r6, #0]
 8024030:	6822      	ldr	r2, [r4, #0]
 8024032:	2306      	movs	r3, #6
 8024034:	0015      	movs	r5, r2
 8024036:	401d      	ands	r5, r3
 8024038:	421a      	tst	r2, r3
 802403a:	d027      	beq.n	802408c <_printf_common+0x8c>
 802403c:	0023      	movs	r3, r4
 802403e:	3343      	adds	r3, #67	@ 0x43
 8024040:	781b      	ldrb	r3, [r3, #0]
 8024042:	1e5a      	subs	r2, r3, #1
 8024044:	4193      	sbcs	r3, r2
 8024046:	6822      	ldr	r2, [r4, #0]
 8024048:	0692      	lsls	r2, r2, #26
 802404a:	d430      	bmi.n	80240ae <_printf_common+0xae>
 802404c:	0022      	movs	r2, r4
 802404e:	9901      	ldr	r1, [sp, #4]
 8024050:	9800      	ldr	r0, [sp, #0]
 8024052:	9d08      	ldr	r5, [sp, #32]
 8024054:	3243      	adds	r2, #67	@ 0x43
 8024056:	47a8      	blx	r5
 8024058:	3001      	adds	r0, #1
 802405a:	d025      	beq.n	80240a8 <_printf_common+0xa8>
 802405c:	2206      	movs	r2, #6
 802405e:	6823      	ldr	r3, [r4, #0]
 8024060:	2500      	movs	r5, #0
 8024062:	4013      	ands	r3, r2
 8024064:	2b04      	cmp	r3, #4
 8024066:	d105      	bne.n	8024074 <_printf_common+0x74>
 8024068:	6833      	ldr	r3, [r6, #0]
 802406a:	68e5      	ldr	r5, [r4, #12]
 802406c:	1aed      	subs	r5, r5, r3
 802406e:	43eb      	mvns	r3, r5
 8024070:	17db      	asrs	r3, r3, #31
 8024072:	401d      	ands	r5, r3
 8024074:	68a3      	ldr	r3, [r4, #8]
 8024076:	6922      	ldr	r2, [r4, #16]
 8024078:	4293      	cmp	r3, r2
 802407a:	dd01      	ble.n	8024080 <_printf_common+0x80>
 802407c:	1a9b      	subs	r3, r3, r2
 802407e:	18ed      	adds	r5, r5, r3
 8024080:	2600      	movs	r6, #0
 8024082:	42b5      	cmp	r5, r6
 8024084:	d120      	bne.n	80240c8 <_printf_common+0xc8>
 8024086:	2000      	movs	r0, #0
 8024088:	e010      	b.n	80240ac <_printf_common+0xac>
 802408a:	3501      	adds	r5, #1
 802408c:	68e3      	ldr	r3, [r4, #12]
 802408e:	6832      	ldr	r2, [r6, #0]
 8024090:	1a9b      	subs	r3, r3, r2
 8024092:	42ab      	cmp	r3, r5
 8024094:	ddd2      	ble.n	802403c <_printf_common+0x3c>
 8024096:	0022      	movs	r2, r4
 8024098:	2301      	movs	r3, #1
 802409a:	9901      	ldr	r1, [sp, #4]
 802409c:	9800      	ldr	r0, [sp, #0]
 802409e:	9f08      	ldr	r7, [sp, #32]
 80240a0:	3219      	adds	r2, #25
 80240a2:	47b8      	blx	r7
 80240a4:	3001      	adds	r0, #1
 80240a6:	d1f0      	bne.n	802408a <_printf_common+0x8a>
 80240a8:	2001      	movs	r0, #1
 80240aa:	4240      	negs	r0, r0
 80240ac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80240ae:	2030      	movs	r0, #48	@ 0x30
 80240b0:	18e1      	adds	r1, r4, r3
 80240b2:	3143      	adds	r1, #67	@ 0x43
 80240b4:	7008      	strb	r0, [r1, #0]
 80240b6:	0021      	movs	r1, r4
 80240b8:	1c5a      	adds	r2, r3, #1
 80240ba:	3145      	adds	r1, #69	@ 0x45
 80240bc:	7809      	ldrb	r1, [r1, #0]
 80240be:	18a2      	adds	r2, r4, r2
 80240c0:	3243      	adds	r2, #67	@ 0x43
 80240c2:	3302      	adds	r3, #2
 80240c4:	7011      	strb	r1, [r2, #0]
 80240c6:	e7c1      	b.n	802404c <_printf_common+0x4c>
 80240c8:	0022      	movs	r2, r4
 80240ca:	2301      	movs	r3, #1
 80240cc:	9901      	ldr	r1, [sp, #4]
 80240ce:	9800      	ldr	r0, [sp, #0]
 80240d0:	9f08      	ldr	r7, [sp, #32]
 80240d2:	321a      	adds	r2, #26
 80240d4:	47b8      	blx	r7
 80240d6:	3001      	adds	r0, #1
 80240d8:	d0e6      	beq.n	80240a8 <_printf_common+0xa8>
 80240da:	3601      	adds	r6, #1
 80240dc:	e7d1      	b.n	8024082 <_printf_common+0x82>
	...

080240e0 <_printf_i>:
 80240e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80240e2:	b08b      	sub	sp, #44	@ 0x2c
 80240e4:	9206      	str	r2, [sp, #24]
 80240e6:	000a      	movs	r2, r1
 80240e8:	3243      	adds	r2, #67	@ 0x43
 80240ea:	9307      	str	r3, [sp, #28]
 80240ec:	9005      	str	r0, [sp, #20]
 80240ee:	9203      	str	r2, [sp, #12]
 80240f0:	7e0a      	ldrb	r2, [r1, #24]
 80240f2:	000c      	movs	r4, r1
 80240f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80240f6:	2a78      	cmp	r2, #120	@ 0x78
 80240f8:	d809      	bhi.n	802410e <_printf_i+0x2e>
 80240fa:	2a62      	cmp	r2, #98	@ 0x62
 80240fc:	d80b      	bhi.n	8024116 <_printf_i+0x36>
 80240fe:	2a00      	cmp	r2, #0
 8024100:	d100      	bne.n	8024104 <_printf_i+0x24>
 8024102:	e0ba      	b.n	802427a <_printf_i+0x19a>
 8024104:	497a      	ldr	r1, [pc, #488]	@ (80242f0 <_printf_i+0x210>)
 8024106:	9104      	str	r1, [sp, #16]
 8024108:	2a58      	cmp	r2, #88	@ 0x58
 802410a:	d100      	bne.n	802410e <_printf_i+0x2e>
 802410c:	e08e      	b.n	802422c <_printf_i+0x14c>
 802410e:	0025      	movs	r5, r4
 8024110:	3542      	adds	r5, #66	@ 0x42
 8024112:	702a      	strb	r2, [r5, #0]
 8024114:	e022      	b.n	802415c <_printf_i+0x7c>
 8024116:	0010      	movs	r0, r2
 8024118:	3863      	subs	r0, #99	@ 0x63
 802411a:	2815      	cmp	r0, #21
 802411c:	d8f7      	bhi.n	802410e <_printf_i+0x2e>
 802411e:	f7dc f80f 	bl	8000140 <__gnu_thumb1_case_shi>
 8024122:	0016      	.short	0x0016
 8024124:	fff6001f 	.word	0xfff6001f
 8024128:	fff6fff6 	.word	0xfff6fff6
 802412c:	001ffff6 	.word	0x001ffff6
 8024130:	fff6fff6 	.word	0xfff6fff6
 8024134:	fff6fff6 	.word	0xfff6fff6
 8024138:	0036009f 	.word	0x0036009f
 802413c:	fff6007e 	.word	0xfff6007e
 8024140:	00b0fff6 	.word	0x00b0fff6
 8024144:	0036fff6 	.word	0x0036fff6
 8024148:	fff6fff6 	.word	0xfff6fff6
 802414c:	0082      	.short	0x0082
 802414e:	0025      	movs	r5, r4
 8024150:	681a      	ldr	r2, [r3, #0]
 8024152:	3542      	adds	r5, #66	@ 0x42
 8024154:	1d11      	adds	r1, r2, #4
 8024156:	6019      	str	r1, [r3, #0]
 8024158:	6813      	ldr	r3, [r2, #0]
 802415a:	702b      	strb	r3, [r5, #0]
 802415c:	2301      	movs	r3, #1
 802415e:	e09e      	b.n	802429e <_printf_i+0x1be>
 8024160:	6818      	ldr	r0, [r3, #0]
 8024162:	6809      	ldr	r1, [r1, #0]
 8024164:	1d02      	adds	r2, r0, #4
 8024166:	060d      	lsls	r5, r1, #24
 8024168:	d50b      	bpl.n	8024182 <_printf_i+0xa2>
 802416a:	6806      	ldr	r6, [r0, #0]
 802416c:	601a      	str	r2, [r3, #0]
 802416e:	2e00      	cmp	r6, #0
 8024170:	da03      	bge.n	802417a <_printf_i+0x9a>
 8024172:	232d      	movs	r3, #45	@ 0x2d
 8024174:	9a03      	ldr	r2, [sp, #12]
 8024176:	4276      	negs	r6, r6
 8024178:	7013      	strb	r3, [r2, #0]
 802417a:	4b5d      	ldr	r3, [pc, #372]	@ (80242f0 <_printf_i+0x210>)
 802417c:	270a      	movs	r7, #10
 802417e:	9304      	str	r3, [sp, #16]
 8024180:	e018      	b.n	80241b4 <_printf_i+0xd4>
 8024182:	6806      	ldr	r6, [r0, #0]
 8024184:	601a      	str	r2, [r3, #0]
 8024186:	0649      	lsls	r1, r1, #25
 8024188:	d5f1      	bpl.n	802416e <_printf_i+0x8e>
 802418a:	b236      	sxth	r6, r6
 802418c:	e7ef      	b.n	802416e <_printf_i+0x8e>
 802418e:	6808      	ldr	r0, [r1, #0]
 8024190:	6819      	ldr	r1, [r3, #0]
 8024192:	c940      	ldmia	r1!, {r6}
 8024194:	0605      	lsls	r5, r0, #24
 8024196:	d402      	bmi.n	802419e <_printf_i+0xbe>
 8024198:	0640      	lsls	r0, r0, #25
 802419a:	d500      	bpl.n	802419e <_printf_i+0xbe>
 802419c:	b2b6      	uxth	r6, r6
 802419e:	6019      	str	r1, [r3, #0]
 80241a0:	4b53      	ldr	r3, [pc, #332]	@ (80242f0 <_printf_i+0x210>)
 80241a2:	270a      	movs	r7, #10
 80241a4:	9304      	str	r3, [sp, #16]
 80241a6:	2a6f      	cmp	r2, #111	@ 0x6f
 80241a8:	d100      	bne.n	80241ac <_printf_i+0xcc>
 80241aa:	3f02      	subs	r7, #2
 80241ac:	0023      	movs	r3, r4
 80241ae:	2200      	movs	r2, #0
 80241b0:	3343      	adds	r3, #67	@ 0x43
 80241b2:	701a      	strb	r2, [r3, #0]
 80241b4:	6863      	ldr	r3, [r4, #4]
 80241b6:	60a3      	str	r3, [r4, #8]
 80241b8:	2b00      	cmp	r3, #0
 80241ba:	db06      	blt.n	80241ca <_printf_i+0xea>
 80241bc:	2104      	movs	r1, #4
 80241be:	6822      	ldr	r2, [r4, #0]
 80241c0:	9d03      	ldr	r5, [sp, #12]
 80241c2:	438a      	bics	r2, r1
 80241c4:	6022      	str	r2, [r4, #0]
 80241c6:	4333      	orrs	r3, r6
 80241c8:	d00c      	beq.n	80241e4 <_printf_i+0x104>
 80241ca:	9d03      	ldr	r5, [sp, #12]
 80241cc:	0030      	movs	r0, r6
 80241ce:	0039      	movs	r1, r7
 80241d0:	f7dc f846 	bl	8000260 <__aeabi_uidivmod>
 80241d4:	9b04      	ldr	r3, [sp, #16]
 80241d6:	3d01      	subs	r5, #1
 80241d8:	5c5b      	ldrb	r3, [r3, r1]
 80241da:	702b      	strb	r3, [r5, #0]
 80241dc:	0033      	movs	r3, r6
 80241de:	0006      	movs	r6, r0
 80241e0:	429f      	cmp	r7, r3
 80241e2:	d9f3      	bls.n	80241cc <_printf_i+0xec>
 80241e4:	2f08      	cmp	r7, #8
 80241e6:	d109      	bne.n	80241fc <_printf_i+0x11c>
 80241e8:	6823      	ldr	r3, [r4, #0]
 80241ea:	07db      	lsls	r3, r3, #31
 80241ec:	d506      	bpl.n	80241fc <_printf_i+0x11c>
 80241ee:	6862      	ldr	r2, [r4, #4]
 80241f0:	6923      	ldr	r3, [r4, #16]
 80241f2:	429a      	cmp	r2, r3
 80241f4:	dc02      	bgt.n	80241fc <_printf_i+0x11c>
 80241f6:	2330      	movs	r3, #48	@ 0x30
 80241f8:	3d01      	subs	r5, #1
 80241fa:	702b      	strb	r3, [r5, #0]
 80241fc:	9b03      	ldr	r3, [sp, #12]
 80241fe:	1b5b      	subs	r3, r3, r5
 8024200:	6123      	str	r3, [r4, #16]
 8024202:	9b07      	ldr	r3, [sp, #28]
 8024204:	0021      	movs	r1, r4
 8024206:	9300      	str	r3, [sp, #0]
 8024208:	9805      	ldr	r0, [sp, #20]
 802420a:	9b06      	ldr	r3, [sp, #24]
 802420c:	aa09      	add	r2, sp, #36	@ 0x24
 802420e:	f7ff fef7 	bl	8024000 <_printf_common>
 8024212:	3001      	adds	r0, #1
 8024214:	d148      	bne.n	80242a8 <_printf_i+0x1c8>
 8024216:	2001      	movs	r0, #1
 8024218:	4240      	negs	r0, r0
 802421a:	b00b      	add	sp, #44	@ 0x2c
 802421c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802421e:	2220      	movs	r2, #32
 8024220:	6809      	ldr	r1, [r1, #0]
 8024222:	430a      	orrs	r2, r1
 8024224:	6022      	str	r2, [r4, #0]
 8024226:	2278      	movs	r2, #120	@ 0x78
 8024228:	4932      	ldr	r1, [pc, #200]	@ (80242f4 <_printf_i+0x214>)
 802422a:	9104      	str	r1, [sp, #16]
 802422c:	0021      	movs	r1, r4
 802422e:	3145      	adds	r1, #69	@ 0x45
 8024230:	700a      	strb	r2, [r1, #0]
 8024232:	6819      	ldr	r1, [r3, #0]
 8024234:	6822      	ldr	r2, [r4, #0]
 8024236:	c940      	ldmia	r1!, {r6}
 8024238:	0610      	lsls	r0, r2, #24
 802423a:	d402      	bmi.n	8024242 <_printf_i+0x162>
 802423c:	0650      	lsls	r0, r2, #25
 802423e:	d500      	bpl.n	8024242 <_printf_i+0x162>
 8024240:	b2b6      	uxth	r6, r6
 8024242:	6019      	str	r1, [r3, #0]
 8024244:	07d3      	lsls	r3, r2, #31
 8024246:	d502      	bpl.n	802424e <_printf_i+0x16e>
 8024248:	2320      	movs	r3, #32
 802424a:	4313      	orrs	r3, r2
 802424c:	6023      	str	r3, [r4, #0]
 802424e:	2e00      	cmp	r6, #0
 8024250:	d001      	beq.n	8024256 <_printf_i+0x176>
 8024252:	2710      	movs	r7, #16
 8024254:	e7aa      	b.n	80241ac <_printf_i+0xcc>
 8024256:	2220      	movs	r2, #32
 8024258:	6823      	ldr	r3, [r4, #0]
 802425a:	4393      	bics	r3, r2
 802425c:	6023      	str	r3, [r4, #0]
 802425e:	e7f8      	b.n	8024252 <_printf_i+0x172>
 8024260:	681a      	ldr	r2, [r3, #0]
 8024262:	680d      	ldr	r5, [r1, #0]
 8024264:	1d10      	adds	r0, r2, #4
 8024266:	6949      	ldr	r1, [r1, #20]
 8024268:	6018      	str	r0, [r3, #0]
 802426a:	6813      	ldr	r3, [r2, #0]
 802426c:	062e      	lsls	r6, r5, #24
 802426e:	d501      	bpl.n	8024274 <_printf_i+0x194>
 8024270:	6019      	str	r1, [r3, #0]
 8024272:	e002      	b.n	802427a <_printf_i+0x19a>
 8024274:	066d      	lsls	r5, r5, #25
 8024276:	d5fb      	bpl.n	8024270 <_printf_i+0x190>
 8024278:	8019      	strh	r1, [r3, #0]
 802427a:	2300      	movs	r3, #0
 802427c:	9d03      	ldr	r5, [sp, #12]
 802427e:	6123      	str	r3, [r4, #16]
 8024280:	e7bf      	b.n	8024202 <_printf_i+0x122>
 8024282:	681a      	ldr	r2, [r3, #0]
 8024284:	1d11      	adds	r1, r2, #4
 8024286:	6019      	str	r1, [r3, #0]
 8024288:	6815      	ldr	r5, [r2, #0]
 802428a:	2100      	movs	r1, #0
 802428c:	0028      	movs	r0, r5
 802428e:	6862      	ldr	r2, [r4, #4]
 8024290:	f000 fcd3 	bl	8024c3a <memchr>
 8024294:	2800      	cmp	r0, #0
 8024296:	d001      	beq.n	802429c <_printf_i+0x1bc>
 8024298:	1b40      	subs	r0, r0, r5
 802429a:	6060      	str	r0, [r4, #4]
 802429c:	6863      	ldr	r3, [r4, #4]
 802429e:	6123      	str	r3, [r4, #16]
 80242a0:	2300      	movs	r3, #0
 80242a2:	9a03      	ldr	r2, [sp, #12]
 80242a4:	7013      	strb	r3, [r2, #0]
 80242a6:	e7ac      	b.n	8024202 <_printf_i+0x122>
 80242a8:	002a      	movs	r2, r5
 80242aa:	6923      	ldr	r3, [r4, #16]
 80242ac:	9906      	ldr	r1, [sp, #24]
 80242ae:	9805      	ldr	r0, [sp, #20]
 80242b0:	9d07      	ldr	r5, [sp, #28]
 80242b2:	47a8      	blx	r5
 80242b4:	3001      	adds	r0, #1
 80242b6:	d0ae      	beq.n	8024216 <_printf_i+0x136>
 80242b8:	6823      	ldr	r3, [r4, #0]
 80242ba:	079b      	lsls	r3, r3, #30
 80242bc:	d415      	bmi.n	80242ea <_printf_i+0x20a>
 80242be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80242c0:	68e0      	ldr	r0, [r4, #12]
 80242c2:	4298      	cmp	r0, r3
 80242c4:	daa9      	bge.n	802421a <_printf_i+0x13a>
 80242c6:	0018      	movs	r0, r3
 80242c8:	e7a7      	b.n	802421a <_printf_i+0x13a>
 80242ca:	0022      	movs	r2, r4
 80242cc:	2301      	movs	r3, #1
 80242ce:	9906      	ldr	r1, [sp, #24]
 80242d0:	9805      	ldr	r0, [sp, #20]
 80242d2:	9e07      	ldr	r6, [sp, #28]
 80242d4:	3219      	adds	r2, #25
 80242d6:	47b0      	blx	r6
 80242d8:	3001      	adds	r0, #1
 80242da:	d09c      	beq.n	8024216 <_printf_i+0x136>
 80242dc:	3501      	adds	r5, #1
 80242de:	68e3      	ldr	r3, [r4, #12]
 80242e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80242e2:	1a9b      	subs	r3, r3, r2
 80242e4:	42ab      	cmp	r3, r5
 80242e6:	dcf0      	bgt.n	80242ca <_printf_i+0x1ea>
 80242e8:	e7e9      	b.n	80242be <_printf_i+0x1de>
 80242ea:	2500      	movs	r5, #0
 80242ec:	e7f7      	b.n	80242de <_printf_i+0x1fe>
 80242ee:	46c0      	nop			@ (mov r8, r8)
 80242f0:	0802b375 	.word	0x0802b375
 80242f4:	0802b386 	.word	0x0802b386

080242f8 <_scanf_float>:
 80242f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80242fa:	b08b      	sub	sp, #44	@ 0x2c
 80242fc:	0016      	movs	r6, r2
 80242fe:	9003      	str	r0, [sp, #12]
 8024300:	22ae      	movs	r2, #174	@ 0xae
 8024302:	2000      	movs	r0, #0
 8024304:	9307      	str	r3, [sp, #28]
 8024306:	688b      	ldr	r3, [r1, #8]
 8024308:	000c      	movs	r4, r1
 802430a:	1e59      	subs	r1, r3, #1
 802430c:	0052      	lsls	r2, r2, #1
 802430e:	9006      	str	r0, [sp, #24]
 8024310:	4291      	cmp	r1, r2
 8024312:	d905      	bls.n	8024320 <_scanf_float+0x28>
 8024314:	3b5e      	subs	r3, #94	@ 0x5e
 8024316:	3bff      	subs	r3, #255	@ 0xff
 8024318:	9306      	str	r3, [sp, #24]
 802431a:	235e      	movs	r3, #94	@ 0x5e
 802431c:	33ff      	adds	r3, #255	@ 0xff
 802431e:	60a3      	str	r3, [r4, #8]
 8024320:	23f0      	movs	r3, #240	@ 0xf0
 8024322:	6822      	ldr	r2, [r4, #0]
 8024324:	00db      	lsls	r3, r3, #3
 8024326:	4313      	orrs	r3, r2
 8024328:	6023      	str	r3, [r4, #0]
 802432a:	0023      	movs	r3, r4
 802432c:	2500      	movs	r5, #0
 802432e:	331c      	adds	r3, #28
 8024330:	001f      	movs	r7, r3
 8024332:	9304      	str	r3, [sp, #16]
 8024334:	9502      	str	r5, [sp, #8]
 8024336:	9509      	str	r5, [sp, #36]	@ 0x24
 8024338:	9508      	str	r5, [sp, #32]
 802433a:	9501      	str	r5, [sp, #4]
 802433c:	9505      	str	r5, [sp, #20]
 802433e:	68a2      	ldr	r2, [r4, #8]
 8024340:	2a00      	cmp	r2, #0
 8024342:	d00a      	beq.n	802435a <_scanf_float+0x62>
 8024344:	6833      	ldr	r3, [r6, #0]
 8024346:	781b      	ldrb	r3, [r3, #0]
 8024348:	2b4e      	cmp	r3, #78	@ 0x4e
 802434a:	d844      	bhi.n	80243d6 <_scanf_float+0xde>
 802434c:	0018      	movs	r0, r3
 802434e:	2b40      	cmp	r3, #64	@ 0x40
 8024350:	d82c      	bhi.n	80243ac <_scanf_float+0xb4>
 8024352:	382b      	subs	r0, #43	@ 0x2b
 8024354:	b2c1      	uxtb	r1, r0
 8024356:	290e      	cmp	r1, #14
 8024358:	d92a      	bls.n	80243b0 <_scanf_float+0xb8>
 802435a:	9b01      	ldr	r3, [sp, #4]
 802435c:	2b00      	cmp	r3, #0
 802435e:	d003      	beq.n	8024368 <_scanf_float+0x70>
 8024360:	6823      	ldr	r3, [r4, #0]
 8024362:	4aa6      	ldr	r2, [pc, #664]	@ (80245fc <_scanf_float+0x304>)
 8024364:	4013      	ands	r3, r2
 8024366:	6023      	str	r3, [r4, #0]
 8024368:	9b02      	ldr	r3, [sp, #8]
 802436a:	3b01      	subs	r3, #1
 802436c:	2b01      	cmp	r3, #1
 802436e:	d900      	bls.n	8024372 <_scanf_float+0x7a>
 8024370:	e0fe      	b.n	8024570 <_scanf_float+0x278>
 8024372:	25be      	movs	r5, #190	@ 0xbe
 8024374:	006d      	lsls	r5, r5, #1
 8024376:	9b04      	ldr	r3, [sp, #16]
 8024378:	429f      	cmp	r7, r3
 802437a:	d900      	bls.n	802437e <_scanf_float+0x86>
 802437c:	e0ee      	b.n	802455c <_scanf_float+0x264>
 802437e:	2001      	movs	r0, #1
 8024380:	b00b      	add	sp, #44	@ 0x2c
 8024382:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024384:	0018      	movs	r0, r3
 8024386:	3861      	subs	r0, #97	@ 0x61
 8024388:	280d      	cmp	r0, #13
 802438a:	d8e6      	bhi.n	802435a <_scanf_float+0x62>
 802438c:	f7db fed8 	bl	8000140 <__gnu_thumb1_case_shi>
 8024390:	ffe50089 	.word	0xffe50089
 8024394:	ffe5ffe5 	.word	0xffe5ffe5
 8024398:	00a700bb 	.word	0x00a700bb
 802439c:	ffe5ffe5 	.word	0xffe5ffe5
 80243a0:	ffe5008f 	.word	0xffe5008f
 80243a4:	ffe5ffe5 	.word	0xffe5ffe5
 80243a8:	006bffe5 	.word	0x006bffe5
 80243ac:	3841      	subs	r0, #65	@ 0x41
 80243ae:	e7eb      	b.n	8024388 <_scanf_float+0x90>
 80243b0:	280e      	cmp	r0, #14
 80243b2:	d8d2      	bhi.n	802435a <_scanf_float+0x62>
 80243b4:	f7db fec4 	bl	8000140 <__gnu_thumb1_case_shi>
 80243b8:	ffd1004f 	.word	0xffd1004f
 80243bc:	009d004f 	.word	0x009d004f
 80243c0:	0021ffd1 	.word	0x0021ffd1
 80243c4:	00410041 	.word	0x00410041
 80243c8:	00410041 	.word	0x00410041
 80243cc:	00410041 	.word	0x00410041
 80243d0:	00410041 	.word	0x00410041
 80243d4:	0041      	.short	0x0041
 80243d6:	2b6e      	cmp	r3, #110	@ 0x6e
 80243d8:	d80a      	bhi.n	80243f0 <_scanf_float+0xf8>
 80243da:	2b60      	cmp	r3, #96	@ 0x60
 80243dc:	d8d2      	bhi.n	8024384 <_scanf_float+0x8c>
 80243de:	2b54      	cmp	r3, #84	@ 0x54
 80243e0:	d100      	bne.n	80243e4 <_scanf_float+0xec>
 80243e2:	e081      	b.n	80244e8 <_scanf_float+0x1f0>
 80243e4:	2b59      	cmp	r3, #89	@ 0x59
 80243e6:	d1b8      	bne.n	802435a <_scanf_float+0x62>
 80243e8:	2d07      	cmp	r5, #7
 80243ea:	d1b6      	bne.n	802435a <_scanf_float+0x62>
 80243ec:	2508      	movs	r5, #8
 80243ee:	e02f      	b.n	8024450 <_scanf_float+0x158>
 80243f0:	2b74      	cmp	r3, #116	@ 0x74
 80243f2:	d079      	beq.n	80244e8 <_scanf_float+0x1f0>
 80243f4:	2b79      	cmp	r3, #121	@ 0x79
 80243f6:	d0f7      	beq.n	80243e8 <_scanf_float+0xf0>
 80243f8:	e7af      	b.n	802435a <_scanf_float+0x62>
 80243fa:	6821      	ldr	r1, [r4, #0]
 80243fc:	05c8      	lsls	r0, r1, #23
 80243fe:	d51c      	bpl.n	802443a <_scanf_float+0x142>
 8024400:	2380      	movs	r3, #128	@ 0x80
 8024402:	4399      	bics	r1, r3
 8024404:	9b01      	ldr	r3, [sp, #4]
 8024406:	6021      	str	r1, [r4, #0]
 8024408:	3301      	adds	r3, #1
 802440a:	9301      	str	r3, [sp, #4]
 802440c:	9b06      	ldr	r3, [sp, #24]
 802440e:	2b00      	cmp	r3, #0
 8024410:	d003      	beq.n	802441a <_scanf_float+0x122>
 8024412:	3b01      	subs	r3, #1
 8024414:	3201      	adds	r2, #1
 8024416:	9306      	str	r3, [sp, #24]
 8024418:	60a2      	str	r2, [r4, #8]
 802441a:	68a3      	ldr	r3, [r4, #8]
 802441c:	3b01      	subs	r3, #1
 802441e:	60a3      	str	r3, [r4, #8]
 8024420:	6923      	ldr	r3, [r4, #16]
 8024422:	3301      	adds	r3, #1
 8024424:	6123      	str	r3, [r4, #16]
 8024426:	6873      	ldr	r3, [r6, #4]
 8024428:	3b01      	subs	r3, #1
 802442a:	6073      	str	r3, [r6, #4]
 802442c:	2b00      	cmp	r3, #0
 802442e:	dc00      	bgt.n	8024432 <_scanf_float+0x13a>
 8024430:	e08a      	b.n	8024548 <_scanf_float+0x250>
 8024432:	6833      	ldr	r3, [r6, #0]
 8024434:	3301      	adds	r3, #1
 8024436:	6033      	str	r3, [r6, #0]
 8024438:	e781      	b.n	802433e <_scanf_float+0x46>
 802443a:	9a02      	ldr	r2, [sp, #8]
 802443c:	1951      	adds	r1, r2, r5
 802443e:	2900      	cmp	r1, #0
 8024440:	d000      	beq.n	8024444 <_scanf_float+0x14c>
 8024442:	e78a      	b.n	802435a <_scanf_float+0x62>
 8024444:	000d      	movs	r5, r1
 8024446:	6822      	ldr	r2, [r4, #0]
 8024448:	486d      	ldr	r0, [pc, #436]	@ (8024600 <_scanf_float+0x308>)
 802444a:	9102      	str	r1, [sp, #8]
 802444c:	4002      	ands	r2, r0
 802444e:	6022      	str	r2, [r4, #0]
 8024450:	703b      	strb	r3, [r7, #0]
 8024452:	3701      	adds	r7, #1
 8024454:	e7e1      	b.n	802441a <_scanf_float+0x122>
 8024456:	2180      	movs	r1, #128	@ 0x80
 8024458:	6822      	ldr	r2, [r4, #0]
 802445a:	420a      	tst	r2, r1
 802445c:	d100      	bne.n	8024460 <_scanf_float+0x168>
 802445e:	e77c      	b.n	802435a <_scanf_float+0x62>
 8024460:	438a      	bics	r2, r1
 8024462:	6022      	str	r2, [r4, #0]
 8024464:	e7f4      	b.n	8024450 <_scanf_float+0x158>
 8024466:	9a02      	ldr	r2, [sp, #8]
 8024468:	2a00      	cmp	r2, #0
 802446a:	d10f      	bne.n	802448c <_scanf_float+0x194>
 802446c:	9a01      	ldr	r2, [sp, #4]
 802446e:	2a00      	cmp	r2, #0
 8024470:	d10f      	bne.n	8024492 <_scanf_float+0x19a>
 8024472:	6822      	ldr	r2, [r4, #0]
 8024474:	21e0      	movs	r1, #224	@ 0xe0
 8024476:	0010      	movs	r0, r2
 8024478:	00c9      	lsls	r1, r1, #3
 802447a:	4008      	ands	r0, r1
 802447c:	4288      	cmp	r0, r1
 802447e:	d108      	bne.n	8024492 <_scanf_float+0x19a>
 8024480:	4960      	ldr	r1, [pc, #384]	@ (8024604 <_scanf_float+0x30c>)
 8024482:	400a      	ands	r2, r1
 8024484:	6022      	str	r2, [r4, #0]
 8024486:	2201      	movs	r2, #1
 8024488:	9202      	str	r2, [sp, #8]
 802448a:	e7e1      	b.n	8024450 <_scanf_float+0x158>
 802448c:	9a02      	ldr	r2, [sp, #8]
 802448e:	2a02      	cmp	r2, #2
 8024490:	d058      	beq.n	8024544 <_scanf_float+0x24c>
 8024492:	2d01      	cmp	r5, #1
 8024494:	d002      	beq.n	802449c <_scanf_float+0x1a4>
 8024496:	2d04      	cmp	r5, #4
 8024498:	d000      	beq.n	802449c <_scanf_float+0x1a4>
 802449a:	e75e      	b.n	802435a <_scanf_float+0x62>
 802449c:	3501      	adds	r5, #1
 802449e:	b2ed      	uxtb	r5, r5
 80244a0:	e7d6      	b.n	8024450 <_scanf_float+0x158>
 80244a2:	9a02      	ldr	r2, [sp, #8]
 80244a4:	2a01      	cmp	r2, #1
 80244a6:	d000      	beq.n	80244aa <_scanf_float+0x1b2>
 80244a8:	e757      	b.n	802435a <_scanf_float+0x62>
 80244aa:	2202      	movs	r2, #2
 80244ac:	e7ec      	b.n	8024488 <_scanf_float+0x190>
 80244ae:	2d00      	cmp	r5, #0
 80244b0:	d110      	bne.n	80244d4 <_scanf_float+0x1dc>
 80244b2:	9a01      	ldr	r2, [sp, #4]
 80244b4:	2a00      	cmp	r2, #0
 80244b6:	d000      	beq.n	80244ba <_scanf_float+0x1c2>
 80244b8:	e752      	b.n	8024360 <_scanf_float+0x68>
 80244ba:	6822      	ldr	r2, [r4, #0]
 80244bc:	21e0      	movs	r1, #224	@ 0xe0
 80244be:	0010      	movs	r0, r2
 80244c0:	00c9      	lsls	r1, r1, #3
 80244c2:	4008      	ands	r0, r1
 80244c4:	4288      	cmp	r0, r1
 80244c6:	d000      	beq.n	80244ca <_scanf_float+0x1d2>
 80244c8:	e11b      	b.n	8024702 <_scanf_float+0x40a>
 80244ca:	494e      	ldr	r1, [pc, #312]	@ (8024604 <_scanf_float+0x30c>)
 80244cc:	3501      	adds	r5, #1
 80244ce:	400a      	ands	r2, r1
 80244d0:	6022      	str	r2, [r4, #0]
 80244d2:	e7bd      	b.n	8024450 <_scanf_float+0x158>
 80244d4:	21fd      	movs	r1, #253	@ 0xfd
 80244d6:	1eea      	subs	r2, r5, #3
 80244d8:	420a      	tst	r2, r1
 80244da:	d0df      	beq.n	802449c <_scanf_float+0x1a4>
 80244dc:	e73d      	b.n	802435a <_scanf_float+0x62>
 80244de:	2d02      	cmp	r5, #2
 80244e0:	d000      	beq.n	80244e4 <_scanf_float+0x1ec>
 80244e2:	e73a      	b.n	802435a <_scanf_float+0x62>
 80244e4:	2503      	movs	r5, #3
 80244e6:	e7b3      	b.n	8024450 <_scanf_float+0x158>
 80244e8:	2d06      	cmp	r5, #6
 80244ea:	d000      	beq.n	80244ee <_scanf_float+0x1f6>
 80244ec:	e735      	b.n	802435a <_scanf_float+0x62>
 80244ee:	2507      	movs	r5, #7
 80244f0:	e7ae      	b.n	8024450 <_scanf_float+0x158>
 80244f2:	6822      	ldr	r2, [r4, #0]
 80244f4:	0591      	lsls	r1, r2, #22
 80244f6:	d400      	bmi.n	80244fa <_scanf_float+0x202>
 80244f8:	e72f      	b.n	802435a <_scanf_float+0x62>
 80244fa:	4943      	ldr	r1, [pc, #268]	@ (8024608 <_scanf_float+0x310>)
 80244fc:	400a      	ands	r2, r1
 80244fe:	6022      	str	r2, [r4, #0]
 8024500:	9a01      	ldr	r2, [sp, #4]
 8024502:	9205      	str	r2, [sp, #20]
 8024504:	e7a4      	b.n	8024450 <_scanf_float+0x158>
 8024506:	21a0      	movs	r1, #160	@ 0xa0
 8024508:	2080      	movs	r0, #128	@ 0x80
 802450a:	6822      	ldr	r2, [r4, #0]
 802450c:	00c9      	lsls	r1, r1, #3
 802450e:	4011      	ands	r1, r2
 8024510:	00c0      	lsls	r0, r0, #3
 8024512:	4281      	cmp	r1, r0
 8024514:	d006      	beq.n	8024524 <_scanf_float+0x22c>
 8024516:	4202      	tst	r2, r0
 8024518:	d100      	bne.n	802451c <_scanf_float+0x224>
 802451a:	e71e      	b.n	802435a <_scanf_float+0x62>
 802451c:	9901      	ldr	r1, [sp, #4]
 802451e:	2900      	cmp	r1, #0
 8024520:	d100      	bne.n	8024524 <_scanf_float+0x22c>
 8024522:	e0ee      	b.n	8024702 <_scanf_float+0x40a>
 8024524:	0591      	lsls	r1, r2, #22
 8024526:	d404      	bmi.n	8024532 <_scanf_float+0x23a>
 8024528:	9901      	ldr	r1, [sp, #4]
 802452a:	9805      	ldr	r0, [sp, #20]
 802452c:	9709      	str	r7, [sp, #36]	@ 0x24
 802452e:	1a09      	subs	r1, r1, r0
 8024530:	9108      	str	r1, [sp, #32]
 8024532:	4934      	ldr	r1, [pc, #208]	@ (8024604 <_scanf_float+0x30c>)
 8024534:	400a      	ands	r2, r1
 8024536:	21c0      	movs	r1, #192	@ 0xc0
 8024538:	0049      	lsls	r1, r1, #1
 802453a:	430a      	orrs	r2, r1
 802453c:	6022      	str	r2, [r4, #0]
 802453e:	2200      	movs	r2, #0
 8024540:	9201      	str	r2, [sp, #4]
 8024542:	e785      	b.n	8024450 <_scanf_float+0x158>
 8024544:	2203      	movs	r2, #3
 8024546:	e79f      	b.n	8024488 <_scanf_float+0x190>
 8024548:	23c0      	movs	r3, #192	@ 0xc0
 802454a:	005b      	lsls	r3, r3, #1
 802454c:	0031      	movs	r1, r6
 802454e:	58e3      	ldr	r3, [r4, r3]
 8024550:	9803      	ldr	r0, [sp, #12]
 8024552:	4798      	blx	r3
 8024554:	2800      	cmp	r0, #0
 8024556:	d100      	bne.n	802455a <_scanf_float+0x262>
 8024558:	e6f1      	b.n	802433e <_scanf_float+0x46>
 802455a:	e6fe      	b.n	802435a <_scanf_float+0x62>
 802455c:	3f01      	subs	r7, #1
 802455e:	5963      	ldr	r3, [r4, r5]
 8024560:	0032      	movs	r2, r6
 8024562:	7839      	ldrb	r1, [r7, #0]
 8024564:	9803      	ldr	r0, [sp, #12]
 8024566:	4798      	blx	r3
 8024568:	6923      	ldr	r3, [r4, #16]
 802456a:	3b01      	subs	r3, #1
 802456c:	6123      	str	r3, [r4, #16]
 802456e:	e702      	b.n	8024376 <_scanf_float+0x7e>
 8024570:	1e6b      	subs	r3, r5, #1
 8024572:	2b06      	cmp	r3, #6
 8024574:	d80e      	bhi.n	8024594 <_scanf_float+0x29c>
 8024576:	9702      	str	r7, [sp, #8]
 8024578:	2d02      	cmp	r5, #2
 802457a:	d920      	bls.n	80245be <_scanf_float+0x2c6>
 802457c:	1beb      	subs	r3, r5, r7
 802457e:	b2db      	uxtb	r3, r3
 8024580:	9306      	str	r3, [sp, #24]
 8024582:	9b02      	ldr	r3, [sp, #8]
 8024584:	9a06      	ldr	r2, [sp, #24]
 8024586:	189b      	adds	r3, r3, r2
 8024588:	b2db      	uxtb	r3, r3
 802458a:	2b03      	cmp	r3, #3
 802458c:	d127      	bne.n	80245de <_scanf_float+0x2e6>
 802458e:	3d03      	subs	r5, #3
 8024590:	b2ed      	uxtb	r5, r5
 8024592:	1b7f      	subs	r7, r7, r5
 8024594:	6823      	ldr	r3, [r4, #0]
 8024596:	05da      	lsls	r2, r3, #23
 8024598:	d553      	bpl.n	8024642 <_scanf_float+0x34a>
 802459a:	055b      	lsls	r3, r3, #21
 802459c:	d536      	bpl.n	802460c <_scanf_float+0x314>
 802459e:	25be      	movs	r5, #190	@ 0xbe
 80245a0:	006d      	lsls	r5, r5, #1
 80245a2:	9b04      	ldr	r3, [sp, #16]
 80245a4:	429f      	cmp	r7, r3
 80245a6:	d800      	bhi.n	80245aa <_scanf_float+0x2b2>
 80245a8:	e6e9      	b.n	802437e <_scanf_float+0x86>
 80245aa:	3f01      	subs	r7, #1
 80245ac:	5963      	ldr	r3, [r4, r5]
 80245ae:	0032      	movs	r2, r6
 80245b0:	7839      	ldrb	r1, [r7, #0]
 80245b2:	9803      	ldr	r0, [sp, #12]
 80245b4:	4798      	blx	r3
 80245b6:	6923      	ldr	r3, [r4, #16]
 80245b8:	3b01      	subs	r3, #1
 80245ba:	6123      	str	r3, [r4, #16]
 80245bc:	e7f1      	b.n	80245a2 <_scanf_float+0x2aa>
 80245be:	25be      	movs	r5, #190	@ 0xbe
 80245c0:	006d      	lsls	r5, r5, #1
 80245c2:	9b04      	ldr	r3, [sp, #16]
 80245c4:	429f      	cmp	r7, r3
 80245c6:	d800      	bhi.n	80245ca <_scanf_float+0x2d2>
 80245c8:	e6d9      	b.n	802437e <_scanf_float+0x86>
 80245ca:	3f01      	subs	r7, #1
 80245cc:	5963      	ldr	r3, [r4, r5]
 80245ce:	0032      	movs	r2, r6
 80245d0:	7839      	ldrb	r1, [r7, #0]
 80245d2:	9803      	ldr	r0, [sp, #12]
 80245d4:	4798      	blx	r3
 80245d6:	6923      	ldr	r3, [r4, #16]
 80245d8:	3b01      	subs	r3, #1
 80245da:	6123      	str	r3, [r4, #16]
 80245dc:	e7f1      	b.n	80245c2 <_scanf_float+0x2ca>
 80245de:	9b02      	ldr	r3, [sp, #8]
 80245e0:	0032      	movs	r2, r6
 80245e2:	3b01      	subs	r3, #1
 80245e4:	7819      	ldrb	r1, [r3, #0]
 80245e6:	9302      	str	r3, [sp, #8]
 80245e8:	23be      	movs	r3, #190	@ 0xbe
 80245ea:	005b      	lsls	r3, r3, #1
 80245ec:	58e3      	ldr	r3, [r4, r3]
 80245ee:	9803      	ldr	r0, [sp, #12]
 80245f0:	4798      	blx	r3
 80245f2:	6923      	ldr	r3, [r4, #16]
 80245f4:	3b01      	subs	r3, #1
 80245f6:	6123      	str	r3, [r4, #16]
 80245f8:	e7c3      	b.n	8024582 <_scanf_float+0x28a>
 80245fa:	46c0      	nop			@ (mov r8, r8)
 80245fc:	fffffeff 	.word	0xfffffeff
 8024600:	fffffe7f 	.word	0xfffffe7f
 8024604:	fffff87f 	.word	0xfffff87f
 8024608:	fffffd7f 	.word	0xfffffd7f
 802460c:	6923      	ldr	r3, [r4, #16]
 802460e:	1e7d      	subs	r5, r7, #1
 8024610:	7829      	ldrb	r1, [r5, #0]
 8024612:	3b01      	subs	r3, #1
 8024614:	6123      	str	r3, [r4, #16]
 8024616:	2965      	cmp	r1, #101	@ 0x65
 8024618:	d00c      	beq.n	8024634 <_scanf_float+0x33c>
 802461a:	2945      	cmp	r1, #69	@ 0x45
 802461c:	d00a      	beq.n	8024634 <_scanf_float+0x33c>
 802461e:	23be      	movs	r3, #190	@ 0xbe
 8024620:	005b      	lsls	r3, r3, #1
 8024622:	58e3      	ldr	r3, [r4, r3]
 8024624:	0032      	movs	r2, r6
 8024626:	9803      	ldr	r0, [sp, #12]
 8024628:	4798      	blx	r3
 802462a:	6923      	ldr	r3, [r4, #16]
 802462c:	1ebd      	subs	r5, r7, #2
 802462e:	3b01      	subs	r3, #1
 8024630:	7829      	ldrb	r1, [r5, #0]
 8024632:	6123      	str	r3, [r4, #16]
 8024634:	23be      	movs	r3, #190	@ 0xbe
 8024636:	005b      	lsls	r3, r3, #1
 8024638:	0032      	movs	r2, r6
 802463a:	58e3      	ldr	r3, [r4, r3]
 802463c:	9803      	ldr	r0, [sp, #12]
 802463e:	4798      	blx	r3
 8024640:	002f      	movs	r7, r5
 8024642:	6821      	ldr	r1, [r4, #0]
 8024644:	2310      	movs	r3, #16
 8024646:	000a      	movs	r2, r1
 8024648:	401a      	ands	r2, r3
 802464a:	4219      	tst	r1, r3
 802464c:	d001      	beq.n	8024652 <_scanf_float+0x35a>
 802464e:	2000      	movs	r0, #0
 8024650:	e696      	b.n	8024380 <_scanf_float+0x88>
 8024652:	21c0      	movs	r1, #192	@ 0xc0
 8024654:	703a      	strb	r2, [r7, #0]
 8024656:	6823      	ldr	r3, [r4, #0]
 8024658:	00c9      	lsls	r1, r1, #3
 802465a:	400b      	ands	r3, r1
 802465c:	2180      	movs	r1, #128	@ 0x80
 802465e:	00c9      	lsls	r1, r1, #3
 8024660:	428b      	cmp	r3, r1
 8024662:	d126      	bne.n	80246b2 <_scanf_float+0x3ba>
 8024664:	9b05      	ldr	r3, [sp, #20]
 8024666:	9a01      	ldr	r2, [sp, #4]
 8024668:	4293      	cmp	r3, r2
 802466a:	d00c      	beq.n	8024686 <_scanf_float+0x38e>
 802466c:	1a9a      	subs	r2, r3, r2
 802466e:	0023      	movs	r3, r4
 8024670:	3370      	adds	r3, #112	@ 0x70
 8024672:	33ff      	adds	r3, #255	@ 0xff
 8024674:	429f      	cmp	r7, r3
 8024676:	d302      	bcc.n	802467e <_scanf_float+0x386>
 8024678:	0027      	movs	r7, r4
 802467a:	376f      	adds	r7, #111	@ 0x6f
 802467c:	37ff      	adds	r7, #255	@ 0xff
 802467e:	0038      	movs	r0, r7
 8024680:	4921      	ldr	r1, [pc, #132]	@ (8024708 <_scanf_float+0x410>)
 8024682:	f000 f94f 	bl	8024924 <siprintf>
 8024686:	2200      	movs	r2, #0
 8024688:	9904      	ldr	r1, [sp, #16]
 802468a:	9803      	ldr	r0, [sp, #12]
 802468c:	f002 fd42 	bl	8027114 <_strtod_r>
 8024690:	9b07      	ldr	r3, [sp, #28]
 8024692:	6822      	ldr	r2, [r4, #0]
 8024694:	0006      	movs	r6, r0
 8024696:	000f      	movs	r7, r1
 8024698:	681b      	ldr	r3, [r3, #0]
 802469a:	0791      	lsls	r1, r2, #30
 802469c:	d516      	bpl.n	80246cc <_scanf_float+0x3d4>
 802469e:	9907      	ldr	r1, [sp, #28]
 80246a0:	1d1a      	adds	r2, r3, #4
 80246a2:	600a      	str	r2, [r1, #0]
 80246a4:	681b      	ldr	r3, [r3, #0]
 80246a6:	601e      	str	r6, [r3, #0]
 80246a8:	605f      	str	r7, [r3, #4]
 80246aa:	68e3      	ldr	r3, [r4, #12]
 80246ac:	3301      	adds	r3, #1
 80246ae:	60e3      	str	r3, [r4, #12]
 80246b0:	e7cd      	b.n	802464e <_scanf_float+0x356>
 80246b2:	9b08      	ldr	r3, [sp, #32]
 80246b4:	2b00      	cmp	r3, #0
 80246b6:	d0e6      	beq.n	8024686 <_scanf_float+0x38e>
 80246b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80246ba:	9803      	ldr	r0, [sp, #12]
 80246bc:	1c59      	adds	r1, r3, #1
 80246be:	230a      	movs	r3, #10
 80246c0:	f002 fdba 	bl	8027238 <_strtol_r>
 80246c4:	9b08      	ldr	r3, [sp, #32]
 80246c6:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 80246c8:	1ac2      	subs	r2, r0, r3
 80246ca:	e7d0      	b.n	802466e <_scanf_float+0x376>
 80246cc:	1d19      	adds	r1, r3, #4
 80246ce:	0752      	lsls	r2, r2, #29
 80246d0:	d502      	bpl.n	80246d8 <_scanf_float+0x3e0>
 80246d2:	9a07      	ldr	r2, [sp, #28]
 80246d4:	6011      	str	r1, [r2, #0]
 80246d6:	e7e5      	b.n	80246a4 <_scanf_float+0x3ac>
 80246d8:	9a07      	ldr	r2, [sp, #28]
 80246da:	0030      	movs	r0, r6
 80246dc:	6011      	str	r1, [r2, #0]
 80246de:	681d      	ldr	r5, [r3, #0]
 80246e0:	0032      	movs	r2, r6
 80246e2:	003b      	movs	r3, r7
 80246e4:	0039      	movs	r1, r7
 80246e6:	f7df f891 	bl	800380c <__aeabi_dcmpun>
 80246ea:	2800      	cmp	r0, #0
 80246ec:	d004      	beq.n	80246f8 <_scanf_float+0x400>
 80246ee:	4807      	ldr	r0, [pc, #28]	@ (802470c <_scanf_float+0x414>)
 80246f0:	f000 fab8 	bl	8024c64 <nanf>
 80246f4:	6028      	str	r0, [r5, #0]
 80246f6:	e7d8      	b.n	80246aa <_scanf_float+0x3b2>
 80246f8:	0030      	movs	r0, r6
 80246fa:	0039      	movs	r1, r7
 80246fc:	f7df f97e 	bl	80039fc <__aeabi_d2f>
 8024700:	e7f8      	b.n	80246f4 <_scanf_float+0x3fc>
 8024702:	2300      	movs	r3, #0
 8024704:	9301      	str	r3, [sp, #4]
 8024706:	e62f      	b.n	8024368 <_scanf_float+0x70>
 8024708:	0802b397 	.word	0x0802b397
 802470c:	0802b4f3 	.word	0x0802b4f3

08024710 <std>:
 8024710:	2300      	movs	r3, #0
 8024712:	b510      	push	{r4, lr}
 8024714:	0004      	movs	r4, r0
 8024716:	6003      	str	r3, [r0, #0]
 8024718:	6043      	str	r3, [r0, #4]
 802471a:	6083      	str	r3, [r0, #8]
 802471c:	8181      	strh	r1, [r0, #12]
 802471e:	6643      	str	r3, [r0, #100]	@ 0x64
 8024720:	81c2      	strh	r2, [r0, #14]
 8024722:	6103      	str	r3, [r0, #16]
 8024724:	6143      	str	r3, [r0, #20]
 8024726:	6183      	str	r3, [r0, #24]
 8024728:	0019      	movs	r1, r3
 802472a:	2208      	movs	r2, #8
 802472c:	305c      	adds	r0, #92	@ 0x5c
 802472e:	f000 f9cd 	bl	8024acc <memset>
 8024732:	4b0b      	ldr	r3, [pc, #44]	@ (8024760 <std+0x50>)
 8024734:	6224      	str	r4, [r4, #32]
 8024736:	6263      	str	r3, [r4, #36]	@ 0x24
 8024738:	4b0a      	ldr	r3, [pc, #40]	@ (8024764 <std+0x54>)
 802473a:	62a3      	str	r3, [r4, #40]	@ 0x28
 802473c:	4b0a      	ldr	r3, [pc, #40]	@ (8024768 <std+0x58>)
 802473e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8024740:	4b0a      	ldr	r3, [pc, #40]	@ (802476c <std+0x5c>)
 8024742:	6323      	str	r3, [r4, #48]	@ 0x30
 8024744:	4b0a      	ldr	r3, [pc, #40]	@ (8024770 <std+0x60>)
 8024746:	429c      	cmp	r4, r3
 8024748:	d005      	beq.n	8024756 <std+0x46>
 802474a:	4b0a      	ldr	r3, [pc, #40]	@ (8024774 <std+0x64>)
 802474c:	429c      	cmp	r4, r3
 802474e:	d002      	beq.n	8024756 <std+0x46>
 8024750:	4b09      	ldr	r3, [pc, #36]	@ (8024778 <std+0x68>)
 8024752:	429c      	cmp	r4, r3
 8024754:	d103      	bne.n	802475e <std+0x4e>
 8024756:	0020      	movs	r0, r4
 8024758:	3058      	adds	r0, #88	@ 0x58
 802475a:	f000 fa6b 	bl	8024c34 <__retarget_lock_init_recursive>
 802475e:	bd10      	pop	{r4, pc}
 8024760:	080249bd 	.word	0x080249bd
 8024764:	080249e9 	.word	0x080249e9
 8024768:	08024a21 	.word	0x08024a21
 802476c:	08024a4d 	.word	0x08024a4d
 8024770:	20006898 	.word	0x20006898
 8024774:	20006900 	.word	0x20006900
 8024778:	20006968 	.word	0x20006968

0802477c <stdio_exit_handler>:
 802477c:	b510      	push	{r4, lr}
 802477e:	4a03      	ldr	r2, [pc, #12]	@ (802478c <stdio_exit_handler+0x10>)
 8024780:	4903      	ldr	r1, [pc, #12]	@ (8024790 <stdio_exit_handler+0x14>)
 8024782:	4804      	ldr	r0, [pc, #16]	@ (8024794 <stdio_exit_handler+0x18>)
 8024784:	f000 f86c 	bl	8024860 <_fwalk_sglue>
 8024788:	bd10      	pop	{r4, pc}
 802478a:	46c0      	nop			@ (mov r8, r8)
 802478c:	20000084 	.word	0x20000084
 8024790:	08027ed1 	.word	0x08027ed1
 8024794:	20000094 	.word	0x20000094

08024798 <cleanup_stdio>:
 8024798:	6841      	ldr	r1, [r0, #4]
 802479a:	4b0b      	ldr	r3, [pc, #44]	@ (80247c8 <cleanup_stdio+0x30>)
 802479c:	b510      	push	{r4, lr}
 802479e:	0004      	movs	r4, r0
 80247a0:	4299      	cmp	r1, r3
 80247a2:	d001      	beq.n	80247a8 <cleanup_stdio+0x10>
 80247a4:	f003 fb94 	bl	8027ed0 <_fflush_r>
 80247a8:	68a1      	ldr	r1, [r4, #8]
 80247aa:	4b08      	ldr	r3, [pc, #32]	@ (80247cc <cleanup_stdio+0x34>)
 80247ac:	4299      	cmp	r1, r3
 80247ae:	d002      	beq.n	80247b6 <cleanup_stdio+0x1e>
 80247b0:	0020      	movs	r0, r4
 80247b2:	f003 fb8d 	bl	8027ed0 <_fflush_r>
 80247b6:	68e1      	ldr	r1, [r4, #12]
 80247b8:	4b05      	ldr	r3, [pc, #20]	@ (80247d0 <cleanup_stdio+0x38>)
 80247ba:	4299      	cmp	r1, r3
 80247bc:	d002      	beq.n	80247c4 <cleanup_stdio+0x2c>
 80247be:	0020      	movs	r0, r4
 80247c0:	f003 fb86 	bl	8027ed0 <_fflush_r>
 80247c4:	bd10      	pop	{r4, pc}
 80247c6:	46c0      	nop			@ (mov r8, r8)
 80247c8:	20006898 	.word	0x20006898
 80247cc:	20006900 	.word	0x20006900
 80247d0:	20006968 	.word	0x20006968

080247d4 <global_stdio_init.part.0>:
 80247d4:	b510      	push	{r4, lr}
 80247d6:	4b09      	ldr	r3, [pc, #36]	@ (80247fc <global_stdio_init.part.0+0x28>)
 80247d8:	4a09      	ldr	r2, [pc, #36]	@ (8024800 <global_stdio_init.part.0+0x2c>)
 80247da:	2104      	movs	r1, #4
 80247dc:	601a      	str	r2, [r3, #0]
 80247de:	4809      	ldr	r0, [pc, #36]	@ (8024804 <global_stdio_init.part.0+0x30>)
 80247e0:	2200      	movs	r2, #0
 80247e2:	f7ff ff95 	bl	8024710 <std>
 80247e6:	2201      	movs	r2, #1
 80247e8:	2109      	movs	r1, #9
 80247ea:	4807      	ldr	r0, [pc, #28]	@ (8024808 <global_stdio_init.part.0+0x34>)
 80247ec:	f7ff ff90 	bl	8024710 <std>
 80247f0:	2202      	movs	r2, #2
 80247f2:	2112      	movs	r1, #18
 80247f4:	4805      	ldr	r0, [pc, #20]	@ (802480c <global_stdio_init.part.0+0x38>)
 80247f6:	f7ff ff8b 	bl	8024710 <std>
 80247fa:	bd10      	pop	{r4, pc}
 80247fc:	200069d0 	.word	0x200069d0
 8024800:	0802477d 	.word	0x0802477d
 8024804:	20006898 	.word	0x20006898
 8024808:	20006900 	.word	0x20006900
 802480c:	20006968 	.word	0x20006968

08024810 <__sfp_lock_acquire>:
 8024810:	b510      	push	{r4, lr}
 8024812:	4802      	ldr	r0, [pc, #8]	@ (802481c <__sfp_lock_acquire+0xc>)
 8024814:	f000 fa0f 	bl	8024c36 <__retarget_lock_acquire_recursive>
 8024818:	bd10      	pop	{r4, pc}
 802481a:	46c0      	nop			@ (mov r8, r8)
 802481c:	200069d9 	.word	0x200069d9

08024820 <__sfp_lock_release>:
 8024820:	b510      	push	{r4, lr}
 8024822:	4802      	ldr	r0, [pc, #8]	@ (802482c <__sfp_lock_release+0xc>)
 8024824:	f000 fa08 	bl	8024c38 <__retarget_lock_release_recursive>
 8024828:	bd10      	pop	{r4, pc}
 802482a:	46c0      	nop			@ (mov r8, r8)
 802482c:	200069d9 	.word	0x200069d9

08024830 <__sinit>:
 8024830:	b510      	push	{r4, lr}
 8024832:	0004      	movs	r4, r0
 8024834:	f7ff ffec 	bl	8024810 <__sfp_lock_acquire>
 8024838:	6a23      	ldr	r3, [r4, #32]
 802483a:	2b00      	cmp	r3, #0
 802483c:	d002      	beq.n	8024844 <__sinit+0x14>
 802483e:	f7ff ffef 	bl	8024820 <__sfp_lock_release>
 8024842:	bd10      	pop	{r4, pc}
 8024844:	4b04      	ldr	r3, [pc, #16]	@ (8024858 <__sinit+0x28>)
 8024846:	6223      	str	r3, [r4, #32]
 8024848:	4b04      	ldr	r3, [pc, #16]	@ (802485c <__sinit+0x2c>)
 802484a:	681b      	ldr	r3, [r3, #0]
 802484c:	2b00      	cmp	r3, #0
 802484e:	d1f6      	bne.n	802483e <__sinit+0xe>
 8024850:	f7ff ffc0 	bl	80247d4 <global_stdio_init.part.0>
 8024854:	e7f3      	b.n	802483e <__sinit+0xe>
 8024856:	46c0      	nop			@ (mov r8, r8)
 8024858:	08024799 	.word	0x08024799
 802485c:	200069d0 	.word	0x200069d0

08024860 <_fwalk_sglue>:
 8024860:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8024862:	0014      	movs	r4, r2
 8024864:	2600      	movs	r6, #0
 8024866:	9000      	str	r0, [sp, #0]
 8024868:	9101      	str	r1, [sp, #4]
 802486a:	68a5      	ldr	r5, [r4, #8]
 802486c:	6867      	ldr	r7, [r4, #4]
 802486e:	3f01      	subs	r7, #1
 8024870:	d504      	bpl.n	802487c <_fwalk_sglue+0x1c>
 8024872:	6824      	ldr	r4, [r4, #0]
 8024874:	2c00      	cmp	r4, #0
 8024876:	d1f8      	bne.n	802486a <_fwalk_sglue+0xa>
 8024878:	0030      	movs	r0, r6
 802487a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 802487c:	89ab      	ldrh	r3, [r5, #12]
 802487e:	2b01      	cmp	r3, #1
 8024880:	d908      	bls.n	8024894 <_fwalk_sglue+0x34>
 8024882:	220e      	movs	r2, #14
 8024884:	5eab      	ldrsh	r3, [r5, r2]
 8024886:	3301      	adds	r3, #1
 8024888:	d004      	beq.n	8024894 <_fwalk_sglue+0x34>
 802488a:	0029      	movs	r1, r5
 802488c:	9800      	ldr	r0, [sp, #0]
 802488e:	9b01      	ldr	r3, [sp, #4]
 8024890:	4798      	blx	r3
 8024892:	4306      	orrs	r6, r0
 8024894:	3568      	adds	r5, #104	@ 0x68
 8024896:	e7ea      	b.n	802486e <_fwalk_sglue+0xe>

08024898 <iprintf>:
 8024898:	b40f      	push	{r0, r1, r2, r3}
 802489a:	b507      	push	{r0, r1, r2, lr}
 802489c:	4905      	ldr	r1, [pc, #20]	@ (80248b4 <iprintf+0x1c>)
 802489e:	ab04      	add	r3, sp, #16
 80248a0:	6808      	ldr	r0, [r1, #0]
 80248a2:	cb04      	ldmia	r3!, {r2}
 80248a4:	6881      	ldr	r1, [r0, #8]
 80248a6:	9301      	str	r3, [sp, #4]
 80248a8:	f003 f810 	bl	80278cc <_vfiprintf_r>
 80248ac:	b003      	add	sp, #12
 80248ae:	bc08      	pop	{r3}
 80248b0:	b004      	add	sp, #16
 80248b2:	4718      	bx	r3
 80248b4:	20000090 	.word	0x20000090

080248b8 <sniprintf>:
 80248b8:	b40c      	push	{r2, r3}
 80248ba:	b530      	push	{r4, r5, lr}
 80248bc:	4b18      	ldr	r3, [pc, #96]	@ (8024920 <sniprintf+0x68>)
 80248be:	000c      	movs	r4, r1
 80248c0:	681d      	ldr	r5, [r3, #0]
 80248c2:	b09d      	sub	sp, #116	@ 0x74
 80248c4:	2900      	cmp	r1, #0
 80248c6:	da08      	bge.n	80248da <sniprintf+0x22>
 80248c8:	238b      	movs	r3, #139	@ 0x8b
 80248ca:	2001      	movs	r0, #1
 80248cc:	602b      	str	r3, [r5, #0]
 80248ce:	4240      	negs	r0, r0
 80248d0:	b01d      	add	sp, #116	@ 0x74
 80248d2:	bc30      	pop	{r4, r5}
 80248d4:	bc08      	pop	{r3}
 80248d6:	b002      	add	sp, #8
 80248d8:	4718      	bx	r3
 80248da:	2382      	movs	r3, #130	@ 0x82
 80248dc:	466a      	mov	r2, sp
 80248de:	009b      	lsls	r3, r3, #2
 80248e0:	8293      	strh	r3, [r2, #20]
 80248e2:	2300      	movs	r3, #0
 80248e4:	9002      	str	r0, [sp, #8]
 80248e6:	931b      	str	r3, [sp, #108]	@ 0x6c
 80248e8:	9006      	str	r0, [sp, #24]
 80248ea:	4299      	cmp	r1, r3
 80248ec:	d000      	beq.n	80248f0 <sniprintf+0x38>
 80248ee:	1e4b      	subs	r3, r1, #1
 80248f0:	9304      	str	r3, [sp, #16]
 80248f2:	9307      	str	r3, [sp, #28]
 80248f4:	2301      	movs	r3, #1
 80248f6:	466a      	mov	r2, sp
 80248f8:	425b      	negs	r3, r3
 80248fa:	82d3      	strh	r3, [r2, #22]
 80248fc:	0028      	movs	r0, r5
 80248fe:	ab21      	add	r3, sp, #132	@ 0x84
 8024900:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8024902:	a902      	add	r1, sp, #8
 8024904:	9301      	str	r3, [sp, #4]
 8024906:	f002 fcfb 	bl	8027300 <_svfiprintf_r>
 802490a:	1c43      	adds	r3, r0, #1
 802490c:	da01      	bge.n	8024912 <sniprintf+0x5a>
 802490e:	238b      	movs	r3, #139	@ 0x8b
 8024910:	602b      	str	r3, [r5, #0]
 8024912:	2c00      	cmp	r4, #0
 8024914:	d0dc      	beq.n	80248d0 <sniprintf+0x18>
 8024916:	2200      	movs	r2, #0
 8024918:	9b02      	ldr	r3, [sp, #8]
 802491a:	701a      	strb	r2, [r3, #0]
 802491c:	e7d8      	b.n	80248d0 <sniprintf+0x18>
 802491e:	46c0      	nop			@ (mov r8, r8)
 8024920:	20000090 	.word	0x20000090

08024924 <siprintf>:
 8024924:	b40e      	push	{r1, r2, r3}
 8024926:	b510      	push	{r4, lr}
 8024928:	2400      	movs	r4, #0
 802492a:	490c      	ldr	r1, [pc, #48]	@ (802495c <siprintf+0x38>)
 802492c:	b09d      	sub	sp, #116	@ 0x74
 802492e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8024930:	9002      	str	r0, [sp, #8]
 8024932:	9006      	str	r0, [sp, #24]
 8024934:	9107      	str	r1, [sp, #28]
 8024936:	9104      	str	r1, [sp, #16]
 8024938:	4809      	ldr	r0, [pc, #36]	@ (8024960 <siprintf+0x3c>)
 802493a:	490a      	ldr	r1, [pc, #40]	@ (8024964 <siprintf+0x40>)
 802493c:	cb04      	ldmia	r3!, {r2}
 802493e:	9105      	str	r1, [sp, #20]
 8024940:	6800      	ldr	r0, [r0, #0]
 8024942:	a902      	add	r1, sp, #8
 8024944:	9301      	str	r3, [sp, #4]
 8024946:	941b      	str	r4, [sp, #108]	@ 0x6c
 8024948:	f002 fcda 	bl	8027300 <_svfiprintf_r>
 802494c:	9b02      	ldr	r3, [sp, #8]
 802494e:	701c      	strb	r4, [r3, #0]
 8024950:	b01d      	add	sp, #116	@ 0x74
 8024952:	bc10      	pop	{r4}
 8024954:	bc08      	pop	{r3}
 8024956:	b003      	add	sp, #12
 8024958:	4718      	bx	r3
 802495a:	46c0      	nop			@ (mov r8, r8)
 802495c:	7fffffff 	.word	0x7fffffff
 8024960:	20000090 	.word	0x20000090
 8024964:	ffff0208 	.word	0xffff0208

08024968 <siscanf>:
 8024968:	b40e      	push	{r1, r2, r3}
 802496a:	b570      	push	{r4, r5, r6, lr}
 802496c:	2381      	movs	r3, #129	@ 0x81
 802496e:	b09d      	sub	sp, #116	@ 0x74
 8024970:	466a      	mov	r2, sp
 8024972:	2500      	movs	r5, #0
 8024974:	ac21      	add	r4, sp, #132	@ 0x84
 8024976:	009b      	lsls	r3, r3, #2
 8024978:	cc40      	ldmia	r4!, {r6}
 802497a:	8293      	strh	r3, [r2, #20]
 802497c:	951b      	str	r5, [sp, #108]	@ 0x6c
 802497e:	9002      	str	r0, [sp, #8]
 8024980:	9006      	str	r0, [sp, #24]
 8024982:	f7db fbcb 	bl	800011c <strlen>
 8024986:	4b0b      	ldr	r3, [pc, #44]	@ (80249b4 <siscanf+0x4c>)
 8024988:	466a      	mov	r2, sp
 802498a:	930b      	str	r3, [sp, #44]	@ 0x2c
 802498c:	2301      	movs	r3, #1
 802498e:	9003      	str	r0, [sp, #12]
 8024990:	9007      	str	r0, [sp, #28]
 8024992:	4809      	ldr	r0, [pc, #36]	@ (80249b8 <siscanf+0x50>)
 8024994:	425b      	negs	r3, r3
 8024996:	82d3      	strh	r3, [r2, #22]
 8024998:	a902      	add	r1, sp, #8
 802499a:	0023      	movs	r3, r4
 802499c:	0032      	movs	r2, r6
 802499e:	6800      	ldr	r0, [r0, #0]
 80249a0:	950f      	str	r5, [sp, #60]	@ 0x3c
 80249a2:	9514      	str	r5, [sp, #80]	@ 0x50
 80249a4:	9401      	str	r4, [sp, #4]
 80249a6:	f002 fe05 	bl	80275b4 <__ssvfiscanf_r>
 80249aa:	b01d      	add	sp, #116	@ 0x74
 80249ac:	bc70      	pop	{r4, r5, r6}
 80249ae:	bc08      	pop	{r3}
 80249b0:	b003      	add	sp, #12
 80249b2:	4718      	bx	r3
 80249b4:	080249e5 	.word	0x080249e5
 80249b8:	20000090 	.word	0x20000090

080249bc <__sread>:
 80249bc:	b570      	push	{r4, r5, r6, lr}
 80249be:	000c      	movs	r4, r1
 80249c0:	250e      	movs	r5, #14
 80249c2:	5f49      	ldrsh	r1, [r1, r5]
 80249c4:	f000 f8e4 	bl	8024b90 <_read_r>
 80249c8:	2800      	cmp	r0, #0
 80249ca:	db03      	blt.n	80249d4 <__sread+0x18>
 80249cc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80249ce:	181b      	adds	r3, r3, r0
 80249d0:	6563      	str	r3, [r4, #84]	@ 0x54
 80249d2:	bd70      	pop	{r4, r5, r6, pc}
 80249d4:	89a3      	ldrh	r3, [r4, #12]
 80249d6:	4a02      	ldr	r2, [pc, #8]	@ (80249e0 <__sread+0x24>)
 80249d8:	4013      	ands	r3, r2
 80249da:	81a3      	strh	r3, [r4, #12]
 80249dc:	e7f9      	b.n	80249d2 <__sread+0x16>
 80249de:	46c0      	nop			@ (mov r8, r8)
 80249e0:	ffffefff 	.word	0xffffefff

080249e4 <__seofread>:
 80249e4:	2000      	movs	r0, #0
 80249e6:	4770      	bx	lr

080249e8 <__swrite>:
 80249e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80249ea:	001f      	movs	r7, r3
 80249ec:	898b      	ldrh	r3, [r1, #12]
 80249ee:	0005      	movs	r5, r0
 80249f0:	000c      	movs	r4, r1
 80249f2:	0016      	movs	r6, r2
 80249f4:	05db      	lsls	r3, r3, #23
 80249f6:	d505      	bpl.n	8024a04 <__swrite+0x1c>
 80249f8:	230e      	movs	r3, #14
 80249fa:	5ec9      	ldrsh	r1, [r1, r3]
 80249fc:	2200      	movs	r2, #0
 80249fe:	2302      	movs	r3, #2
 8024a00:	f000 f8b2 	bl	8024b68 <_lseek_r>
 8024a04:	89a3      	ldrh	r3, [r4, #12]
 8024a06:	4a05      	ldr	r2, [pc, #20]	@ (8024a1c <__swrite+0x34>)
 8024a08:	0028      	movs	r0, r5
 8024a0a:	4013      	ands	r3, r2
 8024a0c:	81a3      	strh	r3, [r4, #12]
 8024a0e:	0032      	movs	r2, r6
 8024a10:	230e      	movs	r3, #14
 8024a12:	5ee1      	ldrsh	r1, [r4, r3]
 8024a14:	003b      	movs	r3, r7
 8024a16:	f000 f8cf 	bl	8024bb8 <_write_r>
 8024a1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8024a1c:	ffffefff 	.word	0xffffefff

08024a20 <__sseek>:
 8024a20:	b570      	push	{r4, r5, r6, lr}
 8024a22:	000c      	movs	r4, r1
 8024a24:	250e      	movs	r5, #14
 8024a26:	5f49      	ldrsh	r1, [r1, r5]
 8024a28:	f000 f89e 	bl	8024b68 <_lseek_r>
 8024a2c:	89a3      	ldrh	r3, [r4, #12]
 8024a2e:	1c42      	adds	r2, r0, #1
 8024a30:	d103      	bne.n	8024a3a <__sseek+0x1a>
 8024a32:	4a05      	ldr	r2, [pc, #20]	@ (8024a48 <__sseek+0x28>)
 8024a34:	4013      	ands	r3, r2
 8024a36:	81a3      	strh	r3, [r4, #12]
 8024a38:	bd70      	pop	{r4, r5, r6, pc}
 8024a3a:	2280      	movs	r2, #128	@ 0x80
 8024a3c:	0152      	lsls	r2, r2, #5
 8024a3e:	4313      	orrs	r3, r2
 8024a40:	81a3      	strh	r3, [r4, #12]
 8024a42:	6560      	str	r0, [r4, #84]	@ 0x54
 8024a44:	e7f8      	b.n	8024a38 <__sseek+0x18>
 8024a46:	46c0      	nop			@ (mov r8, r8)
 8024a48:	ffffefff 	.word	0xffffefff

08024a4c <__sclose>:
 8024a4c:	b510      	push	{r4, lr}
 8024a4e:	230e      	movs	r3, #14
 8024a50:	5ec9      	ldrsh	r1, [r1, r3]
 8024a52:	f000 f877 	bl	8024b44 <_close_r>
 8024a56:	bd10      	pop	{r4, pc}

08024a58 <_vsniprintf_r>:
 8024a58:	b530      	push	{r4, r5, lr}
 8024a5a:	0005      	movs	r5, r0
 8024a5c:	0014      	movs	r4, r2
 8024a5e:	0008      	movs	r0, r1
 8024a60:	001a      	movs	r2, r3
 8024a62:	b09b      	sub	sp, #108	@ 0x6c
 8024a64:	2c00      	cmp	r4, #0
 8024a66:	da05      	bge.n	8024a74 <_vsniprintf_r+0x1c>
 8024a68:	238b      	movs	r3, #139	@ 0x8b
 8024a6a:	2001      	movs	r0, #1
 8024a6c:	602b      	str	r3, [r5, #0]
 8024a6e:	4240      	negs	r0, r0
 8024a70:	b01b      	add	sp, #108	@ 0x6c
 8024a72:	bd30      	pop	{r4, r5, pc}
 8024a74:	2382      	movs	r3, #130	@ 0x82
 8024a76:	4669      	mov	r1, sp
 8024a78:	009b      	lsls	r3, r3, #2
 8024a7a:	818b      	strh	r3, [r1, #12]
 8024a7c:	2100      	movs	r1, #0
 8024a7e:	9000      	str	r0, [sp, #0]
 8024a80:	9119      	str	r1, [sp, #100]	@ 0x64
 8024a82:	9004      	str	r0, [sp, #16]
 8024a84:	428c      	cmp	r4, r1
 8024a86:	d000      	beq.n	8024a8a <_vsniprintf_r+0x32>
 8024a88:	1e61      	subs	r1, r4, #1
 8024a8a:	2301      	movs	r3, #1
 8024a8c:	9102      	str	r1, [sp, #8]
 8024a8e:	9105      	str	r1, [sp, #20]
 8024a90:	4669      	mov	r1, sp
 8024a92:	425b      	negs	r3, r3
 8024a94:	81cb      	strh	r3, [r1, #14]
 8024a96:	0028      	movs	r0, r5
 8024a98:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8024a9a:	f002 fc31 	bl	8027300 <_svfiprintf_r>
 8024a9e:	1c43      	adds	r3, r0, #1
 8024aa0:	da01      	bge.n	8024aa6 <_vsniprintf_r+0x4e>
 8024aa2:	238b      	movs	r3, #139	@ 0x8b
 8024aa4:	602b      	str	r3, [r5, #0]
 8024aa6:	2c00      	cmp	r4, #0
 8024aa8:	d0e2      	beq.n	8024a70 <_vsniprintf_r+0x18>
 8024aaa:	2200      	movs	r2, #0
 8024aac:	9b00      	ldr	r3, [sp, #0]
 8024aae:	701a      	strb	r2, [r3, #0]
 8024ab0:	e7de      	b.n	8024a70 <_vsniprintf_r+0x18>
	...

08024ab4 <vsniprintf>:
 8024ab4:	b513      	push	{r0, r1, r4, lr}
 8024ab6:	4c04      	ldr	r4, [pc, #16]	@ (8024ac8 <vsniprintf+0x14>)
 8024ab8:	9300      	str	r3, [sp, #0]
 8024aba:	0013      	movs	r3, r2
 8024abc:	000a      	movs	r2, r1
 8024abe:	0001      	movs	r1, r0
 8024ac0:	6820      	ldr	r0, [r4, #0]
 8024ac2:	f7ff ffc9 	bl	8024a58 <_vsniprintf_r>
 8024ac6:	bd16      	pop	{r1, r2, r4, pc}
 8024ac8:	20000090 	.word	0x20000090

08024acc <memset>:
 8024acc:	0003      	movs	r3, r0
 8024ace:	1882      	adds	r2, r0, r2
 8024ad0:	4293      	cmp	r3, r2
 8024ad2:	d100      	bne.n	8024ad6 <memset+0xa>
 8024ad4:	4770      	bx	lr
 8024ad6:	7019      	strb	r1, [r3, #0]
 8024ad8:	3301      	adds	r3, #1
 8024ada:	e7f9      	b.n	8024ad0 <memset+0x4>

08024adc <strncmp>:
 8024adc:	b530      	push	{r4, r5, lr}
 8024ade:	0005      	movs	r5, r0
 8024ae0:	1e10      	subs	r0, r2, #0
 8024ae2:	d00b      	beq.n	8024afc <strncmp+0x20>
 8024ae4:	2400      	movs	r4, #0
 8024ae6:	3a01      	subs	r2, #1
 8024ae8:	5d2b      	ldrb	r3, [r5, r4]
 8024aea:	5d08      	ldrb	r0, [r1, r4]
 8024aec:	4283      	cmp	r3, r0
 8024aee:	d104      	bne.n	8024afa <strncmp+0x1e>
 8024af0:	4294      	cmp	r4, r2
 8024af2:	d002      	beq.n	8024afa <strncmp+0x1e>
 8024af4:	3401      	adds	r4, #1
 8024af6:	2b00      	cmp	r3, #0
 8024af8:	d1f6      	bne.n	8024ae8 <strncmp+0xc>
 8024afa:	1a18      	subs	r0, r3, r0
 8024afc:	bd30      	pop	{r4, r5, pc}

08024afe <strncpy>:
 8024afe:	0003      	movs	r3, r0
 8024b00:	b530      	push	{r4, r5, lr}
 8024b02:	001d      	movs	r5, r3
 8024b04:	2a00      	cmp	r2, #0
 8024b06:	d006      	beq.n	8024b16 <strncpy+0x18>
 8024b08:	780c      	ldrb	r4, [r1, #0]
 8024b0a:	3a01      	subs	r2, #1
 8024b0c:	3301      	adds	r3, #1
 8024b0e:	702c      	strb	r4, [r5, #0]
 8024b10:	3101      	adds	r1, #1
 8024b12:	2c00      	cmp	r4, #0
 8024b14:	d1f5      	bne.n	8024b02 <strncpy+0x4>
 8024b16:	2100      	movs	r1, #0
 8024b18:	189a      	adds	r2, r3, r2
 8024b1a:	4293      	cmp	r3, r2
 8024b1c:	d100      	bne.n	8024b20 <strncpy+0x22>
 8024b1e:	bd30      	pop	{r4, r5, pc}
 8024b20:	7019      	strb	r1, [r3, #0]
 8024b22:	3301      	adds	r3, #1
 8024b24:	e7f9      	b.n	8024b1a <strncpy+0x1c>

08024b26 <strnlen>:
 8024b26:	0003      	movs	r3, r0
 8024b28:	1841      	adds	r1, r0, r1
 8024b2a:	428b      	cmp	r3, r1
 8024b2c:	d002      	beq.n	8024b34 <strnlen+0xe>
 8024b2e:	781a      	ldrb	r2, [r3, #0]
 8024b30:	2a00      	cmp	r2, #0
 8024b32:	d101      	bne.n	8024b38 <strnlen+0x12>
 8024b34:	1a18      	subs	r0, r3, r0
 8024b36:	4770      	bx	lr
 8024b38:	3301      	adds	r3, #1
 8024b3a:	e7f6      	b.n	8024b2a <strnlen+0x4>

08024b3c <_localeconv_r>:
 8024b3c:	4800      	ldr	r0, [pc, #0]	@ (8024b40 <_localeconv_r+0x4>)
 8024b3e:	4770      	bx	lr
 8024b40:	200001d0 	.word	0x200001d0

08024b44 <_close_r>:
 8024b44:	2300      	movs	r3, #0
 8024b46:	b570      	push	{r4, r5, r6, lr}
 8024b48:	4d06      	ldr	r5, [pc, #24]	@ (8024b64 <_close_r+0x20>)
 8024b4a:	0004      	movs	r4, r0
 8024b4c:	0008      	movs	r0, r1
 8024b4e:	602b      	str	r3, [r5, #0]
 8024b50:	f7e0 fe3d 	bl	80057ce <_close>
 8024b54:	1c43      	adds	r3, r0, #1
 8024b56:	d103      	bne.n	8024b60 <_close_r+0x1c>
 8024b58:	682b      	ldr	r3, [r5, #0]
 8024b5a:	2b00      	cmp	r3, #0
 8024b5c:	d000      	beq.n	8024b60 <_close_r+0x1c>
 8024b5e:	6023      	str	r3, [r4, #0]
 8024b60:	bd70      	pop	{r4, r5, r6, pc}
 8024b62:	46c0      	nop			@ (mov r8, r8)
 8024b64:	200069d4 	.word	0x200069d4

08024b68 <_lseek_r>:
 8024b68:	b570      	push	{r4, r5, r6, lr}
 8024b6a:	0004      	movs	r4, r0
 8024b6c:	0008      	movs	r0, r1
 8024b6e:	0011      	movs	r1, r2
 8024b70:	001a      	movs	r2, r3
 8024b72:	2300      	movs	r3, #0
 8024b74:	4d05      	ldr	r5, [pc, #20]	@ (8024b8c <_lseek_r+0x24>)
 8024b76:	602b      	str	r3, [r5, #0]
 8024b78:	f7e0 fe4a 	bl	8005810 <_lseek>
 8024b7c:	1c43      	adds	r3, r0, #1
 8024b7e:	d103      	bne.n	8024b88 <_lseek_r+0x20>
 8024b80:	682b      	ldr	r3, [r5, #0]
 8024b82:	2b00      	cmp	r3, #0
 8024b84:	d000      	beq.n	8024b88 <_lseek_r+0x20>
 8024b86:	6023      	str	r3, [r4, #0]
 8024b88:	bd70      	pop	{r4, r5, r6, pc}
 8024b8a:	46c0      	nop			@ (mov r8, r8)
 8024b8c:	200069d4 	.word	0x200069d4

08024b90 <_read_r>:
 8024b90:	b570      	push	{r4, r5, r6, lr}
 8024b92:	0004      	movs	r4, r0
 8024b94:	0008      	movs	r0, r1
 8024b96:	0011      	movs	r1, r2
 8024b98:	001a      	movs	r2, r3
 8024b9a:	2300      	movs	r3, #0
 8024b9c:	4d05      	ldr	r5, [pc, #20]	@ (8024bb4 <_read_r+0x24>)
 8024b9e:	602b      	str	r3, [r5, #0]
 8024ba0:	f7e0 fddc 	bl	800575c <_read>
 8024ba4:	1c43      	adds	r3, r0, #1
 8024ba6:	d103      	bne.n	8024bb0 <_read_r+0x20>
 8024ba8:	682b      	ldr	r3, [r5, #0]
 8024baa:	2b00      	cmp	r3, #0
 8024bac:	d000      	beq.n	8024bb0 <_read_r+0x20>
 8024bae:	6023      	str	r3, [r4, #0]
 8024bb0:	bd70      	pop	{r4, r5, r6, pc}
 8024bb2:	46c0      	nop			@ (mov r8, r8)
 8024bb4:	200069d4 	.word	0x200069d4

08024bb8 <_write_r>:
 8024bb8:	b570      	push	{r4, r5, r6, lr}
 8024bba:	0004      	movs	r4, r0
 8024bbc:	0008      	movs	r0, r1
 8024bbe:	0011      	movs	r1, r2
 8024bc0:	001a      	movs	r2, r3
 8024bc2:	2300      	movs	r3, #0
 8024bc4:	4d05      	ldr	r5, [pc, #20]	@ (8024bdc <_write_r+0x24>)
 8024bc6:	602b      	str	r3, [r5, #0]
 8024bc8:	f7e0 fde5 	bl	8005796 <_write>
 8024bcc:	1c43      	adds	r3, r0, #1
 8024bce:	d103      	bne.n	8024bd8 <_write_r+0x20>
 8024bd0:	682b      	ldr	r3, [r5, #0]
 8024bd2:	2b00      	cmp	r3, #0
 8024bd4:	d000      	beq.n	8024bd8 <_write_r+0x20>
 8024bd6:	6023      	str	r3, [r4, #0]
 8024bd8:	bd70      	pop	{r4, r5, r6, pc}
 8024bda:	46c0      	nop			@ (mov r8, r8)
 8024bdc:	200069d4 	.word	0x200069d4

08024be0 <__errno>:
 8024be0:	4b01      	ldr	r3, [pc, #4]	@ (8024be8 <__errno+0x8>)
 8024be2:	6818      	ldr	r0, [r3, #0]
 8024be4:	4770      	bx	lr
 8024be6:	46c0      	nop			@ (mov r8, r8)
 8024be8:	20000090 	.word	0x20000090

08024bec <__libc_init_array>:
 8024bec:	b570      	push	{r4, r5, r6, lr}
 8024bee:	2600      	movs	r6, #0
 8024bf0:	4c0c      	ldr	r4, [pc, #48]	@ (8024c24 <__libc_init_array+0x38>)
 8024bf2:	4d0d      	ldr	r5, [pc, #52]	@ (8024c28 <__libc_init_array+0x3c>)
 8024bf4:	1b64      	subs	r4, r4, r5
 8024bf6:	10a4      	asrs	r4, r4, #2
 8024bf8:	42a6      	cmp	r6, r4
 8024bfa:	d109      	bne.n	8024c10 <__libc_init_array+0x24>
 8024bfc:	2600      	movs	r6, #0
 8024bfe:	f004 fafb 	bl	80291f8 <_init>
 8024c02:	4c0a      	ldr	r4, [pc, #40]	@ (8024c2c <__libc_init_array+0x40>)
 8024c04:	4d0a      	ldr	r5, [pc, #40]	@ (8024c30 <__libc_init_array+0x44>)
 8024c06:	1b64      	subs	r4, r4, r5
 8024c08:	10a4      	asrs	r4, r4, #2
 8024c0a:	42a6      	cmp	r6, r4
 8024c0c:	d105      	bne.n	8024c1a <__libc_init_array+0x2e>
 8024c0e:	bd70      	pop	{r4, r5, r6, pc}
 8024c10:	00b3      	lsls	r3, r6, #2
 8024c12:	58eb      	ldr	r3, [r5, r3]
 8024c14:	4798      	blx	r3
 8024c16:	3601      	adds	r6, #1
 8024c18:	e7ee      	b.n	8024bf8 <__libc_init_array+0xc>
 8024c1a:	00b3      	lsls	r3, r6, #2
 8024c1c:	58eb      	ldr	r3, [r5, r3]
 8024c1e:	4798      	blx	r3
 8024c20:	3601      	adds	r6, #1
 8024c22:	e7f2      	b.n	8024c0a <__libc_init_array+0x1e>
 8024c24:	0802b6b8 	.word	0x0802b6b8
 8024c28:	0802b6b8 	.word	0x0802b6b8
 8024c2c:	0802b6bc 	.word	0x0802b6bc
 8024c30:	0802b6b8 	.word	0x0802b6b8

08024c34 <__retarget_lock_init_recursive>:
 8024c34:	4770      	bx	lr

08024c36 <__retarget_lock_acquire_recursive>:
 8024c36:	4770      	bx	lr

08024c38 <__retarget_lock_release_recursive>:
 8024c38:	4770      	bx	lr

08024c3a <memchr>:
 8024c3a:	b2c9      	uxtb	r1, r1
 8024c3c:	1882      	adds	r2, r0, r2
 8024c3e:	4290      	cmp	r0, r2
 8024c40:	d101      	bne.n	8024c46 <memchr+0xc>
 8024c42:	2000      	movs	r0, #0
 8024c44:	4770      	bx	lr
 8024c46:	7803      	ldrb	r3, [r0, #0]
 8024c48:	428b      	cmp	r3, r1
 8024c4a:	d0fb      	beq.n	8024c44 <memchr+0xa>
 8024c4c:	3001      	adds	r0, #1
 8024c4e:	e7f6      	b.n	8024c3e <memchr+0x4>

08024c50 <memcpy>:
 8024c50:	2300      	movs	r3, #0
 8024c52:	b510      	push	{r4, lr}
 8024c54:	429a      	cmp	r2, r3
 8024c56:	d100      	bne.n	8024c5a <memcpy+0xa>
 8024c58:	bd10      	pop	{r4, pc}
 8024c5a:	5ccc      	ldrb	r4, [r1, r3]
 8024c5c:	54c4      	strb	r4, [r0, r3]
 8024c5e:	3301      	adds	r3, #1
 8024c60:	e7f8      	b.n	8024c54 <memcpy+0x4>
	...

08024c64 <nanf>:
 8024c64:	4800      	ldr	r0, [pc, #0]	@ (8024c68 <nanf+0x4>)
 8024c66:	4770      	bx	lr
 8024c68:	7fc00000 	.word	0x7fc00000

08024c6c <quorem>:
 8024c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8024c6e:	6903      	ldr	r3, [r0, #16]
 8024c70:	690c      	ldr	r4, [r1, #16]
 8024c72:	b089      	sub	sp, #36	@ 0x24
 8024c74:	9003      	str	r0, [sp, #12]
 8024c76:	9106      	str	r1, [sp, #24]
 8024c78:	2000      	movs	r0, #0
 8024c7a:	42a3      	cmp	r3, r4
 8024c7c:	db63      	blt.n	8024d46 <quorem+0xda>
 8024c7e:	000b      	movs	r3, r1
 8024c80:	3c01      	subs	r4, #1
 8024c82:	3314      	adds	r3, #20
 8024c84:	00a5      	lsls	r5, r4, #2
 8024c86:	9304      	str	r3, [sp, #16]
 8024c88:	195b      	adds	r3, r3, r5
 8024c8a:	9305      	str	r3, [sp, #20]
 8024c8c:	9b03      	ldr	r3, [sp, #12]
 8024c8e:	3314      	adds	r3, #20
 8024c90:	9301      	str	r3, [sp, #4]
 8024c92:	195d      	adds	r5, r3, r5
 8024c94:	9b05      	ldr	r3, [sp, #20]
 8024c96:	682f      	ldr	r7, [r5, #0]
 8024c98:	681e      	ldr	r6, [r3, #0]
 8024c9a:	0038      	movs	r0, r7
 8024c9c:	3601      	adds	r6, #1
 8024c9e:	0031      	movs	r1, r6
 8024ca0:	f7db fa58 	bl	8000154 <__udivsi3>
 8024ca4:	9002      	str	r0, [sp, #8]
 8024ca6:	42b7      	cmp	r7, r6
 8024ca8:	d327      	bcc.n	8024cfa <quorem+0x8e>
 8024caa:	9b04      	ldr	r3, [sp, #16]
 8024cac:	2700      	movs	r7, #0
 8024cae:	469c      	mov	ip, r3
 8024cb0:	9e01      	ldr	r6, [sp, #4]
 8024cb2:	9707      	str	r7, [sp, #28]
 8024cb4:	4662      	mov	r2, ip
 8024cb6:	ca08      	ldmia	r2!, {r3}
 8024cb8:	6830      	ldr	r0, [r6, #0]
 8024cba:	4694      	mov	ip, r2
 8024cbc:	9a02      	ldr	r2, [sp, #8]
 8024cbe:	b299      	uxth	r1, r3
 8024cc0:	4351      	muls	r1, r2
 8024cc2:	0c1b      	lsrs	r3, r3, #16
 8024cc4:	4353      	muls	r3, r2
 8024cc6:	19c9      	adds	r1, r1, r7
 8024cc8:	0c0a      	lsrs	r2, r1, #16
 8024cca:	189b      	adds	r3, r3, r2
 8024ccc:	b289      	uxth	r1, r1
 8024cce:	b282      	uxth	r2, r0
 8024cd0:	1a52      	subs	r2, r2, r1
 8024cd2:	9907      	ldr	r1, [sp, #28]
 8024cd4:	0c1f      	lsrs	r7, r3, #16
 8024cd6:	1852      	adds	r2, r2, r1
 8024cd8:	0c00      	lsrs	r0, r0, #16
 8024cda:	b29b      	uxth	r3, r3
 8024cdc:	1411      	asrs	r1, r2, #16
 8024cde:	1ac3      	subs	r3, r0, r3
 8024ce0:	185b      	adds	r3, r3, r1
 8024ce2:	1419      	asrs	r1, r3, #16
 8024ce4:	b292      	uxth	r2, r2
 8024ce6:	041b      	lsls	r3, r3, #16
 8024ce8:	431a      	orrs	r2, r3
 8024cea:	9b05      	ldr	r3, [sp, #20]
 8024cec:	9107      	str	r1, [sp, #28]
 8024cee:	c604      	stmia	r6!, {r2}
 8024cf0:	4563      	cmp	r3, ip
 8024cf2:	d2df      	bcs.n	8024cb4 <quorem+0x48>
 8024cf4:	682b      	ldr	r3, [r5, #0]
 8024cf6:	2b00      	cmp	r3, #0
 8024cf8:	d02b      	beq.n	8024d52 <quorem+0xe6>
 8024cfa:	9906      	ldr	r1, [sp, #24]
 8024cfc:	9803      	ldr	r0, [sp, #12]
 8024cfe:	f001 fa03 	bl	8026108 <__mcmp>
 8024d02:	2800      	cmp	r0, #0
 8024d04:	db1e      	blt.n	8024d44 <quorem+0xd8>
 8024d06:	2600      	movs	r6, #0
 8024d08:	9d01      	ldr	r5, [sp, #4]
 8024d0a:	9904      	ldr	r1, [sp, #16]
 8024d0c:	c901      	ldmia	r1!, {r0}
 8024d0e:	682b      	ldr	r3, [r5, #0]
 8024d10:	b287      	uxth	r7, r0
 8024d12:	b29a      	uxth	r2, r3
 8024d14:	1bd2      	subs	r2, r2, r7
 8024d16:	1992      	adds	r2, r2, r6
 8024d18:	0c00      	lsrs	r0, r0, #16
 8024d1a:	0c1b      	lsrs	r3, r3, #16
 8024d1c:	1a1b      	subs	r3, r3, r0
 8024d1e:	1410      	asrs	r0, r2, #16
 8024d20:	181b      	adds	r3, r3, r0
 8024d22:	141e      	asrs	r6, r3, #16
 8024d24:	b292      	uxth	r2, r2
 8024d26:	041b      	lsls	r3, r3, #16
 8024d28:	431a      	orrs	r2, r3
 8024d2a:	9b05      	ldr	r3, [sp, #20]
 8024d2c:	c504      	stmia	r5!, {r2}
 8024d2e:	428b      	cmp	r3, r1
 8024d30:	d2ec      	bcs.n	8024d0c <quorem+0xa0>
 8024d32:	9a01      	ldr	r2, [sp, #4]
 8024d34:	00a3      	lsls	r3, r4, #2
 8024d36:	18d3      	adds	r3, r2, r3
 8024d38:	681a      	ldr	r2, [r3, #0]
 8024d3a:	2a00      	cmp	r2, #0
 8024d3c:	d014      	beq.n	8024d68 <quorem+0xfc>
 8024d3e:	9b02      	ldr	r3, [sp, #8]
 8024d40:	3301      	adds	r3, #1
 8024d42:	9302      	str	r3, [sp, #8]
 8024d44:	9802      	ldr	r0, [sp, #8]
 8024d46:	b009      	add	sp, #36	@ 0x24
 8024d48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024d4a:	682b      	ldr	r3, [r5, #0]
 8024d4c:	2b00      	cmp	r3, #0
 8024d4e:	d104      	bne.n	8024d5a <quorem+0xee>
 8024d50:	3c01      	subs	r4, #1
 8024d52:	9b01      	ldr	r3, [sp, #4]
 8024d54:	3d04      	subs	r5, #4
 8024d56:	42ab      	cmp	r3, r5
 8024d58:	d3f7      	bcc.n	8024d4a <quorem+0xde>
 8024d5a:	9b03      	ldr	r3, [sp, #12]
 8024d5c:	611c      	str	r4, [r3, #16]
 8024d5e:	e7cc      	b.n	8024cfa <quorem+0x8e>
 8024d60:	681a      	ldr	r2, [r3, #0]
 8024d62:	2a00      	cmp	r2, #0
 8024d64:	d104      	bne.n	8024d70 <quorem+0x104>
 8024d66:	3c01      	subs	r4, #1
 8024d68:	9a01      	ldr	r2, [sp, #4]
 8024d6a:	3b04      	subs	r3, #4
 8024d6c:	429a      	cmp	r2, r3
 8024d6e:	d3f7      	bcc.n	8024d60 <quorem+0xf4>
 8024d70:	9b03      	ldr	r3, [sp, #12]
 8024d72:	611c      	str	r4, [r3, #16]
 8024d74:	e7e3      	b.n	8024d3e <quorem+0xd2>
	...

08024d78 <_dtoa_r>:
 8024d78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8024d7a:	0014      	movs	r4, r2
 8024d7c:	001d      	movs	r5, r3
 8024d7e:	69c6      	ldr	r6, [r0, #28]
 8024d80:	b09d      	sub	sp, #116	@ 0x74
 8024d82:	940a      	str	r4, [sp, #40]	@ 0x28
 8024d84:	950b      	str	r5, [sp, #44]	@ 0x2c
 8024d86:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8024d88:	9003      	str	r0, [sp, #12]
 8024d8a:	2e00      	cmp	r6, #0
 8024d8c:	d10f      	bne.n	8024dae <_dtoa_r+0x36>
 8024d8e:	2010      	movs	r0, #16
 8024d90:	f000 fe2c 	bl	80259ec <malloc>
 8024d94:	9b03      	ldr	r3, [sp, #12]
 8024d96:	1e02      	subs	r2, r0, #0
 8024d98:	61d8      	str	r0, [r3, #28]
 8024d9a:	d104      	bne.n	8024da6 <_dtoa_r+0x2e>
 8024d9c:	21ef      	movs	r1, #239	@ 0xef
 8024d9e:	4bc7      	ldr	r3, [pc, #796]	@ (80250bc <_dtoa_r+0x344>)
 8024da0:	48c7      	ldr	r0, [pc, #796]	@ (80250c0 <_dtoa_r+0x348>)
 8024da2:	f003 fa01 	bl	80281a8 <__assert_func>
 8024da6:	6046      	str	r6, [r0, #4]
 8024da8:	6086      	str	r6, [r0, #8]
 8024daa:	6006      	str	r6, [r0, #0]
 8024dac:	60c6      	str	r6, [r0, #12]
 8024dae:	9b03      	ldr	r3, [sp, #12]
 8024db0:	69db      	ldr	r3, [r3, #28]
 8024db2:	6819      	ldr	r1, [r3, #0]
 8024db4:	2900      	cmp	r1, #0
 8024db6:	d00b      	beq.n	8024dd0 <_dtoa_r+0x58>
 8024db8:	685a      	ldr	r2, [r3, #4]
 8024dba:	2301      	movs	r3, #1
 8024dbc:	4093      	lsls	r3, r2
 8024dbe:	604a      	str	r2, [r1, #4]
 8024dc0:	608b      	str	r3, [r1, #8]
 8024dc2:	9803      	ldr	r0, [sp, #12]
 8024dc4:	f000 ff12 	bl	8025bec <_Bfree>
 8024dc8:	2200      	movs	r2, #0
 8024dca:	9b03      	ldr	r3, [sp, #12]
 8024dcc:	69db      	ldr	r3, [r3, #28]
 8024dce:	601a      	str	r2, [r3, #0]
 8024dd0:	2d00      	cmp	r5, #0
 8024dd2:	da1e      	bge.n	8024e12 <_dtoa_r+0x9a>
 8024dd4:	2301      	movs	r3, #1
 8024dd6:	603b      	str	r3, [r7, #0]
 8024dd8:	006b      	lsls	r3, r5, #1
 8024dda:	085b      	lsrs	r3, r3, #1
 8024ddc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8024dde:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8024de0:	4bb8      	ldr	r3, [pc, #736]	@ (80250c4 <_dtoa_r+0x34c>)
 8024de2:	4ab8      	ldr	r2, [pc, #736]	@ (80250c4 <_dtoa_r+0x34c>)
 8024de4:	403b      	ands	r3, r7
 8024de6:	4293      	cmp	r3, r2
 8024de8:	d116      	bne.n	8024e18 <_dtoa_r+0xa0>
 8024dea:	4bb7      	ldr	r3, [pc, #732]	@ (80250c8 <_dtoa_r+0x350>)
 8024dec:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8024dee:	6013      	str	r3, [r2, #0]
 8024df0:	033b      	lsls	r3, r7, #12
 8024df2:	0b1b      	lsrs	r3, r3, #12
 8024df4:	4323      	orrs	r3, r4
 8024df6:	d101      	bne.n	8024dfc <_dtoa_r+0x84>
 8024df8:	f000 fd80 	bl	80258fc <_dtoa_r+0xb84>
 8024dfc:	4bb3      	ldr	r3, [pc, #716]	@ (80250cc <_dtoa_r+0x354>)
 8024dfe:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8024e00:	9308      	str	r3, [sp, #32]
 8024e02:	2a00      	cmp	r2, #0
 8024e04:	d002      	beq.n	8024e0c <_dtoa_r+0x94>
 8024e06:	4bb2      	ldr	r3, [pc, #712]	@ (80250d0 <_dtoa_r+0x358>)
 8024e08:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8024e0a:	6013      	str	r3, [r2, #0]
 8024e0c:	9808      	ldr	r0, [sp, #32]
 8024e0e:	b01d      	add	sp, #116	@ 0x74
 8024e10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024e12:	2300      	movs	r3, #0
 8024e14:	603b      	str	r3, [r7, #0]
 8024e16:	e7e2      	b.n	8024dde <_dtoa_r+0x66>
 8024e18:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8024e1a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8024e1c:	9212      	str	r2, [sp, #72]	@ 0x48
 8024e1e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8024e20:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8024e22:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8024e24:	2200      	movs	r2, #0
 8024e26:	2300      	movs	r3, #0
 8024e28:	f7db fb1a 	bl	8000460 <__aeabi_dcmpeq>
 8024e2c:	1e06      	subs	r6, r0, #0
 8024e2e:	d00b      	beq.n	8024e48 <_dtoa_r+0xd0>
 8024e30:	2301      	movs	r3, #1
 8024e32:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8024e34:	6013      	str	r3, [r2, #0]
 8024e36:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8024e38:	2b00      	cmp	r3, #0
 8024e3a:	d002      	beq.n	8024e42 <_dtoa_r+0xca>
 8024e3c:	4ba5      	ldr	r3, [pc, #660]	@ (80250d4 <_dtoa_r+0x35c>)
 8024e3e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8024e40:	6013      	str	r3, [r2, #0]
 8024e42:	4ba5      	ldr	r3, [pc, #660]	@ (80250d8 <_dtoa_r+0x360>)
 8024e44:	9308      	str	r3, [sp, #32]
 8024e46:	e7e1      	b.n	8024e0c <_dtoa_r+0x94>
 8024e48:	ab1a      	add	r3, sp, #104	@ 0x68
 8024e4a:	9301      	str	r3, [sp, #4]
 8024e4c:	ab1b      	add	r3, sp, #108	@ 0x6c
 8024e4e:	9300      	str	r3, [sp, #0]
 8024e50:	9803      	ldr	r0, [sp, #12]
 8024e52:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8024e54:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8024e56:	f001 fa79 	bl	802634c <__d2b>
 8024e5a:	007a      	lsls	r2, r7, #1
 8024e5c:	9005      	str	r0, [sp, #20]
 8024e5e:	0d52      	lsrs	r2, r2, #21
 8024e60:	d100      	bne.n	8024e64 <_dtoa_r+0xec>
 8024e62:	e07b      	b.n	8024f5c <_dtoa_r+0x1e4>
 8024e64:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8024e66:	9618      	str	r6, [sp, #96]	@ 0x60
 8024e68:	0319      	lsls	r1, r3, #12
 8024e6a:	4b9c      	ldr	r3, [pc, #624]	@ (80250dc <_dtoa_r+0x364>)
 8024e6c:	0b09      	lsrs	r1, r1, #12
 8024e6e:	430b      	orrs	r3, r1
 8024e70:	499b      	ldr	r1, [pc, #620]	@ (80250e0 <_dtoa_r+0x368>)
 8024e72:	1857      	adds	r7, r2, r1
 8024e74:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8024e76:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8024e78:	0019      	movs	r1, r3
 8024e7a:	2200      	movs	r2, #0
 8024e7c:	4b99      	ldr	r3, [pc, #612]	@ (80250e4 <_dtoa_r+0x36c>)
 8024e7e:	f7de f8bb 	bl	8002ff8 <__aeabi_dsub>
 8024e82:	4a99      	ldr	r2, [pc, #612]	@ (80250e8 <_dtoa_r+0x370>)
 8024e84:	4b99      	ldr	r3, [pc, #612]	@ (80250ec <_dtoa_r+0x374>)
 8024e86:	f7dd fdd1 	bl	8002a2c <__aeabi_dmul>
 8024e8a:	4a99      	ldr	r2, [pc, #612]	@ (80250f0 <_dtoa_r+0x378>)
 8024e8c:	4b99      	ldr	r3, [pc, #612]	@ (80250f4 <_dtoa_r+0x37c>)
 8024e8e:	f7dc fdcd 	bl	8001a2c <__aeabi_dadd>
 8024e92:	0004      	movs	r4, r0
 8024e94:	0038      	movs	r0, r7
 8024e96:	000d      	movs	r5, r1
 8024e98:	f7de fd16 	bl	80038c8 <__aeabi_i2d>
 8024e9c:	4a96      	ldr	r2, [pc, #600]	@ (80250f8 <_dtoa_r+0x380>)
 8024e9e:	4b97      	ldr	r3, [pc, #604]	@ (80250fc <_dtoa_r+0x384>)
 8024ea0:	f7dd fdc4 	bl	8002a2c <__aeabi_dmul>
 8024ea4:	0002      	movs	r2, r0
 8024ea6:	000b      	movs	r3, r1
 8024ea8:	0020      	movs	r0, r4
 8024eaa:	0029      	movs	r1, r5
 8024eac:	f7dc fdbe 	bl	8001a2c <__aeabi_dadd>
 8024eb0:	0004      	movs	r4, r0
 8024eb2:	000d      	movs	r5, r1
 8024eb4:	f7de fccc 	bl	8003850 <__aeabi_d2iz>
 8024eb8:	2200      	movs	r2, #0
 8024eba:	9004      	str	r0, [sp, #16]
 8024ebc:	2300      	movs	r3, #0
 8024ebe:	0020      	movs	r0, r4
 8024ec0:	0029      	movs	r1, r5
 8024ec2:	f7db fad3 	bl	800046c <__aeabi_dcmplt>
 8024ec6:	2800      	cmp	r0, #0
 8024ec8:	d00b      	beq.n	8024ee2 <_dtoa_r+0x16a>
 8024eca:	9804      	ldr	r0, [sp, #16]
 8024ecc:	f7de fcfc 	bl	80038c8 <__aeabi_i2d>
 8024ed0:	002b      	movs	r3, r5
 8024ed2:	0022      	movs	r2, r4
 8024ed4:	f7db fac4 	bl	8000460 <__aeabi_dcmpeq>
 8024ed8:	4243      	negs	r3, r0
 8024eda:	4158      	adcs	r0, r3
 8024edc:	9b04      	ldr	r3, [sp, #16]
 8024ede:	1a1b      	subs	r3, r3, r0
 8024ee0:	9304      	str	r3, [sp, #16]
 8024ee2:	2301      	movs	r3, #1
 8024ee4:	9315      	str	r3, [sp, #84]	@ 0x54
 8024ee6:	9b04      	ldr	r3, [sp, #16]
 8024ee8:	2b16      	cmp	r3, #22
 8024eea:	d810      	bhi.n	8024f0e <_dtoa_r+0x196>
 8024eec:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8024eee:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8024ef0:	9a04      	ldr	r2, [sp, #16]
 8024ef2:	4b83      	ldr	r3, [pc, #524]	@ (8025100 <_dtoa_r+0x388>)
 8024ef4:	00d2      	lsls	r2, r2, #3
 8024ef6:	189b      	adds	r3, r3, r2
 8024ef8:	681a      	ldr	r2, [r3, #0]
 8024efa:	685b      	ldr	r3, [r3, #4]
 8024efc:	f7db fab6 	bl	800046c <__aeabi_dcmplt>
 8024f00:	2800      	cmp	r0, #0
 8024f02:	d047      	beq.n	8024f94 <_dtoa_r+0x21c>
 8024f04:	9b04      	ldr	r3, [sp, #16]
 8024f06:	3b01      	subs	r3, #1
 8024f08:	9304      	str	r3, [sp, #16]
 8024f0a:	2300      	movs	r3, #0
 8024f0c:	9315      	str	r3, [sp, #84]	@ 0x54
 8024f0e:	2200      	movs	r2, #0
 8024f10:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8024f12:	9206      	str	r2, [sp, #24]
 8024f14:	1bdb      	subs	r3, r3, r7
 8024f16:	1e5a      	subs	r2, r3, #1
 8024f18:	d53e      	bpl.n	8024f98 <_dtoa_r+0x220>
 8024f1a:	2201      	movs	r2, #1
 8024f1c:	1ad3      	subs	r3, r2, r3
 8024f1e:	9306      	str	r3, [sp, #24]
 8024f20:	2300      	movs	r3, #0
 8024f22:	930d      	str	r3, [sp, #52]	@ 0x34
 8024f24:	9b04      	ldr	r3, [sp, #16]
 8024f26:	2b00      	cmp	r3, #0
 8024f28:	db38      	blt.n	8024f9c <_dtoa_r+0x224>
 8024f2a:	9a04      	ldr	r2, [sp, #16]
 8024f2c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8024f2e:	4694      	mov	ip, r2
 8024f30:	4463      	add	r3, ip
 8024f32:	930d      	str	r3, [sp, #52]	@ 0x34
 8024f34:	2300      	movs	r3, #0
 8024f36:	9214      	str	r2, [sp, #80]	@ 0x50
 8024f38:	930f      	str	r3, [sp, #60]	@ 0x3c
 8024f3a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8024f3c:	2401      	movs	r4, #1
 8024f3e:	2b09      	cmp	r3, #9
 8024f40:	d862      	bhi.n	8025008 <_dtoa_r+0x290>
 8024f42:	2b05      	cmp	r3, #5
 8024f44:	dd02      	ble.n	8024f4c <_dtoa_r+0x1d4>
 8024f46:	2400      	movs	r4, #0
 8024f48:	3b04      	subs	r3, #4
 8024f4a:	9322      	str	r3, [sp, #136]	@ 0x88
 8024f4c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8024f4e:	1e98      	subs	r0, r3, #2
 8024f50:	2803      	cmp	r0, #3
 8024f52:	d863      	bhi.n	802501c <_dtoa_r+0x2a4>
 8024f54:	f7db f8ea 	bl	800012c <__gnu_thumb1_case_uqi>
 8024f58:	2b385654 	.word	0x2b385654
 8024f5c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8024f5e:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8024f60:	18f6      	adds	r6, r6, r3
 8024f62:	4b68      	ldr	r3, [pc, #416]	@ (8025104 <_dtoa_r+0x38c>)
 8024f64:	18f2      	adds	r2, r6, r3
 8024f66:	2a20      	cmp	r2, #32
 8024f68:	dd0f      	ble.n	8024f8a <_dtoa_r+0x212>
 8024f6a:	2340      	movs	r3, #64	@ 0x40
 8024f6c:	1a9b      	subs	r3, r3, r2
 8024f6e:	409f      	lsls	r7, r3
 8024f70:	4b65      	ldr	r3, [pc, #404]	@ (8025108 <_dtoa_r+0x390>)
 8024f72:	0038      	movs	r0, r7
 8024f74:	18f3      	adds	r3, r6, r3
 8024f76:	40dc      	lsrs	r4, r3
 8024f78:	4320      	orrs	r0, r4
 8024f7a:	f7de fcd3 	bl	8003924 <__aeabi_ui2d>
 8024f7e:	2201      	movs	r2, #1
 8024f80:	4b62      	ldr	r3, [pc, #392]	@ (802510c <_dtoa_r+0x394>)
 8024f82:	1e77      	subs	r7, r6, #1
 8024f84:	18cb      	adds	r3, r1, r3
 8024f86:	9218      	str	r2, [sp, #96]	@ 0x60
 8024f88:	e776      	b.n	8024e78 <_dtoa_r+0x100>
 8024f8a:	2320      	movs	r3, #32
 8024f8c:	0020      	movs	r0, r4
 8024f8e:	1a9b      	subs	r3, r3, r2
 8024f90:	4098      	lsls	r0, r3
 8024f92:	e7f2      	b.n	8024f7a <_dtoa_r+0x202>
 8024f94:	9015      	str	r0, [sp, #84]	@ 0x54
 8024f96:	e7ba      	b.n	8024f0e <_dtoa_r+0x196>
 8024f98:	920d      	str	r2, [sp, #52]	@ 0x34
 8024f9a:	e7c3      	b.n	8024f24 <_dtoa_r+0x1ac>
 8024f9c:	9b06      	ldr	r3, [sp, #24]
 8024f9e:	9a04      	ldr	r2, [sp, #16]
 8024fa0:	1a9b      	subs	r3, r3, r2
 8024fa2:	9306      	str	r3, [sp, #24]
 8024fa4:	4253      	negs	r3, r2
 8024fa6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8024fa8:	2300      	movs	r3, #0
 8024faa:	9314      	str	r3, [sp, #80]	@ 0x50
 8024fac:	e7c5      	b.n	8024f3a <_dtoa_r+0x1c2>
 8024fae:	2301      	movs	r3, #1
 8024fb0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8024fb2:	9310      	str	r3, [sp, #64]	@ 0x40
 8024fb4:	4694      	mov	ip, r2
 8024fb6:	9b04      	ldr	r3, [sp, #16]
 8024fb8:	4463      	add	r3, ip
 8024fba:	930e      	str	r3, [sp, #56]	@ 0x38
 8024fbc:	3301      	adds	r3, #1
 8024fbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8024fc0:	2b00      	cmp	r3, #0
 8024fc2:	dc08      	bgt.n	8024fd6 <_dtoa_r+0x25e>
 8024fc4:	2301      	movs	r3, #1
 8024fc6:	e006      	b.n	8024fd6 <_dtoa_r+0x25e>
 8024fc8:	2301      	movs	r3, #1
 8024fca:	9310      	str	r3, [sp, #64]	@ 0x40
 8024fcc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8024fce:	2b00      	cmp	r3, #0
 8024fd0:	dd28      	ble.n	8025024 <_dtoa_r+0x2ac>
 8024fd2:	930e      	str	r3, [sp, #56]	@ 0x38
 8024fd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8024fd6:	9a03      	ldr	r2, [sp, #12]
 8024fd8:	2100      	movs	r1, #0
 8024fda:	69d0      	ldr	r0, [r2, #28]
 8024fdc:	2204      	movs	r2, #4
 8024fde:	0015      	movs	r5, r2
 8024fe0:	3514      	adds	r5, #20
 8024fe2:	429d      	cmp	r5, r3
 8024fe4:	d923      	bls.n	802502e <_dtoa_r+0x2b6>
 8024fe6:	6041      	str	r1, [r0, #4]
 8024fe8:	9803      	ldr	r0, [sp, #12]
 8024fea:	f000 fdbb 	bl	8025b64 <_Balloc>
 8024fee:	9008      	str	r0, [sp, #32]
 8024ff0:	2800      	cmp	r0, #0
 8024ff2:	d11f      	bne.n	8025034 <_dtoa_r+0x2bc>
 8024ff4:	21b0      	movs	r1, #176	@ 0xb0
 8024ff6:	4b46      	ldr	r3, [pc, #280]	@ (8025110 <_dtoa_r+0x398>)
 8024ff8:	4831      	ldr	r0, [pc, #196]	@ (80250c0 <_dtoa_r+0x348>)
 8024ffa:	9a08      	ldr	r2, [sp, #32]
 8024ffc:	31ff      	adds	r1, #255	@ 0xff
 8024ffe:	e6d0      	b.n	8024da2 <_dtoa_r+0x2a>
 8025000:	2300      	movs	r3, #0
 8025002:	e7e2      	b.n	8024fca <_dtoa_r+0x252>
 8025004:	2300      	movs	r3, #0
 8025006:	e7d3      	b.n	8024fb0 <_dtoa_r+0x238>
 8025008:	2300      	movs	r3, #0
 802500a:	9410      	str	r4, [sp, #64]	@ 0x40
 802500c:	9322      	str	r3, [sp, #136]	@ 0x88
 802500e:	3b01      	subs	r3, #1
 8025010:	2200      	movs	r2, #0
 8025012:	930e      	str	r3, [sp, #56]	@ 0x38
 8025014:	9309      	str	r3, [sp, #36]	@ 0x24
 8025016:	3313      	adds	r3, #19
 8025018:	9223      	str	r2, [sp, #140]	@ 0x8c
 802501a:	e7dc      	b.n	8024fd6 <_dtoa_r+0x25e>
 802501c:	2301      	movs	r3, #1
 802501e:	9310      	str	r3, [sp, #64]	@ 0x40
 8025020:	3b02      	subs	r3, #2
 8025022:	e7f5      	b.n	8025010 <_dtoa_r+0x298>
 8025024:	2301      	movs	r3, #1
 8025026:	001a      	movs	r2, r3
 8025028:	930e      	str	r3, [sp, #56]	@ 0x38
 802502a:	9309      	str	r3, [sp, #36]	@ 0x24
 802502c:	e7f4      	b.n	8025018 <_dtoa_r+0x2a0>
 802502e:	3101      	adds	r1, #1
 8025030:	0052      	lsls	r2, r2, #1
 8025032:	e7d4      	b.n	8024fde <_dtoa_r+0x266>
 8025034:	9b03      	ldr	r3, [sp, #12]
 8025036:	9a08      	ldr	r2, [sp, #32]
 8025038:	69db      	ldr	r3, [r3, #28]
 802503a:	601a      	str	r2, [r3, #0]
 802503c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802503e:	2b0e      	cmp	r3, #14
 8025040:	d900      	bls.n	8025044 <_dtoa_r+0x2cc>
 8025042:	e0d6      	b.n	80251f2 <_dtoa_r+0x47a>
 8025044:	2c00      	cmp	r4, #0
 8025046:	d100      	bne.n	802504a <_dtoa_r+0x2d2>
 8025048:	e0d3      	b.n	80251f2 <_dtoa_r+0x47a>
 802504a:	9b04      	ldr	r3, [sp, #16]
 802504c:	2b00      	cmp	r3, #0
 802504e:	dd63      	ble.n	8025118 <_dtoa_r+0x3a0>
 8025050:	210f      	movs	r1, #15
 8025052:	9a04      	ldr	r2, [sp, #16]
 8025054:	4b2a      	ldr	r3, [pc, #168]	@ (8025100 <_dtoa_r+0x388>)
 8025056:	400a      	ands	r2, r1
 8025058:	00d2      	lsls	r2, r2, #3
 802505a:	189b      	adds	r3, r3, r2
 802505c:	681e      	ldr	r6, [r3, #0]
 802505e:	685f      	ldr	r7, [r3, #4]
 8025060:	9b04      	ldr	r3, [sp, #16]
 8025062:	2402      	movs	r4, #2
 8025064:	111d      	asrs	r5, r3, #4
 8025066:	05db      	lsls	r3, r3, #23
 8025068:	d50a      	bpl.n	8025080 <_dtoa_r+0x308>
 802506a:	4b2a      	ldr	r3, [pc, #168]	@ (8025114 <_dtoa_r+0x39c>)
 802506c:	400d      	ands	r5, r1
 802506e:	6a1a      	ldr	r2, [r3, #32]
 8025070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8025072:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8025074:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8025076:	f7dd f89f 	bl	80021b8 <__aeabi_ddiv>
 802507a:	900a      	str	r0, [sp, #40]	@ 0x28
 802507c:	910b      	str	r1, [sp, #44]	@ 0x2c
 802507e:	3401      	adds	r4, #1
 8025080:	4b24      	ldr	r3, [pc, #144]	@ (8025114 <_dtoa_r+0x39c>)
 8025082:	930c      	str	r3, [sp, #48]	@ 0x30
 8025084:	2d00      	cmp	r5, #0
 8025086:	d108      	bne.n	802509a <_dtoa_r+0x322>
 8025088:	980a      	ldr	r0, [sp, #40]	@ 0x28
 802508a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 802508c:	0032      	movs	r2, r6
 802508e:	003b      	movs	r3, r7
 8025090:	f7dd f892 	bl	80021b8 <__aeabi_ddiv>
 8025094:	900a      	str	r0, [sp, #40]	@ 0x28
 8025096:	910b      	str	r1, [sp, #44]	@ 0x2c
 8025098:	e059      	b.n	802514e <_dtoa_r+0x3d6>
 802509a:	2301      	movs	r3, #1
 802509c:	421d      	tst	r5, r3
 802509e:	d009      	beq.n	80250b4 <_dtoa_r+0x33c>
 80250a0:	18e4      	adds	r4, r4, r3
 80250a2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80250a4:	0030      	movs	r0, r6
 80250a6:	681a      	ldr	r2, [r3, #0]
 80250a8:	685b      	ldr	r3, [r3, #4]
 80250aa:	0039      	movs	r1, r7
 80250ac:	f7dd fcbe 	bl	8002a2c <__aeabi_dmul>
 80250b0:	0006      	movs	r6, r0
 80250b2:	000f      	movs	r7, r1
 80250b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80250b6:	106d      	asrs	r5, r5, #1
 80250b8:	3308      	adds	r3, #8
 80250ba:	e7e2      	b.n	8025082 <_dtoa_r+0x30a>
 80250bc:	0802b3a9 	.word	0x0802b3a9
 80250c0:	0802b3c0 	.word	0x0802b3c0
 80250c4:	7ff00000 	.word	0x7ff00000
 80250c8:	0000270f 	.word	0x0000270f
 80250cc:	0802b3a5 	.word	0x0802b3a5
 80250d0:	0802b3a8 	.word	0x0802b3a8
 80250d4:	0802b4ac 	.word	0x0802b4ac
 80250d8:	0802b4ab 	.word	0x0802b4ab
 80250dc:	3ff00000 	.word	0x3ff00000
 80250e0:	fffffc01 	.word	0xfffffc01
 80250e4:	3ff80000 	.word	0x3ff80000
 80250e8:	636f4361 	.word	0x636f4361
 80250ec:	3fd287a7 	.word	0x3fd287a7
 80250f0:	8b60c8b3 	.word	0x8b60c8b3
 80250f4:	3fc68a28 	.word	0x3fc68a28
 80250f8:	509f79fb 	.word	0x509f79fb
 80250fc:	3fd34413 	.word	0x3fd34413
 8025100:	0802b588 	.word	0x0802b588
 8025104:	00000432 	.word	0x00000432
 8025108:	00000412 	.word	0x00000412
 802510c:	fe100000 	.word	0xfe100000
 8025110:	0802b418 	.word	0x0802b418
 8025114:	0802b560 	.word	0x0802b560
 8025118:	9b04      	ldr	r3, [sp, #16]
 802511a:	2402      	movs	r4, #2
 802511c:	2b00      	cmp	r3, #0
 802511e:	d016      	beq.n	802514e <_dtoa_r+0x3d6>
 8025120:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8025122:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8025124:	220f      	movs	r2, #15
 8025126:	425d      	negs	r5, r3
 8025128:	402a      	ands	r2, r5
 802512a:	4bd5      	ldr	r3, [pc, #852]	@ (8025480 <_dtoa_r+0x708>)
 802512c:	00d2      	lsls	r2, r2, #3
 802512e:	189b      	adds	r3, r3, r2
 8025130:	681a      	ldr	r2, [r3, #0]
 8025132:	685b      	ldr	r3, [r3, #4]
 8025134:	f7dd fc7a 	bl	8002a2c <__aeabi_dmul>
 8025138:	2701      	movs	r7, #1
 802513a:	2300      	movs	r3, #0
 802513c:	900a      	str	r0, [sp, #40]	@ 0x28
 802513e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8025140:	4ed0      	ldr	r6, [pc, #832]	@ (8025484 <_dtoa_r+0x70c>)
 8025142:	112d      	asrs	r5, r5, #4
 8025144:	2d00      	cmp	r5, #0
 8025146:	d000      	beq.n	802514a <_dtoa_r+0x3d2>
 8025148:	e095      	b.n	8025276 <_dtoa_r+0x4fe>
 802514a:	2b00      	cmp	r3, #0
 802514c:	d1a2      	bne.n	8025094 <_dtoa_r+0x31c>
 802514e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8025150:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8025152:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8025154:	2b00      	cmp	r3, #0
 8025156:	d100      	bne.n	802515a <_dtoa_r+0x3e2>
 8025158:	e098      	b.n	802528c <_dtoa_r+0x514>
 802515a:	2200      	movs	r2, #0
 802515c:	0030      	movs	r0, r6
 802515e:	0039      	movs	r1, r7
 8025160:	4bc9      	ldr	r3, [pc, #804]	@ (8025488 <_dtoa_r+0x710>)
 8025162:	f7db f983 	bl	800046c <__aeabi_dcmplt>
 8025166:	2800      	cmp	r0, #0
 8025168:	d100      	bne.n	802516c <_dtoa_r+0x3f4>
 802516a:	e08f      	b.n	802528c <_dtoa_r+0x514>
 802516c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802516e:	2b00      	cmp	r3, #0
 8025170:	d100      	bne.n	8025174 <_dtoa_r+0x3fc>
 8025172:	e08b      	b.n	802528c <_dtoa_r+0x514>
 8025174:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8025176:	2b00      	cmp	r3, #0
 8025178:	dd37      	ble.n	80251ea <_dtoa_r+0x472>
 802517a:	9b04      	ldr	r3, [sp, #16]
 802517c:	2200      	movs	r2, #0
 802517e:	3b01      	subs	r3, #1
 8025180:	930c      	str	r3, [sp, #48]	@ 0x30
 8025182:	0030      	movs	r0, r6
 8025184:	4bc1      	ldr	r3, [pc, #772]	@ (802548c <_dtoa_r+0x714>)
 8025186:	0039      	movs	r1, r7
 8025188:	f7dd fc50 	bl	8002a2c <__aeabi_dmul>
 802518c:	900a      	str	r0, [sp, #40]	@ 0x28
 802518e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8025190:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8025192:	3401      	adds	r4, #1
 8025194:	0020      	movs	r0, r4
 8025196:	9311      	str	r3, [sp, #68]	@ 0x44
 8025198:	f7de fb96 	bl	80038c8 <__aeabi_i2d>
 802519c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 802519e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80251a0:	f7dd fc44 	bl	8002a2c <__aeabi_dmul>
 80251a4:	4bba      	ldr	r3, [pc, #744]	@ (8025490 <_dtoa_r+0x718>)
 80251a6:	2200      	movs	r2, #0
 80251a8:	f7dc fc40 	bl	8001a2c <__aeabi_dadd>
 80251ac:	4bb9      	ldr	r3, [pc, #740]	@ (8025494 <_dtoa_r+0x71c>)
 80251ae:	0006      	movs	r6, r0
 80251b0:	18cf      	adds	r7, r1, r3
 80251b2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80251b4:	2b00      	cmp	r3, #0
 80251b6:	d16d      	bne.n	8025294 <_dtoa_r+0x51c>
 80251b8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80251ba:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80251bc:	2200      	movs	r2, #0
 80251be:	4bb6      	ldr	r3, [pc, #728]	@ (8025498 <_dtoa_r+0x720>)
 80251c0:	f7dd ff1a 	bl	8002ff8 <__aeabi_dsub>
 80251c4:	0032      	movs	r2, r6
 80251c6:	003b      	movs	r3, r7
 80251c8:	0004      	movs	r4, r0
 80251ca:	000d      	movs	r5, r1
 80251cc:	f7db f962 	bl	8000494 <__aeabi_dcmpgt>
 80251d0:	2800      	cmp	r0, #0
 80251d2:	d000      	beq.n	80251d6 <_dtoa_r+0x45e>
 80251d4:	e2b6      	b.n	8025744 <_dtoa_r+0x9cc>
 80251d6:	2180      	movs	r1, #128	@ 0x80
 80251d8:	0609      	lsls	r1, r1, #24
 80251da:	187b      	adds	r3, r7, r1
 80251dc:	0032      	movs	r2, r6
 80251de:	0020      	movs	r0, r4
 80251e0:	0029      	movs	r1, r5
 80251e2:	f7db f943 	bl	800046c <__aeabi_dcmplt>
 80251e6:	2800      	cmp	r0, #0
 80251e8:	d128      	bne.n	802523c <_dtoa_r+0x4c4>
 80251ea:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80251ec:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 80251ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80251f0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80251f2:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80251f4:	2b00      	cmp	r3, #0
 80251f6:	da00      	bge.n	80251fa <_dtoa_r+0x482>
 80251f8:	e174      	b.n	80254e4 <_dtoa_r+0x76c>
 80251fa:	9a04      	ldr	r2, [sp, #16]
 80251fc:	2a0e      	cmp	r2, #14
 80251fe:	dd00      	ble.n	8025202 <_dtoa_r+0x48a>
 8025200:	e170      	b.n	80254e4 <_dtoa_r+0x76c>
 8025202:	4b9f      	ldr	r3, [pc, #636]	@ (8025480 <_dtoa_r+0x708>)
 8025204:	00d2      	lsls	r2, r2, #3
 8025206:	189b      	adds	r3, r3, r2
 8025208:	685c      	ldr	r4, [r3, #4]
 802520a:	681b      	ldr	r3, [r3, #0]
 802520c:	9306      	str	r3, [sp, #24]
 802520e:	9407      	str	r4, [sp, #28]
 8025210:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8025212:	2b00      	cmp	r3, #0
 8025214:	db00      	blt.n	8025218 <_dtoa_r+0x4a0>
 8025216:	e0e7      	b.n	80253e8 <_dtoa_r+0x670>
 8025218:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802521a:	2b00      	cmp	r3, #0
 802521c:	dd00      	ble.n	8025220 <_dtoa_r+0x4a8>
 802521e:	e0e3      	b.n	80253e8 <_dtoa_r+0x670>
 8025220:	d10c      	bne.n	802523c <_dtoa_r+0x4c4>
 8025222:	9806      	ldr	r0, [sp, #24]
 8025224:	9907      	ldr	r1, [sp, #28]
 8025226:	2200      	movs	r2, #0
 8025228:	4b9b      	ldr	r3, [pc, #620]	@ (8025498 <_dtoa_r+0x720>)
 802522a:	f7dd fbff 	bl	8002a2c <__aeabi_dmul>
 802522e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8025230:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8025232:	f7db f939 	bl	80004a8 <__aeabi_dcmpge>
 8025236:	2800      	cmp	r0, #0
 8025238:	d100      	bne.n	802523c <_dtoa_r+0x4c4>
 802523a:	e286      	b.n	802574a <_dtoa_r+0x9d2>
 802523c:	2600      	movs	r6, #0
 802523e:	0037      	movs	r7, r6
 8025240:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8025242:	9c08      	ldr	r4, [sp, #32]
 8025244:	43db      	mvns	r3, r3
 8025246:	930c      	str	r3, [sp, #48]	@ 0x30
 8025248:	9704      	str	r7, [sp, #16]
 802524a:	2700      	movs	r7, #0
 802524c:	0031      	movs	r1, r6
 802524e:	9803      	ldr	r0, [sp, #12]
 8025250:	f000 fccc 	bl	8025bec <_Bfree>
 8025254:	9b04      	ldr	r3, [sp, #16]
 8025256:	2b00      	cmp	r3, #0
 8025258:	d100      	bne.n	802525c <_dtoa_r+0x4e4>
 802525a:	e0bb      	b.n	80253d4 <_dtoa_r+0x65c>
 802525c:	2f00      	cmp	r7, #0
 802525e:	d005      	beq.n	802526c <_dtoa_r+0x4f4>
 8025260:	429f      	cmp	r7, r3
 8025262:	d003      	beq.n	802526c <_dtoa_r+0x4f4>
 8025264:	0039      	movs	r1, r7
 8025266:	9803      	ldr	r0, [sp, #12]
 8025268:	f000 fcc0 	bl	8025bec <_Bfree>
 802526c:	9904      	ldr	r1, [sp, #16]
 802526e:	9803      	ldr	r0, [sp, #12]
 8025270:	f000 fcbc 	bl	8025bec <_Bfree>
 8025274:	e0ae      	b.n	80253d4 <_dtoa_r+0x65c>
 8025276:	423d      	tst	r5, r7
 8025278:	d005      	beq.n	8025286 <_dtoa_r+0x50e>
 802527a:	6832      	ldr	r2, [r6, #0]
 802527c:	6873      	ldr	r3, [r6, #4]
 802527e:	f7dd fbd5 	bl	8002a2c <__aeabi_dmul>
 8025282:	003b      	movs	r3, r7
 8025284:	3401      	adds	r4, #1
 8025286:	106d      	asrs	r5, r5, #1
 8025288:	3608      	adds	r6, #8
 802528a:	e75b      	b.n	8025144 <_dtoa_r+0x3cc>
 802528c:	9b04      	ldr	r3, [sp, #16]
 802528e:	930c      	str	r3, [sp, #48]	@ 0x30
 8025290:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8025292:	e77f      	b.n	8025194 <_dtoa_r+0x41c>
 8025294:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8025296:	4b7a      	ldr	r3, [pc, #488]	@ (8025480 <_dtoa_r+0x708>)
 8025298:	3a01      	subs	r2, #1
 802529a:	00d2      	lsls	r2, r2, #3
 802529c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 802529e:	189b      	adds	r3, r3, r2
 80252a0:	681a      	ldr	r2, [r3, #0]
 80252a2:	685b      	ldr	r3, [r3, #4]
 80252a4:	2900      	cmp	r1, #0
 80252a6:	d04c      	beq.n	8025342 <_dtoa_r+0x5ca>
 80252a8:	2000      	movs	r0, #0
 80252aa:	497c      	ldr	r1, [pc, #496]	@ (802549c <_dtoa_r+0x724>)
 80252ac:	f7dc ff84 	bl	80021b8 <__aeabi_ddiv>
 80252b0:	0032      	movs	r2, r6
 80252b2:	003b      	movs	r3, r7
 80252b4:	f7dd fea0 	bl	8002ff8 <__aeabi_dsub>
 80252b8:	9a08      	ldr	r2, [sp, #32]
 80252ba:	0006      	movs	r6, r0
 80252bc:	4694      	mov	ip, r2
 80252be:	000f      	movs	r7, r1
 80252c0:	9b08      	ldr	r3, [sp, #32]
 80252c2:	9316      	str	r3, [sp, #88]	@ 0x58
 80252c4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80252c6:	4463      	add	r3, ip
 80252c8:	9311      	str	r3, [sp, #68]	@ 0x44
 80252ca:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80252cc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80252ce:	f7de fabf 	bl	8003850 <__aeabi_d2iz>
 80252d2:	0005      	movs	r5, r0
 80252d4:	f7de faf8 	bl	80038c8 <__aeabi_i2d>
 80252d8:	0002      	movs	r2, r0
 80252da:	000b      	movs	r3, r1
 80252dc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80252de:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80252e0:	f7dd fe8a 	bl	8002ff8 <__aeabi_dsub>
 80252e4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80252e6:	3530      	adds	r5, #48	@ 0x30
 80252e8:	1c5c      	adds	r4, r3, #1
 80252ea:	701d      	strb	r5, [r3, #0]
 80252ec:	0032      	movs	r2, r6
 80252ee:	003b      	movs	r3, r7
 80252f0:	900a      	str	r0, [sp, #40]	@ 0x28
 80252f2:	910b      	str	r1, [sp, #44]	@ 0x2c
 80252f4:	f7db f8ba 	bl	800046c <__aeabi_dcmplt>
 80252f8:	2800      	cmp	r0, #0
 80252fa:	d16b      	bne.n	80253d4 <_dtoa_r+0x65c>
 80252fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80252fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8025300:	2000      	movs	r0, #0
 8025302:	4961      	ldr	r1, [pc, #388]	@ (8025488 <_dtoa_r+0x710>)
 8025304:	f7dd fe78 	bl	8002ff8 <__aeabi_dsub>
 8025308:	0032      	movs	r2, r6
 802530a:	003b      	movs	r3, r7
 802530c:	f7db f8ae 	bl	800046c <__aeabi_dcmplt>
 8025310:	2800      	cmp	r0, #0
 8025312:	d000      	beq.n	8025316 <_dtoa_r+0x59e>
 8025314:	e0c6      	b.n	80254a4 <_dtoa_r+0x72c>
 8025316:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8025318:	42a3      	cmp	r3, r4
 802531a:	d100      	bne.n	802531e <_dtoa_r+0x5a6>
 802531c:	e765      	b.n	80251ea <_dtoa_r+0x472>
 802531e:	2200      	movs	r2, #0
 8025320:	0030      	movs	r0, r6
 8025322:	0039      	movs	r1, r7
 8025324:	4b59      	ldr	r3, [pc, #356]	@ (802548c <_dtoa_r+0x714>)
 8025326:	f7dd fb81 	bl	8002a2c <__aeabi_dmul>
 802532a:	2200      	movs	r2, #0
 802532c:	0006      	movs	r6, r0
 802532e:	000f      	movs	r7, r1
 8025330:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8025332:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8025334:	4b55      	ldr	r3, [pc, #340]	@ (802548c <_dtoa_r+0x714>)
 8025336:	f7dd fb79 	bl	8002a2c <__aeabi_dmul>
 802533a:	9416      	str	r4, [sp, #88]	@ 0x58
 802533c:	900a      	str	r0, [sp, #40]	@ 0x28
 802533e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8025340:	e7c3      	b.n	80252ca <_dtoa_r+0x552>
 8025342:	0030      	movs	r0, r6
 8025344:	0039      	movs	r1, r7
 8025346:	f7dd fb71 	bl	8002a2c <__aeabi_dmul>
 802534a:	9d08      	ldr	r5, [sp, #32]
 802534c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 802534e:	002b      	movs	r3, r5
 8025350:	4694      	mov	ip, r2
 8025352:	9016      	str	r0, [sp, #88]	@ 0x58
 8025354:	9117      	str	r1, [sp, #92]	@ 0x5c
 8025356:	4463      	add	r3, ip
 8025358:	9319      	str	r3, [sp, #100]	@ 0x64
 802535a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 802535c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 802535e:	f7de fa77 	bl	8003850 <__aeabi_d2iz>
 8025362:	0004      	movs	r4, r0
 8025364:	f7de fab0 	bl	80038c8 <__aeabi_i2d>
 8025368:	000b      	movs	r3, r1
 802536a:	0002      	movs	r2, r0
 802536c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 802536e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8025370:	f7dd fe42 	bl	8002ff8 <__aeabi_dsub>
 8025374:	3430      	adds	r4, #48	@ 0x30
 8025376:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8025378:	702c      	strb	r4, [r5, #0]
 802537a:	3501      	adds	r5, #1
 802537c:	0006      	movs	r6, r0
 802537e:	000f      	movs	r7, r1
 8025380:	42ab      	cmp	r3, r5
 8025382:	d12a      	bne.n	80253da <_dtoa_r+0x662>
 8025384:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8025386:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8025388:	9b08      	ldr	r3, [sp, #32]
 802538a:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 802538c:	469c      	mov	ip, r3
 802538e:	2200      	movs	r2, #0
 8025390:	4b42      	ldr	r3, [pc, #264]	@ (802549c <_dtoa_r+0x724>)
 8025392:	4464      	add	r4, ip
 8025394:	f7dc fb4a 	bl	8001a2c <__aeabi_dadd>
 8025398:	0002      	movs	r2, r0
 802539a:	000b      	movs	r3, r1
 802539c:	0030      	movs	r0, r6
 802539e:	0039      	movs	r1, r7
 80253a0:	f7db f878 	bl	8000494 <__aeabi_dcmpgt>
 80253a4:	2800      	cmp	r0, #0
 80253a6:	d000      	beq.n	80253aa <_dtoa_r+0x632>
 80253a8:	e07c      	b.n	80254a4 <_dtoa_r+0x72c>
 80253aa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80253ac:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80253ae:	2000      	movs	r0, #0
 80253b0:	493a      	ldr	r1, [pc, #232]	@ (802549c <_dtoa_r+0x724>)
 80253b2:	f7dd fe21 	bl	8002ff8 <__aeabi_dsub>
 80253b6:	0002      	movs	r2, r0
 80253b8:	000b      	movs	r3, r1
 80253ba:	0030      	movs	r0, r6
 80253bc:	0039      	movs	r1, r7
 80253be:	f7db f855 	bl	800046c <__aeabi_dcmplt>
 80253c2:	2800      	cmp	r0, #0
 80253c4:	d100      	bne.n	80253c8 <_dtoa_r+0x650>
 80253c6:	e710      	b.n	80251ea <_dtoa_r+0x472>
 80253c8:	0023      	movs	r3, r4
 80253ca:	3c01      	subs	r4, #1
 80253cc:	7822      	ldrb	r2, [r4, #0]
 80253ce:	2a30      	cmp	r2, #48	@ 0x30
 80253d0:	d0fa      	beq.n	80253c8 <_dtoa_r+0x650>
 80253d2:	001c      	movs	r4, r3
 80253d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80253d6:	9304      	str	r3, [sp, #16]
 80253d8:	e042      	b.n	8025460 <_dtoa_r+0x6e8>
 80253da:	2200      	movs	r2, #0
 80253dc:	4b2b      	ldr	r3, [pc, #172]	@ (802548c <_dtoa_r+0x714>)
 80253de:	f7dd fb25 	bl	8002a2c <__aeabi_dmul>
 80253e2:	900a      	str	r0, [sp, #40]	@ 0x28
 80253e4:	910b      	str	r1, [sp, #44]	@ 0x2c
 80253e6:	e7b8      	b.n	802535a <_dtoa_r+0x5e2>
 80253e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80253ea:	9d08      	ldr	r5, [sp, #32]
 80253ec:	3b01      	subs	r3, #1
 80253ee:	195b      	adds	r3, r3, r5
 80253f0:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80253f2:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80253f4:	930a      	str	r3, [sp, #40]	@ 0x28
 80253f6:	9a06      	ldr	r2, [sp, #24]
 80253f8:	9b07      	ldr	r3, [sp, #28]
 80253fa:	0030      	movs	r0, r6
 80253fc:	0039      	movs	r1, r7
 80253fe:	f7dc fedb 	bl	80021b8 <__aeabi_ddiv>
 8025402:	f7de fa25 	bl	8003850 <__aeabi_d2iz>
 8025406:	9009      	str	r0, [sp, #36]	@ 0x24
 8025408:	f7de fa5e 	bl	80038c8 <__aeabi_i2d>
 802540c:	9a06      	ldr	r2, [sp, #24]
 802540e:	9b07      	ldr	r3, [sp, #28]
 8025410:	f7dd fb0c 	bl	8002a2c <__aeabi_dmul>
 8025414:	0002      	movs	r2, r0
 8025416:	000b      	movs	r3, r1
 8025418:	0030      	movs	r0, r6
 802541a:	0039      	movs	r1, r7
 802541c:	f7dd fdec 	bl	8002ff8 <__aeabi_dsub>
 8025420:	002b      	movs	r3, r5
 8025422:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8025424:	3501      	adds	r5, #1
 8025426:	3230      	adds	r2, #48	@ 0x30
 8025428:	701a      	strb	r2, [r3, #0]
 802542a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 802542c:	002c      	movs	r4, r5
 802542e:	429a      	cmp	r2, r3
 8025430:	d14b      	bne.n	80254ca <_dtoa_r+0x752>
 8025432:	0002      	movs	r2, r0
 8025434:	000b      	movs	r3, r1
 8025436:	f7dc faf9 	bl	8001a2c <__aeabi_dadd>
 802543a:	9a06      	ldr	r2, [sp, #24]
 802543c:	9b07      	ldr	r3, [sp, #28]
 802543e:	0006      	movs	r6, r0
 8025440:	000f      	movs	r7, r1
 8025442:	f7db f827 	bl	8000494 <__aeabi_dcmpgt>
 8025446:	2800      	cmp	r0, #0
 8025448:	d12a      	bne.n	80254a0 <_dtoa_r+0x728>
 802544a:	9a06      	ldr	r2, [sp, #24]
 802544c:	9b07      	ldr	r3, [sp, #28]
 802544e:	0030      	movs	r0, r6
 8025450:	0039      	movs	r1, r7
 8025452:	f7db f805 	bl	8000460 <__aeabi_dcmpeq>
 8025456:	2800      	cmp	r0, #0
 8025458:	d002      	beq.n	8025460 <_dtoa_r+0x6e8>
 802545a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802545c:	07dd      	lsls	r5, r3, #31
 802545e:	d41f      	bmi.n	80254a0 <_dtoa_r+0x728>
 8025460:	9905      	ldr	r1, [sp, #20]
 8025462:	9803      	ldr	r0, [sp, #12]
 8025464:	f000 fbc2 	bl	8025bec <_Bfree>
 8025468:	2300      	movs	r3, #0
 802546a:	7023      	strb	r3, [r4, #0]
 802546c:	9b04      	ldr	r3, [sp, #16]
 802546e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8025470:	3301      	adds	r3, #1
 8025472:	6013      	str	r3, [r2, #0]
 8025474:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8025476:	2b00      	cmp	r3, #0
 8025478:	d100      	bne.n	802547c <_dtoa_r+0x704>
 802547a:	e4c7      	b.n	8024e0c <_dtoa_r+0x94>
 802547c:	601c      	str	r4, [r3, #0]
 802547e:	e4c5      	b.n	8024e0c <_dtoa_r+0x94>
 8025480:	0802b588 	.word	0x0802b588
 8025484:	0802b560 	.word	0x0802b560
 8025488:	3ff00000 	.word	0x3ff00000
 802548c:	40240000 	.word	0x40240000
 8025490:	401c0000 	.word	0x401c0000
 8025494:	fcc00000 	.word	0xfcc00000
 8025498:	40140000 	.word	0x40140000
 802549c:	3fe00000 	.word	0x3fe00000
 80254a0:	9b04      	ldr	r3, [sp, #16]
 80254a2:	930c      	str	r3, [sp, #48]	@ 0x30
 80254a4:	0023      	movs	r3, r4
 80254a6:	001c      	movs	r4, r3
 80254a8:	3b01      	subs	r3, #1
 80254aa:	781a      	ldrb	r2, [r3, #0]
 80254ac:	2a39      	cmp	r2, #57	@ 0x39
 80254ae:	d108      	bne.n	80254c2 <_dtoa_r+0x74a>
 80254b0:	9a08      	ldr	r2, [sp, #32]
 80254b2:	429a      	cmp	r2, r3
 80254b4:	d1f7      	bne.n	80254a6 <_dtoa_r+0x72e>
 80254b6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80254b8:	9908      	ldr	r1, [sp, #32]
 80254ba:	3201      	adds	r2, #1
 80254bc:	920c      	str	r2, [sp, #48]	@ 0x30
 80254be:	2230      	movs	r2, #48	@ 0x30
 80254c0:	700a      	strb	r2, [r1, #0]
 80254c2:	781a      	ldrb	r2, [r3, #0]
 80254c4:	3201      	adds	r2, #1
 80254c6:	701a      	strb	r2, [r3, #0]
 80254c8:	e784      	b.n	80253d4 <_dtoa_r+0x65c>
 80254ca:	2200      	movs	r2, #0
 80254cc:	4bc6      	ldr	r3, [pc, #792]	@ (80257e8 <_dtoa_r+0xa70>)
 80254ce:	f7dd faad 	bl	8002a2c <__aeabi_dmul>
 80254d2:	2200      	movs	r2, #0
 80254d4:	2300      	movs	r3, #0
 80254d6:	0006      	movs	r6, r0
 80254d8:	000f      	movs	r7, r1
 80254da:	f7da ffc1 	bl	8000460 <__aeabi_dcmpeq>
 80254de:	2800      	cmp	r0, #0
 80254e0:	d089      	beq.n	80253f6 <_dtoa_r+0x67e>
 80254e2:	e7bd      	b.n	8025460 <_dtoa_r+0x6e8>
 80254e4:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 80254e6:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 80254e8:	9c06      	ldr	r4, [sp, #24]
 80254ea:	2f00      	cmp	r7, #0
 80254ec:	d014      	beq.n	8025518 <_dtoa_r+0x7a0>
 80254ee:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80254f0:	2a01      	cmp	r2, #1
 80254f2:	dd00      	ble.n	80254f6 <_dtoa_r+0x77e>
 80254f4:	e0e4      	b.n	80256c0 <_dtoa_r+0x948>
 80254f6:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80254f8:	2a00      	cmp	r2, #0
 80254fa:	d100      	bne.n	80254fe <_dtoa_r+0x786>
 80254fc:	e0da      	b.n	80256b4 <_dtoa_r+0x93c>
 80254fe:	4abb      	ldr	r2, [pc, #748]	@ (80257ec <_dtoa_r+0xa74>)
 8025500:	189b      	adds	r3, r3, r2
 8025502:	9a06      	ldr	r2, [sp, #24]
 8025504:	2101      	movs	r1, #1
 8025506:	18d2      	adds	r2, r2, r3
 8025508:	9206      	str	r2, [sp, #24]
 802550a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 802550c:	9803      	ldr	r0, [sp, #12]
 802550e:	18d3      	adds	r3, r2, r3
 8025510:	930d      	str	r3, [sp, #52]	@ 0x34
 8025512:	f000 fc6f 	bl	8025df4 <__i2b>
 8025516:	0007      	movs	r7, r0
 8025518:	2c00      	cmp	r4, #0
 802551a:	d00e      	beq.n	802553a <_dtoa_r+0x7c2>
 802551c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 802551e:	2b00      	cmp	r3, #0
 8025520:	dd0b      	ble.n	802553a <_dtoa_r+0x7c2>
 8025522:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8025524:	0023      	movs	r3, r4
 8025526:	4294      	cmp	r4, r2
 8025528:	dd00      	ble.n	802552c <_dtoa_r+0x7b4>
 802552a:	0013      	movs	r3, r2
 802552c:	9a06      	ldr	r2, [sp, #24]
 802552e:	1ae4      	subs	r4, r4, r3
 8025530:	1ad2      	subs	r2, r2, r3
 8025532:	9206      	str	r2, [sp, #24]
 8025534:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8025536:	1ad3      	subs	r3, r2, r3
 8025538:	930d      	str	r3, [sp, #52]	@ 0x34
 802553a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802553c:	2b00      	cmp	r3, #0
 802553e:	d021      	beq.n	8025584 <_dtoa_r+0x80c>
 8025540:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8025542:	2b00      	cmp	r3, #0
 8025544:	d100      	bne.n	8025548 <_dtoa_r+0x7d0>
 8025546:	e0d3      	b.n	80256f0 <_dtoa_r+0x978>
 8025548:	9e05      	ldr	r6, [sp, #20]
 802554a:	2d00      	cmp	r5, #0
 802554c:	d014      	beq.n	8025578 <_dtoa_r+0x800>
 802554e:	0039      	movs	r1, r7
 8025550:	002a      	movs	r2, r5
 8025552:	9803      	ldr	r0, [sp, #12]
 8025554:	f000 fd10 	bl	8025f78 <__pow5mult>
 8025558:	9a05      	ldr	r2, [sp, #20]
 802555a:	0001      	movs	r1, r0
 802555c:	0007      	movs	r7, r0
 802555e:	9803      	ldr	r0, [sp, #12]
 8025560:	f000 fc60 	bl	8025e24 <__multiply>
 8025564:	0006      	movs	r6, r0
 8025566:	9905      	ldr	r1, [sp, #20]
 8025568:	9803      	ldr	r0, [sp, #12]
 802556a:	f000 fb3f 	bl	8025bec <_Bfree>
 802556e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8025570:	9605      	str	r6, [sp, #20]
 8025572:	1b5b      	subs	r3, r3, r5
 8025574:	930f      	str	r3, [sp, #60]	@ 0x3c
 8025576:	d005      	beq.n	8025584 <_dtoa_r+0x80c>
 8025578:	0031      	movs	r1, r6
 802557a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 802557c:	9803      	ldr	r0, [sp, #12]
 802557e:	f000 fcfb 	bl	8025f78 <__pow5mult>
 8025582:	9005      	str	r0, [sp, #20]
 8025584:	2101      	movs	r1, #1
 8025586:	9803      	ldr	r0, [sp, #12]
 8025588:	f000 fc34 	bl	8025df4 <__i2b>
 802558c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 802558e:	0006      	movs	r6, r0
 8025590:	2b00      	cmp	r3, #0
 8025592:	d100      	bne.n	8025596 <_dtoa_r+0x81e>
 8025594:	e1bc      	b.n	8025910 <_dtoa_r+0xb98>
 8025596:	001a      	movs	r2, r3
 8025598:	0001      	movs	r1, r0
 802559a:	9803      	ldr	r0, [sp, #12]
 802559c:	f000 fcec 	bl	8025f78 <__pow5mult>
 80255a0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80255a2:	0006      	movs	r6, r0
 80255a4:	2500      	movs	r5, #0
 80255a6:	2b01      	cmp	r3, #1
 80255a8:	dc16      	bgt.n	80255d8 <_dtoa_r+0x860>
 80255aa:	2500      	movs	r5, #0
 80255ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80255ae:	42ab      	cmp	r3, r5
 80255b0:	d10e      	bne.n	80255d0 <_dtoa_r+0x858>
 80255b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80255b4:	031b      	lsls	r3, r3, #12
 80255b6:	42ab      	cmp	r3, r5
 80255b8:	d10a      	bne.n	80255d0 <_dtoa_r+0x858>
 80255ba:	4b8d      	ldr	r3, [pc, #564]	@ (80257f0 <_dtoa_r+0xa78>)
 80255bc:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80255be:	4213      	tst	r3, r2
 80255c0:	d006      	beq.n	80255d0 <_dtoa_r+0x858>
 80255c2:	9b06      	ldr	r3, [sp, #24]
 80255c4:	3501      	adds	r5, #1
 80255c6:	3301      	adds	r3, #1
 80255c8:	9306      	str	r3, [sp, #24]
 80255ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80255cc:	3301      	adds	r3, #1
 80255ce:	930d      	str	r3, [sp, #52]	@ 0x34
 80255d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80255d2:	2001      	movs	r0, #1
 80255d4:	2b00      	cmp	r3, #0
 80255d6:	d008      	beq.n	80255ea <_dtoa_r+0x872>
 80255d8:	6933      	ldr	r3, [r6, #16]
 80255da:	3303      	adds	r3, #3
 80255dc:	009b      	lsls	r3, r3, #2
 80255de:	18f3      	adds	r3, r6, r3
 80255e0:	6858      	ldr	r0, [r3, #4]
 80255e2:	f000 fbb7 	bl	8025d54 <__hi0bits>
 80255e6:	2320      	movs	r3, #32
 80255e8:	1a18      	subs	r0, r3, r0
 80255ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80255ec:	1818      	adds	r0, r3, r0
 80255ee:	0002      	movs	r2, r0
 80255f0:	231f      	movs	r3, #31
 80255f2:	401a      	ands	r2, r3
 80255f4:	4218      	tst	r0, r3
 80255f6:	d100      	bne.n	80255fa <_dtoa_r+0x882>
 80255f8:	e081      	b.n	80256fe <_dtoa_r+0x986>
 80255fa:	3301      	adds	r3, #1
 80255fc:	1a9b      	subs	r3, r3, r2
 80255fe:	2b04      	cmp	r3, #4
 8025600:	dd79      	ble.n	80256f6 <_dtoa_r+0x97e>
 8025602:	231c      	movs	r3, #28
 8025604:	1a9b      	subs	r3, r3, r2
 8025606:	9a06      	ldr	r2, [sp, #24]
 8025608:	18e4      	adds	r4, r4, r3
 802560a:	18d2      	adds	r2, r2, r3
 802560c:	9206      	str	r2, [sp, #24]
 802560e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8025610:	18d3      	adds	r3, r2, r3
 8025612:	930d      	str	r3, [sp, #52]	@ 0x34
 8025614:	9b06      	ldr	r3, [sp, #24]
 8025616:	2b00      	cmp	r3, #0
 8025618:	dd05      	ble.n	8025626 <_dtoa_r+0x8ae>
 802561a:	001a      	movs	r2, r3
 802561c:	9905      	ldr	r1, [sp, #20]
 802561e:	9803      	ldr	r0, [sp, #12]
 8025620:	f000 fd06 	bl	8026030 <__lshift>
 8025624:	9005      	str	r0, [sp, #20]
 8025626:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8025628:	2b00      	cmp	r3, #0
 802562a:	dd05      	ble.n	8025638 <_dtoa_r+0x8c0>
 802562c:	0031      	movs	r1, r6
 802562e:	001a      	movs	r2, r3
 8025630:	9803      	ldr	r0, [sp, #12]
 8025632:	f000 fcfd 	bl	8026030 <__lshift>
 8025636:	0006      	movs	r6, r0
 8025638:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 802563a:	2b00      	cmp	r3, #0
 802563c:	d061      	beq.n	8025702 <_dtoa_r+0x98a>
 802563e:	0031      	movs	r1, r6
 8025640:	9805      	ldr	r0, [sp, #20]
 8025642:	f000 fd61 	bl	8026108 <__mcmp>
 8025646:	2800      	cmp	r0, #0
 8025648:	da5b      	bge.n	8025702 <_dtoa_r+0x98a>
 802564a:	9b04      	ldr	r3, [sp, #16]
 802564c:	220a      	movs	r2, #10
 802564e:	3b01      	subs	r3, #1
 8025650:	930c      	str	r3, [sp, #48]	@ 0x30
 8025652:	9905      	ldr	r1, [sp, #20]
 8025654:	2300      	movs	r3, #0
 8025656:	9803      	ldr	r0, [sp, #12]
 8025658:	f000 faec 	bl	8025c34 <__multadd>
 802565c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 802565e:	9005      	str	r0, [sp, #20]
 8025660:	2b00      	cmp	r3, #0
 8025662:	d100      	bne.n	8025666 <_dtoa_r+0x8ee>
 8025664:	e15b      	b.n	802591e <_dtoa_r+0xba6>
 8025666:	2300      	movs	r3, #0
 8025668:	0039      	movs	r1, r7
 802566a:	220a      	movs	r2, #10
 802566c:	9803      	ldr	r0, [sp, #12]
 802566e:	f000 fae1 	bl	8025c34 <__multadd>
 8025672:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8025674:	0007      	movs	r7, r0
 8025676:	2b00      	cmp	r3, #0
 8025678:	dc4d      	bgt.n	8025716 <_dtoa_r+0x99e>
 802567a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 802567c:	2b02      	cmp	r3, #2
 802567e:	dd46      	ble.n	802570e <_dtoa_r+0x996>
 8025680:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8025682:	2b00      	cmp	r3, #0
 8025684:	d000      	beq.n	8025688 <_dtoa_r+0x910>
 8025686:	e5db      	b.n	8025240 <_dtoa_r+0x4c8>
 8025688:	0031      	movs	r1, r6
 802568a:	2205      	movs	r2, #5
 802568c:	9803      	ldr	r0, [sp, #12]
 802568e:	f000 fad1 	bl	8025c34 <__multadd>
 8025692:	0006      	movs	r6, r0
 8025694:	0001      	movs	r1, r0
 8025696:	9805      	ldr	r0, [sp, #20]
 8025698:	f000 fd36 	bl	8026108 <__mcmp>
 802569c:	2800      	cmp	r0, #0
 802569e:	dc00      	bgt.n	80256a2 <_dtoa_r+0x92a>
 80256a0:	e5ce      	b.n	8025240 <_dtoa_r+0x4c8>
 80256a2:	9b08      	ldr	r3, [sp, #32]
 80256a4:	9a08      	ldr	r2, [sp, #32]
 80256a6:	1c5c      	adds	r4, r3, #1
 80256a8:	2331      	movs	r3, #49	@ 0x31
 80256aa:	7013      	strb	r3, [r2, #0]
 80256ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80256ae:	3301      	adds	r3, #1
 80256b0:	930c      	str	r3, [sp, #48]	@ 0x30
 80256b2:	e5c9      	b.n	8025248 <_dtoa_r+0x4d0>
 80256b4:	2336      	movs	r3, #54	@ 0x36
 80256b6:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80256b8:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 80256ba:	1a9b      	subs	r3, r3, r2
 80256bc:	9c06      	ldr	r4, [sp, #24]
 80256be:	e720      	b.n	8025502 <_dtoa_r+0x78a>
 80256c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80256c2:	1e5d      	subs	r5, r3, #1
 80256c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80256c6:	42ab      	cmp	r3, r5
 80256c8:	db08      	blt.n	80256dc <_dtoa_r+0x964>
 80256ca:	1b5d      	subs	r5, r3, r5
 80256cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80256ce:	2b00      	cmp	r3, #0
 80256d0:	daf4      	bge.n	80256bc <_dtoa_r+0x944>
 80256d2:	9b06      	ldr	r3, [sp, #24]
 80256d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80256d6:	1a9c      	subs	r4, r3, r2
 80256d8:	2300      	movs	r3, #0
 80256da:	e712      	b.n	8025502 <_dtoa_r+0x78a>
 80256dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80256de:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80256e0:	1aeb      	subs	r3, r5, r3
 80256e2:	18d3      	adds	r3, r2, r3
 80256e4:	9314      	str	r3, [sp, #80]	@ 0x50
 80256e6:	950f      	str	r5, [sp, #60]	@ 0x3c
 80256e8:	9c06      	ldr	r4, [sp, #24]
 80256ea:	2500      	movs	r5, #0
 80256ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80256ee:	e708      	b.n	8025502 <_dtoa_r+0x78a>
 80256f0:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80256f2:	9905      	ldr	r1, [sp, #20]
 80256f4:	e742      	b.n	802557c <_dtoa_r+0x804>
 80256f6:	2b04      	cmp	r3, #4
 80256f8:	d08c      	beq.n	8025614 <_dtoa_r+0x89c>
 80256fa:	331c      	adds	r3, #28
 80256fc:	e783      	b.n	8025606 <_dtoa_r+0x88e>
 80256fe:	0013      	movs	r3, r2
 8025700:	e7fb      	b.n	80256fa <_dtoa_r+0x982>
 8025702:	9b04      	ldr	r3, [sp, #16]
 8025704:	930c      	str	r3, [sp, #48]	@ 0x30
 8025706:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8025708:	930e      	str	r3, [sp, #56]	@ 0x38
 802570a:	2b00      	cmp	r3, #0
 802570c:	ddb5      	ble.n	802567a <_dtoa_r+0x902>
 802570e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8025710:	2b00      	cmp	r3, #0
 8025712:	d100      	bne.n	8025716 <_dtoa_r+0x99e>
 8025714:	e107      	b.n	8025926 <_dtoa_r+0xbae>
 8025716:	2c00      	cmp	r4, #0
 8025718:	dd05      	ble.n	8025726 <_dtoa_r+0x9ae>
 802571a:	0039      	movs	r1, r7
 802571c:	0022      	movs	r2, r4
 802571e:	9803      	ldr	r0, [sp, #12]
 8025720:	f000 fc86 	bl	8026030 <__lshift>
 8025724:	0007      	movs	r7, r0
 8025726:	9704      	str	r7, [sp, #16]
 8025728:	2d00      	cmp	r5, #0
 802572a:	d020      	beq.n	802576e <_dtoa_r+0x9f6>
 802572c:	6879      	ldr	r1, [r7, #4]
 802572e:	9803      	ldr	r0, [sp, #12]
 8025730:	f000 fa18 	bl	8025b64 <_Balloc>
 8025734:	1e04      	subs	r4, r0, #0
 8025736:	d10c      	bne.n	8025752 <_dtoa_r+0x9da>
 8025738:	0022      	movs	r2, r4
 802573a:	4b2e      	ldr	r3, [pc, #184]	@ (80257f4 <_dtoa_r+0xa7c>)
 802573c:	482e      	ldr	r0, [pc, #184]	@ (80257f8 <_dtoa_r+0xa80>)
 802573e:	492f      	ldr	r1, [pc, #188]	@ (80257fc <_dtoa_r+0xa84>)
 8025740:	f7ff fb2f 	bl	8024da2 <_dtoa_r+0x2a>
 8025744:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8025746:	0037      	movs	r7, r6
 8025748:	e7ab      	b.n	80256a2 <_dtoa_r+0x92a>
 802574a:	9b04      	ldr	r3, [sp, #16]
 802574c:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 802574e:	930c      	str	r3, [sp, #48]	@ 0x30
 8025750:	e7f9      	b.n	8025746 <_dtoa_r+0x9ce>
 8025752:	0039      	movs	r1, r7
 8025754:	693a      	ldr	r2, [r7, #16]
 8025756:	310c      	adds	r1, #12
 8025758:	3202      	adds	r2, #2
 802575a:	0092      	lsls	r2, r2, #2
 802575c:	300c      	adds	r0, #12
 802575e:	f7ff fa77 	bl	8024c50 <memcpy>
 8025762:	2201      	movs	r2, #1
 8025764:	0021      	movs	r1, r4
 8025766:	9803      	ldr	r0, [sp, #12]
 8025768:	f000 fc62 	bl	8026030 <__lshift>
 802576c:	9004      	str	r0, [sp, #16]
 802576e:	9b08      	ldr	r3, [sp, #32]
 8025770:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8025772:	9306      	str	r3, [sp, #24]
 8025774:	3b01      	subs	r3, #1
 8025776:	189b      	adds	r3, r3, r2
 8025778:	2201      	movs	r2, #1
 802577a:	930f      	str	r3, [sp, #60]	@ 0x3c
 802577c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802577e:	4013      	ands	r3, r2
 8025780:	930e      	str	r3, [sp, #56]	@ 0x38
 8025782:	0031      	movs	r1, r6
 8025784:	9805      	ldr	r0, [sp, #20]
 8025786:	f7ff fa71 	bl	8024c6c <quorem>
 802578a:	0039      	movs	r1, r7
 802578c:	0005      	movs	r5, r0
 802578e:	900a      	str	r0, [sp, #40]	@ 0x28
 8025790:	9805      	ldr	r0, [sp, #20]
 8025792:	f000 fcb9 	bl	8026108 <__mcmp>
 8025796:	9a04      	ldr	r2, [sp, #16]
 8025798:	900d      	str	r0, [sp, #52]	@ 0x34
 802579a:	0031      	movs	r1, r6
 802579c:	9803      	ldr	r0, [sp, #12]
 802579e:	f000 fccf 	bl	8026140 <__mdiff>
 80257a2:	2201      	movs	r2, #1
 80257a4:	68c3      	ldr	r3, [r0, #12]
 80257a6:	0004      	movs	r4, r0
 80257a8:	3530      	adds	r5, #48	@ 0x30
 80257aa:	9209      	str	r2, [sp, #36]	@ 0x24
 80257ac:	2b00      	cmp	r3, #0
 80257ae:	d104      	bne.n	80257ba <_dtoa_r+0xa42>
 80257b0:	0001      	movs	r1, r0
 80257b2:	9805      	ldr	r0, [sp, #20]
 80257b4:	f000 fca8 	bl	8026108 <__mcmp>
 80257b8:	9009      	str	r0, [sp, #36]	@ 0x24
 80257ba:	0021      	movs	r1, r4
 80257bc:	9803      	ldr	r0, [sp, #12]
 80257be:	f000 fa15 	bl	8025bec <_Bfree>
 80257c2:	9b06      	ldr	r3, [sp, #24]
 80257c4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80257c6:	1c5c      	adds	r4, r3, #1
 80257c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80257ca:	4313      	orrs	r3, r2
 80257cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80257ce:	4313      	orrs	r3, r2
 80257d0:	d116      	bne.n	8025800 <_dtoa_r+0xa88>
 80257d2:	2d39      	cmp	r5, #57	@ 0x39
 80257d4:	d02f      	beq.n	8025836 <_dtoa_r+0xabe>
 80257d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80257d8:	2b00      	cmp	r3, #0
 80257da:	dd01      	ble.n	80257e0 <_dtoa_r+0xa68>
 80257dc:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80257de:	3531      	adds	r5, #49	@ 0x31
 80257e0:	9b06      	ldr	r3, [sp, #24]
 80257e2:	701d      	strb	r5, [r3, #0]
 80257e4:	e532      	b.n	802524c <_dtoa_r+0x4d4>
 80257e6:	46c0      	nop			@ (mov r8, r8)
 80257e8:	40240000 	.word	0x40240000
 80257ec:	00000433 	.word	0x00000433
 80257f0:	7ff00000 	.word	0x7ff00000
 80257f4:	0802b418 	.word	0x0802b418
 80257f8:	0802b3c0 	.word	0x0802b3c0
 80257fc:	000002ef 	.word	0x000002ef
 8025800:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8025802:	2b00      	cmp	r3, #0
 8025804:	db04      	blt.n	8025810 <_dtoa_r+0xa98>
 8025806:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8025808:	4313      	orrs	r3, r2
 802580a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 802580c:	4313      	orrs	r3, r2
 802580e:	d11e      	bne.n	802584e <_dtoa_r+0xad6>
 8025810:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8025812:	2b00      	cmp	r3, #0
 8025814:	dde4      	ble.n	80257e0 <_dtoa_r+0xa68>
 8025816:	9905      	ldr	r1, [sp, #20]
 8025818:	2201      	movs	r2, #1
 802581a:	9803      	ldr	r0, [sp, #12]
 802581c:	f000 fc08 	bl	8026030 <__lshift>
 8025820:	0031      	movs	r1, r6
 8025822:	9005      	str	r0, [sp, #20]
 8025824:	f000 fc70 	bl	8026108 <__mcmp>
 8025828:	2800      	cmp	r0, #0
 802582a:	dc02      	bgt.n	8025832 <_dtoa_r+0xaba>
 802582c:	d1d8      	bne.n	80257e0 <_dtoa_r+0xa68>
 802582e:	07eb      	lsls	r3, r5, #31
 8025830:	d5d6      	bpl.n	80257e0 <_dtoa_r+0xa68>
 8025832:	2d39      	cmp	r5, #57	@ 0x39
 8025834:	d1d2      	bne.n	80257dc <_dtoa_r+0xa64>
 8025836:	2339      	movs	r3, #57	@ 0x39
 8025838:	9a06      	ldr	r2, [sp, #24]
 802583a:	7013      	strb	r3, [r2, #0]
 802583c:	0023      	movs	r3, r4
 802583e:	001c      	movs	r4, r3
 8025840:	3b01      	subs	r3, #1
 8025842:	781a      	ldrb	r2, [r3, #0]
 8025844:	2a39      	cmp	r2, #57	@ 0x39
 8025846:	d050      	beq.n	80258ea <_dtoa_r+0xb72>
 8025848:	3201      	adds	r2, #1
 802584a:	701a      	strb	r2, [r3, #0]
 802584c:	e4fe      	b.n	802524c <_dtoa_r+0x4d4>
 802584e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8025850:	2b00      	cmp	r3, #0
 8025852:	dd03      	ble.n	802585c <_dtoa_r+0xae4>
 8025854:	2d39      	cmp	r5, #57	@ 0x39
 8025856:	d0ee      	beq.n	8025836 <_dtoa_r+0xabe>
 8025858:	3501      	adds	r5, #1
 802585a:	e7c1      	b.n	80257e0 <_dtoa_r+0xa68>
 802585c:	9b06      	ldr	r3, [sp, #24]
 802585e:	9a06      	ldr	r2, [sp, #24]
 8025860:	701d      	strb	r5, [r3, #0]
 8025862:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8025864:	4293      	cmp	r3, r2
 8025866:	d02b      	beq.n	80258c0 <_dtoa_r+0xb48>
 8025868:	2300      	movs	r3, #0
 802586a:	220a      	movs	r2, #10
 802586c:	9905      	ldr	r1, [sp, #20]
 802586e:	9803      	ldr	r0, [sp, #12]
 8025870:	f000 f9e0 	bl	8025c34 <__multadd>
 8025874:	9b04      	ldr	r3, [sp, #16]
 8025876:	9005      	str	r0, [sp, #20]
 8025878:	429f      	cmp	r7, r3
 802587a:	d109      	bne.n	8025890 <_dtoa_r+0xb18>
 802587c:	0039      	movs	r1, r7
 802587e:	2300      	movs	r3, #0
 8025880:	220a      	movs	r2, #10
 8025882:	9803      	ldr	r0, [sp, #12]
 8025884:	f000 f9d6 	bl	8025c34 <__multadd>
 8025888:	0007      	movs	r7, r0
 802588a:	9004      	str	r0, [sp, #16]
 802588c:	9406      	str	r4, [sp, #24]
 802588e:	e778      	b.n	8025782 <_dtoa_r+0xa0a>
 8025890:	0039      	movs	r1, r7
 8025892:	2300      	movs	r3, #0
 8025894:	220a      	movs	r2, #10
 8025896:	9803      	ldr	r0, [sp, #12]
 8025898:	f000 f9cc 	bl	8025c34 <__multadd>
 802589c:	2300      	movs	r3, #0
 802589e:	0007      	movs	r7, r0
 80258a0:	220a      	movs	r2, #10
 80258a2:	9904      	ldr	r1, [sp, #16]
 80258a4:	9803      	ldr	r0, [sp, #12]
 80258a6:	f000 f9c5 	bl	8025c34 <__multadd>
 80258aa:	9004      	str	r0, [sp, #16]
 80258ac:	e7ee      	b.n	802588c <_dtoa_r+0xb14>
 80258ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80258b0:	2401      	movs	r4, #1
 80258b2:	2b00      	cmp	r3, #0
 80258b4:	dd00      	ble.n	80258b8 <_dtoa_r+0xb40>
 80258b6:	001c      	movs	r4, r3
 80258b8:	9704      	str	r7, [sp, #16]
 80258ba:	2700      	movs	r7, #0
 80258bc:	9b08      	ldr	r3, [sp, #32]
 80258be:	191c      	adds	r4, r3, r4
 80258c0:	9905      	ldr	r1, [sp, #20]
 80258c2:	2201      	movs	r2, #1
 80258c4:	9803      	ldr	r0, [sp, #12]
 80258c6:	f000 fbb3 	bl	8026030 <__lshift>
 80258ca:	0031      	movs	r1, r6
 80258cc:	9005      	str	r0, [sp, #20]
 80258ce:	f000 fc1b 	bl	8026108 <__mcmp>
 80258d2:	2800      	cmp	r0, #0
 80258d4:	dcb2      	bgt.n	802583c <_dtoa_r+0xac4>
 80258d6:	d101      	bne.n	80258dc <_dtoa_r+0xb64>
 80258d8:	07ed      	lsls	r5, r5, #31
 80258da:	d4af      	bmi.n	802583c <_dtoa_r+0xac4>
 80258dc:	0023      	movs	r3, r4
 80258de:	001c      	movs	r4, r3
 80258e0:	3b01      	subs	r3, #1
 80258e2:	781a      	ldrb	r2, [r3, #0]
 80258e4:	2a30      	cmp	r2, #48	@ 0x30
 80258e6:	d0fa      	beq.n	80258de <_dtoa_r+0xb66>
 80258e8:	e4b0      	b.n	802524c <_dtoa_r+0x4d4>
 80258ea:	9a08      	ldr	r2, [sp, #32]
 80258ec:	429a      	cmp	r2, r3
 80258ee:	d1a6      	bne.n	802583e <_dtoa_r+0xac6>
 80258f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80258f2:	3301      	adds	r3, #1
 80258f4:	930c      	str	r3, [sp, #48]	@ 0x30
 80258f6:	2331      	movs	r3, #49	@ 0x31
 80258f8:	7013      	strb	r3, [r2, #0]
 80258fa:	e4a7      	b.n	802524c <_dtoa_r+0x4d4>
 80258fc:	4b14      	ldr	r3, [pc, #80]	@ (8025950 <_dtoa_r+0xbd8>)
 80258fe:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8025900:	9308      	str	r3, [sp, #32]
 8025902:	4b14      	ldr	r3, [pc, #80]	@ (8025954 <_dtoa_r+0xbdc>)
 8025904:	2a00      	cmp	r2, #0
 8025906:	d001      	beq.n	802590c <_dtoa_r+0xb94>
 8025908:	f7ff fa7e 	bl	8024e08 <_dtoa_r+0x90>
 802590c:	f7ff fa7e 	bl	8024e0c <_dtoa_r+0x94>
 8025910:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8025912:	2b01      	cmp	r3, #1
 8025914:	dc00      	bgt.n	8025918 <_dtoa_r+0xba0>
 8025916:	e648      	b.n	80255aa <_dtoa_r+0x832>
 8025918:	2001      	movs	r0, #1
 802591a:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 802591c:	e665      	b.n	80255ea <_dtoa_r+0x872>
 802591e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8025920:	2b00      	cmp	r3, #0
 8025922:	dc00      	bgt.n	8025926 <_dtoa_r+0xbae>
 8025924:	e6a9      	b.n	802567a <_dtoa_r+0x902>
 8025926:	2400      	movs	r4, #0
 8025928:	0031      	movs	r1, r6
 802592a:	9805      	ldr	r0, [sp, #20]
 802592c:	f7ff f99e 	bl	8024c6c <quorem>
 8025930:	9b08      	ldr	r3, [sp, #32]
 8025932:	3030      	adds	r0, #48	@ 0x30
 8025934:	5518      	strb	r0, [r3, r4]
 8025936:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8025938:	3401      	adds	r4, #1
 802593a:	0005      	movs	r5, r0
 802593c:	42a3      	cmp	r3, r4
 802593e:	ddb6      	ble.n	80258ae <_dtoa_r+0xb36>
 8025940:	2300      	movs	r3, #0
 8025942:	220a      	movs	r2, #10
 8025944:	9905      	ldr	r1, [sp, #20]
 8025946:	9803      	ldr	r0, [sp, #12]
 8025948:	f000 f974 	bl	8025c34 <__multadd>
 802594c:	9005      	str	r0, [sp, #20]
 802594e:	e7eb      	b.n	8025928 <_dtoa_r+0xbb0>
 8025950:	0802b39c 	.word	0x0802b39c
 8025954:	0802b3a4 	.word	0x0802b3a4

08025958 <_free_r>:
 8025958:	b570      	push	{r4, r5, r6, lr}
 802595a:	0005      	movs	r5, r0
 802595c:	1e0c      	subs	r4, r1, #0
 802595e:	d010      	beq.n	8025982 <_free_r+0x2a>
 8025960:	3c04      	subs	r4, #4
 8025962:	6823      	ldr	r3, [r4, #0]
 8025964:	2b00      	cmp	r3, #0
 8025966:	da00      	bge.n	802596a <_free_r+0x12>
 8025968:	18e4      	adds	r4, r4, r3
 802596a:	0028      	movs	r0, r5
 802596c:	f000 f8ea 	bl	8025b44 <__malloc_lock>
 8025970:	4a1d      	ldr	r2, [pc, #116]	@ (80259e8 <_free_r+0x90>)
 8025972:	6813      	ldr	r3, [r2, #0]
 8025974:	2b00      	cmp	r3, #0
 8025976:	d105      	bne.n	8025984 <_free_r+0x2c>
 8025978:	6063      	str	r3, [r4, #4]
 802597a:	6014      	str	r4, [r2, #0]
 802597c:	0028      	movs	r0, r5
 802597e:	f000 f8e9 	bl	8025b54 <__malloc_unlock>
 8025982:	bd70      	pop	{r4, r5, r6, pc}
 8025984:	42a3      	cmp	r3, r4
 8025986:	d908      	bls.n	802599a <_free_r+0x42>
 8025988:	6820      	ldr	r0, [r4, #0]
 802598a:	1821      	adds	r1, r4, r0
 802598c:	428b      	cmp	r3, r1
 802598e:	d1f3      	bne.n	8025978 <_free_r+0x20>
 8025990:	6819      	ldr	r1, [r3, #0]
 8025992:	685b      	ldr	r3, [r3, #4]
 8025994:	1809      	adds	r1, r1, r0
 8025996:	6021      	str	r1, [r4, #0]
 8025998:	e7ee      	b.n	8025978 <_free_r+0x20>
 802599a:	001a      	movs	r2, r3
 802599c:	685b      	ldr	r3, [r3, #4]
 802599e:	2b00      	cmp	r3, #0
 80259a0:	d001      	beq.n	80259a6 <_free_r+0x4e>
 80259a2:	42a3      	cmp	r3, r4
 80259a4:	d9f9      	bls.n	802599a <_free_r+0x42>
 80259a6:	6811      	ldr	r1, [r2, #0]
 80259a8:	1850      	adds	r0, r2, r1
 80259aa:	42a0      	cmp	r0, r4
 80259ac:	d10b      	bne.n	80259c6 <_free_r+0x6e>
 80259ae:	6820      	ldr	r0, [r4, #0]
 80259b0:	1809      	adds	r1, r1, r0
 80259b2:	1850      	adds	r0, r2, r1
 80259b4:	6011      	str	r1, [r2, #0]
 80259b6:	4283      	cmp	r3, r0
 80259b8:	d1e0      	bne.n	802597c <_free_r+0x24>
 80259ba:	6818      	ldr	r0, [r3, #0]
 80259bc:	685b      	ldr	r3, [r3, #4]
 80259be:	1841      	adds	r1, r0, r1
 80259c0:	6011      	str	r1, [r2, #0]
 80259c2:	6053      	str	r3, [r2, #4]
 80259c4:	e7da      	b.n	802597c <_free_r+0x24>
 80259c6:	42a0      	cmp	r0, r4
 80259c8:	d902      	bls.n	80259d0 <_free_r+0x78>
 80259ca:	230c      	movs	r3, #12
 80259cc:	602b      	str	r3, [r5, #0]
 80259ce:	e7d5      	b.n	802597c <_free_r+0x24>
 80259d0:	6820      	ldr	r0, [r4, #0]
 80259d2:	1821      	adds	r1, r4, r0
 80259d4:	428b      	cmp	r3, r1
 80259d6:	d103      	bne.n	80259e0 <_free_r+0x88>
 80259d8:	6819      	ldr	r1, [r3, #0]
 80259da:	685b      	ldr	r3, [r3, #4]
 80259dc:	1809      	adds	r1, r1, r0
 80259de:	6021      	str	r1, [r4, #0]
 80259e0:	6063      	str	r3, [r4, #4]
 80259e2:	6054      	str	r4, [r2, #4]
 80259e4:	e7ca      	b.n	802597c <_free_r+0x24>
 80259e6:	46c0      	nop			@ (mov r8, r8)
 80259e8:	200069e0 	.word	0x200069e0

080259ec <malloc>:
 80259ec:	b510      	push	{r4, lr}
 80259ee:	4b03      	ldr	r3, [pc, #12]	@ (80259fc <malloc+0x10>)
 80259f0:	0001      	movs	r1, r0
 80259f2:	6818      	ldr	r0, [r3, #0]
 80259f4:	f000 f826 	bl	8025a44 <_malloc_r>
 80259f8:	bd10      	pop	{r4, pc}
 80259fa:	46c0      	nop			@ (mov r8, r8)
 80259fc:	20000090 	.word	0x20000090

08025a00 <sbrk_aligned>:
 8025a00:	b570      	push	{r4, r5, r6, lr}
 8025a02:	4e0f      	ldr	r6, [pc, #60]	@ (8025a40 <sbrk_aligned+0x40>)
 8025a04:	000d      	movs	r5, r1
 8025a06:	6831      	ldr	r1, [r6, #0]
 8025a08:	0004      	movs	r4, r0
 8025a0a:	2900      	cmp	r1, #0
 8025a0c:	d102      	bne.n	8025a14 <sbrk_aligned+0x14>
 8025a0e:	f002 fbb3 	bl	8028178 <_sbrk_r>
 8025a12:	6030      	str	r0, [r6, #0]
 8025a14:	0029      	movs	r1, r5
 8025a16:	0020      	movs	r0, r4
 8025a18:	f002 fbae 	bl	8028178 <_sbrk_r>
 8025a1c:	1c43      	adds	r3, r0, #1
 8025a1e:	d103      	bne.n	8025a28 <sbrk_aligned+0x28>
 8025a20:	2501      	movs	r5, #1
 8025a22:	426d      	negs	r5, r5
 8025a24:	0028      	movs	r0, r5
 8025a26:	bd70      	pop	{r4, r5, r6, pc}
 8025a28:	2303      	movs	r3, #3
 8025a2a:	1cc5      	adds	r5, r0, #3
 8025a2c:	439d      	bics	r5, r3
 8025a2e:	42a8      	cmp	r0, r5
 8025a30:	d0f8      	beq.n	8025a24 <sbrk_aligned+0x24>
 8025a32:	1a29      	subs	r1, r5, r0
 8025a34:	0020      	movs	r0, r4
 8025a36:	f002 fb9f 	bl	8028178 <_sbrk_r>
 8025a3a:	3001      	adds	r0, #1
 8025a3c:	d1f2      	bne.n	8025a24 <sbrk_aligned+0x24>
 8025a3e:	e7ef      	b.n	8025a20 <sbrk_aligned+0x20>
 8025a40:	200069dc 	.word	0x200069dc

08025a44 <_malloc_r>:
 8025a44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8025a46:	2203      	movs	r2, #3
 8025a48:	1ccb      	adds	r3, r1, #3
 8025a4a:	4393      	bics	r3, r2
 8025a4c:	3308      	adds	r3, #8
 8025a4e:	0005      	movs	r5, r0
 8025a50:	001f      	movs	r7, r3
 8025a52:	2b0c      	cmp	r3, #12
 8025a54:	d234      	bcs.n	8025ac0 <_malloc_r+0x7c>
 8025a56:	270c      	movs	r7, #12
 8025a58:	42b9      	cmp	r1, r7
 8025a5a:	d833      	bhi.n	8025ac4 <_malloc_r+0x80>
 8025a5c:	0028      	movs	r0, r5
 8025a5e:	f000 f871 	bl	8025b44 <__malloc_lock>
 8025a62:	4e37      	ldr	r6, [pc, #220]	@ (8025b40 <_malloc_r+0xfc>)
 8025a64:	6833      	ldr	r3, [r6, #0]
 8025a66:	001c      	movs	r4, r3
 8025a68:	2c00      	cmp	r4, #0
 8025a6a:	d12f      	bne.n	8025acc <_malloc_r+0x88>
 8025a6c:	0039      	movs	r1, r7
 8025a6e:	0028      	movs	r0, r5
 8025a70:	f7ff ffc6 	bl	8025a00 <sbrk_aligned>
 8025a74:	0004      	movs	r4, r0
 8025a76:	1c43      	adds	r3, r0, #1
 8025a78:	d15f      	bne.n	8025b3a <_malloc_r+0xf6>
 8025a7a:	6834      	ldr	r4, [r6, #0]
 8025a7c:	9400      	str	r4, [sp, #0]
 8025a7e:	9b00      	ldr	r3, [sp, #0]
 8025a80:	2b00      	cmp	r3, #0
 8025a82:	d14a      	bne.n	8025b1a <_malloc_r+0xd6>
 8025a84:	2c00      	cmp	r4, #0
 8025a86:	d052      	beq.n	8025b2e <_malloc_r+0xea>
 8025a88:	6823      	ldr	r3, [r4, #0]
 8025a8a:	0028      	movs	r0, r5
 8025a8c:	18e3      	adds	r3, r4, r3
 8025a8e:	9900      	ldr	r1, [sp, #0]
 8025a90:	9301      	str	r3, [sp, #4]
 8025a92:	f002 fb71 	bl	8028178 <_sbrk_r>
 8025a96:	9b01      	ldr	r3, [sp, #4]
 8025a98:	4283      	cmp	r3, r0
 8025a9a:	d148      	bne.n	8025b2e <_malloc_r+0xea>
 8025a9c:	6823      	ldr	r3, [r4, #0]
 8025a9e:	0028      	movs	r0, r5
 8025aa0:	1aff      	subs	r7, r7, r3
 8025aa2:	0039      	movs	r1, r7
 8025aa4:	f7ff ffac 	bl	8025a00 <sbrk_aligned>
 8025aa8:	3001      	adds	r0, #1
 8025aaa:	d040      	beq.n	8025b2e <_malloc_r+0xea>
 8025aac:	6823      	ldr	r3, [r4, #0]
 8025aae:	19db      	adds	r3, r3, r7
 8025ab0:	6023      	str	r3, [r4, #0]
 8025ab2:	6833      	ldr	r3, [r6, #0]
 8025ab4:	685a      	ldr	r2, [r3, #4]
 8025ab6:	2a00      	cmp	r2, #0
 8025ab8:	d133      	bne.n	8025b22 <_malloc_r+0xde>
 8025aba:	9b00      	ldr	r3, [sp, #0]
 8025abc:	6033      	str	r3, [r6, #0]
 8025abe:	e019      	b.n	8025af4 <_malloc_r+0xb0>
 8025ac0:	2b00      	cmp	r3, #0
 8025ac2:	dac9      	bge.n	8025a58 <_malloc_r+0x14>
 8025ac4:	230c      	movs	r3, #12
 8025ac6:	602b      	str	r3, [r5, #0]
 8025ac8:	2000      	movs	r0, #0
 8025aca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8025acc:	6821      	ldr	r1, [r4, #0]
 8025ace:	1bc9      	subs	r1, r1, r7
 8025ad0:	d420      	bmi.n	8025b14 <_malloc_r+0xd0>
 8025ad2:	290b      	cmp	r1, #11
 8025ad4:	d90a      	bls.n	8025aec <_malloc_r+0xa8>
 8025ad6:	19e2      	adds	r2, r4, r7
 8025ad8:	6027      	str	r7, [r4, #0]
 8025ada:	42a3      	cmp	r3, r4
 8025adc:	d104      	bne.n	8025ae8 <_malloc_r+0xa4>
 8025ade:	6032      	str	r2, [r6, #0]
 8025ae0:	6863      	ldr	r3, [r4, #4]
 8025ae2:	6011      	str	r1, [r2, #0]
 8025ae4:	6053      	str	r3, [r2, #4]
 8025ae6:	e005      	b.n	8025af4 <_malloc_r+0xb0>
 8025ae8:	605a      	str	r2, [r3, #4]
 8025aea:	e7f9      	b.n	8025ae0 <_malloc_r+0x9c>
 8025aec:	6862      	ldr	r2, [r4, #4]
 8025aee:	42a3      	cmp	r3, r4
 8025af0:	d10e      	bne.n	8025b10 <_malloc_r+0xcc>
 8025af2:	6032      	str	r2, [r6, #0]
 8025af4:	0028      	movs	r0, r5
 8025af6:	f000 f82d 	bl	8025b54 <__malloc_unlock>
 8025afa:	0020      	movs	r0, r4
 8025afc:	2207      	movs	r2, #7
 8025afe:	300b      	adds	r0, #11
 8025b00:	1d23      	adds	r3, r4, #4
 8025b02:	4390      	bics	r0, r2
 8025b04:	1ac2      	subs	r2, r0, r3
 8025b06:	4298      	cmp	r0, r3
 8025b08:	d0df      	beq.n	8025aca <_malloc_r+0x86>
 8025b0a:	1a1b      	subs	r3, r3, r0
 8025b0c:	50a3      	str	r3, [r4, r2]
 8025b0e:	e7dc      	b.n	8025aca <_malloc_r+0x86>
 8025b10:	605a      	str	r2, [r3, #4]
 8025b12:	e7ef      	b.n	8025af4 <_malloc_r+0xb0>
 8025b14:	0023      	movs	r3, r4
 8025b16:	6864      	ldr	r4, [r4, #4]
 8025b18:	e7a6      	b.n	8025a68 <_malloc_r+0x24>
 8025b1a:	9c00      	ldr	r4, [sp, #0]
 8025b1c:	6863      	ldr	r3, [r4, #4]
 8025b1e:	9300      	str	r3, [sp, #0]
 8025b20:	e7ad      	b.n	8025a7e <_malloc_r+0x3a>
 8025b22:	001a      	movs	r2, r3
 8025b24:	685b      	ldr	r3, [r3, #4]
 8025b26:	42a3      	cmp	r3, r4
 8025b28:	d1fb      	bne.n	8025b22 <_malloc_r+0xde>
 8025b2a:	2300      	movs	r3, #0
 8025b2c:	e7da      	b.n	8025ae4 <_malloc_r+0xa0>
 8025b2e:	230c      	movs	r3, #12
 8025b30:	0028      	movs	r0, r5
 8025b32:	602b      	str	r3, [r5, #0]
 8025b34:	f000 f80e 	bl	8025b54 <__malloc_unlock>
 8025b38:	e7c6      	b.n	8025ac8 <_malloc_r+0x84>
 8025b3a:	6007      	str	r7, [r0, #0]
 8025b3c:	e7da      	b.n	8025af4 <_malloc_r+0xb0>
 8025b3e:	46c0      	nop			@ (mov r8, r8)
 8025b40:	200069e0 	.word	0x200069e0

08025b44 <__malloc_lock>:
 8025b44:	b510      	push	{r4, lr}
 8025b46:	4802      	ldr	r0, [pc, #8]	@ (8025b50 <__malloc_lock+0xc>)
 8025b48:	f7ff f875 	bl	8024c36 <__retarget_lock_acquire_recursive>
 8025b4c:	bd10      	pop	{r4, pc}
 8025b4e:	46c0      	nop			@ (mov r8, r8)
 8025b50:	200069d8 	.word	0x200069d8

08025b54 <__malloc_unlock>:
 8025b54:	b510      	push	{r4, lr}
 8025b56:	4802      	ldr	r0, [pc, #8]	@ (8025b60 <__malloc_unlock+0xc>)
 8025b58:	f7ff f86e 	bl	8024c38 <__retarget_lock_release_recursive>
 8025b5c:	bd10      	pop	{r4, pc}
 8025b5e:	46c0      	nop			@ (mov r8, r8)
 8025b60:	200069d8 	.word	0x200069d8

08025b64 <_Balloc>:
 8025b64:	b570      	push	{r4, r5, r6, lr}
 8025b66:	69c5      	ldr	r5, [r0, #28]
 8025b68:	0006      	movs	r6, r0
 8025b6a:	000c      	movs	r4, r1
 8025b6c:	2d00      	cmp	r5, #0
 8025b6e:	d10e      	bne.n	8025b8e <_Balloc+0x2a>
 8025b70:	2010      	movs	r0, #16
 8025b72:	f7ff ff3b 	bl	80259ec <malloc>
 8025b76:	1e02      	subs	r2, r0, #0
 8025b78:	61f0      	str	r0, [r6, #28]
 8025b7a:	d104      	bne.n	8025b86 <_Balloc+0x22>
 8025b7c:	216b      	movs	r1, #107	@ 0x6b
 8025b7e:	4b19      	ldr	r3, [pc, #100]	@ (8025be4 <_Balloc+0x80>)
 8025b80:	4819      	ldr	r0, [pc, #100]	@ (8025be8 <_Balloc+0x84>)
 8025b82:	f002 fb11 	bl	80281a8 <__assert_func>
 8025b86:	6045      	str	r5, [r0, #4]
 8025b88:	6085      	str	r5, [r0, #8]
 8025b8a:	6005      	str	r5, [r0, #0]
 8025b8c:	60c5      	str	r5, [r0, #12]
 8025b8e:	69f5      	ldr	r5, [r6, #28]
 8025b90:	68eb      	ldr	r3, [r5, #12]
 8025b92:	2b00      	cmp	r3, #0
 8025b94:	d013      	beq.n	8025bbe <_Balloc+0x5a>
 8025b96:	69f3      	ldr	r3, [r6, #28]
 8025b98:	00a2      	lsls	r2, r4, #2
 8025b9a:	68db      	ldr	r3, [r3, #12]
 8025b9c:	189b      	adds	r3, r3, r2
 8025b9e:	6818      	ldr	r0, [r3, #0]
 8025ba0:	2800      	cmp	r0, #0
 8025ba2:	d118      	bne.n	8025bd6 <_Balloc+0x72>
 8025ba4:	2101      	movs	r1, #1
 8025ba6:	000d      	movs	r5, r1
 8025ba8:	40a5      	lsls	r5, r4
 8025baa:	1d6a      	adds	r2, r5, #5
 8025bac:	0030      	movs	r0, r6
 8025bae:	0092      	lsls	r2, r2, #2
 8025bb0:	f002 fb18 	bl	80281e4 <_calloc_r>
 8025bb4:	2800      	cmp	r0, #0
 8025bb6:	d00c      	beq.n	8025bd2 <_Balloc+0x6e>
 8025bb8:	6044      	str	r4, [r0, #4]
 8025bba:	6085      	str	r5, [r0, #8]
 8025bbc:	e00d      	b.n	8025bda <_Balloc+0x76>
 8025bbe:	2221      	movs	r2, #33	@ 0x21
 8025bc0:	2104      	movs	r1, #4
 8025bc2:	0030      	movs	r0, r6
 8025bc4:	f002 fb0e 	bl	80281e4 <_calloc_r>
 8025bc8:	69f3      	ldr	r3, [r6, #28]
 8025bca:	60e8      	str	r0, [r5, #12]
 8025bcc:	68db      	ldr	r3, [r3, #12]
 8025bce:	2b00      	cmp	r3, #0
 8025bd0:	d1e1      	bne.n	8025b96 <_Balloc+0x32>
 8025bd2:	2000      	movs	r0, #0
 8025bd4:	bd70      	pop	{r4, r5, r6, pc}
 8025bd6:	6802      	ldr	r2, [r0, #0]
 8025bd8:	601a      	str	r2, [r3, #0]
 8025bda:	2300      	movs	r3, #0
 8025bdc:	6103      	str	r3, [r0, #16]
 8025bde:	60c3      	str	r3, [r0, #12]
 8025be0:	e7f8      	b.n	8025bd4 <_Balloc+0x70>
 8025be2:	46c0      	nop			@ (mov r8, r8)
 8025be4:	0802b3a9 	.word	0x0802b3a9
 8025be8:	0802b429 	.word	0x0802b429

08025bec <_Bfree>:
 8025bec:	b570      	push	{r4, r5, r6, lr}
 8025bee:	69c6      	ldr	r6, [r0, #28]
 8025bf0:	0005      	movs	r5, r0
 8025bf2:	000c      	movs	r4, r1
 8025bf4:	2e00      	cmp	r6, #0
 8025bf6:	d10e      	bne.n	8025c16 <_Bfree+0x2a>
 8025bf8:	2010      	movs	r0, #16
 8025bfa:	f7ff fef7 	bl	80259ec <malloc>
 8025bfe:	1e02      	subs	r2, r0, #0
 8025c00:	61e8      	str	r0, [r5, #28]
 8025c02:	d104      	bne.n	8025c0e <_Bfree+0x22>
 8025c04:	218f      	movs	r1, #143	@ 0x8f
 8025c06:	4b09      	ldr	r3, [pc, #36]	@ (8025c2c <_Bfree+0x40>)
 8025c08:	4809      	ldr	r0, [pc, #36]	@ (8025c30 <_Bfree+0x44>)
 8025c0a:	f002 facd 	bl	80281a8 <__assert_func>
 8025c0e:	6046      	str	r6, [r0, #4]
 8025c10:	6086      	str	r6, [r0, #8]
 8025c12:	6006      	str	r6, [r0, #0]
 8025c14:	60c6      	str	r6, [r0, #12]
 8025c16:	2c00      	cmp	r4, #0
 8025c18:	d007      	beq.n	8025c2a <_Bfree+0x3e>
 8025c1a:	69eb      	ldr	r3, [r5, #28]
 8025c1c:	6862      	ldr	r2, [r4, #4]
 8025c1e:	68db      	ldr	r3, [r3, #12]
 8025c20:	0092      	lsls	r2, r2, #2
 8025c22:	189b      	adds	r3, r3, r2
 8025c24:	681a      	ldr	r2, [r3, #0]
 8025c26:	6022      	str	r2, [r4, #0]
 8025c28:	601c      	str	r4, [r3, #0]
 8025c2a:	bd70      	pop	{r4, r5, r6, pc}
 8025c2c:	0802b3a9 	.word	0x0802b3a9
 8025c30:	0802b429 	.word	0x0802b429

08025c34 <__multadd>:
 8025c34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8025c36:	000f      	movs	r7, r1
 8025c38:	9001      	str	r0, [sp, #4]
 8025c3a:	000c      	movs	r4, r1
 8025c3c:	001e      	movs	r6, r3
 8025c3e:	2000      	movs	r0, #0
 8025c40:	690d      	ldr	r5, [r1, #16]
 8025c42:	3714      	adds	r7, #20
 8025c44:	683b      	ldr	r3, [r7, #0]
 8025c46:	3001      	adds	r0, #1
 8025c48:	b299      	uxth	r1, r3
 8025c4a:	4351      	muls	r1, r2
 8025c4c:	0c1b      	lsrs	r3, r3, #16
 8025c4e:	4353      	muls	r3, r2
 8025c50:	1989      	adds	r1, r1, r6
 8025c52:	0c0e      	lsrs	r6, r1, #16
 8025c54:	199b      	adds	r3, r3, r6
 8025c56:	0c1e      	lsrs	r6, r3, #16
 8025c58:	b289      	uxth	r1, r1
 8025c5a:	041b      	lsls	r3, r3, #16
 8025c5c:	185b      	adds	r3, r3, r1
 8025c5e:	c708      	stmia	r7!, {r3}
 8025c60:	4285      	cmp	r5, r0
 8025c62:	dcef      	bgt.n	8025c44 <__multadd+0x10>
 8025c64:	2e00      	cmp	r6, #0
 8025c66:	d022      	beq.n	8025cae <__multadd+0x7a>
 8025c68:	68a3      	ldr	r3, [r4, #8]
 8025c6a:	42ab      	cmp	r3, r5
 8025c6c:	dc19      	bgt.n	8025ca2 <__multadd+0x6e>
 8025c6e:	6861      	ldr	r1, [r4, #4]
 8025c70:	9801      	ldr	r0, [sp, #4]
 8025c72:	3101      	adds	r1, #1
 8025c74:	f7ff ff76 	bl	8025b64 <_Balloc>
 8025c78:	1e07      	subs	r7, r0, #0
 8025c7a:	d105      	bne.n	8025c88 <__multadd+0x54>
 8025c7c:	003a      	movs	r2, r7
 8025c7e:	21ba      	movs	r1, #186	@ 0xba
 8025c80:	4b0c      	ldr	r3, [pc, #48]	@ (8025cb4 <__multadd+0x80>)
 8025c82:	480d      	ldr	r0, [pc, #52]	@ (8025cb8 <__multadd+0x84>)
 8025c84:	f002 fa90 	bl	80281a8 <__assert_func>
 8025c88:	0021      	movs	r1, r4
 8025c8a:	6922      	ldr	r2, [r4, #16]
 8025c8c:	310c      	adds	r1, #12
 8025c8e:	3202      	adds	r2, #2
 8025c90:	0092      	lsls	r2, r2, #2
 8025c92:	300c      	adds	r0, #12
 8025c94:	f7fe ffdc 	bl	8024c50 <memcpy>
 8025c98:	0021      	movs	r1, r4
 8025c9a:	9801      	ldr	r0, [sp, #4]
 8025c9c:	f7ff ffa6 	bl	8025bec <_Bfree>
 8025ca0:	003c      	movs	r4, r7
 8025ca2:	1d2b      	adds	r3, r5, #4
 8025ca4:	009b      	lsls	r3, r3, #2
 8025ca6:	18e3      	adds	r3, r4, r3
 8025ca8:	3501      	adds	r5, #1
 8025caa:	605e      	str	r6, [r3, #4]
 8025cac:	6125      	str	r5, [r4, #16]
 8025cae:	0020      	movs	r0, r4
 8025cb0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8025cb2:	46c0      	nop			@ (mov r8, r8)
 8025cb4:	0802b418 	.word	0x0802b418
 8025cb8:	0802b429 	.word	0x0802b429

08025cbc <__s2b>:
 8025cbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8025cbe:	0007      	movs	r7, r0
 8025cc0:	0018      	movs	r0, r3
 8025cc2:	000c      	movs	r4, r1
 8025cc4:	3008      	adds	r0, #8
 8025cc6:	2109      	movs	r1, #9
 8025cc8:	9301      	str	r3, [sp, #4]
 8025cca:	0015      	movs	r5, r2
 8025ccc:	f7da facc 	bl	8000268 <__divsi3>
 8025cd0:	2301      	movs	r3, #1
 8025cd2:	2100      	movs	r1, #0
 8025cd4:	4283      	cmp	r3, r0
 8025cd6:	db0a      	blt.n	8025cee <__s2b+0x32>
 8025cd8:	0038      	movs	r0, r7
 8025cda:	f7ff ff43 	bl	8025b64 <_Balloc>
 8025cde:	1e01      	subs	r1, r0, #0
 8025ce0:	d108      	bne.n	8025cf4 <__s2b+0x38>
 8025ce2:	000a      	movs	r2, r1
 8025ce4:	4b19      	ldr	r3, [pc, #100]	@ (8025d4c <__s2b+0x90>)
 8025ce6:	481a      	ldr	r0, [pc, #104]	@ (8025d50 <__s2b+0x94>)
 8025ce8:	31d3      	adds	r1, #211	@ 0xd3
 8025cea:	f002 fa5d 	bl	80281a8 <__assert_func>
 8025cee:	005b      	lsls	r3, r3, #1
 8025cf0:	3101      	adds	r1, #1
 8025cf2:	e7ef      	b.n	8025cd4 <__s2b+0x18>
 8025cf4:	9b08      	ldr	r3, [sp, #32]
 8025cf6:	6143      	str	r3, [r0, #20]
 8025cf8:	2301      	movs	r3, #1
 8025cfa:	6103      	str	r3, [r0, #16]
 8025cfc:	2d09      	cmp	r5, #9
 8025cfe:	dd18      	ble.n	8025d32 <__s2b+0x76>
 8025d00:	0023      	movs	r3, r4
 8025d02:	3309      	adds	r3, #9
 8025d04:	001e      	movs	r6, r3
 8025d06:	9300      	str	r3, [sp, #0]
 8025d08:	1964      	adds	r4, r4, r5
 8025d0a:	7833      	ldrb	r3, [r6, #0]
 8025d0c:	220a      	movs	r2, #10
 8025d0e:	0038      	movs	r0, r7
 8025d10:	3b30      	subs	r3, #48	@ 0x30
 8025d12:	f7ff ff8f 	bl	8025c34 <__multadd>
 8025d16:	3601      	adds	r6, #1
 8025d18:	0001      	movs	r1, r0
 8025d1a:	42a6      	cmp	r6, r4
 8025d1c:	d1f5      	bne.n	8025d0a <__s2b+0x4e>
 8025d1e:	002c      	movs	r4, r5
 8025d20:	9b00      	ldr	r3, [sp, #0]
 8025d22:	3c08      	subs	r4, #8
 8025d24:	191c      	adds	r4, r3, r4
 8025d26:	002e      	movs	r6, r5
 8025d28:	9b01      	ldr	r3, [sp, #4]
 8025d2a:	429e      	cmp	r6, r3
 8025d2c:	db04      	blt.n	8025d38 <__s2b+0x7c>
 8025d2e:	0008      	movs	r0, r1
 8025d30:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8025d32:	2509      	movs	r5, #9
 8025d34:	340a      	adds	r4, #10
 8025d36:	e7f6      	b.n	8025d26 <__s2b+0x6a>
 8025d38:	1b63      	subs	r3, r4, r5
 8025d3a:	5d9b      	ldrb	r3, [r3, r6]
 8025d3c:	220a      	movs	r2, #10
 8025d3e:	0038      	movs	r0, r7
 8025d40:	3b30      	subs	r3, #48	@ 0x30
 8025d42:	f7ff ff77 	bl	8025c34 <__multadd>
 8025d46:	3601      	adds	r6, #1
 8025d48:	0001      	movs	r1, r0
 8025d4a:	e7ed      	b.n	8025d28 <__s2b+0x6c>
 8025d4c:	0802b418 	.word	0x0802b418
 8025d50:	0802b429 	.word	0x0802b429

08025d54 <__hi0bits>:
 8025d54:	2280      	movs	r2, #128	@ 0x80
 8025d56:	0003      	movs	r3, r0
 8025d58:	0252      	lsls	r2, r2, #9
 8025d5a:	2000      	movs	r0, #0
 8025d5c:	4293      	cmp	r3, r2
 8025d5e:	d201      	bcs.n	8025d64 <__hi0bits+0x10>
 8025d60:	041b      	lsls	r3, r3, #16
 8025d62:	3010      	adds	r0, #16
 8025d64:	2280      	movs	r2, #128	@ 0x80
 8025d66:	0452      	lsls	r2, r2, #17
 8025d68:	4293      	cmp	r3, r2
 8025d6a:	d201      	bcs.n	8025d70 <__hi0bits+0x1c>
 8025d6c:	3008      	adds	r0, #8
 8025d6e:	021b      	lsls	r3, r3, #8
 8025d70:	2280      	movs	r2, #128	@ 0x80
 8025d72:	0552      	lsls	r2, r2, #21
 8025d74:	4293      	cmp	r3, r2
 8025d76:	d201      	bcs.n	8025d7c <__hi0bits+0x28>
 8025d78:	3004      	adds	r0, #4
 8025d7a:	011b      	lsls	r3, r3, #4
 8025d7c:	2280      	movs	r2, #128	@ 0x80
 8025d7e:	05d2      	lsls	r2, r2, #23
 8025d80:	4293      	cmp	r3, r2
 8025d82:	d201      	bcs.n	8025d88 <__hi0bits+0x34>
 8025d84:	3002      	adds	r0, #2
 8025d86:	009b      	lsls	r3, r3, #2
 8025d88:	2b00      	cmp	r3, #0
 8025d8a:	db03      	blt.n	8025d94 <__hi0bits+0x40>
 8025d8c:	3001      	adds	r0, #1
 8025d8e:	4213      	tst	r3, r2
 8025d90:	d100      	bne.n	8025d94 <__hi0bits+0x40>
 8025d92:	2020      	movs	r0, #32
 8025d94:	4770      	bx	lr

08025d96 <__lo0bits>:
 8025d96:	6803      	ldr	r3, [r0, #0]
 8025d98:	0001      	movs	r1, r0
 8025d9a:	2207      	movs	r2, #7
 8025d9c:	0018      	movs	r0, r3
 8025d9e:	4010      	ands	r0, r2
 8025da0:	4213      	tst	r3, r2
 8025da2:	d00d      	beq.n	8025dc0 <__lo0bits+0x2a>
 8025da4:	3a06      	subs	r2, #6
 8025da6:	2000      	movs	r0, #0
 8025da8:	4213      	tst	r3, r2
 8025daa:	d105      	bne.n	8025db8 <__lo0bits+0x22>
 8025dac:	3002      	adds	r0, #2
 8025dae:	4203      	tst	r3, r0
 8025db0:	d003      	beq.n	8025dba <__lo0bits+0x24>
 8025db2:	40d3      	lsrs	r3, r2
 8025db4:	0010      	movs	r0, r2
 8025db6:	600b      	str	r3, [r1, #0]
 8025db8:	4770      	bx	lr
 8025dba:	089b      	lsrs	r3, r3, #2
 8025dbc:	600b      	str	r3, [r1, #0]
 8025dbe:	e7fb      	b.n	8025db8 <__lo0bits+0x22>
 8025dc0:	b29a      	uxth	r2, r3
 8025dc2:	2a00      	cmp	r2, #0
 8025dc4:	d101      	bne.n	8025dca <__lo0bits+0x34>
 8025dc6:	2010      	movs	r0, #16
 8025dc8:	0c1b      	lsrs	r3, r3, #16
 8025dca:	b2da      	uxtb	r2, r3
 8025dcc:	2a00      	cmp	r2, #0
 8025dce:	d101      	bne.n	8025dd4 <__lo0bits+0x3e>
 8025dd0:	3008      	adds	r0, #8
 8025dd2:	0a1b      	lsrs	r3, r3, #8
 8025dd4:	071a      	lsls	r2, r3, #28
 8025dd6:	d101      	bne.n	8025ddc <__lo0bits+0x46>
 8025dd8:	3004      	adds	r0, #4
 8025dda:	091b      	lsrs	r3, r3, #4
 8025ddc:	079a      	lsls	r2, r3, #30
 8025dde:	d101      	bne.n	8025de4 <__lo0bits+0x4e>
 8025de0:	3002      	adds	r0, #2
 8025de2:	089b      	lsrs	r3, r3, #2
 8025de4:	07da      	lsls	r2, r3, #31
 8025de6:	d4e9      	bmi.n	8025dbc <__lo0bits+0x26>
 8025de8:	3001      	adds	r0, #1
 8025dea:	085b      	lsrs	r3, r3, #1
 8025dec:	d1e6      	bne.n	8025dbc <__lo0bits+0x26>
 8025dee:	2020      	movs	r0, #32
 8025df0:	e7e2      	b.n	8025db8 <__lo0bits+0x22>
	...

08025df4 <__i2b>:
 8025df4:	b510      	push	{r4, lr}
 8025df6:	000c      	movs	r4, r1
 8025df8:	2101      	movs	r1, #1
 8025dfa:	f7ff feb3 	bl	8025b64 <_Balloc>
 8025dfe:	2800      	cmp	r0, #0
 8025e00:	d107      	bne.n	8025e12 <__i2b+0x1e>
 8025e02:	2146      	movs	r1, #70	@ 0x46
 8025e04:	4c05      	ldr	r4, [pc, #20]	@ (8025e1c <__i2b+0x28>)
 8025e06:	0002      	movs	r2, r0
 8025e08:	4b05      	ldr	r3, [pc, #20]	@ (8025e20 <__i2b+0x2c>)
 8025e0a:	0020      	movs	r0, r4
 8025e0c:	31ff      	adds	r1, #255	@ 0xff
 8025e0e:	f002 f9cb 	bl	80281a8 <__assert_func>
 8025e12:	2301      	movs	r3, #1
 8025e14:	6144      	str	r4, [r0, #20]
 8025e16:	6103      	str	r3, [r0, #16]
 8025e18:	bd10      	pop	{r4, pc}
 8025e1a:	46c0      	nop			@ (mov r8, r8)
 8025e1c:	0802b429 	.word	0x0802b429
 8025e20:	0802b418 	.word	0x0802b418

08025e24 <__multiply>:
 8025e24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8025e26:	0014      	movs	r4, r2
 8025e28:	690a      	ldr	r2, [r1, #16]
 8025e2a:	6923      	ldr	r3, [r4, #16]
 8025e2c:	000d      	movs	r5, r1
 8025e2e:	b089      	sub	sp, #36	@ 0x24
 8025e30:	429a      	cmp	r2, r3
 8025e32:	db02      	blt.n	8025e3a <__multiply+0x16>
 8025e34:	0023      	movs	r3, r4
 8025e36:	000c      	movs	r4, r1
 8025e38:	001d      	movs	r5, r3
 8025e3a:	6927      	ldr	r7, [r4, #16]
 8025e3c:	692e      	ldr	r6, [r5, #16]
 8025e3e:	6861      	ldr	r1, [r4, #4]
 8025e40:	19bb      	adds	r3, r7, r6
 8025e42:	9300      	str	r3, [sp, #0]
 8025e44:	68a3      	ldr	r3, [r4, #8]
 8025e46:	19ba      	adds	r2, r7, r6
 8025e48:	4293      	cmp	r3, r2
 8025e4a:	da00      	bge.n	8025e4e <__multiply+0x2a>
 8025e4c:	3101      	adds	r1, #1
 8025e4e:	f7ff fe89 	bl	8025b64 <_Balloc>
 8025e52:	4684      	mov	ip, r0
 8025e54:	2800      	cmp	r0, #0
 8025e56:	d106      	bne.n	8025e66 <__multiply+0x42>
 8025e58:	21b1      	movs	r1, #177	@ 0xb1
 8025e5a:	4662      	mov	r2, ip
 8025e5c:	4b44      	ldr	r3, [pc, #272]	@ (8025f70 <__multiply+0x14c>)
 8025e5e:	4845      	ldr	r0, [pc, #276]	@ (8025f74 <__multiply+0x150>)
 8025e60:	0049      	lsls	r1, r1, #1
 8025e62:	f002 f9a1 	bl	80281a8 <__assert_func>
 8025e66:	0002      	movs	r2, r0
 8025e68:	19bb      	adds	r3, r7, r6
 8025e6a:	3214      	adds	r2, #20
 8025e6c:	009b      	lsls	r3, r3, #2
 8025e6e:	18d3      	adds	r3, r2, r3
 8025e70:	9301      	str	r3, [sp, #4]
 8025e72:	2100      	movs	r1, #0
 8025e74:	0013      	movs	r3, r2
 8025e76:	9801      	ldr	r0, [sp, #4]
 8025e78:	4283      	cmp	r3, r0
 8025e7a:	d328      	bcc.n	8025ece <__multiply+0xaa>
 8025e7c:	0023      	movs	r3, r4
 8025e7e:	00bf      	lsls	r7, r7, #2
 8025e80:	3314      	adds	r3, #20
 8025e82:	9304      	str	r3, [sp, #16]
 8025e84:	3514      	adds	r5, #20
 8025e86:	19db      	adds	r3, r3, r7
 8025e88:	00b6      	lsls	r6, r6, #2
 8025e8a:	9302      	str	r3, [sp, #8]
 8025e8c:	19ab      	adds	r3, r5, r6
 8025e8e:	9307      	str	r3, [sp, #28]
 8025e90:	2304      	movs	r3, #4
 8025e92:	9305      	str	r3, [sp, #20]
 8025e94:	0023      	movs	r3, r4
 8025e96:	9902      	ldr	r1, [sp, #8]
 8025e98:	3315      	adds	r3, #21
 8025e9a:	4299      	cmp	r1, r3
 8025e9c:	d305      	bcc.n	8025eaa <__multiply+0x86>
 8025e9e:	1b0c      	subs	r4, r1, r4
 8025ea0:	3c15      	subs	r4, #21
 8025ea2:	08a4      	lsrs	r4, r4, #2
 8025ea4:	3401      	adds	r4, #1
 8025ea6:	00a3      	lsls	r3, r4, #2
 8025ea8:	9305      	str	r3, [sp, #20]
 8025eaa:	9b07      	ldr	r3, [sp, #28]
 8025eac:	429d      	cmp	r5, r3
 8025eae:	d310      	bcc.n	8025ed2 <__multiply+0xae>
 8025eb0:	9b00      	ldr	r3, [sp, #0]
 8025eb2:	2b00      	cmp	r3, #0
 8025eb4:	dd05      	ble.n	8025ec2 <__multiply+0x9e>
 8025eb6:	9b01      	ldr	r3, [sp, #4]
 8025eb8:	3b04      	subs	r3, #4
 8025eba:	9301      	str	r3, [sp, #4]
 8025ebc:	681b      	ldr	r3, [r3, #0]
 8025ebe:	2b00      	cmp	r3, #0
 8025ec0:	d052      	beq.n	8025f68 <__multiply+0x144>
 8025ec2:	4663      	mov	r3, ip
 8025ec4:	4660      	mov	r0, ip
 8025ec6:	9a00      	ldr	r2, [sp, #0]
 8025ec8:	611a      	str	r2, [r3, #16]
 8025eca:	b009      	add	sp, #36	@ 0x24
 8025ecc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8025ece:	c302      	stmia	r3!, {r1}
 8025ed0:	e7d1      	b.n	8025e76 <__multiply+0x52>
 8025ed2:	682c      	ldr	r4, [r5, #0]
 8025ed4:	b2a4      	uxth	r4, r4
 8025ed6:	2c00      	cmp	r4, #0
 8025ed8:	d01f      	beq.n	8025f1a <__multiply+0xf6>
 8025eda:	2300      	movs	r3, #0
 8025edc:	0017      	movs	r7, r2
 8025ede:	9e04      	ldr	r6, [sp, #16]
 8025ee0:	9303      	str	r3, [sp, #12]
 8025ee2:	ce08      	ldmia	r6!, {r3}
 8025ee4:	6839      	ldr	r1, [r7, #0]
 8025ee6:	9306      	str	r3, [sp, #24]
 8025ee8:	466b      	mov	r3, sp
 8025eea:	8b1b      	ldrh	r3, [r3, #24]
 8025eec:	b288      	uxth	r0, r1
 8025eee:	4363      	muls	r3, r4
 8025ef0:	181b      	adds	r3, r3, r0
 8025ef2:	9803      	ldr	r0, [sp, #12]
 8025ef4:	0c09      	lsrs	r1, r1, #16
 8025ef6:	181b      	adds	r3, r3, r0
 8025ef8:	9806      	ldr	r0, [sp, #24]
 8025efa:	0c00      	lsrs	r0, r0, #16
 8025efc:	4360      	muls	r0, r4
 8025efe:	1840      	adds	r0, r0, r1
 8025f00:	0c19      	lsrs	r1, r3, #16
 8025f02:	1841      	adds	r1, r0, r1
 8025f04:	0c08      	lsrs	r0, r1, #16
 8025f06:	b29b      	uxth	r3, r3
 8025f08:	0409      	lsls	r1, r1, #16
 8025f0a:	4319      	orrs	r1, r3
 8025f0c:	9b02      	ldr	r3, [sp, #8]
 8025f0e:	9003      	str	r0, [sp, #12]
 8025f10:	c702      	stmia	r7!, {r1}
 8025f12:	42b3      	cmp	r3, r6
 8025f14:	d8e5      	bhi.n	8025ee2 <__multiply+0xbe>
 8025f16:	9b05      	ldr	r3, [sp, #20]
 8025f18:	50d0      	str	r0, [r2, r3]
 8025f1a:	682c      	ldr	r4, [r5, #0]
 8025f1c:	0c24      	lsrs	r4, r4, #16
 8025f1e:	d020      	beq.n	8025f62 <__multiply+0x13e>
 8025f20:	2100      	movs	r1, #0
 8025f22:	0010      	movs	r0, r2
 8025f24:	6813      	ldr	r3, [r2, #0]
 8025f26:	9e04      	ldr	r6, [sp, #16]
 8025f28:	9103      	str	r1, [sp, #12]
 8025f2a:	6831      	ldr	r1, [r6, #0]
 8025f2c:	6807      	ldr	r7, [r0, #0]
 8025f2e:	b289      	uxth	r1, r1
 8025f30:	4361      	muls	r1, r4
 8025f32:	0c3f      	lsrs	r7, r7, #16
 8025f34:	19c9      	adds	r1, r1, r7
 8025f36:	9f03      	ldr	r7, [sp, #12]
 8025f38:	b29b      	uxth	r3, r3
 8025f3a:	19c9      	adds	r1, r1, r7
 8025f3c:	040f      	lsls	r7, r1, #16
 8025f3e:	431f      	orrs	r7, r3
 8025f40:	6007      	str	r7, [r0, #0]
 8025f42:	ce80      	ldmia	r6!, {r7}
 8025f44:	6843      	ldr	r3, [r0, #4]
 8025f46:	0c3f      	lsrs	r7, r7, #16
 8025f48:	4367      	muls	r7, r4
 8025f4a:	b29b      	uxth	r3, r3
 8025f4c:	0c09      	lsrs	r1, r1, #16
 8025f4e:	18fb      	adds	r3, r7, r3
 8025f50:	185b      	adds	r3, r3, r1
 8025f52:	0c19      	lsrs	r1, r3, #16
 8025f54:	9103      	str	r1, [sp, #12]
 8025f56:	9902      	ldr	r1, [sp, #8]
 8025f58:	3004      	adds	r0, #4
 8025f5a:	42b1      	cmp	r1, r6
 8025f5c:	d8e5      	bhi.n	8025f2a <__multiply+0x106>
 8025f5e:	9905      	ldr	r1, [sp, #20]
 8025f60:	5053      	str	r3, [r2, r1]
 8025f62:	3504      	adds	r5, #4
 8025f64:	3204      	adds	r2, #4
 8025f66:	e7a0      	b.n	8025eaa <__multiply+0x86>
 8025f68:	9b00      	ldr	r3, [sp, #0]
 8025f6a:	3b01      	subs	r3, #1
 8025f6c:	9300      	str	r3, [sp, #0]
 8025f6e:	e79f      	b.n	8025eb0 <__multiply+0x8c>
 8025f70:	0802b418 	.word	0x0802b418
 8025f74:	0802b429 	.word	0x0802b429

08025f78 <__pow5mult>:
 8025f78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8025f7a:	2303      	movs	r3, #3
 8025f7c:	0015      	movs	r5, r2
 8025f7e:	0007      	movs	r7, r0
 8025f80:	000e      	movs	r6, r1
 8025f82:	401a      	ands	r2, r3
 8025f84:	421d      	tst	r5, r3
 8025f86:	d008      	beq.n	8025f9a <__pow5mult+0x22>
 8025f88:	4925      	ldr	r1, [pc, #148]	@ (8026020 <__pow5mult+0xa8>)
 8025f8a:	3a01      	subs	r2, #1
 8025f8c:	0092      	lsls	r2, r2, #2
 8025f8e:	5852      	ldr	r2, [r2, r1]
 8025f90:	2300      	movs	r3, #0
 8025f92:	0031      	movs	r1, r6
 8025f94:	f7ff fe4e 	bl	8025c34 <__multadd>
 8025f98:	0006      	movs	r6, r0
 8025f9a:	10ad      	asrs	r5, r5, #2
 8025f9c:	d03d      	beq.n	802601a <__pow5mult+0xa2>
 8025f9e:	69fc      	ldr	r4, [r7, #28]
 8025fa0:	2c00      	cmp	r4, #0
 8025fa2:	d10f      	bne.n	8025fc4 <__pow5mult+0x4c>
 8025fa4:	2010      	movs	r0, #16
 8025fa6:	f7ff fd21 	bl	80259ec <malloc>
 8025faa:	1e02      	subs	r2, r0, #0
 8025fac:	61f8      	str	r0, [r7, #28]
 8025fae:	d105      	bne.n	8025fbc <__pow5mult+0x44>
 8025fb0:	21b4      	movs	r1, #180	@ 0xb4
 8025fb2:	4b1c      	ldr	r3, [pc, #112]	@ (8026024 <__pow5mult+0xac>)
 8025fb4:	481c      	ldr	r0, [pc, #112]	@ (8026028 <__pow5mult+0xb0>)
 8025fb6:	31ff      	adds	r1, #255	@ 0xff
 8025fb8:	f002 f8f6 	bl	80281a8 <__assert_func>
 8025fbc:	6044      	str	r4, [r0, #4]
 8025fbe:	6084      	str	r4, [r0, #8]
 8025fc0:	6004      	str	r4, [r0, #0]
 8025fc2:	60c4      	str	r4, [r0, #12]
 8025fc4:	69fb      	ldr	r3, [r7, #28]
 8025fc6:	689c      	ldr	r4, [r3, #8]
 8025fc8:	9301      	str	r3, [sp, #4]
 8025fca:	2c00      	cmp	r4, #0
 8025fcc:	d108      	bne.n	8025fe0 <__pow5mult+0x68>
 8025fce:	0038      	movs	r0, r7
 8025fd0:	4916      	ldr	r1, [pc, #88]	@ (802602c <__pow5mult+0xb4>)
 8025fd2:	f7ff ff0f 	bl	8025df4 <__i2b>
 8025fd6:	9b01      	ldr	r3, [sp, #4]
 8025fd8:	0004      	movs	r4, r0
 8025fda:	6098      	str	r0, [r3, #8]
 8025fdc:	2300      	movs	r3, #0
 8025fde:	6003      	str	r3, [r0, #0]
 8025fe0:	2301      	movs	r3, #1
 8025fe2:	421d      	tst	r5, r3
 8025fe4:	d00a      	beq.n	8025ffc <__pow5mult+0x84>
 8025fe6:	0031      	movs	r1, r6
 8025fe8:	0022      	movs	r2, r4
 8025fea:	0038      	movs	r0, r7
 8025fec:	f7ff ff1a 	bl	8025e24 <__multiply>
 8025ff0:	0031      	movs	r1, r6
 8025ff2:	9001      	str	r0, [sp, #4]
 8025ff4:	0038      	movs	r0, r7
 8025ff6:	f7ff fdf9 	bl	8025bec <_Bfree>
 8025ffa:	9e01      	ldr	r6, [sp, #4]
 8025ffc:	106d      	asrs	r5, r5, #1
 8025ffe:	d00c      	beq.n	802601a <__pow5mult+0xa2>
 8026000:	6820      	ldr	r0, [r4, #0]
 8026002:	2800      	cmp	r0, #0
 8026004:	d107      	bne.n	8026016 <__pow5mult+0x9e>
 8026006:	0022      	movs	r2, r4
 8026008:	0021      	movs	r1, r4
 802600a:	0038      	movs	r0, r7
 802600c:	f7ff ff0a 	bl	8025e24 <__multiply>
 8026010:	2300      	movs	r3, #0
 8026012:	6020      	str	r0, [r4, #0]
 8026014:	6003      	str	r3, [r0, #0]
 8026016:	0004      	movs	r4, r0
 8026018:	e7e2      	b.n	8025fe0 <__pow5mult+0x68>
 802601a:	0030      	movs	r0, r6
 802601c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 802601e:	46c0      	nop			@ (mov r8, r8)
 8026020:	0802b554 	.word	0x0802b554
 8026024:	0802b3a9 	.word	0x0802b3a9
 8026028:	0802b429 	.word	0x0802b429
 802602c:	00000271 	.word	0x00000271

08026030 <__lshift>:
 8026030:	b5f0      	push	{r4, r5, r6, r7, lr}
 8026032:	000c      	movs	r4, r1
 8026034:	0016      	movs	r6, r2
 8026036:	6923      	ldr	r3, [r4, #16]
 8026038:	1157      	asrs	r7, r2, #5
 802603a:	b085      	sub	sp, #20
 802603c:	18fb      	adds	r3, r7, r3
 802603e:	9301      	str	r3, [sp, #4]
 8026040:	3301      	adds	r3, #1
 8026042:	9300      	str	r3, [sp, #0]
 8026044:	6849      	ldr	r1, [r1, #4]
 8026046:	68a3      	ldr	r3, [r4, #8]
 8026048:	9002      	str	r0, [sp, #8]
 802604a:	9a00      	ldr	r2, [sp, #0]
 802604c:	4293      	cmp	r3, r2
 802604e:	db10      	blt.n	8026072 <__lshift+0x42>
 8026050:	9802      	ldr	r0, [sp, #8]
 8026052:	f7ff fd87 	bl	8025b64 <_Balloc>
 8026056:	2300      	movs	r3, #0
 8026058:	0001      	movs	r1, r0
 802605a:	0005      	movs	r5, r0
 802605c:	001a      	movs	r2, r3
 802605e:	3114      	adds	r1, #20
 8026060:	4298      	cmp	r0, r3
 8026062:	d10c      	bne.n	802607e <__lshift+0x4e>
 8026064:	21ef      	movs	r1, #239	@ 0xef
 8026066:	002a      	movs	r2, r5
 8026068:	4b25      	ldr	r3, [pc, #148]	@ (8026100 <__lshift+0xd0>)
 802606a:	4826      	ldr	r0, [pc, #152]	@ (8026104 <__lshift+0xd4>)
 802606c:	0049      	lsls	r1, r1, #1
 802606e:	f002 f89b 	bl	80281a8 <__assert_func>
 8026072:	3101      	adds	r1, #1
 8026074:	005b      	lsls	r3, r3, #1
 8026076:	e7e8      	b.n	802604a <__lshift+0x1a>
 8026078:	0098      	lsls	r0, r3, #2
 802607a:	500a      	str	r2, [r1, r0]
 802607c:	3301      	adds	r3, #1
 802607e:	42bb      	cmp	r3, r7
 8026080:	dbfa      	blt.n	8026078 <__lshift+0x48>
 8026082:	43fb      	mvns	r3, r7
 8026084:	17db      	asrs	r3, r3, #31
 8026086:	401f      	ands	r7, r3
 8026088:	00bf      	lsls	r7, r7, #2
 802608a:	0023      	movs	r3, r4
 802608c:	201f      	movs	r0, #31
 802608e:	19c9      	adds	r1, r1, r7
 8026090:	0037      	movs	r7, r6
 8026092:	6922      	ldr	r2, [r4, #16]
 8026094:	3314      	adds	r3, #20
 8026096:	0092      	lsls	r2, r2, #2
 8026098:	189a      	adds	r2, r3, r2
 802609a:	4007      	ands	r7, r0
 802609c:	4206      	tst	r6, r0
 802609e:	d029      	beq.n	80260f4 <__lshift+0xc4>
 80260a0:	3001      	adds	r0, #1
 80260a2:	1bc0      	subs	r0, r0, r7
 80260a4:	9003      	str	r0, [sp, #12]
 80260a6:	468c      	mov	ip, r1
 80260a8:	2000      	movs	r0, #0
 80260aa:	681e      	ldr	r6, [r3, #0]
 80260ac:	40be      	lsls	r6, r7
 80260ae:	4306      	orrs	r6, r0
 80260b0:	4660      	mov	r0, ip
 80260b2:	c040      	stmia	r0!, {r6}
 80260b4:	4684      	mov	ip, r0
 80260b6:	9e03      	ldr	r6, [sp, #12]
 80260b8:	cb01      	ldmia	r3!, {r0}
 80260ba:	40f0      	lsrs	r0, r6
 80260bc:	429a      	cmp	r2, r3
 80260be:	d8f4      	bhi.n	80260aa <__lshift+0x7a>
 80260c0:	0026      	movs	r6, r4
 80260c2:	3615      	adds	r6, #21
 80260c4:	2304      	movs	r3, #4
 80260c6:	42b2      	cmp	r2, r6
 80260c8:	d304      	bcc.n	80260d4 <__lshift+0xa4>
 80260ca:	1b13      	subs	r3, r2, r4
 80260cc:	3b15      	subs	r3, #21
 80260ce:	089b      	lsrs	r3, r3, #2
 80260d0:	3301      	adds	r3, #1
 80260d2:	009b      	lsls	r3, r3, #2
 80260d4:	50c8      	str	r0, [r1, r3]
 80260d6:	2800      	cmp	r0, #0
 80260d8:	d002      	beq.n	80260e0 <__lshift+0xb0>
 80260da:	9b01      	ldr	r3, [sp, #4]
 80260dc:	3302      	adds	r3, #2
 80260de:	9300      	str	r3, [sp, #0]
 80260e0:	9b00      	ldr	r3, [sp, #0]
 80260e2:	9802      	ldr	r0, [sp, #8]
 80260e4:	3b01      	subs	r3, #1
 80260e6:	0021      	movs	r1, r4
 80260e8:	612b      	str	r3, [r5, #16]
 80260ea:	f7ff fd7f 	bl	8025bec <_Bfree>
 80260ee:	0028      	movs	r0, r5
 80260f0:	b005      	add	sp, #20
 80260f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80260f4:	cb01      	ldmia	r3!, {r0}
 80260f6:	c101      	stmia	r1!, {r0}
 80260f8:	429a      	cmp	r2, r3
 80260fa:	d8fb      	bhi.n	80260f4 <__lshift+0xc4>
 80260fc:	e7f0      	b.n	80260e0 <__lshift+0xb0>
 80260fe:	46c0      	nop			@ (mov r8, r8)
 8026100:	0802b418 	.word	0x0802b418
 8026104:	0802b429 	.word	0x0802b429

08026108 <__mcmp>:
 8026108:	b530      	push	{r4, r5, lr}
 802610a:	690b      	ldr	r3, [r1, #16]
 802610c:	6904      	ldr	r4, [r0, #16]
 802610e:	0002      	movs	r2, r0
 8026110:	1ae0      	subs	r0, r4, r3
 8026112:	429c      	cmp	r4, r3
 8026114:	d10f      	bne.n	8026136 <__mcmp+0x2e>
 8026116:	3214      	adds	r2, #20
 8026118:	009b      	lsls	r3, r3, #2
 802611a:	3114      	adds	r1, #20
 802611c:	0014      	movs	r4, r2
 802611e:	18c9      	adds	r1, r1, r3
 8026120:	18d2      	adds	r2, r2, r3
 8026122:	3a04      	subs	r2, #4
 8026124:	3904      	subs	r1, #4
 8026126:	6815      	ldr	r5, [r2, #0]
 8026128:	680b      	ldr	r3, [r1, #0]
 802612a:	429d      	cmp	r5, r3
 802612c:	d004      	beq.n	8026138 <__mcmp+0x30>
 802612e:	2001      	movs	r0, #1
 8026130:	429d      	cmp	r5, r3
 8026132:	d200      	bcs.n	8026136 <__mcmp+0x2e>
 8026134:	3802      	subs	r0, #2
 8026136:	bd30      	pop	{r4, r5, pc}
 8026138:	4294      	cmp	r4, r2
 802613a:	d3f2      	bcc.n	8026122 <__mcmp+0x1a>
 802613c:	e7fb      	b.n	8026136 <__mcmp+0x2e>
	...

08026140 <__mdiff>:
 8026140:	b5f0      	push	{r4, r5, r6, r7, lr}
 8026142:	000c      	movs	r4, r1
 8026144:	b087      	sub	sp, #28
 8026146:	9000      	str	r0, [sp, #0]
 8026148:	0011      	movs	r1, r2
 802614a:	0020      	movs	r0, r4
 802614c:	0017      	movs	r7, r2
 802614e:	f7ff ffdb 	bl	8026108 <__mcmp>
 8026152:	1e05      	subs	r5, r0, #0
 8026154:	d110      	bne.n	8026178 <__mdiff+0x38>
 8026156:	0001      	movs	r1, r0
 8026158:	9800      	ldr	r0, [sp, #0]
 802615a:	f7ff fd03 	bl	8025b64 <_Balloc>
 802615e:	1e02      	subs	r2, r0, #0
 8026160:	d104      	bne.n	802616c <__mdiff+0x2c>
 8026162:	4b40      	ldr	r3, [pc, #256]	@ (8026264 <__mdiff+0x124>)
 8026164:	4840      	ldr	r0, [pc, #256]	@ (8026268 <__mdiff+0x128>)
 8026166:	4941      	ldr	r1, [pc, #260]	@ (802626c <__mdiff+0x12c>)
 8026168:	f002 f81e 	bl	80281a8 <__assert_func>
 802616c:	2301      	movs	r3, #1
 802616e:	6145      	str	r5, [r0, #20]
 8026170:	6103      	str	r3, [r0, #16]
 8026172:	0010      	movs	r0, r2
 8026174:	b007      	add	sp, #28
 8026176:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8026178:	2600      	movs	r6, #0
 802617a:	42b0      	cmp	r0, r6
 802617c:	da03      	bge.n	8026186 <__mdiff+0x46>
 802617e:	0023      	movs	r3, r4
 8026180:	003c      	movs	r4, r7
 8026182:	001f      	movs	r7, r3
 8026184:	3601      	adds	r6, #1
 8026186:	6861      	ldr	r1, [r4, #4]
 8026188:	9800      	ldr	r0, [sp, #0]
 802618a:	f7ff fceb 	bl	8025b64 <_Balloc>
 802618e:	1e02      	subs	r2, r0, #0
 8026190:	d103      	bne.n	802619a <__mdiff+0x5a>
 8026192:	4b34      	ldr	r3, [pc, #208]	@ (8026264 <__mdiff+0x124>)
 8026194:	4834      	ldr	r0, [pc, #208]	@ (8026268 <__mdiff+0x128>)
 8026196:	4936      	ldr	r1, [pc, #216]	@ (8026270 <__mdiff+0x130>)
 8026198:	e7e6      	b.n	8026168 <__mdiff+0x28>
 802619a:	6923      	ldr	r3, [r4, #16]
 802619c:	3414      	adds	r4, #20
 802619e:	9300      	str	r3, [sp, #0]
 80261a0:	009b      	lsls	r3, r3, #2
 80261a2:	18e3      	adds	r3, r4, r3
 80261a4:	0021      	movs	r1, r4
 80261a6:	9401      	str	r4, [sp, #4]
 80261a8:	003c      	movs	r4, r7
 80261aa:	9302      	str	r3, [sp, #8]
 80261ac:	693b      	ldr	r3, [r7, #16]
 80261ae:	3414      	adds	r4, #20
 80261b0:	009b      	lsls	r3, r3, #2
 80261b2:	18e3      	adds	r3, r4, r3
 80261b4:	9303      	str	r3, [sp, #12]
 80261b6:	0003      	movs	r3, r0
 80261b8:	60c6      	str	r6, [r0, #12]
 80261ba:	468c      	mov	ip, r1
 80261bc:	2000      	movs	r0, #0
 80261be:	3314      	adds	r3, #20
 80261c0:	9304      	str	r3, [sp, #16]
 80261c2:	9305      	str	r3, [sp, #20]
 80261c4:	4663      	mov	r3, ip
 80261c6:	cb20      	ldmia	r3!, {r5}
 80261c8:	b2a9      	uxth	r1, r5
 80261ca:	000e      	movs	r6, r1
 80261cc:	469c      	mov	ip, r3
 80261ce:	cc08      	ldmia	r4!, {r3}
 80261d0:	0c2d      	lsrs	r5, r5, #16
 80261d2:	b299      	uxth	r1, r3
 80261d4:	1a71      	subs	r1, r6, r1
 80261d6:	1809      	adds	r1, r1, r0
 80261d8:	0c1b      	lsrs	r3, r3, #16
 80261da:	1408      	asrs	r0, r1, #16
 80261dc:	1aeb      	subs	r3, r5, r3
 80261de:	181b      	adds	r3, r3, r0
 80261e0:	1418      	asrs	r0, r3, #16
 80261e2:	b289      	uxth	r1, r1
 80261e4:	041b      	lsls	r3, r3, #16
 80261e6:	4319      	orrs	r1, r3
 80261e8:	9b05      	ldr	r3, [sp, #20]
 80261ea:	c302      	stmia	r3!, {r1}
 80261ec:	9305      	str	r3, [sp, #20]
 80261ee:	9b03      	ldr	r3, [sp, #12]
 80261f0:	42a3      	cmp	r3, r4
 80261f2:	d8e7      	bhi.n	80261c4 <__mdiff+0x84>
 80261f4:	0039      	movs	r1, r7
 80261f6:	9c03      	ldr	r4, [sp, #12]
 80261f8:	3115      	adds	r1, #21
 80261fa:	2304      	movs	r3, #4
 80261fc:	428c      	cmp	r4, r1
 80261fe:	d304      	bcc.n	802620a <__mdiff+0xca>
 8026200:	1be3      	subs	r3, r4, r7
 8026202:	3b15      	subs	r3, #21
 8026204:	089b      	lsrs	r3, r3, #2
 8026206:	3301      	adds	r3, #1
 8026208:	009b      	lsls	r3, r3, #2
 802620a:	9901      	ldr	r1, [sp, #4]
 802620c:	18cd      	adds	r5, r1, r3
 802620e:	9904      	ldr	r1, [sp, #16]
 8026210:	002e      	movs	r6, r5
 8026212:	18cb      	adds	r3, r1, r3
 8026214:	001f      	movs	r7, r3
 8026216:	9902      	ldr	r1, [sp, #8]
 8026218:	428e      	cmp	r6, r1
 802621a:	d311      	bcc.n	8026240 <__mdiff+0x100>
 802621c:	9c02      	ldr	r4, [sp, #8]
 802621e:	1ee9      	subs	r1, r5, #3
 8026220:	2000      	movs	r0, #0
 8026222:	428c      	cmp	r4, r1
 8026224:	d304      	bcc.n	8026230 <__mdiff+0xf0>
 8026226:	0021      	movs	r1, r4
 8026228:	3103      	adds	r1, #3
 802622a:	1b49      	subs	r1, r1, r5
 802622c:	0889      	lsrs	r1, r1, #2
 802622e:	0088      	lsls	r0, r1, #2
 8026230:	181b      	adds	r3, r3, r0
 8026232:	3b04      	subs	r3, #4
 8026234:	6819      	ldr	r1, [r3, #0]
 8026236:	2900      	cmp	r1, #0
 8026238:	d010      	beq.n	802625c <__mdiff+0x11c>
 802623a:	9b00      	ldr	r3, [sp, #0]
 802623c:	6113      	str	r3, [r2, #16]
 802623e:	e798      	b.n	8026172 <__mdiff+0x32>
 8026240:	4684      	mov	ip, r0
 8026242:	ce02      	ldmia	r6!, {r1}
 8026244:	b288      	uxth	r0, r1
 8026246:	4460      	add	r0, ip
 8026248:	1400      	asrs	r0, r0, #16
 802624a:	0c0c      	lsrs	r4, r1, #16
 802624c:	1904      	adds	r4, r0, r4
 802624e:	4461      	add	r1, ip
 8026250:	1420      	asrs	r0, r4, #16
 8026252:	b289      	uxth	r1, r1
 8026254:	0424      	lsls	r4, r4, #16
 8026256:	4321      	orrs	r1, r4
 8026258:	c702      	stmia	r7!, {r1}
 802625a:	e7dc      	b.n	8026216 <__mdiff+0xd6>
 802625c:	9900      	ldr	r1, [sp, #0]
 802625e:	3901      	subs	r1, #1
 8026260:	9100      	str	r1, [sp, #0]
 8026262:	e7e6      	b.n	8026232 <__mdiff+0xf2>
 8026264:	0802b418 	.word	0x0802b418
 8026268:	0802b429 	.word	0x0802b429
 802626c:	00000237 	.word	0x00000237
 8026270:	00000245 	.word	0x00000245

08026274 <__ulp>:
 8026274:	b510      	push	{r4, lr}
 8026276:	2400      	movs	r4, #0
 8026278:	4b0c      	ldr	r3, [pc, #48]	@ (80262ac <__ulp+0x38>)
 802627a:	4a0d      	ldr	r2, [pc, #52]	@ (80262b0 <__ulp+0x3c>)
 802627c:	400b      	ands	r3, r1
 802627e:	189b      	adds	r3, r3, r2
 8026280:	42a3      	cmp	r3, r4
 8026282:	dc06      	bgt.n	8026292 <__ulp+0x1e>
 8026284:	425b      	negs	r3, r3
 8026286:	151a      	asrs	r2, r3, #20
 8026288:	2a13      	cmp	r2, #19
 802628a:	dc05      	bgt.n	8026298 <__ulp+0x24>
 802628c:	2380      	movs	r3, #128	@ 0x80
 802628e:	031b      	lsls	r3, r3, #12
 8026290:	4113      	asrs	r3, r2
 8026292:	0019      	movs	r1, r3
 8026294:	0020      	movs	r0, r4
 8026296:	bd10      	pop	{r4, pc}
 8026298:	3a14      	subs	r2, #20
 802629a:	2401      	movs	r4, #1
 802629c:	2a1e      	cmp	r2, #30
 802629e:	dc02      	bgt.n	80262a6 <__ulp+0x32>
 80262a0:	2480      	movs	r4, #128	@ 0x80
 80262a2:	0624      	lsls	r4, r4, #24
 80262a4:	40d4      	lsrs	r4, r2
 80262a6:	2300      	movs	r3, #0
 80262a8:	e7f3      	b.n	8026292 <__ulp+0x1e>
 80262aa:	46c0      	nop			@ (mov r8, r8)
 80262ac:	7ff00000 	.word	0x7ff00000
 80262b0:	fcc00000 	.word	0xfcc00000

080262b4 <__b2d>:
 80262b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80262b6:	0006      	movs	r6, r0
 80262b8:	6903      	ldr	r3, [r0, #16]
 80262ba:	3614      	adds	r6, #20
 80262bc:	009b      	lsls	r3, r3, #2
 80262be:	18f3      	adds	r3, r6, r3
 80262c0:	1f1d      	subs	r5, r3, #4
 80262c2:	682c      	ldr	r4, [r5, #0]
 80262c4:	000f      	movs	r7, r1
 80262c6:	0020      	movs	r0, r4
 80262c8:	9301      	str	r3, [sp, #4]
 80262ca:	f7ff fd43 	bl	8025d54 <__hi0bits>
 80262ce:	2220      	movs	r2, #32
 80262d0:	1a12      	subs	r2, r2, r0
 80262d2:	603a      	str	r2, [r7, #0]
 80262d4:	0003      	movs	r3, r0
 80262d6:	4a1c      	ldr	r2, [pc, #112]	@ (8026348 <__b2d+0x94>)
 80262d8:	280a      	cmp	r0, #10
 80262da:	dc15      	bgt.n	8026308 <__b2d+0x54>
 80262dc:	210b      	movs	r1, #11
 80262de:	0027      	movs	r7, r4
 80262e0:	1a09      	subs	r1, r1, r0
 80262e2:	40cf      	lsrs	r7, r1
 80262e4:	433a      	orrs	r2, r7
 80262e6:	468c      	mov	ip, r1
 80262e8:	0011      	movs	r1, r2
 80262ea:	2200      	movs	r2, #0
 80262ec:	42ae      	cmp	r6, r5
 80262ee:	d202      	bcs.n	80262f6 <__b2d+0x42>
 80262f0:	9a01      	ldr	r2, [sp, #4]
 80262f2:	3a08      	subs	r2, #8
 80262f4:	6812      	ldr	r2, [r2, #0]
 80262f6:	3315      	adds	r3, #21
 80262f8:	409c      	lsls	r4, r3
 80262fa:	4663      	mov	r3, ip
 80262fc:	0027      	movs	r7, r4
 80262fe:	40da      	lsrs	r2, r3
 8026300:	4317      	orrs	r7, r2
 8026302:	0038      	movs	r0, r7
 8026304:	b003      	add	sp, #12
 8026306:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8026308:	2700      	movs	r7, #0
 802630a:	42ae      	cmp	r6, r5
 802630c:	d202      	bcs.n	8026314 <__b2d+0x60>
 802630e:	9d01      	ldr	r5, [sp, #4]
 8026310:	3d08      	subs	r5, #8
 8026312:	682f      	ldr	r7, [r5, #0]
 8026314:	210b      	movs	r1, #11
 8026316:	4249      	negs	r1, r1
 8026318:	468c      	mov	ip, r1
 802631a:	449c      	add	ip, r3
 802631c:	2b0b      	cmp	r3, #11
 802631e:	d010      	beq.n	8026342 <__b2d+0x8e>
 8026320:	4661      	mov	r1, ip
 8026322:	2320      	movs	r3, #32
 8026324:	408c      	lsls	r4, r1
 8026326:	1a5b      	subs	r3, r3, r1
 8026328:	0039      	movs	r1, r7
 802632a:	40d9      	lsrs	r1, r3
 802632c:	430c      	orrs	r4, r1
 802632e:	4322      	orrs	r2, r4
 8026330:	0011      	movs	r1, r2
 8026332:	2200      	movs	r2, #0
 8026334:	42b5      	cmp	r5, r6
 8026336:	d901      	bls.n	802633c <__b2d+0x88>
 8026338:	3d04      	subs	r5, #4
 802633a:	682a      	ldr	r2, [r5, #0]
 802633c:	4664      	mov	r4, ip
 802633e:	40a7      	lsls	r7, r4
 8026340:	e7dd      	b.n	80262fe <__b2d+0x4a>
 8026342:	4322      	orrs	r2, r4
 8026344:	0011      	movs	r1, r2
 8026346:	e7dc      	b.n	8026302 <__b2d+0x4e>
 8026348:	3ff00000 	.word	0x3ff00000

0802634c <__d2b>:
 802634c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 802634e:	2101      	movs	r1, #1
 8026350:	0016      	movs	r6, r2
 8026352:	001f      	movs	r7, r3
 8026354:	f7ff fc06 	bl	8025b64 <_Balloc>
 8026358:	1e04      	subs	r4, r0, #0
 802635a:	d105      	bne.n	8026368 <__d2b+0x1c>
 802635c:	0022      	movs	r2, r4
 802635e:	4b25      	ldr	r3, [pc, #148]	@ (80263f4 <__d2b+0xa8>)
 8026360:	4825      	ldr	r0, [pc, #148]	@ (80263f8 <__d2b+0xac>)
 8026362:	4926      	ldr	r1, [pc, #152]	@ (80263fc <__d2b+0xb0>)
 8026364:	f001 ff20 	bl	80281a8 <__assert_func>
 8026368:	033b      	lsls	r3, r7, #12
 802636a:	007d      	lsls	r5, r7, #1
 802636c:	0b1b      	lsrs	r3, r3, #12
 802636e:	0d6d      	lsrs	r5, r5, #21
 8026370:	d002      	beq.n	8026378 <__d2b+0x2c>
 8026372:	2280      	movs	r2, #128	@ 0x80
 8026374:	0352      	lsls	r2, r2, #13
 8026376:	4313      	orrs	r3, r2
 8026378:	9301      	str	r3, [sp, #4]
 802637a:	2e00      	cmp	r6, #0
 802637c:	d025      	beq.n	80263ca <__d2b+0x7e>
 802637e:	4668      	mov	r0, sp
 8026380:	9600      	str	r6, [sp, #0]
 8026382:	f7ff fd08 	bl	8025d96 <__lo0bits>
 8026386:	9b01      	ldr	r3, [sp, #4]
 8026388:	9900      	ldr	r1, [sp, #0]
 802638a:	2800      	cmp	r0, #0
 802638c:	d01b      	beq.n	80263c6 <__d2b+0x7a>
 802638e:	2220      	movs	r2, #32
 8026390:	001e      	movs	r6, r3
 8026392:	1a12      	subs	r2, r2, r0
 8026394:	4096      	lsls	r6, r2
 8026396:	0032      	movs	r2, r6
 8026398:	40c3      	lsrs	r3, r0
 802639a:	430a      	orrs	r2, r1
 802639c:	6162      	str	r2, [r4, #20]
 802639e:	9301      	str	r3, [sp, #4]
 80263a0:	9e01      	ldr	r6, [sp, #4]
 80263a2:	61a6      	str	r6, [r4, #24]
 80263a4:	1e73      	subs	r3, r6, #1
 80263a6:	419e      	sbcs	r6, r3
 80263a8:	3601      	adds	r6, #1
 80263aa:	6126      	str	r6, [r4, #16]
 80263ac:	2d00      	cmp	r5, #0
 80263ae:	d014      	beq.n	80263da <__d2b+0x8e>
 80263b0:	2635      	movs	r6, #53	@ 0x35
 80263b2:	4b13      	ldr	r3, [pc, #76]	@ (8026400 <__d2b+0xb4>)
 80263b4:	18ed      	adds	r5, r5, r3
 80263b6:	9b08      	ldr	r3, [sp, #32]
 80263b8:	182d      	adds	r5, r5, r0
 80263ba:	601d      	str	r5, [r3, #0]
 80263bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80263be:	1a36      	subs	r6, r6, r0
 80263c0:	601e      	str	r6, [r3, #0]
 80263c2:	0020      	movs	r0, r4
 80263c4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80263c6:	6161      	str	r1, [r4, #20]
 80263c8:	e7ea      	b.n	80263a0 <__d2b+0x54>
 80263ca:	a801      	add	r0, sp, #4
 80263cc:	f7ff fce3 	bl	8025d96 <__lo0bits>
 80263d0:	9b01      	ldr	r3, [sp, #4]
 80263d2:	2601      	movs	r6, #1
 80263d4:	6163      	str	r3, [r4, #20]
 80263d6:	3020      	adds	r0, #32
 80263d8:	e7e7      	b.n	80263aa <__d2b+0x5e>
 80263da:	4b0a      	ldr	r3, [pc, #40]	@ (8026404 <__d2b+0xb8>)
 80263dc:	18c0      	adds	r0, r0, r3
 80263de:	9b08      	ldr	r3, [sp, #32]
 80263e0:	6018      	str	r0, [r3, #0]
 80263e2:	4b09      	ldr	r3, [pc, #36]	@ (8026408 <__d2b+0xbc>)
 80263e4:	18f3      	adds	r3, r6, r3
 80263e6:	009b      	lsls	r3, r3, #2
 80263e8:	18e3      	adds	r3, r4, r3
 80263ea:	6958      	ldr	r0, [r3, #20]
 80263ec:	f7ff fcb2 	bl	8025d54 <__hi0bits>
 80263f0:	0176      	lsls	r6, r6, #5
 80263f2:	e7e3      	b.n	80263bc <__d2b+0x70>
 80263f4:	0802b418 	.word	0x0802b418
 80263f8:	0802b429 	.word	0x0802b429
 80263fc:	0000030f 	.word	0x0000030f
 8026400:	fffffbcd 	.word	0xfffffbcd
 8026404:	fffffbce 	.word	0xfffffbce
 8026408:	3fffffff 	.word	0x3fffffff

0802640c <__ratio>:
 802640c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802640e:	b087      	sub	sp, #28
 8026410:	000f      	movs	r7, r1
 8026412:	a904      	add	r1, sp, #16
 8026414:	0006      	movs	r6, r0
 8026416:	f7ff ff4d 	bl	80262b4 <__b2d>
 802641a:	9000      	str	r0, [sp, #0]
 802641c:	9101      	str	r1, [sp, #4]
 802641e:	9b00      	ldr	r3, [sp, #0]
 8026420:	9c01      	ldr	r4, [sp, #4]
 8026422:	0038      	movs	r0, r7
 8026424:	a905      	add	r1, sp, #20
 8026426:	9302      	str	r3, [sp, #8]
 8026428:	9403      	str	r4, [sp, #12]
 802642a:	f7ff ff43 	bl	80262b4 <__b2d>
 802642e:	000d      	movs	r5, r1
 8026430:	0002      	movs	r2, r0
 8026432:	000b      	movs	r3, r1
 8026434:	6930      	ldr	r0, [r6, #16]
 8026436:	6939      	ldr	r1, [r7, #16]
 8026438:	9e04      	ldr	r6, [sp, #16]
 802643a:	1a40      	subs	r0, r0, r1
 802643c:	9905      	ldr	r1, [sp, #20]
 802643e:	0140      	lsls	r0, r0, #5
 8026440:	1a71      	subs	r1, r6, r1
 8026442:	1841      	adds	r1, r0, r1
 8026444:	0508      	lsls	r0, r1, #20
 8026446:	2900      	cmp	r1, #0
 8026448:	dd08      	ble.n	802645c <__ratio+0x50>
 802644a:	9901      	ldr	r1, [sp, #4]
 802644c:	1841      	adds	r1, r0, r1
 802644e:	9103      	str	r1, [sp, #12]
 8026450:	9802      	ldr	r0, [sp, #8]
 8026452:	9903      	ldr	r1, [sp, #12]
 8026454:	f7db feb0 	bl	80021b8 <__aeabi_ddiv>
 8026458:	b007      	add	sp, #28
 802645a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802645c:	1a2b      	subs	r3, r5, r0
 802645e:	e7f7      	b.n	8026450 <__ratio+0x44>

08026460 <__copybits>:
 8026460:	b570      	push	{r4, r5, r6, lr}
 8026462:	0014      	movs	r4, r2
 8026464:	0005      	movs	r5, r0
 8026466:	3901      	subs	r1, #1
 8026468:	6913      	ldr	r3, [r2, #16]
 802646a:	1149      	asrs	r1, r1, #5
 802646c:	3101      	adds	r1, #1
 802646e:	0089      	lsls	r1, r1, #2
 8026470:	3414      	adds	r4, #20
 8026472:	009b      	lsls	r3, r3, #2
 8026474:	1841      	adds	r1, r0, r1
 8026476:	18e3      	adds	r3, r4, r3
 8026478:	42a3      	cmp	r3, r4
 802647a:	d80d      	bhi.n	8026498 <__copybits+0x38>
 802647c:	0014      	movs	r4, r2
 802647e:	3411      	adds	r4, #17
 8026480:	2500      	movs	r5, #0
 8026482:	42a3      	cmp	r3, r4
 8026484:	d303      	bcc.n	802648e <__copybits+0x2e>
 8026486:	1a9b      	subs	r3, r3, r2
 8026488:	3b11      	subs	r3, #17
 802648a:	089b      	lsrs	r3, r3, #2
 802648c:	009d      	lsls	r5, r3, #2
 802648e:	2300      	movs	r3, #0
 8026490:	1940      	adds	r0, r0, r5
 8026492:	4281      	cmp	r1, r0
 8026494:	d803      	bhi.n	802649e <__copybits+0x3e>
 8026496:	bd70      	pop	{r4, r5, r6, pc}
 8026498:	cc40      	ldmia	r4!, {r6}
 802649a:	c540      	stmia	r5!, {r6}
 802649c:	e7ec      	b.n	8026478 <__copybits+0x18>
 802649e:	c008      	stmia	r0!, {r3}
 80264a0:	e7f7      	b.n	8026492 <__copybits+0x32>

080264a2 <__any_on>:
 80264a2:	0002      	movs	r2, r0
 80264a4:	6900      	ldr	r0, [r0, #16]
 80264a6:	b510      	push	{r4, lr}
 80264a8:	3214      	adds	r2, #20
 80264aa:	114b      	asrs	r3, r1, #5
 80264ac:	4298      	cmp	r0, r3
 80264ae:	db13      	blt.n	80264d8 <__any_on+0x36>
 80264b0:	dd0c      	ble.n	80264cc <__any_on+0x2a>
 80264b2:	241f      	movs	r4, #31
 80264b4:	0008      	movs	r0, r1
 80264b6:	4020      	ands	r0, r4
 80264b8:	4221      	tst	r1, r4
 80264ba:	d007      	beq.n	80264cc <__any_on+0x2a>
 80264bc:	0099      	lsls	r1, r3, #2
 80264be:	588c      	ldr	r4, [r1, r2]
 80264c0:	0021      	movs	r1, r4
 80264c2:	40c1      	lsrs	r1, r0
 80264c4:	4081      	lsls	r1, r0
 80264c6:	2001      	movs	r0, #1
 80264c8:	428c      	cmp	r4, r1
 80264ca:	d104      	bne.n	80264d6 <__any_on+0x34>
 80264cc:	009b      	lsls	r3, r3, #2
 80264ce:	18d3      	adds	r3, r2, r3
 80264d0:	4293      	cmp	r3, r2
 80264d2:	d803      	bhi.n	80264dc <__any_on+0x3a>
 80264d4:	2000      	movs	r0, #0
 80264d6:	bd10      	pop	{r4, pc}
 80264d8:	0003      	movs	r3, r0
 80264da:	e7f7      	b.n	80264cc <__any_on+0x2a>
 80264dc:	3b04      	subs	r3, #4
 80264de:	6819      	ldr	r1, [r3, #0]
 80264e0:	2900      	cmp	r1, #0
 80264e2:	d0f5      	beq.n	80264d0 <__any_on+0x2e>
 80264e4:	2001      	movs	r0, #1
 80264e6:	e7f6      	b.n	80264d6 <__any_on+0x34>

080264e8 <sulp>:
 80264e8:	b570      	push	{r4, r5, r6, lr}
 80264ea:	0016      	movs	r6, r2
 80264ec:	000d      	movs	r5, r1
 80264ee:	f7ff fec1 	bl	8026274 <__ulp>
 80264f2:	2e00      	cmp	r6, #0
 80264f4:	d00d      	beq.n	8026512 <sulp+0x2a>
 80264f6:	236b      	movs	r3, #107	@ 0x6b
 80264f8:	006a      	lsls	r2, r5, #1
 80264fa:	0d52      	lsrs	r2, r2, #21
 80264fc:	1a9b      	subs	r3, r3, r2
 80264fe:	2b00      	cmp	r3, #0
 8026500:	dd07      	ble.n	8026512 <sulp+0x2a>
 8026502:	2400      	movs	r4, #0
 8026504:	4a03      	ldr	r2, [pc, #12]	@ (8026514 <sulp+0x2c>)
 8026506:	051b      	lsls	r3, r3, #20
 8026508:	189d      	adds	r5, r3, r2
 802650a:	002b      	movs	r3, r5
 802650c:	0022      	movs	r2, r4
 802650e:	f7dc fa8d 	bl	8002a2c <__aeabi_dmul>
 8026512:	bd70      	pop	{r4, r5, r6, pc}
 8026514:	3ff00000 	.word	0x3ff00000

08026518 <_strtod_l>:
 8026518:	b5f0      	push	{r4, r5, r6, r7, lr}
 802651a:	b0a3      	sub	sp, #140	@ 0x8c
 802651c:	921b      	str	r2, [sp, #108]	@ 0x6c
 802651e:	2200      	movs	r2, #0
 8026520:	2600      	movs	r6, #0
 8026522:	2700      	movs	r7, #0
 8026524:	9005      	str	r0, [sp, #20]
 8026526:	9109      	str	r1, [sp, #36]	@ 0x24
 8026528:	921e      	str	r2, [sp, #120]	@ 0x78
 802652a:	911d      	str	r1, [sp, #116]	@ 0x74
 802652c:	780a      	ldrb	r2, [r1, #0]
 802652e:	2a2b      	cmp	r2, #43	@ 0x2b
 8026530:	d053      	beq.n	80265da <_strtod_l+0xc2>
 8026532:	d83f      	bhi.n	80265b4 <_strtod_l+0x9c>
 8026534:	2a0d      	cmp	r2, #13
 8026536:	d839      	bhi.n	80265ac <_strtod_l+0x94>
 8026538:	2a08      	cmp	r2, #8
 802653a:	d839      	bhi.n	80265b0 <_strtod_l+0x98>
 802653c:	2a00      	cmp	r2, #0
 802653e:	d042      	beq.n	80265c6 <_strtod_l+0xae>
 8026540:	2200      	movs	r2, #0
 8026542:	9212      	str	r2, [sp, #72]	@ 0x48
 8026544:	2100      	movs	r1, #0
 8026546:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 8026548:	910c      	str	r1, [sp, #48]	@ 0x30
 802654a:	782a      	ldrb	r2, [r5, #0]
 802654c:	2a30      	cmp	r2, #48	@ 0x30
 802654e:	d000      	beq.n	8026552 <_strtod_l+0x3a>
 8026550:	e083      	b.n	802665a <_strtod_l+0x142>
 8026552:	786a      	ldrb	r2, [r5, #1]
 8026554:	3120      	adds	r1, #32
 8026556:	438a      	bics	r2, r1
 8026558:	2a58      	cmp	r2, #88	@ 0x58
 802655a:	d000      	beq.n	802655e <_strtod_l+0x46>
 802655c:	e073      	b.n	8026646 <_strtod_l+0x12e>
 802655e:	9302      	str	r3, [sp, #8]
 8026560:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8026562:	4a9b      	ldr	r2, [pc, #620]	@ (80267d0 <_strtod_l+0x2b8>)
 8026564:	9301      	str	r3, [sp, #4]
 8026566:	ab1e      	add	r3, sp, #120	@ 0x78
 8026568:	9300      	str	r3, [sp, #0]
 802656a:	9805      	ldr	r0, [sp, #20]
 802656c:	ab1f      	add	r3, sp, #124	@ 0x7c
 802656e:	a91d      	add	r1, sp, #116	@ 0x74
 8026570:	f001 fece 	bl	8028310 <__gethex>
 8026574:	230f      	movs	r3, #15
 8026576:	0002      	movs	r2, r0
 8026578:	401a      	ands	r2, r3
 802657a:	0004      	movs	r4, r0
 802657c:	9206      	str	r2, [sp, #24]
 802657e:	4218      	tst	r0, r3
 8026580:	d005      	beq.n	802658e <_strtod_l+0x76>
 8026582:	2a06      	cmp	r2, #6
 8026584:	d12b      	bne.n	80265de <_strtod_l+0xc6>
 8026586:	2300      	movs	r3, #0
 8026588:	3501      	adds	r5, #1
 802658a:	951d      	str	r5, [sp, #116]	@ 0x74
 802658c:	9312      	str	r3, [sp, #72]	@ 0x48
 802658e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8026590:	2b00      	cmp	r3, #0
 8026592:	d002      	beq.n	802659a <_strtod_l+0x82>
 8026594:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8026596:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8026598:	6013      	str	r3, [r2, #0]
 802659a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 802659c:	2b00      	cmp	r3, #0
 802659e:	d019      	beq.n	80265d4 <_strtod_l+0xbc>
 80265a0:	2380      	movs	r3, #128	@ 0x80
 80265a2:	0030      	movs	r0, r6
 80265a4:	061b      	lsls	r3, r3, #24
 80265a6:	18f9      	adds	r1, r7, r3
 80265a8:	b023      	add	sp, #140	@ 0x8c
 80265aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80265ac:	2a20      	cmp	r2, #32
 80265ae:	d1c7      	bne.n	8026540 <_strtod_l+0x28>
 80265b0:	3101      	adds	r1, #1
 80265b2:	e7ba      	b.n	802652a <_strtod_l+0x12>
 80265b4:	2a2d      	cmp	r2, #45	@ 0x2d
 80265b6:	d1c3      	bne.n	8026540 <_strtod_l+0x28>
 80265b8:	3a2c      	subs	r2, #44	@ 0x2c
 80265ba:	9212      	str	r2, [sp, #72]	@ 0x48
 80265bc:	1c4a      	adds	r2, r1, #1
 80265be:	921d      	str	r2, [sp, #116]	@ 0x74
 80265c0:	784a      	ldrb	r2, [r1, #1]
 80265c2:	2a00      	cmp	r2, #0
 80265c4:	d1be      	bne.n	8026544 <_strtod_l+0x2c>
 80265c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80265c8:	931d      	str	r3, [sp, #116]	@ 0x74
 80265ca:	2300      	movs	r3, #0
 80265cc:	9312      	str	r3, [sp, #72]	@ 0x48
 80265ce:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80265d0:	2b00      	cmp	r3, #0
 80265d2:	d1df      	bne.n	8026594 <_strtod_l+0x7c>
 80265d4:	0030      	movs	r0, r6
 80265d6:	0039      	movs	r1, r7
 80265d8:	e7e6      	b.n	80265a8 <_strtod_l+0x90>
 80265da:	2200      	movs	r2, #0
 80265dc:	e7ed      	b.n	80265ba <_strtod_l+0xa2>
 80265de:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 80265e0:	2a00      	cmp	r2, #0
 80265e2:	d007      	beq.n	80265f4 <_strtod_l+0xdc>
 80265e4:	2135      	movs	r1, #53	@ 0x35
 80265e6:	a820      	add	r0, sp, #128	@ 0x80
 80265e8:	f7ff ff3a 	bl	8026460 <__copybits>
 80265ec:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80265ee:	9805      	ldr	r0, [sp, #20]
 80265f0:	f7ff fafc 	bl	8025bec <_Bfree>
 80265f4:	9806      	ldr	r0, [sp, #24]
 80265f6:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80265f8:	3801      	subs	r0, #1
 80265fa:	2804      	cmp	r0, #4
 80265fc:	d806      	bhi.n	802660c <_strtod_l+0xf4>
 80265fe:	f7d9 fd95 	bl	800012c <__gnu_thumb1_case_uqi>
 8026602:	0312      	.short	0x0312
 8026604:	1e1c      	.short	0x1e1c
 8026606:	12          	.byte	0x12
 8026607:	00          	.byte	0x00
 8026608:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 802660a:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 802660c:	05e4      	lsls	r4, r4, #23
 802660e:	d502      	bpl.n	8026616 <_strtod_l+0xfe>
 8026610:	2380      	movs	r3, #128	@ 0x80
 8026612:	061b      	lsls	r3, r3, #24
 8026614:	431f      	orrs	r7, r3
 8026616:	4b6f      	ldr	r3, [pc, #444]	@ (80267d4 <_strtod_l+0x2bc>)
 8026618:	423b      	tst	r3, r7
 802661a:	d1b8      	bne.n	802658e <_strtod_l+0x76>
 802661c:	f7fe fae0 	bl	8024be0 <__errno>
 8026620:	2322      	movs	r3, #34	@ 0x22
 8026622:	6003      	str	r3, [r0, #0]
 8026624:	e7b3      	b.n	802658e <_strtod_l+0x76>
 8026626:	496c      	ldr	r1, [pc, #432]	@ (80267d8 <_strtod_l+0x2c0>)
 8026628:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 802662a:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 802662c:	400a      	ands	r2, r1
 802662e:	496b      	ldr	r1, [pc, #428]	@ (80267dc <_strtod_l+0x2c4>)
 8026630:	185b      	adds	r3, r3, r1
 8026632:	051b      	lsls	r3, r3, #20
 8026634:	431a      	orrs	r2, r3
 8026636:	0017      	movs	r7, r2
 8026638:	e7e8      	b.n	802660c <_strtod_l+0xf4>
 802663a:	4f66      	ldr	r7, [pc, #408]	@ (80267d4 <_strtod_l+0x2bc>)
 802663c:	e7e6      	b.n	802660c <_strtod_l+0xf4>
 802663e:	2601      	movs	r6, #1
 8026640:	4f67      	ldr	r7, [pc, #412]	@ (80267e0 <_strtod_l+0x2c8>)
 8026642:	4276      	negs	r6, r6
 8026644:	e7e2      	b.n	802660c <_strtod_l+0xf4>
 8026646:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8026648:	1c5a      	adds	r2, r3, #1
 802664a:	921d      	str	r2, [sp, #116]	@ 0x74
 802664c:	785b      	ldrb	r3, [r3, #1]
 802664e:	2b30      	cmp	r3, #48	@ 0x30
 8026650:	d0f9      	beq.n	8026646 <_strtod_l+0x12e>
 8026652:	2b00      	cmp	r3, #0
 8026654:	d09b      	beq.n	802658e <_strtod_l+0x76>
 8026656:	2301      	movs	r3, #1
 8026658:	930c      	str	r3, [sp, #48]	@ 0x30
 802665a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 802665c:	220a      	movs	r2, #10
 802665e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8026660:	2300      	movs	r3, #0
 8026662:	9310      	str	r3, [sp, #64]	@ 0x40
 8026664:	930d      	str	r3, [sp, #52]	@ 0x34
 8026666:	9308      	str	r3, [sp, #32]
 8026668:	981d      	ldr	r0, [sp, #116]	@ 0x74
 802666a:	7804      	ldrb	r4, [r0, #0]
 802666c:	0023      	movs	r3, r4
 802666e:	3b30      	subs	r3, #48	@ 0x30
 8026670:	b2d9      	uxtb	r1, r3
 8026672:	2909      	cmp	r1, #9
 8026674:	d927      	bls.n	80266c6 <_strtod_l+0x1ae>
 8026676:	2201      	movs	r2, #1
 8026678:	495a      	ldr	r1, [pc, #360]	@ (80267e4 <_strtod_l+0x2cc>)
 802667a:	f7fe fa2f 	bl	8024adc <strncmp>
 802667e:	2800      	cmp	r0, #0
 8026680:	d033      	beq.n	80266ea <_strtod_l+0x1d2>
 8026682:	2000      	movs	r0, #0
 8026684:	0023      	movs	r3, r4
 8026686:	4684      	mov	ip, r0
 8026688:	9a08      	ldr	r2, [sp, #32]
 802668a:	900e      	str	r0, [sp, #56]	@ 0x38
 802668c:	9206      	str	r2, [sp, #24]
 802668e:	2220      	movs	r2, #32
 8026690:	0019      	movs	r1, r3
 8026692:	4391      	bics	r1, r2
 8026694:	000a      	movs	r2, r1
 8026696:	2100      	movs	r1, #0
 8026698:	9107      	str	r1, [sp, #28]
 802669a:	2a45      	cmp	r2, #69	@ 0x45
 802669c:	d000      	beq.n	80266a0 <_strtod_l+0x188>
 802669e:	e0cb      	b.n	8026838 <_strtod_l+0x320>
 80266a0:	9b06      	ldr	r3, [sp, #24]
 80266a2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80266a4:	4303      	orrs	r3, r0
 80266a6:	4313      	orrs	r3, r2
 80266a8:	428b      	cmp	r3, r1
 80266aa:	d08c      	beq.n	80265c6 <_strtod_l+0xae>
 80266ac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80266ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80266b0:	3301      	adds	r3, #1
 80266b2:	931d      	str	r3, [sp, #116]	@ 0x74
 80266b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80266b6:	785b      	ldrb	r3, [r3, #1]
 80266b8:	2b2b      	cmp	r3, #43	@ 0x2b
 80266ba:	d07b      	beq.n	80267b4 <_strtod_l+0x29c>
 80266bc:	000c      	movs	r4, r1
 80266be:	2b2d      	cmp	r3, #45	@ 0x2d
 80266c0:	d17e      	bne.n	80267c0 <_strtod_l+0x2a8>
 80266c2:	2401      	movs	r4, #1
 80266c4:	e077      	b.n	80267b6 <_strtod_l+0x29e>
 80266c6:	9908      	ldr	r1, [sp, #32]
 80266c8:	2908      	cmp	r1, #8
 80266ca:	dc09      	bgt.n	80266e0 <_strtod_l+0x1c8>
 80266cc:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80266ce:	4351      	muls	r1, r2
 80266d0:	185b      	adds	r3, r3, r1
 80266d2:	930d      	str	r3, [sp, #52]	@ 0x34
 80266d4:	9b08      	ldr	r3, [sp, #32]
 80266d6:	3001      	adds	r0, #1
 80266d8:	3301      	adds	r3, #1
 80266da:	9308      	str	r3, [sp, #32]
 80266dc:	901d      	str	r0, [sp, #116]	@ 0x74
 80266de:	e7c3      	b.n	8026668 <_strtod_l+0x150>
 80266e0:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 80266e2:	4355      	muls	r5, r2
 80266e4:	195b      	adds	r3, r3, r5
 80266e6:	9310      	str	r3, [sp, #64]	@ 0x40
 80266e8:	e7f4      	b.n	80266d4 <_strtod_l+0x1bc>
 80266ea:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80266ec:	1c5a      	adds	r2, r3, #1
 80266ee:	921d      	str	r2, [sp, #116]	@ 0x74
 80266f0:	9a08      	ldr	r2, [sp, #32]
 80266f2:	785b      	ldrb	r3, [r3, #1]
 80266f4:	2a00      	cmp	r2, #0
 80266f6:	d03e      	beq.n	8026776 <_strtod_l+0x25e>
 80266f8:	900e      	str	r0, [sp, #56]	@ 0x38
 80266fa:	9206      	str	r2, [sp, #24]
 80266fc:	001a      	movs	r2, r3
 80266fe:	3a30      	subs	r2, #48	@ 0x30
 8026700:	2a09      	cmp	r2, #9
 8026702:	d912      	bls.n	802672a <_strtod_l+0x212>
 8026704:	2201      	movs	r2, #1
 8026706:	4694      	mov	ip, r2
 8026708:	e7c1      	b.n	802668e <_strtod_l+0x176>
 802670a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 802670c:	3001      	adds	r0, #1
 802670e:	1c5a      	adds	r2, r3, #1
 8026710:	921d      	str	r2, [sp, #116]	@ 0x74
 8026712:	785b      	ldrb	r3, [r3, #1]
 8026714:	2b30      	cmp	r3, #48	@ 0x30
 8026716:	d0f8      	beq.n	802670a <_strtod_l+0x1f2>
 8026718:	001a      	movs	r2, r3
 802671a:	3a31      	subs	r2, #49	@ 0x31
 802671c:	2a08      	cmp	r2, #8
 802671e:	d844      	bhi.n	80267aa <_strtod_l+0x292>
 8026720:	900e      	str	r0, [sp, #56]	@ 0x38
 8026722:	2000      	movs	r0, #0
 8026724:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8026726:	9006      	str	r0, [sp, #24]
 8026728:	9213      	str	r2, [sp, #76]	@ 0x4c
 802672a:	001c      	movs	r4, r3
 802672c:	1c42      	adds	r2, r0, #1
 802672e:	3c30      	subs	r4, #48	@ 0x30
 8026730:	2b30      	cmp	r3, #48	@ 0x30
 8026732:	d01a      	beq.n	802676a <_strtod_l+0x252>
 8026734:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8026736:	9906      	ldr	r1, [sp, #24]
 8026738:	189b      	adds	r3, r3, r2
 802673a:	930e      	str	r3, [sp, #56]	@ 0x38
 802673c:	230a      	movs	r3, #10
 802673e:	469c      	mov	ip, r3
 8026740:	9d06      	ldr	r5, [sp, #24]
 8026742:	1c4b      	adds	r3, r1, #1
 8026744:	1b5d      	subs	r5, r3, r5
 8026746:	42aa      	cmp	r2, r5
 8026748:	dc17      	bgt.n	802677a <_strtod_l+0x262>
 802674a:	43c3      	mvns	r3, r0
 802674c:	9a06      	ldr	r2, [sp, #24]
 802674e:	17db      	asrs	r3, r3, #31
 8026750:	4003      	ands	r3, r0
 8026752:	18d1      	adds	r1, r2, r3
 8026754:	3201      	adds	r2, #1
 8026756:	18d3      	adds	r3, r2, r3
 8026758:	9306      	str	r3, [sp, #24]
 802675a:	2908      	cmp	r1, #8
 802675c:	dc1c      	bgt.n	8026798 <_strtod_l+0x280>
 802675e:	230a      	movs	r3, #10
 8026760:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8026762:	4353      	muls	r3, r2
 8026764:	2200      	movs	r2, #0
 8026766:	18e3      	adds	r3, r4, r3
 8026768:	930d      	str	r3, [sp, #52]	@ 0x34
 802676a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 802676c:	0010      	movs	r0, r2
 802676e:	1c59      	adds	r1, r3, #1
 8026770:	911d      	str	r1, [sp, #116]	@ 0x74
 8026772:	785b      	ldrb	r3, [r3, #1]
 8026774:	e7c2      	b.n	80266fc <_strtod_l+0x1e4>
 8026776:	9808      	ldr	r0, [sp, #32]
 8026778:	e7cc      	b.n	8026714 <_strtod_l+0x1fc>
 802677a:	2908      	cmp	r1, #8
 802677c:	dc05      	bgt.n	802678a <_strtod_l+0x272>
 802677e:	4665      	mov	r5, ip
 8026780:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8026782:	4369      	muls	r1, r5
 8026784:	910d      	str	r1, [sp, #52]	@ 0x34
 8026786:	0019      	movs	r1, r3
 8026788:	e7da      	b.n	8026740 <_strtod_l+0x228>
 802678a:	2b10      	cmp	r3, #16
 802678c:	dcfb      	bgt.n	8026786 <_strtod_l+0x26e>
 802678e:	4661      	mov	r1, ip
 8026790:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8026792:	434d      	muls	r5, r1
 8026794:	9510      	str	r5, [sp, #64]	@ 0x40
 8026796:	e7f6      	b.n	8026786 <_strtod_l+0x26e>
 8026798:	2200      	movs	r2, #0
 802679a:	290f      	cmp	r1, #15
 802679c:	dce5      	bgt.n	802676a <_strtod_l+0x252>
 802679e:	230a      	movs	r3, #10
 80267a0:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 80267a2:	435d      	muls	r5, r3
 80267a4:	1963      	adds	r3, r4, r5
 80267a6:	9310      	str	r3, [sp, #64]	@ 0x40
 80267a8:	e7df      	b.n	802676a <_strtod_l+0x252>
 80267aa:	2200      	movs	r2, #0
 80267ac:	920e      	str	r2, [sp, #56]	@ 0x38
 80267ae:	9206      	str	r2, [sp, #24]
 80267b0:	3201      	adds	r2, #1
 80267b2:	e7a8      	b.n	8026706 <_strtod_l+0x1ee>
 80267b4:	2400      	movs	r4, #0
 80267b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80267b8:	3302      	adds	r3, #2
 80267ba:	931d      	str	r3, [sp, #116]	@ 0x74
 80267bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80267be:	789b      	ldrb	r3, [r3, #2]
 80267c0:	001a      	movs	r2, r3
 80267c2:	3a30      	subs	r2, #48	@ 0x30
 80267c4:	2a09      	cmp	r2, #9
 80267c6:	d913      	bls.n	80267f0 <_strtod_l+0x2d8>
 80267c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80267ca:	921d      	str	r2, [sp, #116]	@ 0x74
 80267cc:	2200      	movs	r2, #0
 80267ce:	e032      	b.n	8026836 <_strtod_l+0x31e>
 80267d0:	0802b664 	.word	0x0802b664
 80267d4:	7ff00000 	.word	0x7ff00000
 80267d8:	ffefffff 	.word	0xffefffff
 80267dc:	00000433 	.word	0x00000433
 80267e0:	7fffffff 	.word	0x7fffffff
 80267e4:	0802b482 	.word	0x0802b482
 80267e8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80267ea:	1c5a      	adds	r2, r3, #1
 80267ec:	921d      	str	r2, [sp, #116]	@ 0x74
 80267ee:	785b      	ldrb	r3, [r3, #1]
 80267f0:	2b30      	cmp	r3, #48	@ 0x30
 80267f2:	d0f9      	beq.n	80267e8 <_strtod_l+0x2d0>
 80267f4:	2200      	movs	r2, #0
 80267f6:	9207      	str	r2, [sp, #28]
 80267f8:	001a      	movs	r2, r3
 80267fa:	3a31      	subs	r2, #49	@ 0x31
 80267fc:	2a08      	cmp	r2, #8
 80267fe:	d81b      	bhi.n	8026838 <_strtod_l+0x320>
 8026800:	3b30      	subs	r3, #48	@ 0x30
 8026802:	001a      	movs	r2, r3
 8026804:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8026806:	9307      	str	r3, [sp, #28]
 8026808:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 802680a:	1c59      	adds	r1, r3, #1
 802680c:	911d      	str	r1, [sp, #116]	@ 0x74
 802680e:	785b      	ldrb	r3, [r3, #1]
 8026810:	001d      	movs	r5, r3
 8026812:	3d30      	subs	r5, #48	@ 0x30
 8026814:	2d09      	cmp	r5, #9
 8026816:	d93a      	bls.n	802688e <_strtod_l+0x376>
 8026818:	9d07      	ldr	r5, [sp, #28]
 802681a:	1b49      	subs	r1, r1, r5
 802681c:	000d      	movs	r5, r1
 802681e:	49b3      	ldr	r1, [pc, #716]	@ (8026aec <_strtod_l+0x5d4>)
 8026820:	9107      	str	r1, [sp, #28]
 8026822:	2d08      	cmp	r5, #8
 8026824:	dc03      	bgt.n	802682e <_strtod_l+0x316>
 8026826:	9207      	str	r2, [sp, #28]
 8026828:	428a      	cmp	r2, r1
 802682a:	dd00      	ble.n	802682e <_strtod_l+0x316>
 802682c:	9107      	str	r1, [sp, #28]
 802682e:	2c00      	cmp	r4, #0
 8026830:	d002      	beq.n	8026838 <_strtod_l+0x320>
 8026832:	9a07      	ldr	r2, [sp, #28]
 8026834:	4252      	negs	r2, r2
 8026836:	9207      	str	r2, [sp, #28]
 8026838:	9a06      	ldr	r2, [sp, #24]
 802683a:	2a00      	cmp	r2, #0
 802683c:	d14b      	bne.n	80268d6 <_strtod_l+0x3be>
 802683e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8026840:	4310      	orrs	r0, r2
 8026842:	d000      	beq.n	8026846 <_strtod_l+0x32e>
 8026844:	e6a3      	b.n	802658e <_strtod_l+0x76>
 8026846:	4662      	mov	r2, ip
 8026848:	2a00      	cmp	r2, #0
 802684a:	d000      	beq.n	802684e <_strtod_l+0x336>
 802684c:	e6bb      	b.n	80265c6 <_strtod_l+0xae>
 802684e:	2b69      	cmp	r3, #105	@ 0x69
 8026850:	d025      	beq.n	802689e <_strtod_l+0x386>
 8026852:	dc21      	bgt.n	8026898 <_strtod_l+0x380>
 8026854:	2b49      	cmp	r3, #73	@ 0x49
 8026856:	d022      	beq.n	802689e <_strtod_l+0x386>
 8026858:	2b4e      	cmp	r3, #78	@ 0x4e
 802685a:	d000      	beq.n	802685e <_strtod_l+0x346>
 802685c:	e6b3      	b.n	80265c6 <_strtod_l+0xae>
 802685e:	49a4      	ldr	r1, [pc, #656]	@ (8026af0 <_strtod_l+0x5d8>)
 8026860:	a81d      	add	r0, sp, #116	@ 0x74
 8026862:	f001 ff8b 	bl	802877c <__match>
 8026866:	2800      	cmp	r0, #0
 8026868:	d100      	bne.n	802686c <_strtod_l+0x354>
 802686a:	e6ac      	b.n	80265c6 <_strtod_l+0xae>
 802686c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 802686e:	781b      	ldrb	r3, [r3, #0]
 8026870:	2b28      	cmp	r3, #40	@ 0x28
 8026872:	d12a      	bne.n	80268ca <_strtod_l+0x3b2>
 8026874:	499f      	ldr	r1, [pc, #636]	@ (8026af4 <_strtod_l+0x5dc>)
 8026876:	aa20      	add	r2, sp, #128	@ 0x80
 8026878:	a81d      	add	r0, sp, #116	@ 0x74
 802687a:	f001 ff93 	bl	80287a4 <__hexnan>
 802687e:	2805      	cmp	r0, #5
 8026880:	d123      	bne.n	80268ca <_strtod_l+0x3b2>
 8026882:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8026884:	4a9c      	ldr	r2, [pc, #624]	@ (8026af8 <_strtod_l+0x5e0>)
 8026886:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8026888:	431a      	orrs	r2, r3
 802688a:	0017      	movs	r7, r2
 802688c:	e67f      	b.n	802658e <_strtod_l+0x76>
 802688e:	210a      	movs	r1, #10
 8026890:	434a      	muls	r2, r1
 8026892:	18d2      	adds	r2, r2, r3
 8026894:	3a30      	subs	r2, #48	@ 0x30
 8026896:	e7b7      	b.n	8026808 <_strtod_l+0x2f0>
 8026898:	2b6e      	cmp	r3, #110	@ 0x6e
 802689a:	d0e0      	beq.n	802685e <_strtod_l+0x346>
 802689c:	e693      	b.n	80265c6 <_strtod_l+0xae>
 802689e:	4997      	ldr	r1, [pc, #604]	@ (8026afc <_strtod_l+0x5e4>)
 80268a0:	a81d      	add	r0, sp, #116	@ 0x74
 80268a2:	f001 ff6b 	bl	802877c <__match>
 80268a6:	2800      	cmp	r0, #0
 80268a8:	d100      	bne.n	80268ac <_strtod_l+0x394>
 80268aa:	e68c      	b.n	80265c6 <_strtod_l+0xae>
 80268ac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80268ae:	4994      	ldr	r1, [pc, #592]	@ (8026b00 <_strtod_l+0x5e8>)
 80268b0:	3b01      	subs	r3, #1
 80268b2:	a81d      	add	r0, sp, #116	@ 0x74
 80268b4:	931d      	str	r3, [sp, #116]	@ 0x74
 80268b6:	f001 ff61 	bl	802877c <__match>
 80268ba:	2800      	cmp	r0, #0
 80268bc:	d102      	bne.n	80268c4 <_strtod_l+0x3ac>
 80268be:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80268c0:	3301      	adds	r3, #1
 80268c2:	931d      	str	r3, [sp, #116]	@ 0x74
 80268c4:	2600      	movs	r6, #0
 80268c6:	4f8c      	ldr	r7, [pc, #560]	@ (8026af8 <_strtod_l+0x5e0>)
 80268c8:	e661      	b.n	802658e <_strtod_l+0x76>
 80268ca:	488e      	ldr	r0, [pc, #568]	@ (8026b04 <_strtod_l+0x5ec>)
 80268cc:	f001 fc66 	bl	802819c <nan>
 80268d0:	0006      	movs	r6, r0
 80268d2:	000f      	movs	r7, r1
 80268d4:	e65b      	b.n	802658e <_strtod_l+0x76>
 80268d6:	9b07      	ldr	r3, [sp, #28]
 80268d8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80268da:	1a9b      	subs	r3, r3, r2
 80268dc:	930c      	str	r3, [sp, #48]	@ 0x30
 80268de:	9b08      	ldr	r3, [sp, #32]
 80268e0:	2b00      	cmp	r3, #0
 80268e2:	d101      	bne.n	80268e8 <_strtod_l+0x3d0>
 80268e4:	9b06      	ldr	r3, [sp, #24]
 80268e6:	9308      	str	r3, [sp, #32]
 80268e8:	9c06      	ldr	r4, [sp, #24]
 80268ea:	2c10      	cmp	r4, #16
 80268ec:	dd00      	ble.n	80268f0 <_strtod_l+0x3d8>
 80268ee:	2410      	movs	r4, #16
 80268f0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80268f2:	f7dd f817 	bl	8003924 <__aeabi_ui2d>
 80268f6:	9b06      	ldr	r3, [sp, #24]
 80268f8:	0006      	movs	r6, r0
 80268fa:	000f      	movs	r7, r1
 80268fc:	2b09      	cmp	r3, #9
 80268fe:	dc13      	bgt.n	8026928 <_strtod_l+0x410>
 8026900:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8026902:	2b00      	cmp	r3, #0
 8026904:	d100      	bne.n	8026908 <_strtod_l+0x3f0>
 8026906:	e642      	b.n	802658e <_strtod_l+0x76>
 8026908:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 802690a:	2b00      	cmp	r3, #0
 802690c:	dc00      	bgt.n	8026910 <_strtod_l+0x3f8>
 802690e:	e07e      	b.n	8026a0e <_strtod_l+0x4f6>
 8026910:	2b16      	cmp	r3, #22
 8026912:	dc63      	bgt.n	80269dc <_strtod_l+0x4c4>
 8026914:	497c      	ldr	r1, [pc, #496]	@ (8026b08 <_strtod_l+0x5f0>)
 8026916:	00db      	lsls	r3, r3, #3
 8026918:	18c9      	adds	r1, r1, r3
 802691a:	0032      	movs	r2, r6
 802691c:	6808      	ldr	r0, [r1, #0]
 802691e:	6849      	ldr	r1, [r1, #4]
 8026920:	003b      	movs	r3, r7
 8026922:	f7dc f883 	bl	8002a2c <__aeabi_dmul>
 8026926:	e7d3      	b.n	80268d0 <_strtod_l+0x3b8>
 8026928:	0022      	movs	r2, r4
 802692a:	4b77      	ldr	r3, [pc, #476]	@ (8026b08 <_strtod_l+0x5f0>)
 802692c:	3a09      	subs	r2, #9
 802692e:	00d2      	lsls	r2, r2, #3
 8026930:	189b      	adds	r3, r3, r2
 8026932:	681a      	ldr	r2, [r3, #0]
 8026934:	685b      	ldr	r3, [r3, #4]
 8026936:	f7dc f879 	bl	8002a2c <__aeabi_dmul>
 802693a:	0006      	movs	r6, r0
 802693c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 802693e:	000f      	movs	r7, r1
 8026940:	f7dc fff0 	bl	8003924 <__aeabi_ui2d>
 8026944:	000b      	movs	r3, r1
 8026946:	0002      	movs	r2, r0
 8026948:	0039      	movs	r1, r7
 802694a:	0030      	movs	r0, r6
 802694c:	f7db f86e 	bl	8001a2c <__aeabi_dadd>
 8026950:	9b06      	ldr	r3, [sp, #24]
 8026952:	0006      	movs	r6, r0
 8026954:	000f      	movs	r7, r1
 8026956:	2b0f      	cmp	r3, #15
 8026958:	ddd2      	ble.n	8026900 <_strtod_l+0x3e8>
 802695a:	9b06      	ldr	r3, [sp, #24]
 802695c:	1b1c      	subs	r4, r3, r4
 802695e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8026960:	18e4      	adds	r4, r4, r3
 8026962:	2c00      	cmp	r4, #0
 8026964:	dc00      	bgt.n	8026968 <_strtod_l+0x450>
 8026966:	e09b      	b.n	8026aa0 <_strtod_l+0x588>
 8026968:	220f      	movs	r2, #15
 802696a:	0023      	movs	r3, r4
 802696c:	4013      	ands	r3, r2
 802696e:	4214      	tst	r4, r2
 8026970:	d00a      	beq.n	8026988 <_strtod_l+0x470>
 8026972:	4965      	ldr	r1, [pc, #404]	@ (8026b08 <_strtod_l+0x5f0>)
 8026974:	00db      	lsls	r3, r3, #3
 8026976:	18c9      	adds	r1, r1, r3
 8026978:	0032      	movs	r2, r6
 802697a:	6808      	ldr	r0, [r1, #0]
 802697c:	6849      	ldr	r1, [r1, #4]
 802697e:	003b      	movs	r3, r7
 8026980:	f7dc f854 	bl	8002a2c <__aeabi_dmul>
 8026984:	0006      	movs	r6, r0
 8026986:	000f      	movs	r7, r1
 8026988:	230f      	movs	r3, #15
 802698a:	439c      	bics	r4, r3
 802698c:	d073      	beq.n	8026a76 <_strtod_l+0x55e>
 802698e:	3326      	adds	r3, #38	@ 0x26
 8026990:	33ff      	adds	r3, #255	@ 0xff
 8026992:	429c      	cmp	r4, r3
 8026994:	dd4b      	ble.n	8026a2e <_strtod_l+0x516>
 8026996:	2300      	movs	r3, #0
 8026998:	9306      	str	r3, [sp, #24]
 802699a:	9307      	str	r3, [sp, #28]
 802699c:	930d      	str	r3, [sp, #52]	@ 0x34
 802699e:	9308      	str	r3, [sp, #32]
 80269a0:	2322      	movs	r3, #34	@ 0x22
 80269a2:	2600      	movs	r6, #0
 80269a4:	9a05      	ldr	r2, [sp, #20]
 80269a6:	4f54      	ldr	r7, [pc, #336]	@ (8026af8 <_strtod_l+0x5e0>)
 80269a8:	6013      	str	r3, [r2, #0]
 80269aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80269ac:	42b3      	cmp	r3, r6
 80269ae:	d100      	bne.n	80269b2 <_strtod_l+0x49a>
 80269b0:	e5ed      	b.n	802658e <_strtod_l+0x76>
 80269b2:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80269b4:	9805      	ldr	r0, [sp, #20]
 80269b6:	f7ff f919 	bl	8025bec <_Bfree>
 80269ba:	9908      	ldr	r1, [sp, #32]
 80269bc:	9805      	ldr	r0, [sp, #20]
 80269be:	f7ff f915 	bl	8025bec <_Bfree>
 80269c2:	9907      	ldr	r1, [sp, #28]
 80269c4:	9805      	ldr	r0, [sp, #20]
 80269c6:	f7ff f911 	bl	8025bec <_Bfree>
 80269ca:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80269cc:	9805      	ldr	r0, [sp, #20]
 80269ce:	f7ff f90d 	bl	8025bec <_Bfree>
 80269d2:	9906      	ldr	r1, [sp, #24]
 80269d4:	9805      	ldr	r0, [sp, #20]
 80269d6:	f7ff f909 	bl	8025bec <_Bfree>
 80269da:	e5d8      	b.n	802658e <_strtod_l+0x76>
 80269dc:	2325      	movs	r3, #37	@ 0x25
 80269de:	9a06      	ldr	r2, [sp, #24]
 80269e0:	1a9b      	subs	r3, r3, r2
 80269e2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80269e4:	4293      	cmp	r3, r2
 80269e6:	dbb8      	blt.n	802695a <_strtod_l+0x442>
 80269e8:	240f      	movs	r4, #15
 80269ea:	9b06      	ldr	r3, [sp, #24]
 80269ec:	4d46      	ldr	r5, [pc, #280]	@ (8026b08 <_strtod_l+0x5f0>)
 80269ee:	1ae4      	subs	r4, r4, r3
 80269f0:	00e1      	lsls	r1, r4, #3
 80269f2:	1869      	adds	r1, r5, r1
 80269f4:	0032      	movs	r2, r6
 80269f6:	6808      	ldr	r0, [r1, #0]
 80269f8:	6849      	ldr	r1, [r1, #4]
 80269fa:	003b      	movs	r3, r7
 80269fc:	f7dc f816 	bl	8002a2c <__aeabi_dmul>
 8026a00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8026a02:	1b1c      	subs	r4, r3, r4
 8026a04:	00e4      	lsls	r4, r4, #3
 8026a06:	192d      	adds	r5, r5, r4
 8026a08:	682a      	ldr	r2, [r5, #0]
 8026a0a:	686b      	ldr	r3, [r5, #4]
 8026a0c:	e789      	b.n	8026922 <_strtod_l+0x40a>
 8026a0e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8026a10:	3316      	adds	r3, #22
 8026a12:	dba2      	blt.n	802695a <_strtod_l+0x442>
 8026a14:	9907      	ldr	r1, [sp, #28]
 8026a16:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8026a18:	4b3b      	ldr	r3, [pc, #236]	@ (8026b08 <_strtod_l+0x5f0>)
 8026a1a:	1a52      	subs	r2, r2, r1
 8026a1c:	00d2      	lsls	r2, r2, #3
 8026a1e:	189b      	adds	r3, r3, r2
 8026a20:	0030      	movs	r0, r6
 8026a22:	681a      	ldr	r2, [r3, #0]
 8026a24:	685b      	ldr	r3, [r3, #4]
 8026a26:	0039      	movs	r1, r7
 8026a28:	f7db fbc6 	bl	80021b8 <__aeabi_ddiv>
 8026a2c:	e750      	b.n	80268d0 <_strtod_l+0x3b8>
 8026a2e:	2300      	movs	r3, #0
 8026a30:	0030      	movs	r0, r6
 8026a32:	0039      	movs	r1, r7
 8026a34:	4d35      	ldr	r5, [pc, #212]	@ (8026b0c <_strtod_l+0x5f4>)
 8026a36:	1124      	asrs	r4, r4, #4
 8026a38:	9309      	str	r3, [sp, #36]	@ 0x24
 8026a3a:	2c01      	cmp	r4, #1
 8026a3c:	dc1e      	bgt.n	8026a7c <_strtod_l+0x564>
 8026a3e:	2b00      	cmp	r3, #0
 8026a40:	d001      	beq.n	8026a46 <_strtod_l+0x52e>
 8026a42:	0006      	movs	r6, r0
 8026a44:	000f      	movs	r7, r1
 8026a46:	4b32      	ldr	r3, [pc, #200]	@ (8026b10 <_strtod_l+0x5f8>)
 8026a48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8026a4a:	18ff      	adds	r7, r7, r3
 8026a4c:	4b2f      	ldr	r3, [pc, #188]	@ (8026b0c <_strtod_l+0x5f4>)
 8026a4e:	00d5      	lsls	r5, r2, #3
 8026a50:	195d      	adds	r5, r3, r5
 8026a52:	0032      	movs	r2, r6
 8026a54:	6828      	ldr	r0, [r5, #0]
 8026a56:	6869      	ldr	r1, [r5, #4]
 8026a58:	003b      	movs	r3, r7
 8026a5a:	f7db ffe7 	bl	8002a2c <__aeabi_dmul>
 8026a5e:	4b26      	ldr	r3, [pc, #152]	@ (8026af8 <_strtod_l+0x5e0>)
 8026a60:	4a2c      	ldr	r2, [pc, #176]	@ (8026b14 <_strtod_l+0x5fc>)
 8026a62:	0006      	movs	r6, r0
 8026a64:	400b      	ands	r3, r1
 8026a66:	4293      	cmp	r3, r2
 8026a68:	d895      	bhi.n	8026996 <_strtod_l+0x47e>
 8026a6a:	4a2b      	ldr	r2, [pc, #172]	@ (8026b18 <_strtod_l+0x600>)
 8026a6c:	4293      	cmp	r3, r2
 8026a6e:	d913      	bls.n	8026a98 <_strtod_l+0x580>
 8026a70:	2601      	movs	r6, #1
 8026a72:	4f2a      	ldr	r7, [pc, #168]	@ (8026b1c <_strtod_l+0x604>)
 8026a74:	4276      	negs	r6, r6
 8026a76:	2300      	movs	r3, #0
 8026a78:	9309      	str	r3, [sp, #36]	@ 0x24
 8026a7a:	e086      	b.n	8026b8a <_strtod_l+0x672>
 8026a7c:	2201      	movs	r2, #1
 8026a7e:	4214      	tst	r4, r2
 8026a80:	d004      	beq.n	8026a8c <_strtod_l+0x574>
 8026a82:	682a      	ldr	r2, [r5, #0]
 8026a84:	686b      	ldr	r3, [r5, #4]
 8026a86:	f7db ffd1 	bl	8002a2c <__aeabi_dmul>
 8026a8a:	2301      	movs	r3, #1
 8026a8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8026a8e:	1064      	asrs	r4, r4, #1
 8026a90:	3201      	adds	r2, #1
 8026a92:	9209      	str	r2, [sp, #36]	@ 0x24
 8026a94:	3508      	adds	r5, #8
 8026a96:	e7d0      	b.n	8026a3a <_strtod_l+0x522>
 8026a98:	23d4      	movs	r3, #212	@ 0xd4
 8026a9a:	049b      	lsls	r3, r3, #18
 8026a9c:	18cf      	adds	r7, r1, r3
 8026a9e:	e7ea      	b.n	8026a76 <_strtod_l+0x55e>
 8026aa0:	2c00      	cmp	r4, #0
 8026aa2:	d0e8      	beq.n	8026a76 <_strtod_l+0x55e>
 8026aa4:	4264      	negs	r4, r4
 8026aa6:	230f      	movs	r3, #15
 8026aa8:	0022      	movs	r2, r4
 8026aaa:	401a      	ands	r2, r3
 8026aac:	421c      	tst	r4, r3
 8026aae:	d00a      	beq.n	8026ac6 <_strtod_l+0x5ae>
 8026ab0:	4b15      	ldr	r3, [pc, #84]	@ (8026b08 <_strtod_l+0x5f0>)
 8026ab2:	00d2      	lsls	r2, r2, #3
 8026ab4:	189b      	adds	r3, r3, r2
 8026ab6:	0030      	movs	r0, r6
 8026ab8:	681a      	ldr	r2, [r3, #0]
 8026aba:	685b      	ldr	r3, [r3, #4]
 8026abc:	0039      	movs	r1, r7
 8026abe:	f7db fb7b 	bl	80021b8 <__aeabi_ddiv>
 8026ac2:	0006      	movs	r6, r0
 8026ac4:	000f      	movs	r7, r1
 8026ac6:	1124      	asrs	r4, r4, #4
 8026ac8:	d0d5      	beq.n	8026a76 <_strtod_l+0x55e>
 8026aca:	2c1f      	cmp	r4, #31
 8026acc:	dd28      	ble.n	8026b20 <_strtod_l+0x608>
 8026ace:	2300      	movs	r3, #0
 8026ad0:	9306      	str	r3, [sp, #24]
 8026ad2:	9307      	str	r3, [sp, #28]
 8026ad4:	930d      	str	r3, [sp, #52]	@ 0x34
 8026ad6:	9308      	str	r3, [sp, #32]
 8026ad8:	2322      	movs	r3, #34	@ 0x22
 8026ada:	9a05      	ldr	r2, [sp, #20]
 8026adc:	2600      	movs	r6, #0
 8026ade:	6013      	str	r3, [r2, #0]
 8026ae0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8026ae2:	2700      	movs	r7, #0
 8026ae4:	2b00      	cmp	r3, #0
 8026ae6:	d000      	beq.n	8026aea <_strtod_l+0x5d2>
 8026ae8:	e763      	b.n	80269b2 <_strtod_l+0x49a>
 8026aea:	e550      	b.n	802658e <_strtod_l+0x76>
 8026aec:	00004e1f 	.word	0x00004e1f
 8026af0:	0802b372 	.word	0x0802b372
 8026af4:	0802b650 	.word	0x0802b650
 8026af8:	7ff00000 	.word	0x7ff00000
 8026afc:	0802b36a 	.word	0x0802b36a
 8026b00:	0802b39f 	.word	0x0802b39f
 8026b04:	0802b4f3 	.word	0x0802b4f3
 8026b08:	0802b588 	.word	0x0802b588
 8026b0c:	0802b560 	.word	0x0802b560
 8026b10:	fcb00000 	.word	0xfcb00000
 8026b14:	7ca00000 	.word	0x7ca00000
 8026b18:	7c900000 	.word	0x7c900000
 8026b1c:	7fefffff 	.word	0x7fefffff
 8026b20:	2310      	movs	r3, #16
 8026b22:	0022      	movs	r2, r4
 8026b24:	401a      	ands	r2, r3
 8026b26:	9209      	str	r2, [sp, #36]	@ 0x24
 8026b28:	421c      	tst	r4, r3
 8026b2a:	d001      	beq.n	8026b30 <_strtod_l+0x618>
 8026b2c:	335a      	adds	r3, #90	@ 0x5a
 8026b2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8026b30:	0030      	movs	r0, r6
 8026b32:	0039      	movs	r1, r7
 8026b34:	2300      	movs	r3, #0
 8026b36:	4dc0      	ldr	r5, [pc, #768]	@ (8026e38 <_strtod_l+0x920>)
 8026b38:	2201      	movs	r2, #1
 8026b3a:	4214      	tst	r4, r2
 8026b3c:	d004      	beq.n	8026b48 <_strtod_l+0x630>
 8026b3e:	682a      	ldr	r2, [r5, #0]
 8026b40:	686b      	ldr	r3, [r5, #4]
 8026b42:	f7db ff73 	bl	8002a2c <__aeabi_dmul>
 8026b46:	2301      	movs	r3, #1
 8026b48:	1064      	asrs	r4, r4, #1
 8026b4a:	3508      	adds	r5, #8
 8026b4c:	2c00      	cmp	r4, #0
 8026b4e:	d1f3      	bne.n	8026b38 <_strtod_l+0x620>
 8026b50:	2b00      	cmp	r3, #0
 8026b52:	d001      	beq.n	8026b58 <_strtod_l+0x640>
 8026b54:	0006      	movs	r6, r0
 8026b56:	000f      	movs	r7, r1
 8026b58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8026b5a:	2b00      	cmp	r3, #0
 8026b5c:	d00d      	beq.n	8026b7a <_strtod_l+0x662>
 8026b5e:	236b      	movs	r3, #107	@ 0x6b
 8026b60:	007a      	lsls	r2, r7, #1
 8026b62:	0d52      	lsrs	r2, r2, #21
 8026b64:	0039      	movs	r1, r7
 8026b66:	1a9b      	subs	r3, r3, r2
 8026b68:	2b00      	cmp	r3, #0
 8026b6a:	dd06      	ble.n	8026b7a <_strtod_l+0x662>
 8026b6c:	2b1f      	cmp	r3, #31
 8026b6e:	dd5c      	ble.n	8026c2a <_strtod_l+0x712>
 8026b70:	2600      	movs	r6, #0
 8026b72:	2b34      	cmp	r3, #52	@ 0x34
 8026b74:	dd52      	ble.n	8026c1c <_strtod_l+0x704>
 8026b76:	27dc      	movs	r7, #220	@ 0xdc
 8026b78:	04bf      	lsls	r7, r7, #18
 8026b7a:	2200      	movs	r2, #0
 8026b7c:	2300      	movs	r3, #0
 8026b7e:	0030      	movs	r0, r6
 8026b80:	0039      	movs	r1, r7
 8026b82:	f7d9 fc6d 	bl	8000460 <__aeabi_dcmpeq>
 8026b86:	2800      	cmp	r0, #0
 8026b88:	d1a1      	bne.n	8026ace <_strtod_l+0x5b6>
 8026b8a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8026b8c:	9a08      	ldr	r2, [sp, #32]
 8026b8e:	9300      	str	r3, [sp, #0]
 8026b90:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8026b92:	9b06      	ldr	r3, [sp, #24]
 8026b94:	9805      	ldr	r0, [sp, #20]
 8026b96:	f7ff f891 	bl	8025cbc <__s2b>
 8026b9a:	900d      	str	r0, [sp, #52]	@ 0x34
 8026b9c:	2800      	cmp	r0, #0
 8026b9e:	d100      	bne.n	8026ba2 <_strtod_l+0x68a>
 8026ba0:	e6f9      	b.n	8026996 <_strtod_l+0x47e>
 8026ba2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8026ba4:	9907      	ldr	r1, [sp, #28]
 8026ba6:	43db      	mvns	r3, r3
 8026ba8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8026baa:	17db      	asrs	r3, r3, #31
 8026bac:	1a52      	subs	r2, r2, r1
 8026bae:	9214      	str	r2, [sp, #80]	@ 0x50
 8026bb0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8026bb2:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8026bb4:	17d2      	asrs	r2, r2, #31
 8026bb6:	4011      	ands	r1, r2
 8026bb8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8026bba:	9114      	str	r1, [sp, #80]	@ 0x50
 8026bbc:	401a      	ands	r2, r3
 8026bbe:	2300      	movs	r3, #0
 8026bc0:	921a      	str	r2, [sp, #104]	@ 0x68
 8026bc2:	9306      	str	r3, [sp, #24]
 8026bc4:	9307      	str	r3, [sp, #28]
 8026bc6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8026bc8:	9805      	ldr	r0, [sp, #20]
 8026bca:	6859      	ldr	r1, [r3, #4]
 8026bcc:	f7fe ffca 	bl	8025b64 <_Balloc>
 8026bd0:	9008      	str	r0, [sp, #32]
 8026bd2:	2800      	cmp	r0, #0
 8026bd4:	d100      	bne.n	8026bd8 <_strtod_l+0x6c0>
 8026bd6:	e6e3      	b.n	80269a0 <_strtod_l+0x488>
 8026bd8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8026bda:	300c      	adds	r0, #12
 8026bdc:	0019      	movs	r1, r3
 8026bde:	691a      	ldr	r2, [r3, #16]
 8026be0:	310c      	adds	r1, #12
 8026be2:	3202      	adds	r2, #2
 8026be4:	0092      	lsls	r2, r2, #2
 8026be6:	f7fe f833 	bl	8024c50 <memcpy>
 8026bea:	ab20      	add	r3, sp, #128	@ 0x80
 8026bec:	9301      	str	r3, [sp, #4]
 8026bee:	ab1f      	add	r3, sp, #124	@ 0x7c
 8026bf0:	9300      	str	r3, [sp, #0]
 8026bf2:	0032      	movs	r2, r6
 8026bf4:	003b      	movs	r3, r7
 8026bf6:	9805      	ldr	r0, [sp, #20]
 8026bf8:	9610      	str	r6, [sp, #64]	@ 0x40
 8026bfa:	9711      	str	r7, [sp, #68]	@ 0x44
 8026bfc:	f7ff fba6 	bl	802634c <__d2b>
 8026c00:	901e      	str	r0, [sp, #120]	@ 0x78
 8026c02:	2800      	cmp	r0, #0
 8026c04:	d100      	bne.n	8026c08 <_strtod_l+0x6f0>
 8026c06:	e6cb      	b.n	80269a0 <_strtod_l+0x488>
 8026c08:	2101      	movs	r1, #1
 8026c0a:	9805      	ldr	r0, [sp, #20]
 8026c0c:	f7ff f8f2 	bl	8025df4 <__i2b>
 8026c10:	9007      	str	r0, [sp, #28]
 8026c12:	2800      	cmp	r0, #0
 8026c14:	d10e      	bne.n	8026c34 <_strtod_l+0x71c>
 8026c16:	2300      	movs	r3, #0
 8026c18:	9307      	str	r3, [sp, #28]
 8026c1a:	e6c1      	b.n	80269a0 <_strtod_l+0x488>
 8026c1c:	234b      	movs	r3, #75	@ 0x4b
 8026c1e:	1a9a      	subs	r2, r3, r2
 8026c20:	3b4c      	subs	r3, #76	@ 0x4c
 8026c22:	4093      	lsls	r3, r2
 8026c24:	4019      	ands	r1, r3
 8026c26:	000f      	movs	r7, r1
 8026c28:	e7a7      	b.n	8026b7a <_strtod_l+0x662>
 8026c2a:	2201      	movs	r2, #1
 8026c2c:	4252      	negs	r2, r2
 8026c2e:	409a      	lsls	r2, r3
 8026c30:	4016      	ands	r6, r2
 8026c32:	e7a2      	b.n	8026b7a <_strtod_l+0x662>
 8026c34:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8026c36:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8026c38:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8026c3a:	1ad4      	subs	r4, r2, r3
 8026c3c:	2b00      	cmp	r3, #0
 8026c3e:	db01      	blt.n	8026c44 <_strtod_l+0x72c>
 8026c40:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 8026c42:	195d      	adds	r5, r3, r5
 8026c44:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8026c46:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8026c48:	1a5b      	subs	r3, r3, r1
 8026c4a:	2136      	movs	r1, #54	@ 0x36
 8026c4c:	189b      	adds	r3, r3, r2
 8026c4e:	1a8a      	subs	r2, r1, r2
 8026c50:	497a      	ldr	r1, [pc, #488]	@ (8026e3c <_strtod_l+0x924>)
 8026c52:	2001      	movs	r0, #1
 8026c54:	468c      	mov	ip, r1
 8026c56:	2100      	movs	r1, #0
 8026c58:	3b01      	subs	r3, #1
 8026c5a:	9115      	str	r1, [sp, #84]	@ 0x54
 8026c5c:	9016      	str	r0, [sp, #88]	@ 0x58
 8026c5e:	4563      	cmp	r3, ip
 8026c60:	da06      	bge.n	8026c70 <_strtod_l+0x758>
 8026c62:	4661      	mov	r1, ip
 8026c64:	1ac9      	subs	r1, r1, r3
 8026c66:	1a52      	subs	r2, r2, r1
 8026c68:	291f      	cmp	r1, #31
 8026c6a:	dc3f      	bgt.n	8026cec <_strtod_l+0x7d4>
 8026c6c:	4088      	lsls	r0, r1
 8026c6e:	9016      	str	r0, [sp, #88]	@ 0x58
 8026c70:	18ab      	adds	r3, r5, r2
 8026c72:	930e      	str	r3, [sp, #56]	@ 0x38
 8026c74:	18a4      	adds	r4, r4, r2
 8026c76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8026c78:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8026c7a:	191c      	adds	r4, r3, r4
 8026c7c:	002b      	movs	r3, r5
 8026c7e:	4295      	cmp	r5, r2
 8026c80:	dd00      	ble.n	8026c84 <_strtod_l+0x76c>
 8026c82:	0013      	movs	r3, r2
 8026c84:	42a3      	cmp	r3, r4
 8026c86:	dd00      	ble.n	8026c8a <_strtod_l+0x772>
 8026c88:	0023      	movs	r3, r4
 8026c8a:	2b00      	cmp	r3, #0
 8026c8c:	dd04      	ble.n	8026c98 <_strtod_l+0x780>
 8026c8e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8026c90:	1ae4      	subs	r4, r4, r3
 8026c92:	1ad2      	subs	r2, r2, r3
 8026c94:	920e      	str	r2, [sp, #56]	@ 0x38
 8026c96:	1aed      	subs	r5, r5, r3
 8026c98:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8026c9a:	2b00      	cmp	r3, #0
 8026c9c:	dd16      	ble.n	8026ccc <_strtod_l+0x7b4>
 8026c9e:	001a      	movs	r2, r3
 8026ca0:	9907      	ldr	r1, [sp, #28]
 8026ca2:	9805      	ldr	r0, [sp, #20]
 8026ca4:	f7ff f968 	bl	8025f78 <__pow5mult>
 8026ca8:	9007      	str	r0, [sp, #28]
 8026caa:	2800      	cmp	r0, #0
 8026cac:	d0b3      	beq.n	8026c16 <_strtod_l+0x6fe>
 8026cae:	0001      	movs	r1, r0
 8026cb0:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8026cb2:	9805      	ldr	r0, [sp, #20]
 8026cb4:	f7ff f8b6 	bl	8025e24 <__multiply>
 8026cb8:	9013      	str	r0, [sp, #76]	@ 0x4c
 8026cba:	2800      	cmp	r0, #0
 8026cbc:	d100      	bne.n	8026cc0 <_strtod_l+0x7a8>
 8026cbe:	e66f      	b.n	80269a0 <_strtod_l+0x488>
 8026cc0:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8026cc2:	9805      	ldr	r0, [sp, #20]
 8026cc4:	f7fe ff92 	bl	8025bec <_Bfree>
 8026cc8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8026cca:	931e      	str	r3, [sp, #120]	@ 0x78
 8026ccc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8026cce:	2b00      	cmp	r3, #0
 8026cd0:	dc12      	bgt.n	8026cf8 <_strtod_l+0x7e0>
 8026cd2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8026cd4:	2b00      	cmp	r3, #0
 8026cd6:	dd18      	ble.n	8026d0a <_strtod_l+0x7f2>
 8026cd8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8026cda:	9908      	ldr	r1, [sp, #32]
 8026cdc:	9805      	ldr	r0, [sp, #20]
 8026cde:	f7ff f94b 	bl	8025f78 <__pow5mult>
 8026ce2:	9008      	str	r0, [sp, #32]
 8026ce4:	2800      	cmp	r0, #0
 8026ce6:	d110      	bne.n	8026d0a <_strtod_l+0x7f2>
 8026ce8:	2300      	movs	r3, #0
 8026cea:	e658      	b.n	802699e <_strtod_l+0x486>
 8026cec:	4954      	ldr	r1, [pc, #336]	@ (8026e40 <_strtod_l+0x928>)
 8026cee:	1acb      	subs	r3, r1, r3
 8026cf0:	0001      	movs	r1, r0
 8026cf2:	4099      	lsls	r1, r3
 8026cf4:	9115      	str	r1, [sp, #84]	@ 0x54
 8026cf6:	e7ba      	b.n	8026c6e <_strtod_l+0x756>
 8026cf8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8026cfa:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8026cfc:	9805      	ldr	r0, [sp, #20]
 8026cfe:	f7ff f997 	bl	8026030 <__lshift>
 8026d02:	901e      	str	r0, [sp, #120]	@ 0x78
 8026d04:	2800      	cmp	r0, #0
 8026d06:	d1e4      	bne.n	8026cd2 <_strtod_l+0x7ba>
 8026d08:	e64a      	b.n	80269a0 <_strtod_l+0x488>
 8026d0a:	2c00      	cmp	r4, #0
 8026d0c:	dd07      	ble.n	8026d1e <_strtod_l+0x806>
 8026d0e:	0022      	movs	r2, r4
 8026d10:	9908      	ldr	r1, [sp, #32]
 8026d12:	9805      	ldr	r0, [sp, #20]
 8026d14:	f7ff f98c 	bl	8026030 <__lshift>
 8026d18:	9008      	str	r0, [sp, #32]
 8026d1a:	2800      	cmp	r0, #0
 8026d1c:	d0e4      	beq.n	8026ce8 <_strtod_l+0x7d0>
 8026d1e:	2d00      	cmp	r5, #0
 8026d20:	dd08      	ble.n	8026d34 <_strtod_l+0x81c>
 8026d22:	002a      	movs	r2, r5
 8026d24:	9907      	ldr	r1, [sp, #28]
 8026d26:	9805      	ldr	r0, [sp, #20]
 8026d28:	f7ff f982 	bl	8026030 <__lshift>
 8026d2c:	9007      	str	r0, [sp, #28]
 8026d2e:	2800      	cmp	r0, #0
 8026d30:	d100      	bne.n	8026d34 <_strtod_l+0x81c>
 8026d32:	e635      	b.n	80269a0 <_strtod_l+0x488>
 8026d34:	9a08      	ldr	r2, [sp, #32]
 8026d36:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8026d38:	9805      	ldr	r0, [sp, #20]
 8026d3a:	f7ff fa01 	bl	8026140 <__mdiff>
 8026d3e:	9006      	str	r0, [sp, #24]
 8026d40:	2800      	cmp	r0, #0
 8026d42:	d100      	bne.n	8026d46 <_strtod_l+0x82e>
 8026d44:	e62c      	b.n	80269a0 <_strtod_l+0x488>
 8026d46:	68c3      	ldr	r3, [r0, #12]
 8026d48:	9907      	ldr	r1, [sp, #28]
 8026d4a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8026d4c:	2300      	movs	r3, #0
 8026d4e:	60c3      	str	r3, [r0, #12]
 8026d50:	f7ff f9da 	bl	8026108 <__mcmp>
 8026d54:	2800      	cmp	r0, #0
 8026d56:	da3b      	bge.n	8026dd0 <_strtod_l+0x8b8>
 8026d58:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8026d5a:	4333      	orrs	r3, r6
 8026d5c:	d167      	bne.n	8026e2e <_strtod_l+0x916>
 8026d5e:	033b      	lsls	r3, r7, #12
 8026d60:	d165      	bne.n	8026e2e <_strtod_l+0x916>
 8026d62:	22d6      	movs	r2, #214	@ 0xd6
 8026d64:	4b37      	ldr	r3, [pc, #220]	@ (8026e44 <_strtod_l+0x92c>)
 8026d66:	04d2      	lsls	r2, r2, #19
 8026d68:	403b      	ands	r3, r7
 8026d6a:	4293      	cmp	r3, r2
 8026d6c:	d95f      	bls.n	8026e2e <_strtod_l+0x916>
 8026d6e:	9b06      	ldr	r3, [sp, #24]
 8026d70:	695b      	ldr	r3, [r3, #20]
 8026d72:	2b00      	cmp	r3, #0
 8026d74:	d103      	bne.n	8026d7e <_strtod_l+0x866>
 8026d76:	9b06      	ldr	r3, [sp, #24]
 8026d78:	691b      	ldr	r3, [r3, #16]
 8026d7a:	2b01      	cmp	r3, #1
 8026d7c:	dd57      	ble.n	8026e2e <_strtod_l+0x916>
 8026d7e:	9906      	ldr	r1, [sp, #24]
 8026d80:	2201      	movs	r2, #1
 8026d82:	9805      	ldr	r0, [sp, #20]
 8026d84:	f7ff f954 	bl	8026030 <__lshift>
 8026d88:	9907      	ldr	r1, [sp, #28]
 8026d8a:	9006      	str	r0, [sp, #24]
 8026d8c:	f7ff f9bc 	bl	8026108 <__mcmp>
 8026d90:	2800      	cmp	r0, #0
 8026d92:	dd4c      	ble.n	8026e2e <_strtod_l+0x916>
 8026d94:	4b2b      	ldr	r3, [pc, #172]	@ (8026e44 <_strtod_l+0x92c>)
 8026d96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8026d98:	403b      	ands	r3, r7
 8026d9a:	2a00      	cmp	r2, #0
 8026d9c:	d074      	beq.n	8026e88 <_strtod_l+0x970>
 8026d9e:	22d6      	movs	r2, #214	@ 0xd6
 8026da0:	04d2      	lsls	r2, r2, #19
 8026da2:	4293      	cmp	r3, r2
 8026da4:	d870      	bhi.n	8026e88 <_strtod_l+0x970>
 8026da6:	22dc      	movs	r2, #220	@ 0xdc
 8026da8:	0492      	lsls	r2, r2, #18
 8026daa:	4293      	cmp	r3, r2
 8026dac:	d800      	bhi.n	8026db0 <_strtod_l+0x898>
 8026dae:	e693      	b.n	8026ad8 <_strtod_l+0x5c0>
 8026db0:	0030      	movs	r0, r6
 8026db2:	0039      	movs	r1, r7
 8026db4:	4b24      	ldr	r3, [pc, #144]	@ (8026e48 <_strtod_l+0x930>)
 8026db6:	2200      	movs	r2, #0
 8026db8:	f7db fe38 	bl	8002a2c <__aeabi_dmul>
 8026dbc:	4b21      	ldr	r3, [pc, #132]	@ (8026e44 <_strtod_l+0x92c>)
 8026dbe:	0006      	movs	r6, r0
 8026dc0:	000f      	movs	r7, r1
 8026dc2:	420b      	tst	r3, r1
 8026dc4:	d000      	beq.n	8026dc8 <_strtod_l+0x8b0>
 8026dc6:	e5f4      	b.n	80269b2 <_strtod_l+0x49a>
 8026dc8:	2322      	movs	r3, #34	@ 0x22
 8026dca:	9a05      	ldr	r2, [sp, #20]
 8026dcc:	6013      	str	r3, [r2, #0]
 8026dce:	e5f0      	b.n	80269b2 <_strtod_l+0x49a>
 8026dd0:	970e      	str	r7, [sp, #56]	@ 0x38
 8026dd2:	2800      	cmp	r0, #0
 8026dd4:	d175      	bne.n	8026ec2 <_strtod_l+0x9aa>
 8026dd6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8026dd8:	033b      	lsls	r3, r7, #12
 8026dda:	0b1b      	lsrs	r3, r3, #12
 8026ddc:	2a00      	cmp	r2, #0
 8026dde:	d039      	beq.n	8026e54 <_strtod_l+0x93c>
 8026de0:	4a1a      	ldr	r2, [pc, #104]	@ (8026e4c <_strtod_l+0x934>)
 8026de2:	4293      	cmp	r3, r2
 8026de4:	d138      	bne.n	8026e58 <_strtod_l+0x940>
 8026de6:	2101      	movs	r1, #1
 8026de8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8026dea:	4249      	negs	r1, r1
 8026dec:	0032      	movs	r2, r6
 8026dee:	0008      	movs	r0, r1
 8026df0:	2b00      	cmp	r3, #0
 8026df2:	d00b      	beq.n	8026e0c <_strtod_l+0x8f4>
 8026df4:	24d4      	movs	r4, #212	@ 0xd4
 8026df6:	4b13      	ldr	r3, [pc, #76]	@ (8026e44 <_strtod_l+0x92c>)
 8026df8:	0008      	movs	r0, r1
 8026dfa:	403b      	ands	r3, r7
 8026dfc:	04e4      	lsls	r4, r4, #19
 8026dfe:	42a3      	cmp	r3, r4
 8026e00:	d804      	bhi.n	8026e0c <_strtod_l+0x8f4>
 8026e02:	306c      	adds	r0, #108	@ 0x6c
 8026e04:	0d1b      	lsrs	r3, r3, #20
 8026e06:	1ac3      	subs	r3, r0, r3
 8026e08:	4099      	lsls	r1, r3
 8026e0a:	0008      	movs	r0, r1
 8026e0c:	4282      	cmp	r2, r0
 8026e0e:	d123      	bne.n	8026e58 <_strtod_l+0x940>
 8026e10:	4b0f      	ldr	r3, [pc, #60]	@ (8026e50 <_strtod_l+0x938>)
 8026e12:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8026e14:	4299      	cmp	r1, r3
 8026e16:	d102      	bne.n	8026e1e <_strtod_l+0x906>
 8026e18:	3201      	adds	r2, #1
 8026e1a:	d100      	bne.n	8026e1e <_strtod_l+0x906>
 8026e1c:	e5c0      	b.n	80269a0 <_strtod_l+0x488>
 8026e1e:	4b09      	ldr	r3, [pc, #36]	@ (8026e44 <_strtod_l+0x92c>)
 8026e20:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8026e22:	2600      	movs	r6, #0
 8026e24:	401a      	ands	r2, r3
 8026e26:	0013      	movs	r3, r2
 8026e28:	2280      	movs	r2, #128	@ 0x80
 8026e2a:	0352      	lsls	r2, r2, #13
 8026e2c:	189f      	adds	r7, r3, r2
 8026e2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8026e30:	2b00      	cmp	r3, #0
 8026e32:	d1bd      	bne.n	8026db0 <_strtod_l+0x898>
 8026e34:	e5bd      	b.n	80269b2 <_strtod_l+0x49a>
 8026e36:	46c0      	nop			@ (mov r8, r8)
 8026e38:	0802b678 	.word	0x0802b678
 8026e3c:	fffffc02 	.word	0xfffffc02
 8026e40:	fffffbe2 	.word	0xfffffbe2
 8026e44:	7ff00000 	.word	0x7ff00000
 8026e48:	39500000 	.word	0x39500000
 8026e4c:	000fffff 	.word	0x000fffff
 8026e50:	7fefffff 	.word	0x7fefffff
 8026e54:	4333      	orrs	r3, r6
 8026e56:	d09d      	beq.n	8026d94 <_strtod_l+0x87c>
 8026e58:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8026e5a:	2b00      	cmp	r3, #0
 8026e5c:	d01c      	beq.n	8026e98 <_strtod_l+0x980>
 8026e5e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8026e60:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8026e62:	4213      	tst	r3, r2
 8026e64:	d0e3      	beq.n	8026e2e <_strtod_l+0x916>
 8026e66:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8026e68:	0030      	movs	r0, r6
 8026e6a:	0039      	movs	r1, r7
 8026e6c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8026e6e:	2b00      	cmp	r3, #0
 8026e70:	d016      	beq.n	8026ea0 <_strtod_l+0x988>
 8026e72:	f7ff fb39 	bl	80264e8 <sulp>
 8026e76:	0002      	movs	r2, r0
 8026e78:	000b      	movs	r3, r1
 8026e7a:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8026e7c:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8026e7e:	f7da fdd5 	bl	8001a2c <__aeabi_dadd>
 8026e82:	0006      	movs	r6, r0
 8026e84:	000f      	movs	r7, r1
 8026e86:	e7d2      	b.n	8026e2e <_strtod_l+0x916>
 8026e88:	2601      	movs	r6, #1
 8026e8a:	4a92      	ldr	r2, [pc, #584]	@ (80270d4 <_strtod_l+0xbbc>)
 8026e8c:	4276      	negs	r6, r6
 8026e8e:	189b      	adds	r3, r3, r2
 8026e90:	4a91      	ldr	r2, [pc, #580]	@ (80270d8 <_strtod_l+0xbc0>)
 8026e92:	431a      	orrs	r2, r3
 8026e94:	0017      	movs	r7, r2
 8026e96:	e7ca      	b.n	8026e2e <_strtod_l+0x916>
 8026e98:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8026e9a:	4233      	tst	r3, r6
 8026e9c:	d0c7      	beq.n	8026e2e <_strtod_l+0x916>
 8026e9e:	e7e2      	b.n	8026e66 <_strtod_l+0x94e>
 8026ea0:	f7ff fb22 	bl	80264e8 <sulp>
 8026ea4:	0002      	movs	r2, r0
 8026ea6:	000b      	movs	r3, r1
 8026ea8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8026eaa:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8026eac:	f7dc f8a4 	bl	8002ff8 <__aeabi_dsub>
 8026eb0:	2200      	movs	r2, #0
 8026eb2:	2300      	movs	r3, #0
 8026eb4:	0006      	movs	r6, r0
 8026eb6:	000f      	movs	r7, r1
 8026eb8:	f7d9 fad2 	bl	8000460 <__aeabi_dcmpeq>
 8026ebc:	2800      	cmp	r0, #0
 8026ebe:	d0b6      	beq.n	8026e2e <_strtod_l+0x916>
 8026ec0:	e60a      	b.n	8026ad8 <_strtod_l+0x5c0>
 8026ec2:	9907      	ldr	r1, [sp, #28]
 8026ec4:	9806      	ldr	r0, [sp, #24]
 8026ec6:	f7ff faa1 	bl	802640c <__ratio>
 8026eca:	2380      	movs	r3, #128	@ 0x80
 8026ecc:	2200      	movs	r2, #0
 8026ece:	05db      	lsls	r3, r3, #23
 8026ed0:	0004      	movs	r4, r0
 8026ed2:	000d      	movs	r5, r1
 8026ed4:	f7d9 fad4 	bl	8000480 <__aeabi_dcmple>
 8026ed8:	2800      	cmp	r0, #0
 8026eda:	d06c      	beq.n	8026fb6 <_strtod_l+0xa9e>
 8026edc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8026ede:	2b00      	cmp	r3, #0
 8026ee0:	d177      	bne.n	8026fd2 <_strtod_l+0xaba>
 8026ee2:	2e00      	cmp	r6, #0
 8026ee4:	d157      	bne.n	8026f96 <_strtod_l+0xa7e>
 8026ee6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8026ee8:	031b      	lsls	r3, r3, #12
 8026eea:	d15a      	bne.n	8026fa2 <_strtod_l+0xa8a>
 8026eec:	2200      	movs	r2, #0
 8026eee:	0020      	movs	r0, r4
 8026ef0:	0029      	movs	r1, r5
 8026ef2:	4b7a      	ldr	r3, [pc, #488]	@ (80270dc <_strtod_l+0xbc4>)
 8026ef4:	f7d9 faba 	bl	800046c <__aeabi_dcmplt>
 8026ef8:	2800      	cmp	r0, #0
 8026efa:	d159      	bne.n	8026fb0 <_strtod_l+0xa98>
 8026efc:	0020      	movs	r0, r4
 8026efe:	0029      	movs	r1, r5
 8026f00:	2200      	movs	r2, #0
 8026f02:	4b77      	ldr	r3, [pc, #476]	@ (80270e0 <_strtod_l+0xbc8>)
 8026f04:	f7db fd92 	bl	8002a2c <__aeabi_dmul>
 8026f08:	0004      	movs	r4, r0
 8026f0a:	000d      	movs	r5, r1
 8026f0c:	2380      	movs	r3, #128	@ 0x80
 8026f0e:	061b      	lsls	r3, r3, #24
 8026f10:	18eb      	adds	r3, r5, r3
 8026f12:	940a      	str	r4, [sp, #40]	@ 0x28
 8026f14:	930b      	str	r3, [sp, #44]	@ 0x2c
 8026f16:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8026f18:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8026f1a:	9216      	str	r2, [sp, #88]	@ 0x58
 8026f1c:	9317      	str	r3, [sp, #92]	@ 0x5c
 8026f1e:	4a71      	ldr	r2, [pc, #452]	@ (80270e4 <_strtod_l+0xbcc>)
 8026f20:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8026f22:	4013      	ands	r3, r2
 8026f24:	9315      	str	r3, [sp, #84]	@ 0x54
 8026f26:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8026f28:	4b6f      	ldr	r3, [pc, #444]	@ (80270e8 <_strtod_l+0xbd0>)
 8026f2a:	429a      	cmp	r2, r3
 8026f2c:	d000      	beq.n	8026f30 <_strtod_l+0xa18>
 8026f2e:	e087      	b.n	8027040 <_strtod_l+0xb28>
 8026f30:	4a6e      	ldr	r2, [pc, #440]	@ (80270ec <_strtod_l+0xbd4>)
 8026f32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8026f34:	4694      	mov	ip, r2
 8026f36:	4463      	add	r3, ip
 8026f38:	001f      	movs	r7, r3
 8026f3a:	0030      	movs	r0, r6
 8026f3c:	0019      	movs	r1, r3
 8026f3e:	f7ff f999 	bl	8026274 <__ulp>
 8026f42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8026f44:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8026f46:	f7db fd71 	bl	8002a2c <__aeabi_dmul>
 8026f4a:	0032      	movs	r2, r6
 8026f4c:	003b      	movs	r3, r7
 8026f4e:	f7da fd6d 	bl	8001a2c <__aeabi_dadd>
 8026f52:	4a64      	ldr	r2, [pc, #400]	@ (80270e4 <_strtod_l+0xbcc>)
 8026f54:	4b66      	ldr	r3, [pc, #408]	@ (80270f0 <_strtod_l+0xbd8>)
 8026f56:	0006      	movs	r6, r0
 8026f58:	400a      	ands	r2, r1
 8026f5a:	429a      	cmp	r2, r3
 8026f5c:	d940      	bls.n	8026fe0 <_strtod_l+0xac8>
 8026f5e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8026f60:	4a64      	ldr	r2, [pc, #400]	@ (80270f4 <_strtod_l+0xbdc>)
 8026f62:	4293      	cmp	r3, r2
 8026f64:	d103      	bne.n	8026f6e <_strtod_l+0xa56>
 8026f66:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8026f68:	3301      	adds	r3, #1
 8026f6a:	d100      	bne.n	8026f6e <_strtod_l+0xa56>
 8026f6c:	e518      	b.n	80269a0 <_strtod_l+0x488>
 8026f6e:	2601      	movs	r6, #1
 8026f70:	4f60      	ldr	r7, [pc, #384]	@ (80270f4 <_strtod_l+0xbdc>)
 8026f72:	4276      	negs	r6, r6
 8026f74:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8026f76:	9805      	ldr	r0, [sp, #20]
 8026f78:	f7fe fe38 	bl	8025bec <_Bfree>
 8026f7c:	9908      	ldr	r1, [sp, #32]
 8026f7e:	9805      	ldr	r0, [sp, #20]
 8026f80:	f7fe fe34 	bl	8025bec <_Bfree>
 8026f84:	9907      	ldr	r1, [sp, #28]
 8026f86:	9805      	ldr	r0, [sp, #20]
 8026f88:	f7fe fe30 	bl	8025bec <_Bfree>
 8026f8c:	9906      	ldr	r1, [sp, #24]
 8026f8e:	9805      	ldr	r0, [sp, #20]
 8026f90:	f7fe fe2c 	bl	8025bec <_Bfree>
 8026f94:	e617      	b.n	8026bc6 <_strtod_l+0x6ae>
 8026f96:	2e01      	cmp	r6, #1
 8026f98:	d103      	bne.n	8026fa2 <_strtod_l+0xa8a>
 8026f9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8026f9c:	2b00      	cmp	r3, #0
 8026f9e:	d100      	bne.n	8026fa2 <_strtod_l+0xa8a>
 8026fa0:	e59a      	b.n	8026ad8 <_strtod_l+0x5c0>
 8026fa2:	2300      	movs	r3, #0
 8026fa4:	4c54      	ldr	r4, [pc, #336]	@ (80270f8 <_strtod_l+0xbe0>)
 8026fa6:	4d4d      	ldr	r5, [pc, #308]	@ (80270dc <_strtod_l+0xbc4>)
 8026fa8:	930a      	str	r3, [sp, #40]	@ 0x28
 8026faa:	940b      	str	r4, [sp, #44]	@ 0x2c
 8026fac:	2400      	movs	r4, #0
 8026fae:	e7b2      	b.n	8026f16 <_strtod_l+0x9fe>
 8026fb0:	2400      	movs	r4, #0
 8026fb2:	4d4b      	ldr	r5, [pc, #300]	@ (80270e0 <_strtod_l+0xbc8>)
 8026fb4:	e7aa      	b.n	8026f0c <_strtod_l+0x9f4>
 8026fb6:	0020      	movs	r0, r4
 8026fb8:	0029      	movs	r1, r5
 8026fba:	4b49      	ldr	r3, [pc, #292]	@ (80270e0 <_strtod_l+0xbc8>)
 8026fbc:	2200      	movs	r2, #0
 8026fbe:	f7db fd35 	bl	8002a2c <__aeabi_dmul>
 8026fc2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8026fc4:	0004      	movs	r4, r0
 8026fc6:	000d      	movs	r5, r1
 8026fc8:	2b00      	cmp	r3, #0
 8026fca:	d09f      	beq.n	8026f0c <_strtod_l+0x9f4>
 8026fcc:	940a      	str	r4, [sp, #40]	@ 0x28
 8026fce:	950b      	str	r5, [sp, #44]	@ 0x2c
 8026fd0:	e7a1      	b.n	8026f16 <_strtod_l+0x9fe>
 8026fd2:	2300      	movs	r3, #0
 8026fd4:	4c41      	ldr	r4, [pc, #260]	@ (80270dc <_strtod_l+0xbc4>)
 8026fd6:	0025      	movs	r5, r4
 8026fd8:	930a      	str	r3, [sp, #40]	@ 0x28
 8026fda:	940b      	str	r4, [sp, #44]	@ 0x2c
 8026fdc:	001c      	movs	r4, r3
 8026fde:	e79a      	b.n	8026f16 <_strtod_l+0x9fe>
 8026fe0:	23d4      	movs	r3, #212	@ 0xd4
 8026fe2:	049b      	lsls	r3, r3, #18
 8026fe4:	18cf      	adds	r7, r1, r3
 8026fe6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8026fe8:	9710      	str	r7, [sp, #64]	@ 0x40
 8026fea:	2b00      	cmp	r3, #0
 8026fec:	d1c2      	bne.n	8026f74 <_strtod_l+0xa5c>
 8026fee:	4b3d      	ldr	r3, [pc, #244]	@ (80270e4 <_strtod_l+0xbcc>)
 8026ff0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8026ff2:	403b      	ands	r3, r7
 8026ff4:	429a      	cmp	r2, r3
 8026ff6:	d1bd      	bne.n	8026f74 <_strtod_l+0xa5c>
 8026ff8:	0020      	movs	r0, r4
 8026ffa:	0029      	movs	r1, r5
 8026ffc:	f7d9 fb5e 	bl	80006bc <__aeabi_d2lz>
 8027000:	f7d9 fbca 	bl	8000798 <__aeabi_l2d>
 8027004:	0002      	movs	r2, r0
 8027006:	000b      	movs	r3, r1
 8027008:	0020      	movs	r0, r4
 802700a:	0029      	movs	r1, r5
 802700c:	f7db fff4 	bl	8002ff8 <__aeabi_dsub>
 8027010:	033c      	lsls	r4, r7, #12
 8027012:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8027014:	0b24      	lsrs	r4, r4, #12
 8027016:	4334      	orrs	r4, r6
 8027018:	900e      	str	r0, [sp, #56]	@ 0x38
 802701a:	910f      	str	r1, [sp, #60]	@ 0x3c
 802701c:	4a37      	ldr	r2, [pc, #220]	@ (80270fc <_strtod_l+0xbe4>)
 802701e:	431c      	orrs	r4, r3
 8027020:	d052      	beq.n	80270c8 <_strtod_l+0xbb0>
 8027022:	4b37      	ldr	r3, [pc, #220]	@ (8027100 <_strtod_l+0xbe8>)
 8027024:	f7d9 fa22 	bl	800046c <__aeabi_dcmplt>
 8027028:	2800      	cmp	r0, #0
 802702a:	d000      	beq.n	802702e <_strtod_l+0xb16>
 802702c:	e4c1      	b.n	80269b2 <_strtod_l+0x49a>
 802702e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8027030:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8027032:	4a34      	ldr	r2, [pc, #208]	@ (8027104 <_strtod_l+0xbec>)
 8027034:	4b2a      	ldr	r3, [pc, #168]	@ (80270e0 <_strtod_l+0xbc8>)
 8027036:	f7d9 fa2d 	bl	8000494 <__aeabi_dcmpgt>
 802703a:	2800      	cmp	r0, #0
 802703c:	d09a      	beq.n	8026f74 <_strtod_l+0xa5c>
 802703e:	e4b8      	b.n	80269b2 <_strtod_l+0x49a>
 8027040:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8027042:	2b00      	cmp	r3, #0
 8027044:	d02a      	beq.n	802709c <_strtod_l+0xb84>
 8027046:	23d4      	movs	r3, #212	@ 0xd4
 8027048:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 802704a:	04db      	lsls	r3, r3, #19
 802704c:	429a      	cmp	r2, r3
 802704e:	d825      	bhi.n	802709c <_strtod_l+0xb84>
 8027050:	0020      	movs	r0, r4
 8027052:	0029      	movs	r1, r5
 8027054:	4a2c      	ldr	r2, [pc, #176]	@ (8027108 <_strtod_l+0xbf0>)
 8027056:	4b2d      	ldr	r3, [pc, #180]	@ (802710c <_strtod_l+0xbf4>)
 8027058:	f7d9 fa12 	bl	8000480 <__aeabi_dcmple>
 802705c:	2800      	cmp	r0, #0
 802705e:	d016      	beq.n	802708e <_strtod_l+0xb76>
 8027060:	0020      	movs	r0, r4
 8027062:	0029      	movs	r1, r5
 8027064:	f7d9 fb0c 	bl	8000680 <__aeabi_d2uiz>
 8027068:	2800      	cmp	r0, #0
 802706a:	d100      	bne.n	802706e <_strtod_l+0xb56>
 802706c:	3001      	adds	r0, #1
 802706e:	f7dc fc59 	bl	8003924 <__aeabi_ui2d>
 8027072:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8027074:	0004      	movs	r4, r0
 8027076:	000d      	movs	r5, r1
 8027078:	2b00      	cmp	r3, #0
 802707a:	d122      	bne.n	80270c2 <_strtod_l+0xbaa>
 802707c:	2380      	movs	r3, #128	@ 0x80
 802707e:	061b      	lsls	r3, r3, #24
 8027080:	18cb      	adds	r3, r1, r3
 8027082:	9018      	str	r0, [sp, #96]	@ 0x60
 8027084:	9319      	str	r3, [sp, #100]	@ 0x64
 8027086:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8027088:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 802708a:	9216      	str	r2, [sp, #88]	@ 0x58
 802708c:	9317      	str	r3, [sp, #92]	@ 0x5c
 802708e:	22d6      	movs	r2, #214	@ 0xd6
 8027090:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8027092:	04d2      	lsls	r2, r2, #19
 8027094:	189b      	adds	r3, r3, r2
 8027096:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8027098:	1a9b      	subs	r3, r3, r2
 802709a:	9317      	str	r3, [sp, #92]	@ 0x5c
 802709c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 802709e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80270a0:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 80270a2:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 80270a4:	f7ff f8e6 	bl	8026274 <__ulp>
 80270a8:	0002      	movs	r2, r0
 80270aa:	000b      	movs	r3, r1
 80270ac:	0030      	movs	r0, r6
 80270ae:	0039      	movs	r1, r7
 80270b0:	f7db fcbc 	bl	8002a2c <__aeabi_dmul>
 80270b4:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80270b6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80270b8:	f7da fcb8 	bl	8001a2c <__aeabi_dadd>
 80270bc:	0006      	movs	r6, r0
 80270be:	000f      	movs	r7, r1
 80270c0:	e791      	b.n	8026fe6 <_strtod_l+0xace>
 80270c2:	9418      	str	r4, [sp, #96]	@ 0x60
 80270c4:	9519      	str	r5, [sp, #100]	@ 0x64
 80270c6:	e7de      	b.n	8027086 <_strtod_l+0xb6e>
 80270c8:	4b11      	ldr	r3, [pc, #68]	@ (8027110 <_strtod_l+0xbf8>)
 80270ca:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80270cc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80270ce:	f7d9 f9cd 	bl	800046c <__aeabi_dcmplt>
 80270d2:	e7b2      	b.n	802703a <_strtod_l+0xb22>
 80270d4:	fff00000 	.word	0xfff00000
 80270d8:	000fffff 	.word	0x000fffff
 80270dc:	3ff00000 	.word	0x3ff00000
 80270e0:	3fe00000 	.word	0x3fe00000
 80270e4:	7ff00000 	.word	0x7ff00000
 80270e8:	7fe00000 	.word	0x7fe00000
 80270ec:	fcb00000 	.word	0xfcb00000
 80270f0:	7c9fffff 	.word	0x7c9fffff
 80270f4:	7fefffff 	.word	0x7fefffff
 80270f8:	bff00000 	.word	0xbff00000
 80270fc:	94a03595 	.word	0x94a03595
 8027100:	3fdfffff 	.word	0x3fdfffff
 8027104:	35afe535 	.word	0x35afe535
 8027108:	ffc00000 	.word	0xffc00000
 802710c:	41dfffff 	.word	0x41dfffff
 8027110:	3fcfffff 	.word	0x3fcfffff

08027114 <_strtod_r>:
 8027114:	b510      	push	{r4, lr}
 8027116:	4b02      	ldr	r3, [pc, #8]	@ (8027120 <_strtod_r+0xc>)
 8027118:	f7ff f9fe 	bl	8026518 <_strtod_l>
 802711c:	bd10      	pop	{r4, pc}
 802711e:	46c0      	nop			@ (mov r8, r8)
 8027120:	200000e0 	.word	0x200000e0

08027124 <_strtol_l.isra.0>:
 8027124:	b5f0      	push	{r4, r5, r6, r7, lr}
 8027126:	b085      	sub	sp, #20
 8027128:	0017      	movs	r7, r2
 802712a:	001e      	movs	r6, r3
 802712c:	9003      	str	r0, [sp, #12]
 802712e:	9101      	str	r1, [sp, #4]
 8027130:	2b24      	cmp	r3, #36	@ 0x24
 8027132:	d823      	bhi.n	802717c <_strtol_l.isra.0+0x58>
 8027134:	000c      	movs	r4, r1
 8027136:	2b01      	cmp	r3, #1
 8027138:	d020      	beq.n	802717c <_strtol_l.isra.0+0x58>
 802713a:	4b3d      	ldr	r3, [pc, #244]	@ (8027230 <_strtol_l.isra.0+0x10c>)
 802713c:	2208      	movs	r2, #8
 802713e:	469c      	mov	ip, r3
 8027140:	0023      	movs	r3, r4
 8027142:	4661      	mov	r1, ip
 8027144:	781d      	ldrb	r5, [r3, #0]
 8027146:	3401      	adds	r4, #1
 8027148:	5d48      	ldrb	r0, [r1, r5]
 802714a:	0001      	movs	r1, r0
 802714c:	4011      	ands	r1, r2
 802714e:	4210      	tst	r0, r2
 8027150:	d1f6      	bne.n	8027140 <_strtol_l.isra.0+0x1c>
 8027152:	2d2d      	cmp	r5, #45	@ 0x2d
 8027154:	d119      	bne.n	802718a <_strtol_l.isra.0+0x66>
 8027156:	7825      	ldrb	r5, [r4, #0]
 8027158:	1c9c      	adds	r4, r3, #2
 802715a:	2301      	movs	r3, #1
 802715c:	9300      	str	r3, [sp, #0]
 802715e:	2210      	movs	r2, #16
 8027160:	0033      	movs	r3, r6
 8027162:	4393      	bics	r3, r2
 8027164:	d11d      	bne.n	80271a2 <_strtol_l.isra.0+0x7e>
 8027166:	2d30      	cmp	r5, #48	@ 0x30
 8027168:	d115      	bne.n	8027196 <_strtol_l.isra.0+0x72>
 802716a:	2120      	movs	r1, #32
 802716c:	7823      	ldrb	r3, [r4, #0]
 802716e:	438b      	bics	r3, r1
 8027170:	2b58      	cmp	r3, #88	@ 0x58
 8027172:	d110      	bne.n	8027196 <_strtol_l.isra.0+0x72>
 8027174:	7865      	ldrb	r5, [r4, #1]
 8027176:	3402      	adds	r4, #2
 8027178:	2610      	movs	r6, #16
 802717a:	e012      	b.n	80271a2 <_strtol_l.isra.0+0x7e>
 802717c:	f7fd fd30 	bl	8024be0 <__errno>
 8027180:	2316      	movs	r3, #22
 8027182:	6003      	str	r3, [r0, #0]
 8027184:	2000      	movs	r0, #0
 8027186:	b005      	add	sp, #20
 8027188:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802718a:	9100      	str	r1, [sp, #0]
 802718c:	2d2b      	cmp	r5, #43	@ 0x2b
 802718e:	d1e6      	bne.n	802715e <_strtol_l.isra.0+0x3a>
 8027190:	7825      	ldrb	r5, [r4, #0]
 8027192:	1c9c      	adds	r4, r3, #2
 8027194:	e7e3      	b.n	802715e <_strtol_l.isra.0+0x3a>
 8027196:	2e00      	cmp	r6, #0
 8027198:	d1ee      	bne.n	8027178 <_strtol_l.isra.0+0x54>
 802719a:	360a      	adds	r6, #10
 802719c:	2d30      	cmp	r5, #48	@ 0x30
 802719e:	d100      	bne.n	80271a2 <_strtol_l.isra.0+0x7e>
 80271a0:	3e02      	subs	r6, #2
 80271a2:	4a24      	ldr	r2, [pc, #144]	@ (8027234 <_strtol_l.isra.0+0x110>)
 80271a4:	9b00      	ldr	r3, [sp, #0]
 80271a6:	4694      	mov	ip, r2
 80271a8:	4463      	add	r3, ip
 80271aa:	0031      	movs	r1, r6
 80271ac:	0018      	movs	r0, r3
 80271ae:	9302      	str	r3, [sp, #8]
 80271b0:	f7d9 f856 	bl	8000260 <__aeabi_uidivmod>
 80271b4:	2200      	movs	r2, #0
 80271b6:	4684      	mov	ip, r0
 80271b8:	0010      	movs	r0, r2
 80271ba:	002b      	movs	r3, r5
 80271bc:	3b30      	subs	r3, #48	@ 0x30
 80271be:	2b09      	cmp	r3, #9
 80271c0:	d811      	bhi.n	80271e6 <_strtol_l.isra.0+0xc2>
 80271c2:	001d      	movs	r5, r3
 80271c4:	42ae      	cmp	r6, r5
 80271c6:	dd1d      	ble.n	8027204 <_strtol_l.isra.0+0xe0>
 80271c8:	1c53      	adds	r3, r2, #1
 80271ca:	d009      	beq.n	80271e0 <_strtol_l.isra.0+0xbc>
 80271cc:	2201      	movs	r2, #1
 80271ce:	4252      	negs	r2, r2
 80271d0:	4584      	cmp	ip, r0
 80271d2:	d305      	bcc.n	80271e0 <_strtol_l.isra.0+0xbc>
 80271d4:	d101      	bne.n	80271da <_strtol_l.isra.0+0xb6>
 80271d6:	42a9      	cmp	r1, r5
 80271d8:	db11      	blt.n	80271fe <_strtol_l.isra.0+0xda>
 80271da:	2201      	movs	r2, #1
 80271dc:	4370      	muls	r0, r6
 80271de:	1828      	adds	r0, r5, r0
 80271e0:	7825      	ldrb	r5, [r4, #0]
 80271e2:	3401      	adds	r4, #1
 80271e4:	e7e9      	b.n	80271ba <_strtol_l.isra.0+0x96>
 80271e6:	002b      	movs	r3, r5
 80271e8:	3b41      	subs	r3, #65	@ 0x41
 80271ea:	2b19      	cmp	r3, #25
 80271ec:	d801      	bhi.n	80271f2 <_strtol_l.isra.0+0xce>
 80271ee:	3d37      	subs	r5, #55	@ 0x37
 80271f0:	e7e8      	b.n	80271c4 <_strtol_l.isra.0+0xa0>
 80271f2:	002b      	movs	r3, r5
 80271f4:	3b61      	subs	r3, #97	@ 0x61
 80271f6:	2b19      	cmp	r3, #25
 80271f8:	d804      	bhi.n	8027204 <_strtol_l.isra.0+0xe0>
 80271fa:	3d57      	subs	r5, #87	@ 0x57
 80271fc:	e7e2      	b.n	80271c4 <_strtol_l.isra.0+0xa0>
 80271fe:	2201      	movs	r2, #1
 8027200:	4252      	negs	r2, r2
 8027202:	e7ed      	b.n	80271e0 <_strtol_l.isra.0+0xbc>
 8027204:	1c53      	adds	r3, r2, #1
 8027206:	d108      	bne.n	802721a <_strtol_l.isra.0+0xf6>
 8027208:	2322      	movs	r3, #34	@ 0x22
 802720a:	9a03      	ldr	r2, [sp, #12]
 802720c:	9802      	ldr	r0, [sp, #8]
 802720e:	6013      	str	r3, [r2, #0]
 8027210:	2f00      	cmp	r7, #0
 8027212:	d0b8      	beq.n	8027186 <_strtol_l.isra.0+0x62>
 8027214:	1e63      	subs	r3, r4, #1
 8027216:	9301      	str	r3, [sp, #4]
 8027218:	e007      	b.n	802722a <_strtol_l.isra.0+0x106>
 802721a:	9b00      	ldr	r3, [sp, #0]
 802721c:	2b00      	cmp	r3, #0
 802721e:	d000      	beq.n	8027222 <_strtol_l.isra.0+0xfe>
 8027220:	4240      	negs	r0, r0
 8027222:	2f00      	cmp	r7, #0
 8027224:	d0af      	beq.n	8027186 <_strtol_l.isra.0+0x62>
 8027226:	2a00      	cmp	r2, #0
 8027228:	d1f4      	bne.n	8027214 <_strtol_l.isra.0+0xf0>
 802722a:	9b01      	ldr	r3, [sp, #4]
 802722c:	603b      	str	r3, [r7, #0]
 802722e:	e7aa      	b.n	8027186 <_strtol_l.isra.0+0x62>
 8027230:	0802b265 	.word	0x0802b265
 8027234:	7fffffff 	.word	0x7fffffff

08027238 <_strtol_r>:
 8027238:	b510      	push	{r4, lr}
 802723a:	f7ff ff73 	bl	8027124 <_strtol_l.isra.0>
 802723e:	bd10      	pop	{r4, pc}

08027240 <__ssputs_r>:
 8027240:	b5f0      	push	{r4, r5, r6, r7, lr}
 8027242:	688e      	ldr	r6, [r1, #8]
 8027244:	b085      	sub	sp, #20
 8027246:	001f      	movs	r7, r3
 8027248:	000c      	movs	r4, r1
 802724a:	680b      	ldr	r3, [r1, #0]
 802724c:	9002      	str	r0, [sp, #8]
 802724e:	9203      	str	r2, [sp, #12]
 8027250:	42be      	cmp	r6, r7
 8027252:	d830      	bhi.n	80272b6 <__ssputs_r+0x76>
 8027254:	210c      	movs	r1, #12
 8027256:	5e62      	ldrsh	r2, [r4, r1]
 8027258:	2190      	movs	r1, #144	@ 0x90
 802725a:	00c9      	lsls	r1, r1, #3
 802725c:	420a      	tst	r2, r1
 802725e:	d028      	beq.n	80272b2 <__ssputs_r+0x72>
 8027260:	2003      	movs	r0, #3
 8027262:	6921      	ldr	r1, [r4, #16]
 8027264:	1a5b      	subs	r3, r3, r1
 8027266:	9301      	str	r3, [sp, #4]
 8027268:	6963      	ldr	r3, [r4, #20]
 802726a:	4343      	muls	r3, r0
 802726c:	9801      	ldr	r0, [sp, #4]
 802726e:	0fdd      	lsrs	r5, r3, #31
 8027270:	18ed      	adds	r5, r5, r3
 8027272:	1c7b      	adds	r3, r7, #1
 8027274:	181b      	adds	r3, r3, r0
 8027276:	106d      	asrs	r5, r5, #1
 8027278:	42ab      	cmp	r3, r5
 802727a:	d900      	bls.n	802727e <__ssputs_r+0x3e>
 802727c:	001d      	movs	r5, r3
 802727e:	0552      	lsls	r2, r2, #21
 8027280:	d528      	bpl.n	80272d4 <__ssputs_r+0x94>
 8027282:	0029      	movs	r1, r5
 8027284:	9802      	ldr	r0, [sp, #8]
 8027286:	f7fe fbdd 	bl	8025a44 <_malloc_r>
 802728a:	1e06      	subs	r6, r0, #0
 802728c:	d02c      	beq.n	80272e8 <__ssputs_r+0xa8>
 802728e:	9a01      	ldr	r2, [sp, #4]
 8027290:	6921      	ldr	r1, [r4, #16]
 8027292:	f7fd fcdd 	bl	8024c50 <memcpy>
 8027296:	89a2      	ldrh	r2, [r4, #12]
 8027298:	4b18      	ldr	r3, [pc, #96]	@ (80272fc <__ssputs_r+0xbc>)
 802729a:	401a      	ands	r2, r3
 802729c:	2380      	movs	r3, #128	@ 0x80
 802729e:	4313      	orrs	r3, r2
 80272a0:	81a3      	strh	r3, [r4, #12]
 80272a2:	9b01      	ldr	r3, [sp, #4]
 80272a4:	6126      	str	r6, [r4, #16]
 80272a6:	18f6      	adds	r6, r6, r3
 80272a8:	6026      	str	r6, [r4, #0]
 80272aa:	003e      	movs	r6, r7
 80272ac:	6165      	str	r5, [r4, #20]
 80272ae:	1aed      	subs	r5, r5, r3
 80272b0:	60a5      	str	r5, [r4, #8]
 80272b2:	42be      	cmp	r6, r7
 80272b4:	d900      	bls.n	80272b8 <__ssputs_r+0x78>
 80272b6:	003e      	movs	r6, r7
 80272b8:	0032      	movs	r2, r6
 80272ba:	9903      	ldr	r1, [sp, #12]
 80272bc:	6820      	ldr	r0, [r4, #0]
 80272be:	f000 ff49 	bl	8028154 <memmove>
 80272c2:	2000      	movs	r0, #0
 80272c4:	68a3      	ldr	r3, [r4, #8]
 80272c6:	1b9b      	subs	r3, r3, r6
 80272c8:	60a3      	str	r3, [r4, #8]
 80272ca:	6823      	ldr	r3, [r4, #0]
 80272cc:	199b      	adds	r3, r3, r6
 80272ce:	6023      	str	r3, [r4, #0]
 80272d0:	b005      	add	sp, #20
 80272d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80272d4:	002a      	movs	r2, r5
 80272d6:	9802      	ldr	r0, [sp, #8]
 80272d8:	f001 fb1e 	bl	8028918 <_realloc_r>
 80272dc:	1e06      	subs	r6, r0, #0
 80272de:	d1e0      	bne.n	80272a2 <__ssputs_r+0x62>
 80272e0:	6921      	ldr	r1, [r4, #16]
 80272e2:	9802      	ldr	r0, [sp, #8]
 80272e4:	f7fe fb38 	bl	8025958 <_free_r>
 80272e8:	230c      	movs	r3, #12
 80272ea:	2001      	movs	r0, #1
 80272ec:	9a02      	ldr	r2, [sp, #8]
 80272ee:	4240      	negs	r0, r0
 80272f0:	6013      	str	r3, [r2, #0]
 80272f2:	89a2      	ldrh	r2, [r4, #12]
 80272f4:	3334      	adds	r3, #52	@ 0x34
 80272f6:	4313      	orrs	r3, r2
 80272f8:	81a3      	strh	r3, [r4, #12]
 80272fa:	e7e9      	b.n	80272d0 <__ssputs_r+0x90>
 80272fc:	fffffb7f 	.word	0xfffffb7f

08027300 <_svfiprintf_r>:
 8027300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8027302:	b0a1      	sub	sp, #132	@ 0x84
 8027304:	9003      	str	r0, [sp, #12]
 8027306:	001d      	movs	r5, r3
 8027308:	898b      	ldrh	r3, [r1, #12]
 802730a:	000f      	movs	r7, r1
 802730c:	0016      	movs	r6, r2
 802730e:	061b      	lsls	r3, r3, #24
 8027310:	d511      	bpl.n	8027336 <_svfiprintf_r+0x36>
 8027312:	690b      	ldr	r3, [r1, #16]
 8027314:	2b00      	cmp	r3, #0
 8027316:	d10e      	bne.n	8027336 <_svfiprintf_r+0x36>
 8027318:	2140      	movs	r1, #64	@ 0x40
 802731a:	f7fe fb93 	bl	8025a44 <_malloc_r>
 802731e:	6038      	str	r0, [r7, #0]
 8027320:	6138      	str	r0, [r7, #16]
 8027322:	2800      	cmp	r0, #0
 8027324:	d105      	bne.n	8027332 <_svfiprintf_r+0x32>
 8027326:	230c      	movs	r3, #12
 8027328:	9a03      	ldr	r2, [sp, #12]
 802732a:	6013      	str	r3, [r2, #0]
 802732c:	2001      	movs	r0, #1
 802732e:	4240      	negs	r0, r0
 8027330:	e0cf      	b.n	80274d2 <_svfiprintf_r+0x1d2>
 8027332:	2340      	movs	r3, #64	@ 0x40
 8027334:	617b      	str	r3, [r7, #20]
 8027336:	2300      	movs	r3, #0
 8027338:	ac08      	add	r4, sp, #32
 802733a:	6163      	str	r3, [r4, #20]
 802733c:	3320      	adds	r3, #32
 802733e:	7663      	strb	r3, [r4, #25]
 8027340:	3310      	adds	r3, #16
 8027342:	76a3      	strb	r3, [r4, #26]
 8027344:	9507      	str	r5, [sp, #28]
 8027346:	0035      	movs	r5, r6
 8027348:	782b      	ldrb	r3, [r5, #0]
 802734a:	2b00      	cmp	r3, #0
 802734c:	d001      	beq.n	8027352 <_svfiprintf_r+0x52>
 802734e:	2b25      	cmp	r3, #37	@ 0x25
 8027350:	d148      	bne.n	80273e4 <_svfiprintf_r+0xe4>
 8027352:	1bab      	subs	r3, r5, r6
 8027354:	9305      	str	r3, [sp, #20]
 8027356:	42b5      	cmp	r5, r6
 8027358:	d00b      	beq.n	8027372 <_svfiprintf_r+0x72>
 802735a:	0032      	movs	r2, r6
 802735c:	0039      	movs	r1, r7
 802735e:	9803      	ldr	r0, [sp, #12]
 8027360:	f7ff ff6e 	bl	8027240 <__ssputs_r>
 8027364:	3001      	adds	r0, #1
 8027366:	d100      	bne.n	802736a <_svfiprintf_r+0x6a>
 8027368:	e0ae      	b.n	80274c8 <_svfiprintf_r+0x1c8>
 802736a:	6963      	ldr	r3, [r4, #20]
 802736c:	9a05      	ldr	r2, [sp, #20]
 802736e:	189b      	adds	r3, r3, r2
 8027370:	6163      	str	r3, [r4, #20]
 8027372:	782b      	ldrb	r3, [r5, #0]
 8027374:	2b00      	cmp	r3, #0
 8027376:	d100      	bne.n	802737a <_svfiprintf_r+0x7a>
 8027378:	e0a6      	b.n	80274c8 <_svfiprintf_r+0x1c8>
 802737a:	2201      	movs	r2, #1
 802737c:	2300      	movs	r3, #0
 802737e:	4252      	negs	r2, r2
 8027380:	6062      	str	r2, [r4, #4]
 8027382:	a904      	add	r1, sp, #16
 8027384:	3254      	adds	r2, #84	@ 0x54
 8027386:	1852      	adds	r2, r2, r1
 8027388:	1c6e      	adds	r6, r5, #1
 802738a:	6023      	str	r3, [r4, #0]
 802738c:	60e3      	str	r3, [r4, #12]
 802738e:	60a3      	str	r3, [r4, #8]
 8027390:	7013      	strb	r3, [r2, #0]
 8027392:	65a3      	str	r3, [r4, #88]	@ 0x58
 8027394:	4b54      	ldr	r3, [pc, #336]	@ (80274e8 <_svfiprintf_r+0x1e8>)
 8027396:	2205      	movs	r2, #5
 8027398:	0018      	movs	r0, r3
 802739a:	7831      	ldrb	r1, [r6, #0]
 802739c:	9305      	str	r3, [sp, #20]
 802739e:	f7fd fc4c 	bl	8024c3a <memchr>
 80273a2:	1c75      	adds	r5, r6, #1
 80273a4:	2800      	cmp	r0, #0
 80273a6:	d11f      	bne.n	80273e8 <_svfiprintf_r+0xe8>
 80273a8:	6822      	ldr	r2, [r4, #0]
 80273aa:	06d3      	lsls	r3, r2, #27
 80273ac:	d504      	bpl.n	80273b8 <_svfiprintf_r+0xb8>
 80273ae:	2353      	movs	r3, #83	@ 0x53
 80273b0:	a904      	add	r1, sp, #16
 80273b2:	185b      	adds	r3, r3, r1
 80273b4:	2120      	movs	r1, #32
 80273b6:	7019      	strb	r1, [r3, #0]
 80273b8:	0713      	lsls	r3, r2, #28
 80273ba:	d504      	bpl.n	80273c6 <_svfiprintf_r+0xc6>
 80273bc:	2353      	movs	r3, #83	@ 0x53
 80273be:	a904      	add	r1, sp, #16
 80273c0:	185b      	adds	r3, r3, r1
 80273c2:	212b      	movs	r1, #43	@ 0x2b
 80273c4:	7019      	strb	r1, [r3, #0]
 80273c6:	7833      	ldrb	r3, [r6, #0]
 80273c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80273ca:	d016      	beq.n	80273fa <_svfiprintf_r+0xfa>
 80273cc:	0035      	movs	r5, r6
 80273ce:	2100      	movs	r1, #0
 80273d0:	200a      	movs	r0, #10
 80273d2:	68e3      	ldr	r3, [r4, #12]
 80273d4:	782a      	ldrb	r2, [r5, #0]
 80273d6:	1c6e      	adds	r6, r5, #1
 80273d8:	3a30      	subs	r2, #48	@ 0x30
 80273da:	2a09      	cmp	r2, #9
 80273dc:	d950      	bls.n	8027480 <_svfiprintf_r+0x180>
 80273de:	2900      	cmp	r1, #0
 80273e0:	d111      	bne.n	8027406 <_svfiprintf_r+0x106>
 80273e2:	e017      	b.n	8027414 <_svfiprintf_r+0x114>
 80273e4:	3501      	adds	r5, #1
 80273e6:	e7af      	b.n	8027348 <_svfiprintf_r+0x48>
 80273e8:	9b05      	ldr	r3, [sp, #20]
 80273ea:	6822      	ldr	r2, [r4, #0]
 80273ec:	1ac0      	subs	r0, r0, r3
 80273ee:	2301      	movs	r3, #1
 80273f0:	4083      	lsls	r3, r0
 80273f2:	4313      	orrs	r3, r2
 80273f4:	002e      	movs	r6, r5
 80273f6:	6023      	str	r3, [r4, #0]
 80273f8:	e7cc      	b.n	8027394 <_svfiprintf_r+0x94>
 80273fa:	9b07      	ldr	r3, [sp, #28]
 80273fc:	1d19      	adds	r1, r3, #4
 80273fe:	681b      	ldr	r3, [r3, #0]
 8027400:	9107      	str	r1, [sp, #28]
 8027402:	2b00      	cmp	r3, #0
 8027404:	db01      	blt.n	802740a <_svfiprintf_r+0x10a>
 8027406:	930b      	str	r3, [sp, #44]	@ 0x2c
 8027408:	e004      	b.n	8027414 <_svfiprintf_r+0x114>
 802740a:	425b      	negs	r3, r3
 802740c:	60e3      	str	r3, [r4, #12]
 802740e:	2302      	movs	r3, #2
 8027410:	4313      	orrs	r3, r2
 8027412:	6023      	str	r3, [r4, #0]
 8027414:	782b      	ldrb	r3, [r5, #0]
 8027416:	2b2e      	cmp	r3, #46	@ 0x2e
 8027418:	d10c      	bne.n	8027434 <_svfiprintf_r+0x134>
 802741a:	786b      	ldrb	r3, [r5, #1]
 802741c:	2b2a      	cmp	r3, #42	@ 0x2a
 802741e:	d134      	bne.n	802748a <_svfiprintf_r+0x18a>
 8027420:	9b07      	ldr	r3, [sp, #28]
 8027422:	3502      	adds	r5, #2
 8027424:	1d1a      	adds	r2, r3, #4
 8027426:	681b      	ldr	r3, [r3, #0]
 8027428:	9207      	str	r2, [sp, #28]
 802742a:	2b00      	cmp	r3, #0
 802742c:	da01      	bge.n	8027432 <_svfiprintf_r+0x132>
 802742e:	2301      	movs	r3, #1
 8027430:	425b      	negs	r3, r3
 8027432:	9309      	str	r3, [sp, #36]	@ 0x24
 8027434:	4e2d      	ldr	r6, [pc, #180]	@ (80274ec <_svfiprintf_r+0x1ec>)
 8027436:	2203      	movs	r2, #3
 8027438:	0030      	movs	r0, r6
 802743a:	7829      	ldrb	r1, [r5, #0]
 802743c:	f7fd fbfd 	bl	8024c3a <memchr>
 8027440:	2800      	cmp	r0, #0
 8027442:	d006      	beq.n	8027452 <_svfiprintf_r+0x152>
 8027444:	2340      	movs	r3, #64	@ 0x40
 8027446:	1b80      	subs	r0, r0, r6
 8027448:	4083      	lsls	r3, r0
 802744a:	6822      	ldr	r2, [r4, #0]
 802744c:	3501      	adds	r5, #1
 802744e:	4313      	orrs	r3, r2
 8027450:	6023      	str	r3, [r4, #0]
 8027452:	7829      	ldrb	r1, [r5, #0]
 8027454:	2206      	movs	r2, #6
 8027456:	4826      	ldr	r0, [pc, #152]	@ (80274f0 <_svfiprintf_r+0x1f0>)
 8027458:	1c6e      	adds	r6, r5, #1
 802745a:	7621      	strb	r1, [r4, #24]
 802745c:	f7fd fbed 	bl	8024c3a <memchr>
 8027460:	2800      	cmp	r0, #0
 8027462:	d038      	beq.n	80274d6 <_svfiprintf_r+0x1d6>
 8027464:	4b23      	ldr	r3, [pc, #140]	@ (80274f4 <_svfiprintf_r+0x1f4>)
 8027466:	2b00      	cmp	r3, #0
 8027468:	d122      	bne.n	80274b0 <_svfiprintf_r+0x1b0>
 802746a:	2207      	movs	r2, #7
 802746c:	9b07      	ldr	r3, [sp, #28]
 802746e:	3307      	adds	r3, #7
 8027470:	4393      	bics	r3, r2
 8027472:	3308      	adds	r3, #8
 8027474:	9307      	str	r3, [sp, #28]
 8027476:	6963      	ldr	r3, [r4, #20]
 8027478:	9a04      	ldr	r2, [sp, #16]
 802747a:	189b      	adds	r3, r3, r2
 802747c:	6163      	str	r3, [r4, #20]
 802747e:	e762      	b.n	8027346 <_svfiprintf_r+0x46>
 8027480:	4343      	muls	r3, r0
 8027482:	0035      	movs	r5, r6
 8027484:	2101      	movs	r1, #1
 8027486:	189b      	adds	r3, r3, r2
 8027488:	e7a4      	b.n	80273d4 <_svfiprintf_r+0xd4>
 802748a:	2300      	movs	r3, #0
 802748c:	200a      	movs	r0, #10
 802748e:	0019      	movs	r1, r3
 8027490:	3501      	adds	r5, #1
 8027492:	6063      	str	r3, [r4, #4]
 8027494:	782a      	ldrb	r2, [r5, #0]
 8027496:	1c6e      	adds	r6, r5, #1
 8027498:	3a30      	subs	r2, #48	@ 0x30
 802749a:	2a09      	cmp	r2, #9
 802749c:	d903      	bls.n	80274a6 <_svfiprintf_r+0x1a6>
 802749e:	2b00      	cmp	r3, #0
 80274a0:	d0c8      	beq.n	8027434 <_svfiprintf_r+0x134>
 80274a2:	9109      	str	r1, [sp, #36]	@ 0x24
 80274a4:	e7c6      	b.n	8027434 <_svfiprintf_r+0x134>
 80274a6:	4341      	muls	r1, r0
 80274a8:	0035      	movs	r5, r6
 80274aa:	2301      	movs	r3, #1
 80274ac:	1889      	adds	r1, r1, r2
 80274ae:	e7f1      	b.n	8027494 <_svfiprintf_r+0x194>
 80274b0:	aa07      	add	r2, sp, #28
 80274b2:	9200      	str	r2, [sp, #0]
 80274b4:	0021      	movs	r1, r4
 80274b6:	003a      	movs	r2, r7
 80274b8:	4b0f      	ldr	r3, [pc, #60]	@ (80274f8 <_svfiprintf_r+0x1f8>)
 80274ba:	9803      	ldr	r0, [sp, #12]
 80274bc:	f7fc fb62 	bl	8023b84 <_printf_float>
 80274c0:	9004      	str	r0, [sp, #16]
 80274c2:	9b04      	ldr	r3, [sp, #16]
 80274c4:	3301      	adds	r3, #1
 80274c6:	d1d6      	bne.n	8027476 <_svfiprintf_r+0x176>
 80274c8:	89bb      	ldrh	r3, [r7, #12]
 80274ca:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80274cc:	065b      	lsls	r3, r3, #25
 80274ce:	d500      	bpl.n	80274d2 <_svfiprintf_r+0x1d2>
 80274d0:	e72c      	b.n	802732c <_svfiprintf_r+0x2c>
 80274d2:	b021      	add	sp, #132	@ 0x84
 80274d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80274d6:	aa07      	add	r2, sp, #28
 80274d8:	9200      	str	r2, [sp, #0]
 80274da:	0021      	movs	r1, r4
 80274dc:	003a      	movs	r2, r7
 80274de:	4b06      	ldr	r3, [pc, #24]	@ (80274f8 <_svfiprintf_r+0x1f8>)
 80274e0:	9803      	ldr	r0, [sp, #12]
 80274e2:	f7fc fdfd 	bl	80240e0 <_printf_i>
 80274e6:	e7eb      	b.n	80274c0 <_svfiprintf_r+0x1c0>
 80274e8:	0802b484 	.word	0x0802b484
 80274ec:	0802b48a 	.word	0x0802b48a
 80274f0:	0802b48e 	.word	0x0802b48e
 80274f4:	08023b85 	.word	0x08023b85
 80274f8:	08027241 	.word	0x08027241

080274fc <_sungetc_r>:
 80274fc:	b570      	push	{r4, r5, r6, lr}
 80274fe:	0014      	movs	r4, r2
 8027500:	1c4b      	adds	r3, r1, #1
 8027502:	d103      	bne.n	802750c <_sungetc_r+0x10>
 8027504:	2501      	movs	r5, #1
 8027506:	426d      	negs	r5, r5
 8027508:	0028      	movs	r0, r5
 802750a:	bd70      	pop	{r4, r5, r6, pc}
 802750c:	8993      	ldrh	r3, [r2, #12]
 802750e:	2220      	movs	r2, #32
 8027510:	4393      	bics	r3, r2
 8027512:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8027514:	81a3      	strh	r3, [r4, #12]
 8027516:	b2ce      	uxtb	r6, r1
 8027518:	6863      	ldr	r3, [r4, #4]
 802751a:	b2cd      	uxtb	r5, r1
 802751c:	2a00      	cmp	r2, #0
 802751e:	d010      	beq.n	8027542 <_sungetc_r+0x46>
 8027520:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8027522:	429a      	cmp	r2, r3
 8027524:	dd07      	ble.n	8027536 <_sungetc_r+0x3a>
 8027526:	6823      	ldr	r3, [r4, #0]
 8027528:	3b01      	subs	r3, #1
 802752a:	6023      	str	r3, [r4, #0]
 802752c:	701e      	strb	r6, [r3, #0]
 802752e:	6863      	ldr	r3, [r4, #4]
 8027530:	3301      	adds	r3, #1
 8027532:	6063      	str	r3, [r4, #4]
 8027534:	e7e8      	b.n	8027508 <_sungetc_r+0xc>
 8027536:	0021      	movs	r1, r4
 8027538:	f000 fd2e 	bl	8027f98 <__submore>
 802753c:	2800      	cmp	r0, #0
 802753e:	d0f2      	beq.n	8027526 <_sungetc_r+0x2a>
 8027540:	e7e0      	b.n	8027504 <_sungetc_r+0x8>
 8027542:	6921      	ldr	r1, [r4, #16]
 8027544:	6822      	ldr	r2, [r4, #0]
 8027546:	2900      	cmp	r1, #0
 8027548:	d007      	beq.n	802755a <_sungetc_r+0x5e>
 802754a:	4291      	cmp	r1, r2
 802754c:	d205      	bcs.n	802755a <_sungetc_r+0x5e>
 802754e:	1e51      	subs	r1, r2, #1
 8027550:	7808      	ldrb	r0, [r1, #0]
 8027552:	42a8      	cmp	r0, r5
 8027554:	d101      	bne.n	802755a <_sungetc_r+0x5e>
 8027556:	6021      	str	r1, [r4, #0]
 8027558:	e7ea      	b.n	8027530 <_sungetc_r+0x34>
 802755a:	6423      	str	r3, [r4, #64]	@ 0x40
 802755c:	0023      	movs	r3, r4
 802755e:	3344      	adds	r3, #68	@ 0x44
 8027560:	6363      	str	r3, [r4, #52]	@ 0x34
 8027562:	2303      	movs	r3, #3
 8027564:	63a3      	str	r3, [r4, #56]	@ 0x38
 8027566:	0023      	movs	r3, r4
 8027568:	3346      	adds	r3, #70	@ 0x46
 802756a:	63e2      	str	r2, [r4, #60]	@ 0x3c
 802756c:	701e      	strb	r6, [r3, #0]
 802756e:	6023      	str	r3, [r4, #0]
 8027570:	2301      	movs	r3, #1
 8027572:	e7de      	b.n	8027532 <_sungetc_r+0x36>

08027574 <__ssrefill_r>:
 8027574:	b510      	push	{r4, lr}
 8027576:	000c      	movs	r4, r1
 8027578:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 802757a:	2900      	cmp	r1, #0
 802757c:	d00e      	beq.n	802759c <__ssrefill_r+0x28>
 802757e:	0023      	movs	r3, r4
 8027580:	3344      	adds	r3, #68	@ 0x44
 8027582:	4299      	cmp	r1, r3
 8027584:	d001      	beq.n	802758a <__ssrefill_r+0x16>
 8027586:	f7fe f9e7 	bl	8025958 <_free_r>
 802758a:	2000      	movs	r0, #0
 802758c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 802758e:	6360      	str	r0, [r4, #52]	@ 0x34
 8027590:	6063      	str	r3, [r4, #4]
 8027592:	4283      	cmp	r3, r0
 8027594:	d002      	beq.n	802759c <__ssrefill_r+0x28>
 8027596:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8027598:	6023      	str	r3, [r4, #0]
 802759a:	bd10      	pop	{r4, pc}
 802759c:	6923      	ldr	r3, [r4, #16]
 802759e:	2001      	movs	r0, #1
 80275a0:	6023      	str	r3, [r4, #0]
 80275a2:	2300      	movs	r3, #0
 80275a4:	89a2      	ldrh	r2, [r4, #12]
 80275a6:	6063      	str	r3, [r4, #4]
 80275a8:	3320      	adds	r3, #32
 80275aa:	4313      	orrs	r3, r2
 80275ac:	81a3      	strh	r3, [r4, #12]
 80275ae:	4240      	negs	r0, r0
 80275b0:	e7f3      	b.n	802759a <__ssrefill_r+0x26>
	...

080275b4 <__ssvfiscanf_r>:
 80275b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80275b6:	4cab      	ldr	r4, [pc, #684]	@ (8027864 <__ssvfiscanf_r+0x2b0>)
 80275b8:	44a5      	add	sp, r4
 80275ba:	000c      	movs	r4, r1
 80275bc:	2100      	movs	r1, #0
 80275be:	9000      	str	r0, [sp, #0]
 80275c0:	20be      	movs	r0, #190	@ 0xbe
 80275c2:	9146      	str	r1, [sp, #280]	@ 0x118
 80275c4:	9147      	str	r1, [sp, #284]	@ 0x11c
 80275c6:	a903      	add	r1, sp, #12
 80275c8:	9148      	str	r1, [sp, #288]	@ 0x120
 80275ca:	49a7      	ldr	r1, [pc, #668]	@ (8027868 <__ssvfiscanf_r+0x2b4>)
 80275cc:	0040      	lsls	r0, r0, #1
 80275ce:	ad43      	add	r5, sp, #268	@ 0x10c
 80275d0:	5029      	str	r1, [r5, r0]
 80275d2:	49a6      	ldr	r1, [pc, #664]	@ (802786c <__ssvfiscanf_r+0x2b8>)
 80275d4:	3004      	adds	r0, #4
 80275d6:	ad43      	add	r5, sp, #268	@ 0x10c
 80275d8:	5029      	str	r1, [r5, r0]
 80275da:	9302      	str	r3, [sp, #8]
 80275dc:	7816      	ldrb	r6, [r2, #0]
 80275de:	2e00      	cmp	r6, #0
 80275e0:	d100      	bne.n	80275e4 <__ssvfiscanf_r+0x30>
 80275e2:	e13c      	b.n	802785e <__ssvfiscanf_r+0x2aa>
 80275e4:	2308      	movs	r3, #8
 80275e6:	2008      	movs	r0, #8
 80275e8:	4da1      	ldr	r5, [pc, #644]	@ (8027870 <__ssvfiscanf_r+0x2bc>)
 80275ea:	1c57      	adds	r7, r2, #1
 80275ec:	5da9      	ldrb	r1, [r5, r6]
 80275ee:	400b      	ands	r3, r1
 80275f0:	4201      	tst	r1, r0
 80275f2:	d01d      	beq.n	8027630 <__ssvfiscanf_r+0x7c>
 80275f4:	0006      	movs	r6, r0
 80275f6:	6863      	ldr	r3, [r4, #4]
 80275f8:	2b00      	cmp	r3, #0
 80275fa:	dd0f      	ble.n	802761c <__ssvfiscanf_r+0x68>
 80275fc:	6823      	ldr	r3, [r4, #0]
 80275fe:	781a      	ldrb	r2, [r3, #0]
 8027600:	5caa      	ldrb	r2, [r5, r2]
 8027602:	4232      	tst	r2, r6
 8027604:	d101      	bne.n	802760a <__ssvfiscanf_r+0x56>
 8027606:	003a      	movs	r2, r7
 8027608:	e7e8      	b.n	80275dc <__ssvfiscanf_r+0x28>
 802760a:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 802760c:	3301      	adds	r3, #1
 802760e:	3201      	adds	r2, #1
 8027610:	9247      	str	r2, [sp, #284]	@ 0x11c
 8027612:	6862      	ldr	r2, [r4, #4]
 8027614:	6023      	str	r3, [r4, #0]
 8027616:	3a01      	subs	r2, #1
 8027618:	6062      	str	r2, [r4, #4]
 802761a:	e7ec      	b.n	80275f6 <__ssvfiscanf_r+0x42>
 802761c:	22c0      	movs	r2, #192	@ 0xc0
 802761e:	ab43      	add	r3, sp, #268	@ 0x10c
 8027620:	0052      	lsls	r2, r2, #1
 8027622:	0021      	movs	r1, r4
 8027624:	589b      	ldr	r3, [r3, r2]
 8027626:	9800      	ldr	r0, [sp, #0]
 8027628:	4798      	blx	r3
 802762a:	2800      	cmp	r0, #0
 802762c:	d0e6      	beq.n	80275fc <__ssvfiscanf_r+0x48>
 802762e:	e7ea      	b.n	8027606 <__ssvfiscanf_r+0x52>
 8027630:	2e25      	cmp	r6, #37	@ 0x25
 8027632:	d162      	bne.n	80276fa <__ssvfiscanf_r+0x146>
 8027634:	9345      	str	r3, [sp, #276]	@ 0x114
 8027636:	9343      	str	r3, [sp, #268]	@ 0x10c
 8027638:	7853      	ldrb	r3, [r2, #1]
 802763a:	2b2a      	cmp	r3, #42	@ 0x2a
 802763c:	d102      	bne.n	8027644 <__ssvfiscanf_r+0x90>
 802763e:	3b1a      	subs	r3, #26
 8027640:	9343      	str	r3, [sp, #268]	@ 0x10c
 8027642:	1c97      	adds	r7, r2, #2
 8027644:	003d      	movs	r5, r7
 8027646:	220a      	movs	r2, #10
 8027648:	7829      	ldrb	r1, [r5, #0]
 802764a:	1c6f      	adds	r7, r5, #1
 802764c:	000b      	movs	r3, r1
 802764e:	3b30      	subs	r3, #48	@ 0x30
 8027650:	2b09      	cmp	r3, #9
 8027652:	d91f      	bls.n	8027694 <__ssvfiscanf_r+0xe0>
 8027654:	4b87      	ldr	r3, [pc, #540]	@ (8027874 <__ssvfiscanf_r+0x2c0>)
 8027656:	2203      	movs	r2, #3
 8027658:	0018      	movs	r0, r3
 802765a:	9301      	str	r3, [sp, #4]
 802765c:	f7fd faed 	bl	8024c3a <memchr>
 8027660:	2800      	cmp	r0, #0
 8027662:	d007      	beq.n	8027674 <__ssvfiscanf_r+0xc0>
 8027664:	9b01      	ldr	r3, [sp, #4]
 8027666:	003d      	movs	r5, r7
 8027668:	1ac0      	subs	r0, r0, r3
 802766a:	2301      	movs	r3, #1
 802766c:	4083      	lsls	r3, r0
 802766e:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8027670:	4313      	orrs	r3, r2
 8027672:	9343      	str	r3, [sp, #268]	@ 0x10c
 8027674:	782b      	ldrb	r3, [r5, #0]
 8027676:	1c6f      	adds	r7, r5, #1
 8027678:	2b78      	cmp	r3, #120	@ 0x78
 802767a:	d806      	bhi.n	802768a <__ssvfiscanf_r+0xd6>
 802767c:	2b57      	cmp	r3, #87	@ 0x57
 802767e:	d810      	bhi.n	80276a2 <__ssvfiscanf_r+0xee>
 8027680:	2b25      	cmp	r3, #37	@ 0x25
 8027682:	d03a      	beq.n	80276fa <__ssvfiscanf_r+0x146>
 8027684:	d834      	bhi.n	80276f0 <__ssvfiscanf_r+0x13c>
 8027686:	2b00      	cmp	r3, #0
 8027688:	d055      	beq.n	8027736 <__ssvfiscanf_r+0x182>
 802768a:	2303      	movs	r3, #3
 802768c:	9349      	str	r3, [sp, #292]	@ 0x124
 802768e:	3307      	adds	r3, #7
 8027690:	9344      	str	r3, [sp, #272]	@ 0x110
 8027692:	e069      	b.n	8027768 <__ssvfiscanf_r+0x1b4>
 8027694:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8027696:	003d      	movs	r5, r7
 8027698:	4353      	muls	r3, r2
 802769a:	3b30      	subs	r3, #48	@ 0x30
 802769c:	185b      	adds	r3, r3, r1
 802769e:	9345      	str	r3, [sp, #276]	@ 0x114
 80276a0:	e7d2      	b.n	8027648 <__ssvfiscanf_r+0x94>
 80276a2:	0018      	movs	r0, r3
 80276a4:	3858      	subs	r0, #88	@ 0x58
 80276a6:	2820      	cmp	r0, #32
 80276a8:	d8ef      	bhi.n	802768a <__ssvfiscanf_r+0xd6>
 80276aa:	f7d8 fd49 	bl	8000140 <__gnu_thumb1_case_shi>
 80276ae:	004b      	.short	0x004b
 80276b0:	ffeeffee 	.word	0xffeeffee
 80276b4:	ffee007d 	.word	0xffee007d
 80276b8:	ffeeffee 	.word	0xffeeffee
 80276bc:	ffeeffee 	.word	0xffeeffee
 80276c0:	ffeeffee 	.word	0xffeeffee
 80276c4:	007b0088 	.word	0x007b0088
 80276c8:	00240024 	.word	0x00240024
 80276cc:	ffee0024 	.word	0xffee0024
 80276d0:	ffee0055 	.word	0xffee0055
 80276d4:	ffeeffee 	.word	0xffeeffee
 80276d8:	0090ffee 	.word	0x0090ffee
 80276dc:	00470059 	.word	0x00470059
 80276e0:	ffeeffee 	.word	0xffeeffee
 80276e4:	ffee008e 	.word	0xffee008e
 80276e8:	ffee007b 	.word	0xffee007b
 80276ec:	004bffee 	.word	0x004bffee
 80276f0:	3b45      	subs	r3, #69	@ 0x45
 80276f2:	2b02      	cmp	r3, #2
 80276f4:	d8c9      	bhi.n	802768a <__ssvfiscanf_r+0xd6>
 80276f6:	2305      	movs	r3, #5
 80276f8:	e035      	b.n	8027766 <__ssvfiscanf_r+0x1b2>
 80276fa:	6863      	ldr	r3, [r4, #4]
 80276fc:	2b00      	cmp	r3, #0
 80276fe:	dd0d      	ble.n	802771c <__ssvfiscanf_r+0x168>
 8027700:	6823      	ldr	r3, [r4, #0]
 8027702:	781a      	ldrb	r2, [r3, #0]
 8027704:	42b2      	cmp	r2, r6
 8027706:	d000      	beq.n	802770a <__ssvfiscanf_r+0x156>
 8027708:	e0a9      	b.n	802785e <__ssvfiscanf_r+0x2aa>
 802770a:	3301      	adds	r3, #1
 802770c:	6862      	ldr	r2, [r4, #4]
 802770e:	6023      	str	r3, [r4, #0]
 8027710:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8027712:	3a01      	subs	r2, #1
 8027714:	3301      	adds	r3, #1
 8027716:	6062      	str	r2, [r4, #4]
 8027718:	9347      	str	r3, [sp, #284]	@ 0x11c
 802771a:	e774      	b.n	8027606 <__ssvfiscanf_r+0x52>
 802771c:	23c0      	movs	r3, #192	@ 0xc0
 802771e:	aa43      	add	r2, sp, #268	@ 0x10c
 8027720:	005b      	lsls	r3, r3, #1
 8027722:	0021      	movs	r1, r4
 8027724:	58d3      	ldr	r3, [r2, r3]
 8027726:	9800      	ldr	r0, [sp, #0]
 8027728:	4798      	blx	r3
 802772a:	2800      	cmp	r0, #0
 802772c:	d0e8      	beq.n	8027700 <__ssvfiscanf_r+0x14c>
 802772e:	9846      	ldr	r0, [sp, #280]	@ 0x118
 8027730:	2800      	cmp	r0, #0
 8027732:	d000      	beq.n	8027736 <__ssvfiscanf_r+0x182>
 8027734:	e08b      	b.n	802784e <__ssvfiscanf_r+0x29a>
 8027736:	2001      	movs	r0, #1
 8027738:	4240      	negs	r0, r0
 802773a:	e08c      	b.n	8027856 <__ssvfiscanf_r+0x2a2>
 802773c:	2220      	movs	r2, #32
 802773e:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 8027740:	430a      	orrs	r2, r1
 8027742:	9243      	str	r2, [sp, #268]	@ 0x10c
 8027744:	2280      	movs	r2, #128	@ 0x80
 8027746:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 8027748:	0092      	lsls	r2, r2, #2
 802774a:	430a      	orrs	r2, r1
 802774c:	9243      	str	r2, [sp, #268]	@ 0x10c
 802774e:	2210      	movs	r2, #16
 8027750:	9244      	str	r2, [sp, #272]	@ 0x110
 8027752:	2b6e      	cmp	r3, #110	@ 0x6e
 8027754:	d902      	bls.n	802775c <__ssvfiscanf_r+0x1a8>
 8027756:	e005      	b.n	8027764 <__ssvfiscanf_r+0x1b0>
 8027758:	2300      	movs	r3, #0
 802775a:	9344      	str	r3, [sp, #272]	@ 0x110
 802775c:	2303      	movs	r3, #3
 802775e:	e002      	b.n	8027766 <__ssvfiscanf_r+0x1b2>
 8027760:	2308      	movs	r3, #8
 8027762:	9344      	str	r3, [sp, #272]	@ 0x110
 8027764:	2304      	movs	r3, #4
 8027766:	9349      	str	r3, [sp, #292]	@ 0x124
 8027768:	6863      	ldr	r3, [r4, #4]
 802776a:	2b00      	cmp	r3, #0
 802776c:	dd3e      	ble.n	80277ec <__ssvfiscanf_r+0x238>
 802776e:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8027770:	065b      	lsls	r3, r3, #25
 8027772:	d408      	bmi.n	8027786 <__ssvfiscanf_r+0x1d2>
 8027774:	26c0      	movs	r6, #192	@ 0xc0
 8027776:	2508      	movs	r5, #8
 8027778:	0076      	lsls	r6, r6, #1
 802777a:	6823      	ldr	r3, [r4, #0]
 802777c:	493c      	ldr	r1, [pc, #240]	@ (8027870 <__ssvfiscanf_r+0x2bc>)
 802777e:	781a      	ldrb	r2, [r3, #0]
 8027780:	5c8a      	ldrb	r2, [r1, r2]
 8027782:	422a      	tst	r2, r5
 8027784:	d13c      	bne.n	8027800 <__ssvfiscanf_r+0x24c>
 8027786:	9b49      	ldr	r3, [sp, #292]	@ 0x124
 8027788:	2b02      	cmp	r3, #2
 802778a:	dc4c      	bgt.n	8027826 <__ssvfiscanf_r+0x272>
 802778c:	0022      	movs	r2, r4
 802778e:	9800      	ldr	r0, [sp, #0]
 8027790:	ab02      	add	r3, sp, #8
 8027792:	a943      	add	r1, sp, #268	@ 0x10c
 8027794:	f000 f9b6 	bl	8027b04 <_scanf_chars>
 8027798:	2801      	cmp	r0, #1
 802779a:	d060      	beq.n	802785e <__ssvfiscanf_r+0x2aa>
 802779c:	2802      	cmp	r0, #2
 802779e:	d000      	beq.n	80277a2 <__ssvfiscanf_r+0x1ee>
 80277a0:	e731      	b.n	8027606 <__ssvfiscanf_r+0x52>
 80277a2:	e7c4      	b.n	802772e <__ssvfiscanf_r+0x17a>
 80277a4:	220a      	movs	r2, #10
 80277a6:	e7d3      	b.n	8027750 <__ssvfiscanf_r+0x19c>
 80277a8:	0039      	movs	r1, r7
 80277aa:	a803      	add	r0, sp, #12
 80277ac:	f000 fbbb 	bl	8027f26 <__sccl>
 80277b0:	2340      	movs	r3, #64	@ 0x40
 80277b2:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 80277b4:	0007      	movs	r7, r0
 80277b6:	4313      	orrs	r3, r2
 80277b8:	9343      	str	r3, [sp, #268]	@ 0x10c
 80277ba:	2301      	movs	r3, #1
 80277bc:	e7d3      	b.n	8027766 <__ssvfiscanf_r+0x1b2>
 80277be:	2340      	movs	r3, #64	@ 0x40
 80277c0:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 80277c2:	4313      	orrs	r3, r2
 80277c4:	9343      	str	r3, [sp, #268]	@ 0x10c
 80277c6:	2300      	movs	r3, #0
 80277c8:	e7cd      	b.n	8027766 <__ssvfiscanf_r+0x1b2>
 80277ca:	2302      	movs	r3, #2
 80277cc:	e7cb      	b.n	8027766 <__ssvfiscanf_r+0x1b2>
 80277ce:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 80277d0:	06d3      	lsls	r3, r2, #27
 80277d2:	d500      	bpl.n	80277d6 <__ssvfiscanf_r+0x222>
 80277d4:	e717      	b.n	8027606 <__ssvfiscanf_r+0x52>
 80277d6:	9b02      	ldr	r3, [sp, #8]
 80277d8:	9947      	ldr	r1, [sp, #284]	@ 0x11c
 80277da:	1d18      	adds	r0, r3, #4
 80277dc:	9002      	str	r0, [sp, #8]
 80277de:	681b      	ldr	r3, [r3, #0]
 80277e0:	07d5      	lsls	r5, r2, #31
 80277e2:	d501      	bpl.n	80277e8 <__ssvfiscanf_r+0x234>
 80277e4:	8019      	strh	r1, [r3, #0]
 80277e6:	e70e      	b.n	8027606 <__ssvfiscanf_r+0x52>
 80277e8:	6019      	str	r1, [r3, #0]
 80277ea:	e70c      	b.n	8027606 <__ssvfiscanf_r+0x52>
 80277ec:	23c0      	movs	r3, #192	@ 0xc0
 80277ee:	aa43      	add	r2, sp, #268	@ 0x10c
 80277f0:	005b      	lsls	r3, r3, #1
 80277f2:	0021      	movs	r1, r4
 80277f4:	58d3      	ldr	r3, [r2, r3]
 80277f6:	9800      	ldr	r0, [sp, #0]
 80277f8:	4798      	blx	r3
 80277fa:	2800      	cmp	r0, #0
 80277fc:	d0b7      	beq.n	802776e <__ssvfiscanf_r+0x1ba>
 80277fe:	e796      	b.n	802772e <__ssvfiscanf_r+0x17a>
 8027800:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 8027802:	3201      	adds	r2, #1
 8027804:	9247      	str	r2, [sp, #284]	@ 0x11c
 8027806:	6862      	ldr	r2, [r4, #4]
 8027808:	3a01      	subs	r2, #1
 802780a:	6062      	str	r2, [r4, #4]
 802780c:	2a00      	cmp	r2, #0
 802780e:	dd02      	ble.n	8027816 <__ssvfiscanf_r+0x262>
 8027810:	3301      	adds	r3, #1
 8027812:	6023      	str	r3, [r4, #0]
 8027814:	e7b1      	b.n	802777a <__ssvfiscanf_r+0x1c6>
 8027816:	ab43      	add	r3, sp, #268	@ 0x10c
 8027818:	0021      	movs	r1, r4
 802781a:	599b      	ldr	r3, [r3, r6]
 802781c:	9800      	ldr	r0, [sp, #0]
 802781e:	4798      	blx	r3
 8027820:	2800      	cmp	r0, #0
 8027822:	d0aa      	beq.n	802777a <__ssvfiscanf_r+0x1c6>
 8027824:	e783      	b.n	802772e <__ssvfiscanf_r+0x17a>
 8027826:	2b04      	cmp	r3, #4
 8027828:	dc06      	bgt.n	8027838 <__ssvfiscanf_r+0x284>
 802782a:	0022      	movs	r2, r4
 802782c:	9800      	ldr	r0, [sp, #0]
 802782e:	ab02      	add	r3, sp, #8
 8027830:	a943      	add	r1, sp, #268	@ 0x10c
 8027832:	f000 f9c7 	bl	8027bc4 <_scanf_i>
 8027836:	e7af      	b.n	8027798 <__ssvfiscanf_r+0x1e4>
 8027838:	4b0f      	ldr	r3, [pc, #60]	@ (8027878 <__ssvfiscanf_r+0x2c4>)
 802783a:	2b00      	cmp	r3, #0
 802783c:	d100      	bne.n	8027840 <__ssvfiscanf_r+0x28c>
 802783e:	e6e2      	b.n	8027606 <__ssvfiscanf_r+0x52>
 8027840:	0022      	movs	r2, r4
 8027842:	9800      	ldr	r0, [sp, #0]
 8027844:	ab02      	add	r3, sp, #8
 8027846:	a943      	add	r1, sp, #268	@ 0x10c
 8027848:	f7fc fd56 	bl	80242f8 <_scanf_float>
 802784c:	e7a4      	b.n	8027798 <__ssvfiscanf_r+0x1e4>
 802784e:	89a3      	ldrh	r3, [r4, #12]
 8027850:	065b      	lsls	r3, r3, #25
 8027852:	d500      	bpl.n	8027856 <__ssvfiscanf_r+0x2a2>
 8027854:	e76f      	b.n	8027736 <__ssvfiscanf_r+0x182>
 8027856:	23a5      	movs	r3, #165	@ 0xa5
 8027858:	009b      	lsls	r3, r3, #2
 802785a:	449d      	add	sp, r3
 802785c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802785e:	9846      	ldr	r0, [sp, #280]	@ 0x118
 8027860:	e7f9      	b.n	8027856 <__ssvfiscanf_r+0x2a2>
 8027862:	46c0      	nop			@ (mov r8, r8)
 8027864:	fffffd6c 	.word	0xfffffd6c
 8027868:	080274fd 	.word	0x080274fd
 802786c:	08027575 	.word	0x08027575
 8027870:	0802b265 	.word	0x0802b265
 8027874:	0802b48a 	.word	0x0802b48a
 8027878:	080242f9 	.word	0x080242f9

0802787c <__sfputc_r>:
 802787c:	6893      	ldr	r3, [r2, #8]
 802787e:	b510      	push	{r4, lr}
 8027880:	3b01      	subs	r3, #1
 8027882:	6093      	str	r3, [r2, #8]
 8027884:	2b00      	cmp	r3, #0
 8027886:	da04      	bge.n	8027892 <__sfputc_r+0x16>
 8027888:	6994      	ldr	r4, [r2, #24]
 802788a:	42a3      	cmp	r3, r4
 802788c:	db07      	blt.n	802789e <__sfputc_r+0x22>
 802788e:	290a      	cmp	r1, #10
 8027890:	d005      	beq.n	802789e <__sfputc_r+0x22>
 8027892:	6813      	ldr	r3, [r2, #0]
 8027894:	1c58      	adds	r0, r3, #1
 8027896:	6010      	str	r0, [r2, #0]
 8027898:	7019      	strb	r1, [r3, #0]
 802789a:	0008      	movs	r0, r1
 802789c:	bd10      	pop	{r4, pc}
 802789e:	f000 fbb9 	bl	8028014 <__swbuf_r>
 80278a2:	0001      	movs	r1, r0
 80278a4:	e7f9      	b.n	802789a <__sfputc_r+0x1e>

080278a6 <__sfputs_r>:
 80278a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80278a8:	0006      	movs	r6, r0
 80278aa:	000f      	movs	r7, r1
 80278ac:	0014      	movs	r4, r2
 80278ae:	18d5      	adds	r5, r2, r3
 80278b0:	42ac      	cmp	r4, r5
 80278b2:	d101      	bne.n	80278b8 <__sfputs_r+0x12>
 80278b4:	2000      	movs	r0, #0
 80278b6:	e007      	b.n	80278c8 <__sfputs_r+0x22>
 80278b8:	7821      	ldrb	r1, [r4, #0]
 80278ba:	003a      	movs	r2, r7
 80278bc:	0030      	movs	r0, r6
 80278be:	f7ff ffdd 	bl	802787c <__sfputc_r>
 80278c2:	3401      	adds	r4, #1
 80278c4:	1c43      	adds	r3, r0, #1
 80278c6:	d1f3      	bne.n	80278b0 <__sfputs_r+0xa>
 80278c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080278cc <_vfiprintf_r>:
 80278cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80278ce:	b0a1      	sub	sp, #132	@ 0x84
 80278d0:	000f      	movs	r7, r1
 80278d2:	0015      	movs	r5, r2
 80278d4:	001e      	movs	r6, r3
 80278d6:	9003      	str	r0, [sp, #12]
 80278d8:	2800      	cmp	r0, #0
 80278da:	d004      	beq.n	80278e6 <_vfiprintf_r+0x1a>
 80278dc:	6a03      	ldr	r3, [r0, #32]
 80278de:	2b00      	cmp	r3, #0
 80278e0:	d101      	bne.n	80278e6 <_vfiprintf_r+0x1a>
 80278e2:	f7fc ffa5 	bl	8024830 <__sinit>
 80278e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80278e8:	07db      	lsls	r3, r3, #31
 80278ea:	d405      	bmi.n	80278f8 <_vfiprintf_r+0x2c>
 80278ec:	89bb      	ldrh	r3, [r7, #12]
 80278ee:	059b      	lsls	r3, r3, #22
 80278f0:	d402      	bmi.n	80278f8 <_vfiprintf_r+0x2c>
 80278f2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80278f4:	f7fd f99f 	bl	8024c36 <__retarget_lock_acquire_recursive>
 80278f8:	89bb      	ldrh	r3, [r7, #12]
 80278fa:	071b      	lsls	r3, r3, #28
 80278fc:	d502      	bpl.n	8027904 <_vfiprintf_r+0x38>
 80278fe:	693b      	ldr	r3, [r7, #16]
 8027900:	2b00      	cmp	r3, #0
 8027902:	d113      	bne.n	802792c <_vfiprintf_r+0x60>
 8027904:	0039      	movs	r1, r7
 8027906:	9803      	ldr	r0, [sp, #12]
 8027908:	f000 fbc6 	bl	8028098 <__swsetup_r>
 802790c:	2800      	cmp	r0, #0
 802790e:	d00d      	beq.n	802792c <_vfiprintf_r+0x60>
 8027910:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8027912:	07db      	lsls	r3, r3, #31
 8027914:	d503      	bpl.n	802791e <_vfiprintf_r+0x52>
 8027916:	2001      	movs	r0, #1
 8027918:	4240      	negs	r0, r0
 802791a:	b021      	add	sp, #132	@ 0x84
 802791c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802791e:	89bb      	ldrh	r3, [r7, #12]
 8027920:	059b      	lsls	r3, r3, #22
 8027922:	d4f8      	bmi.n	8027916 <_vfiprintf_r+0x4a>
 8027924:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8027926:	f7fd f987 	bl	8024c38 <__retarget_lock_release_recursive>
 802792a:	e7f4      	b.n	8027916 <_vfiprintf_r+0x4a>
 802792c:	2300      	movs	r3, #0
 802792e:	ac08      	add	r4, sp, #32
 8027930:	6163      	str	r3, [r4, #20]
 8027932:	3320      	adds	r3, #32
 8027934:	7663      	strb	r3, [r4, #25]
 8027936:	3310      	adds	r3, #16
 8027938:	76a3      	strb	r3, [r4, #26]
 802793a:	9607      	str	r6, [sp, #28]
 802793c:	002e      	movs	r6, r5
 802793e:	7833      	ldrb	r3, [r6, #0]
 8027940:	2b00      	cmp	r3, #0
 8027942:	d001      	beq.n	8027948 <_vfiprintf_r+0x7c>
 8027944:	2b25      	cmp	r3, #37	@ 0x25
 8027946:	d148      	bne.n	80279da <_vfiprintf_r+0x10e>
 8027948:	1b73      	subs	r3, r6, r5
 802794a:	9305      	str	r3, [sp, #20]
 802794c:	42ae      	cmp	r6, r5
 802794e:	d00b      	beq.n	8027968 <_vfiprintf_r+0x9c>
 8027950:	002a      	movs	r2, r5
 8027952:	0039      	movs	r1, r7
 8027954:	9803      	ldr	r0, [sp, #12]
 8027956:	f7ff ffa6 	bl	80278a6 <__sfputs_r>
 802795a:	3001      	adds	r0, #1
 802795c:	d100      	bne.n	8027960 <_vfiprintf_r+0x94>
 802795e:	e0ae      	b.n	8027abe <_vfiprintf_r+0x1f2>
 8027960:	6963      	ldr	r3, [r4, #20]
 8027962:	9a05      	ldr	r2, [sp, #20]
 8027964:	189b      	adds	r3, r3, r2
 8027966:	6163      	str	r3, [r4, #20]
 8027968:	7833      	ldrb	r3, [r6, #0]
 802796a:	2b00      	cmp	r3, #0
 802796c:	d100      	bne.n	8027970 <_vfiprintf_r+0xa4>
 802796e:	e0a6      	b.n	8027abe <_vfiprintf_r+0x1f2>
 8027970:	2201      	movs	r2, #1
 8027972:	2300      	movs	r3, #0
 8027974:	4252      	negs	r2, r2
 8027976:	6062      	str	r2, [r4, #4]
 8027978:	a904      	add	r1, sp, #16
 802797a:	3254      	adds	r2, #84	@ 0x54
 802797c:	1852      	adds	r2, r2, r1
 802797e:	1c75      	adds	r5, r6, #1
 8027980:	6023      	str	r3, [r4, #0]
 8027982:	60e3      	str	r3, [r4, #12]
 8027984:	60a3      	str	r3, [r4, #8]
 8027986:	7013      	strb	r3, [r2, #0]
 8027988:	65a3      	str	r3, [r4, #88]	@ 0x58
 802798a:	4b59      	ldr	r3, [pc, #356]	@ (8027af0 <_vfiprintf_r+0x224>)
 802798c:	2205      	movs	r2, #5
 802798e:	0018      	movs	r0, r3
 8027990:	7829      	ldrb	r1, [r5, #0]
 8027992:	9305      	str	r3, [sp, #20]
 8027994:	f7fd f951 	bl	8024c3a <memchr>
 8027998:	1c6e      	adds	r6, r5, #1
 802799a:	2800      	cmp	r0, #0
 802799c:	d11f      	bne.n	80279de <_vfiprintf_r+0x112>
 802799e:	6822      	ldr	r2, [r4, #0]
 80279a0:	06d3      	lsls	r3, r2, #27
 80279a2:	d504      	bpl.n	80279ae <_vfiprintf_r+0xe2>
 80279a4:	2353      	movs	r3, #83	@ 0x53
 80279a6:	a904      	add	r1, sp, #16
 80279a8:	185b      	adds	r3, r3, r1
 80279aa:	2120      	movs	r1, #32
 80279ac:	7019      	strb	r1, [r3, #0]
 80279ae:	0713      	lsls	r3, r2, #28
 80279b0:	d504      	bpl.n	80279bc <_vfiprintf_r+0xf0>
 80279b2:	2353      	movs	r3, #83	@ 0x53
 80279b4:	a904      	add	r1, sp, #16
 80279b6:	185b      	adds	r3, r3, r1
 80279b8:	212b      	movs	r1, #43	@ 0x2b
 80279ba:	7019      	strb	r1, [r3, #0]
 80279bc:	782b      	ldrb	r3, [r5, #0]
 80279be:	2b2a      	cmp	r3, #42	@ 0x2a
 80279c0:	d016      	beq.n	80279f0 <_vfiprintf_r+0x124>
 80279c2:	002e      	movs	r6, r5
 80279c4:	2100      	movs	r1, #0
 80279c6:	200a      	movs	r0, #10
 80279c8:	68e3      	ldr	r3, [r4, #12]
 80279ca:	7832      	ldrb	r2, [r6, #0]
 80279cc:	1c75      	adds	r5, r6, #1
 80279ce:	3a30      	subs	r2, #48	@ 0x30
 80279d0:	2a09      	cmp	r2, #9
 80279d2:	d950      	bls.n	8027a76 <_vfiprintf_r+0x1aa>
 80279d4:	2900      	cmp	r1, #0
 80279d6:	d111      	bne.n	80279fc <_vfiprintf_r+0x130>
 80279d8:	e017      	b.n	8027a0a <_vfiprintf_r+0x13e>
 80279da:	3601      	adds	r6, #1
 80279dc:	e7af      	b.n	802793e <_vfiprintf_r+0x72>
 80279de:	9b05      	ldr	r3, [sp, #20]
 80279e0:	6822      	ldr	r2, [r4, #0]
 80279e2:	1ac0      	subs	r0, r0, r3
 80279e4:	2301      	movs	r3, #1
 80279e6:	4083      	lsls	r3, r0
 80279e8:	4313      	orrs	r3, r2
 80279ea:	0035      	movs	r5, r6
 80279ec:	6023      	str	r3, [r4, #0]
 80279ee:	e7cc      	b.n	802798a <_vfiprintf_r+0xbe>
 80279f0:	9b07      	ldr	r3, [sp, #28]
 80279f2:	1d19      	adds	r1, r3, #4
 80279f4:	681b      	ldr	r3, [r3, #0]
 80279f6:	9107      	str	r1, [sp, #28]
 80279f8:	2b00      	cmp	r3, #0
 80279fa:	db01      	blt.n	8027a00 <_vfiprintf_r+0x134>
 80279fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80279fe:	e004      	b.n	8027a0a <_vfiprintf_r+0x13e>
 8027a00:	425b      	negs	r3, r3
 8027a02:	60e3      	str	r3, [r4, #12]
 8027a04:	2302      	movs	r3, #2
 8027a06:	4313      	orrs	r3, r2
 8027a08:	6023      	str	r3, [r4, #0]
 8027a0a:	7833      	ldrb	r3, [r6, #0]
 8027a0c:	2b2e      	cmp	r3, #46	@ 0x2e
 8027a0e:	d10c      	bne.n	8027a2a <_vfiprintf_r+0x15e>
 8027a10:	7873      	ldrb	r3, [r6, #1]
 8027a12:	2b2a      	cmp	r3, #42	@ 0x2a
 8027a14:	d134      	bne.n	8027a80 <_vfiprintf_r+0x1b4>
 8027a16:	9b07      	ldr	r3, [sp, #28]
 8027a18:	3602      	adds	r6, #2
 8027a1a:	1d1a      	adds	r2, r3, #4
 8027a1c:	681b      	ldr	r3, [r3, #0]
 8027a1e:	9207      	str	r2, [sp, #28]
 8027a20:	2b00      	cmp	r3, #0
 8027a22:	da01      	bge.n	8027a28 <_vfiprintf_r+0x15c>
 8027a24:	2301      	movs	r3, #1
 8027a26:	425b      	negs	r3, r3
 8027a28:	9309      	str	r3, [sp, #36]	@ 0x24
 8027a2a:	4d32      	ldr	r5, [pc, #200]	@ (8027af4 <_vfiprintf_r+0x228>)
 8027a2c:	2203      	movs	r2, #3
 8027a2e:	0028      	movs	r0, r5
 8027a30:	7831      	ldrb	r1, [r6, #0]
 8027a32:	f7fd f902 	bl	8024c3a <memchr>
 8027a36:	2800      	cmp	r0, #0
 8027a38:	d006      	beq.n	8027a48 <_vfiprintf_r+0x17c>
 8027a3a:	2340      	movs	r3, #64	@ 0x40
 8027a3c:	1b40      	subs	r0, r0, r5
 8027a3e:	4083      	lsls	r3, r0
 8027a40:	6822      	ldr	r2, [r4, #0]
 8027a42:	3601      	adds	r6, #1
 8027a44:	4313      	orrs	r3, r2
 8027a46:	6023      	str	r3, [r4, #0]
 8027a48:	7831      	ldrb	r1, [r6, #0]
 8027a4a:	2206      	movs	r2, #6
 8027a4c:	482a      	ldr	r0, [pc, #168]	@ (8027af8 <_vfiprintf_r+0x22c>)
 8027a4e:	1c75      	adds	r5, r6, #1
 8027a50:	7621      	strb	r1, [r4, #24]
 8027a52:	f7fd f8f2 	bl	8024c3a <memchr>
 8027a56:	2800      	cmp	r0, #0
 8027a58:	d040      	beq.n	8027adc <_vfiprintf_r+0x210>
 8027a5a:	4b28      	ldr	r3, [pc, #160]	@ (8027afc <_vfiprintf_r+0x230>)
 8027a5c:	2b00      	cmp	r3, #0
 8027a5e:	d122      	bne.n	8027aa6 <_vfiprintf_r+0x1da>
 8027a60:	2207      	movs	r2, #7
 8027a62:	9b07      	ldr	r3, [sp, #28]
 8027a64:	3307      	adds	r3, #7
 8027a66:	4393      	bics	r3, r2
 8027a68:	3308      	adds	r3, #8
 8027a6a:	9307      	str	r3, [sp, #28]
 8027a6c:	6963      	ldr	r3, [r4, #20]
 8027a6e:	9a04      	ldr	r2, [sp, #16]
 8027a70:	189b      	adds	r3, r3, r2
 8027a72:	6163      	str	r3, [r4, #20]
 8027a74:	e762      	b.n	802793c <_vfiprintf_r+0x70>
 8027a76:	4343      	muls	r3, r0
 8027a78:	002e      	movs	r6, r5
 8027a7a:	2101      	movs	r1, #1
 8027a7c:	189b      	adds	r3, r3, r2
 8027a7e:	e7a4      	b.n	80279ca <_vfiprintf_r+0xfe>
 8027a80:	2300      	movs	r3, #0
 8027a82:	200a      	movs	r0, #10
 8027a84:	0019      	movs	r1, r3
 8027a86:	3601      	adds	r6, #1
 8027a88:	6063      	str	r3, [r4, #4]
 8027a8a:	7832      	ldrb	r2, [r6, #0]
 8027a8c:	1c75      	adds	r5, r6, #1
 8027a8e:	3a30      	subs	r2, #48	@ 0x30
 8027a90:	2a09      	cmp	r2, #9
 8027a92:	d903      	bls.n	8027a9c <_vfiprintf_r+0x1d0>
 8027a94:	2b00      	cmp	r3, #0
 8027a96:	d0c8      	beq.n	8027a2a <_vfiprintf_r+0x15e>
 8027a98:	9109      	str	r1, [sp, #36]	@ 0x24
 8027a9a:	e7c6      	b.n	8027a2a <_vfiprintf_r+0x15e>
 8027a9c:	4341      	muls	r1, r0
 8027a9e:	002e      	movs	r6, r5
 8027aa0:	2301      	movs	r3, #1
 8027aa2:	1889      	adds	r1, r1, r2
 8027aa4:	e7f1      	b.n	8027a8a <_vfiprintf_r+0x1be>
 8027aa6:	aa07      	add	r2, sp, #28
 8027aa8:	9200      	str	r2, [sp, #0]
 8027aaa:	0021      	movs	r1, r4
 8027aac:	003a      	movs	r2, r7
 8027aae:	4b14      	ldr	r3, [pc, #80]	@ (8027b00 <_vfiprintf_r+0x234>)
 8027ab0:	9803      	ldr	r0, [sp, #12]
 8027ab2:	f7fc f867 	bl	8023b84 <_printf_float>
 8027ab6:	9004      	str	r0, [sp, #16]
 8027ab8:	9b04      	ldr	r3, [sp, #16]
 8027aba:	3301      	adds	r3, #1
 8027abc:	d1d6      	bne.n	8027a6c <_vfiprintf_r+0x1a0>
 8027abe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8027ac0:	07db      	lsls	r3, r3, #31
 8027ac2:	d405      	bmi.n	8027ad0 <_vfiprintf_r+0x204>
 8027ac4:	89bb      	ldrh	r3, [r7, #12]
 8027ac6:	059b      	lsls	r3, r3, #22
 8027ac8:	d402      	bmi.n	8027ad0 <_vfiprintf_r+0x204>
 8027aca:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8027acc:	f7fd f8b4 	bl	8024c38 <__retarget_lock_release_recursive>
 8027ad0:	89bb      	ldrh	r3, [r7, #12]
 8027ad2:	065b      	lsls	r3, r3, #25
 8027ad4:	d500      	bpl.n	8027ad8 <_vfiprintf_r+0x20c>
 8027ad6:	e71e      	b.n	8027916 <_vfiprintf_r+0x4a>
 8027ad8:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8027ada:	e71e      	b.n	802791a <_vfiprintf_r+0x4e>
 8027adc:	aa07      	add	r2, sp, #28
 8027ade:	9200      	str	r2, [sp, #0]
 8027ae0:	0021      	movs	r1, r4
 8027ae2:	003a      	movs	r2, r7
 8027ae4:	4b06      	ldr	r3, [pc, #24]	@ (8027b00 <_vfiprintf_r+0x234>)
 8027ae6:	9803      	ldr	r0, [sp, #12]
 8027ae8:	f7fc fafa 	bl	80240e0 <_printf_i>
 8027aec:	e7e3      	b.n	8027ab6 <_vfiprintf_r+0x1ea>
 8027aee:	46c0      	nop			@ (mov r8, r8)
 8027af0:	0802b484 	.word	0x0802b484
 8027af4:	0802b48a 	.word	0x0802b48a
 8027af8:	0802b48e 	.word	0x0802b48e
 8027afc:	08023b85 	.word	0x08023b85
 8027b00:	080278a7 	.word	0x080278a7

08027b04 <_scanf_chars>:
 8027b04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8027b06:	0015      	movs	r5, r2
 8027b08:	688a      	ldr	r2, [r1, #8]
 8027b0a:	000c      	movs	r4, r1
 8027b0c:	9001      	str	r0, [sp, #4]
 8027b0e:	2a00      	cmp	r2, #0
 8027b10:	d104      	bne.n	8027b1c <_scanf_chars+0x18>
 8027b12:	698a      	ldr	r2, [r1, #24]
 8027b14:	2a00      	cmp	r2, #0
 8027b16:	d117      	bne.n	8027b48 <_scanf_chars+0x44>
 8027b18:	3201      	adds	r2, #1
 8027b1a:	60a2      	str	r2, [r4, #8]
 8027b1c:	6822      	ldr	r2, [r4, #0]
 8027b1e:	06d2      	lsls	r2, r2, #27
 8027b20:	d403      	bmi.n	8027b2a <_scanf_chars+0x26>
 8027b22:	681a      	ldr	r2, [r3, #0]
 8027b24:	1d11      	adds	r1, r2, #4
 8027b26:	6019      	str	r1, [r3, #0]
 8027b28:	6817      	ldr	r7, [r2, #0]
 8027b2a:	2600      	movs	r6, #0
 8027b2c:	69a0      	ldr	r0, [r4, #24]
 8027b2e:	2800      	cmp	r0, #0
 8027b30:	d016      	beq.n	8027b60 <_scanf_chars+0x5c>
 8027b32:	2801      	cmp	r0, #1
 8027b34:	d10b      	bne.n	8027b4e <_scanf_chars+0x4a>
 8027b36:	682b      	ldr	r3, [r5, #0]
 8027b38:	6962      	ldr	r2, [r4, #20]
 8027b3a:	781b      	ldrb	r3, [r3, #0]
 8027b3c:	5cd3      	ldrb	r3, [r2, r3]
 8027b3e:	2b00      	cmp	r3, #0
 8027b40:	d10e      	bne.n	8027b60 <_scanf_chars+0x5c>
 8027b42:	2e00      	cmp	r6, #0
 8027b44:	d03b      	beq.n	8027bbe <_scanf_chars+0xba>
 8027b46:	e029      	b.n	8027b9c <_scanf_chars+0x98>
 8027b48:	2201      	movs	r2, #1
 8027b4a:	4252      	negs	r2, r2
 8027b4c:	e7e5      	b.n	8027b1a <_scanf_chars+0x16>
 8027b4e:	2802      	cmp	r0, #2
 8027b50:	d124      	bne.n	8027b9c <_scanf_chars+0x98>
 8027b52:	682b      	ldr	r3, [r5, #0]
 8027b54:	4a1a      	ldr	r2, [pc, #104]	@ (8027bc0 <_scanf_chars+0xbc>)
 8027b56:	781b      	ldrb	r3, [r3, #0]
 8027b58:	5cd3      	ldrb	r3, [r2, r3]
 8027b5a:	2208      	movs	r2, #8
 8027b5c:	4213      	tst	r3, r2
 8027b5e:	d11d      	bne.n	8027b9c <_scanf_chars+0x98>
 8027b60:	2210      	movs	r2, #16
 8027b62:	6823      	ldr	r3, [r4, #0]
 8027b64:	3601      	adds	r6, #1
 8027b66:	4213      	tst	r3, r2
 8027b68:	d103      	bne.n	8027b72 <_scanf_chars+0x6e>
 8027b6a:	682b      	ldr	r3, [r5, #0]
 8027b6c:	781b      	ldrb	r3, [r3, #0]
 8027b6e:	703b      	strb	r3, [r7, #0]
 8027b70:	3701      	adds	r7, #1
 8027b72:	682a      	ldr	r2, [r5, #0]
 8027b74:	686b      	ldr	r3, [r5, #4]
 8027b76:	3201      	adds	r2, #1
 8027b78:	602a      	str	r2, [r5, #0]
 8027b7a:	68a2      	ldr	r2, [r4, #8]
 8027b7c:	3b01      	subs	r3, #1
 8027b7e:	3a01      	subs	r2, #1
 8027b80:	606b      	str	r3, [r5, #4]
 8027b82:	60a2      	str	r2, [r4, #8]
 8027b84:	2a00      	cmp	r2, #0
 8027b86:	d009      	beq.n	8027b9c <_scanf_chars+0x98>
 8027b88:	2b00      	cmp	r3, #0
 8027b8a:	dccf      	bgt.n	8027b2c <_scanf_chars+0x28>
 8027b8c:	23c0      	movs	r3, #192	@ 0xc0
 8027b8e:	005b      	lsls	r3, r3, #1
 8027b90:	0029      	movs	r1, r5
 8027b92:	58e3      	ldr	r3, [r4, r3]
 8027b94:	9801      	ldr	r0, [sp, #4]
 8027b96:	4798      	blx	r3
 8027b98:	2800      	cmp	r0, #0
 8027b9a:	d0c7      	beq.n	8027b2c <_scanf_chars+0x28>
 8027b9c:	6822      	ldr	r2, [r4, #0]
 8027b9e:	2310      	movs	r3, #16
 8027ba0:	0011      	movs	r1, r2
 8027ba2:	4019      	ands	r1, r3
 8027ba4:	421a      	tst	r2, r3
 8027ba6:	d106      	bne.n	8027bb6 <_scanf_chars+0xb2>
 8027ba8:	68e3      	ldr	r3, [r4, #12]
 8027baa:	3301      	adds	r3, #1
 8027bac:	60e3      	str	r3, [r4, #12]
 8027bae:	69a3      	ldr	r3, [r4, #24]
 8027bb0:	2b00      	cmp	r3, #0
 8027bb2:	d000      	beq.n	8027bb6 <_scanf_chars+0xb2>
 8027bb4:	7039      	strb	r1, [r7, #0]
 8027bb6:	2000      	movs	r0, #0
 8027bb8:	6923      	ldr	r3, [r4, #16]
 8027bba:	199b      	adds	r3, r3, r6
 8027bbc:	6123      	str	r3, [r4, #16]
 8027bbe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8027bc0:	0802b265 	.word	0x0802b265

08027bc4 <_scanf_i>:
 8027bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8027bc6:	b08b      	sub	sp, #44	@ 0x2c
 8027bc8:	9301      	str	r3, [sp, #4]
 8027bca:	4b78      	ldr	r3, [pc, #480]	@ (8027dac <_scanf_i+0x1e8>)
 8027bcc:	0016      	movs	r6, r2
 8027bce:	9004      	str	r0, [sp, #16]
 8027bd0:	aa07      	add	r2, sp, #28
 8027bd2:	cba1      	ldmia	r3!, {r0, r5, r7}
 8027bd4:	c2a1      	stmia	r2!, {r0, r5, r7}
 8027bd6:	4a76      	ldr	r2, [pc, #472]	@ (8027db0 <_scanf_i+0x1ec>)
 8027bd8:	698b      	ldr	r3, [r1, #24]
 8027bda:	000c      	movs	r4, r1
 8027bdc:	9205      	str	r2, [sp, #20]
 8027bde:	2b03      	cmp	r3, #3
 8027be0:	d101      	bne.n	8027be6 <_scanf_i+0x22>
 8027be2:	4b74      	ldr	r3, [pc, #464]	@ (8027db4 <_scanf_i+0x1f0>)
 8027be4:	9305      	str	r3, [sp, #20]
 8027be6:	22ae      	movs	r2, #174	@ 0xae
 8027be8:	2000      	movs	r0, #0
 8027bea:	68a3      	ldr	r3, [r4, #8]
 8027bec:	0052      	lsls	r2, r2, #1
 8027bee:	1e59      	subs	r1, r3, #1
 8027bf0:	9003      	str	r0, [sp, #12]
 8027bf2:	4291      	cmp	r1, r2
 8027bf4:	d905      	bls.n	8027c02 <_scanf_i+0x3e>
 8027bf6:	3b5e      	subs	r3, #94	@ 0x5e
 8027bf8:	3bff      	subs	r3, #255	@ 0xff
 8027bfa:	9303      	str	r3, [sp, #12]
 8027bfc:	235e      	movs	r3, #94	@ 0x5e
 8027bfe:	33ff      	adds	r3, #255	@ 0xff
 8027c00:	60a3      	str	r3, [r4, #8]
 8027c02:	0023      	movs	r3, r4
 8027c04:	331c      	adds	r3, #28
 8027c06:	9300      	str	r3, [sp, #0]
 8027c08:	23d0      	movs	r3, #208	@ 0xd0
 8027c0a:	2700      	movs	r7, #0
 8027c0c:	6822      	ldr	r2, [r4, #0]
 8027c0e:	011b      	lsls	r3, r3, #4
 8027c10:	4313      	orrs	r3, r2
 8027c12:	6023      	str	r3, [r4, #0]
 8027c14:	9b00      	ldr	r3, [sp, #0]
 8027c16:	9302      	str	r3, [sp, #8]
 8027c18:	6833      	ldr	r3, [r6, #0]
 8027c1a:	a807      	add	r0, sp, #28
 8027c1c:	7819      	ldrb	r1, [r3, #0]
 8027c1e:	00bb      	lsls	r3, r7, #2
 8027c20:	2202      	movs	r2, #2
 8027c22:	5818      	ldr	r0, [r3, r0]
 8027c24:	f7fd f809 	bl	8024c3a <memchr>
 8027c28:	2800      	cmp	r0, #0
 8027c2a:	d029      	beq.n	8027c80 <_scanf_i+0xbc>
 8027c2c:	2f01      	cmp	r7, #1
 8027c2e:	d15e      	bne.n	8027cee <_scanf_i+0x12a>
 8027c30:	6863      	ldr	r3, [r4, #4]
 8027c32:	2b00      	cmp	r3, #0
 8027c34:	d106      	bne.n	8027c44 <_scanf_i+0x80>
 8027c36:	3308      	adds	r3, #8
 8027c38:	6822      	ldr	r2, [r4, #0]
 8027c3a:	6063      	str	r3, [r4, #4]
 8027c3c:	33f9      	adds	r3, #249	@ 0xf9
 8027c3e:	33ff      	adds	r3, #255	@ 0xff
 8027c40:	4313      	orrs	r3, r2
 8027c42:	6023      	str	r3, [r4, #0]
 8027c44:	6823      	ldr	r3, [r4, #0]
 8027c46:	4a5c      	ldr	r2, [pc, #368]	@ (8027db8 <_scanf_i+0x1f4>)
 8027c48:	4013      	ands	r3, r2
 8027c4a:	6023      	str	r3, [r4, #0]
 8027c4c:	68a3      	ldr	r3, [r4, #8]
 8027c4e:	1e5a      	subs	r2, r3, #1
 8027c50:	60a2      	str	r2, [r4, #8]
 8027c52:	2b00      	cmp	r3, #0
 8027c54:	d014      	beq.n	8027c80 <_scanf_i+0xbc>
 8027c56:	6833      	ldr	r3, [r6, #0]
 8027c58:	1c5a      	adds	r2, r3, #1
 8027c5a:	6032      	str	r2, [r6, #0]
 8027c5c:	781b      	ldrb	r3, [r3, #0]
 8027c5e:	9a02      	ldr	r2, [sp, #8]
 8027c60:	7013      	strb	r3, [r2, #0]
 8027c62:	6873      	ldr	r3, [r6, #4]
 8027c64:	1c55      	adds	r5, r2, #1
 8027c66:	3b01      	subs	r3, #1
 8027c68:	6073      	str	r3, [r6, #4]
 8027c6a:	2b00      	cmp	r3, #0
 8027c6c:	dc07      	bgt.n	8027c7e <_scanf_i+0xba>
 8027c6e:	23c0      	movs	r3, #192	@ 0xc0
 8027c70:	005b      	lsls	r3, r3, #1
 8027c72:	0031      	movs	r1, r6
 8027c74:	58e3      	ldr	r3, [r4, r3]
 8027c76:	9804      	ldr	r0, [sp, #16]
 8027c78:	4798      	blx	r3
 8027c7a:	2800      	cmp	r0, #0
 8027c7c:	d17e      	bne.n	8027d7c <_scanf_i+0x1b8>
 8027c7e:	9502      	str	r5, [sp, #8]
 8027c80:	3701      	adds	r7, #1
 8027c82:	2f03      	cmp	r7, #3
 8027c84:	d1c8      	bne.n	8027c18 <_scanf_i+0x54>
 8027c86:	6863      	ldr	r3, [r4, #4]
 8027c88:	2b00      	cmp	r3, #0
 8027c8a:	d101      	bne.n	8027c90 <_scanf_i+0xcc>
 8027c8c:	330a      	adds	r3, #10
 8027c8e:	6063      	str	r3, [r4, #4]
 8027c90:	2700      	movs	r7, #0
 8027c92:	6863      	ldr	r3, [r4, #4]
 8027c94:	4949      	ldr	r1, [pc, #292]	@ (8027dbc <_scanf_i+0x1f8>)
 8027c96:	6960      	ldr	r0, [r4, #20]
 8027c98:	1ac9      	subs	r1, r1, r3
 8027c9a:	f000 f944 	bl	8027f26 <__sccl>
 8027c9e:	9d02      	ldr	r5, [sp, #8]
 8027ca0:	68a3      	ldr	r3, [r4, #8]
 8027ca2:	6820      	ldr	r0, [r4, #0]
 8027ca4:	9302      	str	r3, [sp, #8]
 8027ca6:	2b00      	cmp	r3, #0
 8027ca8:	d03f      	beq.n	8027d2a <_scanf_i+0x166>
 8027caa:	6831      	ldr	r1, [r6, #0]
 8027cac:	6963      	ldr	r3, [r4, #20]
 8027cae:	780a      	ldrb	r2, [r1, #0]
 8027cb0:	5c9b      	ldrb	r3, [r3, r2]
 8027cb2:	2b00      	cmp	r3, #0
 8027cb4:	d039      	beq.n	8027d2a <_scanf_i+0x166>
 8027cb6:	2a30      	cmp	r2, #48	@ 0x30
 8027cb8:	d128      	bne.n	8027d0c <_scanf_i+0x148>
 8027cba:	2380      	movs	r3, #128	@ 0x80
 8027cbc:	011b      	lsls	r3, r3, #4
 8027cbe:	4218      	tst	r0, r3
 8027cc0:	d024      	beq.n	8027d0c <_scanf_i+0x148>
 8027cc2:	9b03      	ldr	r3, [sp, #12]
 8027cc4:	3701      	adds	r7, #1
 8027cc6:	2b00      	cmp	r3, #0
 8027cc8:	d005      	beq.n	8027cd6 <_scanf_i+0x112>
 8027cca:	001a      	movs	r2, r3
 8027ccc:	9b02      	ldr	r3, [sp, #8]
 8027cce:	3a01      	subs	r2, #1
 8027cd0:	3301      	adds	r3, #1
 8027cd2:	9203      	str	r2, [sp, #12]
 8027cd4:	60a3      	str	r3, [r4, #8]
 8027cd6:	6873      	ldr	r3, [r6, #4]
 8027cd8:	3b01      	subs	r3, #1
 8027cda:	6073      	str	r3, [r6, #4]
 8027cdc:	2b00      	cmp	r3, #0
 8027cde:	dd1c      	ble.n	8027d1a <_scanf_i+0x156>
 8027ce0:	6833      	ldr	r3, [r6, #0]
 8027ce2:	3301      	adds	r3, #1
 8027ce4:	6033      	str	r3, [r6, #0]
 8027ce6:	68a3      	ldr	r3, [r4, #8]
 8027ce8:	3b01      	subs	r3, #1
 8027cea:	60a3      	str	r3, [r4, #8]
 8027cec:	e7d8      	b.n	8027ca0 <_scanf_i+0xdc>
 8027cee:	2f02      	cmp	r7, #2
 8027cf0:	d1ac      	bne.n	8027c4c <_scanf_i+0x88>
 8027cf2:	23c0      	movs	r3, #192	@ 0xc0
 8027cf4:	2180      	movs	r1, #128	@ 0x80
 8027cf6:	6822      	ldr	r2, [r4, #0]
 8027cf8:	00db      	lsls	r3, r3, #3
 8027cfa:	4013      	ands	r3, r2
 8027cfc:	0089      	lsls	r1, r1, #2
 8027cfe:	428b      	cmp	r3, r1
 8027d00:	d1c1      	bne.n	8027c86 <_scanf_i+0xc2>
 8027d02:	2310      	movs	r3, #16
 8027d04:	6063      	str	r3, [r4, #4]
 8027d06:	33f0      	adds	r3, #240	@ 0xf0
 8027d08:	4313      	orrs	r3, r2
 8027d0a:	e79e      	b.n	8027c4a <_scanf_i+0x86>
 8027d0c:	4b2c      	ldr	r3, [pc, #176]	@ (8027dc0 <_scanf_i+0x1fc>)
 8027d0e:	4003      	ands	r3, r0
 8027d10:	6023      	str	r3, [r4, #0]
 8027d12:	780b      	ldrb	r3, [r1, #0]
 8027d14:	702b      	strb	r3, [r5, #0]
 8027d16:	3501      	adds	r5, #1
 8027d18:	e7dd      	b.n	8027cd6 <_scanf_i+0x112>
 8027d1a:	23c0      	movs	r3, #192	@ 0xc0
 8027d1c:	005b      	lsls	r3, r3, #1
 8027d1e:	0031      	movs	r1, r6
 8027d20:	58e3      	ldr	r3, [r4, r3]
 8027d22:	9804      	ldr	r0, [sp, #16]
 8027d24:	4798      	blx	r3
 8027d26:	2800      	cmp	r0, #0
 8027d28:	d0dd      	beq.n	8027ce6 <_scanf_i+0x122>
 8027d2a:	6823      	ldr	r3, [r4, #0]
 8027d2c:	05db      	lsls	r3, r3, #23
 8027d2e:	d50e      	bpl.n	8027d4e <_scanf_i+0x18a>
 8027d30:	9b00      	ldr	r3, [sp, #0]
 8027d32:	429d      	cmp	r5, r3
 8027d34:	d907      	bls.n	8027d46 <_scanf_i+0x182>
 8027d36:	23be      	movs	r3, #190	@ 0xbe
 8027d38:	3d01      	subs	r5, #1
 8027d3a:	005b      	lsls	r3, r3, #1
 8027d3c:	0032      	movs	r2, r6
 8027d3e:	7829      	ldrb	r1, [r5, #0]
 8027d40:	58e3      	ldr	r3, [r4, r3]
 8027d42:	9804      	ldr	r0, [sp, #16]
 8027d44:	4798      	blx	r3
 8027d46:	9b00      	ldr	r3, [sp, #0]
 8027d48:	2001      	movs	r0, #1
 8027d4a:	429d      	cmp	r5, r3
 8027d4c:	d029      	beq.n	8027da2 <_scanf_i+0x1de>
 8027d4e:	6821      	ldr	r1, [r4, #0]
 8027d50:	2310      	movs	r3, #16
 8027d52:	000a      	movs	r2, r1
 8027d54:	401a      	ands	r2, r3
 8027d56:	4219      	tst	r1, r3
 8027d58:	d11c      	bne.n	8027d94 <_scanf_i+0x1d0>
 8027d5a:	702a      	strb	r2, [r5, #0]
 8027d5c:	6863      	ldr	r3, [r4, #4]
 8027d5e:	9900      	ldr	r1, [sp, #0]
 8027d60:	9804      	ldr	r0, [sp, #16]
 8027d62:	9e05      	ldr	r6, [sp, #20]
 8027d64:	47b0      	blx	r6
 8027d66:	9b01      	ldr	r3, [sp, #4]
 8027d68:	6822      	ldr	r2, [r4, #0]
 8027d6a:	681b      	ldr	r3, [r3, #0]
 8027d6c:	0691      	lsls	r1, r2, #26
 8027d6e:	d507      	bpl.n	8027d80 <_scanf_i+0x1bc>
 8027d70:	9901      	ldr	r1, [sp, #4]
 8027d72:	1d1a      	adds	r2, r3, #4
 8027d74:	600a      	str	r2, [r1, #0]
 8027d76:	681b      	ldr	r3, [r3, #0]
 8027d78:	6018      	str	r0, [r3, #0]
 8027d7a:	e008      	b.n	8027d8e <_scanf_i+0x1ca>
 8027d7c:	2700      	movs	r7, #0
 8027d7e:	e7d4      	b.n	8027d2a <_scanf_i+0x166>
 8027d80:	1d19      	adds	r1, r3, #4
 8027d82:	07d6      	lsls	r6, r2, #31
 8027d84:	d50f      	bpl.n	8027da6 <_scanf_i+0x1e2>
 8027d86:	9a01      	ldr	r2, [sp, #4]
 8027d88:	6011      	str	r1, [r2, #0]
 8027d8a:	681b      	ldr	r3, [r3, #0]
 8027d8c:	8018      	strh	r0, [r3, #0]
 8027d8e:	68e3      	ldr	r3, [r4, #12]
 8027d90:	3301      	adds	r3, #1
 8027d92:	60e3      	str	r3, [r4, #12]
 8027d94:	2000      	movs	r0, #0
 8027d96:	9b00      	ldr	r3, [sp, #0]
 8027d98:	1aed      	subs	r5, r5, r3
 8027d9a:	6923      	ldr	r3, [r4, #16]
 8027d9c:	19ed      	adds	r5, r5, r7
 8027d9e:	195b      	adds	r3, r3, r5
 8027da0:	6123      	str	r3, [r4, #16]
 8027da2:	b00b      	add	sp, #44	@ 0x2c
 8027da4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8027da6:	9a01      	ldr	r2, [sp, #4]
 8027da8:	6011      	str	r1, [r2, #0]
 8027daa:	e7e4      	b.n	8027d76 <_scanf_i+0x1b2>
 8027dac:	0802ada8 	.word	0x0802ada8
 8027db0:	08028a7d 	.word	0x08028a7d
 8027db4:	08027239 	.word	0x08027239
 8027db8:	fffffaff 	.word	0xfffffaff
 8027dbc:	0802b4a5 	.word	0x0802b4a5
 8027dc0:	fffff6ff 	.word	0xfffff6ff

08027dc4 <__sflush_r>:
 8027dc4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8027dc6:	220c      	movs	r2, #12
 8027dc8:	5e8b      	ldrsh	r3, [r1, r2]
 8027dca:	0005      	movs	r5, r0
 8027dcc:	000c      	movs	r4, r1
 8027dce:	071a      	lsls	r2, r3, #28
 8027dd0:	d456      	bmi.n	8027e80 <__sflush_r+0xbc>
 8027dd2:	684a      	ldr	r2, [r1, #4]
 8027dd4:	2a00      	cmp	r2, #0
 8027dd6:	dc02      	bgt.n	8027dde <__sflush_r+0x1a>
 8027dd8:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8027dda:	2a00      	cmp	r2, #0
 8027ddc:	dd4e      	ble.n	8027e7c <__sflush_r+0xb8>
 8027dde:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8027de0:	2f00      	cmp	r7, #0
 8027de2:	d04b      	beq.n	8027e7c <__sflush_r+0xb8>
 8027de4:	2200      	movs	r2, #0
 8027de6:	2080      	movs	r0, #128	@ 0x80
 8027de8:	682e      	ldr	r6, [r5, #0]
 8027dea:	602a      	str	r2, [r5, #0]
 8027dec:	001a      	movs	r2, r3
 8027dee:	0140      	lsls	r0, r0, #5
 8027df0:	6a21      	ldr	r1, [r4, #32]
 8027df2:	4002      	ands	r2, r0
 8027df4:	4203      	tst	r3, r0
 8027df6:	d033      	beq.n	8027e60 <__sflush_r+0x9c>
 8027df8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8027dfa:	89a3      	ldrh	r3, [r4, #12]
 8027dfc:	075b      	lsls	r3, r3, #29
 8027dfe:	d506      	bpl.n	8027e0e <__sflush_r+0x4a>
 8027e00:	6863      	ldr	r3, [r4, #4]
 8027e02:	1ad2      	subs	r2, r2, r3
 8027e04:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8027e06:	2b00      	cmp	r3, #0
 8027e08:	d001      	beq.n	8027e0e <__sflush_r+0x4a>
 8027e0a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8027e0c:	1ad2      	subs	r2, r2, r3
 8027e0e:	2300      	movs	r3, #0
 8027e10:	0028      	movs	r0, r5
 8027e12:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8027e14:	6a21      	ldr	r1, [r4, #32]
 8027e16:	47b8      	blx	r7
 8027e18:	89a2      	ldrh	r2, [r4, #12]
 8027e1a:	1c43      	adds	r3, r0, #1
 8027e1c:	d106      	bne.n	8027e2c <__sflush_r+0x68>
 8027e1e:	6829      	ldr	r1, [r5, #0]
 8027e20:	291d      	cmp	r1, #29
 8027e22:	d846      	bhi.n	8027eb2 <__sflush_r+0xee>
 8027e24:	4b29      	ldr	r3, [pc, #164]	@ (8027ecc <__sflush_r+0x108>)
 8027e26:	40cb      	lsrs	r3, r1
 8027e28:	07db      	lsls	r3, r3, #31
 8027e2a:	d542      	bpl.n	8027eb2 <__sflush_r+0xee>
 8027e2c:	2300      	movs	r3, #0
 8027e2e:	6063      	str	r3, [r4, #4]
 8027e30:	6923      	ldr	r3, [r4, #16]
 8027e32:	6023      	str	r3, [r4, #0]
 8027e34:	04d2      	lsls	r2, r2, #19
 8027e36:	d505      	bpl.n	8027e44 <__sflush_r+0x80>
 8027e38:	1c43      	adds	r3, r0, #1
 8027e3a:	d102      	bne.n	8027e42 <__sflush_r+0x7e>
 8027e3c:	682b      	ldr	r3, [r5, #0]
 8027e3e:	2b00      	cmp	r3, #0
 8027e40:	d100      	bne.n	8027e44 <__sflush_r+0x80>
 8027e42:	6560      	str	r0, [r4, #84]	@ 0x54
 8027e44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8027e46:	602e      	str	r6, [r5, #0]
 8027e48:	2900      	cmp	r1, #0
 8027e4a:	d017      	beq.n	8027e7c <__sflush_r+0xb8>
 8027e4c:	0023      	movs	r3, r4
 8027e4e:	3344      	adds	r3, #68	@ 0x44
 8027e50:	4299      	cmp	r1, r3
 8027e52:	d002      	beq.n	8027e5a <__sflush_r+0x96>
 8027e54:	0028      	movs	r0, r5
 8027e56:	f7fd fd7f 	bl	8025958 <_free_r>
 8027e5a:	2300      	movs	r3, #0
 8027e5c:	6363      	str	r3, [r4, #52]	@ 0x34
 8027e5e:	e00d      	b.n	8027e7c <__sflush_r+0xb8>
 8027e60:	2301      	movs	r3, #1
 8027e62:	0028      	movs	r0, r5
 8027e64:	47b8      	blx	r7
 8027e66:	0002      	movs	r2, r0
 8027e68:	1c43      	adds	r3, r0, #1
 8027e6a:	d1c6      	bne.n	8027dfa <__sflush_r+0x36>
 8027e6c:	682b      	ldr	r3, [r5, #0]
 8027e6e:	2b00      	cmp	r3, #0
 8027e70:	d0c3      	beq.n	8027dfa <__sflush_r+0x36>
 8027e72:	2b1d      	cmp	r3, #29
 8027e74:	d001      	beq.n	8027e7a <__sflush_r+0xb6>
 8027e76:	2b16      	cmp	r3, #22
 8027e78:	d11a      	bne.n	8027eb0 <__sflush_r+0xec>
 8027e7a:	602e      	str	r6, [r5, #0]
 8027e7c:	2000      	movs	r0, #0
 8027e7e:	e01e      	b.n	8027ebe <__sflush_r+0xfa>
 8027e80:	690e      	ldr	r6, [r1, #16]
 8027e82:	2e00      	cmp	r6, #0
 8027e84:	d0fa      	beq.n	8027e7c <__sflush_r+0xb8>
 8027e86:	680f      	ldr	r7, [r1, #0]
 8027e88:	600e      	str	r6, [r1, #0]
 8027e8a:	1bba      	subs	r2, r7, r6
 8027e8c:	9201      	str	r2, [sp, #4]
 8027e8e:	2200      	movs	r2, #0
 8027e90:	079b      	lsls	r3, r3, #30
 8027e92:	d100      	bne.n	8027e96 <__sflush_r+0xd2>
 8027e94:	694a      	ldr	r2, [r1, #20]
 8027e96:	60a2      	str	r2, [r4, #8]
 8027e98:	9b01      	ldr	r3, [sp, #4]
 8027e9a:	2b00      	cmp	r3, #0
 8027e9c:	ddee      	ble.n	8027e7c <__sflush_r+0xb8>
 8027e9e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8027ea0:	0032      	movs	r2, r6
 8027ea2:	001f      	movs	r7, r3
 8027ea4:	0028      	movs	r0, r5
 8027ea6:	9b01      	ldr	r3, [sp, #4]
 8027ea8:	6a21      	ldr	r1, [r4, #32]
 8027eaa:	47b8      	blx	r7
 8027eac:	2800      	cmp	r0, #0
 8027eae:	dc07      	bgt.n	8027ec0 <__sflush_r+0xfc>
 8027eb0:	89a2      	ldrh	r2, [r4, #12]
 8027eb2:	2340      	movs	r3, #64	@ 0x40
 8027eb4:	2001      	movs	r0, #1
 8027eb6:	4313      	orrs	r3, r2
 8027eb8:	b21b      	sxth	r3, r3
 8027eba:	81a3      	strh	r3, [r4, #12]
 8027ebc:	4240      	negs	r0, r0
 8027ebe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8027ec0:	9b01      	ldr	r3, [sp, #4]
 8027ec2:	1836      	adds	r6, r6, r0
 8027ec4:	1a1b      	subs	r3, r3, r0
 8027ec6:	9301      	str	r3, [sp, #4]
 8027ec8:	e7e6      	b.n	8027e98 <__sflush_r+0xd4>
 8027eca:	46c0      	nop			@ (mov r8, r8)
 8027ecc:	20400001 	.word	0x20400001

08027ed0 <_fflush_r>:
 8027ed0:	690b      	ldr	r3, [r1, #16]
 8027ed2:	b570      	push	{r4, r5, r6, lr}
 8027ed4:	0005      	movs	r5, r0
 8027ed6:	000c      	movs	r4, r1
 8027ed8:	2b00      	cmp	r3, #0
 8027eda:	d102      	bne.n	8027ee2 <_fflush_r+0x12>
 8027edc:	2500      	movs	r5, #0
 8027ede:	0028      	movs	r0, r5
 8027ee0:	bd70      	pop	{r4, r5, r6, pc}
 8027ee2:	2800      	cmp	r0, #0
 8027ee4:	d004      	beq.n	8027ef0 <_fflush_r+0x20>
 8027ee6:	6a03      	ldr	r3, [r0, #32]
 8027ee8:	2b00      	cmp	r3, #0
 8027eea:	d101      	bne.n	8027ef0 <_fflush_r+0x20>
 8027eec:	f7fc fca0 	bl	8024830 <__sinit>
 8027ef0:	220c      	movs	r2, #12
 8027ef2:	5ea3      	ldrsh	r3, [r4, r2]
 8027ef4:	2b00      	cmp	r3, #0
 8027ef6:	d0f1      	beq.n	8027edc <_fflush_r+0xc>
 8027ef8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8027efa:	07d2      	lsls	r2, r2, #31
 8027efc:	d404      	bmi.n	8027f08 <_fflush_r+0x38>
 8027efe:	059b      	lsls	r3, r3, #22
 8027f00:	d402      	bmi.n	8027f08 <_fflush_r+0x38>
 8027f02:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8027f04:	f7fc fe97 	bl	8024c36 <__retarget_lock_acquire_recursive>
 8027f08:	0028      	movs	r0, r5
 8027f0a:	0021      	movs	r1, r4
 8027f0c:	f7ff ff5a 	bl	8027dc4 <__sflush_r>
 8027f10:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8027f12:	0005      	movs	r5, r0
 8027f14:	07db      	lsls	r3, r3, #31
 8027f16:	d4e2      	bmi.n	8027ede <_fflush_r+0xe>
 8027f18:	89a3      	ldrh	r3, [r4, #12]
 8027f1a:	059b      	lsls	r3, r3, #22
 8027f1c:	d4df      	bmi.n	8027ede <_fflush_r+0xe>
 8027f1e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8027f20:	f7fc fe8a 	bl	8024c38 <__retarget_lock_release_recursive>
 8027f24:	e7db      	b.n	8027ede <_fflush_r+0xe>

08027f26 <__sccl>:
 8027f26:	b570      	push	{r4, r5, r6, lr}
 8027f28:	780b      	ldrb	r3, [r1, #0]
 8027f2a:	0004      	movs	r4, r0
 8027f2c:	2b5e      	cmp	r3, #94	@ 0x5e
 8027f2e:	d019      	beq.n	8027f64 <__sccl+0x3e>
 8027f30:	1c4d      	adds	r5, r1, #1
 8027f32:	2100      	movs	r1, #0
 8027f34:	0022      	movs	r2, r4
 8027f36:	1c60      	adds	r0, r4, #1
 8027f38:	30ff      	adds	r0, #255	@ 0xff
 8027f3a:	7011      	strb	r1, [r2, #0]
 8027f3c:	3201      	adds	r2, #1
 8027f3e:	4282      	cmp	r2, r0
 8027f40:	d1fb      	bne.n	8027f3a <__sccl+0x14>
 8027f42:	1e68      	subs	r0, r5, #1
 8027f44:	2b00      	cmp	r3, #0
 8027f46:	d026      	beq.n	8027f96 <__sccl+0x70>
 8027f48:	2601      	movs	r6, #1
 8027f4a:	404e      	eors	r6, r1
 8027f4c:	0028      	movs	r0, r5
 8027f4e:	54e6      	strb	r6, [r4, r3]
 8027f50:	7801      	ldrb	r1, [r0, #0]
 8027f52:	1c45      	adds	r5, r0, #1
 8027f54:	292d      	cmp	r1, #45	@ 0x2d
 8027f56:	d009      	beq.n	8027f6c <__sccl+0x46>
 8027f58:	295d      	cmp	r1, #93	@ 0x5d
 8027f5a:	d01b      	beq.n	8027f94 <__sccl+0x6e>
 8027f5c:	2900      	cmp	r1, #0
 8027f5e:	d01a      	beq.n	8027f96 <__sccl+0x70>
 8027f60:	000b      	movs	r3, r1
 8027f62:	e7f3      	b.n	8027f4c <__sccl+0x26>
 8027f64:	784b      	ldrb	r3, [r1, #1]
 8027f66:	1c8d      	adds	r5, r1, #2
 8027f68:	2101      	movs	r1, #1
 8027f6a:	e7e3      	b.n	8027f34 <__sccl+0xe>
 8027f6c:	7842      	ldrb	r2, [r0, #1]
 8027f6e:	2a5d      	cmp	r2, #93	@ 0x5d
 8027f70:	d0f6      	beq.n	8027f60 <__sccl+0x3a>
 8027f72:	4293      	cmp	r3, r2
 8027f74:	dcf4      	bgt.n	8027f60 <__sccl+0x3a>
 8027f76:	0019      	movs	r1, r3
 8027f78:	3002      	adds	r0, #2
 8027f7a:	3101      	adds	r1, #1
 8027f7c:	5466      	strb	r6, [r4, r1]
 8027f7e:	428a      	cmp	r2, r1
 8027f80:	dcfb      	bgt.n	8027f7a <__sccl+0x54>
 8027f82:	1c59      	adds	r1, r3, #1
 8027f84:	4293      	cmp	r3, r2
 8027f86:	db02      	blt.n	8027f8e <__sccl+0x68>
 8027f88:	2200      	movs	r2, #0
 8027f8a:	188b      	adds	r3, r1, r2
 8027f8c:	e7e0      	b.n	8027f50 <__sccl+0x2a>
 8027f8e:	1ad2      	subs	r2, r2, r3
 8027f90:	3a01      	subs	r2, #1
 8027f92:	e7fa      	b.n	8027f8a <__sccl+0x64>
 8027f94:	0028      	movs	r0, r5
 8027f96:	bd70      	pop	{r4, r5, r6, pc}

08027f98 <__submore>:
 8027f98:	000b      	movs	r3, r1
 8027f9a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8027f9c:	6b4d      	ldr	r5, [r1, #52]	@ 0x34
 8027f9e:	3344      	adds	r3, #68	@ 0x44
 8027fa0:	000c      	movs	r4, r1
 8027fa2:	429d      	cmp	r5, r3
 8027fa4:	d11c      	bne.n	8027fe0 <__submore+0x48>
 8027fa6:	2680      	movs	r6, #128	@ 0x80
 8027fa8:	00f6      	lsls	r6, r6, #3
 8027faa:	0031      	movs	r1, r6
 8027fac:	f7fd fd4a 	bl	8025a44 <_malloc_r>
 8027fb0:	2800      	cmp	r0, #0
 8027fb2:	d102      	bne.n	8027fba <__submore+0x22>
 8027fb4:	2001      	movs	r0, #1
 8027fb6:	4240      	negs	r0, r0
 8027fb8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8027fba:	0023      	movs	r3, r4
 8027fbc:	6360      	str	r0, [r4, #52]	@ 0x34
 8027fbe:	63a6      	str	r6, [r4, #56]	@ 0x38
 8027fc0:	3346      	adds	r3, #70	@ 0x46
 8027fc2:	781a      	ldrb	r2, [r3, #0]
 8027fc4:	4b10      	ldr	r3, [pc, #64]	@ (8028008 <__submore+0x70>)
 8027fc6:	54c2      	strb	r2, [r0, r3]
 8027fc8:	0023      	movs	r3, r4
 8027fca:	3345      	adds	r3, #69	@ 0x45
 8027fcc:	781a      	ldrb	r2, [r3, #0]
 8027fce:	4b0f      	ldr	r3, [pc, #60]	@ (802800c <__submore+0x74>)
 8027fd0:	54c2      	strb	r2, [r0, r3]
 8027fd2:	782a      	ldrb	r2, [r5, #0]
 8027fd4:	4b0e      	ldr	r3, [pc, #56]	@ (8028010 <__submore+0x78>)
 8027fd6:	54c2      	strb	r2, [r0, r3]
 8027fd8:	18c0      	adds	r0, r0, r3
 8027fda:	6020      	str	r0, [r4, #0]
 8027fdc:	2000      	movs	r0, #0
 8027fde:	e7eb      	b.n	8027fb8 <__submore+0x20>
 8027fe0:	6b8e      	ldr	r6, [r1, #56]	@ 0x38
 8027fe2:	0029      	movs	r1, r5
 8027fe4:	0073      	lsls	r3, r6, #1
 8027fe6:	001a      	movs	r2, r3
 8027fe8:	9301      	str	r3, [sp, #4]
 8027fea:	f000 fc95 	bl	8028918 <_realloc_r>
 8027fee:	1e05      	subs	r5, r0, #0
 8027ff0:	d0e0      	beq.n	8027fb4 <__submore+0x1c>
 8027ff2:	1987      	adds	r7, r0, r6
 8027ff4:	0001      	movs	r1, r0
 8027ff6:	0032      	movs	r2, r6
 8027ff8:	0038      	movs	r0, r7
 8027ffa:	f7fc fe29 	bl	8024c50 <memcpy>
 8027ffe:	9b01      	ldr	r3, [sp, #4]
 8028000:	6027      	str	r7, [r4, #0]
 8028002:	6365      	str	r5, [r4, #52]	@ 0x34
 8028004:	63a3      	str	r3, [r4, #56]	@ 0x38
 8028006:	e7e9      	b.n	8027fdc <__submore+0x44>
 8028008:	000003ff 	.word	0x000003ff
 802800c:	000003fe 	.word	0x000003fe
 8028010:	000003fd 	.word	0x000003fd

08028014 <__swbuf_r>:
 8028014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8028016:	0006      	movs	r6, r0
 8028018:	000d      	movs	r5, r1
 802801a:	0014      	movs	r4, r2
 802801c:	2800      	cmp	r0, #0
 802801e:	d004      	beq.n	802802a <__swbuf_r+0x16>
 8028020:	6a03      	ldr	r3, [r0, #32]
 8028022:	2b00      	cmp	r3, #0
 8028024:	d101      	bne.n	802802a <__swbuf_r+0x16>
 8028026:	f7fc fc03 	bl	8024830 <__sinit>
 802802a:	69a3      	ldr	r3, [r4, #24]
 802802c:	60a3      	str	r3, [r4, #8]
 802802e:	89a3      	ldrh	r3, [r4, #12]
 8028030:	071b      	lsls	r3, r3, #28
 8028032:	d502      	bpl.n	802803a <__swbuf_r+0x26>
 8028034:	6923      	ldr	r3, [r4, #16]
 8028036:	2b00      	cmp	r3, #0
 8028038:	d109      	bne.n	802804e <__swbuf_r+0x3a>
 802803a:	0021      	movs	r1, r4
 802803c:	0030      	movs	r0, r6
 802803e:	f000 f82b 	bl	8028098 <__swsetup_r>
 8028042:	2800      	cmp	r0, #0
 8028044:	d003      	beq.n	802804e <__swbuf_r+0x3a>
 8028046:	2501      	movs	r5, #1
 8028048:	426d      	negs	r5, r5
 802804a:	0028      	movs	r0, r5
 802804c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802804e:	6923      	ldr	r3, [r4, #16]
 8028050:	6820      	ldr	r0, [r4, #0]
 8028052:	b2ef      	uxtb	r7, r5
 8028054:	1ac0      	subs	r0, r0, r3
 8028056:	6963      	ldr	r3, [r4, #20]
 8028058:	b2ed      	uxtb	r5, r5
 802805a:	4283      	cmp	r3, r0
 802805c:	dc05      	bgt.n	802806a <__swbuf_r+0x56>
 802805e:	0021      	movs	r1, r4
 8028060:	0030      	movs	r0, r6
 8028062:	f7ff ff35 	bl	8027ed0 <_fflush_r>
 8028066:	2800      	cmp	r0, #0
 8028068:	d1ed      	bne.n	8028046 <__swbuf_r+0x32>
 802806a:	68a3      	ldr	r3, [r4, #8]
 802806c:	3001      	adds	r0, #1
 802806e:	3b01      	subs	r3, #1
 8028070:	60a3      	str	r3, [r4, #8]
 8028072:	6823      	ldr	r3, [r4, #0]
 8028074:	1c5a      	adds	r2, r3, #1
 8028076:	6022      	str	r2, [r4, #0]
 8028078:	701f      	strb	r7, [r3, #0]
 802807a:	6963      	ldr	r3, [r4, #20]
 802807c:	4283      	cmp	r3, r0
 802807e:	d004      	beq.n	802808a <__swbuf_r+0x76>
 8028080:	89a3      	ldrh	r3, [r4, #12]
 8028082:	07db      	lsls	r3, r3, #31
 8028084:	d5e1      	bpl.n	802804a <__swbuf_r+0x36>
 8028086:	2d0a      	cmp	r5, #10
 8028088:	d1df      	bne.n	802804a <__swbuf_r+0x36>
 802808a:	0021      	movs	r1, r4
 802808c:	0030      	movs	r0, r6
 802808e:	f7ff ff1f 	bl	8027ed0 <_fflush_r>
 8028092:	2800      	cmp	r0, #0
 8028094:	d0d9      	beq.n	802804a <__swbuf_r+0x36>
 8028096:	e7d6      	b.n	8028046 <__swbuf_r+0x32>

08028098 <__swsetup_r>:
 8028098:	4b2d      	ldr	r3, [pc, #180]	@ (8028150 <__swsetup_r+0xb8>)
 802809a:	b570      	push	{r4, r5, r6, lr}
 802809c:	0005      	movs	r5, r0
 802809e:	6818      	ldr	r0, [r3, #0]
 80280a0:	000c      	movs	r4, r1
 80280a2:	2800      	cmp	r0, #0
 80280a4:	d004      	beq.n	80280b0 <__swsetup_r+0x18>
 80280a6:	6a03      	ldr	r3, [r0, #32]
 80280a8:	2b00      	cmp	r3, #0
 80280aa:	d101      	bne.n	80280b0 <__swsetup_r+0x18>
 80280ac:	f7fc fbc0 	bl	8024830 <__sinit>
 80280b0:	220c      	movs	r2, #12
 80280b2:	5ea3      	ldrsh	r3, [r4, r2]
 80280b4:	071a      	lsls	r2, r3, #28
 80280b6:	d423      	bmi.n	8028100 <__swsetup_r+0x68>
 80280b8:	06da      	lsls	r2, r3, #27
 80280ba:	d407      	bmi.n	80280cc <__swsetup_r+0x34>
 80280bc:	2209      	movs	r2, #9
 80280be:	602a      	str	r2, [r5, #0]
 80280c0:	2240      	movs	r2, #64	@ 0x40
 80280c2:	2001      	movs	r0, #1
 80280c4:	4313      	orrs	r3, r2
 80280c6:	81a3      	strh	r3, [r4, #12]
 80280c8:	4240      	negs	r0, r0
 80280ca:	e03a      	b.n	8028142 <__swsetup_r+0xaa>
 80280cc:	075b      	lsls	r3, r3, #29
 80280ce:	d513      	bpl.n	80280f8 <__swsetup_r+0x60>
 80280d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80280d2:	2900      	cmp	r1, #0
 80280d4:	d008      	beq.n	80280e8 <__swsetup_r+0x50>
 80280d6:	0023      	movs	r3, r4
 80280d8:	3344      	adds	r3, #68	@ 0x44
 80280da:	4299      	cmp	r1, r3
 80280dc:	d002      	beq.n	80280e4 <__swsetup_r+0x4c>
 80280de:	0028      	movs	r0, r5
 80280e0:	f7fd fc3a 	bl	8025958 <_free_r>
 80280e4:	2300      	movs	r3, #0
 80280e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80280e8:	2224      	movs	r2, #36	@ 0x24
 80280ea:	89a3      	ldrh	r3, [r4, #12]
 80280ec:	4393      	bics	r3, r2
 80280ee:	81a3      	strh	r3, [r4, #12]
 80280f0:	2300      	movs	r3, #0
 80280f2:	6063      	str	r3, [r4, #4]
 80280f4:	6923      	ldr	r3, [r4, #16]
 80280f6:	6023      	str	r3, [r4, #0]
 80280f8:	2308      	movs	r3, #8
 80280fa:	89a2      	ldrh	r2, [r4, #12]
 80280fc:	4313      	orrs	r3, r2
 80280fe:	81a3      	strh	r3, [r4, #12]
 8028100:	6923      	ldr	r3, [r4, #16]
 8028102:	2b00      	cmp	r3, #0
 8028104:	d10b      	bne.n	802811e <__swsetup_r+0x86>
 8028106:	21a0      	movs	r1, #160	@ 0xa0
 8028108:	2280      	movs	r2, #128	@ 0x80
 802810a:	89a3      	ldrh	r3, [r4, #12]
 802810c:	0089      	lsls	r1, r1, #2
 802810e:	0092      	lsls	r2, r2, #2
 8028110:	400b      	ands	r3, r1
 8028112:	4293      	cmp	r3, r2
 8028114:	d003      	beq.n	802811e <__swsetup_r+0x86>
 8028116:	0021      	movs	r1, r4
 8028118:	0028      	movs	r0, r5
 802811a:	f000 fcfb 	bl	8028b14 <__smakebuf_r>
 802811e:	220c      	movs	r2, #12
 8028120:	5ea3      	ldrsh	r3, [r4, r2]
 8028122:	2101      	movs	r1, #1
 8028124:	001a      	movs	r2, r3
 8028126:	400a      	ands	r2, r1
 8028128:	420b      	tst	r3, r1
 802812a:	d00b      	beq.n	8028144 <__swsetup_r+0xac>
 802812c:	2200      	movs	r2, #0
 802812e:	60a2      	str	r2, [r4, #8]
 8028130:	6962      	ldr	r2, [r4, #20]
 8028132:	4252      	negs	r2, r2
 8028134:	61a2      	str	r2, [r4, #24]
 8028136:	2000      	movs	r0, #0
 8028138:	6922      	ldr	r2, [r4, #16]
 802813a:	4282      	cmp	r2, r0
 802813c:	d101      	bne.n	8028142 <__swsetup_r+0xaa>
 802813e:	061a      	lsls	r2, r3, #24
 8028140:	d4be      	bmi.n	80280c0 <__swsetup_r+0x28>
 8028142:	bd70      	pop	{r4, r5, r6, pc}
 8028144:	0799      	lsls	r1, r3, #30
 8028146:	d400      	bmi.n	802814a <__swsetup_r+0xb2>
 8028148:	6962      	ldr	r2, [r4, #20]
 802814a:	60a2      	str	r2, [r4, #8]
 802814c:	e7f3      	b.n	8028136 <__swsetup_r+0x9e>
 802814e:	46c0      	nop			@ (mov r8, r8)
 8028150:	20000090 	.word	0x20000090

08028154 <memmove>:
 8028154:	b510      	push	{r4, lr}
 8028156:	4288      	cmp	r0, r1
 8028158:	d902      	bls.n	8028160 <memmove+0xc>
 802815a:	188b      	adds	r3, r1, r2
 802815c:	4298      	cmp	r0, r3
 802815e:	d308      	bcc.n	8028172 <memmove+0x1e>
 8028160:	2300      	movs	r3, #0
 8028162:	429a      	cmp	r2, r3
 8028164:	d007      	beq.n	8028176 <memmove+0x22>
 8028166:	5ccc      	ldrb	r4, [r1, r3]
 8028168:	54c4      	strb	r4, [r0, r3]
 802816a:	3301      	adds	r3, #1
 802816c:	e7f9      	b.n	8028162 <memmove+0xe>
 802816e:	5c8b      	ldrb	r3, [r1, r2]
 8028170:	5483      	strb	r3, [r0, r2]
 8028172:	3a01      	subs	r2, #1
 8028174:	d2fb      	bcs.n	802816e <memmove+0x1a>
 8028176:	bd10      	pop	{r4, pc}

08028178 <_sbrk_r>:
 8028178:	2300      	movs	r3, #0
 802817a:	b570      	push	{r4, r5, r6, lr}
 802817c:	4d06      	ldr	r5, [pc, #24]	@ (8028198 <_sbrk_r+0x20>)
 802817e:	0004      	movs	r4, r0
 8028180:	0008      	movs	r0, r1
 8028182:	602b      	str	r3, [r5, #0]
 8028184:	f7dd fb50 	bl	8005828 <_sbrk>
 8028188:	1c43      	adds	r3, r0, #1
 802818a:	d103      	bne.n	8028194 <_sbrk_r+0x1c>
 802818c:	682b      	ldr	r3, [r5, #0]
 802818e:	2b00      	cmp	r3, #0
 8028190:	d000      	beq.n	8028194 <_sbrk_r+0x1c>
 8028192:	6023      	str	r3, [r4, #0]
 8028194:	bd70      	pop	{r4, r5, r6, pc}
 8028196:	46c0      	nop			@ (mov r8, r8)
 8028198:	200069d4 	.word	0x200069d4

0802819c <nan>:
 802819c:	2000      	movs	r0, #0
 802819e:	4901      	ldr	r1, [pc, #4]	@ (80281a4 <nan+0x8>)
 80281a0:	4770      	bx	lr
 80281a2:	46c0      	nop			@ (mov r8, r8)
 80281a4:	7ff80000 	.word	0x7ff80000

080281a8 <__assert_func>:
 80281a8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80281aa:	0014      	movs	r4, r2
 80281ac:	001a      	movs	r2, r3
 80281ae:	4b09      	ldr	r3, [pc, #36]	@ (80281d4 <__assert_func+0x2c>)
 80281b0:	0005      	movs	r5, r0
 80281b2:	681b      	ldr	r3, [r3, #0]
 80281b4:	000e      	movs	r6, r1
 80281b6:	68d8      	ldr	r0, [r3, #12]
 80281b8:	4b07      	ldr	r3, [pc, #28]	@ (80281d8 <__assert_func+0x30>)
 80281ba:	2c00      	cmp	r4, #0
 80281bc:	d101      	bne.n	80281c2 <__assert_func+0x1a>
 80281be:	4b07      	ldr	r3, [pc, #28]	@ (80281dc <__assert_func+0x34>)
 80281c0:	001c      	movs	r4, r3
 80281c2:	4907      	ldr	r1, [pc, #28]	@ (80281e0 <__assert_func+0x38>)
 80281c4:	9301      	str	r3, [sp, #4]
 80281c6:	9402      	str	r4, [sp, #8]
 80281c8:	002b      	movs	r3, r5
 80281ca:	9600      	str	r6, [sp, #0]
 80281cc:	f000 fc68 	bl	8028aa0 <fiprintf>
 80281d0:	f000 fd06 	bl	8028be0 <abort>
 80281d4:	20000090 	.word	0x20000090
 80281d8:	0802b4b8 	.word	0x0802b4b8
 80281dc:	0802b4f3 	.word	0x0802b4f3
 80281e0:	0802b4c5 	.word	0x0802b4c5

080281e4 <_calloc_r>:
 80281e4:	b570      	push	{r4, r5, r6, lr}
 80281e6:	0c0b      	lsrs	r3, r1, #16
 80281e8:	0c15      	lsrs	r5, r2, #16
 80281ea:	2b00      	cmp	r3, #0
 80281ec:	d11e      	bne.n	802822c <_calloc_r+0x48>
 80281ee:	2d00      	cmp	r5, #0
 80281f0:	d10c      	bne.n	802820c <_calloc_r+0x28>
 80281f2:	b289      	uxth	r1, r1
 80281f4:	b294      	uxth	r4, r2
 80281f6:	434c      	muls	r4, r1
 80281f8:	0021      	movs	r1, r4
 80281fa:	f7fd fc23 	bl	8025a44 <_malloc_r>
 80281fe:	1e05      	subs	r5, r0, #0
 8028200:	d01b      	beq.n	802823a <_calloc_r+0x56>
 8028202:	0022      	movs	r2, r4
 8028204:	2100      	movs	r1, #0
 8028206:	f7fc fc61 	bl	8024acc <memset>
 802820a:	e016      	b.n	802823a <_calloc_r+0x56>
 802820c:	1c2b      	adds	r3, r5, #0
 802820e:	1c0c      	adds	r4, r1, #0
 8028210:	b289      	uxth	r1, r1
 8028212:	b292      	uxth	r2, r2
 8028214:	434a      	muls	r2, r1
 8028216:	b29b      	uxth	r3, r3
 8028218:	b2a1      	uxth	r1, r4
 802821a:	4359      	muls	r1, r3
 802821c:	0c14      	lsrs	r4, r2, #16
 802821e:	190c      	adds	r4, r1, r4
 8028220:	0c23      	lsrs	r3, r4, #16
 8028222:	d107      	bne.n	8028234 <_calloc_r+0x50>
 8028224:	0424      	lsls	r4, r4, #16
 8028226:	b292      	uxth	r2, r2
 8028228:	4314      	orrs	r4, r2
 802822a:	e7e5      	b.n	80281f8 <_calloc_r+0x14>
 802822c:	2d00      	cmp	r5, #0
 802822e:	d101      	bne.n	8028234 <_calloc_r+0x50>
 8028230:	1c14      	adds	r4, r2, #0
 8028232:	e7ed      	b.n	8028210 <_calloc_r+0x2c>
 8028234:	230c      	movs	r3, #12
 8028236:	2500      	movs	r5, #0
 8028238:	6003      	str	r3, [r0, #0]
 802823a:	0028      	movs	r0, r5
 802823c:	bd70      	pop	{r4, r5, r6, pc}

0802823e <rshift>:
 802823e:	0002      	movs	r2, r0
 8028240:	b5f0      	push	{r4, r5, r6, r7, lr}
 8028242:	6904      	ldr	r4, [r0, #16]
 8028244:	b085      	sub	sp, #20
 8028246:	3214      	adds	r2, #20
 8028248:	114b      	asrs	r3, r1, #5
 802824a:	0016      	movs	r6, r2
 802824c:	9302      	str	r3, [sp, #8]
 802824e:	429c      	cmp	r4, r3
 8028250:	dd31      	ble.n	80282b6 <rshift+0x78>
 8028252:	261f      	movs	r6, #31
 8028254:	000f      	movs	r7, r1
 8028256:	009b      	lsls	r3, r3, #2
 8028258:	00a5      	lsls	r5, r4, #2
 802825a:	18d3      	adds	r3, r2, r3
 802825c:	4037      	ands	r7, r6
 802825e:	1955      	adds	r5, r2, r5
 8028260:	9300      	str	r3, [sp, #0]
 8028262:	9701      	str	r7, [sp, #4]
 8028264:	4231      	tst	r1, r6
 8028266:	d10d      	bne.n	8028284 <rshift+0x46>
 8028268:	0016      	movs	r6, r2
 802826a:	0019      	movs	r1, r3
 802826c:	428d      	cmp	r5, r1
 802826e:	d836      	bhi.n	80282de <rshift+0xa0>
 8028270:	9b00      	ldr	r3, [sp, #0]
 8028272:	2600      	movs	r6, #0
 8028274:	3b03      	subs	r3, #3
 8028276:	429d      	cmp	r5, r3
 8028278:	d302      	bcc.n	8028280 <rshift+0x42>
 802827a:	9b02      	ldr	r3, [sp, #8]
 802827c:	1ae4      	subs	r4, r4, r3
 802827e:	00a6      	lsls	r6, r4, #2
 8028280:	1996      	adds	r6, r2, r6
 8028282:	e018      	b.n	80282b6 <rshift+0x78>
 8028284:	2120      	movs	r1, #32
 8028286:	9e01      	ldr	r6, [sp, #4]
 8028288:	9f01      	ldr	r7, [sp, #4]
 802828a:	1b89      	subs	r1, r1, r6
 802828c:	9e00      	ldr	r6, [sp, #0]
 802828e:	9103      	str	r1, [sp, #12]
 8028290:	ce02      	ldmia	r6!, {r1}
 8028292:	4694      	mov	ip, r2
 8028294:	40f9      	lsrs	r1, r7
 8028296:	42b5      	cmp	r5, r6
 8028298:	d816      	bhi.n	80282c8 <rshift+0x8a>
 802829a:	9b00      	ldr	r3, [sp, #0]
 802829c:	2600      	movs	r6, #0
 802829e:	3301      	adds	r3, #1
 80282a0:	429d      	cmp	r5, r3
 80282a2:	d303      	bcc.n	80282ac <rshift+0x6e>
 80282a4:	9b02      	ldr	r3, [sp, #8]
 80282a6:	1ae4      	subs	r4, r4, r3
 80282a8:	00a6      	lsls	r6, r4, #2
 80282aa:	3e04      	subs	r6, #4
 80282ac:	1996      	adds	r6, r2, r6
 80282ae:	6031      	str	r1, [r6, #0]
 80282b0:	2900      	cmp	r1, #0
 80282b2:	d000      	beq.n	80282b6 <rshift+0x78>
 80282b4:	3604      	adds	r6, #4
 80282b6:	1ab1      	subs	r1, r6, r2
 80282b8:	1089      	asrs	r1, r1, #2
 80282ba:	6101      	str	r1, [r0, #16]
 80282bc:	4296      	cmp	r6, r2
 80282be:	d101      	bne.n	80282c4 <rshift+0x86>
 80282c0:	2300      	movs	r3, #0
 80282c2:	6143      	str	r3, [r0, #20]
 80282c4:	b005      	add	sp, #20
 80282c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80282c8:	6837      	ldr	r7, [r6, #0]
 80282ca:	9b03      	ldr	r3, [sp, #12]
 80282cc:	409f      	lsls	r7, r3
 80282ce:	430f      	orrs	r7, r1
 80282d0:	4661      	mov	r1, ip
 80282d2:	c180      	stmia	r1!, {r7}
 80282d4:	468c      	mov	ip, r1
 80282d6:	9b01      	ldr	r3, [sp, #4]
 80282d8:	ce02      	ldmia	r6!, {r1}
 80282da:	40d9      	lsrs	r1, r3
 80282dc:	e7db      	b.n	8028296 <rshift+0x58>
 80282de:	c980      	ldmia	r1!, {r7}
 80282e0:	c680      	stmia	r6!, {r7}
 80282e2:	e7c3      	b.n	802826c <rshift+0x2e>

080282e4 <__hexdig_fun>:
 80282e4:	0002      	movs	r2, r0
 80282e6:	3a30      	subs	r2, #48	@ 0x30
 80282e8:	0003      	movs	r3, r0
 80282ea:	2a09      	cmp	r2, #9
 80282ec:	d802      	bhi.n	80282f4 <__hexdig_fun+0x10>
 80282ee:	3b20      	subs	r3, #32
 80282f0:	b2d8      	uxtb	r0, r3
 80282f2:	4770      	bx	lr
 80282f4:	0002      	movs	r2, r0
 80282f6:	3a61      	subs	r2, #97	@ 0x61
 80282f8:	2a05      	cmp	r2, #5
 80282fa:	d801      	bhi.n	8028300 <__hexdig_fun+0x1c>
 80282fc:	3b47      	subs	r3, #71	@ 0x47
 80282fe:	e7f7      	b.n	80282f0 <__hexdig_fun+0xc>
 8028300:	001a      	movs	r2, r3
 8028302:	3a41      	subs	r2, #65	@ 0x41
 8028304:	2000      	movs	r0, #0
 8028306:	2a05      	cmp	r2, #5
 8028308:	d8f3      	bhi.n	80282f2 <__hexdig_fun+0xe>
 802830a:	3b27      	subs	r3, #39	@ 0x27
 802830c:	e7f0      	b.n	80282f0 <__hexdig_fun+0xc>
	...

08028310 <__gethex>:
 8028310:	b5f0      	push	{r4, r5, r6, r7, lr}
 8028312:	b089      	sub	sp, #36	@ 0x24
 8028314:	9307      	str	r3, [sp, #28]
 8028316:	680b      	ldr	r3, [r1, #0]
 8028318:	9201      	str	r2, [sp, #4]
 802831a:	9003      	str	r0, [sp, #12]
 802831c:	9106      	str	r1, [sp, #24]
 802831e:	1c9a      	adds	r2, r3, #2
 8028320:	0011      	movs	r1, r2
 8028322:	3201      	adds	r2, #1
 8028324:	1e50      	subs	r0, r2, #1
 8028326:	7800      	ldrb	r0, [r0, #0]
 8028328:	2830      	cmp	r0, #48	@ 0x30
 802832a:	d0f9      	beq.n	8028320 <__gethex+0x10>
 802832c:	1acb      	subs	r3, r1, r3
 802832e:	3b02      	subs	r3, #2
 8028330:	9305      	str	r3, [sp, #20]
 8028332:	9100      	str	r1, [sp, #0]
 8028334:	f7ff ffd6 	bl	80282e4 <__hexdig_fun>
 8028338:	2300      	movs	r3, #0
 802833a:	001d      	movs	r5, r3
 802833c:	9302      	str	r3, [sp, #8]
 802833e:	4298      	cmp	r0, r3
 8028340:	d11e      	bne.n	8028380 <__gethex+0x70>
 8028342:	2201      	movs	r2, #1
 8028344:	49a6      	ldr	r1, [pc, #664]	@ (80285e0 <__gethex+0x2d0>)
 8028346:	9800      	ldr	r0, [sp, #0]
 8028348:	f7fc fbc8 	bl	8024adc <strncmp>
 802834c:	0007      	movs	r7, r0
 802834e:	42a8      	cmp	r0, r5
 8028350:	d000      	beq.n	8028354 <__gethex+0x44>
 8028352:	e06a      	b.n	802842a <__gethex+0x11a>
 8028354:	9b00      	ldr	r3, [sp, #0]
 8028356:	7858      	ldrb	r0, [r3, #1]
 8028358:	1c5c      	adds	r4, r3, #1
 802835a:	f7ff ffc3 	bl	80282e4 <__hexdig_fun>
 802835e:	2301      	movs	r3, #1
 8028360:	9302      	str	r3, [sp, #8]
 8028362:	42a8      	cmp	r0, r5
 8028364:	d02f      	beq.n	80283c6 <__gethex+0xb6>
 8028366:	9400      	str	r4, [sp, #0]
 8028368:	9b00      	ldr	r3, [sp, #0]
 802836a:	7818      	ldrb	r0, [r3, #0]
 802836c:	2830      	cmp	r0, #48	@ 0x30
 802836e:	d009      	beq.n	8028384 <__gethex+0x74>
 8028370:	f7ff ffb8 	bl	80282e4 <__hexdig_fun>
 8028374:	4242      	negs	r2, r0
 8028376:	4142      	adcs	r2, r0
 8028378:	2301      	movs	r3, #1
 802837a:	0025      	movs	r5, r4
 802837c:	9202      	str	r2, [sp, #8]
 802837e:	9305      	str	r3, [sp, #20]
 8028380:	9c00      	ldr	r4, [sp, #0]
 8028382:	e004      	b.n	802838e <__gethex+0x7e>
 8028384:	9b00      	ldr	r3, [sp, #0]
 8028386:	3301      	adds	r3, #1
 8028388:	9300      	str	r3, [sp, #0]
 802838a:	e7ed      	b.n	8028368 <__gethex+0x58>
 802838c:	3401      	adds	r4, #1
 802838e:	7820      	ldrb	r0, [r4, #0]
 8028390:	f7ff ffa8 	bl	80282e4 <__hexdig_fun>
 8028394:	1e07      	subs	r7, r0, #0
 8028396:	d1f9      	bne.n	802838c <__gethex+0x7c>
 8028398:	2201      	movs	r2, #1
 802839a:	0020      	movs	r0, r4
 802839c:	4990      	ldr	r1, [pc, #576]	@ (80285e0 <__gethex+0x2d0>)
 802839e:	f7fc fb9d 	bl	8024adc <strncmp>
 80283a2:	2800      	cmp	r0, #0
 80283a4:	d10d      	bne.n	80283c2 <__gethex+0xb2>
 80283a6:	2d00      	cmp	r5, #0
 80283a8:	d106      	bne.n	80283b8 <__gethex+0xa8>
 80283aa:	3401      	adds	r4, #1
 80283ac:	0025      	movs	r5, r4
 80283ae:	7820      	ldrb	r0, [r4, #0]
 80283b0:	f7ff ff98 	bl	80282e4 <__hexdig_fun>
 80283b4:	2800      	cmp	r0, #0
 80283b6:	d102      	bne.n	80283be <__gethex+0xae>
 80283b8:	1b2d      	subs	r5, r5, r4
 80283ba:	00af      	lsls	r7, r5, #2
 80283bc:	e003      	b.n	80283c6 <__gethex+0xb6>
 80283be:	3401      	adds	r4, #1
 80283c0:	e7f5      	b.n	80283ae <__gethex+0x9e>
 80283c2:	2d00      	cmp	r5, #0
 80283c4:	d1f8      	bne.n	80283b8 <__gethex+0xa8>
 80283c6:	2220      	movs	r2, #32
 80283c8:	7823      	ldrb	r3, [r4, #0]
 80283ca:	0026      	movs	r6, r4
 80283cc:	4393      	bics	r3, r2
 80283ce:	2b50      	cmp	r3, #80	@ 0x50
 80283d0:	d11d      	bne.n	802840e <__gethex+0xfe>
 80283d2:	7863      	ldrb	r3, [r4, #1]
 80283d4:	2b2b      	cmp	r3, #43	@ 0x2b
 80283d6:	d02d      	beq.n	8028434 <__gethex+0x124>
 80283d8:	2b2d      	cmp	r3, #45	@ 0x2d
 80283da:	d02f      	beq.n	802843c <__gethex+0x12c>
 80283dc:	2300      	movs	r3, #0
 80283de:	1c66      	adds	r6, r4, #1
 80283e0:	9304      	str	r3, [sp, #16]
 80283e2:	7830      	ldrb	r0, [r6, #0]
 80283e4:	f7ff ff7e 	bl	80282e4 <__hexdig_fun>
 80283e8:	1e43      	subs	r3, r0, #1
 80283ea:	b2db      	uxtb	r3, r3
 80283ec:	0005      	movs	r5, r0
 80283ee:	2b18      	cmp	r3, #24
 80283f0:	d82a      	bhi.n	8028448 <__gethex+0x138>
 80283f2:	7870      	ldrb	r0, [r6, #1]
 80283f4:	f7ff ff76 	bl	80282e4 <__hexdig_fun>
 80283f8:	1e43      	subs	r3, r0, #1
 80283fa:	b2db      	uxtb	r3, r3
 80283fc:	3601      	adds	r6, #1
 80283fe:	3d10      	subs	r5, #16
 8028400:	2b18      	cmp	r3, #24
 8028402:	d91d      	bls.n	8028440 <__gethex+0x130>
 8028404:	9b04      	ldr	r3, [sp, #16]
 8028406:	2b00      	cmp	r3, #0
 8028408:	d000      	beq.n	802840c <__gethex+0xfc>
 802840a:	426d      	negs	r5, r5
 802840c:	197f      	adds	r7, r7, r5
 802840e:	9b06      	ldr	r3, [sp, #24]
 8028410:	601e      	str	r6, [r3, #0]
 8028412:	9b02      	ldr	r3, [sp, #8]
 8028414:	2b00      	cmp	r3, #0
 8028416:	d019      	beq.n	802844c <__gethex+0x13c>
 8028418:	9b05      	ldr	r3, [sp, #20]
 802841a:	2606      	movs	r6, #6
 802841c:	425a      	negs	r2, r3
 802841e:	4153      	adcs	r3, r2
 8028420:	425b      	negs	r3, r3
 8028422:	401e      	ands	r6, r3
 8028424:	0030      	movs	r0, r6
 8028426:	b009      	add	sp, #36	@ 0x24
 8028428:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802842a:	2301      	movs	r3, #1
 802842c:	2700      	movs	r7, #0
 802842e:	9c00      	ldr	r4, [sp, #0]
 8028430:	9302      	str	r3, [sp, #8]
 8028432:	e7c8      	b.n	80283c6 <__gethex+0xb6>
 8028434:	2300      	movs	r3, #0
 8028436:	9304      	str	r3, [sp, #16]
 8028438:	1ca6      	adds	r6, r4, #2
 802843a:	e7d2      	b.n	80283e2 <__gethex+0xd2>
 802843c:	2301      	movs	r3, #1
 802843e:	e7fa      	b.n	8028436 <__gethex+0x126>
 8028440:	230a      	movs	r3, #10
 8028442:	435d      	muls	r5, r3
 8028444:	182d      	adds	r5, r5, r0
 8028446:	e7d4      	b.n	80283f2 <__gethex+0xe2>
 8028448:	0026      	movs	r6, r4
 802844a:	e7e0      	b.n	802840e <__gethex+0xfe>
 802844c:	9b00      	ldr	r3, [sp, #0]
 802844e:	9902      	ldr	r1, [sp, #8]
 8028450:	1ae3      	subs	r3, r4, r3
 8028452:	3b01      	subs	r3, #1
 8028454:	2b07      	cmp	r3, #7
 8028456:	dc0a      	bgt.n	802846e <__gethex+0x15e>
 8028458:	9803      	ldr	r0, [sp, #12]
 802845a:	f7fd fb83 	bl	8025b64 <_Balloc>
 802845e:	1e05      	subs	r5, r0, #0
 8028460:	d108      	bne.n	8028474 <__gethex+0x164>
 8028462:	002a      	movs	r2, r5
 8028464:	21e4      	movs	r1, #228	@ 0xe4
 8028466:	4b5f      	ldr	r3, [pc, #380]	@ (80285e4 <__gethex+0x2d4>)
 8028468:	485f      	ldr	r0, [pc, #380]	@ (80285e8 <__gethex+0x2d8>)
 802846a:	f7ff fe9d 	bl	80281a8 <__assert_func>
 802846e:	3101      	adds	r1, #1
 8028470:	105b      	asrs	r3, r3, #1
 8028472:	e7ef      	b.n	8028454 <__gethex+0x144>
 8028474:	0003      	movs	r3, r0
 8028476:	3314      	adds	r3, #20
 8028478:	9302      	str	r3, [sp, #8]
 802847a:	9305      	str	r3, [sp, #20]
 802847c:	2300      	movs	r3, #0
 802847e:	001e      	movs	r6, r3
 8028480:	9304      	str	r3, [sp, #16]
 8028482:	9b00      	ldr	r3, [sp, #0]
 8028484:	42a3      	cmp	r3, r4
 8028486:	d338      	bcc.n	80284fa <__gethex+0x1ea>
 8028488:	9c05      	ldr	r4, [sp, #20]
 802848a:	9b02      	ldr	r3, [sp, #8]
 802848c:	c440      	stmia	r4!, {r6}
 802848e:	1ae4      	subs	r4, r4, r3
 8028490:	10a4      	asrs	r4, r4, #2
 8028492:	0030      	movs	r0, r6
 8028494:	612c      	str	r4, [r5, #16]
 8028496:	f7fd fc5d 	bl	8025d54 <__hi0bits>
 802849a:	9b01      	ldr	r3, [sp, #4]
 802849c:	0164      	lsls	r4, r4, #5
 802849e:	681b      	ldr	r3, [r3, #0]
 80284a0:	1a26      	subs	r6, r4, r0
 80284a2:	9300      	str	r3, [sp, #0]
 80284a4:	429e      	cmp	r6, r3
 80284a6:	dd52      	ble.n	802854e <__gethex+0x23e>
 80284a8:	1af6      	subs	r6, r6, r3
 80284aa:	0031      	movs	r1, r6
 80284ac:	0028      	movs	r0, r5
 80284ae:	f7fd fff8 	bl	80264a2 <__any_on>
 80284b2:	1e04      	subs	r4, r0, #0
 80284b4:	d00f      	beq.n	80284d6 <__gethex+0x1c6>
 80284b6:	2401      	movs	r4, #1
 80284b8:	211f      	movs	r1, #31
 80284ba:	0020      	movs	r0, r4
 80284bc:	1e73      	subs	r3, r6, #1
 80284be:	4019      	ands	r1, r3
 80284c0:	4088      	lsls	r0, r1
 80284c2:	0001      	movs	r1, r0
 80284c4:	115a      	asrs	r2, r3, #5
 80284c6:	9802      	ldr	r0, [sp, #8]
 80284c8:	0092      	lsls	r2, r2, #2
 80284ca:	5812      	ldr	r2, [r2, r0]
 80284cc:	420a      	tst	r2, r1
 80284ce:	d002      	beq.n	80284d6 <__gethex+0x1c6>
 80284d0:	42a3      	cmp	r3, r4
 80284d2:	dc34      	bgt.n	802853e <__gethex+0x22e>
 80284d4:	2402      	movs	r4, #2
 80284d6:	0031      	movs	r1, r6
 80284d8:	0028      	movs	r0, r5
 80284da:	f7ff feb0 	bl	802823e <rshift>
 80284de:	19bf      	adds	r7, r7, r6
 80284e0:	9b01      	ldr	r3, [sp, #4]
 80284e2:	689b      	ldr	r3, [r3, #8]
 80284e4:	42bb      	cmp	r3, r7
 80284e6:	da42      	bge.n	802856e <__gethex+0x25e>
 80284e8:	0029      	movs	r1, r5
 80284ea:	9803      	ldr	r0, [sp, #12]
 80284ec:	f7fd fb7e 	bl	8025bec <_Bfree>
 80284f0:	2300      	movs	r3, #0
 80284f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80284f4:	26a3      	movs	r6, #163	@ 0xa3
 80284f6:	6013      	str	r3, [r2, #0]
 80284f8:	e794      	b.n	8028424 <__gethex+0x114>
 80284fa:	3c01      	subs	r4, #1
 80284fc:	7823      	ldrb	r3, [r4, #0]
 80284fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8028500:	d012      	beq.n	8028528 <__gethex+0x218>
 8028502:	9b04      	ldr	r3, [sp, #16]
 8028504:	2b20      	cmp	r3, #32
 8028506:	d104      	bne.n	8028512 <__gethex+0x202>
 8028508:	9b05      	ldr	r3, [sp, #20]
 802850a:	c340      	stmia	r3!, {r6}
 802850c:	2600      	movs	r6, #0
 802850e:	9305      	str	r3, [sp, #20]
 8028510:	9604      	str	r6, [sp, #16]
 8028512:	7820      	ldrb	r0, [r4, #0]
 8028514:	f7ff fee6 	bl	80282e4 <__hexdig_fun>
 8028518:	230f      	movs	r3, #15
 802851a:	4018      	ands	r0, r3
 802851c:	9b04      	ldr	r3, [sp, #16]
 802851e:	4098      	lsls	r0, r3
 8028520:	3304      	adds	r3, #4
 8028522:	4306      	orrs	r6, r0
 8028524:	9304      	str	r3, [sp, #16]
 8028526:	e7ac      	b.n	8028482 <__gethex+0x172>
 8028528:	9b00      	ldr	r3, [sp, #0]
 802852a:	42a3      	cmp	r3, r4
 802852c:	d8e9      	bhi.n	8028502 <__gethex+0x1f2>
 802852e:	2201      	movs	r2, #1
 8028530:	0020      	movs	r0, r4
 8028532:	492b      	ldr	r1, [pc, #172]	@ (80285e0 <__gethex+0x2d0>)
 8028534:	f7fc fad2 	bl	8024adc <strncmp>
 8028538:	2800      	cmp	r0, #0
 802853a:	d1e2      	bne.n	8028502 <__gethex+0x1f2>
 802853c:	e7a1      	b.n	8028482 <__gethex+0x172>
 802853e:	0028      	movs	r0, r5
 8028540:	1eb1      	subs	r1, r6, #2
 8028542:	f7fd ffae 	bl	80264a2 <__any_on>
 8028546:	2800      	cmp	r0, #0
 8028548:	d0c4      	beq.n	80284d4 <__gethex+0x1c4>
 802854a:	2403      	movs	r4, #3
 802854c:	e7c3      	b.n	80284d6 <__gethex+0x1c6>
 802854e:	9b00      	ldr	r3, [sp, #0]
 8028550:	2400      	movs	r4, #0
 8028552:	429e      	cmp	r6, r3
 8028554:	dac4      	bge.n	80284e0 <__gethex+0x1d0>
 8028556:	1b9e      	subs	r6, r3, r6
 8028558:	0029      	movs	r1, r5
 802855a:	0032      	movs	r2, r6
 802855c:	9803      	ldr	r0, [sp, #12]
 802855e:	f7fd fd67 	bl	8026030 <__lshift>
 8028562:	0003      	movs	r3, r0
 8028564:	3314      	adds	r3, #20
 8028566:	0005      	movs	r5, r0
 8028568:	1bbf      	subs	r7, r7, r6
 802856a:	9302      	str	r3, [sp, #8]
 802856c:	e7b8      	b.n	80284e0 <__gethex+0x1d0>
 802856e:	9b01      	ldr	r3, [sp, #4]
 8028570:	685e      	ldr	r6, [r3, #4]
 8028572:	42be      	cmp	r6, r7
 8028574:	dd6f      	ble.n	8028656 <__gethex+0x346>
 8028576:	9b00      	ldr	r3, [sp, #0]
 8028578:	1bf6      	subs	r6, r6, r7
 802857a:	42b3      	cmp	r3, r6
 802857c:	dc36      	bgt.n	80285ec <__gethex+0x2dc>
 802857e:	9b01      	ldr	r3, [sp, #4]
 8028580:	68db      	ldr	r3, [r3, #12]
 8028582:	2b02      	cmp	r3, #2
 8028584:	d024      	beq.n	80285d0 <__gethex+0x2c0>
 8028586:	2b03      	cmp	r3, #3
 8028588:	d026      	beq.n	80285d8 <__gethex+0x2c8>
 802858a:	2b01      	cmp	r3, #1
 802858c:	d117      	bne.n	80285be <__gethex+0x2ae>
 802858e:	9b00      	ldr	r3, [sp, #0]
 8028590:	42b3      	cmp	r3, r6
 8028592:	d114      	bne.n	80285be <__gethex+0x2ae>
 8028594:	2b01      	cmp	r3, #1
 8028596:	d10b      	bne.n	80285b0 <__gethex+0x2a0>
 8028598:	9b01      	ldr	r3, [sp, #4]
 802859a:	9a07      	ldr	r2, [sp, #28]
 802859c:	685b      	ldr	r3, [r3, #4]
 802859e:	2662      	movs	r6, #98	@ 0x62
 80285a0:	6013      	str	r3, [r2, #0]
 80285a2:	2301      	movs	r3, #1
 80285a4:	9a02      	ldr	r2, [sp, #8]
 80285a6:	612b      	str	r3, [r5, #16]
 80285a8:	6013      	str	r3, [r2, #0]
 80285aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80285ac:	601d      	str	r5, [r3, #0]
 80285ae:	e739      	b.n	8028424 <__gethex+0x114>
 80285b0:	9900      	ldr	r1, [sp, #0]
 80285b2:	0028      	movs	r0, r5
 80285b4:	3901      	subs	r1, #1
 80285b6:	f7fd ff74 	bl	80264a2 <__any_on>
 80285ba:	2800      	cmp	r0, #0
 80285bc:	d1ec      	bne.n	8028598 <__gethex+0x288>
 80285be:	0029      	movs	r1, r5
 80285c0:	9803      	ldr	r0, [sp, #12]
 80285c2:	f7fd fb13 	bl	8025bec <_Bfree>
 80285c6:	2300      	movs	r3, #0
 80285c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80285ca:	2650      	movs	r6, #80	@ 0x50
 80285cc:	6013      	str	r3, [r2, #0]
 80285ce:	e729      	b.n	8028424 <__gethex+0x114>
 80285d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80285d2:	2b00      	cmp	r3, #0
 80285d4:	d1f3      	bne.n	80285be <__gethex+0x2ae>
 80285d6:	e7df      	b.n	8028598 <__gethex+0x288>
 80285d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80285da:	2b00      	cmp	r3, #0
 80285dc:	d1dc      	bne.n	8028598 <__gethex+0x288>
 80285de:	e7ee      	b.n	80285be <__gethex+0x2ae>
 80285e0:	0802b482 	.word	0x0802b482
 80285e4:	0802b418 	.word	0x0802b418
 80285e8:	0802b4f4 	.word	0x0802b4f4
 80285ec:	1e77      	subs	r7, r6, #1
 80285ee:	2c00      	cmp	r4, #0
 80285f0:	d12f      	bne.n	8028652 <__gethex+0x342>
 80285f2:	2f00      	cmp	r7, #0
 80285f4:	d004      	beq.n	8028600 <__gethex+0x2f0>
 80285f6:	0039      	movs	r1, r7
 80285f8:	0028      	movs	r0, r5
 80285fa:	f7fd ff52 	bl	80264a2 <__any_on>
 80285fe:	0004      	movs	r4, r0
 8028600:	231f      	movs	r3, #31
 8028602:	117a      	asrs	r2, r7, #5
 8028604:	401f      	ands	r7, r3
 8028606:	3b1e      	subs	r3, #30
 8028608:	40bb      	lsls	r3, r7
 802860a:	9902      	ldr	r1, [sp, #8]
 802860c:	0092      	lsls	r2, r2, #2
 802860e:	5852      	ldr	r2, [r2, r1]
 8028610:	421a      	tst	r2, r3
 8028612:	d001      	beq.n	8028618 <__gethex+0x308>
 8028614:	2302      	movs	r3, #2
 8028616:	431c      	orrs	r4, r3
 8028618:	9b00      	ldr	r3, [sp, #0]
 802861a:	0031      	movs	r1, r6
 802861c:	1b9b      	subs	r3, r3, r6
 802861e:	2602      	movs	r6, #2
 8028620:	0028      	movs	r0, r5
 8028622:	9300      	str	r3, [sp, #0]
 8028624:	f7ff fe0b 	bl	802823e <rshift>
 8028628:	9b01      	ldr	r3, [sp, #4]
 802862a:	685f      	ldr	r7, [r3, #4]
 802862c:	2c00      	cmp	r4, #0
 802862e:	d03f      	beq.n	80286b0 <__gethex+0x3a0>
 8028630:	9b01      	ldr	r3, [sp, #4]
 8028632:	68db      	ldr	r3, [r3, #12]
 8028634:	2b02      	cmp	r3, #2
 8028636:	d010      	beq.n	802865a <__gethex+0x34a>
 8028638:	2b03      	cmp	r3, #3
 802863a:	d012      	beq.n	8028662 <__gethex+0x352>
 802863c:	2b01      	cmp	r3, #1
 802863e:	d106      	bne.n	802864e <__gethex+0x33e>
 8028640:	07a2      	lsls	r2, r4, #30
 8028642:	d504      	bpl.n	802864e <__gethex+0x33e>
 8028644:	9a02      	ldr	r2, [sp, #8]
 8028646:	6812      	ldr	r2, [r2, #0]
 8028648:	4314      	orrs	r4, r2
 802864a:	421c      	tst	r4, r3
 802864c:	d10c      	bne.n	8028668 <__gethex+0x358>
 802864e:	2310      	movs	r3, #16
 8028650:	e02d      	b.n	80286ae <__gethex+0x39e>
 8028652:	2401      	movs	r4, #1
 8028654:	e7d4      	b.n	8028600 <__gethex+0x2f0>
 8028656:	2601      	movs	r6, #1
 8028658:	e7e8      	b.n	802862c <__gethex+0x31c>
 802865a:	2301      	movs	r3, #1
 802865c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 802865e:	1a9b      	subs	r3, r3, r2
 8028660:	930f      	str	r3, [sp, #60]	@ 0x3c
 8028662:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8028664:	2b00      	cmp	r3, #0
 8028666:	d0f2      	beq.n	802864e <__gethex+0x33e>
 8028668:	692b      	ldr	r3, [r5, #16]
 802866a:	2000      	movs	r0, #0
 802866c:	9302      	str	r3, [sp, #8]
 802866e:	009b      	lsls	r3, r3, #2
 8028670:	9304      	str	r3, [sp, #16]
 8028672:	002b      	movs	r3, r5
 8028674:	9a04      	ldr	r2, [sp, #16]
 8028676:	3314      	adds	r3, #20
 8028678:	1899      	adds	r1, r3, r2
 802867a:	681a      	ldr	r2, [r3, #0]
 802867c:	1c54      	adds	r4, r2, #1
 802867e:	d01c      	beq.n	80286ba <__gethex+0x3aa>
 8028680:	3201      	adds	r2, #1
 8028682:	601a      	str	r2, [r3, #0]
 8028684:	002b      	movs	r3, r5
 8028686:	3314      	adds	r3, #20
 8028688:	2e02      	cmp	r6, #2
 802868a:	d13f      	bne.n	802870c <__gethex+0x3fc>
 802868c:	9a01      	ldr	r2, [sp, #4]
 802868e:	9900      	ldr	r1, [sp, #0]
 8028690:	6812      	ldr	r2, [r2, #0]
 8028692:	3a01      	subs	r2, #1
 8028694:	428a      	cmp	r2, r1
 8028696:	d109      	bne.n	80286ac <__gethex+0x39c>
 8028698:	000a      	movs	r2, r1
 802869a:	201f      	movs	r0, #31
 802869c:	4010      	ands	r0, r2
 802869e:	2201      	movs	r2, #1
 80286a0:	4082      	lsls	r2, r0
 80286a2:	1149      	asrs	r1, r1, #5
 80286a4:	0089      	lsls	r1, r1, #2
 80286a6:	58cb      	ldr	r3, [r1, r3]
 80286a8:	4213      	tst	r3, r2
 80286aa:	d13d      	bne.n	8028728 <__gethex+0x418>
 80286ac:	2320      	movs	r3, #32
 80286ae:	431e      	orrs	r6, r3
 80286b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80286b2:	601d      	str	r5, [r3, #0]
 80286b4:	9b07      	ldr	r3, [sp, #28]
 80286b6:	601f      	str	r7, [r3, #0]
 80286b8:	e6b4      	b.n	8028424 <__gethex+0x114>
 80286ba:	c301      	stmia	r3!, {r0}
 80286bc:	4299      	cmp	r1, r3
 80286be:	d8dc      	bhi.n	802867a <__gethex+0x36a>
 80286c0:	68ab      	ldr	r3, [r5, #8]
 80286c2:	9a02      	ldr	r2, [sp, #8]
 80286c4:	429a      	cmp	r2, r3
 80286c6:	db18      	blt.n	80286fa <__gethex+0x3ea>
 80286c8:	6869      	ldr	r1, [r5, #4]
 80286ca:	9803      	ldr	r0, [sp, #12]
 80286cc:	3101      	adds	r1, #1
 80286ce:	f7fd fa49 	bl	8025b64 <_Balloc>
 80286d2:	1e04      	subs	r4, r0, #0
 80286d4:	d104      	bne.n	80286e0 <__gethex+0x3d0>
 80286d6:	0022      	movs	r2, r4
 80286d8:	2184      	movs	r1, #132	@ 0x84
 80286da:	4b1d      	ldr	r3, [pc, #116]	@ (8028750 <__gethex+0x440>)
 80286dc:	481d      	ldr	r0, [pc, #116]	@ (8028754 <__gethex+0x444>)
 80286de:	e6c4      	b.n	802846a <__gethex+0x15a>
 80286e0:	0029      	movs	r1, r5
 80286e2:	692a      	ldr	r2, [r5, #16]
 80286e4:	310c      	adds	r1, #12
 80286e6:	3202      	adds	r2, #2
 80286e8:	0092      	lsls	r2, r2, #2
 80286ea:	300c      	adds	r0, #12
 80286ec:	f7fc fab0 	bl	8024c50 <memcpy>
 80286f0:	0029      	movs	r1, r5
 80286f2:	9803      	ldr	r0, [sp, #12]
 80286f4:	f7fd fa7a 	bl	8025bec <_Bfree>
 80286f8:	0025      	movs	r5, r4
 80286fa:	692b      	ldr	r3, [r5, #16]
 80286fc:	1c5a      	adds	r2, r3, #1
 80286fe:	612a      	str	r2, [r5, #16]
 8028700:	2201      	movs	r2, #1
 8028702:	3304      	adds	r3, #4
 8028704:	009b      	lsls	r3, r3, #2
 8028706:	18eb      	adds	r3, r5, r3
 8028708:	605a      	str	r2, [r3, #4]
 802870a:	e7bb      	b.n	8028684 <__gethex+0x374>
 802870c:	692a      	ldr	r2, [r5, #16]
 802870e:	9902      	ldr	r1, [sp, #8]
 8028710:	428a      	cmp	r2, r1
 8028712:	dd0b      	ble.n	802872c <__gethex+0x41c>
 8028714:	2101      	movs	r1, #1
 8028716:	0028      	movs	r0, r5
 8028718:	f7ff fd91 	bl	802823e <rshift>
 802871c:	9b01      	ldr	r3, [sp, #4]
 802871e:	3701      	adds	r7, #1
 8028720:	689b      	ldr	r3, [r3, #8]
 8028722:	42bb      	cmp	r3, r7
 8028724:	da00      	bge.n	8028728 <__gethex+0x418>
 8028726:	e6df      	b.n	80284e8 <__gethex+0x1d8>
 8028728:	2601      	movs	r6, #1
 802872a:	e7bf      	b.n	80286ac <__gethex+0x39c>
 802872c:	221f      	movs	r2, #31
 802872e:	9c00      	ldr	r4, [sp, #0]
 8028730:	9900      	ldr	r1, [sp, #0]
 8028732:	4014      	ands	r4, r2
 8028734:	4211      	tst	r1, r2
 8028736:	d0f7      	beq.n	8028728 <__gethex+0x418>
 8028738:	9a04      	ldr	r2, [sp, #16]
 802873a:	189b      	adds	r3, r3, r2
 802873c:	3b04      	subs	r3, #4
 802873e:	6818      	ldr	r0, [r3, #0]
 8028740:	f7fd fb08 	bl	8025d54 <__hi0bits>
 8028744:	2320      	movs	r3, #32
 8028746:	1b1b      	subs	r3, r3, r4
 8028748:	4298      	cmp	r0, r3
 802874a:	dbe3      	blt.n	8028714 <__gethex+0x404>
 802874c:	e7ec      	b.n	8028728 <__gethex+0x418>
 802874e:	46c0      	nop			@ (mov r8, r8)
 8028750:	0802b418 	.word	0x0802b418
 8028754:	0802b4f4 	.word	0x0802b4f4

08028758 <L_shift>:
 8028758:	2308      	movs	r3, #8
 802875a:	b570      	push	{r4, r5, r6, lr}
 802875c:	2520      	movs	r5, #32
 802875e:	1a9a      	subs	r2, r3, r2
 8028760:	0092      	lsls	r2, r2, #2
 8028762:	1aad      	subs	r5, r5, r2
 8028764:	6843      	ldr	r3, [r0, #4]
 8028766:	6804      	ldr	r4, [r0, #0]
 8028768:	001e      	movs	r6, r3
 802876a:	40ae      	lsls	r6, r5
 802876c:	40d3      	lsrs	r3, r2
 802876e:	4334      	orrs	r4, r6
 8028770:	6004      	str	r4, [r0, #0]
 8028772:	6043      	str	r3, [r0, #4]
 8028774:	3004      	adds	r0, #4
 8028776:	4288      	cmp	r0, r1
 8028778:	d3f4      	bcc.n	8028764 <L_shift+0xc>
 802877a:	bd70      	pop	{r4, r5, r6, pc}

0802877c <__match>:
 802877c:	b530      	push	{r4, r5, lr}
 802877e:	6803      	ldr	r3, [r0, #0]
 8028780:	780c      	ldrb	r4, [r1, #0]
 8028782:	3301      	adds	r3, #1
 8028784:	2c00      	cmp	r4, #0
 8028786:	d102      	bne.n	802878e <__match+0x12>
 8028788:	6003      	str	r3, [r0, #0]
 802878a:	2001      	movs	r0, #1
 802878c:	bd30      	pop	{r4, r5, pc}
 802878e:	781a      	ldrb	r2, [r3, #0]
 8028790:	0015      	movs	r5, r2
 8028792:	3d41      	subs	r5, #65	@ 0x41
 8028794:	2d19      	cmp	r5, #25
 8028796:	d800      	bhi.n	802879a <__match+0x1e>
 8028798:	3220      	adds	r2, #32
 802879a:	3101      	adds	r1, #1
 802879c:	42a2      	cmp	r2, r4
 802879e:	d0ef      	beq.n	8028780 <__match+0x4>
 80287a0:	2000      	movs	r0, #0
 80287a2:	e7f3      	b.n	802878c <__match+0x10>

080287a4 <__hexnan>:
 80287a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80287a6:	680b      	ldr	r3, [r1, #0]
 80287a8:	b08b      	sub	sp, #44	@ 0x2c
 80287aa:	9201      	str	r2, [sp, #4]
 80287ac:	9901      	ldr	r1, [sp, #4]
 80287ae:	115a      	asrs	r2, r3, #5
 80287b0:	0092      	lsls	r2, r2, #2
 80287b2:	188a      	adds	r2, r1, r2
 80287b4:	9202      	str	r2, [sp, #8]
 80287b6:	0019      	movs	r1, r3
 80287b8:	221f      	movs	r2, #31
 80287ba:	4011      	ands	r1, r2
 80287bc:	9008      	str	r0, [sp, #32]
 80287be:	9106      	str	r1, [sp, #24]
 80287c0:	4213      	tst	r3, r2
 80287c2:	d002      	beq.n	80287ca <__hexnan+0x26>
 80287c4:	9b02      	ldr	r3, [sp, #8]
 80287c6:	3304      	adds	r3, #4
 80287c8:	9302      	str	r3, [sp, #8]
 80287ca:	9b02      	ldr	r3, [sp, #8]
 80287cc:	2500      	movs	r5, #0
 80287ce:	1f1f      	subs	r7, r3, #4
 80287d0:	003e      	movs	r6, r7
 80287d2:	003c      	movs	r4, r7
 80287d4:	9b08      	ldr	r3, [sp, #32]
 80287d6:	603d      	str	r5, [r7, #0]
 80287d8:	681b      	ldr	r3, [r3, #0]
 80287da:	9507      	str	r5, [sp, #28]
 80287dc:	9305      	str	r3, [sp, #20]
 80287de:	9503      	str	r5, [sp, #12]
 80287e0:	9b05      	ldr	r3, [sp, #20]
 80287e2:	3301      	adds	r3, #1
 80287e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80287e6:	9b05      	ldr	r3, [sp, #20]
 80287e8:	785b      	ldrb	r3, [r3, #1]
 80287ea:	9304      	str	r3, [sp, #16]
 80287ec:	2b00      	cmp	r3, #0
 80287ee:	d028      	beq.n	8028842 <__hexnan+0x9e>
 80287f0:	9804      	ldr	r0, [sp, #16]
 80287f2:	f7ff fd77 	bl	80282e4 <__hexdig_fun>
 80287f6:	2800      	cmp	r0, #0
 80287f8:	d155      	bne.n	80288a6 <__hexnan+0x102>
 80287fa:	9b04      	ldr	r3, [sp, #16]
 80287fc:	2b20      	cmp	r3, #32
 80287fe:	d819      	bhi.n	8028834 <__hexnan+0x90>
 8028800:	9b03      	ldr	r3, [sp, #12]
 8028802:	9a07      	ldr	r2, [sp, #28]
 8028804:	4293      	cmp	r3, r2
 8028806:	dd12      	ble.n	802882e <__hexnan+0x8a>
 8028808:	42b4      	cmp	r4, r6
 802880a:	d206      	bcs.n	802881a <__hexnan+0x76>
 802880c:	2d07      	cmp	r5, #7
 802880e:	dc04      	bgt.n	802881a <__hexnan+0x76>
 8028810:	002a      	movs	r2, r5
 8028812:	0031      	movs	r1, r6
 8028814:	0020      	movs	r0, r4
 8028816:	f7ff ff9f 	bl	8028758 <L_shift>
 802881a:	9b01      	ldr	r3, [sp, #4]
 802881c:	2508      	movs	r5, #8
 802881e:	429c      	cmp	r4, r3
 8028820:	d905      	bls.n	802882e <__hexnan+0x8a>
 8028822:	1f26      	subs	r6, r4, #4
 8028824:	2500      	movs	r5, #0
 8028826:	0034      	movs	r4, r6
 8028828:	9b03      	ldr	r3, [sp, #12]
 802882a:	6035      	str	r5, [r6, #0]
 802882c:	9307      	str	r3, [sp, #28]
 802882e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8028830:	9305      	str	r3, [sp, #20]
 8028832:	e7d5      	b.n	80287e0 <__hexnan+0x3c>
 8028834:	9b04      	ldr	r3, [sp, #16]
 8028836:	2b29      	cmp	r3, #41	@ 0x29
 8028838:	d15a      	bne.n	80288f0 <__hexnan+0x14c>
 802883a:	9b05      	ldr	r3, [sp, #20]
 802883c:	9a08      	ldr	r2, [sp, #32]
 802883e:	3302      	adds	r3, #2
 8028840:	6013      	str	r3, [r2, #0]
 8028842:	9b03      	ldr	r3, [sp, #12]
 8028844:	2b00      	cmp	r3, #0
 8028846:	d053      	beq.n	80288f0 <__hexnan+0x14c>
 8028848:	42b4      	cmp	r4, r6
 802884a:	d206      	bcs.n	802885a <__hexnan+0xb6>
 802884c:	2d07      	cmp	r5, #7
 802884e:	dc04      	bgt.n	802885a <__hexnan+0xb6>
 8028850:	002a      	movs	r2, r5
 8028852:	0031      	movs	r1, r6
 8028854:	0020      	movs	r0, r4
 8028856:	f7ff ff7f 	bl	8028758 <L_shift>
 802885a:	9b01      	ldr	r3, [sp, #4]
 802885c:	429c      	cmp	r4, r3
 802885e:	d936      	bls.n	80288ce <__hexnan+0x12a>
 8028860:	001a      	movs	r2, r3
 8028862:	0023      	movs	r3, r4
 8028864:	cb02      	ldmia	r3!, {r1}
 8028866:	c202      	stmia	r2!, {r1}
 8028868:	429f      	cmp	r7, r3
 802886a:	d2fb      	bcs.n	8028864 <__hexnan+0xc0>
 802886c:	9b02      	ldr	r3, [sp, #8]
 802886e:	1c62      	adds	r2, r4, #1
 8028870:	1ed9      	subs	r1, r3, #3
 8028872:	2304      	movs	r3, #4
 8028874:	4291      	cmp	r1, r2
 8028876:	d305      	bcc.n	8028884 <__hexnan+0xe0>
 8028878:	9b02      	ldr	r3, [sp, #8]
 802887a:	3b04      	subs	r3, #4
 802887c:	1b1b      	subs	r3, r3, r4
 802887e:	089b      	lsrs	r3, r3, #2
 8028880:	3301      	adds	r3, #1
 8028882:	009b      	lsls	r3, r3, #2
 8028884:	9a01      	ldr	r2, [sp, #4]
 8028886:	18d3      	adds	r3, r2, r3
 8028888:	2200      	movs	r2, #0
 802888a:	c304      	stmia	r3!, {r2}
 802888c:	429f      	cmp	r7, r3
 802888e:	d2fc      	bcs.n	802888a <__hexnan+0xe6>
 8028890:	683b      	ldr	r3, [r7, #0]
 8028892:	2b00      	cmp	r3, #0
 8028894:	d104      	bne.n	80288a0 <__hexnan+0xfc>
 8028896:	9b01      	ldr	r3, [sp, #4]
 8028898:	429f      	cmp	r7, r3
 802889a:	d127      	bne.n	80288ec <__hexnan+0x148>
 802889c:	2301      	movs	r3, #1
 802889e:	603b      	str	r3, [r7, #0]
 80288a0:	2005      	movs	r0, #5
 80288a2:	b00b      	add	sp, #44	@ 0x2c
 80288a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80288a6:	9b03      	ldr	r3, [sp, #12]
 80288a8:	3501      	adds	r5, #1
 80288aa:	3301      	adds	r3, #1
 80288ac:	9303      	str	r3, [sp, #12]
 80288ae:	2d08      	cmp	r5, #8
 80288b0:	dd06      	ble.n	80288c0 <__hexnan+0x11c>
 80288b2:	9b01      	ldr	r3, [sp, #4]
 80288b4:	429c      	cmp	r4, r3
 80288b6:	d9ba      	bls.n	802882e <__hexnan+0x8a>
 80288b8:	2300      	movs	r3, #0
 80288ba:	2501      	movs	r5, #1
 80288bc:	3c04      	subs	r4, #4
 80288be:	6023      	str	r3, [r4, #0]
 80288c0:	220f      	movs	r2, #15
 80288c2:	6823      	ldr	r3, [r4, #0]
 80288c4:	4010      	ands	r0, r2
 80288c6:	011b      	lsls	r3, r3, #4
 80288c8:	4303      	orrs	r3, r0
 80288ca:	6023      	str	r3, [r4, #0]
 80288cc:	e7af      	b.n	802882e <__hexnan+0x8a>
 80288ce:	9b06      	ldr	r3, [sp, #24]
 80288d0:	2b00      	cmp	r3, #0
 80288d2:	d0dd      	beq.n	8028890 <__hexnan+0xec>
 80288d4:	2320      	movs	r3, #32
 80288d6:	9a06      	ldr	r2, [sp, #24]
 80288d8:	9902      	ldr	r1, [sp, #8]
 80288da:	1a9b      	subs	r3, r3, r2
 80288dc:	2201      	movs	r2, #1
 80288de:	4252      	negs	r2, r2
 80288e0:	40da      	lsrs	r2, r3
 80288e2:	3904      	subs	r1, #4
 80288e4:	680b      	ldr	r3, [r1, #0]
 80288e6:	4013      	ands	r3, r2
 80288e8:	600b      	str	r3, [r1, #0]
 80288ea:	e7d1      	b.n	8028890 <__hexnan+0xec>
 80288ec:	3f04      	subs	r7, #4
 80288ee:	e7cf      	b.n	8028890 <__hexnan+0xec>
 80288f0:	2004      	movs	r0, #4
 80288f2:	e7d6      	b.n	80288a2 <__hexnan+0xfe>

080288f4 <__ascii_mbtowc>:
 80288f4:	b082      	sub	sp, #8
 80288f6:	2900      	cmp	r1, #0
 80288f8:	d100      	bne.n	80288fc <__ascii_mbtowc+0x8>
 80288fa:	a901      	add	r1, sp, #4
 80288fc:	1e10      	subs	r0, r2, #0
 80288fe:	d006      	beq.n	802890e <__ascii_mbtowc+0x1a>
 8028900:	2b00      	cmp	r3, #0
 8028902:	d006      	beq.n	8028912 <__ascii_mbtowc+0x1e>
 8028904:	7813      	ldrb	r3, [r2, #0]
 8028906:	600b      	str	r3, [r1, #0]
 8028908:	7810      	ldrb	r0, [r2, #0]
 802890a:	1e43      	subs	r3, r0, #1
 802890c:	4198      	sbcs	r0, r3
 802890e:	b002      	add	sp, #8
 8028910:	4770      	bx	lr
 8028912:	2002      	movs	r0, #2
 8028914:	4240      	negs	r0, r0
 8028916:	e7fa      	b.n	802890e <__ascii_mbtowc+0x1a>

08028918 <_realloc_r>:
 8028918:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 802891a:	0006      	movs	r6, r0
 802891c:	000c      	movs	r4, r1
 802891e:	0015      	movs	r5, r2
 8028920:	2900      	cmp	r1, #0
 8028922:	d105      	bne.n	8028930 <_realloc_r+0x18>
 8028924:	0011      	movs	r1, r2
 8028926:	f7fd f88d 	bl	8025a44 <_malloc_r>
 802892a:	0004      	movs	r4, r0
 802892c:	0020      	movs	r0, r4
 802892e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8028930:	2a00      	cmp	r2, #0
 8028932:	d103      	bne.n	802893c <_realloc_r+0x24>
 8028934:	f7fd f810 	bl	8025958 <_free_r>
 8028938:	002c      	movs	r4, r5
 802893a:	e7f7      	b.n	802892c <_realloc_r+0x14>
 802893c:	f000 f957 	bl	8028bee <_malloc_usable_size_r>
 8028940:	0007      	movs	r7, r0
 8028942:	4285      	cmp	r5, r0
 8028944:	d802      	bhi.n	802894c <_realloc_r+0x34>
 8028946:	0843      	lsrs	r3, r0, #1
 8028948:	42ab      	cmp	r3, r5
 802894a:	d3ef      	bcc.n	802892c <_realloc_r+0x14>
 802894c:	0029      	movs	r1, r5
 802894e:	0030      	movs	r0, r6
 8028950:	f7fd f878 	bl	8025a44 <_malloc_r>
 8028954:	9001      	str	r0, [sp, #4]
 8028956:	2800      	cmp	r0, #0
 8028958:	d101      	bne.n	802895e <_realloc_r+0x46>
 802895a:	9c01      	ldr	r4, [sp, #4]
 802895c:	e7e6      	b.n	802892c <_realloc_r+0x14>
 802895e:	002a      	movs	r2, r5
 8028960:	42bd      	cmp	r5, r7
 8028962:	d900      	bls.n	8028966 <_realloc_r+0x4e>
 8028964:	003a      	movs	r2, r7
 8028966:	0021      	movs	r1, r4
 8028968:	9801      	ldr	r0, [sp, #4]
 802896a:	f7fc f971 	bl	8024c50 <memcpy>
 802896e:	0021      	movs	r1, r4
 8028970:	0030      	movs	r0, r6
 8028972:	f7fc fff1 	bl	8025958 <_free_r>
 8028976:	e7f0      	b.n	802895a <_realloc_r+0x42>

08028978 <_strtoul_l.isra.0>:
 8028978:	b5f0      	push	{r4, r5, r6, r7, lr}
 802897a:	001e      	movs	r6, r3
 802897c:	4b3e      	ldr	r3, [pc, #248]	@ (8028a78 <_strtoul_l.isra.0+0x100>)
 802897e:	0017      	movs	r7, r2
 8028980:	000c      	movs	r4, r1
 8028982:	469c      	mov	ip, r3
 8028984:	2208      	movs	r2, #8
 8028986:	b085      	sub	sp, #20
 8028988:	9003      	str	r0, [sp, #12]
 802898a:	9100      	str	r1, [sp, #0]
 802898c:	0023      	movs	r3, r4
 802898e:	4661      	mov	r1, ip
 8028990:	781d      	ldrb	r5, [r3, #0]
 8028992:	3401      	adds	r4, #1
 8028994:	5d48      	ldrb	r0, [r1, r5]
 8028996:	0001      	movs	r1, r0
 8028998:	4011      	ands	r1, r2
 802899a:	4210      	tst	r0, r2
 802899c:	d1f6      	bne.n	802898c <_strtoul_l.isra.0+0x14>
 802899e:	2d2d      	cmp	r5, #45	@ 0x2d
 80289a0:	d112      	bne.n	80289c8 <_strtoul_l.isra.0+0x50>
 80289a2:	7825      	ldrb	r5, [r4, #0]
 80289a4:	1c9c      	adds	r4, r3, #2
 80289a6:	2301      	movs	r3, #1
 80289a8:	9302      	str	r3, [sp, #8]
 80289aa:	2210      	movs	r2, #16
 80289ac:	0033      	movs	r3, r6
 80289ae:	4393      	bics	r3, r2
 80289b0:	d116      	bne.n	80289e0 <_strtoul_l.isra.0+0x68>
 80289b2:	2d30      	cmp	r5, #48	@ 0x30
 80289b4:	d10e      	bne.n	80289d4 <_strtoul_l.isra.0+0x5c>
 80289b6:	2120      	movs	r1, #32
 80289b8:	7823      	ldrb	r3, [r4, #0]
 80289ba:	438b      	bics	r3, r1
 80289bc:	2b58      	cmp	r3, #88	@ 0x58
 80289be:	d109      	bne.n	80289d4 <_strtoul_l.isra.0+0x5c>
 80289c0:	7865      	ldrb	r5, [r4, #1]
 80289c2:	3402      	adds	r4, #2
 80289c4:	2610      	movs	r6, #16
 80289c6:	e00b      	b.n	80289e0 <_strtoul_l.isra.0+0x68>
 80289c8:	9102      	str	r1, [sp, #8]
 80289ca:	2d2b      	cmp	r5, #43	@ 0x2b
 80289cc:	d1ed      	bne.n	80289aa <_strtoul_l.isra.0+0x32>
 80289ce:	7825      	ldrb	r5, [r4, #0]
 80289d0:	1c9c      	adds	r4, r3, #2
 80289d2:	e7ea      	b.n	80289aa <_strtoul_l.isra.0+0x32>
 80289d4:	2e00      	cmp	r6, #0
 80289d6:	d1f5      	bne.n	80289c4 <_strtoul_l.isra.0+0x4c>
 80289d8:	360a      	adds	r6, #10
 80289da:	2d30      	cmp	r5, #48	@ 0x30
 80289dc:	d100      	bne.n	80289e0 <_strtoul_l.isra.0+0x68>
 80289de:	3e02      	subs	r6, #2
 80289e0:	2001      	movs	r0, #1
 80289e2:	0031      	movs	r1, r6
 80289e4:	4240      	negs	r0, r0
 80289e6:	f7d7 fbb5 	bl	8000154 <__udivsi3>
 80289ea:	9001      	str	r0, [sp, #4]
 80289ec:	2001      	movs	r0, #1
 80289ee:	0031      	movs	r1, r6
 80289f0:	4240      	negs	r0, r0
 80289f2:	f7d7 fc35 	bl	8000260 <__aeabi_uidivmod>
 80289f6:	2300      	movs	r3, #0
 80289f8:	2201      	movs	r2, #1
 80289fa:	0018      	movs	r0, r3
 80289fc:	4694      	mov	ip, r2
 80289fe:	002a      	movs	r2, r5
 8028a00:	3a30      	subs	r2, #48	@ 0x30
 8028a02:	2a09      	cmp	r2, #9
 8028a04:	d812      	bhi.n	8028a2c <_strtoul_l.isra.0+0xb4>
 8028a06:	0015      	movs	r5, r2
 8028a08:	42ae      	cmp	r6, r5
 8028a0a:	dd1e      	ble.n	8028a4a <_strtoul_l.isra.0+0xd2>
 8028a0c:	1c5a      	adds	r2, r3, #1
 8028a0e:	d00a      	beq.n	8028a26 <_strtoul_l.isra.0+0xae>
 8028a10:	2301      	movs	r3, #1
 8028a12:	9a01      	ldr	r2, [sp, #4]
 8028a14:	425b      	negs	r3, r3
 8028a16:	4282      	cmp	r2, r0
 8028a18:	d305      	bcc.n	8028a26 <_strtoul_l.isra.0+0xae>
 8028a1a:	d101      	bne.n	8028a20 <_strtoul_l.isra.0+0xa8>
 8028a1c:	42a9      	cmp	r1, r5
 8028a1e:	db11      	blt.n	8028a44 <_strtoul_l.isra.0+0xcc>
 8028a20:	4663      	mov	r3, ip
 8028a22:	4370      	muls	r0, r6
 8028a24:	1828      	adds	r0, r5, r0
 8028a26:	7825      	ldrb	r5, [r4, #0]
 8028a28:	3401      	adds	r4, #1
 8028a2a:	e7e8      	b.n	80289fe <_strtoul_l.isra.0+0x86>
 8028a2c:	002a      	movs	r2, r5
 8028a2e:	3a41      	subs	r2, #65	@ 0x41
 8028a30:	2a19      	cmp	r2, #25
 8028a32:	d801      	bhi.n	8028a38 <_strtoul_l.isra.0+0xc0>
 8028a34:	3d37      	subs	r5, #55	@ 0x37
 8028a36:	e7e7      	b.n	8028a08 <_strtoul_l.isra.0+0x90>
 8028a38:	002a      	movs	r2, r5
 8028a3a:	3a61      	subs	r2, #97	@ 0x61
 8028a3c:	2a19      	cmp	r2, #25
 8028a3e:	d804      	bhi.n	8028a4a <_strtoul_l.isra.0+0xd2>
 8028a40:	3d57      	subs	r5, #87	@ 0x57
 8028a42:	e7e1      	b.n	8028a08 <_strtoul_l.isra.0+0x90>
 8028a44:	2301      	movs	r3, #1
 8028a46:	425b      	negs	r3, r3
 8028a48:	e7ed      	b.n	8028a26 <_strtoul_l.isra.0+0xae>
 8028a4a:	1c5a      	adds	r2, r3, #1
 8028a4c:	d107      	bne.n	8028a5e <_strtoul_l.isra.0+0xe6>
 8028a4e:	2222      	movs	r2, #34	@ 0x22
 8028a50:	9903      	ldr	r1, [sp, #12]
 8028a52:	0018      	movs	r0, r3
 8028a54:	600a      	str	r2, [r1, #0]
 8028a56:	2f00      	cmp	r7, #0
 8028a58:	d109      	bne.n	8028a6e <_strtoul_l.isra.0+0xf6>
 8028a5a:	b005      	add	sp, #20
 8028a5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8028a5e:	9a02      	ldr	r2, [sp, #8]
 8028a60:	2a00      	cmp	r2, #0
 8028a62:	d000      	beq.n	8028a66 <_strtoul_l.isra.0+0xee>
 8028a64:	4240      	negs	r0, r0
 8028a66:	2f00      	cmp	r7, #0
 8028a68:	d0f7      	beq.n	8028a5a <_strtoul_l.isra.0+0xe2>
 8028a6a:	2b00      	cmp	r3, #0
 8028a6c:	d001      	beq.n	8028a72 <_strtoul_l.isra.0+0xfa>
 8028a6e:	1e63      	subs	r3, r4, #1
 8028a70:	9300      	str	r3, [sp, #0]
 8028a72:	9b00      	ldr	r3, [sp, #0]
 8028a74:	603b      	str	r3, [r7, #0]
 8028a76:	e7f0      	b.n	8028a5a <_strtoul_l.isra.0+0xe2>
 8028a78:	0802b265 	.word	0x0802b265

08028a7c <_strtoul_r>:
 8028a7c:	b510      	push	{r4, lr}
 8028a7e:	f7ff ff7b 	bl	8028978 <_strtoul_l.isra.0>
 8028a82:	bd10      	pop	{r4, pc}

08028a84 <__ascii_wctomb>:
 8028a84:	0003      	movs	r3, r0
 8028a86:	1e08      	subs	r0, r1, #0
 8028a88:	d005      	beq.n	8028a96 <__ascii_wctomb+0x12>
 8028a8a:	2aff      	cmp	r2, #255	@ 0xff
 8028a8c:	d904      	bls.n	8028a98 <__ascii_wctomb+0x14>
 8028a8e:	228a      	movs	r2, #138	@ 0x8a
 8028a90:	2001      	movs	r0, #1
 8028a92:	601a      	str	r2, [r3, #0]
 8028a94:	4240      	negs	r0, r0
 8028a96:	4770      	bx	lr
 8028a98:	2001      	movs	r0, #1
 8028a9a:	700a      	strb	r2, [r1, #0]
 8028a9c:	e7fb      	b.n	8028a96 <__ascii_wctomb+0x12>
	...

08028aa0 <fiprintf>:
 8028aa0:	b40e      	push	{r1, r2, r3}
 8028aa2:	b517      	push	{r0, r1, r2, r4, lr}
 8028aa4:	4c05      	ldr	r4, [pc, #20]	@ (8028abc <fiprintf+0x1c>)
 8028aa6:	ab05      	add	r3, sp, #20
 8028aa8:	cb04      	ldmia	r3!, {r2}
 8028aaa:	0001      	movs	r1, r0
 8028aac:	6820      	ldr	r0, [r4, #0]
 8028aae:	9301      	str	r3, [sp, #4]
 8028ab0:	f7fe ff0c 	bl	80278cc <_vfiprintf_r>
 8028ab4:	bc1e      	pop	{r1, r2, r3, r4}
 8028ab6:	bc08      	pop	{r3}
 8028ab8:	b003      	add	sp, #12
 8028aba:	4718      	bx	r3
 8028abc:	20000090 	.word	0x20000090

08028ac0 <__swhatbuf_r>:
 8028ac0:	b570      	push	{r4, r5, r6, lr}
 8028ac2:	000e      	movs	r6, r1
 8028ac4:	001d      	movs	r5, r3
 8028ac6:	230e      	movs	r3, #14
 8028ac8:	5ec9      	ldrsh	r1, [r1, r3]
 8028aca:	0014      	movs	r4, r2
 8028acc:	b096      	sub	sp, #88	@ 0x58
 8028ace:	2900      	cmp	r1, #0
 8028ad0:	da0c      	bge.n	8028aec <__swhatbuf_r+0x2c>
 8028ad2:	89b2      	ldrh	r2, [r6, #12]
 8028ad4:	2380      	movs	r3, #128	@ 0x80
 8028ad6:	0011      	movs	r1, r2
 8028ad8:	4019      	ands	r1, r3
 8028ada:	421a      	tst	r2, r3
 8028adc:	d114      	bne.n	8028b08 <__swhatbuf_r+0x48>
 8028ade:	2380      	movs	r3, #128	@ 0x80
 8028ae0:	00db      	lsls	r3, r3, #3
 8028ae2:	2000      	movs	r0, #0
 8028ae4:	6029      	str	r1, [r5, #0]
 8028ae6:	6023      	str	r3, [r4, #0]
 8028ae8:	b016      	add	sp, #88	@ 0x58
 8028aea:	bd70      	pop	{r4, r5, r6, pc}
 8028aec:	466a      	mov	r2, sp
 8028aee:	f000 f853 	bl	8028b98 <_fstat_r>
 8028af2:	2800      	cmp	r0, #0
 8028af4:	dbed      	blt.n	8028ad2 <__swhatbuf_r+0x12>
 8028af6:	23f0      	movs	r3, #240	@ 0xf0
 8028af8:	9901      	ldr	r1, [sp, #4]
 8028afa:	021b      	lsls	r3, r3, #8
 8028afc:	4019      	ands	r1, r3
 8028afe:	4b04      	ldr	r3, [pc, #16]	@ (8028b10 <__swhatbuf_r+0x50>)
 8028b00:	18c9      	adds	r1, r1, r3
 8028b02:	424b      	negs	r3, r1
 8028b04:	4159      	adcs	r1, r3
 8028b06:	e7ea      	b.n	8028ade <__swhatbuf_r+0x1e>
 8028b08:	2100      	movs	r1, #0
 8028b0a:	2340      	movs	r3, #64	@ 0x40
 8028b0c:	e7e9      	b.n	8028ae2 <__swhatbuf_r+0x22>
 8028b0e:	46c0      	nop			@ (mov r8, r8)
 8028b10:	ffffe000 	.word	0xffffe000

08028b14 <__smakebuf_r>:
 8028b14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8028b16:	2602      	movs	r6, #2
 8028b18:	898b      	ldrh	r3, [r1, #12]
 8028b1a:	0005      	movs	r5, r0
 8028b1c:	000c      	movs	r4, r1
 8028b1e:	b085      	sub	sp, #20
 8028b20:	4233      	tst	r3, r6
 8028b22:	d007      	beq.n	8028b34 <__smakebuf_r+0x20>
 8028b24:	0023      	movs	r3, r4
 8028b26:	3347      	adds	r3, #71	@ 0x47
 8028b28:	6023      	str	r3, [r4, #0]
 8028b2a:	6123      	str	r3, [r4, #16]
 8028b2c:	2301      	movs	r3, #1
 8028b2e:	6163      	str	r3, [r4, #20]
 8028b30:	b005      	add	sp, #20
 8028b32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8028b34:	ab03      	add	r3, sp, #12
 8028b36:	aa02      	add	r2, sp, #8
 8028b38:	f7ff ffc2 	bl	8028ac0 <__swhatbuf_r>
 8028b3c:	9f02      	ldr	r7, [sp, #8]
 8028b3e:	9001      	str	r0, [sp, #4]
 8028b40:	0039      	movs	r1, r7
 8028b42:	0028      	movs	r0, r5
 8028b44:	f7fc ff7e 	bl	8025a44 <_malloc_r>
 8028b48:	2800      	cmp	r0, #0
 8028b4a:	d108      	bne.n	8028b5e <__smakebuf_r+0x4a>
 8028b4c:	220c      	movs	r2, #12
 8028b4e:	5ea3      	ldrsh	r3, [r4, r2]
 8028b50:	059a      	lsls	r2, r3, #22
 8028b52:	d4ed      	bmi.n	8028b30 <__smakebuf_r+0x1c>
 8028b54:	2203      	movs	r2, #3
 8028b56:	4393      	bics	r3, r2
 8028b58:	431e      	orrs	r6, r3
 8028b5a:	81a6      	strh	r6, [r4, #12]
 8028b5c:	e7e2      	b.n	8028b24 <__smakebuf_r+0x10>
 8028b5e:	2380      	movs	r3, #128	@ 0x80
 8028b60:	89a2      	ldrh	r2, [r4, #12]
 8028b62:	6020      	str	r0, [r4, #0]
 8028b64:	4313      	orrs	r3, r2
 8028b66:	81a3      	strh	r3, [r4, #12]
 8028b68:	9b03      	ldr	r3, [sp, #12]
 8028b6a:	6120      	str	r0, [r4, #16]
 8028b6c:	6167      	str	r7, [r4, #20]
 8028b6e:	2b00      	cmp	r3, #0
 8028b70:	d00c      	beq.n	8028b8c <__smakebuf_r+0x78>
 8028b72:	0028      	movs	r0, r5
 8028b74:	230e      	movs	r3, #14
 8028b76:	5ee1      	ldrsh	r1, [r4, r3]
 8028b78:	f000 f820 	bl	8028bbc <_isatty_r>
 8028b7c:	2800      	cmp	r0, #0
 8028b7e:	d005      	beq.n	8028b8c <__smakebuf_r+0x78>
 8028b80:	2303      	movs	r3, #3
 8028b82:	89a2      	ldrh	r2, [r4, #12]
 8028b84:	439a      	bics	r2, r3
 8028b86:	3b02      	subs	r3, #2
 8028b88:	4313      	orrs	r3, r2
 8028b8a:	81a3      	strh	r3, [r4, #12]
 8028b8c:	89a3      	ldrh	r3, [r4, #12]
 8028b8e:	9a01      	ldr	r2, [sp, #4]
 8028b90:	4313      	orrs	r3, r2
 8028b92:	81a3      	strh	r3, [r4, #12]
 8028b94:	e7cc      	b.n	8028b30 <__smakebuf_r+0x1c>
	...

08028b98 <_fstat_r>:
 8028b98:	2300      	movs	r3, #0
 8028b9a:	b570      	push	{r4, r5, r6, lr}
 8028b9c:	4d06      	ldr	r5, [pc, #24]	@ (8028bb8 <_fstat_r+0x20>)
 8028b9e:	0004      	movs	r4, r0
 8028ba0:	0008      	movs	r0, r1
 8028ba2:	0011      	movs	r1, r2
 8028ba4:	602b      	str	r3, [r5, #0]
 8028ba6:	f7dc fe1c 	bl	80057e2 <_fstat>
 8028baa:	1c43      	adds	r3, r0, #1
 8028bac:	d103      	bne.n	8028bb6 <_fstat_r+0x1e>
 8028bae:	682b      	ldr	r3, [r5, #0]
 8028bb0:	2b00      	cmp	r3, #0
 8028bb2:	d000      	beq.n	8028bb6 <_fstat_r+0x1e>
 8028bb4:	6023      	str	r3, [r4, #0]
 8028bb6:	bd70      	pop	{r4, r5, r6, pc}
 8028bb8:	200069d4 	.word	0x200069d4

08028bbc <_isatty_r>:
 8028bbc:	2300      	movs	r3, #0
 8028bbe:	b570      	push	{r4, r5, r6, lr}
 8028bc0:	4d06      	ldr	r5, [pc, #24]	@ (8028bdc <_isatty_r+0x20>)
 8028bc2:	0004      	movs	r4, r0
 8028bc4:	0008      	movs	r0, r1
 8028bc6:	602b      	str	r3, [r5, #0]
 8028bc8:	f7dc fe19 	bl	80057fe <_isatty>
 8028bcc:	1c43      	adds	r3, r0, #1
 8028bce:	d103      	bne.n	8028bd8 <_isatty_r+0x1c>
 8028bd0:	682b      	ldr	r3, [r5, #0]
 8028bd2:	2b00      	cmp	r3, #0
 8028bd4:	d000      	beq.n	8028bd8 <_isatty_r+0x1c>
 8028bd6:	6023      	str	r3, [r4, #0]
 8028bd8:	bd70      	pop	{r4, r5, r6, pc}
 8028bda:	46c0      	nop			@ (mov r8, r8)
 8028bdc:	200069d4 	.word	0x200069d4

08028be0 <abort>:
 8028be0:	2006      	movs	r0, #6
 8028be2:	b510      	push	{r4, lr}
 8028be4:	f000 f834 	bl	8028c50 <raise>
 8028be8:	2001      	movs	r0, #1
 8028bea:	f7dc fdaa 	bl	8005742 <_exit>

08028bee <_malloc_usable_size_r>:
 8028bee:	1f0b      	subs	r3, r1, #4
 8028bf0:	681b      	ldr	r3, [r3, #0]
 8028bf2:	1f18      	subs	r0, r3, #4
 8028bf4:	2b00      	cmp	r3, #0
 8028bf6:	da01      	bge.n	8028bfc <_malloc_usable_size_r+0xe>
 8028bf8:	580b      	ldr	r3, [r1, r0]
 8028bfa:	18c0      	adds	r0, r0, r3
 8028bfc:	4770      	bx	lr

08028bfe <_raise_r>:
 8028bfe:	b570      	push	{r4, r5, r6, lr}
 8028c00:	0004      	movs	r4, r0
 8028c02:	000d      	movs	r5, r1
 8028c04:	291f      	cmp	r1, #31
 8028c06:	d904      	bls.n	8028c12 <_raise_r+0x14>
 8028c08:	2316      	movs	r3, #22
 8028c0a:	6003      	str	r3, [r0, #0]
 8028c0c:	2001      	movs	r0, #1
 8028c0e:	4240      	negs	r0, r0
 8028c10:	bd70      	pop	{r4, r5, r6, pc}
 8028c12:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8028c14:	2b00      	cmp	r3, #0
 8028c16:	d004      	beq.n	8028c22 <_raise_r+0x24>
 8028c18:	008a      	lsls	r2, r1, #2
 8028c1a:	189b      	adds	r3, r3, r2
 8028c1c:	681a      	ldr	r2, [r3, #0]
 8028c1e:	2a00      	cmp	r2, #0
 8028c20:	d108      	bne.n	8028c34 <_raise_r+0x36>
 8028c22:	0020      	movs	r0, r4
 8028c24:	f000 f830 	bl	8028c88 <_getpid_r>
 8028c28:	002a      	movs	r2, r5
 8028c2a:	0001      	movs	r1, r0
 8028c2c:	0020      	movs	r0, r4
 8028c2e:	f000 f819 	bl	8028c64 <_kill_r>
 8028c32:	e7ed      	b.n	8028c10 <_raise_r+0x12>
 8028c34:	2a01      	cmp	r2, #1
 8028c36:	d009      	beq.n	8028c4c <_raise_r+0x4e>
 8028c38:	1c51      	adds	r1, r2, #1
 8028c3a:	d103      	bne.n	8028c44 <_raise_r+0x46>
 8028c3c:	2316      	movs	r3, #22
 8028c3e:	6003      	str	r3, [r0, #0]
 8028c40:	2001      	movs	r0, #1
 8028c42:	e7e5      	b.n	8028c10 <_raise_r+0x12>
 8028c44:	2100      	movs	r1, #0
 8028c46:	0028      	movs	r0, r5
 8028c48:	6019      	str	r1, [r3, #0]
 8028c4a:	4790      	blx	r2
 8028c4c:	2000      	movs	r0, #0
 8028c4e:	e7df      	b.n	8028c10 <_raise_r+0x12>

08028c50 <raise>:
 8028c50:	b510      	push	{r4, lr}
 8028c52:	4b03      	ldr	r3, [pc, #12]	@ (8028c60 <raise+0x10>)
 8028c54:	0001      	movs	r1, r0
 8028c56:	6818      	ldr	r0, [r3, #0]
 8028c58:	f7ff ffd1 	bl	8028bfe <_raise_r>
 8028c5c:	bd10      	pop	{r4, pc}
 8028c5e:	46c0      	nop			@ (mov r8, r8)
 8028c60:	20000090 	.word	0x20000090

08028c64 <_kill_r>:
 8028c64:	2300      	movs	r3, #0
 8028c66:	b570      	push	{r4, r5, r6, lr}
 8028c68:	4d06      	ldr	r5, [pc, #24]	@ (8028c84 <_kill_r+0x20>)
 8028c6a:	0004      	movs	r4, r0
 8028c6c:	0008      	movs	r0, r1
 8028c6e:	0011      	movs	r1, r2
 8028c70:	602b      	str	r3, [r5, #0]
 8028c72:	f7dc fd56 	bl	8005722 <_kill>
 8028c76:	1c43      	adds	r3, r0, #1
 8028c78:	d103      	bne.n	8028c82 <_kill_r+0x1e>
 8028c7a:	682b      	ldr	r3, [r5, #0]
 8028c7c:	2b00      	cmp	r3, #0
 8028c7e:	d000      	beq.n	8028c82 <_kill_r+0x1e>
 8028c80:	6023      	str	r3, [r4, #0]
 8028c82:	bd70      	pop	{r4, r5, r6, pc}
 8028c84:	200069d4 	.word	0x200069d4

08028c88 <_getpid_r>:
 8028c88:	b510      	push	{r4, lr}
 8028c8a:	f7dc fd44 	bl	8005716 <_getpid>
 8028c8e:	bd10      	pop	{r4, pc}

08028c90 <sqrt>:
 8028c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8028c92:	0004      	movs	r4, r0
 8028c94:	000d      	movs	r5, r1
 8028c96:	f000 f84d 	bl	8028d34 <__ieee754_sqrt>
 8028c9a:	0022      	movs	r2, r4
 8028c9c:	0006      	movs	r6, r0
 8028c9e:	000f      	movs	r7, r1
 8028ca0:	002b      	movs	r3, r5
 8028ca2:	0020      	movs	r0, r4
 8028ca4:	0029      	movs	r1, r5
 8028ca6:	f7da fdb1 	bl	800380c <__aeabi_dcmpun>
 8028caa:	2800      	cmp	r0, #0
 8028cac:	d113      	bne.n	8028cd6 <sqrt+0x46>
 8028cae:	2200      	movs	r2, #0
 8028cb0:	2300      	movs	r3, #0
 8028cb2:	0020      	movs	r0, r4
 8028cb4:	0029      	movs	r1, r5
 8028cb6:	f7d7 fbd9 	bl	800046c <__aeabi_dcmplt>
 8028cba:	2800      	cmp	r0, #0
 8028cbc:	d00b      	beq.n	8028cd6 <sqrt+0x46>
 8028cbe:	f7fb ff8f 	bl	8024be0 <__errno>
 8028cc2:	2321      	movs	r3, #33	@ 0x21
 8028cc4:	2200      	movs	r2, #0
 8028cc6:	6003      	str	r3, [r0, #0]
 8028cc8:	2300      	movs	r3, #0
 8028cca:	0010      	movs	r0, r2
 8028ccc:	0019      	movs	r1, r3
 8028cce:	f7d9 fa73 	bl	80021b8 <__aeabi_ddiv>
 8028cd2:	0006      	movs	r6, r0
 8028cd4:	000f      	movs	r7, r1
 8028cd6:	0030      	movs	r0, r6
 8028cd8:	0039      	movs	r1, r7
 8028cda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08028cdc <log10f>:
 8028cdc:	b570      	push	{r4, r5, r6, lr}
 8028cde:	1c05      	adds	r5, r0, #0
 8028ce0:	f000 f90c 	bl	8028efc <__ieee754_log10f>
 8028ce4:	1c29      	adds	r1, r5, #0
 8028ce6:	1c04      	adds	r4, r0, #0
 8028ce8:	1c28      	adds	r0, r5, #0
 8028cea:	f7d8 fdd3 	bl	8001894 <__aeabi_fcmpun>
 8028cee:	2800      	cmp	r0, #0
 8028cf0:	d110      	bne.n	8028d14 <log10f+0x38>
 8028cf2:	2100      	movs	r1, #0
 8028cf4:	1c28      	adds	r0, r5, #0
 8028cf6:	f7d7 fbfd 	bl	80004f4 <__aeabi_fcmple>
 8028cfa:	2800      	cmp	r0, #0
 8028cfc:	d00a      	beq.n	8028d14 <log10f+0x38>
 8028cfe:	2100      	movs	r1, #0
 8028d00:	1c28      	adds	r0, r5, #0
 8028d02:	f7d7 fbe7 	bl	80004d4 <__aeabi_fcmpeq>
 8028d06:	2800      	cmp	r0, #0
 8028d08:	d006      	beq.n	8028d18 <log10f+0x3c>
 8028d0a:	f7fb ff69 	bl	8024be0 <__errno>
 8028d0e:	2322      	movs	r3, #34	@ 0x22
 8028d10:	4c06      	ldr	r4, [pc, #24]	@ (8028d2c <log10f+0x50>)
 8028d12:	6003      	str	r3, [r0, #0]
 8028d14:	1c20      	adds	r0, r4, #0
 8028d16:	bd70      	pop	{r4, r5, r6, pc}
 8028d18:	f7fb ff62 	bl	8024be0 <__errno>
 8028d1c:	2321      	movs	r3, #33	@ 0x21
 8028d1e:	6003      	str	r3, [r0, #0]
 8028d20:	4803      	ldr	r0, [pc, #12]	@ (8028d30 <log10f+0x54>)
 8028d22:	f7fb ff9f 	bl	8024c64 <nanf>
 8028d26:	1c04      	adds	r4, r0, #0
 8028d28:	e7f4      	b.n	8028d14 <log10f+0x38>
 8028d2a:	46c0      	nop			@ (mov r8, r8)
 8028d2c:	ff800000 	.word	0xff800000
 8028d30:	0802b4f3 	.word	0x0802b4f3

08028d34 <__ieee754_sqrt>:
 8028d34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8028d36:	000a      	movs	r2, r1
 8028d38:	000d      	movs	r5, r1
 8028d3a:	496b      	ldr	r1, [pc, #428]	@ (8028ee8 <__ieee754_sqrt+0x1b4>)
 8028d3c:	0004      	movs	r4, r0
 8028d3e:	0003      	movs	r3, r0
 8028d40:	0008      	movs	r0, r1
 8028d42:	b087      	sub	sp, #28
 8028d44:	4028      	ands	r0, r5
 8028d46:	4288      	cmp	r0, r1
 8028d48:	d111      	bne.n	8028d6e <__ieee754_sqrt+0x3a>
 8028d4a:	0022      	movs	r2, r4
 8028d4c:	002b      	movs	r3, r5
 8028d4e:	0020      	movs	r0, r4
 8028d50:	0029      	movs	r1, r5
 8028d52:	f7d9 fe6b 	bl	8002a2c <__aeabi_dmul>
 8028d56:	0002      	movs	r2, r0
 8028d58:	000b      	movs	r3, r1
 8028d5a:	0020      	movs	r0, r4
 8028d5c:	0029      	movs	r1, r5
 8028d5e:	f7d8 fe65 	bl	8001a2c <__aeabi_dadd>
 8028d62:	0004      	movs	r4, r0
 8028d64:	000d      	movs	r5, r1
 8028d66:	0020      	movs	r0, r4
 8028d68:	0029      	movs	r1, r5
 8028d6a:	b007      	add	sp, #28
 8028d6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8028d6e:	2d00      	cmp	r5, #0
 8028d70:	dc11      	bgt.n	8028d96 <__ieee754_sqrt+0x62>
 8028d72:	0069      	lsls	r1, r5, #1
 8028d74:	0849      	lsrs	r1, r1, #1
 8028d76:	4321      	orrs	r1, r4
 8028d78:	d0f5      	beq.n	8028d66 <__ieee754_sqrt+0x32>
 8028d7a:	2000      	movs	r0, #0
 8028d7c:	4285      	cmp	r5, r0
 8028d7e:	d010      	beq.n	8028da2 <__ieee754_sqrt+0x6e>
 8028d80:	0022      	movs	r2, r4
 8028d82:	002b      	movs	r3, r5
 8028d84:	0020      	movs	r0, r4
 8028d86:	0029      	movs	r1, r5
 8028d88:	f7da f936 	bl	8002ff8 <__aeabi_dsub>
 8028d8c:	0002      	movs	r2, r0
 8028d8e:	000b      	movs	r3, r1
 8028d90:	f7d9 fa12 	bl	80021b8 <__aeabi_ddiv>
 8028d94:	e7e5      	b.n	8028d62 <__ieee754_sqrt+0x2e>
 8028d96:	1528      	asrs	r0, r5, #20
 8028d98:	d115      	bne.n	8028dc6 <__ieee754_sqrt+0x92>
 8028d9a:	2480      	movs	r4, #128	@ 0x80
 8028d9c:	2100      	movs	r1, #0
 8028d9e:	0364      	lsls	r4, r4, #13
 8028da0:	e007      	b.n	8028db2 <__ieee754_sqrt+0x7e>
 8028da2:	0ada      	lsrs	r2, r3, #11
 8028da4:	3815      	subs	r0, #21
 8028da6:	055b      	lsls	r3, r3, #21
 8028da8:	2a00      	cmp	r2, #0
 8028daa:	d0fa      	beq.n	8028da2 <__ieee754_sqrt+0x6e>
 8028dac:	e7f5      	b.n	8028d9a <__ieee754_sqrt+0x66>
 8028dae:	0052      	lsls	r2, r2, #1
 8028db0:	3101      	adds	r1, #1
 8028db2:	4222      	tst	r2, r4
 8028db4:	d0fb      	beq.n	8028dae <__ieee754_sqrt+0x7a>
 8028db6:	1e4c      	subs	r4, r1, #1
 8028db8:	1b00      	subs	r0, r0, r4
 8028dba:	2420      	movs	r4, #32
 8028dbc:	001d      	movs	r5, r3
 8028dbe:	1a64      	subs	r4, r4, r1
 8028dc0:	40e5      	lsrs	r5, r4
 8028dc2:	408b      	lsls	r3, r1
 8028dc4:	432a      	orrs	r2, r5
 8028dc6:	4949      	ldr	r1, [pc, #292]	@ (8028eec <__ieee754_sqrt+0x1b8>)
 8028dc8:	0312      	lsls	r2, r2, #12
 8028dca:	1844      	adds	r4, r0, r1
 8028dcc:	2180      	movs	r1, #128	@ 0x80
 8028dce:	0b12      	lsrs	r2, r2, #12
 8028dd0:	0349      	lsls	r1, r1, #13
 8028dd2:	4311      	orrs	r1, r2
 8028dd4:	07c0      	lsls	r0, r0, #31
 8028dd6:	d403      	bmi.n	8028de0 <__ieee754_sqrt+0xac>
 8028dd8:	0fda      	lsrs	r2, r3, #31
 8028dda:	0049      	lsls	r1, r1, #1
 8028ddc:	1851      	adds	r1, r2, r1
 8028dde:	005b      	lsls	r3, r3, #1
 8028de0:	2500      	movs	r5, #0
 8028de2:	1062      	asrs	r2, r4, #1
 8028de4:	0049      	lsls	r1, r1, #1
 8028de6:	2480      	movs	r4, #128	@ 0x80
 8028de8:	9205      	str	r2, [sp, #20]
 8028dea:	0fda      	lsrs	r2, r3, #31
 8028dec:	1852      	adds	r2, r2, r1
 8028dee:	2016      	movs	r0, #22
 8028df0:	0029      	movs	r1, r5
 8028df2:	005b      	lsls	r3, r3, #1
 8028df4:	03a4      	lsls	r4, r4, #14
 8028df6:	190e      	adds	r6, r1, r4
 8028df8:	4296      	cmp	r6, r2
 8028dfa:	dc02      	bgt.n	8028e02 <__ieee754_sqrt+0xce>
 8028dfc:	1931      	adds	r1, r6, r4
 8028dfe:	1b92      	subs	r2, r2, r6
 8028e00:	192d      	adds	r5, r5, r4
 8028e02:	0fde      	lsrs	r6, r3, #31
 8028e04:	0052      	lsls	r2, r2, #1
 8028e06:	3801      	subs	r0, #1
 8028e08:	1992      	adds	r2, r2, r6
 8028e0a:	005b      	lsls	r3, r3, #1
 8028e0c:	0864      	lsrs	r4, r4, #1
 8028e0e:	2800      	cmp	r0, #0
 8028e10:	d1f1      	bne.n	8028df6 <__ieee754_sqrt+0xc2>
 8028e12:	2620      	movs	r6, #32
 8028e14:	2780      	movs	r7, #128	@ 0x80
 8028e16:	0004      	movs	r4, r0
 8028e18:	9604      	str	r6, [sp, #16]
 8028e1a:	063f      	lsls	r7, r7, #24
 8028e1c:	183e      	adds	r6, r7, r0
 8028e1e:	46b4      	mov	ip, r6
 8028e20:	428a      	cmp	r2, r1
 8028e22:	dc02      	bgt.n	8028e2a <__ieee754_sqrt+0xf6>
 8028e24:	d114      	bne.n	8028e50 <__ieee754_sqrt+0x11c>
 8028e26:	429e      	cmp	r6, r3
 8028e28:	d812      	bhi.n	8028e50 <__ieee754_sqrt+0x11c>
 8028e2a:	4660      	mov	r0, ip
 8028e2c:	4666      	mov	r6, ip
 8028e2e:	19c0      	adds	r0, r0, r7
 8028e30:	9100      	str	r1, [sp, #0]
 8028e32:	2e00      	cmp	r6, #0
 8028e34:	da03      	bge.n	8028e3e <__ieee754_sqrt+0x10a>
 8028e36:	43c6      	mvns	r6, r0
 8028e38:	0ff6      	lsrs	r6, r6, #31
 8028e3a:	198e      	adds	r6, r1, r6
 8028e3c:	9600      	str	r6, [sp, #0]
 8028e3e:	1a52      	subs	r2, r2, r1
 8028e40:	4563      	cmp	r3, ip
 8028e42:	4189      	sbcs	r1, r1
 8028e44:	4249      	negs	r1, r1
 8028e46:	1a52      	subs	r2, r2, r1
 8028e48:	4661      	mov	r1, ip
 8028e4a:	1a5b      	subs	r3, r3, r1
 8028e4c:	9900      	ldr	r1, [sp, #0]
 8028e4e:	19e4      	adds	r4, r4, r7
 8028e50:	0fde      	lsrs	r6, r3, #31
 8028e52:	0052      	lsls	r2, r2, #1
 8028e54:	1992      	adds	r2, r2, r6
 8028e56:	9e04      	ldr	r6, [sp, #16]
 8028e58:	005b      	lsls	r3, r3, #1
 8028e5a:	3e01      	subs	r6, #1
 8028e5c:	087f      	lsrs	r7, r7, #1
 8028e5e:	9604      	str	r6, [sp, #16]
 8028e60:	2e00      	cmp	r6, #0
 8028e62:	d1db      	bne.n	8028e1c <__ieee754_sqrt+0xe8>
 8028e64:	431a      	orrs	r2, r3
 8028e66:	d01f      	beq.n	8028ea8 <__ieee754_sqrt+0x174>
 8028e68:	4e21      	ldr	r6, [pc, #132]	@ (8028ef0 <__ieee754_sqrt+0x1bc>)
 8028e6a:	4f22      	ldr	r7, [pc, #136]	@ (8028ef4 <__ieee754_sqrt+0x1c0>)
 8028e6c:	6830      	ldr	r0, [r6, #0]
 8028e6e:	6871      	ldr	r1, [r6, #4]
 8028e70:	683a      	ldr	r2, [r7, #0]
 8028e72:	687b      	ldr	r3, [r7, #4]
 8028e74:	9200      	str	r2, [sp, #0]
 8028e76:	9301      	str	r3, [sp, #4]
 8028e78:	6832      	ldr	r2, [r6, #0]
 8028e7a:	6873      	ldr	r3, [r6, #4]
 8028e7c:	9202      	str	r2, [sp, #8]
 8028e7e:	9303      	str	r3, [sp, #12]
 8028e80:	9a00      	ldr	r2, [sp, #0]
 8028e82:	9b01      	ldr	r3, [sp, #4]
 8028e84:	f7da f8b8 	bl	8002ff8 <__aeabi_dsub>
 8028e88:	0002      	movs	r2, r0
 8028e8a:	000b      	movs	r3, r1
 8028e8c:	9802      	ldr	r0, [sp, #8]
 8028e8e:	9903      	ldr	r1, [sp, #12]
 8028e90:	f7d7 faf6 	bl	8000480 <__aeabi_dcmple>
 8028e94:	2800      	cmp	r0, #0
 8028e96:	d007      	beq.n	8028ea8 <__ieee754_sqrt+0x174>
 8028e98:	6830      	ldr	r0, [r6, #0]
 8028e9a:	6871      	ldr	r1, [r6, #4]
 8028e9c:	683a      	ldr	r2, [r7, #0]
 8028e9e:	687b      	ldr	r3, [r7, #4]
 8028ea0:	1c67      	adds	r7, r4, #1
 8028ea2:	d10c      	bne.n	8028ebe <__ieee754_sqrt+0x18a>
 8028ea4:	9c04      	ldr	r4, [sp, #16]
 8028ea6:	3501      	adds	r5, #1
 8028ea8:	4a13      	ldr	r2, [pc, #76]	@ (8028ef8 <__ieee754_sqrt+0x1c4>)
 8028eaa:	106b      	asrs	r3, r5, #1
 8028eac:	189b      	adds	r3, r3, r2
 8028eae:	9a05      	ldr	r2, [sp, #20]
 8028eb0:	07ed      	lsls	r5, r5, #31
 8028eb2:	0864      	lsrs	r4, r4, #1
 8028eb4:	0512      	lsls	r2, r2, #20
 8028eb6:	4325      	orrs	r5, r4
 8028eb8:	0028      	movs	r0, r5
 8028eba:	18d1      	adds	r1, r2, r3
 8028ebc:	e751      	b.n	8028d62 <__ieee754_sqrt+0x2e>
 8028ebe:	f7d8 fdb5 	bl	8001a2c <__aeabi_dadd>
 8028ec2:	6877      	ldr	r7, [r6, #4]
 8028ec4:	6836      	ldr	r6, [r6, #0]
 8028ec6:	0002      	movs	r2, r0
 8028ec8:	000b      	movs	r3, r1
 8028eca:	0030      	movs	r0, r6
 8028ecc:	0039      	movs	r1, r7
 8028ece:	f7d7 facd 	bl	800046c <__aeabi_dcmplt>
 8028ed2:	2800      	cmp	r0, #0
 8028ed4:	d004      	beq.n	8028ee0 <__ieee754_sqrt+0x1ac>
 8028ed6:	3402      	adds	r4, #2
 8028ed8:	4263      	negs	r3, r4
 8028eda:	4163      	adcs	r3, r4
 8028edc:	18ed      	adds	r5, r5, r3
 8028ede:	e7e3      	b.n	8028ea8 <__ieee754_sqrt+0x174>
 8028ee0:	2301      	movs	r3, #1
 8028ee2:	3401      	adds	r4, #1
 8028ee4:	439c      	bics	r4, r3
 8028ee6:	e7df      	b.n	8028ea8 <__ieee754_sqrt+0x174>
 8028ee8:	7ff00000 	.word	0x7ff00000
 8028eec:	fffffc01 	.word	0xfffffc01
 8028ef0:	0802b6a8 	.word	0x0802b6a8
 8028ef4:	0802b6a0 	.word	0x0802b6a0
 8028ef8:	3fe00000 	.word	0x3fe00000

08028efc <__ieee754_log10f>:
 8028efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8028efe:	0042      	lsls	r2, r0, #1
 8028f00:	d105      	bne.n	8028f0e <__ieee754_log10f+0x12>
 8028f02:	20cc      	movs	r0, #204	@ 0xcc
 8028f04:	2100      	movs	r1, #0
 8028f06:	0600      	lsls	r0, r0, #24
 8028f08:	f7d7 ff38 	bl	8000d7c <__aeabi_fdiv>
 8028f0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8028f0e:	1e02      	subs	r2, r0, #0
 8028f10:	da04      	bge.n	8028f1c <__ieee754_log10f+0x20>
 8028f12:	1c01      	adds	r1, r0, #0
 8028f14:	f7d8 fa5a 	bl	80013cc <__aeabi_fsub>
 8028f18:	2100      	movs	r1, #0
 8028f1a:	e7f5      	b.n	8028f08 <__ieee754_log10f+0xc>
 8028f1c:	21ff      	movs	r1, #255	@ 0xff
 8028f1e:	05c9      	lsls	r1, r1, #23
 8028f20:	4288      	cmp	r0, r1
 8028f22:	db03      	blt.n	8028f2c <__ieee754_log10f+0x30>
 8028f24:	1c01      	adds	r1, r0, #0
 8028f26:	f7d7 fd37 	bl	8000998 <__aeabi_fadd>
 8028f2a:	e7ef      	b.n	8028f0c <__ieee754_log10f+0x10>
 8028f2c:	2380      	movs	r3, #128	@ 0x80
 8028f2e:	2100      	movs	r1, #0
 8028f30:	041b      	lsls	r3, r3, #16
 8028f32:	4298      	cmp	r0, r3
 8028f34:	da06      	bge.n	8028f44 <__ieee754_log10f+0x48>
 8028f36:	2198      	movs	r1, #152	@ 0x98
 8028f38:	05c9      	lsls	r1, r1, #23
 8028f3a:	f7d8 f8ed 	bl	8001118 <__aeabi_fmul>
 8028f3e:	2119      	movs	r1, #25
 8028f40:	0002      	movs	r2, r0
 8028f42:	4249      	negs	r1, r1
 8028f44:	15d3      	asrs	r3, r2, #23
 8028f46:	3b7f      	subs	r3, #127	@ 0x7f
 8028f48:	185b      	adds	r3, r3, r1
 8028f4a:	0fdc      	lsrs	r4, r3, #31
 8028f4c:	0252      	lsls	r2, r2, #9
 8028f4e:	1918      	adds	r0, r3, r4
 8028f50:	0a55      	lsrs	r5, r2, #9
 8028f52:	f7d8 fcd5 	bl	8001900 <__aeabi_i2f>
 8028f56:	490c      	ldr	r1, [pc, #48]	@ (8028f88 <__ieee754_log10f+0x8c>)
 8028f58:	1c06      	adds	r6, r0, #0
 8028f5a:	f7d8 f8dd 	bl	8001118 <__aeabi_fmul>
 8028f5e:	1c07      	adds	r7, r0, #0
 8028f60:	207f      	movs	r0, #127	@ 0x7f
 8028f62:	1b00      	subs	r0, r0, r4
 8028f64:	05c0      	lsls	r0, r0, #23
 8028f66:	4328      	orrs	r0, r5
 8028f68:	f000 f814 	bl	8028f94 <__ieee754_logf>
 8028f6c:	4907      	ldr	r1, [pc, #28]	@ (8028f8c <__ieee754_log10f+0x90>)
 8028f6e:	f7d8 f8d3 	bl	8001118 <__aeabi_fmul>
 8028f72:	1c39      	adds	r1, r7, #0
 8028f74:	f7d7 fd10 	bl	8000998 <__aeabi_fadd>
 8028f78:	4905      	ldr	r1, [pc, #20]	@ (8028f90 <__ieee754_log10f+0x94>)
 8028f7a:	1c04      	adds	r4, r0, #0
 8028f7c:	1c30      	adds	r0, r6, #0
 8028f7e:	f7d8 f8cb 	bl	8001118 <__aeabi_fmul>
 8028f82:	1c01      	adds	r1, r0, #0
 8028f84:	1c20      	adds	r0, r4, #0
 8028f86:	e7ce      	b.n	8028f26 <__ieee754_log10f+0x2a>
 8028f88:	355427db 	.word	0x355427db
 8028f8c:	3ede5bd9 	.word	0x3ede5bd9
 8028f90:	3e9a2080 	.word	0x3e9a2080

08028f94 <__ieee754_logf>:
 8028f94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8028f96:	0043      	lsls	r3, r0, #1
 8028f98:	b085      	sub	sp, #20
 8028f9a:	2b00      	cmp	r3, #0
 8028f9c:	d106      	bne.n	8028fac <__ieee754_logf+0x18>
 8028f9e:	20cc      	movs	r0, #204	@ 0xcc
 8028fa0:	2100      	movs	r1, #0
 8028fa2:	0600      	lsls	r0, r0, #24
 8028fa4:	f7d7 feea 	bl	8000d7c <__aeabi_fdiv>
 8028fa8:	b005      	add	sp, #20
 8028faa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8028fac:	1e03      	subs	r3, r0, #0
 8028fae:	da04      	bge.n	8028fba <__ieee754_logf+0x26>
 8028fb0:	1c01      	adds	r1, r0, #0
 8028fb2:	f7d8 fa0b 	bl	80013cc <__aeabi_fsub>
 8028fb6:	2100      	movs	r1, #0
 8028fb8:	e7f4      	b.n	8028fa4 <__ieee754_logf+0x10>
 8028fba:	21ff      	movs	r1, #255	@ 0xff
 8028fbc:	05c9      	lsls	r1, r1, #23
 8028fbe:	4288      	cmp	r0, r1
 8028fc0:	db03      	blt.n	8028fca <__ieee754_logf+0x36>
 8028fc2:	1c01      	adds	r1, r0, #0
 8028fc4:	f7d7 fce8 	bl	8000998 <__aeabi_fadd>
 8028fc8:	e7ee      	b.n	8028fa8 <__ieee754_logf+0x14>
 8028fca:	2280      	movs	r2, #128	@ 0x80
 8028fcc:	2100      	movs	r1, #0
 8028fce:	0412      	lsls	r2, r2, #16
 8028fd0:	4290      	cmp	r0, r2
 8028fd2:	da06      	bge.n	8028fe2 <__ieee754_logf+0x4e>
 8028fd4:	2198      	movs	r1, #152	@ 0x98
 8028fd6:	05c9      	lsls	r1, r1, #23
 8028fd8:	f7d8 f89e 	bl	8001118 <__aeabi_fmul>
 8028fdc:	2119      	movs	r1, #25
 8028fde:	0003      	movs	r3, r0
 8028fe0:	4249      	negs	r1, r1
 8028fe2:	15da      	asrs	r2, r3, #23
 8028fe4:	3a7f      	subs	r2, #127	@ 0x7f
 8028fe6:	1852      	adds	r2, r2, r1
 8028fe8:	2180      	movs	r1, #128	@ 0x80
 8028fea:	025b      	lsls	r3, r3, #9
 8028fec:	0a5e      	lsrs	r6, r3, #9
 8028fee:	4b74      	ldr	r3, [pc, #464]	@ (80291c0 <__ieee754_logf+0x22c>)
 8028ff0:	20fe      	movs	r0, #254	@ 0xfe
 8028ff2:	0409      	lsls	r1, r1, #16
 8028ff4:	18f3      	adds	r3, r6, r3
 8028ff6:	400b      	ands	r3, r1
 8028ff8:	21fe      	movs	r1, #254	@ 0xfe
 8028ffa:	0580      	lsls	r0, r0, #22
 8028ffc:	4058      	eors	r0, r3
 8028ffe:	15dd      	asrs	r5, r3, #23
 8029000:	4330      	orrs	r0, r6
 8029002:	0589      	lsls	r1, r1, #22
 8029004:	18ad      	adds	r5, r5, r2
 8029006:	f7d8 f9e1 	bl	80013cc <__aeabi_fsub>
 802900a:	0032      	movs	r2, r6
 802900c:	4b6d      	ldr	r3, [pc, #436]	@ (80291c4 <__ieee754_logf+0x230>)
 802900e:	320f      	adds	r2, #15
 8029010:	1c04      	adds	r4, r0, #0
 8029012:	421a      	tst	r2, r3
 8029014:	d145      	bne.n	80290a2 <__ieee754_logf+0x10e>
 8029016:	2100      	movs	r1, #0
 8029018:	f7d7 fa5c 	bl	80004d4 <__aeabi_fcmpeq>
 802901c:	2800      	cmp	r0, #0
 802901e:	d011      	beq.n	8029044 <__ieee754_logf+0xb0>
 8029020:	2000      	movs	r0, #0
 8029022:	2d00      	cmp	r5, #0
 8029024:	d0c0      	beq.n	8028fa8 <__ieee754_logf+0x14>
 8029026:	0028      	movs	r0, r5
 8029028:	f7d8 fc6a 	bl	8001900 <__aeabi_i2f>
 802902c:	4966      	ldr	r1, [pc, #408]	@ (80291c8 <__ieee754_logf+0x234>)
 802902e:	1c04      	adds	r4, r0, #0
 8029030:	f7d8 f872 	bl	8001118 <__aeabi_fmul>
 8029034:	4965      	ldr	r1, [pc, #404]	@ (80291cc <__ieee754_logf+0x238>)
 8029036:	1c05      	adds	r5, r0, #0
 8029038:	1c20      	adds	r0, r4, #0
 802903a:	f7d8 f86d 	bl	8001118 <__aeabi_fmul>
 802903e:	1c01      	adds	r1, r0, #0
 8029040:	1c28      	adds	r0, r5, #0
 8029042:	e7bf      	b.n	8028fc4 <__ieee754_logf+0x30>
 8029044:	4962      	ldr	r1, [pc, #392]	@ (80291d0 <__ieee754_logf+0x23c>)
 8029046:	1c20      	adds	r0, r4, #0
 8029048:	f7d8 f866 	bl	8001118 <__aeabi_fmul>
 802904c:	1c01      	adds	r1, r0, #0
 802904e:	20fc      	movs	r0, #252	@ 0xfc
 8029050:	0580      	lsls	r0, r0, #22
 8029052:	f7d8 f9bb 	bl	80013cc <__aeabi_fsub>
 8029056:	1c21      	adds	r1, r4, #0
 8029058:	1c06      	adds	r6, r0, #0
 802905a:	1c20      	adds	r0, r4, #0
 802905c:	f7d8 f85c 	bl	8001118 <__aeabi_fmul>
 8029060:	1c01      	adds	r1, r0, #0
 8029062:	1c30      	adds	r0, r6, #0
 8029064:	f7d8 f858 	bl	8001118 <__aeabi_fmul>
 8029068:	1c06      	adds	r6, r0, #0
 802906a:	2d00      	cmp	r5, #0
 802906c:	d101      	bne.n	8029072 <__ieee754_logf+0xde>
 802906e:	1c31      	adds	r1, r6, #0
 8029070:	e079      	b.n	8029166 <__ieee754_logf+0x1d2>
 8029072:	0028      	movs	r0, r5
 8029074:	f7d8 fc44 	bl	8001900 <__aeabi_i2f>
 8029078:	4953      	ldr	r1, [pc, #332]	@ (80291c8 <__ieee754_logf+0x234>)
 802907a:	1c05      	adds	r5, r0, #0
 802907c:	f7d8 f84c 	bl	8001118 <__aeabi_fmul>
 8029080:	4952      	ldr	r1, [pc, #328]	@ (80291cc <__ieee754_logf+0x238>)
 8029082:	1c07      	adds	r7, r0, #0
 8029084:	1c28      	adds	r0, r5, #0
 8029086:	f7d8 f847 	bl	8001118 <__aeabi_fmul>
 802908a:	1c01      	adds	r1, r0, #0
 802908c:	1c30      	adds	r0, r6, #0
 802908e:	f7d8 f99d 	bl	80013cc <__aeabi_fsub>
 8029092:	1c21      	adds	r1, r4, #0
 8029094:	f7d8 f99a 	bl	80013cc <__aeabi_fsub>
 8029098:	1c01      	adds	r1, r0, #0
 802909a:	1c38      	adds	r0, r7, #0
 802909c:	f7d8 f996 	bl	80013cc <__aeabi_fsub>
 80290a0:	e782      	b.n	8028fa8 <__ieee754_logf+0x14>
 80290a2:	2180      	movs	r1, #128	@ 0x80
 80290a4:	05c9      	lsls	r1, r1, #23
 80290a6:	f7d7 fc77 	bl	8000998 <__aeabi_fadd>
 80290aa:	1c01      	adds	r1, r0, #0
 80290ac:	1c20      	adds	r0, r4, #0
 80290ae:	f7d7 fe65 	bl	8000d7c <__aeabi_fdiv>
 80290b2:	9000      	str	r0, [sp, #0]
 80290b4:	0028      	movs	r0, r5
 80290b6:	f7d8 fc23 	bl	8001900 <__aeabi_i2f>
 80290ba:	9900      	ldr	r1, [sp, #0]
 80290bc:	9001      	str	r0, [sp, #4]
 80290be:	1c08      	adds	r0, r1, #0
 80290c0:	f7d8 f82a 	bl	8001118 <__aeabi_fmul>
 80290c4:	4b43      	ldr	r3, [pc, #268]	@ (80291d4 <__ieee754_logf+0x240>)
 80290c6:	1c01      	adds	r1, r0, #0
 80290c8:	18f3      	adds	r3, r6, r3
 80290ca:	9303      	str	r3, [sp, #12]
 80290cc:	9002      	str	r0, [sp, #8]
 80290ce:	f7d8 f823 	bl	8001118 <__aeabi_fmul>
 80290d2:	4941      	ldr	r1, [pc, #260]	@ (80291d8 <__ieee754_logf+0x244>)
 80290d4:	1c07      	adds	r7, r0, #0
 80290d6:	f7d8 f81f 	bl	8001118 <__aeabi_fmul>
 80290da:	4940      	ldr	r1, [pc, #256]	@ (80291dc <__ieee754_logf+0x248>)
 80290dc:	f7d7 fc5c 	bl	8000998 <__aeabi_fadd>
 80290e0:	1c39      	adds	r1, r7, #0
 80290e2:	f7d8 f819 	bl	8001118 <__aeabi_fmul>
 80290e6:	493e      	ldr	r1, [pc, #248]	@ (80291e0 <__ieee754_logf+0x24c>)
 80290e8:	f7d7 fc56 	bl	8000998 <__aeabi_fadd>
 80290ec:	1c39      	adds	r1, r7, #0
 80290ee:	f7d8 f813 	bl	8001118 <__aeabi_fmul>
 80290f2:	493c      	ldr	r1, [pc, #240]	@ (80291e4 <__ieee754_logf+0x250>)
 80290f4:	f7d7 fc50 	bl	8000998 <__aeabi_fadd>
 80290f8:	9902      	ldr	r1, [sp, #8]
 80290fa:	f7d8 f80d 	bl	8001118 <__aeabi_fmul>
 80290fe:	493a      	ldr	r1, [pc, #232]	@ (80291e8 <__ieee754_logf+0x254>)
 8029100:	9002      	str	r0, [sp, #8]
 8029102:	1c38      	adds	r0, r7, #0
 8029104:	f7d8 f808 	bl	8001118 <__aeabi_fmul>
 8029108:	4938      	ldr	r1, [pc, #224]	@ (80291ec <__ieee754_logf+0x258>)
 802910a:	f7d7 fc45 	bl	8000998 <__aeabi_fadd>
 802910e:	1c39      	adds	r1, r7, #0
 8029110:	f7d8 f802 	bl	8001118 <__aeabi_fmul>
 8029114:	4936      	ldr	r1, [pc, #216]	@ (80291f0 <__ieee754_logf+0x25c>)
 8029116:	f7d7 fc3f 	bl	8000998 <__aeabi_fadd>
 802911a:	1c39      	adds	r1, r7, #0
 802911c:	f7d7 fffc 	bl	8001118 <__aeabi_fmul>
 8029120:	1c01      	adds	r1, r0, #0
 8029122:	9802      	ldr	r0, [sp, #8]
 8029124:	f7d7 fc38 	bl	8000998 <__aeabi_fadd>
 8029128:	4b32      	ldr	r3, [pc, #200]	@ (80291f4 <__ieee754_logf+0x260>)
 802912a:	9a03      	ldr	r2, [sp, #12]
 802912c:	1b9b      	subs	r3, r3, r6
 802912e:	1c07      	adds	r7, r0, #0
 8029130:	4313      	orrs	r3, r2
 8029132:	2b00      	cmp	r3, #0
 8029134:	dd2f      	ble.n	8029196 <__ieee754_logf+0x202>
 8029136:	21fc      	movs	r1, #252	@ 0xfc
 8029138:	1c20      	adds	r0, r4, #0
 802913a:	0589      	lsls	r1, r1, #22
 802913c:	f7d7 ffec 	bl	8001118 <__aeabi_fmul>
 8029140:	1c21      	adds	r1, r4, #0
 8029142:	f7d7 ffe9 	bl	8001118 <__aeabi_fmul>
 8029146:	1c01      	adds	r1, r0, #0
 8029148:	1c06      	adds	r6, r0, #0
 802914a:	1c38      	adds	r0, r7, #0
 802914c:	f7d7 fc24 	bl	8000998 <__aeabi_fadd>
 8029150:	9900      	ldr	r1, [sp, #0]
 8029152:	f7d7 ffe1 	bl	8001118 <__aeabi_fmul>
 8029156:	1c07      	adds	r7, r0, #0
 8029158:	2d00      	cmp	r5, #0
 802915a:	d106      	bne.n	802916a <__ieee754_logf+0x1d6>
 802915c:	1c01      	adds	r1, r0, #0
 802915e:	1c30      	adds	r0, r6, #0
 8029160:	f7d8 f934 	bl	80013cc <__aeabi_fsub>
 8029164:	1c01      	adds	r1, r0, #0
 8029166:	1c20      	adds	r0, r4, #0
 8029168:	e798      	b.n	802909c <__ieee754_logf+0x108>
 802916a:	4917      	ldr	r1, [pc, #92]	@ (80291c8 <__ieee754_logf+0x234>)
 802916c:	9801      	ldr	r0, [sp, #4]
 802916e:	f7d7 ffd3 	bl	8001118 <__aeabi_fmul>
 8029172:	4916      	ldr	r1, [pc, #88]	@ (80291cc <__ieee754_logf+0x238>)
 8029174:	1c05      	adds	r5, r0, #0
 8029176:	9801      	ldr	r0, [sp, #4]
 8029178:	f7d7 ffce 	bl	8001118 <__aeabi_fmul>
 802917c:	1c39      	adds	r1, r7, #0
 802917e:	f7d7 fc0b 	bl	8000998 <__aeabi_fadd>
 8029182:	1c01      	adds	r1, r0, #0
 8029184:	1c30      	adds	r0, r6, #0
 8029186:	f7d8 f921 	bl	80013cc <__aeabi_fsub>
 802918a:	1c21      	adds	r1, r4, #0
 802918c:	f7d8 f91e 	bl	80013cc <__aeabi_fsub>
 8029190:	1c01      	adds	r1, r0, #0
 8029192:	1c28      	adds	r0, r5, #0
 8029194:	e782      	b.n	802909c <__ieee754_logf+0x108>
 8029196:	1c01      	adds	r1, r0, #0
 8029198:	1c20      	adds	r0, r4, #0
 802919a:	f7d8 f917 	bl	80013cc <__aeabi_fsub>
 802919e:	9900      	ldr	r1, [sp, #0]
 80291a0:	f7d7 ffba 	bl	8001118 <__aeabi_fmul>
 80291a4:	1c06      	adds	r6, r0, #0
 80291a6:	2d00      	cmp	r5, #0
 80291a8:	d100      	bne.n	80291ac <__ieee754_logf+0x218>
 80291aa:	e760      	b.n	802906e <__ieee754_logf+0xda>
 80291ac:	4906      	ldr	r1, [pc, #24]	@ (80291c8 <__ieee754_logf+0x234>)
 80291ae:	9801      	ldr	r0, [sp, #4]
 80291b0:	f7d7 ffb2 	bl	8001118 <__aeabi_fmul>
 80291b4:	4905      	ldr	r1, [pc, #20]	@ (80291cc <__ieee754_logf+0x238>)
 80291b6:	1c05      	adds	r5, r0, #0
 80291b8:	9801      	ldr	r0, [sp, #4]
 80291ba:	f7d7 ffad 	bl	8001118 <__aeabi_fmul>
 80291be:	e7e0      	b.n	8029182 <__ieee754_logf+0x1ee>
 80291c0:	004afb20 	.word	0x004afb20
 80291c4:	007ffff0 	.word	0x007ffff0
 80291c8:	3f317180 	.word	0x3f317180
 80291cc:	3717f7d1 	.word	0x3717f7d1
 80291d0:	3eaaaaab 	.word	0x3eaaaaab
 80291d4:	ffcf5c30 	.word	0xffcf5c30
 80291d8:	3e178897 	.word	0x3e178897
 80291dc:	3e3a3325 	.word	0x3e3a3325
 80291e0:	3e924925 	.word	0x3e924925
 80291e4:	3f2aaaab 	.word	0x3f2aaaab
 80291e8:	3e1cd04f 	.word	0x3e1cd04f
 80291ec:	3e638e29 	.word	0x3e638e29
 80291f0:	3ecccccd 	.word	0x3ecccccd
 80291f4:	0035c288 	.word	0x0035c288

080291f8 <_init>:
 80291f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80291fa:	46c0      	nop			@ (mov r8, r8)
 80291fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80291fe:	bc08      	pop	{r3}
 8029200:	469e      	mov	lr, r3
 8029202:	4770      	bx	lr

08029204 <_fini>:
 8029204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8029206:	46c0      	nop			@ (mov r8, r8)
 8029208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802920a:	bc08      	pop	{r3}
 802920c:	469e      	mov	lr, r3
 802920e:	4770      	bx	lr

08029210 <__FLASH_Program_Fast_veneer>:
 8029210:	b401      	push	{r0}
 8029212:	4802      	ldr	r0, [pc, #8]	@ (802921c <__FLASH_Program_Fast_veneer+0xc>)
 8029214:	4684      	mov	ip, r0
 8029216:	bc01      	pop	{r0}
 8029218:	4760      	bx	ip
 802921a:	bf00      	nop
 802921c:	2000024d 	.word	0x2000024d

Disassembly of section .data:

20000000 <SystemCoreClock>:
20000000:	003d0900                                ..=.

20000004 <g_err_line>:
20000004:	ffffffff                                ....

20000008 <g_slot>:
20000008:	00000001                                ....

2000000c <g_next_line>:
2000000c:	0000000a                                ....

20000010 <g_step>:
20000010:	0000000a                                ....

20000014 <s_vdda_actual>:
20000014:	40533333                                33S@

20000018 <bme280_addr>:
20000018:	000000ec                                ....

2000001c <s_last_dbfs>:
2000001c:	bf800000                                ....

20000020 <uwTickPrio>:
20000020:	00000004                                ....

20000024 <uwTickFreq>:
20000024:	00000001                                ....

20000028 <_ux_system_slave_class_cdc_acm_name>:
20000028:	735f7875 6576616c 616c635f 635f7373     ux_slave_class_c
20000038:	615f6364 00006d63                       dc_acm..

20000040 <_ux_system_endpoint_descriptor_structure>:
20000040:	01010101 00000102                       ........

20000048 <_ux_system_device_descriptor_structure>:
20000048:	01020101 02010101 01010202 00000101     ................

20000058 <_ux_system_configuration_descriptor_structure>:
20000058:	01020101 01010101                       ........

20000060 <_ux_system_interface_descriptor_structure>:
20000060:	01010101 01010101 00000001              ............

2000006c <_ux_system_bos_descriptor_structure>:
2000006c:	01020101                                ....

20000070 <UserClassInstance>:
20000070:	00000002 00000000 00000000              ............

2000007c <pDevFrameWorkDesc_FS>:
2000007c:	200065e0                                .e. 

20000080 <pDevFrameWorkDesc_HS>:
20000080:	200066a8                                .f. 

20000084 <__sglue>:
20000084:	00000000 00000003 20006898              .........h. 

20000090 <_impure_ptr>:
20000090:	20000094                                ... 

20000094 <_impure_data>:
20000094:	00000000 20006898 20006900 20006968     .....h. .i. hi. 
	...

200000e0 <__global_locale>:
200000e0:	00000043 00000000 00000000 00000000     C...............
	...
20000100:	00000043 00000000 00000000 00000000     C...............
	...
20000120:	00000043 00000000 00000000 00000000     C...............
	...
20000140:	00000043 00000000 00000000 00000000     C...............
	...
20000160:	00000043 00000000 00000000 00000000     C...............
	...
20000180:	00000043 00000000 00000000 00000000     C...............
	...
200001a0:	00000043 00000000 00000000 00000000     C...............
	...
200001c0:	08028a85 080288f5 00000000 0802b264     ............d...
200001d0:	0802b482 0802b4f3 0802b4f3 0802b4f3     ................
200001e0:	0802b4f3 0802b4f3 0802b4f3 0802b4f3     ................
200001f0:	0802b4f3 0802b4f3 ffffffff ffffffff     ................
20000200:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
20000228:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

2000024c <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
2000024c:	b580      	push	{r7, lr}
2000024e:	b088      	sub	sp, #32
20000250:	af00      	add	r7, sp, #0
20000252:	6078      	str	r0, [r7, #4]
20000254:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
20000256:	231f      	movs	r3, #31
20000258:	18fb      	adds	r3, r7, r3
2000025a:	2200      	movs	r2, #0
2000025c:	701a      	strb	r2, [r3, #0]
  uint32_t dest = Address;
2000025e:	687b      	ldr	r3, [r7, #4]
20000260:	61bb      	str	r3, [r7, #24]
  uint32_t src = DataAddress;
20000262:	683b      	ldr	r3, [r7, #0]
20000264:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
20000266:	4b1a      	ldr	r3, [pc, #104]	@ (200002d0 <FLASH_Program_Fast+0x84>)
20000268:	695a      	ldr	r2, [r3, #20]
2000026a:	4b19      	ldr	r3, [pc, #100]	@ (200002d0 <FLASH_Program_Fast+0x84>)
2000026c:	2180      	movs	r1, #128	@ 0x80
2000026e:	02c9      	lsls	r1, r1, #11
20000270:	430a      	orrs	r2, r1
20000272:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20000274:	f3ef 8310 	mrs	r3, PRIMASK
20000278:	60fb      	str	r3, [r7, #12]
  return(result);
2000027a:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
2000027c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
2000027e:	b672      	cpsid	i
}
20000280:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
20000282:	e00f      	b.n	200002a4 <FLASH_Program_Fast+0x58>
  {
    *(uint32_t *)dest = *(uint32_t *)src;
20000284:	697a      	ldr	r2, [r7, #20]
20000286:	69bb      	ldr	r3, [r7, #24]
20000288:	6812      	ldr	r2, [r2, #0]
2000028a:	601a      	str	r2, [r3, #0]
    src += 4U;
2000028c:	697b      	ldr	r3, [r7, #20]
2000028e:	3304      	adds	r3, #4
20000290:	617b      	str	r3, [r7, #20]
    dest += 4U;
20000292:	69bb      	ldr	r3, [r7, #24]
20000294:	3304      	adds	r3, #4
20000296:	61bb      	str	r3, [r7, #24]
    index++;
20000298:	211f      	movs	r1, #31
2000029a:	187b      	adds	r3, r7, r1
2000029c:	781a      	ldrb	r2, [r3, #0]
2000029e:	187b      	adds	r3, r7, r1
200002a0:	3201      	adds	r2, #1
200002a2:	701a      	strb	r2, [r3, #0]
  while (index < 64U)
200002a4:	231f      	movs	r3, #31
200002a6:	18fb      	adds	r3, r7, r3
200002a8:	781b      	ldrb	r3, [r3, #0]
200002aa:	2b3f      	cmp	r3, #63	@ 0x3f
200002ac:	d9ea      	bls.n	20000284 <FLASH_Program_Fast+0x38>
  }

  /* wait for BSY1 in order to be sure that flash operation is ended befoire
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while ((FLASH->SR & FLASH_SR_BSY1) != 0x00U)
200002ae:	46c0      	nop			@ (mov r8, r8)
200002b0:	4b07      	ldr	r3, [pc, #28]	@ (200002d0 <FLASH_Program_Fast+0x84>)
200002b2:	691a      	ldr	r2, [r3, #16]
200002b4:	2380      	movs	r3, #128	@ 0x80
200002b6:	025b      	lsls	r3, r3, #9
200002b8:	4013      	ands	r3, r2
200002ba:	d1f9      	bne.n	200002b0 <FLASH_Program_Fast+0x64>
200002bc:	693b      	ldr	r3, [r7, #16]
200002be:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
200002c0:	68bb      	ldr	r3, [r7, #8]
200002c2:	f383 8810 	msr	PRIMASK, r3
}
200002c6:	46c0      	nop			@ (mov r8, r8)
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
200002c8:	46c0      	nop			@ (mov r8, r8)
200002ca:	46bd      	mov	sp, r7
200002cc:	b008      	add	sp, #32
200002ce:	bd80      	pop	{r7, pc}
200002d0:	40022000 	.word	0x40022000
