// Seed: 3786083083
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9 = id_7;
  assign id_5 = 1;
  wire id_10;
  assign module_1.id_6 = 0;
  wire id_11;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input wand id_2,
    input tri id_3,
    input uwire id_4,
    output supply1 id_5,
    input uwire id_6,
    input wand id_7
);
  assign {id_7, id_4 * 1} = id_7 != id_6;
  assign id_1 = 1 - ~id_7;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
