INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CompArch/FPGA_Lab/Lab4/project_1/project_1.srcs/sources_1/new/CountFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CountFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CompArch/FPGA_Lab/Lab4/project_1/project_1.srcs/sim_1/new/Count_Test_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Count_Test_FSM
