[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~CORDIC|FloatToFixed32",
    "duplicate":"~CORDIC|CORDIC/tofixedx0:FloatToFixed32",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~CORDIC|FloatToFixed32_1",
    "duplicate":"~CORDIC|CORDIC/tofixedy0:FloatToFixed32",
    "index":0.125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~CORDIC|CLZ32",
    "duplicate":"~CORDIC|CORDIC/tofloatxout:FixedToFloat32/clz32:CLZ32",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~CORDIC|FixedToFloat32",
    "duplicate":"~CORDIC|CORDIC/tofloatxout:FixedToFloat32",
    "index":0.375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~CORDIC|CLZ32_1",
    "duplicate":"~CORDIC|CORDIC/tofloatyout:FixedToFloat32/clz32:CLZ32",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~CORDIC|FixedToFloat32_1",
    "duplicate":"~CORDIC|CORDIC/tofloatyout:FixedToFloat32",
    "index":0.625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~CORDIC|CLZ32_2",
    "duplicate":"~CORDIC|CORDIC/tofloatzout:FixedToFloat32/clz32:CLZ32",
    "index":0.75
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~CORDIC|FixedToFloat32_2",
    "duplicate":"~CORDIC|CORDIC/tofloatzout:FixedToFloat32",
    "index":0.875
  },
  {
    "class":"firrtl.EmitAllModulesAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"GeneratedVerilog/Trig/CORDIC"
  }
]