# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../project.srcs/sources_1/new/ALU.sv" \
"../../../../project.srcs/sources_1/new/Adder.sv" \
"../../../../project.srcs/sources_1/new/Branch_pre.sv" \
"../../../../project.srcs/sources_1/new/Data_mem.sv" \
"../../../../project.srcs/sources_1/new/Datapath.sv" \
"../../../../project.srcs/sources_1/new/Imm_gen.sv" \
"../../../../project.srcs/sources_1/new/Instruction_mem.sv" \
"../../../../project.srcs/sources_1/new/Memcpy.sv" \
"../../../../project.srcs/sources_1/new/Microprograming.sv" \
"../../../../project.srcs/sources_1/new/Mux.sv" \
"../../../../project.srcs/sources_1/new/program_count.sv" \
"../../../../project.srcs/sources_1/new/register.sv" \
"../../../../project.srcs/sim_1/new/Datapath_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
