; generated by Norcroft RISC OS ARM C vsn 5.06 (Acorn Computers Ltd) [May 25 1995]

        AREA |C$$code|, CODE, READONLY
|x$codeseg|

        DCB     &6d,&61,&69,&6e
        DCB     &00,&00,&00,&00
        DCD     &ff000008

        IMPORT  __rt_stkovf_split_small
        IMPORT  clock
        IMPORT  atoi
        IMPORT  _printf
        IMPORT  log10
        IMPORT  malloc
        IMPORT  printf
        IMPORT  __rt_sdiv
        EXPORT  ipower
        EXPORT  rase
        EXPORT  main
main
        MOV      ip,sp
        STMDB    sp!,{a1,a2,v1-v6,fp,ip,lr,pc}
        SUB      fp,ip,#4
        STFE     f5,[sp,#-&c]!
        STFE     f4,[sp,#-&c]!
        CMP      sp,sl
        BLLT     __rt_stkovf_split_small
        MOV      v2,a1
        MOV      v1,a2
        BL       clock
        MOV      v6,a1
        TEQ      v2,#1
        TEQNE    v2,#2
        ADDEQ    a1,pc,#L00009c-.-8
        BEQ      |L000100.J32.main|
        LDR      a1,[v1,#4]
        BL       atoi
        LDR      v2,[pc, #L0000bc-.-8]
        LDR      ip,[sl,#-0]
        ADD      v2,ip,v2
        STR      a1,[v2,#0]
        LDR      a1,[v1,#8]!
        BL       atoi
        LDR      v4,[pc, #L0000c0-.-8]
        LDR      ip,[sl,#-0]
        ADD      v4,ip,v4
        STR      a1,[v4,#0]
        MOV      a2,a1
        LDR      a1,[v2,#0]
        CMP      a1,#2
        BLT      |L000094.J9.main|
        LDR      ip,[pc, #L0000c4-.-8]
        CMP      a1,ip
        BLE      |L0000f4.J8.main|
|L000094.J9.main|
        ADD      a1,pc,#L0000c8-.-8
        B        |L000100.J32.main|
L00009c
        DCB     &55,&73,&61,&67
        DCB     &65,&3a,&20,&50
        DCB     &6f,&77,&65,&72
        DCB     &73,&20,&3c,&6e
        DCB     &75,&6d,&62,&65
        DCB     &72,&3e,&20,&3c
        DCB     &72,&61,&69,&73
        DCB     &65,&3e,&0a,&00
L0000bc
        DCD     numb
L0000c0
        DCD     expon
L0000c4
        DCD     &0be486f3
L0000c8
        DCB     &3c,&6e,&75,&6d
        DCB     &62,&65,&72,&3e
        DCB     &20,&69,&73,&20
        DCB     &62,&65,&74,&77
        DCB     &65,&65,&6e,&20
        DCB     &32,&20,&61,&6e
        DCB     &64,&20,&31,&39
        DCB     &39,&35,&32,&36
        DCB     &31,&33,&31,&20
        DCB     &6f,&6e,&6c,&79
        DCB     &0a,&00,&00,&00
|L0000f4.J8.main|
        CMP      a2,#2
        BGE      |L000134.J12.main|
        ADD      a1,pc,#L000108-.-8
|L000100.J32.main|
        BL       _printf
        B        |L000330.J31.main|
L000108
        DCB     &3c,&72,&61,&69
        DCB     &73,&65,&3e,&20
        DCB     &69,&73,&20,&62
        DCB     &65,&74,&77,&65
        DCB     &65,&6e,&20,&32
        DCB     &20,&61,&6e,&64
        DCB     &20,&32,&31,&34
        DCB     &37,&34,&38,&33
        DCB     &36,&34,&37,&20
        DCB     &6f,&6e,&6c,&79
        DCB     &0a,&00,&00,&00
|L000134.J12.main|
        LDR      v2,[pc, #L0000bc-.-8]
        LDR      ip,[sl,#-0]
        ADD      v2,ip,v2
        FLTD     f0,a1
        STFD     f0,[sp,#-8]!
        LDMIA    sp!,{a1,a2}
        BL       log10
        MVFD     f4,f0
        LDFD     f1,[pc, #L000340-.-8]
        ADFD     f5,f0,f1
        LDR      v5,[v2,#0]
        LDR      a1,[v4,#0]
        MOV      v3,a1
        FLTD     f0,a1
        MUFD     f0,f0,f5
        FIXSZ    a1,f0
        ADD      v1,a1,#1
        ADD      a1,v1,#1
        BL       malloc
        LDR      a2,[pc, #L000348-.-8]
        LDR      ip,[sl,#-0]
        ADD      a2,ip,a2
        STR      a1,[a2,#0]
        STFD     f4,[sp,#-8]!
        STFD     f5,[sp,#-8]!
        LDR      a4,[v4,#0]
        MOV      a2,v1
        LDR      a3,[v2,#0]
        ADD      a1,pc,#L00034c-.-8
        BL       printf
        ADD      sp,sp,#&10
        MOV      a1,#1
        CMP      v1,#1
        BLT      |L0001e0.J15.main|
        MOV      a2,#0
        LDR      a3,[pc, #L000348-.-8]
        LDR      ip,[sl,#-0]
        ADD      a3,ip,a3
|L0001cc.J14.main|
        LDR      a4,[a3,#0]
        STRB     a2,[a4,a1]
        ADD      a1,a1,#1
        CMP      a1,v1
        BLE      |L0001cc.J14.main|
|L0001e0.J15.main|
        MOV      a1,#1
        LDR      a2,[pc, #L000348-.-8]
        LDR      ip,[sl,#-0]
        ADD      a2,ip,a2
        LDR      a2,[a2,#0]
        STRB     a1,[a2,#1]
        LDR      a2,[pc, #L000388-.-8]
        LDR      ip,[sl,#-0]
        ADD      a2,ip,a2
        STR      a1,[a2,#0]
        LDFD     f0,[pc, #L00038c-.-8]
        DVFD     f0,f0,f4
        FIXSZ    v2,f0
        LDR      a2,[v4,#0]
        CMP      v2,a2
        MOVGT    v2,#1
        MOV      a1,v2
        BL       __rt_sdiv
        MOV      v4,a2
        MOV      a2,v2
        LDR      a1,[pc, #L0000bc-.-8]
        LDR      ip,[sl,#-0]
        ADD      a1,ip,a1
        LDR      a1,[a1,#0]
        BL       ipower
        LDR      a2,[pc, #L0000bc-.-8]
        LDR      ip,[sl,#-0]
        ADD      a2,ip,a2
        STR      a1,[a2,#0]
        LDR      a1,[pc, #L0000c0-.-8]
        LDR      ip,[sl,#-0]
        ADD      a1,ip,a1
        LDR      a2,[a1,#0]
        MOV      a1,v2
        BL       __rt_sdiv
        LDR      a2,[pc, #L0000c0-.-8]
        LDR      ip,[sl,#-0]
        ADD      a2,ip,a2
        STR      a1,[a2,#0]
        BL       rase
        TEQ      v4,#0
        BEQ      |L0002c4.J20.main|
        LDR      a1,[pc, #L0000bc-.-8]
        LDR      ip,[sl,#-0]
        ADD      a1,ip,a1
        STR      v5,[a1,#0]
        SUB      a1,v3,v4
        ADD      a1,a1,#1
        LDR      a2,[pc, #L000388-.-8]
        LDR      ip,[sl,#-0]
        ADD      a2,ip,a2
        STR      a1,[a2,#0]
        LDR      a1,[pc, #L0000c0-.-8]
        LDR      ip,[sl,#-0]
        ADD      a1,ip,a1
        STR      v3,[a1,#0]
        BL       rase
|L0002c4.J20.main|
        MOV      a3,v3
        MOV      a2,v5
        ADD      a1,pc,#L000394-.-8
        BL       _printf
        MOVS     v2,v1
        LDR      v3,[pc, #L000348-.-8]
        LDR      ip,[sl,#-0]
        ADD      v3,ip,v3
        BEQ      |L000300.J23.main|
|L0002e8.J22.main|
        LDR      a1,[v3,#0]
        LDRB     a2,[a1,v2]
        ADD      a1,pc,#L0003ac-.-8
        BL       _printf
        SUBS     v2,v2,#1
        BNE      |L0002e8.J22.main|
|L000300.J23.main|
        SUB      a3,v1,#1
        LDR      a1,[pc, #L000348-.-8]
        LDR      ip,[sl,#-0]
        ADD      a1,ip,a1
        LDR      a1,[a1,#0]
        LDRB     a2,[a1,v1]
        ADD      a1,pc,#L0003b0-.-8
        BL       _printf
        BL       clock
        SUB      a2,a1,v6
        ADD      a1,pc,#L0003d0-.-8
        BL       _printf
|L000330.J31.main|
        MOV      a1,#0
        LDFE     f4,[fp,#-&44]
        LDFE     f5,[fp,#-&38]
        LDMDB    fp,{v1-v6,fp,sp,pc}^
L000340
        DCFD    0.000000002
L000348
        DCD     fig
L00034c
        DCB     &6c,&65,&6e,&20
        DCB     &3d,&20,&25,&64
        DCB     &2c,&20,&6e,&75
        DCB     &6d,&62,&20,&3d
        DCB     &20,&25,&64,&2c
        DCB     &20,&65,&78,&70
        DCB     &6f,&6e,&20,&3d
        DCB     &20,&25,&64,&2c
        DCB     &20,&6c,&70,&20
        DCB     &3d,&20,&25,&2e
        DCB     &31,&32,&66,&2c
        DCB     &20,&6c,&67,&20
        DCB     &3d,&20,&25,&2e
        DCB     &31,&32,&66,&0a
        DCB     &00,&00,&00,&00
L000388
        DCD     begin
L00038c
        DCFD    8.3
L000394
        DCB     &25,&64,&20,&5e
        DCB     &20,&25,&64,&20
        DCB     &69,&73,&20,&65
        DCB     &78,&61,&63,&74
        DCB     &6c,&79,&0a,&0a
        DCB     &00,&00,&00,&00
L0003ac
        DCB     &25,&64,&00,&00
L0003b0
        DCB     &0a,&0a,&28,&77
        DCB     &68,&69,&63,&68
        DCB     &20,&69,&73,&20
        DCB     &61,&62,&6f,&75
        DCB     &74,&20,&25,&64
        DCB     &20,&78,&20,&31
        DCB     &30,&5e,&25,&64
        DCB     &29,&0a,&00,&00
L0003d0
        DCB     &54,&69,&6d,&65
        DCB     &20,&74,&61,&6b
        DCB     &65,&6e,&3a,&20
        DCB     &25,&64,&20,&63
        DCB     &73,&65,&63,&73
        DCB     &0a,&0a,&00,&00

        DCB     &72,&61,&73,&65
        DCB     &00,&00,&00,&00
        DCD     &ff000008

        IMPORT  __rt_sdiv10
rase
        MOV      ip,sp
        STMDB    sp!,{v1-v6,fp,ip,lr,pc}
        SUB      fp,ip,#4
        STFE     f4,[sp,#-&c]!
        CMP      sp,sl
        BLLT     __rt_stkovf_split_small
        MOV      v3,#0
        LDR      v1,[pc, #L0004a4-.-8]
        LDR      ip,[sl,#-0]
        ADD      v1,ip,v1
        LDR      a1,[v1,#8]
        FLTD     f0,a1
        STFD     f0,[sp,#-8]!
        LDMIA    sp!,{a1,a2}
        BL       log10
        MVFS     f4,f0
        LDR      a1,[v1,#4]
        LDR      v2,[v1,#0]
        CMP      v2,a1
        BGT      |L00049c.J16.rase|
        MOV      v5,v1
|L000448.J4.rase|
        FLTS     f0,v2
        MUFS     f0,f0,f4
        FIXSZ    a1,f0
        ADD      v4,a1,#1
        MOV      v1,#1
        CMP      v4,#1
        BLT      |L00048c.J8.rase|
|L000464.J7.rase|
        LDR      v6,[v5,#&c]
        LDRB     a1,[v6,v1]
        LDR      a2,[v5,#8]
        MLA      a1,a2,a1,v3
        BL       __rt_sdiv10
        MOV      v3,a1
        STRB     a2,[v6,v1]
        ADD      v1,v1,#1
        CMP      v1,v4
        BLE      |L000464.J7.rase|
|L00048c.J8.rase|
        ADD      v2,v2,#1
        LDR      a1,[v5,#4]
        CMP      v2,a1
        BLE      |L000448.J4.rase|
|L00049c.J16.rase|
        LDFE     f4,[fp,#-&30]
        LDMDB    fp,{v1-v6,fp,sp,pc}^
L0004a4
        DCD     |x$dataseg|

ipower
        MOV      a3,#1
|L0004ac.J4.ipower|
        CMP      a2,#0
        MOVLE    a1,a3
        MOVLES   pc,lr
        TST      a2,#1
        MULNE    a3,a1,a3
        MUL      a4,a1,a1
        MOV      a1,a4
        ADD      a2,a2,a2,LSR #31
        MOV      a2,a2,ASR #1
        B        |L0004ac.J4.ipower|

        AREA |C$$data|,DATA

|x$dataseg|

        EXPORT  begin
begin
        DCD     &00000000

        EXPORT  expon
expon
        DCD     &00000000

        EXPORT  numb
numb
        DCD     &00000000

        EXPORT  fig
fig
        DCD     &00000000

        END
