{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680294575802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680294575802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 31 16:29:35 2023 " "Processing started: Fri Mar 31 16:29:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680294575802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680294575802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ELEC374Project -c ELEC374Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ELEC374Project -c ELEC374Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680294575802 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1680294576192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 mar_unit " "Found entity 1: mar_unit" {  } { { "MAR.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/MAR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Mdatain MdataIn storeTB.v(6) " "Verilog HDL Declaration information at storeTB.v(6): object \"Mdatain\" differs only in case from object \"MdataIn\" in the same scope" {  } { { "storeTB.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/storeTB.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BAOut BAout storeTB.v(11) " "Verilog HDL Declaration information at storeTB.v(11): object \"BAOut\" differs only in case from object \"BAout\" in the same scope" {  } { { "storeTB.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/storeTB.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storetb.v 1 1 " "Found 1 design units, including 1 entities, in source file storetb.v" { { "Info" "ISGN_ENTITY_NAME" "1 storeTB " "Found entity 1: storeTB" {  } { { "storeTB.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/storeTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_to_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder2_to_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_to_4 " "Found entity 1: decoder_2_to_4" {  } { { "decoder2_to_4.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/decoder2_to_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff_logic.v 2 2 " "Found 2 design units, including 2 entities, in source file con_ff_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 CON_FF_LOGIC " "Found entity 1: CON_FF_LOGIC" {  } { { "CON_FF_LOGIC.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/CON_FF_LOGIC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576254 ""} { "Info" "ISGN_ENTITY_NAME" "2 SyncFlipFlop " "Found entity 2: SyncFlipFlop" {  } { { "CON_FF_LOGIC.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/CON_FF_LOGIC.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576254 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 ALU.v(39) " "Verilog HDL Expression warning at ALU.v(39): truncated literal to match 5 bits" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1680294576256 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 ALU.v(40) " "Verilog HDL Expression warning at ALU.v(40): truncated literal to match 5 bits" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1680294576257 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 ALU.v(41) " "Verilog HDL Expression warning at ALU.v(41): truncated literal to match 5 bits" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1680294576257 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 ALU.v(42) " "Verilog HDL Expression warning at ALU.v(42): truncated literal to match 5 bits" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1680294576257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_register.v 1 1 " "Found 1 design units, including 1 entities, in source file z_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_register " "Found entity 1: z_register" {  } { { "z_register.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/z_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576262 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SUB_ALUtb.v(46) " "Verilog HDL information at SUB_ALUtb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "SUB_ALUtb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/SUB_ALUtb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680294576265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SUB_ALUtb " "Found entity 1: SUB_ALUtb" {  } { { "SUB_ALUtb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/SUB_ALUtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_32tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_32tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_32tb " "Found entity 1: sub_32tb" {  } { { "sub_32tb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/sub_32tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_32bit " "Found entity 1: sub_32bit" {  } { { "sub_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/sub_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_TB " "Found entity 1: shr_TB" {  } { { "shr_TB.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/shr_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr " "Found entity 1: shr" {  } { { "shr_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/shr_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra " "Found entity 1: shra" {  } { { "shra_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/shra_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_TB " "Found entity 1: shl_TB" {  } { { "shl_TB.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/shl_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl " "Found entity 1: shl" {  } { { "shl_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/shl_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_tb " "Found entity 1: ror_tb" {  } { { "ror_tb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ror_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotateRight " "Found entity 1: rotateRight" {  } { { "ror_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ror_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_tb " "Found entity 1: rol_tb" {  } { { "rol_tb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/rol_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotateLeft " "Found entity 1: rotateLeft" {  } { { "rol_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/rol_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registertb.v 1 1 " "Found 1 design units, including 1 entities, in source file registertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerTB " "Found entity 1: registerTB" {  } { { "registerTB.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/registerTB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/Register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576305 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "OR_TBdatapath.v(52) " "Verilog HDL information at OR_TBdatapath.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "OR_TBdatapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/OR_TBdatapath.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680294576308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tbdatapath.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tbdatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_tb " "Found entity 1: OR_tb" {  } { { "OR_TBdatapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/OR_TBdatapath.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_TB " "Found entity 1: or_TB" {  } { { "or_TB.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/or_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "or_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/or_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_tb " "Found entity 1: not_tb" {  } { { "not_tb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/not_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576316 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NOT_ALUtb.v(46) " "Verilog HDL information at NOT_ALUtb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "NOT_ALUtb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/NOT_ALUtb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680294576318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOT_ALUtb " "Found entity 1: NOT_ALUtb" {  } { { "NOT_ALUtb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/NOT_ALUtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32bit " "Found entity 1: not_32bit" {  } { { "not_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/not_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576321 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NEGATE_ALUtb.v(46) " "Verilog HDL information at NEGATE_ALUtb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "NEGATE_ALUtb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/NEGATE_ALUtb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680294576324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 NEGATE_ALUtb " "Found entity 1: NEGATE_ALUtb" {  } { { "NEGATE_ALUtb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/NEGATE_ALUtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.v 1 1 " "Found 1 design units, including 1 entities, in source file negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_32_bit " "Found entity 1: negate_32_bit" {  } { { "negate.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/negate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1TB " "Found entity 1: mux2to1TB" {  } { { "mux2to1TB.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/mux2to1TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576329 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MUL_ALUtb.v(47) " "Verilog HDL information at MUL_ALUtb.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "MUL_ALUtb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/MUL_ALUtb.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680294576331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_ALUtb " "Found entity 1: MUL_ALUtb" {  } { { "MUL_ALUtb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/MUL_ALUtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_32bit_tb " "Found entity 1: mul_32bit_tb" {  } { { "mul_32bit_tb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/mul_32bit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_32bit " "Found entity 1: mul_32bit" {  } { { "mul_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/mul_32bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576337 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MULTIPLY_ALUtb.v(47) " "Verilog HDL information at MULTIPLY_ALUtb.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "MULTIPLY_ALUtb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/MULTIPLY_ALUtb.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680294576340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply_alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply_alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLY_ALUtb " "Found entity 1: MULTIPLY_ALUtb" {  } { { "MULTIPLY_ALUtb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/MULTIPLY_ALUtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexertb.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1_tb " "Found entity 1: mux32_1_tb" {  } { { "multiplexerTB.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/multiplexerTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer32to1.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer32to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer32to1 " "Found entity 1: multiplexer32to1" {  } { { "multiplexer32to1.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/multiplexer32to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 4 4 " "Found 4 design units, including 4 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "multiplexer.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576349 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8_1 " "Found entity 2: mux8_1" {  } { { "multiplexer.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/multiplexer.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576349 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux16_1 " "Found entity 3: mux16_1" {  } { { "multiplexer.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/multiplexer.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576349 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux32_1 " "Found entity 4: mux32_1" {  } { { "multiplexer.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/multiplexer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdrtb.v 1 1 " "Found 1 design units, including 1 entities, in source file mdrtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRTB " "Found entity 1: MDRTB" {  } { { "MDRTB.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/MDRTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encodertb.v 1 1 " "Found 1 design units, including 1 entities, in source file encodertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoderTb " "Found entity 1: encoderTb" {  } { { "encoderTB.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/encoderTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32to5 " "Found entity 1: encoder_32to5" {  } { { "encoder.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576361 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DIV_ALUtb.v(47) " "Verilog HDL information at DIV_ALUtb.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "DIV_ALUtb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/DIV_ALUtb.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680294576364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_ALUtb " "Found entity 1: DIV_ALUtb" {  } { { "DIV_ALUtb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/DIV_ALUtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_32bit_tb " "Found entity 1: div_32bit_tb" {  } { { "div_32bit_tb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file div_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_32bit " "Found entity 1: div_32bit" {  } { { "div_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/div_32bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576370 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"/\";  expecting \"endmodule\" datapath.v(52) " "Verilog HDL syntax error at datapath.v(52) near text \"/\";  expecting \"endmodule\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 52 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1680294576373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDataIn MdataIn datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"MDataIn\" differs only in case from object \"MdataIn\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "busInZLo busInZLO datapath.v(47) " "Verilog HDL Declaration information at datapath.v(47): object \"busInZLo\" differs only in case from object \"busInZLO\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R0 r0 datapath.v(32) " "Verilog HDL Declaration information at datapath.v(32): object \"R0\" differs only in case from object \"r0\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 datapath.v(32) " "Verilog HDL Declaration information at datapath.v(32): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 datapath.v(32) " "Verilog HDL Declaration information at datapath.v(32): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R3 r3 datapath.v(32) " "Verilog HDL Declaration information at datapath.v(32): object \"R3\" differs only in case from object \"r3\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R4 r4 datapath.v(32) " "Verilog HDL Declaration information at datapath.v(32): object \"R4\" differs only in case from object \"r4\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R5 r5 datapath.v(32) " "Verilog HDL Declaration information at datapath.v(32): object \"R5\" differs only in case from object \"r5\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R6 r6 datapath.v(32) " "Verilog HDL Declaration information at datapath.v(32): object \"R6\" differs only in case from object \"r6\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R7 r7 datapath.v(32) " "Verilog HDL Declaration information at datapath.v(32): object \"R7\" differs only in case from object \"r7\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R8 r8 datapath.v(32) " "Verilog HDL Declaration information at datapath.v(32): object \"R8\" differs only in case from object \"r8\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R9 r9 datapath.v(32) " "Verilog HDL Declaration information at datapath.v(32): object \"R9\" differs only in case from object \"r9\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R10 r10 datapath.v(32) " "Verilog HDL Declaration information at datapath.v(32): object \"R10\" differs only in case from object \"r10\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R11 r11 datapath.v(32) " "Verilog HDL Declaration information at datapath.v(32): object \"R11\" differs only in case from object \"r11\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R12 r12 datapath.v(32) " "Verilog HDL Declaration information at datapath.v(32): object \"R12\" differs only in case from object \"r12\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R13 r13 datapath.v(32) " "Verilog HDL Declaration information at datapath.v(32): object \"R13\" differs only in case from object \"r13\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R14 r14 datapath.v(32) " "Verilog HDL Declaration information at datapath.v(32): object \"R14\" differs only in case from object \"r14\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R15 r15 datapath.v(32) " "Verilog HDL Declaration information at datapath.v(32): object \"R15\" differs only in case from object \"r15\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HI hi datapath.v(32) " "Verilog HDL Declaration information at datapath.v(32): object \"HI\" differs only in case from object \"hi\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LO lo datapath.v(32) " "Verilog HDL Declaration information at datapath.v(32): object \"LO\" differs only in case from object \"lo\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ZHI zhi datapath.v(32) " "Verilog HDL Declaration information at datapath.v(32): object \"ZHI\" differs only in case from object \"zhi\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ZLO zlo datapath.v(32) " "Verilog HDL Declaration information at datapath.v(32): object \"ZLO\" differs only in case from object \"zlo\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y datapath.v(32) " "Verilog HDL Declaration information at datapath.v(32): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680294576374 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapath datapath.v(6) " "Ignored design unit \"datapath\" at datapath.v(6) due to previous errors" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/datapath.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1680294576374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 0 0 " "Found 0 design units, including 0 entities, in source file datapath.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirectional_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bidirectional_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirectional_bus " "Found entity 1: bidirectional_bus" {  } { { "bidirectional_bus.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/bidirectional_bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576378 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AND_ALUtb.v(46) " "Verilog HDL information at AND_ALUtb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "AND_ALUtb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/AND_ALUtb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680294576380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_ALUtb " "Found entity 1: AND_ALUtb" {  } { { "AND_ALUtb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/AND_ALUtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "and_32bit.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/and_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_TB " "Found entity 1: add_TB" {  } { { "add_TB.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/add_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576387 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ADD_ALUtb.v(46) " "Verilog HDL information at ADD_ALUtb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "ADD_ALUtb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ADD_ALUtb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680294576390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_ALUtb " "Found entity 1: ADD_ALUtb" {  } { { "ADD_ALUtb.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ADD_ALUtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_32.v 3 3 " "Found 3 design units, including 3 entities, in source file add_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_32_bit " "Found entity 1: add_32_bit" {  } { { "add_32.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/add_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576393 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLA16 " "Found entity 2: CLA16" {  } { { "add_32.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/add_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576393 ""} { "Info" "ISGN_ENTITY_NAME" "3 CLA4 " "Found entity 3: CLA4" {  } { { "add_32.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/add_32.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4_to_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4_to_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4_to_16 " "Found entity 1: decoder_4_to_16" {  } { { "decoder_4_to_16.sv" "" { Text "C:/Users/Admin/Documents/ELEC374part2/decoder_4_to_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode " "Found entity 1: select_encode" {  } { { "select_encode.v" "" { Text "C:/Users/Admin/Documents/ELEC374part2/select_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680294576409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680294576409 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Documents/ELEC374part2/ELEC374Project.map.smsg " "Generated suppressed messages file C:/Users/Admin/Documents/ELEC374part2/ELEC374Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1680294576476 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680294576540 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 31 16:29:36 2023 " "Processing ended: Fri Mar 31 16:29:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680294576540 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680294576540 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680294576540 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680294576540 ""}
