# softcoreA
This is a softcore for implementing a ForwardCom CPU in an FPGA.

See the [softcore manual](https://github.com/ForwardCom/softcoreA/raw/main/manual/softcore_A.pdf) for details.

##

Files included |  Description
--- | ---
*.sv    |      source code in SystemVerilog
*.vh      |      Verilog include file
softcore_A.pdf  |  manual and documentation for the softcore
softcore_A.tex  |  Latex source for the manual
license.pdf  |   CERN open hardware license W version 2
deviceA7100T  |  Subfolder containing device-specific files for Nexys A7 FPGA board



