Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'toplevel'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s100e-cp132-4 -cm area -ir off -pr off
-c 100 -o toplevel_map.ncd toplevel.ngd toplevel.pcf 
Target Device  : xc3s100e
Target Package : cp132
Target Speed   : -4
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Tue May 09 01:54:07 2017

Design Summary
--------------
Number of errors:      0
Number of warnings:    8
Logic Utilization:
  Number of Slice Flip Flops:           703 out of   1,920   36%
  Number of 4 input LUTs:               730 out of   1,920   38%
Logic Distribution:
  Number of occupied Slices:            703 out of     960   73%
    Number of Slices containing only related logic:     703 out of     703 100%
    Number of Slices containing unrelated logic:          0 out of     703   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:         829 out of   1,920   43%
    Number used as logic:               730
    Number used as a route-thru:         99

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 38 out of      83   45%
  Number of BUFGMUXs:                     5 out of      24   20%

  Number of RPM macros:           15
Average Fanout of Non-Clock Nets:                2.68

Peak Memory Usage:  292 MB
Total REAL time to MAP completion:  1 secs 
Total CPU time to MAP completion:   1 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:249 - The following adjacent carry multiplexers occupy different
   slice components.  The resulting carry chain will have suboptimal timing.
   	XLXI_50/Mcompar_cnt1M_cmp_ge0000_cy<10>
   	XLXI_50/Mcount_cnt1M_cy<0>
WARNING:PhysDesignRules:372 - Gated clock. Clock net ClockOut_OBUF is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net LDB is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net LDC is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXN_184 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXN_266 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_123/XLXN_39 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net HLTCmd is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network XLXI_123/XLXI_115/CEO has no load.
INFO:LIT:395 - The above info message is repeated 7 more times for the following
   (max. 5 shown):
   XLXI_123/XLXI_136/XLXI_8/O,
   XLXI_123/XLXI_136/XLXI_7/O,
   XLXI_123/XLXI_136/XLXI_6/O,
   XLXI_191/XLXI_2/XLXI_10/OFL,
   XLXI_191/XLXI_3/XLXI_10/OFL
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.

Section 4 - Removed Logic Summary
---------------------------------
  57 block(s) removed
  88 block(s) optimized away
  80 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "XLXI_139/XLXI_1/XLXI_1" (AND) removed.
Loadless block "XLXI_139/XLXI_1/XLXI_11" (AND) removed.
Loadless block "XLXI_139/XLXI_1/XLXI_12" (AND) removed.
Loadless block "XLXI_139/XLXI_1/XLXI_13" (AND) removed.
Loadless block "XLXI_139/XLXI_1/XLXI_14" (AND) removed.
Loadless block "XLXI_154" (BUF) removed.
The signal "XLXI_202/XLXI_3/A0" is sourceless and has been removed.
The signal "XLXI_202/XLXI_3/A1" is sourceless and has been removed.
The signal "XLXI_123/XLXI_115/CEO" is sourceless and has been removed.
The signal "XLXI_123/XLXI_115/OR_CE_L" is sourceless and has been removed.
 Sourceless block "XLXI_123/XLXI_115/I_Q7/I_36_35" (FF) removed.
  The signal "XLXI_123/QOut<7>" is sourceless and has been removed.
   Sourceless block "XLXI_123/XLXI_136/XLXI_8/I_36_7" (AND) removed.
    The signal "XLXI_123/XLXI_136/XLXI_8/M0" is sourceless and has been removed.
     Sourceless block "XLXI_123/XLXI_136/XLXI_8/I_36_8" (OR) removed.
      The signal "XLXI_123/XLXI_136/XLXI_8/O" is sourceless and has been removed.
   Sourceless block "XLXI_123/XLXI_115/I_36_31" (AND) removed.
    The signal "XLXI_123/XLXI_115/TC_UP" is sourceless and has been removed.
     Sourceless block "XLXI_123/XLXI_115/I_TC/I_36_9" (AND) removed.
      The signal "XLXI_123/XLXI_115/I_TC/M1" is sourceless and has been removed.
       Sourceless block "XLXI_123/XLXI_115/I_TC/I_36_8" (OR) removed.
        The signal "XLXI_123/XLXI_115/TC" is sourceless and has been removed.
         Sourceless block "XLXI_123/XLXI_115/I_36_63" (AND) removed.
   Sourceless block "XLXI_123/XLXI_115/I_36_55" (AND) removed.
    The signal "XLXI_123/XLXI_115/TC_DN" is sourceless and has been removed.
     Sourceless block "XLXI_123/XLXI_115/I_TC/I_36_7" (AND) removed.
      The signal "XLXI_123/XLXI_115/I_TC/M0" is sourceless and has been removed.
   Sourceless block "XLXI_123/XLXI_115/I_Q7/I_36_32" (XOR) removed.
    The signal "XLXI_123/XLXI_115/I_Q7/TQ" is sourceless and has been removed.
     Sourceless block "XLXI_123/XLXI_115/I_Q7/I_36_30/I_36_7" (AND) removed.
      The signal "XLXI_123/XLXI_115/I_Q7/I_36_30/M0" is sourceless and has been
removed.
       Sourceless block "XLXI_123/XLXI_115/I_Q7/I_36_30/I_36_8" (OR) removed.
        The signal "XLXI_123/XLXI_115/I_Q7/MD" is sourceless and has been removed.
 Sourceless block "XLXI_123/XLXI_115/I_Q6/I_36_35" (FF) removed.
  The signal "XLXI_123/QOut<6>" is sourceless and has been removed.
   Sourceless block "XLXI_123/XLXI_136/XLXI_7/I_36_7" (AND) removed.
    The signal "XLXI_123/XLXI_136/XLXI_7/M0" is sourceless and has been removed.
     Sourceless block "XLXI_123/XLXI_136/XLXI_7/I_36_8" (OR) removed.
      The signal "XLXI_123/XLXI_136/XLXI_7/O" is sourceless and has been removed.
   Sourceless block "XLXI_123/XLXI_115/I_36_33" (AND) removed.
    The signal "XLXI_123/XLXI_115/T7_UP" is sourceless and has been removed.
     Sourceless block "XLXI_123/XLXI_115/I_T7/I_36_9" (AND) removed.
      The signal "XLXI_123/XLXI_115/I_T7/M1" is sourceless and has been removed.
       Sourceless block "XLXI_123/XLXI_115/I_T7/I_36_8" (OR) removed.
        The signal "XLXI_123/XLXI_115/T7" is sourceless and has been removed.
   Sourceless block "XLXI_123/XLXI_115/I_36_34" (AND) removed.
    The signal "XLXI_123/XLXI_115/T7_DN" is sourceless and has been removed.
     Sourceless block "XLXI_123/XLXI_115/I_T7/I_36_7" (AND) removed.
      The signal "XLXI_123/XLXI_115/I_T7/M0" is sourceless and has been removed.
   Sourceless block "XLXI_123/XLXI_115/I_Q6/I_36_32" (XOR) removed.
    The signal "XLXI_123/XLXI_115/I_Q6/TQ" is sourceless and has been removed.
     Sourceless block "XLXI_123/XLXI_115/I_Q6/I_36_30/I_36_7" (AND) removed.
      The signal "XLXI_123/XLXI_115/I_Q6/I_36_30/M0" is sourceless and has been
removed.
       Sourceless block "XLXI_123/XLXI_115/I_Q6/I_36_30/I_36_8" (OR) removed.
        The signal "XLXI_123/XLXI_115/I_Q6/MD" is sourceless and has been removed.
The signal "XLXI_123/XLXI_115/T2_DN" is sourceless and has been removed.
The signal "XLXI_123/XLXI_115/T3_DN" is sourceless and has been removed.
The signal "XLXI_123/XLXI_115/T4_DN" is sourceless and has been removed.
The signal "XLXI_123/XLXI_115/T5_DN" is sourceless and has been removed.
The signal "XLXI_123/XLXI_115/T6" is sourceless and has been removed.
The signal "XLXI_123/XLXI_115/T6_DN" is sourceless and has been removed.
 Sourceless block "XLXI_123/XLXI_115/I_T6/I_36_7" (AND) removed.
  The signal "XLXI_123/XLXI_115/I_T6/M0" is sourceless and has been removed.
   Sourceless block "XLXI_123/XLXI_115/I_T6/I_36_8" (OR) removed.
The signal "XLXI_123/XLXI_115/T6_UP" is sourceless and has been removed.
 Sourceless block "XLXI_123/XLXI_115/I_T6/I_36_9" (AND) removed.
  The signal "XLXI_123/XLXI_115/I_T6/M1" is sourceless and has been removed.
The signal "XLXI_123/XLXI_115/I_Q7/I_36_30/M1" is sourceless and has been
removed.
The signal "XLXI_123/XLXI_115/I_Q6/I_36_30/M1" is sourceless and has been
removed.
The signal "XLXI_123/XLXI_136/XLXI_8/M1" is sourceless and has been removed.
The signal "XLXI_123/XLXI_136/XLXI_7/M1" is sourceless and has been removed.
The signal "XLXI_123/XLXI_136/XLXI_6/M0" is sourceless and has been removed.
 Sourceless block "XLXI_123/XLXI_136/XLXI_6/I_36_8" (OR) removed.
  The signal "XLXI_123/XLXI_136/XLXI_6/O" is sourceless and has been removed.
The signal "XLXI_123/XLXI_136/XLXI_6/M1" is sourceless and has been removed.
The signal "XLXI_191/XLXI_2/XLXI_10/CO" is sourceless and has been removed.
 Sourceless block "XLXI_191/XLXI_2/XLXI_10/I_36_239" (XOR) removed.
  The signal "XLXI_191/XLXI_2/XLXI_10/OFL" is sourceless and has been removed.
The signal "XLXI_191/XLXI_2/XLXI_10/dummy" is sourceless and has been removed.
The signal "XLXI_191/XLXI_3/XLXI_10/CO" is sourceless and has been removed.
 Sourceless block "XLXI_191/XLXI_3/XLXI_10/I_36_239" (XOR) removed.
  The signal "XLXI_191/XLXI_3/XLXI_10/OFL" is sourceless and has been removed.
The signal "XLXI_191/XLXI_3/XLXI_10/dummy" is sourceless and has been removed.
The signal "XLXI_191/XLXI_31/XLXI_10/CO" is sourceless and has been removed.
 Sourceless block "XLXI_191/XLXI_31/XLXI_10/I_36_239" (XOR) removed.
  The signal "XLXI_191/XLXI_31/XLXI_10/OFL" is sourceless and has been removed.
The signal "XLXI_191/XLXI_31/XLXI_10/dummy" is sourceless and has been removed.
The signal "XLXI_191/XLXI_32/CO" is sourceless and has been removed.
 Sourceless block "XLXI_191/XLXI_32/I_36_221" (XOR) removed.
  The signal "XLXI_191/XLXI_32/OFL" is sourceless and has been removed.
The signal "XLXI_191/XLXI_32/dummy" is sourceless and has been removed.
The signal "XLXI_191/XLXI_10/A0" is sourceless and has been removed.
The signal "XLXI_191/XLXI_10/A1" is sourceless and has been removed.
The signal "XLXI_191/XLXI_11/A0" is sourceless and has been removed.
The signal "XLXI_191/XLXI_11/A1" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "XLXI_125/XLXI_3/Dout0_0_and0000" is unused and has been removed.
The signal "XLXI_125/XLXI_3/Dout0_0_and0001" is unused and has been removed.
The signal "XLXI_125/XLXI_3/Dout0_1_and0000" is unused and has been removed.
The signal "XLXI_125/XLXI_3/Dout0_1_and0001" is unused and has been removed.
The signal "XLXI_125/XLXI_3/Dout0_2_and0000" is unused and has been removed.
The signal "XLXI_125/XLXI_3/Dout0_2_and0001" is unused and has been removed.
The signal "XLXI_125/XLXI_3/Dout0_3_and0000" is unused and has been removed.
The signal "XLXI_125/XLXI_3/Dout0_3_and0001" is unused and has been removed.
The signal "XLXI_125/XLXI_3/Dout1_0_and0000" is unused and has been removed.
The signal "XLXI_125/XLXI_3/Dout1_0_and0001" is unused and has been removed.
The signal "XLXI_125/XLXI_3/Dout1_1_and0000" is unused and has been removed.
The signal "XLXI_125/XLXI_3/Dout1_1_and0001" is unused and has been removed.
The signal "XLXI_125/XLXI_3/Dout1_2_and0000" is unused and has been removed.
The signal "XLXI_125/XLXI_3/Dout1_2_and0001" is unused and has been removed.
The signal "XLXI_125/XLXI_3/Dout1_3_and0000" is unused and has been removed.
The signal "XLXI_125/XLXI_3/Dout1_3_and0001" is unused and has been removed.
The signal "XLXI_168/XLXN_4" is unused and has been removed.
The signal "XLXI_169/XLXN_4" is unused and has been removed.
The signal "XLXI_171/XLXN_4" is unused and has been removed.
The signal "XLXI_178/XLXI_1/XLXN_4" is unused and has been removed.
The signal "XLXI_202/XLXI_1/XLXN_4" is unused and has been removed.
The signal "XLXI_50/RST_inv" is unused and has been removed.
Unused block "XLXI_123/XLXI_115/I_36_36" (AND) removed.
Unused block "XLXI_123/XLXI_115/I_36_40" (AND) removed.
Unused block "XLXI_123/XLXI_115/I_36_41" (AND) removed.
Unused block "XLXI_123/XLXI_115/I_36_42" (AND) removed.
Unused block "XLXI_123/XLXI_115/I_36_46" (AND) removed.
Unused block "XLXI_123/XLXI_115/I_36_47" (AND) removed.
Unused block "XLXI_123/XLXI_115/I_Q6/I_36_30/I_36_9" (AND) removed.
Unused block "XLXI_123/XLXI_115/I_Q7/I_36_30/I_36_9" (AND) removed.
Unused block "XLXI_123/XLXI_136/XLXI_6/I_36_7" (AND) removed.
Unused block "XLXI_123/XLXI_136/XLXI_6/I_36_9" (AND) removed.
Unused block "XLXI_123/XLXI_136/XLXI_7/I_36_9" (AND) removed.
Unused block "XLXI_123/XLXI_136/XLXI_8/I_36_9" (AND) removed.
Unused block "XLXI_191/XLXI_2/XLXI_10/XST_GND" (ZERO) removed.
Unused block "XLXI_191/XLXI_3/XLXI_10/XST_GND" (ZERO) removed.
Unused block "XLXI_191/XLXI_31/XLXI_10/XST_GND" (ZERO) removed.
Unused block "XLXI_191/XLXI_32/XST_GND" (ZERO) removed.
Unused block "XLXI_191/XLXI_2/XLXI_10/I_36_64" (MUX) removed.
Unused block "XLXI_191/XLXI_3/XLXI_10/I_36_64" (MUX) removed.
Unused block "XLXI_191/XLXI_31/XLXI_10/I_36_64" (MUX) removed.
Unused block "XLXI_191/XLXI_32/I_36_64" (MUX) removed.

Optimized Block(s):
TYPE 		BLOCK
VCC 		XLXI_123/XLXI_115/I_36_38
OR2 		XLXI_123/XLXI_115/I_36_74
AND2B2 		XLXI_123/XLXI_115/I_T1/I_36_7
AND2B1 		XLXI_123/XLXI_115/I_T2/I_36_7
AND2B1 		XLXI_123/XLXI_115/I_T3/I_36_7
AND2B1 		XLXI_123/XLXI_115/I_T4/I_36_7
AND2B1 		XLXI_123/XLXI_115/I_T5/I_36_7
AND3B2 		XLXI_123/XLXI_123/I_36_37
AND2B1 		XLXI_123/XLXI_123/I_36_43
AND3B2 		XLXI_123/XLXI_124/I_36_37
AND2B1 		XLXI_123/XLXI_124/I_36_43
PULLUP 		XLXI_123/XLXI_125
PULLUP 		XLXI_123/XLXI_126
PULLUP 		XLXI_123/XLXI_138
PULLUP 		XLXI_123/XLXI_140
PULLDOWN 		XLXI_124/XLXI_5
INV 		XLXI_125/XLXI_13/dpO1_INV_0
PULLUP 		XLXI_125/XLXI_14
PULLUP 		XLXI_125/XLXI_15
AND2B1 		XLXI_125/XLXI_18/I_36_7
OR2 		XLXI_125/XLXI_18/I_36_8
AND2 		XLXI_125/XLXI_18/I_36_9
PULLDOWN 		XLXI_125/XLXI_21
LUT2 		XLXI_125/XLXI_3/Dout0_0_and00001
   optimized to 0
LUT2 		XLXI_125/XLXI_3/Dout0_0_and00011
   optimized to 0
LUT2 		XLXI_125/XLXI_3/Dout0_1_and00001
   optimized to 0
LUT2 		XLXI_125/XLXI_3/Dout0_1_and00011
   optimized to 0
LUT2 		XLXI_125/XLXI_3/Dout0_2_and00001
   optimized to 0
LUT2 		XLXI_125/XLXI_3/Dout0_2_and00011
   optimized to 0
LUT2 		XLXI_125/XLXI_3/Dout0_3_and00001
   optimized to 0
LUT2 		XLXI_125/XLXI_3/Dout0_3_and00011
   optimized to 0
LUT2 		XLXI_125/XLXI_3/Dout1_0_and00001
   optimized to 0
LUT2 		XLXI_125/XLXI_3/Dout1_0_and00011
   optimized to 0
LUT2 		XLXI_125/XLXI_3/Dout1_1_and00001
   optimized to 0
LUT2 		XLXI_125/XLXI_3/Dout1_1_and00011
   optimized to 0
LUT2 		XLXI_125/XLXI_3/Dout1_2_and00001
   optimized to 0
LUT2 		XLXI_125/XLXI_3/Dout1_2_and00011
   optimized to 0
LUT2 		XLXI_125/XLXI_3/Dout1_3_and00001
   optimized to 0
LUT2 		XLXI_125/XLXI_3/Dout1_3_and00011
   optimized to 0
AND2 		XLXI_125/XLXI_35/XLXI_8/I_36_9
BUF 		XLXI_125/XLXI_38
PULLDOWN 		XLXI_125/XLXI_39
INV 		XLXI_125/XLXI_4/dpO1_INV_0
PULLDOWN 		XLXI_127/XLXI_5
PULLUP 		XLXI_168/XLXI_3
PULLUP 		XLXI_169/XLXI_3
PULLUP 		XLXI_171/XLXI_3
PULLDOWN 		XLXI_177
PULLUP 		XLXI_178/XLXI_1/XLXI_3
PULLUP 		XLXI_191/XLXI_2/XLXI_11
PULLDOWN 		XLXI_191/XLXI_2/XLXI_25_0
PULLDOWN 		XLXI_191/XLXI_2/XLXI_25_1
PULLDOWN 		XLXI_191/XLXI_2/XLXI_25_2
PULLDOWN 		XLXI_191/XLXI_2/XLXI_25_3
PULLDOWN 		XLXI_191/XLXI_2/XLXI_25_4
PULLDOWN 		XLXI_191/XLXI_2/XLXI_25_5
PULLDOWN 		XLXI_191/XLXI_2/XLXI_25_6
PULLDOWN 		XLXI_191/XLXI_2/XLXI_25_7
PULLUP 		XLXI_191/XLXI_3/XLXI_11
PULLDOWN 		XLXI_191/XLXI_3/XLXI_25_0
PULLDOWN 		XLXI_191/XLXI_3/XLXI_25_1
PULLDOWN 		XLXI_191/XLXI_3/XLXI_25_2
PULLDOWN 		XLXI_191/XLXI_3/XLXI_25_3
PULLDOWN 		XLXI_191/XLXI_3/XLXI_25_4
PULLDOWN 		XLXI_191/XLXI_3/XLXI_25_5
PULLDOWN 		XLXI_191/XLXI_3/XLXI_25_6
PULLDOWN 		XLXI_191/XLXI_3/XLXI_25_7
PULLUP 		XLXI_191/XLXI_31/XLXI_11
PULLDOWN 		XLXI_191/XLXI_31/XLXI_25_0
PULLDOWN 		XLXI_191/XLXI_31/XLXI_25_1
PULLDOWN 		XLXI_191/XLXI_31/XLXI_25_2
PULLDOWN 		XLXI_191/XLXI_31/XLXI_25_3
PULLDOWN 		XLXI_191/XLXI_31/XLXI_25_4
PULLDOWN 		XLXI_191/XLXI_31/XLXI_25_5
PULLDOWN 		XLXI_191/XLXI_31/XLXI_25_6
PULLDOWN 		XLXI_191/XLXI_31/XLXI_25_7
PULLUP 		XLXI_202/XLXI_1/XLXI_3
INV 		XLXI_50/RST_inv1_INV_0
PULLUP 		XLXI_65
INV 		XLXI_9/sseg_7_not00001_INV_0
GND 		XST_GND
VCC 		XST_VCC
AND3B2 		XLXI_191/XLXI_10/I_36_37
AND3B1 		XLXI_191/XLXI_10/I_36_40
AND3B2 		XLXI_191/XLXI_11/I_36_37
AND3B1 		XLXI_191/XLXI_11/I_36_40
AND3B2 		XLXI_202/XLXI_3/I_36_37
AND3B1 		XLXI_202/XLXI_3/I_36_40

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| AddrLEDs<0>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| AddrLEDs<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| AddrLEDs<2>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| AddrLEDs<3>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| AddrLEDs<4>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| AddrMode                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| B8                                 | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| ClkDiv0                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| ClkDiv1                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| ClockOut                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Col<0>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Col<1>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Col<2>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Col<3>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| DataMode                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| DebugMode                          | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| DebugStep                          | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| HzMode                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| IncrementPC                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| InstrMode                          | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| ProgramMode                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| ShowC                              | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| anO<0>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| anO<1>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| anO<2>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| anO<3>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| rowI<0>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              | PULLDOWN | 0 / 0    |
| rowI<1>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              | PULLDOWN | 0 / 0    |
| rowI<2>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              | PULLDOWN | 0 / 0    |
| rowI<3>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              | PULLDOWN | 0 / 0    |
| sseg<0>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sseg<1>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sseg<2>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sseg<3>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sseg<4>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sseg<5>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sseg<6>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sseg<7>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
XLXI_123/XLXI_115/XLXI_115_I_Q0_27      
XLXI_123/XLXI_115/XLXI_115_I_Q1_26      
XLXI_123/XLXI_115/XLXI_115_I_Q2_25      
XLXI_123/XLXI_115/XLXI_115_I_Q3_24      
XLXI_123/XLXI_115/XLXI_115_I_Q4_23      
XLXI_123/XLXI_115/XLXI_115_I_Q5_22      
XLXI_123_XLXI_123_37                    
XLXI_123_XLXI_124_38                    
XLXI_191_XLXI_10_11                     
XLXI_191_XLXI_11_12                     
XLXI_191_XLXI_2_XLXI_10_10              
XLXI_191_XLXI_31_XLXI_10_10             
XLXI_191_XLXI_32_13                     
XLXI_191_XLXI_3_XLXI_10_10              
XLXI_202_XLXI_3_9                       

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
