#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000019c7e57a2f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000019c7e57a610 .scope module, "gaussian_pyramid_tb" "gaussian_pyramid_tb" 3 10;
 .timescale -9 -12;
P_0000019c7e48bec0 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_0000019c7e48bef8 .param/l "HEIGHT" 0 3 13, +C4<00000000000000000000000001000000>;
P_0000019c7e48bf30 .param/l "WIDTH" 0 3 12, +C4<00000000000000000000000001000000>;
v0000019c7e5ee4b0_0 .net "O1L1_pixel_in", 7 0, v0000019c7e5e9160_0;  1 drivers
v0000019c7e5ee370_0 .net "O1L1_write_addr", 11 0, v0000019c7e5e8120_0;  1 drivers
v0000019c7e5ee550_0 .net "O1L1_write_valid", 0 0, v0000019c7e5e9200_0;  1 drivers
v0000019c7e5eda10_0 .net "O1L2_pixel_in", 7 0, v0000019c7e5e9ca0_0;  1 drivers
v0000019c7e5ecd90_0 .net "O1L2_write_addr", 11 0, v0000019c7e5e9d40_0;  1 drivers
v0000019c7e5ee0f0_0 .net "O1L2_write_valid", 0 0, v0000019c7e5e9e80_0;  1 drivers
v0000019c7e5eeeb0_0 .net "O1L3_pixel_in", 7 0, v0000019c7e5e8a80_0;  1 drivers
v0000019c7e5ed0b0_0 .net "O1L3_write_addr", 11 0, v0000019c7e5e92a0_0;  1 drivers
v0000019c7e5eea50_0 .net "O1L3_write_valid", 0 0, v0000019c7e5e9980_0;  1 drivers
v0000019c7e5ed330_0 .net "O2L1_pixel_in", 7 0, v0000019c7e5eaec0_0;  1 drivers
v0000019c7e5edbf0_0 .net "O2L1_write_addr", 9 0, v0000019c7e5ebbe0_0;  1 drivers
v0000019c7e5ee050_0 .net "O2L1_write_valid", 0 0, v0000019c7e5eb460_0;  1 drivers
v0000019c7e5eeaf0_0 .net "O2L2_pixel_in", 7 0, v0000019c7e5eaf60_0;  1 drivers
v0000019c7e5ed290_0 .net "O2L2_write_addr", 9 0, v0000019c7e5eb0a0_0;  1 drivers
v0000019c7e5eee10_0 .net "O2L2_write_valid", 0 0, v0000019c7e5ebf00_0;  1 drivers
v0000019c7e5edc90_0 .net "O2L3_pixel_in", 7 0, v0000019c7e5ea9c0_0;  1 drivers
v0000019c7e5ed010_0 .net "O2L3_write_addr", 9 0, v0000019c7e5ebb40_0;  1 drivers
v0000019c7e5edb50_0 .net "O2L3_write_valid", 0 0, v0000019c7e5eb780_0;  1 drivers
v0000019c7e5ece30_0 .net "O3L1_pixel_in", 7 0, v0000019c7e5ef130_0;  1 drivers
v0000019c7e5ee190_0 .net "O3L1_write_addr", 7 0, v0000019c7e5f0490_0;  1 drivers
v0000019c7e5edd30_0 .net "O3L1_write_valid", 0 0, v0000019c7e5f02b0_0;  1 drivers
v0000019c7e5ed3d0_0 .net "O3L2_pixel_in", 7 0, v0000019c7e5ef310_0;  1 drivers
v0000019c7e5ed470_0 .net "O3L2_write_addr", 7 0, v0000019c7e5ef770_0;  1 drivers
v0000019c7e5ec750_0 .net "O3L2_write_valid", 0 0, v0000019c7e5f0350_0;  1 drivers
v0000019c7e5ec890_0 .net "O3L3_pixel_in", 7 0, v0000019c7e5efb30_0;  1 drivers
v0000019c7e5ee5f0_0 .net "O3L3_write_addr", 7 0, v0000019c7e5ef810_0;  1 drivers
v0000019c7e5ee230_0 .net "O3L3_write_valid", 0 0, v0000019c7e5ef630_0;  1 drivers
v0000019c7e5ed510_0 .var "clk_in", 0 0;
v0000019c7e5ecf70_0 .net "pixel_in", 7 0, L_0000019c7e5594d0;  1 drivers
v0000019c7e5ed650_0 .net "pyramid_done", 0 0, v0000019c7e5eef50_0;  1 drivers
v0000019c7e5ed5b0_0 .net "read_addr", 11 0, v0000019c7e5efef0_0;  1 drivers
v0000019c7e5eeb90_0 .net "read_addr_valid", 0 0, v0000019c7e5f05d0_0;  1 drivers
v0000019c7e5eecd0_0 .var "rst_in", 0 0;
v0000019c7e5ee410_0 .var "start_pyramid", 0 0;
S_0000019c7e47d060 .scope module, "image" "xilinx_single_port_ram_read_first" 3 68, 4 10 0, S_0000019c7e57a610;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000019c7e43b200 .param/str "INIT_FILE" 0 4 14, "util/image.mem";
P_0000019c7e43b238 .param/l "RAM_DEPTH" 0 4 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0000019c7e43b270 .param/str "RAM_PERFORMANCE" 0 4 13, "HIGH_PERFORMANCE";
P_0000019c7e43b2a8 .param/l "RAM_WIDTH" 0 4 11, +C4<00000000000000000000000000001000>;
v0000019c7e540160 .array "BRAM", 0 4095, 7 0;
v0000019c7e53f120_0 .net "addra", 11 0, v0000019c7e5efef0_0;  alias, 1 drivers
v0000019c7e540b60_0 .net "clka", 0 0, v0000019c7e5ed510_0;  1 drivers
L_0000019c7e5f4718 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000019c7e53fe40_0 .net "dina", 7 0, L_0000019c7e5f4718;  1 drivers
v0000019c7e53fbc0_0 .net "douta", 7 0, L_0000019c7e5594d0;  alias, 1 drivers
v0000019c7e53f3a0_0 .net "ena", 0 0, v0000019c7e5f05d0_0;  alias, 1 drivers
v0000019c7e53fee0_0 .var "ram_data", 7 0;
L_0000019c7e5f47a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c7e540200_0 .net "regcea", 0 0, L_0000019c7e5f47a8;  1 drivers
v0000019c7e5408e0_0 .net "rsta", 0 0, v0000019c7e5eecd0_0;  1 drivers
L_0000019c7e5f4760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019c7e53fc60_0 .net "wea", 0 0, L_0000019c7e5f4760;  1 drivers
S_0000019c7e47d1f0 .scope function.vec4.u32, "clogb2" "clogb2" 4 74, 4 74 0, S_0000019c7e47d060;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000019c7e47d1f0
v0000019c7e53efe0_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.image.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0000019c7e53efe0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000019c7e53efe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000019c7e53efe0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000019c7e3f95d0 .scope generate, "output_register" "output_register" 4 51, 4 51 0, S_0000019c7e47d060;
 .timescale -9 -12;
L_0000019c7e5594d0 .functor BUFZ 8, v0000019c7e540a20_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019c7e540a20_0 .var "douta_reg", 7 0;
E_0000019c7e52d950 .event posedge, v0000019c7e540b60_0;
S_0000019c7e3f9760 .scope generate, "use_init_file" "use_init_file" 4 31, 4 31 0, S_0000019c7e47d060;
 .timescale -9 -12;
S_0000019c7e3ead70 .scope module, "pyramid" "gaussian_pyramid" 3 83, 5 5 0, S_0000019c7e57a610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "O1L1_write_addr";
    .port_info 6 /OUTPUT 1 "O1L1_write_valid";
    .port_info 7 /OUTPUT 8 "O1L1_pixel_out";
    .port_info 8 /OUTPUT 12 "O1L2_write_addr";
    .port_info 9 /OUTPUT 1 "O1L2_write_valid";
    .port_info 10 /OUTPUT 8 "O1L2_pixel_out";
    .port_info 11 /OUTPUT 12 "O1L3_write_addr";
    .port_info 12 /OUTPUT 1 "O1L3_write_valid";
    .port_info 13 /OUTPUT 8 "O1L3_pixel_out";
    .port_info 14 /OUTPUT 10 "O2L1_write_addr";
    .port_info 15 /OUTPUT 1 "O2L1_write_valid";
    .port_info 16 /OUTPUT 8 "O2L1_pixel_out";
    .port_info 17 /OUTPUT 10 "O2L2_write_addr";
    .port_info 18 /OUTPUT 1 "O2L2_write_valid";
    .port_info 19 /OUTPUT 8 "O2L2_pixel_out";
    .port_info 20 /OUTPUT 10 "O2L3_write_addr";
    .port_info 21 /OUTPUT 1 "O2L3_write_valid";
    .port_info 22 /OUTPUT 8 "O2L3_pixel_out";
    .port_info 23 /OUTPUT 8 "O3L1_write_addr";
    .port_info 24 /OUTPUT 1 "O3L1_write_valid";
    .port_info 25 /OUTPUT 8 "O3L1_pixel_out";
    .port_info 26 /OUTPUT 8 "O3L2_write_addr";
    .port_info 27 /OUTPUT 1 "O3L2_write_valid";
    .port_info 28 /OUTPUT 8 "O3L2_pixel_out";
    .port_info 29 /OUTPUT 8 "O3L3_write_addr";
    .port_info 30 /OUTPUT 1 "O3L3_write_valid";
    .port_info 31 /OUTPUT 8 "O3L3_pixel_out";
    .port_info 32 /INPUT 1 "start_in";
    .port_info 33 /OUTPUT 1 "pyramid_done";
P_0000019c7e48c2e0 .param/l "BIT_DEPTH" 0 5 6, +C4<00000000000000000000000000001000>;
P_0000019c7e48c318 .param/l "TOP_HEIGHT" 0 5 8, +C4<00000000000000000000000001000000>;
P_0000019c7e48c350 .param/l "TOP_WIDTH" 0 5 7, +C4<00000000000000000000000001000000>;
enum0000019c7e498fa0 .enum2/s (32)
   "IDLE" 0,
   "O1L1" 1,
   "O1L2" 2,
   "O1L3" 3,
   "O2L1" 4,
   "O2L2" 5,
   "O2L3" 6,
   "O3L1" 7,
   "O3L2" 8,
   "O3L3" 9
 ;
v0000019c7e5e95c0_0 .net "O12_resize_done", 0 0, v0000019c7e5d7870_0;  1 drivers
v0000019c7e5e8580_0 .var "O12_start_resizing", 0 0;
v0000019c7e5ea240_0 .var "O1Buffer1_pixel_in", 7 0;
v0000019c7e5ea7e0_0 .net "O1Buffer1_pixel_out", 7 0, L_0000019c7e557d30;  1 drivers
v0000019c7e5e8c60_0 .var "O1Buffer1_read_addr", 11 0;
v0000019c7e5e9020_0 .var "O1Buffer1_read_addr_valid", 0 0;
v0000019c7e5e9b60_0 .var "O1Buffer1_write_addr", 11 0;
v0000019c7e5ea380_0 .var "O1Buffer1_write_valid", 0 0;
v0000019c7e5e9660_0 .var "O1Buffer2_pixel_in", 7 0;
v0000019c7e5ea740_0 .net "O1Buffer2_pixel_out", 7 0, L_0000019c7e558120;  1 drivers
v0000019c7e5ea880_0 .var "O1Buffer2_read_addr", 11 0;
v0000019c7e5e8bc0_0 .var "O1Buffer2_read_addr_valid", 0 0;
v0000019c7e5e9700_0 .var "O1Buffer2_write_addr", 11 0;
v0000019c7e5e90c0_0 .var "O1Buffer2_write_valid", 0 0;
v0000019c7e5e9160_0 .var "O1L1_pixel_out", 7 0;
v0000019c7e5e8120_0 .var "O1L1_write_addr", 11 0;
v0000019c7e5e9200_0 .var "O1L1_write_valid", 0 0;
v0000019c7e5e9ca0_0 .var "O1L2_pixel_out", 7 0;
v0000019c7e5e9d40_0 .var "O1L2_write_addr", 11 0;
v0000019c7e5e9e80_0 .var "O1L2_write_valid", 0 0;
v0000019c7e5e8a80_0 .var "O1L3_pixel_out", 7 0;
v0000019c7e5e92a0_0 .var "O1L3_write_addr", 11 0;
v0000019c7e5e9980_0 .var "O1L3_write_valid", 0 0;
v0000019c7e5e8b20_0 .net "O1_blur_done", 0 0, v0000019c7e5ceb80_0;  1 drivers
v0000019c7e5e9340_0 .var "O1_blur_pixel_in", 7 0;
v0000019c7e5e97a0_0 .net "O1_blur_pixel_out", 7 0, L_0000019c7e558f20;  1 drivers
v0000019c7e5e81c0_0 .net "O1_blur_read_addr", 11 0, v0000019c7e5ced60_0;  1 drivers
v0000019c7e5e93e0_0 .net "O1_blur_read_addr_valid", 0 0, v0000019c7e5cf080_0;  1 drivers
v0000019c7e5e9f20_0 .net "O1_blur_write_addr", 11 0, L_0000019c7e5eca70;  1 drivers
v0000019c7e5e8260_0 .net "O1_blur_write_valid", 0 0, L_0000019c7e559000;  1 drivers
v0000019c7e5e8300_0 .var "O1_resize_pixel_in", 7 0;
v0000019c7e5e9840_0 .net "O1_resize_read_addr", 11 0, L_0000019c7e5ecbb0;  1 drivers
v0000019c7e5e9a20_0 .net "O1_resize_read_addr_valid", 0 0, v0000019c7e5d6290_0;  1 drivers
v0000019c7e5e8620_0 .var "O1_start_blurring", 0 0;
v0000019c7e5e9c00_0 .net "O23_resize_done", 0 0, v0000019c7e5e2d30_0;  1 drivers
v0000019c7e5e8d00_0 .var "O23_start_resizing", 0 0;
v0000019c7e5e84e0_0 .var "O2Buffer1_pixel_in", 7 0;
v0000019c7e5e86c0_0 .net "O2Buffer1_pixel_out", 7 0, L_0000019c7e557f60;  1 drivers
v0000019c7e5e8800_0 .var "O2Buffer1_read_addr", 9 0;
v0000019c7e5eb500_0 .var "O2Buffer1_read_addr_valid", 0 0;
v0000019c7e5eba00_0 .var "O2Buffer1_write_addr", 9 0;
v0000019c7e5ebdc0_0 .var "O2Buffer1_write_valid", 0 0;
v0000019c7e5eb000_0 .var "O2Buffer2_pixel_in", 7 0;
v0000019c7e5ebe60_0 .net "O2Buffer2_pixel_out", 7 0, L_0000019c7e557ef0;  1 drivers
v0000019c7e5eb5a0_0 .var "O2Buffer2_read_addr", 9 0;
v0000019c7e5eae20_0 .var "O2Buffer2_read_addr_valid", 0 0;
v0000019c7e5eb960_0 .var "O2Buffer2_write_addr", 9 0;
v0000019c7e5ebaa0_0 .var "O2Buffer2_write_valid", 0 0;
v0000019c7e5eaec0_0 .var "O2L1_pixel_out", 7 0;
v0000019c7e5ebbe0_0 .var "O2L1_write_addr", 9 0;
v0000019c7e5eb460_0 .var "O2L1_write_valid", 0 0;
v0000019c7e5eaf60_0 .var "O2L2_pixel_out", 7 0;
v0000019c7e5eb0a0_0 .var "O2L2_write_addr", 9 0;
v0000019c7e5ebf00_0 .var "O2L2_write_valid", 0 0;
v0000019c7e5ea9c0_0 .var "O2L3_pixel_out", 7 0;
v0000019c7e5ebb40_0 .var "O2L3_write_addr", 9 0;
v0000019c7e5eb780_0 .var "O2L3_write_valid", 0 0;
v0000019c7e5eb140_0 .net "O2_blur_done", 0 0, v0000019c7e5dea90_0;  1 drivers
v0000019c7e5ebfa0_0 .var "O2_blur_pixel_in", 7 0;
v0000019c7e5eb1e0_0 .net "O2_blur_pixel_out", 7 0, L_0000019c7e557860;  1 drivers
v0000019c7e5eb320_0 .net "O2_blur_read_addr", 9 0, v0000019c7e5deb30_0;  1 drivers
v0000019c7e5ea920_0 .net "O2_blur_read_addr_valid", 0 0, v0000019c7e5de090_0;  1 drivers
v0000019c7e5eb640_0 .net "O2_blur_write_addr", 9 0, L_0000019c7e5eec30;  1 drivers
v0000019c7e5ebc80_0 .net "O2_blur_write_valid", 0 0, L_0000019c7e557b00;  1 drivers
v0000019c7e5eaa60_0 .var "O2_resize_pixel_in", 7 0;
v0000019c7e5eb8c0_0 .net "O2_resize_pixel_out", 7 0, v0000019c7e5d6a10_0;  1 drivers
v0000019c7e5ebd20_0 .net "O2_resize_read_addr", 9 0, L_0000019c7e5eced0;  1 drivers
v0000019c7e5eab00_0 .net "O2_resize_read_addr_valid", 0 0, v0000019c7e5e20b0_0;  1 drivers
v0000019c7e5eb280_0 .net "O2_resize_write_addr", 9 0, v0000019c7e5d7690_0;  1 drivers
v0000019c7e5eaba0_0 .net "O2_resize_write_addr_valid", 0 0, v0000019c7e5d77d0_0;  1 drivers
v0000019c7e5eac40_0 .var "O2_start_blurring", 0 0;
v0000019c7e5eb6e0_0 .var "O3Buffer1_pixel_in", 7 0;
v0000019c7e5eb820_0 .net "O3Buffer1_pixel_out", 7 0, L_0000019c7e557e10;  1 drivers
v0000019c7e5eb3c0_0 .var "O3Buffer1_read_addr", 7 0;
v0000019c7e5eace0_0 .var "O3Buffer1_read_addr_valid", 0 0;
v0000019c7e5ead80_0 .var "O3Buffer1_write_addr", 7 0;
v0000019c7e5f00d0_0 .var "O3Buffer1_write_valid", 0 0;
v0000019c7e5ef950_0 .var "O3Buffer2_pixel_in", 7 0;
v0000019c7e5ef9f0_0 .net "O3Buffer2_pixel_out", 7 0, L_0000019c7e558820;  1 drivers
v0000019c7e5f0530_0 .var "O3Buffer2_read_addr", 7 0;
v0000019c7e5f0210_0 .var "O3Buffer2_read_addr_valid", 0 0;
v0000019c7e5f0170_0 .var "O3Buffer2_write_addr", 7 0;
v0000019c7e5efa90_0 .var "O3Buffer2_write_valid", 0 0;
v0000019c7e5ef130_0 .var "O3L1_pixel_out", 7 0;
v0000019c7e5f0490_0 .var "O3L1_write_addr", 7 0;
v0000019c7e5f02b0_0 .var "O3L1_write_valid", 0 0;
v0000019c7e5ef310_0 .var "O3L2_pixel_out", 7 0;
v0000019c7e5ef770_0 .var "O3L2_write_addr", 7 0;
v0000019c7e5f0350_0 .var "O3L2_write_valid", 0 0;
v0000019c7e5efb30_0 .var "O3L3_pixel_out", 7 0;
v0000019c7e5ef810_0 .var "O3L3_write_addr", 7 0;
v0000019c7e5ef630_0 .var "O3L3_write_valid", 0 0;
v0000019c7e5efbd0_0 .net "O3_blur_done", 0 0, v0000019c7e5ea420_0;  1 drivers
v0000019c7e5f0030_0 .var "O3_blur_pixel_in", 7 0;
v0000019c7e5efc70_0 .net "O3_blur_pixel_out", 7 0, L_0000019c7e557e80;  1 drivers
v0000019c7e5efd10_0 .net "O3_blur_read_addr", 7 0, v0000019c7e5ea1a0_0;  1 drivers
v0000019c7e5ef3b0_0 .net "O3_blur_read_addr_valid", 0 0, v0000019c7e5e9480_0;  1 drivers
v0000019c7e5eff90_0 .net "O3_blur_write_addr", 7 0, L_0000019c7e5ede70;  1 drivers
v0000019c7e5ef590_0 .net "O3_blur_write_valid", 0 0, L_0000019c7e559070;  1 drivers
v0000019c7e5f03f0_0 .net "O3_resize_pixel_out", 7 0, v0000019c7e5dee50_0;  1 drivers
v0000019c7e5ef090_0 .net "O3_resize_write_addr", 7 0, v0000019c7e5de1d0_0;  1 drivers
v0000019c7e5efe50_0 .net "O3_resize_write_addr_valid", 0 0, v0000019c7e5def90_0;  1 drivers
v0000019c7e5efdb0_0 .var "O3_start_blurring", 0 0;
v0000019c7e5ef450_0 .net "clk_in", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e5ef8b0_0 .net "ext_pixel_in", 7 0, L_0000019c7e5594d0;  alias, 1 drivers
v0000019c7e5efef0_0 .var "ext_read_addr", 11 0;
v0000019c7e5f05d0_0 .var "ext_read_addr_valid", 0 0;
v0000019c7e5ef4f0_0 .var "ext_read_addr_valid_pipe", 1 0;
v0000019c7e5eef50_0 .var "pyramid_done", 0 0;
v0000019c7e5ef1d0_0 .net "rst_in", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
v0000019c7e5eeff0_0 .net "start_in", 0 0, v0000019c7e5ee410_0;  1 drivers
v0000019c7e5ef6d0_0 .var "start_read_original", 0 0;
v0000019c7e5ef270_0 .var/2s "state", 31 0;
v0000019c7e5edfb0_0 .var "state_initialized", 0 0;
E_0000019c7e52db10/0 .event anyedge, v0000019c7e5ef270_0, v0000019c7e53f120_0, v0000019c7e5ef4f0_0, v0000019c7e53fbc0_0;
E_0000019c7e52db10/1 .event anyedge, v0000019c7e5ced60_0, v0000019c7e5cf080_0, v0000019c7e506970_0, v0000019c7e5cff80_0;
E_0000019c7e52db10/2 .event anyedge, v0000019c7e5ceea0_0, v0000019c7e5d02a0_0, v0000019c7e4c5130_0, v0000019c7e5d61f0_0;
E_0000019c7e52db10/3 .event anyedge, v0000019c7e5d6290_0, v0000019c7e5d7690_0, v0000019c7e5d77d0_0, v0000019c7e5d6a10_0;
E_0000019c7e52db10/4 .event anyedge, v0000019c7e5deb30_0, v0000019c7e5de090_0, v0000019c7e5daf30_0, v0000019c7e5debd0_0;
E_0000019c7e52db10/5 .event anyedge, v0000019c7e5df0d0_0, v0000019c7e5de950_0, v0000019c7e5db390_0, v0000019c7e5e2b50_0;
E_0000019c7e52db10/6 .event anyedge, v0000019c7e5e20b0_0, v0000019c7e5de1d0_0, v0000019c7e5def90_0, v0000019c7e5dee50_0;
E_0000019c7e52db10/7 .event anyedge, v0000019c7e5ea1a0_0, v0000019c7e5e9480_0, v0000019c7e5e34b0_0, v0000019c7e5ea600_0;
E_0000019c7e52db10/8 .event anyedge, v0000019c7e5ea2e0_0, v0000019c7e5ea100_0, v0000019c7e5e4730_0;
E_0000019c7e52db10 .event/or E_0000019c7e52db10/0, E_0000019c7e52db10/1, E_0000019c7e52db10/2, E_0000019c7e52db10/3, E_0000019c7e52db10/4, E_0000019c7e52db10/5, E_0000019c7e52db10/6, E_0000019c7e52db10/7, E_0000019c7e52db10/8;
S_0000019c7e3e3450 .scope module, "O1Buffer1" "xilinx_true_dual_port_read_first_2_clock_ram" 5 70, 6 10 0, S_0000019c7e3ead70;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000019c7e3f98f0 .param/str "INIT_FILE" 0 6 14, "\000";
P_0000019c7e3f9928 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0000019c7e3f9960 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0000019c7e3f9998 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v0000019c7e540480 .array "BRAM", 0 4095, 7 0;
v0000019c7e540520_0 .net "addra", 11 0, v0000019c7e5e9b60_0;  1 drivers
v0000019c7e540ac0_0 .net "addrb", 11 0, v0000019c7e5e8c60_0;  1 drivers
v0000019c7e5405c0_0 .net "clka", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e540c00_0 .net "clkb", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e540660_0 .net "dina", 7 0, v0000019c7e5ea240_0;  1 drivers
o0000019c7e57aeb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000019c7e540700_0 .net "dinb", 7 0, o0000019c7e57aeb8;  0 drivers
v0000019c7e540ca0_0 .net "douta", 7 0, L_0000019c7e558900;  1 drivers
v0000019c7e506970_0 .net "doutb", 7 0, L_0000019c7e557d30;  alias, 1 drivers
L_0000019c7e5f4838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c7e507730_0 .net "ena", 0 0, L_0000019c7e5f4838;  1 drivers
v0000019c7e5070f0_0 .net "enb", 0 0, v0000019c7e5e9020_0;  1 drivers
v0000019c7e507870_0 .var/i "idx", 31 0;
v0000019c7e507910_0 .var "ram_data_a", 7 0;
v0000019c7e507ff0_0 .var "ram_data_b", 7 0;
L_0000019c7e5f4880 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c7e507c30_0 .net "regcea", 0 0, L_0000019c7e5f4880;  1 drivers
L_0000019c7e5f48c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c7e5074b0_0 .net "regceb", 0 0, L_0000019c7e5f48c8;  1 drivers
v0000019c7e508130_0 .net "rsta", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
v0000019c7e508630_0 .net "rstb", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
v0000019c7e5081d0_0 .net "wea", 0 0, v0000019c7e5ea380_0;  1 drivers
L_0000019c7e5f47f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019c7e508270_0 .net "web", 0 0, L_0000019c7e5f47f0;  1 drivers
S_0000019c7e3e35e0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_0000019c7e3e3450;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000019c7e3e35e0
v0000019c7e53f620_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O1Buffer1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0000019c7e53f620_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0000019c7e53f620_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000019c7e53f620_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0000019c7e42f240 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_0000019c7e3e3450;
 .timescale -9 -12;
v0000019c7e540340_0 .var/i "ram_index", 31 0;
S_0000019c7e42f3d0 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_0000019c7e3e3450;
 .timescale -9 -12;
L_0000019c7e558900 .functor BUFZ 8, v0000019c7e5403e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000019c7e557d30 .functor BUFZ 8, v0000019c7e53f260_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019c7e5403e0_0 .var "douta_reg", 7 0;
v0000019c7e53f260_0 .var "doutb_reg", 7 0;
S_0000019c7e401e70 .scope module, "O1Buffer2" "xilinx_true_dual_port_read_first_2_clock_ram" 5 98, 6 10 0, S_0000019c7e3ead70;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000019c7e42f560 .param/str "INIT_FILE" 0 6 14, "\000";
P_0000019c7e42f598 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0000019c7e42f5d0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0000019c7e42f608 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v0000019c7e506bf0 .array "BRAM", 0 4095, 7 0;
v0000019c7e507550_0 .net "addra", 11 0, v0000019c7e5e9700_0;  1 drivers
v0000019c7e506d30_0 .net "addrb", 11 0, v0000019c7e5ea880_0;  1 drivers
v0000019c7e5072d0_0 .net "clka", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e5075f0_0 .net "clkb", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e4c54f0_0 .net "dina", 7 0, v0000019c7e5e9660_0;  1 drivers
o0000019c7e57b578 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000019c7e4c4a50_0 .net "dinb", 7 0, o0000019c7e57b578;  0 drivers
v0000019c7e4c5090_0 .net "douta", 7 0, L_0000019c7e557fd0;  1 drivers
v0000019c7e4c5130_0 .net "doutb", 7 0, L_0000019c7e558120;  alias, 1 drivers
L_0000019c7e5f4958 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c7e4c4d70_0 .net "ena", 0 0, L_0000019c7e5f4958;  1 drivers
v0000019c7e4c4ff0_0 .net "enb", 0 0, v0000019c7e5e8bc0_0;  1 drivers
v0000019c7e4c4e10_0 .var/i "idx", 31 0;
v0000019c7e4c5590_0 .var "ram_data_a", 7 0;
v0000019c7e4c51d0_0 .var "ram_data_b", 7 0;
L_0000019c7e5f49a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c7e4c4af0_0 .net "regcea", 0 0, L_0000019c7e5f49a0;  1 drivers
L_0000019c7e5f49e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c7e4c56d0_0 .net "regceb", 0 0, L_0000019c7e5f49e8;  1 drivers
v0000019c7e4c4b90_0 .net "rsta", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
v0000019c7e4c4eb0_0 .net "rstb", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
v0000019c7e5cefe0_0 .net "wea", 0 0, v0000019c7e5e90c0_0;  1 drivers
L_0000019c7e5f4910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019c7e5cf120_0 .net "web", 0 0, L_0000019c7e5f4910;  1 drivers
S_0000019c7e402000 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_0000019c7e401e70;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000019c7e402000
v0000019c7e506790_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O1Buffer2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0000019c7e506790_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0000019c7e506790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000019c7e506790_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0000019c7e414900 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_0000019c7e401e70;
 .timescale -9 -12;
v0000019c7e506a10_0 .var/i "ram_index", 31 0;
S_0000019c7e414a90 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_0000019c7e401e70;
 .timescale -9 -12;
L_0000019c7e557fd0 .functor BUFZ 8, v0000019c7e506ab0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000019c7e558120 .functor BUFZ 8, v0000019c7e506b50_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019c7e506ab0_0 .var "douta_reg", 7 0;
v0000019c7e506b50_0 .var "doutb_reg", 7 0;
S_0000019c7e3a2ce0 .scope module, "O1_blur" "blur_img" 5 242, 7 4 0, S_0000019c7e3ead70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "blur_done";
P_0000019c7e48c390 .param/l "BIT_DEPTH" 0 7 5, +C4<00000000000000000000000000001000>;
P_0000019c7e48c3c8 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000001000000>;
P_0000019c7e48c400 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000001000000>;
L_0000019c7e559000 .functor BUFZ 1, v0000019c7e5d05c0_0, C4<0>, C4<0>, C4<0>;
L_0000019c7e558f20 .functor BUFZ 8, v0000019c7e5cf3a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019c7e5d0160_0 .net *"_ivl_0", 31 0, L_0000019c7e5ee690;  1 drivers
v0000019c7e5cf4e0_0 .net *"_ivl_11", 31 0, L_0000019c7e5ee7d0;  1 drivers
v0000019c7e5cf9e0_0 .net *"_ivl_12", 31 0, L_0000019c7e5ed6f0;  1 drivers
L_0000019c7e5f4eb0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c7e5cea40_0 .net *"_ivl_3", 25 0, L_0000019c7e5f4eb0;  1 drivers
v0000019c7e5cf260_0 .net *"_ivl_4", 31 0, L_0000019c7e5ee730;  1 drivers
L_0000019c7e5f4ef8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c7e5cf760_0 .net *"_ivl_7", 25 0, L_0000019c7e5f4ef8;  1 drivers
L_0000019c7e5f4f40 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0000019c7e5d07a0_0 .net/2u *"_ivl_8", 31 0, L_0000019c7e5f4f40;  1 drivers
v0000019c7e5ceae0_0 .var "blur_data_valid_in", 0 0;
v0000019c7e5d0200_0 .net "blur_data_valid_out", 0 0, v0000019c7e5d05c0_0;  1 drivers
v0000019c7e5ceb80_0 .var "blur_done", 0 0;
v0000019c7e5cee00_0 .net "blur_out", 7 0, v0000019c7e5cf3a0_0;  1 drivers
v0000019c7e5cec20_0 .var "busy", 0 0;
v0000019c7e5cf6c0_0 .var "center_addr_x", 5 0;
v0000019c7e5cfa80_0 .var "center_addr_x_prev", 5 0;
v0000019c7e5cfbc0_0 .var "center_addr_y", 5 0;
v0000019c7e5cecc0_0 .var "center_addr_y_prev", 5 0;
v0000019c7e5d00c0_0 .net "clk_in", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e5cfe40_0 .net "ext_pixel_in", 7 0, v0000019c7e5e9340_0;  1 drivers
v0000019c7e5d02a0_0 .net "ext_pixel_out", 7 0, L_0000019c7e558f20;  alias, 1 drivers
v0000019c7e5ced60_0 .var "ext_read_addr", 11 0;
v0000019c7e5cf080_0 .var "ext_read_addr_valid", 0 0;
v0000019c7e5cfb20_0 .var "ext_read_addr_valid_pipe", 1 0;
v0000019c7e5cff80_0 .net "ext_write_addr", 11 0, L_0000019c7e5eca70;  alias, 1 drivers
v0000019c7e5ceea0_0 .net "ext_write_valid", 0 0, L_0000019c7e559000;  alias, 1 drivers
v0000019c7e5d0020_0 .var "kernel_ind", 3 0;
v0000019c7e5cef40 .array "kernel_ind_pipe", 0 1, 3 0;
v0000019c7e5cf800_0 .var "row1", 23 0;
v0000019c7e5cf8a0_0 .var "row2", 23 0;
v0000019c7e5d7730_0 .var "row3", 23 0;
v0000019c7e5d7190_0 .net "rst_in", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
v0000019c7e5d6470_0 .net "start_in", 0 0, v0000019c7e5e8620_0;  1 drivers
L_0000019c7e5ee690 .concat [ 6 26 0 0], v0000019c7e5cfa80_0, L_0000019c7e5f4eb0;
L_0000019c7e5ee730 .concat [ 6 26 0 0], v0000019c7e5cecc0_0, L_0000019c7e5f4ef8;
L_0000019c7e5ee7d0 .arith/mult 32, L_0000019c7e5ee730, L_0000019c7e5f4f40;
L_0000019c7e5ed6f0 .arith/sum 32, L_0000019c7e5ee690, L_0000019c7e5ee7d0;
L_0000019c7e5eca70 .part L_0000019c7e5ed6f0, 0, 12;
S_0000019c7e5d4a60 .scope module, "blur" "gaussian" 7 64, 8 6 0, S_0000019c7e3a2ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0000019c7e52da10 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
v0000019c7e5d0840_0 .var "busy_out", 0 0;
v0000019c7e5cf300_0 .net "clk_in", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e5cf3a0_0 .var "data_out", 7 0;
v0000019c7e5d0480_0 .net "data_valid_in", 0 0, v0000019c7e5ceae0_0;  1 drivers
v0000019c7e5d05c0_0 .var "data_valid_out", 0 0;
v0000019c7e5d0660_0 .var "error_out", 0 0;
v0000019c7e5cfc60_0 .var/i "i", 31 0;
v0000019c7e5cfee0 .array "kernel", 0 8, 7 0;
v0000019c7e5d0700_0 .net "r0_data_in", 23 0, v0000019c7e5cf800_0;  1 drivers
v0000019c7e5d0340_0 .net "r1_data_in", 23 0, v0000019c7e5cf8a0_0;  1 drivers
v0000019c7e5cfd00_0 .net "r2_data_in", 23 0, v0000019c7e5d7730_0;  1 drivers
v0000019c7e5cf440_0 .net "rowdata", 71 0, L_0000019c7e5ec7f0;  1 drivers
v0000019c7e5d08e0_0 .net "rst_in", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
v0000019c7e5d0520 .array "stage1_data", 0 8, 10 0;
v0000019c7e5cf580 .array "stage1_data_reg", 0 8, 10 0;
v0000019c7e5d03e0_0 .var "stage1_reg_valid", 0 0;
v0000019c7e5cf620_0 .var "stage1_valid", 0 0;
v0000019c7e5cfda0_0 .var "stage2_accumulator", 11 0;
v0000019c7e5cf1c0_0 .var "stage2_data", 11 0;
v0000019c7e5cf940_0 .var "stage2_valid", 0 0;
v0000019c7e5cf580_0 .array/port v0000019c7e5cf580, 0;
v0000019c7e5cf580_1 .array/port v0000019c7e5cf580, 1;
v0000019c7e5cf580_2 .array/port v0000019c7e5cf580, 2;
v0000019c7e5cf580_3 .array/port v0000019c7e5cf580, 3;
E_0000019c7e52dbd0/0 .event anyedge, v0000019c7e5cf580_0, v0000019c7e5cf580_1, v0000019c7e5cf580_2, v0000019c7e5cf580_3;
v0000019c7e5cf580_4 .array/port v0000019c7e5cf580, 4;
v0000019c7e5cf580_5 .array/port v0000019c7e5cf580, 5;
v0000019c7e5cf580_6 .array/port v0000019c7e5cf580, 6;
v0000019c7e5cf580_7 .array/port v0000019c7e5cf580, 7;
E_0000019c7e52dbd0/1 .event anyedge, v0000019c7e5cf580_4, v0000019c7e5cf580_5, v0000019c7e5cf580_6, v0000019c7e5cf580_7;
v0000019c7e5cf580_8 .array/port v0000019c7e5cf580, 8;
E_0000019c7e52dbd0/2 .event anyedge, v0000019c7e5cf580_8;
E_0000019c7e52dbd0 .event/or E_0000019c7e52dbd0/0, E_0000019c7e52dbd0/1, E_0000019c7e52dbd0/2;
L_0000019c7e5ec7f0 .concat [ 24 24 24 0], v0000019c7e5d7730_0, v0000019c7e5cf8a0_0, v0000019c7e5cf800_0;
S_0000019c7e5d5230 .scope module, "O1_to_O2" "image_half_full" 5 308, 9 4 0, S_0000019c7e3ead70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 10 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "resize_done";
    .port_info 10 /OUTPUT 6 "old_center_addr_x_used";
    .port_info 11 /OUTPUT 6 "old_center_addr_y_used";
P_0000019c7e48cb20 .param/l "BIT_DEPTH" 0 9 5, +C4<00000000000000000000000000001000>;
P_0000019c7e48cb58 .param/l "OLD_HEIGHT" 0 9 7, +C4<00000000000000000000000001000000>;
P_0000019c7e48cb90 .param/l "OLD_WIDTH" 0 9 6, +C4<00000000000000000000000001000000>;
v0000019c7e5d70f0_0 .net *"_ivl_0", 31 0, L_0000019c7e5ecb10;  1 drivers
v0000019c7e5d60b0_0 .net *"_ivl_11", 31 0, L_0000019c7e5ee9b0;  1 drivers
v0000019c7e5d7230_0 .net *"_ivl_12", 31 0, L_0000019c7e5eed70;  1 drivers
L_0000019c7e5f5138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c7e5d7050_0 .net *"_ivl_3", 25 0, L_0000019c7e5f5138;  1 drivers
v0000019c7e5d5d90_0 .net *"_ivl_4", 31 0, L_0000019c7e5ee2d0;  1 drivers
L_0000019c7e5f5180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c7e5d6ab0_0 .net *"_ivl_7", 25 0, L_0000019c7e5f5180;  1 drivers
L_0000019c7e5f51c8 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0000019c7e5d72d0_0 .net/2u *"_ivl_8", 31 0, L_0000019c7e5f51c8;  1 drivers
v0000019c7e5d68d0_0 .var "busy", 0 0;
v0000019c7e5d5c50_0 .var "center_addr_x", 5 0;
v0000019c7e5d6830_0 .var "center_addr_y", 5 0;
v0000019c7e5d6970_0 .net "clk_in", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e5d75f0_0 .net "ext_pixel_in", 7 0, v0000019c7e5e8300_0;  1 drivers
v0000019c7e5d74b0_0 .net "ext_pixel_out", 7 0, v0000019c7e5d6a10_0;  alias, 1 drivers
v0000019c7e5d61f0_0 .net "ext_read_addr", 11 0, L_0000019c7e5ecbb0;  alias, 1 drivers
v0000019c7e5d6290_0 .var "ext_read_addr_valid", 0 0;
v0000019c7e5d65b0_0 .var "ext_read_addr_valid_pipe", 1 0;
v0000019c7e5d6b50_0 .net "ext_write_addr", 9 0, v0000019c7e5d7690_0;  alias, 1 drivers
v0000019c7e5d7550_0 .net "ext_write_valid", 0 0, v0000019c7e5d77d0_0;  alias, 1 drivers
v0000019c7e5d66f0_0 .var "old_center_addr_x_used", 5 0;
v0000019c7e5d6bf0_0 .var "old_center_addr_y_used", 5 0;
v0000019c7e5d7870_0 .var "resize_done", 0 0;
v0000019c7e5d6c90_0 .var "resize_in", 7 0;
v0000019c7e5d6d30_0 .var "resize_in_valid", 0 0;
v0000019c7e5d6dd0_0 .net "rst_in", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
v0000019c7e5d5e30_0 .net "start_in", 0 0, v0000019c7e5e8580_0;  1 drivers
L_0000019c7e5ecb10 .concat [ 6 26 0 0], v0000019c7e5d5c50_0, L_0000019c7e5f5138;
L_0000019c7e5ee2d0 .concat [ 6 26 0 0], v0000019c7e5d6830_0, L_0000019c7e5f5180;
L_0000019c7e5ee9b0 .arith/mult 32, L_0000019c7e5ee2d0, L_0000019c7e5f51c8;
L_0000019c7e5eed70 .arith/sum 32, L_0000019c7e5ecb10, L_0000019c7e5ee9b0;
L_0000019c7e5ecbb0 .part L_0000019c7e5eed70, 0, 12;
S_0000019c7e5d56e0 .scope module, "downsizer" "image_half" 9 96, 10 4 0, S_0000019c7e5d5230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 6 "data_x_in";
    .port_info 4 /INPUT 6 "data_y_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 10 "data_addr_out";
    .port_info 8 /OUTPUT 1 "data_valid_out";
    .port_info 9 /OUTPUT 1 "done_out";
P_0000019c7e3cd800 .param/l "BIT_DEPTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_0000019c7e3cd838 .param/l "NEW_WIDTH" 0 10 6, +C4<00000000000000000000000000100000>;
v0000019c7e5d6790_0 .net "clk_in", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e5d7690_0 .var "data_addr_out", 9 0;
v0000019c7e5d7370_0 .net "data_in", 7 0, v0000019c7e5d6c90_0;  1 drivers
v0000019c7e5d6a10_0 .var "data_out", 7 0;
v0000019c7e5d5cf0_0 .net "data_valid_in", 0 0, v0000019c7e5d6d30_0;  1 drivers
v0000019c7e5d77d0_0 .var "data_valid_out", 0 0;
v0000019c7e5d6650_0 .net "data_x_in", 5 0, v0000019c7e5d66f0_0;  1 drivers
v0000019c7e5d5f70_0 .net "data_y_in", 5 0, v0000019c7e5d6bf0_0;  1 drivers
v0000019c7e5d6510_0 .var "done_out", 0 0;
v0000019c7e5d7410_0 .net "rst_in", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
S_0000019c7e5d53c0 .scope module, "O2Buffer1" "xilinx_true_dual_port_read_first_2_clock_ram" 5 127, 6 10 0, S_0000019c7e3ead70;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000019c7e402190 .param/str "INIT_FILE" 0 6 14, "\000";
P_0000019c7e4021c8 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0000019c7e402200 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0000019c7e402238 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v0000019c7e5d6fb0 .array "BRAM", 0 1023, 7 0;
v0000019c7e5d5a70_0 .net "addra", 9 0, v0000019c7e5eba00_0;  1 drivers
v0000019c7e5d5ed0_0 .net "addrb", 9 0, v0000019c7e5e8800_0;  1 drivers
v0000019c7e5d5bb0_0 .net "clka", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e5d6010_0 .net "clkb", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e5d6330_0 .net "dina", 7 0, v0000019c7e5e84e0_0;  1 drivers
o0000019c7e57d138 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000019c7e5d63d0_0 .net "dinb", 7 0, o0000019c7e57d138;  0 drivers
v0000019c7e5dad50_0 .net "douta", 7 0, L_0000019c7e5580b0;  1 drivers
v0000019c7e5daf30_0 .net "doutb", 7 0, L_0000019c7e557f60;  alias, 1 drivers
L_0000019c7e5f4a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c7e5da990_0 .net "ena", 0 0, L_0000019c7e5f4a78;  1 drivers
v0000019c7e5da670_0 .net "enb", 0 0, v0000019c7e5eb500_0;  1 drivers
v0000019c7e5db610_0 .var/i "idx", 31 0;
v0000019c7e5da7b0_0 .var "ram_data_a", 7 0;
v0000019c7e5d9ef0_0 .var "ram_data_b", 7 0;
L_0000019c7e5f4ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c7e5db2f0_0 .net "regcea", 0 0, L_0000019c7e5f4ac0;  1 drivers
L_0000019c7e5f4b08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c7e5db890_0 .net "regceb", 0 0, L_0000019c7e5f4b08;  1 drivers
v0000019c7e5d9c70_0 .net "rsta", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
v0000019c7e5db570_0 .net "rstb", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
v0000019c7e5da170_0 .net "wea", 0 0, v0000019c7e5ebdc0_0;  1 drivers
L_0000019c7e5f4a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019c7e5dab70_0 .net "web", 0 0, L_0000019c7e5f4a30;  1 drivers
S_0000019c7e5d5550 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_0000019c7e5d53c0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000019c7e5d5550
v0000019c7e5d6e70_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O2Buffer1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v0000019c7e5d6e70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0000019c7e5d6e70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000019c7e5d6e70_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_0000019c7e5d50a0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_0000019c7e5d53c0;
 .timescale -9 -12;
v0000019c7e5d6150_0 .var/i "ram_index", 31 0;
S_0000019c7e5d4bf0 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_0000019c7e5d53c0;
 .timescale -9 -12;
L_0000019c7e5580b0 .functor BUFZ 8, v0000019c7e5d5b10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000019c7e557f60 .functor BUFZ 8, v0000019c7e5d6f10_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019c7e5d5b10_0 .var "douta_reg", 7 0;
v0000019c7e5d6f10_0 .var "doutb_reg", 7 0;
S_0000019c7e5d4d80 .scope module, "O2Buffer2" "xilinx_true_dual_port_read_first_2_clock_ram" 5 155, 6 10 0, S_0000019c7e3ead70;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000019c7e3e3770 .param/str "INIT_FILE" 0 6 14, "\000";
P_0000019c7e3e37a8 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0000019c7e3e37e0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0000019c7e3e3818 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v0000019c7e5dafd0 .array "BRAM", 0 1023, 7 0;
v0000019c7e5da3f0_0 .net "addra", 9 0, v0000019c7e5eb960_0;  1 drivers
v0000019c7e5db4d0_0 .net "addrb", 9 0, v0000019c7e5eb5a0_0;  1 drivers
v0000019c7e5da8f0_0 .net "clka", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e5db6b0_0 .net "clkb", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e5dacb0_0 .net "dina", 7 0, v0000019c7e5eb000_0;  1 drivers
o0000019c7e57d7f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000019c7e5db070_0 .net "dinb", 7 0, o0000019c7e57d7f8;  0 drivers
v0000019c7e5db110_0 .net "douta", 7 0, L_0000019c7e558890;  1 drivers
v0000019c7e5db390_0 .net "doutb", 7 0, L_0000019c7e557ef0;  alias, 1 drivers
L_0000019c7e5f4b98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c7e5d9a90_0 .net "ena", 0 0, L_0000019c7e5f4b98;  1 drivers
v0000019c7e5da710_0 .net "enb", 0 0, v0000019c7e5eae20_0;  1 drivers
v0000019c7e5db750_0 .var/i "idx", 31 0;
v0000019c7e5da210_0 .var "ram_data_a", 7 0;
v0000019c7e5daa30_0 .var "ram_data_b", 7 0;
L_0000019c7e5f4be0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c7e5daad0_0 .net "regcea", 0 0, L_0000019c7e5f4be0;  1 drivers
L_0000019c7e5f4c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c7e5d9e50_0 .net "regceb", 0 0, L_0000019c7e5f4c28;  1 drivers
v0000019c7e5dac10_0 .net "rsta", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
v0000019c7e5dadf0_0 .net "rstb", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
v0000019c7e5d9f90_0 .net "wea", 0 0, v0000019c7e5ebaa0_0;  1 drivers
L_0000019c7e5f4b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019c7e5da530_0 .net "web", 0 0, L_0000019c7e5f4b50;  1 drivers
S_0000019c7e5d5870 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_0000019c7e5d4d80;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000019c7e5d5870
v0000019c7e5d9d10_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O2Buffer2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v0000019c7e5d9d10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v0000019c7e5d9d10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000019c7e5d9d10_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_0000019c7e5d4f10 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_0000019c7e5d4d80;
 .timescale -9 -12;
v0000019c7e5da850_0 .var/i "ram_index", 31 0;
S_0000019c7e5dd480 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_0000019c7e5d4d80;
 .timescale -9 -12;
L_0000019c7e558890 .functor BUFZ 8, v0000019c7e5da350_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000019c7e557ef0 .functor BUFZ 8, v0000019c7e5db250_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019c7e5da350_0 .var "douta_reg", 7 0;
v0000019c7e5db250_0 .var "doutb_reg", 7 0;
S_0000019c7e5dd7a0 .scope module, "O2_blur" "blur_img" 5 264, 7 4 0, S_0000019c7e3ead70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 10 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 10 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "blur_done";
P_0000019c7e48c5a0 .param/l "BIT_DEPTH" 0 7 5, +C4<00000000000000000000000000001000>;
P_0000019c7e48c5d8 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000100000>;
P_0000019c7e48c610 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000100000>;
L_0000019c7e557b00 .functor BUFZ 1, v0000019c7e5da2b0_0, C4<0>, C4<0>, C4<0>;
L_0000019c7e557860 .functor BUFZ 8, v0000019c7e5da0d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019c7e5dfa30_0 .net *"_ivl_0", 31 0, L_0000019c7e5ed830;  1 drivers
v0000019c7e5de9f0_0 .net *"_ivl_11", 31 0, L_0000019c7e5ee910;  1 drivers
v0000019c7e5de770_0 .net *"_ivl_12", 31 0, L_0000019c7e5edab0;  1 drivers
L_0000019c7e5f4f88 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c7e5de450_0 .net *"_ivl_3", 26 0, L_0000019c7e5f4f88;  1 drivers
v0000019c7e5de4f0_0 .net *"_ivl_4", 31 0, L_0000019c7e5ee870;  1 drivers
L_0000019c7e5f4fd0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c7e5df990_0 .net *"_ivl_7", 26 0, L_0000019c7e5f4fd0;  1 drivers
L_0000019c7e5f5018 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0000019c7e5df490_0 .net/2u *"_ivl_8", 31 0, L_0000019c7e5f5018;  1 drivers
v0000019c7e5ddeb0_0 .var "blur_data_valid_in", 0 0;
v0000019c7e5dfc10_0 .net "blur_data_valid_out", 0 0, v0000019c7e5da2b0_0;  1 drivers
v0000019c7e5dea90_0 .var "blur_done", 0 0;
v0000019c7e5de3b0_0 .net "blur_out", 7 0, v0000019c7e5da0d0_0;  1 drivers
v0000019c7e5de310_0 .var "busy", 0 0;
v0000019c7e5de8b0_0 .var "center_addr_x", 4 0;
v0000019c7e5dfd50_0 .var "center_addr_x_prev", 4 0;
v0000019c7e5df210_0 .var "center_addr_y", 4 0;
v0000019c7e5ddf50_0 .var "center_addr_y_prev", 4 0;
v0000019c7e5df2b0_0 .net "clk_in", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e5ddff0_0 .net "ext_pixel_in", 7 0, v0000019c7e5ebfa0_0;  1 drivers
v0000019c7e5de950_0 .net "ext_pixel_out", 7 0, L_0000019c7e557860;  alias, 1 drivers
v0000019c7e5deb30_0 .var "ext_read_addr", 9 0;
v0000019c7e5de090_0 .var "ext_read_addr_valid", 0 0;
v0000019c7e5dec70_0 .var "ext_read_addr_valid_pipe", 1 0;
v0000019c7e5debd0_0 .net "ext_write_addr", 9 0, L_0000019c7e5eec30;  alias, 1 drivers
v0000019c7e5df0d0_0 .net "ext_write_valid", 0 0, L_0000019c7e557b00;  alias, 1 drivers
v0000019c7e5de590_0 .var "kernel_ind", 3 0;
v0000019c7e5ded10 .array "kernel_ind_pipe", 0 1, 3 0;
v0000019c7e5df530_0 .var "row1", 23 0;
v0000019c7e5de630_0 .var "row2", 23 0;
v0000019c7e5df3f0_0 .var "row3", 23 0;
v0000019c7e5de130_0 .net "rst_in", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
v0000019c7e5de6d0_0 .net "start_in", 0 0, v0000019c7e5eac40_0;  1 drivers
L_0000019c7e5ed830 .concat [ 5 27 0 0], v0000019c7e5dfd50_0, L_0000019c7e5f4f88;
L_0000019c7e5ee870 .concat [ 5 27 0 0], v0000019c7e5ddf50_0, L_0000019c7e5f4fd0;
L_0000019c7e5ee910 .arith/mult 32, L_0000019c7e5ee870, L_0000019c7e5f5018;
L_0000019c7e5edab0 .arith/sum 32, L_0000019c7e5ed830, L_0000019c7e5ee910;
L_0000019c7e5eec30 .part L_0000019c7e5edab0, 0, 10;
S_0000019c7e5dc030 .scope module, "blur" "gaussian" 7 64, 8 6 0, S_0000019c7e5dd7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0000019c7e52f550 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
v0000019c7e5dae90_0 .var "busy_out", 0 0;
v0000019c7e5d9b30_0 .net "clk_in", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e5da0d0_0 .var "data_out", 7 0;
v0000019c7e5db930_0 .net "data_valid_in", 0 0, v0000019c7e5ddeb0_0;  1 drivers
v0000019c7e5da2b0_0 .var "data_valid_out", 0 0;
v0000019c7e5db430_0 .var "error_out", 0 0;
v0000019c7e5da490_0 .var/i "i", 31 0;
v0000019c7e5d9bd0 .array "kernel", 0 8, 7 0;
v0000019c7e5db1b0_0 .net "r0_data_in", 23 0, v0000019c7e5df530_0;  1 drivers
v0000019c7e5d9db0_0 .net "r1_data_in", 23 0, v0000019c7e5de630_0;  1 drivers
v0000019c7e5da030_0 .net "r2_data_in", 23 0, v0000019c7e5df3f0_0;  1 drivers
v0000019c7e5da5d0_0 .net "rowdata", 71 0, L_0000019c7e5ed790;  1 drivers
v0000019c7e5dfad0_0 .net "rst_in", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
v0000019c7e5df350 .array "stage1_data", 0 8, 10 0;
v0000019c7e5dfb70 .array "stage1_data_reg", 0 8, 10 0;
v0000019c7e5de270_0 .var "stage1_reg_valid", 0 0;
v0000019c7e5df7b0_0 .var "stage1_valid", 0 0;
v0000019c7e5df170_0 .var "stage2_accumulator", 11 0;
v0000019c7e5de810_0 .var "stage2_data", 11 0;
v0000019c7e5dfcb0_0 .var "stage2_valid", 0 0;
v0000019c7e5dfb70_0 .array/port v0000019c7e5dfb70, 0;
v0000019c7e5dfb70_1 .array/port v0000019c7e5dfb70, 1;
v0000019c7e5dfb70_2 .array/port v0000019c7e5dfb70, 2;
v0000019c7e5dfb70_3 .array/port v0000019c7e5dfb70, 3;
E_0000019c7e530250/0 .event anyedge, v0000019c7e5dfb70_0, v0000019c7e5dfb70_1, v0000019c7e5dfb70_2, v0000019c7e5dfb70_3;
v0000019c7e5dfb70_4 .array/port v0000019c7e5dfb70, 4;
v0000019c7e5dfb70_5 .array/port v0000019c7e5dfb70, 5;
v0000019c7e5dfb70_6 .array/port v0000019c7e5dfb70, 6;
v0000019c7e5dfb70_7 .array/port v0000019c7e5dfb70, 7;
E_0000019c7e530250/1 .event anyedge, v0000019c7e5dfb70_4, v0000019c7e5dfb70_5, v0000019c7e5dfb70_6, v0000019c7e5dfb70_7;
v0000019c7e5dfb70_8 .array/port v0000019c7e5dfb70, 8;
E_0000019c7e530250/2 .event anyedge, v0000019c7e5dfb70_8;
E_0000019c7e530250 .event/or E_0000019c7e530250/0, E_0000019c7e530250/1, E_0000019c7e530250/2;
L_0000019c7e5ed790 .concat [ 24 24 24 0], v0000019c7e5df3f0_0, v0000019c7e5de630_0, v0000019c7e5df530_0;
S_0000019c7e5ddc50 .scope module, "O2_to_O3" "image_half_full" 5 332, 9 4 0, S_0000019c7e3ead70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 10 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 8 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "resize_done";
    .port_info 10 /OUTPUT 5 "old_center_addr_x_used";
    .port_info 11 /OUTPUT 5 "old_center_addr_y_used";
P_0000019c7e48c7b0 .param/l "BIT_DEPTH" 0 9 5, +C4<00000000000000000000000000001000>;
P_0000019c7e48c7e8 .param/l "OLD_HEIGHT" 0 9 7, +C4<00000000000000000000000000100000>;
P_0000019c7e48c820 .param/l "OLD_WIDTH" 0 9 6, +C4<00000000000000000000000000100000>;
v0000019c7e5df8f0_0 .net *"_ivl_0", 31 0, L_0000019c7e5ecc50;  1 drivers
v0000019c7e5e3730_0 .net *"_ivl_11", 31 0, L_0000019c7e5eccf0;  1 drivers
v0000019c7e5e28d0_0 .net *"_ivl_12", 31 0, L_0000019c7e5edf10;  1 drivers
L_0000019c7e5f5210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c7e5e2970_0 .net *"_ivl_3", 26 0, L_0000019c7e5f5210;  1 drivers
v0000019c7e5e2c90_0 .net *"_ivl_4", 31 0, L_0000019c7e5ed150;  1 drivers
L_0000019c7e5f5258 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c7e5e32d0_0 .net *"_ivl_7", 26 0, L_0000019c7e5f5258;  1 drivers
L_0000019c7e5f52a0 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0000019c7e5e2510_0 .net/2u *"_ivl_8", 31 0, L_0000019c7e5f52a0;  1 drivers
v0000019c7e5e2a10_0 .var "busy", 0 0;
v0000019c7e5e2830_0 .var "center_addr_x", 4 0;
v0000019c7e5e26f0_0 .var "center_addr_y", 4 0;
v0000019c7e5e2e70_0 .net "clk_in", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e5e35f0_0 .net "ext_pixel_in", 7 0, v0000019c7e5eaa60_0;  1 drivers
v0000019c7e5e2ab0_0 .net "ext_pixel_out", 7 0, v0000019c7e5dee50_0;  alias, 1 drivers
v0000019c7e5e2b50_0 .net "ext_read_addr", 9 0, L_0000019c7e5eced0;  alias, 1 drivers
v0000019c7e5e20b0_0 .var "ext_read_addr_valid", 0 0;
v0000019c7e5e25b0_0 .var "ext_read_addr_valid_pipe", 1 0;
v0000019c7e5e2dd0_0 .net "ext_write_addr", 7 0, v0000019c7e5de1d0_0;  alias, 1 drivers
v0000019c7e5e3a50_0 .net "ext_write_valid", 0 0, v0000019c7e5def90_0;  alias, 1 drivers
v0000019c7e5e3230_0 .var "old_center_addr_x_used", 4 0;
v0000019c7e5e2bf0_0 .var "old_center_addr_y_used", 4 0;
v0000019c7e5e2d30_0 .var "resize_done", 0 0;
v0000019c7e5e2290_0 .var "resize_in", 7 0;
v0000019c7e5e2150_0 .var "resize_in_valid", 0 0;
v0000019c7e5e39b0_0 .net "rst_in", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
v0000019c7e5e2650_0 .net "start_in", 0 0, v0000019c7e5e8d00_0;  1 drivers
L_0000019c7e5ecc50 .concat [ 5 27 0 0], v0000019c7e5e2830_0, L_0000019c7e5f5210;
L_0000019c7e5ed150 .concat [ 5 27 0 0], v0000019c7e5e26f0_0, L_0000019c7e5f5258;
L_0000019c7e5eccf0 .arith/mult 32, L_0000019c7e5ed150, L_0000019c7e5f52a0;
L_0000019c7e5edf10 .arith/sum 32, L_0000019c7e5ecc50, L_0000019c7e5eccf0;
L_0000019c7e5eced0 .part L_0000019c7e5edf10, 0, 10;
S_0000019c7e5dc800 .scope module, "downsizer" "image_half" 9 96, 10 4 0, S_0000019c7e5ddc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 5 "data_x_in";
    .port_info 4 /INPUT 5 "data_y_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 8 "data_addr_out";
    .port_info 8 /OUTPUT 1 "data_valid_out";
    .port_info 9 /OUTPUT 1 "done_out";
P_0000019c7e3ced00 .param/l "BIT_DEPTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_0000019c7e3ced38 .param/l "NEW_WIDTH" 0 10 6, +C4<00000000000000000000000000010000>;
v0000019c7e5df5d0_0 .net "clk_in", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e5de1d0_0 .var "data_addr_out", 7 0;
v0000019c7e5dedb0_0 .net "data_in", 7 0, v0000019c7e5e2290_0;  1 drivers
v0000019c7e5dee50_0 .var "data_out", 7 0;
v0000019c7e5deef0_0 .net "data_valid_in", 0 0, v0000019c7e5e2150_0;  1 drivers
v0000019c7e5def90_0 .var "data_valid_out", 0 0;
v0000019c7e5df710_0 .net "data_x_in", 4 0, v0000019c7e5e3230_0;  1 drivers
v0000019c7e5df030_0 .net "data_y_in", 4 0, v0000019c7e5e2bf0_0;  1 drivers
v0000019c7e5df670_0 .var "done_out", 0 0;
v0000019c7e5df850_0 .net "rst_in", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
S_0000019c7e5dce40 .scope module, "O3Buffer1" "xilinx_true_dual_port_read_first_2_clock_ram" 5 184, 6 10 0, S_0000019c7e3ead70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000019c7e3a3080 .param/str "INIT_FILE" 0 6 14, "\000";
P_0000019c7e3a30b8 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0000019c7e3a30f0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0000019c7e3a3128 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v0000019c7e5e37d0 .array "BRAM", 0 255, 7 0;
v0000019c7e5e2330_0 .net "addra", 7 0, v0000019c7e5ead80_0;  1 drivers
v0000019c7e5e2790_0 .net "addrb", 7 0, v0000019c7e5eb3c0_0;  1 drivers
v0000019c7e5e30f0_0 .net "clka", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e5e3af0_0 .net "clkb", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e5e3190_0 .net "dina", 7 0, v0000019c7e5eb6e0_0;  1 drivers
o0000019c7e57f3b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000019c7e5e3370_0 .net "dinb", 7 0, o0000019c7e57f3b8;  0 drivers
v0000019c7e5e3410_0 .net "douta", 7 0, L_0000019c7e558190;  1 drivers
v0000019c7e5e34b0_0 .net "doutb", 7 0, L_0000019c7e557e10;  alias, 1 drivers
L_0000019c7e5f4cb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c7e5e23d0_0 .net "ena", 0 0, L_0000019c7e5f4cb8;  1 drivers
v0000019c7e5e3870_0 .net "enb", 0 0, v0000019c7e5eace0_0;  1 drivers
v0000019c7e5e3550_0 .var/i "idx", 31 0;
v0000019c7e5e3910_0 .var "ram_data_a", 7 0;
v0000019c7e5e3b90_0 .var "ram_data_b", 7 0;
L_0000019c7e5f4d00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c7e5e3c30_0 .net "regcea", 0 0, L_0000019c7e5f4d00;  1 drivers
L_0000019c7e5f4d48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c7e5e2470_0 .net "regceb", 0 0, L_0000019c7e5f4d48;  1 drivers
v0000019c7e5e3cd0_0 .net "rsta", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
v0000019c7e5e3d70_0 .net "rstb", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
v0000019c7e5e1ed0_0 .net "wea", 0 0, v0000019c7e5f00d0_0;  1 drivers
L_0000019c7e5f4c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019c7e5e1f70_0 .net "web", 0 0, L_0000019c7e5f4c70;  1 drivers
S_0000019c7e5dc1c0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_0000019c7e5dce40;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000019c7e5dc1c0
v0000019c7e5e2fb0_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O3Buffer1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v0000019c7e5e2fb0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v0000019c7e5e2fb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000019c7e5e2fb0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_0000019c7e5dc350 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_0000019c7e5dce40;
 .timescale -9 -12;
v0000019c7e5e21f0_0 .var/i "ram_index", 31 0;
S_0000019c7e5dcb20 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_0000019c7e5dce40;
 .timescale -9 -12;
L_0000019c7e558190 .functor BUFZ 8, v0000019c7e5e3050_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000019c7e557e10 .functor BUFZ 8, v0000019c7e5e3690_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019c7e5e3050_0 .var "douta_reg", 7 0;
v0000019c7e5e3690_0 .var "doutb_reg", 7 0;
S_0000019c7e5dd930 .scope module, "O3Buffer2" "xilinx_true_dual_port_read_first_2_clock_ram" 5 212, 6 10 0, S_0000019c7e3ead70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000019c7e57a010 .param/str "INIT_FILE" 0 6 14, "\000";
P_0000019c7e57a048 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0000019c7e57a080 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0000019c7e57a0b8 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v0000019c7e5e47d0 .array "BRAM", 0 255, 7 0;
v0000019c7e5e4e10_0 .net "addra", 7 0, v0000019c7e5f0170_0;  1 drivers
v0000019c7e5e5630_0 .net "addrb", 7 0, v0000019c7e5f0530_0;  1 drivers
v0000019c7e5e5a90_0 .net "clka", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e5e4c30_0 .net "clkb", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e5e4870_0 .net "dina", 7 0, v0000019c7e5ef950_0;  1 drivers
o0000019c7e57fa78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000019c7e5e49b0_0 .net "dinb", 7 0, o0000019c7e57fa78;  0 drivers
v0000019c7e5e4690_0 .net "douta", 7 0, L_0000019c7e5584a0;  1 drivers
v0000019c7e5e4730_0 .net "doutb", 7 0, L_0000019c7e558820;  alias, 1 drivers
L_0000019c7e5f4dd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c7e5e5c70_0 .net "ena", 0 0, L_0000019c7e5f4dd8;  1 drivers
v0000019c7e5e4230_0 .net "enb", 0 0, v0000019c7e5f0210_0;  1 drivers
v0000019c7e5e4cd0_0 .var/i "idx", 31 0;
v0000019c7e5e5810_0 .var "ram_data_a", 7 0;
v0000019c7e5e4f50_0 .var "ram_data_b", 7 0;
L_0000019c7e5f4e20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c7e5e4550_0 .net "regcea", 0 0, L_0000019c7e5f4e20;  1 drivers
L_0000019c7e5f4e68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c7e5e5090_0 .net "regceb", 0 0, L_0000019c7e5f4e68;  1 drivers
v0000019c7e5e54f0_0 .net "rsta", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
v0000019c7e5e5f90_0 .net "rstb", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
v0000019c7e5e4af0_0 .net "wea", 0 0, v0000019c7e5efa90_0;  1 drivers
L_0000019c7e5f4d90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019c7e5e4b90_0 .net "web", 0 0, L_0000019c7e5f4d90;  1 drivers
S_0000019c7e5dd2f0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_0000019c7e5dd930;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000019c7e5dd2f0
v0000019c7e5e59f0_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O3Buffer2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v0000019c7e5e59f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v0000019c7e5e59f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000019c7e5e59f0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_0000019c7e5ddac0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_0000019c7e5dd930;
 .timescale -9 -12;
v0000019c7e5e4910_0 .var/i "ram_index", 31 0;
S_0000019c7e5dd160 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_0000019c7e5dd930;
 .timescale -9 -12;
L_0000019c7e5584a0 .functor BUFZ 8, v0000019c7e5e4a50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000019c7e558820 .functor BUFZ 8, v0000019c7e5e5bd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019c7e5e4a50_0 .var "douta_reg", 7 0;
v0000019c7e5e5bd0_0 .var "doutb_reg", 7 0;
S_0000019c7e5dbea0 .scope module, "O3_blur" "blur_img" 5 286, 7 4 0, S_0000019c7e3ead70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 8 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 8 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "blur_done";
P_0000019c7e5e70d0 .param/l "BIT_DEPTH" 0 7 5, +C4<00000000000000000000000000001000>;
P_0000019c7e5e7108 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000010000>;
P_0000019c7e5e7140 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000010000>;
L_0000019c7e559070 .functor BUFZ 1, v0000019c7e5e4eb0_0, C4<0>, C4<0>, C4<0>;
L_0000019c7e557e80 .functor BUFZ 8, v0000019c7e5e58b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019c7e5e5770_0 .net *"_ivl_0", 31 0, L_0000019c7e5ed8d0;  1 drivers
v0000019c7e5e42d0_0 .net *"_ivl_11", 31 0, L_0000019c7e5eddd0;  1 drivers
v0000019c7e5e5950_0 .net *"_ivl_12", 31 0, L_0000019c7e5ec9d0;  1 drivers
L_0000019c7e5f5060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c7e5e4410_0 .net *"_ivl_3", 27 0, L_0000019c7e5f5060;  1 drivers
v0000019c7e5e45f0_0 .net *"_ivl_4", 31 0, L_0000019c7e5ed970;  1 drivers
L_0000019c7e5f50a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c7e5e44b0_0 .net *"_ivl_7", 27 0, L_0000019c7e5f50a8;  1 drivers
L_0000019c7e5f50f0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000019c7e5e88a0_0 .net/2u *"_ivl_8", 31 0, L_0000019c7e5f50f0;  1 drivers
v0000019c7e5ea4c0_0 .var "blur_data_valid_in", 0 0;
v0000019c7e5e8e40_0 .net "blur_data_valid_out", 0 0, v0000019c7e5e4eb0_0;  1 drivers
v0000019c7e5ea420_0 .var "blur_done", 0 0;
v0000019c7e5e8940_0 .net "blur_out", 7 0, v0000019c7e5e58b0_0;  1 drivers
v0000019c7e5e9de0_0 .var "busy", 0 0;
v0000019c7e5e89e0_0 .var "center_addr_x", 3 0;
v0000019c7e5e9fc0_0 .var "center_addr_x_prev", 3 0;
v0000019c7e5e98e0_0 .var "center_addr_y", 3 0;
v0000019c7e5ea060_0 .var "center_addr_y_prev", 3 0;
v0000019c7e5e9ac0_0 .net "clk_in", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e5ea560_0 .net "ext_pixel_in", 7 0, v0000019c7e5f0030_0;  1 drivers
v0000019c7e5ea100_0 .net "ext_pixel_out", 7 0, L_0000019c7e557e80;  alias, 1 drivers
v0000019c7e5ea1a0_0 .var "ext_read_addr", 7 0;
v0000019c7e5e9480_0 .var "ext_read_addr_valid", 0 0;
v0000019c7e5e8440_0 .var "ext_read_addr_valid_pipe", 1 0;
v0000019c7e5ea600_0 .net "ext_write_addr", 7 0, L_0000019c7e5ede70;  alias, 1 drivers
v0000019c7e5ea2e0_0 .net "ext_write_valid", 0 0, L_0000019c7e559070;  alias, 1 drivers
v0000019c7e5e8760_0 .var "kernel_ind", 3 0;
v0000019c7e5e8ee0 .array "kernel_ind_pipe", 0 1, 3 0;
v0000019c7e5e83a0_0 .var "row1", 23 0;
v0000019c7e5e9520_0 .var "row2", 23 0;
v0000019c7e5e8f80_0 .var "row3", 23 0;
v0000019c7e5e8da0_0 .net "rst_in", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
v0000019c7e5ea6a0_0 .net "start_in", 0 0, v0000019c7e5efdb0_0;  1 drivers
L_0000019c7e5ed8d0 .concat [ 4 28 0 0], v0000019c7e5e9fc0_0, L_0000019c7e5f5060;
L_0000019c7e5ed970 .concat [ 4 28 0 0], v0000019c7e5ea060_0, L_0000019c7e5f50a8;
L_0000019c7e5eddd0 .arith/mult 32, L_0000019c7e5ed970, L_0000019c7e5f50f0;
L_0000019c7e5ec9d0 .arith/sum 32, L_0000019c7e5ed8d0, L_0000019c7e5eddd0;
L_0000019c7e5ede70 .part L_0000019c7e5ec9d0, 0, 8;
S_0000019c7e5dc4e0 .scope module, "blur" "gaussian" 7 64, 8 6 0, S_0000019c7e5dbea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0000019c7e531450 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
v0000019c7e5e5ef0_0 .var "busy_out", 0 0;
v0000019c7e5e4d70_0 .net "clk_in", 0 0, v0000019c7e5ed510_0;  alias, 1 drivers
v0000019c7e5e58b0_0 .var "data_out", 7 0;
v0000019c7e5e51d0_0 .net "data_valid_in", 0 0, v0000019c7e5ea4c0_0;  1 drivers
v0000019c7e5e4eb0_0 .var "data_valid_out", 0 0;
v0000019c7e5e4ff0_0 .var "error_out", 0 0;
v0000019c7e5e5130_0 .var/i "i", 31 0;
v0000019c7e5e5d10 .array "kernel", 0 8, 7 0;
v0000019c7e5e5db0_0 .net "r0_data_in", 23 0, v0000019c7e5e83a0_0;  1 drivers
v0000019c7e5e5270_0 .net "r1_data_in", 23 0, v0000019c7e5e9520_0;  1 drivers
v0000019c7e5e40f0_0 .net "r2_data_in", 23 0, v0000019c7e5e8f80_0;  1 drivers
v0000019c7e5e5450_0 .net "rowdata", 71 0, L_0000019c7e5ec930;  1 drivers
v0000019c7e5e56d0_0 .net "rst_in", 0 0, v0000019c7e5eecd0_0;  alias, 1 drivers
v0000019c7e5e5310 .array "stage1_data", 0 8, 10 0;
v0000019c7e5e5e50 .array "stage1_data_reg", 0 8, 10 0;
v0000019c7e5e53b0_0 .var "stage1_reg_valid", 0 0;
v0000019c7e5e5b30_0 .var "stage1_valid", 0 0;
v0000019c7e5e4370_0 .var "stage2_accumulator", 11 0;
v0000019c7e5e4190_0 .var "stage2_data", 11 0;
v0000019c7e5e5590_0 .var "stage2_valid", 0 0;
v0000019c7e5e5e50_0 .array/port v0000019c7e5e5e50, 0;
v0000019c7e5e5e50_1 .array/port v0000019c7e5e5e50, 1;
v0000019c7e5e5e50_2 .array/port v0000019c7e5e5e50, 2;
v0000019c7e5e5e50_3 .array/port v0000019c7e5e5e50, 3;
E_0000019c7e531690/0 .event anyedge, v0000019c7e5e5e50_0, v0000019c7e5e5e50_1, v0000019c7e5e5e50_2, v0000019c7e5e5e50_3;
v0000019c7e5e5e50_4 .array/port v0000019c7e5e5e50, 4;
v0000019c7e5e5e50_5 .array/port v0000019c7e5e5e50, 5;
v0000019c7e5e5e50_6 .array/port v0000019c7e5e5e50, 6;
v0000019c7e5e5e50_7 .array/port v0000019c7e5e5e50, 7;
E_0000019c7e531690/1 .event anyedge, v0000019c7e5e5e50_4, v0000019c7e5e5e50_5, v0000019c7e5e5e50_6, v0000019c7e5e5e50_7;
v0000019c7e5e5e50_8 .array/port v0000019c7e5e5e50, 8;
E_0000019c7e531690/2 .event anyedge, v0000019c7e5e5e50_8;
E_0000019c7e531690 .event/or E_0000019c7e531690/0, E_0000019c7e531690/1, E_0000019c7e531690/2;
L_0000019c7e5ec930 .concat [ 24 24 24 0], v0000019c7e5e8f80_0, v0000019c7e5e9520_0, v0000019c7e5e83a0_0;
    .scope S_0000019c7e3f9760;
T_7 ;
    %vpi_call/w 4 33 "$readmemh", P_0000019c7e43b200, v0000019c7e540160, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000019c7e3f95d0;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e540a20_0, 0, 8;
    %end;
    .thread T_8, $init;
    .scope S_0000019c7e3f95d0;
T_9 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5408e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c7e540a20_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000019c7e540200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000019c7e53fee0_0;
    %assign/vec4 v0000019c7e540a20_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000019c7e47d060;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e53fee0_0, 0, 8;
    %end;
    .thread T_10, $init;
    .scope S_0000019c7e47d060;
T_11 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e53f3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000019c7e53fc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000019c7e53fe40_0;
    %load/vec4 v0000019c7e53f120_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e540160, 0, 4;
T_11.2 ;
    %load/vec4 v0000019c7e53f120_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000019c7e540160, 4;
    %assign/vec4 v0000019c7e53fee0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000019c7e42f240;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e540340_0, 0, 32;
T_12.0 ;
    %load/vec4 v0000019c7e540340_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000019c7e540340_0;
    %store/vec4a v0000019c7e540480, 4, 0;
    %load/vec4 v0000019c7e540340_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e540340_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0000019c7e42f3d0;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e5403e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e53f260_0, 0, 8;
    %end;
    .thread T_13, $init;
    .scope S_0000019c7e42f3d0;
T_14 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e508130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c7e5403e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000019c7e507c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000019c7e507910_0;
    %assign/vec4 v0000019c7e5403e0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000019c7e42f3d0;
T_15 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e508630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c7e53f260_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000019c7e5074b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000019c7e507ff0_0;
    %assign/vec4 v0000019c7e53f260_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000019c7e3e3450;
T_16 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e507910_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e507ff0_0, 0, 8;
    %end;
    .thread T_16, $init;
    .scope S_0000019c7e3e3450;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e507870_0, 0, 32;
T_17.0 ;
    %load/vec4 v0000019c7e507870_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_17.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000019c7e540480, v0000019c7e507870_0 > {0 0 0};
    %load/vec4 v0000019c7e507870_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e507870_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .thread T_17;
    .scope S_0000019c7e3e3450;
T_18 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e507730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000019c7e5081d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000019c7e540660_0;
    %load/vec4 v0000019c7e540520_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e540480, 0, 4;
T_18.2 ;
    %load/vec4 v0000019c7e540520_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000019c7e540480, 4;
    %assign/vec4 v0000019c7e507910_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000019c7e3e3450;
T_19 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5070f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000019c7e508270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000019c7e540700_0;
    %load/vec4 v0000019c7e540ac0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e540480, 0, 4;
T_19.2 ;
    %load/vec4 v0000019c7e540ac0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000019c7e540480, 4;
    %assign/vec4 v0000019c7e507ff0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000019c7e414900;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e506a10_0, 0, 32;
T_20.0 ;
    %load/vec4 v0000019c7e506a10_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000019c7e506a10_0;
    %store/vec4a v0000019c7e506bf0, 4, 0;
    %load/vec4 v0000019c7e506a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e506a10_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .thread T_20;
    .scope S_0000019c7e414a90;
T_21 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e506ab0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e506b50_0, 0, 8;
    %end;
    .thread T_21, $init;
    .scope S_0000019c7e414a90;
T_22 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e4c4b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c7e506ab0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000019c7e4c4af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000019c7e4c5590_0;
    %assign/vec4 v0000019c7e506ab0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000019c7e414a90;
T_23 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e4c4eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c7e506b50_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000019c7e4c56d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000019c7e4c51d0_0;
    %assign/vec4 v0000019c7e506b50_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000019c7e401e70;
T_24 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e4c5590_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e4c51d0_0, 0, 8;
    %end;
    .thread T_24, $init;
    .scope S_0000019c7e401e70;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e4c4e10_0, 0, 32;
T_25.0 ;
    %load/vec4 v0000019c7e4c4e10_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_25.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000019c7e506bf0, v0000019c7e4c4e10_0 > {0 0 0};
    %load/vec4 v0000019c7e4c4e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e4c4e10_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .thread T_25;
    .scope S_0000019c7e401e70;
T_26 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e4c4d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0000019c7e5cefe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000019c7e4c54f0_0;
    %load/vec4 v0000019c7e507550_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e506bf0, 0, 4;
T_26.2 ;
    %load/vec4 v0000019c7e507550_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000019c7e506bf0, 4;
    %assign/vec4 v0000019c7e4c5590_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000019c7e401e70;
T_27 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e4c4ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0000019c7e5cf120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000019c7e4c4a50_0;
    %load/vec4 v0000019c7e506d30_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e506bf0, 0, 4;
T_27.2 ;
    %load/vec4 v0000019c7e506d30_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000019c7e506bf0, 4;
    %assign/vec4 v0000019c7e4c51d0_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000019c7e5d50a0;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5d6150_0, 0, 32;
T_28.0 ;
    %load/vec4 v0000019c7e5d6150_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000019c7e5d6150_0;
    %store/vec4a v0000019c7e5d6fb0, 4, 0;
    %load/vec4 v0000019c7e5d6150_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5d6150_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %end;
    .thread T_28;
    .scope S_0000019c7e5d4bf0;
T_29 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e5d5b10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e5d6f10_0, 0, 8;
    %end;
    .thread T_29, $init;
    .scope S_0000019c7e5d4bf0;
T_30 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5d9c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c7e5d5b10_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000019c7e5db2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000019c7e5da7b0_0;
    %assign/vec4 v0000019c7e5d5b10_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000019c7e5d4bf0;
T_31 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5db570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c7e5d6f10_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000019c7e5db890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000019c7e5d9ef0_0;
    %assign/vec4 v0000019c7e5d6f10_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000019c7e5d53c0;
T_32 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e5da7b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e5d9ef0_0, 0, 8;
    %end;
    .thread T_32, $init;
    .scope S_0000019c7e5d53c0;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5db610_0, 0, 32;
T_33.0 ;
    %load/vec4 v0000019c7e5db610_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_33.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000019c7e5d6fb0, v0000019c7e5db610_0 > {0 0 0};
    %load/vec4 v0000019c7e5db610_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5db610_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %end;
    .thread T_33;
    .scope S_0000019c7e5d53c0;
T_34 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5da990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0000019c7e5da170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0000019c7e5d6330_0;
    %load/vec4 v0000019c7e5d5a70_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5d6fb0, 0, 4;
T_34.2 ;
    %load/vec4 v0000019c7e5d5a70_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000019c7e5d6fb0, 4;
    %assign/vec4 v0000019c7e5da7b0_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000019c7e5d53c0;
T_35 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5da670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0000019c7e5dab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0000019c7e5d63d0_0;
    %load/vec4 v0000019c7e5d5ed0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5d6fb0, 0, 4;
T_35.2 ;
    %load/vec4 v0000019c7e5d5ed0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000019c7e5d6fb0, 4;
    %assign/vec4 v0000019c7e5d9ef0_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000019c7e5d4f10;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5da850_0, 0, 32;
T_36.0 ;
    %load/vec4 v0000019c7e5da850_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_36.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000019c7e5da850_0;
    %store/vec4a v0000019c7e5dafd0, 4, 0;
    %load/vec4 v0000019c7e5da850_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5da850_0, 0, 32;
    %jmp T_36.0;
T_36.1 ;
    %end;
    .thread T_36;
    .scope S_0000019c7e5dd480;
T_37 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e5da350_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e5db250_0, 0, 8;
    %end;
    .thread T_37, $init;
    .scope S_0000019c7e5dd480;
T_38 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5dac10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c7e5da350_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000019c7e5daad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0000019c7e5da210_0;
    %assign/vec4 v0000019c7e5da350_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000019c7e5dd480;
T_39 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5dadf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c7e5db250_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0000019c7e5d9e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0000019c7e5daa30_0;
    %assign/vec4 v0000019c7e5db250_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000019c7e5d4d80;
T_40 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e5da210_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e5daa30_0, 0, 8;
    %end;
    .thread T_40, $init;
    .scope S_0000019c7e5d4d80;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5db750_0, 0, 32;
T_41.0 ;
    %load/vec4 v0000019c7e5db750_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_41.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000019c7e5dafd0, v0000019c7e5db750_0 > {0 0 0};
    %load/vec4 v0000019c7e5db750_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5db750_0, 0, 32;
    %jmp T_41.0;
T_41.1 ;
    %end;
    .thread T_41;
    .scope S_0000019c7e5d4d80;
T_42 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5d9a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0000019c7e5d9f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0000019c7e5dacb0_0;
    %load/vec4 v0000019c7e5da3f0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5dafd0, 0, 4;
T_42.2 ;
    %load/vec4 v0000019c7e5da3f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000019c7e5dafd0, 4;
    %assign/vec4 v0000019c7e5da210_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000019c7e5d4d80;
T_43 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5da710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0000019c7e5da530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0000019c7e5db070_0;
    %load/vec4 v0000019c7e5db4d0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5dafd0, 0, 4;
T_43.2 ;
    %load/vec4 v0000019c7e5db4d0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000019c7e5dafd0, 4;
    %assign/vec4 v0000019c7e5daa30_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000019c7e5dc350;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5e21f0_0, 0, 32;
T_44.0 ;
    %load/vec4 v0000019c7e5e21f0_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_44.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000019c7e5e21f0_0;
    %store/vec4a v0000019c7e5e37d0, 4, 0;
    %load/vec4 v0000019c7e5e21f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5e21f0_0, 0, 32;
    %jmp T_44.0;
T_44.1 ;
    %end;
    .thread T_44;
    .scope S_0000019c7e5dcb20;
T_45 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e5e3050_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e5e3690_0, 0, 8;
    %end;
    .thread T_45, $init;
    .scope S_0000019c7e5dcb20;
T_46 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5e3cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c7e5e3050_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0000019c7e5e3c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0000019c7e5e3910_0;
    %assign/vec4 v0000019c7e5e3050_0, 0;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0000019c7e5dcb20;
T_47 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5e3d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c7e5e3690_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0000019c7e5e2470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0000019c7e5e3b90_0;
    %assign/vec4 v0000019c7e5e3690_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0000019c7e5dce40;
T_48 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e5e3910_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e5e3b90_0, 0, 8;
    %end;
    .thread T_48, $init;
    .scope S_0000019c7e5dce40;
T_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5e3550_0, 0, 32;
T_49.0 ;
    %load/vec4 v0000019c7e5e3550_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_49.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000019c7e5e37d0, v0000019c7e5e3550_0 > {0 0 0};
    %load/vec4 v0000019c7e5e3550_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5e3550_0, 0, 32;
    %jmp T_49.0;
T_49.1 ;
    %end;
    .thread T_49;
    .scope S_0000019c7e5dce40;
T_50 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5e23d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0000019c7e5e1ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0000019c7e5e3190_0;
    %load/vec4 v0000019c7e5e2330_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5e37d0, 0, 4;
T_50.2 ;
    %load/vec4 v0000019c7e5e2330_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000019c7e5e37d0, 4;
    %assign/vec4 v0000019c7e5e3910_0, 0;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0000019c7e5dce40;
T_51 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5e3870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0000019c7e5e1f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0000019c7e5e3370_0;
    %load/vec4 v0000019c7e5e2790_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5e37d0, 0, 4;
T_51.2 ;
    %load/vec4 v0000019c7e5e2790_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000019c7e5e37d0, 4;
    %assign/vec4 v0000019c7e5e3b90_0, 0;
T_51.0 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0000019c7e5ddac0;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5e4910_0, 0, 32;
T_52.0 ;
    %load/vec4 v0000019c7e5e4910_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_52.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000019c7e5e4910_0;
    %store/vec4a v0000019c7e5e47d0, 4, 0;
    %load/vec4 v0000019c7e5e4910_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5e4910_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %end;
    .thread T_52;
    .scope S_0000019c7e5dd160;
T_53 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e5e4a50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e5e5bd0_0, 0, 8;
    %end;
    .thread T_53, $init;
    .scope S_0000019c7e5dd160;
T_54 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5e54f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c7e5e4a50_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0000019c7e5e4550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0000019c7e5e5810_0;
    %assign/vec4 v0000019c7e5e4a50_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0000019c7e5dd160;
T_55 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5e5f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c7e5e5bd0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0000019c7e5e5090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0000019c7e5e4f50_0;
    %assign/vec4 v0000019c7e5e5bd0_0, 0;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0000019c7e5dd930;
T_56 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e5e5810_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c7e5e4f50_0, 0, 8;
    %end;
    .thread T_56, $init;
    .scope S_0000019c7e5dd930;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5e4cd0_0, 0, 32;
T_57.0 ;
    %load/vec4 v0000019c7e5e4cd0_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_57.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000019c7e5e47d0, v0000019c7e5e4cd0_0 > {0 0 0};
    %load/vec4 v0000019c7e5e4cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5e4cd0_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %end;
    .thread T_57;
    .scope S_0000019c7e5dd930;
T_58 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5e5c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0000019c7e5e4af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0000019c7e5e4870_0;
    %load/vec4 v0000019c7e5e4e10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5e47d0, 0, 4;
T_58.2 ;
    %load/vec4 v0000019c7e5e4e10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000019c7e5e47d0, 4;
    %assign/vec4 v0000019c7e5e5810_0, 0;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0000019c7e5dd930;
T_59 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5e4230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0000019c7e5e4b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0000019c7e5e49b0_0;
    %load/vec4 v0000019c7e5e5630_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5e47d0, 0, 4;
T_59.2 ;
    %load/vec4 v0000019c7e5e5630_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000019c7e5e47d0, 4;
    %assign/vec4 v0000019c7e5e4f50_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0000019c7e5d4a60;
T_60 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5cfee0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5cfee0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5cfee0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5cfee0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5cfee0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5cfee0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5cfee0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5cfee0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5cfee0, 4, 0;
    %end;
    .thread T_60;
    .scope S_0000019c7e5d4a60;
T_61 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5d08e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5cf620_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5cfc60_0, 0, 32;
T_61.2 ;
    %load/vec4 v0000019c7e5cfc60_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v0000019c7e5cfc60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5d0520, 0, 4;
    %load/vec4 v0000019c7e5cfc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5cfc60_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0000019c7e5d0480_0;
    %assign/vec4 v0000019c7e5cf620_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5cfc60_0, 0, 32;
T_61.4 ;
    %load/vec4 v0000019c7e5cfc60_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_61.5, 5;
    %ix/getv/s 4, v0000019c7e5cfc60_0;
    %load/vec4a v0000019c7e5cfee0, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000019c7e5cf440_0;
    %load/vec4 v0000019c7e5cfc60_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v0000019c7e5cfc60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5d0520, 0, 4;
    %load/vec4 v0000019c7e5cfc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5cfc60_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0000019c7e5d4a60;
T_62 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5d08e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5d03e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5cfc60_0, 0, 32;
T_62.2 ;
    %load/vec4 v0000019c7e5cfc60_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_62.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v0000019c7e5cfc60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5cf580, 0, 4;
    %load/vec4 v0000019c7e5cfc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5cfc60_0, 0, 32;
    %jmp T_62.2;
T_62.3 ;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0000019c7e5cf620_0;
    %assign/vec4 v0000019c7e5d03e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5cfc60_0, 0, 32;
T_62.4 ;
    %load/vec4 v0000019c7e5cfc60_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_62.5, 5;
    %ix/getv/s 4, v0000019c7e5cfc60_0;
    %load/vec4a v0000019c7e5d0520, 4;
    %ix/getv/s 3, v0000019c7e5cfc60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5cf580, 0, 4;
    %load/vec4 v0000019c7e5cfc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5cfc60_0, 0, 32;
    %jmp T_62.4;
T_62.5 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0000019c7e5d4a60;
T_63 ;
Ewait_0 .event/or E_0000019c7e52dbd0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000019c7e5cfda0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5cfc60_0, 0, 32;
T_63.0 ;
    %load/vec4 v0000019c7e5cfc60_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_63.1, 5;
    %load/vec4 v0000019c7e5cfda0_0;
    %ix/getv/s 4, v0000019c7e5cfc60_0;
    %load/vec4a v0000019c7e5cf580, 4;
    %pad/s 12;
    %add;
    %store/vec4 v0000019c7e5cfda0_0, 0, 12;
    %load/vec4 v0000019c7e5cfc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5cfc60_0, 0, 32;
    %jmp T_63.0;
T_63.1 ;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0000019c7e5d4a60;
T_64 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5d08e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5cf940_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000019c7e5cf1c0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0000019c7e5d03e0_0;
    %assign/vec4 v0000019c7e5cf940_0, 0;
    %load/vec4 v0000019c7e5cfda0_0;
    %assign/vec4 v0000019c7e5cf1c0_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0000019c7e5d4a60;
T_65 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5d08e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5d05c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c7e5cf3a0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0000019c7e5cf940_0;
    %assign/vec4 v0000019c7e5d05c0_0, 0;
    %load/vec4 v0000019c7e5cf1c0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v0000019c7e5cf3a0_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0000019c7e3a2ce0;
T_66 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5cf080_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5cfb20_0, 4, 5;
    %load/vec4 v0000019c7e5cfb20_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5cfb20_0, 4, 5;
    %load/vec4 v0000019c7e5d0020_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5cef40, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000019c7e5cef40, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5cef40, 0, 4;
    %jmp T_66;
    .thread T_66;
    .scope S_0000019c7e3a2ce0;
T_67 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000019c7e5cf6c0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000019c7e5cfbc0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c7e5ceae0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000019c7e5cf800_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000019c7e5cf8a0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000019c7e5d7730_0, 0, 24;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019c7e5d0020_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c7e5ceb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c7e5cec20_0, 0, 1;
    %end;
    .thread T_67;
    .scope S_0000019c7e3a2ce0;
T_68 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5d7190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019c7e5cf6c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019c7e5cfbc0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019c7e5cfa80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019c7e5cecc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5ceae0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c7e5d0020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5ceb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5cec20_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0000019c7e5cf080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5cf080_0, 0;
T_68.2 ;
    %load/vec4 v0000019c7e5ceae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5ceae0_0, 0;
T_68.4 ;
    %load/vec4 v0000019c7e5ceb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5ceb80_0, 0;
T_68.6 ;
    %load/vec4 v0000019c7e5cec20_0;
    %flag_set/vec4 8;
    %jmp/1 T_68.10, 8;
    %load/vec4 v0000019c7e5d6470_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_68.10;
    %jmp/0xz  T_68.8, 8;
    %load/vec4 v0000019c7e5cfb20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_68.13, 8;
    %load/vec4 v0000019c7e5d6470_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_68.13;
    %jmp/0xz  T_68.11, 8;
    %load/vec4 v0000019c7e5d6470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.14, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000019c7e5cef40, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_68.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_68.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_68.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_68.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_68.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_68.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_68.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_68.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_68.24, 6;
    %jmp T_68.25;
T_68.16 ;
    %load/vec4 v0000019c7e5cfe40_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5cf800_0, 4, 5;
    %jmp T_68.25;
T_68.17 ;
    %load/vec4 v0000019c7e5cfe40_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5cf800_0, 4, 5;
    %jmp T_68.25;
T_68.18 ;
    %load/vec4 v0000019c7e5cfe40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5cf800_0, 4, 5;
    %jmp T_68.25;
T_68.19 ;
    %load/vec4 v0000019c7e5cfe40_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5cf8a0_0, 4, 5;
    %jmp T_68.25;
T_68.20 ;
    %load/vec4 v0000019c7e5cfe40_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5cf8a0_0, 4, 5;
    %jmp T_68.25;
T_68.21 ;
    %load/vec4 v0000019c7e5cfe40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5cf8a0_0, 4, 5;
    %jmp T_68.25;
T_68.22 ;
    %load/vec4 v0000019c7e5cfe40_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5d7730_0, 4, 5;
    %jmp T_68.25;
T_68.23 ;
    %load/vec4 v0000019c7e5cfe40_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5d7730_0, 4, 5;
    %jmp T_68.25;
T_68.24 ;
    %load/vec4 v0000019c7e5cfe40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5d7730_0, 4, 5;
    %jmp T_68.25;
T_68.25 ;
    %pop/vec4 1;
    %jmp T_68.15;
T_68.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5cec20_0, 0;
T_68.15 ;
    %load/vec4 v0000019c7e5d0020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_68.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_68.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_68.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_68.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_68.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_68.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_68.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_68.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_68.34, 6;
    %jmp T_68.35;
T_68.26 ;
    %load/vec4 v0000019c7e5cf6c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.36, 8;
    %load/vec4 v0000019c7e5cf6c0_0;
    %pad/u 32;
    %jmp/1 T_68.37, 8;
T_68.36 ; End of true expr.
    %load/vec4 v0000019c7e5cf6c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.37, 8;
 ; End of false expr.
    %blend;
T_68.37;
    %load/vec4 v0000019c7e5cfbc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.38, 8;
    %load/vec4 v0000019c7e5cfbc0_0;
    %pad/u 32;
    %jmp/1 T_68.39, 8;
T_68.38 ; End of true expr.
    %load/vec4 v0000019c7e5cfbc0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.39, 8;
 ; End of false expr.
    %blend;
T_68.39;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019c7e5ced60_0, 0;
    %jmp T_68.35;
T_68.27 ;
    %load/vec4 v0000019c7e5cf6c0_0;
    %pad/u 32;
    %load/vec4 v0000019c7e5cfbc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.40, 8;
    %load/vec4 v0000019c7e5cfbc0_0;
    %pad/u 32;
    %jmp/1 T_68.41, 8;
T_68.40 ; End of true expr.
    %load/vec4 v0000019c7e5cfbc0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.41, 8;
 ; End of false expr.
    %blend;
T_68.41;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019c7e5ced60_0, 0;
    %jmp T_68.35;
T_68.28 ;
    %load/vec4 v0000019c7e5cf6c0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.42, 8;
    %load/vec4 v0000019c7e5cf6c0_0;
    %pad/u 32;
    %jmp/1 T_68.43, 8;
T_68.42 ; End of true expr.
    %load/vec4 v0000019c7e5cf6c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.43, 8;
 ; End of false expr.
    %blend;
T_68.43;
    %load/vec4 v0000019c7e5cfbc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.44, 8;
    %load/vec4 v0000019c7e5cfbc0_0;
    %pad/u 32;
    %jmp/1 T_68.45, 8;
T_68.44 ; End of true expr.
    %load/vec4 v0000019c7e5cfbc0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.45, 8;
 ; End of false expr.
    %blend;
T_68.45;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019c7e5ced60_0, 0;
    %jmp T_68.35;
T_68.29 ;
    %load/vec4 v0000019c7e5cf6c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.46, 8;
    %load/vec4 v0000019c7e5cf6c0_0;
    %pad/u 32;
    %jmp/1 T_68.47, 8;
T_68.46 ; End of true expr.
    %load/vec4 v0000019c7e5cf6c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.47, 8;
 ; End of false expr.
    %blend;
T_68.47;
    %load/vec4 v0000019c7e5cfbc0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019c7e5ced60_0, 0;
    %jmp T_68.35;
T_68.30 ;
    %load/vec4 v0000019c7e5cf6c0_0;
    %pad/u 32;
    %load/vec4 v0000019c7e5cfbc0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019c7e5ced60_0, 0;
    %jmp T_68.35;
T_68.31 ;
    %load/vec4 v0000019c7e5cf6c0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.48, 8;
    %load/vec4 v0000019c7e5cf6c0_0;
    %pad/u 32;
    %jmp/1 T_68.49, 8;
T_68.48 ; End of true expr.
    %load/vec4 v0000019c7e5cf6c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.49, 8;
 ; End of false expr.
    %blend;
T_68.49;
    %load/vec4 v0000019c7e5cfbc0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019c7e5ced60_0, 0;
    %jmp T_68.35;
T_68.32 ;
    %load/vec4 v0000019c7e5cf6c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.50, 8;
    %load/vec4 v0000019c7e5cf6c0_0;
    %pad/u 32;
    %jmp/1 T_68.51, 8;
T_68.50 ; End of true expr.
    %load/vec4 v0000019c7e5cf6c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.51, 8;
 ; End of false expr.
    %blend;
T_68.51;
    %load/vec4 v0000019c7e5cfbc0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.52, 8;
    %load/vec4 v0000019c7e5cfbc0_0;
    %pad/u 32;
    %jmp/1 T_68.53, 8;
T_68.52 ; End of true expr.
    %load/vec4 v0000019c7e5cfbc0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.53, 8;
 ; End of false expr.
    %blend;
T_68.53;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019c7e5ced60_0, 0;
    %jmp T_68.35;
T_68.33 ;
    %load/vec4 v0000019c7e5cf6c0_0;
    %pad/u 32;
    %load/vec4 v0000019c7e5cfbc0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.54, 8;
    %load/vec4 v0000019c7e5cfbc0_0;
    %pad/u 32;
    %jmp/1 T_68.55, 8;
T_68.54 ; End of true expr.
    %load/vec4 v0000019c7e5cfbc0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.55, 8;
 ; End of false expr.
    %blend;
T_68.55;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019c7e5ced60_0, 0;
    %jmp T_68.35;
T_68.34 ;
    %load/vec4 v0000019c7e5cf6c0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.56, 8;
    %load/vec4 v0000019c7e5cf6c0_0;
    %pad/u 32;
    %jmp/1 T_68.57, 8;
T_68.56 ; End of true expr.
    %load/vec4 v0000019c7e5cf6c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.57, 8;
 ; End of false expr.
    %blend;
T_68.57;
    %load/vec4 v0000019c7e5cfbc0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.58, 8;
    %load/vec4 v0000019c7e5cfbc0_0;
    %pad/u 32;
    %jmp/1 T_68.59, 8;
T_68.58 ; End of true expr.
    %load/vec4 v0000019c7e5cfbc0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.59, 8;
 ; End of false expr.
    %blend;
T_68.59;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019c7e5ced60_0, 0;
    %jmp T_68.35;
T_68.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5cf080_0, 0;
    %load/vec4 v0000019c7e5d0020_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_68.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5ceae0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c7e5d0020_0, 0;
    %load/vec4 v0000019c7e5cf6c0_0;
    %assign/vec4 v0000019c7e5cfa80_0, 0;
    %load/vec4 v0000019c7e5cfbc0_0;
    %assign/vec4 v0000019c7e5cecc0_0, 0;
    %load/vec4 v0000019c7e5cf6c0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_68.62, 4;
    %load/vec4 v0000019c7e5cfbc0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_68.64, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5ceb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5cec20_0, 0;
    %jmp T_68.65;
T_68.64 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019c7e5cf6c0_0, 0;
    %load/vec4 v0000019c7e5cfbc0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000019c7e5cfbc0_0, 0;
T_68.65 ;
    %jmp T_68.63;
T_68.62 ;
    %load/vec4 v0000019c7e5cf6c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000019c7e5cf6c0_0, 0;
T_68.63 ;
    %jmp T_68.61;
T_68.60 ;
    %load/vec4 v0000019c7e5d0020_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000019c7e5d0020_0, 0;
T_68.61 ;
T_68.11 ;
T_68.8 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0000019c7e5dc030;
T_69 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5d9bd0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5d9bd0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5d9bd0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5d9bd0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5d9bd0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5d9bd0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5d9bd0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5d9bd0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5d9bd0, 4, 0;
    %end;
    .thread T_69;
    .scope S_0000019c7e5dc030;
T_70 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5dfad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5df7b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5da490_0, 0, 32;
T_70.2 ;
    %load/vec4 v0000019c7e5da490_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_70.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v0000019c7e5da490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5df350, 0, 4;
    %load/vec4 v0000019c7e5da490_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5da490_0, 0, 32;
    %jmp T_70.2;
T_70.3 ;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0000019c7e5db930_0;
    %assign/vec4 v0000019c7e5df7b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5da490_0, 0, 32;
T_70.4 ;
    %load/vec4 v0000019c7e5da490_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_70.5, 5;
    %ix/getv/s 4, v0000019c7e5da490_0;
    %load/vec4a v0000019c7e5d9bd0, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000019c7e5da5d0_0;
    %load/vec4 v0000019c7e5da490_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v0000019c7e5da490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5df350, 0, 4;
    %load/vec4 v0000019c7e5da490_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5da490_0, 0, 32;
    %jmp T_70.4;
T_70.5 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0000019c7e5dc030;
T_71 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5dfad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5de270_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5da490_0, 0, 32;
T_71.2 ;
    %load/vec4 v0000019c7e5da490_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_71.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v0000019c7e5da490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5dfb70, 0, 4;
    %load/vec4 v0000019c7e5da490_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5da490_0, 0, 32;
    %jmp T_71.2;
T_71.3 ;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0000019c7e5df7b0_0;
    %assign/vec4 v0000019c7e5de270_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5da490_0, 0, 32;
T_71.4 ;
    %load/vec4 v0000019c7e5da490_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_71.5, 5;
    %ix/getv/s 4, v0000019c7e5da490_0;
    %load/vec4a v0000019c7e5df350, 4;
    %ix/getv/s 3, v0000019c7e5da490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5dfb70, 0, 4;
    %load/vec4 v0000019c7e5da490_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5da490_0, 0, 32;
    %jmp T_71.4;
T_71.5 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0000019c7e5dc030;
T_72 ;
Ewait_1 .event/or E_0000019c7e530250, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000019c7e5df170_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5da490_0, 0, 32;
T_72.0 ;
    %load/vec4 v0000019c7e5da490_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0000019c7e5df170_0;
    %ix/getv/s 4, v0000019c7e5da490_0;
    %load/vec4a v0000019c7e5dfb70, 4;
    %pad/s 12;
    %add;
    %store/vec4 v0000019c7e5df170_0, 0, 12;
    %load/vec4 v0000019c7e5da490_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5da490_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0000019c7e5dc030;
T_73 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5dfad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5dfcb0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000019c7e5de810_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0000019c7e5de270_0;
    %assign/vec4 v0000019c7e5dfcb0_0, 0;
    %load/vec4 v0000019c7e5df170_0;
    %assign/vec4 v0000019c7e5de810_0, 0;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0000019c7e5dc030;
T_74 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5dfad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5da2b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c7e5da0d0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0000019c7e5dfcb0_0;
    %assign/vec4 v0000019c7e5da2b0_0, 0;
    %load/vec4 v0000019c7e5de810_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v0000019c7e5da0d0_0, 0;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0000019c7e5dd7a0;
T_75 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5de090_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5dec70_0, 4, 5;
    %load/vec4 v0000019c7e5dec70_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5dec70_0, 4, 5;
    %load/vec4 v0000019c7e5de590_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5ded10, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000019c7e5ded10, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5ded10, 0, 4;
    %jmp T_75;
    .thread T_75;
    .scope S_0000019c7e5dd7a0;
T_76 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019c7e5de8b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019c7e5df210_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c7e5ddeb0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000019c7e5df530_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000019c7e5de630_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000019c7e5df3f0_0, 0, 24;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019c7e5de590_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c7e5dea90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c7e5de310_0, 0, 1;
    %end;
    .thread T_76;
    .scope S_0000019c7e5dd7a0;
T_77 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5de130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c7e5de8b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c7e5df210_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c7e5dfd50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c7e5ddf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5ddeb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c7e5de590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5dea90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5de310_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0000019c7e5de090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5de090_0, 0;
T_77.2 ;
    %load/vec4 v0000019c7e5ddeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5ddeb0_0, 0;
T_77.4 ;
    %load/vec4 v0000019c7e5dea90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5dea90_0, 0;
T_77.6 ;
    %load/vec4 v0000019c7e5de310_0;
    %flag_set/vec4 8;
    %jmp/1 T_77.10, 8;
    %load/vec4 v0000019c7e5de6d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_77.10;
    %jmp/0xz  T_77.8, 8;
    %load/vec4 v0000019c7e5dec70_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_77.13, 8;
    %load/vec4 v0000019c7e5de6d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_77.13;
    %jmp/0xz  T_77.11, 8;
    %load/vec4 v0000019c7e5de6d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.14, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000019c7e5ded10, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_77.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_77.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_77.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_77.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_77.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_77.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_77.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_77.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_77.24, 6;
    %jmp T_77.25;
T_77.16 ;
    %load/vec4 v0000019c7e5ddff0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5df530_0, 4, 5;
    %jmp T_77.25;
T_77.17 ;
    %load/vec4 v0000019c7e5ddff0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5df530_0, 4, 5;
    %jmp T_77.25;
T_77.18 ;
    %load/vec4 v0000019c7e5ddff0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5df530_0, 4, 5;
    %jmp T_77.25;
T_77.19 ;
    %load/vec4 v0000019c7e5ddff0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5de630_0, 4, 5;
    %jmp T_77.25;
T_77.20 ;
    %load/vec4 v0000019c7e5ddff0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5de630_0, 4, 5;
    %jmp T_77.25;
T_77.21 ;
    %load/vec4 v0000019c7e5ddff0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5de630_0, 4, 5;
    %jmp T_77.25;
T_77.22 ;
    %load/vec4 v0000019c7e5ddff0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5df3f0_0, 4, 5;
    %jmp T_77.25;
T_77.23 ;
    %load/vec4 v0000019c7e5ddff0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5df3f0_0, 4, 5;
    %jmp T_77.25;
T_77.24 ;
    %load/vec4 v0000019c7e5ddff0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5df3f0_0, 4, 5;
    %jmp T_77.25;
T_77.25 ;
    %pop/vec4 1;
    %jmp T_77.15;
T_77.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5de310_0, 0;
T_77.15 ;
    %load/vec4 v0000019c7e5de590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_77.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_77.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_77.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_77.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_77.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_77.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_77.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_77.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_77.34, 6;
    %jmp T_77.35;
T_77.26 ;
    %load/vec4 v0000019c7e5de8b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.36, 8;
    %load/vec4 v0000019c7e5de8b0_0;
    %pad/u 32;
    %jmp/1 T_77.37, 8;
T_77.36 ; End of true expr.
    %load/vec4 v0000019c7e5de8b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.37, 8;
 ; End of false expr.
    %blend;
T_77.37;
    %load/vec4 v0000019c7e5df210_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.38, 8;
    %load/vec4 v0000019c7e5df210_0;
    %pad/u 32;
    %jmp/1 T_77.39, 8;
T_77.38 ; End of true expr.
    %load/vec4 v0000019c7e5df210_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.39, 8;
 ; End of false expr.
    %blend;
T_77.39;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0000019c7e5deb30_0, 0;
    %jmp T_77.35;
T_77.27 ;
    %load/vec4 v0000019c7e5de8b0_0;
    %pad/u 32;
    %load/vec4 v0000019c7e5df210_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.40, 8;
    %load/vec4 v0000019c7e5df210_0;
    %pad/u 32;
    %jmp/1 T_77.41, 8;
T_77.40 ; End of true expr.
    %load/vec4 v0000019c7e5df210_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.41, 8;
 ; End of false expr.
    %blend;
T_77.41;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0000019c7e5deb30_0, 0;
    %jmp T_77.35;
T_77.28 ;
    %load/vec4 v0000019c7e5de8b0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.42, 8;
    %load/vec4 v0000019c7e5de8b0_0;
    %pad/u 32;
    %jmp/1 T_77.43, 8;
T_77.42 ; End of true expr.
    %load/vec4 v0000019c7e5de8b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.43, 8;
 ; End of false expr.
    %blend;
T_77.43;
    %load/vec4 v0000019c7e5df210_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.44, 8;
    %load/vec4 v0000019c7e5df210_0;
    %pad/u 32;
    %jmp/1 T_77.45, 8;
T_77.44 ; End of true expr.
    %load/vec4 v0000019c7e5df210_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.45, 8;
 ; End of false expr.
    %blend;
T_77.45;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0000019c7e5deb30_0, 0;
    %jmp T_77.35;
T_77.29 ;
    %load/vec4 v0000019c7e5de8b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.46, 8;
    %load/vec4 v0000019c7e5de8b0_0;
    %pad/u 32;
    %jmp/1 T_77.47, 8;
T_77.46 ; End of true expr.
    %load/vec4 v0000019c7e5de8b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.47, 8;
 ; End of false expr.
    %blend;
T_77.47;
    %load/vec4 v0000019c7e5df210_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0000019c7e5deb30_0, 0;
    %jmp T_77.35;
T_77.30 ;
    %load/vec4 v0000019c7e5de8b0_0;
    %pad/u 32;
    %load/vec4 v0000019c7e5df210_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0000019c7e5deb30_0, 0;
    %jmp T_77.35;
T_77.31 ;
    %load/vec4 v0000019c7e5de8b0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.48, 8;
    %load/vec4 v0000019c7e5de8b0_0;
    %pad/u 32;
    %jmp/1 T_77.49, 8;
T_77.48 ; End of true expr.
    %load/vec4 v0000019c7e5de8b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.49, 8;
 ; End of false expr.
    %blend;
T_77.49;
    %load/vec4 v0000019c7e5df210_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0000019c7e5deb30_0, 0;
    %jmp T_77.35;
T_77.32 ;
    %load/vec4 v0000019c7e5de8b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.50, 8;
    %load/vec4 v0000019c7e5de8b0_0;
    %pad/u 32;
    %jmp/1 T_77.51, 8;
T_77.50 ; End of true expr.
    %load/vec4 v0000019c7e5de8b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.51, 8;
 ; End of false expr.
    %blend;
T_77.51;
    %load/vec4 v0000019c7e5df210_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.52, 8;
    %load/vec4 v0000019c7e5df210_0;
    %pad/u 32;
    %jmp/1 T_77.53, 8;
T_77.52 ; End of true expr.
    %load/vec4 v0000019c7e5df210_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.53, 8;
 ; End of false expr.
    %blend;
T_77.53;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0000019c7e5deb30_0, 0;
    %jmp T_77.35;
T_77.33 ;
    %load/vec4 v0000019c7e5de8b0_0;
    %pad/u 32;
    %load/vec4 v0000019c7e5df210_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.54, 8;
    %load/vec4 v0000019c7e5df210_0;
    %pad/u 32;
    %jmp/1 T_77.55, 8;
T_77.54 ; End of true expr.
    %load/vec4 v0000019c7e5df210_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.55, 8;
 ; End of false expr.
    %blend;
T_77.55;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0000019c7e5deb30_0, 0;
    %jmp T_77.35;
T_77.34 ;
    %load/vec4 v0000019c7e5de8b0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.56, 8;
    %load/vec4 v0000019c7e5de8b0_0;
    %pad/u 32;
    %jmp/1 T_77.57, 8;
T_77.56 ; End of true expr.
    %load/vec4 v0000019c7e5de8b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.57, 8;
 ; End of false expr.
    %blend;
T_77.57;
    %load/vec4 v0000019c7e5df210_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.58, 8;
    %load/vec4 v0000019c7e5df210_0;
    %pad/u 32;
    %jmp/1 T_77.59, 8;
T_77.58 ; End of true expr.
    %load/vec4 v0000019c7e5df210_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.59, 8;
 ; End of false expr.
    %blend;
T_77.59;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0000019c7e5deb30_0, 0;
    %jmp T_77.35;
T_77.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5de090_0, 0;
    %load/vec4 v0000019c7e5de590_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_77.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5ddeb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c7e5de590_0, 0;
    %load/vec4 v0000019c7e5de8b0_0;
    %assign/vec4 v0000019c7e5dfd50_0, 0;
    %load/vec4 v0000019c7e5df210_0;
    %assign/vec4 v0000019c7e5ddf50_0, 0;
    %load/vec4 v0000019c7e5de8b0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_77.62, 4;
    %load/vec4 v0000019c7e5df210_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_77.64, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5dea90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5de310_0, 0;
    %jmp T_77.65;
T_77.64 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c7e5de8b0_0, 0;
    %load/vec4 v0000019c7e5df210_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000019c7e5df210_0, 0;
T_77.65 ;
    %jmp T_77.63;
T_77.62 ;
    %load/vec4 v0000019c7e5de8b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000019c7e5de8b0_0, 0;
T_77.63 ;
    %jmp T_77.61;
T_77.60 ;
    %load/vec4 v0000019c7e5de590_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000019c7e5de590_0, 0;
T_77.61 ;
T_77.11 ;
T_77.8 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0000019c7e5dc4e0;
T_78 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5e5d10, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5e5d10, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5e5d10, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5e5d10, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5e5d10, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5e5d10, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5e5d10, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5e5d10, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c7e5e5d10, 4, 0;
    %end;
    .thread T_78;
    .scope S_0000019c7e5dc4e0;
T_79 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5e56d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5e5b30_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5e5130_0, 0, 32;
T_79.2 ;
    %load/vec4 v0000019c7e5e5130_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_79.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v0000019c7e5e5130_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5e5310, 0, 4;
    %load/vec4 v0000019c7e5e5130_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5e5130_0, 0, 32;
    %jmp T_79.2;
T_79.3 ;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0000019c7e5e51d0_0;
    %assign/vec4 v0000019c7e5e5b30_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5e5130_0, 0, 32;
T_79.4 ;
    %load/vec4 v0000019c7e5e5130_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_79.5, 5;
    %ix/getv/s 4, v0000019c7e5e5130_0;
    %load/vec4a v0000019c7e5e5d10, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000019c7e5e5450_0;
    %load/vec4 v0000019c7e5e5130_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v0000019c7e5e5130_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5e5310, 0, 4;
    %load/vec4 v0000019c7e5e5130_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5e5130_0, 0, 32;
    %jmp T_79.4;
T_79.5 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0000019c7e5dc4e0;
T_80 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5e56d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5e53b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5e5130_0, 0, 32;
T_80.2 ;
    %load/vec4 v0000019c7e5e5130_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_80.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v0000019c7e5e5130_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5e5e50, 0, 4;
    %load/vec4 v0000019c7e5e5130_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5e5130_0, 0, 32;
    %jmp T_80.2;
T_80.3 ;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0000019c7e5e5b30_0;
    %assign/vec4 v0000019c7e5e53b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5e5130_0, 0, 32;
T_80.4 ;
    %load/vec4 v0000019c7e5e5130_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_80.5, 5;
    %ix/getv/s 4, v0000019c7e5e5130_0;
    %load/vec4a v0000019c7e5e5310, 4;
    %ix/getv/s 3, v0000019c7e5e5130_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5e5e50, 0, 4;
    %load/vec4 v0000019c7e5e5130_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5e5130_0, 0, 32;
    %jmp T_80.4;
T_80.5 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0000019c7e5dc4e0;
T_81 ;
Ewait_2 .event/or E_0000019c7e531690, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000019c7e5e4370_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5e5130_0, 0, 32;
T_81.0 ;
    %load/vec4 v0000019c7e5e5130_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_81.1, 5;
    %load/vec4 v0000019c7e5e4370_0;
    %ix/getv/s 4, v0000019c7e5e5130_0;
    %load/vec4a v0000019c7e5e5e50, 4;
    %pad/s 12;
    %add;
    %store/vec4 v0000019c7e5e4370_0, 0, 12;
    %load/vec4 v0000019c7e5e5130_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c7e5e5130_0, 0, 32;
    %jmp T_81.0;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0000019c7e5dc4e0;
T_82 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5e56d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5e5590_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000019c7e5e4190_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0000019c7e5e53b0_0;
    %assign/vec4 v0000019c7e5e5590_0, 0;
    %load/vec4 v0000019c7e5e4370_0;
    %assign/vec4 v0000019c7e5e4190_0, 0;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0000019c7e5dc4e0;
T_83 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5e56d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5e4eb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c7e5e58b0_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0000019c7e5e5590_0;
    %assign/vec4 v0000019c7e5e4eb0_0, 0;
    %load/vec4 v0000019c7e5e4190_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v0000019c7e5e58b0_0, 0;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0000019c7e5dbea0;
T_84 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5e9480_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5e8440_0, 4, 5;
    %load/vec4 v0000019c7e5e8440_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5e8440_0, 4, 5;
    %load/vec4 v0000019c7e5e8760_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5e8ee0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000019c7e5e8ee0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c7e5e8ee0, 0, 4;
    %jmp T_84;
    .thread T_84;
    .scope S_0000019c7e5dbea0;
T_85 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019c7e5e89e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019c7e5e98e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c7e5ea4c0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000019c7e5e83a0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000019c7e5e9520_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000019c7e5e8f80_0, 0, 24;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019c7e5e8760_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c7e5ea420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c7e5e9de0_0, 0, 1;
    %end;
    .thread T_85;
    .scope S_0000019c7e5dbea0;
T_86 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5e8da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c7e5e89e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c7e5e98e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c7e5e9fc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c7e5ea060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5ea4c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c7e5e8760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5ea420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5e9de0_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0000019c7e5e9480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5e9480_0, 0;
T_86.2 ;
    %load/vec4 v0000019c7e5ea4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5ea4c0_0, 0;
T_86.4 ;
    %load/vec4 v0000019c7e5ea420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5ea420_0, 0;
T_86.6 ;
    %load/vec4 v0000019c7e5e9de0_0;
    %flag_set/vec4 8;
    %jmp/1 T_86.10, 8;
    %load/vec4 v0000019c7e5ea6a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_86.10;
    %jmp/0xz  T_86.8, 8;
    %load/vec4 v0000019c7e5e8440_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_86.13, 8;
    %load/vec4 v0000019c7e5ea6a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_86.13;
    %jmp/0xz  T_86.11, 8;
    %load/vec4 v0000019c7e5ea6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.14, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000019c7e5e8ee0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_86.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_86.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_86.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_86.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_86.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_86.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_86.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_86.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_86.24, 6;
    %jmp T_86.25;
T_86.16 ;
    %load/vec4 v0000019c7e5ea560_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5e83a0_0, 4, 5;
    %jmp T_86.25;
T_86.17 ;
    %load/vec4 v0000019c7e5ea560_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5e83a0_0, 4, 5;
    %jmp T_86.25;
T_86.18 ;
    %load/vec4 v0000019c7e5ea560_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5e83a0_0, 4, 5;
    %jmp T_86.25;
T_86.19 ;
    %load/vec4 v0000019c7e5ea560_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5e9520_0, 4, 5;
    %jmp T_86.25;
T_86.20 ;
    %load/vec4 v0000019c7e5ea560_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5e9520_0, 4, 5;
    %jmp T_86.25;
T_86.21 ;
    %load/vec4 v0000019c7e5ea560_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5e9520_0, 4, 5;
    %jmp T_86.25;
T_86.22 ;
    %load/vec4 v0000019c7e5ea560_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5e8f80_0, 4, 5;
    %jmp T_86.25;
T_86.23 ;
    %load/vec4 v0000019c7e5ea560_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5e8f80_0, 4, 5;
    %jmp T_86.25;
T_86.24 ;
    %load/vec4 v0000019c7e5ea560_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5e8f80_0, 4, 5;
    %jmp T_86.25;
T_86.25 ;
    %pop/vec4 1;
    %jmp T_86.15;
T_86.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5e9de0_0, 0;
T_86.15 ;
    %load/vec4 v0000019c7e5e8760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_86.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_86.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_86.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_86.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_86.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_86.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_86.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_86.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_86.34, 6;
    %jmp T_86.35;
T_86.26 ;
    %load/vec4 v0000019c7e5e89e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.36, 8;
    %load/vec4 v0000019c7e5e89e0_0;
    %pad/u 32;
    %jmp/1 T_86.37, 8;
T_86.36 ; End of true expr.
    %load/vec4 v0000019c7e5e89e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.37, 8;
 ; End of false expr.
    %blend;
T_86.37;
    %load/vec4 v0000019c7e5e98e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.38, 8;
    %load/vec4 v0000019c7e5e98e0_0;
    %pad/u 32;
    %jmp/1 T_86.39, 8;
T_86.38 ; End of true expr.
    %load/vec4 v0000019c7e5e98e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.39, 8;
 ; End of false expr.
    %blend;
T_86.39;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0000019c7e5ea1a0_0, 0;
    %jmp T_86.35;
T_86.27 ;
    %load/vec4 v0000019c7e5e89e0_0;
    %pad/u 32;
    %load/vec4 v0000019c7e5e98e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.40, 8;
    %load/vec4 v0000019c7e5e98e0_0;
    %pad/u 32;
    %jmp/1 T_86.41, 8;
T_86.40 ; End of true expr.
    %load/vec4 v0000019c7e5e98e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.41, 8;
 ; End of false expr.
    %blend;
T_86.41;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0000019c7e5ea1a0_0, 0;
    %jmp T_86.35;
T_86.28 ;
    %load/vec4 v0000019c7e5e89e0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.42, 8;
    %load/vec4 v0000019c7e5e89e0_0;
    %pad/u 32;
    %jmp/1 T_86.43, 8;
T_86.42 ; End of true expr.
    %load/vec4 v0000019c7e5e89e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.43, 8;
 ; End of false expr.
    %blend;
T_86.43;
    %load/vec4 v0000019c7e5e98e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.44, 8;
    %load/vec4 v0000019c7e5e98e0_0;
    %pad/u 32;
    %jmp/1 T_86.45, 8;
T_86.44 ; End of true expr.
    %load/vec4 v0000019c7e5e98e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.45, 8;
 ; End of false expr.
    %blend;
T_86.45;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0000019c7e5ea1a0_0, 0;
    %jmp T_86.35;
T_86.29 ;
    %load/vec4 v0000019c7e5e89e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.46, 8;
    %load/vec4 v0000019c7e5e89e0_0;
    %pad/u 32;
    %jmp/1 T_86.47, 8;
T_86.46 ; End of true expr.
    %load/vec4 v0000019c7e5e89e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.47, 8;
 ; End of false expr.
    %blend;
T_86.47;
    %load/vec4 v0000019c7e5e98e0_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0000019c7e5ea1a0_0, 0;
    %jmp T_86.35;
T_86.30 ;
    %load/vec4 v0000019c7e5e89e0_0;
    %pad/u 32;
    %load/vec4 v0000019c7e5e98e0_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0000019c7e5ea1a0_0, 0;
    %jmp T_86.35;
T_86.31 ;
    %load/vec4 v0000019c7e5e89e0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.48, 8;
    %load/vec4 v0000019c7e5e89e0_0;
    %pad/u 32;
    %jmp/1 T_86.49, 8;
T_86.48 ; End of true expr.
    %load/vec4 v0000019c7e5e89e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.49, 8;
 ; End of false expr.
    %blend;
T_86.49;
    %load/vec4 v0000019c7e5e98e0_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0000019c7e5ea1a0_0, 0;
    %jmp T_86.35;
T_86.32 ;
    %load/vec4 v0000019c7e5e89e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.50, 8;
    %load/vec4 v0000019c7e5e89e0_0;
    %pad/u 32;
    %jmp/1 T_86.51, 8;
T_86.50 ; End of true expr.
    %load/vec4 v0000019c7e5e89e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.51, 8;
 ; End of false expr.
    %blend;
T_86.51;
    %load/vec4 v0000019c7e5e98e0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.52, 8;
    %load/vec4 v0000019c7e5e98e0_0;
    %pad/u 32;
    %jmp/1 T_86.53, 8;
T_86.52 ; End of true expr.
    %load/vec4 v0000019c7e5e98e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.53, 8;
 ; End of false expr.
    %blend;
T_86.53;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0000019c7e5ea1a0_0, 0;
    %jmp T_86.35;
T_86.33 ;
    %load/vec4 v0000019c7e5e89e0_0;
    %pad/u 32;
    %load/vec4 v0000019c7e5e98e0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.54, 8;
    %load/vec4 v0000019c7e5e98e0_0;
    %pad/u 32;
    %jmp/1 T_86.55, 8;
T_86.54 ; End of true expr.
    %load/vec4 v0000019c7e5e98e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.55, 8;
 ; End of false expr.
    %blend;
T_86.55;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0000019c7e5ea1a0_0, 0;
    %jmp T_86.35;
T_86.34 ;
    %load/vec4 v0000019c7e5e89e0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.56, 8;
    %load/vec4 v0000019c7e5e89e0_0;
    %pad/u 32;
    %jmp/1 T_86.57, 8;
T_86.56 ; End of true expr.
    %load/vec4 v0000019c7e5e89e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.57, 8;
 ; End of false expr.
    %blend;
T_86.57;
    %load/vec4 v0000019c7e5e98e0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.58, 8;
    %load/vec4 v0000019c7e5e98e0_0;
    %pad/u 32;
    %jmp/1 T_86.59, 8;
T_86.58 ; End of true expr.
    %load/vec4 v0000019c7e5e98e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.59, 8;
 ; End of false expr.
    %blend;
T_86.59;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0000019c7e5ea1a0_0, 0;
    %jmp T_86.35;
T_86.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5e9480_0, 0;
    %load/vec4 v0000019c7e5e8760_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_86.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5ea4c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c7e5e8760_0, 0;
    %load/vec4 v0000019c7e5e89e0_0;
    %assign/vec4 v0000019c7e5e9fc0_0, 0;
    %load/vec4 v0000019c7e5e98e0_0;
    %assign/vec4 v0000019c7e5ea060_0, 0;
    %load/vec4 v0000019c7e5e89e0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_86.62, 4;
    %load/vec4 v0000019c7e5e98e0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_86.64, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5ea420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5e9de0_0, 0;
    %jmp T_86.65;
T_86.64 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c7e5e89e0_0, 0;
    %load/vec4 v0000019c7e5e98e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000019c7e5e98e0_0, 0;
T_86.65 ;
    %jmp T_86.63;
T_86.62 ;
    %load/vec4 v0000019c7e5e89e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000019c7e5e89e0_0, 0;
T_86.63 ;
    %jmp T_86.61;
T_86.60 ;
    %load/vec4 v0000019c7e5e8760_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000019c7e5e8760_0, 0;
T_86.61 ;
T_86.11 ;
T_86.8 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0000019c7e5d56e0;
T_87 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5d7410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c7e5d6a10_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000019c7e5d7690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5d77d0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0000019c7e5d5cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v0000019c7e5d6650_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_87.6, 4;
    %load/vec4 v0000019c7e5d5f70_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.4, 8;
    %load/vec4 v0000019c7e5d7370_0;
    %assign/vec4 v0000019c7e5d6a10_0, 0;
    %load/vec4 v0000019c7e5d5f70_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %muli 32, 0, 32;
    %load/vec4 v0000019c7e5d6650_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %pad/u 10;
    %assign/vec4 v0000019c7e5d7690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5d77d0_0, 0;
    %jmp T_87.5;
T_87.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5d77d0_0, 0;
T_87.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5d6510_0, 0;
    %jmp T_87.3;
T_87.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5d77d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5d6510_0, 0;
T_87.3 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0000019c7e5d5230;
T_88 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5d6290_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5d65b0_0, 4, 5;
    %load/vec4 v0000019c7e5d65b0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5d65b0_0, 4, 5;
    %jmp T_88;
    .thread T_88;
    .scope S_0000019c7e5d5230;
T_89 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000019c7e5d5c50_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000019c7e5d6830_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000019c7e5d66f0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000019c7e5d6bf0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c7e5d7870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c7e5d68d0_0, 0, 1;
    %end;
    .thread T_89;
    .scope S_0000019c7e5d5230;
T_90 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5d6dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019c7e5d5c50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019c7e5d6830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5d68d0_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0000019c7e5d6290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5d6290_0, 0;
T_90.2 ;
    %load/vec4 v0000019c7e5d7870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5d7870_0, 0;
T_90.4 ;
    %load/vec4 v0000019c7e5d6d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5d6d30_0, 0;
T_90.6 ;
    %load/vec4 v0000019c7e5d5e30_0;
    %flag_set/vec4 8;
    %jmp/1 T_90.10, 8;
    %load/vec4 v0000019c7e5d68d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_90.10;
    %jmp/0xz  T_90.8, 8;
    %load/vec4 v0000019c7e5d5e30_0;
    %flag_set/vec4 8;
    %jmp/1 T_90.13, 8;
    %load/vec4 v0000019c7e5d65b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_90.13;
    %jmp/0xz  T_90.11, 8;
    %load/vec4 v0000019c7e5d5e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5d68d0_0, 0;
    %jmp T_90.15;
T_90.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5d6d30_0, 0;
    %load/vec4 v0000019c7e5d75f0_0;
    %assign/vec4 v0000019c7e5d6c90_0, 0;
    %load/vec4 v0000019c7e5d5c50_0;
    %assign/vec4 v0000019c7e5d66f0_0, 0;
    %load/vec4 v0000019c7e5d6830_0;
    %assign/vec4 v0000019c7e5d6bf0_0, 0;
    %load/vec4 v0000019c7e5d5c50_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_90.16, 4;
    %load/vec4 v0000019c7e5d6830_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_90.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5d7870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5d68d0_0, 0;
    %jmp T_90.19;
T_90.18 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019c7e5d5c50_0, 0;
    %load/vec4 v0000019c7e5d6830_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000019c7e5d6830_0, 0;
T_90.19 ;
    %jmp T_90.17;
T_90.16 ;
    %load/vec4 v0000019c7e5d5c50_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000019c7e5d5c50_0, 0;
T_90.17 ;
T_90.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5d6290_0, 0;
T_90.11 ;
T_90.8 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0000019c7e5dc800;
T_91 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5df850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c7e5dee50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c7e5de1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5def90_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0000019c7e5deef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0000019c7e5df710_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_91.6, 4;
    %load/vec4 v0000019c7e5df030_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_91.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.4, 8;
    %load/vec4 v0000019c7e5dedb0_0;
    %assign/vec4 v0000019c7e5dee50_0, 0;
    %load/vec4 v0000019c7e5df030_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %muli 16, 0, 32;
    %load/vec4 v0000019c7e5df710_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %pad/u 8;
    %assign/vec4 v0000019c7e5de1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5def90_0, 0;
    %jmp T_91.5;
T_91.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5def90_0, 0;
T_91.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5df670_0, 0;
    %jmp T_91.3;
T_91.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5def90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5df670_0, 0;
T_91.3 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0000019c7e5ddc50;
T_92 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5e20b0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5e25b0_0, 4, 5;
    %load/vec4 v0000019c7e5e25b0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5e25b0_0, 4, 5;
    %jmp T_92;
    .thread T_92;
    .scope S_0000019c7e5ddc50;
T_93 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019c7e5e2830_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019c7e5e26f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019c7e5e3230_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019c7e5e2bf0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c7e5e2d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c7e5e2a10_0, 0, 1;
    %end;
    .thread T_93;
    .scope S_0000019c7e5ddc50;
T_94 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5e39b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c7e5e2830_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c7e5e26f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5e2a10_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0000019c7e5e20b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5e20b0_0, 0;
T_94.2 ;
    %load/vec4 v0000019c7e5e2d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5e2d30_0, 0;
T_94.4 ;
    %load/vec4 v0000019c7e5e2150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5e2150_0, 0;
T_94.6 ;
    %load/vec4 v0000019c7e5e2650_0;
    %flag_set/vec4 8;
    %jmp/1 T_94.10, 8;
    %load/vec4 v0000019c7e5e2a10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_94.10;
    %jmp/0xz  T_94.8, 8;
    %load/vec4 v0000019c7e5e2650_0;
    %flag_set/vec4 8;
    %jmp/1 T_94.13, 8;
    %load/vec4 v0000019c7e5e25b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_94.13;
    %jmp/0xz  T_94.11, 8;
    %load/vec4 v0000019c7e5e2650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5e2a10_0, 0;
    %jmp T_94.15;
T_94.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5e2150_0, 0;
    %load/vec4 v0000019c7e5e35f0_0;
    %assign/vec4 v0000019c7e5e2290_0, 0;
    %load/vec4 v0000019c7e5e2830_0;
    %assign/vec4 v0000019c7e5e3230_0, 0;
    %load/vec4 v0000019c7e5e26f0_0;
    %assign/vec4 v0000019c7e5e2bf0_0, 0;
    %load/vec4 v0000019c7e5e2830_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_94.16, 4;
    %load/vec4 v0000019c7e5e26f0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_94.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5e2d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5e2a10_0, 0;
    %jmp T_94.19;
T_94.18 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c7e5e2830_0, 0;
    %load/vec4 v0000019c7e5e26f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000019c7e5e26f0_0, 0;
T_94.19 ;
    %jmp T_94.17;
T_94.16 ;
    %load/vec4 v0000019c7e5e2830_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000019c7e5e2830_0, 0;
T_94.17 ;
T_94.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5e20b0_0, 0;
T_94.11 ;
T_94.8 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0000019c7e3ead70;
T_95 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c7e5ef270_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c7e5ef6d0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000019c7e5efef0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c7e5f05d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c7e5edfb0_0, 0, 1;
    %end;
    .thread T_95;
    .scope S_0000019c7e3ead70;
T_96 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5f05d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5ef4f0_0, 4, 5;
    %load/vec4 v0000019c7e5ef4f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c7e5ef4f0_0, 4, 5;
    %jmp T_96;
    .thread T_96;
    .scope S_0000019c7e3ead70;
T_97 ;
    %wait E_0000019c7e52d950;
    %load/vec4 v0000019c7e5ef1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c7e5ef270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5ef6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5edfb0_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0000019c7e5eef50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5eef50_0, 0;
T_97.2 ;
    %load/vec4 v0000019c7e5ef270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_97.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_97.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_97.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_97.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_97.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_97.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_97.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_97.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_97.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_97.13, 6;
    %jmp T_97.14;
T_97.4 ;
    %load/vec4 v0000019c7e5eeff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.15, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000019c7e5ef270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5ef6d0_0, 0;
T_97.15 ;
    %jmp T_97.14;
T_97.5 ;
    %load/vec4 v0000019c7e5ef4f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_97.19, 8;
    %load/vec4 v0000019c7e5ef6d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_97.19;
    %jmp/0xz  T_97.17, 8;
    %load/vec4 v0000019c7e5efef0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000019c7e5efef0_0, 0;
    %load/vec4 v0000019c7e5efef0_0;
    %pad/u 32;
    %cmpi/e 4095, 0, 32;
    %jmp/0xz  T_97.20, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000019c7e5ef270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5edfb0_0, 0;
T_97.20 ;
T_97.17 ;
    %jmp T_97.14;
T_97.6 ;
    %load/vec4 v0000019c7e5edfb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5e8620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5edfb0_0, 0;
    %jmp T_97.23;
T_97.22 ;
    %load/vec4 v0000019c7e5e8620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5e8620_0, 0;
T_97.24 ;
    %load/vec4 v0000019c7e5e8b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.26, 8;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000019c7e5ef270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5edfb0_0, 0;
T_97.26 ;
T_97.23 ;
    %jmp T_97.14;
T_97.7 ;
    %load/vec4 v0000019c7e5edfb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5e8620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5edfb0_0, 0;
    %jmp T_97.29;
T_97.28 ;
    %load/vec4 v0000019c7e5e8620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5e8620_0, 0;
T_97.30 ;
    %load/vec4 v0000019c7e5e8b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.32, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000019c7e5ef270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5edfb0_0, 0;
T_97.32 ;
T_97.29 ;
    %jmp T_97.14;
T_97.8 ;
    %load/vec4 v0000019c7e5edfb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.34, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5e8580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5edfb0_0, 0;
    %jmp T_97.35;
T_97.34 ;
    %load/vec4 v0000019c7e5e8580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.36, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5e8580_0, 0;
T_97.36 ;
    %load/vec4 v0000019c7e5e95c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.38, 8;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0000019c7e5ef270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5edfb0_0, 0;
T_97.38 ;
T_97.35 ;
    %jmp T_97.14;
T_97.9 ;
    %load/vec4 v0000019c7e5edfb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.40, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5eac40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5edfb0_0, 0;
    %jmp T_97.41;
T_97.40 ;
    %load/vec4 v0000019c7e5eac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.42, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5eac40_0, 0;
T_97.42 ;
    %load/vec4 v0000019c7e5eb140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.44, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0000019c7e5ef270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5edfb0_0, 0;
T_97.44 ;
T_97.41 ;
    %jmp T_97.14;
T_97.10 ;
    %load/vec4 v0000019c7e5edfb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5eac40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5edfb0_0, 0;
    %jmp T_97.47;
T_97.46 ;
    %load/vec4 v0000019c7e5eac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.48, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5eac40_0, 0;
T_97.48 ;
    %load/vec4 v0000019c7e5eb140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.50, 8;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0000019c7e5ef270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5edfb0_0, 0;
T_97.50 ;
T_97.47 ;
    %jmp T_97.14;
T_97.11 ;
    %load/vec4 v0000019c7e5edfb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.52, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5e8d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5edfb0_0, 0;
    %jmp T_97.53;
T_97.52 ;
    %load/vec4 v0000019c7e5e8d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.54, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5e8d00_0, 0;
T_97.54 ;
    %load/vec4 v0000019c7e5e9c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.56, 8;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0000019c7e5ef270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5edfb0_0, 0;
T_97.56 ;
T_97.53 ;
    %jmp T_97.14;
T_97.12 ;
    %load/vec4 v0000019c7e5edfb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.58, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5efdb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5edfb0_0, 0;
    %jmp T_97.59;
T_97.58 ;
    %load/vec4 v0000019c7e5efdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5efdb0_0, 0;
T_97.60 ;
    %load/vec4 v0000019c7e5efbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.62, 8;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0000019c7e5ef270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5edfb0_0, 0;
T_97.62 ;
T_97.59 ;
    %jmp T_97.14;
T_97.13 ;
    %load/vec4 v0000019c7e5edfb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.64, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5efdb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5edfb0_0, 0;
    %jmp T_97.65;
T_97.64 ;
    %load/vec4 v0000019c7e5efdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.66, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5efdb0_0, 0;
T_97.66 ;
    %load/vec4 v0000019c7e5efbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.68, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c7e5ef270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c7e5edfb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c7e5eef50_0, 0;
T_97.68 ;
T_97.65 ;
    %jmp T_97.14;
T_97.14 ;
    %pop/vec4 1;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0000019c7e3ead70;
T_98 ;
Ewait_3 .event/or E_0000019c7e52db10, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0000019c7e5ef270_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_98.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_98.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_98.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_98.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_98.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_98.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_98.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_98.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_98.8, 6;
    %jmp T_98.9;
T_98.0 ;
    %load/vec4 v0000019c7e5efef0_0;
    %store/vec4 v0000019c7e5e9b60_0, 0, 12;
    %load/vec4 v0000019c7e5ef4f0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000019c7e5ea380_0, 0, 1;
    %load/vec4 v0000019c7e5ef8b0_0;
    %store/vec4 v0000019c7e5ea240_0, 0, 8;
    %load/vec4 v0000019c7e5efef0_0;
    %store/vec4 v0000019c7e5e8120_0, 0, 12;
    %load/vec4 v0000019c7e5ef4f0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000019c7e5e9200_0, 0, 1;
    %load/vec4 v0000019c7e5ef8b0_0;
    %store/vec4 v0000019c7e5e9160_0, 0, 8;
    %jmp T_98.9;
T_98.1 ;
    %load/vec4 v0000019c7e5e81c0_0;
    %store/vec4 v0000019c7e5e8c60_0, 0, 12;
    %load/vec4 v0000019c7e5e93e0_0;
    %store/vec4 v0000019c7e5e9020_0, 0, 1;
    %load/vec4 v0000019c7e5ea7e0_0;
    %store/vec4 v0000019c7e5e9340_0, 0, 8;
    %load/vec4 v0000019c7e5e9f20_0;
    %store/vec4 v0000019c7e5e9700_0, 0, 12;
    %load/vec4 v0000019c7e5e8260_0;
    %store/vec4 v0000019c7e5e90c0_0, 0, 1;
    %load/vec4 v0000019c7e5e97a0_0;
    %store/vec4 v0000019c7e5e9660_0, 0, 8;
    %load/vec4 v0000019c7e5e9f20_0;
    %store/vec4 v0000019c7e5e9d40_0, 0, 12;
    %load/vec4 v0000019c7e5e8260_0;
    %store/vec4 v0000019c7e5e9e80_0, 0, 1;
    %load/vec4 v0000019c7e5e97a0_0;
    %store/vec4 v0000019c7e5e9ca0_0, 0, 8;
    %jmp T_98.9;
T_98.2 ;
    %load/vec4 v0000019c7e5e81c0_0;
    %store/vec4 v0000019c7e5ea880_0, 0, 12;
    %load/vec4 v0000019c7e5e93e0_0;
    %store/vec4 v0000019c7e5e8bc0_0, 0, 1;
    %load/vec4 v0000019c7e5ea740_0;
    %store/vec4 v0000019c7e5e9340_0, 0, 8;
    %load/vec4 v0000019c7e5e9f20_0;
    %store/vec4 v0000019c7e5e9b60_0, 0, 12;
    %load/vec4 v0000019c7e5e8260_0;
    %store/vec4 v0000019c7e5ea380_0, 0, 1;
    %load/vec4 v0000019c7e5e97a0_0;
    %store/vec4 v0000019c7e5ea240_0, 0, 8;
    %load/vec4 v0000019c7e5e9f20_0;
    %store/vec4 v0000019c7e5e92a0_0, 0, 12;
    %load/vec4 v0000019c7e5e8260_0;
    %store/vec4 v0000019c7e5e9980_0, 0, 1;
    %load/vec4 v0000019c7e5e97a0_0;
    %store/vec4 v0000019c7e5e8a80_0, 0, 8;
    %jmp T_98.9;
T_98.3 ;
    %load/vec4 v0000019c7e5e9840_0;
    %store/vec4 v0000019c7e5e8c60_0, 0, 12;
    %load/vec4 v0000019c7e5e9a20_0;
    %store/vec4 v0000019c7e5e9020_0, 0, 1;
    %load/vec4 v0000019c7e5ea7e0_0;
    %store/vec4 v0000019c7e5e8300_0, 0, 8;
    %load/vec4 v0000019c7e5eb280_0;
    %store/vec4 v0000019c7e5eba00_0, 0, 10;
    %load/vec4 v0000019c7e5eaba0_0;
    %store/vec4 v0000019c7e5ebdc0_0, 0, 1;
    %load/vec4 v0000019c7e5eb8c0_0;
    %store/vec4 v0000019c7e5e84e0_0, 0, 8;
    %load/vec4 v0000019c7e5eb280_0;
    %store/vec4 v0000019c7e5ebbe0_0, 0, 10;
    %load/vec4 v0000019c7e5eaba0_0;
    %store/vec4 v0000019c7e5eb460_0, 0, 1;
    %load/vec4 v0000019c7e5eb8c0_0;
    %store/vec4 v0000019c7e5eaec0_0, 0, 8;
    %jmp T_98.9;
T_98.4 ;
    %load/vec4 v0000019c7e5eb320_0;
    %store/vec4 v0000019c7e5e8800_0, 0, 10;
    %load/vec4 v0000019c7e5ea920_0;
    %store/vec4 v0000019c7e5eb500_0, 0, 1;
    %load/vec4 v0000019c7e5e86c0_0;
    %store/vec4 v0000019c7e5ebfa0_0, 0, 8;
    %load/vec4 v0000019c7e5eb640_0;
    %store/vec4 v0000019c7e5eb960_0, 0, 10;
    %load/vec4 v0000019c7e5ebc80_0;
    %store/vec4 v0000019c7e5ebaa0_0, 0, 1;
    %load/vec4 v0000019c7e5eb1e0_0;
    %store/vec4 v0000019c7e5eb000_0, 0, 8;
    %load/vec4 v0000019c7e5eb640_0;
    %store/vec4 v0000019c7e5eb0a0_0, 0, 10;
    %load/vec4 v0000019c7e5ebc80_0;
    %store/vec4 v0000019c7e5ebf00_0, 0, 1;
    %load/vec4 v0000019c7e5eb1e0_0;
    %store/vec4 v0000019c7e5eaf60_0, 0, 8;
    %jmp T_98.9;
T_98.5 ;
    %load/vec4 v0000019c7e5eb320_0;
    %store/vec4 v0000019c7e5eb5a0_0, 0, 10;
    %load/vec4 v0000019c7e5ea920_0;
    %store/vec4 v0000019c7e5eae20_0, 0, 1;
    %load/vec4 v0000019c7e5ebe60_0;
    %store/vec4 v0000019c7e5ebfa0_0, 0, 8;
    %load/vec4 v0000019c7e5eb640_0;
    %store/vec4 v0000019c7e5eba00_0, 0, 10;
    %load/vec4 v0000019c7e5ebc80_0;
    %store/vec4 v0000019c7e5ebdc0_0, 0, 1;
    %load/vec4 v0000019c7e5eb1e0_0;
    %store/vec4 v0000019c7e5e84e0_0, 0, 8;
    %load/vec4 v0000019c7e5eb640_0;
    %store/vec4 v0000019c7e5ebb40_0, 0, 10;
    %load/vec4 v0000019c7e5ebc80_0;
    %store/vec4 v0000019c7e5eb780_0, 0, 1;
    %load/vec4 v0000019c7e5eb1e0_0;
    %store/vec4 v0000019c7e5ea9c0_0, 0, 8;
    %jmp T_98.9;
T_98.6 ;
    %load/vec4 v0000019c7e5ebd20_0;
    %store/vec4 v0000019c7e5e8800_0, 0, 10;
    %load/vec4 v0000019c7e5eab00_0;
    %store/vec4 v0000019c7e5eb500_0, 0, 1;
    %load/vec4 v0000019c7e5e86c0_0;
    %store/vec4 v0000019c7e5eaa60_0, 0, 8;
    %load/vec4 v0000019c7e5ef090_0;
    %store/vec4 v0000019c7e5ead80_0, 0, 8;
    %load/vec4 v0000019c7e5efe50_0;
    %store/vec4 v0000019c7e5f00d0_0, 0, 1;
    %load/vec4 v0000019c7e5f03f0_0;
    %store/vec4 v0000019c7e5eb6e0_0, 0, 8;
    %load/vec4 v0000019c7e5ef090_0;
    %store/vec4 v0000019c7e5f0490_0, 0, 8;
    %load/vec4 v0000019c7e5efe50_0;
    %store/vec4 v0000019c7e5f02b0_0, 0, 1;
    %load/vec4 v0000019c7e5f03f0_0;
    %store/vec4 v0000019c7e5ef130_0, 0, 8;
    %jmp T_98.9;
T_98.7 ;
    %load/vec4 v0000019c7e5efd10_0;
    %store/vec4 v0000019c7e5eb3c0_0, 0, 8;
    %load/vec4 v0000019c7e5ef3b0_0;
    %store/vec4 v0000019c7e5eace0_0, 0, 1;
    %load/vec4 v0000019c7e5eb820_0;
    %store/vec4 v0000019c7e5f0030_0, 0, 8;
    %load/vec4 v0000019c7e5eff90_0;
    %store/vec4 v0000019c7e5f0170_0, 0, 8;
    %load/vec4 v0000019c7e5ef590_0;
    %store/vec4 v0000019c7e5efa90_0, 0, 1;
    %load/vec4 v0000019c7e5efc70_0;
    %store/vec4 v0000019c7e5ef950_0, 0, 8;
    %load/vec4 v0000019c7e5eff90_0;
    %store/vec4 v0000019c7e5ef770_0, 0, 8;
    %load/vec4 v0000019c7e5ef590_0;
    %store/vec4 v0000019c7e5f0350_0, 0, 1;
    %load/vec4 v0000019c7e5efc70_0;
    %store/vec4 v0000019c7e5ef310_0, 0, 8;
    %jmp T_98.9;
T_98.8 ;
    %load/vec4 v0000019c7e5efd10_0;
    %store/vec4 v0000019c7e5f0530_0, 0, 8;
    %load/vec4 v0000019c7e5ef3b0_0;
    %store/vec4 v0000019c7e5f0210_0, 0, 1;
    %load/vec4 v0000019c7e5ef9f0_0;
    %store/vec4 v0000019c7e5f0030_0, 0, 8;
    %load/vec4 v0000019c7e5eff90_0;
    %store/vec4 v0000019c7e5ead80_0, 0, 8;
    %load/vec4 v0000019c7e5ef590_0;
    %store/vec4 v0000019c7e5f00d0_0, 0, 1;
    %load/vec4 v0000019c7e5efc70_0;
    %store/vec4 v0000019c7e5eb6e0_0, 0, 8;
    %load/vec4 v0000019c7e5eff90_0;
    %store/vec4 v0000019c7e5ef810_0, 0, 8;
    %load/vec4 v0000019c7e5ef590_0;
    %store/vec4 v0000019c7e5ef630_0, 0, 1;
    %load/vec4 v0000019c7e5efc70_0;
    %store/vec4 v0000019c7e5efb30_0, 0, 8;
    %jmp T_98.9;
T_98.9 ;
    %pop/vec4 1;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0000019c7e57a610;
T_99 ;
    %delay 5000, 0;
    %load/vec4 v0000019c7e5ed510_0;
    %nor/r;
    %store/vec4 v0000019c7e5ed510_0, 0, 1;
    %jmp T_99;
    .thread T_99;
    .scope S_0000019c7e57a610;
T_100 ;
    %vpi_call/w 3 124 "$dumpfile", "pyramid.vcd" {0 0 0};
    %vpi_call/w 3 125 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000019c7e57a610 {0 0 0};
    %vpi_call/w 3 126 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c7e5ed510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c7e5eecd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c7e5ee410_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c7e5ed510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c7e5eecd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c7e5ed510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c7e5eecd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c7e5ee410_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c7e5ee410_0, 0, 1;
    %delay 3410065408, 2;
    %vpi_call/w 3 143 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 144 "$finish" {0 0 0};
    %end;
    .thread T_100;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "sim/gaussian_pyramid_tb.sv";
    "hdl/xilinx_single_port_ram_read_first.v";
    "hdl/gaussian_pyramid.sv";
    "hdl/xilinx_true_dual_port_read_first_2_clock_ram.v";
    "hdl/blur_img.sv";
    "hdl/gaussian_blur.sv";
    "hdl/image_half_full.sv";
    "hdl/image_half.sv";
