{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458747797672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458747797674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 16:43:17 2016 " "Processing started: Wed Mar 23 16:43:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458747797674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458747797674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projet_archi -c projet_archi " "Command: quartus_map --read_settings_files=on --write_settings_files=off projet_archi -c projet_archi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458747797674 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1458747797895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Code/multiplexer_general.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Code/multiplexer_general.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer_General-Behaviour_MultiplexerG " "Found design unit 1: Multiplexer_General-Behaviour_MultiplexerG" {  } { { "Code/multiplexer_general.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/multiplexer_general.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747798366 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_General " "Found entity 1: Multiplexer_General" {  } { { "Code/multiplexer_general.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/multiplexer_general.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747798366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458747798366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Code/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Code/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-debouncer_bhv " "Found design unit 1: debouncer-debouncer_bhv" {  } { { "Code/debouncer.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/debouncer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747798367 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "Code/debouncer.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747798367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458747798367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Code/ALU_Component.vhd 6 3 " "Found 6 design units, including 3 entities, in source file Code/ALU_Component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder_Generique-behaviour_FAG " "Found design unit 1: Full_Adder_Generique-behaviour_FAG" {  } { { "Code/ALU_Component.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/ALU_Component.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747798368 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 multiplier_N-Behavior_multiplierN " "Found design unit 2: multiplier_N-Behavior_multiplierN" {  } { { "Code/ALU_Component.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/ALU_Component.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747798368 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 multiplexer_ALU-behavior_multiplexer_ALU " "Found design unit 3: multiplexer_ALU-behavior_multiplexer_ALU" {  } { { "Code/ALU_Component.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/ALU_Component.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747798368 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_Generique " "Found entity 1: Full_Adder_Generique" {  } { { "Code/ALU_Component.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/ALU_Component.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747798368 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplier_N " "Found entity 2: multiplier_N" {  } { { "Code/ALU_Component.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/ALU_Component.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747798368 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplexer_ALU " "Found entity 3: multiplexer_ALU" {  } { { "Code/ALU_Component.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/ALU_Component.vhd" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747798368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458747798368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Code/display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Code/display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment_7-behavior_segment7 " "Found design unit 1: segment_7-behavior_segment7" {  } { { "Code/display.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/display.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747798369 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment_7 " "Found entity 1: segment_7" {  } { { "Code/display.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747798369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458747798369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Code/tools.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Code/tools.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-behaviour_flipflop " "Found design unit 1: flipflop-behaviour_flipflop" {  } { { "Code/tools.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/tools.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747798369 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "Code/tools.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/tools.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747798369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458747798369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Code/main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Code/main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-Behaviour " "Found design unit 1: main-Behaviour" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747798370 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747798370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458747798370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Code/FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Code/FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller_FSM-Controller_FSM_behaviour " "Found design unit 1: Controller_FSM-Controller_FSM_behaviour" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747798371 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller_FSM " "Found entity 1: Controller_FSM" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747798371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458747798371 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458747798437 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 main.vhd(12) " "VHDL Signal Declaration warning at main.vhd(12): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1458747798439 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 main.vhd(13) " "VHDL Signal Declaration warning at main.vhd(13): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1458747798439 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 main.vhd(14) " "VHDL Signal Declaration warning at main.vhd(14): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1458747798439 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX6 main.vhd(15) " "VHDL Signal Declaration warning at main.vhd(15): used implicit default value for signal \"HEX6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1458747798439 "|main"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[4\] main.vhd(11) " "Using initial value X (don't care) for net \"LEDR\[4\]\" at main.vhd(11)" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458747798439 "|main"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9\] main.vhd(11) " "Using initial value X (don't care) for net \"LEDR\[9\]\" at main.vhd(11)" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458747798440 "|main"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[14..17\] main.vhd(11) " "Using initial value X (don't care) for net \"LEDR\[14..17\]\" at main.vhd(11)" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458747798440 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debounc0 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debounc0\"" {  } { { "Code/main.vhd" "debounc0" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458747798444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller_FSM Controller_FSM:fsm " "Elaborating entity \"Controller_FSM\" for hierarchy \"Controller_FSM:fsm\"" {  } { { "Code/main.vhd" "fsm" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458747798446 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS FSM.vhd(20) " "VHDL Process Statement warning at FSM.vhd(20): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1458747798449 "|main|Controller_FSM:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir FSM.vhd(63) " "VHDL Process Statement warning at FSM.vhd(63): signal \"Ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458747798449 "|main|Controller_FSM:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir FSM.vhd(64) " "VHDL Process Statement warning at FSM.vhd(64): signal \"Ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458747798449 "|main|Controller_FSM:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir FSM.vhd(82) " "VHDL Process Statement warning at FSM.vhd(82): signal \"Ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458747798450 "|main|Controller_FSM:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir FSM.vhd(88) " "VHDL Process Statement warning at FSM.vhd(88): signal \"Ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458747798450 "|main|Controller_FSM:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir FSM.vhd(89) " "VHDL Process Statement warning at FSM.vhd(89): signal \"Ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458747798450 "|main|Controller_FSM:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir FSM.vhd(112) " "VHDL Process Statement warning at FSM.vhd(112): signal \"Ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458747798451 "|main|Controller_FSM:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir FSM.vhd(114) " "VHDL Process Statement warning at FSM.vhd(114): signal \"Ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458747798451 "|main|Controller_FSM:fsm"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "5 4 FSM.vhd(114) " "VHDL expression error at FSM.vhd(114): expression has 5 elements, but must have 4 elements" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 114 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1458747798451 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Controller_FSM:fsm " "Can't elaborate user hierarchy \"Controller_FSM:fsm\"" {  } { { "Code/main.vhd" "fsm" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 46 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458747798451 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 16 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458747798584 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 23 16:43:18 2016 " "Processing ended: Wed Mar 23 16:43:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458747798584 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458747798584 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458747798584 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458747798584 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 16 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 16 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458747798676 ""}
