
BLDC_STM32F030R8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf48  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000614  0800d008  0800d008  0001d008  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d61c  0800d61c  00020208  2**0
                  CONTENTS
  4 .ARM          00000000  0800d61c  0800d61c  00020208  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d61c  0800d61c  00020208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d61c  0800d61c  0001d61c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d620  0800d620  0001d620  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  0800d624  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c8  20000208  0800d82c  00020208  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005d0  0800d82c  000205d0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 12 .debug_info   000115b7  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a62  00000000  00000000  000317e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e98  00000000  00000000  00034250  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d60  00000000  00000000  000350e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013aba  00000000  00000000  00035e48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000147f7  00000000  00000000  00049902  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006b986  00000000  00000000  0005e0f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c9a7f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004864  00000000  00000000  000c9ad0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000208 	.word	0x20000208
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800cff0 	.word	0x0800cff0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000020c 	.word	0x2000020c
 8000104:	0800cff0 	.word	0x0800cff0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f000 ff7d 	bl	800133c <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 fecd 	bl	80011ec <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 ff6f 	bl	800133c <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 ff65 	bl	800133c <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 fef5 	bl	8001270 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 feeb 	bl	8001270 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_d2uiz>:
 80004a8:	b570      	push	{r4, r5, r6, lr}
 80004aa:	2200      	movs	r2, #0
 80004ac:	4b0c      	ldr	r3, [pc, #48]	; (80004e0 <__aeabi_d2uiz+0x38>)
 80004ae:	0004      	movs	r4, r0
 80004b0:	000d      	movs	r5, r1
 80004b2:	f7ff ffef 	bl	8000494 <__aeabi_dcmpge>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d104      	bne.n	80004c4 <__aeabi_d2uiz+0x1c>
 80004ba:	0020      	movs	r0, r4
 80004bc:	0029      	movs	r1, r5
 80004be:	f001 fdbd 	bl	800203c <__aeabi_d2iz>
 80004c2:	bd70      	pop	{r4, r5, r6, pc}
 80004c4:	4b06      	ldr	r3, [pc, #24]	; (80004e0 <__aeabi_d2uiz+0x38>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	0020      	movs	r0, r4
 80004ca:	0029      	movs	r1, r5
 80004cc:	f001 fa06 	bl	80018dc <__aeabi_dsub>
 80004d0:	f001 fdb4 	bl	800203c <__aeabi_d2iz>
 80004d4:	2380      	movs	r3, #128	; 0x80
 80004d6:	061b      	lsls	r3, r3, #24
 80004d8:	469c      	mov	ip, r3
 80004da:	4460      	add	r0, ip
 80004dc:	e7f1      	b.n	80004c2 <__aeabi_d2uiz+0x1a>
 80004de:	46c0      	nop			; (mov r8, r8)
 80004e0:	41e00000 	.word	0x41e00000

080004e4 <__aeabi_d2lz>:
 80004e4:	b570      	push	{r4, r5, r6, lr}
 80004e6:	0005      	movs	r5, r0
 80004e8:	000c      	movs	r4, r1
 80004ea:	2200      	movs	r2, #0
 80004ec:	2300      	movs	r3, #0
 80004ee:	0028      	movs	r0, r5
 80004f0:	0021      	movs	r1, r4
 80004f2:	f7ff ffb1 	bl	8000458 <__aeabi_dcmplt>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	d108      	bne.n	800050c <__aeabi_d2lz+0x28>
 80004fa:	0028      	movs	r0, r5
 80004fc:	0021      	movs	r1, r4
 80004fe:	f000 f80f 	bl	8000520 <__aeabi_d2ulz>
 8000502:	0002      	movs	r2, r0
 8000504:	000b      	movs	r3, r1
 8000506:	0010      	movs	r0, r2
 8000508:	0019      	movs	r1, r3
 800050a:	bd70      	pop	{r4, r5, r6, pc}
 800050c:	2380      	movs	r3, #128	; 0x80
 800050e:	061b      	lsls	r3, r3, #24
 8000510:	18e1      	adds	r1, r4, r3
 8000512:	0028      	movs	r0, r5
 8000514:	f000 f804 	bl	8000520 <__aeabi_d2ulz>
 8000518:	2300      	movs	r3, #0
 800051a:	4242      	negs	r2, r0
 800051c:	418b      	sbcs	r3, r1
 800051e:	e7f2      	b.n	8000506 <__aeabi_d2lz+0x22>

08000520 <__aeabi_d2ulz>:
 8000520:	b570      	push	{r4, r5, r6, lr}
 8000522:	2200      	movs	r2, #0
 8000524:	4b0b      	ldr	r3, [pc, #44]	; (8000554 <__aeabi_d2ulz+0x34>)
 8000526:	000d      	movs	r5, r1
 8000528:	0004      	movs	r4, r0
 800052a:	f000 ff6b 	bl	8001404 <__aeabi_dmul>
 800052e:	f7ff ffbb 	bl	80004a8 <__aeabi_d2uiz>
 8000532:	0006      	movs	r6, r0
 8000534:	f001 fde8 	bl	8002108 <__aeabi_ui2d>
 8000538:	2200      	movs	r2, #0
 800053a:	4b07      	ldr	r3, [pc, #28]	; (8000558 <__aeabi_d2ulz+0x38>)
 800053c:	f000 ff62 	bl	8001404 <__aeabi_dmul>
 8000540:	0002      	movs	r2, r0
 8000542:	000b      	movs	r3, r1
 8000544:	0020      	movs	r0, r4
 8000546:	0029      	movs	r1, r5
 8000548:	f001 f9c8 	bl	80018dc <__aeabi_dsub>
 800054c:	f7ff ffac 	bl	80004a8 <__aeabi_d2uiz>
 8000550:	0031      	movs	r1, r6
 8000552:	bd70      	pop	{r4, r5, r6, pc}
 8000554:	3df00000 	.word	0x3df00000
 8000558:	41f00000 	.word	0x41f00000

0800055c <__aeabi_l2d>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	0006      	movs	r6, r0
 8000560:	0008      	movs	r0, r1
 8000562:	f001 fda1 	bl	80020a8 <__aeabi_i2d>
 8000566:	2200      	movs	r2, #0
 8000568:	4b06      	ldr	r3, [pc, #24]	; (8000584 <__aeabi_l2d+0x28>)
 800056a:	f000 ff4b 	bl	8001404 <__aeabi_dmul>
 800056e:	000d      	movs	r5, r1
 8000570:	0004      	movs	r4, r0
 8000572:	0030      	movs	r0, r6
 8000574:	f001 fdc8 	bl	8002108 <__aeabi_ui2d>
 8000578:	002b      	movs	r3, r5
 800057a:	0022      	movs	r2, r4
 800057c:	f000 f804 	bl	8000588 <__aeabi_dadd>
 8000580:	bd70      	pop	{r4, r5, r6, pc}
 8000582:	46c0      	nop			; (mov r8, r8)
 8000584:	41f00000 	.word	0x41f00000

08000588 <__aeabi_dadd>:
 8000588:	b5f0      	push	{r4, r5, r6, r7, lr}
 800058a:	464f      	mov	r7, r9
 800058c:	4646      	mov	r6, r8
 800058e:	46d6      	mov	lr, sl
 8000590:	000d      	movs	r5, r1
 8000592:	0004      	movs	r4, r0
 8000594:	b5c0      	push	{r6, r7, lr}
 8000596:	001f      	movs	r7, r3
 8000598:	0011      	movs	r1, r2
 800059a:	0328      	lsls	r0, r5, #12
 800059c:	0f62      	lsrs	r2, r4, #29
 800059e:	0a40      	lsrs	r0, r0, #9
 80005a0:	4310      	orrs	r0, r2
 80005a2:	007a      	lsls	r2, r7, #1
 80005a4:	0d52      	lsrs	r2, r2, #21
 80005a6:	00e3      	lsls	r3, r4, #3
 80005a8:	033c      	lsls	r4, r7, #12
 80005aa:	4691      	mov	r9, r2
 80005ac:	0a64      	lsrs	r4, r4, #9
 80005ae:	0ffa      	lsrs	r2, r7, #31
 80005b0:	0f4f      	lsrs	r7, r1, #29
 80005b2:	006e      	lsls	r6, r5, #1
 80005b4:	4327      	orrs	r7, r4
 80005b6:	4692      	mov	sl, r2
 80005b8:	46b8      	mov	r8, r7
 80005ba:	0d76      	lsrs	r6, r6, #21
 80005bc:	0fed      	lsrs	r5, r5, #31
 80005be:	00c9      	lsls	r1, r1, #3
 80005c0:	4295      	cmp	r5, r2
 80005c2:	d100      	bne.n	80005c6 <__aeabi_dadd+0x3e>
 80005c4:	e099      	b.n	80006fa <__aeabi_dadd+0x172>
 80005c6:	464c      	mov	r4, r9
 80005c8:	1b34      	subs	r4, r6, r4
 80005ca:	46a4      	mov	ip, r4
 80005cc:	2c00      	cmp	r4, #0
 80005ce:	dc00      	bgt.n	80005d2 <__aeabi_dadd+0x4a>
 80005d0:	e07c      	b.n	80006cc <__aeabi_dadd+0x144>
 80005d2:	464a      	mov	r2, r9
 80005d4:	2a00      	cmp	r2, #0
 80005d6:	d100      	bne.n	80005da <__aeabi_dadd+0x52>
 80005d8:	e0b8      	b.n	800074c <__aeabi_dadd+0x1c4>
 80005da:	4ac5      	ldr	r2, [pc, #788]	; (80008f0 <__aeabi_dadd+0x368>)
 80005dc:	4296      	cmp	r6, r2
 80005de:	d100      	bne.n	80005e2 <__aeabi_dadd+0x5a>
 80005e0:	e11c      	b.n	800081c <__aeabi_dadd+0x294>
 80005e2:	2280      	movs	r2, #128	; 0x80
 80005e4:	003c      	movs	r4, r7
 80005e6:	0412      	lsls	r2, r2, #16
 80005e8:	4314      	orrs	r4, r2
 80005ea:	46a0      	mov	r8, r4
 80005ec:	4662      	mov	r2, ip
 80005ee:	2a38      	cmp	r2, #56	; 0x38
 80005f0:	dd00      	ble.n	80005f4 <__aeabi_dadd+0x6c>
 80005f2:	e161      	b.n	80008b8 <__aeabi_dadd+0x330>
 80005f4:	2a1f      	cmp	r2, #31
 80005f6:	dd00      	ble.n	80005fa <__aeabi_dadd+0x72>
 80005f8:	e1cc      	b.n	8000994 <__aeabi_dadd+0x40c>
 80005fa:	4664      	mov	r4, ip
 80005fc:	2220      	movs	r2, #32
 80005fe:	1b12      	subs	r2, r2, r4
 8000600:	4644      	mov	r4, r8
 8000602:	4094      	lsls	r4, r2
 8000604:	000f      	movs	r7, r1
 8000606:	46a1      	mov	r9, r4
 8000608:	4664      	mov	r4, ip
 800060a:	4091      	lsls	r1, r2
 800060c:	40e7      	lsrs	r7, r4
 800060e:	464c      	mov	r4, r9
 8000610:	1e4a      	subs	r2, r1, #1
 8000612:	4191      	sbcs	r1, r2
 8000614:	433c      	orrs	r4, r7
 8000616:	4642      	mov	r2, r8
 8000618:	4321      	orrs	r1, r4
 800061a:	4664      	mov	r4, ip
 800061c:	40e2      	lsrs	r2, r4
 800061e:	1a80      	subs	r0, r0, r2
 8000620:	1a5c      	subs	r4, r3, r1
 8000622:	42a3      	cmp	r3, r4
 8000624:	419b      	sbcs	r3, r3
 8000626:	425f      	negs	r7, r3
 8000628:	1bc7      	subs	r7, r0, r7
 800062a:	023b      	lsls	r3, r7, #8
 800062c:	d400      	bmi.n	8000630 <__aeabi_dadd+0xa8>
 800062e:	e0d0      	b.n	80007d2 <__aeabi_dadd+0x24a>
 8000630:	027f      	lsls	r7, r7, #9
 8000632:	0a7f      	lsrs	r7, r7, #9
 8000634:	2f00      	cmp	r7, #0
 8000636:	d100      	bne.n	800063a <__aeabi_dadd+0xb2>
 8000638:	e0ff      	b.n	800083a <__aeabi_dadd+0x2b2>
 800063a:	0038      	movs	r0, r7
 800063c:	f001 fe12 	bl	8002264 <__clzsi2>
 8000640:	0001      	movs	r1, r0
 8000642:	3908      	subs	r1, #8
 8000644:	2320      	movs	r3, #32
 8000646:	0022      	movs	r2, r4
 8000648:	1a5b      	subs	r3, r3, r1
 800064a:	408f      	lsls	r7, r1
 800064c:	40da      	lsrs	r2, r3
 800064e:	408c      	lsls	r4, r1
 8000650:	4317      	orrs	r7, r2
 8000652:	42b1      	cmp	r1, r6
 8000654:	da00      	bge.n	8000658 <__aeabi_dadd+0xd0>
 8000656:	e0ff      	b.n	8000858 <__aeabi_dadd+0x2d0>
 8000658:	1b89      	subs	r1, r1, r6
 800065a:	1c4b      	adds	r3, r1, #1
 800065c:	2b1f      	cmp	r3, #31
 800065e:	dd00      	ble.n	8000662 <__aeabi_dadd+0xda>
 8000660:	e0a8      	b.n	80007b4 <__aeabi_dadd+0x22c>
 8000662:	2220      	movs	r2, #32
 8000664:	0039      	movs	r1, r7
 8000666:	1ad2      	subs	r2, r2, r3
 8000668:	0020      	movs	r0, r4
 800066a:	4094      	lsls	r4, r2
 800066c:	4091      	lsls	r1, r2
 800066e:	40d8      	lsrs	r0, r3
 8000670:	1e62      	subs	r2, r4, #1
 8000672:	4194      	sbcs	r4, r2
 8000674:	40df      	lsrs	r7, r3
 8000676:	2600      	movs	r6, #0
 8000678:	4301      	orrs	r1, r0
 800067a:	430c      	orrs	r4, r1
 800067c:	0763      	lsls	r3, r4, #29
 800067e:	d009      	beq.n	8000694 <__aeabi_dadd+0x10c>
 8000680:	230f      	movs	r3, #15
 8000682:	4023      	ands	r3, r4
 8000684:	2b04      	cmp	r3, #4
 8000686:	d005      	beq.n	8000694 <__aeabi_dadd+0x10c>
 8000688:	1d23      	adds	r3, r4, #4
 800068a:	42a3      	cmp	r3, r4
 800068c:	41a4      	sbcs	r4, r4
 800068e:	4264      	negs	r4, r4
 8000690:	193f      	adds	r7, r7, r4
 8000692:	001c      	movs	r4, r3
 8000694:	023b      	lsls	r3, r7, #8
 8000696:	d400      	bmi.n	800069a <__aeabi_dadd+0x112>
 8000698:	e09e      	b.n	80007d8 <__aeabi_dadd+0x250>
 800069a:	4b95      	ldr	r3, [pc, #596]	; (80008f0 <__aeabi_dadd+0x368>)
 800069c:	3601      	adds	r6, #1
 800069e:	429e      	cmp	r6, r3
 80006a0:	d100      	bne.n	80006a4 <__aeabi_dadd+0x11c>
 80006a2:	e0b7      	b.n	8000814 <__aeabi_dadd+0x28c>
 80006a4:	4a93      	ldr	r2, [pc, #588]	; (80008f4 <__aeabi_dadd+0x36c>)
 80006a6:	08e4      	lsrs	r4, r4, #3
 80006a8:	4017      	ands	r7, r2
 80006aa:	077b      	lsls	r3, r7, #29
 80006ac:	0571      	lsls	r1, r6, #21
 80006ae:	027f      	lsls	r7, r7, #9
 80006b0:	4323      	orrs	r3, r4
 80006b2:	0b3f      	lsrs	r7, r7, #12
 80006b4:	0d4a      	lsrs	r2, r1, #21
 80006b6:	0512      	lsls	r2, r2, #20
 80006b8:	433a      	orrs	r2, r7
 80006ba:	07ed      	lsls	r5, r5, #31
 80006bc:	432a      	orrs	r2, r5
 80006be:	0018      	movs	r0, r3
 80006c0:	0011      	movs	r1, r2
 80006c2:	bce0      	pop	{r5, r6, r7}
 80006c4:	46ba      	mov	sl, r7
 80006c6:	46b1      	mov	r9, r6
 80006c8:	46a8      	mov	r8, r5
 80006ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006cc:	2c00      	cmp	r4, #0
 80006ce:	d04b      	beq.n	8000768 <__aeabi_dadd+0x1e0>
 80006d0:	464c      	mov	r4, r9
 80006d2:	1ba4      	subs	r4, r4, r6
 80006d4:	46a4      	mov	ip, r4
 80006d6:	2e00      	cmp	r6, #0
 80006d8:	d000      	beq.n	80006dc <__aeabi_dadd+0x154>
 80006da:	e123      	b.n	8000924 <__aeabi_dadd+0x39c>
 80006dc:	0004      	movs	r4, r0
 80006de:	431c      	orrs	r4, r3
 80006e0:	d100      	bne.n	80006e4 <__aeabi_dadd+0x15c>
 80006e2:	e1af      	b.n	8000a44 <__aeabi_dadd+0x4bc>
 80006e4:	4662      	mov	r2, ip
 80006e6:	1e54      	subs	r4, r2, #1
 80006e8:	2a01      	cmp	r2, #1
 80006ea:	d100      	bne.n	80006ee <__aeabi_dadd+0x166>
 80006ec:	e215      	b.n	8000b1a <__aeabi_dadd+0x592>
 80006ee:	4d80      	ldr	r5, [pc, #512]	; (80008f0 <__aeabi_dadd+0x368>)
 80006f0:	45ac      	cmp	ip, r5
 80006f2:	d100      	bne.n	80006f6 <__aeabi_dadd+0x16e>
 80006f4:	e1c8      	b.n	8000a88 <__aeabi_dadd+0x500>
 80006f6:	46a4      	mov	ip, r4
 80006f8:	e11b      	b.n	8000932 <__aeabi_dadd+0x3aa>
 80006fa:	464a      	mov	r2, r9
 80006fc:	1ab2      	subs	r2, r6, r2
 80006fe:	4694      	mov	ip, r2
 8000700:	2a00      	cmp	r2, #0
 8000702:	dc00      	bgt.n	8000706 <__aeabi_dadd+0x17e>
 8000704:	e0ac      	b.n	8000860 <__aeabi_dadd+0x2d8>
 8000706:	464a      	mov	r2, r9
 8000708:	2a00      	cmp	r2, #0
 800070a:	d043      	beq.n	8000794 <__aeabi_dadd+0x20c>
 800070c:	4a78      	ldr	r2, [pc, #480]	; (80008f0 <__aeabi_dadd+0x368>)
 800070e:	4296      	cmp	r6, r2
 8000710:	d100      	bne.n	8000714 <__aeabi_dadd+0x18c>
 8000712:	e1af      	b.n	8000a74 <__aeabi_dadd+0x4ec>
 8000714:	2280      	movs	r2, #128	; 0x80
 8000716:	003c      	movs	r4, r7
 8000718:	0412      	lsls	r2, r2, #16
 800071a:	4314      	orrs	r4, r2
 800071c:	46a0      	mov	r8, r4
 800071e:	4662      	mov	r2, ip
 8000720:	2a38      	cmp	r2, #56	; 0x38
 8000722:	dc67      	bgt.n	80007f4 <__aeabi_dadd+0x26c>
 8000724:	2a1f      	cmp	r2, #31
 8000726:	dc00      	bgt.n	800072a <__aeabi_dadd+0x1a2>
 8000728:	e15f      	b.n	80009ea <__aeabi_dadd+0x462>
 800072a:	4647      	mov	r7, r8
 800072c:	3a20      	subs	r2, #32
 800072e:	40d7      	lsrs	r7, r2
 8000730:	4662      	mov	r2, ip
 8000732:	2a20      	cmp	r2, #32
 8000734:	d005      	beq.n	8000742 <__aeabi_dadd+0x1ba>
 8000736:	4664      	mov	r4, ip
 8000738:	2240      	movs	r2, #64	; 0x40
 800073a:	1b12      	subs	r2, r2, r4
 800073c:	4644      	mov	r4, r8
 800073e:	4094      	lsls	r4, r2
 8000740:	4321      	orrs	r1, r4
 8000742:	1e4a      	subs	r2, r1, #1
 8000744:	4191      	sbcs	r1, r2
 8000746:	000c      	movs	r4, r1
 8000748:	433c      	orrs	r4, r7
 800074a:	e057      	b.n	80007fc <__aeabi_dadd+0x274>
 800074c:	003a      	movs	r2, r7
 800074e:	430a      	orrs	r2, r1
 8000750:	d100      	bne.n	8000754 <__aeabi_dadd+0x1cc>
 8000752:	e105      	b.n	8000960 <__aeabi_dadd+0x3d8>
 8000754:	0022      	movs	r2, r4
 8000756:	3a01      	subs	r2, #1
 8000758:	2c01      	cmp	r4, #1
 800075a:	d100      	bne.n	800075e <__aeabi_dadd+0x1d6>
 800075c:	e182      	b.n	8000a64 <__aeabi_dadd+0x4dc>
 800075e:	4c64      	ldr	r4, [pc, #400]	; (80008f0 <__aeabi_dadd+0x368>)
 8000760:	45a4      	cmp	ip, r4
 8000762:	d05b      	beq.n	800081c <__aeabi_dadd+0x294>
 8000764:	4694      	mov	ip, r2
 8000766:	e741      	b.n	80005ec <__aeabi_dadd+0x64>
 8000768:	4c63      	ldr	r4, [pc, #396]	; (80008f8 <__aeabi_dadd+0x370>)
 800076a:	1c77      	adds	r7, r6, #1
 800076c:	4227      	tst	r7, r4
 800076e:	d000      	beq.n	8000772 <__aeabi_dadd+0x1ea>
 8000770:	e0c4      	b.n	80008fc <__aeabi_dadd+0x374>
 8000772:	0004      	movs	r4, r0
 8000774:	431c      	orrs	r4, r3
 8000776:	2e00      	cmp	r6, #0
 8000778:	d000      	beq.n	800077c <__aeabi_dadd+0x1f4>
 800077a:	e169      	b.n	8000a50 <__aeabi_dadd+0x4c8>
 800077c:	2c00      	cmp	r4, #0
 800077e:	d100      	bne.n	8000782 <__aeabi_dadd+0x1fa>
 8000780:	e1bf      	b.n	8000b02 <__aeabi_dadd+0x57a>
 8000782:	4644      	mov	r4, r8
 8000784:	430c      	orrs	r4, r1
 8000786:	d000      	beq.n	800078a <__aeabi_dadd+0x202>
 8000788:	e1d0      	b.n	8000b2c <__aeabi_dadd+0x5a4>
 800078a:	0742      	lsls	r2, r0, #29
 800078c:	08db      	lsrs	r3, r3, #3
 800078e:	4313      	orrs	r3, r2
 8000790:	08c0      	lsrs	r0, r0, #3
 8000792:	e029      	b.n	80007e8 <__aeabi_dadd+0x260>
 8000794:	003a      	movs	r2, r7
 8000796:	430a      	orrs	r2, r1
 8000798:	d100      	bne.n	800079c <__aeabi_dadd+0x214>
 800079a:	e170      	b.n	8000a7e <__aeabi_dadd+0x4f6>
 800079c:	4662      	mov	r2, ip
 800079e:	4664      	mov	r4, ip
 80007a0:	3a01      	subs	r2, #1
 80007a2:	2c01      	cmp	r4, #1
 80007a4:	d100      	bne.n	80007a8 <__aeabi_dadd+0x220>
 80007a6:	e0e0      	b.n	800096a <__aeabi_dadd+0x3e2>
 80007a8:	4c51      	ldr	r4, [pc, #324]	; (80008f0 <__aeabi_dadd+0x368>)
 80007aa:	45a4      	cmp	ip, r4
 80007ac:	d100      	bne.n	80007b0 <__aeabi_dadd+0x228>
 80007ae:	e161      	b.n	8000a74 <__aeabi_dadd+0x4ec>
 80007b0:	4694      	mov	ip, r2
 80007b2:	e7b4      	b.n	800071e <__aeabi_dadd+0x196>
 80007b4:	003a      	movs	r2, r7
 80007b6:	391f      	subs	r1, #31
 80007b8:	40ca      	lsrs	r2, r1
 80007ba:	0011      	movs	r1, r2
 80007bc:	2b20      	cmp	r3, #32
 80007be:	d003      	beq.n	80007c8 <__aeabi_dadd+0x240>
 80007c0:	2240      	movs	r2, #64	; 0x40
 80007c2:	1ad3      	subs	r3, r2, r3
 80007c4:	409f      	lsls	r7, r3
 80007c6:	433c      	orrs	r4, r7
 80007c8:	1e63      	subs	r3, r4, #1
 80007ca:	419c      	sbcs	r4, r3
 80007cc:	2700      	movs	r7, #0
 80007ce:	2600      	movs	r6, #0
 80007d0:	430c      	orrs	r4, r1
 80007d2:	0763      	lsls	r3, r4, #29
 80007d4:	d000      	beq.n	80007d8 <__aeabi_dadd+0x250>
 80007d6:	e753      	b.n	8000680 <__aeabi_dadd+0xf8>
 80007d8:	46b4      	mov	ip, r6
 80007da:	08e4      	lsrs	r4, r4, #3
 80007dc:	077b      	lsls	r3, r7, #29
 80007de:	4323      	orrs	r3, r4
 80007e0:	08f8      	lsrs	r0, r7, #3
 80007e2:	4a43      	ldr	r2, [pc, #268]	; (80008f0 <__aeabi_dadd+0x368>)
 80007e4:	4594      	cmp	ip, r2
 80007e6:	d01d      	beq.n	8000824 <__aeabi_dadd+0x29c>
 80007e8:	4662      	mov	r2, ip
 80007ea:	0307      	lsls	r7, r0, #12
 80007ec:	0552      	lsls	r2, r2, #21
 80007ee:	0b3f      	lsrs	r7, r7, #12
 80007f0:	0d52      	lsrs	r2, r2, #21
 80007f2:	e760      	b.n	80006b6 <__aeabi_dadd+0x12e>
 80007f4:	4644      	mov	r4, r8
 80007f6:	430c      	orrs	r4, r1
 80007f8:	1e62      	subs	r2, r4, #1
 80007fa:	4194      	sbcs	r4, r2
 80007fc:	18e4      	adds	r4, r4, r3
 80007fe:	429c      	cmp	r4, r3
 8000800:	419b      	sbcs	r3, r3
 8000802:	425f      	negs	r7, r3
 8000804:	183f      	adds	r7, r7, r0
 8000806:	023b      	lsls	r3, r7, #8
 8000808:	d5e3      	bpl.n	80007d2 <__aeabi_dadd+0x24a>
 800080a:	4b39      	ldr	r3, [pc, #228]	; (80008f0 <__aeabi_dadd+0x368>)
 800080c:	3601      	adds	r6, #1
 800080e:	429e      	cmp	r6, r3
 8000810:	d000      	beq.n	8000814 <__aeabi_dadd+0x28c>
 8000812:	e0b5      	b.n	8000980 <__aeabi_dadd+0x3f8>
 8000814:	0032      	movs	r2, r6
 8000816:	2700      	movs	r7, #0
 8000818:	2300      	movs	r3, #0
 800081a:	e74c      	b.n	80006b6 <__aeabi_dadd+0x12e>
 800081c:	0742      	lsls	r2, r0, #29
 800081e:	08db      	lsrs	r3, r3, #3
 8000820:	4313      	orrs	r3, r2
 8000822:	08c0      	lsrs	r0, r0, #3
 8000824:	001a      	movs	r2, r3
 8000826:	4302      	orrs	r2, r0
 8000828:	d100      	bne.n	800082c <__aeabi_dadd+0x2a4>
 800082a:	e1e1      	b.n	8000bf0 <__aeabi_dadd+0x668>
 800082c:	2780      	movs	r7, #128	; 0x80
 800082e:	033f      	lsls	r7, r7, #12
 8000830:	4307      	orrs	r7, r0
 8000832:	033f      	lsls	r7, r7, #12
 8000834:	4a2e      	ldr	r2, [pc, #184]	; (80008f0 <__aeabi_dadd+0x368>)
 8000836:	0b3f      	lsrs	r7, r7, #12
 8000838:	e73d      	b.n	80006b6 <__aeabi_dadd+0x12e>
 800083a:	0020      	movs	r0, r4
 800083c:	f001 fd12 	bl	8002264 <__clzsi2>
 8000840:	0001      	movs	r1, r0
 8000842:	3118      	adds	r1, #24
 8000844:	291f      	cmp	r1, #31
 8000846:	dc00      	bgt.n	800084a <__aeabi_dadd+0x2c2>
 8000848:	e6fc      	b.n	8000644 <__aeabi_dadd+0xbc>
 800084a:	3808      	subs	r0, #8
 800084c:	4084      	lsls	r4, r0
 800084e:	0027      	movs	r7, r4
 8000850:	2400      	movs	r4, #0
 8000852:	42b1      	cmp	r1, r6
 8000854:	db00      	blt.n	8000858 <__aeabi_dadd+0x2d0>
 8000856:	e6ff      	b.n	8000658 <__aeabi_dadd+0xd0>
 8000858:	4a26      	ldr	r2, [pc, #152]	; (80008f4 <__aeabi_dadd+0x36c>)
 800085a:	1a76      	subs	r6, r6, r1
 800085c:	4017      	ands	r7, r2
 800085e:	e70d      	b.n	800067c <__aeabi_dadd+0xf4>
 8000860:	2a00      	cmp	r2, #0
 8000862:	d02f      	beq.n	80008c4 <__aeabi_dadd+0x33c>
 8000864:	464a      	mov	r2, r9
 8000866:	1b92      	subs	r2, r2, r6
 8000868:	4694      	mov	ip, r2
 800086a:	2e00      	cmp	r6, #0
 800086c:	d100      	bne.n	8000870 <__aeabi_dadd+0x2e8>
 800086e:	e0ad      	b.n	80009cc <__aeabi_dadd+0x444>
 8000870:	4a1f      	ldr	r2, [pc, #124]	; (80008f0 <__aeabi_dadd+0x368>)
 8000872:	4591      	cmp	r9, r2
 8000874:	d100      	bne.n	8000878 <__aeabi_dadd+0x2f0>
 8000876:	e10f      	b.n	8000a98 <__aeabi_dadd+0x510>
 8000878:	2280      	movs	r2, #128	; 0x80
 800087a:	0412      	lsls	r2, r2, #16
 800087c:	4310      	orrs	r0, r2
 800087e:	4662      	mov	r2, ip
 8000880:	2a38      	cmp	r2, #56	; 0x38
 8000882:	dd00      	ble.n	8000886 <__aeabi_dadd+0x2fe>
 8000884:	e10f      	b.n	8000aa6 <__aeabi_dadd+0x51e>
 8000886:	2a1f      	cmp	r2, #31
 8000888:	dd00      	ble.n	800088c <__aeabi_dadd+0x304>
 800088a:	e180      	b.n	8000b8e <__aeabi_dadd+0x606>
 800088c:	4664      	mov	r4, ip
 800088e:	2220      	movs	r2, #32
 8000890:	001e      	movs	r6, r3
 8000892:	1b12      	subs	r2, r2, r4
 8000894:	4667      	mov	r7, ip
 8000896:	0004      	movs	r4, r0
 8000898:	4093      	lsls	r3, r2
 800089a:	4094      	lsls	r4, r2
 800089c:	40fe      	lsrs	r6, r7
 800089e:	1e5a      	subs	r2, r3, #1
 80008a0:	4193      	sbcs	r3, r2
 80008a2:	40f8      	lsrs	r0, r7
 80008a4:	4334      	orrs	r4, r6
 80008a6:	431c      	orrs	r4, r3
 80008a8:	4480      	add	r8, r0
 80008aa:	1864      	adds	r4, r4, r1
 80008ac:	428c      	cmp	r4, r1
 80008ae:	41bf      	sbcs	r7, r7
 80008b0:	427f      	negs	r7, r7
 80008b2:	464e      	mov	r6, r9
 80008b4:	4447      	add	r7, r8
 80008b6:	e7a6      	b.n	8000806 <__aeabi_dadd+0x27e>
 80008b8:	4642      	mov	r2, r8
 80008ba:	430a      	orrs	r2, r1
 80008bc:	0011      	movs	r1, r2
 80008be:	1e4a      	subs	r2, r1, #1
 80008c0:	4191      	sbcs	r1, r2
 80008c2:	e6ad      	b.n	8000620 <__aeabi_dadd+0x98>
 80008c4:	4c0c      	ldr	r4, [pc, #48]	; (80008f8 <__aeabi_dadd+0x370>)
 80008c6:	1c72      	adds	r2, r6, #1
 80008c8:	4222      	tst	r2, r4
 80008ca:	d000      	beq.n	80008ce <__aeabi_dadd+0x346>
 80008cc:	e0a1      	b.n	8000a12 <__aeabi_dadd+0x48a>
 80008ce:	0002      	movs	r2, r0
 80008d0:	431a      	orrs	r2, r3
 80008d2:	2e00      	cmp	r6, #0
 80008d4:	d000      	beq.n	80008d8 <__aeabi_dadd+0x350>
 80008d6:	e0fa      	b.n	8000ace <__aeabi_dadd+0x546>
 80008d8:	2a00      	cmp	r2, #0
 80008da:	d100      	bne.n	80008de <__aeabi_dadd+0x356>
 80008dc:	e145      	b.n	8000b6a <__aeabi_dadd+0x5e2>
 80008de:	003a      	movs	r2, r7
 80008e0:	430a      	orrs	r2, r1
 80008e2:	d000      	beq.n	80008e6 <__aeabi_dadd+0x35e>
 80008e4:	e146      	b.n	8000b74 <__aeabi_dadd+0x5ec>
 80008e6:	0742      	lsls	r2, r0, #29
 80008e8:	08db      	lsrs	r3, r3, #3
 80008ea:	4313      	orrs	r3, r2
 80008ec:	08c0      	lsrs	r0, r0, #3
 80008ee:	e77b      	b.n	80007e8 <__aeabi_dadd+0x260>
 80008f0:	000007ff 	.word	0x000007ff
 80008f4:	ff7fffff 	.word	0xff7fffff
 80008f8:	000007fe 	.word	0x000007fe
 80008fc:	4647      	mov	r7, r8
 80008fe:	1a5c      	subs	r4, r3, r1
 8000900:	1bc2      	subs	r2, r0, r7
 8000902:	42a3      	cmp	r3, r4
 8000904:	41bf      	sbcs	r7, r7
 8000906:	427f      	negs	r7, r7
 8000908:	46b9      	mov	r9, r7
 800090a:	0017      	movs	r7, r2
 800090c:	464a      	mov	r2, r9
 800090e:	1abf      	subs	r7, r7, r2
 8000910:	023a      	lsls	r2, r7, #8
 8000912:	d500      	bpl.n	8000916 <__aeabi_dadd+0x38e>
 8000914:	e08d      	b.n	8000a32 <__aeabi_dadd+0x4aa>
 8000916:	0023      	movs	r3, r4
 8000918:	433b      	orrs	r3, r7
 800091a:	d000      	beq.n	800091e <__aeabi_dadd+0x396>
 800091c:	e68a      	b.n	8000634 <__aeabi_dadd+0xac>
 800091e:	2000      	movs	r0, #0
 8000920:	2500      	movs	r5, #0
 8000922:	e761      	b.n	80007e8 <__aeabi_dadd+0x260>
 8000924:	4cb4      	ldr	r4, [pc, #720]	; (8000bf8 <__aeabi_dadd+0x670>)
 8000926:	45a1      	cmp	r9, r4
 8000928:	d100      	bne.n	800092c <__aeabi_dadd+0x3a4>
 800092a:	e0ad      	b.n	8000a88 <__aeabi_dadd+0x500>
 800092c:	2480      	movs	r4, #128	; 0x80
 800092e:	0424      	lsls	r4, r4, #16
 8000930:	4320      	orrs	r0, r4
 8000932:	4664      	mov	r4, ip
 8000934:	2c38      	cmp	r4, #56	; 0x38
 8000936:	dc3d      	bgt.n	80009b4 <__aeabi_dadd+0x42c>
 8000938:	4662      	mov	r2, ip
 800093a:	2c1f      	cmp	r4, #31
 800093c:	dd00      	ble.n	8000940 <__aeabi_dadd+0x3b8>
 800093e:	e0b7      	b.n	8000ab0 <__aeabi_dadd+0x528>
 8000940:	2520      	movs	r5, #32
 8000942:	001e      	movs	r6, r3
 8000944:	1b2d      	subs	r5, r5, r4
 8000946:	0004      	movs	r4, r0
 8000948:	40ab      	lsls	r3, r5
 800094a:	40ac      	lsls	r4, r5
 800094c:	40d6      	lsrs	r6, r2
 800094e:	40d0      	lsrs	r0, r2
 8000950:	4642      	mov	r2, r8
 8000952:	1e5d      	subs	r5, r3, #1
 8000954:	41ab      	sbcs	r3, r5
 8000956:	4334      	orrs	r4, r6
 8000958:	1a12      	subs	r2, r2, r0
 800095a:	4690      	mov	r8, r2
 800095c:	4323      	orrs	r3, r4
 800095e:	e02c      	b.n	80009ba <__aeabi_dadd+0x432>
 8000960:	0742      	lsls	r2, r0, #29
 8000962:	08db      	lsrs	r3, r3, #3
 8000964:	4313      	orrs	r3, r2
 8000966:	08c0      	lsrs	r0, r0, #3
 8000968:	e73b      	b.n	80007e2 <__aeabi_dadd+0x25a>
 800096a:	185c      	adds	r4, r3, r1
 800096c:	429c      	cmp	r4, r3
 800096e:	419b      	sbcs	r3, r3
 8000970:	4440      	add	r0, r8
 8000972:	425b      	negs	r3, r3
 8000974:	18c7      	adds	r7, r0, r3
 8000976:	2601      	movs	r6, #1
 8000978:	023b      	lsls	r3, r7, #8
 800097a:	d400      	bmi.n	800097e <__aeabi_dadd+0x3f6>
 800097c:	e729      	b.n	80007d2 <__aeabi_dadd+0x24a>
 800097e:	2602      	movs	r6, #2
 8000980:	4a9e      	ldr	r2, [pc, #632]	; (8000bfc <__aeabi_dadd+0x674>)
 8000982:	0863      	lsrs	r3, r4, #1
 8000984:	4017      	ands	r7, r2
 8000986:	2201      	movs	r2, #1
 8000988:	4014      	ands	r4, r2
 800098a:	431c      	orrs	r4, r3
 800098c:	07fb      	lsls	r3, r7, #31
 800098e:	431c      	orrs	r4, r3
 8000990:	087f      	lsrs	r7, r7, #1
 8000992:	e673      	b.n	800067c <__aeabi_dadd+0xf4>
 8000994:	4644      	mov	r4, r8
 8000996:	3a20      	subs	r2, #32
 8000998:	40d4      	lsrs	r4, r2
 800099a:	4662      	mov	r2, ip
 800099c:	2a20      	cmp	r2, #32
 800099e:	d005      	beq.n	80009ac <__aeabi_dadd+0x424>
 80009a0:	4667      	mov	r7, ip
 80009a2:	2240      	movs	r2, #64	; 0x40
 80009a4:	1bd2      	subs	r2, r2, r7
 80009a6:	4647      	mov	r7, r8
 80009a8:	4097      	lsls	r7, r2
 80009aa:	4339      	orrs	r1, r7
 80009ac:	1e4a      	subs	r2, r1, #1
 80009ae:	4191      	sbcs	r1, r2
 80009b0:	4321      	orrs	r1, r4
 80009b2:	e635      	b.n	8000620 <__aeabi_dadd+0x98>
 80009b4:	4303      	orrs	r3, r0
 80009b6:	1e58      	subs	r0, r3, #1
 80009b8:	4183      	sbcs	r3, r0
 80009ba:	1acc      	subs	r4, r1, r3
 80009bc:	42a1      	cmp	r1, r4
 80009be:	41bf      	sbcs	r7, r7
 80009c0:	4643      	mov	r3, r8
 80009c2:	427f      	negs	r7, r7
 80009c4:	4655      	mov	r5, sl
 80009c6:	464e      	mov	r6, r9
 80009c8:	1bdf      	subs	r7, r3, r7
 80009ca:	e62e      	b.n	800062a <__aeabi_dadd+0xa2>
 80009cc:	0002      	movs	r2, r0
 80009ce:	431a      	orrs	r2, r3
 80009d0:	d100      	bne.n	80009d4 <__aeabi_dadd+0x44c>
 80009d2:	e0bd      	b.n	8000b50 <__aeabi_dadd+0x5c8>
 80009d4:	4662      	mov	r2, ip
 80009d6:	4664      	mov	r4, ip
 80009d8:	3a01      	subs	r2, #1
 80009da:	2c01      	cmp	r4, #1
 80009dc:	d100      	bne.n	80009e0 <__aeabi_dadd+0x458>
 80009de:	e0e5      	b.n	8000bac <__aeabi_dadd+0x624>
 80009e0:	4c85      	ldr	r4, [pc, #532]	; (8000bf8 <__aeabi_dadd+0x670>)
 80009e2:	45a4      	cmp	ip, r4
 80009e4:	d058      	beq.n	8000a98 <__aeabi_dadd+0x510>
 80009e6:	4694      	mov	ip, r2
 80009e8:	e749      	b.n	800087e <__aeabi_dadd+0x2f6>
 80009ea:	4664      	mov	r4, ip
 80009ec:	2220      	movs	r2, #32
 80009ee:	1b12      	subs	r2, r2, r4
 80009f0:	4644      	mov	r4, r8
 80009f2:	4094      	lsls	r4, r2
 80009f4:	000f      	movs	r7, r1
 80009f6:	46a1      	mov	r9, r4
 80009f8:	4664      	mov	r4, ip
 80009fa:	4091      	lsls	r1, r2
 80009fc:	40e7      	lsrs	r7, r4
 80009fe:	464c      	mov	r4, r9
 8000a00:	1e4a      	subs	r2, r1, #1
 8000a02:	4191      	sbcs	r1, r2
 8000a04:	433c      	orrs	r4, r7
 8000a06:	4642      	mov	r2, r8
 8000a08:	430c      	orrs	r4, r1
 8000a0a:	4661      	mov	r1, ip
 8000a0c:	40ca      	lsrs	r2, r1
 8000a0e:	1880      	adds	r0, r0, r2
 8000a10:	e6f4      	b.n	80007fc <__aeabi_dadd+0x274>
 8000a12:	4c79      	ldr	r4, [pc, #484]	; (8000bf8 <__aeabi_dadd+0x670>)
 8000a14:	42a2      	cmp	r2, r4
 8000a16:	d100      	bne.n	8000a1a <__aeabi_dadd+0x492>
 8000a18:	e6fd      	b.n	8000816 <__aeabi_dadd+0x28e>
 8000a1a:	1859      	adds	r1, r3, r1
 8000a1c:	4299      	cmp	r1, r3
 8000a1e:	419b      	sbcs	r3, r3
 8000a20:	4440      	add	r0, r8
 8000a22:	425f      	negs	r7, r3
 8000a24:	19c7      	adds	r7, r0, r7
 8000a26:	07fc      	lsls	r4, r7, #31
 8000a28:	0849      	lsrs	r1, r1, #1
 8000a2a:	0016      	movs	r6, r2
 8000a2c:	430c      	orrs	r4, r1
 8000a2e:	087f      	lsrs	r7, r7, #1
 8000a30:	e6cf      	b.n	80007d2 <__aeabi_dadd+0x24a>
 8000a32:	1acc      	subs	r4, r1, r3
 8000a34:	42a1      	cmp	r1, r4
 8000a36:	41bf      	sbcs	r7, r7
 8000a38:	4643      	mov	r3, r8
 8000a3a:	427f      	negs	r7, r7
 8000a3c:	1a18      	subs	r0, r3, r0
 8000a3e:	4655      	mov	r5, sl
 8000a40:	1bc7      	subs	r7, r0, r7
 8000a42:	e5f7      	b.n	8000634 <__aeabi_dadd+0xac>
 8000a44:	08c9      	lsrs	r1, r1, #3
 8000a46:	077b      	lsls	r3, r7, #29
 8000a48:	4655      	mov	r5, sl
 8000a4a:	430b      	orrs	r3, r1
 8000a4c:	08f8      	lsrs	r0, r7, #3
 8000a4e:	e6c8      	b.n	80007e2 <__aeabi_dadd+0x25a>
 8000a50:	2c00      	cmp	r4, #0
 8000a52:	d000      	beq.n	8000a56 <__aeabi_dadd+0x4ce>
 8000a54:	e081      	b.n	8000b5a <__aeabi_dadd+0x5d2>
 8000a56:	4643      	mov	r3, r8
 8000a58:	430b      	orrs	r3, r1
 8000a5a:	d115      	bne.n	8000a88 <__aeabi_dadd+0x500>
 8000a5c:	2080      	movs	r0, #128	; 0x80
 8000a5e:	2500      	movs	r5, #0
 8000a60:	0300      	lsls	r0, r0, #12
 8000a62:	e6e3      	b.n	800082c <__aeabi_dadd+0x2a4>
 8000a64:	1a5c      	subs	r4, r3, r1
 8000a66:	42a3      	cmp	r3, r4
 8000a68:	419b      	sbcs	r3, r3
 8000a6a:	1bc7      	subs	r7, r0, r7
 8000a6c:	425b      	negs	r3, r3
 8000a6e:	2601      	movs	r6, #1
 8000a70:	1aff      	subs	r7, r7, r3
 8000a72:	e5da      	b.n	800062a <__aeabi_dadd+0xa2>
 8000a74:	0742      	lsls	r2, r0, #29
 8000a76:	08db      	lsrs	r3, r3, #3
 8000a78:	4313      	orrs	r3, r2
 8000a7a:	08c0      	lsrs	r0, r0, #3
 8000a7c:	e6d2      	b.n	8000824 <__aeabi_dadd+0x29c>
 8000a7e:	0742      	lsls	r2, r0, #29
 8000a80:	08db      	lsrs	r3, r3, #3
 8000a82:	4313      	orrs	r3, r2
 8000a84:	08c0      	lsrs	r0, r0, #3
 8000a86:	e6ac      	b.n	80007e2 <__aeabi_dadd+0x25a>
 8000a88:	4643      	mov	r3, r8
 8000a8a:	4642      	mov	r2, r8
 8000a8c:	08c9      	lsrs	r1, r1, #3
 8000a8e:	075b      	lsls	r3, r3, #29
 8000a90:	4655      	mov	r5, sl
 8000a92:	430b      	orrs	r3, r1
 8000a94:	08d0      	lsrs	r0, r2, #3
 8000a96:	e6c5      	b.n	8000824 <__aeabi_dadd+0x29c>
 8000a98:	4643      	mov	r3, r8
 8000a9a:	4642      	mov	r2, r8
 8000a9c:	075b      	lsls	r3, r3, #29
 8000a9e:	08c9      	lsrs	r1, r1, #3
 8000aa0:	430b      	orrs	r3, r1
 8000aa2:	08d0      	lsrs	r0, r2, #3
 8000aa4:	e6be      	b.n	8000824 <__aeabi_dadd+0x29c>
 8000aa6:	4303      	orrs	r3, r0
 8000aa8:	001c      	movs	r4, r3
 8000aaa:	1e63      	subs	r3, r4, #1
 8000aac:	419c      	sbcs	r4, r3
 8000aae:	e6fc      	b.n	80008aa <__aeabi_dadd+0x322>
 8000ab0:	0002      	movs	r2, r0
 8000ab2:	3c20      	subs	r4, #32
 8000ab4:	40e2      	lsrs	r2, r4
 8000ab6:	0014      	movs	r4, r2
 8000ab8:	4662      	mov	r2, ip
 8000aba:	2a20      	cmp	r2, #32
 8000abc:	d003      	beq.n	8000ac6 <__aeabi_dadd+0x53e>
 8000abe:	2540      	movs	r5, #64	; 0x40
 8000ac0:	1aad      	subs	r5, r5, r2
 8000ac2:	40a8      	lsls	r0, r5
 8000ac4:	4303      	orrs	r3, r0
 8000ac6:	1e58      	subs	r0, r3, #1
 8000ac8:	4183      	sbcs	r3, r0
 8000aca:	4323      	orrs	r3, r4
 8000acc:	e775      	b.n	80009ba <__aeabi_dadd+0x432>
 8000ace:	2a00      	cmp	r2, #0
 8000ad0:	d0e2      	beq.n	8000a98 <__aeabi_dadd+0x510>
 8000ad2:	003a      	movs	r2, r7
 8000ad4:	430a      	orrs	r2, r1
 8000ad6:	d0cd      	beq.n	8000a74 <__aeabi_dadd+0x4ec>
 8000ad8:	0742      	lsls	r2, r0, #29
 8000ada:	08db      	lsrs	r3, r3, #3
 8000adc:	4313      	orrs	r3, r2
 8000ade:	2280      	movs	r2, #128	; 0x80
 8000ae0:	08c0      	lsrs	r0, r0, #3
 8000ae2:	0312      	lsls	r2, r2, #12
 8000ae4:	4210      	tst	r0, r2
 8000ae6:	d006      	beq.n	8000af6 <__aeabi_dadd+0x56e>
 8000ae8:	08fc      	lsrs	r4, r7, #3
 8000aea:	4214      	tst	r4, r2
 8000aec:	d103      	bne.n	8000af6 <__aeabi_dadd+0x56e>
 8000aee:	0020      	movs	r0, r4
 8000af0:	08cb      	lsrs	r3, r1, #3
 8000af2:	077a      	lsls	r2, r7, #29
 8000af4:	4313      	orrs	r3, r2
 8000af6:	0f5a      	lsrs	r2, r3, #29
 8000af8:	00db      	lsls	r3, r3, #3
 8000afa:	0752      	lsls	r2, r2, #29
 8000afc:	08db      	lsrs	r3, r3, #3
 8000afe:	4313      	orrs	r3, r2
 8000b00:	e690      	b.n	8000824 <__aeabi_dadd+0x29c>
 8000b02:	4643      	mov	r3, r8
 8000b04:	430b      	orrs	r3, r1
 8000b06:	d100      	bne.n	8000b0a <__aeabi_dadd+0x582>
 8000b08:	e709      	b.n	800091e <__aeabi_dadd+0x396>
 8000b0a:	4643      	mov	r3, r8
 8000b0c:	4642      	mov	r2, r8
 8000b0e:	08c9      	lsrs	r1, r1, #3
 8000b10:	075b      	lsls	r3, r3, #29
 8000b12:	4655      	mov	r5, sl
 8000b14:	430b      	orrs	r3, r1
 8000b16:	08d0      	lsrs	r0, r2, #3
 8000b18:	e666      	b.n	80007e8 <__aeabi_dadd+0x260>
 8000b1a:	1acc      	subs	r4, r1, r3
 8000b1c:	42a1      	cmp	r1, r4
 8000b1e:	4189      	sbcs	r1, r1
 8000b20:	1a3f      	subs	r7, r7, r0
 8000b22:	4249      	negs	r1, r1
 8000b24:	4655      	mov	r5, sl
 8000b26:	2601      	movs	r6, #1
 8000b28:	1a7f      	subs	r7, r7, r1
 8000b2a:	e57e      	b.n	800062a <__aeabi_dadd+0xa2>
 8000b2c:	4642      	mov	r2, r8
 8000b2e:	1a5c      	subs	r4, r3, r1
 8000b30:	1a87      	subs	r7, r0, r2
 8000b32:	42a3      	cmp	r3, r4
 8000b34:	4192      	sbcs	r2, r2
 8000b36:	4252      	negs	r2, r2
 8000b38:	1abf      	subs	r7, r7, r2
 8000b3a:	023a      	lsls	r2, r7, #8
 8000b3c:	d53d      	bpl.n	8000bba <__aeabi_dadd+0x632>
 8000b3e:	1acc      	subs	r4, r1, r3
 8000b40:	42a1      	cmp	r1, r4
 8000b42:	4189      	sbcs	r1, r1
 8000b44:	4643      	mov	r3, r8
 8000b46:	4249      	negs	r1, r1
 8000b48:	1a1f      	subs	r7, r3, r0
 8000b4a:	4655      	mov	r5, sl
 8000b4c:	1a7f      	subs	r7, r7, r1
 8000b4e:	e595      	b.n	800067c <__aeabi_dadd+0xf4>
 8000b50:	077b      	lsls	r3, r7, #29
 8000b52:	08c9      	lsrs	r1, r1, #3
 8000b54:	430b      	orrs	r3, r1
 8000b56:	08f8      	lsrs	r0, r7, #3
 8000b58:	e643      	b.n	80007e2 <__aeabi_dadd+0x25a>
 8000b5a:	4644      	mov	r4, r8
 8000b5c:	08db      	lsrs	r3, r3, #3
 8000b5e:	430c      	orrs	r4, r1
 8000b60:	d130      	bne.n	8000bc4 <__aeabi_dadd+0x63c>
 8000b62:	0742      	lsls	r2, r0, #29
 8000b64:	4313      	orrs	r3, r2
 8000b66:	08c0      	lsrs	r0, r0, #3
 8000b68:	e65c      	b.n	8000824 <__aeabi_dadd+0x29c>
 8000b6a:	077b      	lsls	r3, r7, #29
 8000b6c:	08c9      	lsrs	r1, r1, #3
 8000b6e:	430b      	orrs	r3, r1
 8000b70:	08f8      	lsrs	r0, r7, #3
 8000b72:	e639      	b.n	80007e8 <__aeabi_dadd+0x260>
 8000b74:	185c      	adds	r4, r3, r1
 8000b76:	429c      	cmp	r4, r3
 8000b78:	419b      	sbcs	r3, r3
 8000b7a:	4440      	add	r0, r8
 8000b7c:	425b      	negs	r3, r3
 8000b7e:	18c7      	adds	r7, r0, r3
 8000b80:	023b      	lsls	r3, r7, #8
 8000b82:	d400      	bmi.n	8000b86 <__aeabi_dadd+0x5fe>
 8000b84:	e625      	b.n	80007d2 <__aeabi_dadd+0x24a>
 8000b86:	4b1d      	ldr	r3, [pc, #116]	; (8000bfc <__aeabi_dadd+0x674>)
 8000b88:	2601      	movs	r6, #1
 8000b8a:	401f      	ands	r7, r3
 8000b8c:	e621      	b.n	80007d2 <__aeabi_dadd+0x24a>
 8000b8e:	0004      	movs	r4, r0
 8000b90:	3a20      	subs	r2, #32
 8000b92:	40d4      	lsrs	r4, r2
 8000b94:	4662      	mov	r2, ip
 8000b96:	2a20      	cmp	r2, #32
 8000b98:	d004      	beq.n	8000ba4 <__aeabi_dadd+0x61c>
 8000b9a:	2240      	movs	r2, #64	; 0x40
 8000b9c:	4666      	mov	r6, ip
 8000b9e:	1b92      	subs	r2, r2, r6
 8000ba0:	4090      	lsls	r0, r2
 8000ba2:	4303      	orrs	r3, r0
 8000ba4:	1e5a      	subs	r2, r3, #1
 8000ba6:	4193      	sbcs	r3, r2
 8000ba8:	431c      	orrs	r4, r3
 8000baa:	e67e      	b.n	80008aa <__aeabi_dadd+0x322>
 8000bac:	185c      	adds	r4, r3, r1
 8000bae:	428c      	cmp	r4, r1
 8000bb0:	4189      	sbcs	r1, r1
 8000bb2:	4440      	add	r0, r8
 8000bb4:	4249      	negs	r1, r1
 8000bb6:	1847      	adds	r7, r0, r1
 8000bb8:	e6dd      	b.n	8000976 <__aeabi_dadd+0x3ee>
 8000bba:	0023      	movs	r3, r4
 8000bbc:	433b      	orrs	r3, r7
 8000bbe:	d100      	bne.n	8000bc2 <__aeabi_dadd+0x63a>
 8000bc0:	e6ad      	b.n	800091e <__aeabi_dadd+0x396>
 8000bc2:	e606      	b.n	80007d2 <__aeabi_dadd+0x24a>
 8000bc4:	0744      	lsls	r4, r0, #29
 8000bc6:	4323      	orrs	r3, r4
 8000bc8:	2480      	movs	r4, #128	; 0x80
 8000bca:	08c0      	lsrs	r0, r0, #3
 8000bcc:	0324      	lsls	r4, r4, #12
 8000bce:	4220      	tst	r0, r4
 8000bd0:	d008      	beq.n	8000be4 <__aeabi_dadd+0x65c>
 8000bd2:	4642      	mov	r2, r8
 8000bd4:	08d6      	lsrs	r6, r2, #3
 8000bd6:	4226      	tst	r6, r4
 8000bd8:	d104      	bne.n	8000be4 <__aeabi_dadd+0x65c>
 8000bda:	4655      	mov	r5, sl
 8000bdc:	0030      	movs	r0, r6
 8000bde:	08cb      	lsrs	r3, r1, #3
 8000be0:	0751      	lsls	r1, r2, #29
 8000be2:	430b      	orrs	r3, r1
 8000be4:	0f5a      	lsrs	r2, r3, #29
 8000be6:	00db      	lsls	r3, r3, #3
 8000be8:	08db      	lsrs	r3, r3, #3
 8000bea:	0752      	lsls	r2, r2, #29
 8000bec:	4313      	orrs	r3, r2
 8000bee:	e619      	b.n	8000824 <__aeabi_dadd+0x29c>
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	4a01      	ldr	r2, [pc, #4]	; (8000bf8 <__aeabi_dadd+0x670>)
 8000bf4:	001f      	movs	r7, r3
 8000bf6:	e55e      	b.n	80006b6 <__aeabi_dadd+0x12e>
 8000bf8:	000007ff 	.word	0x000007ff
 8000bfc:	ff7fffff 	.word	0xff7fffff

08000c00 <__aeabi_ddiv>:
 8000c00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c02:	4657      	mov	r7, sl
 8000c04:	464e      	mov	r6, r9
 8000c06:	4645      	mov	r5, r8
 8000c08:	46de      	mov	lr, fp
 8000c0a:	b5e0      	push	{r5, r6, r7, lr}
 8000c0c:	4681      	mov	r9, r0
 8000c0e:	0005      	movs	r5, r0
 8000c10:	030c      	lsls	r4, r1, #12
 8000c12:	0048      	lsls	r0, r1, #1
 8000c14:	4692      	mov	sl, r2
 8000c16:	001f      	movs	r7, r3
 8000c18:	b085      	sub	sp, #20
 8000c1a:	0b24      	lsrs	r4, r4, #12
 8000c1c:	0d40      	lsrs	r0, r0, #21
 8000c1e:	0fce      	lsrs	r6, r1, #31
 8000c20:	2800      	cmp	r0, #0
 8000c22:	d100      	bne.n	8000c26 <__aeabi_ddiv+0x26>
 8000c24:	e156      	b.n	8000ed4 <__aeabi_ddiv+0x2d4>
 8000c26:	4bd4      	ldr	r3, [pc, #848]	; (8000f78 <__aeabi_ddiv+0x378>)
 8000c28:	4298      	cmp	r0, r3
 8000c2a:	d100      	bne.n	8000c2e <__aeabi_ddiv+0x2e>
 8000c2c:	e172      	b.n	8000f14 <__aeabi_ddiv+0x314>
 8000c2e:	0f6b      	lsrs	r3, r5, #29
 8000c30:	00e4      	lsls	r4, r4, #3
 8000c32:	431c      	orrs	r4, r3
 8000c34:	2380      	movs	r3, #128	; 0x80
 8000c36:	041b      	lsls	r3, r3, #16
 8000c38:	4323      	orrs	r3, r4
 8000c3a:	4698      	mov	r8, r3
 8000c3c:	4bcf      	ldr	r3, [pc, #828]	; (8000f7c <__aeabi_ddiv+0x37c>)
 8000c3e:	00ed      	lsls	r5, r5, #3
 8000c40:	469b      	mov	fp, r3
 8000c42:	2300      	movs	r3, #0
 8000c44:	4699      	mov	r9, r3
 8000c46:	4483      	add	fp, r0
 8000c48:	9300      	str	r3, [sp, #0]
 8000c4a:	033c      	lsls	r4, r7, #12
 8000c4c:	007b      	lsls	r3, r7, #1
 8000c4e:	4650      	mov	r0, sl
 8000c50:	0b24      	lsrs	r4, r4, #12
 8000c52:	0d5b      	lsrs	r3, r3, #21
 8000c54:	0fff      	lsrs	r7, r7, #31
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d100      	bne.n	8000c5c <__aeabi_ddiv+0x5c>
 8000c5a:	e11f      	b.n	8000e9c <__aeabi_ddiv+0x29c>
 8000c5c:	4ac6      	ldr	r2, [pc, #792]	; (8000f78 <__aeabi_ddiv+0x378>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d100      	bne.n	8000c64 <__aeabi_ddiv+0x64>
 8000c62:	e162      	b.n	8000f2a <__aeabi_ddiv+0x32a>
 8000c64:	49c5      	ldr	r1, [pc, #788]	; (8000f7c <__aeabi_ddiv+0x37c>)
 8000c66:	0f42      	lsrs	r2, r0, #29
 8000c68:	468c      	mov	ip, r1
 8000c6a:	00e4      	lsls	r4, r4, #3
 8000c6c:	4659      	mov	r1, fp
 8000c6e:	4314      	orrs	r4, r2
 8000c70:	2280      	movs	r2, #128	; 0x80
 8000c72:	4463      	add	r3, ip
 8000c74:	0412      	lsls	r2, r2, #16
 8000c76:	1acb      	subs	r3, r1, r3
 8000c78:	4314      	orrs	r4, r2
 8000c7a:	469b      	mov	fp, r3
 8000c7c:	00c2      	lsls	r2, r0, #3
 8000c7e:	2000      	movs	r0, #0
 8000c80:	0033      	movs	r3, r6
 8000c82:	407b      	eors	r3, r7
 8000c84:	469a      	mov	sl, r3
 8000c86:	464b      	mov	r3, r9
 8000c88:	2b0f      	cmp	r3, #15
 8000c8a:	d827      	bhi.n	8000cdc <__aeabi_ddiv+0xdc>
 8000c8c:	49bc      	ldr	r1, [pc, #752]	; (8000f80 <__aeabi_ddiv+0x380>)
 8000c8e:	009b      	lsls	r3, r3, #2
 8000c90:	58cb      	ldr	r3, [r1, r3]
 8000c92:	469f      	mov	pc, r3
 8000c94:	46b2      	mov	sl, r6
 8000c96:	9b00      	ldr	r3, [sp, #0]
 8000c98:	2b02      	cmp	r3, #2
 8000c9a:	d016      	beq.n	8000cca <__aeabi_ddiv+0xca>
 8000c9c:	2b03      	cmp	r3, #3
 8000c9e:	d100      	bne.n	8000ca2 <__aeabi_ddiv+0xa2>
 8000ca0:	e28e      	b.n	80011c0 <__aeabi_ddiv+0x5c0>
 8000ca2:	2b01      	cmp	r3, #1
 8000ca4:	d000      	beq.n	8000ca8 <__aeabi_ddiv+0xa8>
 8000ca6:	e0d9      	b.n	8000e5c <__aeabi_ddiv+0x25c>
 8000ca8:	2300      	movs	r3, #0
 8000caa:	2400      	movs	r4, #0
 8000cac:	2500      	movs	r5, #0
 8000cae:	4652      	mov	r2, sl
 8000cb0:	051b      	lsls	r3, r3, #20
 8000cb2:	4323      	orrs	r3, r4
 8000cb4:	07d2      	lsls	r2, r2, #31
 8000cb6:	4313      	orrs	r3, r2
 8000cb8:	0028      	movs	r0, r5
 8000cba:	0019      	movs	r1, r3
 8000cbc:	b005      	add	sp, #20
 8000cbe:	bcf0      	pop	{r4, r5, r6, r7}
 8000cc0:	46bb      	mov	fp, r7
 8000cc2:	46b2      	mov	sl, r6
 8000cc4:	46a9      	mov	r9, r5
 8000cc6:	46a0      	mov	r8, r4
 8000cc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cca:	2400      	movs	r4, #0
 8000ccc:	2500      	movs	r5, #0
 8000cce:	4baa      	ldr	r3, [pc, #680]	; (8000f78 <__aeabi_ddiv+0x378>)
 8000cd0:	e7ed      	b.n	8000cae <__aeabi_ddiv+0xae>
 8000cd2:	46ba      	mov	sl, r7
 8000cd4:	46a0      	mov	r8, r4
 8000cd6:	0015      	movs	r5, r2
 8000cd8:	9000      	str	r0, [sp, #0]
 8000cda:	e7dc      	b.n	8000c96 <__aeabi_ddiv+0x96>
 8000cdc:	4544      	cmp	r4, r8
 8000cde:	d200      	bcs.n	8000ce2 <__aeabi_ddiv+0xe2>
 8000ce0:	e1c7      	b.n	8001072 <__aeabi_ddiv+0x472>
 8000ce2:	d100      	bne.n	8000ce6 <__aeabi_ddiv+0xe6>
 8000ce4:	e1c2      	b.n	800106c <__aeabi_ddiv+0x46c>
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	425b      	negs	r3, r3
 8000cea:	469c      	mov	ip, r3
 8000cec:	002e      	movs	r6, r5
 8000cee:	4640      	mov	r0, r8
 8000cf0:	2500      	movs	r5, #0
 8000cf2:	44e3      	add	fp, ip
 8000cf4:	0223      	lsls	r3, r4, #8
 8000cf6:	0e14      	lsrs	r4, r2, #24
 8000cf8:	431c      	orrs	r4, r3
 8000cfa:	0c1b      	lsrs	r3, r3, #16
 8000cfc:	4699      	mov	r9, r3
 8000cfe:	0423      	lsls	r3, r4, #16
 8000d00:	0c1f      	lsrs	r7, r3, #16
 8000d02:	0212      	lsls	r2, r2, #8
 8000d04:	4649      	mov	r1, r9
 8000d06:	9200      	str	r2, [sp, #0]
 8000d08:	9701      	str	r7, [sp, #4]
 8000d0a:	f7ff fa9f 	bl	800024c <__aeabi_uidivmod>
 8000d0e:	0002      	movs	r2, r0
 8000d10:	437a      	muls	r2, r7
 8000d12:	040b      	lsls	r3, r1, #16
 8000d14:	0c31      	lsrs	r1, r6, #16
 8000d16:	4680      	mov	r8, r0
 8000d18:	4319      	orrs	r1, r3
 8000d1a:	428a      	cmp	r2, r1
 8000d1c:	d907      	bls.n	8000d2e <__aeabi_ddiv+0x12e>
 8000d1e:	2301      	movs	r3, #1
 8000d20:	425b      	negs	r3, r3
 8000d22:	469c      	mov	ip, r3
 8000d24:	1909      	adds	r1, r1, r4
 8000d26:	44e0      	add	r8, ip
 8000d28:	428c      	cmp	r4, r1
 8000d2a:	d800      	bhi.n	8000d2e <__aeabi_ddiv+0x12e>
 8000d2c:	e207      	b.n	800113e <__aeabi_ddiv+0x53e>
 8000d2e:	1a88      	subs	r0, r1, r2
 8000d30:	4649      	mov	r1, r9
 8000d32:	f7ff fa8b 	bl	800024c <__aeabi_uidivmod>
 8000d36:	0409      	lsls	r1, r1, #16
 8000d38:	468c      	mov	ip, r1
 8000d3a:	0431      	lsls	r1, r6, #16
 8000d3c:	4666      	mov	r6, ip
 8000d3e:	9a01      	ldr	r2, [sp, #4]
 8000d40:	0c09      	lsrs	r1, r1, #16
 8000d42:	4342      	muls	r2, r0
 8000d44:	0003      	movs	r3, r0
 8000d46:	4331      	orrs	r1, r6
 8000d48:	428a      	cmp	r2, r1
 8000d4a:	d904      	bls.n	8000d56 <__aeabi_ddiv+0x156>
 8000d4c:	1909      	adds	r1, r1, r4
 8000d4e:	3b01      	subs	r3, #1
 8000d50:	428c      	cmp	r4, r1
 8000d52:	d800      	bhi.n	8000d56 <__aeabi_ddiv+0x156>
 8000d54:	e1ed      	b.n	8001132 <__aeabi_ddiv+0x532>
 8000d56:	1a88      	subs	r0, r1, r2
 8000d58:	4642      	mov	r2, r8
 8000d5a:	0412      	lsls	r2, r2, #16
 8000d5c:	431a      	orrs	r2, r3
 8000d5e:	4690      	mov	r8, r2
 8000d60:	4641      	mov	r1, r8
 8000d62:	9b00      	ldr	r3, [sp, #0]
 8000d64:	040e      	lsls	r6, r1, #16
 8000d66:	0c1b      	lsrs	r3, r3, #16
 8000d68:	001f      	movs	r7, r3
 8000d6a:	9302      	str	r3, [sp, #8]
 8000d6c:	9b00      	ldr	r3, [sp, #0]
 8000d6e:	0c36      	lsrs	r6, r6, #16
 8000d70:	041b      	lsls	r3, r3, #16
 8000d72:	0c19      	lsrs	r1, r3, #16
 8000d74:	000b      	movs	r3, r1
 8000d76:	4373      	muls	r3, r6
 8000d78:	0c12      	lsrs	r2, r2, #16
 8000d7a:	437e      	muls	r6, r7
 8000d7c:	9103      	str	r1, [sp, #12]
 8000d7e:	4351      	muls	r1, r2
 8000d80:	437a      	muls	r2, r7
 8000d82:	0c1f      	lsrs	r7, r3, #16
 8000d84:	46bc      	mov	ip, r7
 8000d86:	1876      	adds	r6, r6, r1
 8000d88:	4466      	add	r6, ip
 8000d8a:	42b1      	cmp	r1, r6
 8000d8c:	d903      	bls.n	8000d96 <__aeabi_ddiv+0x196>
 8000d8e:	2180      	movs	r1, #128	; 0x80
 8000d90:	0249      	lsls	r1, r1, #9
 8000d92:	468c      	mov	ip, r1
 8000d94:	4462      	add	r2, ip
 8000d96:	0c31      	lsrs	r1, r6, #16
 8000d98:	188a      	adds	r2, r1, r2
 8000d9a:	0431      	lsls	r1, r6, #16
 8000d9c:	041e      	lsls	r6, r3, #16
 8000d9e:	0c36      	lsrs	r6, r6, #16
 8000da0:	198e      	adds	r6, r1, r6
 8000da2:	4290      	cmp	r0, r2
 8000da4:	d302      	bcc.n	8000dac <__aeabi_ddiv+0x1ac>
 8000da6:	d112      	bne.n	8000dce <__aeabi_ddiv+0x1ce>
 8000da8:	42b5      	cmp	r5, r6
 8000daa:	d210      	bcs.n	8000dce <__aeabi_ddiv+0x1ce>
 8000dac:	4643      	mov	r3, r8
 8000dae:	1e59      	subs	r1, r3, #1
 8000db0:	9b00      	ldr	r3, [sp, #0]
 8000db2:	469c      	mov	ip, r3
 8000db4:	4465      	add	r5, ip
 8000db6:	001f      	movs	r7, r3
 8000db8:	429d      	cmp	r5, r3
 8000dba:	419b      	sbcs	r3, r3
 8000dbc:	425b      	negs	r3, r3
 8000dbe:	191b      	adds	r3, r3, r4
 8000dc0:	18c0      	adds	r0, r0, r3
 8000dc2:	4284      	cmp	r4, r0
 8000dc4:	d200      	bcs.n	8000dc8 <__aeabi_ddiv+0x1c8>
 8000dc6:	e1a0      	b.n	800110a <__aeabi_ddiv+0x50a>
 8000dc8:	d100      	bne.n	8000dcc <__aeabi_ddiv+0x1cc>
 8000dca:	e19b      	b.n	8001104 <__aeabi_ddiv+0x504>
 8000dcc:	4688      	mov	r8, r1
 8000dce:	1bae      	subs	r6, r5, r6
 8000dd0:	42b5      	cmp	r5, r6
 8000dd2:	41ad      	sbcs	r5, r5
 8000dd4:	1a80      	subs	r0, r0, r2
 8000dd6:	426d      	negs	r5, r5
 8000dd8:	1b40      	subs	r0, r0, r5
 8000dda:	4284      	cmp	r4, r0
 8000ddc:	d100      	bne.n	8000de0 <__aeabi_ddiv+0x1e0>
 8000dde:	e1d5      	b.n	800118c <__aeabi_ddiv+0x58c>
 8000de0:	4649      	mov	r1, r9
 8000de2:	f7ff fa33 	bl	800024c <__aeabi_uidivmod>
 8000de6:	9a01      	ldr	r2, [sp, #4]
 8000de8:	040b      	lsls	r3, r1, #16
 8000dea:	4342      	muls	r2, r0
 8000dec:	0c31      	lsrs	r1, r6, #16
 8000dee:	0005      	movs	r5, r0
 8000df0:	4319      	orrs	r1, r3
 8000df2:	428a      	cmp	r2, r1
 8000df4:	d900      	bls.n	8000df8 <__aeabi_ddiv+0x1f8>
 8000df6:	e16c      	b.n	80010d2 <__aeabi_ddiv+0x4d2>
 8000df8:	1a88      	subs	r0, r1, r2
 8000dfa:	4649      	mov	r1, r9
 8000dfc:	f7ff fa26 	bl	800024c <__aeabi_uidivmod>
 8000e00:	9a01      	ldr	r2, [sp, #4]
 8000e02:	0436      	lsls	r6, r6, #16
 8000e04:	4342      	muls	r2, r0
 8000e06:	0409      	lsls	r1, r1, #16
 8000e08:	0c36      	lsrs	r6, r6, #16
 8000e0a:	0003      	movs	r3, r0
 8000e0c:	430e      	orrs	r6, r1
 8000e0e:	42b2      	cmp	r2, r6
 8000e10:	d900      	bls.n	8000e14 <__aeabi_ddiv+0x214>
 8000e12:	e153      	b.n	80010bc <__aeabi_ddiv+0x4bc>
 8000e14:	9803      	ldr	r0, [sp, #12]
 8000e16:	1ab6      	subs	r6, r6, r2
 8000e18:	0002      	movs	r2, r0
 8000e1a:	042d      	lsls	r5, r5, #16
 8000e1c:	431d      	orrs	r5, r3
 8000e1e:	9f02      	ldr	r7, [sp, #8]
 8000e20:	042b      	lsls	r3, r5, #16
 8000e22:	0c1b      	lsrs	r3, r3, #16
 8000e24:	435a      	muls	r2, r3
 8000e26:	437b      	muls	r3, r7
 8000e28:	469c      	mov	ip, r3
 8000e2a:	0c29      	lsrs	r1, r5, #16
 8000e2c:	4348      	muls	r0, r1
 8000e2e:	0c13      	lsrs	r3, r2, #16
 8000e30:	4484      	add	ip, r0
 8000e32:	4463      	add	r3, ip
 8000e34:	4379      	muls	r1, r7
 8000e36:	4298      	cmp	r0, r3
 8000e38:	d903      	bls.n	8000e42 <__aeabi_ddiv+0x242>
 8000e3a:	2080      	movs	r0, #128	; 0x80
 8000e3c:	0240      	lsls	r0, r0, #9
 8000e3e:	4684      	mov	ip, r0
 8000e40:	4461      	add	r1, ip
 8000e42:	0c18      	lsrs	r0, r3, #16
 8000e44:	0412      	lsls	r2, r2, #16
 8000e46:	041b      	lsls	r3, r3, #16
 8000e48:	0c12      	lsrs	r2, r2, #16
 8000e4a:	1841      	adds	r1, r0, r1
 8000e4c:	189b      	adds	r3, r3, r2
 8000e4e:	428e      	cmp	r6, r1
 8000e50:	d200      	bcs.n	8000e54 <__aeabi_ddiv+0x254>
 8000e52:	e0ff      	b.n	8001054 <__aeabi_ddiv+0x454>
 8000e54:	d100      	bne.n	8000e58 <__aeabi_ddiv+0x258>
 8000e56:	e0fa      	b.n	800104e <__aeabi_ddiv+0x44e>
 8000e58:	2301      	movs	r3, #1
 8000e5a:	431d      	orrs	r5, r3
 8000e5c:	4a49      	ldr	r2, [pc, #292]	; (8000f84 <__aeabi_ddiv+0x384>)
 8000e5e:	445a      	add	r2, fp
 8000e60:	2a00      	cmp	r2, #0
 8000e62:	dc00      	bgt.n	8000e66 <__aeabi_ddiv+0x266>
 8000e64:	e0aa      	b.n	8000fbc <__aeabi_ddiv+0x3bc>
 8000e66:	076b      	lsls	r3, r5, #29
 8000e68:	d000      	beq.n	8000e6c <__aeabi_ddiv+0x26c>
 8000e6a:	e13d      	b.n	80010e8 <__aeabi_ddiv+0x4e8>
 8000e6c:	08ed      	lsrs	r5, r5, #3
 8000e6e:	4643      	mov	r3, r8
 8000e70:	01db      	lsls	r3, r3, #7
 8000e72:	d506      	bpl.n	8000e82 <__aeabi_ddiv+0x282>
 8000e74:	4642      	mov	r2, r8
 8000e76:	4b44      	ldr	r3, [pc, #272]	; (8000f88 <__aeabi_ddiv+0x388>)
 8000e78:	401a      	ands	r2, r3
 8000e7a:	4690      	mov	r8, r2
 8000e7c:	2280      	movs	r2, #128	; 0x80
 8000e7e:	00d2      	lsls	r2, r2, #3
 8000e80:	445a      	add	r2, fp
 8000e82:	4b42      	ldr	r3, [pc, #264]	; (8000f8c <__aeabi_ddiv+0x38c>)
 8000e84:	429a      	cmp	r2, r3
 8000e86:	dd00      	ble.n	8000e8a <__aeabi_ddiv+0x28a>
 8000e88:	e71f      	b.n	8000cca <__aeabi_ddiv+0xca>
 8000e8a:	4643      	mov	r3, r8
 8000e8c:	075b      	lsls	r3, r3, #29
 8000e8e:	431d      	orrs	r5, r3
 8000e90:	4643      	mov	r3, r8
 8000e92:	0552      	lsls	r2, r2, #21
 8000e94:	025c      	lsls	r4, r3, #9
 8000e96:	0b24      	lsrs	r4, r4, #12
 8000e98:	0d53      	lsrs	r3, r2, #21
 8000e9a:	e708      	b.n	8000cae <__aeabi_ddiv+0xae>
 8000e9c:	4652      	mov	r2, sl
 8000e9e:	4322      	orrs	r2, r4
 8000ea0:	d100      	bne.n	8000ea4 <__aeabi_ddiv+0x2a4>
 8000ea2:	e07b      	b.n	8000f9c <__aeabi_ddiv+0x39c>
 8000ea4:	2c00      	cmp	r4, #0
 8000ea6:	d100      	bne.n	8000eaa <__aeabi_ddiv+0x2aa>
 8000ea8:	e0fa      	b.n	80010a0 <__aeabi_ddiv+0x4a0>
 8000eaa:	0020      	movs	r0, r4
 8000eac:	f001 f9da 	bl	8002264 <__clzsi2>
 8000eb0:	0002      	movs	r2, r0
 8000eb2:	3a0b      	subs	r2, #11
 8000eb4:	231d      	movs	r3, #29
 8000eb6:	0001      	movs	r1, r0
 8000eb8:	1a9b      	subs	r3, r3, r2
 8000eba:	4652      	mov	r2, sl
 8000ebc:	3908      	subs	r1, #8
 8000ebe:	40da      	lsrs	r2, r3
 8000ec0:	408c      	lsls	r4, r1
 8000ec2:	4314      	orrs	r4, r2
 8000ec4:	4652      	mov	r2, sl
 8000ec6:	408a      	lsls	r2, r1
 8000ec8:	4b31      	ldr	r3, [pc, #196]	; (8000f90 <__aeabi_ddiv+0x390>)
 8000eca:	4458      	add	r0, fp
 8000ecc:	469b      	mov	fp, r3
 8000ece:	4483      	add	fp, r0
 8000ed0:	2000      	movs	r0, #0
 8000ed2:	e6d5      	b.n	8000c80 <__aeabi_ddiv+0x80>
 8000ed4:	464b      	mov	r3, r9
 8000ed6:	4323      	orrs	r3, r4
 8000ed8:	4698      	mov	r8, r3
 8000eda:	d044      	beq.n	8000f66 <__aeabi_ddiv+0x366>
 8000edc:	2c00      	cmp	r4, #0
 8000ede:	d100      	bne.n	8000ee2 <__aeabi_ddiv+0x2e2>
 8000ee0:	e0ce      	b.n	8001080 <__aeabi_ddiv+0x480>
 8000ee2:	0020      	movs	r0, r4
 8000ee4:	f001 f9be 	bl	8002264 <__clzsi2>
 8000ee8:	0001      	movs	r1, r0
 8000eea:	0002      	movs	r2, r0
 8000eec:	390b      	subs	r1, #11
 8000eee:	231d      	movs	r3, #29
 8000ef0:	1a5b      	subs	r3, r3, r1
 8000ef2:	4649      	mov	r1, r9
 8000ef4:	0010      	movs	r0, r2
 8000ef6:	40d9      	lsrs	r1, r3
 8000ef8:	3808      	subs	r0, #8
 8000efa:	4084      	lsls	r4, r0
 8000efc:	000b      	movs	r3, r1
 8000efe:	464d      	mov	r5, r9
 8000f00:	4323      	orrs	r3, r4
 8000f02:	4698      	mov	r8, r3
 8000f04:	4085      	lsls	r5, r0
 8000f06:	4823      	ldr	r0, [pc, #140]	; (8000f94 <__aeabi_ddiv+0x394>)
 8000f08:	1a83      	subs	r3, r0, r2
 8000f0a:	469b      	mov	fp, r3
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	4699      	mov	r9, r3
 8000f10:	9300      	str	r3, [sp, #0]
 8000f12:	e69a      	b.n	8000c4a <__aeabi_ddiv+0x4a>
 8000f14:	464b      	mov	r3, r9
 8000f16:	4323      	orrs	r3, r4
 8000f18:	4698      	mov	r8, r3
 8000f1a:	d11d      	bne.n	8000f58 <__aeabi_ddiv+0x358>
 8000f1c:	2308      	movs	r3, #8
 8000f1e:	4699      	mov	r9, r3
 8000f20:	3b06      	subs	r3, #6
 8000f22:	2500      	movs	r5, #0
 8000f24:	4683      	mov	fp, r0
 8000f26:	9300      	str	r3, [sp, #0]
 8000f28:	e68f      	b.n	8000c4a <__aeabi_ddiv+0x4a>
 8000f2a:	4652      	mov	r2, sl
 8000f2c:	4322      	orrs	r2, r4
 8000f2e:	d109      	bne.n	8000f44 <__aeabi_ddiv+0x344>
 8000f30:	2302      	movs	r3, #2
 8000f32:	4649      	mov	r1, r9
 8000f34:	4319      	orrs	r1, r3
 8000f36:	4b18      	ldr	r3, [pc, #96]	; (8000f98 <__aeabi_ddiv+0x398>)
 8000f38:	4689      	mov	r9, r1
 8000f3a:	469c      	mov	ip, r3
 8000f3c:	2400      	movs	r4, #0
 8000f3e:	2002      	movs	r0, #2
 8000f40:	44e3      	add	fp, ip
 8000f42:	e69d      	b.n	8000c80 <__aeabi_ddiv+0x80>
 8000f44:	2303      	movs	r3, #3
 8000f46:	464a      	mov	r2, r9
 8000f48:	431a      	orrs	r2, r3
 8000f4a:	4b13      	ldr	r3, [pc, #76]	; (8000f98 <__aeabi_ddiv+0x398>)
 8000f4c:	4691      	mov	r9, r2
 8000f4e:	469c      	mov	ip, r3
 8000f50:	4652      	mov	r2, sl
 8000f52:	2003      	movs	r0, #3
 8000f54:	44e3      	add	fp, ip
 8000f56:	e693      	b.n	8000c80 <__aeabi_ddiv+0x80>
 8000f58:	230c      	movs	r3, #12
 8000f5a:	4699      	mov	r9, r3
 8000f5c:	3b09      	subs	r3, #9
 8000f5e:	46a0      	mov	r8, r4
 8000f60:	4683      	mov	fp, r0
 8000f62:	9300      	str	r3, [sp, #0]
 8000f64:	e671      	b.n	8000c4a <__aeabi_ddiv+0x4a>
 8000f66:	2304      	movs	r3, #4
 8000f68:	4699      	mov	r9, r3
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	469b      	mov	fp, r3
 8000f6e:	3301      	adds	r3, #1
 8000f70:	2500      	movs	r5, #0
 8000f72:	9300      	str	r3, [sp, #0]
 8000f74:	e669      	b.n	8000c4a <__aeabi_ddiv+0x4a>
 8000f76:	46c0      	nop			; (mov r8, r8)
 8000f78:	000007ff 	.word	0x000007ff
 8000f7c:	fffffc01 	.word	0xfffffc01
 8000f80:	0800d058 	.word	0x0800d058
 8000f84:	000003ff 	.word	0x000003ff
 8000f88:	feffffff 	.word	0xfeffffff
 8000f8c:	000007fe 	.word	0x000007fe
 8000f90:	000003f3 	.word	0x000003f3
 8000f94:	fffffc0d 	.word	0xfffffc0d
 8000f98:	fffff801 	.word	0xfffff801
 8000f9c:	4649      	mov	r1, r9
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	4319      	orrs	r1, r3
 8000fa2:	4689      	mov	r9, r1
 8000fa4:	2400      	movs	r4, #0
 8000fa6:	2001      	movs	r0, #1
 8000fa8:	e66a      	b.n	8000c80 <__aeabi_ddiv+0x80>
 8000faa:	2300      	movs	r3, #0
 8000fac:	2480      	movs	r4, #128	; 0x80
 8000fae:	469a      	mov	sl, r3
 8000fb0:	2500      	movs	r5, #0
 8000fb2:	4b8a      	ldr	r3, [pc, #552]	; (80011dc <__aeabi_ddiv+0x5dc>)
 8000fb4:	0324      	lsls	r4, r4, #12
 8000fb6:	e67a      	b.n	8000cae <__aeabi_ddiv+0xae>
 8000fb8:	2501      	movs	r5, #1
 8000fba:	426d      	negs	r5, r5
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	1a9b      	subs	r3, r3, r2
 8000fc0:	2b38      	cmp	r3, #56	; 0x38
 8000fc2:	dd00      	ble.n	8000fc6 <__aeabi_ddiv+0x3c6>
 8000fc4:	e670      	b.n	8000ca8 <__aeabi_ddiv+0xa8>
 8000fc6:	2b1f      	cmp	r3, #31
 8000fc8:	dc00      	bgt.n	8000fcc <__aeabi_ddiv+0x3cc>
 8000fca:	e0bf      	b.n	800114c <__aeabi_ddiv+0x54c>
 8000fcc:	211f      	movs	r1, #31
 8000fce:	4249      	negs	r1, r1
 8000fd0:	1a8a      	subs	r2, r1, r2
 8000fd2:	4641      	mov	r1, r8
 8000fd4:	40d1      	lsrs	r1, r2
 8000fd6:	000a      	movs	r2, r1
 8000fd8:	2b20      	cmp	r3, #32
 8000fda:	d004      	beq.n	8000fe6 <__aeabi_ddiv+0x3e6>
 8000fdc:	4641      	mov	r1, r8
 8000fde:	4b80      	ldr	r3, [pc, #512]	; (80011e0 <__aeabi_ddiv+0x5e0>)
 8000fe0:	445b      	add	r3, fp
 8000fe2:	4099      	lsls	r1, r3
 8000fe4:	430d      	orrs	r5, r1
 8000fe6:	1e6b      	subs	r3, r5, #1
 8000fe8:	419d      	sbcs	r5, r3
 8000fea:	2307      	movs	r3, #7
 8000fec:	432a      	orrs	r2, r5
 8000fee:	001d      	movs	r5, r3
 8000ff0:	2400      	movs	r4, #0
 8000ff2:	4015      	ands	r5, r2
 8000ff4:	4213      	tst	r3, r2
 8000ff6:	d100      	bne.n	8000ffa <__aeabi_ddiv+0x3fa>
 8000ff8:	e0d4      	b.n	80011a4 <__aeabi_ddiv+0x5a4>
 8000ffa:	210f      	movs	r1, #15
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	4011      	ands	r1, r2
 8001000:	2904      	cmp	r1, #4
 8001002:	d100      	bne.n	8001006 <__aeabi_ddiv+0x406>
 8001004:	e0cb      	b.n	800119e <__aeabi_ddiv+0x59e>
 8001006:	1d11      	adds	r1, r2, #4
 8001008:	4291      	cmp	r1, r2
 800100a:	4192      	sbcs	r2, r2
 800100c:	4252      	negs	r2, r2
 800100e:	189b      	adds	r3, r3, r2
 8001010:	000a      	movs	r2, r1
 8001012:	0219      	lsls	r1, r3, #8
 8001014:	d400      	bmi.n	8001018 <__aeabi_ddiv+0x418>
 8001016:	e0c2      	b.n	800119e <__aeabi_ddiv+0x59e>
 8001018:	2301      	movs	r3, #1
 800101a:	2400      	movs	r4, #0
 800101c:	2500      	movs	r5, #0
 800101e:	e646      	b.n	8000cae <__aeabi_ddiv+0xae>
 8001020:	2380      	movs	r3, #128	; 0x80
 8001022:	4641      	mov	r1, r8
 8001024:	031b      	lsls	r3, r3, #12
 8001026:	4219      	tst	r1, r3
 8001028:	d008      	beq.n	800103c <__aeabi_ddiv+0x43c>
 800102a:	421c      	tst	r4, r3
 800102c:	d106      	bne.n	800103c <__aeabi_ddiv+0x43c>
 800102e:	431c      	orrs	r4, r3
 8001030:	0324      	lsls	r4, r4, #12
 8001032:	46ba      	mov	sl, r7
 8001034:	0015      	movs	r5, r2
 8001036:	4b69      	ldr	r3, [pc, #420]	; (80011dc <__aeabi_ddiv+0x5dc>)
 8001038:	0b24      	lsrs	r4, r4, #12
 800103a:	e638      	b.n	8000cae <__aeabi_ddiv+0xae>
 800103c:	2480      	movs	r4, #128	; 0x80
 800103e:	4643      	mov	r3, r8
 8001040:	0324      	lsls	r4, r4, #12
 8001042:	431c      	orrs	r4, r3
 8001044:	0324      	lsls	r4, r4, #12
 8001046:	46b2      	mov	sl, r6
 8001048:	4b64      	ldr	r3, [pc, #400]	; (80011dc <__aeabi_ddiv+0x5dc>)
 800104a:	0b24      	lsrs	r4, r4, #12
 800104c:	e62f      	b.n	8000cae <__aeabi_ddiv+0xae>
 800104e:	2b00      	cmp	r3, #0
 8001050:	d100      	bne.n	8001054 <__aeabi_ddiv+0x454>
 8001052:	e703      	b.n	8000e5c <__aeabi_ddiv+0x25c>
 8001054:	19a6      	adds	r6, r4, r6
 8001056:	1e68      	subs	r0, r5, #1
 8001058:	42a6      	cmp	r6, r4
 800105a:	d200      	bcs.n	800105e <__aeabi_ddiv+0x45e>
 800105c:	e08d      	b.n	800117a <__aeabi_ddiv+0x57a>
 800105e:	428e      	cmp	r6, r1
 8001060:	d200      	bcs.n	8001064 <__aeabi_ddiv+0x464>
 8001062:	e0a3      	b.n	80011ac <__aeabi_ddiv+0x5ac>
 8001064:	d100      	bne.n	8001068 <__aeabi_ddiv+0x468>
 8001066:	e0b3      	b.n	80011d0 <__aeabi_ddiv+0x5d0>
 8001068:	0005      	movs	r5, r0
 800106a:	e6f5      	b.n	8000e58 <__aeabi_ddiv+0x258>
 800106c:	42aa      	cmp	r2, r5
 800106e:	d900      	bls.n	8001072 <__aeabi_ddiv+0x472>
 8001070:	e639      	b.n	8000ce6 <__aeabi_ddiv+0xe6>
 8001072:	4643      	mov	r3, r8
 8001074:	07de      	lsls	r6, r3, #31
 8001076:	0858      	lsrs	r0, r3, #1
 8001078:	086b      	lsrs	r3, r5, #1
 800107a:	431e      	orrs	r6, r3
 800107c:	07ed      	lsls	r5, r5, #31
 800107e:	e639      	b.n	8000cf4 <__aeabi_ddiv+0xf4>
 8001080:	4648      	mov	r0, r9
 8001082:	f001 f8ef 	bl	8002264 <__clzsi2>
 8001086:	0001      	movs	r1, r0
 8001088:	0002      	movs	r2, r0
 800108a:	3115      	adds	r1, #21
 800108c:	3220      	adds	r2, #32
 800108e:	291c      	cmp	r1, #28
 8001090:	dc00      	bgt.n	8001094 <__aeabi_ddiv+0x494>
 8001092:	e72c      	b.n	8000eee <__aeabi_ddiv+0x2ee>
 8001094:	464b      	mov	r3, r9
 8001096:	3808      	subs	r0, #8
 8001098:	4083      	lsls	r3, r0
 800109a:	2500      	movs	r5, #0
 800109c:	4698      	mov	r8, r3
 800109e:	e732      	b.n	8000f06 <__aeabi_ddiv+0x306>
 80010a0:	f001 f8e0 	bl	8002264 <__clzsi2>
 80010a4:	0003      	movs	r3, r0
 80010a6:	001a      	movs	r2, r3
 80010a8:	3215      	adds	r2, #21
 80010aa:	3020      	adds	r0, #32
 80010ac:	2a1c      	cmp	r2, #28
 80010ae:	dc00      	bgt.n	80010b2 <__aeabi_ddiv+0x4b2>
 80010b0:	e700      	b.n	8000eb4 <__aeabi_ddiv+0x2b4>
 80010b2:	4654      	mov	r4, sl
 80010b4:	3b08      	subs	r3, #8
 80010b6:	2200      	movs	r2, #0
 80010b8:	409c      	lsls	r4, r3
 80010ba:	e705      	b.n	8000ec8 <__aeabi_ddiv+0x2c8>
 80010bc:	1936      	adds	r6, r6, r4
 80010be:	3b01      	subs	r3, #1
 80010c0:	42b4      	cmp	r4, r6
 80010c2:	d900      	bls.n	80010c6 <__aeabi_ddiv+0x4c6>
 80010c4:	e6a6      	b.n	8000e14 <__aeabi_ddiv+0x214>
 80010c6:	42b2      	cmp	r2, r6
 80010c8:	d800      	bhi.n	80010cc <__aeabi_ddiv+0x4cc>
 80010ca:	e6a3      	b.n	8000e14 <__aeabi_ddiv+0x214>
 80010cc:	1e83      	subs	r3, r0, #2
 80010ce:	1936      	adds	r6, r6, r4
 80010d0:	e6a0      	b.n	8000e14 <__aeabi_ddiv+0x214>
 80010d2:	1909      	adds	r1, r1, r4
 80010d4:	3d01      	subs	r5, #1
 80010d6:	428c      	cmp	r4, r1
 80010d8:	d900      	bls.n	80010dc <__aeabi_ddiv+0x4dc>
 80010da:	e68d      	b.n	8000df8 <__aeabi_ddiv+0x1f8>
 80010dc:	428a      	cmp	r2, r1
 80010de:	d800      	bhi.n	80010e2 <__aeabi_ddiv+0x4e2>
 80010e0:	e68a      	b.n	8000df8 <__aeabi_ddiv+0x1f8>
 80010e2:	1e85      	subs	r5, r0, #2
 80010e4:	1909      	adds	r1, r1, r4
 80010e6:	e687      	b.n	8000df8 <__aeabi_ddiv+0x1f8>
 80010e8:	230f      	movs	r3, #15
 80010ea:	402b      	ands	r3, r5
 80010ec:	2b04      	cmp	r3, #4
 80010ee:	d100      	bne.n	80010f2 <__aeabi_ddiv+0x4f2>
 80010f0:	e6bc      	b.n	8000e6c <__aeabi_ddiv+0x26c>
 80010f2:	2305      	movs	r3, #5
 80010f4:	425b      	negs	r3, r3
 80010f6:	42ab      	cmp	r3, r5
 80010f8:	419b      	sbcs	r3, r3
 80010fa:	3504      	adds	r5, #4
 80010fc:	425b      	negs	r3, r3
 80010fe:	08ed      	lsrs	r5, r5, #3
 8001100:	4498      	add	r8, r3
 8001102:	e6b4      	b.n	8000e6e <__aeabi_ddiv+0x26e>
 8001104:	42af      	cmp	r7, r5
 8001106:	d900      	bls.n	800110a <__aeabi_ddiv+0x50a>
 8001108:	e660      	b.n	8000dcc <__aeabi_ddiv+0x1cc>
 800110a:	4282      	cmp	r2, r0
 800110c:	d804      	bhi.n	8001118 <__aeabi_ddiv+0x518>
 800110e:	d000      	beq.n	8001112 <__aeabi_ddiv+0x512>
 8001110:	e65c      	b.n	8000dcc <__aeabi_ddiv+0x1cc>
 8001112:	42ae      	cmp	r6, r5
 8001114:	d800      	bhi.n	8001118 <__aeabi_ddiv+0x518>
 8001116:	e659      	b.n	8000dcc <__aeabi_ddiv+0x1cc>
 8001118:	2302      	movs	r3, #2
 800111a:	425b      	negs	r3, r3
 800111c:	469c      	mov	ip, r3
 800111e:	9b00      	ldr	r3, [sp, #0]
 8001120:	44e0      	add	r8, ip
 8001122:	469c      	mov	ip, r3
 8001124:	4465      	add	r5, ip
 8001126:	429d      	cmp	r5, r3
 8001128:	419b      	sbcs	r3, r3
 800112a:	425b      	negs	r3, r3
 800112c:	191b      	adds	r3, r3, r4
 800112e:	18c0      	adds	r0, r0, r3
 8001130:	e64d      	b.n	8000dce <__aeabi_ddiv+0x1ce>
 8001132:	428a      	cmp	r2, r1
 8001134:	d800      	bhi.n	8001138 <__aeabi_ddiv+0x538>
 8001136:	e60e      	b.n	8000d56 <__aeabi_ddiv+0x156>
 8001138:	1e83      	subs	r3, r0, #2
 800113a:	1909      	adds	r1, r1, r4
 800113c:	e60b      	b.n	8000d56 <__aeabi_ddiv+0x156>
 800113e:	428a      	cmp	r2, r1
 8001140:	d800      	bhi.n	8001144 <__aeabi_ddiv+0x544>
 8001142:	e5f4      	b.n	8000d2e <__aeabi_ddiv+0x12e>
 8001144:	1e83      	subs	r3, r0, #2
 8001146:	4698      	mov	r8, r3
 8001148:	1909      	adds	r1, r1, r4
 800114a:	e5f0      	b.n	8000d2e <__aeabi_ddiv+0x12e>
 800114c:	4925      	ldr	r1, [pc, #148]	; (80011e4 <__aeabi_ddiv+0x5e4>)
 800114e:	0028      	movs	r0, r5
 8001150:	4459      	add	r1, fp
 8001152:	408d      	lsls	r5, r1
 8001154:	4642      	mov	r2, r8
 8001156:	408a      	lsls	r2, r1
 8001158:	1e69      	subs	r1, r5, #1
 800115a:	418d      	sbcs	r5, r1
 800115c:	4641      	mov	r1, r8
 800115e:	40d8      	lsrs	r0, r3
 8001160:	40d9      	lsrs	r1, r3
 8001162:	4302      	orrs	r2, r0
 8001164:	432a      	orrs	r2, r5
 8001166:	000b      	movs	r3, r1
 8001168:	0751      	lsls	r1, r2, #29
 800116a:	d100      	bne.n	800116e <__aeabi_ddiv+0x56e>
 800116c:	e751      	b.n	8001012 <__aeabi_ddiv+0x412>
 800116e:	210f      	movs	r1, #15
 8001170:	4011      	ands	r1, r2
 8001172:	2904      	cmp	r1, #4
 8001174:	d000      	beq.n	8001178 <__aeabi_ddiv+0x578>
 8001176:	e746      	b.n	8001006 <__aeabi_ddiv+0x406>
 8001178:	e74b      	b.n	8001012 <__aeabi_ddiv+0x412>
 800117a:	0005      	movs	r5, r0
 800117c:	428e      	cmp	r6, r1
 800117e:	d000      	beq.n	8001182 <__aeabi_ddiv+0x582>
 8001180:	e66a      	b.n	8000e58 <__aeabi_ddiv+0x258>
 8001182:	9a00      	ldr	r2, [sp, #0]
 8001184:	4293      	cmp	r3, r2
 8001186:	d000      	beq.n	800118a <__aeabi_ddiv+0x58a>
 8001188:	e666      	b.n	8000e58 <__aeabi_ddiv+0x258>
 800118a:	e667      	b.n	8000e5c <__aeabi_ddiv+0x25c>
 800118c:	4a16      	ldr	r2, [pc, #88]	; (80011e8 <__aeabi_ddiv+0x5e8>)
 800118e:	445a      	add	r2, fp
 8001190:	2a00      	cmp	r2, #0
 8001192:	dc00      	bgt.n	8001196 <__aeabi_ddiv+0x596>
 8001194:	e710      	b.n	8000fb8 <__aeabi_ddiv+0x3b8>
 8001196:	2301      	movs	r3, #1
 8001198:	2500      	movs	r5, #0
 800119a:	4498      	add	r8, r3
 800119c:	e667      	b.n	8000e6e <__aeabi_ddiv+0x26e>
 800119e:	075d      	lsls	r5, r3, #29
 80011a0:	025b      	lsls	r3, r3, #9
 80011a2:	0b1c      	lsrs	r4, r3, #12
 80011a4:	08d2      	lsrs	r2, r2, #3
 80011a6:	2300      	movs	r3, #0
 80011a8:	4315      	orrs	r5, r2
 80011aa:	e580      	b.n	8000cae <__aeabi_ddiv+0xae>
 80011ac:	9800      	ldr	r0, [sp, #0]
 80011ae:	3d02      	subs	r5, #2
 80011b0:	0042      	lsls	r2, r0, #1
 80011b2:	4282      	cmp	r2, r0
 80011b4:	41bf      	sbcs	r7, r7
 80011b6:	427f      	negs	r7, r7
 80011b8:	193c      	adds	r4, r7, r4
 80011ba:	1936      	adds	r6, r6, r4
 80011bc:	9200      	str	r2, [sp, #0]
 80011be:	e7dd      	b.n	800117c <__aeabi_ddiv+0x57c>
 80011c0:	2480      	movs	r4, #128	; 0x80
 80011c2:	4643      	mov	r3, r8
 80011c4:	0324      	lsls	r4, r4, #12
 80011c6:	431c      	orrs	r4, r3
 80011c8:	0324      	lsls	r4, r4, #12
 80011ca:	4b04      	ldr	r3, [pc, #16]	; (80011dc <__aeabi_ddiv+0x5dc>)
 80011cc:	0b24      	lsrs	r4, r4, #12
 80011ce:	e56e      	b.n	8000cae <__aeabi_ddiv+0xae>
 80011d0:	9a00      	ldr	r2, [sp, #0]
 80011d2:	429a      	cmp	r2, r3
 80011d4:	d3ea      	bcc.n	80011ac <__aeabi_ddiv+0x5ac>
 80011d6:	0005      	movs	r5, r0
 80011d8:	e7d3      	b.n	8001182 <__aeabi_ddiv+0x582>
 80011da:	46c0      	nop			; (mov r8, r8)
 80011dc:	000007ff 	.word	0x000007ff
 80011e0:	0000043e 	.word	0x0000043e
 80011e4:	0000041e 	.word	0x0000041e
 80011e8:	000003ff 	.word	0x000003ff

080011ec <__eqdf2>:
 80011ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011ee:	464e      	mov	r6, r9
 80011f0:	4645      	mov	r5, r8
 80011f2:	46de      	mov	lr, fp
 80011f4:	4657      	mov	r7, sl
 80011f6:	4690      	mov	r8, r2
 80011f8:	b5e0      	push	{r5, r6, r7, lr}
 80011fa:	0017      	movs	r7, r2
 80011fc:	031a      	lsls	r2, r3, #12
 80011fe:	0b12      	lsrs	r2, r2, #12
 8001200:	0005      	movs	r5, r0
 8001202:	4684      	mov	ip, r0
 8001204:	4819      	ldr	r0, [pc, #100]	; (800126c <__eqdf2+0x80>)
 8001206:	030e      	lsls	r6, r1, #12
 8001208:	004c      	lsls	r4, r1, #1
 800120a:	4691      	mov	r9, r2
 800120c:	005a      	lsls	r2, r3, #1
 800120e:	0fdb      	lsrs	r3, r3, #31
 8001210:	469b      	mov	fp, r3
 8001212:	0b36      	lsrs	r6, r6, #12
 8001214:	0d64      	lsrs	r4, r4, #21
 8001216:	0fc9      	lsrs	r1, r1, #31
 8001218:	0d52      	lsrs	r2, r2, #21
 800121a:	4284      	cmp	r4, r0
 800121c:	d019      	beq.n	8001252 <__eqdf2+0x66>
 800121e:	4282      	cmp	r2, r0
 8001220:	d010      	beq.n	8001244 <__eqdf2+0x58>
 8001222:	2001      	movs	r0, #1
 8001224:	4294      	cmp	r4, r2
 8001226:	d10e      	bne.n	8001246 <__eqdf2+0x5a>
 8001228:	454e      	cmp	r6, r9
 800122a:	d10c      	bne.n	8001246 <__eqdf2+0x5a>
 800122c:	2001      	movs	r0, #1
 800122e:	45c4      	cmp	ip, r8
 8001230:	d109      	bne.n	8001246 <__eqdf2+0x5a>
 8001232:	4559      	cmp	r1, fp
 8001234:	d017      	beq.n	8001266 <__eqdf2+0x7a>
 8001236:	2c00      	cmp	r4, #0
 8001238:	d105      	bne.n	8001246 <__eqdf2+0x5a>
 800123a:	0030      	movs	r0, r6
 800123c:	4328      	orrs	r0, r5
 800123e:	1e43      	subs	r3, r0, #1
 8001240:	4198      	sbcs	r0, r3
 8001242:	e000      	b.n	8001246 <__eqdf2+0x5a>
 8001244:	2001      	movs	r0, #1
 8001246:	bcf0      	pop	{r4, r5, r6, r7}
 8001248:	46bb      	mov	fp, r7
 800124a:	46b2      	mov	sl, r6
 800124c:	46a9      	mov	r9, r5
 800124e:	46a0      	mov	r8, r4
 8001250:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001252:	0033      	movs	r3, r6
 8001254:	2001      	movs	r0, #1
 8001256:	432b      	orrs	r3, r5
 8001258:	d1f5      	bne.n	8001246 <__eqdf2+0x5a>
 800125a:	42a2      	cmp	r2, r4
 800125c:	d1f3      	bne.n	8001246 <__eqdf2+0x5a>
 800125e:	464b      	mov	r3, r9
 8001260:	433b      	orrs	r3, r7
 8001262:	d1f0      	bne.n	8001246 <__eqdf2+0x5a>
 8001264:	e7e2      	b.n	800122c <__eqdf2+0x40>
 8001266:	2000      	movs	r0, #0
 8001268:	e7ed      	b.n	8001246 <__eqdf2+0x5a>
 800126a:	46c0      	nop			; (mov r8, r8)
 800126c:	000007ff 	.word	0x000007ff

08001270 <__gedf2>:
 8001270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001272:	4647      	mov	r7, r8
 8001274:	46ce      	mov	lr, r9
 8001276:	0004      	movs	r4, r0
 8001278:	0018      	movs	r0, r3
 800127a:	0016      	movs	r6, r2
 800127c:	031b      	lsls	r3, r3, #12
 800127e:	0b1b      	lsrs	r3, r3, #12
 8001280:	4d2d      	ldr	r5, [pc, #180]	; (8001338 <__gedf2+0xc8>)
 8001282:	004a      	lsls	r2, r1, #1
 8001284:	4699      	mov	r9, r3
 8001286:	b580      	push	{r7, lr}
 8001288:	0043      	lsls	r3, r0, #1
 800128a:	030f      	lsls	r7, r1, #12
 800128c:	46a4      	mov	ip, r4
 800128e:	46b0      	mov	r8, r6
 8001290:	0b3f      	lsrs	r7, r7, #12
 8001292:	0d52      	lsrs	r2, r2, #21
 8001294:	0fc9      	lsrs	r1, r1, #31
 8001296:	0d5b      	lsrs	r3, r3, #21
 8001298:	0fc0      	lsrs	r0, r0, #31
 800129a:	42aa      	cmp	r2, r5
 800129c:	d021      	beq.n	80012e2 <__gedf2+0x72>
 800129e:	42ab      	cmp	r3, r5
 80012a0:	d013      	beq.n	80012ca <__gedf2+0x5a>
 80012a2:	2a00      	cmp	r2, #0
 80012a4:	d122      	bne.n	80012ec <__gedf2+0x7c>
 80012a6:	433c      	orrs	r4, r7
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d102      	bne.n	80012b2 <__gedf2+0x42>
 80012ac:	464d      	mov	r5, r9
 80012ae:	432e      	orrs	r6, r5
 80012b0:	d022      	beq.n	80012f8 <__gedf2+0x88>
 80012b2:	2c00      	cmp	r4, #0
 80012b4:	d010      	beq.n	80012d8 <__gedf2+0x68>
 80012b6:	4281      	cmp	r1, r0
 80012b8:	d022      	beq.n	8001300 <__gedf2+0x90>
 80012ba:	2002      	movs	r0, #2
 80012bc:	3901      	subs	r1, #1
 80012be:	4008      	ands	r0, r1
 80012c0:	3801      	subs	r0, #1
 80012c2:	bcc0      	pop	{r6, r7}
 80012c4:	46b9      	mov	r9, r7
 80012c6:	46b0      	mov	r8, r6
 80012c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012ca:	464d      	mov	r5, r9
 80012cc:	432e      	orrs	r6, r5
 80012ce:	d129      	bne.n	8001324 <__gedf2+0xb4>
 80012d0:	2a00      	cmp	r2, #0
 80012d2:	d1f0      	bne.n	80012b6 <__gedf2+0x46>
 80012d4:	433c      	orrs	r4, r7
 80012d6:	d1ee      	bne.n	80012b6 <__gedf2+0x46>
 80012d8:	2800      	cmp	r0, #0
 80012da:	d1f2      	bne.n	80012c2 <__gedf2+0x52>
 80012dc:	2001      	movs	r0, #1
 80012de:	4240      	negs	r0, r0
 80012e0:	e7ef      	b.n	80012c2 <__gedf2+0x52>
 80012e2:	003d      	movs	r5, r7
 80012e4:	4325      	orrs	r5, r4
 80012e6:	d11d      	bne.n	8001324 <__gedf2+0xb4>
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d0ee      	beq.n	80012ca <__gedf2+0x5a>
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d1e2      	bne.n	80012b6 <__gedf2+0x46>
 80012f0:	464c      	mov	r4, r9
 80012f2:	4326      	orrs	r6, r4
 80012f4:	d1df      	bne.n	80012b6 <__gedf2+0x46>
 80012f6:	e7e0      	b.n	80012ba <__gedf2+0x4a>
 80012f8:	2000      	movs	r0, #0
 80012fa:	2c00      	cmp	r4, #0
 80012fc:	d0e1      	beq.n	80012c2 <__gedf2+0x52>
 80012fe:	e7dc      	b.n	80012ba <__gedf2+0x4a>
 8001300:	429a      	cmp	r2, r3
 8001302:	dc0a      	bgt.n	800131a <__gedf2+0xaa>
 8001304:	dbe8      	blt.n	80012d8 <__gedf2+0x68>
 8001306:	454f      	cmp	r7, r9
 8001308:	d8d7      	bhi.n	80012ba <__gedf2+0x4a>
 800130a:	d00e      	beq.n	800132a <__gedf2+0xba>
 800130c:	2000      	movs	r0, #0
 800130e:	454f      	cmp	r7, r9
 8001310:	d2d7      	bcs.n	80012c2 <__gedf2+0x52>
 8001312:	2900      	cmp	r1, #0
 8001314:	d0e2      	beq.n	80012dc <__gedf2+0x6c>
 8001316:	0008      	movs	r0, r1
 8001318:	e7d3      	b.n	80012c2 <__gedf2+0x52>
 800131a:	4243      	negs	r3, r0
 800131c:	4158      	adcs	r0, r3
 800131e:	0040      	lsls	r0, r0, #1
 8001320:	3801      	subs	r0, #1
 8001322:	e7ce      	b.n	80012c2 <__gedf2+0x52>
 8001324:	2002      	movs	r0, #2
 8001326:	4240      	negs	r0, r0
 8001328:	e7cb      	b.n	80012c2 <__gedf2+0x52>
 800132a:	45c4      	cmp	ip, r8
 800132c:	d8c5      	bhi.n	80012ba <__gedf2+0x4a>
 800132e:	2000      	movs	r0, #0
 8001330:	45c4      	cmp	ip, r8
 8001332:	d2c6      	bcs.n	80012c2 <__gedf2+0x52>
 8001334:	e7ed      	b.n	8001312 <__gedf2+0xa2>
 8001336:	46c0      	nop			; (mov r8, r8)
 8001338:	000007ff 	.word	0x000007ff

0800133c <__ledf2>:
 800133c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800133e:	4647      	mov	r7, r8
 8001340:	46ce      	mov	lr, r9
 8001342:	0004      	movs	r4, r0
 8001344:	0018      	movs	r0, r3
 8001346:	0016      	movs	r6, r2
 8001348:	031b      	lsls	r3, r3, #12
 800134a:	0b1b      	lsrs	r3, r3, #12
 800134c:	4d2c      	ldr	r5, [pc, #176]	; (8001400 <__ledf2+0xc4>)
 800134e:	004a      	lsls	r2, r1, #1
 8001350:	4699      	mov	r9, r3
 8001352:	b580      	push	{r7, lr}
 8001354:	0043      	lsls	r3, r0, #1
 8001356:	030f      	lsls	r7, r1, #12
 8001358:	46a4      	mov	ip, r4
 800135a:	46b0      	mov	r8, r6
 800135c:	0b3f      	lsrs	r7, r7, #12
 800135e:	0d52      	lsrs	r2, r2, #21
 8001360:	0fc9      	lsrs	r1, r1, #31
 8001362:	0d5b      	lsrs	r3, r3, #21
 8001364:	0fc0      	lsrs	r0, r0, #31
 8001366:	42aa      	cmp	r2, r5
 8001368:	d00d      	beq.n	8001386 <__ledf2+0x4a>
 800136a:	42ab      	cmp	r3, r5
 800136c:	d010      	beq.n	8001390 <__ledf2+0x54>
 800136e:	2a00      	cmp	r2, #0
 8001370:	d127      	bne.n	80013c2 <__ledf2+0x86>
 8001372:	433c      	orrs	r4, r7
 8001374:	2b00      	cmp	r3, #0
 8001376:	d111      	bne.n	800139c <__ledf2+0x60>
 8001378:	464d      	mov	r5, r9
 800137a:	432e      	orrs	r6, r5
 800137c:	d10e      	bne.n	800139c <__ledf2+0x60>
 800137e:	2000      	movs	r0, #0
 8001380:	2c00      	cmp	r4, #0
 8001382:	d015      	beq.n	80013b0 <__ledf2+0x74>
 8001384:	e00e      	b.n	80013a4 <__ledf2+0x68>
 8001386:	003d      	movs	r5, r7
 8001388:	4325      	orrs	r5, r4
 800138a:	d110      	bne.n	80013ae <__ledf2+0x72>
 800138c:	4293      	cmp	r3, r2
 800138e:	d118      	bne.n	80013c2 <__ledf2+0x86>
 8001390:	464d      	mov	r5, r9
 8001392:	432e      	orrs	r6, r5
 8001394:	d10b      	bne.n	80013ae <__ledf2+0x72>
 8001396:	2a00      	cmp	r2, #0
 8001398:	d102      	bne.n	80013a0 <__ledf2+0x64>
 800139a:	433c      	orrs	r4, r7
 800139c:	2c00      	cmp	r4, #0
 800139e:	d00b      	beq.n	80013b8 <__ledf2+0x7c>
 80013a0:	4281      	cmp	r1, r0
 80013a2:	d014      	beq.n	80013ce <__ledf2+0x92>
 80013a4:	2002      	movs	r0, #2
 80013a6:	3901      	subs	r1, #1
 80013a8:	4008      	ands	r0, r1
 80013aa:	3801      	subs	r0, #1
 80013ac:	e000      	b.n	80013b0 <__ledf2+0x74>
 80013ae:	2002      	movs	r0, #2
 80013b0:	bcc0      	pop	{r6, r7}
 80013b2:	46b9      	mov	r9, r7
 80013b4:	46b0      	mov	r8, r6
 80013b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013b8:	2800      	cmp	r0, #0
 80013ba:	d1f9      	bne.n	80013b0 <__ledf2+0x74>
 80013bc:	2001      	movs	r0, #1
 80013be:	4240      	negs	r0, r0
 80013c0:	e7f6      	b.n	80013b0 <__ledf2+0x74>
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d1ec      	bne.n	80013a0 <__ledf2+0x64>
 80013c6:	464c      	mov	r4, r9
 80013c8:	4326      	orrs	r6, r4
 80013ca:	d1e9      	bne.n	80013a0 <__ledf2+0x64>
 80013cc:	e7ea      	b.n	80013a4 <__ledf2+0x68>
 80013ce:	429a      	cmp	r2, r3
 80013d0:	dd04      	ble.n	80013dc <__ledf2+0xa0>
 80013d2:	4243      	negs	r3, r0
 80013d4:	4158      	adcs	r0, r3
 80013d6:	0040      	lsls	r0, r0, #1
 80013d8:	3801      	subs	r0, #1
 80013da:	e7e9      	b.n	80013b0 <__ledf2+0x74>
 80013dc:	429a      	cmp	r2, r3
 80013de:	dbeb      	blt.n	80013b8 <__ledf2+0x7c>
 80013e0:	454f      	cmp	r7, r9
 80013e2:	d8df      	bhi.n	80013a4 <__ledf2+0x68>
 80013e4:	d006      	beq.n	80013f4 <__ledf2+0xb8>
 80013e6:	2000      	movs	r0, #0
 80013e8:	454f      	cmp	r7, r9
 80013ea:	d2e1      	bcs.n	80013b0 <__ledf2+0x74>
 80013ec:	2900      	cmp	r1, #0
 80013ee:	d0e5      	beq.n	80013bc <__ledf2+0x80>
 80013f0:	0008      	movs	r0, r1
 80013f2:	e7dd      	b.n	80013b0 <__ledf2+0x74>
 80013f4:	45c4      	cmp	ip, r8
 80013f6:	d8d5      	bhi.n	80013a4 <__ledf2+0x68>
 80013f8:	2000      	movs	r0, #0
 80013fa:	45c4      	cmp	ip, r8
 80013fc:	d2d8      	bcs.n	80013b0 <__ledf2+0x74>
 80013fe:	e7f5      	b.n	80013ec <__ledf2+0xb0>
 8001400:	000007ff 	.word	0x000007ff

08001404 <__aeabi_dmul>:
 8001404:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001406:	4657      	mov	r7, sl
 8001408:	464e      	mov	r6, r9
 800140a:	4645      	mov	r5, r8
 800140c:	46de      	mov	lr, fp
 800140e:	b5e0      	push	{r5, r6, r7, lr}
 8001410:	4698      	mov	r8, r3
 8001412:	030c      	lsls	r4, r1, #12
 8001414:	004b      	lsls	r3, r1, #1
 8001416:	0006      	movs	r6, r0
 8001418:	4692      	mov	sl, r2
 800141a:	b087      	sub	sp, #28
 800141c:	0b24      	lsrs	r4, r4, #12
 800141e:	0d5b      	lsrs	r3, r3, #21
 8001420:	0fcf      	lsrs	r7, r1, #31
 8001422:	2b00      	cmp	r3, #0
 8001424:	d100      	bne.n	8001428 <__aeabi_dmul+0x24>
 8001426:	e15c      	b.n	80016e2 <__aeabi_dmul+0x2de>
 8001428:	4ad9      	ldr	r2, [pc, #868]	; (8001790 <__aeabi_dmul+0x38c>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d100      	bne.n	8001430 <__aeabi_dmul+0x2c>
 800142e:	e175      	b.n	800171c <__aeabi_dmul+0x318>
 8001430:	0f42      	lsrs	r2, r0, #29
 8001432:	00e4      	lsls	r4, r4, #3
 8001434:	4314      	orrs	r4, r2
 8001436:	2280      	movs	r2, #128	; 0x80
 8001438:	0412      	lsls	r2, r2, #16
 800143a:	4314      	orrs	r4, r2
 800143c:	4ad5      	ldr	r2, [pc, #852]	; (8001794 <__aeabi_dmul+0x390>)
 800143e:	00c5      	lsls	r5, r0, #3
 8001440:	4694      	mov	ip, r2
 8001442:	4463      	add	r3, ip
 8001444:	9300      	str	r3, [sp, #0]
 8001446:	2300      	movs	r3, #0
 8001448:	4699      	mov	r9, r3
 800144a:	469b      	mov	fp, r3
 800144c:	4643      	mov	r3, r8
 800144e:	4642      	mov	r2, r8
 8001450:	031e      	lsls	r6, r3, #12
 8001452:	0fd2      	lsrs	r2, r2, #31
 8001454:	005b      	lsls	r3, r3, #1
 8001456:	4650      	mov	r0, sl
 8001458:	4690      	mov	r8, r2
 800145a:	0b36      	lsrs	r6, r6, #12
 800145c:	0d5b      	lsrs	r3, r3, #21
 800145e:	d100      	bne.n	8001462 <__aeabi_dmul+0x5e>
 8001460:	e120      	b.n	80016a4 <__aeabi_dmul+0x2a0>
 8001462:	4acb      	ldr	r2, [pc, #812]	; (8001790 <__aeabi_dmul+0x38c>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d100      	bne.n	800146a <__aeabi_dmul+0x66>
 8001468:	e162      	b.n	8001730 <__aeabi_dmul+0x32c>
 800146a:	49ca      	ldr	r1, [pc, #808]	; (8001794 <__aeabi_dmul+0x390>)
 800146c:	0f42      	lsrs	r2, r0, #29
 800146e:	468c      	mov	ip, r1
 8001470:	9900      	ldr	r1, [sp, #0]
 8001472:	4463      	add	r3, ip
 8001474:	00f6      	lsls	r6, r6, #3
 8001476:	468c      	mov	ip, r1
 8001478:	4316      	orrs	r6, r2
 800147a:	2280      	movs	r2, #128	; 0x80
 800147c:	449c      	add	ip, r3
 800147e:	0412      	lsls	r2, r2, #16
 8001480:	4663      	mov	r3, ip
 8001482:	4316      	orrs	r6, r2
 8001484:	00c2      	lsls	r2, r0, #3
 8001486:	2000      	movs	r0, #0
 8001488:	9300      	str	r3, [sp, #0]
 800148a:	9900      	ldr	r1, [sp, #0]
 800148c:	4643      	mov	r3, r8
 800148e:	3101      	adds	r1, #1
 8001490:	468c      	mov	ip, r1
 8001492:	4649      	mov	r1, r9
 8001494:	407b      	eors	r3, r7
 8001496:	9301      	str	r3, [sp, #4]
 8001498:	290f      	cmp	r1, #15
 800149a:	d826      	bhi.n	80014ea <__aeabi_dmul+0xe6>
 800149c:	4bbe      	ldr	r3, [pc, #760]	; (8001798 <__aeabi_dmul+0x394>)
 800149e:	0089      	lsls	r1, r1, #2
 80014a0:	5859      	ldr	r1, [r3, r1]
 80014a2:	468f      	mov	pc, r1
 80014a4:	4643      	mov	r3, r8
 80014a6:	9301      	str	r3, [sp, #4]
 80014a8:	0034      	movs	r4, r6
 80014aa:	0015      	movs	r5, r2
 80014ac:	4683      	mov	fp, r0
 80014ae:	465b      	mov	r3, fp
 80014b0:	2b02      	cmp	r3, #2
 80014b2:	d016      	beq.n	80014e2 <__aeabi_dmul+0xde>
 80014b4:	2b03      	cmp	r3, #3
 80014b6:	d100      	bne.n	80014ba <__aeabi_dmul+0xb6>
 80014b8:	e203      	b.n	80018c2 <__aeabi_dmul+0x4be>
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d000      	beq.n	80014c0 <__aeabi_dmul+0xbc>
 80014be:	e0cd      	b.n	800165c <__aeabi_dmul+0x258>
 80014c0:	2200      	movs	r2, #0
 80014c2:	2400      	movs	r4, #0
 80014c4:	2500      	movs	r5, #0
 80014c6:	9b01      	ldr	r3, [sp, #4]
 80014c8:	0512      	lsls	r2, r2, #20
 80014ca:	4322      	orrs	r2, r4
 80014cc:	07db      	lsls	r3, r3, #31
 80014ce:	431a      	orrs	r2, r3
 80014d0:	0028      	movs	r0, r5
 80014d2:	0011      	movs	r1, r2
 80014d4:	b007      	add	sp, #28
 80014d6:	bcf0      	pop	{r4, r5, r6, r7}
 80014d8:	46bb      	mov	fp, r7
 80014da:	46b2      	mov	sl, r6
 80014dc:	46a9      	mov	r9, r5
 80014de:	46a0      	mov	r8, r4
 80014e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014e2:	2400      	movs	r4, #0
 80014e4:	2500      	movs	r5, #0
 80014e6:	4aaa      	ldr	r2, [pc, #680]	; (8001790 <__aeabi_dmul+0x38c>)
 80014e8:	e7ed      	b.n	80014c6 <__aeabi_dmul+0xc2>
 80014ea:	0c28      	lsrs	r0, r5, #16
 80014ec:	042d      	lsls	r5, r5, #16
 80014ee:	0c2d      	lsrs	r5, r5, #16
 80014f0:	002b      	movs	r3, r5
 80014f2:	0c11      	lsrs	r1, r2, #16
 80014f4:	0412      	lsls	r2, r2, #16
 80014f6:	0c12      	lsrs	r2, r2, #16
 80014f8:	4353      	muls	r3, r2
 80014fa:	4698      	mov	r8, r3
 80014fc:	0013      	movs	r3, r2
 80014fe:	002f      	movs	r7, r5
 8001500:	4343      	muls	r3, r0
 8001502:	4699      	mov	r9, r3
 8001504:	434f      	muls	r7, r1
 8001506:	444f      	add	r7, r9
 8001508:	46bb      	mov	fp, r7
 800150a:	4647      	mov	r7, r8
 800150c:	000b      	movs	r3, r1
 800150e:	0c3f      	lsrs	r7, r7, #16
 8001510:	46ba      	mov	sl, r7
 8001512:	4343      	muls	r3, r0
 8001514:	44da      	add	sl, fp
 8001516:	9302      	str	r3, [sp, #8]
 8001518:	45d1      	cmp	r9, sl
 800151a:	d904      	bls.n	8001526 <__aeabi_dmul+0x122>
 800151c:	2780      	movs	r7, #128	; 0x80
 800151e:	027f      	lsls	r7, r7, #9
 8001520:	46b9      	mov	r9, r7
 8001522:	444b      	add	r3, r9
 8001524:	9302      	str	r3, [sp, #8]
 8001526:	4653      	mov	r3, sl
 8001528:	0c1b      	lsrs	r3, r3, #16
 800152a:	469b      	mov	fp, r3
 800152c:	4653      	mov	r3, sl
 800152e:	041f      	lsls	r7, r3, #16
 8001530:	4643      	mov	r3, r8
 8001532:	041b      	lsls	r3, r3, #16
 8001534:	0c1b      	lsrs	r3, r3, #16
 8001536:	4698      	mov	r8, r3
 8001538:	003b      	movs	r3, r7
 800153a:	4443      	add	r3, r8
 800153c:	9304      	str	r3, [sp, #16]
 800153e:	0c33      	lsrs	r3, r6, #16
 8001540:	0436      	lsls	r6, r6, #16
 8001542:	0c36      	lsrs	r6, r6, #16
 8001544:	4698      	mov	r8, r3
 8001546:	0033      	movs	r3, r6
 8001548:	4343      	muls	r3, r0
 800154a:	4699      	mov	r9, r3
 800154c:	4643      	mov	r3, r8
 800154e:	4343      	muls	r3, r0
 8001550:	002f      	movs	r7, r5
 8001552:	469a      	mov	sl, r3
 8001554:	4643      	mov	r3, r8
 8001556:	4377      	muls	r7, r6
 8001558:	435d      	muls	r5, r3
 800155a:	0c38      	lsrs	r0, r7, #16
 800155c:	444d      	add	r5, r9
 800155e:	1945      	adds	r5, r0, r5
 8001560:	45a9      	cmp	r9, r5
 8001562:	d903      	bls.n	800156c <__aeabi_dmul+0x168>
 8001564:	2380      	movs	r3, #128	; 0x80
 8001566:	025b      	lsls	r3, r3, #9
 8001568:	4699      	mov	r9, r3
 800156a:	44ca      	add	sl, r9
 800156c:	043f      	lsls	r7, r7, #16
 800156e:	0c28      	lsrs	r0, r5, #16
 8001570:	0c3f      	lsrs	r7, r7, #16
 8001572:	042d      	lsls	r5, r5, #16
 8001574:	19ed      	adds	r5, r5, r7
 8001576:	0c27      	lsrs	r7, r4, #16
 8001578:	0424      	lsls	r4, r4, #16
 800157a:	0c24      	lsrs	r4, r4, #16
 800157c:	0003      	movs	r3, r0
 800157e:	0020      	movs	r0, r4
 8001580:	4350      	muls	r0, r2
 8001582:	437a      	muls	r2, r7
 8001584:	4691      	mov	r9, r2
 8001586:	003a      	movs	r2, r7
 8001588:	4453      	add	r3, sl
 800158a:	9305      	str	r3, [sp, #20]
 800158c:	0c03      	lsrs	r3, r0, #16
 800158e:	469a      	mov	sl, r3
 8001590:	434a      	muls	r2, r1
 8001592:	4361      	muls	r1, r4
 8001594:	4449      	add	r1, r9
 8001596:	4451      	add	r1, sl
 8001598:	44ab      	add	fp, r5
 800159a:	4589      	cmp	r9, r1
 800159c:	d903      	bls.n	80015a6 <__aeabi_dmul+0x1a2>
 800159e:	2380      	movs	r3, #128	; 0x80
 80015a0:	025b      	lsls	r3, r3, #9
 80015a2:	4699      	mov	r9, r3
 80015a4:	444a      	add	r2, r9
 80015a6:	0400      	lsls	r0, r0, #16
 80015a8:	0c0b      	lsrs	r3, r1, #16
 80015aa:	0c00      	lsrs	r0, r0, #16
 80015ac:	0409      	lsls	r1, r1, #16
 80015ae:	1809      	adds	r1, r1, r0
 80015b0:	0020      	movs	r0, r4
 80015b2:	4699      	mov	r9, r3
 80015b4:	4643      	mov	r3, r8
 80015b6:	4370      	muls	r0, r6
 80015b8:	435c      	muls	r4, r3
 80015ba:	437e      	muls	r6, r7
 80015bc:	435f      	muls	r7, r3
 80015be:	0c03      	lsrs	r3, r0, #16
 80015c0:	4698      	mov	r8, r3
 80015c2:	19a4      	adds	r4, r4, r6
 80015c4:	4444      	add	r4, r8
 80015c6:	444a      	add	r2, r9
 80015c8:	9703      	str	r7, [sp, #12]
 80015ca:	42a6      	cmp	r6, r4
 80015cc:	d904      	bls.n	80015d8 <__aeabi_dmul+0x1d4>
 80015ce:	2380      	movs	r3, #128	; 0x80
 80015d0:	025b      	lsls	r3, r3, #9
 80015d2:	4698      	mov	r8, r3
 80015d4:	4447      	add	r7, r8
 80015d6:	9703      	str	r7, [sp, #12]
 80015d8:	0423      	lsls	r3, r4, #16
 80015da:	9e02      	ldr	r6, [sp, #8]
 80015dc:	469a      	mov	sl, r3
 80015de:	9b05      	ldr	r3, [sp, #20]
 80015e0:	445e      	add	r6, fp
 80015e2:	4698      	mov	r8, r3
 80015e4:	42ae      	cmp	r6, r5
 80015e6:	41ad      	sbcs	r5, r5
 80015e8:	1876      	adds	r6, r6, r1
 80015ea:	428e      	cmp	r6, r1
 80015ec:	4189      	sbcs	r1, r1
 80015ee:	0400      	lsls	r0, r0, #16
 80015f0:	0c00      	lsrs	r0, r0, #16
 80015f2:	4450      	add	r0, sl
 80015f4:	4440      	add	r0, r8
 80015f6:	426d      	negs	r5, r5
 80015f8:	1947      	adds	r7, r0, r5
 80015fa:	46b8      	mov	r8, r7
 80015fc:	4693      	mov	fp, r2
 80015fe:	4249      	negs	r1, r1
 8001600:	4689      	mov	r9, r1
 8001602:	44c3      	add	fp, r8
 8001604:	44d9      	add	r9, fp
 8001606:	4298      	cmp	r0, r3
 8001608:	4180      	sbcs	r0, r0
 800160a:	45a8      	cmp	r8, r5
 800160c:	41ad      	sbcs	r5, r5
 800160e:	4593      	cmp	fp, r2
 8001610:	4192      	sbcs	r2, r2
 8001612:	4589      	cmp	r9, r1
 8001614:	4189      	sbcs	r1, r1
 8001616:	426d      	negs	r5, r5
 8001618:	4240      	negs	r0, r0
 800161a:	4328      	orrs	r0, r5
 800161c:	0c24      	lsrs	r4, r4, #16
 800161e:	4252      	negs	r2, r2
 8001620:	4249      	negs	r1, r1
 8001622:	430a      	orrs	r2, r1
 8001624:	9b03      	ldr	r3, [sp, #12]
 8001626:	1900      	adds	r0, r0, r4
 8001628:	1880      	adds	r0, r0, r2
 800162a:	18c7      	adds	r7, r0, r3
 800162c:	464b      	mov	r3, r9
 800162e:	0ddc      	lsrs	r4, r3, #23
 8001630:	9b04      	ldr	r3, [sp, #16]
 8001632:	0275      	lsls	r5, r6, #9
 8001634:	431d      	orrs	r5, r3
 8001636:	1e6a      	subs	r2, r5, #1
 8001638:	4195      	sbcs	r5, r2
 800163a:	464b      	mov	r3, r9
 800163c:	0df6      	lsrs	r6, r6, #23
 800163e:	027f      	lsls	r7, r7, #9
 8001640:	4335      	orrs	r5, r6
 8001642:	025a      	lsls	r2, r3, #9
 8001644:	433c      	orrs	r4, r7
 8001646:	4315      	orrs	r5, r2
 8001648:	01fb      	lsls	r3, r7, #7
 800164a:	d400      	bmi.n	800164e <__aeabi_dmul+0x24a>
 800164c:	e11c      	b.n	8001888 <__aeabi_dmul+0x484>
 800164e:	2101      	movs	r1, #1
 8001650:	086a      	lsrs	r2, r5, #1
 8001652:	400d      	ands	r5, r1
 8001654:	4315      	orrs	r5, r2
 8001656:	07e2      	lsls	r2, r4, #31
 8001658:	4315      	orrs	r5, r2
 800165a:	0864      	lsrs	r4, r4, #1
 800165c:	494f      	ldr	r1, [pc, #316]	; (800179c <__aeabi_dmul+0x398>)
 800165e:	4461      	add	r1, ip
 8001660:	2900      	cmp	r1, #0
 8001662:	dc00      	bgt.n	8001666 <__aeabi_dmul+0x262>
 8001664:	e0b0      	b.n	80017c8 <__aeabi_dmul+0x3c4>
 8001666:	076b      	lsls	r3, r5, #29
 8001668:	d009      	beq.n	800167e <__aeabi_dmul+0x27a>
 800166a:	220f      	movs	r2, #15
 800166c:	402a      	ands	r2, r5
 800166e:	2a04      	cmp	r2, #4
 8001670:	d005      	beq.n	800167e <__aeabi_dmul+0x27a>
 8001672:	1d2a      	adds	r2, r5, #4
 8001674:	42aa      	cmp	r2, r5
 8001676:	41ad      	sbcs	r5, r5
 8001678:	426d      	negs	r5, r5
 800167a:	1964      	adds	r4, r4, r5
 800167c:	0015      	movs	r5, r2
 800167e:	01e3      	lsls	r3, r4, #7
 8001680:	d504      	bpl.n	800168c <__aeabi_dmul+0x288>
 8001682:	2180      	movs	r1, #128	; 0x80
 8001684:	4a46      	ldr	r2, [pc, #280]	; (80017a0 <__aeabi_dmul+0x39c>)
 8001686:	00c9      	lsls	r1, r1, #3
 8001688:	4014      	ands	r4, r2
 800168a:	4461      	add	r1, ip
 800168c:	4a45      	ldr	r2, [pc, #276]	; (80017a4 <__aeabi_dmul+0x3a0>)
 800168e:	4291      	cmp	r1, r2
 8001690:	dd00      	ble.n	8001694 <__aeabi_dmul+0x290>
 8001692:	e726      	b.n	80014e2 <__aeabi_dmul+0xde>
 8001694:	0762      	lsls	r2, r4, #29
 8001696:	08ed      	lsrs	r5, r5, #3
 8001698:	0264      	lsls	r4, r4, #9
 800169a:	0549      	lsls	r1, r1, #21
 800169c:	4315      	orrs	r5, r2
 800169e:	0b24      	lsrs	r4, r4, #12
 80016a0:	0d4a      	lsrs	r2, r1, #21
 80016a2:	e710      	b.n	80014c6 <__aeabi_dmul+0xc2>
 80016a4:	4652      	mov	r2, sl
 80016a6:	4332      	orrs	r2, r6
 80016a8:	d100      	bne.n	80016ac <__aeabi_dmul+0x2a8>
 80016aa:	e07f      	b.n	80017ac <__aeabi_dmul+0x3a8>
 80016ac:	2e00      	cmp	r6, #0
 80016ae:	d100      	bne.n	80016b2 <__aeabi_dmul+0x2ae>
 80016b0:	e0dc      	b.n	800186c <__aeabi_dmul+0x468>
 80016b2:	0030      	movs	r0, r6
 80016b4:	f000 fdd6 	bl	8002264 <__clzsi2>
 80016b8:	0002      	movs	r2, r0
 80016ba:	3a0b      	subs	r2, #11
 80016bc:	231d      	movs	r3, #29
 80016be:	0001      	movs	r1, r0
 80016c0:	1a9b      	subs	r3, r3, r2
 80016c2:	4652      	mov	r2, sl
 80016c4:	3908      	subs	r1, #8
 80016c6:	40da      	lsrs	r2, r3
 80016c8:	408e      	lsls	r6, r1
 80016ca:	4316      	orrs	r6, r2
 80016cc:	4652      	mov	r2, sl
 80016ce:	408a      	lsls	r2, r1
 80016d0:	9b00      	ldr	r3, [sp, #0]
 80016d2:	4935      	ldr	r1, [pc, #212]	; (80017a8 <__aeabi_dmul+0x3a4>)
 80016d4:	1a18      	subs	r0, r3, r0
 80016d6:	0003      	movs	r3, r0
 80016d8:	468c      	mov	ip, r1
 80016da:	4463      	add	r3, ip
 80016dc:	2000      	movs	r0, #0
 80016de:	9300      	str	r3, [sp, #0]
 80016e0:	e6d3      	b.n	800148a <__aeabi_dmul+0x86>
 80016e2:	0025      	movs	r5, r4
 80016e4:	4305      	orrs	r5, r0
 80016e6:	d04a      	beq.n	800177e <__aeabi_dmul+0x37a>
 80016e8:	2c00      	cmp	r4, #0
 80016ea:	d100      	bne.n	80016ee <__aeabi_dmul+0x2ea>
 80016ec:	e0b0      	b.n	8001850 <__aeabi_dmul+0x44c>
 80016ee:	0020      	movs	r0, r4
 80016f0:	f000 fdb8 	bl	8002264 <__clzsi2>
 80016f4:	0001      	movs	r1, r0
 80016f6:	0002      	movs	r2, r0
 80016f8:	390b      	subs	r1, #11
 80016fa:	231d      	movs	r3, #29
 80016fc:	0010      	movs	r0, r2
 80016fe:	1a5b      	subs	r3, r3, r1
 8001700:	0031      	movs	r1, r6
 8001702:	0035      	movs	r5, r6
 8001704:	3808      	subs	r0, #8
 8001706:	4084      	lsls	r4, r0
 8001708:	40d9      	lsrs	r1, r3
 800170a:	4085      	lsls	r5, r0
 800170c:	430c      	orrs	r4, r1
 800170e:	4826      	ldr	r0, [pc, #152]	; (80017a8 <__aeabi_dmul+0x3a4>)
 8001710:	1a83      	subs	r3, r0, r2
 8001712:	9300      	str	r3, [sp, #0]
 8001714:	2300      	movs	r3, #0
 8001716:	4699      	mov	r9, r3
 8001718:	469b      	mov	fp, r3
 800171a:	e697      	b.n	800144c <__aeabi_dmul+0x48>
 800171c:	0005      	movs	r5, r0
 800171e:	4325      	orrs	r5, r4
 8001720:	d126      	bne.n	8001770 <__aeabi_dmul+0x36c>
 8001722:	2208      	movs	r2, #8
 8001724:	9300      	str	r3, [sp, #0]
 8001726:	2302      	movs	r3, #2
 8001728:	2400      	movs	r4, #0
 800172a:	4691      	mov	r9, r2
 800172c:	469b      	mov	fp, r3
 800172e:	e68d      	b.n	800144c <__aeabi_dmul+0x48>
 8001730:	4652      	mov	r2, sl
 8001732:	9b00      	ldr	r3, [sp, #0]
 8001734:	4332      	orrs	r2, r6
 8001736:	d110      	bne.n	800175a <__aeabi_dmul+0x356>
 8001738:	4915      	ldr	r1, [pc, #84]	; (8001790 <__aeabi_dmul+0x38c>)
 800173a:	2600      	movs	r6, #0
 800173c:	468c      	mov	ip, r1
 800173e:	4463      	add	r3, ip
 8001740:	4649      	mov	r1, r9
 8001742:	9300      	str	r3, [sp, #0]
 8001744:	2302      	movs	r3, #2
 8001746:	4319      	orrs	r1, r3
 8001748:	4689      	mov	r9, r1
 800174a:	2002      	movs	r0, #2
 800174c:	e69d      	b.n	800148a <__aeabi_dmul+0x86>
 800174e:	465b      	mov	r3, fp
 8001750:	9701      	str	r7, [sp, #4]
 8001752:	2b02      	cmp	r3, #2
 8001754:	d000      	beq.n	8001758 <__aeabi_dmul+0x354>
 8001756:	e6ad      	b.n	80014b4 <__aeabi_dmul+0xb0>
 8001758:	e6c3      	b.n	80014e2 <__aeabi_dmul+0xde>
 800175a:	4a0d      	ldr	r2, [pc, #52]	; (8001790 <__aeabi_dmul+0x38c>)
 800175c:	2003      	movs	r0, #3
 800175e:	4694      	mov	ip, r2
 8001760:	4463      	add	r3, ip
 8001762:	464a      	mov	r2, r9
 8001764:	9300      	str	r3, [sp, #0]
 8001766:	2303      	movs	r3, #3
 8001768:	431a      	orrs	r2, r3
 800176a:	4691      	mov	r9, r2
 800176c:	4652      	mov	r2, sl
 800176e:	e68c      	b.n	800148a <__aeabi_dmul+0x86>
 8001770:	220c      	movs	r2, #12
 8001772:	9300      	str	r3, [sp, #0]
 8001774:	2303      	movs	r3, #3
 8001776:	0005      	movs	r5, r0
 8001778:	4691      	mov	r9, r2
 800177a:	469b      	mov	fp, r3
 800177c:	e666      	b.n	800144c <__aeabi_dmul+0x48>
 800177e:	2304      	movs	r3, #4
 8001780:	4699      	mov	r9, r3
 8001782:	2300      	movs	r3, #0
 8001784:	9300      	str	r3, [sp, #0]
 8001786:	3301      	adds	r3, #1
 8001788:	2400      	movs	r4, #0
 800178a:	469b      	mov	fp, r3
 800178c:	e65e      	b.n	800144c <__aeabi_dmul+0x48>
 800178e:	46c0      	nop			; (mov r8, r8)
 8001790:	000007ff 	.word	0x000007ff
 8001794:	fffffc01 	.word	0xfffffc01
 8001798:	0800d098 	.word	0x0800d098
 800179c:	000003ff 	.word	0x000003ff
 80017a0:	feffffff 	.word	0xfeffffff
 80017a4:	000007fe 	.word	0x000007fe
 80017a8:	fffffc0d 	.word	0xfffffc0d
 80017ac:	4649      	mov	r1, r9
 80017ae:	2301      	movs	r3, #1
 80017b0:	4319      	orrs	r1, r3
 80017b2:	4689      	mov	r9, r1
 80017b4:	2600      	movs	r6, #0
 80017b6:	2001      	movs	r0, #1
 80017b8:	e667      	b.n	800148a <__aeabi_dmul+0x86>
 80017ba:	2300      	movs	r3, #0
 80017bc:	2480      	movs	r4, #128	; 0x80
 80017be:	2500      	movs	r5, #0
 80017c0:	4a43      	ldr	r2, [pc, #268]	; (80018d0 <__aeabi_dmul+0x4cc>)
 80017c2:	9301      	str	r3, [sp, #4]
 80017c4:	0324      	lsls	r4, r4, #12
 80017c6:	e67e      	b.n	80014c6 <__aeabi_dmul+0xc2>
 80017c8:	2001      	movs	r0, #1
 80017ca:	1a40      	subs	r0, r0, r1
 80017cc:	2838      	cmp	r0, #56	; 0x38
 80017ce:	dd00      	ble.n	80017d2 <__aeabi_dmul+0x3ce>
 80017d0:	e676      	b.n	80014c0 <__aeabi_dmul+0xbc>
 80017d2:	281f      	cmp	r0, #31
 80017d4:	dd5b      	ble.n	800188e <__aeabi_dmul+0x48a>
 80017d6:	221f      	movs	r2, #31
 80017d8:	0023      	movs	r3, r4
 80017da:	4252      	negs	r2, r2
 80017dc:	1a51      	subs	r1, r2, r1
 80017de:	40cb      	lsrs	r3, r1
 80017e0:	0019      	movs	r1, r3
 80017e2:	2820      	cmp	r0, #32
 80017e4:	d003      	beq.n	80017ee <__aeabi_dmul+0x3ea>
 80017e6:	4a3b      	ldr	r2, [pc, #236]	; (80018d4 <__aeabi_dmul+0x4d0>)
 80017e8:	4462      	add	r2, ip
 80017ea:	4094      	lsls	r4, r2
 80017ec:	4325      	orrs	r5, r4
 80017ee:	1e6a      	subs	r2, r5, #1
 80017f0:	4195      	sbcs	r5, r2
 80017f2:	002a      	movs	r2, r5
 80017f4:	430a      	orrs	r2, r1
 80017f6:	2107      	movs	r1, #7
 80017f8:	000d      	movs	r5, r1
 80017fa:	2400      	movs	r4, #0
 80017fc:	4015      	ands	r5, r2
 80017fe:	4211      	tst	r1, r2
 8001800:	d05b      	beq.n	80018ba <__aeabi_dmul+0x4b6>
 8001802:	210f      	movs	r1, #15
 8001804:	2400      	movs	r4, #0
 8001806:	4011      	ands	r1, r2
 8001808:	2904      	cmp	r1, #4
 800180a:	d053      	beq.n	80018b4 <__aeabi_dmul+0x4b0>
 800180c:	1d11      	adds	r1, r2, #4
 800180e:	4291      	cmp	r1, r2
 8001810:	4192      	sbcs	r2, r2
 8001812:	4252      	negs	r2, r2
 8001814:	18a4      	adds	r4, r4, r2
 8001816:	000a      	movs	r2, r1
 8001818:	0223      	lsls	r3, r4, #8
 800181a:	d54b      	bpl.n	80018b4 <__aeabi_dmul+0x4b0>
 800181c:	2201      	movs	r2, #1
 800181e:	2400      	movs	r4, #0
 8001820:	2500      	movs	r5, #0
 8001822:	e650      	b.n	80014c6 <__aeabi_dmul+0xc2>
 8001824:	2380      	movs	r3, #128	; 0x80
 8001826:	031b      	lsls	r3, r3, #12
 8001828:	421c      	tst	r4, r3
 800182a:	d009      	beq.n	8001840 <__aeabi_dmul+0x43c>
 800182c:	421e      	tst	r6, r3
 800182e:	d107      	bne.n	8001840 <__aeabi_dmul+0x43c>
 8001830:	4333      	orrs	r3, r6
 8001832:	031c      	lsls	r4, r3, #12
 8001834:	4643      	mov	r3, r8
 8001836:	0015      	movs	r5, r2
 8001838:	0b24      	lsrs	r4, r4, #12
 800183a:	4a25      	ldr	r2, [pc, #148]	; (80018d0 <__aeabi_dmul+0x4cc>)
 800183c:	9301      	str	r3, [sp, #4]
 800183e:	e642      	b.n	80014c6 <__aeabi_dmul+0xc2>
 8001840:	2280      	movs	r2, #128	; 0x80
 8001842:	0312      	lsls	r2, r2, #12
 8001844:	4314      	orrs	r4, r2
 8001846:	0324      	lsls	r4, r4, #12
 8001848:	4a21      	ldr	r2, [pc, #132]	; (80018d0 <__aeabi_dmul+0x4cc>)
 800184a:	0b24      	lsrs	r4, r4, #12
 800184c:	9701      	str	r7, [sp, #4]
 800184e:	e63a      	b.n	80014c6 <__aeabi_dmul+0xc2>
 8001850:	f000 fd08 	bl	8002264 <__clzsi2>
 8001854:	0001      	movs	r1, r0
 8001856:	0002      	movs	r2, r0
 8001858:	3115      	adds	r1, #21
 800185a:	3220      	adds	r2, #32
 800185c:	291c      	cmp	r1, #28
 800185e:	dc00      	bgt.n	8001862 <__aeabi_dmul+0x45e>
 8001860:	e74b      	b.n	80016fa <__aeabi_dmul+0x2f6>
 8001862:	0034      	movs	r4, r6
 8001864:	3808      	subs	r0, #8
 8001866:	2500      	movs	r5, #0
 8001868:	4084      	lsls	r4, r0
 800186a:	e750      	b.n	800170e <__aeabi_dmul+0x30a>
 800186c:	f000 fcfa 	bl	8002264 <__clzsi2>
 8001870:	0003      	movs	r3, r0
 8001872:	001a      	movs	r2, r3
 8001874:	3215      	adds	r2, #21
 8001876:	3020      	adds	r0, #32
 8001878:	2a1c      	cmp	r2, #28
 800187a:	dc00      	bgt.n	800187e <__aeabi_dmul+0x47a>
 800187c:	e71e      	b.n	80016bc <__aeabi_dmul+0x2b8>
 800187e:	4656      	mov	r6, sl
 8001880:	3b08      	subs	r3, #8
 8001882:	2200      	movs	r2, #0
 8001884:	409e      	lsls	r6, r3
 8001886:	e723      	b.n	80016d0 <__aeabi_dmul+0x2cc>
 8001888:	9b00      	ldr	r3, [sp, #0]
 800188a:	469c      	mov	ip, r3
 800188c:	e6e6      	b.n	800165c <__aeabi_dmul+0x258>
 800188e:	4912      	ldr	r1, [pc, #72]	; (80018d8 <__aeabi_dmul+0x4d4>)
 8001890:	0022      	movs	r2, r4
 8001892:	4461      	add	r1, ip
 8001894:	002e      	movs	r6, r5
 8001896:	408d      	lsls	r5, r1
 8001898:	408a      	lsls	r2, r1
 800189a:	40c6      	lsrs	r6, r0
 800189c:	1e69      	subs	r1, r5, #1
 800189e:	418d      	sbcs	r5, r1
 80018a0:	4332      	orrs	r2, r6
 80018a2:	432a      	orrs	r2, r5
 80018a4:	40c4      	lsrs	r4, r0
 80018a6:	0753      	lsls	r3, r2, #29
 80018a8:	d0b6      	beq.n	8001818 <__aeabi_dmul+0x414>
 80018aa:	210f      	movs	r1, #15
 80018ac:	4011      	ands	r1, r2
 80018ae:	2904      	cmp	r1, #4
 80018b0:	d1ac      	bne.n	800180c <__aeabi_dmul+0x408>
 80018b2:	e7b1      	b.n	8001818 <__aeabi_dmul+0x414>
 80018b4:	0765      	lsls	r5, r4, #29
 80018b6:	0264      	lsls	r4, r4, #9
 80018b8:	0b24      	lsrs	r4, r4, #12
 80018ba:	08d2      	lsrs	r2, r2, #3
 80018bc:	4315      	orrs	r5, r2
 80018be:	2200      	movs	r2, #0
 80018c0:	e601      	b.n	80014c6 <__aeabi_dmul+0xc2>
 80018c2:	2280      	movs	r2, #128	; 0x80
 80018c4:	0312      	lsls	r2, r2, #12
 80018c6:	4314      	orrs	r4, r2
 80018c8:	0324      	lsls	r4, r4, #12
 80018ca:	4a01      	ldr	r2, [pc, #4]	; (80018d0 <__aeabi_dmul+0x4cc>)
 80018cc:	0b24      	lsrs	r4, r4, #12
 80018ce:	e5fa      	b.n	80014c6 <__aeabi_dmul+0xc2>
 80018d0:	000007ff 	.word	0x000007ff
 80018d4:	0000043e 	.word	0x0000043e
 80018d8:	0000041e 	.word	0x0000041e

080018dc <__aeabi_dsub>:
 80018dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018de:	4657      	mov	r7, sl
 80018e0:	464e      	mov	r6, r9
 80018e2:	4645      	mov	r5, r8
 80018e4:	46de      	mov	lr, fp
 80018e6:	b5e0      	push	{r5, r6, r7, lr}
 80018e8:	001e      	movs	r6, r3
 80018ea:	0017      	movs	r7, r2
 80018ec:	004a      	lsls	r2, r1, #1
 80018ee:	030b      	lsls	r3, r1, #12
 80018f0:	0d52      	lsrs	r2, r2, #21
 80018f2:	0a5b      	lsrs	r3, r3, #9
 80018f4:	4690      	mov	r8, r2
 80018f6:	0f42      	lsrs	r2, r0, #29
 80018f8:	431a      	orrs	r2, r3
 80018fa:	0fcd      	lsrs	r5, r1, #31
 80018fc:	4ccd      	ldr	r4, [pc, #820]	; (8001c34 <__aeabi_dsub+0x358>)
 80018fe:	0331      	lsls	r1, r6, #12
 8001900:	00c3      	lsls	r3, r0, #3
 8001902:	4694      	mov	ip, r2
 8001904:	0070      	lsls	r0, r6, #1
 8001906:	0f7a      	lsrs	r2, r7, #29
 8001908:	0a49      	lsrs	r1, r1, #9
 800190a:	00ff      	lsls	r7, r7, #3
 800190c:	469a      	mov	sl, r3
 800190e:	46b9      	mov	r9, r7
 8001910:	0d40      	lsrs	r0, r0, #21
 8001912:	0ff6      	lsrs	r6, r6, #31
 8001914:	4311      	orrs	r1, r2
 8001916:	42a0      	cmp	r0, r4
 8001918:	d100      	bne.n	800191c <__aeabi_dsub+0x40>
 800191a:	e0b1      	b.n	8001a80 <__aeabi_dsub+0x1a4>
 800191c:	2201      	movs	r2, #1
 800191e:	4056      	eors	r6, r2
 8001920:	46b3      	mov	fp, r6
 8001922:	42b5      	cmp	r5, r6
 8001924:	d100      	bne.n	8001928 <__aeabi_dsub+0x4c>
 8001926:	e088      	b.n	8001a3a <__aeabi_dsub+0x15e>
 8001928:	4642      	mov	r2, r8
 800192a:	1a12      	subs	r2, r2, r0
 800192c:	2a00      	cmp	r2, #0
 800192e:	dc00      	bgt.n	8001932 <__aeabi_dsub+0x56>
 8001930:	e0ae      	b.n	8001a90 <__aeabi_dsub+0x1b4>
 8001932:	2800      	cmp	r0, #0
 8001934:	d100      	bne.n	8001938 <__aeabi_dsub+0x5c>
 8001936:	e0c1      	b.n	8001abc <__aeabi_dsub+0x1e0>
 8001938:	48be      	ldr	r0, [pc, #760]	; (8001c34 <__aeabi_dsub+0x358>)
 800193a:	4580      	cmp	r8, r0
 800193c:	d100      	bne.n	8001940 <__aeabi_dsub+0x64>
 800193e:	e151      	b.n	8001be4 <__aeabi_dsub+0x308>
 8001940:	2080      	movs	r0, #128	; 0x80
 8001942:	0400      	lsls	r0, r0, #16
 8001944:	4301      	orrs	r1, r0
 8001946:	2a38      	cmp	r2, #56	; 0x38
 8001948:	dd00      	ble.n	800194c <__aeabi_dsub+0x70>
 800194a:	e17b      	b.n	8001c44 <__aeabi_dsub+0x368>
 800194c:	2a1f      	cmp	r2, #31
 800194e:	dd00      	ble.n	8001952 <__aeabi_dsub+0x76>
 8001950:	e1ee      	b.n	8001d30 <__aeabi_dsub+0x454>
 8001952:	2020      	movs	r0, #32
 8001954:	003e      	movs	r6, r7
 8001956:	1a80      	subs	r0, r0, r2
 8001958:	000c      	movs	r4, r1
 800195a:	40d6      	lsrs	r6, r2
 800195c:	40d1      	lsrs	r1, r2
 800195e:	4087      	lsls	r7, r0
 8001960:	4662      	mov	r2, ip
 8001962:	4084      	lsls	r4, r0
 8001964:	1a52      	subs	r2, r2, r1
 8001966:	1e78      	subs	r0, r7, #1
 8001968:	4187      	sbcs	r7, r0
 800196a:	4694      	mov	ip, r2
 800196c:	4334      	orrs	r4, r6
 800196e:	4327      	orrs	r7, r4
 8001970:	1bdc      	subs	r4, r3, r7
 8001972:	42a3      	cmp	r3, r4
 8001974:	419b      	sbcs	r3, r3
 8001976:	4662      	mov	r2, ip
 8001978:	425b      	negs	r3, r3
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	4699      	mov	r9, r3
 800197e:	464b      	mov	r3, r9
 8001980:	021b      	lsls	r3, r3, #8
 8001982:	d400      	bmi.n	8001986 <__aeabi_dsub+0xaa>
 8001984:	e118      	b.n	8001bb8 <__aeabi_dsub+0x2dc>
 8001986:	464b      	mov	r3, r9
 8001988:	0258      	lsls	r0, r3, #9
 800198a:	0a43      	lsrs	r3, r0, #9
 800198c:	4699      	mov	r9, r3
 800198e:	464b      	mov	r3, r9
 8001990:	2b00      	cmp	r3, #0
 8001992:	d100      	bne.n	8001996 <__aeabi_dsub+0xba>
 8001994:	e137      	b.n	8001c06 <__aeabi_dsub+0x32a>
 8001996:	4648      	mov	r0, r9
 8001998:	f000 fc64 	bl	8002264 <__clzsi2>
 800199c:	0001      	movs	r1, r0
 800199e:	3908      	subs	r1, #8
 80019a0:	2320      	movs	r3, #32
 80019a2:	0022      	movs	r2, r4
 80019a4:	4648      	mov	r0, r9
 80019a6:	1a5b      	subs	r3, r3, r1
 80019a8:	40da      	lsrs	r2, r3
 80019aa:	4088      	lsls	r0, r1
 80019ac:	408c      	lsls	r4, r1
 80019ae:	4643      	mov	r3, r8
 80019b0:	4310      	orrs	r0, r2
 80019b2:	4588      	cmp	r8, r1
 80019b4:	dd00      	ble.n	80019b8 <__aeabi_dsub+0xdc>
 80019b6:	e136      	b.n	8001c26 <__aeabi_dsub+0x34a>
 80019b8:	1ac9      	subs	r1, r1, r3
 80019ba:	1c4b      	adds	r3, r1, #1
 80019bc:	2b1f      	cmp	r3, #31
 80019be:	dd00      	ble.n	80019c2 <__aeabi_dsub+0xe6>
 80019c0:	e0ea      	b.n	8001b98 <__aeabi_dsub+0x2bc>
 80019c2:	2220      	movs	r2, #32
 80019c4:	0026      	movs	r6, r4
 80019c6:	1ad2      	subs	r2, r2, r3
 80019c8:	0001      	movs	r1, r0
 80019ca:	4094      	lsls	r4, r2
 80019cc:	40de      	lsrs	r6, r3
 80019ce:	40d8      	lsrs	r0, r3
 80019d0:	2300      	movs	r3, #0
 80019d2:	4091      	lsls	r1, r2
 80019d4:	1e62      	subs	r2, r4, #1
 80019d6:	4194      	sbcs	r4, r2
 80019d8:	4681      	mov	r9, r0
 80019da:	4698      	mov	r8, r3
 80019dc:	4331      	orrs	r1, r6
 80019de:	430c      	orrs	r4, r1
 80019e0:	0763      	lsls	r3, r4, #29
 80019e2:	d009      	beq.n	80019f8 <__aeabi_dsub+0x11c>
 80019e4:	230f      	movs	r3, #15
 80019e6:	4023      	ands	r3, r4
 80019e8:	2b04      	cmp	r3, #4
 80019ea:	d005      	beq.n	80019f8 <__aeabi_dsub+0x11c>
 80019ec:	1d23      	adds	r3, r4, #4
 80019ee:	42a3      	cmp	r3, r4
 80019f0:	41a4      	sbcs	r4, r4
 80019f2:	4264      	negs	r4, r4
 80019f4:	44a1      	add	r9, r4
 80019f6:	001c      	movs	r4, r3
 80019f8:	464b      	mov	r3, r9
 80019fa:	021b      	lsls	r3, r3, #8
 80019fc:	d400      	bmi.n	8001a00 <__aeabi_dsub+0x124>
 80019fe:	e0de      	b.n	8001bbe <__aeabi_dsub+0x2e2>
 8001a00:	4641      	mov	r1, r8
 8001a02:	4b8c      	ldr	r3, [pc, #560]	; (8001c34 <__aeabi_dsub+0x358>)
 8001a04:	3101      	adds	r1, #1
 8001a06:	4299      	cmp	r1, r3
 8001a08:	d100      	bne.n	8001a0c <__aeabi_dsub+0x130>
 8001a0a:	e0e7      	b.n	8001bdc <__aeabi_dsub+0x300>
 8001a0c:	464b      	mov	r3, r9
 8001a0e:	488a      	ldr	r0, [pc, #552]	; (8001c38 <__aeabi_dsub+0x35c>)
 8001a10:	08e4      	lsrs	r4, r4, #3
 8001a12:	4003      	ands	r3, r0
 8001a14:	0018      	movs	r0, r3
 8001a16:	0549      	lsls	r1, r1, #21
 8001a18:	075b      	lsls	r3, r3, #29
 8001a1a:	0240      	lsls	r0, r0, #9
 8001a1c:	4323      	orrs	r3, r4
 8001a1e:	0d4a      	lsrs	r2, r1, #21
 8001a20:	0b04      	lsrs	r4, r0, #12
 8001a22:	0512      	lsls	r2, r2, #20
 8001a24:	07ed      	lsls	r5, r5, #31
 8001a26:	4322      	orrs	r2, r4
 8001a28:	432a      	orrs	r2, r5
 8001a2a:	0018      	movs	r0, r3
 8001a2c:	0011      	movs	r1, r2
 8001a2e:	bcf0      	pop	{r4, r5, r6, r7}
 8001a30:	46bb      	mov	fp, r7
 8001a32:	46b2      	mov	sl, r6
 8001a34:	46a9      	mov	r9, r5
 8001a36:	46a0      	mov	r8, r4
 8001a38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001a3a:	4642      	mov	r2, r8
 8001a3c:	1a12      	subs	r2, r2, r0
 8001a3e:	2a00      	cmp	r2, #0
 8001a40:	dd52      	ble.n	8001ae8 <__aeabi_dsub+0x20c>
 8001a42:	2800      	cmp	r0, #0
 8001a44:	d100      	bne.n	8001a48 <__aeabi_dsub+0x16c>
 8001a46:	e09c      	b.n	8001b82 <__aeabi_dsub+0x2a6>
 8001a48:	45a0      	cmp	r8, r4
 8001a4a:	d100      	bne.n	8001a4e <__aeabi_dsub+0x172>
 8001a4c:	e0ca      	b.n	8001be4 <__aeabi_dsub+0x308>
 8001a4e:	2080      	movs	r0, #128	; 0x80
 8001a50:	0400      	lsls	r0, r0, #16
 8001a52:	4301      	orrs	r1, r0
 8001a54:	2a38      	cmp	r2, #56	; 0x38
 8001a56:	dd00      	ble.n	8001a5a <__aeabi_dsub+0x17e>
 8001a58:	e149      	b.n	8001cee <__aeabi_dsub+0x412>
 8001a5a:	2a1f      	cmp	r2, #31
 8001a5c:	dc00      	bgt.n	8001a60 <__aeabi_dsub+0x184>
 8001a5e:	e197      	b.n	8001d90 <__aeabi_dsub+0x4b4>
 8001a60:	0010      	movs	r0, r2
 8001a62:	000e      	movs	r6, r1
 8001a64:	3820      	subs	r0, #32
 8001a66:	40c6      	lsrs	r6, r0
 8001a68:	2a20      	cmp	r2, #32
 8001a6a:	d004      	beq.n	8001a76 <__aeabi_dsub+0x19a>
 8001a6c:	2040      	movs	r0, #64	; 0x40
 8001a6e:	1a82      	subs	r2, r0, r2
 8001a70:	4091      	lsls	r1, r2
 8001a72:	430f      	orrs	r7, r1
 8001a74:	46b9      	mov	r9, r7
 8001a76:	464c      	mov	r4, r9
 8001a78:	1e62      	subs	r2, r4, #1
 8001a7a:	4194      	sbcs	r4, r2
 8001a7c:	4334      	orrs	r4, r6
 8001a7e:	e13a      	b.n	8001cf6 <__aeabi_dsub+0x41a>
 8001a80:	000a      	movs	r2, r1
 8001a82:	433a      	orrs	r2, r7
 8001a84:	d028      	beq.n	8001ad8 <__aeabi_dsub+0x1fc>
 8001a86:	46b3      	mov	fp, r6
 8001a88:	42b5      	cmp	r5, r6
 8001a8a:	d02b      	beq.n	8001ae4 <__aeabi_dsub+0x208>
 8001a8c:	4a6b      	ldr	r2, [pc, #428]	; (8001c3c <__aeabi_dsub+0x360>)
 8001a8e:	4442      	add	r2, r8
 8001a90:	2a00      	cmp	r2, #0
 8001a92:	d05d      	beq.n	8001b50 <__aeabi_dsub+0x274>
 8001a94:	4642      	mov	r2, r8
 8001a96:	4644      	mov	r4, r8
 8001a98:	1a82      	subs	r2, r0, r2
 8001a9a:	2c00      	cmp	r4, #0
 8001a9c:	d000      	beq.n	8001aa0 <__aeabi_dsub+0x1c4>
 8001a9e:	e0f5      	b.n	8001c8c <__aeabi_dsub+0x3b0>
 8001aa0:	4665      	mov	r5, ip
 8001aa2:	431d      	orrs	r5, r3
 8001aa4:	d100      	bne.n	8001aa8 <__aeabi_dsub+0x1cc>
 8001aa6:	e19c      	b.n	8001de2 <__aeabi_dsub+0x506>
 8001aa8:	1e55      	subs	r5, r2, #1
 8001aaa:	2a01      	cmp	r2, #1
 8001aac:	d100      	bne.n	8001ab0 <__aeabi_dsub+0x1d4>
 8001aae:	e1fb      	b.n	8001ea8 <__aeabi_dsub+0x5cc>
 8001ab0:	4c60      	ldr	r4, [pc, #384]	; (8001c34 <__aeabi_dsub+0x358>)
 8001ab2:	42a2      	cmp	r2, r4
 8001ab4:	d100      	bne.n	8001ab8 <__aeabi_dsub+0x1dc>
 8001ab6:	e1bd      	b.n	8001e34 <__aeabi_dsub+0x558>
 8001ab8:	002a      	movs	r2, r5
 8001aba:	e0f0      	b.n	8001c9e <__aeabi_dsub+0x3c2>
 8001abc:	0008      	movs	r0, r1
 8001abe:	4338      	orrs	r0, r7
 8001ac0:	d100      	bne.n	8001ac4 <__aeabi_dsub+0x1e8>
 8001ac2:	e0c3      	b.n	8001c4c <__aeabi_dsub+0x370>
 8001ac4:	1e50      	subs	r0, r2, #1
 8001ac6:	2a01      	cmp	r2, #1
 8001ac8:	d100      	bne.n	8001acc <__aeabi_dsub+0x1f0>
 8001aca:	e1a8      	b.n	8001e1e <__aeabi_dsub+0x542>
 8001acc:	4c59      	ldr	r4, [pc, #356]	; (8001c34 <__aeabi_dsub+0x358>)
 8001ace:	42a2      	cmp	r2, r4
 8001ad0:	d100      	bne.n	8001ad4 <__aeabi_dsub+0x1f8>
 8001ad2:	e087      	b.n	8001be4 <__aeabi_dsub+0x308>
 8001ad4:	0002      	movs	r2, r0
 8001ad6:	e736      	b.n	8001946 <__aeabi_dsub+0x6a>
 8001ad8:	2201      	movs	r2, #1
 8001ada:	4056      	eors	r6, r2
 8001adc:	46b3      	mov	fp, r6
 8001ade:	42b5      	cmp	r5, r6
 8001ae0:	d000      	beq.n	8001ae4 <__aeabi_dsub+0x208>
 8001ae2:	e721      	b.n	8001928 <__aeabi_dsub+0x4c>
 8001ae4:	4a55      	ldr	r2, [pc, #340]	; (8001c3c <__aeabi_dsub+0x360>)
 8001ae6:	4442      	add	r2, r8
 8001ae8:	2a00      	cmp	r2, #0
 8001aea:	d100      	bne.n	8001aee <__aeabi_dsub+0x212>
 8001aec:	e0b5      	b.n	8001c5a <__aeabi_dsub+0x37e>
 8001aee:	4642      	mov	r2, r8
 8001af0:	4644      	mov	r4, r8
 8001af2:	1a82      	subs	r2, r0, r2
 8001af4:	2c00      	cmp	r4, #0
 8001af6:	d100      	bne.n	8001afa <__aeabi_dsub+0x21e>
 8001af8:	e138      	b.n	8001d6c <__aeabi_dsub+0x490>
 8001afa:	4e4e      	ldr	r6, [pc, #312]	; (8001c34 <__aeabi_dsub+0x358>)
 8001afc:	42b0      	cmp	r0, r6
 8001afe:	d100      	bne.n	8001b02 <__aeabi_dsub+0x226>
 8001b00:	e1de      	b.n	8001ec0 <__aeabi_dsub+0x5e4>
 8001b02:	2680      	movs	r6, #128	; 0x80
 8001b04:	4664      	mov	r4, ip
 8001b06:	0436      	lsls	r6, r6, #16
 8001b08:	4334      	orrs	r4, r6
 8001b0a:	46a4      	mov	ip, r4
 8001b0c:	2a38      	cmp	r2, #56	; 0x38
 8001b0e:	dd00      	ble.n	8001b12 <__aeabi_dsub+0x236>
 8001b10:	e196      	b.n	8001e40 <__aeabi_dsub+0x564>
 8001b12:	2a1f      	cmp	r2, #31
 8001b14:	dd00      	ble.n	8001b18 <__aeabi_dsub+0x23c>
 8001b16:	e224      	b.n	8001f62 <__aeabi_dsub+0x686>
 8001b18:	2620      	movs	r6, #32
 8001b1a:	1ab4      	subs	r4, r6, r2
 8001b1c:	46a2      	mov	sl, r4
 8001b1e:	4664      	mov	r4, ip
 8001b20:	4656      	mov	r6, sl
 8001b22:	40b4      	lsls	r4, r6
 8001b24:	46a1      	mov	r9, r4
 8001b26:	001c      	movs	r4, r3
 8001b28:	464e      	mov	r6, r9
 8001b2a:	40d4      	lsrs	r4, r2
 8001b2c:	4326      	orrs	r6, r4
 8001b2e:	0034      	movs	r4, r6
 8001b30:	4656      	mov	r6, sl
 8001b32:	40b3      	lsls	r3, r6
 8001b34:	1e5e      	subs	r6, r3, #1
 8001b36:	41b3      	sbcs	r3, r6
 8001b38:	431c      	orrs	r4, r3
 8001b3a:	4663      	mov	r3, ip
 8001b3c:	40d3      	lsrs	r3, r2
 8001b3e:	18c9      	adds	r1, r1, r3
 8001b40:	19e4      	adds	r4, r4, r7
 8001b42:	42bc      	cmp	r4, r7
 8001b44:	41bf      	sbcs	r7, r7
 8001b46:	427f      	negs	r7, r7
 8001b48:	46b9      	mov	r9, r7
 8001b4a:	4680      	mov	r8, r0
 8001b4c:	4489      	add	r9, r1
 8001b4e:	e0d8      	b.n	8001d02 <__aeabi_dsub+0x426>
 8001b50:	4640      	mov	r0, r8
 8001b52:	4c3b      	ldr	r4, [pc, #236]	; (8001c40 <__aeabi_dsub+0x364>)
 8001b54:	3001      	adds	r0, #1
 8001b56:	4220      	tst	r0, r4
 8001b58:	d000      	beq.n	8001b5c <__aeabi_dsub+0x280>
 8001b5a:	e0b4      	b.n	8001cc6 <__aeabi_dsub+0x3ea>
 8001b5c:	4640      	mov	r0, r8
 8001b5e:	2800      	cmp	r0, #0
 8001b60:	d000      	beq.n	8001b64 <__aeabi_dsub+0x288>
 8001b62:	e144      	b.n	8001dee <__aeabi_dsub+0x512>
 8001b64:	4660      	mov	r0, ip
 8001b66:	4318      	orrs	r0, r3
 8001b68:	d100      	bne.n	8001b6c <__aeabi_dsub+0x290>
 8001b6a:	e190      	b.n	8001e8e <__aeabi_dsub+0x5b2>
 8001b6c:	0008      	movs	r0, r1
 8001b6e:	4338      	orrs	r0, r7
 8001b70:	d000      	beq.n	8001b74 <__aeabi_dsub+0x298>
 8001b72:	e1aa      	b.n	8001eca <__aeabi_dsub+0x5ee>
 8001b74:	4661      	mov	r1, ip
 8001b76:	08db      	lsrs	r3, r3, #3
 8001b78:	0749      	lsls	r1, r1, #29
 8001b7a:	430b      	orrs	r3, r1
 8001b7c:	4661      	mov	r1, ip
 8001b7e:	08cc      	lsrs	r4, r1, #3
 8001b80:	e027      	b.n	8001bd2 <__aeabi_dsub+0x2f6>
 8001b82:	0008      	movs	r0, r1
 8001b84:	4338      	orrs	r0, r7
 8001b86:	d061      	beq.n	8001c4c <__aeabi_dsub+0x370>
 8001b88:	1e50      	subs	r0, r2, #1
 8001b8a:	2a01      	cmp	r2, #1
 8001b8c:	d100      	bne.n	8001b90 <__aeabi_dsub+0x2b4>
 8001b8e:	e139      	b.n	8001e04 <__aeabi_dsub+0x528>
 8001b90:	42a2      	cmp	r2, r4
 8001b92:	d027      	beq.n	8001be4 <__aeabi_dsub+0x308>
 8001b94:	0002      	movs	r2, r0
 8001b96:	e75d      	b.n	8001a54 <__aeabi_dsub+0x178>
 8001b98:	0002      	movs	r2, r0
 8001b9a:	391f      	subs	r1, #31
 8001b9c:	40ca      	lsrs	r2, r1
 8001b9e:	0011      	movs	r1, r2
 8001ba0:	2b20      	cmp	r3, #32
 8001ba2:	d003      	beq.n	8001bac <__aeabi_dsub+0x2d0>
 8001ba4:	2240      	movs	r2, #64	; 0x40
 8001ba6:	1ad3      	subs	r3, r2, r3
 8001ba8:	4098      	lsls	r0, r3
 8001baa:	4304      	orrs	r4, r0
 8001bac:	1e63      	subs	r3, r4, #1
 8001bae:	419c      	sbcs	r4, r3
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	4699      	mov	r9, r3
 8001bb4:	4698      	mov	r8, r3
 8001bb6:	430c      	orrs	r4, r1
 8001bb8:	0763      	lsls	r3, r4, #29
 8001bba:	d000      	beq.n	8001bbe <__aeabi_dsub+0x2e2>
 8001bbc:	e712      	b.n	80019e4 <__aeabi_dsub+0x108>
 8001bbe:	464b      	mov	r3, r9
 8001bc0:	464a      	mov	r2, r9
 8001bc2:	08e4      	lsrs	r4, r4, #3
 8001bc4:	075b      	lsls	r3, r3, #29
 8001bc6:	4323      	orrs	r3, r4
 8001bc8:	08d4      	lsrs	r4, r2, #3
 8001bca:	4642      	mov	r2, r8
 8001bcc:	4919      	ldr	r1, [pc, #100]	; (8001c34 <__aeabi_dsub+0x358>)
 8001bce:	428a      	cmp	r2, r1
 8001bd0:	d00e      	beq.n	8001bf0 <__aeabi_dsub+0x314>
 8001bd2:	0324      	lsls	r4, r4, #12
 8001bd4:	0552      	lsls	r2, r2, #21
 8001bd6:	0b24      	lsrs	r4, r4, #12
 8001bd8:	0d52      	lsrs	r2, r2, #21
 8001bda:	e722      	b.n	8001a22 <__aeabi_dsub+0x146>
 8001bdc:	000a      	movs	r2, r1
 8001bde:	2400      	movs	r4, #0
 8001be0:	2300      	movs	r3, #0
 8001be2:	e71e      	b.n	8001a22 <__aeabi_dsub+0x146>
 8001be4:	08db      	lsrs	r3, r3, #3
 8001be6:	4662      	mov	r2, ip
 8001be8:	0752      	lsls	r2, r2, #29
 8001bea:	4313      	orrs	r3, r2
 8001bec:	4662      	mov	r2, ip
 8001bee:	08d4      	lsrs	r4, r2, #3
 8001bf0:	001a      	movs	r2, r3
 8001bf2:	4322      	orrs	r2, r4
 8001bf4:	d100      	bne.n	8001bf8 <__aeabi_dsub+0x31c>
 8001bf6:	e1fc      	b.n	8001ff2 <__aeabi_dsub+0x716>
 8001bf8:	2280      	movs	r2, #128	; 0x80
 8001bfa:	0312      	lsls	r2, r2, #12
 8001bfc:	4314      	orrs	r4, r2
 8001bfe:	0324      	lsls	r4, r4, #12
 8001c00:	4a0c      	ldr	r2, [pc, #48]	; (8001c34 <__aeabi_dsub+0x358>)
 8001c02:	0b24      	lsrs	r4, r4, #12
 8001c04:	e70d      	b.n	8001a22 <__aeabi_dsub+0x146>
 8001c06:	0020      	movs	r0, r4
 8001c08:	f000 fb2c 	bl	8002264 <__clzsi2>
 8001c0c:	0001      	movs	r1, r0
 8001c0e:	3118      	adds	r1, #24
 8001c10:	291f      	cmp	r1, #31
 8001c12:	dc00      	bgt.n	8001c16 <__aeabi_dsub+0x33a>
 8001c14:	e6c4      	b.n	80019a0 <__aeabi_dsub+0xc4>
 8001c16:	3808      	subs	r0, #8
 8001c18:	4084      	lsls	r4, r0
 8001c1a:	4643      	mov	r3, r8
 8001c1c:	0020      	movs	r0, r4
 8001c1e:	2400      	movs	r4, #0
 8001c20:	4588      	cmp	r8, r1
 8001c22:	dc00      	bgt.n	8001c26 <__aeabi_dsub+0x34a>
 8001c24:	e6c8      	b.n	80019b8 <__aeabi_dsub+0xdc>
 8001c26:	4a04      	ldr	r2, [pc, #16]	; (8001c38 <__aeabi_dsub+0x35c>)
 8001c28:	1a5b      	subs	r3, r3, r1
 8001c2a:	4010      	ands	r0, r2
 8001c2c:	4698      	mov	r8, r3
 8001c2e:	4681      	mov	r9, r0
 8001c30:	e6d6      	b.n	80019e0 <__aeabi_dsub+0x104>
 8001c32:	46c0      	nop			; (mov r8, r8)
 8001c34:	000007ff 	.word	0x000007ff
 8001c38:	ff7fffff 	.word	0xff7fffff
 8001c3c:	fffff801 	.word	0xfffff801
 8001c40:	000007fe 	.word	0x000007fe
 8001c44:	430f      	orrs	r7, r1
 8001c46:	1e7a      	subs	r2, r7, #1
 8001c48:	4197      	sbcs	r7, r2
 8001c4a:	e691      	b.n	8001970 <__aeabi_dsub+0x94>
 8001c4c:	4661      	mov	r1, ip
 8001c4e:	08db      	lsrs	r3, r3, #3
 8001c50:	0749      	lsls	r1, r1, #29
 8001c52:	430b      	orrs	r3, r1
 8001c54:	4661      	mov	r1, ip
 8001c56:	08cc      	lsrs	r4, r1, #3
 8001c58:	e7b8      	b.n	8001bcc <__aeabi_dsub+0x2f0>
 8001c5a:	4640      	mov	r0, r8
 8001c5c:	4cd3      	ldr	r4, [pc, #844]	; (8001fac <__aeabi_dsub+0x6d0>)
 8001c5e:	3001      	adds	r0, #1
 8001c60:	4220      	tst	r0, r4
 8001c62:	d000      	beq.n	8001c66 <__aeabi_dsub+0x38a>
 8001c64:	e0a2      	b.n	8001dac <__aeabi_dsub+0x4d0>
 8001c66:	4640      	mov	r0, r8
 8001c68:	2800      	cmp	r0, #0
 8001c6a:	d000      	beq.n	8001c6e <__aeabi_dsub+0x392>
 8001c6c:	e101      	b.n	8001e72 <__aeabi_dsub+0x596>
 8001c6e:	4660      	mov	r0, ip
 8001c70:	4318      	orrs	r0, r3
 8001c72:	d100      	bne.n	8001c76 <__aeabi_dsub+0x39a>
 8001c74:	e15e      	b.n	8001f34 <__aeabi_dsub+0x658>
 8001c76:	0008      	movs	r0, r1
 8001c78:	4338      	orrs	r0, r7
 8001c7a:	d000      	beq.n	8001c7e <__aeabi_dsub+0x3a2>
 8001c7c:	e15f      	b.n	8001f3e <__aeabi_dsub+0x662>
 8001c7e:	4661      	mov	r1, ip
 8001c80:	08db      	lsrs	r3, r3, #3
 8001c82:	0749      	lsls	r1, r1, #29
 8001c84:	430b      	orrs	r3, r1
 8001c86:	4661      	mov	r1, ip
 8001c88:	08cc      	lsrs	r4, r1, #3
 8001c8a:	e7a2      	b.n	8001bd2 <__aeabi_dsub+0x2f6>
 8001c8c:	4dc8      	ldr	r5, [pc, #800]	; (8001fb0 <__aeabi_dsub+0x6d4>)
 8001c8e:	42a8      	cmp	r0, r5
 8001c90:	d100      	bne.n	8001c94 <__aeabi_dsub+0x3b8>
 8001c92:	e0cf      	b.n	8001e34 <__aeabi_dsub+0x558>
 8001c94:	2580      	movs	r5, #128	; 0x80
 8001c96:	4664      	mov	r4, ip
 8001c98:	042d      	lsls	r5, r5, #16
 8001c9a:	432c      	orrs	r4, r5
 8001c9c:	46a4      	mov	ip, r4
 8001c9e:	2a38      	cmp	r2, #56	; 0x38
 8001ca0:	dc56      	bgt.n	8001d50 <__aeabi_dsub+0x474>
 8001ca2:	2a1f      	cmp	r2, #31
 8001ca4:	dd00      	ble.n	8001ca8 <__aeabi_dsub+0x3cc>
 8001ca6:	e0d1      	b.n	8001e4c <__aeabi_dsub+0x570>
 8001ca8:	2520      	movs	r5, #32
 8001caa:	001e      	movs	r6, r3
 8001cac:	1aad      	subs	r5, r5, r2
 8001cae:	4664      	mov	r4, ip
 8001cb0:	40ab      	lsls	r3, r5
 8001cb2:	40ac      	lsls	r4, r5
 8001cb4:	40d6      	lsrs	r6, r2
 8001cb6:	1e5d      	subs	r5, r3, #1
 8001cb8:	41ab      	sbcs	r3, r5
 8001cba:	4334      	orrs	r4, r6
 8001cbc:	4323      	orrs	r3, r4
 8001cbe:	4664      	mov	r4, ip
 8001cc0:	40d4      	lsrs	r4, r2
 8001cc2:	1b09      	subs	r1, r1, r4
 8001cc4:	e049      	b.n	8001d5a <__aeabi_dsub+0x47e>
 8001cc6:	4660      	mov	r0, ip
 8001cc8:	1bdc      	subs	r4, r3, r7
 8001cca:	1a46      	subs	r6, r0, r1
 8001ccc:	42a3      	cmp	r3, r4
 8001cce:	4180      	sbcs	r0, r0
 8001cd0:	4240      	negs	r0, r0
 8001cd2:	4681      	mov	r9, r0
 8001cd4:	0030      	movs	r0, r6
 8001cd6:	464e      	mov	r6, r9
 8001cd8:	1b80      	subs	r0, r0, r6
 8001cda:	4681      	mov	r9, r0
 8001cdc:	0200      	lsls	r0, r0, #8
 8001cde:	d476      	bmi.n	8001dce <__aeabi_dsub+0x4f2>
 8001ce0:	464b      	mov	r3, r9
 8001ce2:	4323      	orrs	r3, r4
 8001ce4:	d000      	beq.n	8001ce8 <__aeabi_dsub+0x40c>
 8001ce6:	e652      	b.n	800198e <__aeabi_dsub+0xb2>
 8001ce8:	2400      	movs	r4, #0
 8001cea:	2500      	movs	r5, #0
 8001cec:	e771      	b.n	8001bd2 <__aeabi_dsub+0x2f6>
 8001cee:	4339      	orrs	r1, r7
 8001cf0:	000c      	movs	r4, r1
 8001cf2:	1e62      	subs	r2, r4, #1
 8001cf4:	4194      	sbcs	r4, r2
 8001cf6:	18e4      	adds	r4, r4, r3
 8001cf8:	429c      	cmp	r4, r3
 8001cfa:	419b      	sbcs	r3, r3
 8001cfc:	425b      	negs	r3, r3
 8001cfe:	4463      	add	r3, ip
 8001d00:	4699      	mov	r9, r3
 8001d02:	464b      	mov	r3, r9
 8001d04:	021b      	lsls	r3, r3, #8
 8001d06:	d400      	bmi.n	8001d0a <__aeabi_dsub+0x42e>
 8001d08:	e756      	b.n	8001bb8 <__aeabi_dsub+0x2dc>
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	469c      	mov	ip, r3
 8001d0e:	4ba8      	ldr	r3, [pc, #672]	; (8001fb0 <__aeabi_dsub+0x6d4>)
 8001d10:	44e0      	add	r8, ip
 8001d12:	4598      	cmp	r8, r3
 8001d14:	d038      	beq.n	8001d88 <__aeabi_dsub+0x4ac>
 8001d16:	464b      	mov	r3, r9
 8001d18:	48a6      	ldr	r0, [pc, #664]	; (8001fb4 <__aeabi_dsub+0x6d8>)
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	4003      	ands	r3, r0
 8001d1e:	0018      	movs	r0, r3
 8001d20:	0863      	lsrs	r3, r4, #1
 8001d22:	4014      	ands	r4, r2
 8001d24:	431c      	orrs	r4, r3
 8001d26:	07c3      	lsls	r3, r0, #31
 8001d28:	431c      	orrs	r4, r3
 8001d2a:	0843      	lsrs	r3, r0, #1
 8001d2c:	4699      	mov	r9, r3
 8001d2e:	e657      	b.n	80019e0 <__aeabi_dsub+0x104>
 8001d30:	0010      	movs	r0, r2
 8001d32:	000e      	movs	r6, r1
 8001d34:	3820      	subs	r0, #32
 8001d36:	40c6      	lsrs	r6, r0
 8001d38:	2a20      	cmp	r2, #32
 8001d3a:	d004      	beq.n	8001d46 <__aeabi_dsub+0x46a>
 8001d3c:	2040      	movs	r0, #64	; 0x40
 8001d3e:	1a82      	subs	r2, r0, r2
 8001d40:	4091      	lsls	r1, r2
 8001d42:	430f      	orrs	r7, r1
 8001d44:	46b9      	mov	r9, r7
 8001d46:	464f      	mov	r7, r9
 8001d48:	1e7a      	subs	r2, r7, #1
 8001d4a:	4197      	sbcs	r7, r2
 8001d4c:	4337      	orrs	r7, r6
 8001d4e:	e60f      	b.n	8001970 <__aeabi_dsub+0x94>
 8001d50:	4662      	mov	r2, ip
 8001d52:	431a      	orrs	r2, r3
 8001d54:	0013      	movs	r3, r2
 8001d56:	1e5a      	subs	r2, r3, #1
 8001d58:	4193      	sbcs	r3, r2
 8001d5a:	1afc      	subs	r4, r7, r3
 8001d5c:	42a7      	cmp	r7, r4
 8001d5e:	41bf      	sbcs	r7, r7
 8001d60:	427f      	negs	r7, r7
 8001d62:	1bcb      	subs	r3, r1, r7
 8001d64:	4699      	mov	r9, r3
 8001d66:	465d      	mov	r5, fp
 8001d68:	4680      	mov	r8, r0
 8001d6a:	e608      	b.n	800197e <__aeabi_dsub+0xa2>
 8001d6c:	4666      	mov	r6, ip
 8001d6e:	431e      	orrs	r6, r3
 8001d70:	d100      	bne.n	8001d74 <__aeabi_dsub+0x498>
 8001d72:	e0be      	b.n	8001ef2 <__aeabi_dsub+0x616>
 8001d74:	1e56      	subs	r6, r2, #1
 8001d76:	2a01      	cmp	r2, #1
 8001d78:	d100      	bne.n	8001d7c <__aeabi_dsub+0x4a0>
 8001d7a:	e109      	b.n	8001f90 <__aeabi_dsub+0x6b4>
 8001d7c:	4c8c      	ldr	r4, [pc, #560]	; (8001fb0 <__aeabi_dsub+0x6d4>)
 8001d7e:	42a2      	cmp	r2, r4
 8001d80:	d100      	bne.n	8001d84 <__aeabi_dsub+0x4a8>
 8001d82:	e119      	b.n	8001fb8 <__aeabi_dsub+0x6dc>
 8001d84:	0032      	movs	r2, r6
 8001d86:	e6c1      	b.n	8001b0c <__aeabi_dsub+0x230>
 8001d88:	4642      	mov	r2, r8
 8001d8a:	2400      	movs	r4, #0
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	e648      	b.n	8001a22 <__aeabi_dsub+0x146>
 8001d90:	2020      	movs	r0, #32
 8001d92:	000c      	movs	r4, r1
 8001d94:	1a80      	subs	r0, r0, r2
 8001d96:	003e      	movs	r6, r7
 8001d98:	4087      	lsls	r7, r0
 8001d9a:	4084      	lsls	r4, r0
 8001d9c:	40d6      	lsrs	r6, r2
 8001d9e:	1e78      	subs	r0, r7, #1
 8001da0:	4187      	sbcs	r7, r0
 8001da2:	40d1      	lsrs	r1, r2
 8001da4:	4334      	orrs	r4, r6
 8001da6:	433c      	orrs	r4, r7
 8001da8:	448c      	add	ip, r1
 8001daa:	e7a4      	b.n	8001cf6 <__aeabi_dsub+0x41a>
 8001dac:	4a80      	ldr	r2, [pc, #512]	; (8001fb0 <__aeabi_dsub+0x6d4>)
 8001dae:	4290      	cmp	r0, r2
 8001db0:	d100      	bne.n	8001db4 <__aeabi_dsub+0x4d8>
 8001db2:	e0e9      	b.n	8001f88 <__aeabi_dsub+0x6ac>
 8001db4:	19df      	adds	r7, r3, r7
 8001db6:	429f      	cmp	r7, r3
 8001db8:	419b      	sbcs	r3, r3
 8001dba:	4461      	add	r1, ip
 8001dbc:	425b      	negs	r3, r3
 8001dbe:	18c9      	adds	r1, r1, r3
 8001dc0:	07cc      	lsls	r4, r1, #31
 8001dc2:	087f      	lsrs	r7, r7, #1
 8001dc4:	084b      	lsrs	r3, r1, #1
 8001dc6:	4699      	mov	r9, r3
 8001dc8:	4680      	mov	r8, r0
 8001dca:	433c      	orrs	r4, r7
 8001dcc:	e6f4      	b.n	8001bb8 <__aeabi_dsub+0x2dc>
 8001dce:	1afc      	subs	r4, r7, r3
 8001dd0:	42a7      	cmp	r7, r4
 8001dd2:	41bf      	sbcs	r7, r7
 8001dd4:	4663      	mov	r3, ip
 8001dd6:	427f      	negs	r7, r7
 8001dd8:	1ac9      	subs	r1, r1, r3
 8001dda:	1bcb      	subs	r3, r1, r7
 8001ddc:	4699      	mov	r9, r3
 8001dde:	465d      	mov	r5, fp
 8001de0:	e5d5      	b.n	800198e <__aeabi_dsub+0xb2>
 8001de2:	08ff      	lsrs	r7, r7, #3
 8001de4:	074b      	lsls	r3, r1, #29
 8001de6:	465d      	mov	r5, fp
 8001de8:	433b      	orrs	r3, r7
 8001dea:	08cc      	lsrs	r4, r1, #3
 8001dec:	e6ee      	b.n	8001bcc <__aeabi_dsub+0x2f0>
 8001dee:	4662      	mov	r2, ip
 8001df0:	431a      	orrs	r2, r3
 8001df2:	d000      	beq.n	8001df6 <__aeabi_dsub+0x51a>
 8001df4:	e082      	b.n	8001efc <__aeabi_dsub+0x620>
 8001df6:	000b      	movs	r3, r1
 8001df8:	433b      	orrs	r3, r7
 8001dfa:	d11b      	bne.n	8001e34 <__aeabi_dsub+0x558>
 8001dfc:	2480      	movs	r4, #128	; 0x80
 8001dfe:	2500      	movs	r5, #0
 8001e00:	0324      	lsls	r4, r4, #12
 8001e02:	e6f9      	b.n	8001bf8 <__aeabi_dsub+0x31c>
 8001e04:	19dc      	adds	r4, r3, r7
 8001e06:	429c      	cmp	r4, r3
 8001e08:	419b      	sbcs	r3, r3
 8001e0a:	4461      	add	r1, ip
 8001e0c:	4689      	mov	r9, r1
 8001e0e:	425b      	negs	r3, r3
 8001e10:	4499      	add	r9, r3
 8001e12:	464b      	mov	r3, r9
 8001e14:	021b      	lsls	r3, r3, #8
 8001e16:	d444      	bmi.n	8001ea2 <__aeabi_dsub+0x5c6>
 8001e18:	2301      	movs	r3, #1
 8001e1a:	4698      	mov	r8, r3
 8001e1c:	e6cc      	b.n	8001bb8 <__aeabi_dsub+0x2dc>
 8001e1e:	1bdc      	subs	r4, r3, r7
 8001e20:	4662      	mov	r2, ip
 8001e22:	42a3      	cmp	r3, r4
 8001e24:	419b      	sbcs	r3, r3
 8001e26:	1a51      	subs	r1, r2, r1
 8001e28:	425b      	negs	r3, r3
 8001e2a:	1acb      	subs	r3, r1, r3
 8001e2c:	4699      	mov	r9, r3
 8001e2e:	2301      	movs	r3, #1
 8001e30:	4698      	mov	r8, r3
 8001e32:	e5a4      	b.n	800197e <__aeabi_dsub+0xa2>
 8001e34:	08ff      	lsrs	r7, r7, #3
 8001e36:	074b      	lsls	r3, r1, #29
 8001e38:	465d      	mov	r5, fp
 8001e3a:	433b      	orrs	r3, r7
 8001e3c:	08cc      	lsrs	r4, r1, #3
 8001e3e:	e6d7      	b.n	8001bf0 <__aeabi_dsub+0x314>
 8001e40:	4662      	mov	r2, ip
 8001e42:	431a      	orrs	r2, r3
 8001e44:	0014      	movs	r4, r2
 8001e46:	1e63      	subs	r3, r4, #1
 8001e48:	419c      	sbcs	r4, r3
 8001e4a:	e679      	b.n	8001b40 <__aeabi_dsub+0x264>
 8001e4c:	0015      	movs	r5, r2
 8001e4e:	4664      	mov	r4, ip
 8001e50:	3d20      	subs	r5, #32
 8001e52:	40ec      	lsrs	r4, r5
 8001e54:	46a0      	mov	r8, r4
 8001e56:	2a20      	cmp	r2, #32
 8001e58:	d005      	beq.n	8001e66 <__aeabi_dsub+0x58a>
 8001e5a:	2540      	movs	r5, #64	; 0x40
 8001e5c:	4664      	mov	r4, ip
 8001e5e:	1aaa      	subs	r2, r5, r2
 8001e60:	4094      	lsls	r4, r2
 8001e62:	4323      	orrs	r3, r4
 8001e64:	469a      	mov	sl, r3
 8001e66:	4654      	mov	r4, sl
 8001e68:	1e63      	subs	r3, r4, #1
 8001e6a:	419c      	sbcs	r4, r3
 8001e6c:	4643      	mov	r3, r8
 8001e6e:	4323      	orrs	r3, r4
 8001e70:	e773      	b.n	8001d5a <__aeabi_dsub+0x47e>
 8001e72:	4662      	mov	r2, ip
 8001e74:	431a      	orrs	r2, r3
 8001e76:	d023      	beq.n	8001ec0 <__aeabi_dsub+0x5e4>
 8001e78:	000a      	movs	r2, r1
 8001e7a:	433a      	orrs	r2, r7
 8001e7c:	d000      	beq.n	8001e80 <__aeabi_dsub+0x5a4>
 8001e7e:	e0a0      	b.n	8001fc2 <__aeabi_dsub+0x6e6>
 8001e80:	4662      	mov	r2, ip
 8001e82:	08db      	lsrs	r3, r3, #3
 8001e84:	0752      	lsls	r2, r2, #29
 8001e86:	4313      	orrs	r3, r2
 8001e88:	4662      	mov	r2, ip
 8001e8a:	08d4      	lsrs	r4, r2, #3
 8001e8c:	e6b0      	b.n	8001bf0 <__aeabi_dsub+0x314>
 8001e8e:	000b      	movs	r3, r1
 8001e90:	433b      	orrs	r3, r7
 8001e92:	d100      	bne.n	8001e96 <__aeabi_dsub+0x5ba>
 8001e94:	e728      	b.n	8001ce8 <__aeabi_dsub+0x40c>
 8001e96:	08ff      	lsrs	r7, r7, #3
 8001e98:	074b      	lsls	r3, r1, #29
 8001e9a:	465d      	mov	r5, fp
 8001e9c:	433b      	orrs	r3, r7
 8001e9e:	08cc      	lsrs	r4, r1, #3
 8001ea0:	e697      	b.n	8001bd2 <__aeabi_dsub+0x2f6>
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	4698      	mov	r8, r3
 8001ea6:	e736      	b.n	8001d16 <__aeabi_dsub+0x43a>
 8001ea8:	1afc      	subs	r4, r7, r3
 8001eaa:	42a7      	cmp	r7, r4
 8001eac:	41bf      	sbcs	r7, r7
 8001eae:	4663      	mov	r3, ip
 8001eb0:	427f      	negs	r7, r7
 8001eb2:	1ac9      	subs	r1, r1, r3
 8001eb4:	1bcb      	subs	r3, r1, r7
 8001eb6:	4699      	mov	r9, r3
 8001eb8:	2301      	movs	r3, #1
 8001eba:	465d      	mov	r5, fp
 8001ebc:	4698      	mov	r8, r3
 8001ebe:	e55e      	b.n	800197e <__aeabi_dsub+0xa2>
 8001ec0:	074b      	lsls	r3, r1, #29
 8001ec2:	08ff      	lsrs	r7, r7, #3
 8001ec4:	433b      	orrs	r3, r7
 8001ec6:	08cc      	lsrs	r4, r1, #3
 8001ec8:	e692      	b.n	8001bf0 <__aeabi_dsub+0x314>
 8001eca:	1bdc      	subs	r4, r3, r7
 8001ecc:	4660      	mov	r0, ip
 8001ece:	42a3      	cmp	r3, r4
 8001ed0:	41b6      	sbcs	r6, r6
 8001ed2:	1a40      	subs	r0, r0, r1
 8001ed4:	4276      	negs	r6, r6
 8001ed6:	1b80      	subs	r0, r0, r6
 8001ed8:	4681      	mov	r9, r0
 8001eda:	0200      	lsls	r0, r0, #8
 8001edc:	d560      	bpl.n	8001fa0 <__aeabi_dsub+0x6c4>
 8001ede:	1afc      	subs	r4, r7, r3
 8001ee0:	42a7      	cmp	r7, r4
 8001ee2:	41bf      	sbcs	r7, r7
 8001ee4:	4663      	mov	r3, ip
 8001ee6:	427f      	negs	r7, r7
 8001ee8:	1ac9      	subs	r1, r1, r3
 8001eea:	1bcb      	subs	r3, r1, r7
 8001eec:	4699      	mov	r9, r3
 8001eee:	465d      	mov	r5, fp
 8001ef0:	e576      	b.n	80019e0 <__aeabi_dsub+0x104>
 8001ef2:	08ff      	lsrs	r7, r7, #3
 8001ef4:	074b      	lsls	r3, r1, #29
 8001ef6:	433b      	orrs	r3, r7
 8001ef8:	08cc      	lsrs	r4, r1, #3
 8001efa:	e667      	b.n	8001bcc <__aeabi_dsub+0x2f0>
 8001efc:	000a      	movs	r2, r1
 8001efe:	08db      	lsrs	r3, r3, #3
 8001f00:	433a      	orrs	r2, r7
 8001f02:	d100      	bne.n	8001f06 <__aeabi_dsub+0x62a>
 8001f04:	e66f      	b.n	8001be6 <__aeabi_dsub+0x30a>
 8001f06:	4662      	mov	r2, ip
 8001f08:	0752      	lsls	r2, r2, #29
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	4662      	mov	r2, ip
 8001f0e:	08d4      	lsrs	r4, r2, #3
 8001f10:	2280      	movs	r2, #128	; 0x80
 8001f12:	0312      	lsls	r2, r2, #12
 8001f14:	4214      	tst	r4, r2
 8001f16:	d007      	beq.n	8001f28 <__aeabi_dsub+0x64c>
 8001f18:	08c8      	lsrs	r0, r1, #3
 8001f1a:	4210      	tst	r0, r2
 8001f1c:	d104      	bne.n	8001f28 <__aeabi_dsub+0x64c>
 8001f1e:	465d      	mov	r5, fp
 8001f20:	0004      	movs	r4, r0
 8001f22:	08fb      	lsrs	r3, r7, #3
 8001f24:	0749      	lsls	r1, r1, #29
 8001f26:	430b      	orrs	r3, r1
 8001f28:	0f5a      	lsrs	r2, r3, #29
 8001f2a:	00db      	lsls	r3, r3, #3
 8001f2c:	08db      	lsrs	r3, r3, #3
 8001f2e:	0752      	lsls	r2, r2, #29
 8001f30:	4313      	orrs	r3, r2
 8001f32:	e65d      	b.n	8001bf0 <__aeabi_dsub+0x314>
 8001f34:	074b      	lsls	r3, r1, #29
 8001f36:	08ff      	lsrs	r7, r7, #3
 8001f38:	433b      	orrs	r3, r7
 8001f3a:	08cc      	lsrs	r4, r1, #3
 8001f3c:	e649      	b.n	8001bd2 <__aeabi_dsub+0x2f6>
 8001f3e:	19dc      	adds	r4, r3, r7
 8001f40:	429c      	cmp	r4, r3
 8001f42:	419b      	sbcs	r3, r3
 8001f44:	4461      	add	r1, ip
 8001f46:	4689      	mov	r9, r1
 8001f48:	425b      	negs	r3, r3
 8001f4a:	4499      	add	r9, r3
 8001f4c:	464b      	mov	r3, r9
 8001f4e:	021b      	lsls	r3, r3, #8
 8001f50:	d400      	bmi.n	8001f54 <__aeabi_dsub+0x678>
 8001f52:	e631      	b.n	8001bb8 <__aeabi_dsub+0x2dc>
 8001f54:	464a      	mov	r2, r9
 8001f56:	4b17      	ldr	r3, [pc, #92]	; (8001fb4 <__aeabi_dsub+0x6d8>)
 8001f58:	401a      	ands	r2, r3
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	4691      	mov	r9, r2
 8001f5e:	4698      	mov	r8, r3
 8001f60:	e62a      	b.n	8001bb8 <__aeabi_dsub+0x2dc>
 8001f62:	0016      	movs	r6, r2
 8001f64:	4664      	mov	r4, ip
 8001f66:	3e20      	subs	r6, #32
 8001f68:	40f4      	lsrs	r4, r6
 8001f6a:	46a0      	mov	r8, r4
 8001f6c:	2a20      	cmp	r2, #32
 8001f6e:	d005      	beq.n	8001f7c <__aeabi_dsub+0x6a0>
 8001f70:	2640      	movs	r6, #64	; 0x40
 8001f72:	4664      	mov	r4, ip
 8001f74:	1ab2      	subs	r2, r6, r2
 8001f76:	4094      	lsls	r4, r2
 8001f78:	4323      	orrs	r3, r4
 8001f7a:	469a      	mov	sl, r3
 8001f7c:	4654      	mov	r4, sl
 8001f7e:	1e63      	subs	r3, r4, #1
 8001f80:	419c      	sbcs	r4, r3
 8001f82:	4643      	mov	r3, r8
 8001f84:	431c      	orrs	r4, r3
 8001f86:	e5db      	b.n	8001b40 <__aeabi_dsub+0x264>
 8001f88:	0002      	movs	r2, r0
 8001f8a:	2400      	movs	r4, #0
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	e548      	b.n	8001a22 <__aeabi_dsub+0x146>
 8001f90:	19dc      	adds	r4, r3, r7
 8001f92:	42bc      	cmp	r4, r7
 8001f94:	41bf      	sbcs	r7, r7
 8001f96:	4461      	add	r1, ip
 8001f98:	4689      	mov	r9, r1
 8001f9a:	427f      	negs	r7, r7
 8001f9c:	44b9      	add	r9, r7
 8001f9e:	e738      	b.n	8001e12 <__aeabi_dsub+0x536>
 8001fa0:	464b      	mov	r3, r9
 8001fa2:	4323      	orrs	r3, r4
 8001fa4:	d100      	bne.n	8001fa8 <__aeabi_dsub+0x6cc>
 8001fa6:	e69f      	b.n	8001ce8 <__aeabi_dsub+0x40c>
 8001fa8:	e606      	b.n	8001bb8 <__aeabi_dsub+0x2dc>
 8001faa:	46c0      	nop			; (mov r8, r8)
 8001fac:	000007fe 	.word	0x000007fe
 8001fb0:	000007ff 	.word	0x000007ff
 8001fb4:	ff7fffff 	.word	0xff7fffff
 8001fb8:	08ff      	lsrs	r7, r7, #3
 8001fba:	074b      	lsls	r3, r1, #29
 8001fbc:	433b      	orrs	r3, r7
 8001fbe:	08cc      	lsrs	r4, r1, #3
 8001fc0:	e616      	b.n	8001bf0 <__aeabi_dsub+0x314>
 8001fc2:	4662      	mov	r2, ip
 8001fc4:	08db      	lsrs	r3, r3, #3
 8001fc6:	0752      	lsls	r2, r2, #29
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	4662      	mov	r2, ip
 8001fcc:	08d4      	lsrs	r4, r2, #3
 8001fce:	2280      	movs	r2, #128	; 0x80
 8001fd0:	0312      	lsls	r2, r2, #12
 8001fd2:	4214      	tst	r4, r2
 8001fd4:	d007      	beq.n	8001fe6 <__aeabi_dsub+0x70a>
 8001fd6:	08c8      	lsrs	r0, r1, #3
 8001fd8:	4210      	tst	r0, r2
 8001fda:	d104      	bne.n	8001fe6 <__aeabi_dsub+0x70a>
 8001fdc:	465d      	mov	r5, fp
 8001fde:	0004      	movs	r4, r0
 8001fe0:	08fb      	lsrs	r3, r7, #3
 8001fe2:	0749      	lsls	r1, r1, #29
 8001fe4:	430b      	orrs	r3, r1
 8001fe6:	0f5a      	lsrs	r2, r3, #29
 8001fe8:	00db      	lsls	r3, r3, #3
 8001fea:	0752      	lsls	r2, r2, #29
 8001fec:	08db      	lsrs	r3, r3, #3
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	e5fe      	b.n	8001bf0 <__aeabi_dsub+0x314>
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	4a01      	ldr	r2, [pc, #4]	; (8001ffc <__aeabi_dsub+0x720>)
 8001ff6:	001c      	movs	r4, r3
 8001ff8:	e513      	b.n	8001a22 <__aeabi_dsub+0x146>
 8001ffa:	46c0      	nop			; (mov r8, r8)
 8001ffc:	000007ff 	.word	0x000007ff

08002000 <__aeabi_dcmpun>:
 8002000:	b570      	push	{r4, r5, r6, lr}
 8002002:	0005      	movs	r5, r0
 8002004:	480c      	ldr	r0, [pc, #48]	; (8002038 <__aeabi_dcmpun+0x38>)
 8002006:	031c      	lsls	r4, r3, #12
 8002008:	0016      	movs	r6, r2
 800200a:	005b      	lsls	r3, r3, #1
 800200c:	030a      	lsls	r2, r1, #12
 800200e:	0049      	lsls	r1, r1, #1
 8002010:	0b12      	lsrs	r2, r2, #12
 8002012:	0d49      	lsrs	r1, r1, #21
 8002014:	0b24      	lsrs	r4, r4, #12
 8002016:	0d5b      	lsrs	r3, r3, #21
 8002018:	4281      	cmp	r1, r0
 800201a:	d008      	beq.n	800202e <__aeabi_dcmpun+0x2e>
 800201c:	4a06      	ldr	r2, [pc, #24]	; (8002038 <__aeabi_dcmpun+0x38>)
 800201e:	2000      	movs	r0, #0
 8002020:	4293      	cmp	r3, r2
 8002022:	d103      	bne.n	800202c <__aeabi_dcmpun+0x2c>
 8002024:	0020      	movs	r0, r4
 8002026:	4330      	orrs	r0, r6
 8002028:	1e43      	subs	r3, r0, #1
 800202a:	4198      	sbcs	r0, r3
 800202c:	bd70      	pop	{r4, r5, r6, pc}
 800202e:	2001      	movs	r0, #1
 8002030:	432a      	orrs	r2, r5
 8002032:	d1fb      	bne.n	800202c <__aeabi_dcmpun+0x2c>
 8002034:	e7f2      	b.n	800201c <__aeabi_dcmpun+0x1c>
 8002036:	46c0      	nop			; (mov r8, r8)
 8002038:	000007ff 	.word	0x000007ff

0800203c <__aeabi_d2iz>:
 800203c:	000a      	movs	r2, r1
 800203e:	b530      	push	{r4, r5, lr}
 8002040:	4c13      	ldr	r4, [pc, #76]	; (8002090 <__aeabi_d2iz+0x54>)
 8002042:	0053      	lsls	r3, r2, #1
 8002044:	0309      	lsls	r1, r1, #12
 8002046:	0005      	movs	r5, r0
 8002048:	0b09      	lsrs	r1, r1, #12
 800204a:	2000      	movs	r0, #0
 800204c:	0d5b      	lsrs	r3, r3, #21
 800204e:	0fd2      	lsrs	r2, r2, #31
 8002050:	42a3      	cmp	r3, r4
 8002052:	dd04      	ble.n	800205e <__aeabi_d2iz+0x22>
 8002054:	480f      	ldr	r0, [pc, #60]	; (8002094 <__aeabi_d2iz+0x58>)
 8002056:	4283      	cmp	r3, r0
 8002058:	dd02      	ble.n	8002060 <__aeabi_d2iz+0x24>
 800205a:	4b0f      	ldr	r3, [pc, #60]	; (8002098 <__aeabi_d2iz+0x5c>)
 800205c:	18d0      	adds	r0, r2, r3
 800205e:	bd30      	pop	{r4, r5, pc}
 8002060:	2080      	movs	r0, #128	; 0x80
 8002062:	0340      	lsls	r0, r0, #13
 8002064:	4301      	orrs	r1, r0
 8002066:	480d      	ldr	r0, [pc, #52]	; (800209c <__aeabi_d2iz+0x60>)
 8002068:	1ac0      	subs	r0, r0, r3
 800206a:	281f      	cmp	r0, #31
 800206c:	dd08      	ble.n	8002080 <__aeabi_d2iz+0x44>
 800206e:	480c      	ldr	r0, [pc, #48]	; (80020a0 <__aeabi_d2iz+0x64>)
 8002070:	1ac3      	subs	r3, r0, r3
 8002072:	40d9      	lsrs	r1, r3
 8002074:	000b      	movs	r3, r1
 8002076:	4258      	negs	r0, r3
 8002078:	2a00      	cmp	r2, #0
 800207a:	d1f0      	bne.n	800205e <__aeabi_d2iz+0x22>
 800207c:	0018      	movs	r0, r3
 800207e:	e7ee      	b.n	800205e <__aeabi_d2iz+0x22>
 8002080:	4c08      	ldr	r4, [pc, #32]	; (80020a4 <__aeabi_d2iz+0x68>)
 8002082:	40c5      	lsrs	r5, r0
 8002084:	46a4      	mov	ip, r4
 8002086:	4463      	add	r3, ip
 8002088:	4099      	lsls	r1, r3
 800208a:	000b      	movs	r3, r1
 800208c:	432b      	orrs	r3, r5
 800208e:	e7f2      	b.n	8002076 <__aeabi_d2iz+0x3a>
 8002090:	000003fe 	.word	0x000003fe
 8002094:	0000041d 	.word	0x0000041d
 8002098:	7fffffff 	.word	0x7fffffff
 800209c:	00000433 	.word	0x00000433
 80020a0:	00000413 	.word	0x00000413
 80020a4:	fffffbed 	.word	0xfffffbed

080020a8 <__aeabi_i2d>:
 80020a8:	b570      	push	{r4, r5, r6, lr}
 80020aa:	2800      	cmp	r0, #0
 80020ac:	d016      	beq.n	80020dc <__aeabi_i2d+0x34>
 80020ae:	17c3      	asrs	r3, r0, #31
 80020b0:	18c5      	adds	r5, r0, r3
 80020b2:	405d      	eors	r5, r3
 80020b4:	0fc4      	lsrs	r4, r0, #31
 80020b6:	0028      	movs	r0, r5
 80020b8:	f000 f8d4 	bl	8002264 <__clzsi2>
 80020bc:	4a11      	ldr	r2, [pc, #68]	; (8002104 <__aeabi_i2d+0x5c>)
 80020be:	1a12      	subs	r2, r2, r0
 80020c0:	280a      	cmp	r0, #10
 80020c2:	dc16      	bgt.n	80020f2 <__aeabi_i2d+0x4a>
 80020c4:	0003      	movs	r3, r0
 80020c6:	002e      	movs	r6, r5
 80020c8:	3315      	adds	r3, #21
 80020ca:	409e      	lsls	r6, r3
 80020cc:	230b      	movs	r3, #11
 80020ce:	1a18      	subs	r0, r3, r0
 80020d0:	40c5      	lsrs	r5, r0
 80020d2:	0552      	lsls	r2, r2, #21
 80020d4:	032d      	lsls	r5, r5, #12
 80020d6:	0b2d      	lsrs	r5, r5, #12
 80020d8:	0d53      	lsrs	r3, r2, #21
 80020da:	e003      	b.n	80020e4 <__aeabi_i2d+0x3c>
 80020dc:	2400      	movs	r4, #0
 80020de:	2300      	movs	r3, #0
 80020e0:	2500      	movs	r5, #0
 80020e2:	2600      	movs	r6, #0
 80020e4:	051b      	lsls	r3, r3, #20
 80020e6:	432b      	orrs	r3, r5
 80020e8:	07e4      	lsls	r4, r4, #31
 80020ea:	4323      	orrs	r3, r4
 80020ec:	0030      	movs	r0, r6
 80020ee:	0019      	movs	r1, r3
 80020f0:	bd70      	pop	{r4, r5, r6, pc}
 80020f2:	380b      	subs	r0, #11
 80020f4:	4085      	lsls	r5, r0
 80020f6:	0552      	lsls	r2, r2, #21
 80020f8:	032d      	lsls	r5, r5, #12
 80020fa:	2600      	movs	r6, #0
 80020fc:	0b2d      	lsrs	r5, r5, #12
 80020fe:	0d53      	lsrs	r3, r2, #21
 8002100:	e7f0      	b.n	80020e4 <__aeabi_i2d+0x3c>
 8002102:	46c0      	nop			; (mov r8, r8)
 8002104:	0000041e 	.word	0x0000041e

08002108 <__aeabi_ui2d>:
 8002108:	b510      	push	{r4, lr}
 800210a:	1e04      	subs	r4, r0, #0
 800210c:	d010      	beq.n	8002130 <__aeabi_ui2d+0x28>
 800210e:	f000 f8a9 	bl	8002264 <__clzsi2>
 8002112:	4b0f      	ldr	r3, [pc, #60]	; (8002150 <__aeabi_ui2d+0x48>)
 8002114:	1a1b      	subs	r3, r3, r0
 8002116:	280a      	cmp	r0, #10
 8002118:	dc11      	bgt.n	800213e <__aeabi_ui2d+0x36>
 800211a:	220b      	movs	r2, #11
 800211c:	0021      	movs	r1, r4
 800211e:	1a12      	subs	r2, r2, r0
 8002120:	40d1      	lsrs	r1, r2
 8002122:	3015      	adds	r0, #21
 8002124:	030a      	lsls	r2, r1, #12
 8002126:	055b      	lsls	r3, r3, #21
 8002128:	4084      	lsls	r4, r0
 800212a:	0b12      	lsrs	r2, r2, #12
 800212c:	0d5b      	lsrs	r3, r3, #21
 800212e:	e001      	b.n	8002134 <__aeabi_ui2d+0x2c>
 8002130:	2300      	movs	r3, #0
 8002132:	2200      	movs	r2, #0
 8002134:	051b      	lsls	r3, r3, #20
 8002136:	4313      	orrs	r3, r2
 8002138:	0020      	movs	r0, r4
 800213a:	0019      	movs	r1, r3
 800213c:	bd10      	pop	{r4, pc}
 800213e:	0022      	movs	r2, r4
 8002140:	380b      	subs	r0, #11
 8002142:	4082      	lsls	r2, r0
 8002144:	055b      	lsls	r3, r3, #21
 8002146:	0312      	lsls	r2, r2, #12
 8002148:	2400      	movs	r4, #0
 800214a:	0b12      	lsrs	r2, r2, #12
 800214c:	0d5b      	lsrs	r3, r3, #21
 800214e:	e7f1      	b.n	8002134 <__aeabi_ui2d+0x2c>
 8002150:	0000041e 	.word	0x0000041e

08002154 <__aeabi_d2f>:
 8002154:	0002      	movs	r2, r0
 8002156:	004b      	lsls	r3, r1, #1
 8002158:	b5f0      	push	{r4, r5, r6, r7, lr}
 800215a:	0d5b      	lsrs	r3, r3, #21
 800215c:	030c      	lsls	r4, r1, #12
 800215e:	4e3d      	ldr	r6, [pc, #244]	; (8002254 <__aeabi_d2f+0x100>)
 8002160:	0a64      	lsrs	r4, r4, #9
 8002162:	0f40      	lsrs	r0, r0, #29
 8002164:	1c5f      	adds	r7, r3, #1
 8002166:	0fc9      	lsrs	r1, r1, #31
 8002168:	4304      	orrs	r4, r0
 800216a:	00d5      	lsls	r5, r2, #3
 800216c:	4237      	tst	r7, r6
 800216e:	d00a      	beq.n	8002186 <__aeabi_d2f+0x32>
 8002170:	4839      	ldr	r0, [pc, #228]	; (8002258 <__aeabi_d2f+0x104>)
 8002172:	181e      	adds	r6, r3, r0
 8002174:	2efe      	cmp	r6, #254	; 0xfe
 8002176:	dd16      	ble.n	80021a6 <__aeabi_d2f+0x52>
 8002178:	20ff      	movs	r0, #255	; 0xff
 800217a:	2400      	movs	r4, #0
 800217c:	05c0      	lsls	r0, r0, #23
 800217e:	4320      	orrs	r0, r4
 8002180:	07c9      	lsls	r1, r1, #31
 8002182:	4308      	orrs	r0, r1
 8002184:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002186:	2b00      	cmp	r3, #0
 8002188:	d106      	bne.n	8002198 <__aeabi_d2f+0x44>
 800218a:	432c      	orrs	r4, r5
 800218c:	d026      	beq.n	80021dc <__aeabi_d2f+0x88>
 800218e:	2205      	movs	r2, #5
 8002190:	0192      	lsls	r2, r2, #6
 8002192:	0a54      	lsrs	r4, r2, #9
 8002194:	b2d8      	uxtb	r0, r3
 8002196:	e7f1      	b.n	800217c <__aeabi_d2f+0x28>
 8002198:	4325      	orrs	r5, r4
 800219a:	d0ed      	beq.n	8002178 <__aeabi_d2f+0x24>
 800219c:	2080      	movs	r0, #128	; 0x80
 800219e:	03c0      	lsls	r0, r0, #15
 80021a0:	4304      	orrs	r4, r0
 80021a2:	20ff      	movs	r0, #255	; 0xff
 80021a4:	e7ea      	b.n	800217c <__aeabi_d2f+0x28>
 80021a6:	2e00      	cmp	r6, #0
 80021a8:	dd1b      	ble.n	80021e2 <__aeabi_d2f+0x8e>
 80021aa:	0192      	lsls	r2, r2, #6
 80021ac:	1e53      	subs	r3, r2, #1
 80021ae:	419a      	sbcs	r2, r3
 80021b0:	00e4      	lsls	r4, r4, #3
 80021b2:	0f6d      	lsrs	r5, r5, #29
 80021b4:	4322      	orrs	r2, r4
 80021b6:	432a      	orrs	r2, r5
 80021b8:	0753      	lsls	r3, r2, #29
 80021ba:	d048      	beq.n	800224e <__aeabi_d2f+0xfa>
 80021bc:	230f      	movs	r3, #15
 80021be:	4013      	ands	r3, r2
 80021c0:	2b04      	cmp	r3, #4
 80021c2:	d000      	beq.n	80021c6 <__aeabi_d2f+0x72>
 80021c4:	3204      	adds	r2, #4
 80021c6:	2380      	movs	r3, #128	; 0x80
 80021c8:	04db      	lsls	r3, r3, #19
 80021ca:	4013      	ands	r3, r2
 80021cc:	d03f      	beq.n	800224e <__aeabi_d2f+0xfa>
 80021ce:	1c70      	adds	r0, r6, #1
 80021d0:	2efe      	cmp	r6, #254	; 0xfe
 80021d2:	d0d1      	beq.n	8002178 <__aeabi_d2f+0x24>
 80021d4:	0192      	lsls	r2, r2, #6
 80021d6:	0a54      	lsrs	r4, r2, #9
 80021d8:	b2c0      	uxtb	r0, r0
 80021da:	e7cf      	b.n	800217c <__aeabi_d2f+0x28>
 80021dc:	2000      	movs	r0, #0
 80021de:	2400      	movs	r4, #0
 80021e0:	e7cc      	b.n	800217c <__aeabi_d2f+0x28>
 80021e2:	0032      	movs	r2, r6
 80021e4:	3217      	adds	r2, #23
 80021e6:	db22      	blt.n	800222e <__aeabi_d2f+0xda>
 80021e8:	2080      	movs	r0, #128	; 0x80
 80021ea:	0400      	lsls	r0, r0, #16
 80021ec:	4320      	orrs	r0, r4
 80021ee:	241e      	movs	r4, #30
 80021f0:	1ba4      	subs	r4, r4, r6
 80021f2:	2c1f      	cmp	r4, #31
 80021f4:	dd1d      	ble.n	8002232 <__aeabi_d2f+0xde>
 80021f6:	2202      	movs	r2, #2
 80021f8:	4252      	negs	r2, r2
 80021fa:	1b96      	subs	r6, r2, r6
 80021fc:	0002      	movs	r2, r0
 80021fe:	40f2      	lsrs	r2, r6
 8002200:	0016      	movs	r6, r2
 8002202:	2c20      	cmp	r4, #32
 8002204:	d004      	beq.n	8002210 <__aeabi_d2f+0xbc>
 8002206:	4a15      	ldr	r2, [pc, #84]	; (800225c <__aeabi_d2f+0x108>)
 8002208:	4694      	mov	ip, r2
 800220a:	4463      	add	r3, ip
 800220c:	4098      	lsls	r0, r3
 800220e:	4305      	orrs	r5, r0
 8002210:	002a      	movs	r2, r5
 8002212:	1e53      	subs	r3, r2, #1
 8002214:	419a      	sbcs	r2, r3
 8002216:	4332      	orrs	r2, r6
 8002218:	2600      	movs	r6, #0
 800221a:	0753      	lsls	r3, r2, #29
 800221c:	d1ce      	bne.n	80021bc <__aeabi_d2f+0x68>
 800221e:	2480      	movs	r4, #128	; 0x80
 8002220:	0013      	movs	r3, r2
 8002222:	04e4      	lsls	r4, r4, #19
 8002224:	2001      	movs	r0, #1
 8002226:	4023      	ands	r3, r4
 8002228:	4222      	tst	r2, r4
 800222a:	d1d3      	bne.n	80021d4 <__aeabi_d2f+0x80>
 800222c:	e7b0      	b.n	8002190 <__aeabi_d2f+0x3c>
 800222e:	2300      	movs	r3, #0
 8002230:	e7ad      	b.n	800218e <__aeabi_d2f+0x3a>
 8002232:	4a0b      	ldr	r2, [pc, #44]	; (8002260 <__aeabi_d2f+0x10c>)
 8002234:	4694      	mov	ip, r2
 8002236:	002a      	movs	r2, r5
 8002238:	40e2      	lsrs	r2, r4
 800223a:	0014      	movs	r4, r2
 800223c:	002a      	movs	r2, r5
 800223e:	4463      	add	r3, ip
 8002240:	409a      	lsls	r2, r3
 8002242:	4098      	lsls	r0, r3
 8002244:	1e55      	subs	r5, r2, #1
 8002246:	41aa      	sbcs	r2, r5
 8002248:	4302      	orrs	r2, r0
 800224a:	4322      	orrs	r2, r4
 800224c:	e7e4      	b.n	8002218 <__aeabi_d2f+0xc4>
 800224e:	0033      	movs	r3, r6
 8002250:	e79e      	b.n	8002190 <__aeabi_d2f+0x3c>
 8002252:	46c0      	nop			; (mov r8, r8)
 8002254:	000007fe 	.word	0x000007fe
 8002258:	fffffc80 	.word	0xfffffc80
 800225c:	fffffca2 	.word	0xfffffca2
 8002260:	fffffc82 	.word	0xfffffc82

08002264 <__clzsi2>:
 8002264:	211c      	movs	r1, #28
 8002266:	2301      	movs	r3, #1
 8002268:	041b      	lsls	r3, r3, #16
 800226a:	4298      	cmp	r0, r3
 800226c:	d301      	bcc.n	8002272 <__clzsi2+0xe>
 800226e:	0c00      	lsrs	r0, r0, #16
 8002270:	3910      	subs	r1, #16
 8002272:	0a1b      	lsrs	r3, r3, #8
 8002274:	4298      	cmp	r0, r3
 8002276:	d301      	bcc.n	800227c <__clzsi2+0x18>
 8002278:	0a00      	lsrs	r0, r0, #8
 800227a:	3908      	subs	r1, #8
 800227c:	091b      	lsrs	r3, r3, #4
 800227e:	4298      	cmp	r0, r3
 8002280:	d301      	bcc.n	8002286 <__clzsi2+0x22>
 8002282:	0900      	lsrs	r0, r0, #4
 8002284:	3904      	subs	r1, #4
 8002286:	a202      	add	r2, pc, #8	; (adr r2, 8002290 <__clzsi2+0x2c>)
 8002288:	5c10      	ldrb	r0, [r2, r0]
 800228a:	1840      	adds	r0, r0, r1
 800228c:	4770      	bx	lr
 800228e:	46c0      	nop			; (mov r8, r8)
 8002290:	02020304 	.word	0x02020304
 8002294:	01010101 	.word	0x01010101
	...

080022a0 <BLDC_Driving_test>:
		AHCL_ON;

	}
}
void BLDC_Driving_test()// The driving sequence is 1-5-4-6-2-3
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
	static int i=1;
	switch(i)
 80022a4:	4b80      	ldr	r3, [pc, #512]	; (80024a8 <BLDC_Driving_test+0x208>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	2b06      	cmp	r3, #6
 80022aa:	d900      	bls.n	80022ae <BLDC_Driving_test+0xe>
 80022ac:	e0d6      	b.n	800245c <BLDC_Driving_test+0x1bc>
 80022ae:	009a      	lsls	r2, r3, #2
 80022b0:	4b7e      	ldr	r3, [pc, #504]	; (80024ac <BLDC_Driving_test+0x20c>)
 80022b2:	18d3      	adds	r3, r2, r3
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	469f      	mov	pc, r3
	{
	case 1:
		AHBL_ON;
 80022b8:	4b7d      	ldr	r3, [pc, #500]	; (80024b0 <BLDC_Driving_test+0x210>)
 80022ba:	2100      	movs	r1, #0
 80022bc:	0018      	movs	r0, r3
 80022be:	f003 fe65 	bl	8005f8c <HAL_TIM_PWM_Stop>
 80022c2:	4b7b      	ldr	r3, [pc, #492]	; (80024b0 <BLDC_Driving_test+0x210>)
 80022c4:	2104      	movs	r1, #4
 80022c6:	0018      	movs	r0, r3
 80022c8:	f003 fe60 	bl	8005f8c <HAL_TIM_PWM_Stop>
 80022cc:	4b78      	ldr	r3, [pc, #480]	; (80024b0 <BLDC_Driving_test+0x210>)
 80022ce:	2108      	movs	r1, #8
 80022d0:	0018      	movs	r0, r3
 80022d2:	f003 fe5b 	bl	8005f8c <HAL_TIM_PWM_Stop>
 80022d6:	23e0      	movs	r3, #224	; 0xe0
 80022d8:	021b      	lsls	r3, r3, #8
 80022da:	4876      	ldr	r0, [pc, #472]	; (80024b4 <BLDC_Driving_test+0x214>)
 80022dc:	2200      	movs	r2, #0
 80022de:	0019      	movs	r1, r3
 80022e0:	f002 fda8 	bl	8004e34 <HAL_GPIO_WritePin>
 80022e4:	4b72      	ldr	r3, [pc, #456]	; (80024b0 <BLDC_Driving_test+0x210>)
 80022e6:	2100      	movs	r1, #0
 80022e8:	0018      	movs	r0, r3
 80022ea:	f003 fd9d 	bl	8005e28 <HAL_TIM_PWM_Start>
 80022ee:	2380      	movs	r3, #128	; 0x80
 80022f0:	01db      	lsls	r3, r3, #7
 80022f2:	4870      	ldr	r0, [pc, #448]	; (80024b4 <BLDC_Driving_test+0x214>)
 80022f4:	2201      	movs	r2, #1
 80022f6:	0019      	movs	r1, r3
 80022f8:	f002 fd9c 	bl	8004e34 <HAL_GPIO_WritePin>
//		printf("AB\r\n");
		break;
 80022fc:	e0c5      	b.n	800248a <BLDC_Driving_test+0x1ea>
	case 6:
		AHCL_ON;
 80022fe:	4b6c      	ldr	r3, [pc, #432]	; (80024b0 <BLDC_Driving_test+0x210>)
 8002300:	2100      	movs	r1, #0
 8002302:	0018      	movs	r0, r3
 8002304:	f003 fe42 	bl	8005f8c <HAL_TIM_PWM_Stop>
 8002308:	4b69      	ldr	r3, [pc, #420]	; (80024b0 <BLDC_Driving_test+0x210>)
 800230a:	2104      	movs	r1, #4
 800230c:	0018      	movs	r0, r3
 800230e:	f003 fe3d 	bl	8005f8c <HAL_TIM_PWM_Stop>
 8002312:	4b67      	ldr	r3, [pc, #412]	; (80024b0 <BLDC_Driving_test+0x210>)
 8002314:	2108      	movs	r1, #8
 8002316:	0018      	movs	r0, r3
 8002318:	f003 fe38 	bl	8005f8c <HAL_TIM_PWM_Stop>
 800231c:	23e0      	movs	r3, #224	; 0xe0
 800231e:	021b      	lsls	r3, r3, #8
 8002320:	4864      	ldr	r0, [pc, #400]	; (80024b4 <BLDC_Driving_test+0x214>)
 8002322:	2200      	movs	r2, #0
 8002324:	0019      	movs	r1, r3
 8002326:	f002 fd85 	bl	8004e34 <HAL_GPIO_WritePin>
 800232a:	4b61      	ldr	r3, [pc, #388]	; (80024b0 <BLDC_Driving_test+0x210>)
 800232c:	2100      	movs	r1, #0
 800232e:	0018      	movs	r0, r3
 8002330:	f003 fd7a 	bl	8005e28 <HAL_TIM_PWM_Start>
 8002334:	2380      	movs	r3, #128	; 0x80
 8002336:	021b      	lsls	r3, r3, #8
 8002338:	485e      	ldr	r0, [pc, #376]	; (80024b4 <BLDC_Driving_test+0x214>)
 800233a:	2201      	movs	r2, #1
 800233c:	0019      	movs	r1, r3
 800233e:	f002 fd79 	bl	8004e34 <HAL_GPIO_WritePin>
//		printf("CB\r\n");
		break;
 8002342:	e0a2      	b.n	800248a <BLDC_Driving_test+0x1ea>
	case 5:
		BHCL_ON;
 8002344:	4b5a      	ldr	r3, [pc, #360]	; (80024b0 <BLDC_Driving_test+0x210>)
 8002346:	2100      	movs	r1, #0
 8002348:	0018      	movs	r0, r3
 800234a:	f003 fe1f 	bl	8005f8c <HAL_TIM_PWM_Stop>
 800234e:	4b58      	ldr	r3, [pc, #352]	; (80024b0 <BLDC_Driving_test+0x210>)
 8002350:	2104      	movs	r1, #4
 8002352:	0018      	movs	r0, r3
 8002354:	f003 fe1a 	bl	8005f8c <HAL_TIM_PWM_Stop>
 8002358:	4b55      	ldr	r3, [pc, #340]	; (80024b0 <BLDC_Driving_test+0x210>)
 800235a:	2108      	movs	r1, #8
 800235c:	0018      	movs	r0, r3
 800235e:	f003 fe15 	bl	8005f8c <HAL_TIM_PWM_Stop>
 8002362:	23e0      	movs	r3, #224	; 0xe0
 8002364:	021b      	lsls	r3, r3, #8
 8002366:	4853      	ldr	r0, [pc, #332]	; (80024b4 <BLDC_Driving_test+0x214>)
 8002368:	2200      	movs	r2, #0
 800236a:	0019      	movs	r1, r3
 800236c:	f002 fd62 	bl	8004e34 <HAL_GPIO_WritePin>
 8002370:	4b4f      	ldr	r3, [pc, #316]	; (80024b0 <BLDC_Driving_test+0x210>)
 8002372:	2104      	movs	r1, #4
 8002374:	0018      	movs	r0, r3
 8002376:	f003 fd57 	bl	8005e28 <HAL_TIM_PWM_Start>
 800237a:	2380      	movs	r3, #128	; 0x80
 800237c:	021b      	lsls	r3, r3, #8
 800237e:	484d      	ldr	r0, [pc, #308]	; (80024b4 <BLDC_Driving_test+0x214>)
 8002380:	2201      	movs	r2, #1
 8002382:	0019      	movs	r1, r3
 8002384:	f002 fd56 	bl	8004e34 <HAL_GPIO_WritePin>
//		printf("CA\r\n");
		break;
 8002388:	e07f      	b.n	800248a <BLDC_Driving_test+0x1ea>
	case 4:
		BHAL_ON;
 800238a:	4b49      	ldr	r3, [pc, #292]	; (80024b0 <BLDC_Driving_test+0x210>)
 800238c:	2100      	movs	r1, #0
 800238e:	0018      	movs	r0, r3
 8002390:	f003 fdfc 	bl	8005f8c <HAL_TIM_PWM_Stop>
 8002394:	4b46      	ldr	r3, [pc, #280]	; (80024b0 <BLDC_Driving_test+0x210>)
 8002396:	2104      	movs	r1, #4
 8002398:	0018      	movs	r0, r3
 800239a:	f003 fdf7 	bl	8005f8c <HAL_TIM_PWM_Stop>
 800239e:	4b44      	ldr	r3, [pc, #272]	; (80024b0 <BLDC_Driving_test+0x210>)
 80023a0:	2108      	movs	r1, #8
 80023a2:	0018      	movs	r0, r3
 80023a4:	f003 fdf2 	bl	8005f8c <HAL_TIM_PWM_Stop>
 80023a8:	23e0      	movs	r3, #224	; 0xe0
 80023aa:	021b      	lsls	r3, r3, #8
 80023ac:	4841      	ldr	r0, [pc, #260]	; (80024b4 <BLDC_Driving_test+0x214>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	0019      	movs	r1, r3
 80023b2:	f002 fd3f 	bl	8004e34 <HAL_GPIO_WritePin>
 80023b6:	4b3e      	ldr	r3, [pc, #248]	; (80024b0 <BLDC_Driving_test+0x210>)
 80023b8:	2104      	movs	r1, #4
 80023ba:	0018      	movs	r0, r3
 80023bc:	f003 fd34 	bl	8005e28 <HAL_TIM_PWM_Start>
 80023c0:	2380      	movs	r3, #128	; 0x80
 80023c2:	019b      	lsls	r3, r3, #6
 80023c4:	483b      	ldr	r0, [pc, #236]	; (80024b4 <BLDC_Driving_test+0x214>)
 80023c6:	2201      	movs	r2, #1
 80023c8:	0019      	movs	r1, r3
 80023ca:	f002 fd33 	bl	8004e34 <HAL_GPIO_WritePin>
//		printf("BA\r\n");
		break;
 80023ce:	e05c      	b.n	800248a <BLDC_Driving_test+0x1ea>
	case 3:
		CHAL_ON;
 80023d0:	4b37      	ldr	r3, [pc, #220]	; (80024b0 <BLDC_Driving_test+0x210>)
 80023d2:	2100      	movs	r1, #0
 80023d4:	0018      	movs	r0, r3
 80023d6:	f003 fdd9 	bl	8005f8c <HAL_TIM_PWM_Stop>
 80023da:	4b35      	ldr	r3, [pc, #212]	; (80024b0 <BLDC_Driving_test+0x210>)
 80023dc:	2104      	movs	r1, #4
 80023de:	0018      	movs	r0, r3
 80023e0:	f003 fdd4 	bl	8005f8c <HAL_TIM_PWM_Stop>
 80023e4:	4b32      	ldr	r3, [pc, #200]	; (80024b0 <BLDC_Driving_test+0x210>)
 80023e6:	2108      	movs	r1, #8
 80023e8:	0018      	movs	r0, r3
 80023ea:	f003 fdcf 	bl	8005f8c <HAL_TIM_PWM_Stop>
 80023ee:	23e0      	movs	r3, #224	; 0xe0
 80023f0:	021b      	lsls	r3, r3, #8
 80023f2:	4830      	ldr	r0, [pc, #192]	; (80024b4 <BLDC_Driving_test+0x214>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	0019      	movs	r1, r3
 80023f8:	f002 fd1c 	bl	8004e34 <HAL_GPIO_WritePin>
 80023fc:	4b2c      	ldr	r3, [pc, #176]	; (80024b0 <BLDC_Driving_test+0x210>)
 80023fe:	2108      	movs	r1, #8
 8002400:	0018      	movs	r0, r3
 8002402:	f003 fd11 	bl	8005e28 <HAL_TIM_PWM_Start>
 8002406:	2380      	movs	r3, #128	; 0x80
 8002408:	019b      	lsls	r3, r3, #6
 800240a:	482a      	ldr	r0, [pc, #168]	; (80024b4 <BLDC_Driving_test+0x214>)
 800240c:	2201      	movs	r2, #1
 800240e:	0019      	movs	r1, r3
 8002410:	f002 fd10 	bl	8004e34 <HAL_GPIO_WritePin>
//		printf("BC\r\n");
		break;
 8002414:	e039      	b.n	800248a <BLDC_Driving_test+0x1ea>
	case 2:
		CHBL_ON;
 8002416:	4b26      	ldr	r3, [pc, #152]	; (80024b0 <BLDC_Driving_test+0x210>)
 8002418:	2100      	movs	r1, #0
 800241a:	0018      	movs	r0, r3
 800241c:	f003 fdb6 	bl	8005f8c <HAL_TIM_PWM_Stop>
 8002420:	4b23      	ldr	r3, [pc, #140]	; (80024b0 <BLDC_Driving_test+0x210>)
 8002422:	2104      	movs	r1, #4
 8002424:	0018      	movs	r0, r3
 8002426:	f003 fdb1 	bl	8005f8c <HAL_TIM_PWM_Stop>
 800242a:	4b21      	ldr	r3, [pc, #132]	; (80024b0 <BLDC_Driving_test+0x210>)
 800242c:	2108      	movs	r1, #8
 800242e:	0018      	movs	r0, r3
 8002430:	f003 fdac 	bl	8005f8c <HAL_TIM_PWM_Stop>
 8002434:	23e0      	movs	r3, #224	; 0xe0
 8002436:	021b      	lsls	r3, r3, #8
 8002438:	481e      	ldr	r0, [pc, #120]	; (80024b4 <BLDC_Driving_test+0x214>)
 800243a:	2200      	movs	r2, #0
 800243c:	0019      	movs	r1, r3
 800243e:	f002 fcf9 	bl	8004e34 <HAL_GPIO_WritePin>
 8002442:	4b1b      	ldr	r3, [pc, #108]	; (80024b0 <BLDC_Driving_test+0x210>)
 8002444:	2108      	movs	r1, #8
 8002446:	0018      	movs	r0, r3
 8002448:	f003 fcee 	bl	8005e28 <HAL_TIM_PWM_Start>
 800244c:	2380      	movs	r3, #128	; 0x80
 800244e:	01db      	lsls	r3, r3, #7
 8002450:	4818      	ldr	r0, [pc, #96]	; (80024b4 <BLDC_Driving_test+0x214>)
 8002452:	2201      	movs	r2, #1
 8002454:	0019      	movs	r1, r3
 8002456:	f002 fced 	bl	8004e34 <HAL_GPIO_WritePin>
//		printf("AC\r\n");
		break;
 800245a:	e016      	b.n	800248a <BLDC_Driving_test+0x1ea>
	default:
		CLOSE_ALL;
 800245c:	4b14      	ldr	r3, [pc, #80]	; (80024b0 <BLDC_Driving_test+0x210>)
 800245e:	2100      	movs	r1, #0
 8002460:	0018      	movs	r0, r3
 8002462:	f003 fd93 	bl	8005f8c <HAL_TIM_PWM_Stop>
 8002466:	4b12      	ldr	r3, [pc, #72]	; (80024b0 <BLDC_Driving_test+0x210>)
 8002468:	2104      	movs	r1, #4
 800246a:	0018      	movs	r0, r3
 800246c:	f003 fd8e 	bl	8005f8c <HAL_TIM_PWM_Stop>
 8002470:	4b0f      	ldr	r3, [pc, #60]	; (80024b0 <BLDC_Driving_test+0x210>)
 8002472:	2108      	movs	r1, #8
 8002474:	0018      	movs	r0, r3
 8002476:	f003 fd89 	bl	8005f8c <HAL_TIM_PWM_Stop>
 800247a:	23e0      	movs	r3, #224	; 0xe0
 800247c:	021b      	lsls	r3, r3, #8
 800247e:	480d      	ldr	r0, [pc, #52]	; (80024b4 <BLDC_Driving_test+0x214>)
 8002480:	2200      	movs	r2, #0
 8002482:	0019      	movs	r1, r3
 8002484:	f002 fcd6 	bl	8004e34 <HAL_GPIO_WritePin>
		break;
 8002488:	46c0      	nop			; (mov r8, r8)
	}
	i= i==6? 1:i+1;
 800248a:	4b07      	ldr	r3, [pc, #28]	; (80024a8 <BLDC_Driving_test+0x208>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	2b06      	cmp	r3, #6
 8002490:	d003      	beq.n	800249a <BLDC_Driving_test+0x1fa>
 8002492:	4b05      	ldr	r3, [pc, #20]	; (80024a8 <BLDC_Driving_test+0x208>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	1c5a      	adds	r2, r3, #1
 8002498:	e000      	b.n	800249c <BLDC_Driving_test+0x1fc>
 800249a:	2201      	movs	r2, #1
 800249c:	4b02      	ldr	r3, [pc, #8]	; (80024a8 <BLDC_Driving_test+0x208>)
 800249e:	601a      	str	r2, [r3, #0]
}
 80024a0:	46c0      	nop			; (mov r8, r8)
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	46c0      	nop			; (mov r8, r8)
 80024a8:	20000000 	.word	0x20000000
 80024ac:	0800d0d8 	.word	0x0800d0d8
 80024b0:	200002c4 	.word	0x200002c4
 80024b4:	48000400 	.word	0x48000400

080024b8 <BLDC_Phase_switching>:

void BLDC_Phase_switching(MADC_Structure * adc_val)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
		adc_val->commutation_timeout+=1;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	8b1b      	ldrh	r3, [r3, #24]
 80024c4:	3301      	adds	r3, #1
 80024c6:	b29a      	uxth	r2, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	831a      	strh	r2, [r3, #24]
	//	adc_val->commutation_delay = 0;
		switch(adc_val->bemf_now)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	7c9b      	ldrb	r3, [r3, #18]
 80024d0:	2b06      	cmp	r3, #6
 80024d2:	d900      	bls.n	80024d6 <BLDC_Phase_switching+0x1e>
 80024d4:	e0eb      	b.n	80026ae <BLDC_Phase_switching+0x1f6>
 80024d6:	009a      	lsls	r2, r3, #2
 80024d8:	4b77      	ldr	r3, [pc, #476]	; (80026b8 <BLDC_Phase_switching+0x200>)
 80024da:	18d3      	adds	r3, r2, r3
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	469f      	mov	pc, r3
		{
			case 5:
				AHBL_ON;
 80024e0:	4b76      	ldr	r3, [pc, #472]	; (80026bc <BLDC_Phase_switching+0x204>)
 80024e2:	2100      	movs	r1, #0
 80024e4:	0018      	movs	r0, r3
 80024e6:	f003 fd51 	bl	8005f8c <HAL_TIM_PWM_Stop>
 80024ea:	4b74      	ldr	r3, [pc, #464]	; (80026bc <BLDC_Phase_switching+0x204>)
 80024ec:	2104      	movs	r1, #4
 80024ee:	0018      	movs	r0, r3
 80024f0:	f003 fd4c 	bl	8005f8c <HAL_TIM_PWM_Stop>
 80024f4:	4b71      	ldr	r3, [pc, #452]	; (80026bc <BLDC_Phase_switching+0x204>)
 80024f6:	2108      	movs	r1, #8
 80024f8:	0018      	movs	r0, r3
 80024fa:	f003 fd47 	bl	8005f8c <HAL_TIM_PWM_Stop>
 80024fe:	23e0      	movs	r3, #224	; 0xe0
 8002500:	021b      	lsls	r3, r3, #8
 8002502:	486f      	ldr	r0, [pc, #444]	; (80026c0 <BLDC_Phase_switching+0x208>)
 8002504:	2200      	movs	r2, #0
 8002506:	0019      	movs	r1, r3
 8002508:	f002 fc94 	bl	8004e34 <HAL_GPIO_WritePin>
 800250c:	4b6b      	ldr	r3, [pc, #428]	; (80026bc <BLDC_Phase_switching+0x204>)
 800250e:	2100      	movs	r1, #0
 8002510:	0018      	movs	r0, r3
 8002512:	f003 fc89 	bl	8005e28 <HAL_TIM_PWM_Start>
 8002516:	2380      	movs	r3, #128	; 0x80
 8002518:	01db      	lsls	r3, r3, #7
 800251a:	4869      	ldr	r0, [pc, #420]	; (80026c0 <BLDC_Phase_switching+0x208>)
 800251c:	2201      	movs	r2, #1
 800251e:	0019      	movs	r1, r3
 8002520:	f002 fc88 	bl	8004e34 <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COUNTER(&htim15, 0);//the auto reload is set to 65535
 8002524:	4b67      	ldr	r3, [pc, #412]	; (80026c4 <BLDC_Phase_switching+0x20c>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2200      	movs	r2, #0
 800252a:	625a      	str	r2, [r3, #36]	; 0x24
					HAL_TIM_Base_Start(&htim15);
 800252c:	4b65      	ldr	r3, [pc, #404]	; (80026c4 <BLDC_Phase_switching+0x20c>)
 800252e:	0018      	movs	r0, r3
 8002530:	f003 fa34 	bl	800599c <HAL_TIM_Base_Start>
					adc_val->commutation_timeout = 0;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	831a      	strh	r2, [r3, #24]
				break;
 800253a:	e0b8      	b.n	80026ae <BLDC_Phase_switching+0x1f6>
			case 4:
				AHCL_ON;
 800253c:	4b5f      	ldr	r3, [pc, #380]	; (80026bc <BLDC_Phase_switching+0x204>)
 800253e:	2100      	movs	r1, #0
 8002540:	0018      	movs	r0, r3
 8002542:	f003 fd23 	bl	8005f8c <HAL_TIM_PWM_Stop>
 8002546:	4b5d      	ldr	r3, [pc, #372]	; (80026bc <BLDC_Phase_switching+0x204>)
 8002548:	2104      	movs	r1, #4
 800254a:	0018      	movs	r0, r3
 800254c:	f003 fd1e 	bl	8005f8c <HAL_TIM_PWM_Stop>
 8002550:	4b5a      	ldr	r3, [pc, #360]	; (80026bc <BLDC_Phase_switching+0x204>)
 8002552:	2108      	movs	r1, #8
 8002554:	0018      	movs	r0, r3
 8002556:	f003 fd19 	bl	8005f8c <HAL_TIM_PWM_Stop>
 800255a:	23e0      	movs	r3, #224	; 0xe0
 800255c:	021b      	lsls	r3, r3, #8
 800255e:	4858      	ldr	r0, [pc, #352]	; (80026c0 <BLDC_Phase_switching+0x208>)
 8002560:	2200      	movs	r2, #0
 8002562:	0019      	movs	r1, r3
 8002564:	f002 fc66 	bl	8004e34 <HAL_GPIO_WritePin>
 8002568:	4b54      	ldr	r3, [pc, #336]	; (80026bc <BLDC_Phase_switching+0x204>)
 800256a:	2100      	movs	r1, #0
 800256c:	0018      	movs	r0, r3
 800256e:	f003 fc5b 	bl	8005e28 <HAL_TIM_PWM_Start>
 8002572:	2380      	movs	r3, #128	; 0x80
 8002574:	021b      	lsls	r3, r3, #8
 8002576:	4852      	ldr	r0, [pc, #328]	; (80026c0 <BLDC_Phase_switching+0x208>)
 8002578:	2201      	movs	r2, #1
 800257a:	0019      	movs	r1, r3
 800257c:	f002 fc5a 	bl	8004e34 <HAL_GPIO_WritePin>
				break;
 8002580:	e095      	b.n	80026ae <BLDC_Phase_switching+0x1f6>
			case 6:
				BHCL_ON;
 8002582:	4b4e      	ldr	r3, [pc, #312]	; (80026bc <BLDC_Phase_switching+0x204>)
 8002584:	2100      	movs	r1, #0
 8002586:	0018      	movs	r0, r3
 8002588:	f003 fd00 	bl	8005f8c <HAL_TIM_PWM_Stop>
 800258c:	4b4b      	ldr	r3, [pc, #300]	; (80026bc <BLDC_Phase_switching+0x204>)
 800258e:	2104      	movs	r1, #4
 8002590:	0018      	movs	r0, r3
 8002592:	f003 fcfb 	bl	8005f8c <HAL_TIM_PWM_Stop>
 8002596:	4b49      	ldr	r3, [pc, #292]	; (80026bc <BLDC_Phase_switching+0x204>)
 8002598:	2108      	movs	r1, #8
 800259a:	0018      	movs	r0, r3
 800259c:	f003 fcf6 	bl	8005f8c <HAL_TIM_PWM_Stop>
 80025a0:	23e0      	movs	r3, #224	; 0xe0
 80025a2:	021b      	lsls	r3, r3, #8
 80025a4:	4846      	ldr	r0, [pc, #280]	; (80026c0 <BLDC_Phase_switching+0x208>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	0019      	movs	r1, r3
 80025aa:	f002 fc43 	bl	8004e34 <HAL_GPIO_WritePin>
 80025ae:	4b43      	ldr	r3, [pc, #268]	; (80026bc <BLDC_Phase_switching+0x204>)
 80025b0:	2104      	movs	r1, #4
 80025b2:	0018      	movs	r0, r3
 80025b4:	f003 fc38 	bl	8005e28 <HAL_TIM_PWM_Start>
 80025b8:	2380      	movs	r3, #128	; 0x80
 80025ba:	021b      	lsls	r3, r3, #8
 80025bc:	4840      	ldr	r0, [pc, #256]	; (80026c0 <BLDC_Phase_switching+0x208>)
 80025be:	2201      	movs	r2, #1
 80025c0:	0019      	movs	r1, r3
 80025c2:	f002 fc37 	bl	8004e34 <HAL_GPIO_WritePin>
				break;
 80025c6:	e072      	b.n	80026ae <BLDC_Phase_switching+0x1f6>
			case 2:
				BHAL_ON;
 80025c8:	4b3c      	ldr	r3, [pc, #240]	; (80026bc <BLDC_Phase_switching+0x204>)
 80025ca:	2100      	movs	r1, #0
 80025cc:	0018      	movs	r0, r3
 80025ce:	f003 fcdd 	bl	8005f8c <HAL_TIM_PWM_Stop>
 80025d2:	4b3a      	ldr	r3, [pc, #232]	; (80026bc <BLDC_Phase_switching+0x204>)
 80025d4:	2104      	movs	r1, #4
 80025d6:	0018      	movs	r0, r3
 80025d8:	f003 fcd8 	bl	8005f8c <HAL_TIM_PWM_Stop>
 80025dc:	4b37      	ldr	r3, [pc, #220]	; (80026bc <BLDC_Phase_switching+0x204>)
 80025de:	2108      	movs	r1, #8
 80025e0:	0018      	movs	r0, r3
 80025e2:	f003 fcd3 	bl	8005f8c <HAL_TIM_PWM_Stop>
 80025e6:	23e0      	movs	r3, #224	; 0xe0
 80025e8:	021b      	lsls	r3, r3, #8
 80025ea:	4835      	ldr	r0, [pc, #212]	; (80026c0 <BLDC_Phase_switching+0x208>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	0019      	movs	r1, r3
 80025f0:	f002 fc20 	bl	8004e34 <HAL_GPIO_WritePin>
 80025f4:	4b31      	ldr	r3, [pc, #196]	; (80026bc <BLDC_Phase_switching+0x204>)
 80025f6:	2104      	movs	r1, #4
 80025f8:	0018      	movs	r0, r3
 80025fa:	f003 fc15 	bl	8005e28 <HAL_TIM_PWM_Start>
 80025fe:	2380      	movs	r3, #128	; 0x80
 8002600:	019b      	lsls	r3, r3, #6
 8002602:	482f      	ldr	r0, [pc, #188]	; (80026c0 <BLDC_Phase_switching+0x208>)
 8002604:	2201      	movs	r2, #1
 8002606:	0019      	movs	r1, r3
 8002608:	f002 fc14 	bl	8004e34 <HAL_GPIO_WritePin>
				break;
 800260c:	e04f      	b.n	80026ae <BLDC_Phase_switching+0x1f6>
			case 3:
				CHAL_ON;
 800260e:	4b2b      	ldr	r3, [pc, #172]	; (80026bc <BLDC_Phase_switching+0x204>)
 8002610:	2100      	movs	r1, #0
 8002612:	0018      	movs	r0, r3
 8002614:	f003 fcba 	bl	8005f8c <HAL_TIM_PWM_Stop>
 8002618:	4b28      	ldr	r3, [pc, #160]	; (80026bc <BLDC_Phase_switching+0x204>)
 800261a:	2104      	movs	r1, #4
 800261c:	0018      	movs	r0, r3
 800261e:	f003 fcb5 	bl	8005f8c <HAL_TIM_PWM_Stop>
 8002622:	4b26      	ldr	r3, [pc, #152]	; (80026bc <BLDC_Phase_switching+0x204>)
 8002624:	2108      	movs	r1, #8
 8002626:	0018      	movs	r0, r3
 8002628:	f003 fcb0 	bl	8005f8c <HAL_TIM_PWM_Stop>
 800262c:	23e0      	movs	r3, #224	; 0xe0
 800262e:	021b      	lsls	r3, r3, #8
 8002630:	4823      	ldr	r0, [pc, #140]	; (80026c0 <BLDC_Phase_switching+0x208>)
 8002632:	2200      	movs	r2, #0
 8002634:	0019      	movs	r1, r3
 8002636:	f002 fbfd 	bl	8004e34 <HAL_GPIO_WritePin>
 800263a:	4b20      	ldr	r3, [pc, #128]	; (80026bc <BLDC_Phase_switching+0x204>)
 800263c:	2108      	movs	r1, #8
 800263e:	0018      	movs	r0, r3
 8002640:	f003 fbf2 	bl	8005e28 <HAL_TIM_PWM_Start>
 8002644:	2380      	movs	r3, #128	; 0x80
 8002646:	019b      	lsls	r3, r3, #6
 8002648:	481d      	ldr	r0, [pc, #116]	; (80026c0 <BLDC_Phase_switching+0x208>)
 800264a:	2201      	movs	r2, #1
 800264c:	0019      	movs	r1, r3
 800264e:	f002 fbf1 	bl	8004e34 <HAL_GPIO_WritePin>
				break;
 8002652:	e02c      	b.n	80026ae <BLDC_Phase_switching+0x1f6>
			case 1:
				CHBL_ON;
 8002654:	4b19      	ldr	r3, [pc, #100]	; (80026bc <BLDC_Phase_switching+0x204>)
 8002656:	2100      	movs	r1, #0
 8002658:	0018      	movs	r0, r3
 800265a:	f003 fc97 	bl	8005f8c <HAL_TIM_PWM_Stop>
 800265e:	4b17      	ldr	r3, [pc, #92]	; (80026bc <BLDC_Phase_switching+0x204>)
 8002660:	2104      	movs	r1, #4
 8002662:	0018      	movs	r0, r3
 8002664:	f003 fc92 	bl	8005f8c <HAL_TIM_PWM_Stop>
 8002668:	4b14      	ldr	r3, [pc, #80]	; (80026bc <BLDC_Phase_switching+0x204>)
 800266a:	2108      	movs	r1, #8
 800266c:	0018      	movs	r0, r3
 800266e:	f003 fc8d 	bl	8005f8c <HAL_TIM_PWM_Stop>
 8002672:	23e0      	movs	r3, #224	; 0xe0
 8002674:	021b      	lsls	r3, r3, #8
 8002676:	4812      	ldr	r0, [pc, #72]	; (80026c0 <BLDC_Phase_switching+0x208>)
 8002678:	2200      	movs	r2, #0
 800267a:	0019      	movs	r1, r3
 800267c:	f002 fbda 	bl	8004e34 <HAL_GPIO_WritePin>
 8002680:	4b0e      	ldr	r3, [pc, #56]	; (80026bc <BLDC_Phase_switching+0x204>)
 8002682:	2108      	movs	r1, #8
 8002684:	0018      	movs	r0, r3
 8002686:	f003 fbcf 	bl	8005e28 <HAL_TIM_PWM_Start>
 800268a:	2380      	movs	r3, #128	; 0x80
 800268c:	01db      	lsls	r3, r3, #7
 800268e:	480c      	ldr	r0, [pc, #48]	; (80026c0 <BLDC_Phase_switching+0x208>)
 8002690:	2201      	movs	r2, #1
 8002692:	0019      	movs	r1, r3
 8002694:	f002 fbce 	bl	8004e34 <HAL_GPIO_WritePin>
				adc_val->commutation_delay = __HAL_TIM_GET_COUNTER(&htim15);
 8002698:	4b0a      	ldr	r3, [pc, #40]	; (80026c4 <BLDC_Phase_switching+0x20c>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800269e:	b29a      	uxth	r2, r3
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	82da      	strh	r2, [r3, #22]
				HAL_TIM_Base_Stop(&htim15);
 80026a4:	4b07      	ldr	r3, [pc, #28]	; (80026c4 <BLDC_Phase_switching+0x20c>)
 80026a6:	0018      	movs	r0, r3
 80026a8:	f003 f9bc 	bl	8005a24 <HAL_TIM_Base_Stop>
				break;
 80026ac:	46c0      	nop			; (mov r8, r8)
//			default:
//				BLDC_Driving_test();

		}

}
 80026ae:	46c0      	nop			; (mov r8, r8)
 80026b0:	46bd      	mov	sp, r7
 80026b2:	b002      	add	sp, #8
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	46c0      	nop			; (mov r8, r8)
 80026b8:	0800d0f4 	.word	0x0800d0f4
 80026bc:	200002c4 	.word	0x200002c4
 80026c0:	48000400 	.word	0x48000400
 80026c4:	200003e4 	.word	0x200003e4

080026c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 80026cc:	f001 fb1a 	bl	8003d04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80026d0:	f000 f894 	bl	80027fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80026d4:	f000 fbe0 	bl	8002e98 <MX_GPIO_Init>
  MX_DMA_Init();
 80026d8:	f000 fbc0 	bl	8002e5c <MX_DMA_Init>
  MX_ADC_Init();
 80026dc:	f000 f9ec 	bl	8002ab8 <MX_ADC_Init>
//  MX_SPI1_Init();
  MX_TIM1_Init();
 80026e0:	f000 fe72 	bl	80033c8 <MX_TIM1_Init>
  MX_TIM3_Init();
 80026e4:	f000 ff76 	bl	80035d4 <MX_TIM3_Init>
  MX_TIM6_Init();
 80026e8:	f001 f810 	bl	800370c <MX_TIM6_Init>
  MX_TIM14_Init();
 80026ec:	f001 f832 	bl	8003754 <MX_TIM14_Init>
  MX_TIM15_Init();
 80026f0:	f001 f87c 	bl	80037ec <MX_TIM15_Init>
  MX_USART1_UART_Init();
 80026f4:	f001 fa0a 	bl	8003b0c <MX_USART1_UART_Init>
  HAL_TIM_Base_Start_IT(&htim6);
 80026f8:	4b32      	ldr	r3, [pc, #200]	; (80027c4 <main+0xfc>)
 80026fa:	0018      	movs	r0, r3
 80026fc:	f003 f9b8 	bl	8005a70 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim14);
 8002700:	4b31      	ldr	r3, [pc, #196]	; (80027c8 <main+0x100>)
 8002702:	0018      	movs	r0, r3
 8002704:	f003 f9b4 	bl	8005a70 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart1, &rxdata, sizeof(rxdata));
 8002708:	4930      	ldr	r1, [pc, #192]	; (80027cc <main+0x104>)
 800270a:	4b31      	ldr	r3, [pc, #196]	; (80027d0 <main+0x108>)
 800270c:	2201      	movs	r2, #1
 800270e:	0018      	movs	r0, r3
 8002710:	f004 fda2 	bl	8007258 <HAL_UART_Receive_IT>
	if(HAL_ADC_Start_DMA(&hadc, (uint32_t*)adc_buf, sizeof(adc_buf)/2)!=HAL_OK)//Remember that the length of DMA is half world and size of return bytes:that is double of the data transmited so the array overfllow!
 8002714:	492f      	ldr	r1, [pc, #188]	; (80027d4 <main+0x10c>)
 8002716:	4b30      	ldr	r3, [pc, #192]	; (80027d8 <main+0x110>)
 8002718:	2209      	movs	r2, #9
 800271a:	0018      	movs	r0, r3
 800271c:	f001 fc96 	bl	800404c <HAL_ADC_Start_DMA>
 8002720:	1e03      	subs	r3, r0, #0
 8002722:	d001      	beq.n	8002728 <main+0x60>
	{
	 Error_Handler(); //This function also enable the interruption
 8002724:	f000 f8e0 	bl	80028e8 <Error_Handler>

  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  HAL_TIM_OC_Start(&htim1,TIM_CHANNEL_4);
 8002728:	4b2c      	ldr	r3, [pc, #176]	; (80027dc <main+0x114>)
 800272a:	210c      	movs	r1, #12
 800272c:	0018      	movs	r0, r3
 800272e:	f003 fa71 	bl	8005c14 <HAL_TIM_OC_Start>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002732:	4b2b      	ldr	r3, [pc, #172]	; (80027e0 <main+0x118>)
 8002734:	2100      	movs	r1, #0
 8002736:	0018      	movs	r0, r3
 8002738:	f003 fb76 	bl	8005e28 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800273c:	4b28      	ldr	r3, [pc, #160]	; (80027e0 <main+0x118>)
 800273e:	2104      	movs	r1, #4
 8002740:	0018      	movs	r0, r3
 8002742:	f003 fb71 	bl	8005e28 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8002746:	4b26      	ldr	r3, [pc, #152]	; (80027e0 <main+0x118>)
 8002748:	2108      	movs	r1, #8
 800274a:	0018      	movs	r0, r3
 800274c:	f003 fb6c 	bl	8005e28 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8002750:	4b23      	ldr	r3, [pc, #140]	; (80027e0 <main+0x118>)
 8002752:	210c      	movs	r1, #12
 8002754:	0018      	movs	r0, r3
 8002756:	f003 fb67 	bl	8005e28 <HAL_TIM_PWM_Start>
  /****************************************/
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(adc_buf[0]>100||adc_buf[1]>100||adc_buf[2]>100)//adc_val.commutation_delay!=0)
 800275a:	4b1e      	ldr	r3, [pc, #120]	; (80027d4 <main+0x10c>)
 800275c:	881b      	ldrh	r3, [r3, #0]
 800275e:	2b64      	cmp	r3, #100	; 0x64
 8002760:	d807      	bhi.n	8002772 <main+0xaa>
 8002762:	4b1c      	ldr	r3, [pc, #112]	; (80027d4 <main+0x10c>)
 8002764:	885b      	ldrh	r3, [r3, #2]
 8002766:	2b64      	cmp	r3, #100	; 0x64
 8002768:	d803      	bhi.n	8002772 <main+0xaa>
 800276a:	4b1a      	ldr	r3, [pc, #104]	; (80027d4 <main+0x10c>)
 800276c:	889b      	ldrh	r3, [r3, #4]
 800276e:	2b64      	cmp	r3, #100	; 0x64
 8002770:	d921      	bls.n	80027b6 <main+0xee>
	  {
		printf("\r\n threshole:%d", adc_val.cross_zero_threshole);
 8002772:	4b1c      	ldr	r3, [pc, #112]	; (80027e4 <main+0x11c>)
 8002774:	8b5b      	ldrh	r3, [r3, #26]
 8002776:	001a      	movs	r2, r3
 8002778:	4b1b      	ldr	r3, [pc, #108]	; (80027e8 <main+0x120>)
 800277a:	0011      	movs	r1, r2
 800277c:	0018      	movs	r0, r3
 800277e:	f006 fd73 	bl	8009268 <iprintf>
		printf("\r\n tim14 arr:%d", TIM14->ARR);
 8002782:	4b1a      	ldr	r3, [pc, #104]	; (80027ec <main+0x124>)
 8002784:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002786:	4b1a      	ldr	r3, [pc, #104]	; (80027f0 <main+0x128>)
 8002788:	0011      	movs	r1, r2
 800278a:	0018      	movs	r0, r3
 800278c:	f006 fd6c 	bl	8009268 <iprintf>
		printf("\r\n commutation time:%d", adc_val.commutation_delay);
 8002790:	4b14      	ldr	r3, [pc, #80]	; (80027e4 <main+0x11c>)
 8002792:	8adb      	ldrh	r3, [r3, #22]
 8002794:	001a      	movs	r2, r3
 8002796:	4b17      	ldr	r3, [pc, #92]	; (80027f4 <main+0x12c>)
 8002798:	0011      	movs	r1, r2
 800279a:	0018      	movs	r0, r3
 800279c:	f006 fd64 	bl	8009268 <iprintf>
		printf("\r\n BEMF A:%d B:%d C:%d", adc_buf[0], adc_buf[1], adc_buf[2]);
 80027a0:	4b0c      	ldr	r3, [pc, #48]	; (80027d4 <main+0x10c>)
 80027a2:	881b      	ldrh	r3, [r3, #0]
 80027a4:	0019      	movs	r1, r3
 80027a6:	4b0b      	ldr	r3, [pc, #44]	; (80027d4 <main+0x10c>)
 80027a8:	885b      	ldrh	r3, [r3, #2]
 80027aa:	001a      	movs	r2, r3
 80027ac:	4b09      	ldr	r3, [pc, #36]	; (80027d4 <main+0x10c>)
 80027ae:	889b      	ldrh	r3, [r3, #4]
 80027b0:	4811      	ldr	r0, [pc, #68]	; (80027f8 <main+0x130>)
 80027b2:	f006 fd59 	bl	8009268 <iprintf>
	  }
	  delay_us(1000);
 80027b6:	23fa      	movs	r3, #250	; 0xfa
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	0018      	movs	r0, r3
 80027bc:	f001 f978 	bl	8003ab0 <delay_us>
	  if(adc_buf[0]>100||adc_buf[1]>100||adc_buf[2]>100)//adc_val.commutation_delay!=0)
 80027c0:	e7cb      	b.n	800275a <main+0x92>
 80027c2:	46c0      	nop			; (mov r8, r8)
 80027c4:	20000354 	.word	0x20000354
 80027c8:	2000039c 	.word	0x2000039c
 80027cc:	2000052b 	.word	0x2000052b
 80027d0:	20000530 	.word	0x20000530
 80027d4:	20000224 	.word	0x20000224
 80027d8:	20000238 	.word	0x20000238
 80027dc:	200002c4 	.word	0x200002c4
 80027e0:	2000030c 	.word	0x2000030c
 80027e4:	20000004 	.word	0x20000004
 80027e8:	0800d008 	.word	0x0800d008
 80027ec:	40002000 	.word	0x40002000
 80027f0:	0800d018 	.word	0x0800d018
 80027f4:	0800d028 	.word	0x0800d028
 80027f8:	0800d040 	.word	0x0800d040

080027fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80027fc:	b590      	push	{r4, r7, lr}
 80027fe:	b095      	sub	sp, #84	; 0x54
 8002800:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002802:	2420      	movs	r4, #32
 8002804:	193b      	adds	r3, r7, r4
 8002806:	0018      	movs	r0, r3
 8002808:	2330      	movs	r3, #48	; 0x30
 800280a:	001a      	movs	r2, r3
 800280c:	2100      	movs	r1, #0
 800280e:	f005 feac 	bl	800856a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002812:	2310      	movs	r3, #16
 8002814:	18fb      	adds	r3, r7, r3
 8002816:	0018      	movs	r0, r3
 8002818:	2310      	movs	r3, #16
 800281a:	001a      	movs	r2, r3
 800281c:	2100      	movs	r1, #0
 800281e:	f005 fea4 	bl	800856a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002822:	003b      	movs	r3, r7
 8002824:	0018      	movs	r0, r3
 8002826:	2310      	movs	r3, #16
 8002828:	001a      	movs	r2, r3
 800282a:	2100      	movs	r1, #0
 800282c:	f005 fe9d 	bl	800856a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002830:	0021      	movs	r1, r4
 8002832:	187b      	adds	r3, r7, r1
 8002834:	2202      	movs	r2, #2
 8002836:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002838:	187b      	adds	r3, r7, r1
 800283a:	2201      	movs	r2, #1
 800283c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800283e:	187b      	adds	r3, r7, r1
 8002840:	2210      	movs	r2, #16
 8002842:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002844:	187b      	adds	r3, r7, r1
 8002846:	2202      	movs	r2, #2
 8002848:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800284a:	187b      	adds	r3, r7, r1
 800284c:	2200      	movs	r2, #0
 800284e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8002850:	187b      	adds	r3, r7, r1
 8002852:	22a0      	movs	r2, #160	; 0xa0
 8002854:	0392      	lsls	r2, r2, #14
 8002856:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002858:	187b      	adds	r3, r7, r1
 800285a:	2200      	movs	r2, #0
 800285c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800285e:	187b      	adds	r3, r7, r1
 8002860:	0018      	movs	r0, r3
 8002862:	f002 fb1f 	bl	8004ea4 <HAL_RCC_OscConfig>
 8002866:	1e03      	subs	r3, r0, #0
 8002868:	d001      	beq.n	800286e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800286a:	f000 f83d 	bl	80028e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800286e:	2110      	movs	r1, #16
 8002870:	187b      	adds	r3, r7, r1
 8002872:	2207      	movs	r2, #7
 8002874:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002876:	187b      	adds	r3, r7, r1
 8002878:	2202      	movs	r2, #2
 800287a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800287c:	187b      	adds	r3, r7, r1
 800287e:	2200      	movs	r2, #0
 8002880:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002882:	187b      	adds	r3, r7, r1
 8002884:	2200      	movs	r2, #0
 8002886:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002888:	187b      	adds	r3, r7, r1
 800288a:	2101      	movs	r1, #1
 800288c:	0018      	movs	r0, r3
 800288e:	f002 fe23 	bl	80054d8 <HAL_RCC_ClockConfig>
 8002892:	1e03      	subs	r3, r0, #0
 8002894:	d001      	beq.n	800289a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002896:	f000 f827 	bl	80028e8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800289a:	003b      	movs	r3, r7
 800289c:	2201      	movs	r2, #1
 800289e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80028a0:	003b      	movs	r3, r7
 80028a2:	2200      	movs	r2, #0
 80028a4:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028a6:	003b      	movs	r3, r7
 80028a8:	0018      	movs	r0, r3
 80028aa:	f002 ff59 	bl	8005760 <HAL_RCCEx_PeriphCLKConfig>
 80028ae:	1e03      	subs	r3, r0, #0
 80028b0:	d001      	beq.n	80028b6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80028b2:	f000 f819 	bl	80028e8 <Error_Handler>
  }
}
 80028b6:	46c0      	nop			; (mov r8, r8)
 80028b8:	46bd      	mov	sp, r7
 80028ba:	b015      	add	sp, #84	; 0x54
 80028bc:	bd90      	pop	{r4, r7, pc}
	...

080028c0 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1 , (uint8_t *)&ch, 1, 0xFFFF);
 80028c8:	4b05      	ldr	r3, [pc, #20]	; (80028e0 <__io_putchar+0x20>)
 80028ca:	1d39      	adds	r1, r7, #4
 80028cc:	4805      	ldr	r0, [pc, #20]	; (80028e4 <__io_putchar+0x24>)
 80028ce:	2201      	movs	r2, #1
 80028d0:	f004 fc22 	bl	8007118 <HAL_UART_Transmit>
    return ch;
 80028d4:	687b      	ldr	r3, [r7, #4]
}
 80028d6:	0018      	movs	r0, r3
 80028d8:	46bd      	mov	sp, r7
 80028da:	b002      	add	sp, #8
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	46c0      	nop			; (mov r8, r8)
 80028e0:	0000ffff 	.word	0x0000ffff
 80028e4:	20000530 	.word	0x20000530

080028e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028ec:	b672      	cpsid	i
}
 80028ee:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80028f0:	e7fe      	b.n	80028f0 <Error_Handler+0x8>
	...

080028f4 <HAL_TIM_PeriodElapsedCallback>:
  /* USER CODE END 6 */
}
#endif /* USE_FULL_ASSERT */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
	if(htim == &htim6)
 80028fc:	687a      	ldr	r2, [r7, #4]
 80028fe:	4b23      	ldr	r3, [pc, #140]	; (800298c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002900:	429a      	cmp	r2, r3
 8002902:	d116      	bne.n	8002932 <HAL_TIM_PeriodElapsedCallback+0x3e>
	{
		static int period1 = 1000;
		period1 = period1<50? 1000: period1-20;
 8002904:	4b22      	ldr	r3, [pc, #136]	; (8002990 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2b31      	cmp	r3, #49	; 0x31
 800290a:	dd04      	ble.n	8002916 <HAL_TIM_PeriodElapsedCallback+0x22>
 800290c:	4b20      	ldr	r3, [pc, #128]	; (8002990 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	3b14      	subs	r3, #20
 8002912:	001a      	movs	r2, r3
 8002914:	e001      	b.n	800291a <HAL_TIM_PeriodElapsedCallback+0x26>
 8002916:	23fa      	movs	r3, #250	; 0xfa
 8002918:	009a      	lsls	r2, r3, #2
 800291a:	4b1d      	ldr	r3, [pc, #116]	; (8002990 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800291c:	601a      	str	r2, [r3, #0]
		TIM6->ARR=period1;
 800291e:	4b1c      	ldr	r3, [pc, #112]	; (8002990 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	4b1c      	ldr	r3, [pc, #112]	; (8002994 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002924:	62da      	str	r2, [r3, #44]	; 0x2c
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_0);
 8002926:	4b1c      	ldr	r3, [pc, #112]	; (8002998 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002928:	2101      	movs	r1, #1
 800292a:	0018      	movs	r0, r3
 800292c:	f002 fa9f 	bl	8004e6e <HAL_GPIO_TogglePin>
				period1-=1;
				TIM14->ARR=period1;
			}

	}
}
 8002930:	e028      	b.n	8002984 <HAL_TIM_PeriodElapsedCallback+0x90>
	else if(htim == &htim14)
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	4b19      	ldr	r3, [pc, #100]	; (800299c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002936:	429a      	cmp	r2, r3
 8002938:	d124      	bne.n	8002984 <HAL_TIM_PeriodElapsedCallback+0x90>
		if(adc_val.commutation_timeout >20000)//if 100ms no phase switching
 800293a:	4b19      	ldr	r3, [pc, #100]	; (80029a0 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800293c:	8b1b      	ldrh	r3, [r3, #24]
 800293e:	4a19      	ldr	r2, [pc, #100]	; (80029a4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d905      	bls.n	8002950 <HAL_TIM_PeriodElapsedCallback+0x5c>
			adc_val.commutation_timeout = 0;
 8002944:	4b16      	ldr	r3, [pc, #88]	; (80029a0 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002946:	2200      	movs	r2, #0
 8002948:	831a      	strh	r2, [r3, #24]
			adc_val.commutation_delay 	= 0;
 800294a:	4b15      	ldr	r3, [pc, #84]	; (80029a0 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800294c:	2200      	movs	r2, #0
 800294e:	82da      	strh	r2, [r3, #22]
			BLDC_Driving_test();
 8002950:	f7ff fca6 	bl	80022a0 <BLDC_Driving_test>
			if(count++==6&&period1>25)
 8002954:	4b14      	ldr	r3, [pc, #80]	; (80029a8 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	1c5a      	adds	r2, r3, #1
 800295a:	b2d1      	uxtb	r1, r2
 800295c:	4a12      	ldr	r2, [pc, #72]	; (80029a8 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800295e:	7011      	strb	r1, [r2, #0]
 8002960:	2b06      	cmp	r3, #6
 8002962:	d10f      	bne.n	8002984 <HAL_TIM_PeriodElapsedCallback+0x90>
 8002964:	4b11      	ldr	r3, [pc, #68]	; (80029ac <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2b19      	cmp	r3, #25
 800296a:	dd0b      	ble.n	8002984 <HAL_TIM_PeriodElapsedCallback+0x90>
				count = 0;
 800296c:	4b0e      	ldr	r3, [pc, #56]	; (80029a8 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800296e:	2200      	movs	r2, #0
 8002970:	701a      	strb	r2, [r3, #0]
				period1-=1;
 8002972:	4b0e      	ldr	r3, [pc, #56]	; (80029ac <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	1e5a      	subs	r2, r3, #1
 8002978:	4b0c      	ldr	r3, [pc, #48]	; (80029ac <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800297a:	601a      	str	r2, [r3, #0]
				TIM14->ARR=period1;
 800297c:	4b0b      	ldr	r3, [pc, #44]	; (80029ac <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	4b0b      	ldr	r3, [pc, #44]	; (80029b0 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8002982:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002984:	46c0      	nop			; (mov r8, r8)
 8002986:	46bd      	mov	sp, r7
 8002988:	b002      	add	sp, #8
 800298a:	bd80      	pop	{r7, pc}
 800298c:	20000354 	.word	0x20000354
 8002990:	20000020 	.word	0x20000020
 8002994:	40001000 	.word	0x40001000
 8002998:	48000800 	.word	0x48000800
 800299c:	2000039c 	.word	0x2000039c
 80029a0:	20000004 	.word	0x20000004
 80029a4:	00004e20 	.word	0x00004e20
 80029a8:	20000236 	.word	0x20000236
 80029ac:	20000024 	.word	0x20000024
 80029b0:	40002000 	.word	0x40002000

080029b4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)//every byte transmit complete, enter this function
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	4b2b      	ldr	r3, [pc, #172]	; (8002a6c <HAL_UART_RxCpltCallback+0xb8>)
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d14e      	bne.n	8002a62 <HAL_UART_RxCpltCallback+0xae>
	{
		extern uint8_t cnt;
		cnt=cnt==255?1:cnt+1;
 80029c4:	4b2a      	ldr	r3, [pc, #168]	; (8002a70 <HAL_UART_RxCpltCallback+0xbc>)
 80029c6:	781b      	ldrb	r3, [r3, #0]
 80029c8:	2bff      	cmp	r3, #255	; 0xff
 80029ca:	d004      	beq.n	80029d6 <HAL_UART_RxCpltCallback+0x22>
 80029cc:	4b28      	ldr	r3, [pc, #160]	; (8002a70 <HAL_UART_RxCpltCallback+0xbc>)
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	3301      	adds	r3, #1
 80029d2:	b2da      	uxtb	r2, r3
 80029d4:	e000      	b.n	80029d8 <HAL_UART_RxCpltCallback+0x24>
 80029d6:	2201      	movs	r2, #1
 80029d8:	4b25      	ldr	r3, [pc, #148]	; (8002a70 <HAL_UART_RxCpltCallback+0xbc>)
 80029da:	701a      	strb	r2, [r3, #0]
		rxbuf[cnt] = rxdata;
 80029dc:	4b24      	ldr	r3, [pc, #144]	; (8002a70 <HAL_UART_RxCpltCallback+0xbc>)
 80029de:	781b      	ldrb	r3, [r3, #0]
 80029e0:	001a      	movs	r2, r3
 80029e2:	4b24      	ldr	r3, [pc, #144]	; (8002a74 <HAL_UART_RxCpltCallback+0xc0>)
 80029e4:	7819      	ldrb	r1, [r3, #0]
 80029e6:	4b24      	ldr	r3, [pc, #144]	; (8002a78 <HAL_UART_RxCpltCallback+0xc4>)
 80029e8:	5499      	strb	r1, [r3, r2]
		switch(rxbuf[cnt])
 80029ea:	4b21      	ldr	r3, [pc, #132]	; (8002a70 <HAL_UART_RxCpltCallback+0xbc>)
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	001a      	movs	r2, r3
 80029f0:	4b21      	ldr	r3, [pc, #132]	; (8002a78 <HAL_UART_RxCpltCallback+0xc4>)
 80029f2:	5c9b      	ldrb	r3, [r3, r2]
 80029f4:	2b34      	cmp	r3, #52	; 0x34
 80029f6:	dc09      	bgt.n	8002a0c <HAL_UART_RxCpltCallback+0x58>
 80029f8:	2b2b      	cmp	r3, #43	; 0x2b
 80029fa:	db25      	blt.n	8002a48 <HAL_UART_RxCpltCallback+0x94>
 80029fc:	3b2b      	subs	r3, #43	; 0x2b
 80029fe:	2b09      	cmp	r3, #9
 8002a00:	d822      	bhi.n	8002a48 <HAL_UART_RxCpltCallback+0x94>
 8002a02:	009a      	lsls	r2, r3, #2
 8002a04:	4b1d      	ldr	r3, [pc, #116]	; (8002a7c <HAL_UART_RxCpltCallback+0xc8>)
 8002a06:	18d3      	adds	r3, r2, r3
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	469f      	mov	pc, r3
 8002a0c:	2b70      	cmp	r3, #112	; 0x70
 8002a0e:	d012      	beq.n	8002a36 <HAL_UART_RxCpltCallback+0x82>
		case '4':
		{
			TIM14->ARR--;
		}
		default:
			break;
 8002a10:	e01a      	b.n	8002a48 <HAL_UART_RxCpltCallback+0x94>
			HAL_TIM_Base_Stop_IT(&htim6);
 8002a12:	4b1b      	ldr	r3, [pc, #108]	; (8002a80 <HAL_UART_RxCpltCallback+0xcc>)
 8002a14:	0018      	movs	r0, r3
 8002a16:	f003 f877 	bl	8005b08 <HAL_TIM_Base_Stop_IT>
			break;
 8002a1a:	e016      	b.n	8002a4a <HAL_UART_RxCpltCallback+0x96>
			HAL_TIM_Base_Start_IT(&htim6);
 8002a1c:	4b18      	ldr	r3, [pc, #96]	; (8002a80 <HAL_UART_RxCpltCallback+0xcc>)
 8002a1e:	0018      	movs	r0, r3
 8002a20:	f003 f826 	bl	8005a70 <HAL_TIM_Base_Start_IT>
			break;
 8002a24:	e011      	b.n	8002a4a <HAL_UART_RxCpltCallback+0x96>
			BT_PWM_handle(TURE);
 8002a26:	2001      	movs	r0, #1
 8002a28:	f001 f8f6 	bl	8003c18 <BT_PWM_handle>
			break;
 8002a2c:	e00d      	b.n	8002a4a <HAL_UART_RxCpltCallback+0x96>
			BT_PWM_handle(FALSE);
 8002a2e:	2000      	movs	r0, #0
 8002a30:	f001 f8f2 	bl	8003c18 <BT_PWM_handle>
			break;
 8002a34:	e009      	b.n	8002a4a <HAL_UART_RxCpltCallback+0x96>
			HAL_TIM_Base_Stop_IT(&htim1);
 8002a36:	4b13      	ldr	r3, [pc, #76]	; (8002a84 <HAL_UART_RxCpltCallback+0xd0>)
 8002a38:	0018      	movs	r0, r3
 8002a3a:	f003 f865 	bl	8005b08 <HAL_TIM_Base_Stop_IT>
			break;
 8002a3e:	e004      	b.n	8002a4a <HAL_UART_RxCpltCallback+0x96>
			TIM14->ARR--;
 8002a40:	4b11      	ldr	r3, [pc, #68]	; (8002a88 <HAL_UART_RxCpltCallback+0xd4>)
 8002a42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a44:	3a01      	subs	r2, #1
 8002a46:	62da      	str	r2, [r3, #44]	; 0x2c
			break;
 8002a48:	46c0      	nop			; (mov r8, r8)
		}
		HAL_UART_Receive_IT(&huart1, &rxdata, sizeof(rxdata));
 8002a4a:	490a      	ldr	r1, [pc, #40]	; (8002a74 <HAL_UART_RxCpltCallback+0xc0>)
 8002a4c:	4b07      	ldr	r3, [pc, #28]	; (8002a6c <HAL_UART_RxCpltCallback+0xb8>)
 8002a4e:	2201      	movs	r2, #1
 8002a50:	0018      	movs	r0, r3
 8002a52:	f004 fc01 	bl	8007258 <HAL_UART_Receive_IT>
		cnt++;
 8002a56:	4b06      	ldr	r3, [pc, #24]	; (8002a70 <HAL_UART_RxCpltCallback+0xbc>)
 8002a58:	781b      	ldrb	r3, [r3, #0]
 8002a5a:	3301      	adds	r3, #1
 8002a5c:	b2da      	uxtb	r2, r3
 8002a5e:	4b04      	ldr	r3, [pc, #16]	; (8002a70 <HAL_UART_RxCpltCallback+0xbc>)
 8002a60:	701a      	strb	r2, [r3, #0]
	}
}
 8002a62:	46c0      	nop			; (mov r8, r8)
 8002a64:	46bd      	mov	sp, r7
 8002a66:	b002      	add	sp, #8
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	46c0      	nop			; (mov r8, r8)
 8002a6c:	20000530 	.word	0x20000530
 8002a70:	2000052c 	.word	0x2000052c
 8002a74:	2000052b 	.word	0x2000052b
 8002a78:	2000042c 	.word	0x2000042c
 8002a7c:	0800d110 	.word	0x0800d110
 8002a80:	20000354 	.word	0x20000354
 8002a84:	200002c4 	.word	0x200002c4
 8002a88:	40002000 	.word	0x40002000

08002a8c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)// Using tim15 to get a 88us between each trigger 38us to transfer data?
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b08a      	sub	sp, #40	; 0x28
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6278      	str	r0, [r7, #36]	; 0x24
	My_ADC_getvalue(adc_buf, &adc_val);
 8002a94:	003b      	movs	r3, r7
 8002a96:	4a06      	ldr	r2, [pc, #24]	; (8002ab0 <HAL_ADC_ConvCpltCallback+0x24>)
 8002a98:	4906      	ldr	r1, [pc, #24]	; (8002ab4 <HAL_ADC_ConvCpltCallback+0x28>)
 8002a9a:	0018      	movs	r0, r3
 8002a9c:	f000 f940 	bl	8002d20 <My_ADC_getvalue>
	BLDC_Phase_switching(&adc_val);
 8002aa0:	4b03      	ldr	r3, [pc, #12]	; (8002ab0 <HAL_ADC_ConvCpltCallback+0x24>)
 8002aa2:	0018      	movs	r0, r3
 8002aa4:	f7ff fd08 	bl	80024b8 <BLDC_Phase_switching>
}
 8002aa8:	46c0      	nop			; (mov r8, r8)
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	b00a      	add	sp, #40	; 0x28
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	20000004 	.word	0x20000004
 8002ab4:	20000224 	.word	0x20000224

08002ab8 <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b084      	sub	sp, #16
 8002abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002abe:	1d3b      	adds	r3, r7, #4
 8002ac0:	0018      	movs	r0, r3
 8002ac2:	230c      	movs	r3, #12
 8002ac4:	001a      	movs	r2, r3
 8002ac6:	2100      	movs	r1, #0
 8002ac8:	f005 fd4f 	bl	800856a <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8002acc:	4b59      	ldr	r3, [pc, #356]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002ace:	4a5a      	ldr	r2, [pc, #360]	; (8002c38 <MX_ADC_Init+0x180>)
 8002ad0:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002ad2:	4b58      	ldr	r3, [pc, #352]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002ad8:	4b56      	ldr	r3, [pc, #344]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002ade:	4b55      	ldr	r3, [pc, #340]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8002ae4:	4b53      	ldr	r3, [pc, #332]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002aea:	4b52      	ldr	r3, [pc, #328]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002aec:	2208      	movs	r2, #8
 8002aee:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8002af0:	4b50      	ldr	r3, [pc, #320]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8002af6:	4b4f      	ldr	r3, [pc, #316]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8002afc:	4b4d      	ldr	r3, [pc, #308]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002afe:	2200      	movs	r2, #0
 8002b00:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8002b02:	4b4c      	ldr	r3, [pc, #304]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC4;
 8002b08:	4b4a      	ldr	r3, [pc, #296]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002b0a:	2240      	movs	r2, #64	; 0x40
 8002b0c:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002b0e:	4b49      	ldr	r3, [pc, #292]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002b10:	2280      	movs	r2, #128	; 0x80
 8002b12:	00d2      	lsls	r2, r2, #3
 8002b14:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 8002b16:	4b47      	ldr	r3, [pc, #284]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002b18:	2224      	movs	r2, #36	; 0x24
 8002b1a:	2101      	movs	r1, #1
 8002b1c:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002b1e:	4b45      	ldr	r3, [pc, #276]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002b20:	2201      	movs	r2, #1
 8002b22:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8002b24:	4b43      	ldr	r3, [pc, #268]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002b26:	0018      	movs	r0, r3
 8002b28:	f001 f950 	bl	8003dcc <HAL_ADC_Init>
 8002b2c:	1e03      	subs	r3, r0, #0
 8002b2e:	d001      	beq.n	8002b34 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8002b30:	f7ff feda 	bl	80028e8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002b34:	1d3b      	adds	r3, r7, #4
 8002b36:	2200      	movs	r2, #0
 8002b38:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8002b3a:	1d3b      	adds	r3, r7, #4
 8002b3c:	2280      	movs	r2, #128	; 0x80
 8002b3e:	0152      	lsls	r2, r2, #5
 8002b40:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8002b42:	1d3b      	adds	r3, r7, #4
 8002b44:	2205      	movs	r2, #5
 8002b46:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002b48:	1d3a      	adds	r2, r7, #4
 8002b4a:	4b3a      	ldr	r3, [pc, #232]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002b4c:	0011      	movs	r1, r2
 8002b4e:	0018      	movs	r0, r3
 8002b50:	f001 fb0e 	bl	8004170 <HAL_ADC_ConfigChannel>
 8002b54:	1e03      	subs	r3, r0, #0
 8002b56:	d001      	beq.n	8002b5c <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8002b58:	f7ff fec6 	bl	80028e8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002b5c:	1d3b      	adds	r3, r7, #4
 8002b5e:	2201      	movs	r2, #1
 8002b60:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002b62:	1d3a      	adds	r2, r7, #4
 8002b64:	4b33      	ldr	r3, [pc, #204]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002b66:	0011      	movs	r1, r2
 8002b68:	0018      	movs	r0, r3
 8002b6a:	f001 fb01 	bl	8004170 <HAL_ADC_ConfigChannel>
 8002b6e:	1e03      	subs	r3, r0, #0
 8002b70:	d001      	beq.n	8002b76 <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 8002b72:	f7ff feb9 	bl	80028e8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002b76:	1d3b      	adds	r3, r7, #4
 8002b78:	2202      	movs	r2, #2
 8002b7a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002b7c:	1d3a      	adds	r2, r7, #4
 8002b7e:	4b2d      	ldr	r3, [pc, #180]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002b80:	0011      	movs	r1, r2
 8002b82:	0018      	movs	r0, r3
 8002b84:	f001 faf4 	bl	8004170 <HAL_ADC_ConfigChannel>
 8002b88:	1e03      	subs	r3, r0, #0
 8002b8a:	d001      	beq.n	8002b90 <MX_ADC_Init+0xd8>
  {
    Error_Handler();
 8002b8c:	f7ff feac 	bl	80028e8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002b90:	1d3b      	adds	r3, r7, #4
 8002b92:	2203      	movs	r2, #3
 8002b94:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002b96:	1d3a      	adds	r2, r7, #4
 8002b98:	4b26      	ldr	r3, [pc, #152]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002b9a:	0011      	movs	r1, r2
 8002b9c:	0018      	movs	r0, r3
 8002b9e:	f001 fae7 	bl	8004170 <HAL_ADC_ConfigChannel>
 8002ba2:	1e03      	subs	r3, r0, #0
 8002ba4:	d001      	beq.n	8002baa <MX_ADC_Init+0xf2>
  {
    Error_Handler();
 8002ba6:	f7ff fe9f 	bl	80028e8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002baa:	1d3b      	adds	r3, r7, #4
 8002bac:	2204      	movs	r2, #4
 8002bae:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002bb0:	1d3a      	adds	r2, r7, #4
 8002bb2:	4b20      	ldr	r3, [pc, #128]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002bb4:	0011      	movs	r1, r2
 8002bb6:	0018      	movs	r0, r3
 8002bb8:	f001 fada 	bl	8004170 <HAL_ADC_ConfigChannel>
 8002bbc:	1e03      	subs	r3, r0, #0
 8002bbe:	d001      	beq.n	8002bc4 <MX_ADC_Init+0x10c>
  {
    Error_Handler();
 8002bc0:	f7ff fe92 	bl	80028e8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8002bc4:	1d3b      	adds	r3, r7, #4
 8002bc6:	2205      	movs	r2, #5
 8002bc8:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002bca:	1d3a      	adds	r2, r7, #4
 8002bcc:	4b19      	ldr	r3, [pc, #100]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002bce:	0011      	movs	r1, r2
 8002bd0:	0018      	movs	r0, r3
 8002bd2:	f001 facd 	bl	8004170 <HAL_ADC_ConfigChannel>
 8002bd6:	1e03      	subs	r3, r0, #0
 8002bd8:	d001      	beq.n	8002bde <MX_ADC_Init+0x126>
  {
    Error_Handler();
 8002bda:	f7ff fe85 	bl	80028e8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8002bde:	1d3b      	adds	r3, r7, #4
 8002be0:	2206      	movs	r2, #6
 8002be2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002be4:	1d3a      	adds	r2, r7, #4
 8002be6:	4b13      	ldr	r3, [pc, #76]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002be8:	0011      	movs	r1, r2
 8002bea:	0018      	movs	r0, r3
 8002bec:	f001 fac0 	bl	8004170 <HAL_ADC_ConfigChannel>
 8002bf0:	1e03      	subs	r3, r0, #0
 8002bf2:	d001      	beq.n	8002bf8 <MX_ADC_Init+0x140>
  {
    Error_Handler();
 8002bf4:	f7ff fe78 	bl	80028e8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002bf8:	1d3b      	adds	r3, r7, #4
 8002bfa:	2207      	movs	r2, #7
 8002bfc:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002bfe:	1d3a      	adds	r2, r7, #4
 8002c00:	4b0c      	ldr	r3, [pc, #48]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002c02:	0011      	movs	r1, r2
 8002c04:	0018      	movs	r0, r3
 8002c06:	f001 fab3 	bl	8004170 <HAL_ADC_ConfigChannel>
 8002c0a:	1e03      	subs	r3, r0, #0
 8002c0c:	d001      	beq.n	8002c12 <MX_ADC_Init+0x15a>
  {
    Error_Handler();
 8002c0e:	f7ff fe6b 	bl	80028e8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8002c12:	1d3b      	adds	r3, r7, #4
 8002c14:	2211      	movs	r2, #17
 8002c16:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002c18:	1d3a      	adds	r2, r7, #4
 8002c1a:	4b06      	ldr	r3, [pc, #24]	; (8002c34 <MX_ADC_Init+0x17c>)
 8002c1c:	0011      	movs	r1, r2
 8002c1e:	0018      	movs	r0, r3
 8002c20:	f001 faa6 	bl	8004170 <HAL_ADC_ConfigChannel>
 8002c24:	1e03      	subs	r3, r0, #0
 8002c26:	d001      	beq.n	8002c2c <MX_ADC_Init+0x174>
  {
    Error_Handler();
 8002c28:	f7ff fe5e 	bl	80028e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8002c2c:	46c0      	nop			; (mov r8, r8)
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	b004      	add	sp, #16
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	20000238 	.word	0x20000238
 8002c38:	40012400 	.word	0x40012400

08002c3c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002c3c:	b590      	push	{r4, r7, lr}
 8002c3e:	b08b      	sub	sp, #44	; 0x2c
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c44:	2414      	movs	r4, #20
 8002c46:	193b      	adds	r3, r7, r4
 8002c48:	0018      	movs	r0, r3
 8002c4a:	2314      	movs	r3, #20
 8002c4c:	001a      	movs	r2, r3
 8002c4e:	2100      	movs	r1, #0
 8002c50:	f005 fc8b 	bl	800856a <memset>
  if(adcHandle->Instance==ADC1)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a2d      	ldr	r2, [pc, #180]	; (8002d10 <HAL_ADC_MspInit+0xd4>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d153      	bne.n	8002d06 <HAL_ADC_MspInit+0xca>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002c5e:	4b2d      	ldr	r3, [pc, #180]	; (8002d14 <HAL_ADC_MspInit+0xd8>)
 8002c60:	699a      	ldr	r2, [r3, #24]
 8002c62:	4b2c      	ldr	r3, [pc, #176]	; (8002d14 <HAL_ADC_MspInit+0xd8>)
 8002c64:	2180      	movs	r1, #128	; 0x80
 8002c66:	0089      	lsls	r1, r1, #2
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	619a      	str	r2, [r3, #24]
 8002c6c:	4b29      	ldr	r3, [pc, #164]	; (8002d14 <HAL_ADC_MspInit+0xd8>)
 8002c6e:	699a      	ldr	r2, [r3, #24]
 8002c70:	2380      	movs	r3, #128	; 0x80
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	4013      	ands	r3, r2
 8002c76:	613b      	str	r3, [r7, #16]
 8002c78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c7a:	4b26      	ldr	r3, [pc, #152]	; (8002d14 <HAL_ADC_MspInit+0xd8>)
 8002c7c:	695a      	ldr	r2, [r3, #20]
 8002c7e:	4b25      	ldr	r3, [pc, #148]	; (8002d14 <HAL_ADC_MspInit+0xd8>)
 8002c80:	2180      	movs	r1, #128	; 0x80
 8002c82:	0289      	lsls	r1, r1, #10
 8002c84:	430a      	orrs	r2, r1
 8002c86:	615a      	str	r2, [r3, #20]
 8002c88:	4b22      	ldr	r3, [pc, #136]	; (8002d14 <HAL_ADC_MspInit+0xd8>)
 8002c8a:	695a      	ldr	r2, [r3, #20]
 8002c8c:	2380      	movs	r3, #128	; 0x80
 8002c8e:	029b      	lsls	r3, r3, #10
 8002c90:	4013      	ands	r3, r2
 8002c92:	60fb      	str	r3, [r7, #12]
 8002c94:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC_IN4
    PA5     ------> ADC_IN5
    PA6     ------> ADC_IN6
    PA7     ------> ADC_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002c96:	193b      	adds	r3, r7, r4
 8002c98:	22ff      	movs	r2, #255	; 0xff
 8002c9a:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c9c:	193b      	adds	r3, r7, r4
 8002c9e:	2203      	movs	r2, #3
 8002ca0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca2:	193b      	adds	r3, r7, r4
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ca8:	193a      	adds	r2, r7, r4
 8002caa:	2390      	movs	r3, #144	; 0x90
 8002cac:	05db      	lsls	r3, r3, #23
 8002cae:	0011      	movs	r1, r2
 8002cb0:	0018      	movs	r0, r3
 8002cb2:	f001 ff4f 	bl	8004b54 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8002cb6:	4b18      	ldr	r3, [pc, #96]	; (8002d18 <HAL_ADC_MspInit+0xdc>)
 8002cb8:	4a18      	ldr	r2, [pc, #96]	; (8002d1c <HAL_ADC_MspInit+0xe0>)
 8002cba:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002cbc:	4b16      	ldr	r3, [pc, #88]	; (8002d18 <HAL_ADC_MspInit+0xdc>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cc2:	4b15      	ldr	r3, [pc, #84]	; (8002d18 <HAL_ADC_MspInit+0xdc>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8002cc8:	4b13      	ldr	r3, [pc, #76]	; (8002d18 <HAL_ADC_MspInit+0xdc>)
 8002cca:	2280      	movs	r2, #128	; 0x80
 8002ccc:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002cce:	4b12      	ldr	r3, [pc, #72]	; (8002d18 <HAL_ADC_MspInit+0xdc>)
 8002cd0:	2280      	movs	r2, #128	; 0x80
 8002cd2:	0092      	lsls	r2, r2, #2
 8002cd4:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002cd6:	4b10      	ldr	r3, [pc, #64]	; (8002d18 <HAL_ADC_MspInit+0xdc>)
 8002cd8:	2280      	movs	r2, #128	; 0x80
 8002cda:	00d2      	lsls	r2, r2, #3
 8002cdc:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8002cde:	4b0e      	ldr	r3, [pc, #56]	; (8002d18 <HAL_ADC_MspInit+0xdc>)
 8002ce0:	2220      	movs	r2, #32
 8002ce2:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8002ce4:	4b0c      	ldr	r3, [pc, #48]	; (8002d18 <HAL_ADC_MspInit+0xdc>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8002cea:	4b0b      	ldr	r3, [pc, #44]	; (8002d18 <HAL_ADC_MspInit+0xdc>)
 8002cec:	0018      	movs	r0, r3
 8002cee:	f001 fd1b 	bl	8004728 <HAL_DMA_Init>
 8002cf2:	1e03      	subs	r3, r0, #0
 8002cf4:	d001      	beq.n	8002cfa <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 8002cf6:	f7ff fdf7 	bl	80028e8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a06      	ldr	r2, [pc, #24]	; (8002d18 <HAL_ADC_MspInit+0xdc>)
 8002cfe:	631a      	str	r2, [r3, #48]	; 0x30
 8002d00:	4b05      	ldr	r3, [pc, #20]	; (8002d18 <HAL_ADC_MspInit+0xdc>)
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	625a      	str	r2, [r3, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002d06:	46c0      	nop			; (mov r8, r8)
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	b00b      	add	sp, #44	; 0x2c
 8002d0c:	bd90      	pop	{r4, r7, pc}
 8002d0e:	46c0      	nop			; (mov r8, r8)
 8002d10:	40012400 	.word	0x40012400
 8002d14:	40021000 	.word	0x40021000
 8002d18:	20000278 	.word	0x20000278
 8002d1c:	40020008 	.word	0x40020008

08002d20 <My_ADC_getvalue>:
//How to get the actual Vdda
//Vrefint_cal is based on 3.3V VDDA, while Vrefint_data is based on actual VDDA
//Vref_int/Vref_cal == 3.3/4095	   Vref_int/Vrefint_data == VDDA/4095 ==> VDDA = 3.3V*Vreint_cal/Vrefint_data
//Then using the actual Vdda to get the actual Vrevint and Voltage of other channels
MADC_Structure My_ADC_getvalue(uint16_t* adc_buf, MADC_Structure * adc_val)// the local array addr is not valid after function done
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	60f8      	str	r0, [r7, #12]
 8002d28:	60b9      	str	r1, [r7, #8]
 8002d2a:	607a      	str	r2, [r7, #4]
	static int i=0;
	if(adc_val->commutation_delay!=0)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	8adb      	ldrh	r3, [r3, #22]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d01d      	beq.n	8002d70 <My_ADC_getvalue+0x50>
	{
		if(++i==1000)
 8002d34:	4b48      	ldr	r3, [pc, #288]	; (8002e58 <My_ADC_getvalue+0x138>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	1c5a      	adds	r2, r3, #1
 8002d3a:	4b47      	ldr	r3, [pc, #284]	; (8002e58 <My_ADC_getvalue+0x138>)
 8002d3c:	601a      	str	r2, [r3, #0]
 8002d3e:	4b46      	ldr	r3, [pc, #280]	; (8002e58 <My_ADC_getvalue+0x138>)
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	23fa      	movs	r3, #250	; 0xfa
 8002d44:	009b      	lsls	r3, r3, #2
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d115      	bne.n	8002d76 <My_ADC_getvalue+0x56>
		{	i=0;
 8002d4a:	4b43      	ldr	r3, [pc, #268]	; (8002e58 <My_ADC_getvalue+0x138>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	601a      	str	r2, [r3, #0]
			adc_val->cross_zero_threshole = adc_val->cross_zero_threshole == 1240? 1240: adc_val->cross_zero_threshole+1 ;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	8b5a      	ldrh	r2, [r3, #26]
 8002d54:	239b      	movs	r3, #155	; 0x9b
 8002d56:	00db      	lsls	r3, r3, #3
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d004      	beq.n	8002d66 <My_ADC_getvalue+0x46>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	8b5b      	ldrh	r3, [r3, #26]
 8002d60:	3301      	adds	r3, #1
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	e001      	b.n	8002d6a <My_ADC_getvalue+0x4a>
 8002d66:	239b      	movs	r3, #155	; 0x9b
 8002d68:	00db      	lsls	r3, r3, #3
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	8353      	strh	r3, [r2, #26]
 8002d6e:	e002      	b.n	8002d76 <My_ADC_getvalue+0x56>
		}//
	}
	else
		adc_val->cross_zero_threshole = 130;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2282      	movs	r2, #130	; 0x82
 8002d74:	835a      	strh	r2, [r3, #26]
//	else
//		cross_zero_threshole =
//	cross_zero_threshole = adc_val->commutation_delay==0? cross_zero_threshole_avg:adc_val->vbat/1.26;
	adc_val->bemf_pa 		= adc_buf[0] / adc_val->cross_zero_threshole>1?1:0; //620 == 0.5V
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	881a      	ldrh	r2, [r3, #0]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	8b5b      	ldrh	r3, [r3, #26]
 8002d7e:	0019      	movs	r1, r3
 8002d80:	0010      	movs	r0, r2
 8002d82:	f7fd f9dd 	bl	8000140 <__udivsi3>
 8002d86:	0003      	movs	r3, r0
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	419b      	sbcs	r3, r3
 8002d90:	425b      	negs	r3, r3
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	b29a      	uxth	r2, r3
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	801a      	strh	r2, [r3, #0]
	adc_val->bemf_pb 		= adc_buf[1] / adc_val->cross_zero_threshole>1?1:0;
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	3302      	adds	r3, #2
 8002d9e:	881a      	ldrh	r2, [r3, #0]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	8b5b      	ldrh	r3, [r3, #26]
 8002da4:	0019      	movs	r1, r3
 8002da6:	0010      	movs	r0, r2
 8002da8:	f7fd f9ca 	bl	8000140 <__udivsi3>
 8002dac:	0003      	movs	r3, r0
 8002dae:	b29b      	uxth	r3, r3
 8002db0:	2201      	movs	r2, #1
 8002db2:	429a      	cmp	r2, r3
 8002db4:	419b      	sbcs	r3, r3
 8002db6:	425b      	negs	r3, r3
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	b29a      	uxth	r2, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	805a      	strh	r2, [r3, #2]
	adc_val->bemf_pc 		= adc_buf[2] / adc_val->cross_zero_threshole>1?1:0;
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	3304      	adds	r3, #4
 8002dc4:	881a      	ldrh	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	8b5b      	ldrh	r3, [r3, #26]
 8002dca:	0019      	movs	r1, r3
 8002dcc:	0010      	movs	r0, r2
 8002dce:	f7fd f9b7 	bl	8000140 <__udivsi3>
 8002dd2:	0003      	movs	r3, r0
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	419b      	sbcs	r3, r3
 8002ddc:	425b      	negs	r3, r3
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	b29a      	uxth	r2, r3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	809a      	strh	r2, [r3, #4]
	adc_val->vbat 			= adc_buf[3];
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	88da      	ldrh	r2, [r3, #6]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	81da      	strh	r2, [r3, #14]
	adc_val->ia				= adc_buf[4];
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	891a      	ldrh	r2, [r3, #8]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	80da      	strh	r2, [r3, #6]
	adc_val->ib				= adc_buf[5];
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	895a      	ldrh	r2, [r3, #10]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	811a      	strh	r2, [r3, #8]
	adc_val->isum			= adc_buf[6];
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	899a      	ldrh	r2, [r3, #12]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	815a      	strh	r2, [r3, #10]
	adc_val->isum_filtered 	= adc_buf[7];
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	89da      	ldrh	r2, [r3, #14]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	819a      	strh	r2, [r3, #12]
	adc_val->vref_data 		= adc_buf[8];
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	8a1a      	ldrh	r2, [r3, #16]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	821a      	strh	r2, [r3, #16]



	adc_val->bemf_last = adc_val->bemf_now;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	7c9a      	ldrb	r2, [r3, #18]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	74da      	strb	r2, [r3, #19]
	adc_val->bemf_now  = adc_val->bemf_pa * 4 + adc_val->bemf_pb * 2 + adc_val->bemf_pc * 1;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	881b      	ldrh	r3, [r3, #0]
 8002e22:	005b      	lsls	r3, r3, #1
 8002e24:	687a      	ldr	r2, [r7, #4]
 8002e26:	8852      	ldrh	r2, [r2, #2]
 8002e28:	189b      	adds	r3, r3, r2
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	18db      	adds	r3, r3, r3
 8002e2e:	b2da      	uxtb	r2, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	889b      	ldrh	r3, [r3, #4]
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	18d3      	adds	r3, r2, r3
 8002e38:	b2da      	uxtb	r2, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	749a      	strb	r2, [r3, #18]

	return *adc_val;
 8002e3e:	68fa      	ldr	r2, [r7, #12]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	0010      	movs	r0, r2
 8002e44:	0019      	movs	r1, r3
 8002e46:	231c      	movs	r3, #28
 8002e48:	001a      	movs	r2, r3
 8002e4a:	f005 fb85 	bl	8008558 <memcpy>
}
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	46bd      	mov	sp, r7
 8002e52:	b004      	add	sp, #16
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	46c0      	nop			; (mov r8, r8)
 8002e58:	200002bc 	.word	0x200002bc

08002e5c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002e62:	4b0c      	ldr	r3, [pc, #48]	; (8002e94 <MX_DMA_Init+0x38>)
 8002e64:	695a      	ldr	r2, [r3, #20]
 8002e66:	4b0b      	ldr	r3, [pc, #44]	; (8002e94 <MX_DMA_Init+0x38>)
 8002e68:	2101      	movs	r1, #1
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	615a      	str	r2, [r3, #20]
 8002e6e:	4b09      	ldr	r3, [pc, #36]	; (8002e94 <MX_DMA_Init+0x38>)
 8002e70:	695b      	ldr	r3, [r3, #20]
 8002e72:	2201      	movs	r2, #1
 8002e74:	4013      	ands	r3, r2
 8002e76:	607b      	str	r3, [r7, #4]
 8002e78:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	2100      	movs	r1, #0
 8002e7e:	2009      	movs	r0, #9
 8002e80:	f001 fc20 	bl	80046c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002e84:	2009      	movs	r0, #9
 8002e86:	f001 fc32 	bl	80046ee <HAL_NVIC_EnableIRQ>

}
 8002e8a:	46c0      	nop			; (mov r8, r8)
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	b002      	add	sp, #8
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	46c0      	nop			; (mov r8, r8)
 8002e94:	40021000 	.word	0x40021000

08002e98 <MX_GPIO_Init>:
        * EXTI
     PB8   ------> I2C1_SCL
     PB9   ------> I2C1_SDA
*/
void MX_GPIO_Init(void)
{
 8002e98:	b590      	push	{r4, r7, lr}
 8002e9a:	b08b      	sub	sp, #44	; 0x2c
 8002e9c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e9e:	2414      	movs	r4, #20
 8002ea0:	193b      	adds	r3, r7, r4
 8002ea2:	0018      	movs	r0, r3
 8002ea4:	2314      	movs	r3, #20
 8002ea6:	001a      	movs	r2, r3
 8002ea8:	2100      	movs	r1, #0
 8002eaa:	f005 fb5e 	bl	800856a <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002eae:	4ba6      	ldr	r3, [pc, #664]	; (8003148 <MX_GPIO_Init+0x2b0>)
 8002eb0:	695a      	ldr	r2, [r3, #20]
 8002eb2:	4ba5      	ldr	r3, [pc, #660]	; (8003148 <MX_GPIO_Init+0x2b0>)
 8002eb4:	2180      	movs	r1, #128	; 0x80
 8002eb6:	0309      	lsls	r1, r1, #12
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	615a      	str	r2, [r3, #20]
 8002ebc:	4ba2      	ldr	r3, [pc, #648]	; (8003148 <MX_GPIO_Init+0x2b0>)
 8002ebe:	695a      	ldr	r2, [r3, #20]
 8002ec0:	2380      	movs	r3, #128	; 0x80
 8002ec2:	031b      	lsls	r3, r3, #12
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	613b      	str	r3, [r7, #16]
 8002ec8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002eca:	4b9f      	ldr	r3, [pc, #636]	; (8003148 <MX_GPIO_Init+0x2b0>)
 8002ecc:	695a      	ldr	r2, [r3, #20]
 8002ece:	4b9e      	ldr	r3, [pc, #632]	; (8003148 <MX_GPIO_Init+0x2b0>)
 8002ed0:	2180      	movs	r1, #128	; 0x80
 8002ed2:	03c9      	lsls	r1, r1, #15
 8002ed4:	430a      	orrs	r2, r1
 8002ed6:	615a      	str	r2, [r3, #20]
 8002ed8:	4b9b      	ldr	r3, [pc, #620]	; (8003148 <MX_GPIO_Init+0x2b0>)
 8002eda:	695a      	ldr	r2, [r3, #20]
 8002edc:	2380      	movs	r3, #128	; 0x80
 8002ede:	03db      	lsls	r3, r3, #15
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	60fb      	str	r3, [r7, #12]
 8002ee4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ee6:	4b98      	ldr	r3, [pc, #608]	; (8003148 <MX_GPIO_Init+0x2b0>)
 8002ee8:	695a      	ldr	r2, [r3, #20]
 8002eea:	4b97      	ldr	r3, [pc, #604]	; (8003148 <MX_GPIO_Init+0x2b0>)
 8002eec:	2180      	movs	r1, #128	; 0x80
 8002eee:	0289      	lsls	r1, r1, #10
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	615a      	str	r2, [r3, #20]
 8002ef4:	4b94      	ldr	r3, [pc, #592]	; (8003148 <MX_GPIO_Init+0x2b0>)
 8002ef6:	695a      	ldr	r2, [r3, #20]
 8002ef8:	2380      	movs	r3, #128	; 0x80
 8002efa:	029b      	lsls	r3, r3, #10
 8002efc:	4013      	ands	r3, r2
 8002efe:	60bb      	str	r3, [r7, #8]
 8002f00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f02:	4b91      	ldr	r3, [pc, #580]	; (8003148 <MX_GPIO_Init+0x2b0>)
 8002f04:	695a      	ldr	r2, [r3, #20]
 8002f06:	4b90      	ldr	r3, [pc, #576]	; (8003148 <MX_GPIO_Init+0x2b0>)
 8002f08:	2180      	movs	r1, #128	; 0x80
 8002f0a:	02c9      	lsls	r1, r1, #11
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	615a      	str	r2, [r3, #20]
 8002f10:	4b8d      	ldr	r3, [pc, #564]	; (8003148 <MX_GPIO_Init+0x2b0>)
 8002f12:	695a      	ldr	r2, [r3, #20]
 8002f14:	2380      	movs	r3, #128	; 0x80
 8002f16:	02db      	lsls	r3, r3, #11
 8002f18:	4013      	ands	r3, r2
 8002f1a:	607b      	str	r3, [r7, #4]
 8002f1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f1e:	4b8a      	ldr	r3, [pc, #552]	; (8003148 <MX_GPIO_Init+0x2b0>)
 8002f20:	695a      	ldr	r2, [r3, #20]
 8002f22:	4b89      	ldr	r3, [pc, #548]	; (8003148 <MX_GPIO_Init+0x2b0>)
 8002f24:	2180      	movs	r1, #128	; 0x80
 8002f26:	0349      	lsls	r1, r1, #13
 8002f28:	430a      	orrs	r2, r1
 8002f2a:	615a      	str	r2, [r3, #20]
 8002f2c:	4b86      	ldr	r3, [pc, #536]	; (8003148 <MX_GPIO_Init+0x2b0>)
 8002f2e:	695a      	ldr	r2, [r3, #20]
 8002f30:	2380      	movs	r3, #128	; 0x80
 8002f32:	035b      	lsls	r3, r3, #13
 8002f34:	4013      	ands	r3, r2
 8002f36:	603b      	str	r3, [r7, #0]
 8002f38:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_10|GPIO_PIN_11
 8002f3a:	4984      	ldr	r1, [pc, #528]	; (800314c <MX_GPIO_Init+0x2b4>)
 8002f3c:	4b84      	ldr	r3, [pc, #528]	; (8003150 <MX_GPIO_Init+0x2b8>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	0018      	movs	r0, r3
 8002f42:	f001 ff77 	bl	8004e34 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_RESET);
 8002f46:	4b83      	ldr	r3, [pc, #524]	; (8003154 <MX_GPIO_Init+0x2bc>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	2110      	movs	r1, #16
 8002f4c:	0018      	movs	r0, r3
 8002f4e:	f001 ff71 	bl	8004e34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 8002f52:	4981      	ldr	r1, [pc, #516]	; (8003158 <MX_GPIO_Init+0x2c0>)
 8002f54:	4b81      	ldr	r3, [pc, #516]	; (800315c <MX_GPIO_Init+0x2c4>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	0018      	movs	r0, r3
 8002f5a:	f001 ff6b 	bl	8004e34 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8002f5e:	2380      	movs	r3, #128	; 0x80
 8002f60:	0219      	lsls	r1, r3, #8
 8002f62:	2390      	movs	r3, #144	; 0x90
 8002f64:	05db      	lsls	r3, r3, #23
 8002f66:	2200      	movs	r2, #0
 8002f68:	0018      	movs	r0, r3
 8002f6a:	f001 ff63 	bl	8004e34 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC14 PC15 PC1 PC2
                           PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1|GPIO_PIN_2
 8002f6e:	193b      	adds	r3, r7, r4
 8002f70:	4a7b      	ldr	r2, [pc, #492]	; (8003160 <MX_GPIO_Init+0x2c8>)
 8002f72:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f74:	193b      	adds	r3, r7, r4
 8002f76:	2203      	movs	r2, #3
 8002f78:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f7a:	193b      	adds	r3, r7, r4
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f80:	193b      	adds	r3, r7, r4
 8002f82:	4a73      	ldr	r2, [pc, #460]	; (8003150 <MX_GPIO_Init+0x2b8>)
 8002f84:	0019      	movs	r1, r3
 8002f86:	0010      	movs	r0, r2
 8002f88:	f001 fde4 	bl	8004b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF6 PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8002f8c:	193b      	adds	r3, r7, r4
 8002f8e:	22c3      	movs	r2, #195	; 0xc3
 8002f90:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f92:	193b      	adds	r3, r7, r4
 8002f94:	2203      	movs	r2, #3
 8002f96:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f98:	193b      	adds	r3, r7, r4
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002f9e:	193b      	adds	r3, r7, r4
 8002fa0:	4a6c      	ldr	r2, [pc, #432]	; (8003154 <MX_GPIO_Init+0x2bc>)
 8002fa2:	0019      	movs	r1, r3
 8002fa4:	0010      	movs	r0, r2
 8002fa6:	f001 fdd5 	bl	8004b54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002faa:	193b      	adds	r3, r7, r4
 8002fac:	2201      	movs	r2, #1
 8002fae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fb0:	193b      	adds	r3, r7, r4
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002fb6:	193b      	adds	r3, r7, r4
 8002fb8:	2202      	movs	r2, #2
 8002fba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fbc:	193b      	adds	r3, r7, r4
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fc2:	193b      	adds	r3, r7, r4
 8002fc4:	4a62      	ldr	r2, [pc, #392]	; (8003150 <MX_GPIO_Init+0x2b8>)
 8002fc6:	0019      	movs	r1, r3
 8002fc8:	0010      	movs	r0, r2
 8002fca:	f001 fdc3 	bl	8004b54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002fce:	193b      	adds	r3, r7, r4
 8002fd0:	2210      	movs	r2, #16
 8002fd2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fd4:	193b      	adds	r3, r7, r4
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fda:	193b      	adds	r3, r7, r4
 8002fdc:	2200      	movs	r2, #0
 8002fde:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fe0:	193b      	adds	r3, r7, r4
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002fe6:	193b      	adds	r3, r7, r4
 8002fe8:	4a5a      	ldr	r2, [pc, #360]	; (8003154 <MX_GPIO_Init+0x2bc>)
 8002fea:	0019      	movs	r1, r3
 8002fec:	0010      	movs	r0, r2
 8002fee:	f001 fdb1 	bl	8004b54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002ff2:	193b      	adds	r3, r7, r4
 8002ff4:	2220      	movs	r2, #32
 8002ff6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ff8:	193b      	adds	r3, r7, r4
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ffe:	193b      	adds	r3, r7, r4
 8003000:	2200      	movs	r2, #0
 8003002:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003004:	193b      	adds	r3, r7, r4
 8003006:	4a53      	ldr	r2, [pc, #332]	; (8003154 <MX_GPIO_Init+0x2bc>)
 8003008:	0019      	movs	r1, r3
 800300a:	0010      	movs	r0, r2
 800300c:	f001 fda2 	bl	8004b54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003010:	0021      	movs	r1, r4
 8003012:	187b      	adds	r3, r7, r1
 8003014:	2210      	movs	r2, #16
 8003016:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003018:	187b      	adds	r3, r7, r1
 800301a:	2288      	movs	r2, #136	; 0x88
 800301c:	0352      	lsls	r2, r2, #13
 800301e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003020:	187b      	adds	r3, r7, r1
 8003022:	2200      	movs	r2, #0
 8003024:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003026:	000c      	movs	r4, r1
 8003028:	187b      	adds	r3, r7, r1
 800302a:	4a49      	ldr	r2, [pc, #292]	; (8003150 <MX_GPIO_Init+0x2b8>)
 800302c:	0019      	movs	r1, r3
 800302e:	0010      	movs	r0, r2
 8003030:	f001 fd90 	bl	8004b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC5 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8003034:	0021      	movs	r1, r4
 8003036:	187b      	adds	r3, r7, r1
 8003038:	22e1      	movs	r2, #225	; 0xe1
 800303a:	0152      	lsls	r2, r2, #5
 800303c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800303e:	000c      	movs	r4, r1
 8003040:	193b      	adds	r3, r7, r4
 8003042:	2201      	movs	r2, #1
 8003044:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003046:	193b      	adds	r3, r7, r4
 8003048:	2200      	movs	r2, #0
 800304a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800304c:	193b      	adds	r3, r7, r4
 800304e:	2200      	movs	r2, #0
 8003050:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003052:	193b      	adds	r3, r7, r4
 8003054:	4a3e      	ldr	r2, [pc, #248]	; (8003150 <MX_GPIO_Init+0x2b8>)
 8003056:	0019      	movs	r1, r3
 8003058:	0010      	movs	r0, r2
 800305a:	f001 fd7b 	bl	8004b54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800305e:	193b      	adds	r3, r7, r4
 8003060:	2201      	movs	r2, #1
 8003062:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003064:	193b      	adds	r3, r7, r4
 8003066:	2203      	movs	r2, #3
 8003068:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800306a:	193b      	adds	r3, r7, r4
 800306c:	2200      	movs	r2, #0
 800306e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003070:	193b      	adds	r3, r7, r4
 8003072:	4a3a      	ldr	r2, [pc, #232]	; (800315c <MX_GPIO_Init+0x2c4>)
 8003074:	0019      	movs	r1, r3
 8003076:	0010      	movs	r0, r2
 8003078:	f001 fd6c 	bl	8004b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 PB11 PB12
                           PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 800307c:	193b      	adds	r3, r7, r4
 800307e:	4a36      	ldr	r2, [pc, #216]	; (8003158 <MX_GPIO_Init+0x2c0>)
 8003080:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003082:	193b      	adds	r3, r7, r4
 8003084:	2201      	movs	r2, #1
 8003086:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003088:	193b      	adds	r3, r7, r4
 800308a:	2200      	movs	r2, #0
 800308c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800308e:	193b      	adds	r3, r7, r4
 8003090:	2200      	movs	r2, #0
 8003092:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003094:	193b      	adds	r3, r7, r4
 8003096:	4a31      	ldr	r2, [pc, #196]	; (800315c <MX_GPIO_Init+0x2c4>)
 8003098:	0019      	movs	r1, r3
 800309a:	0010      	movs	r0, r2
 800309c:	f001 fd5a 	bl	8004b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80030a0:	193b      	adds	r3, r7, r4
 80030a2:	22c0      	movs	r2, #192	; 0xc0
 80030a4:	0152      	lsls	r2, r2, #5
 80030a6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80030a8:	193b      	adds	r3, r7, r4
 80030aa:	2203      	movs	r2, #3
 80030ac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ae:	193b      	adds	r3, r7, r4
 80030b0:	2200      	movs	r2, #0
 80030b2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030b4:	193a      	adds	r2, r7, r4
 80030b6:	2390      	movs	r3, #144	; 0x90
 80030b8:	05db      	lsls	r3, r3, #23
 80030ba:	0011      	movs	r1, r2
 80030bc:	0018      	movs	r0, r3
 80030be:	f001 fd49 	bl	8004b54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80030c2:	0021      	movs	r1, r4
 80030c4:	187b      	adds	r3, r7, r1
 80030c6:	2280      	movs	r2, #128	; 0x80
 80030c8:	0212      	lsls	r2, r2, #8
 80030ca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030cc:	000c      	movs	r4, r1
 80030ce:	193b      	adds	r3, r7, r4
 80030d0:	2201      	movs	r2, #1
 80030d2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030d4:	193b      	adds	r3, r7, r4
 80030d6:	2200      	movs	r2, #0
 80030d8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030da:	193b      	adds	r3, r7, r4
 80030dc:	2200      	movs	r2, #0
 80030de:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030e0:	193a      	adds	r2, r7, r4
 80030e2:	2390      	movs	r3, #144	; 0x90
 80030e4:	05db      	lsls	r3, r3, #23
 80030e6:	0011      	movs	r1, r2
 80030e8:	0018      	movs	r0, r3
 80030ea:	f001 fd33 	bl	8004b54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80030ee:	0021      	movs	r1, r4
 80030f0:	187b      	adds	r3, r7, r1
 80030f2:	2204      	movs	r2, #4
 80030f4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80030f6:	187b      	adds	r3, r7, r1
 80030f8:	2288      	movs	r2, #136	; 0x88
 80030fa:	0352      	lsls	r2, r2, #13
 80030fc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030fe:	187b      	adds	r3, r7, r1
 8003100:	2200      	movs	r2, #0
 8003102:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003104:	000c      	movs	r4, r1
 8003106:	187b      	adds	r3, r7, r1
 8003108:	4a16      	ldr	r2, [pc, #88]	; (8003164 <MX_GPIO_Init+0x2cc>)
 800310a:	0019      	movs	r1, r3
 800310c:	0010      	movs	r0, r2
 800310e:	f001 fd21 	bl	8004b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003112:	0021      	movs	r1, r4
 8003114:	187b      	adds	r3, r7, r1
 8003116:	22c0      	movs	r2, #192	; 0xc0
 8003118:	0092      	lsls	r2, r2, #2
 800311a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800311c:	187b      	adds	r3, r7, r1
 800311e:	2212      	movs	r2, #18
 8003120:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003122:	187b      	adds	r3, r7, r1
 8003124:	2200      	movs	r2, #0
 8003126:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003128:	187b      	adds	r3, r7, r1
 800312a:	2203      	movs	r2, #3
 800312c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800312e:	187b      	adds	r3, r7, r1
 8003130:	2201      	movs	r2, #1
 8003132:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003134:	187b      	adds	r3, r7, r1
 8003136:	4a09      	ldr	r2, [pc, #36]	; (800315c <MX_GPIO_Init+0x2c4>)
 8003138:	0019      	movs	r1, r3
 800313a:	0010      	movs	r0, r2
 800313c:	f001 fd0a 	bl	8004b54 <HAL_GPIO_Init>

}
 8003140:	46c0      	nop			; (mov r8, r8)
 8003142:	46bd      	mov	sp, r7
 8003144:	b00b      	add	sp, #44	; 0x2c
 8003146:	bd90      	pop	{r4, r7, pc}
 8003148:	40021000 	.word	0x40021000
 800314c:	00001c21 	.word	0x00001c21
 8003150:	48000800 	.word	0x48000800
 8003154:	48001400 	.word	0x48001400
 8003158:	0000fc04 	.word	0x0000fc04
 800315c:	48000400 	.word	0x48000400
 8003160:	0000c00e 	.word	0x0000c00e
 8003164:	48000c00 	.word	0x48000c00

08003168 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800316e:	4b0f      	ldr	r3, [pc, #60]	; (80031ac <HAL_MspInit+0x44>)
 8003170:	699a      	ldr	r2, [r3, #24]
 8003172:	4b0e      	ldr	r3, [pc, #56]	; (80031ac <HAL_MspInit+0x44>)
 8003174:	2101      	movs	r1, #1
 8003176:	430a      	orrs	r2, r1
 8003178:	619a      	str	r2, [r3, #24]
 800317a:	4b0c      	ldr	r3, [pc, #48]	; (80031ac <HAL_MspInit+0x44>)
 800317c:	699b      	ldr	r3, [r3, #24]
 800317e:	2201      	movs	r2, #1
 8003180:	4013      	ands	r3, r2
 8003182:	607b      	str	r3, [r7, #4]
 8003184:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003186:	4b09      	ldr	r3, [pc, #36]	; (80031ac <HAL_MspInit+0x44>)
 8003188:	69da      	ldr	r2, [r3, #28]
 800318a:	4b08      	ldr	r3, [pc, #32]	; (80031ac <HAL_MspInit+0x44>)
 800318c:	2180      	movs	r1, #128	; 0x80
 800318e:	0549      	lsls	r1, r1, #21
 8003190:	430a      	orrs	r2, r1
 8003192:	61da      	str	r2, [r3, #28]
 8003194:	4b05      	ldr	r3, [pc, #20]	; (80031ac <HAL_MspInit+0x44>)
 8003196:	69da      	ldr	r2, [r3, #28]
 8003198:	2380      	movs	r3, #128	; 0x80
 800319a:	055b      	lsls	r3, r3, #21
 800319c:	4013      	ands	r3, r2
 800319e:	603b      	str	r3, [r7, #0]
 80031a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031a2:	46c0      	nop			; (mov r8, r8)
 80031a4:	46bd      	mov	sp, r7
 80031a6:	b002      	add	sp, #8
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	46c0      	nop			; (mov r8, r8)
 80031ac:	40021000 	.word	0x40021000

080031b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80031b4:	e7fe      	b.n	80031b4 <NMI_Handler+0x4>

080031b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031b6:	b580      	push	{r7, lr}
 80031b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80031ba:	e7fe      	b.n	80031ba <HardFault_Handler+0x4>

080031bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80031c0:	46c0      	nop			; (mov r8, r8)
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}

080031c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031c6:	b580      	push	{r7, lr}
 80031c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031ca:	46c0      	nop			; (mov r8, r8)
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031d4:	f000 fdde 	bl	8003d94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031d8:	46c0      	nop			; (mov r8, r8)
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
	...

080031e0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

//	HAL_ADC_Start_DMA(&hadc, (uint32_t*) adc_buf,sizeof(adc_buf));
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80031e4:	4b03      	ldr	r3, [pc, #12]	; (80031f4 <DMA1_Channel1_IRQHandler+0x14>)
 80031e6:	0018      	movs	r0, r3
 80031e8:	f001 fbc9 	bl	800497e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80031ec:	46c0      	nop			; (mov r8, r8)
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	46c0      	nop			; (mov r8, r8)
 80031f4:	20000278 	.word	0x20000278

080031f8 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80031fc:	4b03      	ldr	r3, [pc, #12]	; (800320c <TIM6_IRQHandler+0x14>)
 80031fe:	0018      	movs	r0, r3
 8003200:	f002 ff40 	bl	8006084 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8003204:	46c0      	nop			; (mov r8, r8)
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	46c0      	nop			; (mov r8, r8)
 800320c:	20000354 	.word	0x20000354

08003210 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8003214:	4b03      	ldr	r3, [pc, #12]	; (8003224 <TIM14_IRQHandler+0x14>)
 8003216:	0018      	movs	r0, r3
 8003218:	f002 ff34 	bl	8006084 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 800321c:	46c0      	nop			; (mov r8, r8)
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
 8003222:	46c0      	nop			; (mov r8, r8)
 8003224:	2000039c 	.word	0x2000039c

08003228 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800322c:	4b03      	ldr	r3, [pc, #12]	; (800323c <USART1_IRQHandler+0x14>)
 800322e:	0018      	movs	r0, r3
 8003230:	f004 f86a 	bl	8007308 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003234:	46c0      	nop			; (mov r8, r8)
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}
 800323a:	46c0      	nop			; (mov r8, r8)
 800323c:	20000530 	.word	0x20000530

08003240 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	af00      	add	r7, sp, #0
  return 1;
 8003244:	2301      	movs	r3, #1
}
 8003246:	0018      	movs	r0, r3
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}

0800324c <_kill>:

int _kill(int pid, int sig)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003256:	f005 f955 	bl	8008504 <__errno>
 800325a:	0003      	movs	r3, r0
 800325c:	2216      	movs	r2, #22
 800325e:	601a      	str	r2, [r3, #0]
  return -1;
 8003260:	2301      	movs	r3, #1
 8003262:	425b      	negs	r3, r3
}
 8003264:	0018      	movs	r0, r3
 8003266:	46bd      	mov	sp, r7
 8003268:	b002      	add	sp, #8
 800326a:	bd80      	pop	{r7, pc}

0800326c <_exit>:

void _exit (int status)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003274:	2301      	movs	r3, #1
 8003276:	425a      	negs	r2, r3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	0011      	movs	r1, r2
 800327c:	0018      	movs	r0, r3
 800327e:	f7ff ffe5 	bl	800324c <_kill>
  while (1) {}    /* Make sure we hang here */
 8003282:	e7fe      	b.n	8003282 <_exit+0x16>

08003284 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b086      	sub	sp, #24
 8003288:	af00      	add	r7, sp, #0
 800328a:	60f8      	str	r0, [r7, #12]
 800328c:	60b9      	str	r1, [r7, #8]
 800328e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003290:	2300      	movs	r3, #0
 8003292:	617b      	str	r3, [r7, #20]
 8003294:	e00a      	b.n	80032ac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003296:	e000      	b.n	800329a <_read+0x16>
 8003298:	bf00      	nop
 800329a:	0001      	movs	r1, r0
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	1c5a      	adds	r2, r3, #1
 80032a0:	60ba      	str	r2, [r7, #8]
 80032a2:	b2ca      	uxtb	r2, r1
 80032a4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	3301      	adds	r3, #1
 80032aa:	617b      	str	r3, [r7, #20]
 80032ac:	697a      	ldr	r2, [r7, #20]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	429a      	cmp	r2, r3
 80032b2:	dbf0      	blt.n	8003296 <_read+0x12>
  }

  return len;
 80032b4:	687b      	ldr	r3, [r7, #4]
}
 80032b6:	0018      	movs	r0, r3
 80032b8:	46bd      	mov	sp, r7
 80032ba:	b006      	add	sp, #24
 80032bc:	bd80      	pop	{r7, pc}

080032be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80032be:	b580      	push	{r7, lr}
 80032c0:	b086      	sub	sp, #24
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	60f8      	str	r0, [r7, #12]
 80032c6:	60b9      	str	r1, [r7, #8]
 80032c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032ca:	2300      	movs	r3, #0
 80032cc:	617b      	str	r3, [r7, #20]
 80032ce:	e009      	b.n	80032e4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	1c5a      	adds	r2, r3, #1
 80032d4:	60ba      	str	r2, [r7, #8]
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	0018      	movs	r0, r3
 80032da:	f7ff faf1 	bl	80028c0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	3301      	adds	r3, #1
 80032e2:	617b      	str	r3, [r7, #20]
 80032e4:	697a      	ldr	r2, [r7, #20]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	dbf1      	blt.n	80032d0 <_write+0x12>
  }
  return len;
 80032ec:	687b      	ldr	r3, [r7, #4]
}
 80032ee:	0018      	movs	r0, r3
 80032f0:	46bd      	mov	sp, r7
 80032f2:	b006      	add	sp, #24
 80032f4:	bd80      	pop	{r7, pc}

080032f6 <_close>:
		}
		return len;
}*/

int _close(int file)
{
 80032f6:	b580      	push	{r7, lr}
 80032f8:	b082      	sub	sp, #8
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80032fe:	2301      	movs	r3, #1
 8003300:	425b      	negs	r3, r3
}
 8003302:	0018      	movs	r0, r3
 8003304:	46bd      	mov	sp, r7
 8003306:	b002      	add	sp, #8
 8003308:	bd80      	pop	{r7, pc}

0800330a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800330a:	b580      	push	{r7, lr}
 800330c:	b082      	sub	sp, #8
 800330e:	af00      	add	r7, sp, #0
 8003310:	6078      	str	r0, [r7, #4]
 8003312:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	2280      	movs	r2, #128	; 0x80
 8003318:	0192      	lsls	r2, r2, #6
 800331a:	605a      	str	r2, [r3, #4]
  return 0;
 800331c:	2300      	movs	r3, #0
}
 800331e:	0018      	movs	r0, r3
 8003320:	46bd      	mov	sp, r7
 8003322:	b002      	add	sp, #8
 8003324:	bd80      	pop	{r7, pc}

08003326 <_isatty>:

int _isatty(int file)
{
 8003326:	b580      	push	{r7, lr}
 8003328:	b082      	sub	sp, #8
 800332a:	af00      	add	r7, sp, #0
 800332c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800332e:	2301      	movs	r3, #1
}
 8003330:	0018      	movs	r0, r3
 8003332:	46bd      	mov	sp, r7
 8003334:	b002      	add	sp, #8
 8003336:	bd80      	pop	{r7, pc}

08003338 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	60b9      	str	r1, [r7, #8]
 8003342:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003344:	2300      	movs	r3, #0
}
 8003346:	0018      	movs	r0, r3
 8003348:	46bd      	mov	sp, r7
 800334a:	b004      	add	sp, #16
 800334c:	bd80      	pop	{r7, pc}
	...

08003350 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b086      	sub	sp, #24
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003358:	4a14      	ldr	r2, [pc, #80]	; (80033ac <_sbrk+0x5c>)
 800335a:	4b15      	ldr	r3, [pc, #84]	; (80033b0 <_sbrk+0x60>)
 800335c:	1ad3      	subs	r3, r2, r3
 800335e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003364:	4b13      	ldr	r3, [pc, #76]	; (80033b4 <_sbrk+0x64>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d102      	bne.n	8003372 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800336c:	4b11      	ldr	r3, [pc, #68]	; (80033b4 <_sbrk+0x64>)
 800336e:	4a12      	ldr	r2, [pc, #72]	; (80033b8 <_sbrk+0x68>)
 8003370:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003372:	4b10      	ldr	r3, [pc, #64]	; (80033b4 <_sbrk+0x64>)
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	18d3      	adds	r3, r2, r3
 800337a:	693a      	ldr	r2, [r7, #16]
 800337c:	429a      	cmp	r2, r3
 800337e:	d207      	bcs.n	8003390 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003380:	f005 f8c0 	bl	8008504 <__errno>
 8003384:	0003      	movs	r3, r0
 8003386:	220c      	movs	r2, #12
 8003388:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800338a:	2301      	movs	r3, #1
 800338c:	425b      	negs	r3, r3
 800338e:	e009      	b.n	80033a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003390:	4b08      	ldr	r3, [pc, #32]	; (80033b4 <_sbrk+0x64>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003396:	4b07      	ldr	r3, [pc, #28]	; (80033b4 <_sbrk+0x64>)
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	18d2      	adds	r2, r2, r3
 800339e:	4b05      	ldr	r3, [pc, #20]	; (80033b4 <_sbrk+0x64>)
 80033a0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80033a2:	68fb      	ldr	r3, [r7, #12]
}
 80033a4:	0018      	movs	r0, r3
 80033a6:	46bd      	mov	sp, r7
 80033a8:	b006      	add	sp, #24
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	20002000 	.word	0x20002000
 80033b0:	00000400 	.word	0x00000400
 80033b4:	200002c0 	.word	0x200002c0
 80033b8:	200005d0 	.word	0x200005d0

080033bc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80033c0:	46c0      	nop			; (mov r8, r8)
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
	...

080033c8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim14;
TIM_HandleTypeDef htim15;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b09a      	sub	sp, #104	; 0x68
 80033cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80033ce:	2358      	movs	r3, #88	; 0x58
 80033d0:	18fb      	adds	r3, r7, r3
 80033d2:	0018      	movs	r0, r3
 80033d4:	2310      	movs	r3, #16
 80033d6:	001a      	movs	r2, r3
 80033d8:	2100      	movs	r1, #0
 80033da:	f005 f8c6 	bl	800856a <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80033de:	2344      	movs	r3, #68	; 0x44
 80033e0:	18fb      	adds	r3, r7, r3
 80033e2:	0018      	movs	r0, r3
 80033e4:	2314      	movs	r3, #20
 80033e6:	001a      	movs	r2, r3
 80033e8:	2100      	movs	r1, #0
 80033ea:	f005 f8be 	bl	800856a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033ee:	233c      	movs	r3, #60	; 0x3c
 80033f0:	18fb      	adds	r3, r7, r3
 80033f2:	0018      	movs	r0, r3
 80033f4:	2308      	movs	r3, #8
 80033f6:	001a      	movs	r2, r3
 80033f8:	2100      	movs	r1, #0
 80033fa:	f005 f8b6 	bl	800856a <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80033fe:	2320      	movs	r3, #32
 8003400:	18fb      	adds	r3, r7, r3
 8003402:	0018      	movs	r0, r3
 8003404:	231c      	movs	r3, #28
 8003406:	001a      	movs	r2, r3
 8003408:	2100      	movs	r1, #0
 800340a:	f005 f8ae 	bl	800856a <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800340e:	003b      	movs	r3, r7
 8003410:	0018      	movs	r0, r3
 8003412:	2320      	movs	r3, #32
 8003414:	001a      	movs	r2, r3
 8003416:	2100      	movs	r1, #0
 8003418:	f005 f8a7 	bl	800856a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800341c:	4b6b      	ldr	r3, [pc, #428]	; (80035cc <MX_TIM1_Init+0x204>)
 800341e:	4a6c      	ldr	r2, [pc, #432]	; (80035d0 <MX_TIM1_Init+0x208>)
 8003420:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 12;
 8003422:	4b6a      	ldr	r3, [pc, #424]	; (80035cc <MX_TIM1_Init+0x204>)
 8003424:	220c      	movs	r2, #12
 8003426:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003428:	4b68      	ldr	r3, [pc, #416]	; (80035cc <MX_TIM1_Init+0x204>)
 800342a:	2200      	movs	r2, #0
 800342c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 800342e:	4b67      	ldr	r3, [pc, #412]	; (80035cc <MX_TIM1_Init+0x204>)
 8003430:	2263      	movs	r2, #99	; 0x63
 8003432:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003434:	4b65      	ldr	r3, [pc, #404]	; (80035cc <MX_TIM1_Init+0x204>)
 8003436:	2200      	movs	r2, #0
 8003438:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800343a:	4b64      	ldr	r3, [pc, #400]	; (80035cc <MX_TIM1_Init+0x204>)
 800343c:	2200      	movs	r2, #0
 800343e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003440:	4b62      	ldr	r3, [pc, #392]	; (80035cc <MX_TIM1_Init+0x204>)
 8003442:	2200      	movs	r2, #0
 8003444:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003446:	4b61      	ldr	r3, [pc, #388]	; (80035cc <MX_TIM1_Init+0x204>)
 8003448:	0018      	movs	r0, r3
 800344a:	f002 fa57 	bl	80058fc <HAL_TIM_Base_Init>
 800344e:	1e03      	subs	r3, r0, #0
 8003450:	d001      	beq.n	8003456 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8003452:	f7ff fa49 	bl	80028e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003456:	2158      	movs	r1, #88	; 0x58
 8003458:	187b      	adds	r3, r7, r1
 800345a:	2280      	movs	r2, #128	; 0x80
 800345c:	0152      	lsls	r2, r2, #5
 800345e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003460:	187a      	adds	r2, r7, r1
 8003462:	4b5a      	ldr	r3, [pc, #360]	; (80035cc <MX_TIM1_Init+0x204>)
 8003464:	0011      	movs	r1, r2
 8003466:	0018      	movs	r0, r3
 8003468:	f003 f840 	bl	80064ec <HAL_TIM_ConfigClockSource>
 800346c:	1e03      	subs	r3, r0, #0
 800346e:	d001      	beq.n	8003474 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8003470:	f7ff fa3a 	bl	80028e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003474:	4b55      	ldr	r3, [pc, #340]	; (80035cc <MX_TIM1_Init+0x204>)
 8003476:	0018      	movs	r0, r3
 8003478:	f002 fc7e 	bl	8005d78 <HAL_TIM_PWM_Init>
 800347c:	1e03      	subs	r3, r0, #0
 800347e:	d001      	beq.n	8003484 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8003480:	f7ff fa32 	bl	80028e8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8003484:	4b51      	ldr	r3, [pc, #324]	; (80035cc <MX_TIM1_Init+0x204>)
 8003486:	0018      	movs	r0, r3
 8003488:	f002 fb6c 	bl	8005b64 <HAL_TIM_OC_Init>
 800348c:	1e03      	subs	r3, r0, #0
 800348e:	d001      	beq.n	8003494 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 8003490:	f7ff fa2a 	bl	80028e8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8003494:	2144      	movs	r1, #68	; 0x44
 8003496:	187b      	adds	r3, r7, r1
 8003498:	2200      	movs	r2, #0
 800349a:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800349c:	187b      	adds	r3, r7, r1
 800349e:	2200      	movs	r2, #0
 80034a0:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80034a2:	187a      	adds	r2, r7, r1
 80034a4:	4b49      	ldr	r3, [pc, #292]	; (80035cc <MX_TIM1_Init+0x204>)
 80034a6:	0011      	movs	r1, r2
 80034a8:	0018      	movs	r0, r3
 80034aa:	f003 f8f3 	bl	8006694 <HAL_TIM_SlaveConfigSynchro>
 80034ae:	1e03      	subs	r3, r0, #0
 80034b0:	d001      	beq.n	80034b6 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 80034b2:	f7ff fa19 	bl	80028e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80034b6:	213c      	movs	r1, #60	; 0x3c
 80034b8:	187b      	adds	r3, r7, r1
 80034ba:	2270      	movs	r2, #112	; 0x70
 80034bc:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034be:	187b      	adds	r3, r7, r1
 80034c0:	2200      	movs	r2, #0
 80034c2:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80034c4:	187a      	adds	r2, r7, r1
 80034c6:	4b41      	ldr	r3, [pc, #260]	; (80035cc <MX_TIM1_Init+0x204>)
 80034c8:	0011      	movs	r1, r2
 80034ca:	0018      	movs	r0, r3
 80034cc:	f003 fd0a 	bl	8006ee4 <HAL_TIMEx_MasterConfigSynchronization>
 80034d0:	1e03      	subs	r3, r0, #0
 80034d2:	d001      	beq.n	80034d8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80034d4:	f7ff fa08 	bl	80028e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80034d8:	2120      	movs	r1, #32
 80034da:	187b      	adds	r3, r7, r1
 80034dc:	2260      	movs	r2, #96	; 0x60
 80034de:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 10;
 80034e0:	187b      	adds	r3, r7, r1
 80034e2:	220a      	movs	r2, #10
 80034e4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80034e6:	187b      	adds	r3, r7, r1
 80034e8:	2200      	movs	r2, #0
 80034ea:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80034ec:	187b      	adds	r3, r7, r1
 80034ee:	2200      	movs	r2, #0
 80034f0:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80034f2:	187b      	adds	r3, r7, r1
 80034f4:	2200      	movs	r2, #0
 80034f6:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80034f8:	187b      	adds	r3, r7, r1
 80034fa:	2200      	movs	r2, #0
 80034fc:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80034fe:	187b      	adds	r3, r7, r1
 8003500:	2200      	movs	r2, #0
 8003502:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003504:	1879      	adds	r1, r7, r1
 8003506:	4b31      	ldr	r3, [pc, #196]	; (80035cc <MX_TIM1_Init+0x204>)
 8003508:	2200      	movs	r2, #0
 800350a:	0018      	movs	r0, r3
 800350c:	f002 ff28 	bl	8006360 <HAL_TIM_PWM_ConfigChannel>
 8003510:	1e03      	subs	r3, r0, #0
 8003512:	d001      	beq.n	8003518 <MX_TIM1_Init+0x150>
  {
    Error_Handler();
 8003514:	f7ff f9e8 	bl	80028e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003518:	2320      	movs	r3, #32
 800351a:	18f9      	adds	r1, r7, r3
 800351c:	4b2b      	ldr	r3, [pc, #172]	; (80035cc <MX_TIM1_Init+0x204>)
 800351e:	2204      	movs	r2, #4
 8003520:	0018      	movs	r0, r3
 8003522:	f002 ff1d 	bl	8006360 <HAL_TIM_PWM_ConfigChannel>
 8003526:	1e03      	subs	r3, r0, #0
 8003528:	d001      	beq.n	800352e <MX_TIM1_Init+0x166>
  {
    Error_Handler();
 800352a:	f7ff f9dd 	bl	80028e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800352e:	2320      	movs	r3, #32
 8003530:	18f9      	adds	r1, r7, r3
 8003532:	4b26      	ldr	r3, [pc, #152]	; (80035cc <MX_TIM1_Init+0x204>)
 8003534:	2208      	movs	r2, #8
 8003536:	0018      	movs	r0, r3
 8003538:	f002 ff12 	bl	8006360 <HAL_TIM_PWM_ConfigChannel>
 800353c:	1e03      	subs	r3, r0, #0
 800353e:	d001      	beq.n	8003544 <MX_TIM1_Init+0x17c>
  {
    Error_Handler();
 8003540:	f7ff f9d2 	bl	80028e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8003544:	2120      	movs	r1, #32
 8003546:	187b      	adds	r3, r7, r1
 8003548:	2230      	movs	r2, #48	; 0x30
 800354a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800354c:	1879      	adds	r1, r7, r1
 800354e:	4b1f      	ldr	r3, [pc, #124]	; (80035cc <MX_TIM1_Init+0x204>)
 8003550:	220c      	movs	r2, #12
 8003552:	0018      	movs	r0, r3
 8003554:	f002 feac 	bl	80062b0 <HAL_TIM_OC_ConfigChannel>
 8003558:	1e03      	subs	r3, r0, #0
 800355a:	d001      	beq.n	8003560 <MX_TIM1_Init+0x198>
  {
    Error_Handler();
 800355c:	f7ff f9c4 	bl	80028e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003560:	003b      	movs	r3, r7
 8003562:	2200      	movs	r2, #0
 8003564:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003566:	003b      	movs	r3, r7
 8003568:	2200      	movs	r2, #0
 800356a:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800356c:	003b      	movs	r3, r7
 800356e:	2200      	movs	r2, #0
 8003570:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003572:	003b      	movs	r3, r7
 8003574:	2200      	movs	r2, #0
 8003576:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003578:	003b      	movs	r3, r7
 800357a:	2200      	movs	r2, #0
 800357c:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800357e:	003b      	movs	r3, r7
 8003580:	2280      	movs	r2, #128	; 0x80
 8003582:	0192      	lsls	r2, r2, #6
 8003584:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003586:	003b      	movs	r3, r7
 8003588:	2200      	movs	r2, #0
 800358a:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800358c:	003a      	movs	r2, r7
 800358e:	4b0f      	ldr	r3, [pc, #60]	; (80035cc <MX_TIM1_Init+0x204>)
 8003590:	0011      	movs	r1, r2
 8003592:	0018      	movs	r0, r3
 8003594:	f003 fcfe 	bl	8006f94 <HAL_TIMEx_ConfigBreakDeadTime>
 8003598:	1e03      	subs	r3, r0, #0
 800359a:	d001      	beq.n	80035a0 <MX_TIM1_Init+0x1d8>
  {
    Error_Handler();
 800359c:	f7ff f9a4 	bl	80028e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  sBreakDeadTimeConfig.DeadTime = 499;//50 = 1us
 80035a0:	003b      	movs	r3, r7
 80035a2:	22f4      	movs	r2, #244	; 0xf4
 80035a4:	32ff      	adds	r2, #255	; 0xff
 80035a6:	60da      	str	r2, [r3, #12]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80035a8:	003a      	movs	r2, r7
 80035aa:	4b08      	ldr	r3, [pc, #32]	; (80035cc <MX_TIM1_Init+0x204>)
 80035ac:	0011      	movs	r1, r2
 80035ae:	0018      	movs	r0, r3
 80035b0:	f003 fcf0 	bl	8006f94 <HAL_TIMEx_ConfigBreakDeadTime>
 80035b4:	1e03      	subs	r3, r0, #0
 80035b6:	d001      	beq.n	80035bc <MX_TIM1_Init+0x1f4>
  {
    Error_Handler();
 80035b8:	f7ff f996 	bl	80028e8 <Error_Handler>
  }
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80035bc:	4b03      	ldr	r3, [pc, #12]	; (80035cc <MX_TIM1_Init+0x204>)
 80035be:	0018      	movs	r0, r3
 80035c0:	f000 f9f0 	bl	80039a4 <HAL_TIM_MspPostInit>

}
 80035c4:	46c0      	nop			; (mov r8, r8)
 80035c6:	46bd      	mov	sp, r7
 80035c8:	b01a      	add	sp, #104	; 0x68
 80035ca:	bd80      	pop	{r7, pc}
 80035cc:	200002c4 	.word	0x200002c4
 80035d0:	40012c00 	.word	0x40012c00

080035d4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b08e      	sub	sp, #56	; 0x38
 80035d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80035da:	2328      	movs	r3, #40	; 0x28
 80035dc:	18fb      	adds	r3, r7, r3
 80035de:	0018      	movs	r0, r3
 80035e0:	2310      	movs	r3, #16
 80035e2:	001a      	movs	r2, r3
 80035e4:	2100      	movs	r1, #0
 80035e6:	f004 ffc0 	bl	800856a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035ea:	2320      	movs	r3, #32
 80035ec:	18fb      	adds	r3, r7, r3
 80035ee:	0018      	movs	r0, r3
 80035f0:	2308      	movs	r3, #8
 80035f2:	001a      	movs	r2, r3
 80035f4:	2100      	movs	r1, #0
 80035f6:	f004 ffb8 	bl	800856a <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80035fa:	1d3b      	adds	r3, r7, #4
 80035fc:	0018      	movs	r0, r3
 80035fe:	231c      	movs	r3, #28
 8003600:	001a      	movs	r2, r3
 8003602:	2100      	movs	r1, #0
 8003604:	f004 ffb1 	bl	800856a <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003608:	4b3e      	ldr	r3, [pc, #248]	; (8003704 <MX_TIM3_Init+0x130>)
 800360a:	4a3f      	ldr	r2, [pc, #252]	; (8003708 <MX_TIM3_Init+0x134>)
 800360c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16-1;
 800360e:	4b3d      	ldr	r3, [pc, #244]	; (8003704 <MX_TIM3_Init+0x130>)
 8003610:	220f      	movs	r2, #15
 8003612:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003614:	4b3b      	ldr	r3, [pc, #236]	; (8003704 <MX_TIM3_Init+0x130>)
 8003616:	2200      	movs	r2, #0
 8003618:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 800361a:	4b3a      	ldr	r3, [pc, #232]	; (8003704 <MX_TIM3_Init+0x130>)
 800361c:	2263      	movs	r2, #99	; 0x63
 800361e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003620:	4b38      	ldr	r3, [pc, #224]	; (8003704 <MX_TIM3_Init+0x130>)
 8003622:	2200      	movs	r2, #0
 8003624:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003626:	4b37      	ldr	r3, [pc, #220]	; (8003704 <MX_TIM3_Init+0x130>)
 8003628:	2200      	movs	r2, #0
 800362a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800362c:	4b35      	ldr	r3, [pc, #212]	; (8003704 <MX_TIM3_Init+0x130>)
 800362e:	0018      	movs	r0, r3
 8003630:	f002 f964 	bl	80058fc <HAL_TIM_Base_Init>
 8003634:	1e03      	subs	r3, r0, #0
 8003636:	d001      	beq.n	800363c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8003638:	f7ff f956 	bl	80028e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800363c:	2128      	movs	r1, #40	; 0x28
 800363e:	187b      	adds	r3, r7, r1
 8003640:	2280      	movs	r2, #128	; 0x80
 8003642:	0152      	lsls	r2, r2, #5
 8003644:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003646:	187a      	adds	r2, r7, r1
 8003648:	4b2e      	ldr	r3, [pc, #184]	; (8003704 <MX_TIM3_Init+0x130>)
 800364a:	0011      	movs	r1, r2
 800364c:	0018      	movs	r0, r3
 800364e:	f002 ff4d 	bl	80064ec <HAL_TIM_ConfigClockSource>
 8003652:	1e03      	subs	r3, r0, #0
 8003654:	d001      	beq.n	800365a <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8003656:	f7ff f947 	bl	80028e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800365a:	4b2a      	ldr	r3, [pc, #168]	; (8003704 <MX_TIM3_Init+0x130>)
 800365c:	0018      	movs	r0, r3
 800365e:	f002 fb8b 	bl	8005d78 <HAL_TIM_PWM_Init>
 8003662:	1e03      	subs	r3, r0, #0
 8003664:	d001      	beq.n	800366a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8003666:	f7ff f93f 	bl	80028e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800366a:	2120      	movs	r1, #32
 800366c:	187b      	adds	r3, r7, r1
 800366e:	2200      	movs	r2, #0
 8003670:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003672:	187b      	adds	r3, r7, r1
 8003674:	2200      	movs	r2, #0
 8003676:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003678:	187a      	adds	r2, r7, r1
 800367a:	4b22      	ldr	r3, [pc, #136]	; (8003704 <MX_TIM3_Init+0x130>)
 800367c:	0011      	movs	r1, r2
 800367e:	0018      	movs	r0, r3
 8003680:	f003 fc30 	bl	8006ee4 <HAL_TIMEx_MasterConfigSynchronization>
 8003684:	1e03      	subs	r3, r0, #0
 8003686:	d001      	beq.n	800368c <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8003688:	f7ff f92e 	bl	80028e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800368c:	1d3b      	adds	r3, r7, #4
 800368e:	2260      	movs	r2, #96	; 0x60
 8003690:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8003692:	1d3b      	adds	r3, r7, #4
 8003694:	2200      	movs	r2, #0
 8003696:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003698:	1d3b      	adds	r3, r7, #4
 800369a:	2200      	movs	r2, #0
 800369c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800369e:	1d3b      	adds	r3, r7, #4
 80036a0:	2200      	movs	r2, #0
 80036a2:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80036a4:	1d39      	adds	r1, r7, #4
 80036a6:	4b17      	ldr	r3, [pc, #92]	; (8003704 <MX_TIM3_Init+0x130>)
 80036a8:	2200      	movs	r2, #0
 80036aa:	0018      	movs	r0, r3
 80036ac:	f002 fe58 	bl	8006360 <HAL_TIM_PWM_ConfigChannel>
 80036b0:	1e03      	subs	r3, r0, #0
 80036b2:	d001      	beq.n	80036b8 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 80036b4:	f7ff f918 	bl	80028e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80036b8:	1d39      	adds	r1, r7, #4
 80036ba:	4b12      	ldr	r3, [pc, #72]	; (8003704 <MX_TIM3_Init+0x130>)
 80036bc:	2204      	movs	r2, #4
 80036be:	0018      	movs	r0, r3
 80036c0:	f002 fe4e 	bl	8006360 <HAL_TIM_PWM_ConfigChannel>
 80036c4:	1e03      	subs	r3, r0, #0
 80036c6:	d001      	beq.n	80036cc <MX_TIM3_Init+0xf8>
  {
    Error_Handler();
 80036c8:	f7ff f90e 	bl	80028e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80036cc:	1d39      	adds	r1, r7, #4
 80036ce:	4b0d      	ldr	r3, [pc, #52]	; (8003704 <MX_TIM3_Init+0x130>)
 80036d0:	2208      	movs	r2, #8
 80036d2:	0018      	movs	r0, r3
 80036d4:	f002 fe44 	bl	8006360 <HAL_TIM_PWM_ConfigChannel>
 80036d8:	1e03      	subs	r3, r0, #0
 80036da:	d001      	beq.n	80036e0 <MX_TIM3_Init+0x10c>
  {
    Error_Handler();
 80036dc:	f7ff f904 	bl	80028e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80036e0:	1d39      	adds	r1, r7, #4
 80036e2:	4b08      	ldr	r3, [pc, #32]	; (8003704 <MX_TIM3_Init+0x130>)
 80036e4:	220c      	movs	r2, #12
 80036e6:	0018      	movs	r0, r3
 80036e8:	f002 fe3a 	bl	8006360 <HAL_TIM_PWM_ConfigChannel>
 80036ec:	1e03      	subs	r3, r0, #0
 80036ee:	d001      	beq.n	80036f4 <MX_TIM3_Init+0x120>
  {
    Error_Handler();
 80036f0:	f7ff f8fa 	bl	80028e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80036f4:	4b03      	ldr	r3, [pc, #12]	; (8003704 <MX_TIM3_Init+0x130>)
 80036f6:	0018      	movs	r0, r3
 80036f8:	f000 f954 	bl	80039a4 <HAL_TIM_MspPostInit>

}
 80036fc:	46c0      	nop			; (mov r8, r8)
 80036fe:	46bd      	mov	sp, r7
 8003700:	b00e      	add	sp, #56	; 0x38
 8003702:	bd80      	pop	{r7, pc}
 8003704:	2000030c 	.word	0x2000030c
 8003708:	40000400 	.word	0x40000400

0800370c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM6_Init 0 */

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003710:	4b0c      	ldr	r3, [pc, #48]	; (8003744 <MX_TIM6_Init+0x38>)
 8003712:	4a0d      	ldr	r2, [pc, #52]	; (8003748 <MX_TIM6_Init+0x3c>)
 8003714:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 48000-1;
 8003716:	4b0b      	ldr	r3, [pc, #44]	; (8003744 <MX_TIM6_Init+0x38>)
 8003718:	4a0c      	ldr	r2, [pc, #48]	; (800374c <MX_TIM6_Init+0x40>)
 800371a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800371c:	4b09      	ldr	r3, [pc, #36]	; (8003744 <MX_TIM6_Init+0x38>)
 800371e:	2200      	movs	r2, #0
 8003720:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8003722:	4b08      	ldr	r3, [pc, #32]	; (8003744 <MX_TIM6_Init+0x38>)
 8003724:	4a0a      	ldr	r2, [pc, #40]	; (8003750 <MX_TIM6_Init+0x44>)
 8003726:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003728:	4b06      	ldr	r3, [pc, #24]	; (8003744 <MX_TIM6_Init+0x38>)
 800372a:	2280      	movs	r2, #128	; 0x80
 800372c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800372e:	4b05      	ldr	r3, [pc, #20]	; (8003744 <MX_TIM6_Init+0x38>)
 8003730:	0018      	movs	r0, r3
 8003732:	f002 f8e3 	bl	80058fc <HAL_TIM_Base_Init>
 8003736:	1e03      	subs	r3, r0, #0
 8003738:	d001      	beq.n	800373e <MX_TIM6_Init+0x32>
  {
    Error_Handler();
 800373a:	f7ff f8d5 	bl	80028e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800373e:	46c0      	nop			; (mov r8, r8)
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}
 8003744:	20000354 	.word	0x20000354
 8003748:	40001000 	.word	0x40001000
 800374c:	0000bb7f 	.word	0x0000bb7f
 8003750:	000003e7 	.word	0x000003e7

08003754 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b088      	sub	sp, #32
 8003758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800375a:	1d3b      	adds	r3, r7, #4
 800375c:	0018      	movs	r0, r3
 800375e:	231c      	movs	r3, #28
 8003760:	001a      	movs	r2, r3
 8003762:	2100      	movs	r1, #0
 8003764:	f004 ff01 	bl	800856a <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8003768:	4b1d      	ldr	r3, [pc, #116]	; (80037e0 <MX_TIM14_Init+0x8c>)
 800376a:	4a1e      	ldr	r2, [pc, #120]	; (80037e4 <MX_TIM14_Init+0x90>)
 800376c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 4800-1;
 800376e:	4b1c      	ldr	r3, [pc, #112]	; (80037e0 <MX_TIM14_Init+0x8c>)
 8003770:	4a1d      	ldr	r2, [pc, #116]	; (80037e8 <MX_TIM14_Init+0x94>)
 8003772:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003774:	4b1a      	ldr	r3, [pc, #104]	; (80037e0 <MX_TIM14_Init+0x8c>)
 8003776:	2200      	movs	r2, #0
 8003778:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 200;
 800377a:	4b19      	ldr	r3, [pc, #100]	; (80037e0 <MX_TIM14_Init+0x8c>)
 800377c:	22c8      	movs	r2, #200	; 0xc8
 800377e:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003780:	4b17      	ldr	r3, [pc, #92]	; (80037e0 <MX_TIM14_Init+0x8c>)
 8003782:	2200      	movs	r2, #0
 8003784:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003786:	4b16      	ldr	r3, [pc, #88]	; (80037e0 <MX_TIM14_Init+0x8c>)
 8003788:	2280      	movs	r2, #128	; 0x80
 800378a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800378c:	4b14      	ldr	r3, [pc, #80]	; (80037e0 <MX_TIM14_Init+0x8c>)
 800378e:	0018      	movs	r0, r3
 8003790:	f002 f8b4 	bl	80058fc <HAL_TIM_Base_Init>
 8003794:	1e03      	subs	r3, r0, #0
 8003796:	d001      	beq.n	800379c <MX_TIM14_Init+0x48>
  {
    Error_Handler();
 8003798:	f7ff f8a6 	bl	80028e8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim14) != HAL_OK)
 800379c:	4b10      	ldr	r3, [pc, #64]	; (80037e0 <MX_TIM14_Init+0x8c>)
 800379e:	0018      	movs	r0, r3
 80037a0:	f002 f9e0 	bl	8005b64 <HAL_TIM_OC_Init>
 80037a4:	1e03      	subs	r3, r0, #0
 80037a6:	d001      	beq.n	80037ac <MX_TIM14_Init+0x58>
  {
    Error_Handler();
 80037a8:	f7ff f89e 	bl	80028e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80037ac:	1d3b      	adds	r3, r7, #4
 80037ae:	2200      	movs	r2, #0
 80037b0:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80037b2:	1d3b      	adds	r3, r7, #4
 80037b4:	2200      	movs	r2, #0
 80037b6:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80037b8:	1d3b      	adds	r3, r7, #4
 80037ba:	2200      	movs	r2, #0
 80037bc:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80037be:	1d3b      	adds	r3, r7, #4
 80037c0:	2200      	movs	r2, #0
 80037c2:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80037c4:	1d39      	adds	r1, r7, #4
 80037c6:	4b06      	ldr	r3, [pc, #24]	; (80037e0 <MX_TIM14_Init+0x8c>)
 80037c8:	2200      	movs	r2, #0
 80037ca:	0018      	movs	r0, r3
 80037cc:	f002 fd70 	bl	80062b0 <HAL_TIM_OC_ConfigChannel>
 80037d0:	1e03      	subs	r3, r0, #0
 80037d2:	d001      	beq.n	80037d8 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 80037d4:	f7ff f888 	bl	80028e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80037d8:	46c0      	nop			; (mov r8, r8)
 80037da:	46bd      	mov	sp, r7
 80037dc:	b008      	add	sp, #32
 80037de:	bd80      	pop	{r7, pc}
 80037e0:	2000039c 	.word	0x2000039c
 80037e4:	40002000 	.word	0x40002000
 80037e8:	000012bf 	.word	0x000012bf

080037ec <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b086      	sub	sp, #24
 80037f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80037f2:	2308      	movs	r3, #8
 80037f4:	18fb      	adds	r3, r7, r3
 80037f6:	0018      	movs	r0, r3
 80037f8:	2310      	movs	r3, #16
 80037fa:	001a      	movs	r2, r3
 80037fc:	2100      	movs	r1, #0
 80037fe:	f004 feb4 	bl	800856a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003802:	003b      	movs	r3, r7
 8003804:	0018      	movs	r0, r3
 8003806:	2308      	movs	r3, #8
 8003808:	001a      	movs	r2, r3
 800380a:	2100      	movs	r1, #0
 800380c:	f004 fead 	bl	800856a <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8003810:	4b1f      	ldr	r3, [pc, #124]	; (8003890 <MX_TIM15_Init+0xa4>)
 8003812:	4a20      	ldr	r2, [pc, #128]	; (8003894 <MX_TIM15_Init+0xa8>)
 8003814:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 48-1;
 8003816:	4b1e      	ldr	r3, [pc, #120]	; (8003890 <MX_TIM15_Init+0xa4>)
 8003818:	222f      	movs	r2, #47	; 0x2f
 800381a:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800381c:	4b1c      	ldr	r3, [pc, #112]	; (8003890 <MX_TIM15_Init+0xa4>)
 800381e:	2200      	movs	r2, #0
 8003820:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8003822:	4b1b      	ldr	r3, [pc, #108]	; (8003890 <MX_TIM15_Init+0xa4>)
 8003824:	4a1c      	ldr	r2, [pc, #112]	; (8003898 <MX_TIM15_Init+0xac>)
 8003826:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003828:	4b19      	ldr	r3, [pc, #100]	; (8003890 <MX_TIM15_Init+0xa4>)
 800382a:	2200      	movs	r2, #0
 800382c:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800382e:	4b18      	ldr	r3, [pc, #96]	; (8003890 <MX_TIM15_Init+0xa4>)
 8003830:	2200      	movs	r2, #0
 8003832:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003834:	4b16      	ldr	r3, [pc, #88]	; (8003890 <MX_TIM15_Init+0xa4>)
 8003836:	2280      	movs	r2, #128	; 0x80
 8003838:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 800383a:	4b15      	ldr	r3, [pc, #84]	; (8003890 <MX_TIM15_Init+0xa4>)
 800383c:	0018      	movs	r0, r3
 800383e:	f002 f85d 	bl	80058fc <HAL_TIM_Base_Init>
 8003842:	1e03      	subs	r3, r0, #0
 8003844:	d001      	beq.n	800384a <MX_TIM15_Init+0x5e>
  {
    Error_Handler();
 8003846:	f7ff f84f 	bl	80028e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800384a:	2108      	movs	r1, #8
 800384c:	187b      	adds	r3, r7, r1
 800384e:	2280      	movs	r2, #128	; 0x80
 8003850:	0152      	lsls	r2, r2, #5
 8003852:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8003854:	187a      	adds	r2, r7, r1
 8003856:	4b0e      	ldr	r3, [pc, #56]	; (8003890 <MX_TIM15_Init+0xa4>)
 8003858:	0011      	movs	r1, r2
 800385a:	0018      	movs	r0, r3
 800385c:	f002 fe46 	bl	80064ec <HAL_TIM_ConfigClockSource>
 8003860:	1e03      	subs	r3, r0, #0
 8003862:	d001      	beq.n	8003868 <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 8003864:	f7ff f840 	bl	80028e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003868:	003b      	movs	r3, r7
 800386a:	2200      	movs	r2, #0
 800386c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800386e:	003b      	movs	r3, r7
 8003870:	2200      	movs	r2, #0
 8003872:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8003874:	003a      	movs	r2, r7
 8003876:	4b06      	ldr	r3, [pc, #24]	; (8003890 <MX_TIM15_Init+0xa4>)
 8003878:	0011      	movs	r1, r2
 800387a:	0018      	movs	r0, r3
 800387c:	f003 fb32 	bl	8006ee4 <HAL_TIMEx_MasterConfigSynchronization>
 8003880:	1e03      	subs	r3, r0, #0
 8003882:	d001      	beq.n	8003888 <MX_TIM15_Init+0x9c>
  {
    Error_Handler();
 8003884:	f7ff f830 	bl	80028e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8003888:	46c0      	nop			; (mov r8, r8)
 800388a:	46bd      	mov	sp, r7
 800388c:	b006      	add	sp, #24
 800388e:	bd80      	pop	{r7, pc}
 8003890:	200003e4 	.word	0x200003e4
 8003894:	40014000 	.word	0x40014000
 8003898:	0000ffff 	.word	0x0000ffff

0800389c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b088      	sub	sp, #32
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a38      	ldr	r2, [pc, #224]	; (800398c <HAL_TIM_Base_MspInit+0xf0>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d10e      	bne.n	80038cc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80038ae:	4b38      	ldr	r3, [pc, #224]	; (8003990 <HAL_TIM_Base_MspInit+0xf4>)
 80038b0:	699a      	ldr	r2, [r3, #24]
 80038b2:	4b37      	ldr	r3, [pc, #220]	; (8003990 <HAL_TIM_Base_MspInit+0xf4>)
 80038b4:	2180      	movs	r1, #128	; 0x80
 80038b6:	0109      	lsls	r1, r1, #4
 80038b8:	430a      	orrs	r2, r1
 80038ba:	619a      	str	r2, [r3, #24]
 80038bc:	4b34      	ldr	r3, [pc, #208]	; (8003990 <HAL_TIM_Base_MspInit+0xf4>)
 80038be:	699a      	ldr	r2, [r3, #24]
 80038c0:	2380      	movs	r3, #128	; 0x80
 80038c2:	011b      	lsls	r3, r3, #4
 80038c4:	4013      	ands	r3, r2
 80038c6:	61fb      	str	r3, [r7, #28]
 80038c8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 80038ca:	e05a      	b.n	8003982 <HAL_TIM_Base_MspInit+0xe6>
  else if(tim_baseHandle->Instance==TIM3)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a30      	ldr	r2, [pc, #192]	; (8003994 <HAL_TIM_Base_MspInit+0xf8>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d10c      	bne.n	80038f0 <HAL_TIM_Base_MspInit+0x54>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80038d6:	4b2e      	ldr	r3, [pc, #184]	; (8003990 <HAL_TIM_Base_MspInit+0xf4>)
 80038d8:	69da      	ldr	r2, [r3, #28]
 80038da:	4b2d      	ldr	r3, [pc, #180]	; (8003990 <HAL_TIM_Base_MspInit+0xf4>)
 80038dc:	2102      	movs	r1, #2
 80038de:	430a      	orrs	r2, r1
 80038e0:	61da      	str	r2, [r3, #28]
 80038e2:	4b2b      	ldr	r3, [pc, #172]	; (8003990 <HAL_TIM_Base_MspInit+0xf4>)
 80038e4:	69db      	ldr	r3, [r3, #28]
 80038e6:	2202      	movs	r2, #2
 80038e8:	4013      	ands	r3, r2
 80038ea:	61bb      	str	r3, [r7, #24]
 80038ec:	69bb      	ldr	r3, [r7, #24]
}
 80038ee:	e048      	b.n	8003982 <HAL_TIM_Base_MspInit+0xe6>
  else if(tim_baseHandle->Instance==TIM6)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a28      	ldr	r2, [pc, #160]	; (8003998 <HAL_TIM_Base_MspInit+0xfc>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d114      	bne.n	8003924 <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80038fa:	4b25      	ldr	r3, [pc, #148]	; (8003990 <HAL_TIM_Base_MspInit+0xf4>)
 80038fc:	69da      	ldr	r2, [r3, #28]
 80038fe:	4b24      	ldr	r3, [pc, #144]	; (8003990 <HAL_TIM_Base_MspInit+0xf4>)
 8003900:	2110      	movs	r1, #16
 8003902:	430a      	orrs	r2, r1
 8003904:	61da      	str	r2, [r3, #28]
 8003906:	4b22      	ldr	r3, [pc, #136]	; (8003990 <HAL_TIM_Base_MspInit+0xf4>)
 8003908:	69db      	ldr	r3, [r3, #28]
 800390a:	2210      	movs	r2, #16
 800390c:	4013      	ands	r3, r2
 800390e:	617b      	str	r3, [r7, #20]
 8003910:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_IRQn, 1, 0);
 8003912:	2200      	movs	r2, #0
 8003914:	2101      	movs	r1, #1
 8003916:	2011      	movs	r0, #17
 8003918:	f000 fed4 	bl	80046c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 800391c:	2011      	movs	r0, #17
 800391e:	f000 fee6 	bl	80046ee <HAL_NVIC_EnableIRQ>
}
 8003922:	e02e      	b.n	8003982 <HAL_TIM_Base_MspInit+0xe6>
  else if(tim_baseHandle->Instance==TIM14)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a1c      	ldr	r2, [pc, #112]	; (800399c <HAL_TIM_Base_MspInit+0x100>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d116      	bne.n	800395c <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800392e:	4b18      	ldr	r3, [pc, #96]	; (8003990 <HAL_TIM_Base_MspInit+0xf4>)
 8003930:	69da      	ldr	r2, [r3, #28]
 8003932:	4b17      	ldr	r3, [pc, #92]	; (8003990 <HAL_TIM_Base_MspInit+0xf4>)
 8003934:	2180      	movs	r1, #128	; 0x80
 8003936:	0049      	lsls	r1, r1, #1
 8003938:	430a      	orrs	r2, r1
 800393a:	61da      	str	r2, [r3, #28]
 800393c:	4b14      	ldr	r3, [pc, #80]	; (8003990 <HAL_TIM_Base_MspInit+0xf4>)
 800393e:	69da      	ldr	r2, [r3, #28]
 8003940:	2380      	movs	r3, #128	; 0x80
 8003942:	005b      	lsls	r3, r3, #1
 8003944:	4013      	ands	r3, r2
 8003946:	613b      	str	r3, [r7, #16]
 8003948:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM14_IRQn, 1, 0);
 800394a:	2200      	movs	r2, #0
 800394c:	2101      	movs	r1, #1
 800394e:	2013      	movs	r0, #19
 8003950:	f000 feb8 	bl	80046c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8003954:	2013      	movs	r0, #19
 8003956:	f000 feca 	bl	80046ee <HAL_NVIC_EnableIRQ>
}
 800395a:	e012      	b.n	8003982 <HAL_TIM_Base_MspInit+0xe6>
  else if(tim_baseHandle->Instance==TIM15)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a0f      	ldr	r2, [pc, #60]	; (80039a0 <HAL_TIM_Base_MspInit+0x104>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d10d      	bne.n	8003982 <HAL_TIM_Base_MspInit+0xe6>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8003966:	4b0a      	ldr	r3, [pc, #40]	; (8003990 <HAL_TIM_Base_MspInit+0xf4>)
 8003968:	699a      	ldr	r2, [r3, #24]
 800396a:	4b09      	ldr	r3, [pc, #36]	; (8003990 <HAL_TIM_Base_MspInit+0xf4>)
 800396c:	2180      	movs	r1, #128	; 0x80
 800396e:	0249      	lsls	r1, r1, #9
 8003970:	430a      	orrs	r2, r1
 8003972:	619a      	str	r2, [r3, #24]
 8003974:	4b06      	ldr	r3, [pc, #24]	; (8003990 <HAL_TIM_Base_MspInit+0xf4>)
 8003976:	699a      	ldr	r2, [r3, #24]
 8003978:	2380      	movs	r3, #128	; 0x80
 800397a:	025b      	lsls	r3, r3, #9
 800397c:	4013      	ands	r3, r2
 800397e:	60fb      	str	r3, [r7, #12]
 8003980:	68fb      	ldr	r3, [r7, #12]
}
 8003982:	46c0      	nop			; (mov r8, r8)
 8003984:	46bd      	mov	sp, r7
 8003986:	b008      	add	sp, #32
 8003988:	bd80      	pop	{r7, pc}
 800398a:	46c0      	nop			; (mov r8, r8)
 800398c:	40012c00 	.word	0x40012c00
 8003990:	40021000 	.word	0x40021000
 8003994:	40000400 	.word	0x40000400
 8003998:	40001000 	.word	0x40001000
 800399c:	40002000 	.word	0x40002000
 80039a0:	40014000 	.word	0x40014000

080039a4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80039a4:	b590      	push	{r4, r7, lr}
 80039a6:	b08b      	sub	sp, #44	; 0x2c
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039ac:	2414      	movs	r4, #20
 80039ae:	193b      	adds	r3, r7, r4
 80039b0:	0018      	movs	r0, r3
 80039b2:	2314      	movs	r3, #20
 80039b4:	001a      	movs	r2, r3
 80039b6:	2100      	movs	r1, #0
 80039b8:	f004 fdd7 	bl	800856a <memset>
  if(timHandle->Instance==TIM1)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a37      	ldr	r2, [pc, #220]	; (8003aa0 <HAL_TIM_MspPostInit+0xfc>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d126      	bne.n	8003a14 <HAL_TIM_MspPostInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039c6:	4b37      	ldr	r3, [pc, #220]	; (8003aa4 <HAL_TIM_MspPostInit+0x100>)
 80039c8:	695a      	ldr	r2, [r3, #20]
 80039ca:	4b36      	ldr	r3, [pc, #216]	; (8003aa4 <HAL_TIM_MspPostInit+0x100>)
 80039cc:	2180      	movs	r1, #128	; 0x80
 80039ce:	0289      	lsls	r1, r1, #10
 80039d0:	430a      	orrs	r2, r1
 80039d2:	615a      	str	r2, [r3, #20]
 80039d4:	4b33      	ldr	r3, [pc, #204]	; (8003aa4 <HAL_TIM_MspPostInit+0x100>)
 80039d6:	695a      	ldr	r2, [r3, #20]
 80039d8:	2380      	movs	r3, #128	; 0x80
 80039da:	029b      	lsls	r3, r3, #10
 80039dc:	4013      	ands	r3, r2
 80039de:	613b      	str	r3, [r7, #16]
 80039e0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80039e2:	193b      	adds	r3, r7, r4
 80039e4:	22e0      	movs	r2, #224	; 0xe0
 80039e6:	00d2      	lsls	r2, r2, #3
 80039e8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039ea:	0021      	movs	r1, r4
 80039ec:	187b      	adds	r3, r7, r1
 80039ee:	2202      	movs	r2, #2
 80039f0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039f2:	187b      	adds	r3, r7, r1
 80039f4:	2200      	movs	r2, #0
 80039f6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039f8:	187b      	adds	r3, r7, r1
 80039fa:	2200      	movs	r2, #0
 80039fc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80039fe:	187b      	adds	r3, r7, r1
 8003a00:	2202      	movs	r2, #2
 8003a02:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a04:	187a      	adds	r2, r7, r1
 8003a06:	2390      	movs	r3, #144	; 0x90
 8003a08:	05db      	lsls	r3, r3, #23
 8003a0a:	0011      	movs	r1, r2
 8003a0c:	0018      	movs	r0, r3
 8003a0e:	f001 f8a1 	bl	8004b54 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003a12:	e041      	b.n	8003a98 <HAL_TIM_MspPostInit+0xf4>
  else if(timHandle->Instance==TIM3)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a23      	ldr	r2, [pc, #140]	; (8003aa8 <HAL_TIM_MspPostInit+0x104>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d13c      	bne.n	8003a98 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a1e:	4b21      	ldr	r3, [pc, #132]	; (8003aa4 <HAL_TIM_MspPostInit+0x100>)
 8003a20:	695a      	ldr	r2, [r3, #20]
 8003a22:	4b20      	ldr	r3, [pc, #128]	; (8003aa4 <HAL_TIM_MspPostInit+0x100>)
 8003a24:	2180      	movs	r1, #128	; 0x80
 8003a26:	0309      	lsls	r1, r1, #12
 8003a28:	430a      	orrs	r2, r1
 8003a2a:	615a      	str	r2, [r3, #20]
 8003a2c:	4b1d      	ldr	r3, [pc, #116]	; (8003aa4 <HAL_TIM_MspPostInit+0x100>)
 8003a2e:	695a      	ldr	r2, [r3, #20]
 8003a30:	2380      	movs	r3, #128	; 0x80
 8003a32:	031b      	lsls	r3, r3, #12
 8003a34:	4013      	ands	r3, r2
 8003a36:	60fb      	str	r3, [r7, #12]
 8003a38:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_9;
 8003a3a:	2114      	movs	r1, #20
 8003a3c:	187b      	adds	r3, r7, r1
 8003a3e:	22b0      	movs	r2, #176	; 0xb0
 8003a40:	0092      	lsls	r2, r2, #2
 8003a42:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a44:	000c      	movs	r4, r1
 8003a46:	193b      	adds	r3, r7, r4
 8003a48:	2202      	movs	r2, #2
 8003a4a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a4c:	193b      	adds	r3, r7, r4
 8003a4e:	2200      	movs	r2, #0
 8003a50:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a52:	193b      	adds	r3, r7, r4
 8003a54:	2200      	movs	r2, #0
 8003a56:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8003a58:	193b      	adds	r3, r7, r4
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a5e:	193b      	adds	r3, r7, r4
 8003a60:	4a12      	ldr	r2, [pc, #72]	; (8003aac <HAL_TIM_MspPostInit+0x108>)
 8003a62:	0019      	movs	r1, r3
 8003a64:	0010      	movs	r0, r2
 8003a66:	f001 f875 	bl	8004b54 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003a6a:	0021      	movs	r1, r4
 8003a6c:	187b      	adds	r3, r7, r1
 8003a6e:	2280      	movs	r2, #128	; 0x80
 8003a70:	0052      	lsls	r2, r2, #1
 8003a72:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a74:	187b      	adds	r3, r7, r1
 8003a76:	2202      	movs	r2, #2
 8003a78:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a7a:	187b      	adds	r3, r7, r1
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a80:	187b      	adds	r3, r7, r1
 8003a82:	2200      	movs	r2, #0
 8003a84:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8003a86:	187b      	adds	r3, r7, r1
 8003a88:	2201      	movs	r2, #1
 8003a8a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a8c:	187b      	adds	r3, r7, r1
 8003a8e:	4a07      	ldr	r2, [pc, #28]	; (8003aac <HAL_TIM_MspPostInit+0x108>)
 8003a90:	0019      	movs	r1, r3
 8003a92:	0010      	movs	r0, r2
 8003a94:	f001 f85e 	bl	8004b54 <HAL_GPIO_Init>
}
 8003a98:	46c0      	nop			; (mov r8, r8)
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	b00b      	add	sp, #44	; 0x2c
 8003a9e:	bd90      	pop	{r4, r7, pc}
 8003aa0:	40012c00 	.word	0x40012c00
 8003aa4:	40021000 	.word	0x40021000
 8003aa8:	40000400 	.word	0x40000400
 8003aac:	48000800 	.word	0x48000800

08003ab0 <delay_us>:
  }
}

/* USER CODE BEGIN 1 */
void delay_us(uint16_t us)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	0002      	movs	r2, r0
 8003ab8:	1dbb      	adds	r3, r7, #6
 8003aba:	801a      	strh	r2, [r3, #0]
	us = 0xffff - us-10;
 8003abc:	1dbb      	adds	r3, r7, #6
 8003abe:	1dba      	adds	r2, r7, #6
 8003ac0:	8812      	ldrh	r2, [r2, #0]
 8003ac2:	210b      	movs	r1, #11
 8003ac4:	4249      	negs	r1, r1
 8003ac6:	1a8a      	subs	r2, r1, r2
 8003ac8:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim15, us);//the auto reload is set to 65535
 8003aca:	4b0e      	ldr	r3, [pc, #56]	; (8003b04 <delay_us+0x54>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	1dba      	adds	r2, r7, #6
 8003ad0:	8812      	ldrh	r2, [r2, #0]
 8003ad2:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Start(&htim15);
 8003ad4:	4b0b      	ldr	r3, [pc, #44]	; (8003b04 <delay_us+0x54>)
 8003ad6:	0018      	movs	r0, r3
 8003ad8:	f001 ff60 	bl	800599c <HAL_TIM_Base_Start>
	while(us<0xffff-10)
 8003adc:	e004      	b.n	8003ae8 <delay_us+0x38>
	{
		us = __HAL_TIM_GET_COUNTER(&htim15);
 8003ade:	4b09      	ldr	r3, [pc, #36]	; (8003b04 <delay_us+0x54>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ae4:	1dbb      	adds	r3, r7, #6
 8003ae6:	801a      	strh	r2, [r3, #0]
	while(us<0xffff-10)
 8003ae8:	1dbb      	adds	r3, r7, #6
 8003aea:	881b      	ldrh	r3, [r3, #0]
 8003aec:	4a06      	ldr	r2, [pc, #24]	; (8003b08 <delay_us+0x58>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d9f5      	bls.n	8003ade <delay_us+0x2e>
	}
	HAL_TIM_Base_Stop(&htim15);
 8003af2:	4b04      	ldr	r3, [pc, #16]	; (8003b04 <delay_us+0x54>)
 8003af4:	0018      	movs	r0, r3
 8003af6:	f001 ff95 	bl	8005a24 <HAL_TIM_Base_Stop>
}
 8003afa:	46c0      	nop			; (mov r8, r8)
 8003afc:	46bd      	mov	sp, r7
 8003afe:	b002      	add	sp, #8
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	46c0      	nop			; (mov r8, r8)
 8003b04:	200003e4 	.word	0x200003e4
 8003b08:	0000fff4 	.word	0x0000fff4

08003b0c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003b10:	4b14      	ldr	r3, [pc, #80]	; (8003b64 <MX_USART1_UART_Init+0x58>)
 8003b12:	4a15      	ldr	r2, [pc, #84]	; (8003b68 <MX_USART1_UART_Init+0x5c>)
 8003b14:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003b16:	4b13      	ldr	r3, [pc, #76]	; (8003b64 <MX_USART1_UART_Init+0x58>)
 8003b18:	22e1      	movs	r2, #225	; 0xe1
 8003b1a:	0252      	lsls	r2, r2, #9
 8003b1c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003b1e:	4b11      	ldr	r3, [pc, #68]	; (8003b64 <MX_USART1_UART_Init+0x58>)
 8003b20:	2200      	movs	r2, #0
 8003b22:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003b24:	4b0f      	ldr	r3, [pc, #60]	; (8003b64 <MX_USART1_UART_Init+0x58>)
 8003b26:	2200      	movs	r2, #0
 8003b28:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003b2a:	4b0e      	ldr	r3, [pc, #56]	; (8003b64 <MX_USART1_UART_Init+0x58>)
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003b30:	4b0c      	ldr	r3, [pc, #48]	; (8003b64 <MX_USART1_UART_Init+0x58>)
 8003b32:	220c      	movs	r2, #12
 8003b34:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b36:	4b0b      	ldr	r3, [pc, #44]	; (8003b64 <MX_USART1_UART_Init+0x58>)
 8003b38:	2200      	movs	r2, #0
 8003b3a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b3c:	4b09      	ldr	r3, [pc, #36]	; (8003b64 <MX_USART1_UART_Init+0x58>)
 8003b3e:	2200      	movs	r2, #0
 8003b40:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003b42:	4b08      	ldr	r3, [pc, #32]	; (8003b64 <MX_USART1_UART_Init+0x58>)
 8003b44:	2200      	movs	r2, #0
 8003b46:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003b48:	4b06      	ldr	r3, [pc, #24]	; (8003b64 <MX_USART1_UART_Init+0x58>)
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003b4e:	4b05      	ldr	r3, [pc, #20]	; (8003b64 <MX_USART1_UART_Init+0x58>)
 8003b50:	0018      	movs	r0, r3
 8003b52:	f003 fa8d 	bl	8007070 <HAL_UART_Init>
 8003b56:	1e03      	subs	r3, r0, #0
 8003b58:	d001      	beq.n	8003b5e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8003b5a:	f7fe fec5 	bl	80028e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003b5e:	46c0      	nop			; (mov r8, r8)
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	20000530 	.word	0x20000530
 8003b68:	40013800 	.word	0x40013800

08003b6c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003b6c:	b590      	push	{r4, r7, lr}
 8003b6e:	b08b      	sub	sp, #44	; 0x2c
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b74:	2414      	movs	r4, #20
 8003b76:	193b      	adds	r3, r7, r4
 8003b78:	0018      	movs	r0, r3
 8003b7a:	2314      	movs	r3, #20
 8003b7c:	001a      	movs	r2, r3
 8003b7e:	2100      	movs	r1, #0
 8003b80:	f004 fcf3 	bl	800856a <memset>
  if(uartHandle->Instance==USART1)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a20      	ldr	r2, [pc, #128]	; (8003c0c <HAL_UART_MspInit+0xa0>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d139      	bne.n	8003c02 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003b8e:	4b20      	ldr	r3, [pc, #128]	; (8003c10 <HAL_UART_MspInit+0xa4>)
 8003b90:	699a      	ldr	r2, [r3, #24]
 8003b92:	4b1f      	ldr	r3, [pc, #124]	; (8003c10 <HAL_UART_MspInit+0xa4>)
 8003b94:	2180      	movs	r1, #128	; 0x80
 8003b96:	01c9      	lsls	r1, r1, #7
 8003b98:	430a      	orrs	r2, r1
 8003b9a:	619a      	str	r2, [r3, #24]
 8003b9c:	4b1c      	ldr	r3, [pc, #112]	; (8003c10 <HAL_UART_MspInit+0xa4>)
 8003b9e:	699a      	ldr	r2, [r3, #24]
 8003ba0:	2380      	movs	r3, #128	; 0x80
 8003ba2:	01db      	lsls	r3, r3, #7
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	613b      	str	r3, [r7, #16]
 8003ba8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003baa:	4b19      	ldr	r3, [pc, #100]	; (8003c10 <HAL_UART_MspInit+0xa4>)
 8003bac:	695a      	ldr	r2, [r3, #20]
 8003bae:	4b18      	ldr	r3, [pc, #96]	; (8003c10 <HAL_UART_MspInit+0xa4>)
 8003bb0:	2180      	movs	r1, #128	; 0x80
 8003bb2:	02c9      	lsls	r1, r1, #11
 8003bb4:	430a      	orrs	r2, r1
 8003bb6:	615a      	str	r2, [r3, #20]
 8003bb8:	4b15      	ldr	r3, [pc, #84]	; (8003c10 <HAL_UART_MspInit+0xa4>)
 8003bba:	695a      	ldr	r2, [r3, #20]
 8003bbc:	2380      	movs	r3, #128	; 0x80
 8003bbe:	02db      	lsls	r3, r3, #11
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	60fb      	str	r3, [r7, #12]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003bc6:	0021      	movs	r1, r4
 8003bc8:	187b      	adds	r3, r7, r1
 8003bca:	22c0      	movs	r2, #192	; 0xc0
 8003bcc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bce:	187b      	adds	r3, r7, r1
 8003bd0:	2202      	movs	r2, #2
 8003bd2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bd4:	187b      	adds	r3, r7, r1
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003bda:	187b      	adds	r3, r7, r1
 8003bdc:	2203      	movs	r2, #3
 8003bde:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8003be0:	187b      	adds	r3, r7, r1
 8003be2:	2200      	movs	r2, #0
 8003be4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003be6:	187b      	adds	r3, r7, r1
 8003be8:	4a0a      	ldr	r2, [pc, #40]	; (8003c14 <HAL_UART_MspInit+0xa8>)
 8003bea:	0019      	movs	r1, r3
 8003bec:	0010      	movs	r0, r2
 8003bee:	f000 ffb1 	bl	8004b54 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	2101      	movs	r1, #1
 8003bf6:	201b      	movs	r0, #27
 8003bf8:	f000 fd64 	bl	80046c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003bfc:	201b      	movs	r0, #27
 8003bfe:	f000 fd76 	bl	80046ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003c02:	46c0      	nop			; (mov r8, r8)
 8003c04:	46bd      	mov	sp, r7
 8003c06:	b00b      	add	sp, #44	; 0x2c
 8003c08:	bd90      	pop	{r4, r7, pc}
 8003c0a:	46c0      	nop			; (mov r8, r8)
 8003c0c:	40013800 	.word	0x40013800
 8003c10:	40021000 	.word	0x40021000
 8003c14:	48000400 	.word	0x48000400

08003c18 <BT_PWM_handle>:
  }
}

/* USER CODE BEGIN 1 */
void BT_PWM_handle(char flag)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b082      	sub	sp, #8
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	0002      	movs	r2, r0
 8003c20:	1dfb      	adds	r3, r7, #7
 8003c22:	701a      	strb	r2, [r3, #0]
	static signed char ch1=0;
	if(flag == TURE)
 8003c24:	1dfb      	adds	r3, r7, #7
 8003c26:	781b      	ldrb	r3, [r3, #0]
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d110      	bne.n	8003c4e <BT_PWM_handle+0x36>
	{
		ch1 = ch1+1>=10? 10:ch1+1;
 8003c2c:	4b1e      	ldr	r3, [pc, #120]	; (8003ca8 <BT_PWM_handle+0x90>)
 8003c2e:	781b      	ldrb	r3, [r3, #0]
 8003c30:	b25b      	sxtb	r3, r3
 8003c32:	2b08      	cmp	r3, #8
 8003c34:	dc07      	bgt.n	8003c46 <BT_PWM_handle+0x2e>
 8003c36:	4b1c      	ldr	r3, [pc, #112]	; (8003ca8 <BT_PWM_handle+0x90>)
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	b25b      	sxtb	r3, r3
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	3301      	adds	r3, #1
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	b25a      	sxtb	r2, r3
 8003c44:	e000      	b.n	8003c48 <BT_PWM_handle+0x30>
 8003c46:	220a      	movs	r2, #10
 8003c48:	4b17      	ldr	r3, [pc, #92]	; (8003ca8 <BT_PWM_handle+0x90>)
 8003c4a:	701a      	strb	r2, [r3, #0]
 8003c4c:	e00f      	b.n	8003c6e <BT_PWM_handle+0x56>
	}
	else
	{
		ch1 = ch1-1<=0?0:ch1-1;
 8003c4e:	4b16      	ldr	r3, [pc, #88]	; (8003ca8 <BT_PWM_handle+0x90>)
 8003c50:	781b      	ldrb	r3, [r3, #0]
 8003c52:	b25b      	sxtb	r3, r3
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	dd07      	ble.n	8003c68 <BT_PWM_handle+0x50>
 8003c58:	4b13      	ldr	r3, [pc, #76]	; (8003ca8 <BT_PWM_handle+0x90>)
 8003c5a:	781b      	ldrb	r3, [r3, #0]
 8003c5c:	b25b      	sxtb	r3, r3
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	3b01      	subs	r3, #1
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	b25a      	sxtb	r2, r3
 8003c66:	e000      	b.n	8003c6a <BT_PWM_handle+0x52>
 8003c68:	2200      	movs	r2, #0
 8003c6a:	4b0f      	ldr	r3, [pc, #60]	; (8003ca8 <BT_PWM_handle+0x90>)
 8003c6c:	701a      	strb	r2, [r3, #0]
	}
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ch1);
 8003c6e:	4b0e      	ldr	r3, [pc, #56]	; (8003ca8 <BT_PWM_handle+0x90>)
 8003c70:	2200      	movs	r2, #0
 8003c72:	569a      	ldrsb	r2, [r3, r2]
 8003c74:	4b0d      	ldr	r3, [pc, #52]	; (8003cac <BT_PWM_handle+0x94>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ch1);
 8003c7a:	4b0b      	ldr	r3, [pc, #44]	; (8003ca8 <BT_PWM_handle+0x90>)
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	569a      	ldrsb	r2, [r3, r2]
 8003c80:	4b0a      	ldr	r3, [pc, #40]	; (8003cac <BT_PWM_handle+0x94>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, ch1);
 8003c86:	4b08      	ldr	r3, [pc, #32]	; (8003ca8 <BT_PWM_handle+0x90>)
 8003c88:	2200      	movs	r2, #0
 8003c8a:	569a      	ldrsb	r2, [r3, r2]
 8003c8c:	4b07      	ldr	r3, [pc, #28]	; (8003cac <BT_PWM_handle+0x94>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, ch1);
 8003c92:	4b05      	ldr	r3, [pc, #20]	; (8003ca8 <BT_PWM_handle+0x90>)
 8003c94:	2200      	movs	r2, #0
 8003c96:	569a      	ldrsb	r2, [r3, r2]
 8003c98:	4b04      	ldr	r3, [pc, #16]	; (8003cac <BT_PWM_handle+0x94>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003c9e:	46c0      	nop			; (mov r8, r8)
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	b002      	add	sp, #8
 8003ca4:	bd80      	pop	{r7, pc}
 8003ca6:	46c0      	nop			; (mov r8, r8)
 8003ca8:	200005b8 	.word	0x200005b8
 8003cac:	2000030c 	.word	0x2000030c

08003cb0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003cb0:	480d      	ldr	r0, [pc, #52]	; (8003ce8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003cb2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003cb4:	f7ff fb82 	bl	80033bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003cb8:	480c      	ldr	r0, [pc, #48]	; (8003cec <LoopForever+0x6>)
  ldr r1, =_edata
 8003cba:	490d      	ldr	r1, [pc, #52]	; (8003cf0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003cbc:	4a0d      	ldr	r2, [pc, #52]	; (8003cf4 <LoopForever+0xe>)
  movs r3, #0
 8003cbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003cc0:	e002      	b.n	8003cc8 <LoopCopyDataInit>

08003cc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003cc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003cc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003cc6:	3304      	adds	r3, #4

08003cc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003cc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003cca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ccc:	d3f9      	bcc.n	8003cc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003cce:	4a0a      	ldr	r2, [pc, #40]	; (8003cf8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003cd0:	4c0a      	ldr	r4, [pc, #40]	; (8003cfc <LoopForever+0x16>)
  movs r3, #0
 8003cd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003cd4:	e001      	b.n	8003cda <LoopFillZerobss>

08003cd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003cd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003cd8:	3204      	adds	r2, #4

08003cda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003cda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003cdc:	d3fb      	bcc.n	8003cd6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003cde:	f004 fc17 	bl	8008510 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003ce2:	f7fe fcf1 	bl	80026c8 <main>

08003ce6 <LoopForever>:

LoopForever:
    b LoopForever
 8003ce6:	e7fe      	b.n	8003ce6 <LoopForever>
  ldr   r0, =_estack
 8003ce8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003cec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003cf0:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8003cf4:	0800d624 	.word	0x0800d624
  ldr r2, =_sbss
 8003cf8:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 8003cfc:	200005d0 	.word	0x200005d0

08003d00 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003d00:	e7fe      	b.n	8003d00 <ADC1_IRQHandler>
	...

08003d04 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003d08:	4b07      	ldr	r3, [pc, #28]	; (8003d28 <HAL_Init+0x24>)
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	4b06      	ldr	r3, [pc, #24]	; (8003d28 <HAL_Init+0x24>)
 8003d0e:	2110      	movs	r1, #16
 8003d10:	430a      	orrs	r2, r1
 8003d12:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8003d14:	2003      	movs	r0, #3
 8003d16:	f000 f809 	bl	8003d2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003d1a:	f7ff fa25 	bl	8003168 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003d1e:	2300      	movs	r3, #0
}
 8003d20:	0018      	movs	r0, r3
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
 8003d26:	46c0      	nop			; (mov r8, r8)
 8003d28:	40022000 	.word	0x40022000

08003d2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d2c:	b590      	push	{r4, r7, lr}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003d34:	4b14      	ldr	r3, [pc, #80]	; (8003d88 <HAL_InitTick+0x5c>)
 8003d36:	681c      	ldr	r4, [r3, #0]
 8003d38:	4b14      	ldr	r3, [pc, #80]	; (8003d8c <HAL_InitTick+0x60>)
 8003d3a:	781b      	ldrb	r3, [r3, #0]
 8003d3c:	0019      	movs	r1, r3
 8003d3e:	23fa      	movs	r3, #250	; 0xfa
 8003d40:	0098      	lsls	r0, r3, #2
 8003d42:	f7fc f9fd 	bl	8000140 <__udivsi3>
 8003d46:	0003      	movs	r3, r0
 8003d48:	0019      	movs	r1, r3
 8003d4a:	0020      	movs	r0, r4
 8003d4c:	f7fc f9f8 	bl	8000140 <__udivsi3>
 8003d50:	0003      	movs	r3, r0
 8003d52:	0018      	movs	r0, r3
 8003d54:	f000 fcdb 	bl	800470e <HAL_SYSTICK_Config>
 8003d58:	1e03      	subs	r3, r0, #0
 8003d5a:	d001      	beq.n	8003d60 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e00f      	b.n	8003d80 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2b03      	cmp	r3, #3
 8003d64:	d80b      	bhi.n	8003d7e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d66:	6879      	ldr	r1, [r7, #4]
 8003d68:	2301      	movs	r3, #1
 8003d6a:	425b      	negs	r3, r3
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	0018      	movs	r0, r3
 8003d70:	f000 fca8 	bl	80046c4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003d74:	4b06      	ldr	r3, [pc, #24]	; (8003d90 <HAL_InitTick+0x64>)
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	e000      	b.n	8003d80 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
}
 8003d80:	0018      	movs	r0, r3
 8003d82:	46bd      	mov	sp, r7
 8003d84:	b003      	add	sp, #12
 8003d86:	bd90      	pop	{r4, r7, pc}
 8003d88:	20000028 	.word	0x20000028
 8003d8c:	20000030 	.word	0x20000030
 8003d90:	2000002c 	.word	0x2000002c

08003d94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d98:	4b05      	ldr	r3, [pc, #20]	; (8003db0 <HAL_IncTick+0x1c>)
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	001a      	movs	r2, r3
 8003d9e:	4b05      	ldr	r3, [pc, #20]	; (8003db4 <HAL_IncTick+0x20>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	18d2      	adds	r2, r2, r3
 8003da4:	4b03      	ldr	r3, [pc, #12]	; (8003db4 <HAL_IncTick+0x20>)
 8003da6:	601a      	str	r2, [r3, #0]
}
 8003da8:	46c0      	nop			; (mov r8, r8)
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	46c0      	nop			; (mov r8, r8)
 8003db0:	20000030 	.word	0x20000030
 8003db4:	200005bc 	.word	0x200005bc

08003db8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	af00      	add	r7, sp, #0
  return uwTick;
 8003dbc:	4b02      	ldr	r3, [pc, #8]	; (8003dc8 <HAL_GetTick+0x10>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
}
 8003dc0:	0018      	movs	r0, r3
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	46c0      	nop			; (mov r8, r8)
 8003dc8:	200005bc 	.word	0x200005bc

08003dcc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003dd4:	230f      	movs	r3, #15
 8003dd6:	18fb      	adds	r3, r7, r3
 8003dd8:	2200      	movs	r2, #0
 8003dda:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d101      	bne.n	8003dea <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e125      	b.n	8004036 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d10a      	bne.n	8003e08 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2200      	movs	r2, #0
 8003df6:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2234      	movs	r2, #52	; 0x34
 8003dfc:	2100      	movs	r1, #0
 8003dfe:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	0018      	movs	r0, r3
 8003e04:	f7fe ff1a 	bl	8002c3c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e0c:	2210      	movs	r2, #16
 8003e0e:	4013      	ands	r3, r2
 8003e10:	d000      	beq.n	8003e14 <HAL_ADC_Init+0x48>
 8003e12:	e103      	b.n	800401c <HAL_ADC_Init+0x250>
 8003e14:	230f      	movs	r3, #15
 8003e16:	18fb      	adds	r3, r7, r3
 8003e18:	781b      	ldrb	r3, [r3, #0]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d000      	beq.n	8003e20 <HAL_ADC_Init+0x54>
 8003e1e:	e0fd      	b.n	800401c <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	2204      	movs	r2, #4
 8003e28:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8003e2a:	d000      	beq.n	8003e2e <HAL_ADC_Init+0x62>
 8003e2c:	e0f6      	b.n	800401c <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e32:	4a83      	ldr	r2, [pc, #524]	; (8004040 <HAL_ADC_Init+0x274>)
 8003e34:	4013      	ands	r3, r2
 8003e36:	2202      	movs	r2, #2
 8003e38:	431a      	orrs	r2, r3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	2203      	movs	r2, #3
 8003e46:	4013      	ands	r3, r2
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d112      	bne.n	8003e72 <HAL_ADC_Init+0xa6>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	2201      	movs	r2, #1
 8003e54:	4013      	ands	r3, r2
 8003e56:	2b01      	cmp	r3, #1
 8003e58:	d009      	beq.n	8003e6e <HAL_ADC_Init+0xa2>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	68da      	ldr	r2, [r3, #12]
 8003e60:	2380      	movs	r3, #128	; 0x80
 8003e62:	021b      	lsls	r3, r3, #8
 8003e64:	401a      	ands	r2, r3
 8003e66:	2380      	movs	r3, #128	; 0x80
 8003e68:	021b      	lsls	r3, r3, #8
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d101      	bne.n	8003e72 <HAL_ADC_Init+0xa6>
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e000      	b.n	8003e74 <HAL_ADC_Init+0xa8>
 8003e72:	2300      	movs	r3, #0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d116      	bne.n	8003ea6 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	68db      	ldr	r3, [r3, #12]
 8003e7e:	2218      	movs	r2, #24
 8003e80:	4393      	bics	r3, r2
 8003e82:	0019      	movs	r1, r3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	689a      	ldr	r2, [r3, #8]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	691b      	ldr	r3, [r3, #16]
 8003e96:	009b      	lsls	r3, r3, #2
 8003e98:	0899      	lsrs	r1, r3, #2
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	685a      	ldr	r2, [r3, #4]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	430a      	orrs	r2, r1
 8003ea4:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	68da      	ldr	r2, [r3, #12]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4964      	ldr	r1, [pc, #400]	; (8004044 <HAL_ADC_Init+0x278>)
 8003eb2:	400a      	ands	r2, r1
 8003eb4:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	7e1b      	ldrb	r3, [r3, #24]
 8003eba:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	7e5b      	ldrb	r3, [r3, #25]
 8003ec0:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003ec2:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	7e9b      	ldrb	r3, [r3, #26]
 8003ec8:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8003eca:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d002      	beq.n	8003eda <HAL_ADC_Init+0x10e>
 8003ed4:	2380      	movs	r3, #128	; 0x80
 8003ed6:	015b      	lsls	r3, r3, #5
 8003ed8:	e000      	b.n	8003edc <HAL_ADC_Init+0x110>
 8003eda:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003edc:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8003ee2:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	691b      	ldr	r3, [r3, #16]
 8003ee8:	2b02      	cmp	r3, #2
 8003eea:	d101      	bne.n	8003ef0 <HAL_ADC_Init+0x124>
 8003eec:	2304      	movs	r3, #4
 8003eee:	e000      	b.n	8003ef2 <HAL_ADC_Init+0x126>
 8003ef0:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8003ef2:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2124      	movs	r1, #36	; 0x24
 8003ef8:	5c5b      	ldrb	r3, [r3, r1]
 8003efa:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8003efc:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003efe:	68ba      	ldr	r2, [r7, #8]
 8003f00:	4313      	orrs	r3, r2
 8003f02:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	7edb      	ldrb	r3, [r3, #27]
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d115      	bne.n	8003f38 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	7e9b      	ldrb	r3, [r3, #26]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d105      	bne.n	8003f20 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	2280      	movs	r2, #128	; 0x80
 8003f18:	0252      	lsls	r2, r2, #9
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	60bb      	str	r3, [r7, #8]
 8003f1e:	e00b      	b.n	8003f38 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f24:	2220      	movs	r2, #32
 8003f26:	431a      	orrs	r2, r3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f30:	2201      	movs	r2, #1
 8003f32:	431a      	orrs	r2, r3
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	69da      	ldr	r2, [r3, #28]
 8003f3c:	23c2      	movs	r3, #194	; 0xc2
 8003f3e:	33ff      	adds	r3, #255	; 0xff
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d007      	beq.n	8003f54 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	68ba      	ldr	r2, [r7, #8]
 8003f50:	4313      	orrs	r3, r2
 8003f52:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	68d9      	ldr	r1, [r3, #12]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	68ba      	ldr	r2, [r7, #8]
 8003f60:	430a      	orrs	r2, r1
 8003f62:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f68:	2380      	movs	r3, #128	; 0x80
 8003f6a:	055b      	lsls	r3, r3, #21
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d01b      	beq.n	8003fa8 <HAL_ADC_Init+0x1dc>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d017      	beq.n	8003fa8 <HAL_ADC_Init+0x1dc>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d013      	beq.n	8003fa8 <HAL_ADC_Init+0x1dc>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f84:	2b03      	cmp	r3, #3
 8003f86:	d00f      	beq.n	8003fa8 <HAL_ADC_Init+0x1dc>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f8c:	2b04      	cmp	r3, #4
 8003f8e:	d00b      	beq.n	8003fa8 <HAL_ADC_Init+0x1dc>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f94:	2b05      	cmp	r3, #5
 8003f96:	d007      	beq.n	8003fa8 <HAL_ADC_Init+0x1dc>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f9c:	2b06      	cmp	r3, #6
 8003f9e:	d003      	beq.n	8003fa8 <HAL_ADC_Init+0x1dc>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa4:	2b07      	cmp	r3, #7
 8003fa6:	d112      	bne.n	8003fce <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	695a      	ldr	r2, [r3, #20]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	2107      	movs	r1, #7
 8003fb4:	438a      	bics	r2, r1
 8003fb6:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	6959      	ldr	r1, [r3, #20]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fc2:	2207      	movs	r2, #7
 8003fc4:	401a      	ands	r2, r3
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	430a      	orrs	r2, r1
 8003fcc:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	68db      	ldr	r3, [r3, #12]
 8003fd4:	4a1c      	ldr	r2, [pc, #112]	; (8004048 <HAL_ADC_Init+0x27c>)
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	68ba      	ldr	r2, [r7, #8]
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d10b      	bne.n	8003ff6 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fe8:	2203      	movs	r2, #3
 8003fea:	4393      	bics	r3, r2
 8003fec:	2201      	movs	r2, #1
 8003fee:	431a      	orrs	r2, r3
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003ff4:	e01c      	b.n	8004030 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ffa:	2212      	movs	r2, #18
 8003ffc:	4393      	bics	r3, r2
 8003ffe:	2210      	movs	r2, #16
 8004000:	431a      	orrs	r2, r3
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800400a:	2201      	movs	r2, #1
 800400c:	431a      	orrs	r2, r3
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8004012:	230f      	movs	r3, #15
 8004014:	18fb      	adds	r3, r7, r3
 8004016:	2201      	movs	r2, #1
 8004018:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800401a:	e009      	b.n	8004030 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004020:	2210      	movs	r2, #16
 8004022:	431a      	orrs	r2, r3
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8004028:	230f      	movs	r3, #15
 800402a:	18fb      	adds	r3, r7, r3
 800402c:	2201      	movs	r2, #1
 800402e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004030:	230f      	movs	r3, #15
 8004032:	18fb      	adds	r3, r7, r3
 8004034:	781b      	ldrb	r3, [r3, #0]
}
 8004036:	0018      	movs	r0, r3
 8004038:	46bd      	mov	sp, r7
 800403a:	b004      	add	sp, #16
 800403c:	bd80      	pop	{r7, pc}
 800403e:	46c0      	nop			; (mov r8, r8)
 8004040:	fffffefd 	.word	0xfffffefd
 8004044:	fffe0219 	.word	0xfffe0219
 8004048:	833fffe7 	.word	0x833fffe7

0800404c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800404c:	b590      	push	{r4, r7, lr}
 800404e:	b087      	sub	sp, #28
 8004050:	af00      	add	r7, sp, #0
 8004052:	60f8      	str	r0, [r7, #12]
 8004054:	60b9      	str	r1, [r7, #8]
 8004056:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004058:	2317      	movs	r3, #23
 800405a:	18fb      	adds	r3, r7, r3
 800405c:	2200      	movs	r2, #0
 800405e:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	2204      	movs	r2, #4
 8004068:	4013      	ands	r3, r2
 800406a:	d15e      	bne.n	800412a <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2234      	movs	r2, #52	; 0x34
 8004070:	5c9b      	ldrb	r3, [r3, r2]
 8004072:	2b01      	cmp	r3, #1
 8004074:	d101      	bne.n	800407a <HAL_ADC_Start_DMA+0x2e>
 8004076:	2302      	movs	r3, #2
 8004078:	e05e      	b.n	8004138 <HAL_ADC_Start_DMA+0xec>
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2234      	movs	r2, #52	; 0x34
 800407e:	2101      	movs	r1, #1
 8004080:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	7e5b      	ldrb	r3, [r3, #25]
 8004086:	2b01      	cmp	r3, #1
 8004088:	d007      	beq.n	800409a <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800408a:	2317      	movs	r3, #23
 800408c:	18fc      	adds	r4, r7, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	0018      	movs	r0, r3
 8004092:	f000 f963 	bl	800435c <ADC_Enable>
 8004096:	0003      	movs	r3, r0
 8004098:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800409a:	2317      	movs	r3, #23
 800409c:	18fb      	adds	r3, r7, r3
 800409e:	781b      	ldrb	r3, [r3, #0]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d146      	bne.n	8004132 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040a8:	4a25      	ldr	r2, [pc, #148]	; (8004140 <HAL_ADC_Start_DMA+0xf4>)
 80040aa:	4013      	ands	r3, r2
 80040ac:	2280      	movs	r2, #128	; 0x80
 80040ae:	0052      	lsls	r2, r2, #1
 80040b0:	431a      	orrs	r2, r3
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2200      	movs	r2, #0
 80040ba:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2234      	movs	r2, #52	; 0x34
 80040c0:	2100      	movs	r1, #0
 80040c2:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c8:	4a1e      	ldr	r2, [pc, #120]	; (8004144 <HAL_ADC_Start_DMA+0xf8>)
 80040ca:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d0:	4a1d      	ldr	r2, [pc, #116]	; (8004148 <HAL_ADC_Start_DMA+0xfc>)
 80040d2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d8:	4a1c      	ldr	r2, [pc, #112]	; (800414c <HAL_ADC_Start_DMA+0x100>)
 80040da:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	221c      	movs	r2, #28
 80040e2:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	685a      	ldr	r2, [r3, #4]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	2110      	movs	r1, #16
 80040f0:	430a      	orrs	r2, r1
 80040f2:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	68da      	ldr	r2, [r3, #12]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2101      	movs	r1, #1
 8004100:	430a      	orrs	r2, r1
 8004102:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	3340      	adds	r3, #64	; 0x40
 800410e:	0019      	movs	r1, r3
 8004110:	68ba      	ldr	r2, [r7, #8]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	f000 fb50 	bl	80047b8 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	689a      	ldr	r2, [r3, #8]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	2104      	movs	r1, #4
 8004124:	430a      	orrs	r2, r1
 8004126:	609a      	str	r2, [r3, #8]
 8004128:	e003      	b.n	8004132 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800412a:	2317      	movs	r3, #23
 800412c:	18fb      	adds	r3, r7, r3
 800412e:	2202      	movs	r2, #2
 8004130:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 8004132:	2317      	movs	r3, #23
 8004134:	18fb      	adds	r3, r7, r3
 8004136:	781b      	ldrb	r3, [r3, #0]
}
 8004138:	0018      	movs	r0, r3
 800413a:	46bd      	mov	sp, r7
 800413c:	b007      	add	sp, #28
 800413e:	bd90      	pop	{r4, r7, pc}
 8004140:	fffff0fe 	.word	0xfffff0fe
 8004144:	08004465 	.word	0x08004465
 8004148:	08004519 	.word	0x08004519
 800414c:	08004537 	.word	0x08004537

08004150 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b082      	sub	sp, #8
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004158:	46c0      	nop			; (mov r8, r8)
 800415a:	46bd      	mov	sp, r7
 800415c:	b002      	add	sp, #8
 800415e:	bd80      	pop	{r7, pc}

08004160 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b082      	sub	sp, #8
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004168:	46c0      	nop			; (mov r8, r8)
 800416a:	46bd      	mov	sp, r7
 800416c:	b002      	add	sp, #8
 800416e:	bd80      	pop	{r7, pc}

08004170 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800417a:	230f      	movs	r3, #15
 800417c:	18fb      	adds	r3, r7, r3
 800417e:	2200      	movs	r2, #0
 8004180:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8004182:	2300      	movs	r3, #0
 8004184:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800418a:	2380      	movs	r3, #128	; 0x80
 800418c:	055b      	lsls	r3, r3, #21
 800418e:	429a      	cmp	r2, r3
 8004190:	d011      	beq.n	80041b6 <HAL_ADC_ConfigChannel+0x46>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004196:	2b01      	cmp	r3, #1
 8004198:	d00d      	beq.n	80041b6 <HAL_ADC_ConfigChannel+0x46>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d009      	beq.n	80041b6 <HAL_ADC_ConfigChannel+0x46>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a6:	2b03      	cmp	r3, #3
 80041a8:	d005      	beq.n	80041b6 <HAL_ADC_ConfigChannel+0x46>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ae:	2b04      	cmp	r3, #4
 80041b0:	d001      	beq.n	80041b6 <HAL_ADC_ConfigChannel+0x46>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2234      	movs	r2, #52	; 0x34
 80041ba:	5c9b      	ldrb	r3, [r3, r2]
 80041bc:	2b01      	cmp	r3, #1
 80041be:	d101      	bne.n	80041c4 <HAL_ADC_ConfigChannel+0x54>
 80041c0:	2302      	movs	r3, #2
 80041c2:	e0bb      	b.n	800433c <HAL_ADC_ConfigChannel+0x1cc>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2234      	movs	r2, #52	; 0x34
 80041c8:	2101      	movs	r1, #1
 80041ca:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	2204      	movs	r2, #4
 80041d4:	4013      	ands	r3, r2
 80041d6:	d000      	beq.n	80041da <HAL_ADC_ConfigChannel+0x6a>
 80041d8:	e09f      	b.n	800431a <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	4a59      	ldr	r2, [pc, #356]	; (8004344 <HAL_ADC_ConfigChannel+0x1d4>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d100      	bne.n	80041e6 <HAL_ADC_ConfigChannel+0x76>
 80041e4:	e077      	b.n	80042d6 <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2201      	movs	r2, #1
 80041f2:	409a      	lsls	r2, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	430a      	orrs	r2, r1
 80041fa:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004200:	2380      	movs	r3, #128	; 0x80
 8004202:	055b      	lsls	r3, r3, #21
 8004204:	429a      	cmp	r2, r3
 8004206:	d037      	beq.n	8004278 <HAL_ADC_ConfigChannel+0x108>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800420c:	2b01      	cmp	r3, #1
 800420e:	d033      	beq.n	8004278 <HAL_ADC_ConfigChannel+0x108>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004214:	2b02      	cmp	r3, #2
 8004216:	d02f      	beq.n	8004278 <HAL_ADC_ConfigChannel+0x108>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800421c:	2b03      	cmp	r3, #3
 800421e:	d02b      	beq.n	8004278 <HAL_ADC_ConfigChannel+0x108>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004224:	2b04      	cmp	r3, #4
 8004226:	d027      	beq.n	8004278 <HAL_ADC_ConfigChannel+0x108>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800422c:	2b05      	cmp	r3, #5
 800422e:	d023      	beq.n	8004278 <HAL_ADC_ConfigChannel+0x108>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004234:	2b06      	cmp	r3, #6
 8004236:	d01f      	beq.n	8004278 <HAL_ADC_ConfigChannel+0x108>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800423c:	2b07      	cmp	r3, #7
 800423e:	d01b      	beq.n	8004278 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	689a      	ldr	r2, [r3, #8]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	695b      	ldr	r3, [r3, #20]
 800424a:	2107      	movs	r1, #7
 800424c:	400b      	ands	r3, r1
 800424e:	429a      	cmp	r2, r3
 8004250:	d012      	beq.n	8004278 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	695a      	ldr	r2, [r3, #20]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	2107      	movs	r1, #7
 800425e:	438a      	bics	r2, r1
 8004260:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	6959      	ldr	r1, [r3, #20]
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	2207      	movs	r2, #7
 800426e:	401a      	ands	r2, r3
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	430a      	orrs	r2, r1
 8004276:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	2b10      	cmp	r3, #16
 800427e:	d003      	beq.n	8004288 <HAL_ADC_ConfigChannel+0x118>
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	2b11      	cmp	r3, #17
 8004286:	d152      	bne.n	800432e <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004288:	4b2f      	ldr	r3, [pc, #188]	; (8004348 <HAL_ADC_ConfigChannel+0x1d8>)
 800428a:	6819      	ldr	r1, [r3, #0]
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2b10      	cmp	r3, #16
 8004292:	d102      	bne.n	800429a <HAL_ADC_ConfigChannel+0x12a>
 8004294:	2380      	movs	r3, #128	; 0x80
 8004296:	041b      	lsls	r3, r3, #16
 8004298:	e001      	b.n	800429e <HAL_ADC_ConfigChannel+0x12e>
 800429a:	2380      	movs	r3, #128	; 0x80
 800429c:	03db      	lsls	r3, r3, #15
 800429e:	4a2a      	ldr	r2, [pc, #168]	; (8004348 <HAL_ADC_ConfigChannel+0x1d8>)
 80042a0:	430b      	orrs	r3, r1
 80042a2:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2b10      	cmp	r3, #16
 80042aa:	d140      	bne.n	800432e <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80042ac:	4b27      	ldr	r3, [pc, #156]	; (800434c <HAL_ADC_ConfigChannel+0x1dc>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4927      	ldr	r1, [pc, #156]	; (8004350 <HAL_ADC_ConfigChannel+0x1e0>)
 80042b2:	0018      	movs	r0, r3
 80042b4:	f7fb ff44 	bl	8000140 <__udivsi3>
 80042b8:	0003      	movs	r3, r0
 80042ba:	001a      	movs	r2, r3
 80042bc:	0013      	movs	r3, r2
 80042be:	009b      	lsls	r3, r3, #2
 80042c0:	189b      	adds	r3, r3, r2
 80042c2:	005b      	lsls	r3, r3, #1
 80042c4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80042c6:	e002      	b.n	80042ce <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	3b01      	subs	r3, #1
 80042cc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d1f9      	bne.n	80042c8 <HAL_ADC_ConfigChannel+0x158>
 80042d4:	e02b      	b.n	800432e <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	2101      	movs	r1, #1
 80042e2:	4099      	lsls	r1, r3
 80042e4:	000b      	movs	r3, r1
 80042e6:	43d9      	mvns	r1, r3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	400a      	ands	r2, r1
 80042ee:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2b10      	cmp	r3, #16
 80042f6:	d003      	beq.n	8004300 <HAL_ADC_ConfigChannel+0x190>
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	2b11      	cmp	r3, #17
 80042fe:	d116      	bne.n	800432e <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004300:	4b11      	ldr	r3, [pc, #68]	; (8004348 <HAL_ADC_ConfigChannel+0x1d8>)
 8004302:	6819      	ldr	r1, [r3, #0]
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2b10      	cmp	r3, #16
 800430a:	d101      	bne.n	8004310 <HAL_ADC_ConfigChannel+0x1a0>
 800430c:	4a11      	ldr	r2, [pc, #68]	; (8004354 <HAL_ADC_ConfigChannel+0x1e4>)
 800430e:	e000      	b.n	8004312 <HAL_ADC_ConfigChannel+0x1a2>
 8004310:	4a11      	ldr	r2, [pc, #68]	; (8004358 <HAL_ADC_ConfigChannel+0x1e8>)
 8004312:	4b0d      	ldr	r3, [pc, #52]	; (8004348 <HAL_ADC_ConfigChannel+0x1d8>)
 8004314:	400a      	ands	r2, r1
 8004316:	601a      	str	r2, [r3, #0]
 8004318:	e009      	b.n	800432e <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800431e:	2220      	movs	r2, #32
 8004320:	431a      	orrs	r2, r3
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8004326:	230f      	movs	r3, #15
 8004328:	18fb      	adds	r3, r7, r3
 800432a:	2201      	movs	r2, #1
 800432c:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2234      	movs	r2, #52	; 0x34
 8004332:	2100      	movs	r1, #0
 8004334:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8004336:	230f      	movs	r3, #15
 8004338:	18fb      	adds	r3, r7, r3
 800433a:	781b      	ldrb	r3, [r3, #0]
}
 800433c:	0018      	movs	r0, r3
 800433e:	46bd      	mov	sp, r7
 8004340:	b004      	add	sp, #16
 8004342:	bd80      	pop	{r7, pc}
 8004344:	00001001 	.word	0x00001001
 8004348:	40012708 	.word	0x40012708
 800434c:	20000028 	.word	0x20000028
 8004350:	000f4240 	.word	0x000f4240
 8004354:	ff7fffff 	.word	0xff7fffff
 8004358:	ffbfffff 	.word	0xffbfffff

0800435c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004364:	2300      	movs	r3, #0
 8004366:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004368:	2300      	movs	r3, #0
 800436a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	2203      	movs	r2, #3
 8004374:	4013      	ands	r3, r2
 8004376:	2b01      	cmp	r3, #1
 8004378:	d112      	bne.n	80043a0 <ADC_Enable+0x44>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	2201      	movs	r2, #1
 8004382:	4013      	ands	r3, r2
 8004384:	2b01      	cmp	r3, #1
 8004386:	d009      	beq.n	800439c <ADC_Enable+0x40>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	68da      	ldr	r2, [r3, #12]
 800438e:	2380      	movs	r3, #128	; 0x80
 8004390:	021b      	lsls	r3, r3, #8
 8004392:	401a      	ands	r2, r3
 8004394:	2380      	movs	r3, #128	; 0x80
 8004396:	021b      	lsls	r3, r3, #8
 8004398:	429a      	cmp	r2, r3
 800439a:	d101      	bne.n	80043a0 <ADC_Enable+0x44>
 800439c:	2301      	movs	r3, #1
 800439e:	e000      	b.n	80043a2 <ADC_Enable+0x46>
 80043a0:	2300      	movs	r3, #0
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d152      	bne.n	800444c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	4a2a      	ldr	r2, [pc, #168]	; (8004458 <ADC_Enable+0xfc>)
 80043ae:	4013      	ands	r3, r2
 80043b0:	d00d      	beq.n	80043ce <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043b6:	2210      	movs	r2, #16
 80043b8:	431a      	orrs	r2, r3
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043c2:	2201      	movs	r2, #1
 80043c4:	431a      	orrs	r2, r3
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e03f      	b.n	800444e <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	689a      	ldr	r2, [r3, #8]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2101      	movs	r1, #1
 80043da:	430a      	orrs	r2, r1
 80043dc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80043de:	4b1f      	ldr	r3, [pc, #124]	; (800445c <ADC_Enable+0x100>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	491f      	ldr	r1, [pc, #124]	; (8004460 <ADC_Enable+0x104>)
 80043e4:	0018      	movs	r0, r3
 80043e6:	f7fb feab 	bl	8000140 <__udivsi3>
 80043ea:	0003      	movs	r3, r0
 80043ec:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80043ee:	e002      	b.n	80043f6 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	3b01      	subs	r3, #1
 80043f4:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d1f9      	bne.n	80043f0 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 80043fc:	f7ff fcdc 	bl	8003db8 <HAL_GetTick>
 8004400:	0003      	movs	r3, r0
 8004402:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004404:	e01b      	b.n	800443e <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004406:	f7ff fcd7 	bl	8003db8 <HAL_GetTick>
 800440a:	0002      	movs	r2, r0
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	1ad3      	subs	r3, r2, r3
 8004410:	2b02      	cmp	r3, #2
 8004412:	d914      	bls.n	800443e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2201      	movs	r2, #1
 800441c:	4013      	ands	r3, r2
 800441e:	2b01      	cmp	r3, #1
 8004420:	d00d      	beq.n	800443e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004426:	2210      	movs	r2, #16
 8004428:	431a      	orrs	r2, r3
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004432:	2201      	movs	r2, #1
 8004434:	431a      	orrs	r2, r3
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e007      	b.n	800444e <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	2201      	movs	r2, #1
 8004446:	4013      	ands	r3, r2
 8004448:	2b01      	cmp	r3, #1
 800444a:	d1dc      	bne.n	8004406 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	0018      	movs	r0, r3
 8004450:	46bd      	mov	sp, r7
 8004452:	b004      	add	sp, #16
 8004454:	bd80      	pop	{r7, pc}
 8004456:	46c0      	nop			; (mov r8, r8)
 8004458:	80000017 	.word	0x80000017
 800445c:	20000028 	.word	0x20000028
 8004460:	000f4240 	.word	0x000f4240

08004464 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004470:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004476:	2250      	movs	r2, #80	; 0x50
 8004478:	4013      	ands	r3, r2
 800447a:	d140      	bne.n	80044fe <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004480:	2280      	movs	r2, #128	; 0x80
 8004482:	0092      	lsls	r2, r2, #2
 8004484:	431a      	orrs	r2, r3
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	68da      	ldr	r2, [r3, #12]
 8004490:	23c0      	movs	r3, #192	; 0xc0
 8004492:	011b      	lsls	r3, r3, #4
 8004494:	4013      	ands	r3, r2
 8004496:	d12d      	bne.n	80044f4 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800449c:	2b00      	cmp	r3, #0
 800449e:	d129      	bne.n	80044f4 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	2208      	movs	r2, #8
 80044a8:	4013      	ands	r3, r2
 80044aa:	2b08      	cmp	r3, #8
 80044ac:	d122      	bne.n	80044f4 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	2204      	movs	r2, #4
 80044b6:	4013      	ands	r3, r2
 80044b8:	d110      	bne.n	80044dc <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	685a      	ldr	r2, [r3, #4]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	210c      	movs	r1, #12
 80044c6:	438a      	bics	r2, r1
 80044c8:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ce:	4a11      	ldr	r2, [pc, #68]	; (8004514 <ADC_DMAConvCplt+0xb0>)
 80044d0:	4013      	ands	r3, r2
 80044d2:	2201      	movs	r2, #1
 80044d4:	431a      	orrs	r2, r3
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	639a      	str	r2, [r3, #56]	; 0x38
 80044da:	e00b      	b.n	80044f4 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044e0:	2220      	movs	r2, #32
 80044e2:	431a      	orrs	r2, r3
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044ec:	2201      	movs	r2, #1
 80044ee:	431a      	orrs	r2, r3
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	0018      	movs	r0, r3
 80044f8:	f7fe fac8 	bl	8002a8c <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 80044fc:	e005      	b.n	800450a <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004504:	687a      	ldr	r2, [r7, #4]
 8004506:	0010      	movs	r0, r2
 8004508:	4798      	blx	r3
}
 800450a:	46c0      	nop			; (mov r8, r8)
 800450c:	46bd      	mov	sp, r7
 800450e:	b004      	add	sp, #16
 8004510:	bd80      	pop	{r7, pc}
 8004512:	46c0      	nop			; (mov r8, r8)
 8004514:	fffffefe 	.word	0xfffffefe

08004518 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004524:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	0018      	movs	r0, r3
 800452a:	f7ff fe11 	bl	8004150 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800452e:	46c0      	nop			; (mov r8, r8)
 8004530:	46bd      	mov	sp, r7
 8004532:	b004      	add	sp, #16
 8004534:	bd80      	pop	{r7, pc}

08004536 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004536:	b580      	push	{r7, lr}
 8004538:	b084      	sub	sp, #16
 800453a:	af00      	add	r7, sp, #0
 800453c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004542:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004548:	2240      	movs	r2, #64	; 0x40
 800454a:	431a      	orrs	r2, r3
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004554:	2204      	movs	r2, #4
 8004556:	431a      	orrs	r2, r3
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	0018      	movs	r0, r3
 8004560:	f7ff fdfe 	bl	8004160 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004564:	46c0      	nop			; (mov r8, r8)
 8004566:	46bd      	mov	sp, r7
 8004568:	b004      	add	sp, #16
 800456a:	bd80      	pop	{r7, pc}

0800456c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b082      	sub	sp, #8
 8004570:	af00      	add	r7, sp, #0
 8004572:	0002      	movs	r2, r0
 8004574:	1dfb      	adds	r3, r7, #7
 8004576:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004578:	1dfb      	adds	r3, r7, #7
 800457a:	781b      	ldrb	r3, [r3, #0]
 800457c:	2b7f      	cmp	r3, #127	; 0x7f
 800457e:	d809      	bhi.n	8004594 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004580:	1dfb      	adds	r3, r7, #7
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	001a      	movs	r2, r3
 8004586:	231f      	movs	r3, #31
 8004588:	401a      	ands	r2, r3
 800458a:	4b04      	ldr	r3, [pc, #16]	; (800459c <__NVIC_EnableIRQ+0x30>)
 800458c:	2101      	movs	r1, #1
 800458e:	4091      	lsls	r1, r2
 8004590:	000a      	movs	r2, r1
 8004592:	601a      	str	r2, [r3, #0]
  }
}
 8004594:	46c0      	nop			; (mov r8, r8)
 8004596:	46bd      	mov	sp, r7
 8004598:	b002      	add	sp, #8
 800459a:	bd80      	pop	{r7, pc}
 800459c:	e000e100 	.word	0xe000e100

080045a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80045a0:	b590      	push	{r4, r7, lr}
 80045a2:	b083      	sub	sp, #12
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	0002      	movs	r2, r0
 80045a8:	6039      	str	r1, [r7, #0]
 80045aa:	1dfb      	adds	r3, r7, #7
 80045ac:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80045ae:	1dfb      	adds	r3, r7, #7
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	2b7f      	cmp	r3, #127	; 0x7f
 80045b4:	d828      	bhi.n	8004608 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80045b6:	4a2f      	ldr	r2, [pc, #188]	; (8004674 <__NVIC_SetPriority+0xd4>)
 80045b8:	1dfb      	adds	r3, r7, #7
 80045ba:	781b      	ldrb	r3, [r3, #0]
 80045bc:	b25b      	sxtb	r3, r3
 80045be:	089b      	lsrs	r3, r3, #2
 80045c0:	33c0      	adds	r3, #192	; 0xc0
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	589b      	ldr	r3, [r3, r2]
 80045c6:	1dfa      	adds	r2, r7, #7
 80045c8:	7812      	ldrb	r2, [r2, #0]
 80045ca:	0011      	movs	r1, r2
 80045cc:	2203      	movs	r2, #3
 80045ce:	400a      	ands	r2, r1
 80045d0:	00d2      	lsls	r2, r2, #3
 80045d2:	21ff      	movs	r1, #255	; 0xff
 80045d4:	4091      	lsls	r1, r2
 80045d6:	000a      	movs	r2, r1
 80045d8:	43d2      	mvns	r2, r2
 80045da:	401a      	ands	r2, r3
 80045dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	019b      	lsls	r3, r3, #6
 80045e2:	22ff      	movs	r2, #255	; 0xff
 80045e4:	401a      	ands	r2, r3
 80045e6:	1dfb      	adds	r3, r7, #7
 80045e8:	781b      	ldrb	r3, [r3, #0]
 80045ea:	0018      	movs	r0, r3
 80045ec:	2303      	movs	r3, #3
 80045ee:	4003      	ands	r3, r0
 80045f0:	00db      	lsls	r3, r3, #3
 80045f2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80045f4:	481f      	ldr	r0, [pc, #124]	; (8004674 <__NVIC_SetPriority+0xd4>)
 80045f6:	1dfb      	adds	r3, r7, #7
 80045f8:	781b      	ldrb	r3, [r3, #0]
 80045fa:	b25b      	sxtb	r3, r3
 80045fc:	089b      	lsrs	r3, r3, #2
 80045fe:	430a      	orrs	r2, r1
 8004600:	33c0      	adds	r3, #192	; 0xc0
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004606:	e031      	b.n	800466c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004608:	4a1b      	ldr	r2, [pc, #108]	; (8004678 <__NVIC_SetPriority+0xd8>)
 800460a:	1dfb      	adds	r3, r7, #7
 800460c:	781b      	ldrb	r3, [r3, #0]
 800460e:	0019      	movs	r1, r3
 8004610:	230f      	movs	r3, #15
 8004612:	400b      	ands	r3, r1
 8004614:	3b08      	subs	r3, #8
 8004616:	089b      	lsrs	r3, r3, #2
 8004618:	3306      	adds	r3, #6
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	18d3      	adds	r3, r2, r3
 800461e:	3304      	adds	r3, #4
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	1dfa      	adds	r2, r7, #7
 8004624:	7812      	ldrb	r2, [r2, #0]
 8004626:	0011      	movs	r1, r2
 8004628:	2203      	movs	r2, #3
 800462a:	400a      	ands	r2, r1
 800462c:	00d2      	lsls	r2, r2, #3
 800462e:	21ff      	movs	r1, #255	; 0xff
 8004630:	4091      	lsls	r1, r2
 8004632:	000a      	movs	r2, r1
 8004634:	43d2      	mvns	r2, r2
 8004636:	401a      	ands	r2, r3
 8004638:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	019b      	lsls	r3, r3, #6
 800463e:	22ff      	movs	r2, #255	; 0xff
 8004640:	401a      	ands	r2, r3
 8004642:	1dfb      	adds	r3, r7, #7
 8004644:	781b      	ldrb	r3, [r3, #0]
 8004646:	0018      	movs	r0, r3
 8004648:	2303      	movs	r3, #3
 800464a:	4003      	ands	r3, r0
 800464c:	00db      	lsls	r3, r3, #3
 800464e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004650:	4809      	ldr	r0, [pc, #36]	; (8004678 <__NVIC_SetPriority+0xd8>)
 8004652:	1dfb      	adds	r3, r7, #7
 8004654:	781b      	ldrb	r3, [r3, #0]
 8004656:	001c      	movs	r4, r3
 8004658:	230f      	movs	r3, #15
 800465a:	4023      	ands	r3, r4
 800465c:	3b08      	subs	r3, #8
 800465e:	089b      	lsrs	r3, r3, #2
 8004660:	430a      	orrs	r2, r1
 8004662:	3306      	adds	r3, #6
 8004664:	009b      	lsls	r3, r3, #2
 8004666:	18c3      	adds	r3, r0, r3
 8004668:	3304      	adds	r3, #4
 800466a:	601a      	str	r2, [r3, #0]
}
 800466c:	46c0      	nop			; (mov r8, r8)
 800466e:	46bd      	mov	sp, r7
 8004670:	b003      	add	sp, #12
 8004672:	bd90      	pop	{r4, r7, pc}
 8004674:	e000e100 	.word	0xe000e100
 8004678:	e000ed00 	.word	0xe000ed00

0800467c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b082      	sub	sp, #8
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	1e5a      	subs	r2, r3, #1
 8004688:	2380      	movs	r3, #128	; 0x80
 800468a:	045b      	lsls	r3, r3, #17
 800468c:	429a      	cmp	r2, r3
 800468e:	d301      	bcc.n	8004694 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004690:	2301      	movs	r3, #1
 8004692:	e010      	b.n	80046b6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004694:	4b0a      	ldr	r3, [pc, #40]	; (80046c0 <SysTick_Config+0x44>)
 8004696:	687a      	ldr	r2, [r7, #4]
 8004698:	3a01      	subs	r2, #1
 800469a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800469c:	2301      	movs	r3, #1
 800469e:	425b      	negs	r3, r3
 80046a0:	2103      	movs	r1, #3
 80046a2:	0018      	movs	r0, r3
 80046a4:	f7ff ff7c 	bl	80045a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80046a8:	4b05      	ldr	r3, [pc, #20]	; (80046c0 <SysTick_Config+0x44>)
 80046aa:	2200      	movs	r2, #0
 80046ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80046ae:	4b04      	ldr	r3, [pc, #16]	; (80046c0 <SysTick_Config+0x44>)
 80046b0:	2207      	movs	r2, #7
 80046b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	0018      	movs	r0, r3
 80046b8:	46bd      	mov	sp, r7
 80046ba:	b002      	add	sp, #8
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	46c0      	nop			; (mov r8, r8)
 80046c0:	e000e010 	.word	0xe000e010

080046c4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60b9      	str	r1, [r7, #8]
 80046cc:	607a      	str	r2, [r7, #4]
 80046ce:	210f      	movs	r1, #15
 80046d0:	187b      	adds	r3, r7, r1
 80046d2:	1c02      	adds	r2, r0, #0
 80046d4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80046d6:	68ba      	ldr	r2, [r7, #8]
 80046d8:	187b      	adds	r3, r7, r1
 80046da:	781b      	ldrb	r3, [r3, #0]
 80046dc:	b25b      	sxtb	r3, r3
 80046de:	0011      	movs	r1, r2
 80046e0:	0018      	movs	r0, r3
 80046e2:	f7ff ff5d 	bl	80045a0 <__NVIC_SetPriority>
}
 80046e6:	46c0      	nop			; (mov r8, r8)
 80046e8:	46bd      	mov	sp, r7
 80046ea:	b004      	add	sp, #16
 80046ec:	bd80      	pop	{r7, pc}

080046ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046ee:	b580      	push	{r7, lr}
 80046f0:	b082      	sub	sp, #8
 80046f2:	af00      	add	r7, sp, #0
 80046f4:	0002      	movs	r2, r0
 80046f6:	1dfb      	adds	r3, r7, #7
 80046f8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046fa:	1dfb      	adds	r3, r7, #7
 80046fc:	781b      	ldrb	r3, [r3, #0]
 80046fe:	b25b      	sxtb	r3, r3
 8004700:	0018      	movs	r0, r3
 8004702:	f7ff ff33 	bl	800456c <__NVIC_EnableIRQ>
}
 8004706:	46c0      	nop			; (mov r8, r8)
 8004708:	46bd      	mov	sp, r7
 800470a:	b002      	add	sp, #8
 800470c:	bd80      	pop	{r7, pc}

0800470e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800470e:	b580      	push	{r7, lr}
 8004710:	b082      	sub	sp, #8
 8004712:	af00      	add	r7, sp, #0
 8004714:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	0018      	movs	r0, r3
 800471a:	f7ff ffaf 	bl	800467c <SysTick_Config>
 800471e:	0003      	movs	r3, r0
}
 8004720:	0018      	movs	r0, r3
 8004722:	46bd      	mov	sp, r7
 8004724:	b002      	add	sp, #8
 8004726:	bd80      	pop	{r7, pc}

08004728 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b084      	sub	sp, #16
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004730:	2300      	movs	r3, #0
 8004732:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d101      	bne.n	800473e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e036      	b.n	80047ac <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2221      	movs	r2, #33	; 0x21
 8004742:	2102      	movs	r1, #2
 8004744:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	4a18      	ldr	r2, [pc, #96]	; (80047b4 <HAL_DMA_Init+0x8c>)
 8004752:	4013      	ands	r3, r2
 8004754:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800475e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	68db      	ldr	r3, [r3, #12]
 8004764:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800476a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	695b      	ldr	r3, [r3, #20]
 8004770:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004776:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	69db      	ldr	r3, [r3, #28]
 800477c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800477e:	68fa      	ldr	r2, [r7, #12]
 8004780:	4313      	orrs	r3, r2
 8004782:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	68fa      	ldr	r2, [r7, #12]
 800478a:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	0018      	movs	r0, r3
 8004790:	f000 f9c4 	bl	8004b1c <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2221      	movs	r2, #33	; 0x21
 800479e:	2101      	movs	r1, #1
 80047a0:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2220      	movs	r2, #32
 80047a6:	2100      	movs	r1, #0
 80047a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80047aa:	2300      	movs	r3, #0
}
 80047ac:	0018      	movs	r0, r3
 80047ae:	46bd      	mov	sp, r7
 80047b0:	b004      	add	sp, #16
 80047b2:	bd80      	pop	{r7, pc}
 80047b4:	ffffc00f 	.word	0xffffc00f

080047b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b086      	sub	sp, #24
 80047bc:	af00      	add	r7, sp, #0
 80047be:	60f8      	str	r0, [r7, #12]
 80047c0:	60b9      	str	r1, [r7, #8]
 80047c2:	607a      	str	r2, [r7, #4]
 80047c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047c6:	2317      	movs	r3, #23
 80047c8:	18fb      	adds	r3, r7, r3
 80047ca:	2200      	movs	r2, #0
 80047cc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2220      	movs	r2, #32
 80047d2:	5c9b      	ldrb	r3, [r3, r2]
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d101      	bne.n	80047dc <HAL_DMA_Start_IT+0x24>
 80047d8:	2302      	movs	r3, #2
 80047da:	e04f      	b.n	800487c <HAL_DMA_Start_IT+0xc4>
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2220      	movs	r2, #32
 80047e0:	2101      	movs	r1, #1
 80047e2:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2221      	movs	r2, #33	; 0x21
 80047e8:	5c9b      	ldrb	r3, [r3, r2]
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d13a      	bne.n	8004866 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2221      	movs	r2, #33	; 0x21
 80047f4:	2102      	movs	r1, #2
 80047f6:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2200      	movs	r2, #0
 80047fc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	2101      	movs	r1, #1
 800480a:	438a      	bics	r2, r1
 800480c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	687a      	ldr	r2, [r7, #4]
 8004812:	68b9      	ldr	r1, [r7, #8]
 8004814:	68f8      	ldr	r0, [r7, #12]
 8004816:	f000 f954 	bl	8004ac2 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800481e:	2b00      	cmp	r3, #0
 8004820:	d008      	beq.n	8004834 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	210e      	movs	r1, #14
 800482e:	430a      	orrs	r2, r1
 8004830:	601a      	str	r2, [r3, #0]
 8004832:	e00f      	b.n	8004854 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	210a      	movs	r1, #10
 8004840:	430a      	orrs	r2, r1
 8004842:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	2104      	movs	r1, #4
 8004850:	438a      	bics	r2, r1
 8004852:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	2101      	movs	r1, #1
 8004860:	430a      	orrs	r2, r1
 8004862:	601a      	str	r2, [r3, #0]
 8004864:	e007      	b.n	8004876 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2220      	movs	r2, #32
 800486a:	2100      	movs	r1, #0
 800486c:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 800486e:	2317      	movs	r3, #23
 8004870:	18fb      	adds	r3, r7, r3
 8004872:	2202      	movs	r2, #2
 8004874:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8004876:	2317      	movs	r3, #23
 8004878:	18fb      	adds	r3, r7, r3
 800487a:	781b      	ldrb	r3, [r3, #0]
}
 800487c:	0018      	movs	r0, r3
 800487e:	46bd      	mov	sp, r7
 8004880:	b006      	add	sp, #24
 8004882:	bd80      	pop	{r7, pc}

08004884 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b082      	sub	sp, #8
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2221      	movs	r2, #33	; 0x21
 8004890:	5c9b      	ldrb	r3, [r3, r2]
 8004892:	b2db      	uxtb	r3, r3
 8004894:	2b02      	cmp	r3, #2
 8004896:	d008      	beq.n	80048aa <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2204      	movs	r2, #4
 800489c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2220      	movs	r2, #32
 80048a2:	2100      	movs	r1, #0
 80048a4:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e020      	b.n	80048ec <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	210e      	movs	r1, #14
 80048b6:	438a      	bics	r2, r1
 80048b8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2101      	movs	r1, #1
 80048c6:	438a      	bics	r2, r1
 80048c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048d2:	2101      	movs	r1, #1
 80048d4:	4091      	lsls	r1, r2
 80048d6:	000a      	movs	r2, r1
 80048d8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2221      	movs	r2, #33	; 0x21
 80048de:	2101      	movs	r1, #1
 80048e0:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2220      	movs	r2, #32
 80048e6:	2100      	movs	r1, #0
 80048e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80048ea:	2300      	movs	r3, #0
}
 80048ec:	0018      	movs	r0, r3
 80048ee:	46bd      	mov	sp, r7
 80048f0:	b002      	add	sp, #8
 80048f2:	bd80      	pop	{r7, pc}

080048f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b084      	sub	sp, #16
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048fc:	210f      	movs	r1, #15
 80048fe:	187b      	adds	r3, r7, r1
 8004900:	2200      	movs	r2, #0
 8004902:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2221      	movs	r2, #33	; 0x21
 8004908:	5c9b      	ldrb	r3, [r3, r2]
 800490a:	b2db      	uxtb	r3, r3
 800490c:	2b02      	cmp	r3, #2
 800490e:	d006      	beq.n	800491e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2204      	movs	r2, #4
 8004914:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8004916:	187b      	adds	r3, r7, r1
 8004918:	2201      	movs	r2, #1
 800491a:	701a      	strb	r2, [r3, #0]
 800491c:	e028      	b.n	8004970 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681a      	ldr	r2, [r3, #0]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	210e      	movs	r1, #14
 800492a:	438a      	bics	r2, r1
 800492c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2101      	movs	r1, #1
 800493a:	438a      	bics	r2, r1
 800493c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004946:	2101      	movs	r1, #1
 8004948:	4091      	lsls	r1, r2
 800494a:	000a      	movs	r2, r1
 800494c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2221      	movs	r2, #33	; 0x21
 8004952:	2101      	movs	r1, #1
 8004954:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2220      	movs	r2, #32
 800495a:	2100      	movs	r1, #0
 800495c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004962:	2b00      	cmp	r3, #0
 8004964:	d004      	beq.n	8004970 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800496a:	687a      	ldr	r2, [r7, #4]
 800496c:	0010      	movs	r0, r2
 800496e:	4798      	blx	r3
    }
  }
  return status;
 8004970:	230f      	movs	r3, #15
 8004972:	18fb      	adds	r3, r7, r3
 8004974:	781b      	ldrb	r3, [r3, #0]
}
 8004976:	0018      	movs	r0, r3
 8004978:	46bd      	mov	sp, r7
 800497a:	b004      	add	sp, #16
 800497c:	bd80      	pop	{r7, pc}

0800497e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800497e:	b580      	push	{r7, lr}
 8004980:	b084      	sub	sp, #16
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800499a:	2204      	movs	r2, #4
 800499c:	409a      	lsls	r2, r3
 800499e:	0013      	movs	r3, r2
 80049a0:	68fa      	ldr	r2, [r7, #12]
 80049a2:	4013      	ands	r3, r2
 80049a4:	d024      	beq.n	80049f0 <HAL_DMA_IRQHandler+0x72>
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	2204      	movs	r2, #4
 80049aa:	4013      	ands	r3, r2
 80049ac:	d020      	beq.n	80049f0 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	2220      	movs	r2, #32
 80049b6:	4013      	ands	r3, r2
 80049b8:	d107      	bne.n	80049ca <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	2104      	movs	r1, #4
 80049c6:	438a      	bics	r2, r1
 80049c8:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049d2:	2104      	movs	r1, #4
 80049d4:	4091      	lsls	r1, r2
 80049d6:	000a      	movs	r2, r1
 80049d8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d100      	bne.n	80049e4 <HAL_DMA_IRQHandler+0x66>
 80049e2:	e06a      	b.n	8004aba <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049e8:	687a      	ldr	r2, [r7, #4]
 80049ea:	0010      	movs	r0, r2
 80049ec:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80049ee:	e064      	b.n	8004aba <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f4:	2202      	movs	r2, #2
 80049f6:	409a      	lsls	r2, r3
 80049f8:	0013      	movs	r3, r2
 80049fa:	68fa      	ldr	r2, [r7, #12]
 80049fc:	4013      	ands	r3, r2
 80049fe:	d02b      	beq.n	8004a58 <HAL_DMA_IRQHandler+0xda>
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	2202      	movs	r2, #2
 8004a04:	4013      	ands	r3, r2
 8004a06:	d027      	beq.n	8004a58 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	2220      	movs	r2, #32
 8004a10:	4013      	ands	r3, r2
 8004a12:	d10b      	bne.n	8004a2c <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	210a      	movs	r1, #10
 8004a20:	438a      	bics	r2, r1
 8004a22:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2221      	movs	r2, #33	; 0x21
 8004a28:	2101      	movs	r1, #1
 8004a2a:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a34:	2102      	movs	r1, #2
 8004a36:	4091      	lsls	r1, r2
 8004a38:	000a      	movs	r2, r1
 8004a3a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2220      	movs	r2, #32
 8004a40:	2100      	movs	r1, #0
 8004a42:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d036      	beq.n	8004aba <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	0010      	movs	r0, r2
 8004a54:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004a56:	e030      	b.n	8004aba <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5c:	2208      	movs	r2, #8
 8004a5e:	409a      	lsls	r2, r3
 8004a60:	0013      	movs	r3, r2
 8004a62:	68fa      	ldr	r2, [r7, #12]
 8004a64:	4013      	ands	r3, r2
 8004a66:	d028      	beq.n	8004aba <HAL_DMA_IRQHandler+0x13c>
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	2208      	movs	r2, #8
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	d024      	beq.n	8004aba <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	210e      	movs	r1, #14
 8004a7c:	438a      	bics	r2, r1
 8004a7e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a88:	2101      	movs	r1, #1
 8004a8a:	4091      	lsls	r1, r2
 8004a8c:	000a      	movs	r2, r1
 8004a8e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2221      	movs	r2, #33	; 0x21
 8004a9a:	2101      	movs	r1, #1
 8004a9c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2220      	movs	r2, #32
 8004aa2:	2100      	movs	r1, #0
 8004aa4:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d005      	beq.n	8004aba <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ab2:	687a      	ldr	r2, [r7, #4]
 8004ab4:	0010      	movs	r0, r2
 8004ab6:	4798      	blx	r3
    }
  }
}
 8004ab8:	e7ff      	b.n	8004aba <HAL_DMA_IRQHandler+0x13c>
 8004aba:	46c0      	nop			; (mov r8, r8)
 8004abc:	46bd      	mov	sp, r7
 8004abe:	b004      	add	sp, #16
 8004ac0:	bd80      	pop	{r7, pc}

08004ac2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ac2:	b580      	push	{r7, lr}
 8004ac4:	b084      	sub	sp, #16
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	60f8      	str	r0, [r7, #12]
 8004aca:	60b9      	str	r1, [r7, #8]
 8004acc:	607a      	str	r2, [r7, #4]
 8004ace:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ad8:	2101      	movs	r1, #1
 8004ada:	4091      	lsls	r1, r2
 8004adc:	000a      	movs	r2, r1
 8004ade:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	683a      	ldr	r2, [r7, #0]
 8004ae6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	2b10      	cmp	r3, #16
 8004aee:	d108      	bne.n	8004b02 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	687a      	ldr	r2, [r7, #4]
 8004af6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	68ba      	ldr	r2, [r7, #8]
 8004afe:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004b00:	e007      	b.n	8004b12 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	68ba      	ldr	r2, [r7, #8]
 8004b08:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	687a      	ldr	r2, [r7, #4]
 8004b10:	60da      	str	r2, [r3, #12]
}
 8004b12:	46c0      	nop			; (mov r8, r8)
 8004b14:	46bd      	mov	sp, r7
 8004b16:	b004      	add	sp, #16
 8004b18:	bd80      	pop	{r7, pc}
	...

08004b1c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b082      	sub	sp, #8
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a08      	ldr	r2, [pc, #32]	; (8004b4c <DMA_CalcBaseAndBitshift+0x30>)
 8004b2a:	4694      	mov	ip, r2
 8004b2c:	4463      	add	r3, ip
 8004b2e:	2114      	movs	r1, #20
 8004b30:	0018      	movs	r0, r3
 8004b32:	f7fb fb05 	bl	8000140 <__udivsi3>
 8004b36:	0003      	movs	r3, r0
 8004b38:	009a      	lsls	r2, r3, #2
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4a03      	ldr	r2, [pc, #12]	; (8004b50 <DMA_CalcBaseAndBitshift+0x34>)
 8004b42:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8004b44:	46c0      	nop			; (mov r8, r8)
 8004b46:	46bd      	mov	sp, r7
 8004b48:	b002      	add	sp, #8
 8004b4a:	bd80      	pop	{r7, pc}
 8004b4c:	bffdfff8 	.word	0xbffdfff8
 8004b50:	40020000 	.word	0x40020000

08004b54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b086      	sub	sp, #24
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b62:	e14f      	b.n	8004e04 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2101      	movs	r1, #1
 8004b6a:	697a      	ldr	r2, [r7, #20]
 8004b6c:	4091      	lsls	r1, r2
 8004b6e:	000a      	movs	r2, r1
 8004b70:	4013      	ands	r3, r2
 8004b72:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d100      	bne.n	8004b7c <HAL_GPIO_Init+0x28>
 8004b7a:	e140      	b.n	8004dfe <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	2203      	movs	r2, #3
 8004b82:	4013      	ands	r3, r2
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d005      	beq.n	8004b94 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	2203      	movs	r2, #3
 8004b8e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004b90:	2b02      	cmp	r3, #2
 8004b92:	d130      	bne.n	8004bf6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	005b      	lsls	r3, r3, #1
 8004b9e:	2203      	movs	r2, #3
 8004ba0:	409a      	lsls	r2, r3
 8004ba2:	0013      	movs	r3, r2
 8004ba4:	43da      	mvns	r2, r3
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	4013      	ands	r3, r2
 8004baa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	68da      	ldr	r2, [r3, #12]
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	005b      	lsls	r3, r3, #1
 8004bb4:	409a      	lsls	r2, r3
 8004bb6:	0013      	movs	r3, r2
 8004bb8:	693a      	ldr	r2, [r7, #16]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	693a      	ldr	r2, [r7, #16]
 8004bc2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004bca:	2201      	movs	r2, #1
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	409a      	lsls	r2, r3
 8004bd0:	0013      	movs	r3, r2
 8004bd2:	43da      	mvns	r2, r3
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	091b      	lsrs	r3, r3, #4
 8004be0:	2201      	movs	r2, #1
 8004be2:	401a      	ands	r2, r3
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	409a      	lsls	r2, r3
 8004be8:	0013      	movs	r3, r2
 8004bea:	693a      	ldr	r2, [r7, #16]
 8004bec:	4313      	orrs	r3, r2
 8004bee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	693a      	ldr	r2, [r7, #16]
 8004bf4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	2203      	movs	r2, #3
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	2b03      	cmp	r3, #3
 8004c00:	d017      	beq.n	8004c32 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	68db      	ldr	r3, [r3, #12]
 8004c06:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	005b      	lsls	r3, r3, #1
 8004c0c:	2203      	movs	r2, #3
 8004c0e:	409a      	lsls	r2, r3
 8004c10:	0013      	movs	r3, r2
 8004c12:	43da      	mvns	r2, r3
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	4013      	ands	r3, r2
 8004c18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	689a      	ldr	r2, [r3, #8]
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	005b      	lsls	r3, r3, #1
 8004c22:	409a      	lsls	r2, r3
 8004c24:	0013      	movs	r3, r2
 8004c26:	693a      	ldr	r2, [r7, #16]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	2203      	movs	r2, #3
 8004c38:	4013      	ands	r3, r2
 8004c3a:	2b02      	cmp	r3, #2
 8004c3c:	d123      	bne.n	8004c86 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	08da      	lsrs	r2, r3, #3
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	3208      	adds	r2, #8
 8004c46:	0092      	lsls	r2, r2, #2
 8004c48:	58d3      	ldr	r3, [r2, r3]
 8004c4a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	2207      	movs	r2, #7
 8004c50:	4013      	ands	r3, r2
 8004c52:	009b      	lsls	r3, r3, #2
 8004c54:	220f      	movs	r2, #15
 8004c56:	409a      	lsls	r2, r3
 8004c58:	0013      	movs	r3, r2
 8004c5a:	43da      	mvns	r2, r3
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	4013      	ands	r3, r2
 8004c60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	691a      	ldr	r2, [r3, #16]
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	2107      	movs	r1, #7
 8004c6a:	400b      	ands	r3, r1
 8004c6c:	009b      	lsls	r3, r3, #2
 8004c6e:	409a      	lsls	r2, r3
 8004c70:	0013      	movs	r3, r2
 8004c72:	693a      	ldr	r2, [r7, #16]
 8004c74:	4313      	orrs	r3, r2
 8004c76:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	08da      	lsrs	r2, r3, #3
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	3208      	adds	r2, #8
 8004c80:	0092      	lsls	r2, r2, #2
 8004c82:	6939      	ldr	r1, [r7, #16]
 8004c84:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	005b      	lsls	r3, r3, #1
 8004c90:	2203      	movs	r2, #3
 8004c92:	409a      	lsls	r2, r3
 8004c94:	0013      	movs	r3, r2
 8004c96:	43da      	mvns	r2, r3
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	4013      	ands	r3, r2
 8004c9c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	2203      	movs	r2, #3
 8004ca4:	401a      	ands	r2, r3
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	005b      	lsls	r3, r3, #1
 8004caa:	409a      	lsls	r2, r3
 8004cac:	0013      	movs	r3, r2
 8004cae:	693a      	ldr	r2, [r7, #16]
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	693a      	ldr	r2, [r7, #16]
 8004cb8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	685a      	ldr	r2, [r3, #4]
 8004cbe:	23c0      	movs	r3, #192	; 0xc0
 8004cc0:	029b      	lsls	r3, r3, #10
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	d100      	bne.n	8004cc8 <HAL_GPIO_Init+0x174>
 8004cc6:	e09a      	b.n	8004dfe <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004cc8:	4b54      	ldr	r3, [pc, #336]	; (8004e1c <HAL_GPIO_Init+0x2c8>)
 8004cca:	699a      	ldr	r2, [r3, #24]
 8004ccc:	4b53      	ldr	r3, [pc, #332]	; (8004e1c <HAL_GPIO_Init+0x2c8>)
 8004cce:	2101      	movs	r1, #1
 8004cd0:	430a      	orrs	r2, r1
 8004cd2:	619a      	str	r2, [r3, #24]
 8004cd4:	4b51      	ldr	r3, [pc, #324]	; (8004e1c <HAL_GPIO_Init+0x2c8>)
 8004cd6:	699b      	ldr	r3, [r3, #24]
 8004cd8:	2201      	movs	r2, #1
 8004cda:	4013      	ands	r3, r2
 8004cdc:	60bb      	str	r3, [r7, #8]
 8004cde:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004ce0:	4a4f      	ldr	r2, [pc, #316]	; (8004e20 <HAL_GPIO_Init+0x2cc>)
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	089b      	lsrs	r3, r3, #2
 8004ce6:	3302      	adds	r3, #2
 8004ce8:	009b      	lsls	r3, r3, #2
 8004cea:	589b      	ldr	r3, [r3, r2]
 8004cec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	2203      	movs	r2, #3
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	009b      	lsls	r3, r3, #2
 8004cf6:	220f      	movs	r2, #15
 8004cf8:	409a      	lsls	r2, r3
 8004cfa:	0013      	movs	r3, r2
 8004cfc:	43da      	mvns	r2, r3
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	4013      	ands	r3, r2
 8004d02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	2390      	movs	r3, #144	; 0x90
 8004d08:	05db      	lsls	r3, r3, #23
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d013      	beq.n	8004d36 <HAL_GPIO_Init+0x1e2>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	4a44      	ldr	r2, [pc, #272]	; (8004e24 <HAL_GPIO_Init+0x2d0>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d00d      	beq.n	8004d32 <HAL_GPIO_Init+0x1de>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	4a43      	ldr	r2, [pc, #268]	; (8004e28 <HAL_GPIO_Init+0x2d4>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d007      	beq.n	8004d2e <HAL_GPIO_Init+0x1da>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	4a42      	ldr	r2, [pc, #264]	; (8004e2c <HAL_GPIO_Init+0x2d8>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d101      	bne.n	8004d2a <HAL_GPIO_Init+0x1d6>
 8004d26:	2303      	movs	r3, #3
 8004d28:	e006      	b.n	8004d38 <HAL_GPIO_Init+0x1e4>
 8004d2a:	2305      	movs	r3, #5
 8004d2c:	e004      	b.n	8004d38 <HAL_GPIO_Init+0x1e4>
 8004d2e:	2302      	movs	r3, #2
 8004d30:	e002      	b.n	8004d38 <HAL_GPIO_Init+0x1e4>
 8004d32:	2301      	movs	r3, #1
 8004d34:	e000      	b.n	8004d38 <HAL_GPIO_Init+0x1e4>
 8004d36:	2300      	movs	r3, #0
 8004d38:	697a      	ldr	r2, [r7, #20]
 8004d3a:	2103      	movs	r1, #3
 8004d3c:	400a      	ands	r2, r1
 8004d3e:	0092      	lsls	r2, r2, #2
 8004d40:	4093      	lsls	r3, r2
 8004d42:	693a      	ldr	r2, [r7, #16]
 8004d44:	4313      	orrs	r3, r2
 8004d46:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004d48:	4935      	ldr	r1, [pc, #212]	; (8004e20 <HAL_GPIO_Init+0x2cc>)
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	089b      	lsrs	r3, r3, #2
 8004d4e:	3302      	adds	r3, #2
 8004d50:	009b      	lsls	r3, r3, #2
 8004d52:	693a      	ldr	r2, [r7, #16]
 8004d54:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d56:	4b36      	ldr	r3, [pc, #216]	; (8004e30 <HAL_GPIO_Init+0x2dc>)
 8004d58:	689b      	ldr	r3, [r3, #8]
 8004d5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	43da      	mvns	r2, r3
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	4013      	ands	r3, r2
 8004d64:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	685a      	ldr	r2, [r3, #4]
 8004d6a:	2380      	movs	r3, #128	; 0x80
 8004d6c:	035b      	lsls	r3, r3, #13
 8004d6e:	4013      	ands	r3, r2
 8004d70:	d003      	beq.n	8004d7a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8004d72:	693a      	ldr	r2, [r7, #16]
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004d7a:	4b2d      	ldr	r3, [pc, #180]	; (8004e30 <HAL_GPIO_Init+0x2dc>)
 8004d7c:	693a      	ldr	r2, [r7, #16]
 8004d7e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004d80:	4b2b      	ldr	r3, [pc, #172]	; (8004e30 <HAL_GPIO_Init+0x2dc>)
 8004d82:	68db      	ldr	r3, [r3, #12]
 8004d84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	43da      	mvns	r2, r3
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	685a      	ldr	r2, [r3, #4]
 8004d94:	2380      	movs	r3, #128	; 0x80
 8004d96:	039b      	lsls	r3, r3, #14
 8004d98:	4013      	ands	r3, r2
 8004d9a:	d003      	beq.n	8004da4 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8004d9c:	693a      	ldr	r2, [r7, #16]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	4313      	orrs	r3, r2
 8004da2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004da4:	4b22      	ldr	r3, [pc, #136]	; (8004e30 <HAL_GPIO_Init+0x2dc>)
 8004da6:	693a      	ldr	r2, [r7, #16]
 8004da8:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8004daa:	4b21      	ldr	r3, [pc, #132]	; (8004e30 <HAL_GPIO_Init+0x2dc>)
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	43da      	mvns	r2, r3
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	4013      	ands	r3, r2
 8004db8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	685a      	ldr	r2, [r3, #4]
 8004dbe:	2380      	movs	r3, #128	; 0x80
 8004dc0:	029b      	lsls	r3, r3, #10
 8004dc2:	4013      	ands	r3, r2
 8004dc4:	d003      	beq.n	8004dce <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8004dc6:	693a      	ldr	r2, [r7, #16]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004dce:	4b18      	ldr	r3, [pc, #96]	; (8004e30 <HAL_GPIO_Init+0x2dc>)
 8004dd0:	693a      	ldr	r2, [r7, #16]
 8004dd2:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8004dd4:	4b16      	ldr	r3, [pc, #88]	; (8004e30 <HAL_GPIO_Init+0x2dc>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	43da      	mvns	r2, r3
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	4013      	ands	r3, r2
 8004de2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	685a      	ldr	r2, [r3, #4]
 8004de8:	2380      	movs	r3, #128	; 0x80
 8004dea:	025b      	lsls	r3, r3, #9
 8004dec:	4013      	ands	r3, r2
 8004dee:	d003      	beq.n	8004df8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8004df0:	693a      	ldr	r2, [r7, #16]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	4313      	orrs	r3, r2
 8004df6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004df8:	4b0d      	ldr	r3, [pc, #52]	; (8004e30 <HAL_GPIO_Init+0x2dc>)
 8004dfa:	693a      	ldr	r2, [r7, #16]
 8004dfc:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	3301      	adds	r3, #1
 8004e02:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	681a      	ldr	r2, [r3, #0]
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	40da      	lsrs	r2, r3
 8004e0c:	1e13      	subs	r3, r2, #0
 8004e0e:	d000      	beq.n	8004e12 <HAL_GPIO_Init+0x2be>
 8004e10:	e6a8      	b.n	8004b64 <HAL_GPIO_Init+0x10>
  } 
}
 8004e12:	46c0      	nop			; (mov r8, r8)
 8004e14:	46c0      	nop			; (mov r8, r8)
 8004e16:	46bd      	mov	sp, r7
 8004e18:	b006      	add	sp, #24
 8004e1a:	bd80      	pop	{r7, pc}
 8004e1c:	40021000 	.word	0x40021000
 8004e20:	40010000 	.word	0x40010000
 8004e24:	48000400 	.word	0x48000400
 8004e28:	48000800 	.word	0x48000800
 8004e2c:	48000c00 	.word	0x48000c00
 8004e30:	40010400 	.word	0x40010400

08004e34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b082      	sub	sp, #8
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
 8004e3c:	0008      	movs	r0, r1
 8004e3e:	0011      	movs	r1, r2
 8004e40:	1cbb      	adds	r3, r7, #2
 8004e42:	1c02      	adds	r2, r0, #0
 8004e44:	801a      	strh	r2, [r3, #0]
 8004e46:	1c7b      	adds	r3, r7, #1
 8004e48:	1c0a      	adds	r2, r1, #0
 8004e4a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004e4c:	1c7b      	adds	r3, r7, #1
 8004e4e:	781b      	ldrb	r3, [r3, #0]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d004      	beq.n	8004e5e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004e54:	1cbb      	adds	r3, r7, #2
 8004e56:	881a      	ldrh	r2, [r3, #0]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004e5c:	e003      	b.n	8004e66 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004e5e:	1cbb      	adds	r3, r7, #2
 8004e60:	881a      	ldrh	r2, [r3, #0]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004e66:	46c0      	nop			; (mov r8, r8)
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	b002      	add	sp, #8
 8004e6c:	bd80      	pop	{r7, pc}

08004e6e <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004e6e:	b580      	push	{r7, lr}
 8004e70:	b084      	sub	sp, #16
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	6078      	str	r0, [r7, #4]
 8004e76:	000a      	movs	r2, r1
 8004e78:	1cbb      	adds	r3, r7, #2
 8004e7a:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	695b      	ldr	r3, [r3, #20]
 8004e80:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004e82:	1cbb      	adds	r3, r7, #2
 8004e84:	881b      	ldrh	r3, [r3, #0]
 8004e86:	68fa      	ldr	r2, [r7, #12]
 8004e88:	4013      	ands	r3, r2
 8004e8a:	041a      	lsls	r2, r3, #16
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	43db      	mvns	r3, r3
 8004e90:	1cb9      	adds	r1, r7, #2
 8004e92:	8809      	ldrh	r1, [r1, #0]
 8004e94:	400b      	ands	r3, r1
 8004e96:	431a      	orrs	r2, r3
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	619a      	str	r2, [r3, #24]
}
 8004e9c:	46c0      	nop			; (mov r8, r8)
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	b004      	add	sp, #16
 8004ea2:	bd80      	pop	{r7, pc}

08004ea4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b088      	sub	sp, #32
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d101      	bne.n	8004eb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e301      	b.n	80054ba <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	d100      	bne.n	8004ec2 <HAL_RCC_OscConfig+0x1e>
 8004ec0:	e08d      	b.n	8004fde <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004ec2:	4bc3      	ldr	r3, [pc, #780]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	220c      	movs	r2, #12
 8004ec8:	4013      	ands	r3, r2
 8004eca:	2b04      	cmp	r3, #4
 8004ecc:	d00e      	beq.n	8004eec <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004ece:	4bc0      	ldr	r3, [pc, #768]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	220c      	movs	r2, #12
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	2b08      	cmp	r3, #8
 8004ed8:	d116      	bne.n	8004f08 <HAL_RCC_OscConfig+0x64>
 8004eda:	4bbd      	ldr	r3, [pc, #756]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8004edc:	685a      	ldr	r2, [r3, #4]
 8004ede:	2380      	movs	r3, #128	; 0x80
 8004ee0:	025b      	lsls	r3, r3, #9
 8004ee2:	401a      	ands	r2, r3
 8004ee4:	2380      	movs	r3, #128	; 0x80
 8004ee6:	025b      	lsls	r3, r3, #9
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d10d      	bne.n	8004f08 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004eec:	4bb8      	ldr	r3, [pc, #736]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	2380      	movs	r3, #128	; 0x80
 8004ef2:	029b      	lsls	r3, r3, #10
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	d100      	bne.n	8004efa <HAL_RCC_OscConfig+0x56>
 8004ef8:	e070      	b.n	8004fdc <HAL_RCC_OscConfig+0x138>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d000      	beq.n	8004f04 <HAL_RCC_OscConfig+0x60>
 8004f02:	e06b      	b.n	8004fdc <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e2d8      	b.n	80054ba <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	d107      	bne.n	8004f20 <HAL_RCC_OscConfig+0x7c>
 8004f10:	4baf      	ldr	r3, [pc, #700]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	4bae      	ldr	r3, [pc, #696]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8004f16:	2180      	movs	r1, #128	; 0x80
 8004f18:	0249      	lsls	r1, r1, #9
 8004f1a:	430a      	orrs	r2, r1
 8004f1c:	601a      	str	r2, [r3, #0]
 8004f1e:	e02f      	b.n	8004f80 <HAL_RCC_OscConfig+0xdc>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d10c      	bne.n	8004f42 <HAL_RCC_OscConfig+0x9e>
 8004f28:	4ba9      	ldr	r3, [pc, #676]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	4ba8      	ldr	r3, [pc, #672]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8004f2e:	49a9      	ldr	r1, [pc, #676]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004f30:	400a      	ands	r2, r1
 8004f32:	601a      	str	r2, [r3, #0]
 8004f34:	4ba6      	ldr	r3, [pc, #664]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	4ba5      	ldr	r3, [pc, #660]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8004f3a:	49a7      	ldr	r1, [pc, #668]	; (80051d8 <HAL_RCC_OscConfig+0x334>)
 8004f3c:	400a      	ands	r2, r1
 8004f3e:	601a      	str	r2, [r3, #0]
 8004f40:	e01e      	b.n	8004f80 <HAL_RCC_OscConfig+0xdc>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	2b05      	cmp	r3, #5
 8004f48:	d10e      	bne.n	8004f68 <HAL_RCC_OscConfig+0xc4>
 8004f4a:	4ba1      	ldr	r3, [pc, #644]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	4ba0      	ldr	r3, [pc, #640]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8004f50:	2180      	movs	r1, #128	; 0x80
 8004f52:	02c9      	lsls	r1, r1, #11
 8004f54:	430a      	orrs	r2, r1
 8004f56:	601a      	str	r2, [r3, #0]
 8004f58:	4b9d      	ldr	r3, [pc, #628]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	4b9c      	ldr	r3, [pc, #624]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8004f5e:	2180      	movs	r1, #128	; 0x80
 8004f60:	0249      	lsls	r1, r1, #9
 8004f62:	430a      	orrs	r2, r1
 8004f64:	601a      	str	r2, [r3, #0]
 8004f66:	e00b      	b.n	8004f80 <HAL_RCC_OscConfig+0xdc>
 8004f68:	4b99      	ldr	r3, [pc, #612]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	4b98      	ldr	r3, [pc, #608]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8004f6e:	4999      	ldr	r1, [pc, #612]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004f70:	400a      	ands	r2, r1
 8004f72:	601a      	str	r2, [r3, #0]
 8004f74:	4b96      	ldr	r3, [pc, #600]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	4b95      	ldr	r3, [pc, #596]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8004f7a:	4997      	ldr	r1, [pc, #604]	; (80051d8 <HAL_RCC_OscConfig+0x334>)
 8004f7c:	400a      	ands	r2, r1
 8004f7e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d014      	beq.n	8004fb2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f88:	f7fe ff16 	bl	8003db8 <HAL_GetTick>
 8004f8c:	0003      	movs	r3, r0
 8004f8e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f90:	e008      	b.n	8004fa4 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f92:	f7fe ff11 	bl	8003db8 <HAL_GetTick>
 8004f96:	0002      	movs	r2, r0
 8004f98:	69bb      	ldr	r3, [r7, #24]
 8004f9a:	1ad3      	subs	r3, r2, r3
 8004f9c:	2b64      	cmp	r3, #100	; 0x64
 8004f9e:	d901      	bls.n	8004fa4 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8004fa0:	2303      	movs	r3, #3
 8004fa2:	e28a      	b.n	80054ba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fa4:	4b8a      	ldr	r3, [pc, #552]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	2380      	movs	r3, #128	; 0x80
 8004faa:	029b      	lsls	r3, r3, #10
 8004fac:	4013      	ands	r3, r2
 8004fae:	d0f0      	beq.n	8004f92 <HAL_RCC_OscConfig+0xee>
 8004fb0:	e015      	b.n	8004fde <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fb2:	f7fe ff01 	bl	8003db8 <HAL_GetTick>
 8004fb6:	0003      	movs	r3, r0
 8004fb8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fba:	e008      	b.n	8004fce <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004fbc:	f7fe fefc 	bl	8003db8 <HAL_GetTick>
 8004fc0:	0002      	movs	r2, r0
 8004fc2:	69bb      	ldr	r3, [r7, #24]
 8004fc4:	1ad3      	subs	r3, r2, r3
 8004fc6:	2b64      	cmp	r3, #100	; 0x64
 8004fc8:	d901      	bls.n	8004fce <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8004fca:	2303      	movs	r3, #3
 8004fcc:	e275      	b.n	80054ba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fce:	4b80      	ldr	r3, [pc, #512]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8004fd0:	681a      	ldr	r2, [r3, #0]
 8004fd2:	2380      	movs	r3, #128	; 0x80
 8004fd4:	029b      	lsls	r3, r3, #10
 8004fd6:	4013      	ands	r3, r2
 8004fd8:	d1f0      	bne.n	8004fbc <HAL_RCC_OscConfig+0x118>
 8004fda:	e000      	b.n	8004fde <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fdc:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2202      	movs	r2, #2
 8004fe4:	4013      	ands	r3, r2
 8004fe6:	d100      	bne.n	8004fea <HAL_RCC_OscConfig+0x146>
 8004fe8:	e069      	b.n	80050be <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004fea:	4b79      	ldr	r3, [pc, #484]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	220c      	movs	r2, #12
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	d00b      	beq.n	800500c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004ff4:	4b76      	ldr	r3, [pc, #472]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	220c      	movs	r2, #12
 8004ffa:	4013      	ands	r3, r2
 8004ffc:	2b08      	cmp	r3, #8
 8004ffe:	d11c      	bne.n	800503a <HAL_RCC_OscConfig+0x196>
 8005000:	4b73      	ldr	r3, [pc, #460]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8005002:	685a      	ldr	r2, [r3, #4]
 8005004:	2380      	movs	r3, #128	; 0x80
 8005006:	025b      	lsls	r3, r3, #9
 8005008:	4013      	ands	r3, r2
 800500a:	d116      	bne.n	800503a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800500c:	4b70      	ldr	r3, [pc, #448]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	2202      	movs	r2, #2
 8005012:	4013      	ands	r3, r2
 8005014:	d005      	beq.n	8005022 <HAL_RCC_OscConfig+0x17e>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	68db      	ldr	r3, [r3, #12]
 800501a:	2b01      	cmp	r3, #1
 800501c:	d001      	beq.n	8005022 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	e24b      	b.n	80054ba <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005022:	4b6b      	ldr	r3, [pc, #428]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	22f8      	movs	r2, #248	; 0xf8
 8005028:	4393      	bics	r3, r2
 800502a:	0019      	movs	r1, r3
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	691b      	ldr	r3, [r3, #16]
 8005030:	00da      	lsls	r2, r3, #3
 8005032:	4b67      	ldr	r3, [pc, #412]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8005034:	430a      	orrs	r2, r1
 8005036:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005038:	e041      	b.n	80050be <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d024      	beq.n	800508c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005042:	4b63      	ldr	r3, [pc, #396]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	4b62      	ldr	r3, [pc, #392]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8005048:	2101      	movs	r1, #1
 800504a:	430a      	orrs	r2, r1
 800504c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800504e:	f7fe feb3 	bl	8003db8 <HAL_GetTick>
 8005052:	0003      	movs	r3, r0
 8005054:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005056:	e008      	b.n	800506a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005058:	f7fe feae 	bl	8003db8 <HAL_GetTick>
 800505c:	0002      	movs	r2, r0
 800505e:	69bb      	ldr	r3, [r7, #24]
 8005060:	1ad3      	subs	r3, r2, r3
 8005062:	2b02      	cmp	r3, #2
 8005064:	d901      	bls.n	800506a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8005066:	2303      	movs	r3, #3
 8005068:	e227      	b.n	80054ba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800506a:	4b59      	ldr	r3, [pc, #356]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	2202      	movs	r2, #2
 8005070:	4013      	ands	r3, r2
 8005072:	d0f1      	beq.n	8005058 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005074:	4b56      	ldr	r3, [pc, #344]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	22f8      	movs	r2, #248	; 0xf8
 800507a:	4393      	bics	r3, r2
 800507c:	0019      	movs	r1, r3
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	691b      	ldr	r3, [r3, #16]
 8005082:	00da      	lsls	r2, r3, #3
 8005084:	4b52      	ldr	r3, [pc, #328]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8005086:	430a      	orrs	r2, r1
 8005088:	601a      	str	r2, [r3, #0]
 800508a:	e018      	b.n	80050be <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800508c:	4b50      	ldr	r3, [pc, #320]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	4b4f      	ldr	r3, [pc, #316]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8005092:	2101      	movs	r1, #1
 8005094:	438a      	bics	r2, r1
 8005096:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005098:	f7fe fe8e 	bl	8003db8 <HAL_GetTick>
 800509c:	0003      	movs	r3, r0
 800509e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050a0:	e008      	b.n	80050b4 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80050a2:	f7fe fe89 	bl	8003db8 <HAL_GetTick>
 80050a6:	0002      	movs	r2, r0
 80050a8:	69bb      	ldr	r3, [r7, #24]
 80050aa:	1ad3      	subs	r3, r2, r3
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d901      	bls.n	80050b4 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80050b0:	2303      	movs	r3, #3
 80050b2:	e202      	b.n	80054ba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050b4:	4b46      	ldr	r3, [pc, #280]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2202      	movs	r2, #2
 80050ba:	4013      	ands	r3, r2
 80050bc:	d1f1      	bne.n	80050a2 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	2208      	movs	r2, #8
 80050c4:	4013      	ands	r3, r2
 80050c6:	d036      	beq.n	8005136 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	69db      	ldr	r3, [r3, #28]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d019      	beq.n	8005104 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050d0:	4b3f      	ldr	r3, [pc, #252]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 80050d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80050d4:	4b3e      	ldr	r3, [pc, #248]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 80050d6:	2101      	movs	r1, #1
 80050d8:	430a      	orrs	r2, r1
 80050da:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050dc:	f7fe fe6c 	bl	8003db8 <HAL_GetTick>
 80050e0:	0003      	movs	r3, r0
 80050e2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050e4:	e008      	b.n	80050f8 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80050e6:	f7fe fe67 	bl	8003db8 <HAL_GetTick>
 80050ea:	0002      	movs	r2, r0
 80050ec:	69bb      	ldr	r3, [r7, #24]
 80050ee:	1ad3      	subs	r3, r2, r3
 80050f0:	2b02      	cmp	r3, #2
 80050f2:	d901      	bls.n	80050f8 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80050f4:	2303      	movs	r3, #3
 80050f6:	e1e0      	b.n	80054ba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050f8:	4b35      	ldr	r3, [pc, #212]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 80050fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050fc:	2202      	movs	r2, #2
 80050fe:	4013      	ands	r3, r2
 8005100:	d0f1      	beq.n	80050e6 <HAL_RCC_OscConfig+0x242>
 8005102:	e018      	b.n	8005136 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005104:	4b32      	ldr	r3, [pc, #200]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8005106:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005108:	4b31      	ldr	r3, [pc, #196]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 800510a:	2101      	movs	r1, #1
 800510c:	438a      	bics	r2, r1
 800510e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005110:	f7fe fe52 	bl	8003db8 <HAL_GetTick>
 8005114:	0003      	movs	r3, r0
 8005116:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005118:	e008      	b.n	800512c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800511a:	f7fe fe4d 	bl	8003db8 <HAL_GetTick>
 800511e:	0002      	movs	r2, r0
 8005120:	69bb      	ldr	r3, [r7, #24]
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	2b02      	cmp	r3, #2
 8005126:	d901      	bls.n	800512c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e1c6      	b.n	80054ba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800512c:	4b28      	ldr	r3, [pc, #160]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 800512e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005130:	2202      	movs	r2, #2
 8005132:	4013      	ands	r3, r2
 8005134:	d1f1      	bne.n	800511a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	2204      	movs	r2, #4
 800513c:	4013      	ands	r3, r2
 800513e:	d100      	bne.n	8005142 <HAL_RCC_OscConfig+0x29e>
 8005140:	e0b4      	b.n	80052ac <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005142:	201f      	movs	r0, #31
 8005144:	183b      	adds	r3, r7, r0
 8005146:	2200      	movs	r2, #0
 8005148:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800514a:	4b21      	ldr	r3, [pc, #132]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 800514c:	69da      	ldr	r2, [r3, #28]
 800514e:	2380      	movs	r3, #128	; 0x80
 8005150:	055b      	lsls	r3, r3, #21
 8005152:	4013      	ands	r3, r2
 8005154:	d110      	bne.n	8005178 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005156:	4b1e      	ldr	r3, [pc, #120]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8005158:	69da      	ldr	r2, [r3, #28]
 800515a:	4b1d      	ldr	r3, [pc, #116]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 800515c:	2180      	movs	r1, #128	; 0x80
 800515e:	0549      	lsls	r1, r1, #21
 8005160:	430a      	orrs	r2, r1
 8005162:	61da      	str	r2, [r3, #28]
 8005164:	4b1a      	ldr	r3, [pc, #104]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 8005166:	69da      	ldr	r2, [r3, #28]
 8005168:	2380      	movs	r3, #128	; 0x80
 800516a:	055b      	lsls	r3, r3, #21
 800516c:	4013      	ands	r3, r2
 800516e:	60fb      	str	r3, [r7, #12]
 8005170:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005172:	183b      	adds	r3, r7, r0
 8005174:	2201      	movs	r2, #1
 8005176:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005178:	4b18      	ldr	r3, [pc, #96]	; (80051dc <HAL_RCC_OscConfig+0x338>)
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	2380      	movs	r3, #128	; 0x80
 800517e:	005b      	lsls	r3, r3, #1
 8005180:	4013      	ands	r3, r2
 8005182:	d11a      	bne.n	80051ba <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005184:	4b15      	ldr	r3, [pc, #84]	; (80051dc <HAL_RCC_OscConfig+0x338>)
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	4b14      	ldr	r3, [pc, #80]	; (80051dc <HAL_RCC_OscConfig+0x338>)
 800518a:	2180      	movs	r1, #128	; 0x80
 800518c:	0049      	lsls	r1, r1, #1
 800518e:	430a      	orrs	r2, r1
 8005190:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005192:	f7fe fe11 	bl	8003db8 <HAL_GetTick>
 8005196:	0003      	movs	r3, r0
 8005198:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800519a:	e008      	b.n	80051ae <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800519c:	f7fe fe0c 	bl	8003db8 <HAL_GetTick>
 80051a0:	0002      	movs	r2, r0
 80051a2:	69bb      	ldr	r3, [r7, #24]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	2b64      	cmp	r3, #100	; 0x64
 80051a8:	d901      	bls.n	80051ae <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80051aa:	2303      	movs	r3, #3
 80051ac:	e185      	b.n	80054ba <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051ae:	4b0b      	ldr	r3, [pc, #44]	; (80051dc <HAL_RCC_OscConfig+0x338>)
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	2380      	movs	r3, #128	; 0x80
 80051b4:	005b      	lsls	r3, r3, #1
 80051b6:	4013      	ands	r3, r2
 80051b8:	d0f0      	beq.n	800519c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	689b      	ldr	r3, [r3, #8]
 80051be:	2b01      	cmp	r3, #1
 80051c0:	d10e      	bne.n	80051e0 <HAL_RCC_OscConfig+0x33c>
 80051c2:	4b03      	ldr	r3, [pc, #12]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 80051c4:	6a1a      	ldr	r2, [r3, #32]
 80051c6:	4b02      	ldr	r3, [pc, #8]	; (80051d0 <HAL_RCC_OscConfig+0x32c>)
 80051c8:	2101      	movs	r1, #1
 80051ca:	430a      	orrs	r2, r1
 80051cc:	621a      	str	r2, [r3, #32]
 80051ce:	e035      	b.n	800523c <HAL_RCC_OscConfig+0x398>
 80051d0:	40021000 	.word	0x40021000
 80051d4:	fffeffff 	.word	0xfffeffff
 80051d8:	fffbffff 	.word	0xfffbffff
 80051dc:	40007000 	.word	0x40007000
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d10c      	bne.n	8005202 <HAL_RCC_OscConfig+0x35e>
 80051e8:	4bb6      	ldr	r3, [pc, #728]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 80051ea:	6a1a      	ldr	r2, [r3, #32]
 80051ec:	4bb5      	ldr	r3, [pc, #724]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 80051ee:	2101      	movs	r1, #1
 80051f0:	438a      	bics	r2, r1
 80051f2:	621a      	str	r2, [r3, #32]
 80051f4:	4bb3      	ldr	r3, [pc, #716]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 80051f6:	6a1a      	ldr	r2, [r3, #32]
 80051f8:	4bb2      	ldr	r3, [pc, #712]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 80051fa:	2104      	movs	r1, #4
 80051fc:	438a      	bics	r2, r1
 80051fe:	621a      	str	r2, [r3, #32]
 8005200:	e01c      	b.n	800523c <HAL_RCC_OscConfig+0x398>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	2b05      	cmp	r3, #5
 8005208:	d10c      	bne.n	8005224 <HAL_RCC_OscConfig+0x380>
 800520a:	4bae      	ldr	r3, [pc, #696]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 800520c:	6a1a      	ldr	r2, [r3, #32]
 800520e:	4bad      	ldr	r3, [pc, #692]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 8005210:	2104      	movs	r1, #4
 8005212:	430a      	orrs	r2, r1
 8005214:	621a      	str	r2, [r3, #32]
 8005216:	4bab      	ldr	r3, [pc, #684]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 8005218:	6a1a      	ldr	r2, [r3, #32]
 800521a:	4baa      	ldr	r3, [pc, #680]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 800521c:	2101      	movs	r1, #1
 800521e:	430a      	orrs	r2, r1
 8005220:	621a      	str	r2, [r3, #32]
 8005222:	e00b      	b.n	800523c <HAL_RCC_OscConfig+0x398>
 8005224:	4ba7      	ldr	r3, [pc, #668]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 8005226:	6a1a      	ldr	r2, [r3, #32]
 8005228:	4ba6      	ldr	r3, [pc, #664]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 800522a:	2101      	movs	r1, #1
 800522c:	438a      	bics	r2, r1
 800522e:	621a      	str	r2, [r3, #32]
 8005230:	4ba4      	ldr	r3, [pc, #656]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 8005232:	6a1a      	ldr	r2, [r3, #32]
 8005234:	4ba3      	ldr	r3, [pc, #652]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 8005236:	2104      	movs	r1, #4
 8005238:	438a      	bics	r2, r1
 800523a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d014      	beq.n	800526e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005244:	f7fe fdb8 	bl	8003db8 <HAL_GetTick>
 8005248:	0003      	movs	r3, r0
 800524a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800524c:	e009      	b.n	8005262 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800524e:	f7fe fdb3 	bl	8003db8 <HAL_GetTick>
 8005252:	0002      	movs	r2, r0
 8005254:	69bb      	ldr	r3, [r7, #24]
 8005256:	1ad3      	subs	r3, r2, r3
 8005258:	4a9b      	ldr	r2, [pc, #620]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d901      	bls.n	8005262 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800525e:	2303      	movs	r3, #3
 8005260:	e12b      	b.n	80054ba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005262:	4b98      	ldr	r3, [pc, #608]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 8005264:	6a1b      	ldr	r3, [r3, #32]
 8005266:	2202      	movs	r2, #2
 8005268:	4013      	ands	r3, r2
 800526a:	d0f0      	beq.n	800524e <HAL_RCC_OscConfig+0x3aa>
 800526c:	e013      	b.n	8005296 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800526e:	f7fe fda3 	bl	8003db8 <HAL_GetTick>
 8005272:	0003      	movs	r3, r0
 8005274:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005276:	e009      	b.n	800528c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005278:	f7fe fd9e 	bl	8003db8 <HAL_GetTick>
 800527c:	0002      	movs	r2, r0
 800527e:	69bb      	ldr	r3, [r7, #24]
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	4a91      	ldr	r2, [pc, #580]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d901      	bls.n	800528c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8005288:	2303      	movs	r3, #3
 800528a:	e116      	b.n	80054ba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800528c:	4b8d      	ldr	r3, [pc, #564]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 800528e:	6a1b      	ldr	r3, [r3, #32]
 8005290:	2202      	movs	r2, #2
 8005292:	4013      	ands	r3, r2
 8005294:	d1f0      	bne.n	8005278 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005296:	231f      	movs	r3, #31
 8005298:	18fb      	adds	r3, r7, r3
 800529a:	781b      	ldrb	r3, [r3, #0]
 800529c:	2b01      	cmp	r3, #1
 800529e:	d105      	bne.n	80052ac <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052a0:	4b88      	ldr	r3, [pc, #544]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 80052a2:	69da      	ldr	r2, [r3, #28]
 80052a4:	4b87      	ldr	r3, [pc, #540]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 80052a6:	4989      	ldr	r1, [pc, #548]	; (80054cc <HAL_RCC_OscConfig+0x628>)
 80052a8:	400a      	ands	r2, r1
 80052aa:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2210      	movs	r2, #16
 80052b2:	4013      	ands	r3, r2
 80052b4:	d063      	beq.n	800537e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	695b      	ldr	r3, [r3, #20]
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d12a      	bne.n	8005314 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80052be:	4b81      	ldr	r3, [pc, #516]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 80052c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80052c2:	4b80      	ldr	r3, [pc, #512]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 80052c4:	2104      	movs	r1, #4
 80052c6:	430a      	orrs	r2, r1
 80052c8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80052ca:	4b7e      	ldr	r3, [pc, #504]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 80052cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80052ce:	4b7d      	ldr	r3, [pc, #500]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 80052d0:	2101      	movs	r1, #1
 80052d2:	430a      	orrs	r2, r1
 80052d4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052d6:	f7fe fd6f 	bl	8003db8 <HAL_GetTick>
 80052da:	0003      	movs	r3, r0
 80052dc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80052de:	e008      	b.n	80052f2 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80052e0:	f7fe fd6a 	bl	8003db8 <HAL_GetTick>
 80052e4:	0002      	movs	r2, r0
 80052e6:	69bb      	ldr	r3, [r7, #24]
 80052e8:	1ad3      	subs	r3, r2, r3
 80052ea:	2b02      	cmp	r3, #2
 80052ec:	d901      	bls.n	80052f2 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80052ee:	2303      	movs	r3, #3
 80052f0:	e0e3      	b.n	80054ba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80052f2:	4b74      	ldr	r3, [pc, #464]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 80052f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052f6:	2202      	movs	r2, #2
 80052f8:	4013      	ands	r3, r2
 80052fa:	d0f1      	beq.n	80052e0 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80052fc:	4b71      	ldr	r3, [pc, #452]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 80052fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005300:	22f8      	movs	r2, #248	; 0xf8
 8005302:	4393      	bics	r3, r2
 8005304:	0019      	movs	r1, r3
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	699b      	ldr	r3, [r3, #24]
 800530a:	00da      	lsls	r2, r3, #3
 800530c:	4b6d      	ldr	r3, [pc, #436]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 800530e:	430a      	orrs	r2, r1
 8005310:	635a      	str	r2, [r3, #52]	; 0x34
 8005312:	e034      	b.n	800537e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	695b      	ldr	r3, [r3, #20]
 8005318:	3305      	adds	r3, #5
 800531a:	d111      	bne.n	8005340 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800531c:	4b69      	ldr	r3, [pc, #420]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 800531e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005320:	4b68      	ldr	r3, [pc, #416]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 8005322:	2104      	movs	r1, #4
 8005324:	438a      	bics	r2, r1
 8005326:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005328:	4b66      	ldr	r3, [pc, #408]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 800532a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800532c:	22f8      	movs	r2, #248	; 0xf8
 800532e:	4393      	bics	r3, r2
 8005330:	0019      	movs	r1, r3
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	699b      	ldr	r3, [r3, #24]
 8005336:	00da      	lsls	r2, r3, #3
 8005338:	4b62      	ldr	r3, [pc, #392]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 800533a:	430a      	orrs	r2, r1
 800533c:	635a      	str	r2, [r3, #52]	; 0x34
 800533e:	e01e      	b.n	800537e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005340:	4b60      	ldr	r3, [pc, #384]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 8005342:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005344:	4b5f      	ldr	r3, [pc, #380]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 8005346:	2104      	movs	r1, #4
 8005348:	430a      	orrs	r2, r1
 800534a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800534c:	4b5d      	ldr	r3, [pc, #372]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 800534e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005350:	4b5c      	ldr	r3, [pc, #368]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 8005352:	2101      	movs	r1, #1
 8005354:	438a      	bics	r2, r1
 8005356:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005358:	f7fe fd2e 	bl	8003db8 <HAL_GetTick>
 800535c:	0003      	movs	r3, r0
 800535e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005360:	e008      	b.n	8005374 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005362:	f7fe fd29 	bl	8003db8 <HAL_GetTick>
 8005366:	0002      	movs	r2, r0
 8005368:	69bb      	ldr	r3, [r7, #24]
 800536a:	1ad3      	subs	r3, r2, r3
 800536c:	2b02      	cmp	r3, #2
 800536e:	d901      	bls.n	8005374 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8005370:	2303      	movs	r3, #3
 8005372:	e0a2      	b.n	80054ba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005374:	4b53      	ldr	r3, [pc, #332]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 8005376:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005378:	2202      	movs	r2, #2
 800537a:	4013      	ands	r3, r2
 800537c:	d1f1      	bne.n	8005362 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6a1b      	ldr	r3, [r3, #32]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d100      	bne.n	8005388 <HAL_RCC_OscConfig+0x4e4>
 8005386:	e097      	b.n	80054b8 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005388:	4b4e      	ldr	r3, [pc, #312]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	220c      	movs	r2, #12
 800538e:	4013      	ands	r3, r2
 8005390:	2b08      	cmp	r3, #8
 8005392:	d100      	bne.n	8005396 <HAL_RCC_OscConfig+0x4f2>
 8005394:	e06b      	b.n	800546e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6a1b      	ldr	r3, [r3, #32]
 800539a:	2b02      	cmp	r3, #2
 800539c:	d14c      	bne.n	8005438 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800539e:	4b49      	ldr	r3, [pc, #292]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	4b48      	ldr	r3, [pc, #288]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 80053a4:	494a      	ldr	r1, [pc, #296]	; (80054d0 <HAL_RCC_OscConfig+0x62c>)
 80053a6:	400a      	ands	r2, r1
 80053a8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053aa:	f7fe fd05 	bl	8003db8 <HAL_GetTick>
 80053ae:	0003      	movs	r3, r0
 80053b0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053b2:	e008      	b.n	80053c6 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053b4:	f7fe fd00 	bl	8003db8 <HAL_GetTick>
 80053b8:	0002      	movs	r2, r0
 80053ba:	69bb      	ldr	r3, [r7, #24]
 80053bc:	1ad3      	subs	r3, r2, r3
 80053be:	2b02      	cmp	r3, #2
 80053c0:	d901      	bls.n	80053c6 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e079      	b.n	80054ba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053c6:	4b3f      	ldr	r3, [pc, #252]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	2380      	movs	r3, #128	; 0x80
 80053cc:	049b      	lsls	r3, r3, #18
 80053ce:	4013      	ands	r3, r2
 80053d0:	d1f0      	bne.n	80053b4 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053d2:	4b3c      	ldr	r3, [pc, #240]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 80053d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053d6:	220f      	movs	r2, #15
 80053d8:	4393      	bics	r3, r2
 80053da:	0019      	movs	r1, r3
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053e0:	4b38      	ldr	r3, [pc, #224]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 80053e2:	430a      	orrs	r2, r1
 80053e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80053e6:	4b37      	ldr	r3, [pc, #220]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	4a3a      	ldr	r2, [pc, #232]	; (80054d4 <HAL_RCC_OscConfig+0x630>)
 80053ec:	4013      	ands	r3, r2
 80053ee:	0019      	movs	r1, r3
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f8:	431a      	orrs	r2, r3
 80053fa:	4b32      	ldr	r3, [pc, #200]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 80053fc:	430a      	orrs	r2, r1
 80053fe:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005400:	4b30      	ldr	r3, [pc, #192]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 8005402:	681a      	ldr	r2, [r3, #0]
 8005404:	4b2f      	ldr	r3, [pc, #188]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 8005406:	2180      	movs	r1, #128	; 0x80
 8005408:	0449      	lsls	r1, r1, #17
 800540a:	430a      	orrs	r2, r1
 800540c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800540e:	f7fe fcd3 	bl	8003db8 <HAL_GetTick>
 8005412:	0003      	movs	r3, r0
 8005414:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005416:	e008      	b.n	800542a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005418:	f7fe fcce 	bl	8003db8 <HAL_GetTick>
 800541c:	0002      	movs	r2, r0
 800541e:	69bb      	ldr	r3, [r7, #24]
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	2b02      	cmp	r3, #2
 8005424:	d901      	bls.n	800542a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8005426:	2303      	movs	r3, #3
 8005428:	e047      	b.n	80054ba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800542a:	4b26      	ldr	r3, [pc, #152]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	2380      	movs	r3, #128	; 0x80
 8005430:	049b      	lsls	r3, r3, #18
 8005432:	4013      	ands	r3, r2
 8005434:	d0f0      	beq.n	8005418 <HAL_RCC_OscConfig+0x574>
 8005436:	e03f      	b.n	80054b8 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005438:	4b22      	ldr	r3, [pc, #136]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 800543a:	681a      	ldr	r2, [r3, #0]
 800543c:	4b21      	ldr	r3, [pc, #132]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 800543e:	4924      	ldr	r1, [pc, #144]	; (80054d0 <HAL_RCC_OscConfig+0x62c>)
 8005440:	400a      	ands	r2, r1
 8005442:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005444:	f7fe fcb8 	bl	8003db8 <HAL_GetTick>
 8005448:	0003      	movs	r3, r0
 800544a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800544c:	e008      	b.n	8005460 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800544e:	f7fe fcb3 	bl	8003db8 <HAL_GetTick>
 8005452:	0002      	movs	r2, r0
 8005454:	69bb      	ldr	r3, [r7, #24]
 8005456:	1ad3      	subs	r3, r2, r3
 8005458:	2b02      	cmp	r3, #2
 800545a:	d901      	bls.n	8005460 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 800545c:	2303      	movs	r3, #3
 800545e:	e02c      	b.n	80054ba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005460:	4b18      	ldr	r3, [pc, #96]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	2380      	movs	r3, #128	; 0x80
 8005466:	049b      	lsls	r3, r3, #18
 8005468:	4013      	ands	r3, r2
 800546a:	d1f0      	bne.n	800544e <HAL_RCC_OscConfig+0x5aa>
 800546c:	e024      	b.n	80054b8 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6a1b      	ldr	r3, [r3, #32]
 8005472:	2b01      	cmp	r3, #1
 8005474:	d101      	bne.n	800547a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	e01f      	b.n	80054ba <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800547a:	4b12      	ldr	r3, [pc, #72]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8005480:	4b10      	ldr	r3, [pc, #64]	; (80054c4 <HAL_RCC_OscConfig+0x620>)
 8005482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005484:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005486:	697a      	ldr	r2, [r7, #20]
 8005488:	2380      	movs	r3, #128	; 0x80
 800548a:	025b      	lsls	r3, r3, #9
 800548c:	401a      	ands	r2, r3
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005492:	429a      	cmp	r2, r3
 8005494:	d10e      	bne.n	80054b4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	220f      	movs	r2, #15
 800549a:	401a      	ands	r2, r3
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d107      	bne.n	80054b4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80054a4:	697a      	ldr	r2, [r7, #20]
 80054a6:	23f0      	movs	r3, #240	; 0xf0
 80054a8:	039b      	lsls	r3, r3, #14
 80054aa:	401a      	ands	r2, r3
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d001      	beq.n	80054b8 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	e000      	b.n	80054ba <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	0018      	movs	r0, r3
 80054bc:	46bd      	mov	sp, r7
 80054be:	b008      	add	sp, #32
 80054c0:	bd80      	pop	{r7, pc}
 80054c2:	46c0      	nop			; (mov r8, r8)
 80054c4:	40021000 	.word	0x40021000
 80054c8:	00001388 	.word	0x00001388
 80054cc:	efffffff 	.word	0xefffffff
 80054d0:	feffffff 	.word	0xfeffffff
 80054d4:	ffc2ffff 	.word	0xffc2ffff

080054d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
 80054e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d101      	bne.n	80054ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	e0b3      	b.n	8005654 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80054ec:	4b5b      	ldr	r3, [pc, #364]	; (800565c <HAL_RCC_ClockConfig+0x184>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	2201      	movs	r2, #1
 80054f2:	4013      	ands	r3, r2
 80054f4:	683a      	ldr	r2, [r7, #0]
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d911      	bls.n	800551e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054fa:	4b58      	ldr	r3, [pc, #352]	; (800565c <HAL_RCC_ClockConfig+0x184>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	2201      	movs	r2, #1
 8005500:	4393      	bics	r3, r2
 8005502:	0019      	movs	r1, r3
 8005504:	4b55      	ldr	r3, [pc, #340]	; (800565c <HAL_RCC_ClockConfig+0x184>)
 8005506:	683a      	ldr	r2, [r7, #0]
 8005508:	430a      	orrs	r2, r1
 800550a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800550c:	4b53      	ldr	r3, [pc, #332]	; (800565c <HAL_RCC_ClockConfig+0x184>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	2201      	movs	r2, #1
 8005512:	4013      	ands	r3, r2
 8005514:	683a      	ldr	r2, [r7, #0]
 8005516:	429a      	cmp	r2, r3
 8005518:	d001      	beq.n	800551e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e09a      	b.n	8005654 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	2202      	movs	r2, #2
 8005524:	4013      	ands	r3, r2
 8005526:	d015      	beq.n	8005554 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	2204      	movs	r2, #4
 800552e:	4013      	ands	r3, r2
 8005530:	d006      	beq.n	8005540 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005532:	4b4b      	ldr	r3, [pc, #300]	; (8005660 <HAL_RCC_ClockConfig+0x188>)
 8005534:	685a      	ldr	r2, [r3, #4]
 8005536:	4b4a      	ldr	r3, [pc, #296]	; (8005660 <HAL_RCC_ClockConfig+0x188>)
 8005538:	21e0      	movs	r1, #224	; 0xe0
 800553a:	00c9      	lsls	r1, r1, #3
 800553c:	430a      	orrs	r2, r1
 800553e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005540:	4b47      	ldr	r3, [pc, #284]	; (8005660 <HAL_RCC_ClockConfig+0x188>)
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	22f0      	movs	r2, #240	; 0xf0
 8005546:	4393      	bics	r3, r2
 8005548:	0019      	movs	r1, r3
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	689a      	ldr	r2, [r3, #8]
 800554e:	4b44      	ldr	r3, [pc, #272]	; (8005660 <HAL_RCC_ClockConfig+0x188>)
 8005550:	430a      	orrs	r2, r1
 8005552:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	2201      	movs	r2, #1
 800555a:	4013      	ands	r3, r2
 800555c:	d040      	beq.n	80055e0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	2b01      	cmp	r3, #1
 8005564:	d107      	bne.n	8005576 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005566:	4b3e      	ldr	r3, [pc, #248]	; (8005660 <HAL_RCC_ClockConfig+0x188>)
 8005568:	681a      	ldr	r2, [r3, #0]
 800556a:	2380      	movs	r3, #128	; 0x80
 800556c:	029b      	lsls	r3, r3, #10
 800556e:	4013      	ands	r3, r2
 8005570:	d114      	bne.n	800559c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	e06e      	b.n	8005654 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	2b02      	cmp	r3, #2
 800557c:	d107      	bne.n	800558e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800557e:	4b38      	ldr	r3, [pc, #224]	; (8005660 <HAL_RCC_ClockConfig+0x188>)
 8005580:	681a      	ldr	r2, [r3, #0]
 8005582:	2380      	movs	r3, #128	; 0x80
 8005584:	049b      	lsls	r3, r3, #18
 8005586:	4013      	ands	r3, r2
 8005588:	d108      	bne.n	800559c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e062      	b.n	8005654 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800558e:	4b34      	ldr	r3, [pc, #208]	; (8005660 <HAL_RCC_ClockConfig+0x188>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	2202      	movs	r2, #2
 8005594:	4013      	ands	r3, r2
 8005596:	d101      	bne.n	800559c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	e05b      	b.n	8005654 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800559c:	4b30      	ldr	r3, [pc, #192]	; (8005660 <HAL_RCC_ClockConfig+0x188>)
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	2203      	movs	r2, #3
 80055a2:	4393      	bics	r3, r2
 80055a4:	0019      	movs	r1, r3
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	685a      	ldr	r2, [r3, #4]
 80055aa:	4b2d      	ldr	r3, [pc, #180]	; (8005660 <HAL_RCC_ClockConfig+0x188>)
 80055ac:	430a      	orrs	r2, r1
 80055ae:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80055b0:	f7fe fc02 	bl	8003db8 <HAL_GetTick>
 80055b4:	0003      	movs	r3, r0
 80055b6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055b8:	e009      	b.n	80055ce <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055ba:	f7fe fbfd 	bl	8003db8 <HAL_GetTick>
 80055be:	0002      	movs	r2, r0
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	1ad3      	subs	r3, r2, r3
 80055c4:	4a27      	ldr	r2, [pc, #156]	; (8005664 <HAL_RCC_ClockConfig+0x18c>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d901      	bls.n	80055ce <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80055ca:	2303      	movs	r3, #3
 80055cc:	e042      	b.n	8005654 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055ce:	4b24      	ldr	r3, [pc, #144]	; (8005660 <HAL_RCC_ClockConfig+0x188>)
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	220c      	movs	r2, #12
 80055d4:	401a      	ands	r2, r3
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	009b      	lsls	r3, r3, #2
 80055dc:	429a      	cmp	r2, r3
 80055de:	d1ec      	bne.n	80055ba <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80055e0:	4b1e      	ldr	r3, [pc, #120]	; (800565c <HAL_RCC_ClockConfig+0x184>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	2201      	movs	r2, #1
 80055e6:	4013      	ands	r3, r2
 80055e8:	683a      	ldr	r2, [r7, #0]
 80055ea:	429a      	cmp	r2, r3
 80055ec:	d211      	bcs.n	8005612 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055ee:	4b1b      	ldr	r3, [pc, #108]	; (800565c <HAL_RCC_ClockConfig+0x184>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	2201      	movs	r2, #1
 80055f4:	4393      	bics	r3, r2
 80055f6:	0019      	movs	r1, r3
 80055f8:	4b18      	ldr	r3, [pc, #96]	; (800565c <HAL_RCC_ClockConfig+0x184>)
 80055fa:	683a      	ldr	r2, [r7, #0]
 80055fc:	430a      	orrs	r2, r1
 80055fe:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005600:	4b16      	ldr	r3, [pc, #88]	; (800565c <HAL_RCC_ClockConfig+0x184>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	2201      	movs	r2, #1
 8005606:	4013      	ands	r3, r2
 8005608:	683a      	ldr	r2, [r7, #0]
 800560a:	429a      	cmp	r2, r3
 800560c:	d001      	beq.n	8005612 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e020      	b.n	8005654 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	2204      	movs	r2, #4
 8005618:	4013      	ands	r3, r2
 800561a:	d009      	beq.n	8005630 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800561c:	4b10      	ldr	r3, [pc, #64]	; (8005660 <HAL_RCC_ClockConfig+0x188>)
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	4a11      	ldr	r2, [pc, #68]	; (8005668 <HAL_RCC_ClockConfig+0x190>)
 8005622:	4013      	ands	r3, r2
 8005624:	0019      	movs	r1, r3
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	68da      	ldr	r2, [r3, #12]
 800562a:	4b0d      	ldr	r3, [pc, #52]	; (8005660 <HAL_RCC_ClockConfig+0x188>)
 800562c:	430a      	orrs	r2, r1
 800562e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005630:	f000 f820 	bl	8005674 <HAL_RCC_GetSysClockFreq>
 8005634:	0001      	movs	r1, r0
 8005636:	4b0a      	ldr	r3, [pc, #40]	; (8005660 <HAL_RCC_ClockConfig+0x188>)
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	091b      	lsrs	r3, r3, #4
 800563c:	220f      	movs	r2, #15
 800563e:	4013      	ands	r3, r2
 8005640:	4a0a      	ldr	r2, [pc, #40]	; (800566c <HAL_RCC_ClockConfig+0x194>)
 8005642:	5cd3      	ldrb	r3, [r2, r3]
 8005644:	000a      	movs	r2, r1
 8005646:	40da      	lsrs	r2, r3
 8005648:	4b09      	ldr	r3, [pc, #36]	; (8005670 <HAL_RCC_ClockConfig+0x198>)
 800564a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800564c:	2003      	movs	r0, #3
 800564e:	f7fe fb6d 	bl	8003d2c <HAL_InitTick>
  
  return HAL_OK;
 8005652:	2300      	movs	r3, #0
}
 8005654:	0018      	movs	r0, r3
 8005656:	46bd      	mov	sp, r7
 8005658:	b004      	add	sp, #16
 800565a:	bd80      	pop	{r7, pc}
 800565c:	40022000 	.word	0x40022000
 8005660:	40021000 	.word	0x40021000
 8005664:	00001388 	.word	0x00001388
 8005668:	fffff8ff 	.word	0xfffff8ff
 800566c:	0800d138 	.word	0x0800d138
 8005670:	20000028 	.word	0x20000028

08005674 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b086      	sub	sp, #24
 8005678:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800567a:	2300      	movs	r3, #0
 800567c:	60fb      	str	r3, [r7, #12]
 800567e:	2300      	movs	r3, #0
 8005680:	60bb      	str	r3, [r7, #8]
 8005682:	2300      	movs	r3, #0
 8005684:	617b      	str	r3, [r7, #20]
 8005686:	2300      	movs	r3, #0
 8005688:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800568a:	2300      	movs	r3, #0
 800568c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800568e:	4b20      	ldr	r3, [pc, #128]	; (8005710 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	220c      	movs	r2, #12
 8005698:	4013      	ands	r3, r2
 800569a:	2b04      	cmp	r3, #4
 800569c:	d002      	beq.n	80056a4 <HAL_RCC_GetSysClockFreq+0x30>
 800569e:	2b08      	cmp	r3, #8
 80056a0:	d003      	beq.n	80056aa <HAL_RCC_GetSysClockFreq+0x36>
 80056a2:	e02c      	b.n	80056fe <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80056a4:	4b1b      	ldr	r3, [pc, #108]	; (8005714 <HAL_RCC_GetSysClockFreq+0xa0>)
 80056a6:	613b      	str	r3, [r7, #16]
      break;
 80056a8:	e02c      	b.n	8005704 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	0c9b      	lsrs	r3, r3, #18
 80056ae:	220f      	movs	r2, #15
 80056b0:	4013      	ands	r3, r2
 80056b2:	4a19      	ldr	r2, [pc, #100]	; (8005718 <HAL_RCC_GetSysClockFreq+0xa4>)
 80056b4:	5cd3      	ldrb	r3, [r2, r3]
 80056b6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80056b8:	4b15      	ldr	r3, [pc, #84]	; (8005710 <HAL_RCC_GetSysClockFreq+0x9c>)
 80056ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056bc:	220f      	movs	r2, #15
 80056be:	4013      	ands	r3, r2
 80056c0:	4a16      	ldr	r2, [pc, #88]	; (800571c <HAL_RCC_GetSysClockFreq+0xa8>)
 80056c2:	5cd3      	ldrb	r3, [r2, r3]
 80056c4:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80056c6:	68fa      	ldr	r2, [r7, #12]
 80056c8:	2380      	movs	r3, #128	; 0x80
 80056ca:	025b      	lsls	r3, r3, #9
 80056cc:	4013      	ands	r3, r2
 80056ce:	d009      	beq.n	80056e4 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80056d0:	68b9      	ldr	r1, [r7, #8]
 80056d2:	4810      	ldr	r0, [pc, #64]	; (8005714 <HAL_RCC_GetSysClockFreq+0xa0>)
 80056d4:	f7fa fd34 	bl	8000140 <__udivsi3>
 80056d8:	0003      	movs	r3, r0
 80056da:	001a      	movs	r2, r3
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4353      	muls	r3, r2
 80056e0:	617b      	str	r3, [r7, #20]
 80056e2:	e009      	b.n	80056f8 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80056e4:	6879      	ldr	r1, [r7, #4]
 80056e6:	000a      	movs	r2, r1
 80056e8:	0152      	lsls	r2, r2, #5
 80056ea:	1a52      	subs	r2, r2, r1
 80056ec:	0193      	lsls	r3, r2, #6
 80056ee:	1a9b      	subs	r3, r3, r2
 80056f0:	00db      	lsls	r3, r3, #3
 80056f2:	185b      	adds	r3, r3, r1
 80056f4:	021b      	lsls	r3, r3, #8
 80056f6:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	613b      	str	r3, [r7, #16]
      break;
 80056fc:	e002      	b.n	8005704 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80056fe:	4b05      	ldr	r3, [pc, #20]	; (8005714 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005700:	613b      	str	r3, [r7, #16]
      break;
 8005702:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005704:	693b      	ldr	r3, [r7, #16]
}
 8005706:	0018      	movs	r0, r3
 8005708:	46bd      	mov	sp, r7
 800570a:	b006      	add	sp, #24
 800570c:	bd80      	pop	{r7, pc}
 800570e:	46c0      	nop			; (mov r8, r8)
 8005710:	40021000 	.word	0x40021000
 8005714:	007a1200 	.word	0x007a1200
 8005718:	0800d150 	.word	0x0800d150
 800571c:	0800d160 	.word	0x0800d160

08005720 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005724:	4b02      	ldr	r3, [pc, #8]	; (8005730 <HAL_RCC_GetHCLKFreq+0x10>)
 8005726:	681b      	ldr	r3, [r3, #0]
}
 8005728:	0018      	movs	r0, r3
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
 800572e:	46c0      	nop			; (mov r8, r8)
 8005730:	20000028 	.word	0x20000028

08005734 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8005738:	f7ff fff2 	bl	8005720 <HAL_RCC_GetHCLKFreq>
 800573c:	0001      	movs	r1, r0
 800573e:	4b06      	ldr	r3, [pc, #24]	; (8005758 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	0a1b      	lsrs	r3, r3, #8
 8005744:	2207      	movs	r2, #7
 8005746:	4013      	ands	r3, r2
 8005748:	4a04      	ldr	r2, [pc, #16]	; (800575c <HAL_RCC_GetPCLK1Freq+0x28>)
 800574a:	5cd3      	ldrb	r3, [r2, r3]
 800574c:	40d9      	lsrs	r1, r3
 800574e:	000b      	movs	r3, r1
}    
 8005750:	0018      	movs	r0, r3
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}
 8005756:	46c0      	nop			; (mov r8, r8)
 8005758:	40021000 	.word	0x40021000
 800575c:	0800d148 	.word	0x0800d148

08005760 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b086      	sub	sp, #24
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005768:	2300      	movs	r3, #0
 800576a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800576c:	2300      	movs	r3, #0
 800576e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681a      	ldr	r2, [r3, #0]
 8005774:	2380      	movs	r3, #128	; 0x80
 8005776:	025b      	lsls	r3, r3, #9
 8005778:	4013      	ands	r3, r2
 800577a:	d100      	bne.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800577c:	e08e      	b.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800577e:	2017      	movs	r0, #23
 8005780:	183b      	adds	r3, r7, r0
 8005782:	2200      	movs	r2, #0
 8005784:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005786:	4b57      	ldr	r3, [pc, #348]	; (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005788:	69da      	ldr	r2, [r3, #28]
 800578a:	2380      	movs	r3, #128	; 0x80
 800578c:	055b      	lsls	r3, r3, #21
 800578e:	4013      	ands	r3, r2
 8005790:	d110      	bne.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005792:	4b54      	ldr	r3, [pc, #336]	; (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005794:	69da      	ldr	r2, [r3, #28]
 8005796:	4b53      	ldr	r3, [pc, #332]	; (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005798:	2180      	movs	r1, #128	; 0x80
 800579a:	0549      	lsls	r1, r1, #21
 800579c:	430a      	orrs	r2, r1
 800579e:	61da      	str	r2, [r3, #28]
 80057a0:	4b50      	ldr	r3, [pc, #320]	; (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80057a2:	69da      	ldr	r2, [r3, #28]
 80057a4:	2380      	movs	r3, #128	; 0x80
 80057a6:	055b      	lsls	r3, r3, #21
 80057a8:	4013      	ands	r3, r2
 80057aa:	60bb      	str	r3, [r7, #8]
 80057ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057ae:	183b      	adds	r3, r7, r0
 80057b0:	2201      	movs	r2, #1
 80057b2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057b4:	4b4c      	ldr	r3, [pc, #304]	; (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	2380      	movs	r3, #128	; 0x80
 80057ba:	005b      	lsls	r3, r3, #1
 80057bc:	4013      	ands	r3, r2
 80057be:	d11a      	bne.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057c0:	4b49      	ldr	r3, [pc, #292]	; (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	4b48      	ldr	r3, [pc, #288]	; (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80057c6:	2180      	movs	r1, #128	; 0x80
 80057c8:	0049      	lsls	r1, r1, #1
 80057ca:	430a      	orrs	r2, r1
 80057cc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057ce:	f7fe faf3 	bl	8003db8 <HAL_GetTick>
 80057d2:	0003      	movs	r3, r0
 80057d4:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057d6:	e008      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057d8:	f7fe faee 	bl	8003db8 <HAL_GetTick>
 80057dc:	0002      	movs	r2, r0
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	1ad3      	subs	r3, r2, r3
 80057e2:	2b64      	cmp	r3, #100	; 0x64
 80057e4:	d901      	bls.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80057e6:	2303      	movs	r3, #3
 80057e8:	e077      	b.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057ea:	4b3f      	ldr	r3, [pc, #252]	; (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	2380      	movs	r3, #128	; 0x80
 80057f0:	005b      	lsls	r3, r3, #1
 80057f2:	4013      	ands	r3, r2
 80057f4:	d0f0      	beq.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80057f6:	4b3b      	ldr	r3, [pc, #236]	; (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80057f8:	6a1a      	ldr	r2, [r3, #32]
 80057fa:	23c0      	movs	r3, #192	; 0xc0
 80057fc:	009b      	lsls	r3, r3, #2
 80057fe:	4013      	ands	r3, r2
 8005800:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d034      	beq.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	685a      	ldr	r2, [r3, #4]
 800580c:	23c0      	movs	r3, #192	; 0xc0
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	4013      	ands	r3, r2
 8005812:	68fa      	ldr	r2, [r7, #12]
 8005814:	429a      	cmp	r2, r3
 8005816:	d02c      	beq.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005818:	4b32      	ldr	r3, [pc, #200]	; (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800581a:	6a1b      	ldr	r3, [r3, #32]
 800581c:	4a33      	ldr	r2, [pc, #204]	; (80058ec <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 800581e:	4013      	ands	r3, r2
 8005820:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005822:	4b30      	ldr	r3, [pc, #192]	; (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005824:	6a1a      	ldr	r2, [r3, #32]
 8005826:	4b2f      	ldr	r3, [pc, #188]	; (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005828:	2180      	movs	r1, #128	; 0x80
 800582a:	0249      	lsls	r1, r1, #9
 800582c:	430a      	orrs	r2, r1
 800582e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005830:	4b2c      	ldr	r3, [pc, #176]	; (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005832:	6a1a      	ldr	r2, [r3, #32]
 8005834:	4b2b      	ldr	r3, [pc, #172]	; (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005836:	492e      	ldr	r1, [pc, #184]	; (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8005838:	400a      	ands	r2, r1
 800583a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800583c:	4b29      	ldr	r3, [pc, #164]	; (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800583e:	68fa      	ldr	r2, [r7, #12]
 8005840:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2201      	movs	r2, #1
 8005846:	4013      	ands	r3, r2
 8005848:	d013      	beq.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800584a:	f7fe fab5 	bl	8003db8 <HAL_GetTick>
 800584e:	0003      	movs	r3, r0
 8005850:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005852:	e009      	b.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005854:	f7fe fab0 	bl	8003db8 <HAL_GetTick>
 8005858:	0002      	movs	r2, r0
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	1ad3      	subs	r3, r2, r3
 800585e:	4a25      	ldr	r2, [pc, #148]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d901      	bls.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005864:	2303      	movs	r3, #3
 8005866:	e038      	b.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005868:	4b1e      	ldr	r3, [pc, #120]	; (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800586a:	6a1b      	ldr	r3, [r3, #32]
 800586c:	2202      	movs	r2, #2
 800586e:	4013      	ands	r3, r2
 8005870:	d0f0      	beq.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005872:	4b1c      	ldr	r3, [pc, #112]	; (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005874:	6a1b      	ldr	r3, [r3, #32]
 8005876:	4a1d      	ldr	r2, [pc, #116]	; (80058ec <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8005878:	4013      	ands	r3, r2
 800587a:	0019      	movs	r1, r3
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	685a      	ldr	r2, [r3, #4]
 8005880:	4b18      	ldr	r3, [pc, #96]	; (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005882:	430a      	orrs	r2, r1
 8005884:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005886:	2317      	movs	r3, #23
 8005888:	18fb      	adds	r3, r7, r3
 800588a:	781b      	ldrb	r3, [r3, #0]
 800588c:	2b01      	cmp	r3, #1
 800588e:	d105      	bne.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005890:	4b14      	ldr	r3, [pc, #80]	; (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005892:	69da      	ldr	r2, [r3, #28]
 8005894:	4b13      	ldr	r3, [pc, #76]	; (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005896:	4918      	ldr	r1, [pc, #96]	; (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8005898:	400a      	ands	r2, r1
 800589a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	2201      	movs	r2, #1
 80058a2:	4013      	ands	r3, r2
 80058a4:	d009      	beq.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80058a6:	4b0f      	ldr	r3, [pc, #60]	; (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80058a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058aa:	2203      	movs	r2, #3
 80058ac:	4393      	bics	r3, r2
 80058ae:	0019      	movs	r1, r3
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	689a      	ldr	r2, [r3, #8]
 80058b4:	4b0b      	ldr	r3, [pc, #44]	; (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80058b6:	430a      	orrs	r2, r1
 80058b8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	2220      	movs	r2, #32
 80058c0:	4013      	ands	r3, r2
 80058c2:	d009      	beq.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80058c4:	4b07      	ldr	r3, [pc, #28]	; (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80058c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058c8:	2210      	movs	r2, #16
 80058ca:	4393      	bics	r3, r2
 80058cc:	0019      	movs	r1, r3
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	68da      	ldr	r2, [r3, #12]
 80058d2:	4b04      	ldr	r3, [pc, #16]	; (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80058d4:	430a      	orrs	r2, r1
 80058d6:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80058d8:	2300      	movs	r3, #0
}
 80058da:	0018      	movs	r0, r3
 80058dc:	46bd      	mov	sp, r7
 80058de:	b006      	add	sp, #24
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	46c0      	nop			; (mov r8, r8)
 80058e4:	40021000 	.word	0x40021000
 80058e8:	40007000 	.word	0x40007000
 80058ec:	fffffcff 	.word	0xfffffcff
 80058f0:	fffeffff 	.word	0xfffeffff
 80058f4:	00001388 	.word	0x00001388
 80058f8:	efffffff 	.word	0xefffffff

080058fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b082      	sub	sp, #8
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d101      	bne.n	800590e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e042      	b.n	8005994 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	223d      	movs	r2, #61	; 0x3d
 8005912:	5c9b      	ldrb	r3, [r3, r2]
 8005914:	b2db      	uxtb	r3, r3
 8005916:	2b00      	cmp	r3, #0
 8005918:	d107      	bne.n	800592a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	223c      	movs	r2, #60	; 0x3c
 800591e:	2100      	movs	r1, #0
 8005920:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	0018      	movs	r0, r3
 8005926:	f7fd ffb9 	bl	800389c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	223d      	movs	r2, #61	; 0x3d
 800592e:	2102      	movs	r1, #2
 8005930:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	3304      	adds	r3, #4
 800593a:	0019      	movs	r1, r3
 800593c:	0010      	movs	r0, r2
 800593e:	f000 ff0f 	bl	8006760 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2246      	movs	r2, #70	; 0x46
 8005946:	2101      	movs	r1, #1
 8005948:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	223e      	movs	r2, #62	; 0x3e
 800594e:	2101      	movs	r1, #1
 8005950:	5499      	strb	r1, [r3, r2]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	223f      	movs	r2, #63	; 0x3f
 8005956:	2101      	movs	r1, #1
 8005958:	5499      	strb	r1, [r3, r2]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2240      	movs	r2, #64	; 0x40
 800595e:	2101      	movs	r1, #1
 8005960:	5499      	strb	r1, [r3, r2]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2241      	movs	r2, #65	; 0x41
 8005966:	2101      	movs	r1, #1
 8005968:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2242      	movs	r2, #66	; 0x42
 800596e:	2101      	movs	r1, #1
 8005970:	5499      	strb	r1, [r3, r2]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2243      	movs	r2, #67	; 0x43
 8005976:	2101      	movs	r1, #1
 8005978:	5499      	strb	r1, [r3, r2]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2244      	movs	r2, #68	; 0x44
 800597e:	2101      	movs	r1, #1
 8005980:	5499      	strb	r1, [r3, r2]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2245      	movs	r2, #69	; 0x45
 8005986:	2101      	movs	r1, #1
 8005988:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	223d      	movs	r2, #61	; 0x3d
 800598e:	2101      	movs	r1, #1
 8005990:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005992:	2300      	movs	r3, #0
}
 8005994:	0018      	movs	r0, r3
 8005996:	46bd      	mov	sp, r7
 8005998:	b002      	add	sp, #8
 800599a:	bd80      	pop	{r7, pc}

0800599c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b084      	sub	sp, #16
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	223d      	movs	r2, #61	; 0x3d
 80059a8:	5c9b      	ldrb	r3, [r3, r2]
 80059aa:	b2db      	uxtb	r3, r3
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	d001      	beq.n	80059b4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	e02d      	b.n	8005a10 <HAL_TIM_Base_Start+0x74>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	223d      	movs	r2, #61	; 0x3d
 80059b8:	2102      	movs	r1, #2
 80059ba:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a15      	ldr	r2, [pc, #84]	; (8005a18 <HAL_TIM_Base_Start+0x7c>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d009      	beq.n	80059da <HAL_TIM_Base_Start+0x3e>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a14      	ldr	r2, [pc, #80]	; (8005a1c <HAL_TIM_Base_Start+0x80>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d004      	beq.n	80059da <HAL_TIM_Base_Start+0x3e>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a12      	ldr	r2, [pc, #72]	; (8005a20 <HAL_TIM_Base_Start+0x84>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d111      	bne.n	80059fe <HAL_TIM_Base_Start+0x62>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	2207      	movs	r2, #7
 80059e2:	4013      	ands	r3, r2
 80059e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2b06      	cmp	r3, #6
 80059ea:	d010      	beq.n	8005a0e <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	2101      	movs	r1, #1
 80059f8:	430a      	orrs	r2, r1
 80059fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059fc:	e007      	b.n	8005a0e <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	2101      	movs	r1, #1
 8005a0a:	430a      	orrs	r2, r1
 8005a0c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a0e:	2300      	movs	r3, #0
}
 8005a10:	0018      	movs	r0, r3
 8005a12:	46bd      	mov	sp, r7
 8005a14:	b004      	add	sp, #16
 8005a16:	bd80      	pop	{r7, pc}
 8005a18:	40012c00 	.word	0x40012c00
 8005a1c:	40000400 	.word	0x40000400
 8005a20:	40014000 	.word	0x40014000

08005a24 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b082      	sub	sp, #8
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	6a1b      	ldr	r3, [r3, #32]
 8005a32:	4a0d      	ldr	r2, [pc, #52]	; (8005a68 <HAL_TIM_Base_Stop+0x44>)
 8005a34:	4013      	ands	r3, r2
 8005a36:	d10d      	bne.n	8005a54 <HAL_TIM_Base_Stop+0x30>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	6a1b      	ldr	r3, [r3, #32]
 8005a3e:	4a0b      	ldr	r2, [pc, #44]	; (8005a6c <HAL_TIM_Base_Stop+0x48>)
 8005a40:	4013      	ands	r3, r2
 8005a42:	d107      	bne.n	8005a54 <HAL_TIM_Base_Stop+0x30>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	2101      	movs	r1, #1
 8005a50:	438a      	bics	r2, r1
 8005a52:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	223d      	movs	r2, #61	; 0x3d
 8005a58:	2101      	movs	r1, #1
 8005a5a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005a5c:	2300      	movs	r3, #0
}
 8005a5e:	0018      	movs	r0, r3
 8005a60:	46bd      	mov	sp, r7
 8005a62:	b002      	add	sp, #8
 8005a64:	bd80      	pop	{r7, pc}
 8005a66:	46c0      	nop			; (mov r8, r8)
 8005a68:	00001111 	.word	0x00001111
 8005a6c:	00000444 	.word	0x00000444

08005a70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b084      	sub	sp, #16
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	223d      	movs	r2, #61	; 0x3d
 8005a7c:	5c9b      	ldrb	r3, [r3, r2]
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d001      	beq.n	8005a88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005a84:	2301      	movs	r3, #1
 8005a86:	e035      	b.n	8005af4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	223d      	movs	r2, #61	; 0x3d
 8005a8c:	2102      	movs	r1, #2
 8005a8e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	68da      	ldr	r2, [r3, #12]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	2101      	movs	r1, #1
 8005a9c:	430a      	orrs	r2, r1
 8005a9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a15      	ldr	r2, [pc, #84]	; (8005afc <HAL_TIM_Base_Start_IT+0x8c>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d009      	beq.n	8005abe <HAL_TIM_Base_Start_IT+0x4e>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a14      	ldr	r2, [pc, #80]	; (8005b00 <HAL_TIM_Base_Start_IT+0x90>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d004      	beq.n	8005abe <HAL_TIM_Base_Start_IT+0x4e>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a12      	ldr	r2, [pc, #72]	; (8005b04 <HAL_TIM_Base_Start_IT+0x94>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d111      	bne.n	8005ae2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	2207      	movs	r2, #7
 8005ac6:	4013      	ands	r3, r2
 8005ac8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2b06      	cmp	r3, #6
 8005ace:	d010      	beq.n	8005af2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	2101      	movs	r1, #1
 8005adc:	430a      	orrs	r2, r1
 8005ade:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ae0:	e007      	b.n	8005af2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	681a      	ldr	r2, [r3, #0]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	2101      	movs	r1, #1
 8005aee:	430a      	orrs	r2, r1
 8005af0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005af2:	2300      	movs	r3, #0
}
 8005af4:	0018      	movs	r0, r3
 8005af6:	46bd      	mov	sp, r7
 8005af8:	b004      	add	sp, #16
 8005afa:	bd80      	pop	{r7, pc}
 8005afc:	40012c00 	.word	0x40012c00
 8005b00:	40000400 	.word	0x40000400
 8005b04:	40014000 	.word	0x40014000

08005b08 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b082      	sub	sp, #8
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	68da      	ldr	r2, [r3, #12]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	2101      	movs	r1, #1
 8005b1c:	438a      	bics	r2, r1
 8005b1e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	6a1b      	ldr	r3, [r3, #32]
 8005b26:	4a0d      	ldr	r2, [pc, #52]	; (8005b5c <HAL_TIM_Base_Stop_IT+0x54>)
 8005b28:	4013      	ands	r3, r2
 8005b2a:	d10d      	bne.n	8005b48 <HAL_TIM_Base_Stop_IT+0x40>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	6a1b      	ldr	r3, [r3, #32]
 8005b32:	4a0b      	ldr	r2, [pc, #44]	; (8005b60 <HAL_TIM_Base_Stop_IT+0x58>)
 8005b34:	4013      	ands	r3, r2
 8005b36:	d107      	bne.n	8005b48 <HAL_TIM_Base_Stop_IT+0x40>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	2101      	movs	r1, #1
 8005b44:	438a      	bics	r2, r1
 8005b46:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	223d      	movs	r2, #61	; 0x3d
 8005b4c:	2101      	movs	r1, #1
 8005b4e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005b50:	2300      	movs	r3, #0
}
 8005b52:	0018      	movs	r0, r3
 8005b54:	46bd      	mov	sp, r7
 8005b56:	b002      	add	sp, #8
 8005b58:	bd80      	pop	{r7, pc}
 8005b5a:	46c0      	nop			; (mov r8, r8)
 8005b5c:	00001111 	.word	0x00001111
 8005b60:	00000444 	.word	0x00000444

08005b64 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b082      	sub	sp, #8
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d101      	bne.n	8005b76 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e042      	b.n	8005bfc <HAL_TIM_OC_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	223d      	movs	r2, #61	; 0x3d
 8005b7a:	5c9b      	ldrb	r3, [r3, r2]
 8005b7c:	b2db      	uxtb	r3, r3
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d107      	bne.n	8005b92 <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	223c      	movs	r2, #60	; 0x3c
 8005b86:	2100      	movs	r1, #0
 8005b88:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	0018      	movs	r0, r3
 8005b8e:	f000 f839 	bl	8005c04 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	223d      	movs	r2, #61	; 0x3d
 8005b96:	2102      	movs	r1, #2
 8005b98:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681a      	ldr	r2, [r3, #0]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	3304      	adds	r3, #4
 8005ba2:	0019      	movs	r1, r3
 8005ba4:	0010      	movs	r0, r2
 8005ba6:	f000 fddb 	bl	8006760 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2246      	movs	r2, #70	; 0x46
 8005bae:	2101      	movs	r1, #1
 8005bb0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	223e      	movs	r2, #62	; 0x3e
 8005bb6:	2101      	movs	r1, #1
 8005bb8:	5499      	strb	r1, [r3, r2]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	223f      	movs	r2, #63	; 0x3f
 8005bbe:	2101      	movs	r1, #1
 8005bc0:	5499      	strb	r1, [r3, r2]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2240      	movs	r2, #64	; 0x40
 8005bc6:	2101      	movs	r1, #1
 8005bc8:	5499      	strb	r1, [r3, r2]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2241      	movs	r2, #65	; 0x41
 8005bce:	2101      	movs	r1, #1
 8005bd0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2242      	movs	r2, #66	; 0x42
 8005bd6:	2101      	movs	r1, #1
 8005bd8:	5499      	strb	r1, [r3, r2]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2243      	movs	r2, #67	; 0x43
 8005bde:	2101      	movs	r1, #1
 8005be0:	5499      	strb	r1, [r3, r2]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2244      	movs	r2, #68	; 0x44
 8005be6:	2101      	movs	r1, #1
 8005be8:	5499      	strb	r1, [r3, r2]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2245      	movs	r2, #69	; 0x45
 8005bee:	2101      	movs	r1, #1
 8005bf0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	223d      	movs	r2, #61	; 0x3d
 8005bf6:	2101      	movs	r1, #1
 8005bf8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005bfa:	2300      	movs	r3, #0
}
 8005bfc:	0018      	movs	r0, r3
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	b002      	add	sp, #8
 8005c02:	bd80      	pop	{r7, pc}

08005c04 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b082      	sub	sp, #8
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8005c0c:	46c0      	nop			; (mov r8, r8)
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	b002      	add	sp, #8
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b084      	sub	sp, #16
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d108      	bne.n	8005c36 <HAL_TIM_OC_Start+0x22>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	223e      	movs	r2, #62	; 0x3e
 8005c28:	5c9b      	ldrb	r3, [r3, r2]
 8005c2a:	b2db      	uxtb	r3, r3
 8005c2c:	3b01      	subs	r3, #1
 8005c2e:	1e5a      	subs	r2, r3, #1
 8005c30:	4193      	sbcs	r3, r2
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	e01f      	b.n	8005c76 <HAL_TIM_OC_Start+0x62>
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	2b04      	cmp	r3, #4
 8005c3a:	d108      	bne.n	8005c4e <HAL_TIM_OC_Start+0x3a>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	223f      	movs	r2, #63	; 0x3f
 8005c40:	5c9b      	ldrb	r3, [r3, r2]
 8005c42:	b2db      	uxtb	r3, r3
 8005c44:	3b01      	subs	r3, #1
 8005c46:	1e5a      	subs	r2, r3, #1
 8005c48:	4193      	sbcs	r3, r2
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	e013      	b.n	8005c76 <HAL_TIM_OC_Start+0x62>
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	2b08      	cmp	r3, #8
 8005c52:	d108      	bne.n	8005c66 <HAL_TIM_OC_Start+0x52>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2240      	movs	r2, #64	; 0x40
 8005c58:	5c9b      	ldrb	r3, [r3, r2]
 8005c5a:	b2db      	uxtb	r3, r3
 8005c5c:	3b01      	subs	r3, #1
 8005c5e:	1e5a      	subs	r2, r3, #1
 8005c60:	4193      	sbcs	r3, r2
 8005c62:	b2db      	uxtb	r3, r3
 8005c64:	e007      	b.n	8005c76 <HAL_TIM_OC_Start+0x62>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2241      	movs	r2, #65	; 0x41
 8005c6a:	5c9b      	ldrb	r3, [r3, r2]
 8005c6c:	b2db      	uxtb	r3, r3
 8005c6e:	3b01      	subs	r3, #1
 8005c70:	1e5a      	subs	r2, r3, #1
 8005c72:	4193      	sbcs	r3, r2
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d001      	beq.n	8005c7e <HAL_TIM_OC_Start+0x6a>
  {
    return HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e06e      	b.n	8005d5c <HAL_TIM_OC_Start+0x148>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d104      	bne.n	8005c8e <HAL_TIM_OC_Start+0x7a>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	223e      	movs	r2, #62	; 0x3e
 8005c88:	2102      	movs	r1, #2
 8005c8a:	5499      	strb	r1, [r3, r2]
 8005c8c:	e013      	b.n	8005cb6 <HAL_TIM_OC_Start+0xa2>
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	2b04      	cmp	r3, #4
 8005c92:	d104      	bne.n	8005c9e <HAL_TIM_OC_Start+0x8a>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	223f      	movs	r2, #63	; 0x3f
 8005c98:	2102      	movs	r1, #2
 8005c9a:	5499      	strb	r1, [r3, r2]
 8005c9c:	e00b      	b.n	8005cb6 <HAL_TIM_OC_Start+0xa2>
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	2b08      	cmp	r3, #8
 8005ca2:	d104      	bne.n	8005cae <HAL_TIM_OC_Start+0x9a>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2240      	movs	r2, #64	; 0x40
 8005ca8:	2102      	movs	r1, #2
 8005caa:	5499      	strb	r1, [r3, r2]
 8005cac:	e003      	b.n	8005cb6 <HAL_TIM_OC_Start+0xa2>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2241      	movs	r2, #65	; 0x41
 8005cb2:	2102      	movs	r1, #2
 8005cb4:	5499      	strb	r1, [r3, r2]

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	6839      	ldr	r1, [r7, #0]
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	0018      	movs	r0, r3
 8005cc0:	f001 f8ec 	bl	8006e9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a26      	ldr	r2, [pc, #152]	; (8005d64 <HAL_TIM_OC_Start+0x150>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d00e      	beq.n	8005cec <HAL_TIM_OC_Start+0xd8>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a25      	ldr	r2, [pc, #148]	; (8005d68 <HAL_TIM_OC_Start+0x154>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d009      	beq.n	8005cec <HAL_TIM_OC_Start+0xd8>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a23      	ldr	r2, [pc, #140]	; (8005d6c <HAL_TIM_OC_Start+0x158>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d004      	beq.n	8005cec <HAL_TIM_OC_Start+0xd8>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4a22      	ldr	r2, [pc, #136]	; (8005d70 <HAL_TIM_OC_Start+0x15c>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d101      	bne.n	8005cf0 <HAL_TIM_OC_Start+0xdc>
 8005cec:	2301      	movs	r3, #1
 8005cee:	e000      	b.n	8005cf2 <HAL_TIM_OC_Start+0xde>
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d008      	beq.n	8005d08 <HAL_TIM_OC_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	2180      	movs	r1, #128	; 0x80
 8005d02:	0209      	lsls	r1, r1, #8
 8005d04:	430a      	orrs	r2, r1
 8005d06:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a15      	ldr	r2, [pc, #84]	; (8005d64 <HAL_TIM_OC_Start+0x150>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d009      	beq.n	8005d26 <HAL_TIM_OC_Start+0x112>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a17      	ldr	r2, [pc, #92]	; (8005d74 <HAL_TIM_OC_Start+0x160>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d004      	beq.n	8005d26 <HAL_TIM_OC_Start+0x112>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a11      	ldr	r2, [pc, #68]	; (8005d68 <HAL_TIM_OC_Start+0x154>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d111      	bne.n	8005d4a <HAL_TIM_OC_Start+0x136>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	2207      	movs	r2, #7
 8005d2e:	4013      	ands	r3, r2
 8005d30:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2b06      	cmp	r3, #6
 8005d36:	d010      	beq.n	8005d5a <HAL_TIM_OC_Start+0x146>
    {
      __HAL_TIM_ENABLE(htim);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	2101      	movs	r1, #1
 8005d44:	430a      	orrs	r2, r1
 8005d46:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d48:	e007      	b.n	8005d5a <HAL_TIM_OC_Start+0x146>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	681a      	ldr	r2, [r3, #0]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	2101      	movs	r1, #1
 8005d56:	430a      	orrs	r2, r1
 8005d58:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d5a:	2300      	movs	r3, #0
}
 8005d5c:	0018      	movs	r0, r3
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	b004      	add	sp, #16
 8005d62:	bd80      	pop	{r7, pc}
 8005d64:	40012c00 	.word	0x40012c00
 8005d68:	40014000 	.word	0x40014000
 8005d6c:	40014400 	.word	0x40014400
 8005d70:	40014800 	.word	0x40014800
 8005d74:	40000400 	.word	0x40000400

08005d78 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b082      	sub	sp, #8
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d101      	bne.n	8005d8a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	e042      	b.n	8005e10 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	223d      	movs	r2, #61	; 0x3d
 8005d8e:	5c9b      	ldrb	r3, [r3, r2]
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d107      	bne.n	8005da6 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	223c      	movs	r2, #60	; 0x3c
 8005d9a:	2100      	movs	r1, #0
 8005d9c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	0018      	movs	r0, r3
 8005da2:	f000 f839 	bl	8005e18 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	223d      	movs	r2, #61	; 0x3d
 8005daa:	2102      	movs	r1, #2
 8005dac:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	3304      	adds	r3, #4
 8005db6:	0019      	movs	r1, r3
 8005db8:	0010      	movs	r0, r2
 8005dba:	f000 fcd1 	bl	8006760 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2246      	movs	r2, #70	; 0x46
 8005dc2:	2101      	movs	r1, #1
 8005dc4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	223e      	movs	r2, #62	; 0x3e
 8005dca:	2101      	movs	r1, #1
 8005dcc:	5499      	strb	r1, [r3, r2]
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	223f      	movs	r2, #63	; 0x3f
 8005dd2:	2101      	movs	r1, #1
 8005dd4:	5499      	strb	r1, [r3, r2]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2240      	movs	r2, #64	; 0x40
 8005dda:	2101      	movs	r1, #1
 8005ddc:	5499      	strb	r1, [r3, r2]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2241      	movs	r2, #65	; 0x41
 8005de2:	2101      	movs	r1, #1
 8005de4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2242      	movs	r2, #66	; 0x42
 8005dea:	2101      	movs	r1, #1
 8005dec:	5499      	strb	r1, [r3, r2]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2243      	movs	r2, #67	; 0x43
 8005df2:	2101      	movs	r1, #1
 8005df4:	5499      	strb	r1, [r3, r2]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2244      	movs	r2, #68	; 0x44
 8005dfa:	2101      	movs	r1, #1
 8005dfc:	5499      	strb	r1, [r3, r2]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2245      	movs	r2, #69	; 0x45
 8005e02:	2101      	movs	r1, #1
 8005e04:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	223d      	movs	r2, #61	; 0x3d
 8005e0a:	2101      	movs	r1, #1
 8005e0c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005e0e:	2300      	movs	r3, #0
}
 8005e10:	0018      	movs	r0, r3
 8005e12:	46bd      	mov	sp, r7
 8005e14:	b002      	add	sp, #8
 8005e16:	bd80      	pop	{r7, pc}

08005e18 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b082      	sub	sp, #8
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005e20:	46c0      	nop			; (mov r8, r8)
 8005e22:	46bd      	mov	sp, r7
 8005e24:	b002      	add	sp, #8
 8005e26:	bd80      	pop	{r7, pc}

08005e28 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b084      	sub	sp, #16
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
 8005e30:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d108      	bne.n	8005e4a <HAL_TIM_PWM_Start+0x22>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	223e      	movs	r2, #62	; 0x3e
 8005e3c:	5c9b      	ldrb	r3, [r3, r2]
 8005e3e:	b2db      	uxtb	r3, r3
 8005e40:	3b01      	subs	r3, #1
 8005e42:	1e5a      	subs	r2, r3, #1
 8005e44:	4193      	sbcs	r3, r2
 8005e46:	b2db      	uxtb	r3, r3
 8005e48:	e01f      	b.n	8005e8a <HAL_TIM_PWM_Start+0x62>
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	2b04      	cmp	r3, #4
 8005e4e:	d108      	bne.n	8005e62 <HAL_TIM_PWM_Start+0x3a>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	223f      	movs	r2, #63	; 0x3f
 8005e54:	5c9b      	ldrb	r3, [r3, r2]
 8005e56:	b2db      	uxtb	r3, r3
 8005e58:	3b01      	subs	r3, #1
 8005e5a:	1e5a      	subs	r2, r3, #1
 8005e5c:	4193      	sbcs	r3, r2
 8005e5e:	b2db      	uxtb	r3, r3
 8005e60:	e013      	b.n	8005e8a <HAL_TIM_PWM_Start+0x62>
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	2b08      	cmp	r3, #8
 8005e66:	d108      	bne.n	8005e7a <HAL_TIM_PWM_Start+0x52>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2240      	movs	r2, #64	; 0x40
 8005e6c:	5c9b      	ldrb	r3, [r3, r2]
 8005e6e:	b2db      	uxtb	r3, r3
 8005e70:	3b01      	subs	r3, #1
 8005e72:	1e5a      	subs	r2, r3, #1
 8005e74:	4193      	sbcs	r3, r2
 8005e76:	b2db      	uxtb	r3, r3
 8005e78:	e007      	b.n	8005e8a <HAL_TIM_PWM_Start+0x62>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2241      	movs	r2, #65	; 0x41
 8005e7e:	5c9b      	ldrb	r3, [r3, r2]
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	3b01      	subs	r3, #1
 8005e84:	1e5a      	subs	r2, r3, #1
 8005e86:	4193      	sbcs	r3, r2
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d001      	beq.n	8005e92 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	e06e      	b.n	8005f70 <HAL_TIM_PWM_Start+0x148>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d104      	bne.n	8005ea2 <HAL_TIM_PWM_Start+0x7a>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	223e      	movs	r2, #62	; 0x3e
 8005e9c:	2102      	movs	r1, #2
 8005e9e:	5499      	strb	r1, [r3, r2]
 8005ea0:	e013      	b.n	8005eca <HAL_TIM_PWM_Start+0xa2>
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	2b04      	cmp	r3, #4
 8005ea6:	d104      	bne.n	8005eb2 <HAL_TIM_PWM_Start+0x8a>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	223f      	movs	r2, #63	; 0x3f
 8005eac:	2102      	movs	r1, #2
 8005eae:	5499      	strb	r1, [r3, r2]
 8005eb0:	e00b      	b.n	8005eca <HAL_TIM_PWM_Start+0xa2>
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	2b08      	cmp	r3, #8
 8005eb6:	d104      	bne.n	8005ec2 <HAL_TIM_PWM_Start+0x9a>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2240      	movs	r2, #64	; 0x40
 8005ebc:	2102      	movs	r1, #2
 8005ebe:	5499      	strb	r1, [r3, r2]
 8005ec0:	e003      	b.n	8005eca <HAL_TIM_PWM_Start+0xa2>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2241      	movs	r2, #65	; 0x41
 8005ec6:	2102      	movs	r1, #2
 8005ec8:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	6839      	ldr	r1, [r7, #0]
 8005ed0:	2201      	movs	r2, #1
 8005ed2:	0018      	movs	r0, r3
 8005ed4:	f000 ffe2 	bl	8006e9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a26      	ldr	r2, [pc, #152]	; (8005f78 <HAL_TIM_PWM_Start+0x150>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d00e      	beq.n	8005f00 <HAL_TIM_PWM_Start+0xd8>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a25      	ldr	r2, [pc, #148]	; (8005f7c <HAL_TIM_PWM_Start+0x154>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d009      	beq.n	8005f00 <HAL_TIM_PWM_Start+0xd8>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a23      	ldr	r2, [pc, #140]	; (8005f80 <HAL_TIM_PWM_Start+0x158>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d004      	beq.n	8005f00 <HAL_TIM_PWM_Start+0xd8>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4a22      	ldr	r2, [pc, #136]	; (8005f84 <HAL_TIM_PWM_Start+0x15c>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d101      	bne.n	8005f04 <HAL_TIM_PWM_Start+0xdc>
 8005f00:	2301      	movs	r3, #1
 8005f02:	e000      	b.n	8005f06 <HAL_TIM_PWM_Start+0xde>
 8005f04:	2300      	movs	r3, #0
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d008      	beq.n	8005f1c <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	2180      	movs	r1, #128	; 0x80
 8005f16:	0209      	lsls	r1, r1, #8
 8005f18:	430a      	orrs	r2, r1
 8005f1a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a15      	ldr	r2, [pc, #84]	; (8005f78 <HAL_TIM_PWM_Start+0x150>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d009      	beq.n	8005f3a <HAL_TIM_PWM_Start+0x112>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a17      	ldr	r2, [pc, #92]	; (8005f88 <HAL_TIM_PWM_Start+0x160>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d004      	beq.n	8005f3a <HAL_TIM_PWM_Start+0x112>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a11      	ldr	r2, [pc, #68]	; (8005f7c <HAL_TIM_PWM_Start+0x154>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d111      	bne.n	8005f5e <HAL_TIM_PWM_Start+0x136>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	2207      	movs	r2, #7
 8005f42:	4013      	ands	r3, r2
 8005f44:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	2b06      	cmp	r3, #6
 8005f4a:	d010      	beq.n	8005f6e <HAL_TIM_PWM_Start+0x146>
    {
      __HAL_TIM_ENABLE(htim);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	2101      	movs	r1, #1
 8005f58:	430a      	orrs	r2, r1
 8005f5a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f5c:	e007      	b.n	8005f6e <HAL_TIM_PWM_Start+0x146>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	681a      	ldr	r2, [r3, #0]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2101      	movs	r1, #1
 8005f6a:	430a      	orrs	r2, r1
 8005f6c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f6e:	2300      	movs	r3, #0
}
 8005f70:	0018      	movs	r0, r3
 8005f72:	46bd      	mov	sp, r7
 8005f74:	b004      	add	sp, #16
 8005f76:	bd80      	pop	{r7, pc}
 8005f78:	40012c00 	.word	0x40012c00
 8005f7c:	40014000 	.word	0x40014000
 8005f80:	40014400 	.word	0x40014400
 8005f84:	40014800 	.word	0x40014800
 8005f88:	40000400 	.word	0x40000400

08005f8c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b082      	sub	sp, #8
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
 8005f94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	6839      	ldr	r1, [r7, #0]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	0018      	movs	r0, r3
 8005fa0:	f000 ff7c 	bl	8006e9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a2f      	ldr	r2, [pc, #188]	; (8006068 <HAL_TIM_PWM_Stop+0xdc>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d00e      	beq.n	8005fcc <HAL_TIM_PWM_Stop+0x40>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4a2e      	ldr	r2, [pc, #184]	; (800606c <HAL_TIM_PWM_Stop+0xe0>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d009      	beq.n	8005fcc <HAL_TIM_PWM_Stop+0x40>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a2c      	ldr	r2, [pc, #176]	; (8006070 <HAL_TIM_PWM_Stop+0xe4>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d004      	beq.n	8005fcc <HAL_TIM_PWM_Stop+0x40>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a2b      	ldr	r2, [pc, #172]	; (8006074 <HAL_TIM_PWM_Stop+0xe8>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d101      	bne.n	8005fd0 <HAL_TIM_PWM_Stop+0x44>
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e000      	b.n	8005fd2 <HAL_TIM_PWM_Stop+0x46>
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d013      	beq.n	8005ffe <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	6a1b      	ldr	r3, [r3, #32]
 8005fdc:	4a26      	ldr	r2, [pc, #152]	; (8006078 <HAL_TIM_PWM_Stop+0xec>)
 8005fde:	4013      	ands	r3, r2
 8005fe0:	d10d      	bne.n	8005ffe <HAL_TIM_PWM_Stop+0x72>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	6a1b      	ldr	r3, [r3, #32]
 8005fe8:	4a24      	ldr	r2, [pc, #144]	; (800607c <HAL_TIM_PWM_Stop+0xf0>)
 8005fea:	4013      	ands	r3, r2
 8005fec:	d107      	bne.n	8005ffe <HAL_TIM_PWM_Stop+0x72>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4921      	ldr	r1, [pc, #132]	; (8006080 <HAL_TIM_PWM_Stop+0xf4>)
 8005ffa:	400a      	ands	r2, r1
 8005ffc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	6a1b      	ldr	r3, [r3, #32]
 8006004:	4a1c      	ldr	r2, [pc, #112]	; (8006078 <HAL_TIM_PWM_Stop+0xec>)
 8006006:	4013      	ands	r3, r2
 8006008:	d10d      	bne.n	8006026 <HAL_TIM_PWM_Stop+0x9a>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	6a1b      	ldr	r3, [r3, #32]
 8006010:	4a1a      	ldr	r2, [pc, #104]	; (800607c <HAL_TIM_PWM_Stop+0xf0>)
 8006012:	4013      	ands	r3, r2
 8006014:	d107      	bne.n	8006026 <HAL_TIM_PWM_Stop+0x9a>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	681a      	ldr	r2, [r3, #0]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	2101      	movs	r1, #1
 8006022:	438a      	bics	r2, r1
 8006024:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d104      	bne.n	8006036 <HAL_TIM_PWM_Stop+0xaa>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	223e      	movs	r2, #62	; 0x3e
 8006030:	2101      	movs	r1, #1
 8006032:	5499      	strb	r1, [r3, r2]
 8006034:	e013      	b.n	800605e <HAL_TIM_PWM_Stop+0xd2>
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	2b04      	cmp	r3, #4
 800603a:	d104      	bne.n	8006046 <HAL_TIM_PWM_Stop+0xba>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	223f      	movs	r2, #63	; 0x3f
 8006040:	2101      	movs	r1, #1
 8006042:	5499      	strb	r1, [r3, r2]
 8006044:	e00b      	b.n	800605e <HAL_TIM_PWM_Stop+0xd2>
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	2b08      	cmp	r3, #8
 800604a:	d104      	bne.n	8006056 <HAL_TIM_PWM_Stop+0xca>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2240      	movs	r2, #64	; 0x40
 8006050:	2101      	movs	r1, #1
 8006052:	5499      	strb	r1, [r3, r2]
 8006054:	e003      	b.n	800605e <HAL_TIM_PWM_Stop+0xd2>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2241      	movs	r2, #65	; 0x41
 800605a:	2101      	movs	r1, #1
 800605c:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800605e:	2300      	movs	r3, #0
}
 8006060:	0018      	movs	r0, r3
 8006062:	46bd      	mov	sp, r7
 8006064:	b002      	add	sp, #8
 8006066:	bd80      	pop	{r7, pc}
 8006068:	40012c00 	.word	0x40012c00
 800606c:	40014000 	.word	0x40014000
 8006070:	40014400 	.word	0x40014400
 8006074:	40014800 	.word	0x40014800
 8006078:	00001111 	.word	0x00001111
 800607c:	00000444 	.word	0x00000444
 8006080:	ffff7fff 	.word	0xffff7fff

08006084 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b082      	sub	sp, #8
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	691b      	ldr	r3, [r3, #16]
 8006092:	2202      	movs	r2, #2
 8006094:	4013      	ands	r3, r2
 8006096:	2b02      	cmp	r3, #2
 8006098:	d124      	bne.n	80060e4 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	68db      	ldr	r3, [r3, #12]
 80060a0:	2202      	movs	r2, #2
 80060a2:	4013      	ands	r3, r2
 80060a4:	2b02      	cmp	r3, #2
 80060a6:	d11d      	bne.n	80060e4 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	2203      	movs	r2, #3
 80060ae:	4252      	negs	r2, r2
 80060b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2201      	movs	r2, #1
 80060b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	699b      	ldr	r3, [r3, #24]
 80060be:	2203      	movs	r2, #3
 80060c0:	4013      	ands	r3, r2
 80060c2:	d004      	beq.n	80060ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	0018      	movs	r0, r3
 80060c8:	f000 fb32 	bl	8006730 <HAL_TIM_IC_CaptureCallback>
 80060cc:	e007      	b.n	80060de <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	0018      	movs	r0, r3
 80060d2:	f000 fb25 	bl	8006720 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	0018      	movs	r0, r3
 80060da:	f000 fb31 	bl	8006740 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2200      	movs	r2, #0
 80060e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	691b      	ldr	r3, [r3, #16]
 80060ea:	2204      	movs	r2, #4
 80060ec:	4013      	ands	r3, r2
 80060ee:	2b04      	cmp	r3, #4
 80060f0:	d125      	bne.n	800613e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	68db      	ldr	r3, [r3, #12]
 80060f8:	2204      	movs	r2, #4
 80060fa:	4013      	ands	r3, r2
 80060fc:	2b04      	cmp	r3, #4
 80060fe:	d11e      	bne.n	800613e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	2205      	movs	r2, #5
 8006106:	4252      	negs	r2, r2
 8006108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2202      	movs	r2, #2
 800610e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	699a      	ldr	r2, [r3, #24]
 8006116:	23c0      	movs	r3, #192	; 0xc0
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	4013      	ands	r3, r2
 800611c:	d004      	beq.n	8006128 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	0018      	movs	r0, r3
 8006122:	f000 fb05 	bl	8006730 <HAL_TIM_IC_CaptureCallback>
 8006126:	e007      	b.n	8006138 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	0018      	movs	r0, r3
 800612c:	f000 faf8 	bl	8006720 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	0018      	movs	r0, r3
 8006134:	f000 fb04 	bl	8006740 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2200      	movs	r2, #0
 800613c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	691b      	ldr	r3, [r3, #16]
 8006144:	2208      	movs	r2, #8
 8006146:	4013      	ands	r3, r2
 8006148:	2b08      	cmp	r3, #8
 800614a:	d124      	bne.n	8006196 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	68db      	ldr	r3, [r3, #12]
 8006152:	2208      	movs	r2, #8
 8006154:	4013      	ands	r3, r2
 8006156:	2b08      	cmp	r3, #8
 8006158:	d11d      	bne.n	8006196 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	2209      	movs	r2, #9
 8006160:	4252      	negs	r2, r2
 8006162:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2204      	movs	r2, #4
 8006168:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	69db      	ldr	r3, [r3, #28]
 8006170:	2203      	movs	r2, #3
 8006172:	4013      	ands	r3, r2
 8006174:	d004      	beq.n	8006180 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	0018      	movs	r0, r3
 800617a:	f000 fad9 	bl	8006730 <HAL_TIM_IC_CaptureCallback>
 800617e:	e007      	b.n	8006190 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	0018      	movs	r0, r3
 8006184:	f000 facc 	bl	8006720 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	0018      	movs	r0, r3
 800618c:	f000 fad8 	bl	8006740 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	691b      	ldr	r3, [r3, #16]
 800619c:	2210      	movs	r2, #16
 800619e:	4013      	ands	r3, r2
 80061a0:	2b10      	cmp	r3, #16
 80061a2:	d125      	bne.n	80061f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68db      	ldr	r3, [r3, #12]
 80061aa:	2210      	movs	r2, #16
 80061ac:	4013      	ands	r3, r2
 80061ae:	2b10      	cmp	r3, #16
 80061b0:	d11e      	bne.n	80061f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	2211      	movs	r2, #17
 80061b8:	4252      	negs	r2, r2
 80061ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2208      	movs	r2, #8
 80061c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	69da      	ldr	r2, [r3, #28]
 80061c8:	23c0      	movs	r3, #192	; 0xc0
 80061ca:	009b      	lsls	r3, r3, #2
 80061cc:	4013      	ands	r3, r2
 80061ce:	d004      	beq.n	80061da <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	0018      	movs	r0, r3
 80061d4:	f000 faac 	bl	8006730 <HAL_TIM_IC_CaptureCallback>
 80061d8:	e007      	b.n	80061ea <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	0018      	movs	r0, r3
 80061de:	f000 fa9f 	bl	8006720 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	0018      	movs	r0, r3
 80061e6:	f000 faab 	bl	8006740 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2200      	movs	r2, #0
 80061ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	691b      	ldr	r3, [r3, #16]
 80061f6:	2201      	movs	r2, #1
 80061f8:	4013      	ands	r3, r2
 80061fa:	2b01      	cmp	r3, #1
 80061fc:	d10f      	bne.n	800621e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	68db      	ldr	r3, [r3, #12]
 8006204:	2201      	movs	r2, #1
 8006206:	4013      	ands	r3, r2
 8006208:	2b01      	cmp	r3, #1
 800620a:	d108      	bne.n	800621e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	2202      	movs	r2, #2
 8006212:	4252      	negs	r2, r2
 8006214:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	0018      	movs	r0, r3
 800621a:	f7fc fb6b 	bl	80028f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	691b      	ldr	r3, [r3, #16]
 8006224:	2280      	movs	r2, #128	; 0x80
 8006226:	4013      	ands	r3, r2
 8006228:	2b80      	cmp	r3, #128	; 0x80
 800622a:	d10f      	bne.n	800624c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	68db      	ldr	r3, [r3, #12]
 8006232:	2280      	movs	r2, #128	; 0x80
 8006234:	4013      	ands	r3, r2
 8006236:	2b80      	cmp	r3, #128	; 0x80
 8006238:	d108      	bne.n	800624c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	2281      	movs	r2, #129	; 0x81
 8006240:	4252      	negs	r2, r2
 8006242:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	0018      	movs	r0, r3
 8006248:	f000 ff0a 	bl	8007060 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	691b      	ldr	r3, [r3, #16]
 8006252:	2240      	movs	r2, #64	; 0x40
 8006254:	4013      	ands	r3, r2
 8006256:	2b40      	cmp	r3, #64	; 0x40
 8006258:	d10f      	bne.n	800627a <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	68db      	ldr	r3, [r3, #12]
 8006260:	2240      	movs	r2, #64	; 0x40
 8006262:	4013      	ands	r3, r2
 8006264:	2b40      	cmp	r3, #64	; 0x40
 8006266:	d108      	bne.n	800627a <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	2241      	movs	r2, #65	; 0x41
 800626e:	4252      	negs	r2, r2
 8006270:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	0018      	movs	r0, r3
 8006276:	f000 fa6b 	bl	8006750 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	691b      	ldr	r3, [r3, #16]
 8006280:	2220      	movs	r2, #32
 8006282:	4013      	ands	r3, r2
 8006284:	2b20      	cmp	r3, #32
 8006286:	d10f      	bne.n	80062a8 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	68db      	ldr	r3, [r3, #12]
 800628e:	2220      	movs	r2, #32
 8006290:	4013      	ands	r3, r2
 8006292:	2b20      	cmp	r3, #32
 8006294:	d108      	bne.n	80062a8 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	2221      	movs	r2, #33	; 0x21
 800629c:	4252      	negs	r2, r2
 800629e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	0018      	movs	r0, r3
 80062a4:	f000 fed4 	bl	8007050 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80062a8:	46c0      	nop			; (mov r8, r8)
 80062aa:	46bd      	mov	sp, r7
 80062ac:	b002      	add	sp, #8
 80062ae:	bd80      	pop	{r7, pc}

080062b0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b086      	sub	sp, #24
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	60f8      	str	r0, [r7, #12]
 80062b8:	60b9      	str	r1, [r7, #8]
 80062ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80062bc:	2317      	movs	r3, #23
 80062be:	18fb      	adds	r3, r7, r3
 80062c0:	2200      	movs	r2, #0
 80062c2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	223c      	movs	r2, #60	; 0x3c
 80062c8:	5c9b      	ldrb	r3, [r3, r2]
 80062ca:	2b01      	cmp	r3, #1
 80062cc:	d101      	bne.n	80062d2 <HAL_TIM_OC_ConfigChannel+0x22>
 80062ce:	2302      	movs	r3, #2
 80062d0:	e042      	b.n	8006358 <HAL_TIM_OC_ConfigChannel+0xa8>
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	223c      	movs	r2, #60	; 0x3c
 80062d6:	2101      	movs	r1, #1
 80062d8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2b0c      	cmp	r3, #12
 80062de:	d027      	beq.n	8006330 <HAL_TIM_OC_ConfigChannel+0x80>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2b0c      	cmp	r3, #12
 80062e4:	d82c      	bhi.n	8006340 <HAL_TIM_OC_ConfigChannel+0x90>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2b08      	cmp	r3, #8
 80062ea:	d019      	beq.n	8006320 <HAL_TIM_OC_ConfigChannel+0x70>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2b08      	cmp	r3, #8
 80062f0:	d826      	bhi.n	8006340 <HAL_TIM_OC_ConfigChannel+0x90>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d003      	beq.n	8006300 <HAL_TIM_OC_ConfigChannel+0x50>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2b04      	cmp	r3, #4
 80062fc:	d008      	beq.n	8006310 <HAL_TIM_OC_ConfigChannel+0x60>
 80062fe:	e01f      	b.n	8006340 <HAL_TIM_OC_ConfigChannel+0x90>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	68ba      	ldr	r2, [r7, #8]
 8006306:	0011      	movs	r1, r2
 8006308:	0018      	movs	r0, r3
 800630a:	f000 fa9f 	bl	800684c <TIM_OC1_SetConfig>
      break;
 800630e:	e01c      	b.n	800634a <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	68ba      	ldr	r2, [r7, #8]
 8006316:	0011      	movs	r1, r2
 8006318:	0018      	movs	r0, r3
 800631a:	f000 fb1f 	bl	800695c <TIM_OC2_SetConfig>
      break;
 800631e:	e014      	b.n	800634a <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	68ba      	ldr	r2, [r7, #8]
 8006326:	0011      	movs	r1, r2
 8006328:	0018      	movs	r0, r3
 800632a:	f000 fb9b 	bl	8006a64 <TIM_OC3_SetConfig>
      break;
 800632e:	e00c      	b.n	800634a <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	68ba      	ldr	r2, [r7, #8]
 8006336:	0011      	movs	r1, r2
 8006338:	0018      	movs	r0, r3
 800633a:	f000 fc19 	bl	8006b70 <TIM_OC4_SetConfig>
      break;
 800633e:	e004      	b.n	800634a <HAL_TIM_OC_ConfigChannel+0x9a>
    }

    default:
      status = HAL_ERROR;
 8006340:	2317      	movs	r3, #23
 8006342:	18fb      	adds	r3, r7, r3
 8006344:	2201      	movs	r2, #1
 8006346:	701a      	strb	r2, [r3, #0]
      break;
 8006348:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	223c      	movs	r2, #60	; 0x3c
 800634e:	2100      	movs	r1, #0
 8006350:	5499      	strb	r1, [r3, r2]

  return status;
 8006352:	2317      	movs	r3, #23
 8006354:	18fb      	adds	r3, r7, r3
 8006356:	781b      	ldrb	r3, [r3, #0]
}
 8006358:	0018      	movs	r0, r3
 800635a:	46bd      	mov	sp, r7
 800635c:	b006      	add	sp, #24
 800635e:	bd80      	pop	{r7, pc}

08006360 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b086      	sub	sp, #24
 8006364:	af00      	add	r7, sp, #0
 8006366:	60f8      	str	r0, [r7, #12]
 8006368:	60b9      	str	r1, [r7, #8]
 800636a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800636c:	2317      	movs	r3, #23
 800636e:	18fb      	adds	r3, r7, r3
 8006370:	2200      	movs	r2, #0
 8006372:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	223c      	movs	r2, #60	; 0x3c
 8006378:	5c9b      	ldrb	r3, [r3, r2]
 800637a:	2b01      	cmp	r3, #1
 800637c:	d101      	bne.n	8006382 <HAL_TIM_PWM_ConfigChannel+0x22>
 800637e:	2302      	movs	r3, #2
 8006380:	e0ad      	b.n	80064de <HAL_TIM_PWM_ConfigChannel+0x17e>
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	223c      	movs	r2, #60	; 0x3c
 8006386:	2101      	movs	r1, #1
 8006388:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2b0c      	cmp	r3, #12
 800638e:	d100      	bne.n	8006392 <HAL_TIM_PWM_ConfigChannel+0x32>
 8006390:	e076      	b.n	8006480 <HAL_TIM_PWM_ConfigChannel+0x120>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2b0c      	cmp	r3, #12
 8006396:	d900      	bls.n	800639a <HAL_TIM_PWM_ConfigChannel+0x3a>
 8006398:	e095      	b.n	80064c6 <HAL_TIM_PWM_ConfigChannel+0x166>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2b08      	cmp	r3, #8
 800639e:	d04e      	beq.n	800643e <HAL_TIM_PWM_ConfigChannel+0xde>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2b08      	cmp	r3, #8
 80063a4:	d900      	bls.n	80063a8 <HAL_TIM_PWM_ConfigChannel+0x48>
 80063a6:	e08e      	b.n	80064c6 <HAL_TIM_PWM_ConfigChannel+0x166>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d003      	beq.n	80063b6 <HAL_TIM_PWM_ConfigChannel+0x56>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2b04      	cmp	r3, #4
 80063b2:	d021      	beq.n	80063f8 <HAL_TIM_PWM_ConfigChannel+0x98>
 80063b4:	e087      	b.n	80064c6 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	68ba      	ldr	r2, [r7, #8]
 80063bc:	0011      	movs	r1, r2
 80063be:	0018      	movs	r0, r3
 80063c0:	f000 fa44 	bl	800684c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	699a      	ldr	r2, [r3, #24]
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	2108      	movs	r1, #8
 80063d0:	430a      	orrs	r2, r1
 80063d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	699a      	ldr	r2, [r3, #24]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	2104      	movs	r1, #4
 80063e0:	438a      	bics	r2, r1
 80063e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	6999      	ldr	r1, [r3, #24]
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	691a      	ldr	r2, [r3, #16]
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	430a      	orrs	r2, r1
 80063f4:	619a      	str	r2, [r3, #24]
      break;
 80063f6:	e06b      	b.n	80064d0 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	68ba      	ldr	r2, [r7, #8]
 80063fe:	0011      	movs	r1, r2
 8006400:	0018      	movs	r0, r3
 8006402:	f000 faab 	bl	800695c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	699a      	ldr	r2, [r3, #24]
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	2180      	movs	r1, #128	; 0x80
 8006412:	0109      	lsls	r1, r1, #4
 8006414:	430a      	orrs	r2, r1
 8006416:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	699a      	ldr	r2, [r3, #24]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4931      	ldr	r1, [pc, #196]	; (80064e8 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8006424:	400a      	ands	r2, r1
 8006426:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	6999      	ldr	r1, [r3, #24]
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	691b      	ldr	r3, [r3, #16]
 8006432:	021a      	lsls	r2, r3, #8
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	430a      	orrs	r2, r1
 800643a:	619a      	str	r2, [r3, #24]
      break;
 800643c:	e048      	b.n	80064d0 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	68ba      	ldr	r2, [r7, #8]
 8006444:	0011      	movs	r1, r2
 8006446:	0018      	movs	r0, r3
 8006448:	f000 fb0c 	bl	8006a64 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	69da      	ldr	r2, [r3, #28]
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	2108      	movs	r1, #8
 8006458:	430a      	orrs	r2, r1
 800645a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	69da      	ldr	r2, [r3, #28]
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	2104      	movs	r1, #4
 8006468:	438a      	bics	r2, r1
 800646a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	69d9      	ldr	r1, [r3, #28]
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	691a      	ldr	r2, [r3, #16]
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	430a      	orrs	r2, r1
 800647c:	61da      	str	r2, [r3, #28]
      break;
 800647e:	e027      	b.n	80064d0 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	68ba      	ldr	r2, [r7, #8]
 8006486:	0011      	movs	r1, r2
 8006488:	0018      	movs	r0, r3
 800648a:	f000 fb71 	bl	8006b70 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	69da      	ldr	r2, [r3, #28]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	2180      	movs	r1, #128	; 0x80
 800649a:	0109      	lsls	r1, r1, #4
 800649c:	430a      	orrs	r2, r1
 800649e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	69da      	ldr	r2, [r3, #28]
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	490f      	ldr	r1, [pc, #60]	; (80064e8 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80064ac:	400a      	ands	r2, r1
 80064ae:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	69d9      	ldr	r1, [r3, #28]
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	691b      	ldr	r3, [r3, #16]
 80064ba:	021a      	lsls	r2, r3, #8
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	430a      	orrs	r2, r1
 80064c2:	61da      	str	r2, [r3, #28]
      break;
 80064c4:	e004      	b.n	80064d0 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80064c6:	2317      	movs	r3, #23
 80064c8:	18fb      	adds	r3, r7, r3
 80064ca:	2201      	movs	r2, #1
 80064cc:	701a      	strb	r2, [r3, #0]
      break;
 80064ce:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	223c      	movs	r2, #60	; 0x3c
 80064d4:	2100      	movs	r1, #0
 80064d6:	5499      	strb	r1, [r3, r2]

  return status;
 80064d8:	2317      	movs	r3, #23
 80064da:	18fb      	adds	r3, r7, r3
 80064dc:	781b      	ldrb	r3, [r3, #0]
}
 80064de:	0018      	movs	r0, r3
 80064e0:	46bd      	mov	sp, r7
 80064e2:	b006      	add	sp, #24
 80064e4:	bd80      	pop	{r7, pc}
 80064e6:	46c0      	nop			; (mov r8, r8)
 80064e8:	fffffbff 	.word	0xfffffbff

080064ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b084      	sub	sp, #16
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
 80064f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80064f6:	230f      	movs	r3, #15
 80064f8:	18fb      	adds	r3, r7, r3
 80064fa:	2200      	movs	r2, #0
 80064fc:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	223c      	movs	r2, #60	; 0x3c
 8006502:	5c9b      	ldrb	r3, [r3, r2]
 8006504:	2b01      	cmp	r3, #1
 8006506:	d101      	bne.n	800650c <HAL_TIM_ConfigClockSource+0x20>
 8006508:	2302      	movs	r3, #2
 800650a:	e0bc      	b.n	8006686 <HAL_TIM_ConfigClockSource+0x19a>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	223c      	movs	r2, #60	; 0x3c
 8006510:	2101      	movs	r1, #1
 8006512:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	223d      	movs	r2, #61	; 0x3d
 8006518:	2102      	movs	r1, #2
 800651a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	2277      	movs	r2, #119	; 0x77
 8006528:	4393      	bics	r3, r2
 800652a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	4a58      	ldr	r2, [pc, #352]	; (8006690 <HAL_TIM_ConfigClockSource+0x1a4>)
 8006530:	4013      	ands	r3, r2
 8006532:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	68ba      	ldr	r2, [r7, #8]
 800653a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	2280      	movs	r2, #128	; 0x80
 8006542:	0192      	lsls	r2, r2, #6
 8006544:	4293      	cmp	r3, r2
 8006546:	d040      	beq.n	80065ca <HAL_TIM_ConfigClockSource+0xde>
 8006548:	2280      	movs	r2, #128	; 0x80
 800654a:	0192      	lsls	r2, r2, #6
 800654c:	4293      	cmp	r3, r2
 800654e:	d900      	bls.n	8006552 <HAL_TIM_ConfigClockSource+0x66>
 8006550:	e088      	b.n	8006664 <HAL_TIM_ConfigClockSource+0x178>
 8006552:	2280      	movs	r2, #128	; 0x80
 8006554:	0152      	lsls	r2, r2, #5
 8006556:	4293      	cmp	r3, r2
 8006558:	d100      	bne.n	800655c <HAL_TIM_ConfigClockSource+0x70>
 800655a:	e088      	b.n	800666e <HAL_TIM_ConfigClockSource+0x182>
 800655c:	2280      	movs	r2, #128	; 0x80
 800655e:	0152      	lsls	r2, r2, #5
 8006560:	4293      	cmp	r3, r2
 8006562:	d900      	bls.n	8006566 <HAL_TIM_ConfigClockSource+0x7a>
 8006564:	e07e      	b.n	8006664 <HAL_TIM_ConfigClockSource+0x178>
 8006566:	2b70      	cmp	r3, #112	; 0x70
 8006568:	d018      	beq.n	800659c <HAL_TIM_ConfigClockSource+0xb0>
 800656a:	d900      	bls.n	800656e <HAL_TIM_ConfigClockSource+0x82>
 800656c:	e07a      	b.n	8006664 <HAL_TIM_ConfigClockSource+0x178>
 800656e:	2b60      	cmp	r3, #96	; 0x60
 8006570:	d04f      	beq.n	8006612 <HAL_TIM_ConfigClockSource+0x126>
 8006572:	d900      	bls.n	8006576 <HAL_TIM_ConfigClockSource+0x8a>
 8006574:	e076      	b.n	8006664 <HAL_TIM_ConfigClockSource+0x178>
 8006576:	2b50      	cmp	r3, #80	; 0x50
 8006578:	d03b      	beq.n	80065f2 <HAL_TIM_ConfigClockSource+0x106>
 800657a:	d900      	bls.n	800657e <HAL_TIM_ConfigClockSource+0x92>
 800657c:	e072      	b.n	8006664 <HAL_TIM_ConfigClockSource+0x178>
 800657e:	2b40      	cmp	r3, #64	; 0x40
 8006580:	d057      	beq.n	8006632 <HAL_TIM_ConfigClockSource+0x146>
 8006582:	d900      	bls.n	8006586 <HAL_TIM_ConfigClockSource+0x9a>
 8006584:	e06e      	b.n	8006664 <HAL_TIM_ConfigClockSource+0x178>
 8006586:	2b30      	cmp	r3, #48	; 0x30
 8006588:	d063      	beq.n	8006652 <HAL_TIM_ConfigClockSource+0x166>
 800658a:	d86b      	bhi.n	8006664 <HAL_TIM_ConfigClockSource+0x178>
 800658c:	2b20      	cmp	r3, #32
 800658e:	d060      	beq.n	8006652 <HAL_TIM_ConfigClockSource+0x166>
 8006590:	d868      	bhi.n	8006664 <HAL_TIM_ConfigClockSource+0x178>
 8006592:	2b00      	cmp	r3, #0
 8006594:	d05d      	beq.n	8006652 <HAL_TIM_ConfigClockSource+0x166>
 8006596:	2b10      	cmp	r3, #16
 8006598:	d05b      	beq.n	8006652 <HAL_TIM_ConfigClockSource+0x166>
 800659a:	e063      	b.n	8006664 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6818      	ldr	r0, [r3, #0]
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	6899      	ldr	r1, [r3, #8]
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	685a      	ldr	r2, [r3, #4]
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	68db      	ldr	r3, [r3, #12]
 80065ac:	f000 fc56 	bl	8006e5c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	689b      	ldr	r3, [r3, #8]
 80065b6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	2277      	movs	r2, #119	; 0x77
 80065bc:	4313      	orrs	r3, r2
 80065be:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	68ba      	ldr	r2, [r7, #8]
 80065c6:	609a      	str	r2, [r3, #8]
      break;
 80065c8:	e052      	b.n	8006670 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6818      	ldr	r0, [r3, #0]
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	6899      	ldr	r1, [r3, #8]
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	685a      	ldr	r2, [r3, #4]
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	68db      	ldr	r3, [r3, #12]
 80065da:	f000 fc3f 	bl	8006e5c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	689a      	ldr	r2, [r3, #8]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	2180      	movs	r1, #128	; 0x80
 80065ea:	01c9      	lsls	r1, r1, #7
 80065ec:	430a      	orrs	r2, r1
 80065ee:	609a      	str	r2, [r3, #8]
      break;
 80065f0:	e03e      	b.n	8006670 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6818      	ldr	r0, [r3, #0]
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	6859      	ldr	r1, [r3, #4]
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	68db      	ldr	r3, [r3, #12]
 80065fe:	001a      	movs	r2, r3
 8006600:	f000 fbb2 	bl	8006d68 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	2150      	movs	r1, #80	; 0x50
 800660a:	0018      	movs	r0, r3
 800660c:	f000 fc0c 	bl	8006e28 <TIM_ITRx_SetConfig>
      break;
 8006610:	e02e      	b.n	8006670 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6818      	ldr	r0, [r3, #0]
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	6859      	ldr	r1, [r3, #4]
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	68db      	ldr	r3, [r3, #12]
 800661e:	001a      	movs	r2, r3
 8006620:	f000 fbd0 	bl	8006dc4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	2160      	movs	r1, #96	; 0x60
 800662a:	0018      	movs	r0, r3
 800662c:	f000 fbfc 	bl	8006e28 <TIM_ITRx_SetConfig>
      break;
 8006630:	e01e      	b.n	8006670 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6818      	ldr	r0, [r3, #0]
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	6859      	ldr	r1, [r3, #4]
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	68db      	ldr	r3, [r3, #12]
 800663e:	001a      	movs	r2, r3
 8006640:	f000 fb92 	bl	8006d68 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	2140      	movs	r1, #64	; 0x40
 800664a:	0018      	movs	r0, r3
 800664c:	f000 fbec 	bl	8006e28 <TIM_ITRx_SetConfig>
      break;
 8006650:	e00e      	b.n	8006670 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	0019      	movs	r1, r3
 800665c:	0010      	movs	r0, r2
 800665e:	f000 fbe3 	bl	8006e28 <TIM_ITRx_SetConfig>
      break;
 8006662:	e005      	b.n	8006670 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8006664:	230f      	movs	r3, #15
 8006666:	18fb      	adds	r3, r7, r3
 8006668:	2201      	movs	r2, #1
 800666a:	701a      	strb	r2, [r3, #0]
      break;
 800666c:	e000      	b.n	8006670 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800666e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	223d      	movs	r2, #61	; 0x3d
 8006674:	2101      	movs	r1, #1
 8006676:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	223c      	movs	r2, #60	; 0x3c
 800667c:	2100      	movs	r1, #0
 800667e:	5499      	strb	r1, [r3, r2]

  return status;
 8006680:	230f      	movs	r3, #15
 8006682:	18fb      	adds	r3, r7, r3
 8006684:	781b      	ldrb	r3, [r3, #0]
}
 8006686:	0018      	movs	r0, r3
 8006688:	46bd      	mov	sp, r7
 800668a:	b004      	add	sp, #16
 800668c:	bd80      	pop	{r7, pc}
 800668e:	46c0      	nop			; (mov r8, r8)
 8006690:	ffff00ff 	.word	0xffff00ff

08006694 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b082      	sub	sp, #8
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
 800669c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	223c      	movs	r2, #60	; 0x3c
 80066a2:	5c9b      	ldrb	r3, [r3, r2]
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	d101      	bne.n	80066ac <HAL_TIM_SlaveConfigSynchro+0x18>
 80066a8:	2302      	movs	r3, #2
 80066aa:	e032      	b.n	8006712 <HAL_TIM_SlaveConfigSynchro+0x7e>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	223c      	movs	r2, #60	; 0x3c
 80066b0:	2101      	movs	r1, #1
 80066b2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	223d      	movs	r2, #61	; 0x3d
 80066b8:	2102      	movs	r1, #2
 80066ba:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80066bc:	683a      	ldr	r2, [r7, #0]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	0011      	movs	r1, r2
 80066c2:	0018      	movs	r0, r3
 80066c4:	f000 fabe 	bl	8006c44 <TIM_SlaveTimer_SetConfig>
 80066c8:	1e03      	subs	r3, r0, #0
 80066ca:	d009      	beq.n	80066e0 <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	223d      	movs	r2, #61	; 0x3d
 80066d0:	2101      	movs	r1, #1
 80066d2:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	223c      	movs	r2, #60	; 0x3c
 80066d8:	2100      	movs	r1, #0
 80066da:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80066dc:	2301      	movs	r3, #1
 80066de:	e018      	b.n	8006712 <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	68da      	ldr	r2, [r3, #12]
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	2140      	movs	r1, #64	; 0x40
 80066ec:	438a      	bics	r2, r1
 80066ee:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	68da      	ldr	r2, [r3, #12]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4908      	ldr	r1, [pc, #32]	; (800671c <HAL_TIM_SlaveConfigSynchro+0x88>)
 80066fc:	400a      	ands	r2, r1
 80066fe:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	223d      	movs	r2, #61	; 0x3d
 8006704:	2101      	movs	r1, #1
 8006706:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	223c      	movs	r2, #60	; 0x3c
 800670c:	2100      	movs	r1, #0
 800670e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006710:	2300      	movs	r3, #0
}
 8006712:	0018      	movs	r0, r3
 8006714:	46bd      	mov	sp, r7
 8006716:	b002      	add	sp, #8
 8006718:	bd80      	pop	{r7, pc}
 800671a:	46c0      	nop			; (mov r8, r8)
 800671c:	ffffbfff 	.word	0xffffbfff

08006720 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b082      	sub	sp, #8
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006728:	46c0      	nop			; (mov r8, r8)
 800672a:	46bd      	mov	sp, r7
 800672c:	b002      	add	sp, #8
 800672e:	bd80      	pop	{r7, pc}

08006730 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b082      	sub	sp, #8
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006738:	46c0      	nop			; (mov r8, r8)
 800673a:	46bd      	mov	sp, r7
 800673c:	b002      	add	sp, #8
 800673e:	bd80      	pop	{r7, pc}

08006740 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b082      	sub	sp, #8
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006748:	46c0      	nop			; (mov r8, r8)
 800674a:	46bd      	mov	sp, r7
 800674c:	b002      	add	sp, #8
 800674e:	bd80      	pop	{r7, pc}

08006750 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b082      	sub	sp, #8
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006758:	46c0      	nop			; (mov r8, r8)
 800675a:	46bd      	mov	sp, r7
 800675c:	b002      	add	sp, #8
 800675e:	bd80      	pop	{r7, pc}

08006760 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b084      	sub	sp, #16
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
 8006768:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	4a2f      	ldr	r2, [pc, #188]	; (8006830 <TIM_Base_SetConfig+0xd0>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d003      	beq.n	8006780 <TIM_Base_SetConfig+0x20>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	4a2e      	ldr	r2, [pc, #184]	; (8006834 <TIM_Base_SetConfig+0xd4>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d108      	bne.n	8006792 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2270      	movs	r2, #112	; 0x70
 8006784:	4393      	bics	r3, r2
 8006786:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	68fa      	ldr	r2, [r7, #12]
 800678e:	4313      	orrs	r3, r2
 8006790:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	4a26      	ldr	r2, [pc, #152]	; (8006830 <TIM_Base_SetConfig+0xd0>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d013      	beq.n	80067c2 <TIM_Base_SetConfig+0x62>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a25      	ldr	r2, [pc, #148]	; (8006834 <TIM_Base_SetConfig+0xd4>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d00f      	beq.n	80067c2 <TIM_Base_SetConfig+0x62>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4a24      	ldr	r2, [pc, #144]	; (8006838 <TIM_Base_SetConfig+0xd8>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d00b      	beq.n	80067c2 <TIM_Base_SetConfig+0x62>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4a23      	ldr	r2, [pc, #140]	; (800683c <TIM_Base_SetConfig+0xdc>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d007      	beq.n	80067c2 <TIM_Base_SetConfig+0x62>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	4a22      	ldr	r2, [pc, #136]	; (8006840 <TIM_Base_SetConfig+0xe0>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d003      	beq.n	80067c2 <TIM_Base_SetConfig+0x62>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a21      	ldr	r2, [pc, #132]	; (8006844 <TIM_Base_SetConfig+0xe4>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d108      	bne.n	80067d4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	4a20      	ldr	r2, [pc, #128]	; (8006848 <TIM_Base_SetConfig+0xe8>)
 80067c6:	4013      	ands	r3, r2
 80067c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	68db      	ldr	r3, [r3, #12]
 80067ce:	68fa      	ldr	r2, [r7, #12]
 80067d0:	4313      	orrs	r3, r2
 80067d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	2280      	movs	r2, #128	; 0x80
 80067d8:	4393      	bics	r3, r2
 80067da:	001a      	movs	r2, r3
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	695b      	ldr	r3, [r3, #20]
 80067e0:	4313      	orrs	r3, r2
 80067e2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	68fa      	ldr	r2, [r7, #12]
 80067e8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	689a      	ldr	r2, [r3, #8]
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	681a      	ldr	r2, [r3, #0]
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	4a0c      	ldr	r2, [pc, #48]	; (8006830 <TIM_Base_SetConfig+0xd0>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d00b      	beq.n	800681a <TIM_Base_SetConfig+0xba>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	4a0d      	ldr	r2, [pc, #52]	; (800683c <TIM_Base_SetConfig+0xdc>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d007      	beq.n	800681a <TIM_Base_SetConfig+0xba>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	4a0c      	ldr	r2, [pc, #48]	; (8006840 <TIM_Base_SetConfig+0xe0>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d003      	beq.n	800681a <TIM_Base_SetConfig+0xba>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	4a0b      	ldr	r2, [pc, #44]	; (8006844 <TIM_Base_SetConfig+0xe4>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d103      	bne.n	8006822 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	691a      	ldr	r2, [r3, #16]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2201      	movs	r2, #1
 8006826:	615a      	str	r2, [r3, #20]
}
 8006828:	46c0      	nop			; (mov r8, r8)
 800682a:	46bd      	mov	sp, r7
 800682c:	b004      	add	sp, #16
 800682e:	bd80      	pop	{r7, pc}
 8006830:	40012c00 	.word	0x40012c00
 8006834:	40000400 	.word	0x40000400
 8006838:	40002000 	.word	0x40002000
 800683c:	40014000 	.word	0x40014000
 8006840:	40014400 	.word	0x40014400
 8006844:	40014800 	.word	0x40014800
 8006848:	fffffcff 	.word	0xfffffcff

0800684c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b086      	sub	sp, #24
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
 8006854:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6a1b      	ldr	r3, [r3, #32]
 800685a:	2201      	movs	r2, #1
 800685c:	4393      	bics	r3, r2
 800685e:	001a      	movs	r2, r3
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6a1b      	ldr	r3, [r3, #32]
 8006868:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	699b      	ldr	r3, [r3, #24]
 8006874:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2270      	movs	r2, #112	; 0x70
 800687a:	4393      	bics	r3, r2
 800687c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2203      	movs	r2, #3
 8006882:	4393      	bics	r3, r2
 8006884:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	68fa      	ldr	r2, [r7, #12]
 800688c:	4313      	orrs	r3, r2
 800688e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006890:	697b      	ldr	r3, [r7, #20]
 8006892:	2202      	movs	r2, #2
 8006894:	4393      	bics	r3, r2
 8006896:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	697a      	ldr	r2, [r7, #20]
 800689e:	4313      	orrs	r3, r2
 80068a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	4a27      	ldr	r2, [pc, #156]	; (8006944 <TIM_OC1_SetConfig+0xf8>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d00b      	beq.n	80068c2 <TIM_OC1_SetConfig+0x76>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	4a26      	ldr	r2, [pc, #152]	; (8006948 <TIM_OC1_SetConfig+0xfc>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d007      	beq.n	80068c2 <TIM_OC1_SetConfig+0x76>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	4a25      	ldr	r2, [pc, #148]	; (800694c <TIM_OC1_SetConfig+0x100>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d003      	beq.n	80068c2 <TIM_OC1_SetConfig+0x76>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	4a24      	ldr	r2, [pc, #144]	; (8006950 <TIM_OC1_SetConfig+0x104>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d10c      	bne.n	80068dc <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	2208      	movs	r2, #8
 80068c6:	4393      	bics	r3, r2
 80068c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	68db      	ldr	r3, [r3, #12]
 80068ce:	697a      	ldr	r2, [r7, #20]
 80068d0:	4313      	orrs	r3, r2
 80068d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80068d4:	697b      	ldr	r3, [r7, #20]
 80068d6:	2204      	movs	r2, #4
 80068d8:	4393      	bics	r3, r2
 80068da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	4a19      	ldr	r2, [pc, #100]	; (8006944 <TIM_OC1_SetConfig+0xf8>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d00b      	beq.n	80068fc <TIM_OC1_SetConfig+0xb0>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	4a18      	ldr	r2, [pc, #96]	; (8006948 <TIM_OC1_SetConfig+0xfc>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d007      	beq.n	80068fc <TIM_OC1_SetConfig+0xb0>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4a17      	ldr	r2, [pc, #92]	; (800694c <TIM_OC1_SetConfig+0x100>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d003      	beq.n	80068fc <TIM_OC1_SetConfig+0xb0>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	4a16      	ldr	r2, [pc, #88]	; (8006950 <TIM_OC1_SetConfig+0x104>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d111      	bne.n	8006920 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	4a15      	ldr	r2, [pc, #84]	; (8006954 <TIM_OC1_SetConfig+0x108>)
 8006900:	4013      	ands	r3, r2
 8006902:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	4a14      	ldr	r2, [pc, #80]	; (8006958 <TIM_OC1_SetConfig+0x10c>)
 8006908:	4013      	ands	r3, r2
 800690a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	695b      	ldr	r3, [r3, #20]
 8006910:	693a      	ldr	r2, [r7, #16]
 8006912:	4313      	orrs	r3, r2
 8006914:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	699b      	ldr	r3, [r3, #24]
 800691a:	693a      	ldr	r2, [r7, #16]
 800691c:	4313      	orrs	r3, r2
 800691e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	693a      	ldr	r2, [r7, #16]
 8006924:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	68fa      	ldr	r2, [r7, #12]
 800692a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	685a      	ldr	r2, [r3, #4]
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	697a      	ldr	r2, [r7, #20]
 8006938:	621a      	str	r2, [r3, #32]
}
 800693a:	46c0      	nop			; (mov r8, r8)
 800693c:	46bd      	mov	sp, r7
 800693e:	b006      	add	sp, #24
 8006940:	bd80      	pop	{r7, pc}
 8006942:	46c0      	nop			; (mov r8, r8)
 8006944:	40012c00 	.word	0x40012c00
 8006948:	40014000 	.word	0x40014000
 800694c:	40014400 	.word	0x40014400
 8006950:	40014800 	.word	0x40014800
 8006954:	fffffeff 	.word	0xfffffeff
 8006958:	fffffdff 	.word	0xfffffdff

0800695c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b086      	sub	sp, #24
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6a1b      	ldr	r3, [r3, #32]
 800696a:	2210      	movs	r2, #16
 800696c:	4393      	bics	r3, r2
 800696e:	001a      	movs	r2, r3
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6a1b      	ldr	r3, [r3, #32]
 8006978:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	699b      	ldr	r3, [r3, #24]
 8006984:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	4a2e      	ldr	r2, [pc, #184]	; (8006a44 <TIM_OC2_SetConfig+0xe8>)
 800698a:	4013      	ands	r3, r2
 800698c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	4a2d      	ldr	r2, [pc, #180]	; (8006a48 <TIM_OC2_SetConfig+0xec>)
 8006992:	4013      	ands	r3, r2
 8006994:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	021b      	lsls	r3, r3, #8
 800699c:	68fa      	ldr	r2, [r7, #12]
 800699e:	4313      	orrs	r3, r2
 80069a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80069a2:	697b      	ldr	r3, [r7, #20]
 80069a4:	2220      	movs	r2, #32
 80069a6:	4393      	bics	r3, r2
 80069a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	011b      	lsls	r3, r3, #4
 80069b0:	697a      	ldr	r2, [r7, #20]
 80069b2:	4313      	orrs	r3, r2
 80069b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	4a24      	ldr	r2, [pc, #144]	; (8006a4c <TIM_OC2_SetConfig+0xf0>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d10d      	bne.n	80069da <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	2280      	movs	r2, #128	; 0x80
 80069c2:	4393      	bics	r3, r2
 80069c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	68db      	ldr	r3, [r3, #12]
 80069ca:	011b      	lsls	r3, r3, #4
 80069cc:	697a      	ldr	r2, [r7, #20]
 80069ce:	4313      	orrs	r3, r2
 80069d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80069d2:	697b      	ldr	r3, [r7, #20]
 80069d4:	2240      	movs	r2, #64	; 0x40
 80069d6:	4393      	bics	r3, r2
 80069d8:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	4a1b      	ldr	r2, [pc, #108]	; (8006a4c <TIM_OC2_SetConfig+0xf0>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d00b      	beq.n	80069fa <TIM_OC2_SetConfig+0x9e>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	4a1a      	ldr	r2, [pc, #104]	; (8006a50 <TIM_OC2_SetConfig+0xf4>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d007      	beq.n	80069fa <TIM_OC2_SetConfig+0x9e>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	4a19      	ldr	r2, [pc, #100]	; (8006a54 <TIM_OC2_SetConfig+0xf8>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d003      	beq.n	80069fa <TIM_OC2_SetConfig+0x9e>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	4a18      	ldr	r2, [pc, #96]	; (8006a58 <TIM_OC2_SetConfig+0xfc>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d113      	bne.n	8006a22 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80069fa:	693b      	ldr	r3, [r7, #16]
 80069fc:	4a17      	ldr	r2, [pc, #92]	; (8006a5c <TIM_OC2_SetConfig+0x100>)
 80069fe:	4013      	ands	r3, r2
 8006a00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	4a16      	ldr	r2, [pc, #88]	; (8006a60 <TIM_OC2_SetConfig+0x104>)
 8006a06:	4013      	ands	r3, r2
 8006a08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	695b      	ldr	r3, [r3, #20]
 8006a0e:	009b      	lsls	r3, r3, #2
 8006a10:	693a      	ldr	r2, [r7, #16]
 8006a12:	4313      	orrs	r3, r2
 8006a14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	699b      	ldr	r3, [r3, #24]
 8006a1a:	009b      	lsls	r3, r3, #2
 8006a1c:	693a      	ldr	r2, [r7, #16]
 8006a1e:	4313      	orrs	r3, r2
 8006a20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	693a      	ldr	r2, [r7, #16]
 8006a26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	68fa      	ldr	r2, [r7, #12]
 8006a2c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	685a      	ldr	r2, [r3, #4]
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	697a      	ldr	r2, [r7, #20]
 8006a3a:	621a      	str	r2, [r3, #32]
}
 8006a3c:	46c0      	nop			; (mov r8, r8)
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	b006      	add	sp, #24
 8006a42:	bd80      	pop	{r7, pc}
 8006a44:	ffff8fff 	.word	0xffff8fff
 8006a48:	fffffcff 	.word	0xfffffcff
 8006a4c:	40012c00 	.word	0x40012c00
 8006a50:	40014000 	.word	0x40014000
 8006a54:	40014400 	.word	0x40014400
 8006a58:	40014800 	.word	0x40014800
 8006a5c:	fffffbff 	.word	0xfffffbff
 8006a60:	fffff7ff 	.word	0xfffff7ff

08006a64 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b086      	sub	sp, #24
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a1b      	ldr	r3, [r3, #32]
 8006a72:	4a35      	ldr	r2, [pc, #212]	; (8006b48 <TIM_OC3_SetConfig+0xe4>)
 8006a74:	401a      	ands	r2, r3
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6a1b      	ldr	r3, [r3, #32]
 8006a7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	69db      	ldr	r3, [r3, #28]
 8006a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	2270      	movs	r2, #112	; 0x70
 8006a90:	4393      	bics	r3, r2
 8006a92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	2203      	movs	r2, #3
 8006a98:	4393      	bics	r3, r2
 8006a9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	68fa      	ldr	r2, [r7, #12]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	4a28      	ldr	r2, [pc, #160]	; (8006b4c <TIM_OC3_SetConfig+0xe8>)
 8006aaa:	4013      	ands	r3, r2
 8006aac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	689b      	ldr	r3, [r3, #8]
 8006ab2:	021b      	lsls	r3, r3, #8
 8006ab4:	697a      	ldr	r2, [r7, #20]
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	4a24      	ldr	r2, [pc, #144]	; (8006b50 <TIM_OC3_SetConfig+0xec>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d10d      	bne.n	8006ade <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	4a23      	ldr	r2, [pc, #140]	; (8006b54 <TIM_OC3_SetConfig+0xf0>)
 8006ac6:	4013      	ands	r3, r2
 8006ac8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	68db      	ldr	r3, [r3, #12]
 8006ace:	021b      	lsls	r3, r3, #8
 8006ad0:	697a      	ldr	r2, [r7, #20]
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	4a1f      	ldr	r2, [pc, #124]	; (8006b58 <TIM_OC3_SetConfig+0xf4>)
 8006ada:	4013      	ands	r3, r2
 8006adc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	4a1b      	ldr	r2, [pc, #108]	; (8006b50 <TIM_OC3_SetConfig+0xec>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d00b      	beq.n	8006afe <TIM_OC3_SetConfig+0x9a>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	4a1c      	ldr	r2, [pc, #112]	; (8006b5c <TIM_OC3_SetConfig+0xf8>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d007      	beq.n	8006afe <TIM_OC3_SetConfig+0x9a>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	4a1b      	ldr	r2, [pc, #108]	; (8006b60 <TIM_OC3_SetConfig+0xfc>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d003      	beq.n	8006afe <TIM_OC3_SetConfig+0x9a>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4a1a      	ldr	r2, [pc, #104]	; (8006b64 <TIM_OC3_SetConfig+0x100>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d113      	bne.n	8006b26 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	4a19      	ldr	r2, [pc, #100]	; (8006b68 <TIM_OC3_SetConfig+0x104>)
 8006b02:	4013      	ands	r3, r2
 8006b04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b06:	693b      	ldr	r3, [r7, #16]
 8006b08:	4a18      	ldr	r2, [pc, #96]	; (8006b6c <TIM_OC3_SetConfig+0x108>)
 8006b0a:	4013      	ands	r3, r2
 8006b0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	695b      	ldr	r3, [r3, #20]
 8006b12:	011b      	lsls	r3, r3, #4
 8006b14:	693a      	ldr	r2, [r7, #16]
 8006b16:	4313      	orrs	r3, r2
 8006b18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	699b      	ldr	r3, [r3, #24]
 8006b1e:	011b      	lsls	r3, r3, #4
 8006b20:	693a      	ldr	r2, [r7, #16]
 8006b22:	4313      	orrs	r3, r2
 8006b24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	693a      	ldr	r2, [r7, #16]
 8006b2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	68fa      	ldr	r2, [r7, #12]
 8006b30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	685a      	ldr	r2, [r3, #4]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	697a      	ldr	r2, [r7, #20]
 8006b3e:	621a      	str	r2, [r3, #32]
}
 8006b40:	46c0      	nop			; (mov r8, r8)
 8006b42:	46bd      	mov	sp, r7
 8006b44:	b006      	add	sp, #24
 8006b46:	bd80      	pop	{r7, pc}
 8006b48:	fffffeff 	.word	0xfffffeff
 8006b4c:	fffffdff 	.word	0xfffffdff
 8006b50:	40012c00 	.word	0x40012c00
 8006b54:	fffff7ff 	.word	0xfffff7ff
 8006b58:	fffffbff 	.word	0xfffffbff
 8006b5c:	40014000 	.word	0x40014000
 8006b60:	40014400 	.word	0x40014400
 8006b64:	40014800 	.word	0x40014800
 8006b68:	ffffefff 	.word	0xffffefff
 8006b6c:	ffffdfff 	.word	0xffffdfff

08006b70 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b086      	sub	sp, #24
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
 8006b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6a1b      	ldr	r3, [r3, #32]
 8006b7e:	4a28      	ldr	r2, [pc, #160]	; (8006c20 <TIM_OC4_SetConfig+0xb0>)
 8006b80:	401a      	ands	r2, r3
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6a1b      	ldr	r3, [r3, #32]
 8006b8a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	69db      	ldr	r3, [r3, #28]
 8006b96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	4a22      	ldr	r2, [pc, #136]	; (8006c24 <TIM_OC4_SetConfig+0xb4>)
 8006b9c:	4013      	ands	r3, r2
 8006b9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	4a21      	ldr	r2, [pc, #132]	; (8006c28 <TIM_OC4_SetConfig+0xb8>)
 8006ba4:	4013      	ands	r3, r2
 8006ba6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	021b      	lsls	r3, r3, #8
 8006bae:	68fa      	ldr	r2, [r7, #12]
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	4a1d      	ldr	r2, [pc, #116]	; (8006c2c <TIM_OC4_SetConfig+0xbc>)
 8006bb8:	4013      	ands	r3, r2
 8006bba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	689b      	ldr	r3, [r3, #8]
 8006bc0:	031b      	lsls	r3, r3, #12
 8006bc2:	693a      	ldr	r2, [r7, #16]
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	4a19      	ldr	r2, [pc, #100]	; (8006c30 <TIM_OC4_SetConfig+0xc0>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d00b      	beq.n	8006be8 <TIM_OC4_SetConfig+0x78>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	4a18      	ldr	r2, [pc, #96]	; (8006c34 <TIM_OC4_SetConfig+0xc4>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d007      	beq.n	8006be8 <TIM_OC4_SetConfig+0x78>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	4a17      	ldr	r2, [pc, #92]	; (8006c38 <TIM_OC4_SetConfig+0xc8>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d003      	beq.n	8006be8 <TIM_OC4_SetConfig+0x78>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	4a16      	ldr	r2, [pc, #88]	; (8006c3c <TIM_OC4_SetConfig+0xcc>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d109      	bne.n	8006bfc <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	4a15      	ldr	r2, [pc, #84]	; (8006c40 <TIM_OC4_SetConfig+0xd0>)
 8006bec:	4013      	ands	r3, r2
 8006bee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	695b      	ldr	r3, [r3, #20]
 8006bf4:	019b      	lsls	r3, r3, #6
 8006bf6:	697a      	ldr	r2, [r7, #20]
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	697a      	ldr	r2, [r7, #20]
 8006c00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	68fa      	ldr	r2, [r7, #12]
 8006c06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	685a      	ldr	r2, [r3, #4]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	693a      	ldr	r2, [r7, #16]
 8006c14:	621a      	str	r2, [r3, #32]
}
 8006c16:	46c0      	nop			; (mov r8, r8)
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	b006      	add	sp, #24
 8006c1c:	bd80      	pop	{r7, pc}
 8006c1e:	46c0      	nop			; (mov r8, r8)
 8006c20:	ffffefff 	.word	0xffffefff
 8006c24:	ffff8fff 	.word	0xffff8fff
 8006c28:	fffffcff 	.word	0xfffffcff
 8006c2c:	ffffdfff 	.word	0xffffdfff
 8006c30:	40012c00 	.word	0x40012c00
 8006c34:	40014000 	.word	0x40014000
 8006c38:	40014400 	.word	0x40014400
 8006c3c:	40014800 	.word	0x40014800
 8006c40:	ffffbfff 	.word	0xffffbfff

08006c44 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b086      	sub	sp, #24
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
 8006c4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c4e:	2317      	movs	r3, #23
 8006c50:	18fb      	adds	r3, r7, r3
 8006c52:	2200      	movs	r2, #0
 8006c54:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c5e:	693b      	ldr	r3, [r7, #16]
 8006c60:	2270      	movs	r2, #112	; 0x70
 8006c62:	4393      	bics	r3, r2
 8006c64:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	685b      	ldr	r3, [r3, #4]
 8006c6a:	693a      	ldr	r2, [r7, #16]
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	2207      	movs	r2, #7
 8006c74:	4393      	bics	r3, r2
 8006c76:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	693a      	ldr	r2, [r7, #16]
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	693a      	ldr	r2, [r7, #16]
 8006c88:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	2b70      	cmp	r3, #112	; 0x70
 8006c90:	d015      	beq.n	8006cbe <TIM_SlaveTimer_SetConfig+0x7a>
 8006c92:	d900      	bls.n	8006c96 <TIM_SlaveTimer_SetConfig+0x52>
 8006c94:	e05b      	b.n	8006d4e <TIM_SlaveTimer_SetConfig+0x10a>
 8006c96:	2b60      	cmp	r3, #96	; 0x60
 8006c98:	d04f      	beq.n	8006d3a <TIM_SlaveTimer_SetConfig+0xf6>
 8006c9a:	d858      	bhi.n	8006d4e <TIM_SlaveTimer_SetConfig+0x10a>
 8006c9c:	2b50      	cmp	r3, #80	; 0x50
 8006c9e:	d042      	beq.n	8006d26 <TIM_SlaveTimer_SetConfig+0xe2>
 8006ca0:	d855      	bhi.n	8006d4e <TIM_SlaveTimer_SetConfig+0x10a>
 8006ca2:	2b40      	cmp	r3, #64	; 0x40
 8006ca4:	d016      	beq.n	8006cd4 <TIM_SlaveTimer_SetConfig+0x90>
 8006ca6:	d852      	bhi.n	8006d4e <TIM_SlaveTimer_SetConfig+0x10a>
 8006ca8:	2b30      	cmp	r3, #48	; 0x30
 8006caa:	d055      	beq.n	8006d58 <TIM_SlaveTimer_SetConfig+0x114>
 8006cac:	d84f      	bhi.n	8006d4e <TIM_SlaveTimer_SetConfig+0x10a>
 8006cae:	2b20      	cmp	r3, #32
 8006cb0:	d052      	beq.n	8006d58 <TIM_SlaveTimer_SetConfig+0x114>
 8006cb2:	d84c      	bhi.n	8006d4e <TIM_SlaveTimer_SetConfig+0x10a>
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d04f      	beq.n	8006d58 <TIM_SlaveTimer_SetConfig+0x114>
 8006cb8:	2b10      	cmp	r3, #16
 8006cba:	d04d      	beq.n	8006d58 <TIM_SlaveTimer_SetConfig+0x114>
 8006cbc:	e047      	b.n	8006d4e <TIM_SlaveTimer_SetConfig+0x10a>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6818      	ldr	r0, [r3, #0]
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	68d9      	ldr	r1, [r3, #12]
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	689a      	ldr	r2, [r3, #8]
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	691b      	ldr	r3, [r3, #16]
 8006cce:	f000 f8c5 	bl	8006e5c <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8006cd2:	e042      	b.n	8006d5a <TIM_SlaveTimer_SetConfig+0x116>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	2b05      	cmp	r3, #5
 8006cda:	d101      	bne.n	8006ce0 <TIM_SlaveTimer_SetConfig+0x9c>
      {
        return HAL_ERROR;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	e03f      	b.n	8006d60 <TIM_SlaveTimer_SetConfig+0x11c>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	6a1b      	ldr	r3, [r3, #32]
 8006ce6:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	6a1a      	ldr	r2, [r3, #32]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	2101      	movs	r1, #1
 8006cf4:	438a      	bics	r2, r1
 8006cf6:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	699b      	ldr	r3, [r3, #24]
 8006cfe:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	22f0      	movs	r2, #240	; 0xf0
 8006d04:	4393      	bics	r3, r2
 8006d06:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	691b      	ldr	r3, [r3, #16]
 8006d0c:	011b      	lsls	r3, r3, #4
 8006d0e:	68ba      	ldr	r2, [r7, #8]
 8006d10:	4313      	orrs	r3, r2
 8006d12:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	68ba      	ldr	r2, [r7, #8]
 8006d1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	68fa      	ldr	r2, [r7, #12]
 8006d22:	621a      	str	r2, [r3, #32]
      break;
 8006d24:	e019      	b.n	8006d5a <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	6818      	ldr	r0, [r3, #0]
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	6899      	ldr	r1, [r3, #8]
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	691b      	ldr	r3, [r3, #16]
 8006d32:	001a      	movs	r2, r3
 8006d34:	f000 f818 	bl	8006d68 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8006d38:	e00f      	b.n	8006d5a <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	6818      	ldr	r0, [r3, #0]
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	6899      	ldr	r1, [r3, #8]
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	691b      	ldr	r3, [r3, #16]
 8006d46:	001a      	movs	r2, r3
 8006d48:	f000 f83c 	bl	8006dc4 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8006d4c:	e005      	b.n	8006d5a <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006d4e:	2317      	movs	r3, #23
 8006d50:	18fb      	adds	r3, r7, r3
 8006d52:	2201      	movs	r2, #1
 8006d54:	701a      	strb	r2, [r3, #0]
      break;
 8006d56:	e000      	b.n	8006d5a <TIM_SlaveTimer_SetConfig+0x116>
      break;
 8006d58:	46c0      	nop			; (mov r8, r8)
  }

  return status;
 8006d5a:	2317      	movs	r3, #23
 8006d5c:	18fb      	adds	r3, r7, r3
 8006d5e:	781b      	ldrb	r3, [r3, #0]
}
 8006d60:	0018      	movs	r0, r3
 8006d62:	46bd      	mov	sp, r7
 8006d64:	b006      	add	sp, #24
 8006d66:	bd80      	pop	{r7, pc}

08006d68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b086      	sub	sp, #24
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	60f8      	str	r0, [r7, #12]
 8006d70:	60b9      	str	r1, [r7, #8]
 8006d72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	6a1b      	ldr	r3, [r3, #32]
 8006d78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	6a1b      	ldr	r3, [r3, #32]
 8006d7e:	2201      	movs	r2, #1
 8006d80:	4393      	bics	r3, r2
 8006d82:	001a      	movs	r2, r3
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	699b      	ldr	r3, [r3, #24]
 8006d8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	22f0      	movs	r2, #240	; 0xf0
 8006d92:	4393      	bics	r3, r2
 8006d94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	011b      	lsls	r3, r3, #4
 8006d9a:	693a      	ldr	r2, [r7, #16]
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	220a      	movs	r2, #10
 8006da4:	4393      	bics	r3, r2
 8006da6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006da8:	697a      	ldr	r2, [r7, #20]
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	4313      	orrs	r3, r2
 8006dae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	693a      	ldr	r2, [r7, #16]
 8006db4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	697a      	ldr	r2, [r7, #20]
 8006dba:	621a      	str	r2, [r3, #32]
}
 8006dbc:	46c0      	nop			; (mov r8, r8)
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	b006      	add	sp, #24
 8006dc2:	bd80      	pop	{r7, pc}

08006dc4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b086      	sub	sp, #24
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	60f8      	str	r0, [r7, #12]
 8006dcc:	60b9      	str	r1, [r7, #8]
 8006dce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	6a1b      	ldr	r3, [r3, #32]
 8006dd4:	2210      	movs	r2, #16
 8006dd6:	4393      	bics	r3, r2
 8006dd8:	001a      	movs	r2, r3
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	699b      	ldr	r3, [r3, #24]
 8006de2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	6a1b      	ldr	r3, [r3, #32]
 8006de8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006dea:	697b      	ldr	r3, [r7, #20]
 8006dec:	4a0d      	ldr	r2, [pc, #52]	; (8006e24 <TIM_TI2_ConfigInputStage+0x60>)
 8006dee:	4013      	ands	r3, r2
 8006df0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	031b      	lsls	r3, r3, #12
 8006df6:	697a      	ldr	r2, [r7, #20]
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	22a0      	movs	r2, #160	; 0xa0
 8006e00:	4393      	bics	r3, r2
 8006e02:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	011b      	lsls	r3, r3, #4
 8006e08:	693a      	ldr	r2, [r7, #16]
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	697a      	ldr	r2, [r7, #20]
 8006e12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	693a      	ldr	r2, [r7, #16]
 8006e18:	621a      	str	r2, [r3, #32]
}
 8006e1a:	46c0      	nop			; (mov r8, r8)
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	b006      	add	sp, #24
 8006e20:	bd80      	pop	{r7, pc}
 8006e22:	46c0      	nop			; (mov r8, r8)
 8006e24:	ffff0fff 	.word	0xffff0fff

08006e28 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b084      	sub	sp, #16
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
 8006e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	2270      	movs	r2, #112	; 0x70
 8006e3c:	4393      	bics	r3, r2
 8006e3e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e40:	683a      	ldr	r2, [r7, #0]
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	4313      	orrs	r3, r2
 8006e46:	2207      	movs	r2, #7
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	68fa      	ldr	r2, [r7, #12]
 8006e50:	609a      	str	r2, [r3, #8]
}
 8006e52:	46c0      	nop			; (mov r8, r8)
 8006e54:	46bd      	mov	sp, r7
 8006e56:	b004      	add	sp, #16
 8006e58:	bd80      	pop	{r7, pc}
	...

08006e5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b086      	sub	sp, #24
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	60f8      	str	r0, [r7, #12]
 8006e64:	60b9      	str	r1, [r7, #8]
 8006e66:	607a      	str	r2, [r7, #4]
 8006e68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	4a09      	ldr	r2, [pc, #36]	; (8006e98 <TIM_ETR_SetConfig+0x3c>)
 8006e74:	4013      	ands	r3, r2
 8006e76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	021a      	lsls	r2, r3, #8
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	431a      	orrs	r2, r3
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	4313      	orrs	r3, r2
 8006e84:	697a      	ldr	r2, [r7, #20]
 8006e86:	4313      	orrs	r3, r2
 8006e88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	697a      	ldr	r2, [r7, #20]
 8006e8e:	609a      	str	r2, [r3, #8]
}
 8006e90:	46c0      	nop			; (mov r8, r8)
 8006e92:	46bd      	mov	sp, r7
 8006e94:	b006      	add	sp, #24
 8006e96:	bd80      	pop	{r7, pc}
 8006e98:	ffff00ff 	.word	0xffff00ff

08006e9c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b086      	sub	sp, #24
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	60f8      	str	r0, [r7, #12]
 8006ea4:	60b9      	str	r1, [r7, #8]
 8006ea6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	221f      	movs	r2, #31
 8006eac:	4013      	ands	r3, r2
 8006eae:	2201      	movs	r2, #1
 8006eb0:	409a      	lsls	r2, r3
 8006eb2:	0013      	movs	r3, r2
 8006eb4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6a1b      	ldr	r3, [r3, #32]
 8006eba:	697a      	ldr	r2, [r7, #20]
 8006ebc:	43d2      	mvns	r2, r2
 8006ebe:	401a      	ands	r2, r3
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	6a1a      	ldr	r2, [r3, #32]
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	211f      	movs	r1, #31
 8006ecc:	400b      	ands	r3, r1
 8006ece:	6879      	ldr	r1, [r7, #4]
 8006ed0:	4099      	lsls	r1, r3
 8006ed2:	000b      	movs	r3, r1
 8006ed4:	431a      	orrs	r2, r3
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	621a      	str	r2, [r3, #32]
}
 8006eda:	46c0      	nop			; (mov r8, r8)
 8006edc:	46bd      	mov	sp, r7
 8006ede:	b006      	add	sp, #24
 8006ee0:	bd80      	pop	{r7, pc}
	...

08006ee4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b084      	sub	sp, #16
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
 8006eec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	223c      	movs	r2, #60	; 0x3c
 8006ef2:	5c9b      	ldrb	r3, [r3, r2]
 8006ef4:	2b01      	cmp	r3, #1
 8006ef6:	d101      	bne.n	8006efc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ef8:	2302      	movs	r3, #2
 8006efa:	e041      	b.n	8006f80 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	223c      	movs	r2, #60	; 0x3c
 8006f00:	2101      	movs	r1, #1
 8006f02:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	223d      	movs	r2, #61	; 0x3d
 8006f08:	2102      	movs	r1, #2
 8006f0a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	685b      	ldr	r3, [r3, #4]
 8006f12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	689b      	ldr	r3, [r3, #8]
 8006f1a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	2270      	movs	r2, #112	; 0x70
 8006f20:	4393      	bics	r3, r2
 8006f22:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	68fa      	ldr	r2, [r7, #12]
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	68fa      	ldr	r2, [r7, #12]
 8006f34:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a13      	ldr	r2, [pc, #76]	; (8006f88 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d009      	beq.n	8006f54 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4a11      	ldr	r2, [pc, #68]	; (8006f8c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d004      	beq.n	8006f54 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	4a10      	ldr	r2, [pc, #64]	; (8006f90 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d10c      	bne.n	8006f6e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	2280      	movs	r2, #128	; 0x80
 8006f58:	4393      	bics	r3, r2
 8006f5a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	68ba      	ldr	r2, [r7, #8]
 8006f62:	4313      	orrs	r3, r2
 8006f64:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	68ba      	ldr	r2, [r7, #8]
 8006f6c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	223d      	movs	r2, #61	; 0x3d
 8006f72:	2101      	movs	r1, #1
 8006f74:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	223c      	movs	r2, #60	; 0x3c
 8006f7a:	2100      	movs	r1, #0
 8006f7c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006f7e:	2300      	movs	r3, #0
}
 8006f80:	0018      	movs	r0, r3
 8006f82:	46bd      	mov	sp, r7
 8006f84:	b004      	add	sp, #16
 8006f86:	bd80      	pop	{r7, pc}
 8006f88:	40012c00 	.word	0x40012c00
 8006f8c:	40000400 	.word	0x40000400
 8006f90:	40014000 	.word	0x40014000

08006f94 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b084      	sub	sp, #16
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
 8006f9c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	223c      	movs	r2, #60	; 0x3c
 8006fa6:	5c9b      	ldrb	r3, [r3, r2]
 8006fa8:	2b01      	cmp	r3, #1
 8006faa:	d101      	bne.n	8006fb0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006fac:	2302      	movs	r3, #2
 8006fae:	e03e      	b.n	800702e <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	223c      	movs	r2, #60	; 0x3c
 8006fb4:	2101      	movs	r1, #1
 8006fb6:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	22ff      	movs	r2, #255	; 0xff
 8006fbc:	4393      	bics	r3, r2
 8006fbe:	001a      	movs	r2, r3
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	68db      	ldr	r3, [r3, #12]
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	4a1b      	ldr	r2, [pc, #108]	; (8007038 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8006fcc:	401a      	ands	r2, r3
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	689b      	ldr	r3, [r3, #8]
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	4a18      	ldr	r2, [pc, #96]	; (800703c <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8006fda:	401a      	ands	r2, r3
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	4a16      	ldr	r2, [pc, #88]	; (8007040 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8006fe8:	401a      	ands	r2, r3
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	4a13      	ldr	r2, [pc, #76]	; (8007044 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8006ff6:	401a      	ands	r2, r3
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	691b      	ldr	r3, [r3, #16]
 8006ffc:	4313      	orrs	r3, r2
 8006ffe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	4a11      	ldr	r2, [pc, #68]	; (8007048 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8007004:	401a      	ands	r2, r3
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	695b      	ldr	r3, [r3, #20]
 800700a:	4313      	orrs	r3, r2
 800700c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	4a0e      	ldr	r2, [pc, #56]	; (800704c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8007012:	401a      	ands	r2, r3
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	69db      	ldr	r3, [r3, #28]
 8007018:	4313      	orrs	r3, r2
 800701a:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	68fa      	ldr	r2, [r7, #12]
 8007022:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	223c      	movs	r2, #60	; 0x3c
 8007028:	2100      	movs	r1, #0
 800702a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800702c:	2300      	movs	r3, #0
}
 800702e:	0018      	movs	r0, r3
 8007030:	46bd      	mov	sp, r7
 8007032:	b004      	add	sp, #16
 8007034:	bd80      	pop	{r7, pc}
 8007036:	46c0      	nop			; (mov r8, r8)
 8007038:	fffffcff 	.word	0xfffffcff
 800703c:	fffffbff 	.word	0xfffffbff
 8007040:	fffff7ff 	.word	0xfffff7ff
 8007044:	ffffefff 	.word	0xffffefff
 8007048:	ffffdfff 	.word	0xffffdfff
 800704c:	ffffbfff 	.word	0xffffbfff

08007050 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b082      	sub	sp, #8
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007058:	46c0      	nop			; (mov r8, r8)
 800705a:	46bd      	mov	sp, r7
 800705c:	b002      	add	sp, #8
 800705e:	bd80      	pop	{r7, pc}

08007060 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b082      	sub	sp, #8
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007068:	46c0      	nop			; (mov r8, r8)
 800706a:	46bd      	mov	sp, r7
 800706c:	b002      	add	sp, #8
 800706e:	bd80      	pop	{r7, pc}

08007070 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b082      	sub	sp, #8
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d101      	bne.n	8007082 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800707e:	2301      	movs	r3, #1
 8007080:	e044      	b.n	800710c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007086:	2b00      	cmp	r3, #0
 8007088:	d107      	bne.n	800709a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2278      	movs	r2, #120	; 0x78
 800708e:	2100      	movs	r1, #0
 8007090:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	0018      	movs	r0, r3
 8007096:	f7fc fd69 	bl	8003b6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2224      	movs	r2, #36	; 0x24
 800709e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	681a      	ldr	r2, [r3, #0]
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	2101      	movs	r1, #1
 80070ac:	438a      	bics	r2, r1
 80070ae:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	0018      	movs	r0, r3
 80070b4:	f000 fc0c 	bl	80078d0 <UART_SetConfig>
 80070b8:	0003      	movs	r3, r0
 80070ba:	2b01      	cmp	r3, #1
 80070bc:	d101      	bne.n	80070c2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80070be:	2301      	movs	r3, #1
 80070c0:	e024      	b.n	800710c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d003      	beq.n	80070d2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	0018      	movs	r0, r3
 80070ce:	f000 fd3f 	bl	8007b50 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	685a      	ldr	r2, [r3, #4]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	490d      	ldr	r1, [pc, #52]	; (8007114 <HAL_UART_Init+0xa4>)
 80070de:	400a      	ands	r2, r1
 80070e0:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	689a      	ldr	r2, [r3, #8]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	2108      	movs	r1, #8
 80070ee:	438a      	bics	r2, r1
 80070f0:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	681a      	ldr	r2, [r3, #0]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	2101      	movs	r1, #1
 80070fe:	430a      	orrs	r2, r1
 8007100:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	0018      	movs	r0, r3
 8007106:	f000 fdd7 	bl	8007cb8 <UART_CheckIdleState>
 800710a:	0003      	movs	r3, r0
}
 800710c:	0018      	movs	r0, r3
 800710e:	46bd      	mov	sp, r7
 8007110:	b002      	add	sp, #8
 8007112:	bd80      	pop	{r7, pc}
 8007114:	fffff7ff 	.word	0xfffff7ff

08007118 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b08a      	sub	sp, #40	; 0x28
 800711c:	af02      	add	r7, sp, #8
 800711e:	60f8      	str	r0, [r7, #12]
 8007120:	60b9      	str	r1, [r7, #8]
 8007122:	603b      	str	r3, [r7, #0]
 8007124:	1dbb      	adds	r3, r7, #6
 8007126:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800712c:	2b20      	cmp	r3, #32
 800712e:	d000      	beq.n	8007132 <HAL_UART_Transmit+0x1a>
 8007130:	e08d      	b.n	800724e <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d003      	beq.n	8007140 <HAL_UART_Transmit+0x28>
 8007138:	1dbb      	adds	r3, r7, #6
 800713a:	881b      	ldrh	r3, [r3, #0]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d101      	bne.n	8007144 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007140:	2301      	movs	r3, #1
 8007142:	e085      	b.n	8007250 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	689a      	ldr	r2, [r3, #8]
 8007148:	2380      	movs	r3, #128	; 0x80
 800714a:	015b      	lsls	r3, r3, #5
 800714c:	429a      	cmp	r2, r3
 800714e:	d109      	bne.n	8007164 <HAL_UART_Transmit+0x4c>
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	691b      	ldr	r3, [r3, #16]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d105      	bne.n	8007164 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	2201      	movs	r2, #1
 800715c:	4013      	ands	r3, r2
 800715e:	d001      	beq.n	8007164 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8007160:	2301      	movs	r3, #1
 8007162:	e075      	b.n	8007250 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	2284      	movs	r2, #132	; 0x84
 8007168:	2100      	movs	r1, #0
 800716a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	2221      	movs	r2, #33	; 0x21
 8007170:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007172:	f7fc fe21 	bl	8003db8 <HAL_GetTick>
 8007176:	0003      	movs	r3, r0
 8007178:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	1dba      	adds	r2, r7, #6
 800717e:	2150      	movs	r1, #80	; 0x50
 8007180:	8812      	ldrh	r2, [r2, #0]
 8007182:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	1dba      	adds	r2, r7, #6
 8007188:	2152      	movs	r1, #82	; 0x52
 800718a:	8812      	ldrh	r2, [r2, #0]
 800718c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	689a      	ldr	r2, [r3, #8]
 8007192:	2380      	movs	r3, #128	; 0x80
 8007194:	015b      	lsls	r3, r3, #5
 8007196:	429a      	cmp	r2, r3
 8007198:	d108      	bne.n	80071ac <HAL_UART_Transmit+0x94>
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	691b      	ldr	r3, [r3, #16]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d104      	bne.n	80071ac <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80071a2:	2300      	movs	r3, #0
 80071a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	61bb      	str	r3, [r7, #24]
 80071aa:	e003      	b.n	80071b4 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80071b0:	2300      	movs	r3, #0
 80071b2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80071b4:	e030      	b.n	8007218 <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80071b6:	697a      	ldr	r2, [r7, #20]
 80071b8:	68f8      	ldr	r0, [r7, #12]
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	9300      	str	r3, [sp, #0]
 80071be:	0013      	movs	r3, r2
 80071c0:	2200      	movs	r2, #0
 80071c2:	2180      	movs	r1, #128	; 0x80
 80071c4:	f000 fe20 	bl	8007e08 <UART_WaitOnFlagUntilTimeout>
 80071c8:	1e03      	subs	r3, r0, #0
 80071ca:	d004      	beq.n	80071d6 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	2220      	movs	r2, #32
 80071d0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80071d2:	2303      	movs	r3, #3
 80071d4:	e03c      	b.n	8007250 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 80071d6:	69fb      	ldr	r3, [r7, #28]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d10b      	bne.n	80071f4 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80071dc:	69bb      	ldr	r3, [r7, #24]
 80071de:	881a      	ldrh	r2, [r3, #0]
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	05d2      	lsls	r2, r2, #23
 80071e6:	0dd2      	lsrs	r2, r2, #23
 80071e8:	b292      	uxth	r2, r2
 80071ea:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80071ec:	69bb      	ldr	r3, [r7, #24]
 80071ee:	3302      	adds	r3, #2
 80071f0:	61bb      	str	r3, [r7, #24]
 80071f2:	e008      	b.n	8007206 <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80071f4:	69fb      	ldr	r3, [r7, #28]
 80071f6:	781a      	ldrb	r2, [r3, #0]
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	b292      	uxth	r2, r2
 80071fe:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007200:	69fb      	ldr	r3, [r7, #28]
 8007202:	3301      	adds	r3, #1
 8007204:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	2252      	movs	r2, #82	; 0x52
 800720a:	5a9b      	ldrh	r3, [r3, r2]
 800720c:	b29b      	uxth	r3, r3
 800720e:	3b01      	subs	r3, #1
 8007210:	b299      	uxth	r1, r3
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	2252      	movs	r2, #82	; 0x52
 8007216:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	2252      	movs	r2, #82	; 0x52
 800721c:	5a9b      	ldrh	r3, [r3, r2]
 800721e:	b29b      	uxth	r3, r3
 8007220:	2b00      	cmp	r3, #0
 8007222:	d1c8      	bne.n	80071b6 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007224:	697a      	ldr	r2, [r7, #20]
 8007226:	68f8      	ldr	r0, [r7, #12]
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	9300      	str	r3, [sp, #0]
 800722c:	0013      	movs	r3, r2
 800722e:	2200      	movs	r2, #0
 8007230:	2140      	movs	r1, #64	; 0x40
 8007232:	f000 fde9 	bl	8007e08 <UART_WaitOnFlagUntilTimeout>
 8007236:	1e03      	subs	r3, r0, #0
 8007238:	d004      	beq.n	8007244 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2220      	movs	r2, #32
 800723e:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8007240:	2303      	movs	r3, #3
 8007242:	e005      	b.n	8007250 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	2220      	movs	r2, #32
 8007248:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800724a:	2300      	movs	r3, #0
 800724c:	e000      	b.n	8007250 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 800724e:	2302      	movs	r3, #2
  }
}
 8007250:	0018      	movs	r0, r3
 8007252:	46bd      	mov	sp, r7
 8007254:	b008      	add	sp, #32
 8007256:	bd80      	pop	{r7, pc}

08007258 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b088      	sub	sp, #32
 800725c:	af00      	add	r7, sp, #0
 800725e:	60f8      	str	r0, [r7, #12]
 8007260:	60b9      	str	r1, [r7, #8]
 8007262:	1dbb      	adds	r3, r7, #6
 8007264:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	2280      	movs	r2, #128	; 0x80
 800726a:	589b      	ldr	r3, [r3, r2]
 800726c:	2b20      	cmp	r3, #32
 800726e:	d145      	bne.n	80072fc <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8007270:	68bb      	ldr	r3, [r7, #8]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d003      	beq.n	800727e <HAL_UART_Receive_IT+0x26>
 8007276:	1dbb      	adds	r3, r7, #6
 8007278:	881b      	ldrh	r3, [r3, #0]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d101      	bne.n	8007282 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800727e:	2301      	movs	r3, #1
 8007280:	e03d      	b.n	80072fe <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	689a      	ldr	r2, [r3, #8]
 8007286:	2380      	movs	r3, #128	; 0x80
 8007288:	015b      	lsls	r3, r3, #5
 800728a:	429a      	cmp	r2, r3
 800728c:	d109      	bne.n	80072a2 <HAL_UART_Receive_IT+0x4a>
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	691b      	ldr	r3, [r3, #16]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d105      	bne.n	80072a2 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	2201      	movs	r2, #1
 800729a:	4013      	ands	r3, r2
 800729c:	d001      	beq.n	80072a2 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 800729e:	2301      	movs	r3, #1
 80072a0:	e02d      	b.n	80072fe <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2200      	movs	r2, #0
 80072a6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	685a      	ldr	r2, [r3, #4]
 80072ae:	2380      	movs	r3, #128	; 0x80
 80072b0:	041b      	lsls	r3, r3, #16
 80072b2:	4013      	ands	r3, r2
 80072b4:	d019      	beq.n	80072ea <HAL_UART_Receive_IT+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80072b6:	f3ef 8310 	mrs	r3, PRIMASK
 80072ba:	613b      	str	r3, [r7, #16]
  return(result);
 80072bc:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80072be:	61fb      	str	r3, [r7, #28]
 80072c0:	2301      	movs	r3, #1
 80072c2:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	f383 8810 	msr	PRIMASK, r3
}
 80072ca:	46c0      	nop			; (mov r8, r8)
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	681a      	ldr	r2, [r3, #0]
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	2180      	movs	r1, #128	; 0x80
 80072d8:	04c9      	lsls	r1, r1, #19
 80072da:	430a      	orrs	r2, r1
 80072dc:	601a      	str	r2, [r3, #0]
 80072de:	69fb      	ldr	r3, [r7, #28]
 80072e0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072e2:	69bb      	ldr	r3, [r7, #24]
 80072e4:	f383 8810 	msr	PRIMASK, r3
}
 80072e8:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80072ea:	1dbb      	adds	r3, r7, #6
 80072ec:	881a      	ldrh	r2, [r3, #0]
 80072ee:	68b9      	ldr	r1, [r7, #8]
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	0018      	movs	r0, r3
 80072f4:	f000 fdf2 	bl	8007edc <UART_Start_Receive_IT>
 80072f8:	0003      	movs	r3, r0
 80072fa:	e000      	b.n	80072fe <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 80072fc:	2302      	movs	r3, #2
  }
}
 80072fe:	0018      	movs	r0, r3
 8007300:	46bd      	mov	sp, r7
 8007302:	b008      	add	sp, #32
 8007304:	bd80      	pop	{r7, pc}
	...

08007308 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007308:	b590      	push	{r4, r7, lr}
 800730a:	b0ab      	sub	sp, #172	; 0xac
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	69db      	ldr	r3, [r3, #28]
 8007316:	22a4      	movs	r2, #164	; 0xa4
 8007318:	18b9      	adds	r1, r7, r2
 800731a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	20a0      	movs	r0, #160	; 0xa0
 8007324:	1839      	adds	r1, r7, r0
 8007326:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	689b      	ldr	r3, [r3, #8]
 800732e:	219c      	movs	r1, #156	; 0x9c
 8007330:	1879      	adds	r1, r7, r1
 8007332:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007334:	0011      	movs	r1, r2
 8007336:	18bb      	adds	r3, r7, r2
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a99      	ldr	r2, [pc, #612]	; (80075a0 <HAL_UART_IRQHandler+0x298>)
 800733c:	4013      	ands	r3, r2
 800733e:	2298      	movs	r2, #152	; 0x98
 8007340:	18bc      	adds	r4, r7, r2
 8007342:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8007344:	18bb      	adds	r3, r7, r2
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d114      	bne.n	8007376 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800734c:	187b      	adds	r3, r7, r1
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	2220      	movs	r2, #32
 8007352:	4013      	ands	r3, r2
 8007354:	d00f      	beq.n	8007376 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007356:	183b      	adds	r3, r7, r0
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	2220      	movs	r2, #32
 800735c:	4013      	ands	r3, r2
 800735e:	d00a      	beq.n	8007376 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007364:	2b00      	cmp	r3, #0
 8007366:	d100      	bne.n	800736a <HAL_UART_IRQHandler+0x62>
 8007368:	e286      	b.n	8007878 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800736e:	687a      	ldr	r2, [r7, #4]
 8007370:	0010      	movs	r0, r2
 8007372:	4798      	blx	r3
      }
      return;
 8007374:	e280      	b.n	8007878 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007376:	2398      	movs	r3, #152	; 0x98
 8007378:	18fb      	adds	r3, r7, r3
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d100      	bne.n	8007382 <HAL_UART_IRQHandler+0x7a>
 8007380:	e114      	b.n	80075ac <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007382:	239c      	movs	r3, #156	; 0x9c
 8007384:	18fb      	adds	r3, r7, r3
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	2201      	movs	r2, #1
 800738a:	4013      	ands	r3, r2
 800738c:	d106      	bne.n	800739c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800738e:	23a0      	movs	r3, #160	; 0xa0
 8007390:	18fb      	adds	r3, r7, r3
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a83      	ldr	r2, [pc, #524]	; (80075a4 <HAL_UART_IRQHandler+0x29c>)
 8007396:	4013      	ands	r3, r2
 8007398:	d100      	bne.n	800739c <HAL_UART_IRQHandler+0x94>
 800739a:	e107      	b.n	80075ac <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800739c:	23a4      	movs	r3, #164	; 0xa4
 800739e:	18fb      	adds	r3, r7, r3
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	2201      	movs	r2, #1
 80073a4:	4013      	ands	r3, r2
 80073a6:	d012      	beq.n	80073ce <HAL_UART_IRQHandler+0xc6>
 80073a8:	23a0      	movs	r3, #160	; 0xa0
 80073aa:	18fb      	adds	r3, r7, r3
 80073ac:	681a      	ldr	r2, [r3, #0]
 80073ae:	2380      	movs	r3, #128	; 0x80
 80073b0:	005b      	lsls	r3, r3, #1
 80073b2:	4013      	ands	r3, r2
 80073b4:	d00b      	beq.n	80073ce <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	2201      	movs	r2, #1
 80073bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2284      	movs	r2, #132	; 0x84
 80073c2:	589b      	ldr	r3, [r3, r2]
 80073c4:	2201      	movs	r2, #1
 80073c6:	431a      	orrs	r2, r3
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2184      	movs	r1, #132	; 0x84
 80073cc:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80073ce:	23a4      	movs	r3, #164	; 0xa4
 80073d0:	18fb      	adds	r3, r7, r3
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	2202      	movs	r2, #2
 80073d6:	4013      	ands	r3, r2
 80073d8:	d011      	beq.n	80073fe <HAL_UART_IRQHandler+0xf6>
 80073da:	239c      	movs	r3, #156	; 0x9c
 80073dc:	18fb      	adds	r3, r7, r3
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	2201      	movs	r2, #1
 80073e2:	4013      	ands	r3, r2
 80073e4:	d00b      	beq.n	80073fe <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	2202      	movs	r2, #2
 80073ec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2284      	movs	r2, #132	; 0x84
 80073f2:	589b      	ldr	r3, [r3, r2]
 80073f4:	2204      	movs	r2, #4
 80073f6:	431a      	orrs	r2, r3
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2184      	movs	r1, #132	; 0x84
 80073fc:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80073fe:	23a4      	movs	r3, #164	; 0xa4
 8007400:	18fb      	adds	r3, r7, r3
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	2204      	movs	r2, #4
 8007406:	4013      	ands	r3, r2
 8007408:	d011      	beq.n	800742e <HAL_UART_IRQHandler+0x126>
 800740a:	239c      	movs	r3, #156	; 0x9c
 800740c:	18fb      	adds	r3, r7, r3
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	2201      	movs	r2, #1
 8007412:	4013      	ands	r3, r2
 8007414:	d00b      	beq.n	800742e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	2204      	movs	r2, #4
 800741c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2284      	movs	r2, #132	; 0x84
 8007422:	589b      	ldr	r3, [r3, r2]
 8007424:	2202      	movs	r2, #2
 8007426:	431a      	orrs	r2, r3
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2184      	movs	r1, #132	; 0x84
 800742c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800742e:	23a4      	movs	r3, #164	; 0xa4
 8007430:	18fb      	adds	r3, r7, r3
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	2208      	movs	r2, #8
 8007436:	4013      	ands	r3, r2
 8007438:	d017      	beq.n	800746a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800743a:	23a0      	movs	r3, #160	; 0xa0
 800743c:	18fb      	adds	r3, r7, r3
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	2220      	movs	r2, #32
 8007442:	4013      	ands	r3, r2
 8007444:	d105      	bne.n	8007452 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007446:	239c      	movs	r3, #156	; 0x9c
 8007448:	18fb      	adds	r3, r7, r3
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	2201      	movs	r2, #1
 800744e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007450:	d00b      	beq.n	800746a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	2208      	movs	r2, #8
 8007458:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2284      	movs	r2, #132	; 0x84
 800745e:	589b      	ldr	r3, [r3, r2]
 8007460:	2208      	movs	r2, #8
 8007462:	431a      	orrs	r2, r3
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2184      	movs	r1, #132	; 0x84
 8007468:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800746a:	23a4      	movs	r3, #164	; 0xa4
 800746c:	18fb      	adds	r3, r7, r3
 800746e:	681a      	ldr	r2, [r3, #0]
 8007470:	2380      	movs	r3, #128	; 0x80
 8007472:	011b      	lsls	r3, r3, #4
 8007474:	4013      	ands	r3, r2
 8007476:	d013      	beq.n	80074a0 <HAL_UART_IRQHandler+0x198>
 8007478:	23a0      	movs	r3, #160	; 0xa0
 800747a:	18fb      	adds	r3, r7, r3
 800747c:	681a      	ldr	r2, [r3, #0]
 800747e:	2380      	movs	r3, #128	; 0x80
 8007480:	04db      	lsls	r3, r3, #19
 8007482:	4013      	ands	r3, r2
 8007484:	d00c      	beq.n	80074a0 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	2280      	movs	r2, #128	; 0x80
 800748c:	0112      	lsls	r2, r2, #4
 800748e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2284      	movs	r2, #132	; 0x84
 8007494:	589b      	ldr	r3, [r3, r2]
 8007496:	2220      	movs	r2, #32
 8007498:	431a      	orrs	r2, r3
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2184      	movs	r1, #132	; 0x84
 800749e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2284      	movs	r2, #132	; 0x84
 80074a4:	589b      	ldr	r3, [r3, r2]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d100      	bne.n	80074ac <HAL_UART_IRQHandler+0x1a4>
 80074aa:	e1e7      	b.n	800787c <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80074ac:	23a4      	movs	r3, #164	; 0xa4
 80074ae:	18fb      	adds	r3, r7, r3
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	2220      	movs	r2, #32
 80074b4:	4013      	ands	r3, r2
 80074b6:	d00e      	beq.n	80074d6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80074b8:	23a0      	movs	r3, #160	; 0xa0
 80074ba:	18fb      	adds	r3, r7, r3
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	2220      	movs	r2, #32
 80074c0:	4013      	ands	r3, r2
 80074c2:	d008      	beq.n	80074d6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d004      	beq.n	80074d6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80074d0:	687a      	ldr	r2, [r7, #4]
 80074d2:	0010      	movs	r0, r2
 80074d4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2284      	movs	r2, #132	; 0x84
 80074da:	589b      	ldr	r3, [r3, r2]
 80074dc:	2194      	movs	r1, #148	; 0x94
 80074de:	187a      	adds	r2, r7, r1
 80074e0:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	689b      	ldr	r3, [r3, #8]
 80074e8:	2240      	movs	r2, #64	; 0x40
 80074ea:	4013      	ands	r3, r2
 80074ec:	2b40      	cmp	r3, #64	; 0x40
 80074ee:	d004      	beq.n	80074fa <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80074f0:	187b      	adds	r3, r7, r1
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	2228      	movs	r2, #40	; 0x28
 80074f6:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80074f8:	d047      	beq.n	800758a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	0018      	movs	r0, r3
 80074fe:	f000 fda3 	bl	8008048 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	689b      	ldr	r3, [r3, #8]
 8007508:	2240      	movs	r2, #64	; 0x40
 800750a:	4013      	ands	r3, r2
 800750c:	2b40      	cmp	r3, #64	; 0x40
 800750e:	d137      	bne.n	8007580 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007510:	f3ef 8310 	mrs	r3, PRIMASK
 8007514:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8007516:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007518:	2090      	movs	r0, #144	; 0x90
 800751a:	183a      	adds	r2, r7, r0
 800751c:	6013      	str	r3, [r2, #0]
 800751e:	2301      	movs	r3, #1
 8007520:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007522:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007524:	f383 8810 	msr	PRIMASK, r3
}
 8007528:	46c0      	nop			; (mov r8, r8)
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	689a      	ldr	r2, [r3, #8]
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	2140      	movs	r1, #64	; 0x40
 8007536:	438a      	bics	r2, r1
 8007538:	609a      	str	r2, [r3, #8]
 800753a:	183b      	adds	r3, r7, r0
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007540:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007542:	f383 8810 	msr	PRIMASK, r3
}
 8007546:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800754c:	2b00      	cmp	r3, #0
 800754e:	d012      	beq.n	8007576 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007554:	4a14      	ldr	r2, [pc, #80]	; (80075a8 <HAL_UART_IRQHandler+0x2a0>)
 8007556:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800755c:	0018      	movs	r0, r3
 800755e:	f7fd f9c9 	bl	80048f4 <HAL_DMA_Abort_IT>
 8007562:	1e03      	subs	r3, r0, #0
 8007564:	d01a      	beq.n	800759c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800756a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007570:	0018      	movs	r0, r3
 8007572:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007574:	e012      	b.n	800759c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	0018      	movs	r0, r3
 800757a:	f000 f995 	bl	80078a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800757e:	e00d      	b.n	800759c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	0018      	movs	r0, r3
 8007584:	f000 f990 	bl	80078a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007588:	e008      	b.n	800759c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	0018      	movs	r0, r3
 800758e:	f000 f98b 	bl	80078a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2284      	movs	r2, #132	; 0x84
 8007596:	2100      	movs	r1, #0
 8007598:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800759a:	e16f      	b.n	800787c <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800759c:	46c0      	nop			; (mov r8, r8)
    return;
 800759e:	e16d      	b.n	800787c <HAL_UART_IRQHandler+0x574>
 80075a0:	0000080f 	.word	0x0000080f
 80075a4:	04000120 	.word	0x04000120
 80075a8:	08008111 	.word	0x08008111

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80075b0:	2b01      	cmp	r3, #1
 80075b2:	d000      	beq.n	80075b6 <HAL_UART_IRQHandler+0x2ae>
 80075b4:	e139      	b.n	800782a <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80075b6:	23a4      	movs	r3, #164	; 0xa4
 80075b8:	18fb      	adds	r3, r7, r3
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	2210      	movs	r2, #16
 80075be:	4013      	ands	r3, r2
 80075c0:	d100      	bne.n	80075c4 <HAL_UART_IRQHandler+0x2bc>
 80075c2:	e132      	b.n	800782a <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80075c4:	23a0      	movs	r3, #160	; 0xa0
 80075c6:	18fb      	adds	r3, r7, r3
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	2210      	movs	r2, #16
 80075cc:	4013      	ands	r3, r2
 80075ce:	d100      	bne.n	80075d2 <HAL_UART_IRQHandler+0x2ca>
 80075d0:	e12b      	b.n	800782a <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	2210      	movs	r2, #16
 80075d8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	689b      	ldr	r3, [r3, #8]
 80075e0:	2240      	movs	r2, #64	; 0x40
 80075e2:	4013      	ands	r3, r2
 80075e4:	2b40      	cmp	r3, #64	; 0x40
 80075e6:	d000      	beq.n	80075ea <HAL_UART_IRQHandler+0x2e2>
 80075e8:	e09f      	b.n	800772a <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	685a      	ldr	r2, [r3, #4]
 80075f2:	217e      	movs	r1, #126	; 0x7e
 80075f4:	187b      	adds	r3, r7, r1
 80075f6:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80075f8:	187b      	adds	r3, r7, r1
 80075fa:	881b      	ldrh	r3, [r3, #0]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d100      	bne.n	8007602 <HAL_UART_IRQHandler+0x2fa>
 8007600:	e13e      	b.n	8007880 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2258      	movs	r2, #88	; 0x58
 8007606:	5a9b      	ldrh	r3, [r3, r2]
 8007608:	187a      	adds	r2, r7, r1
 800760a:	8812      	ldrh	r2, [r2, #0]
 800760c:	429a      	cmp	r2, r3
 800760e:	d300      	bcc.n	8007612 <HAL_UART_IRQHandler+0x30a>
 8007610:	e136      	b.n	8007880 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	187a      	adds	r2, r7, r1
 8007616:	215a      	movs	r1, #90	; 0x5a
 8007618:	8812      	ldrh	r2, [r2, #0]
 800761a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007620:	699b      	ldr	r3, [r3, #24]
 8007622:	2b20      	cmp	r3, #32
 8007624:	d06f      	beq.n	8007706 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007626:	f3ef 8310 	mrs	r3, PRIMASK
 800762a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800762c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800762e:	67bb      	str	r3, [r7, #120]	; 0x78
 8007630:	2301      	movs	r3, #1
 8007632:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007634:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007636:	f383 8810 	msr	PRIMASK, r3
}
 800763a:	46c0      	nop			; (mov r8, r8)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	681a      	ldr	r2, [r3, #0]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4992      	ldr	r1, [pc, #584]	; (8007890 <HAL_UART_IRQHandler+0x588>)
 8007648:	400a      	ands	r2, r1
 800764a:	601a      	str	r2, [r3, #0]
 800764c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800764e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007650:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007652:	f383 8810 	msr	PRIMASK, r3
}
 8007656:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007658:	f3ef 8310 	mrs	r3, PRIMASK
 800765c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800765e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007660:	677b      	str	r3, [r7, #116]	; 0x74
 8007662:	2301      	movs	r3, #1
 8007664:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007666:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007668:	f383 8810 	msr	PRIMASK, r3
}
 800766c:	46c0      	nop			; (mov r8, r8)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	689a      	ldr	r2, [r3, #8]
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	2101      	movs	r1, #1
 800767a:	438a      	bics	r2, r1
 800767c:	609a      	str	r2, [r3, #8]
 800767e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007680:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007682:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007684:	f383 8810 	msr	PRIMASK, r3
}
 8007688:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800768a:	f3ef 8310 	mrs	r3, PRIMASK
 800768e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8007690:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007692:	673b      	str	r3, [r7, #112]	; 0x70
 8007694:	2301      	movs	r3, #1
 8007696:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007698:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800769a:	f383 8810 	msr	PRIMASK, r3
}
 800769e:	46c0      	nop			; (mov r8, r8)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	689a      	ldr	r2, [r3, #8]
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	2140      	movs	r1, #64	; 0x40
 80076ac:	438a      	bics	r2, r1
 80076ae:	609a      	str	r2, [r3, #8]
 80076b0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80076b2:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80076b6:	f383 8810 	msr	PRIMASK, r3
}
 80076ba:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2280      	movs	r2, #128	; 0x80
 80076c0:	2120      	movs	r1, #32
 80076c2:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2200      	movs	r2, #0
 80076c8:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076ca:	f3ef 8310 	mrs	r3, PRIMASK
 80076ce:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80076d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076d2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80076d4:	2301      	movs	r3, #1
 80076d6:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80076da:	f383 8810 	msr	PRIMASK, r3
}
 80076de:	46c0      	nop			; (mov r8, r8)
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	681a      	ldr	r2, [r3, #0]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	2110      	movs	r1, #16
 80076ec:	438a      	bics	r2, r1
 80076ee:	601a      	str	r2, [r3, #0]
 80076f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076f2:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80076f6:	f383 8810 	msr	PRIMASK, r3
}
 80076fa:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007700:	0018      	movs	r0, r3
 8007702:	f7fd f8bf 	bl	8004884 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2202      	movs	r2, #2
 800770a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2258      	movs	r2, #88	; 0x58
 8007710:	5a9a      	ldrh	r2, [r3, r2]
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	215a      	movs	r1, #90	; 0x5a
 8007716:	5a5b      	ldrh	r3, [r3, r1]
 8007718:	b29b      	uxth	r3, r3
 800771a:	1ad3      	subs	r3, r2, r3
 800771c:	b29a      	uxth	r2, r3
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	0011      	movs	r1, r2
 8007722:	0018      	movs	r0, r3
 8007724:	f000 f8c8 	bl	80078b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007728:	e0aa      	b.n	8007880 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2258      	movs	r2, #88	; 0x58
 800772e:	5a99      	ldrh	r1, [r3, r2]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	225a      	movs	r2, #90	; 0x5a
 8007734:	5a9b      	ldrh	r3, [r3, r2]
 8007736:	b29a      	uxth	r2, r3
 8007738:	208e      	movs	r0, #142	; 0x8e
 800773a:	183b      	adds	r3, r7, r0
 800773c:	1a8a      	subs	r2, r1, r2
 800773e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	225a      	movs	r2, #90	; 0x5a
 8007744:	5a9b      	ldrh	r3, [r3, r2]
 8007746:	b29b      	uxth	r3, r3
 8007748:	2b00      	cmp	r3, #0
 800774a:	d100      	bne.n	800774e <HAL_UART_IRQHandler+0x446>
 800774c:	e09a      	b.n	8007884 <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 800774e:	183b      	adds	r3, r7, r0
 8007750:	881b      	ldrh	r3, [r3, #0]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d100      	bne.n	8007758 <HAL_UART_IRQHandler+0x450>
 8007756:	e095      	b.n	8007884 <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007758:	f3ef 8310 	mrs	r3, PRIMASK
 800775c:	60fb      	str	r3, [r7, #12]
  return(result);
 800775e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007760:	2488      	movs	r4, #136	; 0x88
 8007762:	193a      	adds	r2, r7, r4
 8007764:	6013      	str	r3, [r2, #0]
 8007766:	2301      	movs	r3, #1
 8007768:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800776a:	693b      	ldr	r3, [r7, #16]
 800776c:	f383 8810 	msr	PRIMASK, r3
}
 8007770:	46c0      	nop			; (mov r8, r8)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	681a      	ldr	r2, [r3, #0]
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4945      	ldr	r1, [pc, #276]	; (8007894 <HAL_UART_IRQHandler+0x58c>)
 800777e:	400a      	ands	r2, r1
 8007780:	601a      	str	r2, [r3, #0]
 8007782:	193b      	adds	r3, r7, r4
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	f383 8810 	msr	PRIMASK, r3
}
 800778e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007790:	f3ef 8310 	mrs	r3, PRIMASK
 8007794:	61bb      	str	r3, [r7, #24]
  return(result);
 8007796:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007798:	2484      	movs	r4, #132	; 0x84
 800779a:	193a      	adds	r2, r7, r4
 800779c:	6013      	str	r3, [r2, #0]
 800779e:	2301      	movs	r3, #1
 80077a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077a2:	69fb      	ldr	r3, [r7, #28]
 80077a4:	f383 8810 	msr	PRIMASK, r3
}
 80077a8:	46c0      	nop			; (mov r8, r8)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	689a      	ldr	r2, [r3, #8]
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	2101      	movs	r1, #1
 80077b6:	438a      	bics	r2, r1
 80077b8:	609a      	str	r2, [r3, #8]
 80077ba:	193b      	adds	r3, r7, r4
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077c0:	6a3b      	ldr	r3, [r7, #32]
 80077c2:	f383 8810 	msr	PRIMASK, r3
}
 80077c6:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2280      	movs	r2, #128	; 0x80
 80077cc:	2120      	movs	r1, #32
 80077ce:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2200      	movs	r2, #0
 80077d4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2200      	movs	r2, #0
 80077da:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80077dc:	f3ef 8310 	mrs	r3, PRIMASK
 80077e0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80077e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077e4:	2480      	movs	r4, #128	; 0x80
 80077e6:	193a      	adds	r2, r7, r4
 80077e8:	6013      	str	r3, [r2, #0]
 80077ea:	2301      	movs	r3, #1
 80077ec:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077f0:	f383 8810 	msr	PRIMASK, r3
}
 80077f4:	46c0      	nop			; (mov r8, r8)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	681a      	ldr	r2, [r3, #0]
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	2110      	movs	r1, #16
 8007802:	438a      	bics	r2, r1
 8007804:	601a      	str	r2, [r3, #0]
 8007806:	193b      	adds	r3, r7, r4
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800780c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800780e:	f383 8810 	msr	PRIMASK, r3
}
 8007812:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2202      	movs	r2, #2
 8007818:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800781a:	183b      	adds	r3, r7, r0
 800781c:	881a      	ldrh	r2, [r3, #0]
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	0011      	movs	r1, r2
 8007822:	0018      	movs	r0, r3
 8007824:	f000 f848 	bl	80078b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007828:	e02c      	b.n	8007884 <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800782a:	23a4      	movs	r3, #164	; 0xa4
 800782c:	18fb      	adds	r3, r7, r3
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	2280      	movs	r2, #128	; 0x80
 8007832:	4013      	ands	r3, r2
 8007834:	d00f      	beq.n	8007856 <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007836:	23a0      	movs	r3, #160	; 0xa0
 8007838:	18fb      	adds	r3, r7, r3
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	2280      	movs	r2, #128	; 0x80
 800783e:	4013      	ands	r3, r2
 8007840:	d009      	beq.n	8007856 <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007846:	2b00      	cmp	r3, #0
 8007848:	d01e      	beq.n	8007888 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800784e:	687a      	ldr	r2, [r7, #4]
 8007850:	0010      	movs	r0, r2
 8007852:	4798      	blx	r3
    }
    return;
 8007854:	e018      	b.n	8007888 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007856:	23a4      	movs	r3, #164	; 0xa4
 8007858:	18fb      	adds	r3, r7, r3
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	2240      	movs	r2, #64	; 0x40
 800785e:	4013      	ands	r3, r2
 8007860:	d013      	beq.n	800788a <HAL_UART_IRQHandler+0x582>
 8007862:	23a0      	movs	r3, #160	; 0xa0
 8007864:	18fb      	adds	r3, r7, r3
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	2240      	movs	r2, #64	; 0x40
 800786a:	4013      	ands	r3, r2
 800786c:	d00d      	beq.n	800788a <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	0018      	movs	r0, r3
 8007872:	f000 fc64 	bl	800813e <UART_EndTransmit_IT>
    return;
 8007876:	e008      	b.n	800788a <HAL_UART_IRQHandler+0x582>
      return;
 8007878:	46c0      	nop			; (mov r8, r8)
 800787a:	e006      	b.n	800788a <HAL_UART_IRQHandler+0x582>
    return;
 800787c:	46c0      	nop			; (mov r8, r8)
 800787e:	e004      	b.n	800788a <HAL_UART_IRQHandler+0x582>
      return;
 8007880:	46c0      	nop			; (mov r8, r8)
 8007882:	e002      	b.n	800788a <HAL_UART_IRQHandler+0x582>
      return;
 8007884:	46c0      	nop			; (mov r8, r8)
 8007886:	e000      	b.n	800788a <HAL_UART_IRQHandler+0x582>
    return;
 8007888:	46c0      	nop			; (mov r8, r8)
  }

}
 800788a:	46bd      	mov	sp, r7
 800788c:	b02b      	add	sp, #172	; 0xac
 800788e:	bd90      	pop	{r4, r7, pc}
 8007890:	fffffeff 	.word	0xfffffeff
 8007894:	fffffedf 	.word	0xfffffedf

08007898 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b082      	sub	sp, #8
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80078a0:	46c0      	nop			; (mov r8, r8)
 80078a2:	46bd      	mov	sp, r7
 80078a4:	b002      	add	sp, #8
 80078a6:	bd80      	pop	{r7, pc}

080078a8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b082      	sub	sp, #8
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80078b0:	46c0      	nop			; (mov r8, r8)
 80078b2:	46bd      	mov	sp, r7
 80078b4:	b002      	add	sp, #8
 80078b6:	bd80      	pop	{r7, pc}

080078b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b082      	sub	sp, #8
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
 80078c0:	000a      	movs	r2, r1
 80078c2:	1cbb      	adds	r3, r7, #2
 80078c4:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80078c6:	46c0      	nop			; (mov r8, r8)
 80078c8:	46bd      	mov	sp, r7
 80078ca:	b002      	add	sp, #8
 80078cc:	bd80      	pop	{r7, pc}
	...

080078d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b088      	sub	sp, #32
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80078d8:	231e      	movs	r3, #30
 80078da:	18fb      	adds	r3, r7, r3
 80078dc:	2200      	movs	r2, #0
 80078de:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	689a      	ldr	r2, [r3, #8]
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	691b      	ldr	r3, [r3, #16]
 80078e8:	431a      	orrs	r2, r3
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	695b      	ldr	r3, [r3, #20]
 80078ee:	431a      	orrs	r2, r3
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	69db      	ldr	r3, [r3, #28]
 80078f4:	4313      	orrs	r3, r2
 80078f6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	4a8d      	ldr	r2, [pc, #564]	; (8007b34 <UART_SetConfig+0x264>)
 8007900:	4013      	ands	r3, r2
 8007902:	0019      	movs	r1, r3
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	697a      	ldr	r2, [r7, #20]
 800790a:	430a      	orrs	r2, r1
 800790c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	685b      	ldr	r3, [r3, #4]
 8007914:	4a88      	ldr	r2, [pc, #544]	; (8007b38 <UART_SetConfig+0x268>)
 8007916:	4013      	ands	r3, r2
 8007918:	0019      	movs	r1, r3
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	68da      	ldr	r2, [r3, #12]
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	430a      	orrs	r2, r1
 8007924:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	699b      	ldr	r3, [r3, #24]
 800792a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6a1b      	ldr	r3, [r3, #32]
 8007930:	697a      	ldr	r2, [r7, #20]
 8007932:	4313      	orrs	r3, r2
 8007934:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	689b      	ldr	r3, [r3, #8]
 800793c:	4a7f      	ldr	r2, [pc, #508]	; (8007b3c <UART_SetConfig+0x26c>)
 800793e:	4013      	ands	r3, r2
 8007940:	0019      	movs	r1, r3
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	697a      	ldr	r2, [r7, #20]
 8007948:	430a      	orrs	r2, r1
 800794a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	4a7b      	ldr	r2, [pc, #492]	; (8007b40 <UART_SetConfig+0x270>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d127      	bne.n	80079a6 <UART_SetConfig+0xd6>
 8007956:	4b7b      	ldr	r3, [pc, #492]	; (8007b44 <UART_SetConfig+0x274>)
 8007958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800795a:	2203      	movs	r2, #3
 800795c:	4013      	ands	r3, r2
 800795e:	2b03      	cmp	r3, #3
 8007960:	d00d      	beq.n	800797e <UART_SetConfig+0xae>
 8007962:	d81b      	bhi.n	800799c <UART_SetConfig+0xcc>
 8007964:	2b02      	cmp	r3, #2
 8007966:	d014      	beq.n	8007992 <UART_SetConfig+0xc2>
 8007968:	d818      	bhi.n	800799c <UART_SetConfig+0xcc>
 800796a:	2b00      	cmp	r3, #0
 800796c:	d002      	beq.n	8007974 <UART_SetConfig+0xa4>
 800796e:	2b01      	cmp	r3, #1
 8007970:	d00a      	beq.n	8007988 <UART_SetConfig+0xb8>
 8007972:	e013      	b.n	800799c <UART_SetConfig+0xcc>
 8007974:	231f      	movs	r3, #31
 8007976:	18fb      	adds	r3, r7, r3
 8007978:	2200      	movs	r2, #0
 800797a:	701a      	strb	r2, [r3, #0]
 800797c:	e021      	b.n	80079c2 <UART_SetConfig+0xf2>
 800797e:	231f      	movs	r3, #31
 8007980:	18fb      	adds	r3, r7, r3
 8007982:	2202      	movs	r2, #2
 8007984:	701a      	strb	r2, [r3, #0]
 8007986:	e01c      	b.n	80079c2 <UART_SetConfig+0xf2>
 8007988:	231f      	movs	r3, #31
 800798a:	18fb      	adds	r3, r7, r3
 800798c:	2204      	movs	r2, #4
 800798e:	701a      	strb	r2, [r3, #0]
 8007990:	e017      	b.n	80079c2 <UART_SetConfig+0xf2>
 8007992:	231f      	movs	r3, #31
 8007994:	18fb      	adds	r3, r7, r3
 8007996:	2208      	movs	r2, #8
 8007998:	701a      	strb	r2, [r3, #0]
 800799a:	e012      	b.n	80079c2 <UART_SetConfig+0xf2>
 800799c:	231f      	movs	r3, #31
 800799e:	18fb      	adds	r3, r7, r3
 80079a0:	2210      	movs	r2, #16
 80079a2:	701a      	strb	r2, [r3, #0]
 80079a4:	e00d      	b.n	80079c2 <UART_SetConfig+0xf2>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	4a67      	ldr	r2, [pc, #412]	; (8007b48 <UART_SetConfig+0x278>)
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d104      	bne.n	80079ba <UART_SetConfig+0xea>
 80079b0:	231f      	movs	r3, #31
 80079b2:	18fb      	adds	r3, r7, r3
 80079b4:	2200      	movs	r2, #0
 80079b6:	701a      	strb	r2, [r3, #0]
 80079b8:	e003      	b.n	80079c2 <UART_SetConfig+0xf2>
 80079ba:	231f      	movs	r3, #31
 80079bc:	18fb      	adds	r3, r7, r3
 80079be:	2210      	movs	r2, #16
 80079c0:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	69da      	ldr	r2, [r3, #28]
 80079c6:	2380      	movs	r3, #128	; 0x80
 80079c8:	021b      	lsls	r3, r3, #8
 80079ca:	429a      	cmp	r2, r3
 80079cc:	d15c      	bne.n	8007a88 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80079ce:	231f      	movs	r3, #31
 80079d0:	18fb      	adds	r3, r7, r3
 80079d2:	781b      	ldrb	r3, [r3, #0]
 80079d4:	2b08      	cmp	r3, #8
 80079d6:	d015      	beq.n	8007a04 <UART_SetConfig+0x134>
 80079d8:	dc18      	bgt.n	8007a0c <UART_SetConfig+0x13c>
 80079da:	2b04      	cmp	r3, #4
 80079dc:	d00d      	beq.n	80079fa <UART_SetConfig+0x12a>
 80079de:	dc15      	bgt.n	8007a0c <UART_SetConfig+0x13c>
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d002      	beq.n	80079ea <UART_SetConfig+0x11a>
 80079e4:	2b02      	cmp	r3, #2
 80079e6:	d005      	beq.n	80079f4 <UART_SetConfig+0x124>
 80079e8:	e010      	b.n	8007a0c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079ea:	f7fd fea3 	bl	8005734 <HAL_RCC_GetPCLK1Freq>
 80079ee:	0003      	movs	r3, r0
 80079f0:	61bb      	str	r3, [r7, #24]
        break;
 80079f2:	e012      	b.n	8007a1a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80079f4:	4b55      	ldr	r3, [pc, #340]	; (8007b4c <UART_SetConfig+0x27c>)
 80079f6:	61bb      	str	r3, [r7, #24]
        break;
 80079f8:	e00f      	b.n	8007a1a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079fa:	f7fd fe3b 	bl	8005674 <HAL_RCC_GetSysClockFreq>
 80079fe:	0003      	movs	r3, r0
 8007a00:	61bb      	str	r3, [r7, #24]
        break;
 8007a02:	e00a      	b.n	8007a1a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a04:	2380      	movs	r3, #128	; 0x80
 8007a06:	021b      	lsls	r3, r3, #8
 8007a08:	61bb      	str	r3, [r7, #24]
        break;
 8007a0a:	e006      	b.n	8007a1a <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007a10:	231e      	movs	r3, #30
 8007a12:	18fb      	adds	r3, r7, r3
 8007a14:	2201      	movs	r2, #1
 8007a16:	701a      	strb	r2, [r3, #0]
        break;
 8007a18:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007a1a:	69bb      	ldr	r3, [r7, #24]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d100      	bne.n	8007a22 <UART_SetConfig+0x152>
 8007a20:	e07a      	b.n	8007b18 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007a22:	69bb      	ldr	r3, [r7, #24]
 8007a24:	005a      	lsls	r2, r3, #1
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	085b      	lsrs	r3, r3, #1
 8007a2c:	18d2      	adds	r2, r2, r3
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	685b      	ldr	r3, [r3, #4]
 8007a32:	0019      	movs	r1, r3
 8007a34:	0010      	movs	r0, r2
 8007a36:	f7f8 fb83 	bl	8000140 <__udivsi3>
 8007a3a:	0003      	movs	r3, r0
 8007a3c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a3e:	693b      	ldr	r3, [r7, #16]
 8007a40:	2b0f      	cmp	r3, #15
 8007a42:	d91c      	bls.n	8007a7e <UART_SetConfig+0x1ae>
 8007a44:	693a      	ldr	r2, [r7, #16]
 8007a46:	2380      	movs	r3, #128	; 0x80
 8007a48:	025b      	lsls	r3, r3, #9
 8007a4a:	429a      	cmp	r2, r3
 8007a4c:	d217      	bcs.n	8007a7e <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007a4e:	693b      	ldr	r3, [r7, #16]
 8007a50:	b29a      	uxth	r2, r3
 8007a52:	200e      	movs	r0, #14
 8007a54:	183b      	adds	r3, r7, r0
 8007a56:	210f      	movs	r1, #15
 8007a58:	438a      	bics	r2, r1
 8007a5a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	085b      	lsrs	r3, r3, #1
 8007a60:	b29b      	uxth	r3, r3
 8007a62:	2207      	movs	r2, #7
 8007a64:	4013      	ands	r3, r2
 8007a66:	b299      	uxth	r1, r3
 8007a68:	183b      	adds	r3, r7, r0
 8007a6a:	183a      	adds	r2, r7, r0
 8007a6c:	8812      	ldrh	r2, [r2, #0]
 8007a6e:	430a      	orrs	r2, r1
 8007a70:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	183a      	adds	r2, r7, r0
 8007a78:	8812      	ldrh	r2, [r2, #0]
 8007a7a:	60da      	str	r2, [r3, #12]
 8007a7c:	e04c      	b.n	8007b18 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8007a7e:	231e      	movs	r3, #30
 8007a80:	18fb      	adds	r3, r7, r3
 8007a82:	2201      	movs	r2, #1
 8007a84:	701a      	strb	r2, [r3, #0]
 8007a86:	e047      	b.n	8007b18 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007a88:	231f      	movs	r3, #31
 8007a8a:	18fb      	adds	r3, r7, r3
 8007a8c:	781b      	ldrb	r3, [r3, #0]
 8007a8e:	2b08      	cmp	r3, #8
 8007a90:	d015      	beq.n	8007abe <UART_SetConfig+0x1ee>
 8007a92:	dc18      	bgt.n	8007ac6 <UART_SetConfig+0x1f6>
 8007a94:	2b04      	cmp	r3, #4
 8007a96:	d00d      	beq.n	8007ab4 <UART_SetConfig+0x1e4>
 8007a98:	dc15      	bgt.n	8007ac6 <UART_SetConfig+0x1f6>
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d002      	beq.n	8007aa4 <UART_SetConfig+0x1d4>
 8007a9e:	2b02      	cmp	r3, #2
 8007aa0:	d005      	beq.n	8007aae <UART_SetConfig+0x1de>
 8007aa2:	e010      	b.n	8007ac6 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007aa4:	f7fd fe46 	bl	8005734 <HAL_RCC_GetPCLK1Freq>
 8007aa8:	0003      	movs	r3, r0
 8007aaa:	61bb      	str	r3, [r7, #24]
        break;
 8007aac:	e012      	b.n	8007ad4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007aae:	4b27      	ldr	r3, [pc, #156]	; (8007b4c <UART_SetConfig+0x27c>)
 8007ab0:	61bb      	str	r3, [r7, #24]
        break;
 8007ab2:	e00f      	b.n	8007ad4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ab4:	f7fd fdde 	bl	8005674 <HAL_RCC_GetSysClockFreq>
 8007ab8:	0003      	movs	r3, r0
 8007aba:	61bb      	str	r3, [r7, #24]
        break;
 8007abc:	e00a      	b.n	8007ad4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007abe:	2380      	movs	r3, #128	; 0x80
 8007ac0:	021b      	lsls	r3, r3, #8
 8007ac2:	61bb      	str	r3, [r7, #24]
        break;
 8007ac4:	e006      	b.n	8007ad4 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007aca:	231e      	movs	r3, #30
 8007acc:	18fb      	adds	r3, r7, r3
 8007ace:	2201      	movs	r2, #1
 8007ad0:	701a      	strb	r2, [r3, #0]
        break;
 8007ad2:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8007ad4:	69bb      	ldr	r3, [r7, #24]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d01e      	beq.n	8007b18 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	685b      	ldr	r3, [r3, #4]
 8007ade:	085a      	lsrs	r2, r3, #1
 8007ae0:	69bb      	ldr	r3, [r7, #24]
 8007ae2:	18d2      	adds	r2, r2, r3
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	0019      	movs	r1, r3
 8007aea:	0010      	movs	r0, r2
 8007aec:	f7f8 fb28 	bl	8000140 <__udivsi3>
 8007af0:	0003      	movs	r3, r0
 8007af2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007af4:	693b      	ldr	r3, [r7, #16]
 8007af6:	2b0f      	cmp	r3, #15
 8007af8:	d90a      	bls.n	8007b10 <UART_SetConfig+0x240>
 8007afa:	693a      	ldr	r2, [r7, #16]
 8007afc:	2380      	movs	r3, #128	; 0x80
 8007afe:	025b      	lsls	r3, r3, #9
 8007b00:	429a      	cmp	r2, r3
 8007b02:	d205      	bcs.n	8007b10 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007b04:	693b      	ldr	r3, [r7, #16]
 8007b06:	b29a      	uxth	r2, r3
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	60da      	str	r2, [r3, #12]
 8007b0e:	e003      	b.n	8007b18 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8007b10:	231e      	movs	r3, #30
 8007b12:	18fb      	adds	r3, r7, r3
 8007b14:	2201      	movs	r2, #1
 8007b16:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2200      	movs	r2, #0
 8007b22:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007b24:	231e      	movs	r3, #30
 8007b26:	18fb      	adds	r3, r7, r3
 8007b28:	781b      	ldrb	r3, [r3, #0]
}
 8007b2a:	0018      	movs	r0, r3
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	b008      	add	sp, #32
 8007b30:	bd80      	pop	{r7, pc}
 8007b32:	46c0      	nop			; (mov r8, r8)
 8007b34:	ffff69f3 	.word	0xffff69f3
 8007b38:	ffffcfff 	.word	0xffffcfff
 8007b3c:	fffff4ff 	.word	0xfffff4ff
 8007b40:	40013800 	.word	0x40013800
 8007b44:	40021000 	.word	0x40021000
 8007b48:	40004400 	.word	0x40004400
 8007b4c:	007a1200 	.word	0x007a1200

08007b50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b082      	sub	sp, #8
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b5c:	2201      	movs	r2, #1
 8007b5e:	4013      	ands	r3, r2
 8007b60:	d00b      	beq.n	8007b7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	4a4a      	ldr	r2, [pc, #296]	; (8007c94 <UART_AdvFeatureConfig+0x144>)
 8007b6a:	4013      	ands	r3, r2
 8007b6c:	0019      	movs	r1, r3
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	430a      	orrs	r2, r1
 8007b78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b7e:	2202      	movs	r2, #2
 8007b80:	4013      	ands	r3, r2
 8007b82:	d00b      	beq.n	8007b9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	685b      	ldr	r3, [r3, #4]
 8007b8a:	4a43      	ldr	r2, [pc, #268]	; (8007c98 <UART_AdvFeatureConfig+0x148>)
 8007b8c:	4013      	ands	r3, r2
 8007b8e:	0019      	movs	r1, r3
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	430a      	orrs	r2, r1
 8007b9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ba0:	2204      	movs	r2, #4
 8007ba2:	4013      	ands	r3, r2
 8007ba4:	d00b      	beq.n	8007bbe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	685b      	ldr	r3, [r3, #4]
 8007bac:	4a3b      	ldr	r2, [pc, #236]	; (8007c9c <UART_AdvFeatureConfig+0x14c>)
 8007bae:	4013      	ands	r3, r2
 8007bb0:	0019      	movs	r1, r3
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	430a      	orrs	r2, r1
 8007bbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bc2:	2208      	movs	r2, #8
 8007bc4:	4013      	ands	r3, r2
 8007bc6:	d00b      	beq.n	8007be0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	685b      	ldr	r3, [r3, #4]
 8007bce:	4a34      	ldr	r2, [pc, #208]	; (8007ca0 <UART_AdvFeatureConfig+0x150>)
 8007bd0:	4013      	ands	r3, r2
 8007bd2:	0019      	movs	r1, r3
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	430a      	orrs	r2, r1
 8007bde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007be4:	2210      	movs	r2, #16
 8007be6:	4013      	ands	r3, r2
 8007be8:	d00b      	beq.n	8007c02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	689b      	ldr	r3, [r3, #8]
 8007bf0:	4a2c      	ldr	r2, [pc, #176]	; (8007ca4 <UART_AdvFeatureConfig+0x154>)
 8007bf2:	4013      	ands	r3, r2
 8007bf4:	0019      	movs	r1, r3
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	430a      	orrs	r2, r1
 8007c00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c06:	2220      	movs	r2, #32
 8007c08:	4013      	ands	r3, r2
 8007c0a:	d00b      	beq.n	8007c24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	689b      	ldr	r3, [r3, #8]
 8007c12:	4a25      	ldr	r2, [pc, #148]	; (8007ca8 <UART_AdvFeatureConfig+0x158>)
 8007c14:	4013      	ands	r3, r2
 8007c16:	0019      	movs	r1, r3
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	430a      	orrs	r2, r1
 8007c22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c28:	2240      	movs	r2, #64	; 0x40
 8007c2a:	4013      	ands	r3, r2
 8007c2c:	d01d      	beq.n	8007c6a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	4a1d      	ldr	r2, [pc, #116]	; (8007cac <UART_AdvFeatureConfig+0x15c>)
 8007c36:	4013      	ands	r3, r2
 8007c38:	0019      	movs	r1, r3
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	430a      	orrs	r2, r1
 8007c44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007c4a:	2380      	movs	r3, #128	; 0x80
 8007c4c:	035b      	lsls	r3, r3, #13
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	d10b      	bne.n	8007c6a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	685b      	ldr	r3, [r3, #4]
 8007c58:	4a15      	ldr	r2, [pc, #84]	; (8007cb0 <UART_AdvFeatureConfig+0x160>)
 8007c5a:	4013      	ands	r3, r2
 8007c5c:	0019      	movs	r1, r3
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	430a      	orrs	r2, r1
 8007c68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c6e:	2280      	movs	r2, #128	; 0x80
 8007c70:	4013      	ands	r3, r2
 8007c72:	d00b      	beq.n	8007c8c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	4a0e      	ldr	r2, [pc, #56]	; (8007cb4 <UART_AdvFeatureConfig+0x164>)
 8007c7c:	4013      	ands	r3, r2
 8007c7e:	0019      	movs	r1, r3
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	430a      	orrs	r2, r1
 8007c8a:	605a      	str	r2, [r3, #4]
  }
}
 8007c8c:	46c0      	nop			; (mov r8, r8)
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	b002      	add	sp, #8
 8007c92:	bd80      	pop	{r7, pc}
 8007c94:	fffdffff 	.word	0xfffdffff
 8007c98:	fffeffff 	.word	0xfffeffff
 8007c9c:	fffbffff 	.word	0xfffbffff
 8007ca0:	ffff7fff 	.word	0xffff7fff
 8007ca4:	ffffefff 	.word	0xffffefff
 8007ca8:	ffffdfff 	.word	0xffffdfff
 8007cac:	ffefffff 	.word	0xffefffff
 8007cb0:	ff9fffff 	.word	0xff9fffff
 8007cb4:	fff7ffff 	.word	0xfff7ffff

08007cb8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b092      	sub	sp, #72	; 0x48
 8007cbc:	af02      	add	r7, sp, #8
 8007cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2284      	movs	r2, #132	; 0x84
 8007cc4:	2100      	movs	r1, #0
 8007cc6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007cc8:	f7fc f876 	bl	8003db8 <HAL_GetTick>
 8007ccc:	0003      	movs	r3, r0
 8007cce:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	2208      	movs	r2, #8
 8007cd8:	4013      	ands	r3, r2
 8007cda:	2b08      	cmp	r3, #8
 8007cdc:	d12c      	bne.n	8007d38 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007cde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ce0:	2280      	movs	r2, #128	; 0x80
 8007ce2:	0391      	lsls	r1, r2, #14
 8007ce4:	6878      	ldr	r0, [r7, #4]
 8007ce6:	4a46      	ldr	r2, [pc, #280]	; (8007e00 <UART_CheckIdleState+0x148>)
 8007ce8:	9200      	str	r2, [sp, #0]
 8007cea:	2200      	movs	r2, #0
 8007cec:	f000 f88c 	bl	8007e08 <UART_WaitOnFlagUntilTimeout>
 8007cf0:	1e03      	subs	r3, r0, #0
 8007cf2:	d021      	beq.n	8007d38 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007cf4:	f3ef 8310 	mrs	r3, PRIMASK
 8007cf8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8007cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007cfc:	63bb      	str	r3, [r7, #56]	; 0x38
 8007cfe:	2301      	movs	r3, #1
 8007d00:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d04:	f383 8810 	msr	PRIMASK, r3
}
 8007d08:	46c0      	nop			; (mov r8, r8)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	681a      	ldr	r2, [r3, #0]
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	2180      	movs	r1, #128	; 0x80
 8007d16:	438a      	bics	r2, r1
 8007d18:	601a      	str	r2, [r3, #0]
 8007d1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d20:	f383 8810 	msr	PRIMASK, r3
}
 8007d24:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2220      	movs	r2, #32
 8007d2a:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2278      	movs	r2, #120	; 0x78
 8007d30:	2100      	movs	r1, #0
 8007d32:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d34:	2303      	movs	r3, #3
 8007d36:	e05f      	b.n	8007df8 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	2204      	movs	r2, #4
 8007d40:	4013      	ands	r3, r2
 8007d42:	2b04      	cmp	r3, #4
 8007d44:	d146      	bne.n	8007dd4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d48:	2280      	movs	r2, #128	; 0x80
 8007d4a:	03d1      	lsls	r1, r2, #15
 8007d4c:	6878      	ldr	r0, [r7, #4]
 8007d4e:	4a2c      	ldr	r2, [pc, #176]	; (8007e00 <UART_CheckIdleState+0x148>)
 8007d50:	9200      	str	r2, [sp, #0]
 8007d52:	2200      	movs	r2, #0
 8007d54:	f000 f858 	bl	8007e08 <UART_WaitOnFlagUntilTimeout>
 8007d58:	1e03      	subs	r3, r0, #0
 8007d5a:	d03b      	beq.n	8007dd4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d5c:	f3ef 8310 	mrs	r3, PRIMASK
 8007d60:	60fb      	str	r3, [r7, #12]
  return(result);
 8007d62:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007d64:	637b      	str	r3, [r7, #52]	; 0x34
 8007d66:	2301      	movs	r3, #1
 8007d68:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d6a:	693b      	ldr	r3, [r7, #16]
 8007d6c:	f383 8810 	msr	PRIMASK, r3
}
 8007d70:	46c0      	nop			; (mov r8, r8)
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	681a      	ldr	r2, [r3, #0]
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4921      	ldr	r1, [pc, #132]	; (8007e04 <UART_CheckIdleState+0x14c>)
 8007d7e:	400a      	ands	r2, r1
 8007d80:	601a      	str	r2, [r3, #0]
 8007d82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d84:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d86:	697b      	ldr	r3, [r7, #20]
 8007d88:	f383 8810 	msr	PRIMASK, r3
}
 8007d8c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d8e:	f3ef 8310 	mrs	r3, PRIMASK
 8007d92:	61bb      	str	r3, [r7, #24]
  return(result);
 8007d94:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d96:	633b      	str	r3, [r7, #48]	; 0x30
 8007d98:	2301      	movs	r3, #1
 8007d9a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d9c:	69fb      	ldr	r3, [r7, #28]
 8007d9e:	f383 8810 	msr	PRIMASK, r3
}
 8007da2:	46c0      	nop			; (mov r8, r8)
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	689a      	ldr	r2, [r3, #8]
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	2101      	movs	r1, #1
 8007db0:	438a      	bics	r2, r1
 8007db2:	609a      	str	r2, [r3, #8]
 8007db4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007db6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007db8:	6a3b      	ldr	r3, [r7, #32]
 8007dba:	f383 8810 	msr	PRIMASK, r3
}
 8007dbe:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2280      	movs	r2, #128	; 0x80
 8007dc4:	2120      	movs	r1, #32
 8007dc6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2278      	movs	r2, #120	; 0x78
 8007dcc:	2100      	movs	r1, #0
 8007dce:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007dd0:	2303      	movs	r3, #3
 8007dd2:	e011      	b.n	8007df8 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2220      	movs	r2, #32
 8007dd8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2280      	movs	r2, #128	; 0x80
 8007dde:	2120      	movs	r1, #32
 8007de0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2200      	movs	r2, #0
 8007de6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2200      	movs	r2, #0
 8007dec:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2278      	movs	r2, #120	; 0x78
 8007df2:	2100      	movs	r1, #0
 8007df4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007df6:	2300      	movs	r3, #0
}
 8007df8:	0018      	movs	r0, r3
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	b010      	add	sp, #64	; 0x40
 8007dfe:	bd80      	pop	{r7, pc}
 8007e00:	01ffffff 	.word	0x01ffffff
 8007e04:	fffffedf 	.word	0xfffffedf

08007e08 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b084      	sub	sp, #16
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	60f8      	str	r0, [r7, #12]
 8007e10:	60b9      	str	r1, [r7, #8]
 8007e12:	603b      	str	r3, [r7, #0]
 8007e14:	1dfb      	adds	r3, r7, #7
 8007e16:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e18:	e04b      	b.n	8007eb2 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e1a:	69bb      	ldr	r3, [r7, #24]
 8007e1c:	3301      	adds	r3, #1
 8007e1e:	d048      	beq.n	8007eb2 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e20:	f7fb ffca 	bl	8003db8 <HAL_GetTick>
 8007e24:	0002      	movs	r2, r0
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	1ad3      	subs	r3, r2, r3
 8007e2a:	69ba      	ldr	r2, [r7, #24]
 8007e2c:	429a      	cmp	r2, r3
 8007e2e:	d302      	bcc.n	8007e36 <UART_WaitOnFlagUntilTimeout+0x2e>
 8007e30:	69bb      	ldr	r3, [r7, #24]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d101      	bne.n	8007e3a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007e36:	2303      	movs	r3, #3
 8007e38:	e04b      	b.n	8007ed2 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	2204      	movs	r2, #4
 8007e42:	4013      	ands	r3, r2
 8007e44:	d035      	beq.n	8007eb2 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	69db      	ldr	r3, [r3, #28]
 8007e4c:	2208      	movs	r2, #8
 8007e4e:	4013      	ands	r3, r2
 8007e50:	2b08      	cmp	r3, #8
 8007e52:	d111      	bne.n	8007e78 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	2208      	movs	r2, #8
 8007e5a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	0018      	movs	r0, r3
 8007e60:	f000 f8f2 	bl	8008048 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	2284      	movs	r2, #132	; 0x84
 8007e68:	2108      	movs	r1, #8
 8007e6a:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	2278      	movs	r2, #120	; 0x78
 8007e70:	2100      	movs	r1, #0
 8007e72:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8007e74:	2301      	movs	r3, #1
 8007e76:	e02c      	b.n	8007ed2 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	69da      	ldr	r2, [r3, #28]
 8007e7e:	2380      	movs	r3, #128	; 0x80
 8007e80:	011b      	lsls	r3, r3, #4
 8007e82:	401a      	ands	r2, r3
 8007e84:	2380      	movs	r3, #128	; 0x80
 8007e86:	011b      	lsls	r3, r3, #4
 8007e88:	429a      	cmp	r2, r3
 8007e8a:	d112      	bne.n	8007eb2 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	2280      	movs	r2, #128	; 0x80
 8007e92:	0112      	lsls	r2, r2, #4
 8007e94:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	0018      	movs	r0, r3
 8007e9a:	f000 f8d5 	bl	8008048 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	2284      	movs	r2, #132	; 0x84
 8007ea2:	2120      	movs	r1, #32
 8007ea4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2278      	movs	r2, #120	; 0x78
 8007eaa:	2100      	movs	r1, #0
 8007eac:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007eae:	2303      	movs	r3, #3
 8007eb0:	e00f      	b.n	8007ed2 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	69db      	ldr	r3, [r3, #28]
 8007eb8:	68ba      	ldr	r2, [r7, #8]
 8007eba:	4013      	ands	r3, r2
 8007ebc:	68ba      	ldr	r2, [r7, #8]
 8007ebe:	1ad3      	subs	r3, r2, r3
 8007ec0:	425a      	negs	r2, r3
 8007ec2:	4153      	adcs	r3, r2
 8007ec4:	b2db      	uxtb	r3, r3
 8007ec6:	001a      	movs	r2, r3
 8007ec8:	1dfb      	adds	r3, r7, #7
 8007eca:	781b      	ldrb	r3, [r3, #0]
 8007ecc:	429a      	cmp	r2, r3
 8007ece:	d0a4      	beq.n	8007e1a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007ed0:	2300      	movs	r3, #0
}
 8007ed2:	0018      	movs	r0, r3
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	b004      	add	sp, #16
 8007ed8:	bd80      	pop	{r7, pc}
	...

08007edc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b090      	sub	sp, #64	; 0x40
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	60f8      	str	r0, [r7, #12]
 8007ee4:	60b9      	str	r1, [r7, #8]
 8007ee6:	1dbb      	adds	r3, r7, #6
 8007ee8:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	68ba      	ldr	r2, [r7, #8]
 8007eee:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	1dba      	adds	r2, r7, #6
 8007ef4:	2158      	movs	r1, #88	; 0x58
 8007ef6:	8812      	ldrh	r2, [r2, #0]
 8007ef8:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	1dba      	adds	r2, r7, #6
 8007efe:	215a      	movs	r1, #90	; 0x5a
 8007f00:	8812      	ldrh	r2, [r2, #0]
 8007f02:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	2200      	movs	r2, #0
 8007f08:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	689a      	ldr	r2, [r3, #8]
 8007f0e:	2380      	movs	r3, #128	; 0x80
 8007f10:	015b      	lsls	r3, r3, #5
 8007f12:	429a      	cmp	r2, r3
 8007f14:	d10d      	bne.n	8007f32 <UART_Start_Receive_IT+0x56>
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	691b      	ldr	r3, [r3, #16]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d104      	bne.n	8007f28 <UART_Start_Receive_IT+0x4c>
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	225c      	movs	r2, #92	; 0x5c
 8007f22:	4946      	ldr	r1, [pc, #280]	; (800803c <UART_Start_Receive_IT+0x160>)
 8007f24:	5299      	strh	r1, [r3, r2]
 8007f26:	e01a      	b.n	8007f5e <UART_Start_Receive_IT+0x82>
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	225c      	movs	r2, #92	; 0x5c
 8007f2c:	21ff      	movs	r1, #255	; 0xff
 8007f2e:	5299      	strh	r1, [r3, r2]
 8007f30:	e015      	b.n	8007f5e <UART_Start_Receive_IT+0x82>
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	689b      	ldr	r3, [r3, #8]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d10d      	bne.n	8007f56 <UART_Start_Receive_IT+0x7a>
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	691b      	ldr	r3, [r3, #16]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d104      	bne.n	8007f4c <UART_Start_Receive_IT+0x70>
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	225c      	movs	r2, #92	; 0x5c
 8007f46:	21ff      	movs	r1, #255	; 0xff
 8007f48:	5299      	strh	r1, [r3, r2]
 8007f4a:	e008      	b.n	8007f5e <UART_Start_Receive_IT+0x82>
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	225c      	movs	r2, #92	; 0x5c
 8007f50:	217f      	movs	r1, #127	; 0x7f
 8007f52:	5299      	strh	r1, [r3, r2]
 8007f54:	e003      	b.n	8007f5e <UART_Start_Receive_IT+0x82>
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	225c      	movs	r2, #92	; 0x5c
 8007f5a:	2100      	movs	r1, #0
 8007f5c:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	2284      	movs	r2, #132	; 0x84
 8007f62:	2100      	movs	r1, #0
 8007f64:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	2280      	movs	r2, #128	; 0x80
 8007f6a:	2122      	movs	r1, #34	; 0x22
 8007f6c:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f6e:	f3ef 8310 	mrs	r3, PRIMASK
 8007f72:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8007f74:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007f78:	2301      	movs	r3, #1
 8007f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f7e:	f383 8810 	msr	PRIMASK, r3
}
 8007f82:	46c0      	nop			; (mov r8, r8)
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	689a      	ldr	r2, [r3, #8]
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	2101      	movs	r1, #1
 8007f90:	430a      	orrs	r2, r1
 8007f92:	609a      	str	r2, [r3, #8]
 8007f94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f96:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f9a:	f383 8810 	msr	PRIMASK, r3
}
 8007f9e:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	689a      	ldr	r2, [r3, #8]
 8007fa4:	2380      	movs	r3, #128	; 0x80
 8007fa6:	015b      	lsls	r3, r3, #5
 8007fa8:	429a      	cmp	r2, r3
 8007faa:	d107      	bne.n	8007fbc <UART_Start_Receive_IT+0xe0>
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	691b      	ldr	r3, [r3, #16]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d103      	bne.n	8007fbc <UART_Start_Receive_IT+0xe0>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	4a22      	ldr	r2, [pc, #136]	; (8008040 <UART_Start_Receive_IT+0x164>)
 8007fb8:	669a      	str	r2, [r3, #104]	; 0x68
 8007fba:	e002      	b.n	8007fc2 <UART_Start_Receive_IT+0xe6>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	4a21      	ldr	r2, [pc, #132]	; (8008044 <UART_Start_Receive_IT+0x168>)
 8007fc0:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	691b      	ldr	r3, [r3, #16]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d019      	beq.n	8007ffe <UART_Start_Receive_IT+0x122>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007fca:	f3ef 8310 	mrs	r3, PRIMASK
 8007fce:	61fb      	str	r3, [r7, #28]
  return(result);
 8007fd0:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007fd2:	637b      	str	r3, [r7, #52]	; 0x34
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fd8:	6a3b      	ldr	r3, [r7, #32]
 8007fda:	f383 8810 	msr	PRIMASK, r3
}
 8007fde:	46c0      	nop			; (mov r8, r8)
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	681a      	ldr	r2, [r3, #0]
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	2190      	movs	r1, #144	; 0x90
 8007fec:	0049      	lsls	r1, r1, #1
 8007fee:	430a      	orrs	r2, r1
 8007ff0:	601a      	str	r2, [r3, #0]
 8007ff2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ff4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ff8:	f383 8810 	msr	PRIMASK, r3
}
 8007ffc:	e018      	b.n	8008030 <UART_Start_Receive_IT+0x154>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ffe:	f3ef 8310 	mrs	r3, PRIMASK
 8008002:	613b      	str	r3, [r7, #16]
  return(result);
 8008004:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008006:	63bb      	str	r3, [r7, #56]	; 0x38
 8008008:	2301      	movs	r3, #1
 800800a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	f383 8810 	msr	PRIMASK, r3
}
 8008012:	46c0      	nop			; (mov r8, r8)
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	681a      	ldr	r2, [r3, #0]
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	2120      	movs	r1, #32
 8008020:	430a      	orrs	r2, r1
 8008022:	601a      	str	r2, [r3, #0]
 8008024:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008026:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008028:	69bb      	ldr	r3, [r7, #24]
 800802a:	f383 8810 	msr	PRIMASK, r3
}
 800802e:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 8008030:	2300      	movs	r3, #0
}
 8008032:	0018      	movs	r0, r3
 8008034:	46bd      	mov	sp, r7
 8008036:	b010      	add	sp, #64	; 0x40
 8008038:	bd80      	pop	{r7, pc}
 800803a:	46c0      	nop			; (mov r8, r8)
 800803c:	000001ff 	.word	0x000001ff
 8008040:	0800834d 	.word	0x0800834d
 8008044:	08008195 	.word	0x08008195

08008048 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b08e      	sub	sp, #56	; 0x38
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008050:	f3ef 8310 	mrs	r3, PRIMASK
 8008054:	617b      	str	r3, [r7, #20]
  return(result);
 8008056:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008058:	637b      	str	r3, [r7, #52]	; 0x34
 800805a:	2301      	movs	r3, #1
 800805c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800805e:	69bb      	ldr	r3, [r7, #24]
 8008060:	f383 8810 	msr	PRIMASK, r3
}
 8008064:	46c0      	nop			; (mov r8, r8)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	681a      	ldr	r2, [r3, #0]
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	4926      	ldr	r1, [pc, #152]	; (800810c <UART_EndRxTransfer+0xc4>)
 8008072:	400a      	ands	r2, r1
 8008074:	601a      	str	r2, [r3, #0]
 8008076:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008078:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800807a:	69fb      	ldr	r3, [r7, #28]
 800807c:	f383 8810 	msr	PRIMASK, r3
}
 8008080:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008082:	f3ef 8310 	mrs	r3, PRIMASK
 8008086:	623b      	str	r3, [r7, #32]
  return(result);
 8008088:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800808a:	633b      	str	r3, [r7, #48]	; 0x30
 800808c:	2301      	movs	r3, #1
 800808e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008092:	f383 8810 	msr	PRIMASK, r3
}
 8008096:	46c0      	nop			; (mov r8, r8)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	689a      	ldr	r2, [r3, #8]
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	2101      	movs	r1, #1
 80080a4:	438a      	bics	r2, r1
 80080a6:	609a      	str	r2, [r3, #8]
 80080a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080aa:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080ae:	f383 8810 	msr	PRIMASK, r3
}
 80080b2:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080b8:	2b01      	cmp	r3, #1
 80080ba:	d118      	bne.n	80080ee <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80080bc:	f3ef 8310 	mrs	r3, PRIMASK
 80080c0:	60bb      	str	r3, [r7, #8]
  return(result);
 80080c2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80080c6:	2301      	movs	r3, #1
 80080c8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	f383 8810 	msr	PRIMASK, r3
}
 80080d0:	46c0      	nop			; (mov r8, r8)
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	681a      	ldr	r2, [r3, #0]
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	2110      	movs	r1, #16
 80080de:	438a      	bics	r2, r1
 80080e0:	601a      	str	r2, [r3, #0]
 80080e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080e6:	693b      	ldr	r3, [r7, #16]
 80080e8:	f383 8810 	msr	PRIMASK, r3
}
 80080ec:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2280      	movs	r2, #128	; 0x80
 80080f2:	2120      	movs	r1, #32
 80080f4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2200      	movs	r2, #0
 80080fa:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2200      	movs	r2, #0
 8008100:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008102:	46c0      	nop			; (mov r8, r8)
 8008104:	46bd      	mov	sp, r7
 8008106:	b00e      	add	sp, #56	; 0x38
 8008108:	bd80      	pop	{r7, pc}
 800810a:	46c0      	nop			; (mov r8, r8)
 800810c:	fffffedf 	.word	0xfffffedf

08008110 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b084      	sub	sp, #16
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800811c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	225a      	movs	r2, #90	; 0x5a
 8008122:	2100      	movs	r1, #0
 8008124:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	2252      	movs	r2, #82	; 0x52
 800812a:	2100      	movs	r1, #0
 800812c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	0018      	movs	r0, r3
 8008132:	f7ff fbb9 	bl	80078a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008136:	46c0      	nop			; (mov r8, r8)
 8008138:	46bd      	mov	sp, r7
 800813a:	b004      	add	sp, #16
 800813c:	bd80      	pop	{r7, pc}

0800813e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800813e:	b580      	push	{r7, lr}
 8008140:	b086      	sub	sp, #24
 8008142:	af00      	add	r7, sp, #0
 8008144:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008146:	f3ef 8310 	mrs	r3, PRIMASK
 800814a:	60bb      	str	r3, [r7, #8]
  return(result);
 800814c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800814e:	617b      	str	r3, [r7, #20]
 8008150:	2301      	movs	r3, #1
 8008152:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	f383 8810 	msr	PRIMASK, r3
}
 800815a:	46c0      	nop			; (mov r8, r8)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	681a      	ldr	r2, [r3, #0]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	2140      	movs	r1, #64	; 0x40
 8008168:	438a      	bics	r2, r1
 800816a:	601a      	str	r2, [r3, #0]
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008170:	693b      	ldr	r3, [r7, #16]
 8008172:	f383 8810 	msr	PRIMASK, r3
}
 8008176:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2220      	movs	r2, #32
 800817c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2200      	movs	r2, #0
 8008182:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	0018      	movs	r0, r3
 8008188:	f7ff fb86 	bl	8007898 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800818c:	46c0      	nop			; (mov r8, r8)
 800818e:	46bd      	mov	sp, r7
 8008190:	b006      	add	sp, #24
 8008192:	bd80      	pop	{r7, pc}

08008194 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b094      	sub	sp, #80	; 0x50
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800819c:	204e      	movs	r0, #78	; 0x4e
 800819e:	183b      	adds	r3, r7, r0
 80081a0:	687a      	ldr	r2, [r7, #4]
 80081a2:	215c      	movs	r1, #92	; 0x5c
 80081a4:	5a52      	ldrh	r2, [r2, r1]
 80081a6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2280      	movs	r2, #128	; 0x80
 80081ac:	589b      	ldr	r3, [r3, r2]
 80081ae:	2b22      	cmp	r3, #34	; 0x22
 80081b0:	d000      	beq.n	80081b4 <UART_RxISR_8BIT+0x20>
 80081b2:	e0ba      	b.n	800832a <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681a      	ldr	r2, [r3, #0]
 80081b8:	214c      	movs	r1, #76	; 0x4c
 80081ba:	187b      	adds	r3, r7, r1
 80081bc:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 80081be:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80081c0:	187b      	adds	r3, r7, r1
 80081c2:	881b      	ldrh	r3, [r3, #0]
 80081c4:	b2da      	uxtb	r2, r3
 80081c6:	183b      	adds	r3, r7, r0
 80081c8:	881b      	ldrh	r3, [r3, #0]
 80081ca:	b2d9      	uxtb	r1, r3
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081d0:	400a      	ands	r2, r1
 80081d2:	b2d2      	uxtb	r2, r2
 80081d4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081da:	1c5a      	adds	r2, r3, #1
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	225a      	movs	r2, #90	; 0x5a
 80081e4:	5a9b      	ldrh	r3, [r3, r2]
 80081e6:	b29b      	uxth	r3, r3
 80081e8:	3b01      	subs	r3, #1
 80081ea:	b299      	uxth	r1, r3
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	225a      	movs	r2, #90	; 0x5a
 80081f0:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	225a      	movs	r2, #90	; 0x5a
 80081f6:	5a9b      	ldrh	r3, [r3, r2]
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d000      	beq.n	8008200 <UART_RxISR_8BIT+0x6c>
 80081fe:	e09c      	b.n	800833a <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008200:	f3ef 8310 	mrs	r3, PRIMASK
 8008204:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8008206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008208:	64bb      	str	r3, [r7, #72]	; 0x48
 800820a:	2301      	movs	r3, #1
 800820c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800820e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008210:	f383 8810 	msr	PRIMASK, r3
}
 8008214:	46c0      	nop			; (mov r8, r8)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	681a      	ldr	r2, [r3, #0]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	4948      	ldr	r1, [pc, #288]	; (8008344 <UART_RxISR_8BIT+0x1b0>)
 8008222:	400a      	ands	r2, r1
 8008224:	601a      	str	r2, [r3, #0]
 8008226:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008228:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800822a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800822c:	f383 8810 	msr	PRIMASK, r3
}
 8008230:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008232:	f3ef 8310 	mrs	r3, PRIMASK
 8008236:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8008238:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800823a:	647b      	str	r3, [r7, #68]	; 0x44
 800823c:	2301      	movs	r3, #1
 800823e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008240:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008242:	f383 8810 	msr	PRIMASK, r3
}
 8008246:	46c0      	nop			; (mov r8, r8)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	689a      	ldr	r2, [r3, #8]
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	2101      	movs	r1, #1
 8008254:	438a      	bics	r2, r1
 8008256:	609a      	str	r2, [r3, #8]
 8008258:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800825a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800825c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800825e:	f383 8810 	msr	PRIMASK, r3
}
 8008262:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2280      	movs	r2, #128	; 0x80
 8008268:	2120      	movs	r1, #32
 800826a:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2200      	movs	r2, #0
 8008270:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2200      	movs	r2, #0
 8008276:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	685a      	ldr	r2, [r3, #4]
 800827e:	2380      	movs	r3, #128	; 0x80
 8008280:	041b      	lsls	r3, r3, #16
 8008282:	4013      	ands	r3, r2
 8008284:	d018      	beq.n	80082b8 <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008286:	f3ef 8310 	mrs	r3, PRIMASK
 800828a:	61bb      	str	r3, [r7, #24]
  return(result);
 800828c:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800828e:	643b      	str	r3, [r7, #64]	; 0x40
 8008290:	2301      	movs	r3, #1
 8008292:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008294:	69fb      	ldr	r3, [r7, #28]
 8008296:	f383 8810 	msr	PRIMASK, r3
}
 800829a:	46c0      	nop			; (mov r8, r8)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	681a      	ldr	r2, [r3, #0]
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	4928      	ldr	r1, [pc, #160]	; (8008348 <UART_RxISR_8BIT+0x1b4>)
 80082a8:	400a      	ands	r2, r1
 80082aa:	601a      	str	r2, [r3, #0]
 80082ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80082ae:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082b0:	6a3b      	ldr	r3, [r7, #32]
 80082b2:	f383 8810 	msr	PRIMASK, r3
}
 80082b6:	46c0      	nop			; (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082bc:	2b01      	cmp	r3, #1
 80082be:	d12f      	bne.n	8008320 <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2200      	movs	r2, #0
 80082c4:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80082c6:	f3ef 8310 	mrs	r3, PRIMASK
 80082ca:	60fb      	str	r3, [r7, #12]
  return(result);
 80082cc:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80082d0:	2301      	movs	r3, #1
 80082d2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082d4:	693b      	ldr	r3, [r7, #16]
 80082d6:	f383 8810 	msr	PRIMASK, r3
}
 80082da:	46c0      	nop			; (mov r8, r8)
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	681a      	ldr	r2, [r3, #0]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	2110      	movs	r1, #16
 80082e8:	438a      	bics	r2, r1
 80082ea:	601a      	str	r2, [r3, #0]
 80082ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082ee:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	f383 8810 	msr	PRIMASK, r3
}
 80082f6:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	69db      	ldr	r3, [r3, #28]
 80082fe:	2210      	movs	r2, #16
 8008300:	4013      	ands	r3, r2
 8008302:	2b10      	cmp	r3, #16
 8008304:	d103      	bne.n	800830e <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	2210      	movs	r2, #16
 800830c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2258      	movs	r2, #88	; 0x58
 8008312:	5a9a      	ldrh	r2, [r3, r2]
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	0011      	movs	r1, r2
 8008318:	0018      	movs	r0, r3
 800831a:	f7ff facd 	bl	80078b8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800831e:	e00c      	b.n	800833a <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	0018      	movs	r0, r3
 8008324:	f7fa fb46 	bl	80029b4 <HAL_UART_RxCpltCallback>
}
 8008328:	e007      	b.n	800833a <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	699a      	ldr	r2, [r3, #24]
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	2108      	movs	r1, #8
 8008336:	430a      	orrs	r2, r1
 8008338:	619a      	str	r2, [r3, #24]
}
 800833a:	46c0      	nop			; (mov r8, r8)
 800833c:	46bd      	mov	sp, r7
 800833e:	b014      	add	sp, #80	; 0x50
 8008340:	bd80      	pop	{r7, pc}
 8008342:	46c0      	nop			; (mov r8, r8)
 8008344:	fffffedf 	.word	0xfffffedf
 8008348:	fbffffff 	.word	0xfbffffff

0800834c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b094      	sub	sp, #80	; 0x50
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008354:	204e      	movs	r0, #78	; 0x4e
 8008356:	183b      	adds	r3, r7, r0
 8008358:	687a      	ldr	r2, [r7, #4]
 800835a:	215c      	movs	r1, #92	; 0x5c
 800835c:	5a52      	ldrh	r2, [r2, r1]
 800835e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2280      	movs	r2, #128	; 0x80
 8008364:	589b      	ldr	r3, [r3, r2]
 8008366:	2b22      	cmp	r3, #34	; 0x22
 8008368:	d000      	beq.n	800836c <UART_RxISR_16BIT+0x20>
 800836a:	e0ba      	b.n	80084e2 <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681a      	ldr	r2, [r3, #0]
 8008370:	214c      	movs	r1, #76	; 0x4c
 8008372:	187b      	adds	r3, r7, r1
 8008374:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8008376:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800837c:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 800837e:	187b      	adds	r3, r7, r1
 8008380:	183a      	adds	r2, r7, r0
 8008382:	881b      	ldrh	r3, [r3, #0]
 8008384:	8812      	ldrh	r2, [r2, #0]
 8008386:	4013      	ands	r3, r2
 8008388:	b29a      	uxth	r2, r3
 800838a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800838c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008392:	1c9a      	adds	r2, r3, #2
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	225a      	movs	r2, #90	; 0x5a
 800839c:	5a9b      	ldrh	r3, [r3, r2]
 800839e:	b29b      	uxth	r3, r3
 80083a0:	3b01      	subs	r3, #1
 80083a2:	b299      	uxth	r1, r3
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	225a      	movs	r2, #90	; 0x5a
 80083a8:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	225a      	movs	r2, #90	; 0x5a
 80083ae:	5a9b      	ldrh	r3, [r3, r2]
 80083b0:	b29b      	uxth	r3, r3
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d000      	beq.n	80083b8 <UART_RxISR_16BIT+0x6c>
 80083b6:	e09c      	b.n	80084f2 <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083b8:	f3ef 8310 	mrs	r3, PRIMASK
 80083bc:	623b      	str	r3, [r7, #32]
  return(result);
 80083be:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80083c0:	647b      	str	r3, [r7, #68]	; 0x44
 80083c2:	2301      	movs	r3, #1
 80083c4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083c8:	f383 8810 	msr	PRIMASK, r3
}
 80083cc:	46c0      	nop			; (mov r8, r8)
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	681a      	ldr	r2, [r3, #0]
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4948      	ldr	r1, [pc, #288]	; (80084fc <UART_RxISR_16BIT+0x1b0>)
 80083da:	400a      	ands	r2, r1
 80083dc:	601a      	str	r2, [r3, #0]
 80083de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80083e0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083e4:	f383 8810 	msr	PRIMASK, r3
}
 80083e8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083ea:	f3ef 8310 	mrs	r3, PRIMASK
 80083ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 80083f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083f2:	643b      	str	r3, [r7, #64]	; 0x40
 80083f4:	2301      	movs	r3, #1
 80083f6:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083fa:	f383 8810 	msr	PRIMASK, r3
}
 80083fe:	46c0      	nop			; (mov r8, r8)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	689a      	ldr	r2, [r3, #8]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	2101      	movs	r1, #1
 800840c:	438a      	bics	r2, r1
 800840e:	609a      	str	r2, [r3, #8]
 8008410:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008412:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008414:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008416:	f383 8810 	msr	PRIMASK, r3
}
 800841a:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2280      	movs	r2, #128	; 0x80
 8008420:	2120      	movs	r1, #32
 8008422:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2200      	movs	r2, #0
 8008428:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2200      	movs	r2, #0
 800842e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	685a      	ldr	r2, [r3, #4]
 8008436:	2380      	movs	r3, #128	; 0x80
 8008438:	041b      	lsls	r3, r3, #16
 800843a:	4013      	ands	r3, r2
 800843c:	d018      	beq.n	8008470 <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800843e:	f3ef 8310 	mrs	r3, PRIMASK
 8008442:	617b      	str	r3, [r7, #20]
  return(result);
 8008444:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008446:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008448:	2301      	movs	r3, #1
 800844a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800844c:	69bb      	ldr	r3, [r7, #24]
 800844e:	f383 8810 	msr	PRIMASK, r3
}
 8008452:	46c0      	nop			; (mov r8, r8)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	681a      	ldr	r2, [r3, #0]
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	4928      	ldr	r1, [pc, #160]	; (8008500 <UART_RxISR_16BIT+0x1b4>)
 8008460:	400a      	ands	r2, r1
 8008462:	601a      	str	r2, [r3, #0]
 8008464:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008466:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008468:	69fb      	ldr	r3, [r7, #28]
 800846a:	f383 8810 	msr	PRIMASK, r3
}
 800846e:	46c0      	nop			; (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008474:	2b01      	cmp	r3, #1
 8008476:	d12f      	bne.n	80084d8 <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2200      	movs	r2, #0
 800847c:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800847e:	f3ef 8310 	mrs	r3, PRIMASK
 8008482:	60bb      	str	r3, [r7, #8]
  return(result);
 8008484:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008486:	63bb      	str	r3, [r7, #56]	; 0x38
 8008488:	2301      	movs	r3, #1
 800848a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	f383 8810 	msr	PRIMASK, r3
}
 8008492:	46c0      	nop			; (mov r8, r8)
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	681a      	ldr	r2, [r3, #0]
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	2110      	movs	r1, #16
 80084a0:	438a      	bics	r2, r1
 80084a2:	601a      	str	r2, [r3, #0]
 80084a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084a6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084a8:	693b      	ldr	r3, [r7, #16]
 80084aa:	f383 8810 	msr	PRIMASK, r3
}
 80084ae:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	69db      	ldr	r3, [r3, #28]
 80084b6:	2210      	movs	r2, #16
 80084b8:	4013      	ands	r3, r2
 80084ba:	2b10      	cmp	r3, #16
 80084bc:	d103      	bne.n	80084c6 <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	2210      	movs	r2, #16
 80084c4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2258      	movs	r2, #88	; 0x58
 80084ca:	5a9a      	ldrh	r2, [r3, r2]
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	0011      	movs	r1, r2
 80084d0:	0018      	movs	r0, r3
 80084d2:	f7ff f9f1 	bl	80078b8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80084d6:	e00c      	b.n	80084f2 <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	0018      	movs	r0, r3
 80084dc:	f7fa fa6a 	bl	80029b4 <HAL_UART_RxCpltCallback>
}
 80084e0:	e007      	b.n	80084f2 <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	699a      	ldr	r2, [r3, #24]
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	2108      	movs	r1, #8
 80084ee:	430a      	orrs	r2, r1
 80084f0:	619a      	str	r2, [r3, #24]
}
 80084f2:	46c0      	nop			; (mov r8, r8)
 80084f4:	46bd      	mov	sp, r7
 80084f6:	b014      	add	sp, #80	; 0x50
 80084f8:	bd80      	pop	{r7, pc}
 80084fa:	46c0      	nop			; (mov r8, r8)
 80084fc:	fffffedf 	.word	0xfffffedf
 8008500:	fbffffff 	.word	0xfbffffff

08008504 <__errno>:
 8008504:	4b01      	ldr	r3, [pc, #4]	; (800850c <__errno+0x8>)
 8008506:	6818      	ldr	r0, [r3, #0]
 8008508:	4770      	bx	lr
 800850a:	46c0      	nop			; (mov r8, r8)
 800850c:	20000034 	.word	0x20000034

08008510 <__libc_init_array>:
 8008510:	b570      	push	{r4, r5, r6, lr}
 8008512:	2600      	movs	r6, #0
 8008514:	4d0c      	ldr	r5, [pc, #48]	; (8008548 <__libc_init_array+0x38>)
 8008516:	4c0d      	ldr	r4, [pc, #52]	; (800854c <__libc_init_array+0x3c>)
 8008518:	1b64      	subs	r4, r4, r5
 800851a:	10a4      	asrs	r4, r4, #2
 800851c:	42a6      	cmp	r6, r4
 800851e:	d109      	bne.n	8008534 <__libc_init_array+0x24>
 8008520:	2600      	movs	r6, #0
 8008522:	f004 fd65 	bl	800cff0 <_init>
 8008526:	4d0a      	ldr	r5, [pc, #40]	; (8008550 <__libc_init_array+0x40>)
 8008528:	4c0a      	ldr	r4, [pc, #40]	; (8008554 <__libc_init_array+0x44>)
 800852a:	1b64      	subs	r4, r4, r5
 800852c:	10a4      	asrs	r4, r4, #2
 800852e:	42a6      	cmp	r6, r4
 8008530:	d105      	bne.n	800853e <__libc_init_array+0x2e>
 8008532:	bd70      	pop	{r4, r5, r6, pc}
 8008534:	00b3      	lsls	r3, r6, #2
 8008536:	58eb      	ldr	r3, [r5, r3]
 8008538:	4798      	blx	r3
 800853a:	3601      	adds	r6, #1
 800853c:	e7ee      	b.n	800851c <__libc_init_array+0xc>
 800853e:	00b3      	lsls	r3, r6, #2
 8008540:	58eb      	ldr	r3, [r5, r3]
 8008542:	4798      	blx	r3
 8008544:	3601      	adds	r6, #1
 8008546:	e7f2      	b.n	800852e <__libc_init_array+0x1e>
 8008548:	0800d61c 	.word	0x0800d61c
 800854c:	0800d61c 	.word	0x0800d61c
 8008550:	0800d61c 	.word	0x0800d61c
 8008554:	0800d620 	.word	0x0800d620

08008558 <memcpy>:
 8008558:	2300      	movs	r3, #0
 800855a:	b510      	push	{r4, lr}
 800855c:	429a      	cmp	r2, r3
 800855e:	d100      	bne.n	8008562 <memcpy+0xa>
 8008560:	bd10      	pop	{r4, pc}
 8008562:	5ccc      	ldrb	r4, [r1, r3]
 8008564:	54c4      	strb	r4, [r0, r3]
 8008566:	3301      	adds	r3, #1
 8008568:	e7f8      	b.n	800855c <memcpy+0x4>

0800856a <memset>:
 800856a:	0003      	movs	r3, r0
 800856c:	1882      	adds	r2, r0, r2
 800856e:	4293      	cmp	r3, r2
 8008570:	d100      	bne.n	8008574 <memset+0xa>
 8008572:	4770      	bx	lr
 8008574:	7019      	strb	r1, [r3, #0]
 8008576:	3301      	adds	r3, #1
 8008578:	e7f9      	b.n	800856e <memset+0x4>

0800857a <__cvt>:
 800857a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800857c:	001e      	movs	r6, r3
 800857e:	2300      	movs	r3, #0
 8008580:	0014      	movs	r4, r2
 8008582:	b08b      	sub	sp, #44	; 0x2c
 8008584:	429e      	cmp	r6, r3
 8008586:	da04      	bge.n	8008592 <__cvt+0x18>
 8008588:	2180      	movs	r1, #128	; 0x80
 800858a:	0609      	lsls	r1, r1, #24
 800858c:	1873      	adds	r3, r6, r1
 800858e:	001e      	movs	r6, r3
 8008590:	232d      	movs	r3, #45	; 0x2d
 8008592:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008594:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008596:	7013      	strb	r3, [r2, #0]
 8008598:	2320      	movs	r3, #32
 800859a:	2203      	movs	r2, #3
 800859c:	439f      	bics	r7, r3
 800859e:	2f46      	cmp	r7, #70	; 0x46
 80085a0:	d007      	beq.n	80085b2 <__cvt+0x38>
 80085a2:	003b      	movs	r3, r7
 80085a4:	3b45      	subs	r3, #69	; 0x45
 80085a6:	4259      	negs	r1, r3
 80085a8:	414b      	adcs	r3, r1
 80085aa:	9910      	ldr	r1, [sp, #64]	; 0x40
 80085ac:	3a01      	subs	r2, #1
 80085ae:	18cb      	adds	r3, r1, r3
 80085b0:	9310      	str	r3, [sp, #64]	; 0x40
 80085b2:	ab09      	add	r3, sp, #36	; 0x24
 80085b4:	9304      	str	r3, [sp, #16]
 80085b6:	ab08      	add	r3, sp, #32
 80085b8:	9303      	str	r3, [sp, #12]
 80085ba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80085bc:	9200      	str	r2, [sp, #0]
 80085be:	9302      	str	r3, [sp, #8]
 80085c0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80085c2:	0022      	movs	r2, r4
 80085c4:	9301      	str	r3, [sp, #4]
 80085c6:	0033      	movs	r3, r6
 80085c8:	f001 fdde 	bl	800a188 <_dtoa_r>
 80085cc:	0005      	movs	r5, r0
 80085ce:	2f47      	cmp	r7, #71	; 0x47
 80085d0:	d102      	bne.n	80085d8 <__cvt+0x5e>
 80085d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80085d4:	07db      	lsls	r3, r3, #31
 80085d6:	d528      	bpl.n	800862a <__cvt+0xb0>
 80085d8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80085da:	18eb      	adds	r3, r5, r3
 80085dc:	9307      	str	r3, [sp, #28]
 80085de:	2f46      	cmp	r7, #70	; 0x46
 80085e0:	d114      	bne.n	800860c <__cvt+0x92>
 80085e2:	782b      	ldrb	r3, [r5, #0]
 80085e4:	2b30      	cmp	r3, #48	; 0x30
 80085e6:	d10c      	bne.n	8008602 <__cvt+0x88>
 80085e8:	2200      	movs	r2, #0
 80085ea:	2300      	movs	r3, #0
 80085ec:	0020      	movs	r0, r4
 80085ee:	0031      	movs	r1, r6
 80085f0:	f7f7 ff2c 	bl	800044c <__aeabi_dcmpeq>
 80085f4:	2800      	cmp	r0, #0
 80085f6:	d104      	bne.n	8008602 <__cvt+0x88>
 80085f8:	2301      	movs	r3, #1
 80085fa:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80085fc:	1a9b      	subs	r3, r3, r2
 80085fe:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008600:	6013      	str	r3, [r2, #0]
 8008602:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008604:	9a07      	ldr	r2, [sp, #28]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	18d3      	adds	r3, r2, r3
 800860a:	9307      	str	r3, [sp, #28]
 800860c:	2200      	movs	r2, #0
 800860e:	2300      	movs	r3, #0
 8008610:	0020      	movs	r0, r4
 8008612:	0031      	movs	r1, r6
 8008614:	f7f7 ff1a 	bl	800044c <__aeabi_dcmpeq>
 8008618:	2800      	cmp	r0, #0
 800861a:	d001      	beq.n	8008620 <__cvt+0xa6>
 800861c:	9b07      	ldr	r3, [sp, #28]
 800861e:	9309      	str	r3, [sp, #36]	; 0x24
 8008620:	2230      	movs	r2, #48	; 0x30
 8008622:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008624:	9907      	ldr	r1, [sp, #28]
 8008626:	428b      	cmp	r3, r1
 8008628:	d306      	bcc.n	8008638 <__cvt+0xbe>
 800862a:	0028      	movs	r0, r5
 800862c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800862e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008630:	1b5b      	subs	r3, r3, r5
 8008632:	6013      	str	r3, [r2, #0]
 8008634:	b00b      	add	sp, #44	; 0x2c
 8008636:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008638:	1c59      	adds	r1, r3, #1
 800863a:	9109      	str	r1, [sp, #36]	; 0x24
 800863c:	701a      	strb	r2, [r3, #0]
 800863e:	e7f0      	b.n	8008622 <__cvt+0xa8>

08008640 <__exponent>:
 8008640:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008642:	1c83      	adds	r3, r0, #2
 8008644:	b087      	sub	sp, #28
 8008646:	9303      	str	r3, [sp, #12]
 8008648:	0005      	movs	r5, r0
 800864a:	000c      	movs	r4, r1
 800864c:	232b      	movs	r3, #43	; 0x2b
 800864e:	7002      	strb	r2, [r0, #0]
 8008650:	2900      	cmp	r1, #0
 8008652:	da01      	bge.n	8008658 <__exponent+0x18>
 8008654:	424c      	negs	r4, r1
 8008656:	3302      	adds	r3, #2
 8008658:	706b      	strb	r3, [r5, #1]
 800865a:	2c09      	cmp	r4, #9
 800865c:	dd31      	ble.n	80086c2 <__exponent+0x82>
 800865e:	270a      	movs	r7, #10
 8008660:	ab04      	add	r3, sp, #16
 8008662:	1dde      	adds	r6, r3, #7
 8008664:	0020      	movs	r0, r4
 8008666:	0039      	movs	r1, r7
 8008668:	9601      	str	r6, [sp, #4]
 800866a:	f7f7 fed9 	bl	8000420 <__aeabi_idivmod>
 800866e:	3e01      	subs	r6, #1
 8008670:	3130      	adds	r1, #48	; 0x30
 8008672:	0020      	movs	r0, r4
 8008674:	7031      	strb	r1, [r6, #0]
 8008676:	0039      	movs	r1, r7
 8008678:	9402      	str	r4, [sp, #8]
 800867a:	f7f7 fdeb 	bl	8000254 <__divsi3>
 800867e:	9b02      	ldr	r3, [sp, #8]
 8008680:	0004      	movs	r4, r0
 8008682:	2b63      	cmp	r3, #99	; 0x63
 8008684:	dcee      	bgt.n	8008664 <__exponent+0x24>
 8008686:	9b01      	ldr	r3, [sp, #4]
 8008688:	3430      	adds	r4, #48	; 0x30
 800868a:	1e9a      	subs	r2, r3, #2
 800868c:	0013      	movs	r3, r2
 800868e:	9903      	ldr	r1, [sp, #12]
 8008690:	7014      	strb	r4, [r2, #0]
 8008692:	a804      	add	r0, sp, #16
 8008694:	3007      	adds	r0, #7
 8008696:	4298      	cmp	r0, r3
 8008698:	d80e      	bhi.n	80086b8 <__exponent+0x78>
 800869a:	ab04      	add	r3, sp, #16
 800869c:	3307      	adds	r3, #7
 800869e:	2000      	movs	r0, #0
 80086a0:	429a      	cmp	r2, r3
 80086a2:	d804      	bhi.n	80086ae <__exponent+0x6e>
 80086a4:	ab04      	add	r3, sp, #16
 80086a6:	3009      	adds	r0, #9
 80086a8:	18c0      	adds	r0, r0, r3
 80086aa:	9b01      	ldr	r3, [sp, #4]
 80086ac:	1ac0      	subs	r0, r0, r3
 80086ae:	9b03      	ldr	r3, [sp, #12]
 80086b0:	1818      	adds	r0, r3, r0
 80086b2:	1b40      	subs	r0, r0, r5
 80086b4:	b007      	add	sp, #28
 80086b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086b8:	7818      	ldrb	r0, [r3, #0]
 80086ba:	3301      	adds	r3, #1
 80086bc:	7008      	strb	r0, [r1, #0]
 80086be:	3101      	adds	r1, #1
 80086c0:	e7e7      	b.n	8008692 <__exponent+0x52>
 80086c2:	2330      	movs	r3, #48	; 0x30
 80086c4:	18e4      	adds	r4, r4, r3
 80086c6:	70ab      	strb	r3, [r5, #2]
 80086c8:	1d28      	adds	r0, r5, #4
 80086ca:	70ec      	strb	r4, [r5, #3]
 80086cc:	e7f1      	b.n	80086b2 <__exponent+0x72>
	...

080086d0 <_printf_float>:
 80086d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80086d2:	b095      	sub	sp, #84	; 0x54
 80086d4:	000c      	movs	r4, r1
 80086d6:	9209      	str	r2, [sp, #36]	; 0x24
 80086d8:	001e      	movs	r6, r3
 80086da:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80086dc:	0007      	movs	r7, r0
 80086de:	f002 ffe3 	bl	800b6a8 <_localeconv_r>
 80086e2:	6803      	ldr	r3, [r0, #0]
 80086e4:	0018      	movs	r0, r3
 80086e6:	930c      	str	r3, [sp, #48]	; 0x30
 80086e8:	f7f7 fd0e 	bl	8000108 <strlen>
 80086ec:	2300      	movs	r3, #0
 80086ee:	9312      	str	r3, [sp, #72]	; 0x48
 80086f0:	7e23      	ldrb	r3, [r4, #24]
 80086f2:	2207      	movs	r2, #7
 80086f4:	930a      	str	r3, [sp, #40]	; 0x28
 80086f6:	6823      	ldr	r3, [r4, #0]
 80086f8:	900e      	str	r0, [sp, #56]	; 0x38
 80086fa:	930d      	str	r3, [sp, #52]	; 0x34
 80086fc:	990d      	ldr	r1, [sp, #52]	; 0x34
 80086fe:	682b      	ldr	r3, [r5, #0]
 8008700:	05c9      	lsls	r1, r1, #23
 8008702:	d547      	bpl.n	8008794 <_printf_float+0xc4>
 8008704:	189b      	adds	r3, r3, r2
 8008706:	4393      	bics	r3, r2
 8008708:	001a      	movs	r2, r3
 800870a:	3208      	adds	r2, #8
 800870c:	602a      	str	r2, [r5, #0]
 800870e:	681a      	ldr	r2, [r3, #0]
 8008710:	685b      	ldr	r3, [r3, #4]
 8008712:	64a2      	str	r2, [r4, #72]	; 0x48
 8008714:	64e3      	str	r3, [r4, #76]	; 0x4c
 8008716:	2201      	movs	r2, #1
 8008718:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800871a:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800871c:	930b      	str	r3, [sp, #44]	; 0x2c
 800871e:	006b      	lsls	r3, r5, #1
 8008720:	085b      	lsrs	r3, r3, #1
 8008722:	930f      	str	r3, [sp, #60]	; 0x3c
 8008724:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008726:	4ba7      	ldr	r3, [pc, #668]	; (80089c4 <_printf_float+0x2f4>)
 8008728:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800872a:	4252      	negs	r2, r2
 800872c:	f7f9 fc68 	bl	8002000 <__aeabi_dcmpun>
 8008730:	2800      	cmp	r0, #0
 8008732:	d131      	bne.n	8008798 <_printf_float+0xc8>
 8008734:	2201      	movs	r2, #1
 8008736:	4ba3      	ldr	r3, [pc, #652]	; (80089c4 <_printf_float+0x2f4>)
 8008738:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800873a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800873c:	4252      	negs	r2, r2
 800873e:	f7f7 fe95 	bl	800046c <__aeabi_dcmple>
 8008742:	2800      	cmp	r0, #0
 8008744:	d128      	bne.n	8008798 <_printf_float+0xc8>
 8008746:	2200      	movs	r2, #0
 8008748:	2300      	movs	r3, #0
 800874a:	0029      	movs	r1, r5
 800874c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800874e:	f7f7 fe83 	bl	8000458 <__aeabi_dcmplt>
 8008752:	2800      	cmp	r0, #0
 8008754:	d003      	beq.n	800875e <_printf_float+0x8e>
 8008756:	0023      	movs	r3, r4
 8008758:	222d      	movs	r2, #45	; 0x2d
 800875a:	3343      	adds	r3, #67	; 0x43
 800875c:	701a      	strb	r2, [r3, #0]
 800875e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008760:	4d99      	ldr	r5, [pc, #612]	; (80089c8 <_printf_float+0x2f8>)
 8008762:	2b47      	cmp	r3, #71	; 0x47
 8008764:	d900      	bls.n	8008768 <_printf_float+0x98>
 8008766:	4d99      	ldr	r5, [pc, #612]	; (80089cc <_printf_float+0x2fc>)
 8008768:	2303      	movs	r3, #3
 800876a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800876c:	6123      	str	r3, [r4, #16]
 800876e:	3301      	adds	r3, #1
 8008770:	439a      	bics	r2, r3
 8008772:	2300      	movs	r3, #0
 8008774:	6022      	str	r2, [r4, #0]
 8008776:	930b      	str	r3, [sp, #44]	; 0x2c
 8008778:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800877a:	0021      	movs	r1, r4
 800877c:	0038      	movs	r0, r7
 800877e:	9600      	str	r6, [sp, #0]
 8008780:	aa13      	add	r2, sp, #76	; 0x4c
 8008782:	f000 f9e7 	bl	8008b54 <_printf_common>
 8008786:	1c43      	adds	r3, r0, #1
 8008788:	d000      	beq.n	800878c <_printf_float+0xbc>
 800878a:	e0a2      	b.n	80088d2 <_printf_float+0x202>
 800878c:	2001      	movs	r0, #1
 800878e:	4240      	negs	r0, r0
 8008790:	b015      	add	sp, #84	; 0x54
 8008792:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008794:	3307      	adds	r3, #7
 8008796:	e7b6      	b.n	8008706 <_printf_float+0x36>
 8008798:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800879a:	002b      	movs	r3, r5
 800879c:	0010      	movs	r0, r2
 800879e:	0029      	movs	r1, r5
 80087a0:	f7f9 fc2e 	bl	8002000 <__aeabi_dcmpun>
 80087a4:	2800      	cmp	r0, #0
 80087a6:	d00b      	beq.n	80087c0 <_printf_float+0xf0>
 80087a8:	2d00      	cmp	r5, #0
 80087aa:	da03      	bge.n	80087b4 <_printf_float+0xe4>
 80087ac:	0023      	movs	r3, r4
 80087ae:	222d      	movs	r2, #45	; 0x2d
 80087b0:	3343      	adds	r3, #67	; 0x43
 80087b2:	701a      	strb	r2, [r3, #0]
 80087b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087b6:	4d86      	ldr	r5, [pc, #536]	; (80089d0 <_printf_float+0x300>)
 80087b8:	2b47      	cmp	r3, #71	; 0x47
 80087ba:	d9d5      	bls.n	8008768 <_printf_float+0x98>
 80087bc:	4d85      	ldr	r5, [pc, #532]	; (80089d4 <_printf_float+0x304>)
 80087be:	e7d3      	b.n	8008768 <_printf_float+0x98>
 80087c0:	2220      	movs	r2, #32
 80087c2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80087c4:	6863      	ldr	r3, [r4, #4]
 80087c6:	4391      	bics	r1, r2
 80087c8:	910f      	str	r1, [sp, #60]	; 0x3c
 80087ca:	1c5a      	adds	r2, r3, #1
 80087cc:	d149      	bne.n	8008862 <_printf_float+0x192>
 80087ce:	3307      	adds	r3, #7
 80087d0:	6063      	str	r3, [r4, #4]
 80087d2:	2380      	movs	r3, #128	; 0x80
 80087d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80087d6:	00db      	lsls	r3, r3, #3
 80087d8:	4313      	orrs	r3, r2
 80087da:	2200      	movs	r2, #0
 80087dc:	9206      	str	r2, [sp, #24]
 80087de:	aa12      	add	r2, sp, #72	; 0x48
 80087e0:	9205      	str	r2, [sp, #20]
 80087e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80087e4:	a908      	add	r1, sp, #32
 80087e6:	9204      	str	r2, [sp, #16]
 80087e8:	aa11      	add	r2, sp, #68	; 0x44
 80087ea:	9203      	str	r2, [sp, #12]
 80087ec:	2223      	movs	r2, #35	; 0x23
 80087ee:	6023      	str	r3, [r4, #0]
 80087f0:	9301      	str	r3, [sp, #4]
 80087f2:	6863      	ldr	r3, [r4, #4]
 80087f4:	1852      	adds	r2, r2, r1
 80087f6:	9202      	str	r2, [sp, #8]
 80087f8:	9300      	str	r3, [sp, #0]
 80087fa:	0038      	movs	r0, r7
 80087fc:	002b      	movs	r3, r5
 80087fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008800:	f7ff febb 	bl	800857a <__cvt>
 8008804:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008806:	0005      	movs	r5, r0
 8008808:	9911      	ldr	r1, [sp, #68]	; 0x44
 800880a:	2b47      	cmp	r3, #71	; 0x47
 800880c:	d108      	bne.n	8008820 <_printf_float+0x150>
 800880e:	1ccb      	adds	r3, r1, #3
 8008810:	db02      	blt.n	8008818 <_printf_float+0x148>
 8008812:	6863      	ldr	r3, [r4, #4]
 8008814:	4299      	cmp	r1, r3
 8008816:	dd48      	ble.n	80088aa <_printf_float+0x1da>
 8008818:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800881a:	3b02      	subs	r3, #2
 800881c:	b2db      	uxtb	r3, r3
 800881e:	930a      	str	r3, [sp, #40]	; 0x28
 8008820:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008822:	2b65      	cmp	r3, #101	; 0x65
 8008824:	d824      	bhi.n	8008870 <_printf_float+0x1a0>
 8008826:	0020      	movs	r0, r4
 8008828:	001a      	movs	r2, r3
 800882a:	3901      	subs	r1, #1
 800882c:	3050      	adds	r0, #80	; 0x50
 800882e:	9111      	str	r1, [sp, #68]	; 0x44
 8008830:	f7ff ff06 	bl	8008640 <__exponent>
 8008834:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008836:	900b      	str	r0, [sp, #44]	; 0x2c
 8008838:	1813      	adds	r3, r2, r0
 800883a:	6123      	str	r3, [r4, #16]
 800883c:	2a01      	cmp	r2, #1
 800883e:	dc02      	bgt.n	8008846 <_printf_float+0x176>
 8008840:	6822      	ldr	r2, [r4, #0]
 8008842:	07d2      	lsls	r2, r2, #31
 8008844:	d501      	bpl.n	800884a <_printf_float+0x17a>
 8008846:	3301      	adds	r3, #1
 8008848:	6123      	str	r3, [r4, #16]
 800884a:	2323      	movs	r3, #35	; 0x23
 800884c:	aa08      	add	r2, sp, #32
 800884e:	189b      	adds	r3, r3, r2
 8008850:	781b      	ldrb	r3, [r3, #0]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d100      	bne.n	8008858 <_printf_float+0x188>
 8008856:	e78f      	b.n	8008778 <_printf_float+0xa8>
 8008858:	0023      	movs	r3, r4
 800885a:	222d      	movs	r2, #45	; 0x2d
 800885c:	3343      	adds	r3, #67	; 0x43
 800885e:	701a      	strb	r2, [r3, #0]
 8008860:	e78a      	b.n	8008778 <_printf_float+0xa8>
 8008862:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008864:	2a47      	cmp	r2, #71	; 0x47
 8008866:	d1b4      	bne.n	80087d2 <_printf_float+0x102>
 8008868:	2b00      	cmp	r3, #0
 800886a:	d1b2      	bne.n	80087d2 <_printf_float+0x102>
 800886c:	3301      	adds	r3, #1
 800886e:	e7af      	b.n	80087d0 <_printf_float+0x100>
 8008870:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008872:	2b66      	cmp	r3, #102	; 0x66
 8008874:	d11b      	bne.n	80088ae <_printf_float+0x1de>
 8008876:	6863      	ldr	r3, [r4, #4]
 8008878:	2900      	cmp	r1, #0
 800887a:	dd0d      	ble.n	8008898 <_printf_float+0x1c8>
 800887c:	6121      	str	r1, [r4, #16]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d102      	bne.n	8008888 <_printf_float+0x1b8>
 8008882:	6822      	ldr	r2, [r4, #0]
 8008884:	07d2      	lsls	r2, r2, #31
 8008886:	d502      	bpl.n	800888e <_printf_float+0x1be>
 8008888:	3301      	adds	r3, #1
 800888a:	1859      	adds	r1, r3, r1
 800888c:	6121      	str	r1, [r4, #16]
 800888e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008890:	65a3      	str	r3, [r4, #88]	; 0x58
 8008892:	2300      	movs	r3, #0
 8008894:	930b      	str	r3, [sp, #44]	; 0x2c
 8008896:	e7d8      	b.n	800884a <_printf_float+0x17a>
 8008898:	2b00      	cmp	r3, #0
 800889a:	d103      	bne.n	80088a4 <_printf_float+0x1d4>
 800889c:	2201      	movs	r2, #1
 800889e:	6821      	ldr	r1, [r4, #0]
 80088a0:	4211      	tst	r1, r2
 80088a2:	d000      	beq.n	80088a6 <_printf_float+0x1d6>
 80088a4:	1c9a      	adds	r2, r3, #2
 80088a6:	6122      	str	r2, [r4, #16]
 80088a8:	e7f1      	b.n	800888e <_printf_float+0x1be>
 80088aa:	2367      	movs	r3, #103	; 0x67
 80088ac:	930a      	str	r3, [sp, #40]	; 0x28
 80088ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80088b0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80088b2:	4293      	cmp	r3, r2
 80088b4:	db06      	blt.n	80088c4 <_printf_float+0x1f4>
 80088b6:	6822      	ldr	r2, [r4, #0]
 80088b8:	6123      	str	r3, [r4, #16]
 80088ba:	07d2      	lsls	r2, r2, #31
 80088bc:	d5e7      	bpl.n	800888e <_printf_float+0x1be>
 80088be:	3301      	adds	r3, #1
 80088c0:	6123      	str	r3, [r4, #16]
 80088c2:	e7e4      	b.n	800888e <_printf_float+0x1be>
 80088c4:	2101      	movs	r1, #1
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	dc01      	bgt.n	80088ce <_printf_float+0x1fe>
 80088ca:	1849      	adds	r1, r1, r1
 80088cc:	1ac9      	subs	r1, r1, r3
 80088ce:	1852      	adds	r2, r2, r1
 80088d0:	e7e9      	b.n	80088a6 <_printf_float+0x1d6>
 80088d2:	6822      	ldr	r2, [r4, #0]
 80088d4:	0553      	lsls	r3, r2, #21
 80088d6:	d407      	bmi.n	80088e8 <_printf_float+0x218>
 80088d8:	6923      	ldr	r3, [r4, #16]
 80088da:	002a      	movs	r2, r5
 80088dc:	0038      	movs	r0, r7
 80088de:	9909      	ldr	r1, [sp, #36]	; 0x24
 80088e0:	47b0      	blx	r6
 80088e2:	1c43      	adds	r3, r0, #1
 80088e4:	d128      	bne.n	8008938 <_printf_float+0x268>
 80088e6:	e751      	b.n	800878c <_printf_float+0xbc>
 80088e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088ea:	2b65      	cmp	r3, #101	; 0x65
 80088ec:	d800      	bhi.n	80088f0 <_printf_float+0x220>
 80088ee:	e0e1      	b.n	8008ab4 <_printf_float+0x3e4>
 80088f0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80088f2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80088f4:	2200      	movs	r2, #0
 80088f6:	2300      	movs	r3, #0
 80088f8:	f7f7 fda8 	bl	800044c <__aeabi_dcmpeq>
 80088fc:	2800      	cmp	r0, #0
 80088fe:	d031      	beq.n	8008964 <_printf_float+0x294>
 8008900:	2301      	movs	r3, #1
 8008902:	0038      	movs	r0, r7
 8008904:	4a34      	ldr	r2, [pc, #208]	; (80089d8 <_printf_float+0x308>)
 8008906:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008908:	47b0      	blx	r6
 800890a:	1c43      	adds	r3, r0, #1
 800890c:	d100      	bne.n	8008910 <_printf_float+0x240>
 800890e:	e73d      	b.n	800878c <_printf_float+0xbc>
 8008910:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008912:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008914:	4293      	cmp	r3, r2
 8008916:	db02      	blt.n	800891e <_printf_float+0x24e>
 8008918:	6823      	ldr	r3, [r4, #0]
 800891a:	07db      	lsls	r3, r3, #31
 800891c:	d50c      	bpl.n	8008938 <_printf_float+0x268>
 800891e:	0038      	movs	r0, r7
 8008920:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008922:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008924:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008926:	47b0      	blx	r6
 8008928:	2500      	movs	r5, #0
 800892a:	1c43      	adds	r3, r0, #1
 800892c:	d100      	bne.n	8008930 <_printf_float+0x260>
 800892e:	e72d      	b.n	800878c <_printf_float+0xbc>
 8008930:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008932:	3b01      	subs	r3, #1
 8008934:	42ab      	cmp	r3, r5
 8008936:	dc0a      	bgt.n	800894e <_printf_float+0x27e>
 8008938:	6823      	ldr	r3, [r4, #0]
 800893a:	079b      	lsls	r3, r3, #30
 800893c:	d500      	bpl.n	8008940 <_printf_float+0x270>
 800893e:	e106      	b.n	8008b4e <_printf_float+0x47e>
 8008940:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008942:	68e0      	ldr	r0, [r4, #12]
 8008944:	4298      	cmp	r0, r3
 8008946:	db00      	blt.n	800894a <_printf_float+0x27a>
 8008948:	e722      	b.n	8008790 <_printf_float+0xc0>
 800894a:	0018      	movs	r0, r3
 800894c:	e720      	b.n	8008790 <_printf_float+0xc0>
 800894e:	0022      	movs	r2, r4
 8008950:	2301      	movs	r3, #1
 8008952:	0038      	movs	r0, r7
 8008954:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008956:	321a      	adds	r2, #26
 8008958:	47b0      	blx	r6
 800895a:	1c43      	adds	r3, r0, #1
 800895c:	d100      	bne.n	8008960 <_printf_float+0x290>
 800895e:	e715      	b.n	800878c <_printf_float+0xbc>
 8008960:	3501      	adds	r5, #1
 8008962:	e7e5      	b.n	8008930 <_printf_float+0x260>
 8008964:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008966:	2b00      	cmp	r3, #0
 8008968:	dc38      	bgt.n	80089dc <_printf_float+0x30c>
 800896a:	2301      	movs	r3, #1
 800896c:	0038      	movs	r0, r7
 800896e:	4a1a      	ldr	r2, [pc, #104]	; (80089d8 <_printf_float+0x308>)
 8008970:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008972:	47b0      	blx	r6
 8008974:	1c43      	adds	r3, r0, #1
 8008976:	d100      	bne.n	800897a <_printf_float+0x2aa>
 8008978:	e708      	b.n	800878c <_printf_float+0xbc>
 800897a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800897c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800897e:	4313      	orrs	r3, r2
 8008980:	d102      	bne.n	8008988 <_printf_float+0x2b8>
 8008982:	6823      	ldr	r3, [r4, #0]
 8008984:	07db      	lsls	r3, r3, #31
 8008986:	d5d7      	bpl.n	8008938 <_printf_float+0x268>
 8008988:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800898a:	0038      	movs	r0, r7
 800898c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800898e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008990:	47b0      	blx	r6
 8008992:	1c43      	adds	r3, r0, #1
 8008994:	d100      	bne.n	8008998 <_printf_float+0x2c8>
 8008996:	e6f9      	b.n	800878c <_printf_float+0xbc>
 8008998:	2300      	movs	r3, #0
 800899a:	930a      	str	r3, [sp, #40]	; 0x28
 800899c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800899e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80089a0:	425b      	negs	r3, r3
 80089a2:	4293      	cmp	r3, r2
 80089a4:	dc01      	bgt.n	80089aa <_printf_float+0x2da>
 80089a6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80089a8:	e797      	b.n	80088da <_printf_float+0x20a>
 80089aa:	0022      	movs	r2, r4
 80089ac:	2301      	movs	r3, #1
 80089ae:	0038      	movs	r0, r7
 80089b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80089b2:	321a      	adds	r2, #26
 80089b4:	47b0      	blx	r6
 80089b6:	1c43      	adds	r3, r0, #1
 80089b8:	d100      	bne.n	80089bc <_printf_float+0x2ec>
 80089ba:	e6e7      	b.n	800878c <_printf_float+0xbc>
 80089bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089be:	3301      	adds	r3, #1
 80089c0:	e7eb      	b.n	800899a <_printf_float+0x2ca>
 80089c2:	46c0      	nop			; (mov r8, r8)
 80089c4:	7fefffff 	.word	0x7fefffff
 80089c8:	0800d174 	.word	0x0800d174
 80089cc:	0800d178 	.word	0x0800d178
 80089d0:	0800d17c 	.word	0x0800d17c
 80089d4:	0800d180 	.word	0x0800d180
 80089d8:	0800d184 	.word	0x0800d184
 80089dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80089de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80089e0:	920a      	str	r2, [sp, #40]	; 0x28
 80089e2:	429a      	cmp	r2, r3
 80089e4:	dd00      	ble.n	80089e8 <_printf_float+0x318>
 80089e6:	930a      	str	r3, [sp, #40]	; 0x28
 80089e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	dc3c      	bgt.n	8008a68 <_printf_float+0x398>
 80089ee:	2300      	movs	r3, #0
 80089f0:	930d      	str	r3, [sp, #52]	; 0x34
 80089f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089f4:	43db      	mvns	r3, r3
 80089f6:	17db      	asrs	r3, r3, #31
 80089f8:	930f      	str	r3, [sp, #60]	; 0x3c
 80089fa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80089fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80089fe:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a02:	4013      	ands	r3, r2
 8008a04:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008a06:	1ad3      	subs	r3, r2, r3
 8008a08:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	dc34      	bgt.n	8008a78 <_printf_float+0x3a8>
 8008a0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008a10:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008a12:	4293      	cmp	r3, r2
 8008a14:	db3d      	blt.n	8008a92 <_printf_float+0x3c2>
 8008a16:	6823      	ldr	r3, [r4, #0]
 8008a18:	07db      	lsls	r3, r3, #31
 8008a1a:	d43a      	bmi.n	8008a92 <_printf_float+0x3c2>
 8008a1c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008a1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a20:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008a22:	1ad3      	subs	r3, r2, r3
 8008a24:	1a52      	subs	r2, r2, r1
 8008a26:	920a      	str	r2, [sp, #40]	; 0x28
 8008a28:	429a      	cmp	r2, r3
 8008a2a:	dd00      	ble.n	8008a2e <_printf_float+0x35e>
 8008a2c:	930a      	str	r3, [sp, #40]	; 0x28
 8008a2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	dc36      	bgt.n	8008aa2 <_printf_float+0x3d2>
 8008a34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a36:	2500      	movs	r5, #0
 8008a38:	43db      	mvns	r3, r3
 8008a3a:	17db      	asrs	r3, r3, #31
 8008a3c:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a3e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008a40:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008a42:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008a44:	1a9b      	subs	r3, r3, r2
 8008a46:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a48:	400a      	ands	r2, r1
 8008a4a:	1a9b      	subs	r3, r3, r2
 8008a4c:	42ab      	cmp	r3, r5
 8008a4e:	dc00      	bgt.n	8008a52 <_printf_float+0x382>
 8008a50:	e772      	b.n	8008938 <_printf_float+0x268>
 8008a52:	0022      	movs	r2, r4
 8008a54:	2301      	movs	r3, #1
 8008a56:	0038      	movs	r0, r7
 8008a58:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a5a:	321a      	adds	r2, #26
 8008a5c:	47b0      	blx	r6
 8008a5e:	1c43      	adds	r3, r0, #1
 8008a60:	d100      	bne.n	8008a64 <_printf_float+0x394>
 8008a62:	e693      	b.n	800878c <_printf_float+0xbc>
 8008a64:	3501      	adds	r5, #1
 8008a66:	e7ea      	b.n	8008a3e <_printf_float+0x36e>
 8008a68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a6a:	002a      	movs	r2, r5
 8008a6c:	0038      	movs	r0, r7
 8008a6e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a70:	47b0      	blx	r6
 8008a72:	1c43      	adds	r3, r0, #1
 8008a74:	d1bb      	bne.n	80089ee <_printf_float+0x31e>
 8008a76:	e689      	b.n	800878c <_printf_float+0xbc>
 8008a78:	0022      	movs	r2, r4
 8008a7a:	2301      	movs	r3, #1
 8008a7c:	0038      	movs	r0, r7
 8008a7e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a80:	321a      	adds	r2, #26
 8008a82:	47b0      	blx	r6
 8008a84:	1c43      	adds	r3, r0, #1
 8008a86:	d100      	bne.n	8008a8a <_printf_float+0x3ba>
 8008a88:	e680      	b.n	800878c <_printf_float+0xbc>
 8008a8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a8c:	3301      	adds	r3, #1
 8008a8e:	930d      	str	r3, [sp, #52]	; 0x34
 8008a90:	e7b3      	b.n	80089fa <_printf_float+0x32a>
 8008a92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a94:	0038      	movs	r0, r7
 8008a96:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008a98:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a9a:	47b0      	blx	r6
 8008a9c:	1c43      	adds	r3, r0, #1
 8008a9e:	d1bd      	bne.n	8008a1c <_printf_float+0x34c>
 8008aa0:	e674      	b.n	800878c <_printf_float+0xbc>
 8008aa2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008aa4:	0038      	movs	r0, r7
 8008aa6:	18ea      	adds	r2, r5, r3
 8008aa8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008aaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008aac:	47b0      	blx	r6
 8008aae:	1c43      	adds	r3, r0, #1
 8008ab0:	d1c0      	bne.n	8008a34 <_printf_float+0x364>
 8008ab2:	e66b      	b.n	800878c <_printf_float+0xbc>
 8008ab4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008ab6:	2b01      	cmp	r3, #1
 8008ab8:	dc02      	bgt.n	8008ac0 <_printf_float+0x3f0>
 8008aba:	2301      	movs	r3, #1
 8008abc:	421a      	tst	r2, r3
 8008abe:	d034      	beq.n	8008b2a <_printf_float+0x45a>
 8008ac0:	2301      	movs	r3, #1
 8008ac2:	002a      	movs	r2, r5
 8008ac4:	0038      	movs	r0, r7
 8008ac6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ac8:	47b0      	blx	r6
 8008aca:	1c43      	adds	r3, r0, #1
 8008acc:	d100      	bne.n	8008ad0 <_printf_float+0x400>
 8008ace:	e65d      	b.n	800878c <_printf_float+0xbc>
 8008ad0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ad2:	0038      	movs	r0, r7
 8008ad4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008ad6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ad8:	47b0      	blx	r6
 8008ada:	1c43      	adds	r3, r0, #1
 8008adc:	d100      	bne.n	8008ae0 <_printf_float+0x410>
 8008ade:	e655      	b.n	800878c <_printf_float+0xbc>
 8008ae0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8008ae2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	f7f7 fcb0 	bl	800044c <__aeabi_dcmpeq>
 8008aec:	2800      	cmp	r0, #0
 8008aee:	d11a      	bne.n	8008b26 <_printf_float+0x456>
 8008af0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008af2:	1c6a      	adds	r2, r5, #1
 8008af4:	3b01      	subs	r3, #1
 8008af6:	0038      	movs	r0, r7
 8008af8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008afa:	47b0      	blx	r6
 8008afc:	1c43      	adds	r3, r0, #1
 8008afe:	d10e      	bne.n	8008b1e <_printf_float+0x44e>
 8008b00:	e644      	b.n	800878c <_printf_float+0xbc>
 8008b02:	0022      	movs	r2, r4
 8008b04:	2301      	movs	r3, #1
 8008b06:	0038      	movs	r0, r7
 8008b08:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008b0a:	321a      	adds	r2, #26
 8008b0c:	47b0      	blx	r6
 8008b0e:	1c43      	adds	r3, r0, #1
 8008b10:	d100      	bne.n	8008b14 <_printf_float+0x444>
 8008b12:	e63b      	b.n	800878c <_printf_float+0xbc>
 8008b14:	3501      	adds	r5, #1
 8008b16:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008b18:	3b01      	subs	r3, #1
 8008b1a:	42ab      	cmp	r3, r5
 8008b1c:	dcf1      	bgt.n	8008b02 <_printf_float+0x432>
 8008b1e:	0022      	movs	r2, r4
 8008b20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b22:	3250      	adds	r2, #80	; 0x50
 8008b24:	e6da      	b.n	80088dc <_printf_float+0x20c>
 8008b26:	2500      	movs	r5, #0
 8008b28:	e7f5      	b.n	8008b16 <_printf_float+0x446>
 8008b2a:	002a      	movs	r2, r5
 8008b2c:	e7e3      	b.n	8008af6 <_printf_float+0x426>
 8008b2e:	0022      	movs	r2, r4
 8008b30:	2301      	movs	r3, #1
 8008b32:	0038      	movs	r0, r7
 8008b34:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008b36:	3219      	adds	r2, #25
 8008b38:	47b0      	blx	r6
 8008b3a:	1c43      	adds	r3, r0, #1
 8008b3c:	d100      	bne.n	8008b40 <_printf_float+0x470>
 8008b3e:	e625      	b.n	800878c <_printf_float+0xbc>
 8008b40:	3501      	adds	r5, #1
 8008b42:	68e3      	ldr	r3, [r4, #12]
 8008b44:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008b46:	1a9b      	subs	r3, r3, r2
 8008b48:	42ab      	cmp	r3, r5
 8008b4a:	dcf0      	bgt.n	8008b2e <_printf_float+0x45e>
 8008b4c:	e6f8      	b.n	8008940 <_printf_float+0x270>
 8008b4e:	2500      	movs	r5, #0
 8008b50:	e7f7      	b.n	8008b42 <_printf_float+0x472>
 8008b52:	46c0      	nop			; (mov r8, r8)

08008b54 <_printf_common>:
 8008b54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b56:	0015      	movs	r5, r2
 8008b58:	9301      	str	r3, [sp, #4]
 8008b5a:	688a      	ldr	r2, [r1, #8]
 8008b5c:	690b      	ldr	r3, [r1, #16]
 8008b5e:	000c      	movs	r4, r1
 8008b60:	9000      	str	r0, [sp, #0]
 8008b62:	4293      	cmp	r3, r2
 8008b64:	da00      	bge.n	8008b68 <_printf_common+0x14>
 8008b66:	0013      	movs	r3, r2
 8008b68:	0022      	movs	r2, r4
 8008b6a:	602b      	str	r3, [r5, #0]
 8008b6c:	3243      	adds	r2, #67	; 0x43
 8008b6e:	7812      	ldrb	r2, [r2, #0]
 8008b70:	2a00      	cmp	r2, #0
 8008b72:	d001      	beq.n	8008b78 <_printf_common+0x24>
 8008b74:	3301      	adds	r3, #1
 8008b76:	602b      	str	r3, [r5, #0]
 8008b78:	6823      	ldr	r3, [r4, #0]
 8008b7a:	069b      	lsls	r3, r3, #26
 8008b7c:	d502      	bpl.n	8008b84 <_printf_common+0x30>
 8008b7e:	682b      	ldr	r3, [r5, #0]
 8008b80:	3302      	adds	r3, #2
 8008b82:	602b      	str	r3, [r5, #0]
 8008b84:	6822      	ldr	r2, [r4, #0]
 8008b86:	2306      	movs	r3, #6
 8008b88:	0017      	movs	r7, r2
 8008b8a:	401f      	ands	r7, r3
 8008b8c:	421a      	tst	r2, r3
 8008b8e:	d027      	beq.n	8008be0 <_printf_common+0x8c>
 8008b90:	0023      	movs	r3, r4
 8008b92:	3343      	adds	r3, #67	; 0x43
 8008b94:	781b      	ldrb	r3, [r3, #0]
 8008b96:	1e5a      	subs	r2, r3, #1
 8008b98:	4193      	sbcs	r3, r2
 8008b9a:	6822      	ldr	r2, [r4, #0]
 8008b9c:	0692      	lsls	r2, r2, #26
 8008b9e:	d430      	bmi.n	8008c02 <_printf_common+0xae>
 8008ba0:	0022      	movs	r2, r4
 8008ba2:	9901      	ldr	r1, [sp, #4]
 8008ba4:	9800      	ldr	r0, [sp, #0]
 8008ba6:	9e08      	ldr	r6, [sp, #32]
 8008ba8:	3243      	adds	r2, #67	; 0x43
 8008baa:	47b0      	blx	r6
 8008bac:	1c43      	adds	r3, r0, #1
 8008bae:	d025      	beq.n	8008bfc <_printf_common+0xa8>
 8008bb0:	2306      	movs	r3, #6
 8008bb2:	6820      	ldr	r0, [r4, #0]
 8008bb4:	682a      	ldr	r2, [r5, #0]
 8008bb6:	68e1      	ldr	r1, [r4, #12]
 8008bb8:	2500      	movs	r5, #0
 8008bba:	4003      	ands	r3, r0
 8008bbc:	2b04      	cmp	r3, #4
 8008bbe:	d103      	bne.n	8008bc8 <_printf_common+0x74>
 8008bc0:	1a8d      	subs	r5, r1, r2
 8008bc2:	43eb      	mvns	r3, r5
 8008bc4:	17db      	asrs	r3, r3, #31
 8008bc6:	401d      	ands	r5, r3
 8008bc8:	68a3      	ldr	r3, [r4, #8]
 8008bca:	6922      	ldr	r2, [r4, #16]
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	dd01      	ble.n	8008bd4 <_printf_common+0x80>
 8008bd0:	1a9b      	subs	r3, r3, r2
 8008bd2:	18ed      	adds	r5, r5, r3
 8008bd4:	2700      	movs	r7, #0
 8008bd6:	42bd      	cmp	r5, r7
 8008bd8:	d120      	bne.n	8008c1c <_printf_common+0xc8>
 8008bda:	2000      	movs	r0, #0
 8008bdc:	e010      	b.n	8008c00 <_printf_common+0xac>
 8008bde:	3701      	adds	r7, #1
 8008be0:	68e3      	ldr	r3, [r4, #12]
 8008be2:	682a      	ldr	r2, [r5, #0]
 8008be4:	1a9b      	subs	r3, r3, r2
 8008be6:	42bb      	cmp	r3, r7
 8008be8:	ddd2      	ble.n	8008b90 <_printf_common+0x3c>
 8008bea:	0022      	movs	r2, r4
 8008bec:	2301      	movs	r3, #1
 8008bee:	9901      	ldr	r1, [sp, #4]
 8008bf0:	9800      	ldr	r0, [sp, #0]
 8008bf2:	9e08      	ldr	r6, [sp, #32]
 8008bf4:	3219      	adds	r2, #25
 8008bf6:	47b0      	blx	r6
 8008bf8:	1c43      	adds	r3, r0, #1
 8008bfa:	d1f0      	bne.n	8008bde <_printf_common+0x8a>
 8008bfc:	2001      	movs	r0, #1
 8008bfe:	4240      	negs	r0, r0
 8008c00:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008c02:	2030      	movs	r0, #48	; 0x30
 8008c04:	18e1      	adds	r1, r4, r3
 8008c06:	3143      	adds	r1, #67	; 0x43
 8008c08:	7008      	strb	r0, [r1, #0]
 8008c0a:	0021      	movs	r1, r4
 8008c0c:	1c5a      	adds	r2, r3, #1
 8008c0e:	3145      	adds	r1, #69	; 0x45
 8008c10:	7809      	ldrb	r1, [r1, #0]
 8008c12:	18a2      	adds	r2, r4, r2
 8008c14:	3243      	adds	r2, #67	; 0x43
 8008c16:	3302      	adds	r3, #2
 8008c18:	7011      	strb	r1, [r2, #0]
 8008c1a:	e7c1      	b.n	8008ba0 <_printf_common+0x4c>
 8008c1c:	0022      	movs	r2, r4
 8008c1e:	2301      	movs	r3, #1
 8008c20:	9901      	ldr	r1, [sp, #4]
 8008c22:	9800      	ldr	r0, [sp, #0]
 8008c24:	9e08      	ldr	r6, [sp, #32]
 8008c26:	321a      	adds	r2, #26
 8008c28:	47b0      	blx	r6
 8008c2a:	1c43      	adds	r3, r0, #1
 8008c2c:	d0e6      	beq.n	8008bfc <_printf_common+0xa8>
 8008c2e:	3701      	adds	r7, #1
 8008c30:	e7d1      	b.n	8008bd6 <_printf_common+0x82>
	...

08008c34 <_printf_i>:
 8008c34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c36:	b08b      	sub	sp, #44	; 0x2c
 8008c38:	9206      	str	r2, [sp, #24]
 8008c3a:	000a      	movs	r2, r1
 8008c3c:	3243      	adds	r2, #67	; 0x43
 8008c3e:	9307      	str	r3, [sp, #28]
 8008c40:	9005      	str	r0, [sp, #20]
 8008c42:	9204      	str	r2, [sp, #16]
 8008c44:	7e0a      	ldrb	r2, [r1, #24]
 8008c46:	000c      	movs	r4, r1
 8008c48:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008c4a:	2a78      	cmp	r2, #120	; 0x78
 8008c4c:	d807      	bhi.n	8008c5e <_printf_i+0x2a>
 8008c4e:	2a62      	cmp	r2, #98	; 0x62
 8008c50:	d809      	bhi.n	8008c66 <_printf_i+0x32>
 8008c52:	2a00      	cmp	r2, #0
 8008c54:	d100      	bne.n	8008c58 <_printf_i+0x24>
 8008c56:	e0c1      	b.n	8008ddc <_printf_i+0x1a8>
 8008c58:	2a58      	cmp	r2, #88	; 0x58
 8008c5a:	d100      	bne.n	8008c5e <_printf_i+0x2a>
 8008c5c:	e08c      	b.n	8008d78 <_printf_i+0x144>
 8008c5e:	0026      	movs	r6, r4
 8008c60:	3642      	adds	r6, #66	; 0x42
 8008c62:	7032      	strb	r2, [r6, #0]
 8008c64:	e022      	b.n	8008cac <_printf_i+0x78>
 8008c66:	0010      	movs	r0, r2
 8008c68:	3863      	subs	r0, #99	; 0x63
 8008c6a:	2815      	cmp	r0, #21
 8008c6c:	d8f7      	bhi.n	8008c5e <_printf_i+0x2a>
 8008c6e:	f7f7 fa5d 	bl	800012c <__gnu_thumb1_case_shi>
 8008c72:	0016      	.short	0x0016
 8008c74:	fff6001f 	.word	0xfff6001f
 8008c78:	fff6fff6 	.word	0xfff6fff6
 8008c7c:	001ffff6 	.word	0x001ffff6
 8008c80:	fff6fff6 	.word	0xfff6fff6
 8008c84:	fff6fff6 	.word	0xfff6fff6
 8008c88:	003600a8 	.word	0x003600a8
 8008c8c:	fff6009a 	.word	0xfff6009a
 8008c90:	00b9fff6 	.word	0x00b9fff6
 8008c94:	0036fff6 	.word	0x0036fff6
 8008c98:	fff6fff6 	.word	0xfff6fff6
 8008c9c:	009e      	.short	0x009e
 8008c9e:	0026      	movs	r6, r4
 8008ca0:	681a      	ldr	r2, [r3, #0]
 8008ca2:	3642      	adds	r6, #66	; 0x42
 8008ca4:	1d11      	adds	r1, r2, #4
 8008ca6:	6019      	str	r1, [r3, #0]
 8008ca8:	6813      	ldr	r3, [r2, #0]
 8008caa:	7033      	strb	r3, [r6, #0]
 8008cac:	2301      	movs	r3, #1
 8008cae:	e0a7      	b.n	8008e00 <_printf_i+0x1cc>
 8008cb0:	6808      	ldr	r0, [r1, #0]
 8008cb2:	6819      	ldr	r1, [r3, #0]
 8008cb4:	1d0a      	adds	r2, r1, #4
 8008cb6:	0605      	lsls	r5, r0, #24
 8008cb8:	d50b      	bpl.n	8008cd2 <_printf_i+0x9e>
 8008cba:	680d      	ldr	r5, [r1, #0]
 8008cbc:	601a      	str	r2, [r3, #0]
 8008cbe:	2d00      	cmp	r5, #0
 8008cc0:	da03      	bge.n	8008cca <_printf_i+0x96>
 8008cc2:	232d      	movs	r3, #45	; 0x2d
 8008cc4:	9a04      	ldr	r2, [sp, #16]
 8008cc6:	426d      	negs	r5, r5
 8008cc8:	7013      	strb	r3, [r2, #0]
 8008cca:	4b61      	ldr	r3, [pc, #388]	; (8008e50 <_printf_i+0x21c>)
 8008ccc:	270a      	movs	r7, #10
 8008cce:	9303      	str	r3, [sp, #12]
 8008cd0:	e01b      	b.n	8008d0a <_printf_i+0xd6>
 8008cd2:	680d      	ldr	r5, [r1, #0]
 8008cd4:	601a      	str	r2, [r3, #0]
 8008cd6:	0641      	lsls	r1, r0, #25
 8008cd8:	d5f1      	bpl.n	8008cbe <_printf_i+0x8a>
 8008cda:	b22d      	sxth	r5, r5
 8008cdc:	e7ef      	b.n	8008cbe <_printf_i+0x8a>
 8008cde:	680d      	ldr	r5, [r1, #0]
 8008ce0:	6819      	ldr	r1, [r3, #0]
 8008ce2:	1d08      	adds	r0, r1, #4
 8008ce4:	6018      	str	r0, [r3, #0]
 8008ce6:	062e      	lsls	r6, r5, #24
 8008ce8:	d501      	bpl.n	8008cee <_printf_i+0xba>
 8008cea:	680d      	ldr	r5, [r1, #0]
 8008cec:	e003      	b.n	8008cf6 <_printf_i+0xc2>
 8008cee:	066d      	lsls	r5, r5, #25
 8008cf0:	d5fb      	bpl.n	8008cea <_printf_i+0xb6>
 8008cf2:	680d      	ldr	r5, [r1, #0]
 8008cf4:	b2ad      	uxth	r5, r5
 8008cf6:	4b56      	ldr	r3, [pc, #344]	; (8008e50 <_printf_i+0x21c>)
 8008cf8:	2708      	movs	r7, #8
 8008cfa:	9303      	str	r3, [sp, #12]
 8008cfc:	2a6f      	cmp	r2, #111	; 0x6f
 8008cfe:	d000      	beq.n	8008d02 <_printf_i+0xce>
 8008d00:	3702      	adds	r7, #2
 8008d02:	0023      	movs	r3, r4
 8008d04:	2200      	movs	r2, #0
 8008d06:	3343      	adds	r3, #67	; 0x43
 8008d08:	701a      	strb	r2, [r3, #0]
 8008d0a:	6863      	ldr	r3, [r4, #4]
 8008d0c:	60a3      	str	r3, [r4, #8]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	db03      	blt.n	8008d1a <_printf_i+0xe6>
 8008d12:	2204      	movs	r2, #4
 8008d14:	6821      	ldr	r1, [r4, #0]
 8008d16:	4391      	bics	r1, r2
 8008d18:	6021      	str	r1, [r4, #0]
 8008d1a:	2d00      	cmp	r5, #0
 8008d1c:	d102      	bne.n	8008d24 <_printf_i+0xf0>
 8008d1e:	9e04      	ldr	r6, [sp, #16]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d00c      	beq.n	8008d3e <_printf_i+0x10a>
 8008d24:	9e04      	ldr	r6, [sp, #16]
 8008d26:	0028      	movs	r0, r5
 8008d28:	0039      	movs	r1, r7
 8008d2a:	f7f7 fa8f 	bl	800024c <__aeabi_uidivmod>
 8008d2e:	9b03      	ldr	r3, [sp, #12]
 8008d30:	3e01      	subs	r6, #1
 8008d32:	5c5b      	ldrb	r3, [r3, r1]
 8008d34:	7033      	strb	r3, [r6, #0]
 8008d36:	002b      	movs	r3, r5
 8008d38:	0005      	movs	r5, r0
 8008d3a:	429f      	cmp	r7, r3
 8008d3c:	d9f3      	bls.n	8008d26 <_printf_i+0xf2>
 8008d3e:	2f08      	cmp	r7, #8
 8008d40:	d109      	bne.n	8008d56 <_printf_i+0x122>
 8008d42:	6823      	ldr	r3, [r4, #0]
 8008d44:	07db      	lsls	r3, r3, #31
 8008d46:	d506      	bpl.n	8008d56 <_printf_i+0x122>
 8008d48:	6863      	ldr	r3, [r4, #4]
 8008d4a:	6922      	ldr	r2, [r4, #16]
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	dc02      	bgt.n	8008d56 <_printf_i+0x122>
 8008d50:	2330      	movs	r3, #48	; 0x30
 8008d52:	3e01      	subs	r6, #1
 8008d54:	7033      	strb	r3, [r6, #0]
 8008d56:	9b04      	ldr	r3, [sp, #16]
 8008d58:	1b9b      	subs	r3, r3, r6
 8008d5a:	6123      	str	r3, [r4, #16]
 8008d5c:	9b07      	ldr	r3, [sp, #28]
 8008d5e:	0021      	movs	r1, r4
 8008d60:	9300      	str	r3, [sp, #0]
 8008d62:	9805      	ldr	r0, [sp, #20]
 8008d64:	9b06      	ldr	r3, [sp, #24]
 8008d66:	aa09      	add	r2, sp, #36	; 0x24
 8008d68:	f7ff fef4 	bl	8008b54 <_printf_common>
 8008d6c:	1c43      	adds	r3, r0, #1
 8008d6e:	d14c      	bne.n	8008e0a <_printf_i+0x1d6>
 8008d70:	2001      	movs	r0, #1
 8008d72:	4240      	negs	r0, r0
 8008d74:	b00b      	add	sp, #44	; 0x2c
 8008d76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d78:	3145      	adds	r1, #69	; 0x45
 8008d7a:	700a      	strb	r2, [r1, #0]
 8008d7c:	4a34      	ldr	r2, [pc, #208]	; (8008e50 <_printf_i+0x21c>)
 8008d7e:	9203      	str	r2, [sp, #12]
 8008d80:	681a      	ldr	r2, [r3, #0]
 8008d82:	6821      	ldr	r1, [r4, #0]
 8008d84:	ca20      	ldmia	r2!, {r5}
 8008d86:	601a      	str	r2, [r3, #0]
 8008d88:	0608      	lsls	r0, r1, #24
 8008d8a:	d516      	bpl.n	8008dba <_printf_i+0x186>
 8008d8c:	07cb      	lsls	r3, r1, #31
 8008d8e:	d502      	bpl.n	8008d96 <_printf_i+0x162>
 8008d90:	2320      	movs	r3, #32
 8008d92:	4319      	orrs	r1, r3
 8008d94:	6021      	str	r1, [r4, #0]
 8008d96:	2710      	movs	r7, #16
 8008d98:	2d00      	cmp	r5, #0
 8008d9a:	d1b2      	bne.n	8008d02 <_printf_i+0xce>
 8008d9c:	2320      	movs	r3, #32
 8008d9e:	6822      	ldr	r2, [r4, #0]
 8008da0:	439a      	bics	r2, r3
 8008da2:	6022      	str	r2, [r4, #0]
 8008da4:	e7ad      	b.n	8008d02 <_printf_i+0xce>
 8008da6:	2220      	movs	r2, #32
 8008da8:	6809      	ldr	r1, [r1, #0]
 8008daa:	430a      	orrs	r2, r1
 8008dac:	6022      	str	r2, [r4, #0]
 8008dae:	0022      	movs	r2, r4
 8008db0:	2178      	movs	r1, #120	; 0x78
 8008db2:	3245      	adds	r2, #69	; 0x45
 8008db4:	7011      	strb	r1, [r2, #0]
 8008db6:	4a27      	ldr	r2, [pc, #156]	; (8008e54 <_printf_i+0x220>)
 8008db8:	e7e1      	b.n	8008d7e <_printf_i+0x14a>
 8008dba:	0648      	lsls	r0, r1, #25
 8008dbc:	d5e6      	bpl.n	8008d8c <_printf_i+0x158>
 8008dbe:	b2ad      	uxth	r5, r5
 8008dc0:	e7e4      	b.n	8008d8c <_printf_i+0x158>
 8008dc2:	681a      	ldr	r2, [r3, #0]
 8008dc4:	680d      	ldr	r5, [r1, #0]
 8008dc6:	1d10      	adds	r0, r2, #4
 8008dc8:	6949      	ldr	r1, [r1, #20]
 8008dca:	6018      	str	r0, [r3, #0]
 8008dcc:	6813      	ldr	r3, [r2, #0]
 8008dce:	062e      	lsls	r6, r5, #24
 8008dd0:	d501      	bpl.n	8008dd6 <_printf_i+0x1a2>
 8008dd2:	6019      	str	r1, [r3, #0]
 8008dd4:	e002      	b.n	8008ddc <_printf_i+0x1a8>
 8008dd6:	066d      	lsls	r5, r5, #25
 8008dd8:	d5fb      	bpl.n	8008dd2 <_printf_i+0x19e>
 8008dda:	8019      	strh	r1, [r3, #0]
 8008ddc:	2300      	movs	r3, #0
 8008dde:	9e04      	ldr	r6, [sp, #16]
 8008de0:	6123      	str	r3, [r4, #16]
 8008de2:	e7bb      	b.n	8008d5c <_printf_i+0x128>
 8008de4:	681a      	ldr	r2, [r3, #0]
 8008de6:	1d11      	adds	r1, r2, #4
 8008de8:	6019      	str	r1, [r3, #0]
 8008dea:	6816      	ldr	r6, [r2, #0]
 8008dec:	2100      	movs	r1, #0
 8008dee:	0030      	movs	r0, r6
 8008df0:	6862      	ldr	r2, [r4, #4]
 8008df2:	f002 fc7d 	bl	800b6f0 <memchr>
 8008df6:	2800      	cmp	r0, #0
 8008df8:	d001      	beq.n	8008dfe <_printf_i+0x1ca>
 8008dfa:	1b80      	subs	r0, r0, r6
 8008dfc:	6060      	str	r0, [r4, #4]
 8008dfe:	6863      	ldr	r3, [r4, #4]
 8008e00:	6123      	str	r3, [r4, #16]
 8008e02:	2300      	movs	r3, #0
 8008e04:	9a04      	ldr	r2, [sp, #16]
 8008e06:	7013      	strb	r3, [r2, #0]
 8008e08:	e7a8      	b.n	8008d5c <_printf_i+0x128>
 8008e0a:	6923      	ldr	r3, [r4, #16]
 8008e0c:	0032      	movs	r2, r6
 8008e0e:	9906      	ldr	r1, [sp, #24]
 8008e10:	9805      	ldr	r0, [sp, #20]
 8008e12:	9d07      	ldr	r5, [sp, #28]
 8008e14:	47a8      	blx	r5
 8008e16:	1c43      	adds	r3, r0, #1
 8008e18:	d0aa      	beq.n	8008d70 <_printf_i+0x13c>
 8008e1a:	6823      	ldr	r3, [r4, #0]
 8008e1c:	079b      	lsls	r3, r3, #30
 8008e1e:	d415      	bmi.n	8008e4c <_printf_i+0x218>
 8008e20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e22:	68e0      	ldr	r0, [r4, #12]
 8008e24:	4298      	cmp	r0, r3
 8008e26:	daa5      	bge.n	8008d74 <_printf_i+0x140>
 8008e28:	0018      	movs	r0, r3
 8008e2a:	e7a3      	b.n	8008d74 <_printf_i+0x140>
 8008e2c:	0022      	movs	r2, r4
 8008e2e:	2301      	movs	r3, #1
 8008e30:	9906      	ldr	r1, [sp, #24]
 8008e32:	9805      	ldr	r0, [sp, #20]
 8008e34:	9e07      	ldr	r6, [sp, #28]
 8008e36:	3219      	adds	r2, #25
 8008e38:	47b0      	blx	r6
 8008e3a:	1c43      	adds	r3, r0, #1
 8008e3c:	d098      	beq.n	8008d70 <_printf_i+0x13c>
 8008e3e:	3501      	adds	r5, #1
 8008e40:	68e3      	ldr	r3, [r4, #12]
 8008e42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e44:	1a9b      	subs	r3, r3, r2
 8008e46:	42ab      	cmp	r3, r5
 8008e48:	dcf0      	bgt.n	8008e2c <_printf_i+0x1f8>
 8008e4a:	e7e9      	b.n	8008e20 <_printf_i+0x1ec>
 8008e4c:	2500      	movs	r5, #0
 8008e4e:	e7f7      	b.n	8008e40 <_printf_i+0x20c>
 8008e50:	0800d186 	.word	0x0800d186
 8008e54:	0800d197 	.word	0x0800d197

08008e58 <_scanf_float>:
 8008e58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e5a:	b08b      	sub	sp, #44	; 0x2c
 8008e5c:	0015      	movs	r5, r2
 8008e5e:	9001      	str	r0, [sp, #4]
 8008e60:	22ae      	movs	r2, #174	; 0xae
 8008e62:	2000      	movs	r0, #0
 8008e64:	9306      	str	r3, [sp, #24]
 8008e66:	688b      	ldr	r3, [r1, #8]
 8008e68:	000e      	movs	r6, r1
 8008e6a:	1e59      	subs	r1, r3, #1
 8008e6c:	0052      	lsls	r2, r2, #1
 8008e6e:	9005      	str	r0, [sp, #20]
 8008e70:	4291      	cmp	r1, r2
 8008e72:	d905      	bls.n	8008e80 <_scanf_float+0x28>
 8008e74:	3b5e      	subs	r3, #94	; 0x5e
 8008e76:	3bff      	subs	r3, #255	; 0xff
 8008e78:	9305      	str	r3, [sp, #20]
 8008e7a:	235e      	movs	r3, #94	; 0x5e
 8008e7c:	33ff      	adds	r3, #255	; 0xff
 8008e7e:	60b3      	str	r3, [r6, #8]
 8008e80:	23f0      	movs	r3, #240	; 0xf0
 8008e82:	6832      	ldr	r2, [r6, #0]
 8008e84:	00db      	lsls	r3, r3, #3
 8008e86:	4313      	orrs	r3, r2
 8008e88:	6033      	str	r3, [r6, #0]
 8008e8a:	0033      	movs	r3, r6
 8008e8c:	2400      	movs	r4, #0
 8008e8e:	331c      	adds	r3, #28
 8008e90:	001f      	movs	r7, r3
 8008e92:	9303      	str	r3, [sp, #12]
 8008e94:	9402      	str	r4, [sp, #8]
 8008e96:	9408      	str	r4, [sp, #32]
 8008e98:	9407      	str	r4, [sp, #28]
 8008e9a:	9400      	str	r4, [sp, #0]
 8008e9c:	9404      	str	r4, [sp, #16]
 8008e9e:	68b2      	ldr	r2, [r6, #8]
 8008ea0:	2a00      	cmp	r2, #0
 8008ea2:	d00a      	beq.n	8008eba <_scanf_float+0x62>
 8008ea4:	682b      	ldr	r3, [r5, #0]
 8008ea6:	781b      	ldrb	r3, [r3, #0]
 8008ea8:	2b4e      	cmp	r3, #78	; 0x4e
 8008eaa:	d844      	bhi.n	8008f36 <_scanf_float+0xde>
 8008eac:	0018      	movs	r0, r3
 8008eae:	2b40      	cmp	r3, #64	; 0x40
 8008eb0:	d82c      	bhi.n	8008f0c <_scanf_float+0xb4>
 8008eb2:	382b      	subs	r0, #43	; 0x2b
 8008eb4:	b2c1      	uxtb	r1, r0
 8008eb6:	290e      	cmp	r1, #14
 8008eb8:	d92a      	bls.n	8008f10 <_scanf_float+0xb8>
 8008eba:	9b00      	ldr	r3, [sp, #0]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d003      	beq.n	8008ec8 <_scanf_float+0x70>
 8008ec0:	6832      	ldr	r2, [r6, #0]
 8008ec2:	4ba4      	ldr	r3, [pc, #656]	; (8009154 <_scanf_float+0x2fc>)
 8008ec4:	4013      	ands	r3, r2
 8008ec6:	6033      	str	r3, [r6, #0]
 8008ec8:	9b02      	ldr	r3, [sp, #8]
 8008eca:	3b01      	subs	r3, #1
 8008ecc:	2b01      	cmp	r3, #1
 8008ece:	d900      	bls.n	8008ed2 <_scanf_float+0x7a>
 8008ed0:	e0f9      	b.n	80090c6 <_scanf_float+0x26e>
 8008ed2:	24be      	movs	r4, #190	; 0xbe
 8008ed4:	0064      	lsls	r4, r4, #1
 8008ed6:	9b03      	ldr	r3, [sp, #12]
 8008ed8:	429f      	cmp	r7, r3
 8008eda:	d900      	bls.n	8008ede <_scanf_float+0x86>
 8008edc:	e0e9      	b.n	80090b2 <_scanf_float+0x25a>
 8008ede:	2301      	movs	r3, #1
 8008ee0:	9302      	str	r3, [sp, #8]
 8008ee2:	e185      	b.n	80091f0 <_scanf_float+0x398>
 8008ee4:	0018      	movs	r0, r3
 8008ee6:	3861      	subs	r0, #97	; 0x61
 8008ee8:	280d      	cmp	r0, #13
 8008eea:	d8e6      	bhi.n	8008eba <_scanf_float+0x62>
 8008eec:	f7f7 f91e 	bl	800012c <__gnu_thumb1_case_shi>
 8008ef0:	ffe50083 	.word	0xffe50083
 8008ef4:	ffe5ffe5 	.word	0xffe5ffe5
 8008ef8:	00a200b6 	.word	0x00a200b6
 8008efc:	ffe5ffe5 	.word	0xffe5ffe5
 8008f00:	ffe50089 	.word	0xffe50089
 8008f04:	ffe5ffe5 	.word	0xffe5ffe5
 8008f08:	0065ffe5 	.word	0x0065ffe5
 8008f0c:	3841      	subs	r0, #65	; 0x41
 8008f0e:	e7eb      	b.n	8008ee8 <_scanf_float+0x90>
 8008f10:	280e      	cmp	r0, #14
 8008f12:	d8d2      	bhi.n	8008eba <_scanf_float+0x62>
 8008f14:	f7f7 f90a 	bl	800012c <__gnu_thumb1_case_shi>
 8008f18:	ffd1004b 	.word	0xffd1004b
 8008f1c:	0098004b 	.word	0x0098004b
 8008f20:	0020ffd1 	.word	0x0020ffd1
 8008f24:	00400040 	.word	0x00400040
 8008f28:	00400040 	.word	0x00400040
 8008f2c:	00400040 	.word	0x00400040
 8008f30:	00400040 	.word	0x00400040
 8008f34:	0040      	.short	0x0040
 8008f36:	2b6e      	cmp	r3, #110	; 0x6e
 8008f38:	d809      	bhi.n	8008f4e <_scanf_float+0xf6>
 8008f3a:	2b60      	cmp	r3, #96	; 0x60
 8008f3c:	d8d2      	bhi.n	8008ee4 <_scanf_float+0x8c>
 8008f3e:	2b54      	cmp	r3, #84	; 0x54
 8008f40:	d07d      	beq.n	800903e <_scanf_float+0x1e6>
 8008f42:	2b59      	cmp	r3, #89	; 0x59
 8008f44:	d1b9      	bne.n	8008eba <_scanf_float+0x62>
 8008f46:	2c07      	cmp	r4, #7
 8008f48:	d1b7      	bne.n	8008eba <_scanf_float+0x62>
 8008f4a:	2408      	movs	r4, #8
 8008f4c:	e02c      	b.n	8008fa8 <_scanf_float+0x150>
 8008f4e:	2b74      	cmp	r3, #116	; 0x74
 8008f50:	d075      	beq.n	800903e <_scanf_float+0x1e6>
 8008f52:	2b79      	cmp	r3, #121	; 0x79
 8008f54:	d0f7      	beq.n	8008f46 <_scanf_float+0xee>
 8008f56:	e7b0      	b.n	8008eba <_scanf_float+0x62>
 8008f58:	6831      	ldr	r1, [r6, #0]
 8008f5a:	05c8      	lsls	r0, r1, #23
 8008f5c:	d51c      	bpl.n	8008f98 <_scanf_float+0x140>
 8008f5e:	2380      	movs	r3, #128	; 0x80
 8008f60:	4399      	bics	r1, r3
 8008f62:	9b00      	ldr	r3, [sp, #0]
 8008f64:	6031      	str	r1, [r6, #0]
 8008f66:	3301      	adds	r3, #1
 8008f68:	9300      	str	r3, [sp, #0]
 8008f6a:	9b05      	ldr	r3, [sp, #20]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d003      	beq.n	8008f78 <_scanf_float+0x120>
 8008f70:	3b01      	subs	r3, #1
 8008f72:	3201      	adds	r2, #1
 8008f74:	9305      	str	r3, [sp, #20]
 8008f76:	60b2      	str	r2, [r6, #8]
 8008f78:	68b3      	ldr	r3, [r6, #8]
 8008f7a:	3b01      	subs	r3, #1
 8008f7c:	60b3      	str	r3, [r6, #8]
 8008f7e:	6933      	ldr	r3, [r6, #16]
 8008f80:	3301      	adds	r3, #1
 8008f82:	6133      	str	r3, [r6, #16]
 8008f84:	686b      	ldr	r3, [r5, #4]
 8008f86:	3b01      	subs	r3, #1
 8008f88:	606b      	str	r3, [r5, #4]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	dc00      	bgt.n	8008f90 <_scanf_float+0x138>
 8008f8e:	e086      	b.n	800909e <_scanf_float+0x246>
 8008f90:	682b      	ldr	r3, [r5, #0]
 8008f92:	3301      	adds	r3, #1
 8008f94:	602b      	str	r3, [r5, #0]
 8008f96:	e782      	b.n	8008e9e <_scanf_float+0x46>
 8008f98:	9a02      	ldr	r2, [sp, #8]
 8008f9a:	1912      	adds	r2, r2, r4
 8008f9c:	2a00      	cmp	r2, #0
 8008f9e:	d18c      	bne.n	8008eba <_scanf_float+0x62>
 8008fa0:	4a6d      	ldr	r2, [pc, #436]	; (8009158 <_scanf_float+0x300>)
 8008fa2:	6831      	ldr	r1, [r6, #0]
 8008fa4:	400a      	ands	r2, r1
 8008fa6:	6032      	str	r2, [r6, #0]
 8008fa8:	703b      	strb	r3, [r7, #0]
 8008faa:	3701      	adds	r7, #1
 8008fac:	e7e4      	b.n	8008f78 <_scanf_float+0x120>
 8008fae:	2180      	movs	r1, #128	; 0x80
 8008fb0:	6832      	ldr	r2, [r6, #0]
 8008fb2:	420a      	tst	r2, r1
 8008fb4:	d081      	beq.n	8008eba <_scanf_float+0x62>
 8008fb6:	438a      	bics	r2, r1
 8008fb8:	e7f5      	b.n	8008fa6 <_scanf_float+0x14e>
 8008fba:	9a02      	ldr	r2, [sp, #8]
 8008fbc:	2a00      	cmp	r2, #0
 8008fbe:	d10f      	bne.n	8008fe0 <_scanf_float+0x188>
 8008fc0:	9a00      	ldr	r2, [sp, #0]
 8008fc2:	2a00      	cmp	r2, #0
 8008fc4:	d10f      	bne.n	8008fe6 <_scanf_float+0x18e>
 8008fc6:	6832      	ldr	r2, [r6, #0]
 8008fc8:	21e0      	movs	r1, #224	; 0xe0
 8008fca:	0010      	movs	r0, r2
 8008fcc:	00c9      	lsls	r1, r1, #3
 8008fce:	4008      	ands	r0, r1
 8008fd0:	4288      	cmp	r0, r1
 8008fd2:	d108      	bne.n	8008fe6 <_scanf_float+0x18e>
 8008fd4:	4961      	ldr	r1, [pc, #388]	; (800915c <_scanf_float+0x304>)
 8008fd6:	400a      	ands	r2, r1
 8008fd8:	6032      	str	r2, [r6, #0]
 8008fda:	2201      	movs	r2, #1
 8008fdc:	9202      	str	r2, [sp, #8]
 8008fde:	e7e3      	b.n	8008fa8 <_scanf_float+0x150>
 8008fe0:	9a02      	ldr	r2, [sp, #8]
 8008fe2:	2a02      	cmp	r2, #2
 8008fe4:	d059      	beq.n	800909a <_scanf_float+0x242>
 8008fe6:	2c01      	cmp	r4, #1
 8008fe8:	d002      	beq.n	8008ff0 <_scanf_float+0x198>
 8008fea:	2c04      	cmp	r4, #4
 8008fec:	d000      	beq.n	8008ff0 <_scanf_float+0x198>
 8008fee:	e764      	b.n	8008eba <_scanf_float+0x62>
 8008ff0:	3401      	adds	r4, #1
 8008ff2:	b2e4      	uxtb	r4, r4
 8008ff4:	e7d8      	b.n	8008fa8 <_scanf_float+0x150>
 8008ff6:	9a02      	ldr	r2, [sp, #8]
 8008ff8:	2a01      	cmp	r2, #1
 8008ffa:	d000      	beq.n	8008ffe <_scanf_float+0x1a6>
 8008ffc:	e75d      	b.n	8008eba <_scanf_float+0x62>
 8008ffe:	2202      	movs	r2, #2
 8009000:	e7ec      	b.n	8008fdc <_scanf_float+0x184>
 8009002:	2c00      	cmp	r4, #0
 8009004:	d110      	bne.n	8009028 <_scanf_float+0x1d0>
 8009006:	9a00      	ldr	r2, [sp, #0]
 8009008:	2a00      	cmp	r2, #0
 800900a:	d000      	beq.n	800900e <_scanf_float+0x1b6>
 800900c:	e758      	b.n	8008ec0 <_scanf_float+0x68>
 800900e:	6832      	ldr	r2, [r6, #0]
 8009010:	21e0      	movs	r1, #224	; 0xe0
 8009012:	0010      	movs	r0, r2
 8009014:	00c9      	lsls	r1, r1, #3
 8009016:	4008      	ands	r0, r1
 8009018:	4288      	cmp	r0, r1
 800901a:	d000      	beq.n	800901e <_scanf_float+0x1c6>
 800901c:	e754      	b.n	8008ec8 <_scanf_float+0x70>
 800901e:	494f      	ldr	r1, [pc, #316]	; (800915c <_scanf_float+0x304>)
 8009020:	3401      	adds	r4, #1
 8009022:	400a      	ands	r2, r1
 8009024:	6032      	str	r2, [r6, #0]
 8009026:	e7bf      	b.n	8008fa8 <_scanf_float+0x150>
 8009028:	21fd      	movs	r1, #253	; 0xfd
 800902a:	1ee2      	subs	r2, r4, #3
 800902c:	420a      	tst	r2, r1
 800902e:	d000      	beq.n	8009032 <_scanf_float+0x1da>
 8009030:	e743      	b.n	8008eba <_scanf_float+0x62>
 8009032:	e7dd      	b.n	8008ff0 <_scanf_float+0x198>
 8009034:	2c02      	cmp	r4, #2
 8009036:	d000      	beq.n	800903a <_scanf_float+0x1e2>
 8009038:	e73f      	b.n	8008eba <_scanf_float+0x62>
 800903a:	2403      	movs	r4, #3
 800903c:	e7b4      	b.n	8008fa8 <_scanf_float+0x150>
 800903e:	2c06      	cmp	r4, #6
 8009040:	d000      	beq.n	8009044 <_scanf_float+0x1ec>
 8009042:	e73a      	b.n	8008eba <_scanf_float+0x62>
 8009044:	2407      	movs	r4, #7
 8009046:	e7af      	b.n	8008fa8 <_scanf_float+0x150>
 8009048:	6832      	ldr	r2, [r6, #0]
 800904a:	0591      	lsls	r1, r2, #22
 800904c:	d400      	bmi.n	8009050 <_scanf_float+0x1f8>
 800904e:	e734      	b.n	8008eba <_scanf_float+0x62>
 8009050:	4943      	ldr	r1, [pc, #268]	; (8009160 <_scanf_float+0x308>)
 8009052:	400a      	ands	r2, r1
 8009054:	6032      	str	r2, [r6, #0]
 8009056:	9a00      	ldr	r2, [sp, #0]
 8009058:	9204      	str	r2, [sp, #16]
 800905a:	e7a5      	b.n	8008fa8 <_scanf_float+0x150>
 800905c:	21a0      	movs	r1, #160	; 0xa0
 800905e:	2080      	movs	r0, #128	; 0x80
 8009060:	6832      	ldr	r2, [r6, #0]
 8009062:	00c9      	lsls	r1, r1, #3
 8009064:	4011      	ands	r1, r2
 8009066:	00c0      	lsls	r0, r0, #3
 8009068:	4281      	cmp	r1, r0
 800906a:	d006      	beq.n	800907a <_scanf_float+0x222>
 800906c:	4202      	tst	r2, r0
 800906e:	d100      	bne.n	8009072 <_scanf_float+0x21a>
 8009070:	e723      	b.n	8008eba <_scanf_float+0x62>
 8009072:	9900      	ldr	r1, [sp, #0]
 8009074:	2900      	cmp	r1, #0
 8009076:	d100      	bne.n	800907a <_scanf_float+0x222>
 8009078:	e726      	b.n	8008ec8 <_scanf_float+0x70>
 800907a:	0591      	lsls	r1, r2, #22
 800907c:	d404      	bmi.n	8009088 <_scanf_float+0x230>
 800907e:	9900      	ldr	r1, [sp, #0]
 8009080:	9804      	ldr	r0, [sp, #16]
 8009082:	9708      	str	r7, [sp, #32]
 8009084:	1a09      	subs	r1, r1, r0
 8009086:	9107      	str	r1, [sp, #28]
 8009088:	4934      	ldr	r1, [pc, #208]	; (800915c <_scanf_float+0x304>)
 800908a:	400a      	ands	r2, r1
 800908c:	21c0      	movs	r1, #192	; 0xc0
 800908e:	0049      	lsls	r1, r1, #1
 8009090:	430a      	orrs	r2, r1
 8009092:	6032      	str	r2, [r6, #0]
 8009094:	2200      	movs	r2, #0
 8009096:	9200      	str	r2, [sp, #0]
 8009098:	e786      	b.n	8008fa8 <_scanf_float+0x150>
 800909a:	2203      	movs	r2, #3
 800909c:	e79e      	b.n	8008fdc <_scanf_float+0x184>
 800909e:	23c0      	movs	r3, #192	; 0xc0
 80090a0:	005b      	lsls	r3, r3, #1
 80090a2:	0029      	movs	r1, r5
 80090a4:	58f3      	ldr	r3, [r6, r3]
 80090a6:	9801      	ldr	r0, [sp, #4]
 80090a8:	4798      	blx	r3
 80090aa:	2800      	cmp	r0, #0
 80090ac:	d100      	bne.n	80090b0 <_scanf_float+0x258>
 80090ae:	e6f6      	b.n	8008e9e <_scanf_float+0x46>
 80090b0:	e703      	b.n	8008eba <_scanf_float+0x62>
 80090b2:	3f01      	subs	r7, #1
 80090b4:	5933      	ldr	r3, [r6, r4]
 80090b6:	002a      	movs	r2, r5
 80090b8:	7839      	ldrb	r1, [r7, #0]
 80090ba:	9801      	ldr	r0, [sp, #4]
 80090bc:	4798      	blx	r3
 80090be:	6933      	ldr	r3, [r6, #16]
 80090c0:	3b01      	subs	r3, #1
 80090c2:	6133      	str	r3, [r6, #16]
 80090c4:	e707      	b.n	8008ed6 <_scanf_float+0x7e>
 80090c6:	1e63      	subs	r3, r4, #1
 80090c8:	2b06      	cmp	r3, #6
 80090ca:	d80e      	bhi.n	80090ea <_scanf_float+0x292>
 80090cc:	9702      	str	r7, [sp, #8]
 80090ce:	2c02      	cmp	r4, #2
 80090d0:	d920      	bls.n	8009114 <_scanf_float+0x2bc>
 80090d2:	1be3      	subs	r3, r4, r7
 80090d4:	b2db      	uxtb	r3, r3
 80090d6:	9305      	str	r3, [sp, #20]
 80090d8:	9b02      	ldr	r3, [sp, #8]
 80090da:	9a05      	ldr	r2, [sp, #20]
 80090dc:	189b      	adds	r3, r3, r2
 80090de:	b2db      	uxtb	r3, r3
 80090e0:	2b03      	cmp	r3, #3
 80090e2:	d827      	bhi.n	8009134 <_scanf_float+0x2dc>
 80090e4:	3c03      	subs	r4, #3
 80090e6:	b2e4      	uxtb	r4, r4
 80090e8:	1b3f      	subs	r7, r7, r4
 80090ea:	6833      	ldr	r3, [r6, #0]
 80090ec:	05da      	lsls	r2, r3, #23
 80090ee:	d554      	bpl.n	800919a <_scanf_float+0x342>
 80090f0:	055b      	lsls	r3, r3, #21
 80090f2:	d537      	bpl.n	8009164 <_scanf_float+0x30c>
 80090f4:	24be      	movs	r4, #190	; 0xbe
 80090f6:	0064      	lsls	r4, r4, #1
 80090f8:	9b03      	ldr	r3, [sp, #12]
 80090fa:	429f      	cmp	r7, r3
 80090fc:	d800      	bhi.n	8009100 <_scanf_float+0x2a8>
 80090fe:	e6ee      	b.n	8008ede <_scanf_float+0x86>
 8009100:	3f01      	subs	r7, #1
 8009102:	5933      	ldr	r3, [r6, r4]
 8009104:	002a      	movs	r2, r5
 8009106:	7839      	ldrb	r1, [r7, #0]
 8009108:	9801      	ldr	r0, [sp, #4]
 800910a:	4798      	blx	r3
 800910c:	6933      	ldr	r3, [r6, #16]
 800910e:	3b01      	subs	r3, #1
 8009110:	6133      	str	r3, [r6, #16]
 8009112:	e7f1      	b.n	80090f8 <_scanf_float+0x2a0>
 8009114:	24be      	movs	r4, #190	; 0xbe
 8009116:	0064      	lsls	r4, r4, #1
 8009118:	9b03      	ldr	r3, [sp, #12]
 800911a:	429f      	cmp	r7, r3
 800911c:	d800      	bhi.n	8009120 <_scanf_float+0x2c8>
 800911e:	e6de      	b.n	8008ede <_scanf_float+0x86>
 8009120:	3f01      	subs	r7, #1
 8009122:	5933      	ldr	r3, [r6, r4]
 8009124:	002a      	movs	r2, r5
 8009126:	7839      	ldrb	r1, [r7, #0]
 8009128:	9801      	ldr	r0, [sp, #4]
 800912a:	4798      	blx	r3
 800912c:	6933      	ldr	r3, [r6, #16]
 800912e:	3b01      	subs	r3, #1
 8009130:	6133      	str	r3, [r6, #16]
 8009132:	e7f1      	b.n	8009118 <_scanf_float+0x2c0>
 8009134:	9b02      	ldr	r3, [sp, #8]
 8009136:	002a      	movs	r2, r5
 8009138:	3b01      	subs	r3, #1
 800913a:	7819      	ldrb	r1, [r3, #0]
 800913c:	9302      	str	r3, [sp, #8]
 800913e:	23be      	movs	r3, #190	; 0xbe
 8009140:	005b      	lsls	r3, r3, #1
 8009142:	58f3      	ldr	r3, [r6, r3]
 8009144:	9801      	ldr	r0, [sp, #4]
 8009146:	9309      	str	r3, [sp, #36]	; 0x24
 8009148:	4798      	blx	r3
 800914a:	6933      	ldr	r3, [r6, #16]
 800914c:	3b01      	subs	r3, #1
 800914e:	6133      	str	r3, [r6, #16]
 8009150:	e7c2      	b.n	80090d8 <_scanf_float+0x280>
 8009152:	46c0      	nop			; (mov r8, r8)
 8009154:	fffffeff 	.word	0xfffffeff
 8009158:	fffffe7f 	.word	0xfffffe7f
 800915c:	fffff87f 	.word	0xfffff87f
 8009160:	fffffd7f 	.word	0xfffffd7f
 8009164:	6933      	ldr	r3, [r6, #16]
 8009166:	1e7c      	subs	r4, r7, #1
 8009168:	7821      	ldrb	r1, [r4, #0]
 800916a:	3b01      	subs	r3, #1
 800916c:	6133      	str	r3, [r6, #16]
 800916e:	2965      	cmp	r1, #101	; 0x65
 8009170:	d00c      	beq.n	800918c <_scanf_float+0x334>
 8009172:	2945      	cmp	r1, #69	; 0x45
 8009174:	d00a      	beq.n	800918c <_scanf_float+0x334>
 8009176:	23be      	movs	r3, #190	; 0xbe
 8009178:	005b      	lsls	r3, r3, #1
 800917a:	58f3      	ldr	r3, [r6, r3]
 800917c:	002a      	movs	r2, r5
 800917e:	9801      	ldr	r0, [sp, #4]
 8009180:	4798      	blx	r3
 8009182:	6933      	ldr	r3, [r6, #16]
 8009184:	1ebc      	subs	r4, r7, #2
 8009186:	3b01      	subs	r3, #1
 8009188:	7821      	ldrb	r1, [r4, #0]
 800918a:	6133      	str	r3, [r6, #16]
 800918c:	23be      	movs	r3, #190	; 0xbe
 800918e:	005b      	lsls	r3, r3, #1
 8009190:	002a      	movs	r2, r5
 8009192:	58f3      	ldr	r3, [r6, r3]
 8009194:	9801      	ldr	r0, [sp, #4]
 8009196:	4798      	blx	r3
 8009198:	0027      	movs	r7, r4
 800919a:	6832      	ldr	r2, [r6, #0]
 800919c:	2310      	movs	r3, #16
 800919e:	0011      	movs	r1, r2
 80091a0:	4019      	ands	r1, r3
 80091a2:	9102      	str	r1, [sp, #8]
 80091a4:	421a      	tst	r2, r3
 80091a6:	d158      	bne.n	800925a <_scanf_float+0x402>
 80091a8:	23c0      	movs	r3, #192	; 0xc0
 80091aa:	7039      	strb	r1, [r7, #0]
 80091ac:	6832      	ldr	r2, [r6, #0]
 80091ae:	00db      	lsls	r3, r3, #3
 80091b0:	4013      	ands	r3, r2
 80091b2:	2280      	movs	r2, #128	; 0x80
 80091b4:	00d2      	lsls	r2, r2, #3
 80091b6:	4293      	cmp	r3, r2
 80091b8:	d11d      	bne.n	80091f6 <_scanf_float+0x39e>
 80091ba:	9b04      	ldr	r3, [sp, #16]
 80091bc:	9a00      	ldr	r2, [sp, #0]
 80091be:	9900      	ldr	r1, [sp, #0]
 80091c0:	1a9a      	subs	r2, r3, r2
 80091c2:	428b      	cmp	r3, r1
 80091c4:	d124      	bne.n	8009210 <_scanf_float+0x3b8>
 80091c6:	2200      	movs	r2, #0
 80091c8:	9903      	ldr	r1, [sp, #12]
 80091ca:	9801      	ldr	r0, [sp, #4]
 80091cc:	f000 feb6 	bl	8009f3c <_strtod_r>
 80091d0:	9b06      	ldr	r3, [sp, #24]
 80091d2:	000d      	movs	r5, r1
 80091d4:	6831      	ldr	r1, [r6, #0]
 80091d6:	0004      	movs	r4, r0
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	078a      	lsls	r2, r1, #30
 80091dc:	d525      	bpl.n	800922a <_scanf_float+0x3d2>
 80091de:	1d1a      	adds	r2, r3, #4
 80091e0:	9906      	ldr	r1, [sp, #24]
 80091e2:	600a      	str	r2, [r1, #0]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	601c      	str	r4, [r3, #0]
 80091e8:	605d      	str	r5, [r3, #4]
 80091ea:	68f3      	ldr	r3, [r6, #12]
 80091ec:	3301      	adds	r3, #1
 80091ee:	60f3      	str	r3, [r6, #12]
 80091f0:	9802      	ldr	r0, [sp, #8]
 80091f2:	b00b      	add	sp, #44	; 0x2c
 80091f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091f6:	9b07      	ldr	r3, [sp, #28]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d0e4      	beq.n	80091c6 <_scanf_float+0x36e>
 80091fc:	9b08      	ldr	r3, [sp, #32]
 80091fe:	9a02      	ldr	r2, [sp, #8]
 8009200:	1c59      	adds	r1, r3, #1
 8009202:	9801      	ldr	r0, [sp, #4]
 8009204:	230a      	movs	r3, #10
 8009206:	f000 ff2f 	bl	800a068 <_strtol_r>
 800920a:	9b07      	ldr	r3, [sp, #28]
 800920c:	9f08      	ldr	r7, [sp, #32]
 800920e:	1ac2      	subs	r2, r0, r3
 8009210:	0033      	movs	r3, r6
 8009212:	3370      	adds	r3, #112	; 0x70
 8009214:	33ff      	adds	r3, #255	; 0xff
 8009216:	429f      	cmp	r7, r3
 8009218:	d302      	bcc.n	8009220 <_scanf_float+0x3c8>
 800921a:	0037      	movs	r7, r6
 800921c:	376f      	adds	r7, #111	; 0x6f
 800921e:	37ff      	adds	r7, #255	; 0xff
 8009220:	0038      	movs	r0, r7
 8009222:	490f      	ldr	r1, [pc, #60]	; (8009260 <_scanf_float+0x408>)
 8009224:	f000 f83e 	bl	80092a4 <siprintf>
 8009228:	e7cd      	b.n	80091c6 <_scanf_float+0x36e>
 800922a:	1d1a      	adds	r2, r3, #4
 800922c:	0749      	lsls	r1, r1, #29
 800922e:	d4d7      	bmi.n	80091e0 <_scanf_float+0x388>
 8009230:	9906      	ldr	r1, [sp, #24]
 8009232:	0020      	movs	r0, r4
 8009234:	600a      	str	r2, [r1, #0]
 8009236:	681f      	ldr	r7, [r3, #0]
 8009238:	0022      	movs	r2, r4
 800923a:	002b      	movs	r3, r5
 800923c:	0029      	movs	r1, r5
 800923e:	f7f8 fedf 	bl	8002000 <__aeabi_dcmpun>
 8009242:	2800      	cmp	r0, #0
 8009244:	d004      	beq.n	8009250 <_scanf_float+0x3f8>
 8009246:	4807      	ldr	r0, [pc, #28]	; (8009264 <_scanf_float+0x40c>)
 8009248:	f000 f828 	bl	800929c <nanf>
 800924c:	6038      	str	r0, [r7, #0]
 800924e:	e7cc      	b.n	80091ea <_scanf_float+0x392>
 8009250:	0020      	movs	r0, r4
 8009252:	0029      	movs	r1, r5
 8009254:	f7f8 ff7e 	bl	8002154 <__aeabi_d2f>
 8009258:	e7f8      	b.n	800924c <_scanf_float+0x3f4>
 800925a:	2300      	movs	r3, #0
 800925c:	e640      	b.n	8008ee0 <_scanf_float+0x88>
 800925e:	46c0      	nop			; (mov r8, r8)
 8009260:	0800d1a8 	.word	0x0800d1a8
 8009264:	0800d618 	.word	0x0800d618

08009268 <iprintf>:
 8009268:	b40f      	push	{r0, r1, r2, r3}
 800926a:	4b0b      	ldr	r3, [pc, #44]	; (8009298 <iprintf+0x30>)
 800926c:	b513      	push	{r0, r1, r4, lr}
 800926e:	681c      	ldr	r4, [r3, #0]
 8009270:	2c00      	cmp	r4, #0
 8009272:	d005      	beq.n	8009280 <iprintf+0x18>
 8009274:	69a3      	ldr	r3, [r4, #24]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d102      	bne.n	8009280 <iprintf+0x18>
 800927a:	0020      	movs	r0, r4
 800927c:	f001 fe00 	bl	800ae80 <__sinit>
 8009280:	ab05      	add	r3, sp, #20
 8009282:	0020      	movs	r0, r4
 8009284:	9a04      	ldr	r2, [sp, #16]
 8009286:	68a1      	ldr	r1, [r4, #8]
 8009288:	9301      	str	r3, [sp, #4]
 800928a:	f003 f99f 	bl	800c5cc <_vfiprintf_r>
 800928e:	bc16      	pop	{r1, r2, r4}
 8009290:	bc08      	pop	{r3}
 8009292:	b004      	add	sp, #16
 8009294:	4718      	bx	r3
 8009296:	46c0      	nop			; (mov r8, r8)
 8009298:	20000034 	.word	0x20000034

0800929c <nanf>:
 800929c:	4800      	ldr	r0, [pc, #0]	; (80092a0 <nanf+0x4>)
 800929e:	4770      	bx	lr
 80092a0:	7fc00000 	.word	0x7fc00000

080092a4 <siprintf>:
 80092a4:	b40e      	push	{r1, r2, r3}
 80092a6:	b500      	push	{lr}
 80092a8:	490b      	ldr	r1, [pc, #44]	; (80092d8 <siprintf+0x34>)
 80092aa:	b09c      	sub	sp, #112	; 0x70
 80092ac:	ab1d      	add	r3, sp, #116	; 0x74
 80092ae:	9002      	str	r0, [sp, #8]
 80092b0:	9006      	str	r0, [sp, #24]
 80092b2:	9107      	str	r1, [sp, #28]
 80092b4:	9104      	str	r1, [sp, #16]
 80092b6:	4809      	ldr	r0, [pc, #36]	; (80092dc <siprintf+0x38>)
 80092b8:	4909      	ldr	r1, [pc, #36]	; (80092e0 <siprintf+0x3c>)
 80092ba:	cb04      	ldmia	r3!, {r2}
 80092bc:	9105      	str	r1, [sp, #20]
 80092be:	6800      	ldr	r0, [r0, #0]
 80092c0:	a902      	add	r1, sp, #8
 80092c2:	9301      	str	r3, [sp, #4]
 80092c4:	f003 f85a 	bl	800c37c <_svfiprintf_r>
 80092c8:	2300      	movs	r3, #0
 80092ca:	9a02      	ldr	r2, [sp, #8]
 80092cc:	7013      	strb	r3, [r2, #0]
 80092ce:	b01c      	add	sp, #112	; 0x70
 80092d0:	bc08      	pop	{r3}
 80092d2:	b003      	add	sp, #12
 80092d4:	4718      	bx	r3
 80092d6:	46c0      	nop			; (mov r8, r8)
 80092d8:	7fffffff 	.word	0x7fffffff
 80092dc:	20000034 	.word	0x20000034
 80092e0:	ffff0208 	.word	0xffff0208

080092e4 <sulp>:
 80092e4:	b570      	push	{r4, r5, r6, lr}
 80092e6:	0016      	movs	r6, r2
 80092e8:	000d      	movs	r5, r1
 80092ea:	f002 fd91 	bl	800be10 <__ulp>
 80092ee:	2e00      	cmp	r6, #0
 80092f0:	d00d      	beq.n	800930e <sulp+0x2a>
 80092f2:	236b      	movs	r3, #107	; 0x6b
 80092f4:	006a      	lsls	r2, r5, #1
 80092f6:	0d52      	lsrs	r2, r2, #21
 80092f8:	1a9b      	subs	r3, r3, r2
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	dd07      	ble.n	800930e <sulp+0x2a>
 80092fe:	2400      	movs	r4, #0
 8009300:	4a03      	ldr	r2, [pc, #12]	; (8009310 <sulp+0x2c>)
 8009302:	051b      	lsls	r3, r3, #20
 8009304:	189d      	adds	r5, r3, r2
 8009306:	002b      	movs	r3, r5
 8009308:	0022      	movs	r2, r4
 800930a:	f7f8 f87b 	bl	8001404 <__aeabi_dmul>
 800930e:	bd70      	pop	{r4, r5, r6, pc}
 8009310:	3ff00000 	.word	0x3ff00000

08009314 <_strtod_l>:
 8009314:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009316:	001d      	movs	r5, r3
 8009318:	2300      	movs	r3, #0
 800931a:	b0a5      	sub	sp, #148	; 0x94
 800931c:	9320      	str	r3, [sp, #128]	; 0x80
 800931e:	4bac      	ldr	r3, [pc, #688]	; (80095d0 <_strtod_l+0x2bc>)
 8009320:	9005      	str	r0, [sp, #20]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	9108      	str	r1, [sp, #32]
 8009326:	0018      	movs	r0, r3
 8009328:	9307      	str	r3, [sp, #28]
 800932a:	921b      	str	r2, [sp, #108]	; 0x6c
 800932c:	f7f6 feec 	bl	8000108 <strlen>
 8009330:	2600      	movs	r6, #0
 8009332:	0004      	movs	r4, r0
 8009334:	2700      	movs	r7, #0
 8009336:	9b08      	ldr	r3, [sp, #32]
 8009338:	931f      	str	r3, [sp, #124]	; 0x7c
 800933a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800933c:	7813      	ldrb	r3, [r2, #0]
 800933e:	2b2b      	cmp	r3, #43	; 0x2b
 8009340:	d058      	beq.n	80093f4 <_strtod_l+0xe0>
 8009342:	d844      	bhi.n	80093ce <_strtod_l+0xba>
 8009344:	2b0d      	cmp	r3, #13
 8009346:	d83d      	bhi.n	80093c4 <_strtod_l+0xb0>
 8009348:	2b08      	cmp	r3, #8
 800934a:	d83d      	bhi.n	80093c8 <_strtod_l+0xb4>
 800934c:	2b00      	cmp	r3, #0
 800934e:	d047      	beq.n	80093e0 <_strtod_l+0xcc>
 8009350:	2300      	movs	r3, #0
 8009352:	930e      	str	r3, [sp, #56]	; 0x38
 8009354:	2200      	movs	r2, #0
 8009356:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009358:	920a      	str	r2, [sp, #40]	; 0x28
 800935a:	9306      	str	r3, [sp, #24]
 800935c:	781b      	ldrb	r3, [r3, #0]
 800935e:	2b30      	cmp	r3, #48	; 0x30
 8009360:	d000      	beq.n	8009364 <_strtod_l+0x50>
 8009362:	e07f      	b.n	8009464 <_strtod_l+0x150>
 8009364:	9b06      	ldr	r3, [sp, #24]
 8009366:	3220      	adds	r2, #32
 8009368:	785b      	ldrb	r3, [r3, #1]
 800936a:	4393      	bics	r3, r2
 800936c:	2b58      	cmp	r3, #88	; 0x58
 800936e:	d000      	beq.n	8009372 <_strtod_l+0x5e>
 8009370:	e06e      	b.n	8009450 <_strtod_l+0x13c>
 8009372:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009374:	9502      	str	r5, [sp, #8]
 8009376:	9301      	str	r3, [sp, #4]
 8009378:	ab20      	add	r3, sp, #128	; 0x80
 800937a:	9300      	str	r3, [sp, #0]
 800937c:	4a95      	ldr	r2, [pc, #596]	; (80095d4 <_strtod_l+0x2c0>)
 800937e:	ab21      	add	r3, sp, #132	; 0x84
 8009380:	9805      	ldr	r0, [sp, #20]
 8009382:	a91f      	add	r1, sp, #124	; 0x7c
 8009384:	f001 fe86 	bl	800b094 <__gethex>
 8009388:	2307      	movs	r3, #7
 800938a:	0005      	movs	r5, r0
 800938c:	0004      	movs	r4, r0
 800938e:	401d      	ands	r5, r3
 8009390:	4218      	tst	r0, r3
 8009392:	d006      	beq.n	80093a2 <_strtod_l+0x8e>
 8009394:	2d06      	cmp	r5, #6
 8009396:	d12f      	bne.n	80093f8 <_strtod_l+0xe4>
 8009398:	9b06      	ldr	r3, [sp, #24]
 800939a:	3301      	adds	r3, #1
 800939c:	931f      	str	r3, [sp, #124]	; 0x7c
 800939e:	2300      	movs	r3, #0
 80093a0:	930e      	str	r3, [sp, #56]	; 0x38
 80093a2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d002      	beq.n	80093ae <_strtod_l+0x9a>
 80093a8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80093aa:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80093ac:	601a      	str	r2, [r3, #0]
 80093ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d01c      	beq.n	80093ee <_strtod_l+0xda>
 80093b4:	2380      	movs	r3, #128	; 0x80
 80093b6:	0032      	movs	r2, r6
 80093b8:	061b      	lsls	r3, r3, #24
 80093ba:	18fb      	adds	r3, r7, r3
 80093bc:	0010      	movs	r0, r2
 80093be:	0019      	movs	r1, r3
 80093c0:	b025      	add	sp, #148	; 0x94
 80093c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093c4:	2b20      	cmp	r3, #32
 80093c6:	d1c3      	bne.n	8009350 <_strtod_l+0x3c>
 80093c8:	3201      	adds	r2, #1
 80093ca:	921f      	str	r2, [sp, #124]	; 0x7c
 80093cc:	e7b5      	b.n	800933a <_strtod_l+0x26>
 80093ce:	2b2d      	cmp	r3, #45	; 0x2d
 80093d0:	d1be      	bne.n	8009350 <_strtod_l+0x3c>
 80093d2:	3b2c      	subs	r3, #44	; 0x2c
 80093d4:	930e      	str	r3, [sp, #56]	; 0x38
 80093d6:	1c53      	adds	r3, r2, #1
 80093d8:	931f      	str	r3, [sp, #124]	; 0x7c
 80093da:	7853      	ldrb	r3, [r2, #1]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d1b9      	bne.n	8009354 <_strtod_l+0x40>
 80093e0:	9b08      	ldr	r3, [sp, #32]
 80093e2:	931f      	str	r3, [sp, #124]	; 0x7c
 80093e4:	2300      	movs	r3, #0
 80093e6:	930e      	str	r3, [sp, #56]	; 0x38
 80093e8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d1dc      	bne.n	80093a8 <_strtod_l+0x94>
 80093ee:	0032      	movs	r2, r6
 80093f0:	003b      	movs	r3, r7
 80093f2:	e7e3      	b.n	80093bc <_strtod_l+0xa8>
 80093f4:	2300      	movs	r3, #0
 80093f6:	e7ed      	b.n	80093d4 <_strtod_l+0xc0>
 80093f8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80093fa:	2a00      	cmp	r2, #0
 80093fc:	d007      	beq.n	800940e <_strtod_l+0xfa>
 80093fe:	2135      	movs	r1, #53	; 0x35
 8009400:	a822      	add	r0, sp, #136	; 0x88
 8009402:	f002 fe06 	bl	800c012 <__copybits>
 8009406:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009408:	9805      	ldr	r0, [sp, #20]
 800940a:	f002 f9c1 	bl	800b790 <_Bfree>
 800940e:	1e68      	subs	r0, r5, #1
 8009410:	2804      	cmp	r0, #4
 8009412:	d806      	bhi.n	8009422 <_strtod_l+0x10e>
 8009414:	f7f6 fe80 	bl	8000118 <__gnu_thumb1_case_uqi>
 8009418:	1816030b 	.word	0x1816030b
 800941c:	0b          	.byte	0x0b
 800941d:	00          	.byte	0x00
 800941e:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8009420:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 8009422:	0723      	lsls	r3, r4, #28
 8009424:	d5bd      	bpl.n	80093a2 <_strtod_l+0x8e>
 8009426:	2380      	movs	r3, #128	; 0x80
 8009428:	061b      	lsls	r3, r3, #24
 800942a:	431f      	orrs	r7, r3
 800942c:	e7b9      	b.n	80093a2 <_strtod_l+0x8e>
 800942e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009430:	4a69      	ldr	r2, [pc, #420]	; (80095d8 <_strtod_l+0x2c4>)
 8009432:	496a      	ldr	r1, [pc, #424]	; (80095dc <_strtod_l+0x2c8>)
 8009434:	401a      	ands	r2, r3
 8009436:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009438:	9e22      	ldr	r6, [sp, #136]	; 0x88
 800943a:	185b      	adds	r3, r3, r1
 800943c:	051b      	lsls	r3, r3, #20
 800943e:	431a      	orrs	r2, r3
 8009440:	0017      	movs	r7, r2
 8009442:	e7ee      	b.n	8009422 <_strtod_l+0x10e>
 8009444:	4f66      	ldr	r7, [pc, #408]	; (80095e0 <_strtod_l+0x2cc>)
 8009446:	e7ec      	b.n	8009422 <_strtod_l+0x10e>
 8009448:	2601      	movs	r6, #1
 800944a:	4f66      	ldr	r7, [pc, #408]	; (80095e4 <_strtod_l+0x2d0>)
 800944c:	4276      	negs	r6, r6
 800944e:	e7e8      	b.n	8009422 <_strtod_l+0x10e>
 8009450:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009452:	1c5a      	adds	r2, r3, #1
 8009454:	921f      	str	r2, [sp, #124]	; 0x7c
 8009456:	785b      	ldrb	r3, [r3, #1]
 8009458:	2b30      	cmp	r3, #48	; 0x30
 800945a:	d0f9      	beq.n	8009450 <_strtod_l+0x13c>
 800945c:	2b00      	cmp	r3, #0
 800945e:	d0a0      	beq.n	80093a2 <_strtod_l+0x8e>
 8009460:	2301      	movs	r3, #1
 8009462:	930a      	str	r3, [sp, #40]	; 0x28
 8009464:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009466:	220a      	movs	r2, #10
 8009468:	9310      	str	r3, [sp, #64]	; 0x40
 800946a:	2300      	movs	r3, #0
 800946c:	930f      	str	r3, [sp, #60]	; 0x3c
 800946e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009470:	9309      	str	r3, [sp, #36]	; 0x24
 8009472:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8009474:	7805      	ldrb	r5, [r0, #0]
 8009476:	002b      	movs	r3, r5
 8009478:	3b30      	subs	r3, #48	; 0x30
 800947a:	b2d9      	uxtb	r1, r3
 800947c:	2909      	cmp	r1, #9
 800947e:	d927      	bls.n	80094d0 <_strtod_l+0x1bc>
 8009480:	0022      	movs	r2, r4
 8009482:	9907      	ldr	r1, [sp, #28]
 8009484:	f003 fa40 	bl	800c908 <strncmp>
 8009488:	2800      	cmp	r0, #0
 800948a:	d033      	beq.n	80094f4 <_strtod_l+0x1e0>
 800948c:	2000      	movs	r0, #0
 800948e:	002b      	movs	r3, r5
 8009490:	4684      	mov	ip, r0
 8009492:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009494:	900c      	str	r0, [sp, #48]	; 0x30
 8009496:	9206      	str	r2, [sp, #24]
 8009498:	2220      	movs	r2, #32
 800949a:	0019      	movs	r1, r3
 800949c:	4391      	bics	r1, r2
 800949e:	000a      	movs	r2, r1
 80094a0:	2100      	movs	r1, #0
 80094a2:	9107      	str	r1, [sp, #28]
 80094a4:	2a45      	cmp	r2, #69	; 0x45
 80094a6:	d000      	beq.n	80094aa <_strtod_l+0x196>
 80094a8:	e0c5      	b.n	8009636 <_strtod_l+0x322>
 80094aa:	9b06      	ldr	r3, [sp, #24]
 80094ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80094ae:	4303      	orrs	r3, r0
 80094b0:	4313      	orrs	r3, r2
 80094b2:	428b      	cmp	r3, r1
 80094b4:	d094      	beq.n	80093e0 <_strtod_l+0xcc>
 80094b6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80094b8:	9308      	str	r3, [sp, #32]
 80094ba:	3301      	adds	r3, #1
 80094bc:	931f      	str	r3, [sp, #124]	; 0x7c
 80094be:	9b08      	ldr	r3, [sp, #32]
 80094c0:	785b      	ldrb	r3, [r3, #1]
 80094c2:	2b2b      	cmp	r3, #43	; 0x2b
 80094c4:	d076      	beq.n	80095b4 <_strtod_l+0x2a0>
 80094c6:	000c      	movs	r4, r1
 80094c8:	2b2d      	cmp	r3, #45	; 0x2d
 80094ca:	d179      	bne.n	80095c0 <_strtod_l+0x2ac>
 80094cc:	2401      	movs	r4, #1
 80094ce:	e072      	b.n	80095b6 <_strtod_l+0x2a2>
 80094d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80094d2:	2908      	cmp	r1, #8
 80094d4:	dc09      	bgt.n	80094ea <_strtod_l+0x1d6>
 80094d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80094d8:	4351      	muls	r1, r2
 80094da:	185b      	adds	r3, r3, r1
 80094dc:	930b      	str	r3, [sp, #44]	; 0x2c
 80094de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094e0:	3001      	adds	r0, #1
 80094e2:	3301      	adds	r3, #1
 80094e4:	9309      	str	r3, [sp, #36]	; 0x24
 80094e6:	901f      	str	r0, [sp, #124]	; 0x7c
 80094e8:	e7c3      	b.n	8009472 <_strtod_l+0x15e>
 80094ea:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80094ec:	4351      	muls	r1, r2
 80094ee:	185b      	adds	r3, r3, r1
 80094f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80094f2:	e7f4      	b.n	80094de <_strtod_l+0x1ca>
 80094f4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80094f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094f8:	191c      	adds	r4, r3, r4
 80094fa:	941f      	str	r4, [sp, #124]	; 0x7c
 80094fc:	7823      	ldrb	r3, [r4, #0]
 80094fe:	2a00      	cmp	r2, #0
 8009500:	d039      	beq.n	8009576 <_strtod_l+0x262>
 8009502:	900c      	str	r0, [sp, #48]	; 0x30
 8009504:	9206      	str	r2, [sp, #24]
 8009506:	001a      	movs	r2, r3
 8009508:	3a30      	subs	r2, #48	; 0x30
 800950a:	2a09      	cmp	r2, #9
 800950c:	d912      	bls.n	8009534 <_strtod_l+0x220>
 800950e:	2201      	movs	r2, #1
 8009510:	4694      	mov	ip, r2
 8009512:	e7c1      	b.n	8009498 <_strtod_l+0x184>
 8009514:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009516:	3001      	adds	r0, #1
 8009518:	1c5a      	adds	r2, r3, #1
 800951a:	921f      	str	r2, [sp, #124]	; 0x7c
 800951c:	785b      	ldrb	r3, [r3, #1]
 800951e:	2b30      	cmp	r3, #48	; 0x30
 8009520:	d0f8      	beq.n	8009514 <_strtod_l+0x200>
 8009522:	001a      	movs	r2, r3
 8009524:	3a31      	subs	r2, #49	; 0x31
 8009526:	2a08      	cmp	r2, #8
 8009528:	d83f      	bhi.n	80095aa <_strtod_l+0x296>
 800952a:	900c      	str	r0, [sp, #48]	; 0x30
 800952c:	2000      	movs	r0, #0
 800952e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009530:	9006      	str	r0, [sp, #24]
 8009532:	9210      	str	r2, [sp, #64]	; 0x40
 8009534:	001a      	movs	r2, r3
 8009536:	1c41      	adds	r1, r0, #1
 8009538:	3a30      	subs	r2, #48	; 0x30
 800953a:	2b30      	cmp	r3, #48	; 0x30
 800953c:	d015      	beq.n	800956a <_strtod_l+0x256>
 800953e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009540:	185b      	adds	r3, r3, r1
 8009542:	210a      	movs	r1, #10
 8009544:	930c      	str	r3, [sp, #48]	; 0x30
 8009546:	9b06      	ldr	r3, [sp, #24]
 8009548:	18c4      	adds	r4, r0, r3
 800954a:	42a3      	cmp	r3, r4
 800954c:	d115      	bne.n	800957a <_strtod_l+0x266>
 800954e:	9906      	ldr	r1, [sp, #24]
 8009550:	9b06      	ldr	r3, [sp, #24]
 8009552:	3101      	adds	r1, #1
 8009554:	1809      	adds	r1, r1, r0
 8009556:	181b      	adds	r3, r3, r0
 8009558:	9106      	str	r1, [sp, #24]
 800955a:	2b08      	cmp	r3, #8
 800955c:	dc1b      	bgt.n	8009596 <_strtod_l+0x282>
 800955e:	230a      	movs	r3, #10
 8009560:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009562:	434b      	muls	r3, r1
 8009564:	2100      	movs	r1, #0
 8009566:	18d3      	adds	r3, r2, r3
 8009568:	930b      	str	r3, [sp, #44]	; 0x2c
 800956a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800956c:	0008      	movs	r0, r1
 800956e:	1c5a      	adds	r2, r3, #1
 8009570:	921f      	str	r2, [sp, #124]	; 0x7c
 8009572:	785b      	ldrb	r3, [r3, #1]
 8009574:	e7c7      	b.n	8009506 <_strtod_l+0x1f2>
 8009576:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009578:	e7d1      	b.n	800951e <_strtod_l+0x20a>
 800957a:	2b08      	cmp	r3, #8
 800957c:	dc04      	bgt.n	8009588 <_strtod_l+0x274>
 800957e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009580:	434d      	muls	r5, r1
 8009582:	950b      	str	r5, [sp, #44]	; 0x2c
 8009584:	3301      	adds	r3, #1
 8009586:	e7e0      	b.n	800954a <_strtod_l+0x236>
 8009588:	1c5d      	adds	r5, r3, #1
 800958a:	2d10      	cmp	r5, #16
 800958c:	dcfa      	bgt.n	8009584 <_strtod_l+0x270>
 800958e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009590:	434d      	muls	r5, r1
 8009592:	950f      	str	r5, [sp, #60]	; 0x3c
 8009594:	e7f6      	b.n	8009584 <_strtod_l+0x270>
 8009596:	9b06      	ldr	r3, [sp, #24]
 8009598:	2100      	movs	r1, #0
 800959a:	2b10      	cmp	r3, #16
 800959c:	dce5      	bgt.n	800956a <_strtod_l+0x256>
 800959e:	230a      	movs	r3, #10
 80095a0:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80095a2:	4343      	muls	r3, r0
 80095a4:	18d3      	adds	r3, r2, r3
 80095a6:	930f      	str	r3, [sp, #60]	; 0x3c
 80095a8:	e7df      	b.n	800956a <_strtod_l+0x256>
 80095aa:	2200      	movs	r2, #0
 80095ac:	920c      	str	r2, [sp, #48]	; 0x30
 80095ae:	9206      	str	r2, [sp, #24]
 80095b0:	3201      	adds	r2, #1
 80095b2:	e7ad      	b.n	8009510 <_strtod_l+0x1fc>
 80095b4:	2400      	movs	r4, #0
 80095b6:	9b08      	ldr	r3, [sp, #32]
 80095b8:	3302      	adds	r3, #2
 80095ba:	931f      	str	r3, [sp, #124]	; 0x7c
 80095bc:	9b08      	ldr	r3, [sp, #32]
 80095be:	789b      	ldrb	r3, [r3, #2]
 80095c0:	001a      	movs	r2, r3
 80095c2:	3a30      	subs	r2, #48	; 0x30
 80095c4:	2a09      	cmp	r2, #9
 80095c6:	d913      	bls.n	80095f0 <_strtod_l+0x2dc>
 80095c8:	9a08      	ldr	r2, [sp, #32]
 80095ca:	921f      	str	r2, [sp, #124]	; 0x7c
 80095cc:	2200      	movs	r2, #0
 80095ce:	e031      	b.n	8009634 <_strtod_l+0x320>
 80095d0:	0800d45c 	.word	0x0800d45c
 80095d4:	0800d1b0 	.word	0x0800d1b0
 80095d8:	ffefffff 	.word	0xffefffff
 80095dc:	00000433 	.word	0x00000433
 80095e0:	7ff00000 	.word	0x7ff00000
 80095e4:	7fffffff 	.word	0x7fffffff
 80095e8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80095ea:	1c5a      	adds	r2, r3, #1
 80095ec:	921f      	str	r2, [sp, #124]	; 0x7c
 80095ee:	785b      	ldrb	r3, [r3, #1]
 80095f0:	2b30      	cmp	r3, #48	; 0x30
 80095f2:	d0f9      	beq.n	80095e8 <_strtod_l+0x2d4>
 80095f4:	2200      	movs	r2, #0
 80095f6:	9207      	str	r2, [sp, #28]
 80095f8:	001a      	movs	r2, r3
 80095fa:	3a31      	subs	r2, #49	; 0x31
 80095fc:	2a08      	cmp	r2, #8
 80095fe:	d81a      	bhi.n	8009636 <_strtod_l+0x322>
 8009600:	3b30      	subs	r3, #48	; 0x30
 8009602:	001a      	movs	r2, r3
 8009604:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009606:	9307      	str	r3, [sp, #28]
 8009608:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800960a:	1c59      	adds	r1, r3, #1
 800960c:	911f      	str	r1, [sp, #124]	; 0x7c
 800960e:	785b      	ldrb	r3, [r3, #1]
 8009610:	001d      	movs	r5, r3
 8009612:	3d30      	subs	r5, #48	; 0x30
 8009614:	2d09      	cmp	r5, #9
 8009616:	d939      	bls.n	800968c <_strtod_l+0x378>
 8009618:	9d07      	ldr	r5, [sp, #28]
 800961a:	1b49      	subs	r1, r1, r5
 800961c:	4db0      	ldr	r5, [pc, #704]	; (80098e0 <_strtod_l+0x5cc>)
 800961e:	9507      	str	r5, [sp, #28]
 8009620:	2908      	cmp	r1, #8
 8009622:	dc03      	bgt.n	800962c <_strtod_l+0x318>
 8009624:	9207      	str	r2, [sp, #28]
 8009626:	42aa      	cmp	r2, r5
 8009628:	dd00      	ble.n	800962c <_strtod_l+0x318>
 800962a:	9507      	str	r5, [sp, #28]
 800962c:	2c00      	cmp	r4, #0
 800962e:	d002      	beq.n	8009636 <_strtod_l+0x322>
 8009630:	9a07      	ldr	r2, [sp, #28]
 8009632:	4252      	negs	r2, r2
 8009634:	9207      	str	r2, [sp, #28]
 8009636:	9a06      	ldr	r2, [sp, #24]
 8009638:	2a00      	cmp	r2, #0
 800963a:	d14b      	bne.n	80096d4 <_strtod_l+0x3c0>
 800963c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800963e:	4310      	orrs	r0, r2
 8009640:	d000      	beq.n	8009644 <_strtod_l+0x330>
 8009642:	e6ae      	b.n	80093a2 <_strtod_l+0x8e>
 8009644:	4662      	mov	r2, ip
 8009646:	2a00      	cmp	r2, #0
 8009648:	d000      	beq.n	800964c <_strtod_l+0x338>
 800964a:	e6c9      	b.n	80093e0 <_strtod_l+0xcc>
 800964c:	2b69      	cmp	r3, #105	; 0x69
 800964e:	d025      	beq.n	800969c <_strtod_l+0x388>
 8009650:	dc21      	bgt.n	8009696 <_strtod_l+0x382>
 8009652:	2b49      	cmp	r3, #73	; 0x49
 8009654:	d022      	beq.n	800969c <_strtod_l+0x388>
 8009656:	2b4e      	cmp	r3, #78	; 0x4e
 8009658:	d000      	beq.n	800965c <_strtod_l+0x348>
 800965a:	e6c1      	b.n	80093e0 <_strtod_l+0xcc>
 800965c:	49a1      	ldr	r1, [pc, #644]	; (80098e4 <_strtod_l+0x5d0>)
 800965e:	a81f      	add	r0, sp, #124	; 0x7c
 8009660:	f001 ff66 	bl	800b530 <__match>
 8009664:	2800      	cmp	r0, #0
 8009666:	d100      	bne.n	800966a <_strtod_l+0x356>
 8009668:	e6ba      	b.n	80093e0 <_strtod_l+0xcc>
 800966a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800966c:	781b      	ldrb	r3, [r3, #0]
 800966e:	2b28      	cmp	r3, #40	; 0x28
 8009670:	d12a      	bne.n	80096c8 <_strtod_l+0x3b4>
 8009672:	499d      	ldr	r1, [pc, #628]	; (80098e8 <_strtod_l+0x5d4>)
 8009674:	aa22      	add	r2, sp, #136	; 0x88
 8009676:	a81f      	add	r0, sp, #124	; 0x7c
 8009678:	f001 ff6e 	bl	800b558 <__hexnan>
 800967c:	2805      	cmp	r0, #5
 800967e:	d123      	bne.n	80096c8 <_strtod_l+0x3b4>
 8009680:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009682:	4a9a      	ldr	r2, [pc, #616]	; (80098ec <_strtod_l+0x5d8>)
 8009684:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8009686:	431a      	orrs	r2, r3
 8009688:	0017      	movs	r7, r2
 800968a:	e68a      	b.n	80093a2 <_strtod_l+0x8e>
 800968c:	210a      	movs	r1, #10
 800968e:	434a      	muls	r2, r1
 8009690:	18d2      	adds	r2, r2, r3
 8009692:	3a30      	subs	r2, #48	; 0x30
 8009694:	e7b8      	b.n	8009608 <_strtod_l+0x2f4>
 8009696:	2b6e      	cmp	r3, #110	; 0x6e
 8009698:	d0e0      	beq.n	800965c <_strtod_l+0x348>
 800969a:	e6a1      	b.n	80093e0 <_strtod_l+0xcc>
 800969c:	4994      	ldr	r1, [pc, #592]	; (80098f0 <_strtod_l+0x5dc>)
 800969e:	a81f      	add	r0, sp, #124	; 0x7c
 80096a0:	f001 ff46 	bl	800b530 <__match>
 80096a4:	2800      	cmp	r0, #0
 80096a6:	d100      	bne.n	80096aa <_strtod_l+0x396>
 80096a8:	e69a      	b.n	80093e0 <_strtod_l+0xcc>
 80096aa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80096ac:	4991      	ldr	r1, [pc, #580]	; (80098f4 <_strtod_l+0x5e0>)
 80096ae:	3b01      	subs	r3, #1
 80096b0:	a81f      	add	r0, sp, #124	; 0x7c
 80096b2:	931f      	str	r3, [sp, #124]	; 0x7c
 80096b4:	f001 ff3c 	bl	800b530 <__match>
 80096b8:	2800      	cmp	r0, #0
 80096ba:	d102      	bne.n	80096c2 <_strtod_l+0x3ae>
 80096bc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80096be:	3301      	adds	r3, #1
 80096c0:	931f      	str	r3, [sp, #124]	; 0x7c
 80096c2:	2600      	movs	r6, #0
 80096c4:	4f89      	ldr	r7, [pc, #548]	; (80098ec <_strtod_l+0x5d8>)
 80096c6:	e66c      	b.n	80093a2 <_strtod_l+0x8e>
 80096c8:	488b      	ldr	r0, [pc, #556]	; (80098f8 <_strtod_l+0x5e4>)
 80096ca:	f003 f8b9 	bl	800c840 <nan>
 80096ce:	0006      	movs	r6, r0
 80096d0:	000f      	movs	r7, r1
 80096d2:	e666      	b.n	80093a2 <_strtod_l+0x8e>
 80096d4:	9b07      	ldr	r3, [sp, #28]
 80096d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80096d8:	1a9b      	subs	r3, r3, r2
 80096da:	930a      	str	r3, [sp, #40]	; 0x28
 80096dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d101      	bne.n	80096e6 <_strtod_l+0x3d2>
 80096e2:	9b06      	ldr	r3, [sp, #24]
 80096e4:	9309      	str	r3, [sp, #36]	; 0x24
 80096e6:	9c06      	ldr	r4, [sp, #24]
 80096e8:	2c10      	cmp	r4, #16
 80096ea:	dd00      	ble.n	80096ee <_strtod_l+0x3da>
 80096ec:	2410      	movs	r4, #16
 80096ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80096f0:	f7f8 fd0a 	bl	8002108 <__aeabi_ui2d>
 80096f4:	9b06      	ldr	r3, [sp, #24]
 80096f6:	0006      	movs	r6, r0
 80096f8:	000f      	movs	r7, r1
 80096fa:	2b09      	cmp	r3, #9
 80096fc:	dd15      	ble.n	800972a <_strtod_l+0x416>
 80096fe:	0022      	movs	r2, r4
 8009700:	4b7e      	ldr	r3, [pc, #504]	; (80098fc <_strtod_l+0x5e8>)
 8009702:	3a09      	subs	r2, #9
 8009704:	00d2      	lsls	r2, r2, #3
 8009706:	189b      	adds	r3, r3, r2
 8009708:	681a      	ldr	r2, [r3, #0]
 800970a:	685b      	ldr	r3, [r3, #4]
 800970c:	f7f7 fe7a 	bl	8001404 <__aeabi_dmul>
 8009710:	0006      	movs	r6, r0
 8009712:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009714:	000f      	movs	r7, r1
 8009716:	f7f8 fcf7 	bl	8002108 <__aeabi_ui2d>
 800971a:	0002      	movs	r2, r0
 800971c:	000b      	movs	r3, r1
 800971e:	0030      	movs	r0, r6
 8009720:	0039      	movs	r1, r7
 8009722:	f7f6 ff31 	bl	8000588 <__aeabi_dadd>
 8009726:	0006      	movs	r6, r0
 8009728:	000f      	movs	r7, r1
 800972a:	9b06      	ldr	r3, [sp, #24]
 800972c:	2b0f      	cmp	r3, #15
 800972e:	dc39      	bgt.n	80097a4 <_strtod_l+0x490>
 8009730:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009732:	2b00      	cmp	r3, #0
 8009734:	d100      	bne.n	8009738 <_strtod_l+0x424>
 8009736:	e634      	b.n	80093a2 <_strtod_l+0x8e>
 8009738:	dd24      	ble.n	8009784 <_strtod_l+0x470>
 800973a:	2b16      	cmp	r3, #22
 800973c:	dc09      	bgt.n	8009752 <_strtod_l+0x43e>
 800973e:	496f      	ldr	r1, [pc, #444]	; (80098fc <_strtod_l+0x5e8>)
 8009740:	00db      	lsls	r3, r3, #3
 8009742:	18c9      	adds	r1, r1, r3
 8009744:	0032      	movs	r2, r6
 8009746:	6808      	ldr	r0, [r1, #0]
 8009748:	6849      	ldr	r1, [r1, #4]
 800974a:	003b      	movs	r3, r7
 800974c:	f7f7 fe5a 	bl	8001404 <__aeabi_dmul>
 8009750:	e7bd      	b.n	80096ce <_strtod_l+0x3ba>
 8009752:	2325      	movs	r3, #37	; 0x25
 8009754:	9a06      	ldr	r2, [sp, #24]
 8009756:	1a9b      	subs	r3, r3, r2
 8009758:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800975a:	4293      	cmp	r3, r2
 800975c:	db22      	blt.n	80097a4 <_strtod_l+0x490>
 800975e:	240f      	movs	r4, #15
 8009760:	9b06      	ldr	r3, [sp, #24]
 8009762:	4d66      	ldr	r5, [pc, #408]	; (80098fc <_strtod_l+0x5e8>)
 8009764:	1ae4      	subs	r4, r4, r3
 8009766:	00e1      	lsls	r1, r4, #3
 8009768:	1869      	adds	r1, r5, r1
 800976a:	0032      	movs	r2, r6
 800976c:	6808      	ldr	r0, [r1, #0]
 800976e:	6849      	ldr	r1, [r1, #4]
 8009770:	003b      	movs	r3, r7
 8009772:	f7f7 fe47 	bl	8001404 <__aeabi_dmul>
 8009776:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009778:	1b1c      	subs	r4, r3, r4
 800977a:	00e4      	lsls	r4, r4, #3
 800977c:	192c      	adds	r4, r5, r4
 800977e:	6822      	ldr	r2, [r4, #0]
 8009780:	6863      	ldr	r3, [r4, #4]
 8009782:	e7e3      	b.n	800974c <_strtod_l+0x438>
 8009784:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009786:	3316      	adds	r3, #22
 8009788:	db0c      	blt.n	80097a4 <_strtod_l+0x490>
 800978a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800978c:	9a07      	ldr	r2, [sp, #28]
 800978e:	0030      	movs	r0, r6
 8009790:	1a9a      	subs	r2, r3, r2
 8009792:	4b5a      	ldr	r3, [pc, #360]	; (80098fc <_strtod_l+0x5e8>)
 8009794:	00d2      	lsls	r2, r2, #3
 8009796:	189b      	adds	r3, r3, r2
 8009798:	0039      	movs	r1, r7
 800979a:	681a      	ldr	r2, [r3, #0]
 800979c:	685b      	ldr	r3, [r3, #4]
 800979e:	f7f7 fa2f 	bl	8000c00 <__aeabi_ddiv>
 80097a2:	e794      	b.n	80096ce <_strtod_l+0x3ba>
 80097a4:	9b06      	ldr	r3, [sp, #24]
 80097a6:	1b1c      	subs	r4, r3, r4
 80097a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097aa:	18e4      	adds	r4, r4, r3
 80097ac:	2c00      	cmp	r4, #0
 80097ae:	dd72      	ble.n	8009896 <_strtod_l+0x582>
 80097b0:	230f      	movs	r3, #15
 80097b2:	0021      	movs	r1, r4
 80097b4:	4019      	ands	r1, r3
 80097b6:	421c      	tst	r4, r3
 80097b8:	d00a      	beq.n	80097d0 <_strtod_l+0x4bc>
 80097ba:	00cb      	lsls	r3, r1, #3
 80097bc:	494f      	ldr	r1, [pc, #316]	; (80098fc <_strtod_l+0x5e8>)
 80097be:	0032      	movs	r2, r6
 80097c0:	18c9      	adds	r1, r1, r3
 80097c2:	6808      	ldr	r0, [r1, #0]
 80097c4:	6849      	ldr	r1, [r1, #4]
 80097c6:	003b      	movs	r3, r7
 80097c8:	f7f7 fe1c 	bl	8001404 <__aeabi_dmul>
 80097cc:	0006      	movs	r6, r0
 80097ce:	000f      	movs	r7, r1
 80097d0:	230f      	movs	r3, #15
 80097d2:	439c      	bics	r4, r3
 80097d4:	d04a      	beq.n	800986c <_strtod_l+0x558>
 80097d6:	3326      	adds	r3, #38	; 0x26
 80097d8:	33ff      	adds	r3, #255	; 0xff
 80097da:	429c      	cmp	r4, r3
 80097dc:	dd22      	ble.n	8009824 <_strtod_l+0x510>
 80097de:	2300      	movs	r3, #0
 80097e0:	9306      	str	r3, [sp, #24]
 80097e2:	9307      	str	r3, [sp, #28]
 80097e4:	930b      	str	r3, [sp, #44]	; 0x2c
 80097e6:	9309      	str	r3, [sp, #36]	; 0x24
 80097e8:	2322      	movs	r3, #34	; 0x22
 80097ea:	2600      	movs	r6, #0
 80097ec:	9a05      	ldr	r2, [sp, #20]
 80097ee:	4f3f      	ldr	r7, [pc, #252]	; (80098ec <_strtod_l+0x5d8>)
 80097f0:	6013      	str	r3, [r2, #0]
 80097f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097f4:	42b3      	cmp	r3, r6
 80097f6:	d100      	bne.n	80097fa <_strtod_l+0x4e6>
 80097f8:	e5d3      	b.n	80093a2 <_strtod_l+0x8e>
 80097fa:	9920      	ldr	r1, [sp, #128]	; 0x80
 80097fc:	9805      	ldr	r0, [sp, #20]
 80097fe:	f001 ffc7 	bl	800b790 <_Bfree>
 8009802:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009804:	9805      	ldr	r0, [sp, #20]
 8009806:	f001 ffc3 	bl	800b790 <_Bfree>
 800980a:	9907      	ldr	r1, [sp, #28]
 800980c:	9805      	ldr	r0, [sp, #20]
 800980e:	f001 ffbf 	bl	800b790 <_Bfree>
 8009812:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009814:	9805      	ldr	r0, [sp, #20]
 8009816:	f001 ffbb 	bl	800b790 <_Bfree>
 800981a:	9906      	ldr	r1, [sp, #24]
 800981c:	9805      	ldr	r0, [sp, #20]
 800981e:	f001 ffb7 	bl	800b790 <_Bfree>
 8009822:	e5be      	b.n	80093a2 <_strtod_l+0x8e>
 8009824:	2300      	movs	r3, #0
 8009826:	0030      	movs	r0, r6
 8009828:	0039      	movs	r1, r7
 800982a:	4d35      	ldr	r5, [pc, #212]	; (8009900 <_strtod_l+0x5ec>)
 800982c:	1124      	asrs	r4, r4, #4
 800982e:	9308      	str	r3, [sp, #32]
 8009830:	2c01      	cmp	r4, #1
 8009832:	dc1e      	bgt.n	8009872 <_strtod_l+0x55e>
 8009834:	2b00      	cmp	r3, #0
 8009836:	d001      	beq.n	800983c <_strtod_l+0x528>
 8009838:	0006      	movs	r6, r0
 800983a:	000f      	movs	r7, r1
 800983c:	4b31      	ldr	r3, [pc, #196]	; (8009904 <_strtod_l+0x5f0>)
 800983e:	0032      	movs	r2, r6
 8009840:	18ff      	adds	r7, r7, r3
 8009842:	9b08      	ldr	r3, [sp, #32]
 8009844:	00dd      	lsls	r5, r3, #3
 8009846:	4b2e      	ldr	r3, [pc, #184]	; (8009900 <_strtod_l+0x5ec>)
 8009848:	195d      	adds	r5, r3, r5
 800984a:	6828      	ldr	r0, [r5, #0]
 800984c:	6869      	ldr	r1, [r5, #4]
 800984e:	003b      	movs	r3, r7
 8009850:	f7f7 fdd8 	bl	8001404 <__aeabi_dmul>
 8009854:	4b25      	ldr	r3, [pc, #148]	; (80098ec <_strtod_l+0x5d8>)
 8009856:	4a2c      	ldr	r2, [pc, #176]	; (8009908 <_strtod_l+0x5f4>)
 8009858:	0006      	movs	r6, r0
 800985a:	400b      	ands	r3, r1
 800985c:	4293      	cmp	r3, r2
 800985e:	d8be      	bhi.n	80097de <_strtod_l+0x4ca>
 8009860:	4a2a      	ldr	r2, [pc, #168]	; (800990c <_strtod_l+0x5f8>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d913      	bls.n	800988e <_strtod_l+0x57a>
 8009866:	2601      	movs	r6, #1
 8009868:	4f29      	ldr	r7, [pc, #164]	; (8009910 <_strtod_l+0x5fc>)
 800986a:	4276      	negs	r6, r6
 800986c:	2300      	movs	r3, #0
 800986e:	9308      	str	r3, [sp, #32]
 8009870:	e087      	b.n	8009982 <_strtod_l+0x66e>
 8009872:	2201      	movs	r2, #1
 8009874:	4214      	tst	r4, r2
 8009876:	d004      	beq.n	8009882 <_strtod_l+0x56e>
 8009878:	682a      	ldr	r2, [r5, #0]
 800987a:	686b      	ldr	r3, [r5, #4]
 800987c:	f7f7 fdc2 	bl	8001404 <__aeabi_dmul>
 8009880:	2301      	movs	r3, #1
 8009882:	9a08      	ldr	r2, [sp, #32]
 8009884:	1064      	asrs	r4, r4, #1
 8009886:	3201      	adds	r2, #1
 8009888:	9208      	str	r2, [sp, #32]
 800988a:	3508      	adds	r5, #8
 800988c:	e7d0      	b.n	8009830 <_strtod_l+0x51c>
 800988e:	23d4      	movs	r3, #212	; 0xd4
 8009890:	049b      	lsls	r3, r3, #18
 8009892:	18cf      	adds	r7, r1, r3
 8009894:	e7ea      	b.n	800986c <_strtod_l+0x558>
 8009896:	2c00      	cmp	r4, #0
 8009898:	d0e8      	beq.n	800986c <_strtod_l+0x558>
 800989a:	4264      	negs	r4, r4
 800989c:	220f      	movs	r2, #15
 800989e:	0023      	movs	r3, r4
 80098a0:	4013      	ands	r3, r2
 80098a2:	4214      	tst	r4, r2
 80098a4:	d00a      	beq.n	80098bc <_strtod_l+0x5a8>
 80098a6:	00da      	lsls	r2, r3, #3
 80098a8:	4b14      	ldr	r3, [pc, #80]	; (80098fc <_strtod_l+0x5e8>)
 80098aa:	0030      	movs	r0, r6
 80098ac:	189b      	adds	r3, r3, r2
 80098ae:	0039      	movs	r1, r7
 80098b0:	681a      	ldr	r2, [r3, #0]
 80098b2:	685b      	ldr	r3, [r3, #4]
 80098b4:	f7f7 f9a4 	bl	8000c00 <__aeabi_ddiv>
 80098b8:	0006      	movs	r6, r0
 80098ba:	000f      	movs	r7, r1
 80098bc:	1124      	asrs	r4, r4, #4
 80098be:	d0d5      	beq.n	800986c <_strtod_l+0x558>
 80098c0:	2c1f      	cmp	r4, #31
 80098c2:	dd27      	ble.n	8009914 <_strtod_l+0x600>
 80098c4:	2300      	movs	r3, #0
 80098c6:	9306      	str	r3, [sp, #24]
 80098c8:	9307      	str	r3, [sp, #28]
 80098ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80098cc:	9309      	str	r3, [sp, #36]	; 0x24
 80098ce:	2322      	movs	r3, #34	; 0x22
 80098d0:	9a05      	ldr	r2, [sp, #20]
 80098d2:	2600      	movs	r6, #0
 80098d4:	6013      	str	r3, [r2, #0]
 80098d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098d8:	2700      	movs	r7, #0
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d18d      	bne.n	80097fa <_strtod_l+0x4e6>
 80098de:	e560      	b.n	80093a2 <_strtod_l+0x8e>
 80098e0:	00004e1f 	.word	0x00004e1f
 80098e4:	0800d181 	.word	0x0800d181
 80098e8:	0800d1c4 	.word	0x0800d1c4
 80098ec:	7ff00000 	.word	0x7ff00000
 80098f0:	0800d179 	.word	0x0800d179
 80098f4:	0800d304 	.word	0x0800d304
 80098f8:	0800d618 	.word	0x0800d618
 80098fc:	0800d4f8 	.word	0x0800d4f8
 8009900:	0800d4d0 	.word	0x0800d4d0
 8009904:	fcb00000 	.word	0xfcb00000
 8009908:	7ca00000 	.word	0x7ca00000
 800990c:	7c900000 	.word	0x7c900000
 8009910:	7fefffff 	.word	0x7fefffff
 8009914:	2310      	movs	r3, #16
 8009916:	0022      	movs	r2, r4
 8009918:	401a      	ands	r2, r3
 800991a:	9208      	str	r2, [sp, #32]
 800991c:	421c      	tst	r4, r3
 800991e:	d001      	beq.n	8009924 <_strtod_l+0x610>
 8009920:	335a      	adds	r3, #90	; 0x5a
 8009922:	9308      	str	r3, [sp, #32]
 8009924:	0030      	movs	r0, r6
 8009926:	0039      	movs	r1, r7
 8009928:	2300      	movs	r3, #0
 800992a:	4dc5      	ldr	r5, [pc, #788]	; (8009c40 <_strtod_l+0x92c>)
 800992c:	2201      	movs	r2, #1
 800992e:	4214      	tst	r4, r2
 8009930:	d004      	beq.n	800993c <_strtod_l+0x628>
 8009932:	682a      	ldr	r2, [r5, #0]
 8009934:	686b      	ldr	r3, [r5, #4]
 8009936:	f7f7 fd65 	bl	8001404 <__aeabi_dmul>
 800993a:	2301      	movs	r3, #1
 800993c:	1064      	asrs	r4, r4, #1
 800993e:	3508      	adds	r5, #8
 8009940:	2c00      	cmp	r4, #0
 8009942:	d1f3      	bne.n	800992c <_strtod_l+0x618>
 8009944:	2b00      	cmp	r3, #0
 8009946:	d001      	beq.n	800994c <_strtod_l+0x638>
 8009948:	0006      	movs	r6, r0
 800994a:	000f      	movs	r7, r1
 800994c:	9b08      	ldr	r3, [sp, #32]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d00f      	beq.n	8009972 <_strtod_l+0x65e>
 8009952:	236b      	movs	r3, #107	; 0x6b
 8009954:	007a      	lsls	r2, r7, #1
 8009956:	0d52      	lsrs	r2, r2, #21
 8009958:	0039      	movs	r1, r7
 800995a:	1a9b      	subs	r3, r3, r2
 800995c:	2b00      	cmp	r3, #0
 800995e:	dd08      	ble.n	8009972 <_strtod_l+0x65e>
 8009960:	2b1f      	cmp	r3, #31
 8009962:	dc00      	bgt.n	8009966 <_strtod_l+0x652>
 8009964:	e124      	b.n	8009bb0 <_strtod_l+0x89c>
 8009966:	2600      	movs	r6, #0
 8009968:	2b34      	cmp	r3, #52	; 0x34
 800996a:	dc00      	bgt.n	800996e <_strtod_l+0x65a>
 800996c:	e119      	b.n	8009ba2 <_strtod_l+0x88e>
 800996e:	27dc      	movs	r7, #220	; 0xdc
 8009970:	04bf      	lsls	r7, r7, #18
 8009972:	2200      	movs	r2, #0
 8009974:	2300      	movs	r3, #0
 8009976:	0030      	movs	r0, r6
 8009978:	0039      	movs	r1, r7
 800997a:	f7f6 fd67 	bl	800044c <__aeabi_dcmpeq>
 800997e:	2800      	cmp	r0, #0
 8009980:	d1a0      	bne.n	80098c4 <_strtod_l+0x5b0>
 8009982:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009984:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009986:	9300      	str	r3, [sp, #0]
 8009988:	9910      	ldr	r1, [sp, #64]	; 0x40
 800998a:	9b06      	ldr	r3, [sp, #24]
 800998c:	9805      	ldr	r0, [sp, #20]
 800998e:	f001 ff67 	bl	800b860 <__s2b>
 8009992:	900b      	str	r0, [sp, #44]	; 0x2c
 8009994:	2800      	cmp	r0, #0
 8009996:	d100      	bne.n	800999a <_strtod_l+0x686>
 8009998:	e721      	b.n	80097de <_strtod_l+0x4ca>
 800999a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800999c:	9907      	ldr	r1, [sp, #28]
 800999e:	17da      	asrs	r2, r3, #31
 80099a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80099a2:	1a5b      	subs	r3, r3, r1
 80099a4:	401a      	ands	r2, r3
 80099a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099a8:	9215      	str	r2, [sp, #84]	; 0x54
 80099aa:	43db      	mvns	r3, r3
 80099ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80099ae:	17db      	asrs	r3, r3, #31
 80099b0:	401a      	ands	r2, r3
 80099b2:	2300      	movs	r3, #0
 80099b4:	921a      	str	r2, [sp, #104]	; 0x68
 80099b6:	9306      	str	r3, [sp, #24]
 80099b8:	9307      	str	r3, [sp, #28]
 80099ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099bc:	9805      	ldr	r0, [sp, #20]
 80099be:	6859      	ldr	r1, [r3, #4]
 80099c0:	f001 fea2 	bl	800b708 <_Balloc>
 80099c4:	9009      	str	r0, [sp, #36]	; 0x24
 80099c6:	2800      	cmp	r0, #0
 80099c8:	d100      	bne.n	80099cc <_strtod_l+0x6b8>
 80099ca:	e70d      	b.n	80097e8 <_strtod_l+0x4d4>
 80099cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80099d0:	691b      	ldr	r3, [r3, #16]
 80099d2:	310c      	adds	r1, #12
 80099d4:	1c9a      	adds	r2, r3, #2
 80099d6:	0092      	lsls	r2, r2, #2
 80099d8:	300c      	adds	r0, #12
 80099da:	930c      	str	r3, [sp, #48]	; 0x30
 80099dc:	f7fe fdbc 	bl	8008558 <memcpy>
 80099e0:	ab22      	add	r3, sp, #136	; 0x88
 80099e2:	9301      	str	r3, [sp, #4]
 80099e4:	ab21      	add	r3, sp, #132	; 0x84
 80099e6:	9300      	str	r3, [sp, #0]
 80099e8:	0032      	movs	r2, r6
 80099ea:	003b      	movs	r3, r7
 80099ec:	9805      	ldr	r0, [sp, #20]
 80099ee:	9612      	str	r6, [sp, #72]	; 0x48
 80099f0:	9713      	str	r7, [sp, #76]	; 0x4c
 80099f2:	f002 fa81 	bl	800bef8 <__d2b>
 80099f6:	9020      	str	r0, [sp, #128]	; 0x80
 80099f8:	2800      	cmp	r0, #0
 80099fa:	d100      	bne.n	80099fe <_strtod_l+0x6ea>
 80099fc:	e6f4      	b.n	80097e8 <_strtod_l+0x4d4>
 80099fe:	2101      	movs	r1, #1
 8009a00:	9805      	ldr	r0, [sp, #20]
 8009a02:	f001 ffc1 	bl	800b988 <__i2b>
 8009a06:	9007      	str	r0, [sp, #28]
 8009a08:	2800      	cmp	r0, #0
 8009a0a:	d100      	bne.n	8009a0e <_strtod_l+0x6fa>
 8009a0c:	e6ec      	b.n	80097e8 <_strtod_l+0x4d4>
 8009a0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009a10:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009a12:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8009a14:	1ad4      	subs	r4, r2, r3
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	db01      	blt.n	8009a1e <_strtod_l+0x70a>
 8009a1a:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8009a1c:	195d      	adds	r5, r3, r5
 8009a1e:	9908      	ldr	r1, [sp, #32]
 8009a20:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009a22:	1a5b      	subs	r3, r3, r1
 8009a24:	2136      	movs	r1, #54	; 0x36
 8009a26:	189b      	adds	r3, r3, r2
 8009a28:	1a8a      	subs	r2, r1, r2
 8009a2a:	4986      	ldr	r1, [pc, #536]	; (8009c44 <_strtod_l+0x930>)
 8009a2c:	2001      	movs	r0, #1
 8009a2e:	468c      	mov	ip, r1
 8009a30:	2100      	movs	r1, #0
 8009a32:	3b01      	subs	r3, #1
 8009a34:	9110      	str	r1, [sp, #64]	; 0x40
 8009a36:	9014      	str	r0, [sp, #80]	; 0x50
 8009a38:	4563      	cmp	r3, ip
 8009a3a:	da07      	bge.n	8009a4c <_strtod_l+0x738>
 8009a3c:	4661      	mov	r1, ip
 8009a3e:	1ac9      	subs	r1, r1, r3
 8009a40:	1a52      	subs	r2, r2, r1
 8009a42:	291f      	cmp	r1, #31
 8009a44:	dd00      	ble.n	8009a48 <_strtod_l+0x734>
 8009a46:	e0b8      	b.n	8009bba <_strtod_l+0x8a6>
 8009a48:	4088      	lsls	r0, r1
 8009a4a:	9014      	str	r0, [sp, #80]	; 0x50
 8009a4c:	18ab      	adds	r3, r5, r2
 8009a4e:	930c      	str	r3, [sp, #48]	; 0x30
 8009a50:	18a4      	adds	r4, r4, r2
 8009a52:	9b08      	ldr	r3, [sp, #32]
 8009a54:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009a56:	191c      	adds	r4, r3, r4
 8009a58:	002b      	movs	r3, r5
 8009a5a:	4295      	cmp	r5, r2
 8009a5c:	dd00      	ble.n	8009a60 <_strtod_l+0x74c>
 8009a5e:	0013      	movs	r3, r2
 8009a60:	42a3      	cmp	r3, r4
 8009a62:	dd00      	ble.n	8009a66 <_strtod_l+0x752>
 8009a64:	0023      	movs	r3, r4
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	dd04      	ble.n	8009a74 <_strtod_l+0x760>
 8009a6a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009a6c:	1ae4      	subs	r4, r4, r3
 8009a6e:	1ad2      	subs	r2, r2, r3
 8009a70:	920c      	str	r2, [sp, #48]	; 0x30
 8009a72:	1aed      	subs	r5, r5, r3
 8009a74:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	dd17      	ble.n	8009aaa <_strtod_l+0x796>
 8009a7a:	001a      	movs	r2, r3
 8009a7c:	9907      	ldr	r1, [sp, #28]
 8009a7e:	9805      	ldr	r0, [sp, #20]
 8009a80:	f002 f848 	bl	800bb14 <__pow5mult>
 8009a84:	9007      	str	r0, [sp, #28]
 8009a86:	2800      	cmp	r0, #0
 8009a88:	d100      	bne.n	8009a8c <_strtod_l+0x778>
 8009a8a:	e6ad      	b.n	80097e8 <_strtod_l+0x4d4>
 8009a8c:	0001      	movs	r1, r0
 8009a8e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009a90:	9805      	ldr	r0, [sp, #20]
 8009a92:	f001 ff8f 	bl	800b9b4 <__multiply>
 8009a96:	900f      	str	r0, [sp, #60]	; 0x3c
 8009a98:	2800      	cmp	r0, #0
 8009a9a:	d100      	bne.n	8009a9e <_strtod_l+0x78a>
 8009a9c:	e6a4      	b.n	80097e8 <_strtod_l+0x4d4>
 8009a9e:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009aa0:	9805      	ldr	r0, [sp, #20]
 8009aa2:	f001 fe75 	bl	800b790 <_Bfree>
 8009aa6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009aa8:	9320      	str	r3, [sp, #128]	; 0x80
 8009aaa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	dd00      	ble.n	8009ab2 <_strtod_l+0x79e>
 8009ab0:	e089      	b.n	8009bc6 <_strtod_l+0x8b2>
 8009ab2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	dd08      	ble.n	8009aca <_strtod_l+0x7b6>
 8009ab8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009aba:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009abc:	9805      	ldr	r0, [sp, #20]
 8009abe:	f002 f829 	bl	800bb14 <__pow5mult>
 8009ac2:	9009      	str	r0, [sp, #36]	; 0x24
 8009ac4:	2800      	cmp	r0, #0
 8009ac6:	d100      	bne.n	8009aca <_strtod_l+0x7b6>
 8009ac8:	e68e      	b.n	80097e8 <_strtod_l+0x4d4>
 8009aca:	2c00      	cmp	r4, #0
 8009acc:	dd08      	ble.n	8009ae0 <_strtod_l+0x7cc>
 8009ace:	0022      	movs	r2, r4
 8009ad0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009ad2:	9805      	ldr	r0, [sp, #20]
 8009ad4:	f002 f87a 	bl	800bbcc <__lshift>
 8009ad8:	9009      	str	r0, [sp, #36]	; 0x24
 8009ada:	2800      	cmp	r0, #0
 8009adc:	d100      	bne.n	8009ae0 <_strtod_l+0x7cc>
 8009ade:	e683      	b.n	80097e8 <_strtod_l+0x4d4>
 8009ae0:	2d00      	cmp	r5, #0
 8009ae2:	dd08      	ble.n	8009af6 <_strtod_l+0x7e2>
 8009ae4:	002a      	movs	r2, r5
 8009ae6:	9907      	ldr	r1, [sp, #28]
 8009ae8:	9805      	ldr	r0, [sp, #20]
 8009aea:	f002 f86f 	bl	800bbcc <__lshift>
 8009aee:	9007      	str	r0, [sp, #28]
 8009af0:	2800      	cmp	r0, #0
 8009af2:	d100      	bne.n	8009af6 <_strtod_l+0x7e2>
 8009af4:	e678      	b.n	80097e8 <_strtod_l+0x4d4>
 8009af6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009af8:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009afa:	9805      	ldr	r0, [sp, #20]
 8009afc:	f002 f8f0 	bl	800bce0 <__mdiff>
 8009b00:	9006      	str	r0, [sp, #24]
 8009b02:	2800      	cmp	r0, #0
 8009b04:	d100      	bne.n	8009b08 <_strtod_l+0x7f4>
 8009b06:	e66f      	b.n	80097e8 <_strtod_l+0x4d4>
 8009b08:	2200      	movs	r2, #0
 8009b0a:	68c3      	ldr	r3, [r0, #12]
 8009b0c:	9907      	ldr	r1, [sp, #28]
 8009b0e:	60c2      	str	r2, [r0, #12]
 8009b10:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b12:	f002 f8c9 	bl	800bca8 <__mcmp>
 8009b16:	2800      	cmp	r0, #0
 8009b18:	da5f      	bge.n	8009bda <_strtod_l+0x8c6>
 8009b1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009b1c:	4333      	orrs	r3, r6
 8009b1e:	d000      	beq.n	8009b22 <_strtod_l+0x80e>
 8009b20:	e08a      	b.n	8009c38 <_strtod_l+0x924>
 8009b22:	033b      	lsls	r3, r7, #12
 8009b24:	d000      	beq.n	8009b28 <_strtod_l+0x814>
 8009b26:	e087      	b.n	8009c38 <_strtod_l+0x924>
 8009b28:	22d6      	movs	r2, #214	; 0xd6
 8009b2a:	4b47      	ldr	r3, [pc, #284]	; (8009c48 <_strtod_l+0x934>)
 8009b2c:	04d2      	lsls	r2, r2, #19
 8009b2e:	403b      	ands	r3, r7
 8009b30:	4293      	cmp	r3, r2
 8009b32:	d800      	bhi.n	8009b36 <_strtod_l+0x822>
 8009b34:	e080      	b.n	8009c38 <_strtod_l+0x924>
 8009b36:	9b06      	ldr	r3, [sp, #24]
 8009b38:	695b      	ldr	r3, [r3, #20]
 8009b3a:	930a      	str	r3, [sp, #40]	; 0x28
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d104      	bne.n	8009b4a <_strtod_l+0x836>
 8009b40:	9b06      	ldr	r3, [sp, #24]
 8009b42:	691b      	ldr	r3, [r3, #16]
 8009b44:	930a      	str	r3, [sp, #40]	; 0x28
 8009b46:	2b01      	cmp	r3, #1
 8009b48:	dd76      	ble.n	8009c38 <_strtod_l+0x924>
 8009b4a:	9906      	ldr	r1, [sp, #24]
 8009b4c:	2201      	movs	r2, #1
 8009b4e:	9805      	ldr	r0, [sp, #20]
 8009b50:	f002 f83c 	bl	800bbcc <__lshift>
 8009b54:	9907      	ldr	r1, [sp, #28]
 8009b56:	9006      	str	r0, [sp, #24]
 8009b58:	f002 f8a6 	bl	800bca8 <__mcmp>
 8009b5c:	2800      	cmp	r0, #0
 8009b5e:	dd6b      	ble.n	8009c38 <_strtod_l+0x924>
 8009b60:	9908      	ldr	r1, [sp, #32]
 8009b62:	003b      	movs	r3, r7
 8009b64:	4a38      	ldr	r2, [pc, #224]	; (8009c48 <_strtod_l+0x934>)
 8009b66:	2900      	cmp	r1, #0
 8009b68:	d100      	bne.n	8009b6c <_strtod_l+0x858>
 8009b6a:	e092      	b.n	8009c92 <_strtod_l+0x97e>
 8009b6c:	0011      	movs	r1, r2
 8009b6e:	20d6      	movs	r0, #214	; 0xd6
 8009b70:	4039      	ands	r1, r7
 8009b72:	04c0      	lsls	r0, r0, #19
 8009b74:	4281      	cmp	r1, r0
 8009b76:	dd00      	ble.n	8009b7a <_strtod_l+0x866>
 8009b78:	e08b      	b.n	8009c92 <_strtod_l+0x97e>
 8009b7a:	23dc      	movs	r3, #220	; 0xdc
 8009b7c:	049b      	lsls	r3, r3, #18
 8009b7e:	4299      	cmp	r1, r3
 8009b80:	dc00      	bgt.n	8009b84 <_strtod_l+0x870>
 8009b82:	e6a4      	b.n	80098ce <_strtod_l+0x5ba>
 8009b84:	0030      	movs	r0, r6
 8009b86:	0039      	movs	r1, r7
 8009b88:	2200      	movs	r2, #0
 8009b8a:	4b30      	ldr	r3, [pc, #192]	; (8009c4c <_strtod_l+0x938>)
 8009b8c:	f7f7 fc3a 	bl	8001404 <__aeabi_dmul>
 8009b90:	0006      	movs	r6, r0
 8009b92:	000f      	movs	r7, r1
 8009b94:	4308      	orrs	r0, r1
 8009b96:	d000      	beq.n	8009b9a <_strtod_l+0x886>
 8009b98:	e62f      	b.n	80097fa <_strtod_l+0x4e6>
 8009b9a:	2322      	movs	r3, #34	; 0x22
 8009b9c:	9a05      	ldr	r2, [sp, #20]
 8009b9e:	6013      	str	r3, [r2, #0]
 8009ba0:	e62b      	b.n	80097fa <_strtod_l+0x4e6>
 8009ba2:	234b      	movs	r3, #75	; 0x4b
 8009ba4:	1a9a      	subs	r2, r3, r2
 8009ba6:	3b4c      	subs	r3, #76	; 0x4c
 8009ba8:	4093      	lsls	r3, r2
 8009baa:	4019      	ands	r1, r3
 8009bac:	000f      	movs	r7, r1
 8009bae:	e6e0      	b.n	8009972 <_strtod_l+0x65e>
 8009bb0:	2201      	movs	r2, #1
 8009bb2:	4252      	negs	r2, r2
 8009bb4:	409a      	lsls	r2, r3
 8009bb6:	4016      	ands	r6, r2
 8009bb8:	e6db      	b.n	8009972 <_strtod_l+0x65e>
 8009bba:	4925      	ldr	r1, [pc, #148]	; (8009c50 <_strtod_l+0x93c>)
 8009bbc:	1acb      	subs	r3, r1, r3
 8009bbe:	0001      	movs	r1, r0
 8009bc0:	4099      	lsls	r1, r3
 8009bc2:	9110      	str	r1, [sp, #64]	; 0x40
 8009bc4:	e741      	b.n	8009a4a <_strtod_l+0x736>
 8009bc6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009bc8:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009bca:	9805      	ldr	r0, [sp, #20]
 8009bcc:	f001 fffe 	bl	800bbcc <__lshift>
 8009bd0:	9020      	str	r0, [sp, #128]	; 0x80
 8009bd2:	2800      	cmp	r0, #0
 8009bd4:	d000      	beq.n	8009bd8 <_strtod_l+0x8c4>
 8009bd6:	e76c      	b.n	8009ab2 <_strtod_l+0x79e>
 8009bd8:	e606      	b.n	80097e8 <_strtod_l+0x4d4>
 8009bda:	970c      	str	r7, [sp, #48]	; 0x30
 8009bdc:	2800      	cmp	r0, #0
 8009bde:	d176      	bne.n	8009cce <_strtod_l+0x9ba>
 8009be0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009be2:	033b      	lsls	r3, r7, #12
 8009be4:	0b1b      	lsrs	r3, r3, #12
 8009be6:	2a00      	cmp	r2, #0
 8009be8:	d038      	beq.n	8009c5c <_strtod_l+0x948>
 8009bea:	4a1a      	ldr	r2, [pc, #104]	; (8009c54 <_strtod_l+0x940>)
 8009bec:	4293      	cmp	r3, r2
 8009bee:	d138      	bne.n	8009c62 <_strtod_l+0x94e>
 8009bf0:	2201      	movs	r2, #1
 8009bf2:	9b08      	ldr	r3, [sp, #32]
 8009bf4:	4252      	negs	r2, r2
 8009bf6:	0031      	movs	r1, r6
 8009bf8:	0010      	movs	r0, r2
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d00b      	beq.n	8009c16 <_strtod_l+0x902>
 8009bfe:	24d4      	movs	r4, #212	; 0xd4
 8009c00:	4b11      	ldr	r3, [pc, #68]	; (8009c48 <_strtod_l+0x934>)
 8009c02:	0010      	movs	r0, r2
 8009c04:	403b      	ands	r3, r7
 8009c06:	04e4      	lsls	r4, r4, #19
 8009c08:	42a3      	cmp	r3, r4
 8009c0a:	d804      	bhi.n	8009c16 <_strtod_l+0x902>
 8009c0c:	306c      	adds	r0, #108	; 0x6c
 8009c0e:	0d1b      	lsrs	r3, r3, #20
 8009c10:	1ac3      	subs	r3, r0, r3
 8009c12:	409a      	lsls	r2, r3
 8009c14:	0010      	movs	r0, r2
 8009c16:	4281      	cmp	r1, r0
 8009c18:	d123      	bne.n	8009c62 <_strtod_l+0x94e>
 8009c1a:	4b0f      	ldr	r3, [pc, #60]	; (8009c58 <_strtod_l+0x944>)
 8009c1c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009c1e:	429a      	cmp	r2, r3
 8009c20:	d102      	bne.n	8009c28 <_strtod_l+0x914>
 8009c22:	1c4b      	adds	r3, r1, #1
 8009c24:	d100      	bne.n	8009c28 <_strtod_l+0x914>
 8009c26:	e5df      	b.n	80097e8 <_strtod_l+0x4d4>
 8009c28:	4b07      	ldr	r3, [pc, #28]	; (8009c48 <_strtod_l+0x934>)
 8009c2a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009c2c:	2600      	movs	r6, #0
 8009c2e:	401a      	ands	r2, r3
 8009c30:	0013      	movs	r3, r2
 8009c32:	2280      	movs	r2, #128	; 0x80
 8009c34:	0352      	lsls	r2, r2, #13
 8009c36:	189f      	adds	r7, r3, r2
 8009c38:	9b08      	ldr	r3, [sp, #32]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d1a2      	bne.n	8009b84 <_strtod_l+0x870>
 8009c3e:	e5dc      	b.n	80097fa <_strtod_l+0x4e6>
 8009c40:	0800d1d8 	.word	0x0800d1d8
 8009c44:	fffffc02 	.word	0xfffffc02
 8009c48:	7ff00000 	.word	0x7ff00000
 8009c4c:	39500000 	.word	0x39500000
 8009c50:	fffffbe2 	.word	0xfffffbe2
 8009c54:	000fffff 	.word	0x000fffff
 8009c58:	7fefffff 	.word	0x7fefffff
 8009c5c:	4333      	orrs	r3, r6
 8009c5e:	d100      	bne.n	8009c62 <_strtod_l+0x94e>
 8009c60:	e77e      	b.n	8009b60 <_strtod_l+0x84c>
 8009c62:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d01d      	beq.n	8009ca4 <_strtod_l+0x990>
 8009c68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009c6a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009c6c:	4213      	tst	r3, r2
 8009c6e:	d0e3      	beq.n	8009c38 <_strtod_l+0x924>
 8009c70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009c72:	0030      	movs	r0, r6
 8009c74:	0039      	movs	r1, r7
 8009c76:	9a08      	ldr	r2, [sp, #32]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d017      	beq.n	8009cac <_strtod_l+0x998>
 8009c7c:	f7ff fb32 	bl	80092e4 <sulp>
 8009c80:	0002      	movs	r2, r0
 8009c82:	000b      	movs	r3, r1
 8009c84:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009c86:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009c88:	f7f6 fc7e 	bl	8000588 <__aeabi_dadd>
 8009c8c:	0006      	movs	r6, r0
 8009c8e:	000f      	movs	r7, r1
 8009c90:	e7d2      	b.n	8009c38 <_strtod_l+0x924>
 8009c92:	2601      	movs	r6, #1
 8009c94:	4013      	ands	r3, r2
 8009c96:	4a99      	ldr	r2, [pc, #612]	; (8009efc <_strtod_l+0xbe8>)
 8009c98:	4276      	negs	r6, r6
 8009c9a:	189b      	adds	r3, r3, r2
 8009c9c:	4a98      	ldr	r2, [pc, #608]	; (8009f00 <_strtod_l+0xbec>)
 8009c9e:	431a      	orrs	r2, r3
 8009ca0:	0017      	movs	r7, r2
 8009ca2:	e7c9      	b.n	8009c38 <_strtod_l+0x924>
 8009ca4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009ca6:	4233      	tst	r3, r6
 8009ca8:	d0c6      	beq.n	8009c38 <_strtod_l+0x924>
 8009caa:	e7e1      	b.n	8009c70 <_strtod_l+0x95c>
 8009cac:	f7ff fb1a 	bl	80092e4 <sulp>
 8009cb0:	0002      	movs	r2, r0
 8009cb2:	000b      	movs	r3, r1
 8009cb4:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009cb6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009cb8:	f7f7 fe10 	bl	80018dc <__aeabi_dsub>
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	0006      	movs	r6, r0
 8009cc2:	000f      	movs	r7, r1
 8009cc4:	f7f6 fbc2 	bl	800044c <__aeabi_dcmpeq>
 8009cc8:	2800      	cmp	r0, #0
 8009cca:	d0b5      	beq.n	8009c38 <_strtod_l+0x924>
 8009ccc:	e5ff      	b.n	80098ce <_strtod_l+0x5ba>
 8009cce:	9907      	ldr	r1, [sp, #28]
 8009cd0:	9806      	ldr	r0, [sp, #24]
 8009cd2:	f002 f975 	bl	800bfc0 <__ratio>
 8009cd6:	2380      	movs	r3, #128	; 0x80
 8009cd8:	2200      	movs	r2, #0
 8009cda:	05db      	lsls	r3, r3, #23
 8009cdc:	0004      	movs	r4, r0
 8009cde:	000d      	movs	r5, r1
 8009ce0:	f7f6 fbc4 	bl	800046c <__aeabi_dcmple>
 8009ce4:	2800      	cmp	r0, #0
 8009ce6:	d075      	beq.n	8009dd4 <_strtod_l+0xac0>
 8009ce8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d047      	beq.n	8009d7e <_strtod_l+0xa6a>
 8009cee:	2300      	movs	r3, #0
 8009cf0:	4c84      	ldr	r4, [pc, #528]	; (8009f04 <_strtod_l+0xbf0>)
 8009cf2:	2500      	movs	r5, #0
 8009cf4:	9310      	str	r3, [sp, #64]	; 0x40
 8009cf6:	9411      	str	r4, [sp, #68]	; 0x44
 8009cf8:	4c82      	ldr	r4, [pc, #520]	; (8009f04 <_strtod_l+0xbf0>)
 8009cfa:	4a83      	ldr	r2, [pc, #524]	; (8009f08 <_strtod_l+0xbf4>)
 8009cfc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009cfe:	4013      	ands	r3, r2
 8009d00:	9314      	str	r3, [sp, #80]	; 0x50
 8009d02:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009d04:	4b81      	ldr	r3, [pc, #516]	; (8009f0c <_strtod_l+0xbf8>)
 8009d06:	429a      	cmp	r2, r3
 8009d08:	d000      	beq.n	8009d0c <_strtod_l+0x9f8>
 8009d0a:	e0ac      	b.n	8009e66 <_strtod_l+0xb52>
 8009d0c:	4a80      	ldr	r2, [pc, #512]	; (8009f10 <_strtod_l+0xbfc>)
 8009d0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d10:	4694      	mov	ip, r2
 8009d12:	4463      	add	r3, ip
 8009d14:	001f      	movs	r7, r3
 8009d16:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009d18:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009d1a:	0030      	movs	r0, r6
 8009d1c:	0039      	movs	r1, r7
 8009d1e:	920c      	str	r2, [sp, #48]	; 0x30
 8009d20:	930d      	str	r3, [sp, #52]	; 0x34
 8009d22:	f002 f875 	bl	800be10 <__ulp>
 8009d26:	0002      	movs	r2, r0
 8009d28:	000b      	movs	r3, r1
 8009d2a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009d2c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009d2e:	f7f7 fb69 	bl	8001404 <__aeabi_dmul>
 8009d32:	0032      	movs	r2, r6
 8009d34:	003b      	movs	r3, r7
 8009d36:	f7f6 fc27 	bl	8000588 <__aeabi_dadd>
 8009d3a:	4a73      	ldr	r2, [pc, #460]	; (8009f08 <_strtod_l+0xbf4>)
 8009d3c:	4b75      	ldr	r3, [pc, #468]	; (8009f14 <_strtod_l+0xc00>)
 8009d3e:	0006      	movs	r6, r0
 8009d40:	400a      	ands	r2, r1
 8009d42:	429a      	cmp	r2, r3
 8009d44:	d95e      	bls.n	8009e04 <_strtod_l+0xaf0>
 8009d46:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009d48:	4b73      	ldr	r3, [pc, #460]	; (8009f18 <_strtod_l+0xc04>)
 8009d4a:	429a      	cmp	r2, r3
 8009d4c:	d103      	bne.n	8009d56 <_strtod_l+0xa42>
 8009d4e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009d50:	3301      	adds	r3, #1
 8009d52:	d100      	bne.n	8009d56 <_strtod_l+0xa42>
 8009d54:	e548      	b.n	80097e8 <_strtod_l+0x4d4>
 8009d56:	2601      	movs	r6, #1
 8009d58:	4f6f      	ldr	r7, [pc, #444]	; (8009f18 <_strtod_l+0xc04>)
 8009d5a:	4276      	negs	r6, r6
 8009d5c:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009d5e:	9805      	ldr	r0, [sp, #20]
 8009d60:	f001 fd16 	bl	800b790 <_Bfree>
 8009d64:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009d66:	9805      	ldr	r0, [sp, #20]
 8009d68:	f001 fd12 	bl	800b790 <_Bfree>
 8009d6c:	9907      	ldr	r1, [sp, #28]
 8009d6e:	9805      	ldr	r0, [sp, #20]
 8009d70:	f001 fd0e 	bl	800b790 <_Bfree>
 8009d74:	9906      	ldr	r1, [sp, #24]
 8009d76:	9805      	ldr	r0, [sp, #20]
 8009d78:	f001 fd0a 	bl	800b790 <_Bfree>
 8009d7c:	e61d      	b.n	80099ba <_strtod_l+0x6a6>
 8009d7e:	2e00      	cmp	r6, #0
 8009d80:	d11c      	bne.n	8009dbc <_strtod_l+0xaa8>
 8009d82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d84:	031b      	lsls	r3, r3, #12
 8009d86:	d11f      	bne.n	8009dc8 <_strtod_l+0xab4>
 8009d88:	2200      	movs	r2, #0
 8009d8a:	0020      	movs	r0, r4
 8009d8c:	0029      	movs	r1, r5
 8009d8e:	4b5d      	ldr	r3, [pc, #372]	; (8009f04 <_strtod_l+0xbf0>)
 8009d90:	f7f6 fb62 	bl	8000458 <__aeabi_dcmplt>
 8009d94:	2800      	cmp	r0, #0
 8009d96:	d11a      	bne.n	8009dce <_strtod_l+0xaba>
 8009d98:	0020      	movs	r0, r4
 8009d9a:	0029      	movs	r1, r5
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	4b5f      	ldr	r3, [pc, #380]	; (8009f1c <_strtod_l+0xc08>)
 8009da0:	f7f7 fb30 	bl	8001404 <__aeabi_dmul>
 8009da4:	0005      	movs	r5, r0
 8009da6:	000c      	movs	r4, r1
 8009da8:	2380      	movs	r3, #128	; 0x80
 8009daa:	061b      	lsls	r3, r3, #24
 8009dac:	18e3      	adds	r3, r4, r3
 8009dae:	951c      	str	r5, [sp, #112]	; 0x70
 8009db0:	931d      	str	r3, [sp, #116]	; 0x74
 8009db2:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009db4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009db6:	9210      	str	r2, [sp, #64]	; 0x40
 8009db8:	9311      	str	r3, [sp, #68]	; 0x44
 8009dba:	e79e      	b.n	8009cfa <_strtod_l+0x9e6>
 8009dbc:	2e01      	cmp	r6, #1
 8009dbe:	d103      	bne.n	8009dc8 <_strtod_l+0xab4>
 8009dc0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d100      	bne.n	8009dc8 <_strtod_l+0xab4>
 8009dc6:	e582      	b.n	80098ce <_strtod_l+0x5ba>
 8009dc8:	2300      	movs	r3, #0
 8009dca:	4c55      	ldr	r4, [pc, #340]	; (8009f20 <_strtod_l+0xc0c>)
 8009dcc:	e791      	b.n	8009cf2 <_strtod_l+0x9de>
 8009dce:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009dd0:	4c52      	ldr	r4, [pc, #328]	; (8009f1c <_strtod_l+0xc08>)
 8009dd2:	e7e9      	b.n	8009da8 <_strtod_l+0xa94>
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	0020      	movs	r0, r4
 8009dd8:	0029      	movs	r1, r5
 8009dda:	4b50      	ldr	r3, [pc, #320]	; (8009f1c <_strtod_l+0xc08>)
 8009ddc:	f7f7 fb12 	bl	8001404 <__aeabi_dmul>
 8009de0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009de2:	0005      	movs	r5, r0
 8009de4:	000b      	movs	r3, r1
 8009de6:	000c      	movs	r4, r1
 8009de8:	2a00      	cmp	r2, #0
 8009dea:	d107      	bne.n	8009dfc <_strtod_l+0xae8>
 8009dec:	2280      	movs	r2, #128	; 0x80
 8009dee:	0612      	lsls	r2, r2, #24
 8009df0:	188b      	adds	r3, r1, r2
 8009df2:	9016      	str	r0, [sp, #88]	; 0x58
 8009df4:	9317      	str	r3, [sp, #92]	; 0x5c
 8009df6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009df8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009dfa:	e7dc      	b.n	8009db6 <_strtod_l+0xaa2>
 8009dfc:	0002      	movs	r2, r0
 8009dfe:	9216      	str	r2, [sp, #88]	; 0x58
 8009e00:	9317      	str	r3, [sp, #92]	; 0x5c
 8009e02:	e7f8      	b.n	8009df6 <_strtod_l+0xae2>
 8009e04:	23d4      	movs	r3, #212	; 0xd4
 8009e06:	049b      	lsls	r3, r3, #18
 8009e08:	18cf      	adds	r7, r1, r3
 8009e0a:	9b08      	ldr	r3, [sp, #32]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d1a5      	bne.n	8009d5c <_strtod_l+0xa48>
 8009e10:	4b3d      	ldr	r3, [pc, #244]	; (8009f08 <_strtod_l+0xbf4>)
 8009e12:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009e14:	403b      	ands	r3, r7
 8009e16:	429a      	cmp	r2, r3
 8009e18:	d1a0      	bne.n	8009d5c <_strtod_l+0xa48>
 8009e1a:	0028      	movs	r0, r5
 8009e1c:	0021      	movs	r1, r4
 8009e1e:	f7f6 fb61 	bl	80004e4 <__aeabi_d2lz>
 8009e22:	f7f6 fb9b 	bl	800055c <__aeabi_l2d>
 8009e26:	0002      	movs	r2, r0
 8009e28:	000b      	movs	r3, r1
 8009e2a:	0028      	movs	r0, r5
 8009e2c:	0021      	movs	r1, r4
 8009e2e:	f7f7 fd55 	bl	80018dc <__aeabi_dsub>
 8009e32:	033b      	lsls	r3, r7, #12
 8009e34:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009e36:	0b1b      	lsrs	r3, r3, #12
 8009e38:	4333      	orrs	r3, r6
 8009e3a:	4313      	orrs	r3, r2
 8009e3c:	0004      	movs	r4, r0
 8009e3e:	000d      	movs	r5, r1
 8009e40:	4a38      	ldr	r2, [pc, #224]	; (8009f24 <_strtod_l+0xc10>)
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d055      	beq.n	8009ef2 <_strtod_l+0xbde>
 8009e46:	4b38      	ldr	r3, [pc, #224]	; (8009f28 <_strtod_l+0xc14>)
 8009e48:	f7f6 fb06 	bl	8000458 <__aeabi_dcmplt>
 8009e4c:	2800      	cmp	r0, #0
 8009e4e:	d000      	beq.n	8009e52 <_strtod_l+0xb3e>
 8009e50:	e4d3      	b.n	80097fa <_strtod_l+0x4e6>
 8009e52:	0020      	movs	r0, r4
 8009e54:	0029      	movs	r1, r5
 8009e56:	4a35      	ldr	r2, [pc, #212]	; (8009f2c <_strtod_l+0xc18>)
 8009e58:	4b30      	ldr	r3, [pc, #192]	; (8009f1c <_strtod_l+0xc08>)
 8009e5a:	f7f6 fb11 	bl	8000480 <__aeabi_dcmpgt>
 8009e5e:	2800      	cmp	r0, #0
 8009e60:	d100      	bne.n	8009e64 <_strtod_l+0xb50>
 8009e62:	e77b      	b.n	8009d5c <_strtod_l+0xa48>
 8009e64:	e4c9      	b.n	80097fa <_strtod_l+0x4e6>
 8009e66:	9b08      	ldr	r3, [sp, #32]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d02b      	beq.n	8009ec4 <_strtod_l+0xbb0>
 8009e6c:	23d4      	movs	r3, #212	; 0xd4
 8009e6e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009e70:	04db      	lsls	r3, r3, #19
 8009e72:	429a      	cmp	r2, r3
 8009e74:	d826      	bhi.n	8009ec4 <_strtod_l+0xbb0>
 8009e76:	0028      	movs	r0, r5
 8009e78:	0021      	movs	r1, r4
 8009e7a:	4a2d      	ldr	r2, [pc, #180]	; (8009f30 <_strtod_l+0xc1c>)
 8009e7c:	4b2d      	ldr	r3, [pc, #180]	; (8009f34 <_strtod_l+0xc20>)
 8009e7e:	f7f6 faf5 	bl	800046c <__aeabi_dcmple>
 8009e82:	2800      	cmp	r0, #0
 8009e84:	d017      	beq.n	8009eb6 <_strtod_l+0xba2>
 8009e86:	0028      	movs	r0, r5
 8009e88:	0021      	movs	r1, r4
 8009e8a:	f7f6 fb0d 	bl	80004a8 <__aeabi_d2uiz>
 8009e8e:	2800      	cmp	r0, #0
 8009e90:	d100      	bne.n	8009e94 <_strtod_l+0xb80>
 8009e92:	3001      	adds	r0, #1
 8009e94:	f7f8 f938 	bl	8002108 <__aeabi_ui2d>
 8009e98:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009e9a:	0005      	movs	r5, r0
 8009e9c:	000b      	movs	r3, r1
 8009e9e:	000c      	movs	r4, r1
 8009ea0:	2a00      	cmp	r2, #0
 8009ea2:	d122      	bne.n	8009eea <_strtod_l+0xbd6>
 8009ea4:	2280      	movs	r2, #128	; 0x80
 8009ea6:	0612      	lsls	r2, r2, #24
 8009ea8:	188b      	adds	r3, r1, r2
 8009eaa:	9018      	str	r0, [sp, #96]	; 0x60
 8009eac:	9319      	str	r3, [sp, #100]	; 0x64
 8009eae:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009eb0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009eb2:	9210      	str	r2, [sp, #64]	; 0x40
 8009eb4:	9311      	str	r3, [sp, #68]	; 0x44
 8009eb6:	22d6      	movs	r2, #214	; 0xd6
 8009eb8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009eba:	04d2      	lsls	r2, r2, #19
 8009ebc:	189b      	adds	r3, r3, r2
 8009ebe:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009ec0:	1a9b      	subs	r3, r3, r2
 8009ec2:	9311      	str	r3, [sp, #68]	; 0x44
 8009ec4:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009ec6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009ec8:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8009eca:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8009ecc:	f001 ffa0 	bl	800be10 <__ulp>
 8009ed0:	0002      	movs	r2, r0
 8009ed2:	000b      	movs	r3, r1
 8009ed4:	0030      	movs	r0, r6
 8009ed6:	0039      	movs	r1, r7
 8009ed8:	f7f7 fa94 	bl	8001404 <__aeabi_dmul>
 8009edc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009ede:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009ee0:	f7f6 fb52 	bl	8000588 <__aeabi_dadd>
 8009ee4:	0006      	movs	r6, r0
 8009ee6:	000f      	movs	r7, r1
 8009ee8:	e78f      	b.n	8009e0a <_strtod_l+0xaf6>
 8009eea:	0002      	movs	r2, r0
 8009eec:	9218      	str	r2, [sp, #96]	; 0x60
 8009eee:	9319      	str	r3, [sp, #100]	; 0x64
 8009ef0:	e7dd      	b.n	8009eae <_strtod_l+0xb9a>
 8009ef2:	4b11      	ldr	r3, [pc, #68]	; (8009f38 <_strtod_l+0xc24>)
 8009ef4:	f7f6 fab0 	bl	8000458 <__aeabi_dcmplt>
 8009ef8:	e7b1      	b.n	8009e5e <_strtod_l+0xb4a>
 8009efa:	46c0      	nop			; (mov r8, r8)
 8009efc:	fff00000 	.word	0xfff00000
 8009f00:	000fffff 	.word	0x000fffff
 8009f04:	3ff00000 	.word	0x3ff00000
 8009f08:	7ff00000 	.word	0x7ff00000
 8009f0c:	7fe00000 	.word	0x7fe00000
 8009f10:	fcb00000 	.word	0xfcb00000
 8009f14:	7c9fffff 	.word	0x7c9fffff
 8009f18:	7fefffff 	.word	0x7fefffff
 8009f1c:	3fe00000 	.word	0x3fe00000
 8009f20:	bff00000 	.word	0xbff00000
 8009f24:	94a03595 	.word	0x94a03595
 8009f28:	3fdfffff 	.word	0x3fdfffff
 8009f2c:	35afe535 	.word	0x35afe535
 8009f30:	ffc00000 	.word	0xffc00000
 8009f34:	41dfffff 	.word	0x41dfffff
 8009f38:	3fcfffff 	.word	0x3fcfffff

08009f3c <_strtod_r>:
 8009f3c:	b510      	push	{r4, lr}
 8009f3e:	4b02      	ldr	r3, [pc, #8]	; (8009f48 <_strtod_r+0xc>)
 8009f40:	f7ff f9e8 	bl	8009314 <_strtod_l>
 8009f44:	bd10      	pop	{r4, pc}
 8009f46:	46c0      	nop			; (mov r8, r8)
 8009f48:	2000009c 	.word	0x2000009c

08009f4c <_strtol_l.constprop.0>:
 8009f4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f4e:	b087      	sub	sp, #28
 8009f50:	001e      	movs	r6, r3
 8009f52:	9005      	str	r0, [sp, #20]
 8009f54:	9101      	str	r1, [sp, #4]
 8009f56:	9202      	str	r2, [sp, #8]
 8009f58:	2b01      	cmp	r3, #1
 8009f5a:	d045      	beq.n	8009fe8 <_strtol_l.constprop.0+0x9c>
 8009f5c:	000b      	movs	r3, r1
 8009f5e:	2e24      	cmp	r6, #36	; 0x24
 8009f60:	d842      	bhi.n	8009fe8 <_strtol_l.constprop.0+0x9c>
 8009f62:	4a3f      	ldr	r2, [pc, #252]	; (800a060 <_strtol_l.constprop.0+0x114>)
 8009f64:	2108      	movs	r1, #8
 8009f66:	4694      	mov	ip, r2
 8009f68:	001a      	movs	r2, r3
 8009f6a:	4660      	mov	r0, ip
 8009f6c:	7814      	ldrb	r4, [r2, #0]
 8009f6e:	3301      	adds	r3, #1
 8009f70:	5d00      	ldrb	r0, [r0, r4]
 8009f72:	001d      	movs	r5, r3
 8009f74:	0007      	movs	r7, r0
 8009f76:	400f      	ands	r7, r1
 8009f78:	4208      	tst	r0, r1
 8009f7a:	d1f5      	bne.n	8009f68 <_strtol_l.constprop.0+0x1c>
 8009f7c:	2c2d      	cmp	r4, #45	; 0x2d
 8009f7e:	d13a      	bne.n	8009ff6 <_strtol_l.constprop.0+0xaa>
 8009f80:	2701      	movs	r7, #1
 8009f82:	781c      	ldrb	r4, [r3, #0]
 8009f84:	1c95      	adds	r5, r2, #2
 8009f86:	2e00      	cmp	r6, #0
 8009f88:	d065      	beq.n	800a056 <_strtol_l.constprop.0+0x10a>
 8009f8a:	2e10      	cmp	r6, #16
 8009f8c:	d109      	bne.n	8009fa2 <_strtol_l.constprop.0+0x56>
 8009f8e:	2c30      	cmp	r4, #48	; 0x30
 8009f90:	d107      	bne.n	8009fa2 <_strtol_l.constprop.0+0x56>
 8009f92:	2220      	movs	r2, #32
 8009f94:	782b      	ldrb	r3, [r5, #0]
 8009f96:	4393      	bics	r3, r2
 8009f98:	2b58      	cmp	r3, #88	; 0x58
 8009f9a:	d157      	bne.n	800a04c <_strtol_l.constprop.0+0x100>
 8009f9c:	2610      	movs	r6, #16
 8009f9e:	786c      	ldrb	r4, [r5, #1]
 8009fa0:	3502      	adds	r5, #2
 8009fa2:	4b30      	ldr	r3, [pc, #192]	; (800a064 <_strtol_l.constprop.0+0x118>)
 8009fa4:	0031      	movs	r1, r6
 8009fa6:	18fb      	adds	r3, r7, r3
 8009fa8:	0018      	movs	r0, r3
 8009faa:	9303      	str	r3, [sp, #12]
 8009fac:	f7f6 f94e 	bl	800024c <__aeabi_uidivmod>
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	2201      	movs	r2, #1
 8009fb4:	4684      	mov	ip, r0
 8009fb6:	0018      	movs	r0, r3
 8009fb8:	9104      	str	r1, [sp, #16]
 8009fba:	4252      	negs	r2, r2
 8009fbc:	0021      	movs	r1, r4
 8009fbe:	3930      	subs	r1, #48	; 0x30
 8009fc0:	2909      	cmp	r1, #9
 8009fc2:	d81d      	bhi.n	800a000 <_strtol_l.constprop.0+0xb4>
 8009fc4:	000c      	movs	r4, r1
 8009fc6:	42a6      	cmp	r6, r4
 8009fc8:	dd28      	ble.n	800a01c <_strtol_l.constprop.0+0xd0>
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	db24      	blt.n	800a018 <_strtol_l.constprop.0+0xcc>
 8009fce:	0013      	movs	r3, r2
 8009fd0:	4584      	cmp	ip, r0
 8009fd2:	d306      	bcc.n	8009fe2 <_strtol_l.constprop.0+0x96>
 8009fd4:	d102      	bne.n	8009fdc <_strtol_l.constprop.0+0x90>
 8009fd6:	9904      	ldr	r1, [sp, #16]
 8009fd8:	42a1      	cmp	r1, r4
 8009fda:	db02      	blt.n	8009fe2 <_strtol_l.constprop.0+0x96>
 8009fdc:	2301      	movs	r3, #1
 8009fde:	4370      	muls	r0, r6
 8009fe0:	1820      	adds	r0, r4, r0
 8009fe2:	782c      	ldrb	r4, [r5, #0]
 8009fe4:	3501      	adds	r5, #1
 8009fe6:	e7e9      	b.n	8009fbc <_strtol_l.constprop.0+0x70>
 8009fe8:	f7fe fa8c 	bl	8008504 <__errno>
 8009fec:	2316      	movs	r3, #22
 8009fee:	6003      	str	r3, [r0, #0]
 8009ff0:	2000      	movs	r0, #0
 8009ff2:	b007      	add	sp, #28
 8009ff4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ff6:	2c2b      	cmp	r4, #43	; 0x2b
 8009ff8:	d1c5      	bne.n	8009f86 <_strtol_l.constprop.0+0x3a>
 8009ffa:	781c      	ldrb	r4, [r3, #0]
 8009ffc:	1c95      	adds	r5, r2, #2
 8009ffe:	e7c2      	b.n	8009f86 <_strtol_l.constprop.0+0x3a>
 800a000:	0021      	movs	r1, r4
 800a002:	3941      	subs	r1, #65	; 0x41
 800a004:	2919      	cmp	r1, #25
 800a006:	d801      	bhi.n	800a00c <_strtol_l.constprop.0+0xc0>
 800a008:	3c37      	subs	r4, #55	; 0x37
 800a00a:	e7dc      	b.n	8009fc6 <_strtol_l.constprop.0+0x7a>
 800a00c:	0021      	movs	r1, r4
 800a00e:	3961      	subs	r1, #97	; 0x61
 800a010:	2919      	cmp	r1, #25
 800a012:	d803      	bhi.n	800a01c <_strtol_l.constprop.0+0xd0>
 800a014:	3c57      	subs	r4, #87	; 0x57
 800a016:	e7d6      	b.n	8009fc6 <_strtol_l.constprop.0+0x7a>
 800a018:	0013      	movs	r3, r2
 800a01a:	e7e2      	b.n	8009fe2 <_strtol_l.constprop.0+0x96>
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	da09      	bge.n	800a034 <_strtol_l.constprop.0+0xe8>
 800a020:	2322      	movs	r3, #34	; 0x22
 800a022:	9a05      	ldr	r2, [sp, #20]
 800a024:	9803      	ldr	r0, [sp, #12]
 800a026:	6013      	str	r3, [r2, #0]
 800a028:	9b02      	ldr	r3, [sp, #8]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d0e1      	beq.n	8009ff2 <_strtol_l.constprop.0+0xa6>
 800a02e:	1e6b      	subs	r3, r5, #1
 800a030:	9301      	str	r3, [sp, #4]
 800a032:	e007      	b.n	800a044 <_strtol_l.constprop.0+0xf8>
 800a034:	2f00      	cmp	r7, #0
 800a036:	d000      	beq.n	800a03a <_strtol_l.constprop.0+0xee>
 800a038:	4240      	negs	r0, r0
 800a03a:	9a02      	ldr	r2, [sp, #8]
 800a03c:	2a00      	cmp	r2, #0
 800a03e:	d0d8      	beq.n	8009ff2 <_strtol_l.constprop.0+0xa6>
 800a040:	2b00      	cmp	r3, #0
 800a042:	d1f4      	bne.n	800a02e <_strtol_l.constprop.0+0xe2>
 800a044:	9b02      	ldr	r3, [sp, #8]
 800a046:	9a01      	ldr	r2, [sp, #4]
 800a048:	601a      	str	r2, [r3, #0]
 800a04a:	e7d2      	b.n	8009ff2 <_strtol_l.constprop.0+0xa6>
 800a04c:	2430      	movs	r4, #48	; 0x30
 800a04e:	2e00      	cmp	r6, #0
 800a050:	d1a7      	bne.n	8009fa2 <_strtol_l.constprop.0+0x56>
 800a052:	3608      	adds	r6, #8
 800a054:	e7a5      	b.n	8009fa2 <_strtol_l.constprop.0+0x56>
 800a056:	2c30      	cmp	r4, #48	; 0x30
 800a058:	d09b      	beq.n	8009f92 <_strtol_l.constprop.0+0x46>
 800a05a:	260a      	movs	r6, #10
 800a05c:	e7a1      	b.n	8009fa2 <_strtol_l.constprop.0+0x56>
 800a05e:	46c0      	nop			; (mov r8, r8)
 800a060:	0800d201 	.word	0x0800d201
 800a064:	7fffffff 	.word	0x7fffffff

0800a068 <_strtol_r>:
 800a068:	b510      	push	{r4, lr}
 800a06a:	f7ff ff6f 	bl	8009f4c <_strtol_l.constprop.0>
 800a06e:	bd10      	pop	{r4, pc}

0800a070 <quorem>:
 800a070:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a072:	0006      	movs	r6, r0
 800a074:	690b      	ldr	r3, [r1, #16]
 800a076:	6932      	ldr	r2, [r6, #16]
 800a078:	b087      	sub	sp, #28
 800a07a:	2000      	movs	r0, #0
 800a07c:	9103      	str	r1, [sp, #12]
 800a07e:	429a      	cmp	r2, r3
 800a080:	db65      	blt.n	800a14e <quorem+0xde>
 800a082:	3b01      	subs	r3, #1
 800a084:	009c      	lsls	r4, r3, #2
 800a086:	9300      	str	r3, [sp, #0]
 800a088:	000b      	movs	r3, r1
 800a08a:	3314      	adds	r3, #20
 800a08c:	9305      	str	r3, [sp, #20]
 800a08e:	191b      	adds	r3, r3, r4
 800a090:	9304      	str	r3, [sp, #16]
 800a092:	0033      	movs	r3, r6
 800a094:	3314      	adds	r3, #20
 800a096:	9302      	str	r3, [sp, #8]
 800a098:	191c      	adds	r4, r3, r4
 800a09a:	9b04      	ldr	r3, [sp, #16]
 800a09c:	6827      	ldr	r7, [r4, #0]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	0038      	movs	r0, r7
 800a0a2:	1c5d      	adds	r5, r3, #1
 800a0a4:	0029      	movs	r1, r5
 800a0a6:	9301      	str	r3, [sp, #4]
 800a0a8:	f7f6 f84a 	bl	8000140 <__udivsi3>
 800a0ac:	9001      	str	r0, [sp, #4]
 800a0ae:	42af      	cmp	r7, r5
 800a0b0:	d324      	bcc.n	800a0fc <quorem+0x8c>
 800a0b2:	2500      	movs	r5, #0
 800a0b4:	46ac      	mov	ip, r5
 800a0b6:	9802      	ldr	r0, [sp, #8]
 800a0b8:	9f05      	ldr	r7, [sp, #20]
 800a0ba:	cf08      	ldmia	r7!, {r3}
 800a0bc:	9a01      	ldr	r2, [sp, #4]
 800a0be:	b299      	uxth	r1, r3
 800a0c0:	4351      	muls	r1, r2
 800a0c2:	0c1b      	lsrs	r3, r3, #16
 800a0c4:	4353      	muls	r3, r2
 800a0c6:	1949      	adds	r1, r1, r5
 800a0c8:	0c0a      	lsrs	r2, r1, #16
 800a0ca:	189b      	adds	r3, r3, r2
 800a0cc:	6802      	ldr	r2, [r0, #0]
 800a0ce:	b289      	uxth	r1, r1
 800a0d0:	b292      	uxth	r2, r2
 800a0d2:	4462      	add	r2, ip
 800a0d4:	1a52      	subs	r2, r2, r1
 800a0d6:	6801      	ldr	r1, [r0, #0]
 800a0d8:	0c1d      	lsrs	r5, r3, #16
 800a0da:	0c09      	lsrs	r1, r1, #16
 800a0dc:	b29b      	uxth	r3, r3
 800a0de:	1acb      	subs	r3, r1, r3
 800a0e0:	1411      	asrs	r1, r2, #16
 800a0e2:	185b      	adds	r3, r3, r1
 800a0e4:	1419      	asrs	r1, r3, #16
 800a0e6:	b292      	uxth	r2, r2
 800a0e8:	041b      	lsls	r3, r3, #16
 800a0ea:	431a      	orrs	r2, r3
 800a0ec:	9b04      	ldr	r3, [sp, #16]
 800a0ee:	468c      	mov	ip, r1
 800a0f0:	c004      	stmia	r0!, {r2}
 800a0f2:	42bb      	cmp	r3, r7
 800a0f4:	d2e1      	bcs.n	800a0ba <quorem+0x4a>
 800a0f6:	6823      	ldr	r3, [r4, #0]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d030      	beq.n	800a15e <quorem+0xee>
 800a0fc:	0030      	movs	r0, r6
 800a0fe:	9903      	ldr	r1, [sp, #12]
 800a100:	f001 fdd2 	bl	800bca8 <__mcmp>
 800a104:	2800      	cmp	r0, #0
 800a106:	db21      	blt.n	800a14c <quorem+0xdc>
 800a108:	0030      	movs	r0, r6
 800a10a:	2400      	movs	r4, #0
 800a10c:	9b01      	ldr	r3, [sp, #4]
 800a10e:	9903      	ldr	r1, [sp, #12]
 800a110:	3301      	adds	r3, #1
 800a112:	9301      	str	r3, [sp, #4]
 800a114:	3014      	adds	r0, #20
 800a116:	3114      	adds	r1, #20
 800a118:	6803      	ldr	r3, [r0, #0]
 800a11a:	c920      	ldmia	r1!, {r5}
 800a11c:	b29a      	uxth	r2, r3
 800a11e:	1914      	adds	r4, r2, r4
 800a120:	b2aa      	uxth	r2, r5
 800a122:	1aa2      	subs	r2, r4, r2
 800a124:	0c1b      	lsrs	r3, r3, #16
 800a126:	0c2d      	lsrs	r5, r5, #16
 800a128:	1414      	asrs	r4, r2, #16
 800a12a:	1b5b      	subs	r3, r3, r5
 800a12c:	191b      	adds	r3, r3, r4
 800a12e:	141c      	asrs	r4, r3, #16
 800a130:	b292      	uxth	r2, r2
 800a132:	041b      	lsls	r3, r3, #16
 800a134:	4313      	orrs	r3, r2
 800a136:	c008      	stmia	r0!, {r3}
 800a138:	9b04      	ldr	r3, [sp, #16]
 800a13a:	428b      	cmp	r3, r1
 800a13c:	d2ec      	bcs.n	800a118 <quorem+0xa8>
 800a13e:	9b00      	ldr	r3, [sp, #0]
 800a140:	9a02      	ldr	r2, [sp, #8]
 800a142:	009b      	lsls	r3, r3, #2
 800a144:	18d3      	adds	r3, r2, r3
 800a146:	681a      	ldr	r2, [r3, #0]
 800a148:	2a00      	cmp	r2, #0
 800a14a:	d015      	beq.n	800a178 <quorem+0x108>
 800a14c:	9801      	ldr	r0, [sp, #4]
 800a14e:	b007      	add	sp, #28
 800a150:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a152:	6823      	ldr	r3, [r4, #0]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d106      	bne.n	800a166 <quorem+0xf6>
 800a158:	9b00      	ldr	r3, [sp, #0]
 800a15a:	3b01      	subs	r3, #1
 800a15c:	9300      	str	r3, [sp, #0]
 800a15e:	9b02      	ldr	r3, [sp, #8]
 800a160:	3c04      	subs	r4, #4
 800a162:	42a3      	cmp	r3, r4
 800a164:	d3f5      	bcc.n	800a152 <quorem+0xe2>
 800a166:	9b00      	ldr	r3, [sp, #0]
 800a168:	6133      	str	r3, [r6, #16]
 800a16a:	e7c7      	b.n	800a0fc <quorem+0x8c>
 800a16c:	681a      	ldr	r2, [r3, #0]
 800a16e:	2a00      	cmp	r2, #0
 800a170:	d106      	bne.n	800a180 <quorem+0x110>
 800a172:	9a00      	ldr	r2, [sp, #0]
 800a174:	3a01      	subs	r2, #1
 800a176:	9200      	str	r2, [sp, #0]
 800a178:	9a02      	ldr	r2, [sp, #8]
 800a17a:	3b04      	subs	r3, #4
 800a17c:	429a      	cmp	r2, r3
 800a17e:	d3f5      	bcc.n	800a16c <quorem+0xfc>
 800a180:	9b00      	ldr	r3, [sp, #0]
 800a182:	6133      	str	r3, [r6, #16]
 800a184:	e7e2      	b.n	800a14c <quorem+0xdc>
	...

0800a188 <_dtoa_r>:
 800a188:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a18a:	b09d      	sub	sp, #116	; 0x74
 800a18c:	9202      	str	r2, [sp, #8]
 800a18e:	9303      	str	r3, [sp, #12]
 800a190:	9b02      	ldr	r3, [sp, #8]
 800a192:	9c03      	ldr	r4, [sp, #12]
 800a194:	9308      	str	r3, [sp, #32]
 800a196:	9409      	str	r4, [sp, #36]	; 0x24
 800a198:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a19a:	0007      	movs	r7, r0
 800a19c:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800a19e:	2c00      	cmp	r4, #0
 800a1a0:	d10e      	bne.n	800a1c0 <_dtoa_r+0x38>
 800a1a2:	2010      	movs	r0, #16
 800a1a4:	f001 fa88 	bl	800b6b8 <malloc>
 800a1a8:	1e02      	subs	r2, r0, #0
 800a1aa:	6278      	str	r0, [r7, #36]	; 0x24
 800a1ac:	d104      	bne.n	800a1b8 <_dtoa_r+0x30>
 800a1ae:	21ea      	movs	r1, #234	; 0xea
 800a1b0:	4bc7      	ldr	r3, [pc, #796]	; (800a4d0 <_dtoa_r+0x348>)
 800a1b2:	48c8      	ldr	r0, [pc, #800]	; (800a4d4 <_dtoa_r+0x34c>)
 800a1b4:	f002 fcaa 	bl	800cb0c <__assert_func>
 800a1b8:	6044      	str	r4, [r0, #4]
 800a1ba:	6084      	str	r4, [r0, #8]
 800a1bc:	6004      	str	r4, [r0, #0]
 800a1be:	60c4      	str	r4, [r0, #12]
 800a1c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1c2:	6819      	ldr	r1, [r3, #0]
 800a1c4:	2900      	cmp	r1, #0
 800a1c6:	d00a      	beq.n	800a1de <_dtoa_r+0x56>
 800a1c8:	685a      	ldr	r2, [r3, #4]
 800a1ca:	2301      	movs	r3, #1
 800a1cc:	4093      	lsls	r3, r2
 800a1ce:	604a      	str	r2, [r1, #4]
 800a1d0:	608b      	str	r3, [r1, #8]
 800a1d2:	0038      	movs	r0, r7
 800a1d4:	f001 fadc 	bl	800b790 <_Bfree>
 800a1d8:	2200      	movs	r2, #0
 800a1da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1dc:	601a      	str	r2, [r3, #0]
 800a1de:	9b03      	ldr	r3, [sp, #12]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	da20      	bge.n	800a226 <_dtoa_r+0x9e>
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	602b      	str	r3, [r5, #0]
 800a1e8:	9b03      	ldr	r3, [sp, #12]
 800a1ea:	005b      	lsls	r3, r3, #1
 800a1ec:	085b      	lsrs	r3, r3, #1
 800a1ee:	9309      	str	r3, [sp, #36]	; 0x24
 800a1f0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a1f2:	4bb9      	ldr	r3, [pc, #740]	; (800a4d8 <_dtoa_r+0x350>)
 800a1f4:	4ab8      	ldr	r2, [pc, #736]	; (800a4d8 <_dtoa_r+0x350>)
 800a1f6:	402b      	ands	r3, r5
 800a1f8:	4293      	cmp	r3, r2
 800a1fa:	d117      	bne.n	800a22c <_dtoa_r+0xa4>
 800a1fc:	4bb7      	ldr	r3, [pc, #732]	; (800a4dc <_dtoa_r+0x354>)
 800a1fe:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a200:	0328      	lsls	r0, r5, #12
 800a202:	6013      	str	r3, [r2, #0]
 800a204:	9b02      	ldr	r3, [sp, #8]
 800a206:	0b00      	lsrs	r0, r0, #12
 800a208:	4318      	orrs	r0, r3
 800a20a:	d101      	bne.n	800a210 <_dtoa_r+0x88>
 800a20c:	f000 fdbf 	bl	800ad8e <_dtoa_r+0xc06>
 800a210:	48b3      	ldr	r0, [pc, #716]	; (800a4e0 <_dtoa_r+0x358>)
 800a212:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a214:	9006      	str	r0, [sp, #24]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d002      	beq.n	800a220 <_dtoa_r+0x98>
 800a21a:	4bb2      	ldr	r3, [pc, #712]	; (800a4e4 <_dtoa_r+0x35c>)
 800a21c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a21e:	6013      	str	r3, [r2, #0]
 800a220:	9806      	ldr	r0, [sp, #24]
 800a222:	b01d      	add	sp, #116	; 0x74
 800a224:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a226:	2300      	movs	r3, #0
 800a228:	602b      	str	r3, [r5, #0]
 800a22a:	e7e1      	b.n	800a1f0 <_dtoa_r+0x68>
 800a22c:	9b08      	ldr	r3, [sp, #32]
 800a22e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800a230:	9312      	str	r3, [sp, #72]	; 0x48
 800a232:	9413      	str	r4, [sp, #76]	; 0x4c
 800a234:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a236:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a238:	2200      	movs	r2, #0
 800a23a:	2300      	movs	r3, #0
 800a23c:	f7f6 f906 	bl	800044c <__aeabi_dcmpeq>
 800a240:	1e04      	subs	r4, r0, #0
 800a242:	d009      	beq.n	800a258 <_dtoa_r+0xd0>
 800a244:	2301      	movs	r3, #1
 800a246:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a248:	6013      	str	r3, [r2, #0]
 800a24a:	4ba7      	ldr	r3, [pc, #668]	; (800a4e8 <_dtoa_r+0x360>)
 800a24c:	9306      	str	r3, [sp, #24]
 800a24e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a250:	2b00      	cmp	r3, #0
 800a252:	d0e5      	beq.n	800a220 <_dtoa_r+0x98>
 800a254:	4ba5      	ldr	r3, [pc, #660]	; (800a4ec <_dtoa_r+0x364>)
 800a256:	e7e1      	b.n	800a21c <_dtoa_r+0x94>
 800a258:	ab1a      	add	r3, sp, #104	; 0x68
 800a25a:	9301      	str	r3, [sp, #4]
 800a25c:	ab1b      	add	r3, sp, #108	; 0x6c
 800a25e:	9300      	str	r3, [sp, #0]
 800a260:	0038      	movs	r0, r7
 800a262:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a264:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a266:	f001 fe47 	bl	800bef8 <__d2b>
 800a26a:	006e      	lsls	r6, r5, #1
 800a26c:	9005      	str	r0, [sp, #20]
 800a26e:	0d76      	lsrs	r6, r6, #21
 800a270:	d100      	bne.n	800a274 <_dtoa_r+0xec>
 800a272:	e07c      	b.n	800a36e <_dtoa_r+0x1e6>
 800a274:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a276:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a278:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a27a:	4a9d      	ldr	r2, [pc, #628]	; (800a4f0 <_dtoa_r+0x368>)
 800a27c:	031b      	lsls	r3, r3, #12
 800a27e:	0b1b      	lsrs	r3, r3, #12
 800a280:	431a      	orrs	r2, r3
 800a282:	0011      	movs	r1, r2
 800a284:	4b9b      	ldr	r3, [pc, #620]	; (800a4f4 <_dtoa_r+0x36c>)
 800a286:	9418      	str	r4, [sp, #96]	; 0x60
 800a288:	18f6      	adds	r6, r6, r3
 800a28a:	2200      	movs	r2, #0
 800a28c:	4b9a      	ldr	r3, [pc, #616]	; (800a4f8 <_dtoa_r+0x370>)
 800a28e:	f7f7 fb25 	bl	80018dc <__aeabi_dsub>
 800a292:	4a9a      	ldr	r2, [pc, #616]	; (800a4fc <_dtoa_r+0x374>)
 800a294:	4b9a      	ldr	r3, [pc, #616]	; (800a500 <_dtoa_r+0x378>)
 800a296:	f7f7 f8b5 	bl	8001404 <__aeabi_dmul>
 800a29a:	4a9a      	ldr	r2, [pc, #616]	; (800a504 <_dtoa_r+0x37c>)
 800a29c:	4b9a      	ldr	r3, [pc, #616]	; (800a508 <_dtoa_r+0x380>)
 800a29e:	f7f6 f973 	bl	8000588 <__aeabi_dadd>
 800a2a2:	0004      	movs	r4, r0
 800a2a4:	0030      	movs	r0, r6
 800a2a6:	000d      	movs	r5, r1
 800a2a8:	f7f7 fefe 	bl	80020a8 <__aeabi_i2d>
 800a2ac:	4a97      	ldr	r2, [pc, #604]	; (800a50c <_dtoa_r+0x384>)
 800a2ae:	4b98      	ldr	r3, [pc, #608]	; (800a510 <_dtoa_r+0x388>)
 800a2b0:	f7f7 f8a8 	bl	8001404 <__aeabi_dmul>
 800a2b4:	0002      	movs	r2, r0
 800a2b6:	000b      	movs	r3, r1
 800a2b8:	0020      	movs	r0, r4
 800a2ba:	0029      	movs	r1, r5
 800a2bc:	f7f6 f964 	bl	8000588 <__aeabi_dadd>
 800a2c0:	0004      	movs	r4, r0
 800a2c2:	000d      	movs	r5, r1
 800a2c4:	f7f7 feba 	bl	800203c <__aeabi_d2iz>
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	9002      	str	r0, [sp, #8]
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	0020      	movs	r0, r4
 800a2d0:	0029      	movs	r1, r5
 800a2d2:	f7f6 f8c1 	bl	8000458 <__aeabi_dcmplt>
 800a2d6:	2800      	cmp	r0, #0
 800a2d8:	d00b      	beq.n	800a2f2 <_dtoa_r+0x16a>
 800a2da:	9802      	ldr	r0, [sp, #8]
 800a2dc:	f7f7 fee4 	bl	80020a8 <__aeabi_i2d>
 800a2e0:	002b      	movs	r3, r5
 800a2e2:	0022      	movs	r2, r4
 800a2e4:	f7f6 f8b2 	bl	800044c <__aeabi_dcmpeq>
 800a2e8:	4243      	negs	r3, r0
 800a2ea:	4158      	adcs	r0, r3
 800a2ec:	9b02      	ldr	r3, [sp, #8]
 800a2ee:	1a1b      	subs	r3, r3, r0
 800a2f0:	9302      	str	r3, [sp, #8]
 800a2f2:	2301      	movs	r3, #1
 800a2f4:	9316      	str	r3, [sp, #88]	; 0x58
 800a2f6:	9b02      	ldr	r3, [sp, #8]
 800a2f8:	2b16      	cmp	r3, #22
 800a2fa:	d80f      	bhi.n	800a31c <_dtoa_r+0x194>
 800a2fc:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a2fe:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a300:	00da      	lsls	r2, r3, #3
 800a302:	4b84      	ldr	r3, [pc, #528]	; (800a514 <_dtoa_r+0x38c>)
 800a304:	189b      	adds	r3, r3, r2
 800a306:	681a      	ldr	r2, [r3, #0]
 800a308:	685b      	ldr	r3, [r3, #4]
 800a30a:	f7f6 f8a5 	bl	8000458 <__aeabi_dcmplt>
 800a30e:	2800      	cmp	r0, #0
 800a310:	d049      	beq.n	800a3a6 <_dtoa_r+0x21e>
 800a312:	9b02      	ldr	r3, [sp, #8]
 800a314:	3b01      	subs	r3, #1
 800a316:	9302      	str	r3, [sp, #8]
 800a318:	2300      	movs	r3, #0
 800a31a:	9316      	str	r3, [sp, #88]	; 0x58
 800a31c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a31e:	1b9e      	subs	r6, r3, r6
 800a320:	2300      	movs	r3, #0
 800a322:	930a      	str	r3, [sp, #40]	; 0x28
 800a324:	0033      	movs	r3, r6
 800a326:	3b01      	subs	r3, #1
 800a328:	930d      	str	r3, [sp, #52]	; 0x34
 800a32a:	d504      	bpl.n	800a336 <_dtoa_r+0x1ae>
 800a32c:	2301      	movs	r3, #1
 800a32e:	1b9b      	subs	r3, r3, r6
 800a330:	930a      	str	r3, [sp, #40]	; 0x28
 800a332:	2300      	movs	r3, #0
 800a334:	930d      	str	r3, [sp, #52]	; 0x34
 800a336:	9b02      	ldr	r3, [sp, #8]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	db36      	blt.n	800a3aa <_dtoa_r+0x222>
 800a33c:	9a02      	ldr	r2, [sp, #8]
 800a33e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a340:	4694      	mov	ip, r2
 800a342:	4463      	add	r3, ip
 800a344:	930d      	str	r3, [sp, #52]	; 0x34
 800a346:	2300      	movs	r3, #0
 800a348:	9215      	str	r2, [sp, #84]	; 0x54
 800a34a:	930e      	str	r3, [sp, #56]	; 0x38
 800a34c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a34e:	2401      	movs	r4, #1
 800a350:	2b09      	cmp	r3, #9
 800a352:	d864      	bhi.n	800a41e <_dtoa_r+0x296>
 800a354:	2b05      	cmp	r3, #5
 800a356:	dd02      	ble.n	800a35e <_dtoa_r+0x1d6>
 800a358:	2400      	movs	r4, #0
 800a35a:	3b04      	subs	r3, #4
 800a35c:	9322      	str	r3, [sp, #136]	; 0x88
 800a35e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a360:	1e98      	subs	r0, r3, #2
 800a362:	2803      	cmp	r0, #3
 800a364:	d864      	bhi.n	800a430 <_dtoa_r+0x2a8>
 800a366:	f7f5 fed7 	bl	8000118 <__gnu_thumb1_case_uqi>
 800a36a:	3829      	.short	0x3829
 800a36c:	5836      	.short	0x5836
 800a36e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a370:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a372:	189e      	adds	r6, r3, r2
 800a374:	4b68      	ldr	r3, [pc, #416]	; (800a518 <_dtoa_r+0x390>)
 800a376:	18f2      	adds	r2, r6, r3
 800a378:	2a20      	cmp	r2, #32
 800a37a:	dd0f      	ble.n	800a39c <_dtoa_r+0x214>
 800a37c:	2340      	movs	r3, #64	; 0x40
 800a37e:	1a9b      	subs	r3, r3, r2
 800a380:	409d      	lsls	r5, r3
 800a382:	4b66      	ldr	r3, [pc, #408]	; (800a51c <_dtoa_r+0x394>)
 800a384:	9802      	ldr	r0, [sp, #8]
 800a386:	18f3      	adds	r3, r6, r3
 800a388:	40d8      	lsrs	r0, r3
 800a38a:	4328      	orrs	r0, r5
 800a38c:	f7f7 febc 	bl	8002108 <__aeabi_ui2d>
 800a390:	2301      	movs	r3, #1
 800a392:	4c63      	ldr	r4, [pc, #396]	; (800a520 <_dtoa_r+0x398>)
 800a394:	3e01      	subs	r6, #1
 800a396:	1909      	adds	r1, r1, r4
 800a398:	9318      	str	r3, [sp, #96]	; 0x60
 800a39a:	e776      	b.n	800a28a <_dtoa_r+0x102>
 800a39c:	2320      	movs	r3, #32
 800a39e:	9802      	ldr	r0, [sp, #8]
 800a3a0:	1a9b      	subs	r3, r3, r2
 800a3a2:	4098      	lsls	r0, r3
 800a3a4:	e7f2      	b.n	800a38c <_dtoa_r+0x204>
 800a3a6:	9016      	str	r0, [sp, #88]	; 0x58
 800a3a8:	e7b8      	b.n	800a31c <_dtoa_r+0x194>
 800a3aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3ac:	9a02      	ldr	r2, [sp, #8]
 800a3ae:	1a9b      	subs	r3, r3, r2
 800a3b0:	930a      	str	r3, [sp, #40]	; 0x28
 800a3b2:	4253      	negs	r3, r2
 800a3b4:	930e      	str	r3, [sp, #56]	; 0x38
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	9315      	str	r3, [sp, #84]	; 0x54
 800a3ba:	e7c7      	b.n	800a34c <_dtoa_r+0x1c4>
 800a3bc:	2300      	movs	r3, #0
 800a3be:	930f      	str	r3, [sp, #60]	; 0x3c
 800a3c0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a3c2:	930c      	str	r3, [sp, #48]	; 0x30
 800a3c4:	9307      	str	r3, [sp, #28]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	dc13      	bgt.n	800a3f2 <_dtoa_r+0x26a>
 800a3ca:	2301      	movs	r3, #1
 800a3cc:	001a      	movs	r2, r3
 800a3ce:	930c      	str	r3, [sp, #48]	; 0x30
 800a3d0:	9307      	str	r3, [sp, #28]
 800a3d2:	9223      	str	r2, [sp, #140]	; 0x8c
 800a3d4:	e00d      	b.n	800a3f2 <_dtoa_r+0x26a>
 800a3d6:	2301      	movs	r3, #1
 800a3d8:	e7f1      	b.n	800a3be <_dtoa_r+0x236>
 800a3da:	2300      	movs	r3, #0
 800a3dc:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800a3de:	930f      	str	r3, [sp, #60]	; 0x3c
 800a3e0:	4694      	mov	ip, r2
 800a3e2:	9b02      	ldr	r3, [sp, #8]
 800a3e4:	4463      	add	r3, ip
 800a3e6:	930c      	str	r3, [sp, #48]	; 0x30
 800a3e8:	3301      	adds	r3, #1
 800a3ea:	9307      	str	r3, [sp, #28]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	dc00      	bgt.n	800a3f2 <_dtoa_r+0x26a>
 800a3f0:	2301      	movs	r3, #1
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a3f6:	6042      	str	r2, [r0, #4]
 800a3f8:	3204      	adds	r2, #4
 800a3fa:	0015      	movs	r5, r2
 800a3fc:	3514      	adds	r5, #20
 800a3fe:	6841      	ldr	r1, [r0, #4]
 800a400:	429d      	cmp	r5, r3
 800a402:	d919      	bls.n	800a438 <_dtoa_r+0x2b0>
 800a404:	0038      	movs	r0, r7
 800a406:	f001 f97f 	bl	800b708 <_Balloc>
 800a40a:	9006      	str	r0, [sp, #24]
 800a40c:	2800      	cmp	r0, #0
 800a40e:	d117      	bne.n	800a440 <_dtoa_r+0x2b8>
 800a410:	21d5      	movs	r1, #213	; 0xd5
 800a412:	0002      	movs	r2, r0
 800a414:	4b43      	ldr	r3, [pc, #268]	; (800a524 <_dtoa_r+0x39c>)
 800a416:	0049      	lsls	r1, r1, #1
 800a418:	e6cb      	b.n	800a1b2 <_dtoa_r+0x2a>
 800a41a:	2301      	movs	r3, #1
 800a41c:	e7de      	b.n	800a3dc <_dtoa_r+0x254>
 800a41e:	2300      	movs	r3, #0
 800a420:	940f      	str	r4, [sp, #60]	; 0x3c
 800a422:	9322      	str	r3, [sp, #136]	; 0x88
 800a424:	3b01      	subs	r3, #1
 800a426:	930c      	str	r3, [sp, #48]	; 0x30
 800a428:	9307      	str	r3, [sp, #28]
 800a42a:	2200      	movs	r2, #0
 800a42c:	3313      	adds	r3, #19
 800a42e:	e7d0      	b.n	800a3d2 <_dtoa_r+0x24a>
 800a430:	2301      	movs	r3, #1
 800a432:	930f      	str	r3, [sp, #60]	; 0x3c
 800a434:	3b02      	subs	r3, #2
 800a436:	e7f6      	b.n	800a426 <_dtoa_r+0x29e>
 800a438:	3101      	adds	r1, #1
 800a43a:	6041      	str	r1, [r0, #4]
 800a43c:	0052      	lsls	r2, r2, #1
 800a43e:	e7dc      	b.n	800a3fa <_dtoa_r+0x272>
 800a440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a442:	9a06      	ldr	r2, [sp, #24]
 800a444:	601a      	str	r2, [r3, #0]
 800a446:	9b07      	ldr	r3, [sp, #28]
 800a448:	2b0e      	cmp	r3, #14
 800a44a:	d900      	bls.n	800a44e <_dtoa_r+0x2c6>
 800a44c:	e0eb      	b.n	800a626 <_dtoa_r+0x49e>
 800a44e:	2c00      	cmp	r4, #0
 800a450:	d100      	bne.n	800a454 <_dtoa_r+0x2cc>
 800a452:	e0e8      	b.n	800a626 <_dtoa_r+0x49e>
 800a454:	9b02      	ldr	r3, [sp, #8]
 800a456:	2b00      	cmp	r3, #0
 800a458:	dd68      	ble.n	800a52c <_dtoa_r+0x3a4>
 800a45a:	001a      	movs	r2, r3
 800a45c:	210f      	movs	r1, #15
 800a45e:	4b2d      	ldr	r3, [pc, #180]	; (800a514 <_dtoa_r+0x38c>)
 800a460:	400a      	ands	r2, r1
 800a462:	00d2      	lsls	r2, r2, #3
 800a464:	189b      	adds	r3, r3, r2
 800a466:	681d      	ldr	r5, [r3, #0]
 800a468:	685e      	ldr	r6, [r3, #4]
 800a46a:	9b02      	ldr	r3, [sp, #8]
 800a46c:	111c      	asrs	r4, r3, #4
 800a46e:	2302      	movs	r3, #2
 800a470:	9310      	str	r3, [sp, #64]	; 0x40
 800a472:	9b02      	ldr	r3, [sp, #8]
 800a474:	05db      	lsls	r3, r3, #23
 800a476:	d50b      	bpl.n	800a490 <_dtoa_r+0x308>
 800a478:	4b2b      	ldr	r3, [pc, #172]	; (800a528 <_dtoa_r+0x3a0>)
 800a47a:	400c      	ands	r4, r1
 800a47c:	6a1a      	ldr	r2, [r3, #32]
 800a47e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a480:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a482:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a484:	f7f6 fbbc 	bl	8000c00 <__aeabi_ddiv>
 800a488:	2303      	movs	r3, #3
 800a48a:	9008      	str	r0, [sp, #32]
 800a48c:	9109      	str	r1, [sp, #36]	; 0x24
 800a48e:	9310      	str	r3, [sp, #64]	; 0x40
 800a490:	4b25      	ldr	r3, [pc, #148]	; (800a528 <_dtoa_r+0x3a0>)
 800a492:	9314      	str	r3, [sp, #80]	; 0x50
 800a494:	2c00      	cmp	r4, #0
 800a496:	d108      	bne.n	800a4aa <_dtoa_r+0x322>
 800a498:	9808      	ldr	r0, [sp, #32]
 800a49a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a49c:	002a      	movs	r2, r5
 800a49e:	0033      	movs	r3, r6
 800a4a0:	f7f6 fbae 	bl	8000c00 <__aeabi_ddiv>
 800a4a4:	9008      	str	r0, [sp, #32]
 800a4a6:	9109      	str	r1, [sp, #36]	; 0x24
 800a4a8:	e05c      	b.n	800a564 <_dtoa_r+0x3dc>
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	421c      	tst	r4, r3
 800a4ae:	d00b      	beq.n	800a4c8 <_dtoa_r+0x340>
 800a4b0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a4b2:	0028      	movs	r0, r5
 800a4b4:	3301      	adds	r3, #1
 800a4b6:	9310      	str	r3, [sp, #64]	; 0x40
 800a4b8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a4ba:	0031      	movs	r1, r6
 800a4bc:	681a      	ldr	r2, [r3, #0]
 800a4be:	685b      	ldr	r3, [r3, #4]
 800a4c0:	f7f6 ffa0 	bl	8001404 <__aeabi_dmul>
 800a4c4:	0005      	movs	r5, r0
 800a4c6:	000e      	movs	r6, r1
 800a4c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a4ca:	1064      	asrs	r4, r4, #1
 800a4cc:	3308      	adds	r3, #8
 800a4ce:	e7e0      	b.n	800a492 <_dtoa_r+0x30a>
 800a4d0:	0800d30e 	.word	0x0800d30e
 800a4d4:	0800d325 	.word	0x0800d325
 800a4d8:	7ff00000 	.word	0x7ff00000
 800a4dc:	0000270f 	.word	0x0000270f
 800a4e0:	0800d30a 	.word	0x0800d30a
 800a4e4:	0800d30d 	.word	0x0800d30d
 800a4e8:	0800d184 	.word	0x0800d184
 800a4ec:	0800d185 	.word	0x0800d185
 800a4f0:	3ff00000 	.word	0x3ff00000
 800a4f4:	fffffc01 	.word	0xfffffc01
 800a4f8:	3ff80000 	.word	0x3ff80000
 800a4fc:	636f4361 	.word	0x636f4361
 800a500:	3fd287a7 	.word	0x3fd287a7
 800a504:	8b60c8b3 	.word	0x8b60c8b3
 800a508:	3fc68a28 	.word	0x3fc68a28
 800a50c:	509f79fb 	.word	0x509f79fb
 800a510:	3fd34413 	.word	0x3fd34413
 800a514:	0800d4f8 	.word	0x0800d4f8
 800a518:	00000432 	.word	0x00000432
 800a51c:	00000412 	.word	0x00000412
 800a520:	fe100000 	.word	0xfe100000
 800a524:	0800d380 	.word	0x0800d380
 800a528:	0800d4d0 	.word	0x0800d4d0
 800a52c:	2302      	movs	r3, #2
 800a52e:	9310      	str	r3, [sp, #64]	; 0x40
 800a530:	9b02      	ldr	r3, [sp, #8]
 800a532:	2b00      	cmp	r3, #0
 800a534:	d016      	beq.n	800a564 <_dtoa_r+0x3dc>
 800a536:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a538:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a53a:	425c      	negs	r4, r3
 800a53c:	230f      	movs	r3, #15
 800a53e:	4ab6      	ldr	r2, [pc, #728]	; (800a818 <_dtoa_r+0x690>)
 800a540:	4023      	ands	r3, r4
 800a542:	00db      	lsls	r3, r3, #3
 800a544:	18d3      	adds	r3, r2, r3
 800a546:	681a      	ldr	r2, [r3, #0]
 800a548:	685b      	ldr	r3, [r3, #4]
 800a54a:	f7f6 ff5b 	bl	8001404 <__aeabi_dmul>
 800a54e:	2601      	movs	r6, #1
 800a550:	2300      	movs	r3, #0
 800a552:	9008      	str	r0, [sp, #32]
 800a554:	9109      	str	r1, [sp, #36]	; 0x24
 800a556:	4db1      	ldr	r5, [pc, #708]	; (800a81c <_dtoa_r+0x694>)
 800a558:	1124      	asrs	r4, r4, #4
 800a55a:	2c00      	cmp	r4, #0
 800a55c:	d000      	beq.n	800a560 <_dtoa_r+0x3d8>
 800a55e:	e094      	b.n	800a68a <_dtoa_r+0x502>
 800a560:	2b00      	cmp	r3, #0
 800a562:	d19f      	bne.n	800a4a4 <_dtoa_r+0x31c>
 800a564:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a566:	2b00      	cmp	r3, #0
 800a568:	d100      	bne.n	800a56c <_dtoa_r+0x3e4>
 800a56a:	e09b      	b.n	800a6a4 <_dtoa_r+0x51c>
 800a56c:	9c08      	ldr	r4, [sp, #32]
 800a56e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a570:	2200      	movs	r2, #0
 800a572:	0020      	movs	r0, r4
 800a574:	0029      	movs	r1, r5
 800a576:	4baa      	ldr	r3, [pc, #680]	; (800a820 <_dtoa_r+0x698>)
 800a578:	f7f5 ff6e 	bl	8000458 <__aeabi_dcmplt>
 800a57c:	2800      	cmp	r0, #0
 800a57e:	d100      	bne.n	800a582 <_dtoa_r+0x3fa>
 800a580:	e090      	b.n	800a6a4 <_dtoa_r+0x51c>
 800a582:	9b07      	ldr	r3, [sp, #28]
 800a584:	2b00      	cmp	r3, #0
 800a586:	d100      	bne.n	800a58a <_dtoa_r+0x402>
 800a588:	e08c      	b.n	800a6a4 <_dtoa_r+0x51c>
 800a58a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	dd46      	ble.n	800a61e <_dtoa_r+0x496>
 800a590:	9b02      	ldr	r3, [sp, #8]
 800a592:	2200      	movs	r2, #0
 800a594:	0020      	movs	r0, r4
 800a596:	0029      	movs	r1, r5
 800a598:	1e5e      	subs	r6, r3, #1
 800a59a:	4ba2      	ldr	r3, [pc, #648]	; (800a824 <_dtoa_r+0x69c>)
 800a59c:	f7f6 ff32 	bl	8001404 <__aeabi_dmul>
 800a5a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a5a2:	9008      	str	r0, [sp, #32]
 800a5a4:	9109      	str	r1, [sp, #36]	; 0x24
 800a5a6:	3301      	adds	r3, #1
 800a5a8:	9310      	str	r3, [sp, #64]	; 0x40
 800a5aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a5ac:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a5ae:	9c08      	ldr	r4, [sp, #32]
 800a5b0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a5b2:	9314      	str	r3, [sp, #80]	; 0x50
 800a5b4:	f7f7 fd78 	bl	80020a8 <__aeabi_i2d>
 800a5b8:	0022      	movs	r2, r4
 800a5ba:	002b      	movs	r3, r5
 800a5bc:	f7f6 ff22 	bl	8001404 <__aeabi_dmul>
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	4b99      	ldr	r3, [pc, #612]	; (800a828 <_dtoa_r+0x6a0>)
 800a5c4:	f7f5 ffe0 	bl	8000588 <__aeabi_dadd>
 800a5c8:	9010      	str	r0, [sp, #64]	; 0x40
 800a5ca:	9111      	str	r1, [sp, #68]	; 0x44
 800a5cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a5ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a5d0:	9208      	str	r2, [sp, #32]
 800a5d2:	9309      	str	r3, [sp, #36]	; 0x24
 800a5d4:	4a95      	ldr	r2, [pc, #596]	; (800a82c <_dtoa_r+0x6a4>)
 800a5d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a5d8:	4694      	mov	ip, r2
 800a5da:	4463      	add	r3, ip
 800a5dc:	9317      	str	r3, [sp, #92]	; 0x5c
 800a5de:	9309      	str	r3, [sp, #36]	; 0x24
 800a5e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d161      	bne.n	800a6aa <_dtoa_r+0x522>
 800a5e6:	2200      	movs	r2, #0
 800a5e8:	0020      	movs	r0, r4
 800a5ea:	0029      	movs	r1, r5
 800a5ec:	4b90      	ldr	r3, [pc, #576]	; (800a830 <_dtoa_r+0x6a8>)
 800a5ee:	f7f7 f975 	bl	80018dc <__aeabi_dsub>
 800a5f2:	9a08      	ldr	r2, [sp, #32]
 800a5f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a5f6:	0004      	movs	r4, r0
 800a5f8:	000d      	movs	r5, r1
 800a5fa:	f7f5 ff41 	bl	8000480 <__aeabi_dcmpgt>
 800a5fe:	2800      	cmp	r0, #0
 800a600:	d000      	beq.n	800a604 <_dtoa_r+0x47c>
 800a602:	e2af      	b.n	800ab64 <_dtoa_r+0x9dc>
 800a604:	488b      	ldr	r0, [pc, #556]	; (800a834 <_dtoa_r+0x6ac>)
 800a606:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a608:	4684      	mov	ip, r0
 800a60a:	4461      	add	r1, ip
 800a60c:	000b      	movs	r3, r1
 800a60e:	0020      	movs	r0, r4
 800a610:	0029      	movs	r1, r5
 800a612:	9a08      	ldr	r2, [sp, #32]
 800a614:	f7f5 ff20 	bl	8000458 <__aeabi_dcmplt>
 800a618:	2800      	cmp	r0, #0
 800a61a:	d000      	beq.n	800a61e <_dtoa_r+0x496>
 800a61c:	e29f      	b.n	800ab5e <_dtoa_r+0x9d6>
 800a61e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a620:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800a622:	9308      	str	r3, [sp, #32]
 800a624:	9409      	str	r4, [sp, #36]	; 0x24
 800a626:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a628:	2b00      	cmp	r3, #0
 800a62a:	da00      	bge.n	800a62e <_dtoa_r+0x4a6>
 800a62c:	e172      	b.n	800a914 <_dtoa_r+0x78c>
 800a62e:	9a02      	ldr	r2, [sp, #8]
 800a630:	2a0e      	cmp	r2, #14
 800a632:	dd00      	ble.n	800a636 <_dtoa_r+0x4ae>
 800a634:	e16e      	b.n	800a914 <_dtoa_r+0x78c>
 800a636:	4b78      	ldr	r3, [pc, #480]	; (800a818 <_dtoa_r+0x690>)
 800a638:	00d2      	lsls	r2, r2, #3
 800a63a:	189b      	adds	r3, r3, r2
 800a63c:	685c      	ldr	r4, [r3, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	930a      	str	r3, [sp, #40]	; 0x28
 800a642:	940b      	str	r4, [sp, #44]	; 0x2c
 800a644:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a646:	2b00      	cmp	r3, #0
 800a648:	db00      	blt.n	800a64c <_dtoa_r+0x4c4>
 800a64a:	e0f7      	b.n	800a83c <_dtoa_r+0x6b4>
 800a64c:	9b07      	ldr	r3, [sp, #28]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	dd00      	ble.n	800a654 <_dtoa_r+0x4cc>
 800a652:	e0f3      	b.n	800a83c <_dtoa_r+0x6b4>
 800a654:	d000      	beq.n	800a658 <_dtoa_r+0x4d0>
 800a656:	e282      	b.n	800ab5e <_dtoa_r+0x9d6>
 800a658:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a65a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a65c:	2200      	movs	r2, #0
 800a65e:	4b74      	ldr	r3, [pc, #464]	; (800a830 <_dtoa_r+0x6a8>)
 800a660:	f7f6 fed0 	bl	8001404 <__aeabi_dmul>
 800a664:	9a08      	ldr	r2, [sp, #32]
 800a666:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a668:	f7f5 ff14 	bl	8000494 <__aeabi_dcmpge>
 800a66c:	9e07      	ldr	r6, [sp, #28]
 800a66e:	0035      	movs	r5, r6
 800a670:	2800      	cmp	r0, #0
 800a672:	d000      	beq.n	800a676 <_dtoa_r+0x4ee>
 800a674:	e259      	b.n	800ab2a <_dtoa_r+0x9a2>
 800a676:	9b06      	ldr	r3, [sp, #24]
 800a678:	9a06      	ldr	r2, [sp, #24]
 800a67a:	3301      	adds	r3, #1
 800a67c:	9308      	str	r3, [sp, #32]
 800a67e:	2331      	movs	r3, #49	; 0x31
 800a680:	7013      	strb	r3, [r2, #0]
 800a682:	9b02      	ldr	r3, [sp, #8]
 800a684:	3301      	adds	r3, #1
 800a686:	9302      	str	r3, [sp, #8]
 800a688:	e254      	b.n	800ab34 <_dtoa_r+0x9ac>
 800a68a:	4234      	tst	r4, r6
 800a68c:	d007      	beq.n	800a69e <_dtoa_r+0x516>
 800a68e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a690:	3301      	adds	r3, #1
 800a692:	9310      	str	r3, [sp, #64]	; 0x40
 800a694:	682a      	ldr	r2, [r5, #0]
 800a696:	686b      	ldr	r3, [r5, #4]
 800a698:	f7f6 feb4 	bl	8001404 <__aeabi_dmul>
 800a69c:	0033      	movs	r3, r6
 800a69e:	1064      	asrs	r4, r4, #1
 800a6a0:	3508      	adds	r5, #8
 800a6a2:	e75a      	b.n	800a55a <_dtoa_r+0x3d2>
 800a6a4:	9e02      	ldr	r6, [sp, #8]
 800a6a6:	9b07      	ldr	r3, [sp, #28]
 800a6a8:	e780      	b.n	800a5ac <_dtoa_r+0x424>
 800a6aa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a6ac:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a6ae:	1e5a      	subs	r2, r3, #1
 800a6b0:	4b59      	ldr	r3, [pc, #356]	; (800a818 <_dtoa_r+0x690>)
 800a6b2:	00d2      	lsls	r2, r2, #3
 800a6b4:	189b      	adds	r3, r3, r2
 800a6b6:	681a      	ldr	r2, [r3, #0]
 800a6b8:	685b      	ldr	r3, [r3, #4]
 800a6ba:	2900      	cmp	r1, #0
 800a6bc:	d051      	beq.n	800a762 <_dtoa_r+0x5da>
 800a6be:	2000      	movs	r0, #0
 800a6c0:	495d      	ldr	r1, [pc, #372]	; (800a838 <_dtoa_r+0x6b0>)
 800a6c2:	f7f6 fa9d 	bl	8000c00 <__aeabi_ddiv>
 800a6c6:	9a08      	ldr	r2, [sp, #32]
 800a6c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6ca:	f7f7 f907 	bl	80018dc <__aeabi_dsub>
 800a6ce:	9a06      	ldr	r2, [sp, #24]
 800a6d0:	9b06      	ldr	r3, [sp, #24]
 800a6d2:	4694      	mov	ip, r2
 800a6d4:	9317      	str	r3, [sp, #92]	; 0x5c
 800a6d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a6d8:	9010      	str	r0, [sp, #64]	; 0x40
 800a6da:	9111      	str	r1, [sp, #68]	; 0x44
 800a6dc:	4463      	add	r3, ip
 800a6de:	9319      	str	r3, [sp, #100]	; 0x64
 800a6e0:	0029      	movs	r1, r5
 800a6e2:	0020      	movs	r0, r4
 800a6e4:	f7f7 fcaa 	bl	800203c <__aeabi_d2iz>
 800a6e8:	9014      	str	r0, [sp, #80]	; 0x50
 800a6ea:	f7f7 fcdd 	bl	80020a8 <__aeabi_i2d>
 800a6ee:	0002      	movs	r2, r0
 800a6f0:	000b      	movs	r3, r1
 800a6f2:	0020      	movs	r0, r4
 800a6f4:	0029      	movs	r1, r5
 800a6f6:	f7f7 f8f1 	bl	80018dc <__aeabi_dsub>
 800a6fa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a6fc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a6fe:	3301      	adds	r3, #1
 800a700:	9308      	str	r3, [sp, #32]
 800a702:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a704:	0004      	movs	r4, r0
 800a706:	3330      	adds	r3, #48	; 0x30
 800a708:	7013      	strb	r3, [r2, #0]
 800a70a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a70c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a70e:	000d      	movs	r5, r1
 800a710:	f7f5 fea2 	bl	8000458 <__aeabi_dcmplt>
 800a714:	2800      	cmp	r0, #0
 800a716:	d175      	bne.n	800a804 <_dtoa_r+0x67c>
 800a718:	0022      	movs	r2, r4
 800a71a:	002b      	movs	r3, r5
 800a71c:	2000      	movs	r0, #0
 800a71e:	4940      	ldr	r1, [pc, #256]	; (800a820 <_dtoa_r+0x698>)
 800a720:	f7f7 f8dc 	bl	80018dc <__aeabi_dsub>
 800a724:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a726:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a728:	f7f5 fe96 	bl	8000458 <__aeabi_dcmplt>
 800a72c:	2800      	cmp	r0, #0
 800a72e:	d000      	beq.n	800a732 <_dtoa_r+0x5aa>
 800a730:	e0d2      	b.n	800a8d8 <_dtoa_r+0x750>
 800a732:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a734:	9a08      	ldr	r2, [sp, #32]
 800a736:	4293      	cmp	r3, r2
 800a738:	d100      	bne.n	800a73c <_dtoa_r+0x5b4>
 800a73a:	e770      	b.n	800a61e <_dtoa_r+0x496>
 800a73c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a73e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a740:	2200      	movs	r2, #0
 800a742:	4b38      	ldr	r3, [pc, #224]	; (800a824 <_dtoa_r+0x69c>)
 800a744:	f7f6 fe5e 	bl	8001404 <__aeabi_dmul>
 800a748:	4b36      	ldr	r3, [pc, #216]	; (800a824 <_dtoa_r+0x69c>)
 800a74a:	9010      	str	r0, [sp, #64]	; 0x40
 800a74c:	9111      	str	r1, [sp, #68]	; 0x44
 800a74e:	2200      	movs	r2, #0
 800a750:	0020      	movs	r0, r4
 800a752:	0029      	movs	r1, r5
 800a754:	f7f6 fe56 	bl	8001404 <__aeabi_dmul>
 800a758:	9b08      	ldr	r3, [sp, #32]
 800a75a:	0004      	movs	r4, r0
 800a75c:	000d      	movs	r5, r1
 800a75e:	9317      	str	r3, [sp, #92]	; 0x5c
 800a760:	e7be      	b.n	800a6e0 <_dtoa_r+0x558>
 800a762:	9808      	ldr	r0, [sp, #32]
 800a764:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a766:	f7f6 fe4d 	bl	8001404 <__aeabi_dmul>
 800a76a:	9a06      	ldr	r2, [sp, #24]
 800a76c:	9b06      	ldr	r3, [sp, #24]
 800a76e:	4694      	mov	ip, r2
 800a770:	9308      	str	r3, [sp, #32]
 800a772:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a774:	9010      	str	r0, [sp, #64]	; 0x40
 800a776:	9111      	str	r1, [sp, #68]	; 0x44
 800a778:	4463      	add	r3, ip
 800a77a:	9319      	str	r3, [sp, #100]	; 0x64
 800a77c:	0029      	movs	r1, r5
 800a77e:	0020      	movs	r0, r4
 800a780:	f7f7 fc5c 	bl	800203c <__aeabi_d2iz>
 800a784:	9017      	str	r0, [sp, #92]	; 0x5c
 800a786:	f7f7 fc8f 	bl	80020a8 <__aeabi_i2d>
 800a78a:	0002      	movs	r2, r0
 800a78c:	000b      	movs	r3, r1
 800a78e:	0020      	movs	r0, r4
 800a790:	0029      	movs	r1, r5
 800a792:	f7f7 f8a3 	bl	80018dc <__aeabi_dsub>
 800a796:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a798:	9a08      	ldr	r2, [sp, #32]
 800a79a:	3330      	adds	r3, #48	; 0x30
 800a79c:	7013      	strb	r3, [r2, #0]
 800a79e:	0013      	movs	r3, r2
 800a7a0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a7a2:	3301      	adds	r3, #1
 800a7a4:	0004      	movs	r4, r0
 800a7a6:	000d      	movs	r5, r1
 800a7a8:	9308      	str	r3, [sp, #32]
 800a7aa:	4293      	cmp	r3, r2
 800a7ac:	d12c      	bne.n	800a808 <_dtoa_r+0x680>
 800a7ae:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a7b0:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a7b2:	9a06      	ldr	r2, [sp, #24]
 800a7b4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a7b6:	4694      	mov	ip, r2
 800a7b8:	4463      	add	r3, ip
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	9308      	str	r3, [sp, #32]
 800a7be:	4b1e      	ldr	r3, [pc, #120]	; (800a838 <_dtoa_r+0x6b0>)
 800a7c0:	f7f5 fee2 	bl	8000588 <__aeabi_dadd>
 800a7c4:	0002      	movs	r2, r0
 800a7c6:	000b      	movs	r3, r1
 800a7c8:	0020      	movs	r0, r4
 800a7ca:	0029      	movs	r1, r5
 800a7cc:	f7f5 fe58 	bl	8000480 <__aeabi_dcmpgt>
 800a7d0:	2800      	cmp	r0, #0
 800a7d2:	d000      	beq.n	800a7d6 <_dtoa_r+0x64e>
 800a7d4:	e080      	b.n	800a8d8 <_dtoa_r+0x750>
 800a7d6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a7d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a7da:	2000      	movs	r0, #0
 800a7dc:	4916      	ldr	r1, [pc, #88]	; (800a838 <_dtoa_r+0x6b0>)
 800a7de:	f7f7 f87d 	bl	80018dc <__aeabi_dsub>
 800a7e2:	0002      	movs	r2, r0
 800a7e4:	000b      	movs	r3, r1
 800a7e6:	0020      	movs	r0, r4
 800a7e8:	0029      	movs	r1, r5
 800a7ea:	f7f5 fe35 	bl	8000458 <__aeabi_dcmplt>
 800a7ee:	2800      	cmp	r0, #0
 800a7f0:	d100      	bne.n	800a7f4 <_dtoa_r+0x66c>
 800a7f2:	e714      	b.n	800a61e <_dtoa_r+0x496>
 800a7f4:	9b08      	ldr	r3, [sp, #32]
 800a7f6:	001a      	movs	r2, r3
 800a7f8:	3a01      	subs	r2, #1
 800a7fa:	9208      	str	r2, [sp, #32]
 800a7fc:	7812      	ldrb	r2, [r2, #0]
 800a7fe:	2a30      	cmp	r2, #48	; 0x30
 800a800:	d0f8      	beq.n	800a7f4 <_dtoa_r+0x66c>
 800a802:	9308      	str	r3, [sp, #32]
 800a804:	9602      	str	r6, [sp, #8]
 800a806:	e055      	b.n	800a8b4 <_dtoa_r+0x72c>
 800a808:	2200      	movs	r2, #0
 800a80a:	4b06      	ldr	r3, [pc, #24]	; (800a824 <_dtoa_r+0x69c>)
 800a80c:	f7f6 fdfa 	bl	8001404 <__aeabi_dmul>
 800a810:	0004      	movs	r4, r0
 800a812:	000d      	movs	r5, r1
 800a814:	e7b2      	b.n	800a77c <_dtoa_r+0x5f4>
 800a816:	46c0      	nop			; (mov r8, r8)
 800a818:	0800d4f8 	.word	0x0800d4f8
 800a81c:	0800d4d0 	.word	0x0800d4d0
 800a820:	3ff00000 	.word	0x3ff00000
 800a824:	40240000 	.word	0x40240000
 800a828:	401c0000 	.word	0x401c0000
 800a82c:	fcc00000 	.word	0xfcc00000
 800a830:	40140000 	.word	0x40140000
 800a834:	7cc00000 	.word	0x7cc00000
 800a838:	3fe00000 	.word	0x3fe00000
 800a83c:	9b07      	ldr	r3, [sp, #28]
 800a83e:	9e06      	ldr	r6, [sp, #24]
 800a840:	3b01      	subs	r3, #1
 800a842:	199b      	adds	r3, r3, r6
 800a844:	930c      	str	r3, [sp, #48]	; 0x30
 800a846:	9c08      	ldr	r4, [sp, #32]
 800a848:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a84a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a84c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a84e:	0020      	movs	r0, r4
 800a850:	0029      	movs	r1, r5
 800a852:	f7f6 f9d5 	bl	8000c00 <__aeabi_ddiv>
 800a856:	f7f7 fbf1 	bl	800203c <__aeabi_d2iz>
 800a85a:	9007      	str	r0, [sp, #28]
 800a85c:	f7f7 fc24 	bl	80020a8 <__aeabi_i2d>
 800a860:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a862:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a864:	f7f6 fdce 	bl	8001404 <__aeabi_dmul>
 800a868:	0002      	movs	r2, r0
 800a86a:	000b      	movs	r3, r1
 800a86c:	0020      	movs	r0, r4
 800a86e:	0029      	movs	r1, r5
 800a870:	f7f7 f834 	bl	80018dc <__aeabi_dsub>
 800a874:	0033      	movs	r3, r6
 800a876:	9a07      	ldr	r2, [sp, #28]
 800a878:	3601      	adds	r6, #1
 800a87a:	3230      	adds	r2, #48	; 0x30
 800a87c:	701a      	strb	r2, [r3, #0]
 800a87e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a880:	9608      	str	r6, [sp, #32]
 800a882:	429a      	cmp	r2, r3
 800a884:	d139      	bne.n	800a8fa <_dtoa_r+0x772>
 800a886:	0002      	movs	r2, r0
 800a888:	000b      	movs	r3, r1
 800a88a:	f7f5 fe7d 	bl	8000588 <__aeabi_dadd>
 800a88e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a890:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a892:	0004      	movs	r4, r0
 800a894:	000d      	movs	r5, r1
 800a896:	f7f5 fdf3 	bl	8000480 <__aeabi_dcmpgt>
 800a89a:	2800      	cmp	r0, #0
 800a89c:	d11b      	bne.n	800a8d6 <_dtoa_r+0x74e>
 800a89e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a8a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8a2:	0020      	movs	r0, r4
 800a8a4:	0029      	movs	r1, r5
 800a8a6:	f7f5 fdd1 	bl	800044c <__aeabi_dcmpeq>
 800a8aa:	2800      	cmp	r0, #0
 800a8ac:	d002      	beq.n	800a8b4 <_dtoa_r+0x72c>
 800a8ae:	9b07      	ldr	r3, [sp, #28]
 800a8b0:	07db      	lsls	r3, r3, #31
 800a8b2:	d410      	bmi.n	800a8d6 <_dtoa_r+0x74e>
 800a8b4:	0038      	movs	r0, r7
 800a8b6:	9905      	ldr	r1, [sp, #20]
 800a8b8:	f000 ff6a 	bl	800b790 <_Bfree>
 800a8bc:	2300      	movs	r3, #0
 800a8be:	9a08      	ldr	r2, [sp, #32]
 800a8c0:	9802      	ldr	r0, [sp, #8]
 800a8c2:	7013      	strb	r3, [r2, #0]
 800a8c4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a8c6:	3001      	adds	r0, #1
 800a8c8:	6018      	str	r0, [r3, #0]
 800a8ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d100      	bne.n	800a8d2 <_dtoa_r+0x74a>
 800a8d0:	e4a6      	b.n	800a220 <_dtoa_r+0x98>
 800a8d2:	601a      	str	r2, [r3, #0]
 800a8d4:	e4a4      	b.n	800a220 <_dtoa_r+0x98>
 800a8d6:	9e02      	ldr	r6, [sp, #8]
 800a8d8:	9b08      	ldr	r3, [sp, #32]
 800a8da:	9308      	str	r3, [sp, #32]
 800a8dc:	3b01      	subs	r3, #1
 800a8de:	781a      	ldrb	r2, [r3, #0]
 800a8e0:	2a39      	cmp	r2, #57	; 0x39
 800a8e2:	d106      	bne.n	800a8f2 <_dtoa_r+0x76a>
 800a8e4:	9a06      	ldr	r2, [sp, #24]
 800a8e6:	429a      	cmp	r2, r3
 800a8e8:	d1f7      	bne.n	800a8da <_dtoa_r+0x752>
 800a8ea:	2230      	movs	r2, #48	; 0x30
 800a8ec:	9906      	ldr	r1, [sp, #24]
 800a8ee:	3601      	adds	r6, #1
 800a8f0:	700a      	strb	r2, [r1, #0]
 800a8f2:	781a      	ldrb	r2, [r3, #0]
 800a8f4:	3201      	adds	r2, #1
 800a8f6:	701a      	strb	r2, [r3, #0]
 800a8f8:	e784      	b.n	800a804 <_dtoa_r+0x67c>
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	4baa      	ldr	r3, [pc, #680]	; (800aba8 <_dtoa_r+0xa20>)
 800a8fe:	f7f6 fd81 	bl	8001404 <__aeabi_dmul>
 800a902:	2200      	movs	r2, #0
 800a904:	2300      	movs	r3, #0
 800a906:	0004      	movs	r4, r0
 800a908:	000d      	movs	r5, r1
 800a90a:	f7f5 fd9f 	bl	800044c <__aeabi_dcmpeq>
 800a90e:	2800      	cmp	r0, #0
 800a910:	d09b      	beq.n	800a84a <_dtoa_r+0x6c2>
 800a912:	e7cf      	b.n	800a8b4 <_dtoa_r+0x72c>
 800a914:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a916:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800a918:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a91a:	2d00      	cmp	r5, #0
 800a91c:	d012      	beq.n	800a944 <_dtoa_r+0x7bc>
 800a91e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a920:	2a01      	cmp	r2, #1
 800a922:	dc66      	bgt.n	800a9f2 <_dtoa_r+0x86a>
 800a924:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a926:	2a00      	cmp	r2, #0
 800a928:	d05d      	beq.n	800a9e6 <_dtoa_r+0x85e>
 800a92a:	4aa0      	ldr	r2, [pc, #640]	; (800abac <_dtoa_r+0xa24>)
 800a92c:	189b      	adds	r3, r3, r2
 800a92e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a930:	2101      	movs	r1, #1
 800a932:	18d2      	adds	r2, r2, r3
 800a934:	920a      	str	r2, [sp, #40]	; 0x28
 800a936:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a938:	0038      	movs	r0, r7
 800a93a:	18d3      	adds	r3, r2, r3
 800a93c:	930d      	str	r3, [sp, #52]	; 0x34
 800a93e:	f001 f823 	bl	800b988 <__i2b>
 800a942:	0005      	movs	r5, r0
 800a944:	2c00      	cmp	r4, #0
 800a946:	dd0e      	ble.n	800a966 <_dtoa_r+0x7de>
 800a948:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	dd0b      	ble.n	800a966 <_dtoa_r+0x7de>
 800a94e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a950:	0023      	movs	r3, r4
 800a952:	4294      	cmp	r4, r2
 800a954:	dd00      	ble.n	800a958 <_dtoa_r+0x7d0>
 800a956:	0013      	movs	r3, r2
 800a958:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a95a:	1ae4      	subs	r4, r4, r3
 800a95c:	1ad2      	subs	r2, r2, r3
 800a95e:	920a      	str	r2, [sp, #40]	; 0x28
 800a960:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a962:	1ad3      	subs	r3, r2, r3
 800a964:	930d      	str	r3, [sp, #52]	; 0x34
 800a966:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d01f      	beq.n	800a9ac <_dtoa_r+0x824>
 800a96c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d054      	beq.n	800aa1c <_dtoa_r+0x894>
 800a972:	2e00      	cmp	r6, #0
 800a974:	dd11      	ble.n	800a99a <_dtoa_r+0x812>
 800a976:	0029      	movs	r1, r5
 800a978:	0032      	movs	r2, r6
 800a97a:	0038      	movs	r0, r7
 800a97c:	f001 f8ca 	bl	800bb14 <__pow5mult>
 800a980:	9a05      	ldr	r2, [sp, #20]
 800a982:	0001      	movs	r1, r0
 800a984:	0005      	movs	r5, r0
 800a986:	0038      	movs	r0, r7
 800a988:	f001 f814 	bl	800b9b4 <__multiply>
 800a98c:	9905      	ldr	r1, [sp, #20]
 800a98e:	9014      	str	r0, [sp, #80]	; 0x50
 800a990:	0038      	movs	r0, r7
 800a992:	f000 fefd 	bl	800b790 <_Bfree>
 800a996:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a998:	9305      	str	r3, [sp, #20]
 800a99a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a99c:	1b9a      	subs	r2, r3, r6
 800a99e:	42b3      	cmp	r3, r6
 800a9a0:	d004      	beq.n	800a9ac <_dtoa_r+0x824>
 800a9a2:	0038      	movs	r0, r7
 800a9a4:	9905      	ldr	r1, [sp, #20]
 800a9a6:	f001 f8b5 	bl	800bb14 <__pow5mult>
 800a9aa:	9005      	str	r0, [sp, #20]
 800a9ac:	2101      	movs	r1, #1
 800a9ae:	0038      	movs	r0, r7
 800a9b0:	f000 ffea 	bl	800b988 <__i2b>
 800a9b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a9b6:	0006      	movs	r6, r0
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	dd31      	ble.n	800aa20 <_dtoa_r+0x898>
 800a9bc:	001a      	movs	r2, r3
 800a9be:	0001      	movs	r1, r0
 800a9c0:	0038      	movs	r0, r7
 800a9c2:	f001 f8a7 	bl	800bb14 <__pow5mult>
 800a9c6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a9c8:	0006      	movs	r6, r0
 800a9ca:	2b01      	cmp	r3, #1
 800a9cc:	dd2d      	ble.n	800aa2a <_dtoa_r+0x8a2>
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	930e      	str	r3, [sp, #56]	; 0x38
 800a9d2:	6933      	ldr	r3, [r6, #16]
 800a9d4:	3303      	adds	r3, #3
 800a9d6:	009b      	lsls	r3, r3, #2
 800a9d8:	18f3      	adds	r3, r6, r3
 800a9da:	6858      	ldr	r0, [r3, #4]
 800a9dc:	f000 ff8c 	bl	800b8f8 <__hi0bits>
 800a9e0:	2320      	movs	r3, #32
 800a9e2:	1a18      	subs	r0, r3, r0
 800a9e4:	e039      	b.n	800aa5a <_dtoa_r+0x8d2>
 800a9e6:	2336      	movs	r3, #54	; 0x36
 800a9e8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a9ea:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800a9ec:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a9ee:	1a9b      	subs	r3, r3, r2
 800a9f0:	e79d      	b.n	800a92e <_dtoa_r+0x7a6>
 800a9f2:	9b07      	ldr	r3, [sp, #28]
 800a9f4:	1e5e      	subs	r6, r3, #1
 800a9f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a9f8:	42b3      	cmp	r3, r6
 800a9fa:	db07      	blt.n	800aa0c <_dtoa_r+0x884>
 800a9fc:	1b9e      	subs	r6, r3, r6
 800a9fe:	9b07      	ldr	r3, [sp, #28]
 800aa00:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	da93      	bge.n	800a92e <_dtoa_r+0x7a6>
 800aa06:	1ae4      	subs	r4, r4, r3
 800aa08:	2300      	movs	r3, #0
 800aa0a:	e790      	b.n	800a92e <_dtoa_r+0x7a6>
 800aa0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa0e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800aa10:	1af3      	subs	r3, r6, r3
 800aa12:	18d3      	adds	r3, r2, r3
 800aa14:	960e      	str	r6, [sp, #56]	; 0x38
 800aa16:	9315      	str	r3, [sp, #84]	; 0x54
 800aa18:	2600      	movs	r6, #0
 800aa1a:	e7f0      	b.n	800a9fe <_dtoa_r+0x876>
 800aa1c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aa1e:	e7c0      	b.n	800a9a2 <_dtoa_r+0x81a>
 800aa20:	2300      	movs	r3, #0
 800aa22:	930e      	str	r3, [sp, #56]	; 0x38
 800aa24:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aa26:	2b01      	cmp	r3, #1
 800aa28:	dc13      	bgt.n	800aa52 <_dtoa_r+0x8ca>
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	930e      	str	r3, [sp, #56]	; 0x38
 800aa2e:	9b08      	ldr	r3, [sp, #32]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d10e      	bne.n	800aa52 <_dtoa_r+0x8ca>
 800aa34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa36:	031b      	lsls	r3, r3, #12
 800aa38:	d10b      	bne.n	800aa52 <_dtoa_r+0x8ca>
 800aa3a:	4b5d      	ldr	r3, [pc, #372]	; (800abb0 <_dtoa_r+0xa28>)
 800aa3c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa3e:	4213      	tst	r3, r2
 800aa40:	d007      	beq.n	800aa52 <_dtoa_r+0x8ca>
 800aa42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa44:	3301      	adds	r3, #1
 800aa46:	930a      	str	r3, [sp, #40]	; 0x28
 800aa48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aa4a:	3301      	adds	r3, #1
 800aa4c:	930d      	str	r3, [sp, #52]	; 0x34
 800aa4e:	2301      	movs	r3, #1
 800aa50:	930e      	str	r3, [sp, #56]	; 0x38
 800aa52:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aa54:	2001      	movs	r0, #1
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d1bb      	bne.n	800a9d2 <_dtoa_r+0x84a>
 800aa5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aa5c:	221f      	movs	r2, #31
 800aa5e:	1818      	adds	r0, r3, r0
 800aa60:	0003      	movs	r3, r0
 800aa62:	4013      	ands	r3, r2
 800aa64:	4210      	tst	r0, r2
 800aa66:	d046      	beq.n	800aaf6 <_dtoa_r+0x96e>
 800aa68:	3201      	adds	r2, #1
 800aa6a:	1ad2      	subs	r2, r2, r3
 800aa6c:	2a04      	cmp	r2, #4
 800aa6e:	dd3f      	ble.n	800aaf0 <_dtoa_r+0x968>
 800aa70:	221c      	movs	r2, #28
 800aa72:	1ad3      	subs	r3, r2, r3
 800aa74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aa76:	18e4      	adds	r4, r4, r3
 800aa78:	18d2      	adds	r2, r2, r3
 800aa7a:	920a      	str	r2, [sp, #40]	; 0x28
 800aa7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aa7e:	18d3      	adds	r3, r2, r3
 800aa80:	930d      	str	r3, [sp, #52]	; 0x34
 800aa82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	dd05      	ble.n	800aa94 <_dtoa_r+0x90c>
 800aa88:	001a      	movs	r2, r3
 800aa8a:	0038      	movs	r0, r7
 800aa8c:	9905      	ldr	r1, [sp, #20]
 800aa8e:	f001 f89d 	bl	800bbcc <__lshift>
 800aa92:	9005      	str	r0, [sp, #20]
 800aa94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	dd05      	ble.n	800aaa6 <_dtoa_r+0x91e>
 800aa9a:	0031      	movs	r1, r6
 800aa9c:	001a      	movs	r2, r3
 800aa9e:	0038      	movs	r0, r7
 800aaa0:	f001 f894 	bl	800bbcc <__lshift>
 800aaa4:	0006      	movs	r6, r0
 800aaa6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d026      	beq.n	800aafa <_dtoa_r+0x972>
 800aaac:	0031      	movs	r1, r6
 800aaae:	9805      	ldr	r0, [sp, #20]
 800aab0:	f001 f8fa 	bl	800bca8 <__mcmp>
 800aab4:	2800      	cmp	r0, #0
 800aab6:	da20      	bge.n	800aafa <_dtoa_r+0x972>
 800aab8:	9b02      	ldr	r3, [sp, #8]
 800aaba:	220a      	movs	r2, #10
 800aabc:	3b01      	subs	r3, #1
 800aabe:	9302      	str	r3, [sp, #8]
 800aac0:	0038      	movs	r0, r7
 800aac2:	2300      	movs	r3, #0
 800aac4:	9905      	ldr	r1, [sp, #20]
 800aac6:	f000 fe87 	bl	800b7d8 <__multadd>
 800aaca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aacc:	9005      	str	r0, [sp, #20]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d100      	bne.n	800aad4 <_dtoa_r+0x94c>
 800aad2:	e166      	b.n	800ada2 <_dtoa_r+0xc1a>
 800aad4:	2300      	movs	r3, #0
 800aad6:	0029      	movs	r1, r5
 800aad8:	220a      	movs	r2, #10
 800aada:	0038      	movs	r0, r7
 800aadc:	f000 fe7c 	bl	800b7d8 <__multadd>
 800aae0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aae2:	0005      	movs	r5, r0
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	dc47      	bgt.n	800ab78 <_dtoa_r+0x9f0>
 800aae8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aaea:	2b02      	cmp	r3, #2
 800aaec:	dc0d      	bgt.n	800ab0a <_dtoa_r+0x982>
 800aaee:	e043      	b.n	800ab78 <_dtoa_r+0x9f0>
 800aaf0:	2a04      	cmp	r2, #4
 800aaf2:	d0c6      	beq.n	800aa82 <_dtoa_r+0x8fa>
 800aaf4:	0013      	movs	r3, r2
 800aaf6:	331c      	adds	r3, #28
 800aaf8:	e7bc      	b.n	800aa74 <_dtoa_r+0x8ec>
 800aafa:	9b07      	ldr	r3, [sp, #28]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	dc35      	bgt.n	800ab6c <_dtoa_r+0x9e4>
 800ab00:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ab02:	2b02      	cmp	r3, #2
 800ab04:	dd32      	ble.n	800ab6c <_dtoa_r+0x9e4>
 800ab06:	9b07      	ldr	r3, [sp, #28]
 800ab08:	930c      	str	r3, [sp, #48]	; 0x30
 800ab0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d10c      	bne.n	800ab2a <_dtoa_r+0x9a2>
 800ab10:	0031      	movs	r1, r6
 800ab12:	2205      	movs	r2, #5
 800ab14:	0038      	movs	r0, r7
 800ab16:	f000 fe5f 	bl	800b7d8 <__multadd>
 800ab1a:	0006      	movs	r6, r0
 800ab1c:	0001      	movs	r1, r0
 800ab1e:	9805      	ldr	r0, [sp, #20]
 800ab20:	f001 f8c2 	bl	800bca8 <__mcmp>
 800ab24:	2800      	cmp	r0, #0
 800ab26:	dd00      	ble.n	800ab2a <_dtoa_r+0x9a2>
 800ab28:	e5a5      	b.n	800a676 <_dtoa_r+0x4ee>
 800ab2a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ab2c:	43db      	mvns	r3, r3
 800ab2e:	9302      	str	r3, [sp, #8]
 800ab30:	9b06      	ldr	r3, [sp, #24]
 800ab32:	9308      	str	r3, [sp, #32]
 800ab34:	2400      	movs	r4, #0
 800ab36:	0031      	movs	r1, r6
 800ab38:	0038      	movs	r0, r7
 800ab3a:	f000 fe29 	bl	800b790 <_Bfree>
 800ab3e:	2d00      	cmp	r5, #0
 800ab40:	d100      	bne.n	800ab44 <_dtoa_r+0x9bc>
 800ab42:	e6b7      	b.n	800a8b4 <_dtoa_r+0x72c>
 800ab44:	2c00      	cmp	r4, #0
 800ab46:	d005      	beq.n	800ab54 <_dtoa_r+0x9cc>
 800ab48:	42ac      	cmp	r4, r5
 800ab4a:	d003      	beq.n	800ab54 <_dtoa_r+0x9cc>
 800ab4c:	0021      	movs	r1, r4
 800ab4e:	0038      	movs	r0, r7
 800ab50:	f000 fe1e 	bl	800b790 <_Bfree>
 800ab54:	0029      	movs	r1, r5
 800ab56:	0038      	movs	r0, r7
 800ab58:	f000 fe1a 	bl	800b790 <_Bfree>
 800ab5c:	e6aa      	b.n	800a8b4 <_dtoa_r+0x72c>
 800ab5e:	2600      	movs	r6, #0
 800ab60:	0035      	movs	r5, r6
 800ab62:	e7e2      	b.n	800ab2a <_dtoa_r+0x9a2>
 800ab64:	9602      	str	r6, [sp, #8]
 800ab66:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800ab68:	0035      	movs	r5, r6
 800ab6a:	e584      	b.n	800a676 <_dtoa_r+0x4ee>
 800ab6c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d100      	bne.n	800ab74 <_dtoa_r+0x9ec>
 800ab72:	e0ce      	b.n	800ad12 <_dtoa_r+0xb8a>
 800ab74:	9b07      	ldr	r3, [sp, #28]
 800ab76:	930c      	str	r3, [sp, #48]	; 0x30
 800ab78:	2c00      	cmp	r4, #0
 800ab7a:	dd05      	ble.n	800ab88 <_dtoa_r+0xa00>
 800ab7c:	0029      	movs	r1, r5
 800ab7e:	0022      	movs	r2, r4
 800ab80:	0038      	movs	r0, r7
 800ab82:	f001 f823 	bl	800bbcc <__lshift>
 800ab86:	0005      	movs	r5, r0
 800ab88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ab8a:	0028      	movs	r0, r5
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d022      	beq.n	800abd6 <_dtoa_r+0xa4e>
 800ab90:	0038      	movs	r0, r7
 800ab92:	6869      	ldr	r1, [r5, #4]
 800ab94:	f000 fdb8 	bl	800b708 <_Balloc>
 800ab98:	1e04      	subs	r4, r0, #0
 800ab9a:	d10f      	bne.n	800abbc <_dtoa_r+0xa34>
 800ab9c:	0002      	movs	r2, r0
 800ab9e:	4b05      	ldr	r3, [pc, #20]	; (800abb4 <_dtoa_r+0xa2c>)
 800aba0:	4905      	ldr	r1, [pc, #20]	; (800abb8 <_dtoa_r+0xa30>)
 800aba2:	f7ff fb06 	bl	800a1b2 <_dtoa_r+0x2a>
 800aba6:	46c0      	nop			; (mov r8, r8)
 800aba8:	40240000 	.word	0x40240000
 800abac:	00000433 	.word	0x00000433
 800abb0:	7ff00000 	.word	0x7ff00000
 800abb4:	0800d380 	.word	0x0800d380
 800abb8:	000002ea 	.word	0x000002ea
 800abbc:	0029      	movs	r1, r5
 800abbe:	692b      	ldr	r3, [r5, #16]
 800abc0:	310c      	adds	r1, #12
 800abc2:	1c9a      	adds	r2, r3, #2
 800abc4:	0092      	lsls	r2, r2, #2
 800abc6:	300c      	adds	r0, #12
 800abc8:	f7fd fcc6 	bl	8008558 <memcpy>
 800abcc:	2201      	movs	r2, #1
 800abce:	0021      	movs	r1, r4
 800abd0:	0038      	movs	r0, r7
 800abd2:	f000 fffb 	bl	800bbcc <__lshift>
 800abd6:	9b06      	ldr	r3, [sp, #24]
 800abd8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800abda:	930a      	str	r3, [sp, #40]	; 0x28
 800abdc:	3b01      	subs	r3, #1
 800abde:	189b      	adds	r3, r3, r2
 800abe0:	2201      	movs	r2, #1
 800abe2:	002c      	movs	r4, r5
 800abe4:	0005      	movs	r5, r0
 800abe6:	9314      	str	r3, [sp, #80]	; 0x50
 800abe8:	9b08      	ldr	r3, [sp, #32]
 800abea:	4013      	ands	r3, r2
 800abec:	930f      	str	r3, [sp, #60]	; 0x3c
 800abee:	0031      	movs	r1, r6
 800abf0:	9805      	ldr	r0, [sp, #20]
 800abf2:	f7ff fa3d 	bl	800a070 <quorem>
 800abf6:	0003      	movs	r3, r0
 800abf8:	0021      	movs	r1, r4
 800abfa:	3330      	adds	r3, #48	; 0x30
 800abfc:	900d      	str	r0, [sp, #52]	; 0x34
 800abfe:	9805      	ldr	r0, [sp, #20]
 800ac00:	9307      	str	r3, [sp, #28]
 800ac02:	f001 f851 	bl	800bca8 <__mcmp>
 800ac06:	002a      	movs	r2, r5
 800ac08:	900e      	str	r0, [sp, #56]	; 0x38
 800ac0a:	0031      	movs	r1, r6
 800ac0c:	0038      	movs	r0, r7
 800ac0e:	f001 f867 	bl	800bce0 <__mdiff>
 800ac12:	68c3      	ldr	r3, [r0, #12]
 800ac14:	9008      	str	r0, [sp, #32]
 800ac16:	9310      	str	r3, [sp, #64]	; 0x40
 800ac18:	2301      	movs	r3, #1
 800ac1a:	930c      	str	r3, [sp, #48]	; 0x30
 800ac1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d104      	bne.n	800ac2c <_dtoa_r+0xaa4>
 800ac22:	0001      	movs	r1, r0
 800ac24:	9805      	ldr	r0, [sp, #20]
 800ac26:	f001 f83f 	bl	800bca8 <__mcmp>
 800ac2a:	900c      	str	r0, [sp, #48]	; 0x30
 800ac2c:	0038      	movs	r0, r7
 800ac2e:	9908      	ldr	r1, [sp, #32]
 800ac30:	f000 fdae 	bl	800b790 <_Bfree>
 800ac34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac36:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ac38:	3301      	adds	r3, #1
 800ac3a:	9308      	str	r3, [sp, #32]
 800ac3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ac3e:	4313      	orrs	r3, r2
 800ac40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ac42:	4313      	orrs	r3, r2
 800ac44:	d10c      	bne.n	800ac60 <_dtoa_r+0xad8>
 800ac46:	9b07      	ldr	r3, [sp, #28]
 800ac48:	2b39      	cmp	r3, #57	; 0x39
 800ac4a:	d026      	beq.n	800ac9a <_dtoa_r+0xb12>
 800ac4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	dd02      	ble.n	800ac58 <_dtoa_r+0xad0>
 800ac52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac54:	3331      	adds	r3, #49	; 0x31
 800ac56:	9307      	str	r3, [sp, #28]
 800ac58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac5a:	9a07      	ldr	r2, [sp, #28]
 800ac5c:	701a      	strb	r2, [r3, #0]
 800ac5e:	e76a      	b.n	800ab36 <_dtoa_r+0x9ae>
 800ac60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	db04      	blt.n	800ac70 <_dtoa_r+0xae8>
 800ac66:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800ac68:	4313      	orrs	r3, r2
 800ac6a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ac6c:	4313      	orrs	r3, r2
 800ac6e:	d11f      	bne.n	800acb0 <_dtoa_r+0xb28>
 800ac70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	ddf0      	ble.n	800ac58 <_dtoa_r+0xad0>
 800ac76:	9905      	ldr	r1, [sp, #20]
 800ac78:	2201      	movs	r2, #1
 800ac7a:	0038      	movs	r0, r7
 800ac7c:	f000 ffa6 	bl	800bbcc <__lshift>
 800ac80:	0031      	movs	r1, r6
 800ac82:	9005      	str	r0, [sp, #20]
 800ac84:	f001 f810 	bl	800bca8 <__mcmp>
 800ac88:	2800      	cmp	r0, #0
 800ac8a:	dc03      	bgt.n	800ac94 <_dtoa_r+0xb0c>
 800ac8c:	d1e4      	bne.n	800ac58 <_dtoa_r+0xad0>
 800ac8e:	9b07      	ldr	r3, [sp, #28]
 800ac90:	07db      	lsls	r3, r3, #31
 800ac92:	d5e1      	bpl.n	800ac58 <_dtoa_r+0xad0>
 800ac94:	9b07      	ldr	r3, [sp, #28]
 800ac96:	2b39      	cmp	r3, #57	; 0x39
 800ac98:	d1db      	bne.n	800ac52 <_dtoa_r+0xaca>
 800ac9a:	2339      	movs	r3, #57	; 0x39
 800ac9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ac9e:	7013      	strb	r3, [r2, #0]
 800aca0:	9b08      	ldr	r3, [sp, #32]
 800aca2:	9308      	str	r3, [sp, #32]
 800aca4:	3b01      	subs	r3, #1
 800aca6:	781a      	ldrb	r2, [r3, #0]
 800aca8:	2a39      	cmp	r2, #57	; 0x39
 800acaa:	d068      	beq.n	800ad7e <_dtoa_r+0xbf6>
 800acac:	3201      	adds	r2, #1
 800acae:	e7d5      	b.n	800ac5c <_dtoa_r+0xad4>
 800acb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	dd07      	ble.n	800acc6 <_dtoa_r+0xb3e>
 800acb6:	9b07      	ldr	r3, [sp, #28]
 800acb8:	2b39      	cmp	r3, #57	; 0x39
 800acba:	d0ee      	beq.n	800ac9a <_dtoa_r+0xb12>
 800acbc:	9b07      	ldr	r3, [sp, #28]
 800acbe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800acc0:	3301      	adds	r3, #1
 800acc2:	7013      	strb	r3, [r2, #0]
 800acc4:	e737      	b.n	800ab36 <_dtoa_r+0x9ae>
 800acc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800acc8:	9a07      	ldr	r2, [sp, #28]
 800acca:	701a      	strb	r2, [r3, #0]
 800accc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800acce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800acd0:	4293      	cmp	r3, r2
 800acd2:	d03e      	beq.n	800ad52 <_dtoa_r+0xbca>
 800acd4:	2300      	movs	r3, #0
 800acd6:	220a      	movs	r2, #10
 800acd8:	9905      	ldr	r1, [sp, #20]
 800acda:	0038      	movs	r0, r7
 800acdc:	f000 fd7c 	bl	800b7d8 <__multadd>
 800ace0:	2300      	movs	r3, #0
 800ace2:	9005      	str	r0, [sp, #20]
 800ace4:	220a      	movs	r2, #10
 800ace6:	0021      	movs	r1, r4
 800ace8:	0038      	movs	r0, r7
 800acea:	42ac      	cmp	r4, r5
 800acec:	d106      	bne.n	800acfc <_dtoa_r+0xb74>
 800acee:	f000 fd73 	bl	800b7d8 <__multadd>
 800acf2:	0004      	movs	r4, r0
 800acf4:	0005      	movs	r5, r0
 800acf6:	9b08      	ldr	r3, [sp, #32]
 800acf8:	930a      	str	r3, [sp, #40]	; 0x28
 800acfa:	e778      	b.n	800abee <_dtoa_r+0xa66>
 800acfc:	f000 fd6c 	bl	800b7d8 <__multadd>
 800ad00:	0029      	movs	r1, r5
 800ad02:	0004      	movs	r4, r0
 800ad04:	2300      	movs	r3, #0
 800ad06:	220a      	movs	r2, #10
 800ad08:	0038      	movs	r0, r7
 800ad0a:	f000 fd65 	bl	800b7d8 <__multadd>
 800ad0e:	0005      	movs	r5, r0
 800ad10:	e7f1      	b.n	800acf6 <_dtoa_r+0xb6e>
 800ad12:	9b07      	ldr	r3, [sp, #28]
 800ad14:	930c      	str	r3, [sp, #48]	; 0x30
 800ad16:	2400      	movs	r4, #0
 800ad18:	0031      	movs	r1, r6
 800ad1a:	9805      	ldr	r0, [sp, #20]
 800ad1c:	f7ff f9a8 	bl	800a070 <quorem>
 800ad20:	9b06      	ldr	r3, [sp, #24]
 800ad22:	3030      	adds	r0, #48	; 0x30
 800ad24:	5518      	strb	r0, [r3, r4]
 800ad26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad28:	3401      	adds	r4, #1
 800ad2a:	9007      	str	r0, [sp, #28]
 800ad2c:	42a3      	cmp	r3, r4
 800ad2e:	dd07      	ble.n	800ad40 <_dtoa_r+0xbb8>
 800ad30:	2300      	movs	r3, #0
 800ad32:	220a      	movs	r2, #10
 800ad34:	0038      	movs	r0, r7
 800ad36:	9905      	ldr	r1, [sp, #20]
 800ad38:	f000 fd4e 	bl	800b7d8 <__multadd>
 800ad3c:	9005      	str	r0, [sp, #20]
 800ad3e:	e7eb      	b.n	800ad18 <_dtoa_r+0xb90>
 800ad40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad42:	2001      	movs	r0, #1
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	dd00      	ble.n	800ad4a <_dtoa_r+0xbc2>
 800ad48:	0018      	movs	r0, r3
 800ad4a:	2400      	movs	r4, #0
 800ad4c:	9b06      	ldr	r3, [sp, #24]
 800ad4e:	181b      	adds	r3, r3, r0
 800ad50:	9308      	str	r3, [sp, #32]
 800ad52:	9905      	ldr	r1, [sp, #20]
 800ad54:	2201      	movs	r2, #1
 800ad56:	0038      	movs	r0, r7
 800ad58:	f000 ff38 	bl	800bbcc <__lshift>
 800ad5c:	0031      	movs	r1, r6
 800ad5e:	9005      	str	r0, [sp, #20]
 800ad60:	f000 ffa2 	bl	800bca8 <__mcmp>
 800ad64:	2800      	cmp	r0, #0
 800ad66:	dc9b      	bgt.n	800aca0 <_dtoa_r+0xb18>
 800ad68:	d102      	bne.n	800ad70 <_dtoa_r+0xbe8>
 800ad6a:	9b07      	ldr	r3, [sp, #28]
 800ad6c:	07db      	lsls	r3, r3, #31
 800ad6e:	d497      	bmi.n	800aca0 <_dtoa_r+0xb18>
 800ad70:	9b08      	ldr	r3, [sp, #32]
 800ad72:	9308      	str	r3, [sp, #32]
 800ad74:	3b01      	subs	r3, #1
 800ad76:	781a      	ldrb	r2, [r3, #0]
 800ad78:	2a30      	cmp	r2, #48	; 0x30
 800ad7a:	d0fa      	beq.n	800ad72 <_dtoa_r+0xbea>
 800ad7c:	e6db      	b.n	800ab36 <_dtoa_r+0x9ae>
 800ad7e:	9a06      	ldr	r2, [sp, #24]
 800ad80:	429a      	cmp	r2, r3
 800ad82:	d18e      	bne.n	800aca2 <_dtoa_r+0xb1a>
 800ad84:	9b02      	ldr	r3, [sp, #8]
 800ad86:	3301      	adds	r3, #1
 800ad88:	9302      	str	r3, [sp, #8]
 800ad8a:	2331      	movs	r3, #49	; 0x31
 800ad8c:	e799      	b.n	800acc2 <_dtoa_r+0xb3a>
 800ad8e:	4b09      	ldr	r3, [pc, #36]	; (800adb4 <_dtoa_r+0xc2c>)
 800ad90:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800ad92:	9306      	str	r3, [sp, #24]
 800ad94:	4b08      	ldr	r3, [pc, #32]	; (800adb8 <_dtoa_r+0xc30>)
 800ad96:	2a00      	cmp	r2, #0
 800ad98:	d001      	beq.n	800ad9e <_dtoa_r+0xc16>
 800ad9a:	f7ff fa3f 	bl	800a21c <_dtoa_r+0x94>
 800ad9e:	f7ff fa3f 	bl	800a220 <_dtoa_r+0x98>
 800ada2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	dcb6      	bgt.n	800ad16 <_dtoa_r+0xb8e>
 800ada8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800adaa:	2b02      	cmp	r3, #2
 800adac:	dd00      	ble.n	800adb0 <_dtoa_r+0xc28>
 800adae:	e6ac      	b.n	800ab0a <_dtoa_r+0x982>
 800adb0:	e7b1      	b.n	800ad16 <_dtoa_r+0xb8e>
 800adb2:	46c0      	nop			; (mov r8, r8)
 800adb4:	0800d301 	.word	0x0800d301
 800adb8:	0800d309 	.word	0x0800d309

0800adbc <std>:
 800adbc:	2300      	movs	r3, #0
 800adbe:	b510      	push	{r4, lr}
 800adc0:	0004      	movs	r4, r0
 800adc2:	6003      	str	r3, [r0, #0]
 800adc4:	6043      	str	r3, [r0, #4]
 800adc6:	6083      	str	r3, [r0, #8]
 800adc8:	8181      	strh	r1, [r0, #12]
 800adca:	6643      	str	r3, [r0, #100]	; 0x64
 800adcc:	0019      	movs	r1, r3
 800adce:	81c2      	strh	r2, [r0, #14]
 800add0:	6103      	str	r3, [r0, #16]
 800add2:	6143      	str	r3, [r0, #20]
 800add4:	6183      	str	r3, [r0, #24]
 800add6:	2208      	movs	r2, #8
 800add8:	305c      	adds	r0, #92	; 0x5c
 800adda:	f7fd fbc6 	bl	800856a <memset>
 800adde:	4b05      	ldr	r3, [pc, #20]	; (800adf4 <std+0x38>)
 800ade0:	6224      	str	r4, [r4, #32]
 800ade2:	6263      	str	r3, [r4, #36]	; 0x24
 800ade4:	4b04      	ldr	r3, [pc, #16]	; (800adf8 <std+0x3c>)
 800ade6:	62a3      	str	r3, [r4, #40]	; 0x28
 800ade8:	4b04      	ldr	r3, [pc, #16]	; (800adfc <std+0x40>)
 800adea:	62e3      	str	r3, [r4, #44]	; 0x2c
 800adec:	4b04      	ldr	r3, [pc, #16]	; (800ae00 <std+0x44>)
 800adee:	6323      	str	r3, [r4, #48]	; 0x30
 800adf0:	bd10      	pop	{r4, pc}
 800adf2:	46c0      	nop			; (mov r8, r8)
 800adf4:	0800c871 	.word	0x0800c871
 800adf8:	0800c899 	.word	0x0800c899
 800adfc:	0800c8d1 	.word	0x0800c8d1
 800ae00:	0800c8fd 	.word	0x0800c8fd

0800ae04 <_cleanup_r>:
 800ae04:	b510      	push	{r4, lr}
 800ae06:	4902      	ldr	r1, [pc, #8]	; (800ae10 <_cleanup_r+0xc>)
 800ae08:	f000 f8ba 	bl	800af80 <_fwalk_reent>
 800ae0c:	bd10      	pop	{r4, pc}
 800ae0e:	46c0      	nop			; (mov r8, r8)
 800ae10:	0800cc85 	.word	0x0800cc85

0800ae14 <__sfmoreglue>:
 800ae14:	b570      	push	{r4, r5, r6, lr}
 800ae16:	2568      	movs	r5, #104	; 0x68
 800ae18:	1e4a      	subs	r2, r1, #1
 800ae1a:	4355      	muls	r5, r2
 800ae1c:	000e      	movs	r6, r1
 800ae1e:	0029      	movs	r1, r5
 800ae20:	3174      	adds	r1, #116	; 0x74
 800ae22:	f001 f9d3 	bl	800c1cc <_malloc_r>
 800ae26:	1e04      	subs	r4, r0, #0
 800ae28:	d008      	beq.n	800ae3c <__sfmoreglue+0x28>
 800ae2a:	2100      	movs	r1, #0
 800ae2c:	002a      	movs	r2, r5
 800ae2e:	6001      	str	r1, [r0, #0]
 800ae30:	6046      	str	r6, [r0, #4]
 800ae32:	300c      	adds	r0, #12
 800ae34:	60a0      	str	r0, [r4, #8]
 800ae36:	3268      	adds	r2, #104	; 0x68
 800ae38:	f7fd fb97 	bl	800856a <memset>
 800ae3c:	0020      	movs	r0, r4
 800ae3e:	bd70      	pop	{r4, r5, r6, pc}

0800ae40 <__sfp_lock_acquire>:
 800ae40:	b510      	push	{r4, lr}
 800ae42:	4802      	ldr	r0, [pc, #8]	; (800ae4c <__sfp_lock_acquire+0xc>)
 800ae44:	f000 fc35 	bl	800b6b2 <__retarget_lock_acquire_recursive>
 800ae48:	bd10      	pop	{r4, pc}
 800ae4a:	46c0      	nop			; (mov r8, r8)
 800ae4c:	200005c1 	.word	0x200005c1

0800ae50 <__sfp_lock_release>:
 800ae50:	b510      	push	{r4, lr}
 800ae52:	4802      	ldr	r0, [pc, #8]	; (800ae5c <__sfp_lock_release+0xc>)
 800ae54:	f000 fc2e 	bl	800b6b4 <__retarget_lock_release_recursive>
 800ae58:	bd10      	pop	{r4, pc}
 800ae5a:	46c0      	nop			; (mov r8, r8)
 800ae5c:	200005c1 	.word	0x200005c1

0800ae60 <__sinit_lock_acquire>:
 800ae60:	b510      	push	{r4, lr}
 800ae62:	4802      	ldr	r0, [pc, #8]	; (800ae6c <__sinit_lock_acquire+0xc>)
 800ae64:	f000 fc25 	bl	800b6b2 <__retarget_lock_acquire_recursive>
 800ae68:	bd10      	pop	{r4, pc}
 800ae6a:	46c0      	nop			; (mov r8, r8)
 800ae6c:	200005c2 	.word	0x200005c2

0800ae70 <__sinit_lock_release>:
 800ae70:	b510      	push	{r4, lr}
 800ae72:	4802      	ldr	r0, [pc, #8]	; (800ae7c <__sinit_lock_release+0xc>)
 800ae74:	f000 fc1e 	bl	800b6b4 <__retarget_lock_release_recursive>
 800ae78:	bd10      	pop	{r4, pc}
 800ae7a:	46c0      	nop			; (mov r8, r8)
 800ae7c:	200005c2 	.word	0x200005c2

0800ae80 <__sinit>:
 800ae80:	b513      	push	{r0, r1, r4, lr}
 800ae82:	0004      	movs	r4, r0
 800ae84:	f7ff ffec 	bl	800ae60 <__sinit_lock_acquire>
 800ae88:	69a3      	ldr	r3, [r4, #24]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d002      	beq.n	800ae94 <__sinit+0x14>
 800ae8e:	f7ff ffef 	bl	800ae70 <__sinit_lock_release>
 800ae92:	bd13      	pop	{r0, r1, r4, pc}
 800ae94:	64a3      	str	r3, [r4, #72]	; 0x48
 800ae96:	64e3      	str	r3, [r4, #76]	; 0x4c
 800ae98:	6523      	str	r3, [r4, #80]	; 0x50
 800ae9a:	4b13      	ldr	r3, [pc, #76]	; (800aee8 <__sinit+0x68>)
 800ae9c:	4a13      	ldr	r2, [pc, #76]	; (800aeec <__sinit+0x6c>)
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	62a2      	str	r2, [r4, #40]	; 0x28
 800aea2:	9301      	str	r3, [sp, #4]
 800aea4:	42a3      	cmp	r3, r4
 800aea6:	d101      	bne.n	800aeac <__sinit+0x2c>
 800aea8:	2301      	movs	r3, #1
 800aeaa:	61a3      	str	r3, [r4, #24]
 800aeac:	0020      	movs	r0, r4
 800aeae:	f000 f81f 	bl	800aef0 <__sfp>
 800aeb2:	6060      	str	r0, [r4, #4]
 800aeb4:	0020      	movs	r0, r4
 800aeb6:	f000 f81b 	bl	800aef0 <__sfp>
 800aeba:	60a0      	str	r0, [r4, #8]
 800aebc:	0020      	movs	r0, r4
 800aebe:	f000 f817 	bl	800aef0 <__sfp>
 800aec2:	2200      	movs	r2, #0
 800aec4:	2104      	movs	r1, #4
 800aec6:	60e0      	str	r0, [r4, #12]
 800aec8:	6860      	ldr	r0, [r4, #4]
 800aeca:	f7ff ff77 	bl	800adbc <std>
 800aece:	2201      	movs	r2, #1
 800aed0:	2109      	movs	r1, #9
 800aed2:	68a0      	ldr	r0, [r4, #8]
 800aed4:	f7ff ff72 	bl	800adbc <std>
 800aed8:	2202      	movs	r2, #2
 800aeda:	2112      	movs	r1, #18
 800aedc:	68e0      	ldr	r0, [r4, #12]
 800aede:	f7ff ff6d 	bl	800adbc <std>
 800aee2:	2301      	movs	r3, #1
 800aee4:	61a3      	str	r3, [r4, #24]
 800aee6:	e7d2      	b.n	800ae8e <__sinit+0xe>
 800aee8:	0800d170 	.word	0x0800d170
 800aeec:	0800ae05 	.word	0x0800ae05

0800aef0 <__sfp>:
 800aef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aef2:	0007      	movs	r7, r0
 800aef4:	f7ff ffa4 	bl	800ae40 <__sfp_lock_acquire>
 800aef8:	4b1f      	ldr	r3, [pc, #124]	; (800af78 <__sfp+0x88>)
 800aefa:	681e      	ldr	r6, [r3, #0]
 800aefc:	69b3      	ldr	r3, [r6, #24]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d102      	bne.n	800af08 <__sfp+0x18>
 800af02:	0030      	movs	r0, r6
 800af04:	f7ff ffbc 	bl	800ae80 <__sinit>
 800af08:	3648      	adds	r6, #72	; 0x48
 800af0a:	68b4      	ldr	r4, [r6, #8]
 800af0c:	6873      	ldr	r3, [r6, #4]
 800af0e:	3b01      	subs	r3, #1
 800af10:	d504      	bpl.n	800af1c <__sfp+0x2c>
 800af12:	6833      	ldr	r3, [r6, #0]
 800af14:	2b00      	cmp	r3, #0
 800af16:	d022      	beq.n	800af5e <__sfp+0x6e>
 800af18:	6836      	ldr	r6, [r6, #0]
 800af1a:	e7f6      	b.n	800af0a <__sfp+0x1a>
 800af1c:	220c      	movs	r2, #12
 800af1e:	5ea5      	ldrsh	r5, [r4, r2]
 800af20:	2d00      	cmp	r5, #0
 800af22:	d11a      	bne.n	800af5a <__sfp+0x6a>
 800af24:	0020      	movs	r0, r4
 800af26:	4b15      	ldr	r3, [pc, #84]	; (800af7c <__sfp+0x8c>)
 800af28:	3058      	adds	r0, #88	; 0x58
 800af2a:	60e3      	str	r3, [r4, #12]
 800af2c:	6665      	str	r5, [r4, #100]	; 0x64
 800af2e:	f000 fbbf 	bl	800b6b0 <__retarget_lock_init_recursive>
 800af32:	f7ff ff8d 	bl	800ae50 <__sfp_lock_release>
 800af36:	0020      	movs	r0, r4
 800af38:	2208      	movs	r2, #8
 800af3a:	0029      	movs	r1, r5
 800af3c:	6025      	str	r5, [r4, #0]
 800af3e:	60a5      	str	r5, [r4, #8]
 800af40:	6065      	str	r5, [r4, #4]
 800af42:	6125      	str	r5, [r4, #16]
 800af44:	6165      	str	r5, [r4, #20]
 800af46:	61a5      	str	r5, [r4, #24]
 800af48:	305c      	adds	r0, #92	; 0x5c
 800af4a:	f7fd fb0e 	bl	800856a <memset>
 800af4e:	6365      	str	r5, [r4, #52]	; 0x34
 800af50:	63a5      	str	r5, [r4, #56]	; 0x38
 800af52:	64a5      	str	r5, [r4, #72]	; 0x48
 800af54:	64e5      	str	r5, [r4, #76]	; 0x4c
 800af56:	0020      	movs	r0, r4
 800af58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af5a:	3468      	adds	r4, #104	; 0x68
 800af5c:	e7d7      	b.n	800af0e <__sfp+0x1e>
 800af5e:	2104      	movs	r1, #4
 800af60:	0038      	movs	r0, r7
 800af62:	f7ff ff57 	bl	800ae14 <__sfmoreglue>
 800af66:	1e04      	subs	r4, r0, #0
 800af68:	6030      	str	r0, [r6, #0]
 800af6a:	d1d5      	bne.n	800af18 <__sfp+0x28>
 800af6c:	f7ff ff70 	bl	800ae50 <__sfp_lock_release>
 800af70:	230c      	movs	r3, #12
 800af72:	603b      	str	r3, [r7, #0]
 800af74:	e7ef      	b.n	800af56 <__sfp+0x66>
 800af76:	46c0      	nop			; (mov r8, r8)
 800af78:	0800d170 	.word	0x0800d170
 800af7c:	ffff0001 	.word	0xffff0001

0800af80 <_fwalk_reent>:
 800af80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af82:	0004      	movs	r4, r0
 800af84:	0006      	movs	r6, r0
 800af86:	2700      	movs	r7, #0
 800af88:	9101      	str	r1, [sp, #4]
 800af8a:	3448      	adds	r4, #72	; 0x48
 800af8c:	6863      	ldr	r3, [r4, #4]
 800af8e:	68a5      	ldr	r5, [r4, #8]
 800af90:	9300      	str	r3, [sp, #0]
 800af92:	9b00      	ldr	r3, [sp, #0]
 800af94:	3b01      	subs	r3, #1
 800af96:	9300      	str	r3, [sp, #0]
 800af98:	d504      	bpl.n	800afa4 <_fwalk_reent+0x24>
 800af9a:	6824      	ldr	r4, [r4, #0]
 800af9c:	2c00      	cmp	r4, #0
 800af9e:	d1f5      	bne.n	800af8c <_fwalk_reent+0xc>
 800afa0:	0038      	movs	r0, r7
 800afa2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800afa4:	89ab      	ldrh	r3, [r5, #12]
 800afa6:	2b01      	cmp	r3, #1
 800afa8:	d908      	bls.n	800afbc <_fwalk_reent+0x3c>
 800afaa:	220e      	movs	r2, #14
 800afac:	5eab      	ldrsh	r3, [r5, r2]
 800afae:	3301      	adds	r3, #1
 800afb0:	d004      	beq.n	800afbc <_fwalk_reent+0x3c>
 800afb2:	0029      	movs	r1, r5
 800afb4:	0030      	movs	r0, r6
 800afb6:	9b01      	ldr	r3, [sp, #4]
 800afb8:	4798      	blx	r3
 800afba:	4307      	orrs	r7, r0
 800afbc:	3568      	adds	r5, #104	; 0x68
 800afbe:	e7e8      	b.n	800af92 <_fwalk_reent+0x12>

0800afc0 <rshift>:
 800afc0:	0002      	movs	r2, r0
 800afc2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800afc4:	6904      	ldr	r4, [r0, #16]
 800afc6:	3214      	adds	r2, #20
 800afc8:	0013      	movs	r3, r2
 800afca:	b085      	sub	sp, #20
 800afcc:	114f      	asrs	r7, r1, #5
 800afce:	42bc      	cmp	r4, r7
 800afd0:	dd31      	ble.n	800b036 <rshift+0x76>
 800afd2:	00bb      	lsls	r3, r7, #2
 800afd4:	18d3      	adds	r3, r2, r3
 800afd6:	261f      	movs	r6, #31
 800afd8:	9301      	str	r3, [sp, #4]
 800afda:	000b      	movs	r3, r1
 800afdc:	00a5      	lsls	r5, r4, #2
 800afde:	4033      	ands	r3, r6
 800afe0:	1955      	adds	r5, r2, r5
 800afe2:	9302      	str	r3, [sp, #8]
 800afe4:	4231      	tst	r1, r6
 800afe6:	d10c      	bne.n	800b002 <rshift+0x42>
 800afe8:	0016      	movs	r6, r2
 800afea:	9901      	ldr	r1, [sp, #4]
 800afec:	428d      	cmp	r5, r1
 800afee:	d838      	bhi.n	800b062 <rshift+0xa2>
 800aff0:	9901      	ldr	r1, [sp, #4]
 800aff2:	2300      	movs	r3, #0
 800aff4:	3903      	subs	r1, #3
 800aff6:	428d      	cmp	r5, r1
 800aff8:	d301      	bcc.n	800affe <rshift+0x3e>
 800affa:	1be3      	subs	r3, r4, r7
 800affc:	009b      	lsls	r3, r3, #2
 800affe:	18d3      	adds	r3, r2, r3
 800b000:	e019      	b.n	800b036 <rshift+0x76>
 800b002:	2120      	movs	r1, #32
 800b004:	9b02      	ldr	r3, [sp, #8]
 800b006:	9e01      	ldr	r6, [sp, #4]
 800b008:	1acb      	subs	r3, r1, r3
 800b00a:	9303      	str	r3, [sp, #12]
 800b00c:	ce02      	ldmia	r6!, {r1}
 800b00e:	9b02      	ldr	r3, [sp, #8]
 800b010:	4694      	mov	ip, r2
 800b012:	40d9      	lsrs	r1, r3
 800b014:	9100      	str	r1, [sp, #0]
 800b016:	42b5      	cmp	r5, r6
 800b018:	d816      	bhi.n	800b048 <rshift+0x88>
 800b01a:	9e01      	ldr	r6, [sp, #4]
 800b01c:	2300      	movs	r3, #0
 800b01e:	3601      	adds	r6, #1
 800b020:	42b5      	cmp	r5, r6
 800b022:	d302      	bcc.n	800b02a <rshift+0x6a>
 800b024:	1be3      	subs	r3, r4, r7
 800b026:	009b      	lsls	r3, r3, #2
 800b028:	3b04      	subs	r3, #4
 800b02a:	9900      	ldr	r1, [sp, #0]
 800b02c:	18d3      	adds	r3, r2, r3
 800b02e:	6019      	str	r1, [r3, #0]
 800b030:	2900      	cmp	r1, #0
 800b032:	d000      	beq.n	800b036 <rshift+0x76>
 800b034:	3304      	adds	r3, #4
 800b036:	1a99      	subs	r1, r3, r2
 800b038:	1089      	asrs	r1, r1, #2
 800b03a:	6101      	str	r1, [r0, #16]
 800b03c:	4293      	cmp	r3, r2
 800b03e:	d101      	bne.n	800b044 <rshift+0x84>
 800b040:	2300      	movs	r3, #0
 800b042:	6143      	str	r3, [r0, #20]
 800b044:	b005      	add	sp, #20
 800b046:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b048:	6833      	ldr	r3, [r6, #0]
 800b04a:	9903      	ldr	r1, [sp, #12]
 800b04c:	408b      	lsls	r3, r1
 800b04e:	9900      	ldr	r1, [sp, #0]
 800b050:	4319      	orrs	r1, r3
 800b052:	4663      	mov	r3, ip
 800b054:	c302      	stmia	r3!, {r1}
 800b056:	469c      	mov	ip, r3
 800b058:	ce02      	ldmia	r6!, {r1}
 800b05a:	9b02      	ldr	r3, [sp, #8]
 800b05c:	40d9      	lsrs	r1, r3
 800b05e:	9100      	str	r1, [sp, #0]
 800b060:	e7d9      	b.n	800b016 <rshift+0x56>
 800b062:	c908      	ldmia	r1!, {r3}
 800b064:	c608      	stmia	r6!, {r3}
 800b066:	e7c1      	b.n	800afec <rshift+0x2c>

0800b068 <__hexdig_fun>:
 800b068:	0002      	movs	r2, r0
 800b06a:	3a30      	subs	r2, #48	; 0x30
 800b06c:	0003      	movs	r3, r0
 800b06e:	2a09      	cmp	r2, #9
 800b070:	d802      	bhi.n	800b078 <__hexdig_fun+0x10>
 800b072:	3b20      	subs	r3, #32
 800b074:	b2d8      	uxtb	r0, r3
 800b076:	4770      	bx	lr
 800b078:	0002      	movs	r2, r0
 800b07a:	3a61      	subs	r2, #97	; 0x61
 800b07c:	2a05      	cmp	r2, #5
 800b07e:	d801      	bhi.n	800b084 <__hexdig_fun+0x1c>
 800b080:	3b47      	subs	r3, #71	; 0x47
 800b082:	e7f7      	b.n	800b074 <__hexdig_fun+0xc>
 800b084:	001a      	movs	r2, r3
 800b086:	3a41      	subs	r2, #65	; 0x41
 800b088:	2000      	movs	r0, #0
 800b08a:	2a05      	cmp	r2, #5
 800b08c:	d8f3      	bhi.n	800b076 <__hexdig_fun+0xe>
 800b08e:	3b27      	subs	r3, #39	; 0x27
 800b090:	e7f0      	b.n	800b074 <__hexdig_fun+0xc>
	...

0800b094 <__gethex>:
 800b094:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b096:	b08d      	sub	sp, #52	; 0x34
 800b098:	930a      	str	r3, [sp, #40]	; 0x28
 800b09a:	4bbf      	ldr	r3, [pc, #764]	; (800b398 <__gethex+0x304>)
 800b09c:	9005      	str	r0, [sp, #20]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	9109      	str	r1, [sp, #36]	; 0x24
 800b0a2:	0018      	movs	r0, r3
 800b0a4:	9202      	str	r2, [sp, #8]
 800b0a6:	9307      	str	r3, [sp, #28]
 800b0a8:	f7f5 f82e 	bl	8000108 <strlen>
 800b0ac:	2202      	movs	r2, #2
 800b0ae:	9b07      	ldr	r3, [sp, #28]
 800b0b0:	4252      	negs	r2, r2
 800b0b2:	181b      	adds	r3, r3, r0
 800b0b4:	3b01      	subs	r3, #1
 800b0b6:	781b      	ldrb	r3, [r3, #0]
 800b0b8:	9003      	str	r0, [sp, #12]
 800b0ba:	930b      	str	r3, [sp, #44]	; 0x2c
 800b0bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0be:	6819      	ldr	r1, [r3, #0]
 800b0c0:	1c8b      	adds	r3, r1, #2
 800b0c2:	1a52      	subs	r2, r2, r1
 800b0c4:	18d1      	adds	r1, r2, r3
 800b0c6:	9301      	str	r3, [sp, #4]
 800b0c8:	9108      	str	r1, [sp, #32]
 800b0ca:	9901      	ldr	r1, [sp, #4]
 800b0cc:	3301      	adds	r3, #1
 800b0ce:	7808      	ldrb	r0, [r1, #0]
 800b0d0:	2830      	cmp	r0, #48	; 0x30
 800b0d2:	d0f7      	beq.n	800b0c4 <__gethex+0x30>
 800b0d4:	f7ff ffc8 	bl	800b068 <__hexdig_fun>
 800b0d8:	2300      	movs	r3, #0
 800b0da:	001c      	movs	r4, r3
 800b0dc:	9304      	str	r3, [sp, #16]
 800b0de:	4298      	cmp	r0, r3
 800b0e0:	d11f      	bne.n	800b122 <__gethex+0x8e>
 800b0e2:	9a03      	ldr	r2, [sp, #12]
 800b0e4:	9907      	ldr	r1, [sp, #28]
 800b0e6:	9801      	ldr	r0, [sp, #4]
 800b0e8:	f001 fc0e 	bl	800c908 <strncmp>
 800b0ec:	0007      	movs	r7, r0
 800b0ee:	42a0      	cmp	r0, r4
 800b0f0:	d000      	beq.n	800b0f4 <__gethex+0x60>
 800b0f2:	e06b      	b.n	800b1cc <__gethex+0x138>
 800b0f4:	9b01      	ldr	r3, [sp, #4]
 800b0f6:	9a03      	ldr	r2, [sp, #12]
 800b0f8:	5c98      	ldrb	r0, [r3, r2]
 800b0fa:	189d      	adds	r5, r3, r2
 800b0fc:	f7ff ffb4 	bl	800b068 <__hexdig_fun>
 800b100:	2301      	movs	r3, #1
 800b102:	9304      	str	r3, [sp, #16]
 800b104:	42a0      	cmp	r0, r4
 800b106:	d030      	beq.n	800b16a <__gethex+0xd6>
 800b108:	9501      	str	r5, [sp, #4]
 800b10a:	9b01      	ldr	r3, [sp, #4]
 800b10c:	7818      	ldrb	r0, [r3, #0]
 800b10e:	2830      	cmp	r0, #48	; 0x30
 800b110:	d009      	beq.n	800b126 <__gethex+0x92>
 800b112:	f7ff ffa9 	bl	800b068 <__hexdig_fun>
 800b116:	4242      	negs	r2, r0
 800b118:	4142      	adcs	r2, r0
 800b11a:	2301      	movs	r3, #1
 800b11c:	002c      	movs	r4, r5
 800b11e:	9204      	str	r2, [sp, #16]
 800b120:	9308      	str	r3, [sp, #32]
 800b122:	9d01      	ldr	r5, [sp, #4]
 800b124:	e004      	b.n	800b130 <__gethex+0x9c>
 800b126:	9b01      	ldr	r3, [sp, #4]
 800b128:	3301      	adds	r3, #1
 800b12a:	9301      	str	r3, [sp, #4]
 800b12c:	e7ed      	b.n	800b10a <__gethex+0x76>
 800b12e:	3501      	adds	r5, #1
 800b130:	7828      	ldrb	r0, [r5, #0]
 800b132:	f7ff ff99 	bl	800b068 <__hexdig_fun>
 800b136:	1e07      	subs	r7, r0, #0
 800b138:	d1f9      	bne.n	800b12e <__gethex+0x9a>
 800b13a:	0028      	movs	r0, r5
 800b13c:	9a03      	ldr	r2, [sp, #12]
 800b13e:	9907      	ldr	r1, [sp, #28]
 800b140:	f001 fbe2 	bl	800c908 <strncmp>
 800b144:	2800      	cmp	r0, #0
 800b146:	d10e      	bne.n	800b166 <__gethex+0xd2>
 800b148:	2c00      	cmp	r4, #0
 800b14a:	d107      	bne.n	800b15c <__gethex+0xc8>
 800b14c:	9b03      	ldr	r3, [sp, #12]
 800b14e:	18ed      	adds	r5, r5, r3
 800b150:	002c      	movs	r4, r5
 800b152:	7828      	ldrb	r0, [r5, #0]
 800b154:	f7ff ff88 	bl	800b068 <__hexdig_fun>
 800b158:	2800      	cmp	r0, #0
 800b15a:	d102      	bne.n	800b162 <__gethex+0xce>
 800b15c:	1b64      	subs	r4, r4, r5
 800b15e:	00a7      	lsls	r7, r4, #2
 800b160:	e003      	b.n	800b16a <__gethex+0xd6>
 800b162:	3501      	adds	r5, #1
 800b164:	e7f5      	b.n	800b152 <__gethex+0xbe>
 800b166:	2c00      	cmp	r4, #0
 800b168:	d1f8      	bne.n	800b15c <__gethex+0xc8>
 800b16a:	2220      	movs	r2, #32
 800b16c:	782b      	ldrb	r3, [r5, #0]
 800b16e:	002e      	movs	r6, r5
 800b170:	4393      	bics	r3, r2
 800b172:	2b50      	cmp	r3, #80	; 0x50
 800b174:	d11d      	bne.n	800b1b2 <__gethex+0x11e>
 800b176:	786b      	ldrb	r3, [r5, #1]
 800b178:	2b2b      	cmp	r3, #43	; 0x2b
 800b17a:	d02c      	beq.n	800b1d6 <__gethex+0x142>
 800b17c:	2b2d      	cmp	r3, #45	; 0x2d
 800b17e:	d02e      	beq.n	800b1de <__gethex+0x14a>
 800b180:	2300      	movs	r3, #0
 800b182:	1c6e      	adds	r6, r5, #1
 800b184:	9306      	str	r3, [sp, #24]
 800b186:	7830      	ldrb	r0, [r6, #0]
 800b188:	f7ff ff6e 	bl	800b068 <__hexdig_fun>
 800b18c:	1e43      	subs	r3, r0, #1
 800b18e:	b2db      	uxtb	r3, r3
 800b190:	2b18      	cmp	r3, #24
 800b192:	d82b      	bhi.n	800b1ec <__gethex+0x158>
 800b194:	3810      	subs	r0, #16
 800b196:	0004      	movs	r4, r0
 800b198:	7870      	ldrb	r0, [r6, #1]
 800b19a:	f7ff ff65 	bl	800b068 <__hexdig_fun>
 800b19e:	1e43      	subs	r3, r0, #1
 800b1a0:	b2db      	uxtb	r3, r3
 800b1a2:	3601      	adds	r6, #1
 800b1a4:	2b18      	cmp	r3, #24
 800b1a6:	d91c      	bls.n	800b1e2 <__gethex+0x14e>
 800b1a8:	9b06      	ldr	r3, [sp, #24]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d000      	beq.n	800b1b0 <__gethex+0x11c>
 800b1ae:	4264      	negs	r4, r4
 800b1b0:	193f      	adds	r7, r7, r4
 800b1b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1b4:	601e      	str	r6, [r3, #0]
 800b1b6:	9b04      	ldr	r3, [sp, #16]
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d019      	beq.n	800b1f0 <__gethex+0x15c>
 800b1bc:	2600      	movs	r6, #0
 800b1be:	9b08      	ldr	r3, [sp, #32]
 800b1c0:	42b3      	cmp	r3, r6
 800b1c2:	d100      	bne.n	800b1c6 <__gethex+0x132>
 800b1c4:	3606      	adds	r6, #6
 800b1c6:	0030      	movs	r0, r6
 800b1c8:	b00d      	add	sp, #52	; 0x34
 800b1ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b1cc:	2301      	movs	r3, #1
 800b1ce:	2700      	movs	r7, #0
 800b1d0:	9d01      	ldr	r5, [sp, #4]
 800b1d2:	9304      	str	r3, [sp, #16]
 800b1d4:	e7c9      	b.n	800b16a <__gethex+0xd6>
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	9306      	str	r3, [sp, #24]
 800b1da:	1cae      	adds	r6, r5, #2
 800b1dc:	e7d3      	b.n	800b186 <__gethex+0xf2>
 800b1de:	2301      	movs	r3, #1
 800b1e0:	e7fa      	b.n	800b1d8 <__gethex+0x144>
 800b1e2:	230a      	movs	r3, #10
 800b1e4:	435c      	muls	r4, r3
 800b1e6:	1824      	adds	r4, r4, r0
 800b1e8:	3c10      	subs	r4, #16
 800b1ea:	e7d5      	b.n	800b198 <__gethex+0x104>
 800b1ec:	002e      	movs	r6, r5
 800b1ee:	e7e0      	b.n	800b1b2 <__gethex+0x11e>
 800b1f0:	9b01      	ldr	r3, [sp, #4]
 800b1f2:	9904      	ldr	r1, [sp, #16]
 800b1f4:	1aeb      	subs	r3, r5, r3
 800b1f6:	3b01      	subs	r3, #1
 800b1f8:	2b07      	cmp	r3, #7
 800b1fa:	dc0a      	bgt.n	800b212 <__gethex+0x17e>
 800b1fc:	9805      	ldr	r0, [sp, #20]
 800b1fe:	f000 fa83 	bl	800b708 <_Balloc>
 800b202:	1e04      	subs	r4, r0, #0
 800b204:	d108      	bne.n	800b218 <__gethex+0x184>
 800b206:	0002      	movs	r2, r0
 800b208:	21de      	movs	r1, #222	; 0xde
 800b20a:	4b64      	ldr	r3, [pc, #400]	; (800b39c <__gethex+0x308>)
 800b20c:	4864      	ldr	r0, [pc, #400]	; (800b3a0 <__gethex+0x30c>)
 800b20e:	f001 fc7d 	bl	800cb0c <__assert_func>
 800b212:	3101      	adds	r1, #1
 800b214:	105b      	asrs	r3, r3, #1
 800b216:	e7ef      	b.n	800b1f8 <__gethex+0x164>
 800b218:	0003      	movs	r3, r0
 800b21a:	3314      	adds	r3, #20
 800b21c:	9304      	str	r3, [sp, #16]
 800b21e:	9309      	str	r3, [sp, #36]	; 0x24
 800b220:	2300      	movs	r3, #0
 800b222:	001e      	movs	r6, r3
 800b224:	9306      	str	r3, [sp, #24]
 800b226:	9b01      	ldr	r3, [sp, #4]
 800b228:	42ab      	cmp	r3, r5
 800b22a:	d340      	bcc.n	800b2ae <__gethex+0x21a>
 800b22c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b22e:	9b04      	ldr	r3, [sp, #16]
 800b230:	c540      	stmia	r5!, {r6}
 800b232:	1aed      	subs	r5, r5, r3
 800b234:	10ad      	asrs	r5, r5, #2
 800b236:	0030      	movs	r0, r6
 800b238:	6125      	str	r5, [r4, #16]
 800b23a:	f000 fb5d 	bl	800b8f8 <__hi0bits>
 800b23e:	9b02      	ldr	r3, [sp, #8]
 800b240:	016d      	lsls	r5, r5, #5
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	1a2e      	subs	r6, r5, r0
 800b246:	9301      	str	r3, [sp, #4]
 800b248:	429e      	cmp	r6, r3
 800b24a:	dd5a      	ble.n	800b302 <__gethex+0x26e>
 800b24c:	1af6      	subs	r6, r6, r3
 800b24e:	0031      	movs	r1, r6
 800b250:	0020      	movs	r0, r4
 800b252:	f000 feff 	bl	800c054 <__any_on>
 800b256:	1e05      	subs	r5, r0, #0
 800b258:	d016      	beq.n	800b288 <__gethex+0x1f4>
 800b25a:	2501      	movs	r5, #1
 800b25c:	211f      	movs	r1, #31
 800b25e:	0028      	movs	r0, r5
 800b260:	1e73      	subs	r3, r6, #1
 800b262:	4019      	ands	r1, r3
 800b264:	4088      	lsls	r0, r1
 800b266:	0001      	movs	r1, r0
 800b268:	115a      	asrs	r2, r3, #5
 800b26a:	9804      	ldr	r0, [sp, #16]
 800b26c:	0092      	lsls	r2, r2, #2
 800b26e:	5812      	ldr	r2, [r2, r0]
 800b270:	420a      	tst	r2, r1
 800b272:	d009      	beq.n	800b288 <__gethex+0x1f4>
 800b274:	42ab      	cmp	r3, r5
 800b276:	dd06      	ble.n	800b286 <__gethex+0x1f2>
 800b278:	0020      	movs	r0, r4
 800b27a:	1eb1      	subs	r1, r6, #2
 800b27c:	f000 feea 	bl	800c054 <__any_on>
 800b280:	3502      	adds	r5, #2
 800b282:	2800      	cmp	r0, #0
 800b284:	d100      	bne.n	800b288 <__gethex+0x1f4>
 800b286:	2502      	movs	r5, #2
 800b288:	0031      	movs	r1, r6
 800b28a:	0020      	movs	r0, r4
 800b28c:	f7ff fe98 	bl	800afc0 <rshift>
 800b290:	19bf      	adds	r7, r7, r6
 800b292:	9b02      	ldr	r3, [sp, #8]
 800b294:	689b      	ldr	r3, [r3, #8]
 800b296:	9303      	str	r3, [sp, #12]
 800b298:	42bb      	cmp	r3, r7
 800b29a:	da42      	bge.n	800b322 <__gethex+0x28e>
 800b29c:	0021      	movs	r1, r4
 800b29e:	9805      	ldr	r0, [sp, #20]
 800b2a0:	f000 fa76 	bl	800b790 <_Bfree>
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b2a8:	26a3      	movs	r6, #163	; 0xa3
 800b2aa:	6013      	str	r3, [r2, #0]
 800b2ac:	e78b      	b.n	800b1c6 <__gethex+0x132>
 800b2ae:	1e6b      	subs	r3, r5, #1
 800b2b0:	9308      	str	r3, [sp, #32]
 800b2b2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b2b4:	781b      	ldrb	r3, [r3, #0]
 800b2b6:	4293      	cmp	r3, r2
 800b2b8:	d014      	beq.n	800b2e4 <__gethex+0x250>
 800b2ba:	9b06      	ldr	r3, [sp, #24]
 800b2bc:	2b20      	cmp	r3, #32
 800b2be:	d104      	bne.n	800b2ca <__gethex+0x236>
 800b2c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2c2:	c340      	stmia	r3!, {r6}
 800b2c4:	2600      	movs	r6, #0
 800b2c6:	9309      	str	r3, [sp, #36]	; 0x24
 800b2c8:	9606      	str	r6, [sp, #24]
 800b2ca:	9b08      	ldr	r3, [sp, #32]
 800b2cc:	7818      	ldrb	r0, [r3, #0]
 800b2ce:	f7ff fecb 	bl	800b068 <__hexdig_fun>
 800b2d2:	230f      	movs	r3, #15
 800b2d4:	4018      	ands	r0, r3
 800b2d6:	9b06      	ldr	r3, [sp, #24]
 800b2d8:	9d08      	ldr	r5, [sp, #32]
 800b2da:	4098      	lsls	r0, r3
 800b2dc:	3304      	adds	r3, #4
 800b2de:	4306      	orrs	r6, r0
 800b2e0:	9306      	str	r3, [sp, #24]
 800b2e2:	e7a0      	b.n	800b226 <__gethex+0x192>
 800b2e4:	2301      	movs	r3, #1
 800b2e6:	9a03      	ldr	r2, [sp, #12]
 800b2e8:	1a9d      	subs	r5, r3, r2
 800b2ea:	9b08      	ldr	r3, [sp, #32]
 800b2ec:	195d      	adds	r5, r3, r5
 800b2ee:	9b01      	ldr	r3, [sp, #4]
 800b2f0:	429d      	cmp	r5, r3
 800b2f2:	d3e2      	bcc.n	800b2ba <__gethex+0x226>
 800b2f4:	0028      	movs	r0, r5
 800b2f6:	9907      	ldr	r1, [sp, #28]
 800b2f8:	f001 fb06 	bl	800c908 <strncmp>
 800b2fc:	2800      	cmp	r0, #0
 800b2fe:	d1dc      	bne.n	800b2ba <__gethex+0x226>
 800b300:	e791      	b.n	800b226 <__gethex+0x192>
 800b302:	9b01      	ldr	r3, [sp, #4]
 800b304:	2500      	movs	r5, #0
 800b306:	429e      	cmp	r6, r3
 800b308:	dac3      	bge.n	800b292 <__gethex+0x1fe>
 800b30a:	1b9e      	subs	r6, r3, r6
 800b30c:	0021      	movs	r1, r4
 800b30e:	0032      	movs	r2, r6
 800b310:	9805      	ldr	r0, [sp, #20]
 800b312:	f000 fc5b 	bl	800bbcc <__lshift>
 800b316:	0003      	movs	r3, r0
 800b318:	3314      	adds	r3, #20
 800b31a:	0004      	movs	r4, r0
 800b31c:	1bbf      	subs	r7, r7, r6
 800b31e:	9304      	str	r3, [sp, #16]
 800b320:	e7b7      	b.n	800b292 <__gethex+0x1fe>
 800b322:	9b02      	ldr	r3, [sp, #8]
 800b324:	685e      	ldr	r6, [r3, #4]
 800b326:	42be      	cmp	r6, r7
 800b328:	dd71      	ble.n	800b40e <__gethex+0x37a>
 800b32a:	9b01      	ldr	r3, [sp, #4]
 800b32c:	1bf6      	subs	r6, r6, r7
 800b32e:	42b3      	cmp	r3, r6
 800b330:	dc38      	bgt.n	800b3a4 <__gethex+0x310>
 800b332:	9b02      	ldr	r3, [sp, #8]
 800b334:	68db      	ldr	r3, [r3, #12]
 800b336:	2b02      	cmp	r3, #2
 800b338:	d026      	beq.n	800b388 <__gethex+0x2f4>
 800b33a:	2b03      	cmp	r3, #3
 800b33c:	d028      	beq.n	800b390 <__gethex+0x2fc>
 800b33e:	2b01      	cmp	r3, #1
 800b340:	d119      	bne.n	800b376 <__gethex+0x2e2>
 800b342:	9b01      	ldr	r3, [sp, #4]
 800b344:	42b3      	cmp	r3, r6
 800b346:	d116      	bne.n	800b376 <__gethex+0x2e2>
 800b348:	2b01      	cmp	r3, #1
 800b34a:	d10d      	bne.n	800b368 <__gethex+0x2d4>
 800b34c:	9b02      	ldr	r3, [sp, #8]
 800b34e:	2662      	movs	r6, #98	; 0x62
 800b350:	685b      	ldr	r3, [r3, #4]
 800b352:	9301      	str	r3, [sp, #4]
 800b354:	9a01      	ldr	r2, [sp, #4]
 800b356:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b358:	601a      	str	r2, [r3, #0]
 800b35a:	2301      	movs	r3, #1
 800b35c:	9a04      	ldr	r2, [sp, #16]
 800b35e:	6123      	str	r3, [r4, #16]
 800b360:	6013      	str	r3, [r2, #0]
 800b362:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b364:	601c      	str	r4, [r3, #0]
 800b366:	e72e      	b.n	800b1c6 <__gethex+0x132>
 800b368:	9901      	ldr	r1, [sp, #4]
 800b36a:	0020      	movs	r0, r4
 800b36c:	3901      	subs	r1, #1
 800b36e:	f000 fe71 	bl	800c054 <__any_on>
 800b372:	2800      	cmp	r0, #0
 800b374:	d1ea      	bne.n	800b34c <__gethex+0x2b8>
 800b376:	0021      	movs	r1, r4
 800b378:	9805      	ldr	r0, [sp, #20]
 800b37a:	f000 fa09 	bl	800b790 <_Bfree>
 800b37e:	2300      	movs	r3, #0
 800b380:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b382:	2650      	movs	r6, #80	; 0x50
 800b384:	6013      	str	r3, [r2, #0]
 800b386:	e71e      	b.n	800b1c6 <__gethex+0x132>
 800b388:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d1f3      	bne.n	800b376 <__gethex+0x2e2>
 800b38e:	e7dd      	b.n	800b34c <__gethex+0x2b8>
 800b390:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b392:	2b00      	cmp	r3, #0
 800b394:	d1da      	bne.n	800b34c <__gethex+0x2b8>
 800b396:	e7ee      	b.n	800b376 <__gethex+0x2e2>
 800b398:	0800d45c 	.word	0x0800d45c
 800b39c:	0800d380 	.word	0x0800d380
 800b3a0:	0800d3f4 	.word	0x0800d3f4
 800b3a4:	1e77      	subs	r7, r6, #1
 800b3a6:	2d00      	cmp	r5, #0
 800b3a8:	d12f      	bne.n	800b40a <__gethex+0x376>
 800b3aa:	2f00      	cmp	r7, #0
 800b3ac:	d004      	beq.n	800b3b8 <__gethex+0x324>
 800b3ae:	0039      	movs	r1, r7
 800b3b0:	0020      	movs	r0, r4
 800b3b2:	f000 fe4f 	bl	800c054 <__any_on>
 800b3b6:	0005      	movs	r5, r0
 800b3b8:	231f      	movs	r3, #31
 800b3ba:	117a      	asrs	r2, r7, #5
 800b3bc:	401f      	ands	r7, r3
 800b3be:	3b1e      	subs	r3, #30
 800b3c0:	40bb      	lsls	r3, r7
 800b3c2:	9904      	ldr	r1, [sp, #16]
 800b3c4:	0092      	lsls	r2, r2, #2
 800b3c6:	5852      	ldr	r2, [r2, r1]
 800b3c8:	421a      	tst	r2, r3
 800b3ca:	d001      	beq.n	800b3d0 <__gethex+0x33c>
 800b3cc:	2302      	movs	r3, #2
 800b3ce:	431d      	orrs	r5, r3
 800b3d0:	9b01      	ldr	r3, [sp, #4]
 800b3d2:	0031      	movs	r1, r6
 800b3d4:	1b9b      	subs	r3, r3, r6
 800b3d6:	2602      	movs	r6, #2
 800b3d8:	0020      	movs	r0, r4
 800b3da:	9301      	str	r3, [sp, #4]
 800b3dc:	f7ff fdf0 	bl	800afc0 <rshift>
 800b3e0:	9b02      	ldr	r3, [sp, #8]
 800b3e2:	685f      	ldr	r7, [r3, #4]
 800b3e4:	2d00      	cmp	r5, #0
 800b3e6:	d041      	beq.n	800b46c <__gethex+0x3d8>
 800b3e8:	9b02      	ldr	r3, [sp, #8]
 800b3ea:	68db      	ldr	r3, [r3, #12]
 800b3ec:	2b02      	cmp	r3, #2
 800b3ee:	d010      	beq.n	800b412 <__gethex+0x37e>
 800b3f0:	2b03      	cmp	r3, #3
 800b3f2:	d012      	beq.n	800b41a <__gethex+0x386>
 800b3f4:	2b01      	cmp	r3, #1
 800b3f6:	d106      	bne.n	800b406 <__gethex+0x372>
 800b3f8:	07aa      	lsls	r2, r5, #30
 800b3fa:	d504      	bpl.n	800b406 <__gethex+0x372>
 800b3fc:	9a04      	ldr	r2, [sp, #16]
 800b3fe:	6810      	ldr	r0, [r2, #0]
 800b400:	4305      	orrs	r5, r0
 800b402:	421d      	tst	r5, r3
 800b404:	d10c      	bne.n	800b420 <__gethex+0x38c>
 800b406:	2310      	movs	r3, #16
 800b408:	e02f      	b.n	800b46a <__gethex+0x3d6>
 800b40a:	2501      	movs	r5, #1
 800b40c:	e7d4      	b.n	800b3b8 <__gethex+0x324>
 800b40e:	2601      	movs	r6, #1
 800b410:	e7e8      	b.n	800b3e4 <__gethex+0x350>
 800b412:	2301      	movs	r3, #1
 800b414:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b416:	1a9b      	subs	r3, r3, r2
 800b418:	9313      	str	r3, [sp, #76]	; 0x4c
 800b41a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d0f2      	beq.n	800b406 <__gethex+0x372>
 800b420:	6923      	ldr	r3, [r4, #16]
 800b422:	2000      	movs	r0, #0
 800b424:	9303      	str	r3, [sp, #12]
 800b426:	009b      	lsls	r3, r3, #2
 800b428:	9304      	str	r3, [sp, #16]
 800b42a:	0023      	movs	r3, r4
 800b42c:	9a04      	ldr	r2, [sp, #16]
 800b42e:	3314      	adds	r3, #20
 800b430:	1899      	adds	r1, r3, r2
 800b432:	681a      	ldr	r2, [r3, #0]
 800b434:	1c55      	adds	r5, r2, #1
 800b436:	d01e      	beq.n	800b476 <__gethex+0x3e2>
 800b438:	3201      	adds	r2, #1
 800b43a:	601a      	str	r2, [r3, #0]
 800b43c:	0023      	movs	r3, r4
 800b43e:	3314      	adds	r3, #20
 800b440:	2e02      	cmp	r6, #2
 800b442:	d140      	bne.n	800b4c6 <__gethex+0x432>
 800b444:	9a02      	ldr	r2, [sp, #8]
 800b446:	9901      	ldr	r1, [sp, #4]
 800b448:	6812      	ldr	r2, [r2, #0]
 800b44a:	3a01      	subs	r2, #1
 800b44c:	428a      	cmp	r2, r1
 800b44e:	d10b      	bne.n	800b468 <__gethex+0x3d4>
 800b450:	114a      	asrs	r2, r1, #5
 800b452:	211f      	movs	r1, #31
 800b454:	9801      	ldr	r0, [sp, #4]
 800b456:	0092      	lsls	r2, r2, #2
 800b458:	4001      	ands	r1, r0
 800b45a:	2001      	movs	r0, #1
 800b45c:	0005      	movs	r5, r0
 800b45e:	408d      	lsls	r5, r1
 800b460:	58d3      	ldr	r3, [r2, r3]
 800b462:	422b      	tst	r3, r5
 800b464:	d000      	beq.n	800b468 <__gethex+0x3d4>
 800b466:	2601      	movs	r6, #1
 800b468:	2320      	movs	r3, #32
 800b46a:	431e      	orrs	r6, r3
 800b46c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b46e:	601c      	str	r4, [r3, #0]
 800b470:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b472:	601f      	str	r7, [r3, #0]
 800b474:	e6a7      	b.n	800b1c6 <__gethex+0x132>
 800b476:	c301      	stmia	r3!, {r0}
 800b478:	4299      	cmp	r1, r3
 800b47a:	d8da      	bhi.n	800b432 <__gethex+0x39e>
 800b47c:	9b03      	ldr	r3, [sp, #12]
 800b47e:	68a2      	ldr	r2, [r4, #8]
 800b480:	4293      	cmp	r3, r2
 800b482:	db17      	blt.n	800b4b4 <__gethex+0x420>
 800b484:	6863      	ldr	r3, [r4, #4]
 800b486:	9805      	ldr	r0, [sp, #20]
 800b488:	1c59      	adds	r1, r3, #1
 800b48a:	f000 f93d 	bl	800b708 <_Balloc>
 800b48e:	1e05      	subs	r5, r0, #0
 800b490:	d103      	bne.n	800b49a <__gethex+0x406>
 800b492:	0002      	movs	r2, r0
 800b494:	2184      	movs	r1, #132	; 0x84
 800b496:	4b1c      	ldr	r3, [pc, #112]	; (800b508 <__gethex+0x474>)
 800b498:	e6b8      	b.n	800b20c <__gethex+0x178>
 800b49a:	0021      	movs	r1, r4
 800b49c:	6923      	ldr	r3, [r4, #16]
 800b49e:	310c      	adds	r1, #12
 800b4a0:	1c9a      	adds	r2, r3, #2
 800b4a2:	0092      	lsls	r2, r2, #2
 800b4a4:	300c      	adds	r0, #12
 800b4a6:	f7fd f857 	bl	8008558 <memcpy>
 800b4aa:	0021      	movs	r1, r4
 800b4ac:	9805      	ldr	r0, [sp, #20]
 800b4ae:	f000 f96f 	bl	800b790 <_Bfree>
 800b4b2:	002c      	movs	r4, r5
 800b4b4:	6923      	ldr	r3, [r4, #16]
 800b4b6:	1c5a      	adds	r2, r3, #1
 800b4b8:	6122      	str	r2, [r4, #16]
 800b4ba:	2201      	movs	r2, #1
 800b4bc:	3304      	adds	r3, #4
 800b4be:	009b      	lsls	r3, r3, #2
 800b4c0:	18e3      	adds	r3, r4, r3
 800b4c2:	605a      	str	r2, [r3, #4]
 800b4c4:	e7ba      	b.n	800b43c <__gethex+0x3a8>
 800b4c6:	6922      	ldr	r2, [r4, #16]
 800b4c8:	9903      	ldr	r1, [sp, #12]
 800b4ca:	428a      	cmp	r2, r1
 800b4cc:	dd09      	ble.n	800b4e2 <__gethex+0x44e>
 800b4ce:	2101      	movs	r1, #1
 800b4d0:	0020      	movs	r0, r4
 800b4d2:	f7ff fd75 	bl	800afc0 <rshift>
 800b4d6:	9b02      	ldr	r3, [sp, #8]
 800b4d8:	3701      	adds	r7, #1
 800b4da:	689b      	ldr	r3, [r3, #8]
 800b4dc:	42bb      	cmp	r3, r7
 800b4de:	dac2      	bge.n	800b466 <__gethex+0x3d2>
 800b4e0:	e6dc      	b.n	800b29c <__gethex+0x208>
 800b4e2:	221f      	movs	r2, #31
 800b4e4:	9d01      	ldr	r5, [sp, #4]
 800b4e6:	9901      	ldr	r1, [sp, #4]
 800b4e8:	2601      	movs	r6, #1
 800b4ea:	4015      	ands	r5, r2
 800b4ec:	4211      	tst	r1, r2
 800b4ee:	d0bb      	beq.n	800b468 <__gethex+0x3d4>
 800b4f0:	9a04      	ldr	r2, [sp, #16]
 800b4f2:	189b      	adds	r3, r3, r2
 800b4f4:	3b04      	subs	r3, #4
 800b4f6:	6818      	ldr	r0, [r3, #0]
 800b4f8:	f000 f9fe 	bl	800b8f8 <__hi0bits>
 800b4fc:	2320      	movs	r3, #32
 800b4fe:	1b5d      	subs	r5, r3, r5
 800b500:	42a8      	cmp	r0, r5
 800b502:	dbe4      	blt.n	800b4ce <__gethex+0x43a>
 800b504:	e7b0      	b.n	800b468 <__gethex+0x3d4>
 800b506:	46c0      	nop			; (mov r8, r8)
 800b508:	0800d380 	.word	0x0800d380

0800b50c <L_shift>:
 800b50c:	2308      	movs	r3, #8
 800b50e:	b570      	push	{r4, r5, r6, lr}
 800b510:	2520      	movs	r5, #32
 800b512:	1a9a      	subs	r2, r3, r2
 800b514:	0092      	lsls	r2, r2, #2
 800b516:	1aad      	subs	r5, r5, r2
 800b518:	6843      	ldr	r3, [r0, #4]
 800b51a:	6806      	ldr	r6, [r0, #0]
 800b51c:	001c      	movs	r4, r3
 800b51e:	40ac      	lsls	r4, r5
 800b520:	40d3      	lsrs	r3, r2
 800b522:	4334      	orrs	r4, r6
 800b524:	6004      	str	r4, [r0, #0]
 800b526:	6043      	str	r3, [r0, #4]
 800b528:	3004      	adds	r0, #4
 800b52a:	4288      	cmp	r0, r1
 800b52c:	d3f4      	bcc.n	800b518 <L_shift+0xc>
 800b52e:	bd70      	pop	{r4, r5, r6, pc}

0800b530 <__match>:
 800b530:	b530      	push	{r4, r5, lr}
 800b532:	6803      	ldr	r3, [r0, #0]
 800b534:	780c      	ldrb	r4, [r1, #0]
 800b536:	3301      	adds	r3, #1
 800b538:	2c00      	cmp	r4, #0
 800b53a:	d102      	bne.n	800b542 <__match+0x12>
 800b53c:	6003      	str	r3, [r0, #0]
 800b53e:	2001      	movs	r0, #1
 800b540:	bd30      	pop	{r4, r5, pc}
 800b542:	781a      	ldrb	r2, [r3, #0]
 800b544:	0015      	movs	r5, r2
 800b546:	3d41      	subs	r5, #65	; 0x41
 800b548:	2d19      	cmp	r5, #25
 800b54a:	d800      	bhi.n	800b54e <__match+0x1e>
 800b54c:	3220      	adds	r2, #32
 800b54e:	3101      	adds	r1, #1
 800b550:	42a2      	cmp	r2, r4
 800b552:	d0ef      	beq.n	800b534 <__match+0x4>
 800b554:	2000      	movs	r0, #0
 800b556:	e7f3      	b.n	800b540 <__match+0x10>

0800b558 <__hexnan>:
 800b558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b55a:	680b      	ldr	r3, [r1, #0]
 800b55c:	b08b      	sub	sp, #44	; 0x2c
 800b55e:	9201      	str	r2, [sp, #4]
 800b560:	9901      	ldr	r1, [sp, #4]
 800b562:	115a      	asrs	r2, r3, #5
 800b564:	0092      	lsls	r2, r2, #2
 800b566:	188a      	adds	r2, r1, r2
 800b568:	9202      	str	r2, [sp, #8]
 800b56a:	0019      	movs	r1, r3
 800b56c:	221f      	movs	r2, #31
 800b56e:	4011      	ands	r1, r2
 800b570:	9008      	str	r0, [sp, #32]
 800b572:	9106      	str	r1, [sp, #24]
 800b574:	4213      	tst	r3, r2
 800b576:	d002      	beq.n	800b57e <__hexnan+0x26>
 800b578:	9b02      	ldr	r3, [sp, #8]
 800b57a:	3304      	adds	r3, #4
 800b57c:	9302      	str	r3, [sp, #8]
 800b57e:	9b02      	ldr	r3, [sp, #8]
 800b580:	2500      	movs	r5, #0
 800b582:	1f1e      	subs	r6, r3, #4
 800b584:	0037      	movs	r7, r6
 800b586:	0034      	movs	r4, r6
 800b588:	9b08      	ldr	r3, [sp, #32]
 800b58a:	6035      	str	r5, [r6, #0]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	9507      	str	r5, [sp, #28]
 800b590:	9305      	str	r3, [sp, #20]
 800b592:	9503      	str	r5, [sp, #12]
 800b594:	9b05      	ldr	r3, [sp, #20]
 800b596:	3301      	adds	r3, #1
 800b598:	9309      	str	r3, [sp, #36]	; 0x24
 800b59a:	9b05      	ldr	r3, [sp, #20]
 800b59c:	785b      	ldrb	r3, [r3, #1]
 800b59e:	9304      	str	r3, [sp, #16]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d028      	beq.n	800b5f6 <__hexnan+0x9e>
 800b5a4:	9804      	ldr	r0, [sp, #16]
 800b5a6:	f7ff fd5f 	bl	800b068 <__hexdig_fun>
 800b5aa:	2800      	cmp	r0, #0
 800b5ac:	d154      	bne.n	800b658 <__hexnan+0x100>
 800b5ae:	9b04      	ldr	r3, [sp, #16]
 800b5b0:	2b20      	cmp	r3, #32
 800b5b2:	d819      	bhi.n	800b5e8 <__hexnan+0x90>
 800b5b4:	9b03      	ldr	r3, [sp, #12]
 800b5b6:	9a07      	ldr	r2, [sp, #28]
 800b5b8:	4293      	cmp	r3, r2
 800b5ba:	dd12      	ble.n	800b5e2 <__hexnan+0x8a>
 800b5bc:	42bc      	cmp	r4, r7
 800b5be:	d206      	bcs.n	800b5ce <__hexnan+0x76>
 800b5c0:	2d07      	cmp	r5, #7
 800b5c2:	dc04      	bgt.n	800b5ce <__hexnan+0x76>
 800b5c4:	002a      	movs	r2, r5
 800b5c6:	0039      	movs	r1, r7
 800b5c8:	0020      	movs	r0, r4
 800b5ca:	f7ff ff9f 	bl	800b50c <L_shift>
 800b5ce:	9b01      	ldr	r3, [sp, #4]
 800b5d0:	2508      	movs	r5, #8
 800b5d2:	429c      	cmp	r4, r3
 800b5d4:	d905      	bls.n	800b5e2 <__hexnan+0x8a>
 800b5d6:	1f27      	subs	r7, r4, #4
 800b5d8:	2500      	movs	r5, #0
 800b5da:	003c      	movs	r4, r7
 800b5dc:	9b03      	ldr	r3, [sp, #12]
 800b5de:	603d      	str	r5, [r7, #0]
 800b5e0:	9307      	str	r3, [sp, #28]
 800b5e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5e4:	9305      	str	r3, [sp, #20]
 800b5e6:	e7d5      	b.n	800b594 <__hexnan+0x3c>
 800b5e8:	9b04      	ldr	r3, [sp, #16]
 800b5ea:	2b29      	cmp	r3, #41	; 0x29
 800b5ec:	d159      	bne.n	800b6a2 <__hexnan+0x14a>
 800b5ee:	9b05      	ldr	r3, [sp, #20]
 800b5f0:	9a08      	ldr	r2, [sp, #32]
 800b5f2:	3302      	adds	r3, #2
 800b5f4:	6013      	str	r3, [r2, #0]
 800b5f6:	9b03      	ldr	r3, [sp, #12]
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d052      	beq.n	800b6a2 <__hexnan+0x14a>
 800b5fc:	42bc      	cmp	r4, r7
 800b5fe:	d206      	bcs.n	800b60e <__hexnan+0xb6>
 800b600:	2d07      	cmp	r5, #7
 800b602:	dc04      	bgt.n	800b60e <__hexnan+0xb6>
 800b604:	002a      	movs	r2, r5
 800b606:	0039      	movs	r1, r7
 800b608:	0020      	movs	r0, r4
 800b60a:	f7ff ff7f 	bl	800b50c <L_shift>
 800b60e:	9b01      	ldr	r3, [sp, #4]
 800b610:	429c      	cmp	r4, r3
 800b612:	d935      	bls.n	800b680 <__hexnan+0x128>
 800b614:	001a      	movs	r2, r3
 800b616:	0023      	movs	r3, r4
 800b618:	cb02      	ldmia	r3!, {r1}
 800b61a:	c202      	stmia	r2!, {r1}
 800b61c:	429e      	cmp	r6, r3
 800b61e:	d2fb      	bcs.n	800b618 <__hexnan+0xc0>
 800b620:	9b02      	ldr	r3, [sp, #8]
 800b622:	1c61      	adds	r1, r4, #1
 800b624:	1eda      	subs	r2, r3, #3
 800b626:	2304      	movs	r3, #4
 800b628:	4291      	cmp	r1, r2
 800b62a:	d805      	bhi.n	800b638 <__hexnan+0xe0>
 800b62c:	9b02      	ldr	r3, [sp, #8]
 800b62e:	3b04      	subs	r3, #4
 800b630:	1b1b      	subs	r3, r3, r4
 800b632:	089b      	lsrs	r3, r3, #2
 800b634:	3301      	adds	r3, #1
 800b636:	009b      	lsls	r3, r3, #2
 800b638:	9a01      	ldr	r2, [sp, #4]
 800b63a:	18d3      	adds	r3, r2, r3
 800b63c:	2200      	movs	r2, #0
 800b63e:	c304      	stmia	r3!, {r2}
 800b640:	429e      	cmp	r6, r3
 800b642:	d2fc      	bcs.n	800b63e <__hexnan+0xe6>
 800b644:	6833      	ldr	r3, [r6, #0]
 800b646:	2b00      	cmp	r3, #0
 800b648:	d104      	bne.n	800b654 <__hexnan+0xfc>
 800b64a:	9b01      	ldr	r3, [sp, #4]
 800b64c:	429e      	cmp	r6, r3
 800b64e:	d126      	bne.n	800b69e <__hexnan+0x146>
 800b650:	2301      	movs	r3, #1
 800b652:	6033      	str	r3, [r6, #0]
 800b654:	2005      	movs	r0, #5
 800b656:	e025      	b.n	800b6a4 <__hexnan+0x14c>
 800b658:	9b03      	ldr	r3, [sp, #12]
 800b65a:	3501      	adds	r5, #1
 800b65c:	3301      	adds	r3, #1
 800b65e:	9303      	str	r3, [sp, #12]
 800b660:	2d08      	cmp	r5, #8
 800b662:	dd06      	ble.n	800b672 <__hexnan+0x11a>
 800b664:	9b01      	ldr	r3, [sp, #4]
 800b666:	429c      	cmp	r4, r3
 800b668:	d9bb      	bls.n	800b5e2 <__hexnan+0x8a>
 800b66a:	2300      	movs	r3, #0
 800b66c:	2501      	movs	r5, #1
 800b66e:	3c04      	subs	r4, #4
 800b670:	6023      	str	r3, [r4, #0]
 800b672:	220f      	movs	r2, #15
 800b674:	6823      	ldr	r3, [r4, #0]
 800b676:	4010      	ands	r0, r2
 800b678:	011b      	lsls	r3, r3, #4
 800b67a:	4318      	orrs	r0, r3
 800b67c:	6020      	str	r0, [r4, #0]
 800b67e:	e7b0      	b.n	800b5e2 <__hexnan+0x8a>
 800b680:	9b06      	ldr	r3, [sp, #24]
 800b682:	2b00      	cmp	r3, #0
 800b684:	d0de      	beq.n	800b644 <__hexnan+0xec>
 800b686:	2120      	movs	r1, #32
 800b688:	9a06      	ldr	r2, [sp, #24]
 800b68a:	9b02      	ldr	r3, [sp, #8]
 800b68c:	1a89      	subs	r1, r1, r2
 800b68e:	2201      	movs	r2, #1
 800b690:	4252      	negs	r2, r2
 800b692:	40ca      	lsrs	r2, r1
 800b694:	3b04      	subs	r3, #4
 800b696:	6819      	ldr	r1, [r3, #0]
 800b698:	400a      	ands	r2, r1
 800b69a:	601a      	str	r2, [r3, #0]
 800b69c:	e7d2      	b.n	800b644 <__hexnan+0xec>
 800b69e:	3e04      	subs	r6, #4
 800b6a0:	e7d0      	b.n	800b644 <__hexnan+0xec>
 800b6a2:	2004      	movs	r0, #4
 800b6a4:	b00b      	add	sp, #44	; 0x2c
 800b6a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b6a8 <_localeconv_r>:
 800b6a8:	4800      	ldr	r0, [pc, #0]	; (800b6ac <_localeconv_r+0x4>)
 800b6aa:	4770      	bx	lr
 800b6ac:	2000018c 	.word	0x2000018c

0800b6b0 <__retarget_lock_init_recursive>:
 800b6b0:	4770      	bx	lr

0800b6b2 <__retarget_lock_acquire_recursive>:
 800b6b2:	4770      	bx	lr

0800b6b4 <__retarget_lock_release_recursive>:
 800b6b4:	4770      	bx	lr
	...

0800b6b8 <malloc>:
 800b6b8:	b510      	push	{r4, lr}
 800b6ba:	4b03      	ldr	r3, [pc, #12]	; (800b6c8 <malloc+0x10>)
 800b6bc:	0001      	movs	r1, r0
 800b6be:	6818      	ldr	r0, [r3, #0]
 800b6c0:	f000 fd84 	bl	800c1cc <_malloc_r>
 800b6c4:	bd10      	pop	{r4, pc}
 800b6c6:	46c0      	nop			; (mov r8, r8)
 800b6c8:	20000034 	.word	0x20000034

0800b6cc <__ascii_mbtowc>:
 800b6cc:	b082      	sub	sp, #8
 800b6ce:	2900      	cmp	r1, #0
 800b6d0:	d100      	bne.n	800b6d4 <__ascii_mbtowc+0x8>
 800b6d2:	a901      	add	r1, sp, #4
 800b6d4:	1e10      	subs	r0, r2, #0
 800b6d6:	d006      	beq.n	800b6e6 <__ascii_mbtowc+0x1a>
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d006      	beq.n	800b6ea <__ascii_mbtowc+0x1e>
 800b6dc:	7813      	ldrb	r3, [r2, #0]
 800b6de:	600b      	str	r3, [r1, #0]
 800b6e0:	7810      	ldrb	r0, [r2, #0]
 800b6e2:	1e43      	subs	r3, r0, #1
 800b6e4:	4198      	sbcs	r0, r3
 800b6e6:	b002      	add	sp, #8
 800b6e8:	4770      	bx	lr
 800b6ea:	2002      	movs	r0, #2
 800b6ec:	4240      	negs	r0, r0
 800b6ee:	e7fa      	b.n	800b6e6 <__ascii_mbtowc+0x1a>

0800b6f0 <memchr>:
 800b6f0:	b2c9      	uxtb	r1, r1
 800b6f2:	1882      	adds	r2, r0, r2
 800b6f4:	4290      	cmp	r0, r2
 800b6f6:	d101      	bne.n	800b6fc <memchr+0xc>
 800b6f8:	2000      	movs	r0, #0
 800b6fa:	4770      	bx	lr
 800b6fc:	7803      	ldrb	r3, [r0, #0]
 800b6fe:	428b      	cmp	r3, r1
 800b700:	d0fb      	beq.n	800b6fa <memchr+0xa>
 800b702:	3001      	adds	r0, #1
 800b704:	e7f6      	b.n	800b6f4 <memchr+0x4>
	...

0800b708 <_Balloc>:
 800b708:	b570      	push	{r4, r5, r6, lr}
 800b70a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b70c:	0006      	movs	r6, r0
 800b70e:	000c      	movs	r4, r1
 800b710:	2d00      	cmp	r5, #0
 800b712:	d10e      	bne.n	800b732 <_Balloc+0x2a>
 800b714:	2010      	movs	r0, #16
 800b716:	f7ff ffcf 	bl	800b6b8 <malloc>
 800b71a:	1e02      	subs	r2, r0, #0
 800b71c:	6270      	str	r0, [r6, #36]	; 0x24
 800b71e:	d104      	bne.n	800b72a <_Balloc+0x22>
 800b720:	2166      	movs	r1, #102	; 0x66
 800b722:	4b19      	ldr	r3, [pc, #100]	; (800b788 <_Balloc+0x80>)
 800b724:	4819      	ldr	r0, [pc, #100]	; (800b78c <_Balloc+0x84>)
 800b726:	f001 f9f1 	bl	800cb0c <__assert_func>
 800b72a:	6045      	str	r5, [r0, #4]
 800b72c:	6085      	str	r5, [r0, #8]
 800b72e:	6005      	str	r5, [r0, #0]
 800b730:	60c5      	str	r5, [r0, #12]
 800b732:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800b734:	68eb      	ldr	r3, [r5, #12]
 800b736:	2b00      	cmp	r3, #0
 800b738:	d013      	beq.n	800b762 <_Balloc+0x5a>
 800b73a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b73c:	00a2      	lsls	r2, r4, #2
 800b73e:	68db      	ldr	r3, [r3, #12]
 800b740:	189b      	adds	r3, r3, r2
 800b742:	6818      	ldr	r0, [r3, #0]
 800b744:	2800      	cmp	r0, #0
 800b746:	d118      	bne.n	800b77a <_Balloc+0x72>
 800b748:	2101      	movs	r1, #1
 800b74a:	000d      	movs	r5, r1
 800b74c:	40a5      	lsls	r5, r4
 800b74e:	1d6a      	adds	r2, r5, #5
 800b750:	0030      	movs	r0, r6
 800b752:	0092      	lsls	r2, r2, #2
 800b754:	f000 fca1 	bl	800c09a <_calloc_r>
 800b758:	2800      	cmp	r0, #0
 800b75a:	d00c      	beq.n	800b776 <_Balloc+0x6e>
 800b75c:	6044      	str	r4, [r0, #4]
 800b75e:	6085      	str	r5, [r0, #8]
 800b760:	e00d      	b.n	800b77e <_Balloc+0x76>
 800b762:	2221      	movs	r2, #33	; 0x21
 800b764:	2104      	movs	r1, #4
 800b766:	0030      	movs	r0, r6
 800b768:	f000 fc97 	bl	800c09a <_calloc_r>
 800b76c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b76e:	60e8      	str	r0, [r5, #12]
 800b770:	68db      	ldr	r3, [r3, #12]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d1e1      	bne.n	800b73a <_Balloc+0x32>
 800b776:	2000      	movs	r0, #0
 800b778:	bd70      	pop	{r4, r5, r6, pc}
 800b77a:	6802      	ldr	r2, [r0, #0]
 800b77c:	601a      	str	r2, [r3, #0]
 800b77e:	2300      	movs	r3, #0
 800b780:	6103      	str	r3, [r0, #16]
 800b782:	60c3      	str	r3, [r0, #12]
 800b784:	e7f8      	b.n	800b778 <_Balloc+0x70>
 800b786:	46c0      	nop			; (mov r8, r8)
 800b788:	0800d30e 	.word	0x0800d30e
 800b78c:	0800d470 	.word	0x0800d470

0800b790 <_Bfree>:
 800b790:	b570      	push	{r4, r5, r6, lr}
 800b792:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b794:	0005      	movs	r5, r0
 800b796:	000c      	movs	r4, r1
 800b798:	2e00      	cmp	r6, #0
 800b79a:	d10e      	bne.n	800b7ba <_Bfree+0x2a>
 800b79c:	2010      	movs	r0, #16
 800b79e:	f7ff ff8b 	bl	800b6b8 <malloc>
 800b7a2:	1e02      	subs	r2, r0, #0
 800b7a4:	6268      	str	r0, [r5, #36]	; 0x24
 800b7a6:	d104      	bne.n	800b7b2 <_Bfree+0x22>
 800b7a8:	218a      	movs	r1, #138	; 0x8a
 800b7aa:	4b09      	ldr	r3, [pc, #36]	; (800b7d0 <_Bfree+0x40>)
 800b7ac:	4809      	ldr	r0, [pc, #36]	; (800b7d4 <_Bfree+0x44>)
 800b7ae:	f001 f9ad 	bl	800cb0c <__assert_func>
 800b7b2:	6046      	str	r6, [r0, #4]
 800b7b4:	6086      	str	r6, [r0, #8]
 800b7b6:	6006      	str	r6, [r0, #0]
 800b7b8:	60c6      	str	r6, [r0, #12]
 800b7ba:	2c00      	cmp	r4, #0
 800b7bc:	d007      	beq.n	800b7ce <_Bfree+0x3e>
 800b7be:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b7c0:	6862      	ldr	r2, [r4, #4]
 800b7c2:	68db      	ldr	r3, [r3, #12]
 800b7c4:	0092      	lsls	r2, r2, #2
 800b7c6:	189b      	adds	r3, r3, r2
 800b7c8:	681a      	ldr	r2, [r3, #0]
 800b7ca:	6022      	str	r2, [r4, #0]
 800b7cc:	601c      	str	r4, [r3, #0]
 800b7ce:	bd70      	pop	{r4, r5, r6, pc}
 800b7d0:	0800d30e 	.word	0x0800d30e
 800b7d4:	0800d470 	.word	0x0800d470

0800b7d8 <__multadd>:
 800b7d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b7da:	000e      	movs	r6, r1
 800b7dc:	9001      	str	r0, [sp, #4]
 800b7de:	000c      	movs	r4, r1
 800b7e0:	001d      	movs	r5, r3
 800b7e2:	2000      	movs	r0, #0
 800b7e4:	690f      	ldr	r7, [r1, #16]
 800b7e6:	3614      	adds	r6, #20
 800b7e8:	6833      	ldr	r3, [r6, #0]
 800b7ea:	3001      	adds	r0, #1
 800b7ec:	b299      	uxth	r1, r3
 800b7ee:	4351      	muls	r1, r2
 800b7f0:	0c1b      	lsrs	r3, r3, #16
 800b7f2:	4353      	muls	r3, r2
 800b7f4:	1949      	adds	r1, r1, r5
 800b7f6:	0c0d      	lsrs	r5, r1, #16
 800b7f8:	195b      	adds	r3, r3, r5
 800b7fa:	0c1d      	lsrs	r5, r3, #16
 800b7fc:	b289      	uxth	r1, r1
 800b7fe:	041b      	lsls	r3, r3, #16
 800b800:	185b      	adds	r3, r3, r1
 800b802:	c608      	stmia	r6!, {r3}
 800b804:	4287      	cmp	r7, r0
 800b806:	dcef      	bgt.n	800b7e8 <__multadd+0x10>
 800b808:	2d00      	cmp	r5, #0
 800b80a:	d022      	beq.n	800b852 <__multadd+0x7a>
 800b80c:	68a3      	ldr	r3, [r4, #8]
 800b80e:	42bb      	cmp	r3, r7
 800b810:	dc19      	bgt.n	800b846 <__multadd+0x6e>
 800b812:	6863      	ldr	r3, [r4, #4]
 800b814:	9801      	ldr	r0, [sp, #4]
 800b816:	1c59      	adds	r1, r3, #1
 800b818:	f7ff ff76 	bl	800b708 <_Balloc>
 800b81c:	1e06      	subs	r6, r0, #0
 800b81e:	d105      	bne.n	800b82c <__multadd+0x54>
 800b820:	0002      	movs	r2, r0
 800b822:	21b5      	movs	r1, #181	; 0xb5
 800b824:	4b0c      	ldr	r3, [pc, #48]	; (800b858 <__multadd+0x80>)
 800b826:	480d      	ldr	r0, [pc, #52]	; (800b85c <__multadd+0x84>)
 800b828:	f001 f970 	bl	800cb0c <__assert_func>
 800b82c:	0021      	movs	r1, r4
 800b82e:	6923      	ldr	r3, [r4, #16]
 800b830:	310c      	adds	r1, #12
 800b832:	1c9a      	adds	r2, r3, #2
 800b834:	0092      	lsls	r2, r2, #2
 800b836:	300c      	adds	r0, #12
 800b838:	f7fc fe8e 	bl	8008558 <memcpy>
 800b83c:	0021      	movs	r1, r4
 800b83e:	9801      	ldr	r0, [sp, #4]
 800b840:	f7ff ffa6 	bl	800b790 <_Bfree>
 800b844:	0034      	movs	r4, r6
 800b846:	1d3b      	adds	r3, r7, #4
 800b848:	009b      	lsls	r3, r3, #2
 800b84a:	18e3      	adds	r3, r4, r3
 800b84c:	605d      	str	r5, [r3, #4]
 800b84e:	1c7b      	adds	r3, r7, #1
 800b850:	6123      	str	r3, [r4, #16]
 800b852:	0020      	movs	r0, r4
 800b854:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b856:	46c0      	nop			; (mov r8, r8)
 800b858:	0800d380 	.word	0x0800d380
 800b85c:	0800d470 	.word	0x0800d470

0800b860 <__s2b>:
 800b860:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b862:	0006      	movs	r6, r0
 800b864:	0018      	movs	r0, r3
 800b866:	000c      	movs	r4, r1
 800b868:	3008      	adds	r0, #8
 800b86a:	2109      	movs	r1, #9
 800b86c:	9301      	str	r3, [sp, #4]
 800b86e:	0015      	movs	r5, r2
 800b870:	f7f4 fcf0 	bl	8000254 <__divsi3>
 800b874:	2301      	movs	r3, #1
 800b876:	2100      	movs	r1, #0
 800b878:	4283      	cmp	r3, r0
 800b87a:	db0a      	blt.n	800b892 <__s2b+0x32>
 800b87c:	0030      	movs	r0, r6
 800b87e:	f7ff ff43 	bl	800b708 <_Balloc>
 800b882:	1e01      	subs	r1, r0, #0
 800b884:	d108      	bne.n	800b898 <__s2b+0x38>
 800b886:	0002      	movs	r2, r0
 800b888:	4b19      	ldr	r3, [pc, #100]	; (800b8f0 <__s2b+0x90>)
 800b88a:	481a      	ldr	r0, [pc, #104]	; (800b8f4 <__s2b+0x94>)
 800b88c:	31ce      	adds	r1, #206	; 0xce
 800b88e:	f001 f93d 	bl	800cb0c <__assert_func>
 800b892:	005b      	lsls	r3, r3, #1
 800b894:	3101      	adds	r1, #1
 800b896:	e7ef      	b.n	800b878 <__s2b+0x18>
 800b898:	9b08      	ldr	r3, [sp, #32]
 800b89a:	6143      	str	r3, [r0, #20]
 800b89c:	2301      	movs	r3, #1
 800b89e:	6103      	str	r3, [r0, #16]
 800b8a0:	2d09      	cmp	r5, #9
 800b8a2:	dd18      	ble.n	800b8d6 <__s2b+0x76>
 800b8a4:	0023      	movs	r3, r4
 800b8a6:	3309      	adds	r3, #9
 800b8a8:	001f      	movs	r7, r3
 800b8aa:	9300      	str	r3, [sp, #0]
 800b8ac:	1964      	adds	r4, r4, r5
 800b8ae:	783b      	ldrb	r3, [r7, #0]
 800b8b0:	220a      	movs	r2, #10
 800b8b2:	0030      	movs	r0, r6
 800b8b4:	3b30      	subs	r3, #48	; 0x30
 800b8b6:	f7ff ff8f 	bl	800b7d8 <__multadd>
 800b8ba:	3701      	adds	r7, #1
 800b8bc:	0001      	movs	r1, r0
 800b8be:	42a7      	cmp	r7, r4
 800b8c0:	d1f5      	bne.n	800b8ae <__s2b+0x4e>
 800b8c2:	002c      	movs	r4, r5
 800b8c4:	9b00      	ldr	r3, [sp, #0]
 800b8c6:	3c08      	subs	r4, #8
 800b8c8:	191c      	adds	r4, r3, r4
 800b8ca:	002f      	movs	r7, r5
 800b8cc:	9b01      	ldr	r3, [sp, #4]
 800b8ce:	429f      	cmp	r7, r3
 800b8d0:	db04      	blt.n	800b8dc <__s2b+0x7c>
 800b8d2:	0008      	movs	r0, r1
 800b8d4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b8d6:	2509      	movs	r5, #9
 800b8d8:	340a      	adds	r4, #10
 800b8da:	e7f6      	b.n	800b8ca <__s2b+0x6a>
 800b8dc:	1b63      	subs	r3, r4, r5
 800b8de:	5ddb      	ldrb	r3, [r3, r7]
 800b8e0:	220a      	movs	r2, #10
 800b8e2:	0030      	movs	r0, r6
 800b8e4:	3b30      	subs	r3, #48	; 0x30
 800b8e6:	f7ff ff77 	bl	800b7d8 <__multadd>
 800b8ea:	3701      	adds	r7, #1
 800b8ec:	0001      	movs	r1, r0
 800b8ee:	e7ed      	b.n	800b8cc <__s2b+0x6c>
 800b8f0:	0800d380 	.word	0x0800d380
 800b8f4:	0800d470 	.word	0x0800d470

0800b8f8 <__hi0bits>:
 800b8f8:	0003      	movs	r3, r0
 800b8fa:	0c02      	lsrs	r2, r0, #16
 800b8fc:	2000      	movs	r0, #0
 800b8fe:	4282      	cmp	r2, r0
 800b900:	d101      	bne.n	800b906 <__hi0bits+0xe>
 800b902:	041b      	lsls	r3, r3, #16
 800b904:	3010      	adds	r0, #16
 800b906:	0e1a      	lsrs	r2, r3, #24
 800b908:	d101      	bne.n	800b90e <__hi0bits+0x16>
 800b90a:	3008      	adds	r0, #8
 800b90c:	021b      	lsls	r3, r3, #8
 800b90e:	0f1a      	lsrs	r2, r3, #28
 800b910:	d101      	bne.n	800b916 <__hi0bits+0x1e>
 800b912:	3004      	adds	r0, #4
 800b914:	011b      	lsls	r3, r3, #4
 800b916:	0f9a      	lsrs	r2, r3, #30
 800b918:	d101      	bne.n	800b91e <__hi0bits+0x26>
 800b91a:	3002      	adds	r0, #2
 800b91c:	009b      	lsls	r3, r3, #2
 800b91e:	2b00      	cmp	r3, #0
 800b920:	db03      	blt.n	800b92a <__hi0bits+0x32>
 800b922:	3001      	adds	r0, #1
 800b924:	005b      	lsls	r3, r3, #1
 800b926:	d400      	bmi.n	800b92a <__hi0bits+0x32>
 800b928:	2020      	movs	r0, #32
 800b92a:	4770      	bx	lr

0800b92c <__lo0bits>:
 800b92c:	6803      	ldr	r3, [r0, #0]
 800b92e:	0002      	movs	r2, r0
 800b930:	2107      	movs	r1, #7
 800b932:	0018      	movs	r0, r3
 800b934:	4008      	ands	r0, r1
 800b936:	420b      	tst	r3, r1
 800b938:	d00d      	beq.n	800b956 <__lo0bits+0x2a>
 800b93a:	3906      	subs	r1, #6
 800b93c:	2000      	movs	r0, #0
 800b93e:	420b      	tst	r3, r1
 800b940:	d105      	bne.n	800b94e <__lo0bits+0x22>
 800b942:	3002      	adds	r0, #2
 800b944:	4203      	tst	r3, r0
 800b946:	d003      	beq.n	800b950 <__lo0bits+0x24>
 800b948:	40cb      	lsrs	r3, r1
 800b94a:	0008      	movs	r0, r1
 800b94c:	6013      	str	r3, [r2, #0]
 800b94e:	4770      	bx	lr
 800b950:	089b      	lsrs	r3, r3, #2
 800b952:	6013      	str	r3, [r2, #0]
 800b954:	e7fb      	b.n	800b94e <__lo0bits+0x22>
 800b956:	b299      	uxth	r1, r3
 800b958:	2900      	cmp	r1, #0
 800b95a:	d101      	bne.n	800b960 <__lo0bits+0x34>
 800b95c:	2010      	movs	r0, #16
 800b95e:	0c1b      	lsrs	r3, r3, #16
 800b960:	b2d9      	uxtb	r1, r3
 800b962:	2900      	cmp	r1, #0
 800b964:	d101      	bne.n	800b96a <__lo0bits+0x3e>
 800b966:	3008      	adds	r0, #8
 800b968:	0a1b      	lsrs	r3, r3, #8
 800b96a:	0719      	lsls	r1, r3, #28
 800b96c:	d101      	bne.n	800b972 <__lo0bits+0x46>
 800b96e:	3004      	adds	r0, #4
 800b970:	091b      	lsrs	r3, r3, #4
 800b972:	0799      	lsls	r1, r3, #30
 800b974:	d101      	bne.n	800b97a <__lo0bits+0x4e>
 800b976:	3002      	adds	r0, #2
 800b978:	089b      	lsrs	r3, r3, #2
 800b97a:	07d9      	lsls	r1, r3, #31
 800b97c:	d4e9      	bmi.n	800b952 <__lo0bits+0x26>
 800b97e:	3001      	adds	r0, #1
 800b980:	085b      	lsrs	r3, r3, #1
 800b982:	d1e6      	bne.n	800b952 <__lo0bits+0x26>
 800b984:	2020      	movs	r0, #32
 800b986:	e7e2      	b.n	800b94e <__lo0bits+0x22>

0800b988 <__i2b>:
 800b988:	b510      	push	{r4, lr}
 800b98a:	000c      	movs	r4, r1
 800b98c:	2101      	movs	r1, #1
 800b98e:	f7ff febb 	bl	800b708 <_Balloc>
 800b992:	2800      	cmp	r0, #0
 800b994:	d106      	bne.n	800b9a4 <__i2b+0x1c>
 800b996:	21a0      	movs	r1, #160	; 0xa0
 800b998:	0002      	movs	r2, r0
 800b99a:	4b04      	ldr	r3, [pc, #16]	; (800b9ac <__i2b+0x24>)
 800b99c:	4804      	ldr	r0, [pc, #16]	; (800b9b0 <__i2b+0x28>)
 800b99e:	0049      	lsls	r1, r1, #1
 800b9a0:	f001 f8b4 	bl	800cb0c <__assert_func>
 800b9a4:	2301      	movs	r3, #1
 800b9a6:	6144      	str	r4, [r0, #20]
 800b9a8:	6103      	str	r3, [r0, #16]
 800b9aa:	bd10      	pop	{r4, pc}
 800b9ac:	0800d380 	.word	0x0800d380
 800b9b0:	0800d470 	.word	0x0800d470

0800b9b4 <__multiply>:
 800b9b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b9b6:	690b      	ldr	r3, [r1, #16]
 800b9b8:	0014      	movs	r4, r2
 800b9ba:	6912      	ldr	r2, [r2, #16]
 800b9bc:	000d      	movs	r5, r1
 800b9be:	b089      	sub	sp, #36	; 0x24
 800b9c0:	4293      	cmp	r3, r2
 800b9c2:	da01      	bge.n	800b9c8 <__multiply+0x14>
 800b9c4:	0025      	movs	r5, r4
 800b9c6:	000c      	movs	r4, r1
 800b9c8:	692f      	ldr	r7, [r5, #16]
 800b9ca:	6926      	ldr	r6, [r4, #16]
 800b9cc:	6869      	ldr	r1, [r5, #4]
 800b9ce:	19bb      	adds	r3, r7, r6
 800b9d0:	9302      	str	r3, [sp, #8]
 800b9d2:	68ab      	ldr	r3, [r5, #8]
 800b9d4:	19ba      	adds	r2, r7, r6
 800b9d6:	4293      	cmp	r3, r2
 800b9d8:	da00      	bge.n	800b9dc <__multiply+0x28>
 800b9da:	3101      	adds	r1, #1
 800b9dc:	f7ff fe94 	bl	800b708 <_Balloc>
 800b9e0:	9001      	str	r0, [sp, #4]
 800b9e2:	2800      	cmp	r0, #0
 800b9e4:	d106      	bne.n	800b9f4 <__multiply+0x40>
 800b9e6:	215e      	movs	r1, #94	; 0x5e
 800b9e8:	0002      	movs	r2, r0
 800b9ea:	4b48      	ldr	r3, [pc, #288]	; (800bb0c <__multiply+0x158>)
 800b9ec:	4848      	ldr	r0, [pc, #288]	; (800bb10 <__multiply+0x15c>)
 800b9ee:	31ff      	adds	r1, #255	; 0xff
 800b9f0:	f001 f88c 	bl	800cb0c <__assert_func>
 800b9f4:	9b01      	ldr	r3, [sp, #4]
 800b9f6:	2200      	movs	r2, #0
 800b9f8:	3314      	adds	r3, #20
 800b9fa:	469c      	mov	ip, r3
 800b9fc:	19bb      	adds	r3, r7, r6
 800b9fe:	009b      	lsls	r3, r3, #2
 800ba00:	4463      	add	r3, ip
 800ba02:	9303      	str	r3, [sp, #12]
 800ba04:	4663      	mov	r3, ip
 800ba06:	9903      	ldr	r1, [sp, #12]
 800ba08:	428b      	cmp	r3, r1
 800ba0a:	d32c      	bcc.n	800ba66 <__multiply+0xb2>
 800ba0c:	002b      	movs	r3, r5
 800ba0e:	0022      	movs	r2, r4
 800ba10:	3314      	adds	r3, #20
 800ba12:	00bf      	lsls	r7, r7, #2
 800ba14:	3214      	adds	r2, #20
 800ba16:	9306      	str	r3, [sp, #24]
 800ba18:	00b6      	lsls	r6, r6, #2
 800ba1a:	19db      	adds	r3, r3, r7
 800ba1c:	9304      	str	r3, [sp, #16]
 800ba1e:	1993      	adds	r3, r2, r6
 800ba20:	9307      	str	r3, [sp, #28]
 800ba22:	2304      	movs	r3, #4
 800ba24:	9305      	str	r3, [sp, #20]
 800ba26:	002b      	movs	r3, r5
 800ba28:	9904      	ldr	r1, [sp, #16]
 800ba2a:	3315      	adds	r3, #21
 800ba2c:	9200      	str	r2, [sp, #0]
 800ba2e:	4299      	cmp	r1, r3
 800ba30:	d305      	bcc.n	800ba3e <__multiply+0x8a>
 800ba32:	1b4b      	subs	r3, r1, r5
 800ba34:	3b15      	subs	r3, #21
 800ba36:	089b      	lsrs	r3, r3, #2
 800ba38:	3301      	adds	r3, #1
 800ba3a:	009b      	lsls	r3, r3, #2
 800ba3c:	9305      	str	r3, [sp, #20]
 800ba3e:	9b07      	ldr	r3, [sp, #28]
 800ba40:	9a00      	ldr	r2, [sp, #0]
 800ba42:	429a      	cmp	r2, r3
 800ba44:	d311      	bcc.n	800ba6a <__multiply+0xb6>
 800ba46:	9b02      	ldr	r3, [sp, #8]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	dd06      	ble.n	800ba5a <__multiply+0xa6>
 800ba4c:	9b03      	ldr	r3, [sp, #12]
 800ba4e:	3b04      	subs	r3, #4
 800ba50:	9303      	str	r3, [sp, #12]
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	9300      	str	r3, [sp, #0]
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d053      	beq.n	800bb02 <__multiply+0x14e>
 800ba5a:	9b01      	ldr	r3, [sp, #4]
 800ba5c:	9a02      	ldr	r2, [sp, #8]
 800ba5e:	0018      	movs	r0, r3
 800ba60:	611a      	str	r2, [r3, #16]
 800ba62:	b009      	add	sp, #36	; 0x24
 800ba64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba66:	c304      	stmia	r3!, {r2}
 800ba68:	e7cd      	b.n	800ba06 <__multiply+0x52>
 800ba6a:	9b00      	ldr	r3, [sp, #0]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	b298      	uxth	r0, r3
 800ba70:	2800      	cmp	r0, #0
 800ba72:	d01b      	beq.n	800baac <__multiply+0xf8>
 800ba74:	4667      	mov	r7, ip
 800ba76:	2400      	movs	r4, #0
 800ba78:	9e06      	ldr	r6, [sp, #24]
 800ba7a:	ce02      	ldmia	r6!, {r1}
 800ba7c:	683a      	ldr	r2, [r7, #0]
 800ba7e:	b28b      	uxth	r3, r1
 800ba80:	4343      	muls	r3, r0
 800ba82:	b292      	uxth	r2, r2
 800ba84:	189b      	adds	r3, r3, r2
 800ba86:	191b      	adds	r3, r3, r4
 800ba88:	0c0c      	lsrs	r4, r1, #16
 800ba8a:	4344      	muls	r4, r0
 800ba8c:	683a      	ldr	r2, [r7, #0]
 800ba8e:	0c11      	lsrs	r1, r2, #16
 800ba90:	1861      	adds	r1, r4, r1
 800ba92:	0c1c      	lsrs	r4, r3, #16
 800ba94:	1909      	adds	r1, r1, r4
 800ba96:	0c0c      	lsrs	r4, r1, #16
 800ba98:	b29b      	uxth	r3, r3
 800ba9a:	0409      	lsls	r1, r1, #16
 800ba9c:	430b      	orrs	r3, r1
 800ba9e:	c708      	stmia	r7!, {r3}
 800baa0:	9b04      	ldr	r3, [sp, #16]
 800baa2:	42b3      	cmp	r3, r6
 800baa4:	d8e9      	bhi.n	800ba7a <__multiply+0xc6>
 800baa6:	4663      	mov	r3, ip
 800baa8:	9a05      	ldr	r2, [sp, #20]
 800baaa:	509c      	str	r4, [r3, r2]
 800baac:	9b00      	ldr	r3, [sp, #0]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	0c1e      	lsrs	r6, r3, #16
 800bab2:	d020      	beq.n	800baf6 <__multiply+0x142>
 800bab4:	4663      	mov	r3, ip
 800bab6:	002c      	movs	r4, r5
 800bab8:	4660      	mov	r0, ip
 800baba:	2700      	movs	r7, #0
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	3414      	adds	r4, #20
 800bac0:	6822      	ldr	r2, [r4, #0]
 800bac2:	b29b      	uxth	r3, r3
 800bac4:	b291      	uxth	r1, r2
 800bac6:	4371      	muls	r1, r6
 800bac8:	6802      	ldr	r2, [r0, #0]
 800baca:	0c12      	lsrs	r2, r2, #16
 800bacc:	1889      	adds	r1, r1, r2
 800bace:	19cf      	adds	r7, r1, r7
 800bad0:	0439      	lsls	r1, r7, #16
 800bad2:	430b      	orrs	r3, r1
 800bad4:	6003      	str	r3, [r0, #0]
 800bad6:	cc02      	ldmia	r4!, {r1}
 800bad8:	6843      	ldr	r3, [r0, #4]
 800bada:	0c09      	lsrs	r1, r1, #16
 800badc:	4371      	muls	r1, r6
 800bade:	b29b      	uxth	r3, r3
 800bae0:	0c3f      	lsrs	r7, r7, #16
 800bae2:	18cb      	adds	r3, r1, r3
 800bae4:	9a04      	ldr	r2, [sp, #16]
 800bae6:	19db      	adds	r3, r3, r7
 800bae8:	0c1f      	lsrs	r7, r3, #16
 800baea:	3004      	adds	r0, #4
 800baec:	42a2      	cmp	r2, r4
 800baee:	d8e7      	bhi.n	800bac0 <__multiply+0x10c>
 800baf0:	4662      	mov	r2, ip
 800baf2:	9905      	ldr	r1, [sp, #20]
 800baf4:	5053      	str	r3, [r2, r1]
 800baf6:	9b00      	ldr	r3, [sp, #0]
 800baf8:	3304      	adds	r3, #4
 800bafa:	9300      	str	r3, [sp, #0]
 800bafc:	2304      	movs	r3, #4
 800bafe:	449c      	add	ip, r3
 800bb00:	e79d      	b.n	800ba3e <__multiply+0x8a>
 800bb02:	9b02      	ldr	r3, [sp, #8]
 800bb04:	3b01      	subs	r3, #1
 800bb06:	9302      	str	r3, [sp, #8]
 800bb08:	e79d      	b.n	800ba46 <__multiply+0x92>
 800bb0a:	46c0      	nop			; (mov r8, r8)
 800bb0c:	0800d380 	.word	0x0800d380
 800bb10:	0800d470 	.word	0x0800d470

0800bb14 <__pow5mult>:
 800bb14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb16:	2303      	movs	r3, #3
 800bb18:	0015      	movs	r5, r2
 800bb1a:	0007      	movs	r7, r0
 800bb1c:	000e      	movs	r6, r1
 800bb1e:	401a      	ands	r2, r3
 800bb20:	421d      	tst	r5, r3
 800bb22:	d008      	beq.n	800bb36 <__pow5mult+0x22>
 800bb24:	4925      	ldr	r1, [pc, #148]	; (800bbbc <__pow5mult+0xa8>)
 800bb26:	3a01      	subs	r2, #1
 800bb28:	0092      	lsls	r2, r2, #2
 800bb2a:	5852      	ldr	r2, [r2, r1]
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	0031      	movs	r1, r6
 800bb30:	f7ff fe52 	bl	800b7d8 <__multadd>
 800bb34:	0006      	movs	r6, r0
 800bb36:	10ad      	asrs	r5, r5, #2
 800bb38:	d03d      	beq.n	800bbb6 <__pow5mult+0xa2>
 800bb3a:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800bb3c:	2c00      	cmp	r4, #0
 800bb3e:	d10f      	bne.n	800bb60 <__pow5mult+0x4c>
 800bb40:	2010      	movs	r0, #16
 800bb42:	f7ff fdb9 	bl	800b6b8 <malloc>
 800bb46:	1e02      	subs	r2, r0, #0
 800bb48:	6278      	str	r0, [r7, #36]	; 0x24
 800bb4a:	d105      	bne.n	800bb58 <__pow5mult+0x44>
 800bb4c:	21d7      	movs	r1, #215	; 0xd7
 800bb4e:	4b1c      	ldr	r3, [pc, #112]	; (800bbc0 <__pow5mult+0xac>)
 800bb50:	481c      	ldr	r0, [pc, #112]	; (800bbc4 <__pow5mult+0xb0>)
 800bb52:	0049      	lsls	r1, r1, #1
 800bb54:	f000 ffda 	bl	800cb0c <__assert_func>
 800bb58:	6044      	str	r4, [r0, #4]
 800bb5a:	6084      	str	r4, [r0, #8]
 800bb5c:	6004      	str	r4, [r0, #0]
 800bb5e:	60c4      	str	r4, [r0, #12]
 800bb60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb62:	689c      	ldr	r4, [r3, #8]
 800bb64:	9301      	str	r3, [sp, #4]
 800bb66:	2c00      	cmp	r4, #0
 800bb68:	d108      	bne.n	800bb7c <__pow5mult+0x68>
 800bb6a:	0038      	movs	r0, r7
 800bb6c:	4916      	ldr	r1, [pc, #88]	; (800bbc8 <__pow5mult+0xb4>)
 800bb6e:	f7ff ff0b 	bl	800b988 <__i2b>
 800bb72:	9b01      	ldr	r3, [sp, #4]
 800bb74:	0004      	movs	r4, r0
 800bb76:	6098      	str	r0, [r3, #8]
 800bb78:	2300      	movs	r3, #0
 800bb7a:	6003      	str	r3, [r0, #0]
 800bb7c:	2301      	movs	r3, #1
 800bb7e:	421d      	tst	r5, r3
 800bb80:	d00a      	beq.n	800bb98 <__pow5mult+0x84>
 800bb82:	0031      	movs	r1, r6
 800bb84:	0022      	movs	r2, r4
 800bb86:	0038      	movs	r0, r7
 800bb88:	f7ff ff14 	bl	800b9b4 <__multiply>
 800bb8c:	0031      	movs	r1, r6
 800bb8e:	9001      	str	r0, [sp, #4]
 800bb90:	0038      	movs	r0, r7
 800bb92:	f7ff fdfd 	bl	800b790 <_Bfree>
 800bb96:	9e01      	ldr	r6, [sp, #4]
 800bb98:	106d      	asrs	r5, r5, #1
 800bb9a:	d00c      	beq.n	800bbb6 <__pow5mult+0xa2>
 800bb9c:	6820      	ldr	r0, [r4, #0]
 800bb9e:	2800      	cmp	r0, #0
 800bba0:	d107      	bne.n	800bbb2 <__pow5mult+0x9e>
 800bba2:	0022      	movs	r2, r4
 800bba4:	0021      	movs	r1, r4
 800bba6:	0038      	movs	r0, r7
 800bba8:	f7ff ff04 	bl	800b9b4 <__multiply>
 800bbac:	2300      	movs	r3, #0
 800bbae:	6020      	str	r0, [r4, #0]
 800bbb0:	6003      	str	r3, [r0, #0]
 800bbb2:	0004      	movs	r4, r0
 800bbb4:	e7e2      	b.n	800bb7c <__pow5mult+0x68>
 800bbb6:	0030      	movs	r0, r6
 800bbb8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bbba:	46c0      	nop			; (mov r8, r8)
 800bbbc:	0800d5c0 	.word	0x0800d5c0
 800bbc0:	0800d30e 	.word	0x0800d30e
 800bbc4:	0800d470 	.word	0x0800d470
 800bbc8:	00000271 	.word	0x00000271

0800bbcc <__lshift>:
 800bbcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bbce:	000c      	movs	r4, r1
 800bbd0:	0017      	movs	r7, r2
 800bbd2:	6923      	ldr	r3, [r4, #16]
 800bbd4:	1155      	asrs	r5, r2, #5
 800bbd6:	b087      	sub	sp, #28
 800bbd8:	18eb      	adds	r3, r5, r3
 800bbda:	9302      	str	r3, [sp, #8]
 800bbdc:	3301      	adds	r3, #1
 800bbde:	9301      	str	r3, [sp, #4]
 800bbe0:	6849      	ldr	r1, [r1, #4]
 800bbe2:	68a3      	ldr	r3, [r4, #8]
 800bbe4:	9004      	str	r0, [sp, #16]
 800bbe6:	9a01      	ldr	r2, [sp, #4]
 800bbe8:	4293      	cmp	r3, r2
 800bbea:	db10      	blt.n	800bc0e <__lshift+0x42>
 800bbec:	9804      	ldr	r0, [sp, #16]
 800bbee:	f7ff fd8b 	bl	800b708 <_Balloc>
 800bbf2:	2300      	movs	r3, #0
 800bbf4:	0002      	movs	r2, r0
 800bbf6:	0006      	movs	r6, r0
 800bbf8:	0019      	movs	r1, r3
 800bbfa:	3214      	adds	r2, #20
 800bbfc:	4298      	cmp	r0, r3
 800bbfe:	d10c      	bne.n	800bc1a <__lshift+0x4e>
 800bc00:	21da      	movs	r1, #218	; 0xda
 800bc02:	0002      	movs	r2, r0
 800bc04:	4b26      	ldr	r3, [pc, #152]	; (800bca0 <__lshift+0xd4>)
 800bc06:	4827      	ldr	r0, [pc, #156]	; (800bca4 <__lshift+0xd8>)
 800bc08:	31ff      	adds	r1, #255	; 0xff
 800bc0a:	f000 ff7f 	bl	800cb0c <__assert_func>
 800bc0e:	3101      	adds	r1, #1
 800bc10:	005b      	lsls	r3, r3, #1
 800bc12:	e7e8      	b.n	800bbe6 <__lshift+0x1a>
 800bc14:	0098      	lsls	r0, r3, #2
 800bc16:	5011      	str	r1, [r2, r0]
 800bc18:	3301      	adds	r3, #1
 800bc1a:	42ab      	cmp	r3, r5
 800bc1c:	dbfa      	blt.n	800bc14 <__lshift+0x48>
 800bc1e:	43eb      	mvns	r3, r5
 800bc20:	17db      	asrs	r3, r3, #31
 800bc22:	401d      	ands	r5, r3
 800bc24:	211f      	movs	r1, #31
 800bc26:	0023      	movs	r3, r4
 800bc28:	0038      	movs	r0, r7
 800bc2a:	00ad      	lsls	r5, r5, #2
 800bc2c:	1955      	adds	r5, r2, r5
 800bc2e:	6922      	ldr	r2, [r4, #16]
 800bc30:	3314      	adds	r3, #20
 800bc32:	0092      	lsls	r2, r2, #2
 800bc34:	4008      	ands	r0, r1
 800bc36:	4684      	mov	ip, r0
 800bc38:	189a      	adds	r2, r3, r2
 800bc3a:	420f      	tst	r7, r1
 800bc3c:	d02a      	beq.n	800bc94 <__lshift+0xc8>
 800bc3e:	3101      	adds	r1, #1
 800bc40:	1a09      	subs	r1, r1, r0
 800bc42:	9105      	str	r1, [sp, #20]
 800bc44:	2100      	movs	r1, #0
 800bc46:	9503      	str	r5, [sp, #12]
 800bc48:	4667      	mov	r7, ip
 800bc4a:	6818      	ldr	r0, [r3, #0]
 800bc4c:	40b8      	lsls	r0, r7
 800bc4e:	4301      	orrs	r1, r0
 800bc50:	9803      	ldr	r0, [sp, #12]
 800bc52:	c002      	stmia	r0!, {r1}
 800bc54:	cb02      	ldmia	r3!, {r1}
 800bc56:	9003      	str	r0, [sp, #12]
 800bc58:	9805      	ldr	r0, [sp, #20]
 800bc5a:	40c1      	lsrs	r1, r0
 800bc5c:	429a      	cmp	r2, r3
 800bc5e:	d8f3      	bhi.n	800bc48 <__lshift+0x7c>
 800bc60:	0020      	movs	r0, r4
 800bc62:	3015      	adds	r0, #21
 800bc64:	2304      	movs	r3, #4
 800bc66:	4282      	cmp	r2, r0
 800bc68:	d304      	bcc.n	800bc74 <__lshift+0xa8>
 800bc6a:	1b13      	subs	r3, r2, r4
 800bc6c:	3b15      	subs	r3, #21
 800bc6e:	089b      	lsrs	r3, r3, #2
 800bc70:	3301      	adds	r3, #1
 800bc72:	009b      	lsls	r3, r3, #2
 800bc74:	50e9      	str	r1, [r5, r3]
 800bc76:	2900      	cmp	r1, #0
 800bc78:	d002      	beq.n	800bc80 <__lshift+0xb4>
 800bc7a:	9b02      	ldr	r3, [sp, #8]
 800bc7c:	3302      	adds	r3, #2
 800bc7e:	9301      	str	r3, [sp, #4]
 800bc80:	9b01      	ldr	r3, [sp, #4]
 800bc82:	9804      	ldr	r0, [sp, #16]
 800bc84:	3b01      	subs	r3, #1
 800bc86:	0021      	movs	r1, r4
 800bc88:	6133      	str	r3, [r6, #16]
 800bc8a:	f7ff fd81 	bl	800b790 <_Bfree>
 800bc8e:	0030      	movs	r0, r6
 800bc90:	b007      	add	sp, #28
 800bc92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc94:	cb02      	ldmia	r3!, {r1}
 800bc96:	c502      	stmia	r5!, {r1}
 800bc98:	429a      	cmp	r2, r3
 800bc9a:	d8fb      	bhi.n	800bc94 <__lshift+0xc8>
 800bc9c:	e7f0      	b.n	800bc80 <__lshift+0xb4>
 800bc9e:	46c0      	nop			; (mov r8, r8)
 800bca0:	0800d380 	.word	0x0800d380
 800bca4:	0800d470 	.word	0x0800d470

0800bca8 <__mcmp>:
 800bca8:	6902      	ldr	r2, [r0, #16]
 800bcaa:	690b      	ldr	r3, [r1, #16]
 800bcac:	b530      	push	{r4, r5, lr}
 800bcae:	0004      	movs	r4, r0
 800bcb0:	1ad0      	subs	r0, r2, r3
 800bcb2:	429a      	cmp	r2, r3
 800bcb4:	d10d      	bne.n	800bcd2 <__mcmp+0x2a>
 800bcb6:	009b      	lsls	r3, r3, #2
 800bcb8:	3414      	adds	r4, #20
 800bcba:	3114      	adds	r1, #20
 800bcbc:	18e2      	adds	r2, r4, r3
 800bcbe:	18c9      	adds	r1, r1, r3
 800bcc0:	3a04      	subs	r2, #4
 800bcc2:	3904      	subs	r1, #4
 800bcc4:	6815      	ldr	r5, [r2, #0]
 800bcc6:	680b      	ldr	r3, [r1, #0]
 800bcc8:	429d      	cmp	r5, r3
 800bcca:	d003      	beq.n	800bcd4 <__mcmp+0x2c>
 800bccc:	2001      	movs	r0, #1
 800bcce:	429d      	cmp	r5, r3
 800bcd0:	d303      	bcc.n	800bcda <__mcmp+0x32>
 800bcd2:	bd30      	pop	{r4, r5, pc}
 800bcd4:	4294      	cmp	r4, r2
 800bcd6:	d3f3      	bcc.n	800bcc0 <__mcmp+0x18>
 800bcd8:	e7fb      	b.n	800bcd2 <__mcmp+0x2a>
 800bcda:	4240      	negs	r0, r0
 800bcdc:	e7f9      	b.n	800bcd2 <__mcmp+0x2a>
	...

0800bce0 <__mdiff>:
 800bce0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bce2:	000e      	movs	r6, r1
 800bce4:	0007      	movs	r7, r0
 800bce6:	0011      	movs	r1, r2
 800bce8:	0030      	movs	r0, r6
 800bcea:	b087      	sub	sp, #28
 800bcec:	0014      	movs	r4, r2
 800bcee:	f7ff ffdb 	bl	800bca8 <__mcmp>
 800bcf2:	1e05      	subs	r5, r0, #0
 800bcf4:	d110      	bne.n	800bd18 <__mdiff+0x38>
 800bcf6:	0001      	movs	r1, r0
 800bcf8:	0038      	movs	r0, r7
 800bcfa:	f7ff fd05 	bl	800b708 <_Balloc>
 800bcfe:	1e02      	subs	r2, r0, #0
 800bd00:	d104      	bne.n	800bd0c <__mdiff+0x2c>
 800bd02:	4b40      	ldr	r3, [pc, #256]	; (800be04 <__mdiff+0x124>)
 800bd04:	4940      	ldr	r1, [pc, #256]	; (800be08 <__mdiff+0x128>)
 800bd06:	4841      	ldr	r0, [pc, #260]	; (800be0c <__mdiff+0x12c>)
 800bd08:	f000 ff00 	bl	800cb0c <__assert_func>
 800bd0c:	2301      	movs	r3, #1
 800bd0e:	6145      	str	r5, [r0, #20]
 800bd10:	6103      	str	r3, [r0, #16]
 800bd12:	0010      	movs	r0, r2
 800bd14:	b007      	add	sp, #28
 800bd16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd18:	2301      	movs	r3, #1
 800bd1a:	9301      	str	r3, [sp, #4]
 800bd1c:	2800      	cmp	r0, #0
 800bd1e:	db04      	blt.n	800bd2a <__mdiff+0x4a>
 800bd20:	0023      	movs	r3, r4
 800bd22:	0034      	movs	r4, r6
 800bd24:	001e      	movs	r6, r3
 800bd26:	2300      	movs	r3, #0
 800bd28:	9301      	str	r3, [sp, #4]
 800bd2a:	0038      	movs	r0, r7
 800bd2c:	6861      	ldr	r1, [r4, #4]
 800bd2e:	f7ff fceb 	bl	800b708 <_Balloc>
 800bd32:	1e02      	subs	r2, r0, #0
 800bd34:	d103      	bne.n	800bd3e <__mdiff+0x5e>
 800bd36:	2190      	movs	r1, #144	; 0x90
 800bd38:	4b32      	ldr	r3, [pc, #200]	; (800be04 <__mdiff+0x124>)
 800bd3a:	0089      	lsls	r1, r1, #2
 800bd3c:	e7e3      	b.n	800bd06 <__mdiff+0x26>
 800bd3e:	9b01      	ldr	r3, [sp, #4]
 800bd40:	2700      	movs	r7, #0
 800bd42:	60c3      	str	r3, [r0, #12]
 800bd44:	6920      	ldr	r0, [r4, #16]
 800bd46:	3414      	adds	r4, #20
 800bd48:	9401      	str	r4, [sp, #4]
 800bd4a:	9b01      	ldr	r3, [sp, #4]
 800bd4c:	0084      	lsls	r4, r0, #2
 800bd4e:	191b      	adds	r3, r3, r4
 800bd50:	0034      	movs	r4, r6
 800bd52:	9302      	str	r3, [sp, #8]
 800bd54:	6933      	ldr	r3, [r6, #16]
 800bd56:	3414      	adds	r4, #20
 800bd58:	0099      	lsls	r1, r3, #2
 800bd5a:	1863      	adds	r3, r4, r1
 800bd5c:	9303      	str	r3, [sp, #12]
 800bd5e:	0013      	movs	r3, r2
 800bd60:	3314      	adds	r3, #20
 800bd62:	469c      	mov	ip, r3
 800bd64:	9305      	str	r3, [sp, #20]
 800bd66:	9b01      	ldr	r3, [sp, #4]
 800bd68:	9304      	str	r3, [sp, #16]
 800bd6a:	9b04      	ldr	r3, [sp, #16]
 800bd6c:	cc02      	ldmia	r4!, {r1}
 800bd6e:	cb20      	ldmia	r3!, {r5}
 800bd70:	9304      	str	r3, [sp, #16]
 800bd72:	b2ab      	uxth	r3, r5
 800bd74:	19df      	adds	r7, r3, r7
 800bd76:	b28b      	uxth	r3, r1
 800bd78:	1afb      	subs	r3, r7, r3
 800bd7a:	0c09      	lsrs	r1, r1, #16
 800bd7c:	0c2d      	lsrs	r5, r5, #16
 800bd7e:	1a6d      	subs	r5, r5, r1
 800bd80:	1419      	asrs	r1, r3, #16
 800bd82:	186d      	adds	r5, r5, r1
 800bd84:	4661      	mov	r1, ip
 800bd86:	142f      	asrs	r7, r5, #16
 800bd88:	b29b      	uxth	r3, r3
 800bd8a:	042d      	lsls	r5, r5, #16
 800bd8c:	432b      	orrs	r3, r5
 800bd8e:	c108      	stmia	r1!, {r3}
 800bd90:	9b03      	ldr	r3, [sp, #12]
 800bd92:	468c      	mov	ip, r1
 800bd94:	42a3      	cmp	r3, r4
 800bd96:	d8e8      	bhi.n	800bd6a <__mdiff+0x8a>
 800bd98:	0031      	movs	r1, r6
 800bd9a:	9c03      	ldr	r4, [sp, #12]
 800bd9c:	3115      	adds	r1, #21
 800bd9e:	2304      	movs	r3, #4
 800bda0:	428c      	cmp	r4, r1
 800bda2:	d304      	bcc.n	800bdae <__mdiff+0xce>
 800bda4:	1ba3      	subs	r3, r4, r6
 800bda6:	3b15      	subs	r3, #21
 800bda8:	089b      	lsrs	r3, r3, #2
 800bdaa:	3301      	adds	r3, #1
 800bdac:	009b      	lsls	r3, r3, #2
 800bdae:	9901      	ldr	r1, [sp, #4]
 800bdb0:	18cc      	adds	r4, r1, r3
 800bdb2:	9905      	ldr	r1, [sp, #20]
 800bdb4:	0026      	movs	r6, r4
 800bdb6:	18cb      	adds	r3, r1, r3
 800bdb8:	469c      	mov	ip, r3
 800bdba:	9902      	ldr	r1, [sp, #8]
 800bdbc:	428e      	cmp	r6, r1
 800bdbe:	d310      	bcc.n	800bde2 <__mdiff+0x102>
 800bdc0:	9e02      	ldr	r6, [sp, #8]
 800bdc2:	1ee1      	subs	r1, r4, #3
 800bdc4:	2500      	movs	r5, #0
 800bdc6:	428e      	cmp	r6, r1
 800bdc8:	d304      	bcc.n	800bdd4 <__mdiff+0xf4>
 800bdca:	0031      	movs	r1, r6
 800bdcc:	3103      	adds	r1, #3
 800bdce:	1b0c      	subs	r4, r1, r4
 800bdd0:	08a4      	lsrs	r4, r4, #2
 800bdd2:	00a5      	lsls	r5, r4, #2
 800bdd4:	195b      	adds	r3, r3, r5
 800bdd6:	3b04      	subs	r3, #4
 800bdd8:	6819      	ldr	r1, [r3, #0]
 800bdda:	2900      	cmp	r1, #0
 800bddc:	d00f      	beq.n	800bdfe <__mdiff+0x11e>
 800bdde:	6110      	str	r0, [r2, #16]
 800bde0:	e797      	b.n	800bd12 <__mdiff+0x32>
 800bde2:	ce02      	ldmia	r6!, {r1}
 800bde4:	b28d      	uxth	r5, r1
 800bde6:	19ed      	adds	r5, r5, r7
 800bde8:	0c0f      	lsrs	r7, r1, #16
 800bdea:	1429      	asrs	r1, r5, #16
 800bdec:	1879      	adds	r1, r7, r1
 800bdee:	140f      	asrs	r7, r1, #16
 800bdf0:	b2ad      	uxth	r5, r5
 800bdf2:	0409      	lsls	r1, r1, #16
 800bdf4:	430d      	orrs	r5, r1
 800bdf6:	4661      	mov	r1, ip
 800bdf8:	c120      	stmia	r1!, {r5}
 800bdfa:	468c      	mov	ip, r1
 800bdfc:	e7dd      	b.n	800bdba <__mdiff+0xda>
 800bdfe:	3801      	subs	r0, #1
 800be00:	e7e9      	b.n	800bdd6 <__mdiff+0xf6>
 800be02:	46c0      	nop			; (mov r8, r8)
 800be04:	0800d380 	.word	0x0800d380
 800be08:	00000232 	.word	0x00000232
 800be0c:	0800d470 	.word	0x0800d470

0800be10 <__ulp>:
 800be10:	4b0f      	ldr	r3, [pc, #60]	; (800be50 <__ulp+0x40>)
 800be12:	4019      	ands	r1, r3
 800be14:	4b0f      	ldr	r3, [pc, #60]	; (800be54 <__ulp+0x44>)
 800be16:	18c9      	adds	r1, r1, r3
 800be18:	2900      	cmp	r1, #0
 800be1a:	dd04      	ble.n	800be26 <__ulp+0x16>
 800be1c:	2200      	movs	r2, #0
 800be1e:	000b      	movs	r3, r1
 800be20:	0010      	movs	r0, r2
 800be22:	0019      	movs	r1, r3
 800be24:	4770      	bx	lr
 800be26:	4249      	negs	r1, r1
 800be28:	2200      	movs	r2, #0
 800be2a:	2300      	movs	r3, #0
 800be2c:	1509      	asrs	r1, r1, #20
 800be2e:	2913      	cmp	r1, #19
 800be30:	dc04      	bgt.n	800be3c <__ulp+0x2c>
 800be32:	2080      	movs	r0, #128	; 0x80
 800be34:	0300      	lsls	r0, r0, #12
 800be36:	4108      	asrs	r0, r1
 800be38:	0003      	movs	r3, r0
 800be3a:	e7f1      	b.n	800be20 <__ulp+0x10>
 800be3c:	3914      	subs	r1, #20
 800be3e:	2001      	movs	r0, #1
 800be40:	291e      	cmp	r1, #30
 800be42:	dc02      	bgt.n	800be4a <__ulp+0x3a>
 800be44:	2080      	movs	r0, #128	; 0x80
 800be46:	0600      	lsls	r0, r0, #24
 800be48:	40c8      	lsrs	r0, r1
 800be4a:	0002      	movs	r2, r0
 800be4c:	e7e8      	b.n	800be20 <__ulp+0x10>
 800be4e:	46c0      	nop			; (mov r8, r8)
 800be50:	7ff00000 	.word	0x7ff00000
 800be54:	fcc00000 	.word	0xfcc00000

0800be58 <__b2d>:
 800be58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800be5a:	0006      	movs	r6, r0
 800be5c:	6903      	ldr	r3, [r0, #16]
 800be5e:	3614      	adds	r6, #20
 800be60:	009b      	lsls	r3, r3, #2
 800be62:	18f3      	adds	r3, r6, r3
 800be64:	1f1d      	subs	r5, r3, #4
 800be66:	682c      	ldr	r4, [r5, #0]
 800be68:	000f      	movs	r7, r1
 800be6a:	0020      	movs	r0, r4
 800be6c:	9301      	str	r3, [sp, #4]
 800be6e:	f7ff fd43 	bl	800b8f8 <__hi0bits>
 800be72:	2320      	movs	r3, #32
 800be74:	1a1b      	subs	r3, r3, r0
 800be76:	491f      	ldr	r1, [pc, #124]	; (800bef4 <__b2d+0x9c>)
 800be78:	603b      	str	r3, [r7, #0]
 800be7a:	280a      	cmp	r0, #10
 800be7c:	dc16      	bgt.n	800beac <__b2d+0x54>
 800be7e:	230b      	movs	r3, #11
 800be80:	0027      	movs	r7, r4
 800be82:	1a1b      	subs	r3, r3, r0
 800be84:	40df      	lsrs	r7, r3
 800be86:	4339      	orrs	r1, r7
 800be88:	469c      	mov	ip, r3
 800be8a:	000b      	movs	r3, r1
 800be8c:	2100      	movs	r1, #0
 800be8e:	42ae      	cmp	r6, r5
 800be90:	d202      	bcs.n	800be98 <__b2d+0x40>
 800be92:	9901      	ldr	r1, [sp, #4]
 800be94:	3908      	subs	r1, #8
 800be96:	6809      	ldr	r1, [r1, #0]
 800be98:	3015      	adds	r0, #21
 800be9a:	4084      	lsls	r4, r0
 800be9c:	4660      	mov	r0, ip
 800be9e:	40c1      	lsrs	r1, r0
 800bea0:	430c      	orrs	r4, r1
 800bea2:	0022      	movs	r2, r4
 800bea4:	0010      	movs	r0, r2
 800bea6:	0019      	movs	r1, r3
 800bea8:	b003      	add	sp, #12
 800beaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800beac:	2700      	movs	r7, #0
 800beae:	42ae      	cmp	r6, r5
 800beb0:	d202      	bcs.n	800beb8 <__b2d+0x60>
 800beb2:	9d01      	ldr	r5, [sp, #4]
 800beb4:	3d08      	subs	r5, #8
 800beb6:	682f      	ldr	r7, [r5, #0]
 800beb8:	230b      	movs	r3, #11
 800beba:	425b      	negs	r3, r3
 800bebc:	469c      	mov	ip, r3
 800bebe:	4484      	add	ip, r0
 800bec0:	280b      	cmp	r0, #11
 800bec2:	d013      	beq.n	800beec <__b2d+0x94>
 800bec4:	4663      	mov	r3, ip
 800bec6:	2020      	movs	r0, #32
 800bec8:	409c      	lsls	r4, r3
 800beca:	1ac0      	subs	r0, r0, r3
 800becc:	003b      	movs	r3, r7
 800bece:	40c3      	lsrs	r3, r0
 800bed0:	431c      	orrs	r4, r3
 800bed2:	4321      	orrs	r1, r4
 800bed4:	000b      	movs	r3, r1
 800bed6:	2100      	movs	r1, #0
 800bed8:	42b5      	cmp	r5, r6
 800beda:	d901      	bls.n	800bee0 <__b2d+0x88>
 800bedc:	3d04      	subs	r5, #4
 800bede:	6829      	ldr	r1, [r5, #0]
 800bee0:	4664      	mov	r4, ip
 800bee2:	40c1      	lsrs	r1, r0
 800bee4:	40a7      	lsls	r7, r4
 800bee6:	430f      	orrs	r7, r1
 800bee8:	003a      	movs	r2, r7
 800beea:	e7db      	b.n	800bea4 <__b2d+0x4c>
 800beec:	4321      	orrs	r1, r4
 800beee:	000b      	movs	r3, r1
 800bef0:	e7fa      	b.n	800bee8 <__b2d+0x90>
 800bef2:	46c0      	nop			; (mov r8, r8)
 800bef4:	3ff00000 	.word	0x3ff00000

0800bef8 <__d2b>:
 800bef8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800befa:	2101      	movs	r1, #1
 800befc:	0014      	movs	r4, r2
 800befe:	001e      	movs	r6, r3
 800bf00:	9f08      	ldr	r7, [sp, #32]
 800bf02:	f7ff fc01 	bl	800b708 <_Balloc>
 800bf06:	1e05      	subs	r5, r0, #0
 800bf08:	d105      	bne.n	800bf16 <__d2b+0x1e>
 800bf0a:	0002      	movs	r2, r0
 800bf0c:	4b26      	ldr	r3, [pc, #152]	; (800bfa8 <__d2b+0xb0>)
 800bf0e:	4927      	ldr	r1, [pc, #156]	; (800bfac <__d2b+0xb4>)
 800bf10:	4827      	ldr	r0, [pc, #156]	; (800bfb0 <__d2b+0xb8>)
 800bf12:	f000 fdfb 	bl	800cb0c <__assert_func>
 800bf16:	0333      	lsls	r3, r6, #12
 800bf18:	0076      	lsls	r6, r6, #1
 800bf1a:	0b1b      	lsrs	r3, r3, #12
 800bf1c:	0d76      	lsrs	r6, r6, #21
 800bf1e:	d124      	bne.n	800bf6a <__d2b+0x72>
 800bf20:	9301      	str	r3, [sp, #4]
 800bf22:	2c00      	cmp	r4, #0
 800bf24:	d027      	beq.n	800bf76 <__d2b+0x7e>
 800bf26:	4668      	mov	r0, sp
 800bf28:	9400      	str	r4, [sp, #0]
 800bf2a:	f7ff fcff 	bl	800b92c <__lo0bits>
 800bf2e:	9c00      	ldr	r4, [sp, #0]
 800bf30:	2800      	cmp	r0, #0
 800bf32:	d01e      	beq.n	800bf72 <__d2b+0x7a>
 800bf34:	9b01      	ldr	r3, [sp, #4]
 800bf36:	2120      	movs	r1, #32
 800bf38:	001a      	movs	r2, r3
 800bf3a:	1a09      	subs	r1, r1, r0
 800bf3c:	408a      	lsls	r2, r1
 800bf3e:	40c3      	lsrs	r3, r0
 800bf40:	4322      	orrs	r2, r4
 800bf42:	616a      	str	r2, [r5, #20]
 800bf44:	9301      	str	r3, [sp, #4]
 800bf46:	9c01      	ldr	r4, [sp, #4]
 800bf48:	61ac      	str	r4, [r5, #24]
 800bf4a:	1e63      	subs	r3, r4, #1
 800bf4c:	419c      	sbcs	r4, r3
 800bf4e:	3401      	adds	r4, #1
 800bf50:	612c      	str	r4, [r5, #16]
 800bf52:	2e00      	cmp	r6, #0
 800bf54:	d018      	beq.n	800bf88 <__d2b+0x90>
 800bf56:	4b17      	ldr	r3, [pc, #92]	; (800bfb4 <__d2b+0xbc>)
 800bf58:	18f6      	adds	r6, r6, r3
 800bf5a:	2335      	movs	r3, #53	; 0x35
 800bf5c:	1836      	adds	r6, r6, r0
 800bf5e:	1a18      	subs	r0, r3, r0
 800bf60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf62:	603e      	str	r6, [r7, #0]
 800bf64:	6018      	str	r0, [r3, #0]
 800bf66:	0028      	movs	r0, r5
 800bf68:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bf6a:	2280      	movs	r2, #128	; 0x80
 800bf6c:	0352      	lsls	r2, r2, #13
 800bf6e:	4313      	orrs	r3, r2
 800bf70:	e7d6      	b.n	800bf20 <__d2b+0x28>
 800bf72:	616c      	str	r4, [r5, #20]
 800bf74:	e7e7      	b.n	800bf46 <__d2b+0x4e>
 800bf76:	a801      	add	r0, sp, #4
 800bf78:	f7ff fcd8 	bl	800b92c <__lo0bits>
 800bf7c:	2401      	movs	r4, #1
 800bf7e:	9b01      	ldr	r3, [sp, #4]
 800bf80:	612c      	str	r4, [r5, #16]
 800bf82:	616b      	str	r3, [r5, #20]
 800bf84:	3020      	adds	r0, #32
 800bf86:	e7e4      	b.n	800bf52 <__d2b+0x5a>
 800bf88:	4b0b      	ldr	r3, [pc, #44]	; (800bfb8 <__d2b+0xc0>)
 800bf8a:	18c0      	adds	r0, r0, r3
 800bf8c:	4b0b      	ldr	r3, [pc, #44]	; (800bfbc <__d2b+0xc4>)
 800bf8e:	6038      	str	r0, [r7, #0]
 800bf90:	18e3      	adds	r3, r4, r3
 800bf92:	009b      	lsls	r3, r3, #2
 800bf94:	18eb      	adds	r3, r5, r3
 800bf96:	6958      	ldr	r0, [r3, #20]
 800bf98:	f7ff fcae 	bl	800b8f8 <__hi0bits>
 800bf9c:	0164      	lsls	r4, r4, #5
 800bf9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bfa0:	1a24      	subs	r4, r4, r0
 800bfa2:	601c      	str	r4, [r3, #0]
 800bfa4:	e7df      	b.n	800bf66 <__d2b+0x6e>
 800bfa6:	46c0      	nop			; (mov r8, r8)
 800bfa8:	0800d380 	.word	0x0800d380
 800bfac:	0000030a 	.word	0x0000030a
 800bfb0:	0800d470 	.word	0x0800d470
 800bfb4:	fffffbcd 	.word	0xfffffbcd
 800bfb8:	fffffbce 	.word	0xfffffbce
 800bfbc:	3fffffff 	.word	0x3fffffff

0800bfc0 <__ratio>:
 800bfc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bfc2:	b087      	sub	sp, #28
 800bfc4:	000f      	movs	r7, r1
 800bfc6:	a904      	add	r1, sp, #16
 800bfc8:	0006      	movs	r6, r0
 800bfca:	f7ff ff45 	bl	800be58 <__b2d>
 800bfce:	9000      	str	r0, [sp, #0]
 800bfd0:	9101      	str	r1, [sp, #4]
 800bfd2:	9c00      	ldr	r4, [sp, #0]
 800bfd4:	9d01      	ldr	r5, [sp, #4]
 800bfd6:	0038      	movs	r0, r7
 800bfd8:	a905      	add	r1, sp, #20
 800bfda:	f7ff ff3d 	bl	800be58 <__b2d>
 800bfde:	9002      	str	r0, [sp, #8]
 800bfe0:	9103      	str	r1, [sp, #12]
 800bfe2:	9a02      	ldr	r2, [sp, #8]
 800bfe4:	9b03      	ldr	r3, [sp, #12]
 800bfe6:	6931      	ldr	r1, [r6, #16]
 800bfe8:	6938      	ldr	r0, [r7, #16]
 800bfea:	9e05      	ldr	r6, [sp, #20]
 800bfec:	1a08      	subs	r0, r1, r0
 800bfee:	9904      	ldr	r1, [sp, #16]
 800bff0:	0140      	lsls	r0, r0, #5
 800bff2:	1b89      	subs	r1, r1, r6
 800bff4:	1841      	adds	r1, r0, r1
 800bff6:	0508      	lsls	r0, r1, #20
 800bff8:	2900      	cmp	r1, #0
 800bffa:	dd07      	ble.n	800c00c <__ratio+0x4c>
 800bffc:	9901      	ldr	r1, [sp, #4]
 800bffe:	1845      	adds	r5, r0, r1
 800c000:	0020      	movs	r0, r4
 800c002:	0029      	movs	r1, r5
 800c004:	f7f4 fdfc 	bl	8000c00 <__aeabi_ddiv>
 800c008:	b007      	add	sp, #28
 800c00a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c00c:	9903      	ldr	r1, [sp, #12]
 800c00e:	1a0b      	subs	r3, r1, r0
 800c010:	e7f6      	b.n	800c000 <__ratio+0x40>

0800c012 <__copybits>:
 800c012:	b570      	push	{r4, r5, r6, lr}
 800c014:	0014      	movs	r4, r2
 800c016:	0005      	movs	r5, r0
 800c018:	3901      	subs	r1, #1
 800c01a:	6913      	ldr	r3, [r2, #16]
 800c01c:	1149      	asrs	r1, r1, #5
 800c01e:	3101      	adds	r1, #1
 800c020:	0089      	lsls	r1, r1, #2
 800c022:	3414      	adds	r4, #20
 800c024:	009b      	lsls	r3, r3, #2
 800c026:	1841      	adds	r1, r0, r1
 800c028:	18e3      	adds	r3, r4, r3
 800c02a:	42a3      	cmp	r3, r4
 800c02c:	d80d      	bhi.n	800c04a <__copybits+0x38>
 800c02e:	0014      	movs	r4, r2
 800c030:	3411      	adds	r4, #17
 800c032:	2500      	movs	r5, #0
 800c034:	429c      	cmp	r4, r3
 800c036:	d803      	bhi.n	800c040 <__copybits+0x2e>
 800c038:	1a9b      	subs	r3, r3, r2
 800c03a:	3b11      	subs	r3, #17
 800c03c:	089b      	lsrs	r3, r3, #2
 800c03e:	009d      	lsls	r5, r3, #2
 800c040:	2300      	movs	r3, #0
 800c042:	1940      	adds	r0, r0, r5
 800c044:	4281      	cmp	r1, r0
 800c046:	d803      	bhi.n	800c050 <__copybits+0x3e>
 800c048:	bd70      	pop	{r4, r5, r6, pc}
 800c04a:	cc40      	ldmia	r4!, {r6}
 800c04c:	c540      	stmia	r5!, {r6}
 800c04e:	e7ec      	b.n	800c02a <__copybits+0x18>
 800c050:	c008      	stmia	r0!, {r3}
 800c052:	e7f7      	b.n	800c044 <__copybits+0x32>

0800c054 <__any_on>:
 800c054:	0002      	movs	r2, r0
 800c056:	6900      	ldr	r0, [r0, #16]
 800c058:	b510      	push	{r4, lr}
 800c05a:	3214      	adds	r2, #20
 800c05c:	114b      	asrs	r3, r1, #5
 800c05e:	4298      	cmp	r0, r3
 800c060:	db13      	blt.n	800c08a <__any_on+0x36>
 800c062:	dd0c      	ble.n	800c07e <__any_on+0x2a>
 800c064:	241f      	movs	r4, #31
 800c066:	0008      	movs	r0, r1
 800c068:	4020      	ands	r0, r4
 800c06a:	4221      	tst	r1, r4
 800c06c:	d007      	beq.n	800c07e <__any_on+0x2a>
 800c06e:	0099      	lsls	r1, r3, #2
 800c070:	588c      	ldr	r4, [r1, r2]
 800c072:	0021      	movs	r1, r4
 800c074:	40c1      	lsrs	r1, r0
 800c076:	4081      	lsls	r1, r0
 800c078:	2001      	movs	r0, #1
 800c07a:	428c      	cmp	r4, r1
 800c07c:	d104      	bne.n	800c088 <__any_on+0x34>
 800c07e:	009b      	lsls	r3, r3, #2
 800c080:	18d3      	adds	r3, r2, r3
 800c082:	4293      	cmp	r3, r2
 800c084:	d803      	bhi.n	800c08e <__any_on+0x3a>
 800c086:	2000      	movs	r0, #0
 800c088:	bd10      	pop	{r4, pc}
 800c08a:	0003      	movs	r3, r0
 800c08c:	e7f7      	b.n	800c07e <__any_on+0x2a>
 800c08e:	3b04      	subs	r3, #4
 800c090:	6819      	ldr	r1, [r3, #0]
 800c092:	2900      	cmp	r1, #0
 800c094:	d0f5      	beq.n	800c082 <__any_on+0x2e>
 800c096:	2001      	movs	r0, #1
 800c098:	e7f6      	b.n	800c088 <__any_on+0x34>

0800c09a <_calloc_r>:
 800c09a:	b570      	push	{r4, r5, r6, lr}
 800c09c:	0c13      	lsrs	r3, r2, #16
 800c09e:	0c0d      	lsrs	r5, r1, #16
 800c0a0:	d11e      	bne.n	800c0e0 <_calloc_r+0x46>
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d10c      	bne.n	800c0c0 <_calloc_r+0x26>
 800c0a6:	b289      	uxth	r1, r1
 800c0a8:	b294      	uxth	r4, r2
 800c0aa:	434c      	muls	r4, r1
 800c0ac:	0021      	movs	r1, r4
 800c0ae:	f000 f88d 	bl	800c1cc <_malloc_r>
 800c0b2:	1e05      	subs	r5, r0, #0
 800c0b4:	d01b      	beq.n	800c0ee <_calloc_r+0x54>
 800c0b6:	0022      	movs	r2, r4
 800c0b8:	2100      	movs	r1, #0
 800c0ba:	f7fc fa56 	bl	800856a <memset>
 800c0be:	e016      	b.n	800c0ee <_calloc_r+0x54>
 800c0c0:	1c1d      	adds	r5, r3, #0
 800c0c2:	1c0b      	adds	r3, r1, #0
 800c0c4:	b292      	uxth	r2, r2
 800c0c6:	b289      	uxth	r1, r1
 800c0c8:	b29c      	uxth	r4, r3
 800c0ca:	4351      	muls	r1, r2
 800c0cc:	b2ab      	uxth	r3, r5
 800c0ce:	4363      	muls	r3, r4
 800c0d0:	0c0c      	lsrs	r4, r1, #16
 800c0d2:	191c      	adds	r4, r3, r4
 800c0d4:	0c22      	lsrs	r2, r4, #16
 800c0d6:	d107      	bne.n	800c0e8 <_calloc_r+0x4e>
 800c0d8:	0424      	lsls	r4, r4, #16
 800c0da:	b289      	uxth	r1, r1
 800c0dc:	430c      	orrs	r4, r1
 800c0de:	e7e5      	b.n	800c0ac <_calloc_r+0x12>
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d101      	bne.n	800c0e8 <_calloc_r+0x4e>
 800c0e4:	1c13      	adds	r3, r2, #0
 800c0e6:	e7ed      	b.n	800c0c4 <_calloc_r+0x2a>
 800c0e8:	230c      	movs	r3, #12
 800c0ea:	2500      	movs	r5, #0
 800c0ec:	6003      	str	r3, [r0, #0]
 800c0ee:	0028      	movs	r0, r5
 800c0f0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c0f4 <_free_r>:
 800c0f4:	b570      	push	{r4, r5, r6, lr}
 800c0f6:	0005      	movs	r5, r0
 800c0f8:	2900      	cmp	r1, #0
 800c0fa:	d010      	beq.n	800c11e <_free_r+0x2a>
 800c0fc:	1f0c      	subs	r4, r1, #4
 800c0fe:	6823      	ldr	r3, [r4, #0]
 800c100:	2b00      	cmp	r3, #0
 800c102:	da00      	bge.n	800c106 <_free_r+0x12>
 800c104:	18e4      	adds	r4, r4, r3
 800c106:	0028      	movs	r0, r5
 800c108:	f000 fea0 	bl	800ce4c <__malloc_lock>
 800c10c:	4a1d      	ldr	r2, [pc, #116]	; (800c184 <_free_r+0x90>)
 800c10e:	6813      	ldr	r3, [r2, #0]
 800c110:	2b00      	cmp	r3, #0
 800c112:	d105      	bne.n	800c120 <_free_r+0x2c>
 800c114:	6063      	str	r3, [r4, #4]
 800c116:	6014      	str	r4, [r2, #0]
 800c118:	0028      	movs	r0, r5
 800c11a:	f000 fe9f 	bl	800ce5c <__malloc_unlock>
 800c11e:	bd70      	pop	{r4, r5, r6, pc}
 800c120:	42a3      	cmp	r3, r4
 800c122:	d908      	bls.n	800c136 <_free_r+0x42>
 800c124:	6821      	ldr	r1, [r4, #0]
 800c126:	1860      	adds	r0, r4, r1
 800c128:	4283      	cmp	r3, r0
 800c12a:	d1f3      	bne.n	800c114 <_free_r+0x20>
 800c12c:	6818      	ldr	r0, [r3, #0]
 800c12e:	685b      	ldr	r3, [r3, #4]
 800c130:	1841      	adds	r1, r0, r1
 800c132:	6021      	str	r1, [r4, #0]
 800c134:	e7ee      	b.n	800c114 <_free_r+0x20>
 800c136:	001a      	movs	r2, r3
 800c138:	685b      	ldr	r3, [r3, #4]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d001      	beq.n	800c142 <_free_r+0x4e>
 800c13e:	42a3      	cmp	r3, r4
 800c140:	d9f9      	bls.n	800c136 <_free_r+0x42>
 800c142:	6811      	ldr	r1, [r2, #0]
 800c144:	1850      	adds	r0, r2, r1
 800c146:	42a0      	cmp	r0, r4
 800c148:	d10b      	bne.n	800c162 <_free_r+0x6e>
 800c14a:	6820      	ldr	r0, [r4, #0]
 800c14c:	1809      	adds	r1, r1, r0
 800c14e:	1850      	adds	r0, r2, r1
 800c150:	6011      	str	r1, [r2, #0]
 800c152:	4283      	cmp	r3, r0
 800c154:	d1e0      	bne.n	800c118 <_free_r+0x24>
 800c156:	6818      	ldr	r0, [r3, #0]
 800c158:	685b      	ldr	r3, [r3, #4]
 800c15a:	1841      	adds	r1, r0, r1
 800c15c:	6011      	str	r1, [r2, #0]
 800c15e:	6053      	str	r3, [r2, #4]
 800c160:	e7da      	b.n	800c118 <_free_r+0x24>
 800c162:	42a0      	cmp	r0, r4
 800c164:	d902      	bls.n	800c16c <_free_r+0x78>
 800c166:	230c      	movs	r3, #12
 800c168:	602b      	str	r3, [r5, #0]
 800c16a:	e7d5      	b.n	800c118 <_free_r+0x24>
 800c16c:	6821      	ldr	r1, [r4, #0]
 800c16e:	1860      	adds	r0, r4, r1
 800c170:	4283      	cmp	r3, r0
 800c172:	d103      	bne.n	800c17c <_free_r+0x88>
 800c174:	6818      	ldr	r0, [r3, #0]
 800c176:	685b      	ldr	r3, [r3, #4]
 800c178:	1841      	adds	r1, r0, r1
 800c17a:	6021      	str	r1, [r4, #0]
 800c17c:	6063      	str	r3, [r4, #4]
 800c17e:	6054      	str	r4, [r2, #4]
 800c180:	e7ca      	b.n	800c118 <_free_r+0x24>
 800c182:	46c0      	nop			; (mov r8, r8)
 800c184:	200005c4 	.word	0x200005c4

0800c188 <sbrk_aligned>:
 800c188:	b570      	push	{r4, r5, r6, lr}
 800c18a:	4e0f      	ldr	r6, [pc, #60]	; (800c1c8 <sbrk_aligned+0x40>)
 800c18c:	000d      	movs	r5, r1
 800c18e:	6831      	ldr	r1, [r6, #0]
 800c190:	0004      	movs	r4, r0
 800c192:	2900      	cmp	r1, #0
 800c194:	d102      	bne.n	800c19c <sbrk_aligned+0x14>
 800c196:	f000 fb59 	bl	800c84c <_sbrk_r>
 800c19a:	6030      	str	r0, [r6, #0]
 800c19c:	0029      	movs	r1, r5
 800c19e:	0020      	movs	r0, r4
 800c1a0:	f000 fb54 	bl	800c84c <_sbrk_r>
 800c1a4:	1c43      	adds	r3, r0, #1
 800c1a6:	d00a      	beq.n	800c1be <sbrk_aligned+0x36>
 800c1a8:	2303      	movs	r3, #3
 800c1aa:	1cc5      	adds	r5, r0, #3
 800c1ac:	439d      	bics	r5, r3
 800c1ae:	42a8      	cmp	r0, r5
 800c1b0:	d007      	beq.n	800c1c2 <sbrk_aligned+0x3a>
 800c1b2:	1a29      	subs	r1, r5, r0
 800c1b4:	0020      	movs	r0, r4
 800c1b6:	f000 fb49 	bl	800c84c <_sbrk_r>
 800c1ba:	1c43      	adds	r3, r0, #1
 800c1bc:	d101      	bne.n	800c1c2 <sbrk_aligned+0x3a>
 800c1be:	2501      	movs	r5, #1
 800c1c0:	426d      	negs	r5, r5
 800c1c2:	0028      	movs	r0, r5
 800c1c4:	bd70      	pop	{r4, r5, r6, pc}
 800c1c6:	46c0      	nop			; (mov r8, r8)
 800c1c8:	200005c8 	.word	0x200005c8

0800c1cc <_malloc_r>:
 800c1cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c1ce:	2203      	movs	r2, #3
 800c1d0:	1ccb      	adds	r3, r1, #3
 800c1d2:	4393      	bics	r3, r2
 800c1d4:	3308      	adds	r3, #8
 800c1d6:	0006      	movs	r6, r0
 800c1d8:	001f      	movs	r7, r3
 800c1da:	2b0c      	cmp	r3, #12
 800c1dc:	d232      	bcs.n	800c244 <_malloc_r+0x78>
 800c1de:	270c      	movs	r7, #12
 800c1e0:	42b9      	cmp	r1, r7
 800c1e2:	d831      	bhi.n	800c248 <_malloc_r+0x7c>
 800c1e4:	0030      	movs	r0, r6
 800c1e6:	f000 fe31 	bl	800ce4c <__malloc_lock>
 800c1ea:	4d32      	ldr	r5, [pc, #200]	; (800c2b4 <_malloc_r+0xe8>)
 800c1ec:	682b      	ldr	r3, [r5, #0]
 800c1ee:	001c      	movs	r4, r3
 800c1f0:	2c00      	cmp	r4, #0
 800c1f2:	d12e      	bne.n	800c252 <_malloc_r+0x86>
 800c1f4:	0039      	movs	r1, r7
 800c1f6:	0030      	movs	r0, r6
 800c1f8:	f7ff ffc6 	bl	800c188 <sbrk_aligned>
 800c1fc:	0004      	movs	r4, r0
 800c1fe:	1c43      	adds	r3, r0, #1
 800c200:	d11e      	bne.n	800c240 <_malloc_r+0x74>
 800c202:	682c      	ldr	r4, [r5, #0]
 800c204:	0025      	movs	r5, r4
 800c206:	2d00      	cmp	r5, #0
 800c208:	d14a      	bne.n	800c2a0 <_malloc_r+0xd4>
 800c20a:	6823      	ldr	r3, [r4, #0]
 800c20c:	0029      	movs	r1, r5
 800c20e:	18e3      	adds	r3, r4, r3
 800c210:	0030      	movs	r0, r6
 800c212:	9301      	str	r3, [sp, #4]
 800c214:	f000 fb1a 	bl	800c84c <_sbrk_r>
 800c218:	9b01      	ldr	r3, [sp, #4]
 800c21a:	4283      	cmp	r3, r0
 800c21c:	d143      	bne.n	800c2a6 <_malloc_r+0xda>
 800c21e:	6823      	ldr	r3, [r4, #0]
 800c220:	3703      	adds	r7, #3
 800c222:	1aff      	subs	r7, r7, r3
 800c224:	2303      	movs	r3, #3
 800c226:	439f      	bics	r7, r3
 800c228:	3708      	adds	r7, #8
 800c22a:	2f0c      	cmp	r7, #12
 800c22c:	d200      	bcs.n	800c230 <_malloc_r+0x64>
 800c22e:	270c      	movs	r7, #12
 800c230:	0039      	movs	r1, r7
 800c232:	0030      	movs	r0, r6
 800c234:	f7ff ffa8 	bl	800c188 <sbrk_aligned>
 800c238:	1c43      	adds	r3, r0, #1
 800c23a:	d034      	beq.n	800c2a6 <_malloc_r+0xda>
 800c23c:	6823      	ldr	r3, [r4, #0]
 800c23e:	19df      	adds	r7, r3, r7
 800c240:	6027      	str	r7, [r4, #0]
 800c242:	e013      	b.n	800c26c <_malloc_r+0xa0>
 800c244:	2b00      	cmp	r3, #0
 800c246:	dacb      	bge.n	800c1e0 <_malloc_r+0x14>
 800c248:	230c      	movs	r3, #12
 800c24a:	2500      	movs	r5, #0
 800c24c:	6033      	str	r3, [r6, #0]
 800c24e:	0028      	movs	r0, r5
 800c250:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c252:	6822      	ldr	r2, [r4, #0]
 800c254:	1bd1      	subs	r1, r2, r7
 800c256:	d420      	bmi.n	800c29a <_malloc_r+0xce>
 800c258:	290b      	cmp	r1, #11
 800c25a:	d917      	bls.n	800c28c <_malloc_r+0xc0>
 800c25c:	19e2      	adds	r2, r4, r7
 800c25e:	6027      	str	r7, [r4, #0]
 800c260:	42a3      	cmp	r3, r4
 800c262:	d111      	bne.n	800c288 <_malloc_r+0xbc>
 800c264:	602a      	str	r2, [r5, #0]
 800c266:	6863      	ldr	r3, [r4, #4]
 800c268:	6011      	str	r1, [r2, #0]
 800c26a:	6053      	str	r3, [r2, #4]
 800c26c:	0030      	movs	r0, r6
 800c26e:	0025      	movs	r5, r4
 800c270:	f000 fdf4 	bl	800ce5c <__malloc_unlock>
 800c274:	2207      	movs	r2, #7
 800c276:	350b      	adds	r5, #11
 800c278:	1d23      	adds	r3, r4, #4
 800c27a:	4395      	bics	r5, r2
 800c27c:	1aea      	subs	r2, r5, r3
 800c27e:	429d      	cmp	r5, r3
 800c280:	d0e5      	beq.n	800c24e <_malloc_r+0x82>
 800c282:	1b5b      	subs	r3, r3, r5
 800c284:	50a3      	str	r3, [r4, r2]
 800c286:	e7e2      	b.n	800c24e <_malloc_r+0x82>
 800c288:	605a      	str	r2, [r3, #4]
 800c28a:	e7ec      	b.n	800c266 <_malloc_r+0x9a>
 800c28c:	6862      	ldr	r2, [r4, #4]
 800c28e:	42a3      	cmp	r3, r4
 800c290:	d101      	bne.n	800c296 <_malloc_r+0xca>
 800c292:	602a      	str	r2, [r5, #0]
 800c294:	e7ea      	b.n	800c26c <_malloc_r+0xa0>
 800c296:	605a      	str	r2, [r3, #4]
 800c298:	e7e8      	b.n	800c26c <_malloc_r+0xa0>
 800c29a:	0023      	movs	r3, r4
 800c29c:	6864      	ldr	r4, [r4, #4]
 800c29e:	e7a7      	b.n	800c1f0 <_malloc_r+0x24>
 800c2a0:	002c      	movs	r4, r5
 800c2a2:	686d      	ldr	r5, [r5, #4]
 800c2a4:	e7af      	b.n	800c206 <_malloc_r+0x3a>
 800c2a6:	230c      	movs	r3, #12
 800c2a8:	0030      	movs	r0, r6
 800c2aa:	6033      	str	r3, [r6, #0]
 800c2ac:	f000 fdd6 	bl	800ce5c <__malloc_unlock>
 800c2b0:	e7cd      	b.n	800c24e <_malloc_r+0x82>
 800c2b2:	46c0      	nop			; (mov r8, r8)
 800c2b4:	200005c4 	.word	0x200005c4

0800c2b8 <__ssputs_r>:
 800c2b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c2ba:	688e      	ldr	r6, [r1, #8]
 800c2bc:	b085      	sub	sp, #20
 800c2be:	0007      	movs	r7, r0
 800c2c0:	000c      	movs	r4, r1
 800c2c2:	9203      	str	r2, [sp, #12]
 800c2c4:	9301      	str	r3, [sp, #4]
 800c2c6:	429e      	cmp	r6, r3
 800c2c8:	d83c      	bhi.n	800c344 <__ssputs_r+0x8c>
 800c2ca:	2390      	movs	r3, #144	; 0x90
 800c2cc:	898a      	ldrh	r2, [r1, #12]
 800c2ce:	00db      	lsls	r3, r3, #3
 800c2d0:	421a      	tst	r2, r3
 800c2d2:	d034      	beq.n	800c33e <__ssputs_r+0x86>
 800c2d4:	6909      	ldr	r1, [r1, #16]
 800c2d6:	6823      	ldr	r3, [r4, #0]
 800c2d8:	6960      	ldr	r0, [r4, #20]
 800c2da:	1a5b      	subs	r3, r3, r1
 800c2dc:	9302      	str	r3, [sp, #8]
 800c2de:	2303      	movs	r3, #3
 800c2e0:	4343      	muls	r3, r0
 800c2e2:	0fdd      	lsrs	r5, r3, #31
 800c2e4:	18ed      	adds	r5, r5, r3
 800c2e6:	9b01      	ldr	r3, [sp, #4]
 800c2e8:	9802      	ldr	r0, [sp, #8]
 800c2ea:	3301      	adds	r3, #1
 800c2ec:	181b      	adds	r3, r3, r0
 800c2ee:	106d      	asrs	r5, r5, #1
 800c2f0:	42ab      	cmp	r3, r5
 800c2f2:	d900      	bls.n	800c2f6 <__ssputs_r+0x3e>
 800c2f4:	001d      	movs	r5, r3
 800c2f6:	0553      	lsls	r3, r2, #21
 800c2f8:	d532      	bpl.n	800c360 <__ssputs_r+0xa8>
 800c2fa:	0029      	movs	r1, r5
 800c2fc:	0038      	movs	r0, r7
 800c2fe:	f7ff ff65 	bl	800c1cc <_malloc_r>
 800c302:	1e06      	subs	r6, r0, #0
 800c304:	d109      	bne.n	800c31a <__ssputs_r+0x62>
 800c306:	230c      	movs	r3, #12
 800c308:	603b      	str	r3, [r7, #0]
 800c30a:	2340      	movs	r3, #64	; 0x40
 800c30c:	2001      	movs	r0, #1
 800c30e:	89a2      	ldrh	r2, [r4, #12]
 800c310:	4240      	negs	r0, r0
 800c312:	4313      	orrs	r3, r2
 800c314:	81a3      	strh	r3, [r4, #12]
 800c316:	b005      	add	sp, #20
 800c318:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c31a:	9a02      	ldr	r2, [sp, #8]
 800c31c:	6921      	ldr	r1, [r4, #16]
 800c31e:	f7fc f91b 	bl	8008558 <memcpy>
 800c322:	89a3      	ldrh	r3, [r4, #12]
 800c324:	4a14      	ldr	r2, [pc, #80]	; (800c378 <__ssputs_r+0xc0>)
 800c326:	401a      	ands	r2, r3
 800c328:	2380      	movs	r3, #128	; 0x80
 800c32a:	4313      	orrs	r3, r2
 800c32c:	81a3      	strh	r3, [r4, #12]
 800c32e:	9b02      	ldr	r3, [sp, #8]
 800c330:	6126      	str	r6, [r4, #16]
 800c332:	18f6      	adds	r6, r6, r3
 800c334:	6026      	str	r6, [r4, #0]
 800c336:	6165      	str	r5, [r4, #20]
 800c338:	9e01      	ldr	r6, [sp, #4]
 800c33a:	1aed      	subs	r5, r5, r3
 800c33c:	60a5      	str	r5, [r4, #8]
 800c33e:	9b01      	ldr	r3, [sp, #4]
 800c340:	429e      	cmp	r6, r3
 800c342:	d900      	bls.n	800c346 <__ssputs_r+0x8e>
 800c344:	9e01      	ldr	r6, [sp, #4]
 800c346:	0032      	movs	r2, r6
 800c348:	9903      	ldr	r1, [sp, #12]
 800c34a:	6820      	ldr	r0, [r4, #0]
 800c34c:	f000 fd6a 	bl	800ce24 <memmove>
 800c350:	68a3      	ldr	r3, [r4, #8]
 800c352:	2000      	movs	r0, #0
 800c354:	1b9b      	subs	r3, r3, r6
 800c356:	60a3      	str	r3, [r4, #8]
 800c358:	6823      	ldr	r3, [r4, #0]
 800c35a:	199e      	adds	r6, r3, r6
 800c35c:	6026      	str	r6, [r4, #0]
 800c35e:	e7da      	b.n	800c316 <__ssputs_r+0x5e>
 800c360:	002a      	movs	r2, r5
 800c362:	0038      	movs	r0, r7
 800c364:	f000 fd82 	bl	800ce6c <_realloc_r>
 800c368:	1e06      	subs	r6, r0, #0
 800c36a:	d1e0      	bne.n	800c32e <__ssputs_r+0x76>
 800c36c:	0038      	movs	r0, r7
 800c36e:	6921      	ldr	r1, [r4, #16]
 800c370:	f7ff fec0 	bl	800c0f4 <_free_r>
 800c374:	e7c7      	b.n	800c306 <__ssputs_r+0x4e>
 800c376:	46c0      	nop			; (mov r8, r8)
 800c378:	fffffb7f 	.word	0xfffffb7f

0800c37c <_svfiprintf_r>:
 800c37c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c37e:	b0a1      	sub	sp, #132	; 0x84
 800c380:	9003      	str	r0, [sp, #12]
 800c382:	001d      	movs	r5, r3
 800c384:	898b      	ldrh	r3, [r1, #12]
 800c386:	000f      	movs	r7, r1
 800c388:	0016      	movs	r6, r2
 800c38a:	061b      	lsls	r3, r3, #24
 800c38c:	d511      	bpl.n	800c3b2 <_svfiprintf_r+0x36>
 800c38e:	690b      	ldr	r3, [r1, #16]
 800c390:	2b00      	cmp	r3, #0
 800c392:	d10e      	bne.n	800c3b2 <_svfiprintf_r+0x36>
 800c394:	2140      	movs	r1, #64	; 0x40
 800c396:	f7ff ff19 	bl	800c1cc <_malloc_r>
 800c39a:	6038      	str	r0, [r7, #0]
 800c39c:	6138      	str	r0, [r7, #16]
 800c39e:	2800      	cmp	r0, #0
 800c3a0:	d105      	bne.n	800c3ae <_svfiprintf_r+0x32>
 800c3a2:	230c      	movs	r3, #12
 800c3a4:	9a03      	ldr	r2, [sp, #12]
 800c3a6:	3801      	subs	r0, #1
 800c3a8:	6013      	str	r3, [r2, #0]
 800c3aa:	b021      	add	sp, #132	; 0x84
 800c3ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c3ae:	2340      	movs	r3, #64	; 0x40
 800c3b0:	617b      	str	r3, [r7, #20]
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	ac08      	add	r4, sp, #32
 800c3b6:	6163      	str	r3, [r4, #20]
 800c3b8:	3320      	adds	r3, #32
 800c3ba:	7663      	strb	r3, [r4, #25]
 800c3bc:	3310      	adds	r3, #16
 800c3be:	76a3      	strb	r3, [r4, #26]
 800c3c0:	9507      	str	r5, [sp, #28]
 800c3c2:	0035      	movs	r5, r6
 800c3c4:	782b      	ldrb	r3, [r5, #0]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d001      	beq.n	800c3ce <_svfiprintf_r+0x52>
 800c3ca:	2b25      	cmp	r3, #37	; 0x25
 800c3cc:	d147      	bne.n	800c45e <_svfiprintf_r+0xe2>
 800c3ce:	1bab      	subs	r3, r5, r6
 800c3d0:	9305      	str	r3, [sp, #20]
 800c3d2:	42b5      	cmp	r5, r6
 800c3d4:	d00c      	beq.n	800c3f0 <_svfiprintf_r+0x74>
 800c3d6:	0032      	movs	r2, r6
 800c3d8:	0039      	movs	r1, r7
 800c3da:	9803      	ldr	r0, [sp, #12]
 800c3dc:	f7ff ff6c 	bl	800c2b8 <__ssputs_r>
 800c3e0:	1c43      	adds	r3, r0, #1
 800c3e2:	d100      	bne.n	800c3e6 <_svfiprintf_r+0x6a>
 800c3e4:	e0ae      	b.n	800c544 <_svfiprintf_r+0x1c8>
 800c3e6:	6962      	ldr	r2, [r4, #20]
 800c3e8:	9b05      	ldr	r3, [sp, #20]
 800c3ea:	4694      	mov	ip, r2
 800c3ec:	4463      	add	r3, ip
 800c3ee:	6163      	str	r3, [r4, #20]
 800c3f0:	782b      	ldrb	r3, [r5, #0]
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d100      	bne.n	800c3f8 <_svfiprintf_r+0x7c>
 800c3f6:	e0a5      	b.n	800c544 <_svfiprintf_r+0x1c8>
 800c3f8:	2201      	movs	r2, #1
 800c3fa:	2300      	movs	r3, #0
 800c3fc:	4252      	negs	r2, r2
 800c3fe:	6062      	str	r2, [r4, #4]
 800c400:	a904      	add	r1, sp, #16
 800c402:	3254      	adds	r2, #84	; 0x54
 800c404:	1852      	adds	r2, r2, r1
 800c406:	1c6e      	adds	r6, r5, #1
 800c408:	6023      	str	r3, [r4, #0]
 800c40a:	60e3      	str	r3, [r4, #12]
 800c40c:	60a3      	str	r3, [r4, #8]
 800c40e:	7013      	strb	r3, [r2, #0]
 800c410:	65a3      	str	r3, [r4, #88]	; 0x58
 800c412:	2205      	movs	r2, #5
 800c414:	7831      	ldrb	r1, [r6, #0]
 800c416:	4854      	ldr	r0, [pc, #336]	; (800c568 <_svfiprintf_r+0x1ec>)
 800c418:	f7ff f96a 	bl	800b6f0 <memchr>
 800c41c:	1c75      	adds	r5, r6, #1
 800c41e:	2800      	cmp	r0, #0
 800c420:	d11f      	bne.n	800c462 <_svfiprintf_r+0xe6>
 800c422:	6822      	ldr	r2, [r4, #0]
 800c424:	06d3      	lsls	r3, r2, #27
 800c426:	d504      	bpl.n	800c432 <_svfiprintf_r+0xb6>
 800c428:	2353      	movs	r3, #83	; 0x53
 800c42a:	a904      	add	r1, sp, #16
 800c42c:	185b      	adds	r3, r3, r1
 800c42e:	2120      	movs	r1, #32
 800c430:	7019      	strb	r1, [r3, #0]
 800c432:	0713      	lsls	r3, r2, #28
 800c434:	d504      	bpl.n	800c440 <_svfiprintf_r+0xc4>
 800c436:	2353      	movs	r3, #83	; 0x53
 800c438:	a904      	add	r1, sp, #16
 800c43a:	185b      	adds	r3, r3, r1
 800c43c:	212b      	movs	r1, #43	; 0x2b
 800c43e:	7019      	strb	r1, [r3, #0]
 800c440:	7833      	ldrb	r3, [r6, #0]
 800c442:	2b2a      	cmp	r3, #42	; 0x2a
 800c444:	d016      	beq.n	800c474 <_svfiprintf_r+0xf8>
 800c446:	0035      	movs	r5, r6
 800c448:	2100      	movs	r1, #0
 800c44a:	200a      	movs	r0, #10
 800c44c:	68e3      	ldr	r3, [r4, #12]
 800c44e:	782a      	ldrb	r2, [r5, #0]
 800c450:	1c6e      	adds	r6, r5, #1
 800c452:	3a30      	subs	r2, #48	; 0x30
 800c454:	2a09      	cmp	r2, #9
 800c456:	d94e      	bls.n	800c4f6 <_svfiprintf_r+0x17a>
 800c458:	2900      	cmp	r1, #0
 800c45a:	d111      	bne.n	800c480 <_svfiprintf_r+0x104>
 800c45c:	e017      	b.n	800c48e <_svfiprintf_r+0x112>
 800c45e:	3501      	adds	r5, #1
 800c460:	e7b0      	b.n	800c3c4 <_svfiprintf_r+0x48>
 800c462:	4b41      	ldr	r3, [pc, #260]	; (800c568 <_svfiprintf_r+0x1ec>)
 800c464:	6822      	ldr	r2, [r4, #0]
 800c466:	1ac0      	subs	r0, r0, r3
 800c468:	2301      	movs	r3, #1
 800c46a:	4083      	lsls	r3, r0
 800c46c:	4313      	orrs	r3, r2
 800c46e:	002e      	movs	r6, r5
 800c470:	6023      	str	r3, [r4, #0]
 800c472:	e7ce      	b.n	800c412 <_svfiprintf_r+0x96>
 800c474:	9b07      	ldr	r3, [sp, #28]
 800c476:	1d19      	adds	r1, r3, #4
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	9107      	str	r1, [sp, #28]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	db01      	blt.n	800c484 <_svfiprintf_r+0x108>
 800c480:	930b      	str	r3, [sp, #44]	; 0x2c
 800c482:	e004      	b.n	800c48e <_svfiprintf_r+0x112>
 800c484:	425b      	negs	r3, r3
 800c486:	60e3      	str	r3, [r4, #12]
 800c488:	2302      	movs	r3, #2
 800c48a:	4313      	orrs	r3, r2
 800c48c:	6023      	str	r3, [r4, #0]
 800c48e:	782b      	ldrb	r3, [r5, #0]
 800c490:	2b2e      	cmp	r3, #46	; 0x2e
 800c492:	d10a      	bne.n	800c4aa <_svfiprintf_r+0x12e>
 800c494:	786b      	ldrb	r3, [r5, #1]
 800c496:	2b2a      	cmp	r3, #42	; 0x2a
 800c498:	d135      	bne.n	800c506 <_svfiprintf_r+0x18a>
 800c49a:	9b07      	ldr	r3, [sp, #28]
 800c49c:	3502      	adds	r5, #2
 800c49e:	1d1a      	adds	r2, r3, #4
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	9207      	str	r2, [sp, #28]
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	db2b      	blt.n	800c500 <_svfiprintf_r+0x184>
 800c4a8:	9309      	str	r3, [sp, #36]	; 0x24
 800c4aa:	4e30      	ldr	r6, [pc, #192]	; (800c56c <_svfiprintf_r+0x1f0>)
 800c4ac:	2203      	movs	r2, #3
 800c4ae:	0030      	movs	r0, r6
 800c4b0:	7829      	ldrb	r1, [r5, #0]
 800c4b2:	f7ff f91d 	bl	800b6f0 <memchr>
 800c4b6:	2800      	cmp	r0, #0
 800c4b8:	d006      	beq.n	800c4c8 <_svfiprintf_r+0x14c>
 800c4ba:	2340      	movs	r3, #64	; 0x40
 800c4bc:	1b80      	subs	r0, r0, r6
 800c4be:	4083      	lsls	r3, r0
 800c4c0:	6822      	ldr	r2, [r4, #0]
 800c4c2:	3501      	adds	r5, #1
 800c4c4:	4313      	orrs	r3, r2
 800c4c6:	6023      	str	r3, [r4, #0]
 800c4c8:	7829      	ldrb	r1, [r5, #0]
 800c4ca:	2206      	movs	r2, #6
 800c4cc:	4828      	ldr	r0, [pc, #160]	; (800c570 <_svfiprintf_r+0x1f4>)
 800c4ce:	1c6e      	adds	r6, r5, #1
 800c4d0:	7621      	strb	r1, [r4, #24]
 800c4d2:	f7ff f90d 	bl	800b6f0 <memchr>
 800c4d6:	2800      	cmp	r0, #0
 800c4d8:	d03c      	beq.n	800c554 <_svfiprintf_r+0x1d8>
 800c4da:	4b26      	ldr	r3, [pc, #152]	; (800c574 <_svfiprintf_r+0x1f8>)
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d125      	bne.n	800c52c <_svfiprintf_r+0x1b0>
 800c4e0:	2207      	movs	r2, #7
 800c4e2:	9b07      	ldr	r3, [sp, #28]
 800c4e4:	3307      	adds	r3, #7
 800c4e6:	4393      	bics	r3, r2
 800c4e8:	3308      	adds	r3, #8
 800c4ea:	9307      	str	r3, [sp, #28]
 800c4ec:	6963      	ldr	r3, [r4, #20]
 800c4ee:	9a04      	ldr	r2, [sp, #16]
 800c4f0:	189b      	adds	r3, r3, r2
 800c4f2:	6163      	str	r3, [r4, #20]
 800c4f4:	e765      	b.n	800c3c2 <_svfiprintf_r+0x46>
 800c4f6:	4343      	muls	r3, r0
 800c4f8:	0035      	movs	r5, r6
 800c4fa:	2101      	movs	r1, #1
 800c4fc:	189b      	adds	r3, r3, r2
 800c4fe:	e7a6      	b.n	800c44e <_svfiprintf_r+0xd2>
 800c500:	2301      	movs	r3, #1
 800c502:	425b      	negs	r3, r3
 800c504:	e7d0      	b.n	800c4a8 <_svfiprintf_r+0x12c>
 800c506:	2300      	movs	r3, #0
 800c508:	200a      	movs	r0, #10
 800c50a:	001a      	movs	r2, r3
 800c50c:	3501      	adds	r5, #1
 800c50e:	6063      	str	r3, [r4, #4]
 800c510:	7829      	ldrb	r1, [r5, #0]
 800c512:	1c6e      	adds	r6, r5, #1
 800c514:	3930      	subs	r1, #48	; 0x30
 800c516:	2909      	cmp	r1, #9
 800c518:	d903      	bls.n	800c522 <_svfiprintf_r+0x1a6>
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d0c5      	beq.n	800c4aa <_svfiprintf_r+0x12e>
 800c51e:	9209      	str	r2, [sp, #36]	; 0x24
 800c520:	e7c3      	b.n	800c4aa <_svfiprintf_r+0x12e>
 800c522:	4342      	muls	r2, r0
 800c524:	0035      	movs	r5, r6
 800c526:	2301      	movs	r3, #1
 800c528:	1852      	adds	r2, r2, r1
 800c52a:	e7f1      	b.n	800c510 <_svfiprintf_r+0x194>
 800c52c:	ab07      	add	r3, sp, #28
 800c52e:	9300      	str	r3, [sp, #0]
 800c530:	003a      	movs	r2, r7
 800c532:	0021      	movs	r1, r4
 800c534:	4b10      	ldr	r3, [pc, #64]	; (800c578 <_svfiprintf_r+0x1fc>)
 800c536:	9803      	ldr	r0, [sp, #12]
 800c538:	f7fc f8ca 	bl	80086d0 <_printf_float>
 800c53c:	9004      	str	r0, [sp, #16]
 800c53e:	9b04      	ldr	r3, [sp, #16]
 800c540:	3301      	adds	r3, #1
 800c542:	d1d3      	bne.n	800c4ec <_svfiprintf_r+0x170>
 800c544:	89bb      	ldrh	r3, [r7, #12]
 800c546:	980d      	ldr	r0, [sp, #52]	; 0x34
 800c548:	065b      	lsls	r3, r3, #25
 800c54a:	d400      	bmi.n	800c54e <_svfiprintf_r+0x1d2>
 800c54c:	e72d      	b.n	800c3aa <_svfiprintf_r+0x2e>
 800c54e:	2001      	movs	r0, #1
 800c550:	4240      	negs	r0, r0
 800c552:	e72a      	b.n	800c3aa <_svfiprintf_r+0x2e>
 800c554:	ab07      	add	r3, sp, #28
 800c556:	9300      	str	r3, [sp, #0]
 800c558:	003a      	movs	r2, r7
 800c55a:	0021      	movs	r1, r4
 800c55c:	4b06      	ldr	r3, [pc, #24]	; (800c578 <_svfiprintf_r+0x1fc>)
 800c55e:	9803      	ldr	r0, [sp, #12]
 800c560:	f7fc fb68 	bl	8008c34 <_printf_i>
 800c564:	e7ea      	b.n	800c53c <_svfiprintf_r+0x1c0>
 800c566:	46c0      	nop			; (mov r8, r8)
 800c568:	0800d5cc 	.word	0x0800d5cc
 800c56c:	0800d5d2 	.word	0x0800d5d2
 800c570:	0800d5d6 	.word	0x0800d5d6
 800c574:	080086d1 	.word	0x080086d1
 800c578:	0800c2b9 	.word	0x0800c2b9

0800c57c <__sfputc_r>:
 800c57c:	6893      	ldr	r3, [r2, #8]
 800c57e:	b510      	push	{r4, lr}
 800c580:	3b01      	subs	r3, #1
 800c582:	6093      	str	r3, [r2, #8]
 800c584:	2b00      	cmp	r3, #0
 800c586:	da04      	bge.n	800c592 <__sfputc_r+0x16>
 800c588:	6994      	ldr	r4, [r2, #24]
 800c58a:	42a3      	cmp	r3, r4
 800c58c:	db07      	blt.n	800c59e <__sfputc_r+0x22>
 800c58e:	290a      	cmp	r1, #10
 800c590:	d005      	beq.n	800c59e <__sfputc_r+0x22>
 800c592:	6813      	ldr	r3, [r2, #0]
 800c594:	1c58      	adds	r0, r3, #1
 800c596:	6010      	str	r0, [r2, #0]
 800c598:	7019      	strb	r1, [r3, #0]
 800c59a:	0008      	movs	r0, r1
 800c59c:	bd10      	pop	{r4, pc}
 800c59e:	f000 f9c5 	bl	800c92c <__swbuf_r>
 800c5a2:	0001      	movs	r1, r0
 800c5a4:	e7f9      	b.n	800c59a <__sfputc_r+0x1e>

0800c5a6 <__sfputs_r>:
 800c5a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5a8:	0006      	movs	r6, r0
 800c5aa:	000f      	movs	r7, r1
 800c5ac:	0014      	movs	r4, r2
 800c5ae:	18d5      	adds	r5, r2, r3
 800c5b0:	42ac      	cmp	r4, r5
 800c5b2:	d101      	bne.n	800c5b8 <__sfputs_r+0x12>
 800c5b4:	2000      	movs	r0, #0
 800c5b6:	e007      	b.n	800c5c8 <__sfputs_r+0x22>
 800c5b8:	7821      	ldrb	r1, [r4, #0]
 800c5ba:	003a      	movs	r2, r7
 800c5bc:	0030      	movs	r0, r6
 800c5be:	f7ff ffdd 	bl	800c57c <__sfputc_r>
 800c5c2:	3401      	adds	r4, #1
 800c5c4:	1c43      	adds	r3, r0, #1
 800c5c6:	d1f3      	bne.n	800c5b0 <__sfputs_r+0xa>
 800c5c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c5cc <_vfiprintf_r>:
 800c5cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c5ce:	b0a1      	sub	sp, #132	; 0x84
 800c5d0:	0006      	movs	r6, r0
 800c5d2:	000c      	movs	r4, r1
 800c5d4:	001f      	movs	r7, r3
 800c5d6:	9203      	str	r2, [sp, #12]
 800c5d8:	2800      	cmp	r0, #0
 800c5da:	d004      	beq.n	800c5e6 <_vfiprintf_r+0x1a>
 800c5dc:	6983      	ldr	r3, [r0, #24]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d101      	bne.n	800c5e6 <_vfiprintf_r+0x1a>
 800c5e2:	f7fe fc4d 	bl	800ae80 <__sinit>
 800c5e6:	4b8e      	ldr	r3, [pc, #568]	; (800c820 <_vfiprintf_r+0x254>)
 800c5e8:	429c      	cmp	r4, r3
 800c5ea:	d11c      	bne.n	800c626 <_vfiprintf_r+0x5a>
 800c5ec:	6874      	ldr	r4, [r6, #4]
 800c5ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c5f0:	07db      	lsls	r3, r3, #31
 800c5f2:	d405      	bmi.n	800c600 <_vfiprintf_r+0x34>
 800c5f4:	89a3      	ldrh	r3, [r4, #12]
 800c5f6:	059b      	lsls	r3, r3, #22
 800c5f8:	d402      	bmi.n	800c600 <_vfiprintf_r+0x34>
 800c5fa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c5fc:	f7ff f859 	bl	800b6b2 <__retarget_lock_acquire_recursive>
 800c600:	89a3      	ldrh	r3, [r4, #12]
 800c602:	071b      	lsls	r3, r3, #28
 800c604:	d502      	bpl.n	800c60c <_vfiprintf_r+0x40>
 800c606:	6923      	ldr	r3, [r4, #16]
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d11d      	bne.n	800c648 <_vfiprintf_r+0x7c>
 800c60c:	0021      	movs	r1, r4
 800c60e:	0030      	movs	r0, r6
 800c610:	f000 fa04 	bl	800ca1c <__swsetup_r>
 800c614:	2800      	cmp	r0, #0
 800c616:	d017      	beq.n	800c648 <_vfiprintf_r+0x7c>
 800c618:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c61a:	07db      	lsls	r3, r3, #31
 800c61c:	d50d      	bpl.n	800c63a <_vfiprintf_r+0x6e>
 800c61e:	2001      	movs	r0, #1
 800c620:	4240      	negs	r0, r0
 800c622:	b021      	add	sp, #132	; 0x84
 800c624:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c626:	4b7f      	ldr	r3, [pc, #508]	; (800c824 <_vfiprintf_r+0x258>)
 800c628:	429c      	cmp	r4, r3
 800c62a:	d101      	bne.n	800c630 <_vfiprintf_r+0x64>
 800c62c:	68b4      	ldr	r4, [r6, #8]
 800c62e:	e7de      	b.n	800c5ee <_vfiprintf_r+0x22>
 800c630:	4b7d      	ldr	r3, [pc, #500]	; (800c828 <_vfiprintf_r+0x25c>)
 800c632:	429c      	cmp	r4, r3
 800c634:	d1db      	bne.n	800c5ee <_vfiprintf_r+0x22>
 800c636:	68f4      	ldr	r4, [r6, #12]
 800c638:	e7d9      	b.n	800c5ee <_vfiprintf_r+0x22>
 800c63a:	89a3      	ldrh	r3, [r4, #12]
 800c63c:	059b      	lsls	r3, r3, #22
 800c63e:	d4ee      	bmi.n	800c61e <_vfiprintf_r+0x52>
 800c640:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c642:	f7ff f837 	bl	800b6b4 <__retarget_lock_release_recursive>
 800c646:	e7ea      	b.n	800c61e <_vfiprintf_r+0x52>
 800c648:	2300      	movs	r3, #0
 800c64a:	ad08      	add	r5, sp, #32
 800c64c:	616b      	str	r3, [r5, #20]
 800c64e:	3320      	adds	r3, #32
 800c650:	766b      	strb	r3, [r5, #25]
 800c652:	3310      	adds	r3, #16
 800c654:	76ab      	strb	r3, [r5, #26]
 800c656:	9707      	str	r7, [sp, #28]
 800c658:	9f03      	ldr	r7, [sp, #12]
 800c65a:	783b      	ldrb	r3, [r7, #0]
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d001      	beq.n	800c664 <_vfiprintf_r+0x98>
 800c660:	2b25      	cmp	r3, #37	; 0x25
 800c662:	d14e      	bne.n	800c702 <_vfiprintf_r+0x136>
 800c664:	9b03      	ldr	r3, [sp, #12]
 800c666:	1afb      	subs	r3, r7, r3
 800c668:	9305      	str	r3, [sp, #20]
 800c66a:	9b03      	ldr	r3, [sp, #12]
 800c66c:	429f      	cmp	r7, r3
 800c66e:	d00d      	beq.n	800c68c <_vfiprintf_r+0xc0>
 800c670:	9b05      	ldr	r3, [sp, #20]
 800c672:	0021      	movs	r1, r4
 800c674:	0030      	movs	r0, r6
 800c676:	9a03      	ldr	r2, [sp, #12]
 800c678:	f7ff ff95 	bl	800c5a6 <__sfputs_r>
 800c67c:	1c43      	adds	r3, r0, #1
 800c67e:	d100      	bne.n	800c682 <_vfiprintf_r+0xb6>
 800c680:	e0b5      	b.n	800c7ee <_vfiprintf_r+0x222>
 800c682:	696a      	ldr	r2, [r5, #20]
 800c684:	9b05      	ldr	r3, [sp, #20]
 800c686:	4694      	mov	ip, r2
 800c688:	4463      	add	r3, ip
 800c68a:	616b      	str	r3, [r5, #20]
 800c68c:	783b      	ldrb	r3, [r7, #0]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d100      	bne.n	800c694 <_vfiprintf_r+0xc8>
 800c692:	e0ac      	b.n	800c7ee <_vfiprintf_r+0x222>
 800c694:	2201      	movs	r2, #1
 800c696:	1c7b      	adds	r3, r7, #1
 800c698:	9303      	str	r3, [sp, #12]
 800c69a:	2300      	movs	r3, #0
 800c69c:	4252      	negs	r2, r2
 800c69e:	606a      	str	r2, [r5, #4]
 800c6a0:	a904      	add	r1, sp, #16
 800c6a2:	3254      	adds	r2, #84	; 0x54
 800c6a4:	1852      	adds	r2, r2, r1
 800c6a6:	602b      	str	r3, [r5, #0]
 800c6a8:	60eb      	str	r3, [r5, #12]
 800c6aa:	60ab      	str	r3, [r5, #8]
 800c6ac:	7013      	strb	r3, [r2, #0]
 800c6ae:	65ab      	str	r3, [r5, #88]	; 0x58
 800c6b0:	9b03      	ldr	r3, [sp, #12]
 800c6b2:	2205      	movs	r2, #5
 800c6b4:	7819      	ldrb	r1, [r3, #0]
 800c6b6:	485d      	ldr	r0, [pc, #372]	; (800c82c <_vfiprintf_r+0x260>)
 800c6b8:	f7ff f81a 	bl	800b6f0 <memchr>
 800c6bc:	9b03      	ldr	r3, [sp, #12]
 800c6be:	1c5f      	adds	r7, r3, #1
 800c6c0:	2800      	cmp	r0, #0
 800c6c2:	d120      	bne.n	800c706 <_vfiprintf_r+0x13a>
 800c6c4:	682a      	ldr	r2, [r5, #0]
 800c6c6:	06d3      	lsls	r3, r2, #27
 800c6c8:	d504      	bpl.n	800c6d4 <_vfiprintf_r+0x108>
 800c6ca:	2353      	movs	r3, #83	; 0x53
 800c6cc:	a904      	add	r1, sp, #16
 800c6ce:	185b      	adds	r3, r3, r1
 800c6d0:	2120      	movs	r1, #32
 800c6d2:	7019      	strb	r1, [r3, #0]
 800c6d4:	0713      	lsls	r3, r2, #28
 800c6d6:	d504      	bpl.n	800c6e2 <_vfiprintf_r+0x116>
 800c6d8:	2353      	movs	r3, #83	; 0x53
 800c6da:	a904      	add	r1, sp, #16
 800c6dc:	185b      	adds	r3, r3, r1
 800c6de:	212b      	movs	r1, #43	; 0x2b
 800c6e0:	7019      	strb	r1, [r3, #0]
 800c6e2:	9b03      	ldr	r3, [sp, #12]
 800c6e4:	781b      	ldrb	r3, [r3, #0]
 800c6e6:	2b2a      	cmp	r3, #42	; 0x2a
 800c6e8:	d016      	beq.n	800c718 <_vfiprintf_r+0x14c>
 800c6ea:	2100      	movs	r1, #0
 800c6ec:	68eb      	ldr	r3, [r5, #12]
 800c6ee:	9f03      	ldr	r7, [sp, #12]
 800c6f0:	783a      	ldrb	r2, [r7, #0]
 800c6f2:	1c78      	adds	r0, r7, #1
 800c6f4:	3a30      	subs	r2, #48	; 0x30
 800c6f6:	4684      	mov	ip, r0
 800c6f8:	2a09      	cmp	r2, #9
 800c6fa:	d94f      	bls.n	800c79c <_vfiprintf_r+0x1d0>
 800c6fc:	2900      	cmp	r1, #0
 800c6fe:	d111      	bne.n	800c724 <_vfiprintf_r+0x158>
 800c700:	e017      	b.n	800c732 <_vfiprintf_r+0x166>
 800c702:	3701      	adds	r7, #1
 800c704:	e7a9      	b.n	800c65a <_vfiprintf_r+0x8e>
 800c706:	4b49      	ldr	r3, [pc, #292]	; (800c82c <_vfiprintf_r+0x260>)
 800c708:	682a      	ldr	r2, [r5, #0]
 800c70a:	1ac0      	subs	r0, r0, r3
 800c70c:	2301      	movs	r3, #1
 800c70e:	4083      	lsls	r3, r0
 800c710:	4313      	orrs	r3, r2
 800c712:	602b      	str	r3, [r5, #0]
 800c714:	9703      	str	r7, [sp, #12]
 800c716:	e7cb      	b.n	800c6b0 <_vfiprintf_r+0xe4>
 800c718:	9b07      	ldr	r3, [sp, #28]
 800c71a:	1d19      	adds	r1, r3, #4
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	9107      	str	r1, [sp, #28]
 800c720:	2b00      	cmp	r3, #0
 800c722:	db01      	blt.n	800c728 <_vfiprintf_r+0x15c>
 800c724:	930b      	str	r3, [sp, #44]	; 0x2c
 800c726:	e004      	b.n	800c732 <_vfiprintf_r+0x166>
 800c728:	425b      	negs	r3, r3
 800c72a:	60eb      	str	r3, [r5, #12]
 800c72c:	2302      	movs	r3, #2
 800c72e:	4313      	orrs	r3, r2
 800c730:	602b      	str	r3, [r5, #0]
 800c732:	783b      	ldrb	r3, [r7, #0]
 800c734:	2b2e      	cmp	r3, #46	; 0x2e
 800c736:	d10a      	bne.n	800c74e <_vfiprintf_r+0x182>
 800c738:	787b      	ldrb	r3, [r7, #1]
 800c73a:	2b2a      	cmp	r3, #42	; 0x2a
 800c73c:	d137      	bne.n	800c7ae <_vfiprintf_r+0x1e2>
 800c73e:	9b07      	ldr	r3, [sp, #28]
 800c740:	3702      	adds	r7, #2
 800c742:	1d1a      	adds	r2, r3, #4
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	9207      	str	r2, [sp, #28]
 800c748:	2b00      	cmp	r3, #0
 800c74a:	db2d      	blt.n	800c7a8 <_vfiprintf_r+0x1dc>
 800c74c:	9309      	str	r3, [sp, #36]	; 0x24
 800c74e:	2203      	movs	r2, #3
 800c750:	7839      	ldrb	r1, [r7, #0]
 800c752:	4837      	ldr	r0, [pc, #220]	; (800c830 <_vfiprintf_r+0x264>)
 800c754:	f7fe ffcc 	bl	800b6f0 <memchr>
 800c758:	2800      	cmp	r0, #0
 800c75a:	d007      	beq.n	800c76c <_vfiprintf_r+0x1a0>
 800c75c:	4b34      	ldr	r3, [pc, #208]	; (800c830 <_vfiprintf_r+0x264>)
 800c75e:	682a      	ldr	r2, [r5, #0]
 800c760:	1ac0      	subs	r0, r0, r3
 800c762:	2340      	movs	r3, #64	; 0x40
 800c764:	4083      	lsls	r3, r0
 800c766:	4313      	orrs	r3, r2
 800c768:	3701      	adds	r7, #1
 800c76a:	602b      	str	r3, [r5, #0]
 800c76c:	7839      	ldrb	r1, [r7, #0]
 800c76e:	1c7b      	adds	r3, r7, #1
 800c770:	2206      	movs	r2, #6
 800c772:	4830      	ldr	r0, [pc, #192]	; (800c834 <_vfiprintf_r+0x268>)
 800c774:	9303      	str	r3, [sp, #12]
 800c776:	7629      	strb	r1, [r5, #24]
 800c778:	f7fe ffba 	bl	800b6f0 <memchr>
 800c77c:	2800      	cmp	r0, #0
 800c77e:	d045      	beq.n	800c80c <_vfiprintf_r+0x240>
 800c780:	4b2d      	ldr	r3, [pc, #180]	; (800c838 <_vfiprintf_r+0x26c>)
 800c782:	2b00      	cmp	r3, #0
 800c784:	d127      	bne.n	800c7d6 <_vfiprintf_r+0x20a>
 800c786:	2207      	movs	r2, #7
 800c788:	9b07      	ldr	r3, [sp, #28]
 800c78a:	3307      	adds	r3, #7
 800c78c:	4393      	bics	r3, r2
 800c78e:	3308      	adds	r3, #8
 800c790:	9307      	str	r3, [sp, #28]
 800c792:	696b      	ldr	r3, [r5, #20]
 800c794:	9a04      	ldr	r2, [sp, #16]
 800c796:	189b      	adds	r3, r3, r2
 800c798:	616b      	str	r3, [r5, #20]
 800c79a:	e75d      	b.n	800c658 <_vfiprintf_r+0x8c>
 800c79c:	210a      	movs	r1, #10
 800c79e:	434b      	muls	r3, r1
 800c7a0:	4667      	mov	r7, ip
 800c7a2:	189b      	adds	r3, r3, r2
 800c7a4:	3909      	subs	r1, #9
 800c7a6:	e7a3      	b.n	800c6f0 <_vfiprintf_r+0x124>
 800c7a8:	2301      	movs	r3, #1
 800c7aa:	425b      	negs	r3, r3
 800c7ac:	e7ce      	b.n	800c74c <_vfiprintf_r+0x180>
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	001a      	movs	r2, r3
 800c7b2:	3701      	adds	r7, #1
 800c7b4:	606b      	str	r3, [r5, #4]
 800c7b6:	7839      	ldrb	r1, [r7, #0]
 800c7b8:	1c78      	adds	r0, r7, #1
 800c7ba:	3930      	subs	r1, #48	; 0x30
 800c7bc:	4684      	mov	ip, r0
 800c7be:	2909      	cmp	r1, #9
 800c7c0:	d903      	bls.n	800c7ca <_vfiprintf_r+0x1fe>
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d0c3      	beq.n	800c74e <_vfiprintf_r+0x182>
 800c7c6:	9209      	str	r2, [sp, #36]	; 0x24
 800c7c8:	e7c1      	b.n	800c74e <_vfiprintf_r+0x182>
 800c7ca:	230a      	movs	r3, #10
 800c7cc:	435a      	muls	r2, r3
 800c7ce:	4667      	mov	r7, ip
 800c7d0:	1852      	adds	r2, r2, r1
 800c7d2:	3b09      	subs	r3, #9
 800c7d4:	e7ef      	b.n	800c7b6 <_vfiprintf_r+0x1ea>
 800c7d6:	ab07      	add	r3, sp, #28
 800c7d8:	9300      	str	r3, [sp, #0]
 800c7da:	0022      	movs	r2, r4
 800c7dc:	0029      	movs	r1, r5
 800c7de:	0030      	movs	r0, r6
 800c7e0:	4b16      	ldr	r3, [pc, #88]	; (800c83c <_vfiprintf_r+0x270>)
 800c7e2:	f7fb ff75 	bl	80086d0 <_printf_float>
 800c7e6:	9004      	str	r0, [sp, #16]
 800c7e8:	9b04      	ldr	r3, [sp, #16]
 800c7ea:	3301      	adds	r3, #1
 800c7ec:	d1d1      	bne.n	800c792 <_vfiprintf_r+0x1c6>
 800c7ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c7f0:	07db      	lsls	r3, r3, #31
 800c7f2:	d405      	bmi.n	800c800 <_vfiprintf_r+0x234>
 800c7f4:	89a3      	ldrh	r3, [r4, #12]
 800c7f6:	059b      	lsls	r3, r3, #22
 800c7f8:	d402      	bmi.n	800c800 <_vfiprintf_r+0x234>
 800c7fa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c7fc:	f7fe ff5a 	bl	800b6b4 <__retarget_lock_release_recursive>
 800c800:	89a3      	ldrh	r3, [r4, #12]
 800c802:	065b      	lsls	r3, r3, #25
 800c804:	d500      	bpl.n	800c808 <_vfiprintf_r+0x23c>
 800c806:	e70a      	b.n	800c61e <_vfiprintf_r+0x52>
 800c808:	980d      	ldr	r0, [sp, #52]	; 0x34
 800c80a:	e70a      	b.n	800c622 <_vfiprintf_r+0x56>
 800c80c:	ab07      	add	r3, sp, #28
 800c80e:	9300      	str	r3, [sp, #0]
 800c810:	0022      	movs	r2, r4
 800c812:	0029      	movs	r1, r5
 800c814:	0030      	movs	r0, r6
 800c816:	4b09      	ldr	r3, [pc, #36]	; (800c83c <_vfiprintf_r+0x270>)
 800c818:	f7fc fa0c 	bl	8008c34 <_printf_i>
 800c81c:	e7e3      	b.n	800c7e6 <_vfiprintf_r+0x21a>
 800c81e:	46c0      	nop			; (mov r8, r8)
 800c820:	0800d3b4 	.word	0x0800d3b4
 800c824:	0800d3d4 	.word	0x0800d3d4
 800c828:	0800d394 	.word	0x0800d394
 800c82c:	0800d5cc 	.word	0x0800d5cc
 800c830:	0800d5d2 	.word	0x0800d5d2
 800c834:	0800d5d6 	.word	0x0800d5d6
 800c838:	080086d1 	.word	0x080086d1
 800c83c:	0800c5a7 	.word	0x0800c5a7

0800c840 <nan>:
 800c840:	2000      	movs	r0, #0
 800c842:	4901      	ldr	r1, [pc, #4]	; (800c848 <nan+0x8>)
 800c844:	4770      	bx	lr
 800c846:	46c0      	nop			; (mov r8, r8)
 800c848:	7ff80000 	.word	0x7ff80000

0800c84c <_sbrk_r>:
 800c84c:	2300      	movs	r3, #0
 800c84e:	b570      	push	{r4, r5, r6, lr}
 800c850:	4d06      	ldr	r5, [pc, #24]	; (800c86c <_sbrk_r+0x20>)
 800c852:	0004      	movs	r4, r0
 800c854:	0008      	movs	r0, r1
 800c856:	602b      	str	r3, [r5, #0]
 800c858:	f7f6 fd7a 	bl	8003350 <_sbrk>
 800c85c:	1c43      	adds	r3, r0, #1
 800c85e:	d103      	bne.n	800c868 <_sbrk_r+0x1c>
 800c860:	682b      	ldr	r3, [r5, #0]
 800c862:	2b00      	cmp	r3, #0
 800c864:	d000      	beq.n	800c868 <_sbrk_r+0x1c>
 800c866:	6023      	str	r3, [r4, #0]
 800c868:	bd70      	pop	{r4, r5, r6, pc}
 800c86a:	46c0      	nop			; (mov r8, r8)
 800c86c:	200005cc 	.word	0x200005cc

0800c870 <__sread>:
 800c870:	b570      	push	{r4, r5, r6, lr}
 800c872:	000c      	movs	r4, r1
 800c874:	250e      	movs	r5, #14
 800c876:	5f49      	ldrsh	r1, [r1, r5]
 800c878:	f000 fb28 	bl	800cecc <_read_r>
 800c87c:	2800      	cmp	r0, #0
 800c87e:	db03      	blt.n	800c888 <__sread+0x18>
 800c880:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800c882:	181b      	adds	r3, r3, r0
 800c884:	6563      	str	r3, [r4, #84]	; 0x54
 800c886:	bd70      	pop	{r4, r5, r6, pc}
 800c888:	89a3      	ldrh	r3, [r4, #12]
 800c88a:	4a02      	ldr	r2, [pc, #8]	; (800c894 <__sread+0x24>)
 800c88c:	4013      	ands	r3, r2
 800c88e:	81a3      	strh	r3, [r4, #12]
 800c890:	e7f9      	b.n	800c886 <__sread+0x16>
 800c892:	46c0      	nop			; (mov r8, r8)
 800c894:	ffffefff 	.word	0xffffefff

0800c898 <__swrite>:
 800c898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c89a:	001f      	movs	r7, r3
 800c89c:	898b      	ldrh	r3, [r1, #12]
 800c89e:	0005      	movs	r5, r0
 800c8a0:	000c      	movs	r4, r1
 800c8a2:	0016      	movs	r6, r2
 800c8a4:	05db      	lsls	r3, r3, #23
 800c8a6:	d505      	bpl.n	800c8b4 <__swrite+0x1c>
 800c8a8:	230e      	movs	r3, #14
 800c8aa:	5ec9      	ldrsh	r1, [r1, r3]
 800c8ac:	2200      	movs	r2, #0
 800c8ae:	2302      	movs	r3, #2
 800c8b0:	f000 fa38 	bl	800cd24 <_lseek_r>
 800c8b4:	89a3      	ldrh	r3, [r4, #12]
 800c8b6:	4a05      	ldr	r2, [pc, #20]	; (800c8cc <__swrite+0x34>)
 800c8b8:	0028      	movs	r0, r5
 800c8ba:	4013      	ands	r3, r2
 800c8bc:	81a3      	strh	r3, [r4, #12]
 800c8be:	0032      	movs	r2, r6
 800c8c0:	230e      	movs	r3, #14
 800c8c2:	5ee1      	ldrsh	r1, [r4, r3]
 800c8c4:	003b      	movs	r3, r7
 800c8c6:	f000 f895 	bl	800c9f4 <_write_r>
 800c8ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8cc:	ffffefff 	.word	0xffffefff

0800c8d0 <__sseek>:
 800c8d0:	b570      	push	{r4, r5, r6, lr}
 800c8d2:	000c      	movs	r4, r1
 800c8d4:	250e      	movs	r5, #14
 800c8d6:	5f49      	ldrsh	r1, [r1, r5]
 800c8d8:	f000 fa24 	bl	800cd24 <_lseek_r>
 800c8dc:	89a3      	ldrh	r3, [r4, #12]
 800c8de:	1c42      	adds	r2, r0, #1
 800c8e0:	d103      	bne.n	800c8ea <__sseek+0x1a>
 800c8e2:	4a05      	ldr	r2, [pc, #20]	; (800c8f8 <__sseek+0x28>)
 800c8e4:	4013      	ands	r3, r2
 800c8e6:	81a3      	strh	r3, [r4, #12]
 800c8e8:	bd70      	pop	{r4, r5, r6, pc}
 800c8ea:	2280      	movs	r2, #128	; 0x80
 800c8ec:	0152      	lsls	r2, r2, #5
 800c8ee:	4313      	orrs	r3, r2
 800c8f0:	81a3      	strh	r3, [r4, #12]
 800c8f2:	6560      	str	r0, [r4, #84]	; 0x54
 800c8f4:	e7f8      	b.n	800c8e8 <__sseek+0x18>
 800c8f6:	46c0      	nop			; (mov r8, r8)
 800c8f8:	ffffefff 	.word	0xffffefff

0800c8fc <__sclose>:
 800c8fc:	b510      	push	{r4, lr}
 800c8fe:	230e      	movs	r3, #14
 800c900:	5ec9      	ldrsh	r1, [r1, r3]
 800c902:	f000 f921 	bl	800cb48 <_close_r>
 800c906:	bd10      	pop	{r4, pc}

0800c908 <strncmp>:
 800c908:	b530      	push	{r4, r5, lr}
 800c90a:	0005      	movs	r5, r0
 800c90c:	1e10      	subs	r0, r2, #0
 800c90e:	d008      	beq.n	800c922 <strncmp+0x1a>
 800c910:	2400      	movs	r4, #0
 800c912:	3a01      	subs	r2, #1
 800c914:	5d2b      	ldrb	r3, [r5, r4]
 800c916:	5d08      	ldrb	r0, [r1, r4]
 800c918:	4283      	cmp	r3, r0
 800c91a:	d101      	bne.n	800c920 <strncmp+0x18>
 800c91c:	4294      	cmp	r4, r2
 800c91e:	d101      	bne.n	800c924 <strncmp+0x1c>
 800c920:	1a18      	subs	r0, r3, r0
 800c922:	bd30      	pop	{r4, r5, pc}
 800c924:	3401      	adds	r4, #1
 800c926:	2b00      	cmp	r3, #0
 800c928:	d1f4      	bne.n	800c914 <strncmp+0xc>
 800c92a:	e7f9      	b.n	800c920 <strncmp+0x18>

0800c92c <__swbuf_r>:
 800c92c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c92e:	0005      	movs	r5, r0
 800c930:	000e      	movs	r6, r1
 800c932:	0014      	movs	r4, r2
 800c934:	2800      	cmp	r0, #0
 800c936:	d004      	beq.n	800c942 <__swbuf_r+0x16>
 800c938:	6983      	ldr	r3, [r0, #24]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d101      	bne.n	800c942 <__swbuf_r+0x16>
 800c93e:	f7fe fa9f 	bl	800ae80 <__sinit>
 800c942:	4b22      	ldr	r3, [pc, #136]	; (800c9cc <__swbuf_r+0xa0>)
 800c944:	429c      	cmp	r4, r3
 800c946:	d12e      	bne.n	800c9a6 <__swbuf_r+0x7a>
 800c948:	686c      	ldr	r4, [r5, #4]
 800c94a:	69a3      	ldr	r3, [r4, #24]
 800c94c:	60a3      	str	r3, [r4, #8]
 800c94e:	89a3      	ldrh	r3, [r4, #12]
 800c950:	071b      	lsls	r3, r3, #28
 800c952:	d532      	bpl.n	800c9ba <__swbuf_r+0x8e>
 800c954:	6923      	ldr	r3, [r4, #16]
 800c956:	2b00      	cmp	r3, #0
 800c958:	d02f      	beq.n	800c9ba <__swbuf_r+0x8e>
 800c95a:	6823      	ldr	r3, [r4, #0]
 800c95c:	6922      	ldr	r2, [r4, #16]
 800c95e:	b2f7      	uxtb	r7, r6
 800c960:	1a98      	subs	r0, r3, r2
 800c962:	6963      	ldr	r3, [r4, #20]
 800c964:	b2f6      	uxtb	r6, r6
 800c966:	4283      	cmp	r3, r0
 800c968:	dc05      	bgt.n	800c976 <__swbuf_r+0x4a>
 800c96a:	0021      	movs	r1, r4
 800c96c:	0028      	movs	r0, r5
 800c96e:	f000 f989 	bl	800cc84 <_fflush_r>
 800c972:	2800      	cmp	r0, #0
 800c974:	d127      	bne.n	800c9c6 <__swbuf_r+0x9a>
 800c976:	68a3      	ldr	r3, [r4, #8]
 800c978:	3001      	adds	r0, #1
 800c97a:	3b01      	subs	r3, #1
 800c97c:	60a3      	str	r3, [r4, #8]
 800c97e:	6823      	ldr	r3, [r4, #0]
 800c980:	1c5a      	adds	r2, r3, #1
 800c982:	6022      	str	r2, [r4, #0]
 800c984:	701f      	strb	r7, [r3, #0]
 800c986:	6963      	ldr	r3, [r4, #20]
 800c988:	4283      	cmp	r3, r0
 800c98a:	d004      	beq.n	800c996 <__swbuf_r+0x6a>
 800c98c:	89a3      	ldrh	r3, [r4, #12]
 800c98e:	07db      	lsls	r3, r3, #31
 800c990:	d507      	bpl.n	800c9a2 <__swbuf_r+0x76>
 800c992:	2e0a      	cmp	r6, #10
 800c994:	d105      	bne.n	800c9a2 <__swbuf_r+0x76>
 800c996:	0021      	movs	r1, r4
 800c998:	0028      	movs	r0, r5
 800c99a:	f000 f973 	bl	800cc84 <_fflush_r>
 800c99e:	2800      	cmp	r0, #0
 800c9a0:	d111      	bne.n	800c9c6 <__swbuf_r+0x9a>
 800c9a2:	0030      	movs	r0, r6
 800c9a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c9a6:	4b0a      	ldr	r3, [pc, #40]	; (800c9d0 <__swbuf_r+0xa4>)
 800c9a8:	429c      	cmp	r4, r3
 800c9aa:	d101      	bne.n	800c9b0 <__swbuf_r+0x84>
 800c9ac:	68ac      	ldr	r4, [r5, #8]
 800c9ae:	e7cc      	b.n	800c94a <__swbuf_r+0x1e>
 800c9b0:	4b08      	ldr	r3, [pc, #32]	; (800c9d4 <__swbuf_r+0xa8>)
 800c9b2:	429c      	cmp	r4, r3
 800c9b4:	d1c9      	bne.n	800c94a <__swbuf_r+0x1e>
 800c9b6:	68ec      	ldr	r4, [r5, #12]
 800c9b8:	e7c7      	b.n	800c94a <__swbuf_r+0x1e>
 800c9ba:	0021      	movs	r1, r4
 800c9bc:	0028      	movs	r0, r5
 800c9be:	f000 f82d 	bl	800ca1c <__swsetup_r>
 800c9c2:	2800      	cmp	r0, #0
 800c9c4:	d0c9      	beq.n	800c95a <__swbuf_r+0x2e>
 800c9c6:	2601      	movs	r6, #1
 800c9c8:	4276      	negs	r6, r6
 800c9ca:	e7ea      	b.n	800c9a2 <__swbuf_r+0x76>
 800c9cc:	0800d3b4 	.word	0x0800d3b4
 800c9d0:	0800d3d4 	.word	0x0800d3d4
 800c9d4:	0800d394 	.word	0x0800d394

0800c9d8 <__ascii_wctomb>:
 800c9d8:	0003      	movs	r3, r0
 800c9da:	1e08      	subs	r0, r1, #0
 800c9dc:	d005      	beq.n	800c9ea <__ascii_wctomb+0x12>
 800c9de:	2aff      	cmp	r2, #255	; 0xff
 800c9e0:	d904      	bls.n	800c9ec <__ascii_wctomb+0x14>
 800c9e2:	228a      	movs	r2, #138	; 0x8a
 800c9e4:	2001      	movs	r0, #1
 800c9e6:	601a      	str	r2, [r3, #0]
 800c9e8:	4240      	negs	r0, r0
 800c9ea:	4770      	bx	lr
 800c9ec:	2001      	movs	r0, #1
 800c9ee:	700a      	strb	r2, [r1, #0]
 800c9f0:	e7fb      	b.n	800c9ea <__ascii_wctomb+0x12>
	...

0800c9f4 <_write_r>:
 800c9f4:	b570      	push	{r4, r5, r6, lr}
 800c9f6:	0004      	movs	r4, r0
 800c9f8:	0008      	movs	r0, r1
 800c9fa:	0011      	movs	r1, r2
 800c9fc:	001a      	movs	r2, r3
 800c9fe:	2300      	movs	r3, #0
 800ca00:	4d05      	ldr	r5, [pc, #20]	; (800ca18 <_write_r+0x24>)
 800ca02:	602b      	str	r3, [r5, #0]
 800ca04:	f7f6 fc5b 	bl	80032be <_write>
 800ca08:	1c43      	adds	r3, r0, #1
 800ca0a:	d103      	bne.n	800ca14 <_write_r+0x20>
 800ca0c:	682b      	ldr	r3, [r5, #0]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d000      	beq.n	800ca14 <_write_r+0x20>
 800ca12:	6023      	str	r3, [r4, #0]
 800ca14:	bd70      	pop	{r4, r5, r6, pc}
 800ca16:	46c0      	nop			; (mov r8, r8)
 800ca18:	200005cc 	.word	0x200005cc

0800ca1c <__swsetup_r>:
 800ca1c:	4b37      	ldr	r3, [pc, #220]	; (800cafc <__swsetup_r+0xe0>)
 800ca1e:	b570      	push	{r4, r5, r6, lr}
 800ca20:	681d      	ldr	r5, [r3, #0]
 800ca22:	0006      	movs	r6, r0
 800ca24:	000c      	movs	r4, r1
 800ca26:	2d00      	cmp	r5, #0
 800ca28:	d005      	beq.n	800ca36 <__swsetup_r+0x1a>
 800ca2a:	69ab      	ldr	r3, [r5, #24]
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d102      	bne.n	800ca36 <__swsetup_r+0x1a>
 800ca30:	0028      	movs	r0, r5
 800ca32:	f7fe fa25 	bl	800ae80 <__sinit>
 800ca36:	4b32      	ldr	r3, [pc, #200]	; (800cb00 <__swsetup_r+0xe4>)
 800ca38:	429c      	cmp	r4, r3
 800ca3a:	d10f      	bne.n	800ca5c <__swsetup_r+0x40>
 800ca3c:	686c      	ldr	r4, [r5, #4]
 800ca3e:	230c      	movs	r3, #12
 800ca40:	5ee2      	ldrsh	r2, [r4, r3]
 800ca42:	b293      	uxth	r3, r2
 800ca44:	0711      	lsls	r1, r2, #28
 800ca46:	d42d      	bmi.n	800caa4 <__swsetup_r+0x88>
 800ca48:	06d9      	lsls	r1, r3, #27
 800ca4a:	d411      	bmi.n	800ca70 <__swsetup_r+0x54>
 800ca4c:	2309      	movs	r3, #9
 800ca4e:	2001      	movs	r0, #1
 800ca50:	6033      	str	r3, [r6, #0]
 800ca52:	3337      	adds	r3, #55	; 0x37
 800ca54:	4313      	orrs	r3, r2
 800ca56:	81a3      	strh	r3, [r4, #12]
 800ca58:	4240      	negs	r0, r0
 800ca5a:	bd70      	pop	{r4, r5, r6, pc}
 800ca5c:	4b29      	ldr	r3, [pc, #164]	; (800cb04 <__swsetup_r+0xe8>)
 800ca5e:	429c      	cmp	r4, r3
 800ca60:	d101      	bne.n	800ca66 <__swsetup_r+0x4a>
 800ca62:	68ac      	ldr	r4, [r5, #8]
 800ca64:	e7eb      	b.n	800ca3e <__swsetup_r+0x22>
 800ca66:	4b28      	ldr	r3, [pc, #160]	; (800cb08 <__swsetup_r+0xec>)
 800ca68:	429c      	cmp	r4, r3
 800ca6a:	d1e8      	bne.n	800ca3e <__swsetup_r+0x22>
 800ca6c:	68ec      	ldr	r4, [r5, #12]
 800ca6e:	e7e6      	b.n	800ca3e <__swsetup_r+0x22>
 800ca70:	075b      	lsls	r3, r3, #29
 800ca72:	d513      	bpl.n	800ca9c <__swsetup_r+0x80>
 800ca74:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ca76:	2900      	cmp	r1, #0
 800ca78:	d008      	beq.n	800ca8c <__swsetup_r+0x70>
 800ca7a:	0023      	movs	r3, r4
 800ca7c:	3344      	adds	r3, #68	; 0x44
 800ca7e:	4299      	cmp	r1, r3
 800ca80:	d002      	beq.n	800ca88 <__swsetup_r+0x6c>
 800ca82:	0030      	movs	r0, r6
 800ca84:	f7ff fb36 	bl	800c0f4 <_free_r>
 800ca88:	2300      	movs	r3, #0
 800ca8a:	6363      	str	r3, [r4, #52]	; 0x34
 800ca8c:	2224      	movs	r2, #36	; 0x24
 800ca8e:	89a3      	ldrh	r3, [r4, #12]
 800ca90:	4393      	bics	r3, r2
 800ca92:	81a3      	strh	r3, [r4, #12]
 800ca94:	2300      	movs	r3, #0
 800ca96:	6063      	str	r3, [r4, #4]
 800ca98:	6923      	ldr	r3, [r4, #16]
 800ca9a:	6023      	str	r3, [r4, #0]
 800ca9c:	2308      	movs	r3, #8
 800ca9e:	89a2      	ldrh	r2, [r4, #12]
 800caa0:	4313      	orrs	r3, r2
 800caa2:	81a3      	strh	r3, [r4, #12]
 800caa4:	6923      	ldr	r3, [r4, #16]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d10b      	bne.n	800cac2 <__swsetup_r+0xa6>
 800caaa:	21a0      	movs	r1, #160	; 0xa0
 800caac:	2280      	movs	r2, #128	; 0x80
 800caae:	89a3      	ldrh	r3, [r4, #12]
 800cab0:	0089      	lsls	r1, r1, #2
 800cab2:	0092      	lsls	r2, r2, #2
 800cab4:	400b      	ands	r3, r1
 800cab6:	4293      	cmp	r3, r2
 800cab8:	d003      	beq.n	800cac2 <__swsetup_r+0xa6>
 800caba:	0021      	movs	r1, r4
 800cabc:	0030      	movs	r0, r6
 800cabe:	f000 f96d 	bl	800cd9c <__smakebuf_r>
 800cac2:	220c      	movs	r2, #12
 800cac4:	5ea3      	ldrsh	r3, [r4, r2]
 800cac6:	2001      	movs	r0, #1
 800cac8:	001a      	movs	r2, r3
 800caca:	b299      	uxth	r1, r3
 800cacc:	4002      	ands	r2, r0
 800cace:	4203      	tst	r3, r0
 800cad0:	d00f      	beq.n	800caf2 <__swsetup_r+0xd6>
 800cad2:	2200      	movs	r2, #0
 800cad4:	60a2      	str	r2, [r4, #8]
 800cad6:	6962      	ldr	r2, [r4, #20]
 800cad8:	4252      	negs	r2, r2
 800cada:	61a2      	str	r2, [r4, #24]
 800cadc:	2000      	movs	r0, #0
 800cade:	6922      	ldr	r2, [r4, #16]
 800cae0:	4282      	cmp	r2, r0
 800cae2:	d1ba      	bne.n	800ca5a <__swsetup_r+0x3e>
 800cae4:	060a      	lsls	r2, r1, #24
 800cae6:	d5b8      	bpl.n	800ca5a <__swsetup_r+0x3e>
 800cae8:	2240      	movs	r2, #64	; 0x40
 800caea:	4313      	orrs	r3, r2
 800caec:	81a3      	strh	r3, [r4, #12]
 800caee:	3801      	subs	r0, #1
 800caf0:	e7b3      	b.n	800ca5a <__swsetup_r+0x3e>
 800caf2:	0788      	lsls	r0, r1, #30
 800caf4:	d400      	bmi.n	800caf8 <__swsetup_r+0xdc>
 800caf6:	6962      	ldr	r2, [r4, #20]
 800caf8:	60a2      	str	r2, [r4, #8]
 800cafa:	e7ef      	b.n	800cadc <__swsetup_r+0xc0>
 800cafc:	20000034 	.word	0x20000034
 800cb00:	0800d3b4 	.word	0x0800d3b4
 800cb04:	0800d3d4 	.word	0x0800d3d4
 800cb08:	0800d394 	.word	0x0800d394

0800cb0c <__assert_func>:
 800cb0c:	b530      	push	{r4, r5, lr}
 800cb0e:	0014      	movs	r4, r2
 800cb10:	001a      	movs	r2, r3
 800cb12:	4b09      	ldr	r3, [pc, #36]	; (800cb38 <__assert_func+0x2c>)
 800cb14:	0005      	movs	r5, r0
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	b085      	sub	sp, #20
 800cb1a:	68d8      	ldr	r0, [r3, #12]
 800cb1c:	4b07      	ldr	r3, [pc, #28]	; (800cb3c <__assert_func+0x30>)
 800cb1e:	2c00      	cmp	r4, #0
 800cb20:	d101      	bne.n	800cb26 <__assert_func+0x1a>
 800cb22:	4b07      	ldr	r3, [pc, #28]	; (800cb40 <__assert_func+0x34>)
 800cb24:	001c      	movs	r4, r3
 800cb26:	9301      	str	r3, [sp, #4]
 800cb28:	9100      	str	r1, [sp, #0]
 800cb2a:	002b      	movs	r3, r5
 800cb2c:	4905      	ldr	r1, [pc, #20]	; (800cb44 <__assert_func+0x38>)
 800cb2e:	9402      	str	r4, [sp, #8]
 800cb30:	f000 f8e8 	bl	800cd04 <fiprintf>
 800cb34:	f000 f9de 	bl	800cef4 <abort>
 800cb38:	20000034 	.word	0x20000034
 800cb3c:	0800d5dd 	.word	0x0800d5dd
 800cb40:	0800d618 	.word	0x0800d618
 800cb44:	0800d5ea 	.word	0x0800d5ea

0800cb48 <_close_r>:
 800cb48:	2300      	movs	r3, #0
 800cb4a:	b570      	push	{r4, r5, r6, lr}
 800cb4c:	4d06      	ldr	r5, [pc, #24]	; (800cb68 <_close_r+0x20>)
 800cb4e:	0004      	movs	r4, r0
 800cb50:	0008      	movs	r0, r1
 800cb52:	602b      	str	r3, [r5, #0]
 800cb54:	f7f6 fbcf 	bl	80032f6 <_close>
 800cb58:	1c43      	adds	r3, r0, #1
 800cb5a:	d103      	bne.n	800cb64 <_close_r+0x1c>
 800cb5c:	682b      	ldr	r3, [r5, #0]
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d000      	beq.n	800cb64 <_close_r+0x1c>
 800cb62:	6023      	str	r3, [r4, #0]
 800cb64:	bd70      	pop	{r4, r5, r6, pc}
 800cb66:	46c0      	nop			; (mov r8, r8)
 800cb68:	200005cc 	.word	0x200005cc

0800cb6c <__sflush_r>:
 800cb6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cb6e:	898b      	ldrh	r3, [r1, #12]
 800cb70:	0005      	movs	r5, r0
 800cb72:	000c      	movs	r4, r1
 800cb74:	071a      	lsls	r2, r3, #28
 800cb76:	d45f      	bmi.n	800cc38 <__sflush_r+0xcc>
 800cb78:	684a      	ldr	r2, [r1, #4]
 800cb7a:	2a00      	cmp	r2, #0
 800cb7c:	dc04      	bgt.n	800cb88 <__sflush_r+0x1c>
 800cb7e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800cb80:	2a00      	cmp	r2, #0
 800cb82:	dc01      	bgt.n	800cb88 <__sflush_r+0x1c>
 800cb84:	2000      	movs	r0, #0
 800cb86:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cb88:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800cb8a:	2f00      	cmp	r7, #0
 800cb8c:	d0fa      	beq.n	800cb84 <__sflush_r+0x18>
 800cb8e:	2200      	movs	r2, #0
 800cb90:	2180      	movs	r1, #128	; 0x80
 800cb92:	682e      	ldr	r6, [r5, #0]
 800cb94:	602a      	str	r2, [r5, #0]
 800cb96:	001a      	movs	r2, r3
 800cb98:	0149      	lsls	r1, r1, #5
 800cb9a:	400a      	ands	r2, r1
 800cb9c:	420b      	tst	r3, r1
 800cb9e:	d034      	beq.n	800cc0a <__sflush_r+0x9e>
 800cba0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cba2:	89a3      	ldrh	r3, [r4, #12]
 800cba4:	075b      	lsls	r3, r3, #29
 800cba6:	d506      	bpl.n	800cbb6 <__sflush_r+0x4a>
 800cba8:	6863      	ldr	r3, [r4, #4]
 800cbaa:	1ac0      	subs	r0, r0, r3
 800cbac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d001      	beq.n	800cbb6 <__sflush_r+0x4a>
 800cbb2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cbb4:	1ac0      	subs	r0, r0, r3
 800cbb6:	0002      	movs	r2, r0
 800cbb8:	6a21      	ldr	r1, [r4, #32]
 800cbba:	2300      	movs	r3, #0
 800cbbc:	0028      	movs	r0, r5
 800cbbe:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800cbc0:	47b8      	blx	r7
 800cbc2:	89a1      	ldrh	r1, [r4, #12]
 800cbc4:	1c43      	adds	r3, r0, #1
 800cbc6:	d106      	bne.n	800cbd6 <__sflush_r+0x6a>
 800cbc8:	682b      	ldr	r3, [r5, #0]
 800cbca:	2b1d      	cmp	r3, #29
 800cbcc:	d831      	bhi.n	800cc32 <__sflush_r+0xc6>
 800cbce:	4a2c      	ldr	r2, [pc, #176]	; (800cc80 <__sflush_r+0x114>)
 800cbd0:	40da      	lsrs	r2, r3
 800cbd2:	07d3      	lsls	r3, r2, #31
 800cbd4:	d52d      	bpl.n	800cc32 <__sflush_r+0xc6>
 800cbd6:	2300      	movs	r3, #0
 800cbd8:	6063      	str	r3, [r4, #4]
 800cbda:	6923      	ldr	r3, [r4, #16]
 800cbdc:	6023      	str	r3, [r4, #0]
 800cbde:	04cb      	lsls	r3, r1, #19
 800cbe0:	d505      	bpl.n	800cbee <__sflush_r+0x82>
 800cbe2:	1c43      	adds	r3, r0, #1
 800cbe4:	d102      	bne.n	800cbec <__sflush_r+0x80>
 800cbe6:	682b      	ldr	r3, [r5, #0]
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d100      	bne.n	800cbee <__sflush_r+0x82>
 800cbec:	6560      	str	r0, [r4, #84]	; 0x54
 800cbee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cbf0:	602e      	str	r6, [r5, #0]
 800cbf2:	2900      	cmp	r1, #0
 800cbf4:	d0c6      	beq.n	800cb84 <__sflush_r+0x18>
 800cbf6:	0023      	movs	r3, r4
 800cbf8:	3344      	adds	r3, #68	; 0x44
 800cbfa:	4299      	cmp	r1, r3
 800cbfc:	d002      	beq.n	800cc04 <__sflush_r+0x98>
 800cbfe:	0028      	movs	r0, r5
 800cc00:	f7ff fa78 	bl	800c0f4 <_free_r>
 800cc04:	2000      	movs	r0, #0
 800cc06:	6360      	str	r0, [r4, #52]	; 0x34
 800cc08:	e7bd      	b.n	800cb86 <__sflush_r+0x1a>
 800cc0a:	2301      	movs	r3, #1
 800cc0c:	0028      	movs	r0, r5
 800cc0e:	6a21      	ldr	r1, [r4, #32]
 800cc10:	47b8      	blx	r7
 800cc12:	1c43      	adds	r3, r0, #1
 800cc14:	d1c5      	bne.n	800cba2 <__sflush_r+0x36>
 800cc16:	682b      	ldr	r3, [r5, #0]
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d0c2      	beq.n	800cba2 <__sflush_r+0x36>
 800cc1c:	2b1d      	cmp	r3, #29
 800cc1e:	d001      	beq.n	800cc24 <__sflush_r+0xb8>
 800cc20:	2b16      	cmp	r3, #22
 800cc22:	d101      	bne.n	800cc28 <__sflush_r+0xbc>
 800cc24:	602e      	str	r6, [r5, #0]
 800cc26:	e7ad      	b.n	800cb84 <__sflush_r+0x18>
 800cc28:	2340      	movs	r3, #64	; 0x40
 800cc2a:	89a2      	ldrh	r2, [r4, #12]
 800cc2c:	4313      	orrs	r3, r2
 800cc2e:	81a3      	strh	r3, [r4, #12]
 800cc30:	e7a9      	b.n	800cb86 <__sflush_r+0x1a>
 800cc32:	2340      	movs	r3, #64	; 0x40
 800cc34:	430b      	orrs	r3, r1
 800cc36:	e7fa      	b.n	800cc2e <__sflush_r+0xc2>
 800cc38:	690f      	ldr	r7, [r1, #16]
 800cc3a:	2f00      	cmp	r7, #0
 800cc3c:	d0a2      	beq.n	800cb84 <__sflush_r+0x18>
 800cc3e:	680a      	ldr	r2, [r1, #0]
 800cc40:	600f      	str	r7, [r1, #0]
 800cc42:	1bd2      	subs	r2, r2, r7
 800cc44:	9201      	str	r2, [sp, #4]
 800cc46:	2200      	movs	r2, #0
 800cc48:	079b      	lsls	r3, r3, #30
 800cc4a:	d100      	bne.n	800cc4e <__sflush_r+0xe2>
 800cc4c:	694a      	ldr	r2, [r1, #20]
 800cc4e:	60a2      	str	r2, [r4, #8]
 800cc50:	9b01      	ldr	r3, [sp, #4]
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	dc00      	bgt.n	800cc58 <__sflush_r+0xec>
 800cc56:	e795      	b.n	800cb84 <__sflush_r+0x18>
 800cc58:	003a      	movs	r2, r7
 800cc5a:	0028      	movs	r0, r5
 800cc5c:	9b01      	ldr	r3, [sp, #4]
 800cc5e:	6a21      	ldr	r1, [r4, #32]
 800cc60:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cc62:	47b0      	blx	r6
 800cc64:	2800      	cmp	r0, #0
 800cc66:	dc06      	bgt.n	800cc76 <__sflush_r+0x10a>
 800cc68:	2340      	movs	r3, #64	; 0x40
 800cc6a:	2001      	movs	r0, #1
 800cc6c:	89a2      	ldrh	r2, [r4, #12]
 800cc6e:	4240      	negs	r0, r0
 800cc70:	4313      	orrs	r3, r2
 800cc72:	81a3      	strh	r3, [r4, #12]
 800cc74:	e787      	b.n	800cb86 <__sflush_r+0x1a>
 800cc76:	9b01      	ldr	r3, [sp, #4]
 800cc78:	183f      	adds	r7, r7, r0
 800cc7a:	1a1b      	subs	r3, r3, r0
 800cc7c:	9301      	str	r3, [sp, #4]
 800cc7e:	e7e7      	b.n	800cc50 <__sflush_r+0xe4>
 800cc80:	20400001 	.word	0x20400001

0800cc84 <_fflush_r>:
 800cc84:	690b      	ldr	r3, [r1, #16]
 800cc86:	b570      	push	{r4, r5, r6, lr}
 800cc88:	0005      	movs	r5, r0
 800cc8a:	000c      	movs	r4, r1
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d102      	bne.n	800cc96 <_fflush_r+0x12>
 800cc90:	2500      	movs	r5, #0
 800cc92:	0028      	movs	r0, r5
 800cc94:	bd70      	pop	{r4, r5, r6, pc}
 800cc96:	2800      	cmp	r0, #0
 800cc98:	d004      	beq.n	800cca4 <_fflush_r+0x20>
 800cc9a:	6983      	ldr	r3, [r0, #24]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d101      	bne.n	800cca4 <_fflush_r+0x20>
 800cca0:	f7fe f8ee 	bl	800ae80 <__sinit>
 800cca4:	4b14      	ldr	r3, [pc, #80]	; (800ccf8 <_fflush_r+0x74>)
 800cca6:	429c      	cmp	r4, r3
 800cca8:	d11b      	bne.n	800cce2 <_fflush_r+0x5e>
 800ccaa:	686c      	ldr	r4, [r5, #4]
 800ccac:	220c      	movs	r2, #12
 800ccae:	5ea3      	ldrsh	r3, [r4, r2]
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d0ed      	beq.n	800cc90 <_fflush_r+0xc>
 800ccb4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ccb6:	07d2      	lsls	r2, r2, #31
 800ccb8:	d404      	bmi.n	800ccc4 <_fflush_r+0x40>
 800ccba:	059b      	lsls	r3, r3, #22
 800ccbc:	d402      	bmi.n	800ccc4 <_fflush_r+0x40>
 800ccbe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ccc0:	f7fe fcf7 	bl	800b6b2 <__retarget_lock_acquire_recursive>
 800ccc4:	0028      	movs	r0, r5
 800ccc6:	0021      	movs	r1, r4
 800ccc8:	f7ff ff50 	bl	800cb6c <__sflush_r>
 800cccc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ccce:	0005      	movs	r5, r0
 800ccd0:	07db      	lsls	r3, r3, #31
 800ccd2:	d4de      	bmi.n	800cc92 <_fflush_r+0xe>
 800ccd4:	89a3      	ldrh	r3, [r4, #12]
 800ccd6:	059b      	lsls	r3, r3, #22
 800ccd8:	d4db      	bmi.n	800cc92 <_fflush_r+0xe>
 800ccda:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ccdc:	f7fe fcea 	bl	800b6b4 <__retarget_lock_release_recursive>
 800cce0:	e7d7      	b.n	800cc92 <_fflush_r+0xe>
 800cce2:	4b06      	ldr	r3, [pc, #24]	; (800ccfc <_fflush_r+0x78>)
 800cce4:	429c      	cmp	r4, r3
 800cce6:	d101      	bne.n	800ccec <_fflush_r+0x68>
 800cce8:	68ac      	ldr	r4, [r5, #8]
 800ccea:	e7df      	b.n	800ccac <_fflush_r+0x28>
 800ccec:	4b04      	ldr	r3, [pc, #16]	; (800cd00 <_fflush_r+0x7c>)
 800ccee:	429c      	cmp	r4, r3
 800ccf0:	d1dc      	bne.n	800ccac <_fflush_r+0x28>
 800ccf2:	68ec      	ldr	r4, [r5, #12]
 800ccf4:	e7da      	b.n	800ccac <_fflush_r+0x28>
 800ccf6:	46c0      	nop			; (mov r8, r8)
 800ccf8:	0800d3b4 	.word	0x0800d3b4
 800ccfc:	0800d3d4 	.word	0x0800d3d4
 800cd00:	0800d394 	.word	0x0800d394

0800cd04 <fiprintf>:
 800cd04:	b40e      	push	{r1, r2, r3}
 800cd06:	b503      	push	{r0, r1, lr}
 800cd08:	0001      	movs	r1, r0
 800cd0a:	ab03      	add	r3, sp, #12
 800cd0c:	4804      	ldr	r0, [pc, #16]	; (800cd20 <fiprintf+0x1c>)
 800cd0e:	cb04      	ldmia	r3!, {r2}
 800cd10:	6800      	ldr	r0, [r0, #0]
 800cd12:	9301      	str	r3, [sp, #4]
 800cd14:	f7ff fc5a 	bl	800c5cc <_vfiprintf_r>
 800cd18:	b002      	add	sp, #8
 800cd1a:	bc08      	pop	{r3}
 800cd1c:	b003      	add	sp, #12
 800cd1e:	4718      	bx	r3
 800cd20:	20000034 	.word	0x20000034

0800cd24 <_lseek_r>:
 800cd24:	b570      	push	{r4, r5, r6, lr}
 800cd26:	0004      	movs	r4, r0
 800cd28:	0008      	movs	r0, r1
 800cd2a:	0011      	movs	r1, r2
 800cd2c:	001a      	movs	r2, r3
 800cd2e:	2300      	movs	r3, #0
 800cd30:	4d05      	ldr	r5, [pc, #20]	; (800cd48 <_lseek_r+0x24>)
 800cd32:	602b      	str	r3, [r5, #0]
 800cd34:	f7f6 fb00 	bl	8003338 <_lseek>
 800cd38:	1c43      	adds	r3, r0, #1
 800cd3a:	d103      	bne.n	800cd44 <_lseek_r+0x20>
 800cd3c:	682b      	ldr	r3, [r5, #0]
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d000      	beq.n	800cd44 <_lseek_r+0x20>
 800cd42:	6023      	str	r3, [r4, #0]
 800cd44:	bd70      	pop	{r4, r5, r6, pc}
 800cd46:	46c0      	nop			; (mov r8, r8)
 800cd48:	200005cc 	.word	0x200005cc

0800cd4c <__swhatbuf_r>:
 800cd4c:	b570      	push	{r4, r5, r6, lr}
 800cd4e:	000e      	movs	r6, r1
 800cd50:	001d      	movs	r5, r3
 800cd52:	230e      	movs	r3, #14
 800cd54:	5ec9      	ldrsh	r1, [r1, r3]
 800cd56:	0014      	movs	r4, r2
 800cd58:	b096      	sub	sp, #88	; 0x58
 800cd5a:	2900      	cmp	r1, #0
 800cd5c:	da08      	bge.n	800cd70 <__swhatbuf_r+0x24>
 800cd5e:	220c      	movs	r2, #12
 800cd60:	5eb3      	ldrsh	r3, [r6, r2]
 800cd62:	2200      	movs	r2, #0
 800cd64:	602a      	str	r2, [r5, #0]
 800cd66:	061b      	lsls	r3, r3, #24
 800cd68:	d411      	bmi.n	800cd8e <__swhatbuf_r+0x42>
 800cd6a:	2380      	movs	r3, #128	; 0x80
 800cd6c:	00db      	lsls	r3, r3, #3
 800cd6e:	e00f      	b.n	800cd90 <__swhatbuf_r+0x44>
 800cd70:	466a      	mov	r2, sp
 800cd72:	f000 f8c7 	bl	800cf04 <_fstat_r>
 800cd76:	2800      	cmp	r0, #0
 800cd78:	dbf1      	blt.n	800cd5e <__swhatbuf_r+0x12>
 800cd7a:	23f0      	movs	r3, #240	; 0xf0
 800cd7c:	9901      	ldr	r1, [sp, #4]
 800cd7e:	021b      	lsls	r3, r3, #8
 800cd80:	4019      	ands	r1, r3
 800cd82:	4b05      	ldr	r3, [pc, #20]	; (800cd98 <__swhatbuf_r+0x4c>)
 800cd84:	18c9      	adds	r1, r1, r3
 800cd86:	424b      	negs	r3, r1
 800cd88:	4159      	adcs	r1, r3
 800cd8a:	6029      	str	r1, [r5, #0]
 800cd8c:	e7ed      	b.n	800cd6a <__swhatbuf_r+0x1e>
 800cd8e:	2340      	movs	r3, #64	; 0x40
 800cd90:	2000      	movs	r0, #0
 800cd92:	6023      	str	r3, [r4, #0]
 800cd94:	b016      	add	sp, #88	; 0x58
 800cd96:	bd70      	pop	{r4, r5, r6, pc}
 800cd98:	ffffe000 	.word	0xffffe000

0800cd9c <__smakebuf_r>:
 800cd9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cd9e:	2602      	movs	r6, #2
 800cda0:	898b      	ldrh	r3, [r1, #12]
 800cda2:	0005      	movs	r5, r0
 800cda4:	000c      	movs	r4, r1
 800cda6:	4233      	tst	r3, r6
 800cda8:	d006      	beq.n	800cdb8 <__smakebuf_r+0x1c>
 800cdaa:	0023      	movs	r3, r4
 800cdac:	3347      	adds	r3, #71	; 0x47
 800cdae:	6023      	str	r3, [r4, #0]
 800cdb0:	6123      	str	r3, [r4, #16]
 800cdb2:	2301      	movs	r3, #1
 800cdb4:	6163      	str	r3, [r4, #20]
 800cdb6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800cdb8:	466a      	mov	r2, sp
 800cdba:	ab01      	add	r3, sp, #4
 800cdbc:	f7ff ffc6 	bl	800cd4c <__swhatbuf_r>
 800cdc0:	9900      	ldr	r1, [sp, #0]
 800cdc2:	0007      	movs	r7, r0
 800cdc4:	0028      	movs	r0, r5
 800cdc6:	f7ff fa01 	bl	800c1cc <_malloc_r>
 800cdca:	2800      	cmp	r0, #0
 800cdcc:	d108      	bne.n	800cde0 <__smakebuf_r+0x44>
 800cdce:	220c      	movs	r2, #12
 800cdd0:	5ea3      	ldrsh	r3, [r4, r2]
 800cdd2:	059a      	lsls	r2, r3, #22
 800cdd4:	d4ef      	bmi.n	800cdb6 <__smakebuf_r+0x1a>
 800cdd6:	2203      	movs	r2, #3
 800cdd8:	4393      	bics	r3, r2
 800cdda:	431e      	orrs	r6, r3
 800cddc:	81a6      	strh	r6, [r4, #12]
 800cdde:	e7e4      	b.n	800cdaa <__smakebuf_r+0xe>
 800cde0:	4b0f      	ldr	r3, [pc, #60]	; (800ce20 <__smakebuf_r+0x84>)
 800cde2:	62ab      	str	r3, [r5, #40]	; 0x28
 800cde4:	2380      	movs	r3, #128	; 0x80
 800cde6:	89a2      	ldrh	r2, [r4, #12]
 800cde8:	6020      	str	r0, [r4, #0]
 800cdea:	4313      	orrs	r3, r2
 800cdec:	81a3      	strh	r3, [r4, #12]
 800cdee:	9b00      	ldr	r3, [sp, #0]
 800cdf0:	6120      	str	r0, [r4, #16]
 800cdf2:	6163      	str	r3, [r4, #20]
 800cdf4:	9b01      	ldr	r3, [sp, #4]
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d00d      	beq.n	800ce16 <__smakebuf_r+0x7a>
 800cdfa:	0028      	movs	r0, r5
 800cdfc:	230e      	movs	r3, #14
 800cdfe:	5ee1      	ldrsh	r1, [r4, r3]
 800ce00:	f000 f892 	bl	800cf28 <_isatty_r>
 800ce04:	2800      	cmp	r0, #0
 800ce06:	d006      	beq.n	800ce16 <__smakebuf_r+0x7a>
 800ce08:	2203      	movs	r2, #3
 800ce0a:	89a3      	ldrh	r3, [r4, #12]
 800ce0c:	4393      	bics	r3, r2
 800ce0e:	001a      	movs	r2, r3
 800ce10:	2301      	movs	r3, #1
 800ce12:	4313      	orrs	r3, r2
 800ce14:	81a3      	strh	r3, [r4, #12]
 800ce16:	89a0      	ldrh	r0, [r4, #12]
 800ce18:	4307      	orrs	r7, r0
 800ce1a:	81a7      	strh	r7, [r4, #12]
 800ce1c:	e7cb      	b.n	800cdb6 <__smakebuf_r+0x1a>
 800ce1e:	46c0      	nop			; (mov r8, r8)
 800ce20:	0800ae05 	.word	0x0800ae05

0800ce24 <memmove>:
 800ce24:	b510      	push	{r4, lr}
 800ce26:	4288      	cmp	r0, r1
 800ce28:	d902      	bls.n	800ce30 <memmove+0xc>
 800ce2a:	188b      	adds	r3, r1, r2
 800ce2c:	4298      	cmp	r0, r3
 800ce2e:	d303      	bcc.n	800ce38 <memmove+0x14>
 800ce30:	2300      	movs	r3, #0
 800ce32:	e007      	b.n	800ce44 <memmove+0x20>
 800ce34:	5c8b      	ldrb	r3, [r1, r2]
 800ce36:	5483      	strb	r3, [r0, r2]
 800ce38:	3a01      	subs	r2, #1
 800ce3a:	d2fb      	bcs.n	800ce34 <memmove+0x10>
 800ce3c:	bd10      	pop	{r4, pc}
 800ce3e:	5ccc      	ldrb	r4, [r1, r3]
 800ce40:	54c4      	strb	r4, [r0, r3]
 800ce42:	3301      	adds	r3, #1
 800ce44:	429a      	cmp	r2, r3
 800ce46:	d1fa      	bne.n	800ce3e <memmove+0x1a>
 800ce48:	e7f8      	b.n	800ce3c <memmove+0x18>
	...

0800ce4c <__malloc_lock>:
 800ce4c:	b510      	push	{r4, lr}
 800ce4e:	4802      	ldr	r0, [pc, #8]	; (800ce58 <__malloc_lock+0xc>)
 800ce50:	f7fe fc2f 	bl	800b6b2 <__retarget_lock_acquire_recursive>
 800ce54:	bd10      	pop	{r4, pc}
 800ce56:	46c0      	nop			; (mov r8, r8)
 800ce58:	200005c0 	.word	0x200005c0

0800ce5c <__malloc_unlock>:
 800ce5c:	b510      	push	{r4, lr}
 800ce5e:	4802      	ldr	r0, [pc, #8]	; (800ce68 <__malloc_unlock+0xc>)
 800ce60:	f7fe fc28 	bl	800b6b4 <__retarget_lock_release_recursive>
 800ce64:	bd10      	pop	{r4, pc}
 800ce66:	46c0      	nop			; (mov r8, r8)
 800ce68:	200005c0 	.word	0x200005c0

0800ce6c <_realloc_r>:
 800ce6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ce6e:	0007      	movs	r7, r0
 800ce70:	000e      	movs	r6, r1
 800ce72:	0014      	movs	r4, r2
 800ce74:	2900      	cmp	r1, #0
 800ce76:	d105      	bne.n	800ce84 <_realloc_r+0x18>
 800ce78:	0011      	movs	r1, r2
 800ce7a:	f7ff f9a7 	bl	800c1cc <_malloc_r>
 800ce7e:	0005      	movs	r5, r0
 800ce80:	0028      	movs	r0, r5
 800ce82:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ce84:	2a00      	cmp	r2, #0
 800ce86:	d103      	bne.n	800ce90 <_realloc_r+0x24>
 800ce88:	f7ff f934 	bl	800c0f4 <_free_r>
 800ce8c:	0025      	movs	r5, r4
 800ce8e:	e7f7      	b.n	800ce80 <_realloc_r+0x14>
 800ce90:	f000 f85c 	bl	800cf4c <_malloc_usable_size_r>
 800ce94:	9001      	str	r0, [sp, #4]
 800ce96:	4284      	cmp	r4, r0
 800ce98:	d803      	bhi.n	800cea2 <_realloc_r+0x36>
 800ce9a:	0035      	movs	r5, r6
 800ce9c:	0843      	lsrs	r3, r0, #1
 800ce9e:	42a3      	cmp	r3, r4
 800cea0:	d3ee      	bcc.n	800ce80 <_realloc_r+0x14>
 800cea2:	0021      	movs	r1, r4
 800cea4:	0038      	movs	r0, r7
 800cea6:	f7ff f991 	bl	800c1cc <_malloc_r>
 800ceaa:	1e05      	subs	r5, r0, #0
 800ceac:	d0e8      	beq.n	800ce80 <_realloc_r+0x14>
 800ceae:	9b01      	ldr	r3, [sp, #4]
 800ceb0:	0022      	movs	r2, r4
 800ceb2:	429c      	cmp	r4, r3
 800ceb4:	d900      	bls.n	800ceb8 <_realloc_r+0x4c>
 800ceb6:	001a      	movs	r2, r3
 800ceb8:	0031      	movs	r1, r6
 800ceba:	0028      	movs	r0, r5
 800cebc:	f7fb fb4c 	bl	8008558 <memcpy>
 800cec0:	0031      	movs	r1, r6
 800cec2:	0038      	movs	r0, r7
 800cec4:	f7ff f916 	bl	800c0f4 <_free_r>
 800cec8:	e7da      	b.n	800ce80 <_realloc_r+0x14>
	...

0800cecc <_read_r>:
 800cecc:	b570      	push	{r4, r5, r6, lr}
 800cece:	0004      	movs	r4, r0
 800ced0:	0008      	movs	r0, r1
 800ced2:	0011      	movs	r1, r2
 800ced4:	001a      	movs	r2, r3
 800ced6:	2300      	movs	r3, #0
 800ced8:	4d05      	ldr	r5, [pc, #20]	; (800cef0 <_read_r+0x24>)
 800ceda:	602b      	str	r3, [r5, #0]
 800cedc:	f7f6 f9d2 	bl	8003284 <_read>
 800cee0:	1c43      	adds	r3, r0, #1
 800cee2:	d103      	bne.n	800ceec <_read_r+0x20>
 800cee4:	682b      	ldr	r3, [r5, #0]
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d000      	beq.n	800ceec <_read_r+0x20>
 800ceea:	6023      	str	r3, [r4, #0]
 800ceec:	bd70      	pop	{r4, r5, r6, pc}
 800ceee:	46c0      	nop			; (mov r8, r8)
 800cef0:	200005cc 	.word	0x200005cc

0800cef4 <abort>:
 800cef4:	2006      	movs	r0, #6
 800cef6:	b510      	push	{r4, lr}
 800cef8:	f000 f85a 	bl	800cfb0 <raise>
 800cefc:	2001      	movs	r0, #1
 800cefe:	f7f6 f9b5 	bl	800326c <_exit>
	...

0800cf04 <_fstat_r>:
 800cf04:	2300      	movs	r3, #0
 800cf06:	b570      	push	{r4, r5, r6, lr}
 800cf08:	4d06      	ldr	r5, [pc, #24]	; (800cf24 <_fstat_r+0x20>)
 800cf0a:	0004      	movs	r4, r0
 800cf0c:	0008      	movs	r0, r1
 800cf0e:	0011      	movs	r1, r2
 800cf10:	602b      	str	r3, [r5, #0]
 800cf12:	f7f6 f9fa 	bl	800330a <_fstat>
 800cf16:	1c43      	adds	r3, r0, #1
 800cf18:	d103      	bne.n	800cf22 <_fstat_r+0x1e>
 800cf1a:	682b      	ldr	r3, [r5, #0]
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d000      	beq.n	800cf22 <_fstat_r+0x1e>
 800cf20:	6023      	str	r3, [r4, #0]
 800cf22:	bd70      	pop	{r4, r5, r6, pc}
 800cf24:	200005cc 	.word	0x200005cc

0800cf28 <_isatty_r>:
 800cf28:	2300      	movs	r3, #0
 800cf2a:	b570      	push	{r4, r5, r6, lr}
 800cf2c:	4d06      	ldr	r5, [pc, #24]	; (800cf48 <_isatty_r+0x20>)
 800cf2e:	0004      	movs	r4, r0
 800cf30:	0008      	movs	r0, r1
 800cf32:	602b      	str	r3, [r5, #0]
 800cf34:	f7f6 f9f7 	bl	8003326 <_isatty>
 800cf38:	1c43      	adds	r3, r0, #1
 800cf3a:	d103      	bne.n	800cf44 <_isatty_r+0x1c>
 800cf3c:	682b      	ldr	r3, [r5, #0]
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d000      	beq.n	800cf44 <_isatty_r+0x1c>
 800cf42:	6023      	str	r3, [r4, #0]
 800cf44:	bd70      	pop	{r4, r5, r6, pc}
 800cf46:	46c0      	nop			; (mov r8, r8)
 800cf48:	200005cc 	.word	0x200005cc

0800cf4c <_malloc_usable_size_r>:
 800cf4c:	1f0b      	subs	r3, r1, #4
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	1f18      	subs	r0, r3, #4
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	da01      	bge.n	800cf5a <_malloc_usable_size_r+0xe>
 800cf56:	580b      	ldr	r3, [r1, r0]
 800cf58:	18c0      	adds	r0, r0, r3
 800cf5a:	4770      	bx	lr

0800cf5c <_raise_r>:
 800cf5c:	b570      	push	{r4, r5, r6, lr}
 800cf5e:	0004      	movs	r4, r0
 800cf60:	000d      	movs	r5, r1
 800cf62:	291f      	cmp	r1, #31
 800cf64:	d904      	bls.n	800cf70 <_raise_r+0x14>
 800cf66:	2316      	movs	r3, #22
 800cf68:	6003      	str	r3, [r0, #0]
 800cf6a:	2001      	movs	r0, #1
 800cf6c:	4240      	negs	r0, r0
 800cf6e:	bd70      	pop	{r4, r5, r6, pc}
 800cf70:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d004      	beq.n	800cf80 <_raise_r+0x24>
 800cf76:	008a      	lsls	r2, r1, #2
 800cf78:	189b      	adds	r3, r3, r2
 800cf7a:	681a      	ldr	r2, [r3, #0]
 800cf7c:	2a00      	cmp	r2, #0
 800cf7e:	d108      	bne.n	800cf92 <_raise_r+0x36>
 800cf80:	0020      	movs	r0, r4
 800cf82:	f000 f831 	bl	800cfe8 <_getpid_r>
 800cf86:	002a      	movs	r2, r5
 800cf88:	0001      	movs	r1, r0
 800cf8a:	0020      	movs	r0, r4
 800cf8c:	f000 f81a 	bl	800cfc4 <_kill_r>
 800cf90:	e7ed      	b.n	800cf6e <_raise_r+0x12>
 800cf92:	2000      	movs	r0, #0
 800cf94:	2a01      	cmp	r2, #1
 800cf96:	d0ea      	beq.n	800cf6e <_raise_r+0x12>
 800cf98:	1c51      	adds	r1, r2, #1
 800cf9a:	d103      	bne.n	800cfa4 <_raise_r+0x48>
 800cf9c:	2316      	movs	r3, #22
 800cf9e:	3001      	adds	r0, #1
 800cfa0:	6023      	str	r3, [r4, #0]
 800cfa2:	e7e4      	b.n	800cf6e <_raise_r+0x12>
 800cfa4:	2400      	movs	r4, #0
 800cfa6:	0028      	movs	r0, r5
 800cfa8:	601c      	str	r4, [r3, #0]
 800cfaa:	4790      	blx	r2
 800cfac:	0020      	movs	r0, r4
 800cfae:	e7de      	b.n	800cf6e <_raise_r+0x12>

0800cfb0 <raise>:
 800cfb0:	b510      	push	{r4, lr}
 800cfb2:	4b03      	ldr	r3, [pc, #12]	; (800cfc0 <raise+0x10>)
 800cfb4:	0001      	movs	r1, r0
 800cfb6:	6818      	ldr	r0, [r3, #0]
 800cfb8:	f7ff ffd0 	bl	800cf5c <_raise_r>
 800cfbc:	bd10      	pop	{r4, pc}
 800cfbe:	46c0      	nop			; (mov r8, r8)
 800cfc0:	20000034 	.word	0x20000034

0800cfc4 <_kill_r>:
 800cfc4:	2300      	movs	r3, #0
 800cfc6:	b570      	push	{r4, r5, r6, lr}
 800cfc8:	4d06      	ldr	r5, [pc, #24]	; (800cfe4 <_kill_r+0x20>)
 800cfca:	0004      	movs	r4, r0
 800cfcc:	0008      	movs	r0, r1
 800cfce:	0011      	movs	r1, r2
 800cfd0:	602b      	str	r3, [r5, #0]
 800cfd2:	f7f6 f93b 	bl	800324c <_kill>
 800cfd6:	1c43      	adds	r3, r0, #1
 800cfd8:	d103      	bne.n	800cfe2 <_kill_r+0x1e>
 800cfda:	682b      	ldr	r3, [r5, #0]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d000      	beq.n	800cfe2 <_kill_r+0x1e>
 800cfe0:	6023      	str	r3, [r4, #0]
 800cfe2:	bd70      	pop	{r4, r5, r6, pc}
 800cfe4:	200005cc 	.word	0x200005cc

0800cfe8 <_getpid_r>:
 800cfe8:	b510      	push	{r4, lr}
 800cfea:	f7f6 f929 	bl	8003240 <_getpid>
 800cfee:	bd10      	pop	{r4, pc}

0800cff0 <_init>:
 800cff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cff2:	46c0      	nop			; (mov r8, r8)
 800cff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cff6:	bc08      	pop	{r3}
 800cff8:	469e      	mov	lr, r3
 800cffa:	4770      	bx	lr

0800cffc <_fini>:
 800cffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cffe:	46c0      	nop			; (mov r8, r8)
 800d000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d002:	bc08      	pop	{r3}
 800d004:	469e      	mov	lr, r3
 800d006:	4770      	bx	lr
