set tool_name "QuestaSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {lab2.vo lab2_v.sdo}}
	{{"Fast Model"} {lab2_fast.vo lab2_v_fast.sdo}}
}
