0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0007: jmp_imm:
	pc += 0x1, opcode= 0x08
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0013: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0018: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x001b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x001e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0022: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0027: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x002b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0030: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0033: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0036: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0039: mov_imm:
	regs[5] = 0x94a5df8b, opcode= 0x06
0x0040: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0045: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0048: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x004b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x004e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0052: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0057: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x005a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x005d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0060: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0063: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0067: jmp_imm:
	pc += 0x1, opcode= 0x08
0x006c: mov_imm:
	regs[5] = 0x142b677c, opcode= 0x06
0x0072: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0075: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0078: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x007e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0084: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0087: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x008b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0090: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0093: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0096: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0099: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x009c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x009f: mov_imm:
	regs[5] = 0x35e54504, opcode= 0x06
0x00a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x00a8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x00ab: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x00ae: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x00b2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x00ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x00bd: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x00c1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x00c9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x00cc: mov_imm:
	regs[5] = 0x77cf8d29, opcode= 0x06
0x00d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x00d5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x00d8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x00de: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x00e5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00ea: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x00ee: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00f3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x00f7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x00ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0102: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0105: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0108: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x010b: mov_imm:
	regs[5] = 0xfe6fbb0, opcode= 0x06
0x0111: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0114: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0117: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x011a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x011d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0121: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0126: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0129: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x012c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x012f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0132: mov_imm:
	regs[5] = 0x9a324b1c, opcode= 0x06
0x0138: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x013b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x013e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0144: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x014a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x014e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0153: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0156: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x015a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x015f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0162: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0166: jmp_imm:
	pc += 0x1, opcode= 0x08
0x016b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x016e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0171: mov_imm:
	regs[5] = 0x79fbb544, opcode= 0x06
0x0177: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x017a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x017d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0180: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0183: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0186: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0189: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x018d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0192: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0196: jmp_imm:
	pc += 0x1, opcode= 0x08
0x019b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x019f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01a4: mov_imm:
	regs[5] = 0xad7901f6, opcode= 0x06
0x01ab: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x01b3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x01b6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x01bc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x01c2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x01c5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x01c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x01cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x01cf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01d4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x01d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x01da: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x01dd: mov_imm:
	regs[5] = 0x1a286dc2, opcode= 0x06
0x01e4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x01ed: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01f2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x01f5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x01f8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x01fc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0201: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0204: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0207: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x020a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x020d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0211: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0216: mov_imm:
	regs[5] = 0xa20b8573, opcode= 0x06
0x021c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x021f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0223: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0228: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x022e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0234: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0238: jmp_imm:
	pc += 0x1, opcode= 0x08
0x023d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0241: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0246: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0249: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x024c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x024f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0253: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0258: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x025b: mov_imm:
	regs[5] = 0xfcc7a925, opcode= 0x06
0x0262: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0267: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x026a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x026d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0270: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0274: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0279: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x027c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x027f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0282: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0285: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0288: mov_imm:
	regs[5] = 0xa007c26c, opcode= 0x06
0x028e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0291: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0294: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x029a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x02a0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x02a3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x02a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x02a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x02ac: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x02af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x02b2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x02b5: mov_imm:
	regs[5] = 0xc2479d78, opcode= 0x06
0x02bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x02be: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x02c2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02c7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x02ca: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x02cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x02d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x02d3: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x02d7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x02e0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02e5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x02e9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02ee: mov_imm:
	regs[5] = 0x8e9265f9, opcode= 0x06
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x02fd: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0301: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0306: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x030c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0312: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0315: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0318: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x031b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x031e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0322: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0327: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x032a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x032d: mov_imm:
	regs[5] = 0x8eed5333, opcode= 0x06
0x0333: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0336: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0339: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x033c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x033f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0343: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0348: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x034b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x034e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0352: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0357: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x035b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0360: mov_imm:
	regs[5] = 0x4dbd8b20, opcode= 0x06
0x0366: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0369: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x036c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0372: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0378: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x037b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x037f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0384: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0387: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x038a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x038d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0390: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0393: mov_imm:
	regs[5] = 0x424ef87a, opcode= 0x06
0x0399: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x039d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03a2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x03a5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x03a9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03ae: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x03b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x03b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x03b8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03bd: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x03c1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x03c9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x03cc: mov_imm:
	regs[5] = 0x2bbda340, opcode= 0x06
0x03d3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x03db: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x03de: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x03e4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x03ea: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x03ed: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x03f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x03f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x03f6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x03f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x03fc: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0400: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0405: mov_imm:
	regs[5] = 0x3a8cc5a6, opcode= 0x06
0x040c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0411: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0415: jmp_imm:
	pc += 0x1, opcode= 0x08
0x041a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x041d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0421: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0426: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0429: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x042c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x042f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0432: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0435: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0438: mov_imm:
	regs[5] = 0xff8d293, opcode= 0x06
0x043f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0444: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0447: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x044a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0450: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0457: jmp_imm:
	pc += 0x1, opcode= 0x08
0x045c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0460: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0465: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0468: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x046b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x046e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0472: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0477: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x047b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0480: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0484: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0489: mov_imm:
	regs[5] = 0x6b9b424d, opcode= 0x06
0x048f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0493: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0498: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x049b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x049e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x04a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x04a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x04a7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x04ab: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x04b4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04b9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x04bc: mov_imm:
	regs[5] = 0xd78c3ad2, opcode= 0x06
0x04c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x04c6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04cb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x04ce: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x04d4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x04da: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x04dd: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x04e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x04e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x04e6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x04e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x04ec: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x04ef: mov_imm:
	regs[5] = 0x29f7d2be, opcode= 0x06
0x04f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x04f8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x04fb: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x04fe: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0501: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0504: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0508: jmp_imm:
	pc += 0x1, opcode= 0x08
0x050d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0511: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0516: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0519: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x051d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0522: mov_imm:
	regs[5] = 0x215d8f4f, opcode= 0x06
0x0528: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x052c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0531: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0534: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x053b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0540: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0547: jmp_imm:
	pc += 0x1, opcode= 0x08
0x054c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0550: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0555: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0558: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x055c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0561: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0564: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0568: jmp_imm:
	pc += 0x1, opcode= 0x08
0x056d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0570: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0573: mov_imm:
	regs[5] = 0xf3ccfbd0, opcode= 0x06
0x057a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x057f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0582: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0586: jmp_imm:
	pc += 0x1, opcode= 0x08
0x058b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x058e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0591: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0594: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0597: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x059a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x059e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05a3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x05a6: mov_imm:
	regs[5] = 0x26a82abb, opcode= 0x06
0x05ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x05af: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x05b2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x05b8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x05bf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05c4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x05c8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05cd: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x05d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x05d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x05d6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x05d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x05dc: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x05e0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05e5: mov_imm:
	regs[5] = 0xbcec9ccf, opcode= 0x06
0x05ec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x05f4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x05f7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x05fa: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x05fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0600: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0603: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0606: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0609: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x060c: mov_imm:
	regs[5] = 0x796b7fa2, opcode= 0x06
0x0612: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0616: jmp_imm:
	pc += 0x1, opcode= 0x08
0x061b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x061f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0624: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x062a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0630: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0633: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0636: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0639: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x063c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x063f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0643: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0648: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x064b: mov_imm:
	regs[5] = 0x30531121, opcode= 0x06
0x0651: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0654: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0658: jmp_imm:
	pc += 0x1, opcode= 0x08
0x065d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0660: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0663: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0666: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0669: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x066d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0672: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0676: jmp_imm:
	pc += 0x1, opcode= 0x08
0x067b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x067e: mov_imm:
	regs[5] = 0x8d2f2fcd, opcode= 0x06
0x0685: jmp_imm:
	pc += 0x1, opcode= 0x08
0x068a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x068e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0693: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0696: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x069c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x06a2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x06a5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x06a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x06ac: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x06b5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06ba: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x06bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x06c1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06c6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x06c9: mov_imm:
	regs[5] = 0x69243643, opcode= 0x06
0x06cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x06d3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06d8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x06dc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06e1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x06e5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06ea: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x06ee: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x06f7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0700: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0705: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0709: jmp_imm:
	pc += 0x1, opcode= 0x08
0x070e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0711: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0715: jmp_imm:
	pc += 0x1, opcode= 0x08
0x071a: mov_imm:
	regs[5] = 0xb59c829d, opcode= 0x06
0x0720: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0723: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0726: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x072c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0732: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0735: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0739: jmp_imm:
	pc += 0x1, opcode= 0x08
0x073e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0741: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0744: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0747: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x074a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x074d: mov_imm:
	regs[5] = 0x80448321, opcode= 0x06
0x0753: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0756: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x075a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x075f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0762: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0765: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0768: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x076c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0771: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0774: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0777: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x077a: mov_imm:
	regs[5] = 0x831d0519, opcode= 0x06
0x0780: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0783: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0787: jmp_imm:
	pc += 0x1, opcode= 0x08
0x078c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0792: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0798: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x079b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x079e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x07a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x07a4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x07a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x07aa: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x07ad: mov_imm:
	regs[5] = 0x5ed9d596, opcode= 0x06
0x07b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x07b6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x07b9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x07bc: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x07bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x07c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x07c5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x07c9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x07d2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07d7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x07db: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07e0: mov_imm:
	regs[5] = 0xde893e6a, opcode= 0x06
0x07e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x07ea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07ef: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x07f2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x07f8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x07fe: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0801: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0804: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0807: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x080a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x080d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0810: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0813: mov_imm:
	regs[5] = 0x49819a20, opcode= 0x06
0x081a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x081f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0823: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0828: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x082b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x082e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0831: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0835: jmp_imm:
	pc += 0x1, opcode= 0x08
0x083a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x083d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0840: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0843: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0846: mov_imm:
	regs[5] = 0x6c6dab39, opcode= 0x06
0x084c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0850: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0855: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0859: jmp_imm:
	pc += 0x1, opcode= 0x08
0x085e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0864: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x086b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0870: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0873: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0876: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0879: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x087c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x087f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0883: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0888: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x088b: mov_imm:
	regs[5] = 0xc30908c3, opcode= 0x06
0x0892: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0897: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x089a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x089d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x08a0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x08a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x08a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x08a9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x08ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x08af: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x08b3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08b8: mov_imm:
	regs[5] = 0x886ae9b7, opcode= 0x06
0x08be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x08c1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x08c4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x08cb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08d0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x08d7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08dc: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x08df: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x08e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x08e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x08e8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x08ec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x08f4: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x08f7: mov_imm:
	regs[5] = 0x4a1c02ac, opcode= 0x06
0x08fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0900: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0904: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0909: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x090d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0912: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0916: jmp_imm:
	pc += 0x1, opcode= 0x08
0x091b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x091e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0922: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0927: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x092b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0930: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0933: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0936: mov_imm:
	regs[5] = 0x952805, opcode= 0x06
0x093d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0942: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0945: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0948: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x094e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0954: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0957: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x095a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x095e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0963: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0967: jmp_imm:
	pc += 0x1, opcode= 0x08
0x096c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x096f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0972: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0975: mov_imm:
	regs[5] = 0xf0abb981, opcode= 0x06
0x097c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0981: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0984: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0987: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x098a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x098d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0990: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0993: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0996: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x099a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x099f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x09a3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09a8: mov_imm:
	regs[5] = 0x58da6523, opcode= 0x06
0x09af: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x09b7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x09ba: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x09c0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x09c6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x09c9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x09cd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x09d6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x09de: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x09e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x09e5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09ea: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x09ed: mov_imm:
	regs[5] = 0xe540e311, opcode= 0x06
0x09f4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x09fc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x09ff: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0a02: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0a06: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0a0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0a11: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0a14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0a17: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0a1b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a20: mov_imm:
	regs[5] = 0x5700f981, opcode= 0x06
0x0a26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0a2a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a2f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0a32: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0a38: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0a3f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a44: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0a47: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0a4a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0a4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0a50: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0a53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0a57: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a5c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0a60: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a65: mov_imm:
	regs[5] = 0xc133d88a, opcode= 0x06
0x0a6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0a6f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a74: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0a77: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0a7a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0a7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0a80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0a83: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0a87: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a8c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0a90: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a95: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0a99: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a9e: mov_imm:
	regs[5] = 0xc0e9125e, opcode= 0x06
0x0aa4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0aa8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0aad: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0ab0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0ab6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0abc: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0abf: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0ac2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0ac6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0acb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0ace: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0ad1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0ad5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ada: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0add: mov_imm:
	regs[5] = 0xeee2a647, opcode= 0x06
0x0ae3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0ae6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0ae9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0aec: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0af0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0af5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0af9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0afe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0b02: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b07: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0b0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0b0e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b13: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0b16: mov_imm:
	regs[5] = 0x10e9e0ea, opcode= 0x06
0x0b1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0b20: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b25: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0b28: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0b2e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0b34: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0b38: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b3d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0b40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0b43: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0b46: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0b49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0b4c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0b4f: mov_imm:
	regs[5] = 0x7abaae7d, opcode= 0x06
0x0b56: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0b5e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0b61: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0b64: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0b67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0b6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0b6e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b73: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0b76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0b7a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b7f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0b83: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b88: mov_imm:
	regs[5] = 0x32c46329, opcode= 0x06
0x0b8e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0b92: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b97: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0b9a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0ba0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0ba6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0ba9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0bad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bb2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0bb6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bbb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0bbf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bc4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0bc7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0bca: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0bcd: mov_imm:
	regs[5] = 0xabf7cb16, opcode= 0x06
0x0bd4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bd9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0bdc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0bdf: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0be2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0be5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0be9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0bf1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0bf4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0bf8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bfd: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0c00: mov_imm:
	regs[5] = 0x2eeb3cc9, opcode= 0x06
0x0c06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0c09: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0c0c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0c12: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0c18: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0c1b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0c1e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0c21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0c25: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c2a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0c2d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0c30: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0c33: mov_imm:
	regs[5] = 0xc408ec5a, opcode= 0x06
0x0c39: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0c3c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0c3f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0c42: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0c45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0c49: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0c51: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0c54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0c57: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0c5a: mov_imm:
	regs[5] = 0x74ee4234, opcode= 0x06
0x0c60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0c64: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c69: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0c6c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0c72: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0c79: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c7e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0c81: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0c84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0c87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0c8b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c90: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0c93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0c97: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c9c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0c9f: mov_imm:
	regs[5] = 0x9dc8b09a, opcode= 0x06
0x0ca5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0ca8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0cab: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0cae: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0cb2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cb7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0cbb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cc0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0cc4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cc9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0ccc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0ccf: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0cd2: mov_imm:
	regs[5] = 0x1af364a2, opcode= 0x06
0x0cd8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0cdb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0cde: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0ce4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0ceb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cf0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0cf4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cf9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0cfc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0cff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0d02: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0d05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0d08: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0d0b: mov_imm:
	regs[5] = 0x4e4175f6, opcode= 0x06
0x0d11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0d15: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d1a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0d1d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0d20: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0d23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0d26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0d29: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0d2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0d2f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0d33: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d38: mov_imm:
	regs[5] = 0xf1d1bd7c, opcode= 0x06
0x0d3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0d42: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d47: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0d4a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0d50: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0d56: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0d59: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0d5d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0d65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0d68: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0d6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0d6f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d74: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0d78: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d7d: mov_imm:
	regs[5] = 0xcb7f6705, opcode= 0x06
0x0d84: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d89: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0d8d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d92: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0d95: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0d98: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0d9c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0da1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0da4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0da8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0dad: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0db1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0db6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0dba: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0dbf: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0dc3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0dc8: mov_imm:
	regs[5] = 0xa968f6ca, opcode= 0x06
0x0dce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0dd2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0dd7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0dda: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0de0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0de6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0dea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0def: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0df2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0df5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0df8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0dfb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0dff: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e04: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0e08: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e0d: mov_imm:
	regs[5] = 0x9aa92684, opcode= 0x06
0x0e14: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e19: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0e1d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e22: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0e25: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0e29: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e2e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0e31: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0e34: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0e37: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0e3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0e3d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0e40: mov_imm:
	regs[5] = 0x99f3a0ac, opcode= 0x06
0x0e46: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0e49: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0e4c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0e52: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0e58: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0e5b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0e5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0e61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0e65: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e6a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0e6e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e73: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0e77: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e7c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0e80: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e85: mov_imm:
	regs[5] = 0x5434d77d, opcode= 0x06
0x0e8c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e91: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0e95: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e9a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0e9d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0ea0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0ea3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0ea6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0ea9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0eac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0eaf: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0eb2: mov_imm:
	regs[5] = 0x56764fe6, opcode= 0x06
0x0eb8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0ebc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ec1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0ec5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0eca: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0ed0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0ed6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0eda: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0edf: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0ee2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0ee6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0eeb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0eee: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0ef1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0ef4: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0ef8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0efd: mov_imm:
	regs[5] = 0xf2e44160, opcode= 0x06
0x0f03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0f06: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0f09: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0f0d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f12: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0f15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0f18: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0f1b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0f1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0f21: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0f24: mov_imm:
	regs[5] = 0xacebd0c4, opcode= 0x06
0x0f2a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0f2e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f33: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0f36: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0f3c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0f42: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0f45: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0f49: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0f51: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0f54: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0f57: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0f5b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f60: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0f64: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f69: mov_imm:
	regs[5] = 0x4ed34bea, opcode= 0x06
0x0f6f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0f72: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0f75: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0f79: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f7e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0f81: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0f85: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0f8d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0f90: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0f93: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0f96: mov_imm:
	regs[5] = 0x176325ac, opcode= 0x06
0x0f9c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0f9f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0fa2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0fa8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0fae: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0fb1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0fb4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0fb8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fbd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0fc0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0fc4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fc9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0fcc: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0fcf: mov_imm:
	regs[5] = 0x7d8e2606, opcode= 0x06
0x0fd6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fdb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0fdf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fe4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0fe7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0fea: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0fed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0ff0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0ff4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ff9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0ffd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1002: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1005: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1008: mov_imm:
	regs[5] = 0xd6390e47, opcode= 0x06
0x100e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1011: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1015: jmp_imm:
	pc += 0x1, opcode= 0x08
0x101a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1021: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1026: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x102c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x102f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1033: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1038: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x103c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1041: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1044: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1047: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x104a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x104e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1053: mov_imm:
	regs[5] = 0x9f2f3973, opcode= 0x06
0x105a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x105f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1062: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1065: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1068: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x106b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x106e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1071: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1075: jmp_imm:
	pc += 0x1, opcode= 0x08
0x107a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x107d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1080: mov_imm:
	regs[5] = 0x7ed4d0be, opcode= 0x06
0x1087: jmp_imm:
	pc += 0x1, opcode= 0x08
0x108c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x108f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1092: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1098: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x109e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x10a1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x10a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x10a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x10aa: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x10ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x10b0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x10b3: mov_imm:
	regs[5] = 0xabd65852, opcode= 0x06
0x10b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x10bc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x10bf: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x10c2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x10c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x10c9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x10d1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x10d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x10d7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x10da: mov_imm:
	regs[5] = 0xe2a657bf, opcode= 0x06
0x10e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x10e4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10e9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x10ed: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10f2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x10f9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10fe: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1104: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1107: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x110a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x110d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1110: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1113: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1116: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1119: mov_imm:
	regs[5] = 0x8a4677dc, opcode= 0x06
0x111f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1122: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1125: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1128: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x112b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x112f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1134: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1137: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x113a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x113d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1140: mov_imm:
	regs[5] = 0xd1dfecd1, opcode= 0x06
0x1146: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1149: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x114c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1152: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1158: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x115b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x115e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1161: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1165: jmp_imm:
	pc += 0x1, opcode= 0x08
0x116a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x116d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1170: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1173: mov_imm:
	regs[5] = 0x7809819, opcode= 0x06
0x1179: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x117c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x117f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1183: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1188: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x118c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1191: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1195: jmp_imm:
	pc += 0x1, opcode= 0x08
0x119a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x119d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x11a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x11a3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x11a6: mov_imm:
	regs[5] = 0xfcbc54b0, opcode= 0x06
0x11ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x11af: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x11b2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x11b8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x11be: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x11c2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11c7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x11ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x11ce: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x11d6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x11d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x11dc: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x11df: mov_imm:
	regs[5] = 0xefe11918, opcode= 0x06
0x11e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x11e8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x11ec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11f1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x11f5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11fa: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x11fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1200: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1203: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1207: jmp_imm:
	pc += 0x1, opcode= 0x08
0x120c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x120f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1212: mov_imm:
	regs[5] = 0x9448f46c, opcode= 0x06
0x1218: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x121b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x121e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1224: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x122a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x122e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1233: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1236: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1239: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x123d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1242: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1245: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1248: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x124b: mov_imm:
	regs[5] = 0x1b9038e4, opcode= 0x06
0x1251: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1255: jmp_imm:
	pc += 0x1, opcode= 0x08
0x125a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x125d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1260: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1263: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1267: jmp_imm:
	pc += 0x1, opcode= 0x08
0x126c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x126f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1273: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1278: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x127b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x127e: mov_imm:
	regs[5] = 0x516a0a8, opcode= 0x06
0x1284: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1288: jmp_imm:
	pc += 0x1, opcode= 0x08
0x128d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1290: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1296: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x129c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x129f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x12a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x12a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x12a8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x12ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x12ae: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x12b1: mov_imm:
	regs[5] = 0x9740ade4, opcode= 0x06
0x12b8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x12c0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x12c4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12c9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x12cc: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x12cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x12d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x12d5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x12d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x12dc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12e1: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x12e4: mov_imm:
	regs[5] = 0x4040cbe7, opcode= 0x06
0x12ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x12ee: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12f3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x12f6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x12fd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1302: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1308: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x130c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1311: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1314: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1317: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x131a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x131e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1323: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1326: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1329: mov_imm:
	regs[5] = 0x6e585594, opcode= 0x06
0x132f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1333: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1338: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x133b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x133e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1342: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1347: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x134a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x134e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1353: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1356: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1359: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x135c: mov_imm:
	regs[5] = 0x5f904d9e, opcode= 0x06
0x1362: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1365: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1368: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x136e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1374: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1378: jmp_imm:
	pc += 0x1, opcode= 0x08
0x137d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1381: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1386: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1389: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x138c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x138f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1392: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1395: mov_imm:
	regs[5] = 0x2c14a65e, opcode= 0x06
0x139b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x139e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x13a1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x13a4: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x13a8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x13b1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x13b9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x13bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x13bf: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x13c3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13c8: mov_imm:
	regs[5] = 0x5d0b471c, opcode= 0x06
0x13ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x13d2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13d7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x13da: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x13e0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x13e6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x13e9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x13ed: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x13f6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x13fe: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1401: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1405: jmp_imm:
	pc += 0x1, opcode= 0x08
0x140a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x140e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1413: mov_imm:
	regs[5] = 0x45404495, opcode= 0x06
0x1419: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x141c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1420: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1425: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1428: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x142c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1431: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1434: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1437: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x143a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x143d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1440: mov_imm:
	regs[5] = 0xdabe1e8e, opcode= 0x06
0x1446: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x144a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x144f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1452: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1458: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x145e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1461: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1465: jmp_imm:
	pc += 0x1, opcode= 0x08
0x146a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x146d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1470: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1474: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1479: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x147c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x147f: mov_imm:
	regs[5] = 0xac2637b4, opcode= 0x06
0x1485: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1488: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x148b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x148e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1491: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1494: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1498: jmp_imm:
	pc += 0x1, opcode= 0x08
0x149d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x14a1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x14a9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x14ac: mov_imm:
	regs[5] = 0xc89fce31, opcode= 0x06
0x14b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x14b5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x14b8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x14bf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14c4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x14cb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14d0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x14d3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x14d7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x14df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x14e3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14e8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x14eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x14ef: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14f4: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x14f7: mov_imm:
	regs[5] = 0x1f0bb3d8, opcode= 0x06
0x14fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1500: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1504: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1509: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x150d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1512: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1515: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1519: jmp_imm:
	pc += 0x1, opcode= 0x08
0x151e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1521: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1524: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1527: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x152b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1530: mov_imm:
	regs[5] = 0x2266807b, opcode= 0x06
0x1537: jmp_imm:
	pc += 0x1, opcode= 0x08
0x153c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x153f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1542: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1548: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x154e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1551: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1555: jmp_imm:
	pc += 0x1, opcode= 0x08
0x155a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x155d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1560: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1564: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1569: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x156d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1572: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1575: mov_imm:
	regs[5] = 0x31804665, opcode= 0x06
0x157b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x157f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1584: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1587: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x158a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x158e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1593: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1596: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x159a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x159f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x15a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x15a5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x15a8: mov_imm:
	regs[5] = 0x6f1a7adb, opcode= 0x06
0x15ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x15b1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x15b4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x15ba: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x15c0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x15c4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15c9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x15cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x15cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x15d2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x15d6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x15de: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x15e2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15e7: mov_imm:
	regs[5] = 0x7c46a6d5, opcode= 0x06
0x15ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x15f1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15f6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x15f9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x15fc: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1600: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1605: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1609: jmp_imm:
	pc += 0x1, opcode= 0x08
0x160e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1611: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1614: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1618: jmp_imm:
	pc += 0x1, opcode= 0x08
0x161d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1620: mov_imm:
	regs[5] = 0x243bbe4a, opcode= 0x06
0x1626: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1629: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x162c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1632: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1638: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x163b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x163e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1641: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1644: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1648: jmp_imm:
	pc += 0x1, opcode= 0x08
0x164d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1651: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1656: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1659: mov_imm:
	regs[5] = 0xe46a979c, opcode= 0x06
0x1660: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1665: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1668: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x166b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x166e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1672: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1677: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x167b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1680: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1683: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1687: jmp_imm:
	pc += 0x1, opcode= 0x08
0x168c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x168f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1692: mov_imm:
	regs[5] = 0x3e8c7be9, opcode= 0x06
0x1698: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x169b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x169f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16a4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x16aa: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x16b0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x16b4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16b9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x16bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x16bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x16c2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x16c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x16c9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16ce: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x16d1: mov_imm:
	regs[5] = 0xafd653c3, opcode= 0x06
0x16d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x16da: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x16dd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x16e0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x16e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x16e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x16e9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x16ed: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x16f5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x16f8: mov_imm:
	regs[5] = 0x8b211d1e, opcode= 0x06
0x16fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1701: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1704: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x170a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1710: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1713: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1716: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1719: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x171c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x171f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1722: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1725: mov_imm:
	regs[5] = 0x6c23c045, opcode= 0x06
0x172b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x172e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1731: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1734: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1737: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x173a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x173d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1741: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1746: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x174a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x174f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1752: mov_imm:
	regs[5] = 0xa40297a2, opcode= 0x06
0x1758: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x175c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1761: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1764: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x176a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1771: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1776: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x177a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x177f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1783: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1788: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x178b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x178e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1791: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1795: jmp_imm:
	pc += 0x1, opcode= 0x08
0x179a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x179d: mov_imm:
	regs[5] = 0xfd489684, opcode= 0x06
0x17a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x17a6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x17a9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x17ac: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x17b0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x17b9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x17c2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17c7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x17cb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x17d3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x17d6: mov_imm:
	regs[5] = 0x2c2a5bc9, opcode= 0x06
0x17dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x17e0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17e5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x17e8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x17ee: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x17f4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x17f7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x17fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x17fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1800: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1803: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1806: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1809: mov_imm:
	regs[5] = 0x7a4b64e8, opcode= 0x06
0x180f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1813: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1818: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x181c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1821: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1824: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1827: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x182a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x182d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1830: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1833: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1836: mov_imm:
	regs[5] = 0x22455108, opcode= 0x06
0x183c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x183f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1842: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1848: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x184e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1852: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1857: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x185a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x185d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1860: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1863: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1866: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1869: mov_imm:
	regs[5] = 0xe653d4c7, opcode= 0x06
0x1870: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1875: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1879: jmp_imm:
	pc += 0x1, opcode= 0x08
0x187e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1881: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1884: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1887: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x188a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x188d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1891: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1896: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1899: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x189c: mov_imm:
	regs[5] = 0xab04581c, opcode= 0x06
0x18a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x18a5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x18a9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18ae: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x18b5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18ba: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x18c1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18c6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x18c9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x18cd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x18d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x18d8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x18db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x18de: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x18e2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18e7: mov_imm:
	regs[5] = 0xe8fb8f96, opcode= 0x06
0x18ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x18f0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x18f3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x18f7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18fc: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x18ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1903: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1908: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x190b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x190e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1912: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1917: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x191a: mov_imm:
	regs[5] = 0xb40be91c, opcode= 0x06
0x1920: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1923: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1927: jmp_imm:
	pc += 0x1, opcode= 0x08
0x192c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1932: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1938: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x193b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x193e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1942: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1947: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x194a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x194d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1950: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1954: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1959: mov_imm:
	regs[5] = 0xf1f26d20, opcode= 0x06
0x195f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1963: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1968: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x196b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x196e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1971: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1974: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1977: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x197a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x197d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1981: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1986: mov_imm:
	regs[5] = 0xa9060ea6, opcode= 0x06
0x198c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x198f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1992: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1998: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x199e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x19a1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x19a5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x19ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x19b0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x19b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x19b6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x19b9: mov_imm:
	regs[5] = 0x786606ea, opcode= 0x06
0x19bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x19c2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x19c6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19cb: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x19ce: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x19d2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x19da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x19de: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19e3: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x19e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x19ea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19ef: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x19f2: mov_imm:
	regs[5] = 0x2c09d5c7, opcode= 0x06
0x19f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x19fb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x19fe: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1a04: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1a0b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a10: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1a13: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1a16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1a19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1a1c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1a1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1a23: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a28: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1a2b: mov_imm:
	regs[5] = 0xce308860, opcode= 0x06
0x1a31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1a34: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1a37: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1a3b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a40: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1a43: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1a46: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1a49: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1a4c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1a4f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1a52: mov_imm:
	regs[5] = 0xdba0f5ff, opcode= 0x06
0x1a58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1a5b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1a5e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1a64: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1a6a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1a6e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a73: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1a76: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1a79: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1a7c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1a7f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1a82: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1a86: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a8b: mov_imm:
	regs[5] = 0x8a522c0f, opcode= 0x06
0x1a92: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a97: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1a9a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1a9d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1aa0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1aa3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1aa7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1aac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1aaf: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1ab2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1ab6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1abb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1abe: mov_imm:
	regs[5] = 0xcd9af3f2, opcode= 0x06
0x1ac4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1ac7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1acb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ad0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1ad6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1add: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ae2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1ae6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1aeb: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1aee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1af1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1af4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1af7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1afa: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1afd: mov_imm:
	regs[5] = 0x8df32dd8, opcode= 0x06
0x1b04: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b09: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1b0c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1b0f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1b12: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1b15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1b18: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1b1b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1b1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1b21: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1b24: mov_imm:
	regs[5] = 0x3c849a15, opcode= 0x06
0x1b2b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1b34: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b39: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1b3d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b42: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1b48: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1b4e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1b51: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1b55: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1b5e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b63: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1b66: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1b6a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1b72: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1b75: mov_imm:
	regs[5] = 0xf2dc5730, opcode= 0x06
0x1b7c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1b84: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1b87: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1b8a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1b8d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1b90: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1b94: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b99: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1b9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1b9f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1ba3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ba8: mov_imm:
	regs[5] = 0xe0c11148, opcode= 0x06
0x1bae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1bb1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1bb4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1bba: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1bc0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1bc3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1bc7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bcc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1bcf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1bd2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1bd5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1bd9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bde: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1be1: mov_imm:
	regs[5] = 0xee881a76, opcode= 0x06
0x1be8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1bf0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1bf3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1bf6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1bf9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1bfc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1bff: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1c02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1c05: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1c08: mov_imm:
	regs[5] = 0x924fa4e1, opcode= 0x06
0x1c0f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c14: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1c17: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1c1a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1c20: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1c26: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1c2a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c2f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1c33: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1c3c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1c44: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1c47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1c4a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1c4d: mov_imm:
	regs[5] = 0x2e6e9743, opcode= 0x06
0x1c53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1c56: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1c59: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1c5c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1c5f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1c63: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c68: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1c6b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1c6e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1c71: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1c74: mov_imm:
	regs[5] = 0x634a2176, opcode= 0x06
0x1c7b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1c83: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1c87: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c8c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1c92: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1c98: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1c9b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1c9f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ca4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1ca7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1cab: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cb0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1cb3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1cb6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1cba: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cbf: mov_imm:
	regs[5] = 0x61218db1, opcode= 0x06
0x1cc6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ccb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1ccf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cd4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1cd8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cdd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1ce0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1ce3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1ce6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1ce9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1cec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1cef: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1cf2: mov_imm:
	regs[5] = 0x9bf92660, opcode= 0x06
0x1cf8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1cfb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1cfe: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1d05: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d0a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1d11: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d16: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1d19: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1d1c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1d20: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1d28: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1d2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1d2e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1d31: mov_imm:
	regs[5] = 0x59172b19, opcode= 0x06
0x1d37: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1d3a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1d3d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1d41: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d46: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1d49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1d4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1d4f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1d52: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1d55: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1d58: mov_imm:
	regs[5] = 0x9f005b9d, opcode= 0x06
0x1d5f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1d67: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1d6a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1d70: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1d76: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1d79: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1d7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1d7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1d82: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1d86: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d8b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1d8f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d94: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1d97: mov_imm:
	regs[5] = 0xd76ce604, opcode= 0x06
0x1d9d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1da1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1da6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1da9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1dac: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1db0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1db5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1db9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1dbe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1dc2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1dc7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1dcb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1dd0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1dd3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1dd6: mov_imm:
	regs[5] = 0x5694550e, opcode= 0x06
0x1ddd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1de2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1de5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1de8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1dee: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1df4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1df7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1dfa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1dfe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e03: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1e06: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1e0a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e0f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1e13: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e18: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1e1b: mov_imm:
	regs[5] = 0x37eff70, opcode= 0x06
0x1e22: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1e2b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e30: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1e34: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e39: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1e3c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1e40: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1e49: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1e51: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1e55: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1e5d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1e60: mov_imm:
	regs[5] = 0xe424d1da, opcode= 0x06
0x1e67: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e6c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1e6f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1e72: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1e78: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1e7e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1e81: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1e84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1e87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1e8a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1e8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1e91: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e96: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1e99: mov_imm:
	regs[5] = 0x780264ae, opcode= 0x06
0x1e9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1ea2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1ea5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1ea8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1eac: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1eb1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1eb4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1eb7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1eba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1ebd: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1ec0: mov_imm:
	regs[5] = 0x22b386a1, opcode= 0x06
0x1ec7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ecc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1ecf: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1ed2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1ed9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ede: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1ee4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1ee7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1eeb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ef0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1ef3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1ef7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1efc: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1eff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1f02: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1f05: mov_imm:
	regs[5] = 0x4f6b87c1, opcode= 0x06
0x1f0b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1f0e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1f11: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1f14: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1f17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1f1a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1f1d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1f20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1f23: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1f26: mov_imm:
	regs[5] = 0xef6066ca, opcode= 0x06
0x1f2c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1f30: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f35: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1f39: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f3e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1f45: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f4a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1f50: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1f53: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1f57: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1f5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1f63: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f68: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1f6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1f6e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1f71: mov_imm:
	regs[5] = 0x65c4b553, opcode= 0x06
0x1f78: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1f80: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1f84: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f89: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1f8d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f92: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1f96: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f9b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1f9f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fa4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1fa7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1faa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1fad: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1fb0: mov_imm:
	regs[5] = 0x16b2b72b, opcode= 0x06
0x1fb6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1fb9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1fbd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fc2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1fc9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fce: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1fd4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1fd7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1fdb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fe0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1fe3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1fe6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1fe9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1fec: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1fef: mov_imm:
	regs[5] = 0xe6c2aa8c, opcode= 0x06
0x1ff5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1ff9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ffe: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2001: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2005: jmp_imm:
	pc += 0x1, opcode= 0x08
0x200a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x200d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2010: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2013: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2016: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x201a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x201f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2022: mov_imm:
	regs[5] = 0x8668cab9, opcode= 0x06
0x2028: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x202c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2031: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2035: jmp_imm:
	pc += 0x1, opcode= 0x08
0x203a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2040: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2046: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2049: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x204c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x204f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2052: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2055: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2059: jmp_imm:
	pc += 0x1, opcode= 0x08
0x205e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2062: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2067: mov_imm:
	regs[5] = 0x27e834ec, opcode= 0x06
0x206d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2070: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2073: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2076: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2079: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x207c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x207f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2082: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2086: jmp_imm:
	pc += 0x1, opcode= 0x08
0x208b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x208e: mov_imm:
	regs[5] = 0xfa97c72e, opcode= 0x06
0x2094: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2097: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x209a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x20a0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x20a7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20ac: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x20af: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x20b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x20b6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x20be: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x20c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x20c5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20ca: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x20cd: mov_imm:
	regs[5] = 0x72a7614, opcode= 0x06
0x20d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x20d6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x20d9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x20dd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20e2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x20e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x20e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x20ec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20f1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x20f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x20f8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20fd: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2100: mov_imm:
	regs[5] = 0x120069a4, opcode= 0x06
0x2106: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x210a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x210f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2112: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2119: jmp_imm:
	pc += 0x1, opcode= 0x08
0x211e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2124: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2127: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x212a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x212d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2130: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2133: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2136: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2139: mov_imm:
	regs[5] = 0xa3474cef, opcode= 0x06
0x213f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2142: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2145: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2148: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x214b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x214e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2151: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2155: jmp_imm:
	pc += 0x1, opcode= 0x08
0x215a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x215d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2160: mov_imm:
	regs[5] = 0x1062042f, opcode= 0x06
0x2166: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2169: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x216d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2172: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2178: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x217e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2181: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2184: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2187: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x218a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x218d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2191: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2196: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x219a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x219f: mov_imm:
	regs[5] = 0xa2e26b1, opcode= 0x06
0x21a6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x21af: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21b4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x21b8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21bd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x21c0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x21c4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x21cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x21d0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21d5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x21d9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x21e1: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x21e4: mov_imm:
	regs[5] = 0xcc734abf, opcode= 0x06
0x21ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x21ed: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x21f0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x21f6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x21fc: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2200: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2205: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2209: jmp_imm:
	pc += 0x1, opcode= 0x08
0x220e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2211: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2214: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2217: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x221b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2220: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2224: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2229: mov_imm:
	regs[5] = 0x424aa05f, opcode= 0x06
0x222f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2232: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2235: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2239: jmp_imm:
	pc += 0x1, opcode= 0x08
0x223e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2241: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2244: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2247: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x224b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2250: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2253: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2256: mov_imm:
	regs[5] = 0x833dbe47, opcode= 0x06
0x225c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x225f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2262: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2268: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x226e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2271: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2274: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2277: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x227a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x227d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2280: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2283: mov_imm:
	regs[5] = 0x41ee16d8, opcode= 0x06
0x228a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x228f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2292: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2295: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2298: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x229b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x229f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x22a7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x22aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x22ad: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x22b0: mov_imm:
	regs[5] = 0xf3820475, opcode= 0x06
0x22b7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x22bf: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x22c2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x22c9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22ce: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x22d5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22da: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x22dd: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x22e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x22e4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x22ec: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x22ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x22f3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22f8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x22fb: mov_imm:
	regs[5] = 0x10ef08fe, opcode= 0x06
0x2301: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2304: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2307: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x230a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x230d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2310: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2313: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2316: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2319: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x231c: mov_imm:
	regs[5] = 0x8f17d05d, opcode= 0x06
0x2322: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2325: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2329: jmp_imm:
	pc += 0x1, opcode= 0x08
0x232e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2334: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x233a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x233d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2341: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2346: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2349: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x234c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x234f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2353: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2358: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x235b: mov_imm:
	regs[5] = 0xd9a6386e, opcode= 0x06
0x2361: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2365: jmp_imm:
	pc += 0x1, opcode= 0x08
0x236a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x236d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2371: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2376: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2379: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x237d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2382: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2386: jmp_imm:
	pc += 0x1, opcode= 0x08
0x238b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x238f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2394: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2397: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x239a: mov_imm:
	regs[5] = 0x8b45da81, opcode= 0x06
0x23a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x23a3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x23a7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23ac: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x23b3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23b8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x23be: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x23c1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x23c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x23c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x23ca: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x23ce: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x23d6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x23da: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23df: mov_imm:
	regs[5] = 0x93bff33e, opcode= 0x06
0x23e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x23e8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x23ec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23f1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x23f5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23fa: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x23fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2401: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2406: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2409: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x240c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x240f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2412: mov_imm:
	regs[5] = 0x433712a5, opcode= 0x06
0x2418: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x241b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x241e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2425: jmp_imm:
	pc += 0x1, opcode= 0x08
0x242a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2430: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2434: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2439: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x243c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x243f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2442: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2446: jmp_imm:
	pc += 0x1, opcode= 0x08
0x244b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x244e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2452: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2457: mov_imm:
	regs[5] = 0xf8cb51ed, opcode= 0x06
0x245d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2460: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2463: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2466: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x246a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x246f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2473: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2478: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x247b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x247f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2484: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2487: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x248a: mov_imm:
	regs[5] = 0xecbd236c, opcode= 0x06
0x2491: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2496: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x249a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x249f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x24a3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24a8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x24ae: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x24b4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x24b7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x24ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x24bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x24c0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x24c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x24c7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24cc: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x24cf: mov_imm:
	regs[5] = 0x4aebc691, opcode= 0x06
0x24d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x24d8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x24db: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x24de: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x24e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x24e5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x24ed: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x24f1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x24f9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x24fc: mov_imm:
	regs[5] = 0xfe04d0e4, opcode= 0x06
0x2502: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2506: jmp_imm:
	pc += 0x1, opcode= 0x08
0x250b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x250f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2514: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x251a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2521: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2526: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2529: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x252c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x252f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2533: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2538: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x253b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x253e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2541: mov_imm:
	regs[5] = 0xbd870f3e, opcode= 0x06
0x2547: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x254b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2550: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2553: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2557: jmp_imm:
	pc += 0x1, opcode= 0x08
0x255c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x255f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2562: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2565: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2568: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x256b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x256e: mov_imm:
	regs[5] = 0x6a30530d, opcode= 0x06
0x2574: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2578: jmp_imm:
	pc += 0x1, opcode= 0x08
0x257d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2580: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2586: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x258c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x258f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2592: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2595: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2599: jmp_imm:
	pc += 0x1, opcode= 0x08
0x259e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x25a2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x25ab: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25b0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x25b3: mov_imm:
	regs[5] = 0xc30407c6, opcode= 0x06
0x25b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x25bc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x25bf: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x25c2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x25c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x25c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x25cb: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x25cf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x25d8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25dd: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x25e0: mov_imm:
	regs[5] = 0x993b003e, opcode= 0x06
0x25e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x25ea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25ef: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x25f2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x25f8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x25fe: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2601: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2604: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2607: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x260a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x260d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2610: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2614: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2619: mov_imm:
	regs[5] = 0x66e9baf4, opcode= 0x06
0x261f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2622: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2626: jmp_imm:
	pc += 0x1, opcode= 0x08
0x262b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x262e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2631: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2634: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2637: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x263b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2640: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2643: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2646: mov_imm:
	regs[5] = 0x1d164b5c, opcode= 0x06
0x264d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2652: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2655: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2658: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x265f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2664: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x266a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x266d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2671: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2676: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2679: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x267c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x267f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2682: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2685: mov_imm:
	regs[5] = 0xfde076ec, opcode= 0x06
0x268b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x268f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2694: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2697: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x269b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26a0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x26a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x26a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x26a9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x26ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x26af: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x26b3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26b8: mov_imm:
	regs[5] = 0x2f3d399c, opcode= 0x06
0x26be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x26c2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26c7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x26ca: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x26d0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x26d7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26dc: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x26df: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x26e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x26e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x26e8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x26eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x26ee: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x26f1: mov_imm:
	regs[5] = 0x304db12f, opcode= 0x06
0x26f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x26fa: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x26fd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2701: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2706: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x270a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x270f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2712: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2715: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2718: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x271b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x271f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2724: mov_imm:
	regs[5] = 0x8b4d9e8d, opcode= 0x06
0x272a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x272d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2730: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2736: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x273c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x273f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2742: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2745: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2748: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x274c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2751: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2754: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2758: jmp_imm:
	pc += 0x1, opcode= 0x08
0x275d: mov_imm:
	regs[5] = 0x54e65d20, opcode= 0x06
0x2763: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2766: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2769: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x276d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2772: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2775: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2778: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x277b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x277e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2782: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2787: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x278a: mov_imm:
	regs[5] = 0xa2320217, opcode= 0x06
0x2790: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2793: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2797: jmp_imm:
	pc += 0x1, opcode= 0x08
0x279c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x27a2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x27a9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27ae: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x27b1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x27b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x27b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x27ba: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x27bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x27c0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x27c3: mov_imm:
	regs[5] = 0x25691920, opcode= 0x06
0x27c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x27cc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x27d0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27d5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x27d8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x27db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x27de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x27e1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x27e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x27e8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27ed: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x27f1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27f6: mov_imm:
	regs[5] = 0x4e07ee0c, opcode= 0x06
0x27fd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2802: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2805: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2808: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x280e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2814: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2817: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x281a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x281d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2820: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2824: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2829: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x282c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x282f: mov_imm:
	regs[5] = 0xd04c9f40, opcode= 0x06
0x2835: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2838: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x283b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x283e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2841: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2844: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2847: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x284a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x284e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2853: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2856: mov_imm:
	regs[5] = 0x4ba9e881, opcode= 0x06
0x285c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x285f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2862: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2868: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x286e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2871: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2875: jmp_imm:
	pc += 0x1, opcode= 0x08
0x287a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x287d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2881: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2886: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2889: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x288c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x288f: mov_imm:
	regs[5] = 0xd0e40ae9, opcode= 0x06
0x2895: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2898: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x289b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x289e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x28a2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x28aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x28ae: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28b3: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x28b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x28ba: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28bf: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x28c2: mov_imm:
	regs[5] = 0x70ab08e4, opcode= 0x06
0x28c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x28cb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x28ce: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x28d5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28da: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x28e0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x28e3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x28e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x28e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x28ec: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x28ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x28f2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x28f5: mov_imm:
	regs[5] = 0x666867e8, opcode= 0x06
0x28fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x28ff: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2904: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2907: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x290a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x290e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2913: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2916: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2919: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x291c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x291f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2922: mov_imm:
	regs[5] = 0x6f405a3b, opcode= 0x06
0x2929: jmp_imm:
	pc += 0x1, opcode= 0x08
0x292e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2931: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2934: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x293a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2940: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2943: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2946: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2949: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x294c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x294f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2953: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2958: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x295b: mov_imm:
	regs[5] = 0xa015d4be, opcode= 0x06
0x2962: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2967: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x296b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2970: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2973: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2977: jmp_imm:
	pc += 0x1, opcode= 0x08
0x297c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x297f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2982: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2985: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2988: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x298b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x298f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2994: mov_imm:
	regs[5] = 0x98f44738, opcode= 0x06
0x299a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x299d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x29a1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29a6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x29ad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29b2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x29b8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x29bb: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x29be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x29c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x29c4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x29c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x29cb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29d0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x29d4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29d9: mov_imm:
	regs[5] = 0xc7a47489, opcode= 0x06
0x29df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x29e2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x29e5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x29e8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x29ec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x29f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x29f7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x29fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x29fe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a03: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2a06: mov_imm:
	regs[5] = 0xd3ed89b6, opcode= 0x06
0x2a0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2a0f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2a12: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2a19: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a1e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2a24: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2a27: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2a2a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2a2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2a31: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a36: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2a39: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2a3c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2a3f: mov_imm:
	regs[5] = 0xc6a6314d, opcode= 0x06
0x2a45: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2a48: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2a4b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2a4f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a54: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2a57: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2a5a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2a5e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a63: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2a66: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2a69: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2a6d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a72: mov_imm:
	regs[5] = 0x3de0b4d4, opcode= 0x06
0x2a78: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2a7b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2a7e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2a84: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2a8a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2a8d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2a90: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2a93: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2a96: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2a99: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2a9c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2a9f: mov_imm:
	regs[5] = 0x5067358c, opcode= 0x06
0x2aa5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2aa8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2aac: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ab1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2ab5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2aba: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2abd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2ac0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2ac4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ac9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2acd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ad2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2ad5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2ad8: mov_imm:
	regs[5] = 0xc43afe5, opcode= 0x06
0x2ade: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2ae1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2ae5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2aea: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2af0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2af6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2af9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2afc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2aff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2b03: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b08: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2b0b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2b0e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2b11: mov_imm:
	regs[5] = 0xae2d547f, opcode= 0x06
0x2b17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2b1a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2b1d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2b20: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2b23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2b26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2b29: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2b2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2b2f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2b32: mov_imm:
	regs[5] = 0xfc0e0492, opcode= 0x06
0x2b38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2b3b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2b3e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2b44: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2b4a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2b4d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2b50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2b54: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2b5c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2b60: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2b68: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2b6b: mov_imm:
	regs[5] = 0xdc76ec8, opcode= 0x06
0x2b71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2b74: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2b78: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b7d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2b81: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b86: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2b89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2b8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2b8f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2b92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2b95: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2b98: mov_imm:
	regs[5] = 0x5c8df4a3, opcode= 0x06
0x2b9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2ba2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ba7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2bab: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bb0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2bb6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2bbd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bc2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2bc5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2bc9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2bd2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bd7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2bda: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2bdd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2be0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2be3: mov_imm:
	regs[5] = 0x16eb6175, opcode= 0x06
0x2be9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2bec: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2bef: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2bf3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bf8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2bfc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2c04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2c07: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2c0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2c0d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2c10: mov_imm:
	regs[5] = 0xa47bfbdc, opcode= 0x06
0x2c16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2c1a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c1f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2c22: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2c28: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2c2f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c34: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2c37: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2c3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2c3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2c40: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2c43: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2c46: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2c49: mov_imm:
	regs[5] = 0xdaea0bab, opcode= 0x06
0x2c50: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2c58: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2c5c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c61: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2c64: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2c67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2c6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2c6d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2c70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2c73: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2c76: mov_imm:
	regs[5] = 0xbc6caaa3, opcode= 0x06
0x2c7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2c80: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c85: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2c88: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2c8f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c94: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2c9b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ca0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2ca3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2ca6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2caa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2caf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2cb2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2cb5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2cb8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2cbb: mov_imm:
	regs[5] = 0xf1f8a5d, opcode= 0x06
0x2cc1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2cc5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cca: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2ccd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2cd1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cd6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2cd9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2cdd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ce2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2ce5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2ce8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2ceb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2cee: mov_imm:
	regs[5] = 0x402da55c, opcode= 0x06
0x2cf4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2cf7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2cfa: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2d00: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2d06: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2d09: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2d0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2d10: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2d18: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2d1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2d1e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2d21: mov_imm:
	regs[5] = 0xf0c25795, opcode= 0x06
0x2d27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2d2a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2d2d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2d31: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d36: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2d39: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2d3c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2d3f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2d42: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2d45: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2d48: mov_imm:
	regs[5] = 0xf5c268d4, opcode= 0x06
0x2d4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2d51: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2d54: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2d5a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2d61: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d66: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2d69: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2d6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2d6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2d72: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2d75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2d78: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2d7b: mov_imm:
	regs[5] = 0x54abd5f4, opcode= 0x06
0x2d81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2d84: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2d87: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2d8a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2d8d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2d91: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d96: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2d99: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2d9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2da0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2da5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2da8: mov_imm:
	regs[5] = 0xd4e0b2e1, opcode= 0x06
0x2daf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2db4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2db7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2dba: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2dc0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2dc7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2dcc: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2dcf: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2dd3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2dd8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2ddb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2dde: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2de1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2de4: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2de8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ded: mov_imm:
	regs[5] = 0x129623c9, opcode= 0x06
0x2df3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2df6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2dfa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2dff: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2e03: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e08: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2e0c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e11: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2e14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2e17: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2e1b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2e23: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2e26: mov_imm:
	regs[5] = 0x17ca923a, opcode= 0x06
0x2e2c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2e2f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2e33: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e38: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2e3e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2e44: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2e47: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2e4a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2e4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2e51: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e56: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2e59: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2e5c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2e5f: mov_imm:
	regs[5] = 0x2ba6bf3f, opcode= 0x06
0x2e65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2e69: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e6e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2e71: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2e74: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2e77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2e7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2e7d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2e80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2e83: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2e86: mov_imm:
	regs[5] = 0xc19d9920, opcode= 0x06
0x2e8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2e90: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e95: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2e98: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2e9e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2ea4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2ea7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2eaa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2ead: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2eb0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2eb3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2eb7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ebc: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2ec0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ec5: mov_imm:
	regs[5] = 0x1c3a3192, opcode= 0x06
0x2ecb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2ecf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ed4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2ed7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2eda: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2edd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2ee0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2ee4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ee9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2eec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2eef: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2ef2: mov_imm:
	regs[5] = 0x68e82a2c, opcode= 0x06
0x2ef8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2efb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2eff: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f04: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2f0a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2f11: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f16: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2f19: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2f1d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2f25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2f28: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2f2c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2f34: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2f38: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f3d: mov_imm:
	regs[5] = 0xb49ef517, opcode= 0x06
0x2f43: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2f47: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f4c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2f50: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f55: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2f58: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2f5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2f5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2f61: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2f64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2f67: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2f6a: mov_imm:
	regs[5] = 0x6ea46e8f, opcode= 0x06
0x2f70: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2f74: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f79: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2f7c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2f82: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2f88: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2f8c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f91: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2f95: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2f9e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fa3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2fa7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fac: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2faf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2fb3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fb8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2fbb: mov_imm:
	regs[5] = 0x269ed83c, opcode= 0x06
0x2fc1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2fc4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2fc8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fcd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2fd0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2fd4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fd9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2fdc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2fdf: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2fe2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2fe5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2fe8: mov_imm:
	regs[5] = 0x5bb132d6, opcode= 0x06
0x2fee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2ff1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2ff4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2ffa: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3001: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3006: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3009: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x300c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x300f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3013: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3018: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x301b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x301e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3021: mov_imm:
	regs[5] = 0xe6e91cc6, opcode= 0x06
0x3027: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x302a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x302e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3033: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3036: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3039: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x303c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x303f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3042: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3046: jmp_imm:
	pc += 0x1, opcode= 0x08
0x304b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x304f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3054: mov_imm:
	regs[5] = 0x1bfbb1d5, opcode= 0x06
0x305b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3060: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3063: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3067: jmp_imm:
	pc += 0x1, opcode= 0x08
0x306c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3072: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3078: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x307b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x307f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3084: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3087: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x308a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x308d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3090: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3093: mov_imm:
	regs[5] = 0x6673113d, opcode= 0x06
0x3099: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x309d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30a2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x30a6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30ab: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x30ae: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x30b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x30b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x30b7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x30bb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x30c3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x30c7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30cc: mov_imm:
	regs[5] = 0x2ae15856, opcode= 0x06
0x30d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x30d5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x30d8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x30de: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x30e4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x30e7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x30ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x30ee: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x30f7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30fc: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x30ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3103: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3108: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x310b: mov_imm:
	regs[5] = 0xbc3a50f1, opcode= 0x06
0x3112: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3117: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x311b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3120: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3123: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3126: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3129: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x312c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3130: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3135: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3139: jmp_imm:
	pc += 0x1, opcode= 0x08
0x313e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3141: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3144: mov_imm:
	regs[5] = 0x548cea70, opcode= 0x06
0x314a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x314d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3150: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3156: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x315c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x315f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3162: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3165: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3169: jmp_imm:
	pc += 0x1, opcode= 0x08
0x316e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3171: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3174: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3177: mov_imm:
	regs[5] = 0x5ec2074, opcode= 0x06
0x317d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3180: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3183: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3186: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3189: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x318c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x318f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3192: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3196: jmp_imm:
	pc += 0x1, opcode= 0x08
0x319b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x319e: mov_imm:
	regs[5] = 0x55cc4b1, opcode= 0x06
0x31a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x31a7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x31ab: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31b0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x31b7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31bc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x31c2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x31c5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x31c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x31cc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x31d4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x31d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x31da: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x31de: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31e3: mov_imm:
	regs[5] = 0x3b9361ae, opcode= 0x06
0x31e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x31ec: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x31ef: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x31f2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x31f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x31f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x31fc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3201: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3204: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3207: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x320a: mov_imm:
	regs[5] = 0x83b0ad32, opcode= 0x06
0x3210: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3214: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3219: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x321c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3222: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3228: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x322b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x322e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3231: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3234: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3237: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x323b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3240: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3244: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3249: mov_imm:
	regs[5] = 0xbeb10f3a, opcode= 0x06
0x324f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3252: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3256: jmp_imm:
	pc += 0x1, opcode= 0x08
0x325b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x325e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3261: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3264: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3267: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x326b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3270: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3273: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3277: jmp_imm:
	pc += 0x1, opcode= 0x08
0x327c: mov_imm:
	regs[5] = 0x6be3b86f, opcode= 0x06
0x3282: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3285: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3288: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x328e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3294: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3297: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x329a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x329d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x32a1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32a6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x32a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x32ad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32b2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x32b5: mov_imm:
	regs[5] = 0xc8e7db8, opcode= 0x06
0x32bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x32bf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32c4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x32c8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32cd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x32d0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x32d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x32d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x32d9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x32dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x32e0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32e5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x32e8: mov_imm:
	regs[5] = 0xdaff7175, opcode= 0x06
0x32ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x32f1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x32f4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x32fa: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3300: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3303: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3306: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3309: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x330c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x330f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3312: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3315: mov_imm:
	regs[5] = 0x756e4aba, opcode= 0x06
0x331b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x331f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3324: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3327: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x332a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x332d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3330: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3333: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3336: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x333a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x333f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3343: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3348: mov_imm:
	regs[5] = 0x46a60d12, opcode= 0x06
0x334f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3354: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3357: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x335b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3360: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3366: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x336c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x336f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3372: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3375: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3378: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x337c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3381: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3384: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3387: mov_imm:
	regs[5] = 0x6fbd7c3, opcode= 0x06
0x338d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3390: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3393: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3396: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3399: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x339d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x33a5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x33a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x33ab: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x33ae: mov_imm:
	regs[5] = 0xb9be2dab, opcode= 0x06
0x33b5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x33bd: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x33c0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x33c6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x33cc: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x33cf: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x33d3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x33db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x33df: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33e4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x33e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x33ea: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x33ed: mov_imm:
	regs[5] = 0xf6c8b8d0, opcode= 0x06
0x33f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x33f7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33fc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3400: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3405: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3408: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x340b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x340e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3412: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3417: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x341a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x341d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3420: mov_imm:
	regs[5] = 0x20638c13, opcode= 0x06
0x3426: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3429: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x342c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3433: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3438: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x343f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3444: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3447: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x344b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3450: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3453: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3456: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3459: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x345c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x345f: mov_imm:
	regs[5] = 0x2a1cf8d4, opcode= 0x06
0x3465: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3468: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x346c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3471: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3474: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3477: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x347a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x347d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3480: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3484: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3489: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x348d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3492: mov_imm:
	regs[5] = 0xb4b384db, opcode= 0x06
0x3498: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x349b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x349f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34a4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x34aa: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x34b0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x34b4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34b9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x34bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x34bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x34c3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34c8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x34cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x34ce: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x34d1: mov_imm:
	regs[5] = 0x21dd1a77, opcode= 0x06
0x34d8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x34e0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x34e3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x34e7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34ec: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x34ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x34f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x34f5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x34f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x34fb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x34ff: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3504: mov_imm:
	regs[5] = 0x4f508b22, opcode= 0x06
0x350a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x350d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3511: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3516: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x351c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3522: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3526: jmp_imm:
	pc += 0x1, opcode= 0x08
0x352b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x352e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3531: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3534: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3537: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x353a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x353d: mov_imm:
	regs[5] = 0x2106d28d, opcode= 0x06
0x3543: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3547: jmp_imm:
	pc += 0x1, opcode= 0x08
0x354c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x354f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3553: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3558: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x355b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x355e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3561: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3564: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3567: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x356b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3570: mov_imm:
	regs[5] = 0x8198902a, opcode= 0x06
0x3577: jmp_imm:
	pc += 0x1, opcode= 0x08
0x357c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3580: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3585: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3588: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x358f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3594: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x359a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x359d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x35a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x35a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x35a7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35ac: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x35af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x35b3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35b8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x35bb: mov_imm:
	regs[5] = 0xceacb97b, opcode= 0x06
0x35c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x35c4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x35c7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x35ca: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x35ce: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x35d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x35da: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35df: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x35e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x35e6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35eb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x35ef: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35f4: mov_imm:
	regs[5] = 0xb7290270, opcode= 0x06
0x35fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x35fe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3603: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3606: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x360d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3612: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3619: jmp_imm:
	pc += 0x1, opcode= 0x08
0x361e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3621: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3624: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3627: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x362a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x362d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3630: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3633: mov_imm:
	regs[5] = 0xafc877d9, opcode= 0x06
0x3639: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x363d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3642: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3645: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3648: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x364b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x364e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3652: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3657: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x365a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x365d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3661: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3666: mov_imm:
	regs[5] = 0xc858c7e1, opcode= 0x06
0x366c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3670: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3675: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3678: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x367e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3684: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3687: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x368a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x368e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3693: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3696: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3699: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x369c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x36a0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36a5: mov_imm:
	regs[5] = 0xa06c727c, opcode= 0x06
0x36ac: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x36b4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x36b7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x36ba: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x36bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x36c1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x36ca: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36cf: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x36d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x36d5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x36d8: mov_imm:
	regs[5] = 0xd6583936, opcode= 0x06
0x36df: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x36e8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36ed: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x36f0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x36f6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x36fc: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x36ff: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3702: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3705: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3708: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x370b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x370e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3712: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3717: mov_imm:
	regs[5] = 0xcee3cc41, opcode= 0x06
0x371d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3720: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3724: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3729: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x372c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3730: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3735: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3738: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x373b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x373e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3742: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3747: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x374b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3750: mov_imm:
	regs[5] = 0x441e8d5, opcode= 0x06
0x3756: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3759: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x375c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3762: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3768: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x376b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x376e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3771: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3774: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3777: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x377a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x377d: mov_imm:
	regs[5] = 0x2002bb8, opcode= 0x06
0x3783: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3787: jmp_imm:
	pc += 0x1, opcode= 0x08
0x378c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x378f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3792: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3795: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3799: jmp_imm:
	pc += 0x1, opcode= 0x08
0x379e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x37a1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x37a5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x37aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x37ae: jmp_imm:
	pc += 0x1, opcode= 0x08
0x37b3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x37b6: mov_imm:
	regs[5] = 0x46fbe3e4, opcode= 0x06
0x37bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x37bf: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x37c2: mov_imm:
	regs[30] = 0xe51c1537, opcode= 0x06
0x37c8: mov_imm:
	regs[31] = 0x105728e0, opcode= 0x06
0x37ce: xor_regs:
	regs[0] ^= regs[30], opcode= 0x00
0x37d1: xor_regs:
	regs[1] ^= regs[31], opcode= 0x00
max register index:31
