int\r\nF_1 (\r\nT_1 * V_1 ,\r\nT_1 * V_2 ,\r\nint * V_3 ,\r\nT_1 * V_4 )\r\n{\r\nregister unsigned int V_5 , V_6 ;\r\nregister int V_7 , V_8 ;\r\nregister boolean V_9 = FALSE ;\r\nV_5 = * V_1 ;\r\nV_7 = F_2 ( V_5 ) - V_10 ;\r\nif ( V_7 > V_11 ) {\r\nif ( ( V_7 > V_11 + 1 ) ||\r\nF_3 ( V_5 ) || F_4 ( V_5 ) ) {\r\nif ( F_4 ( V_5 ) ) V_8 = 0x7fffffff ;\r\nelse V_8 = 0x80000000 ;\r\nif ( F_5 () ) {\r\nreturn ( V_12 ) ;\r\n}\r\nF_6 () ;\r\n* V_3 = V_8 ;\r\nreturn ( V_13 ) ;\r\n}\r\n}\r\nif ( V_7 >= 0 ) {\r\nV_6 = V_5 ;\r\nF_7 ( V_6 ) ;\r\nF_8 ( V_6 , V_7 ) ;\r\nif ( F_9 ( V_5 ) ) V_8 = - F_10 ( V_6 ) ;\r\nelse V_8 = F_10 ( V_6 ) ;\r\nif ( F_11 ( V_5 , V_7 ) ) {\r\nV_9 = TRUE ;\r\nswitch ( F_12 () ) {\r\ncase V_14 :\r\nif ( F_4 ( V_5 ) ) V_8 ++ ;\r\nbreak;\r\ncase V_15 :\r\nif ( F_9 ( V_5 ) ) V_8 -- ;\r\nbreak;\r\ncase V_16 :\r\nif ( F_13 ( V_5 , V_7 ) ) {\r\nif ( F_14 ( V_5 , V_7 )\r\n|| ( F_15 ( V_6 ) ) )\r\nif ( F_4 ( V_5 ) ) V_8 ++ ;\r\nelse V_8 -- ;\r\n}\r\n}\r\n}\r\n}\r\nelse {\r\nV_8 = 0 ;\r\nif ( F_16 ( V_5 ) ) {\r\nV_9 = TRUE ;\r\nswitch ( F_12 () ) {\r\ncase V_14 :\r\nif ( F_4 ( V_5 ) ) V_8 ++ ;\r\nbreak;\r\ncase V_15 :\r\nif ( F_9 ( V_5 ) ) V_8 -- ;\r\nbreak;\r\ncase V_16 :\r\nif ( V_7 == - 1 )\r\nif ( F_3 ( V_5 ) )\r\nif ( F_4 ( V_5 ) ) V_8 ++ ;\r\nelse V_8 -- ;\r\n}\r\n}\r\n}\r\n* V_3 = V_8 ;\r\nif ( V_9 ) {\r\nif ( F_17 () ) return ( V_17 ) ;\r\nelse F_18 () ;\r\n}\r\nreturn ( V_13 ) ;\r\n}\r\nint\r\nF_19 (\r\nT_1 * V_1 ,\r\nunsigned int * V_2 ,\r\nT_2 * V_3 ,\r\nunsigned int * V_4 )\r\n{\r\nregister int V_7 , V_18 ;\r\nregister unsigned int V_5 , V_6 , V_19 ;\r\nregister boolean V_9 = FALSE ;\r\nV_5 = * V_1 ;\r\nV_7 = F_2 ( V_5 ) - V_10 ;\r\nif ( V_7 > V_20 ) {\r\nif ( ( V_7 > V_20 + 1 ) ||\r\nF_3 ( V_5 ) || F_4 ( V_5 ) ) {\r\nif ( F_4 ( V_5 ) ) {\r\nV_18 = 0x7fffffff ;\r\nV_19 = 0xffffffff ;\r\n}\r\nelse {\r\nV_18 = 0x80000000 ;\r\nV_19 = 0 ;\r\n}\r\nif ( F_5 () ) {\r\nreturn ( V_12 ) ;\r\n}\r\nF_6 () ;\r\nF_20 ( V_18 , V_19 , V_3 ) ;\r\nreturn ( V_13 ) ;\r\n}\r\nF_21 ( V_18 , V_19 ) ;\r\nF_20 ( V_18 , V_19 , V_3 ) ;\r\nreturn ( V_13 ) ;\r\n}\r\nif ( V_7 >= 0 ) {\r\nV_6 = V_5 ;\r\nF_7 ( V_6 ) ;\r\nF_22 ( V_6 , V_7 , V_18 , V_19 ) ;\r\nif ( F_9 ( V_5 ) ) {\r\nF_23 ( V_18 , V_19 ) ;\r\n}\r\nif ( F_11 ( V_5 , V_7 ) ) {\r\nV_9 = TRUE ;\r\nswitch ( F_12 () ) {\r\ncase V_14 :\r\nif ( F_4 ( V_5 ) ) {\r\nF_24 ( V_18 , V_19 ) ;\r\n}\r\nbreak;\r\ncase V_15 :\r\nif ( F_9 ( V_5 ) ) {\r\nF_25 ( V_18 , V_19 ) ;\r\n}\r\nbreak;\r\ncase V_16 :\r\nif ( F_13 ( V_5 , V_7 ) )\r\nif ( F_14 ( V_5 , V_7 ) ||\r\n( F_26 ( V_19 ) ) )\r\nif ( F_4 ( V_5 ) ) {\r\nF_24 ( V_18 , V_19 ) ;\r\n}\r\nelse {\r\nF_25 ( V_18 , V_19 ) ;\r\n}\r\n}\r\n}\r\n}\r\nelse {\r\nF_27 ( V_18 , V_19 ) ;\r\nif ( F_16 ( V_5 ) ) {\r\nV_9 = TRUE ;\r\nswitch ( F_12 () ) {\r\ncase V_14 :\r\nif ( F_4 ( V_5 ) ) {\r\nF_24 ( V_18 , V_19 ) ;\r\n}\r\nbreak;\r\ncase V_15 :\r\nif ( F_9 ( V_5 ) ) {\r\nF_25 ( V_18 , V_19 ) ;\r\n}\r\nbreak;\r\ncase V_16 :\r\nif ( V_7 == - 1 )\r\nif ( F_3 ( V_5 ) )\r\nif ( F_4 ( V_5 ) ) {\r\nF_24 ( V_18 , V_19 ) ;\r\n}\r\nelse {\r\nF_25 ( V_18 , V_19 ) ;\r\n}\r\n}\r\n}\r\n}\r\nF_20 ( V_18 , V_19 , V_3 ) ;\r\nif ( V_9 ) {\r\nif ( F_17 () ) return ( V_17 ) ;\r\nelse F_18 () ;\r\n}\r\nreturn ( V_13 ) ;\r\n}\r\nint\r\nF_28 (\r\nT_3 * V_1 ,\r\nunsigned int * V_2 ,\r\nint * V_3 ,\r\nunsigned int * V_4 )\r\n{\r\nregister unsigned int V_21 , V_22 , V_23 , V_24 ;\r\nregister int V_7 , V_8 ;\r\nregister boolean V_9 = FALSE ;\r\nF_29 ( V_1 , V_21 , V_22 ) ;\r\nV_7 = F_30 ( V_21 ) - V_25 ;\r\nif ( V_7 > V_11 ) {\r\nif ( F_31 ( V_7 , V_21 , V_22 ) ) {\r\nif ( F_32 ( V_21 ) ) V_8 = 0x7fffffff ;\r\nelse V_8 = 0x80000000 ;\r\nif ( F_5 () ) {\r\nreturn ( V_12 ) ;\r\n}\r\nF_6 () ;\r\n* V_3 = V_8 ;\r\nreturn ( V_13 ) ;\r\n}\r\n}\r\nif ( V_7 >= 0 ) {\r\nV_23 = V_21 ;\r\nV_24 = V_22 ;\r\nF_33 ( V_23 ) ;\r\nF_34 ( V_23 , V_24 , V_7 ) ;\r\nif ( F_35 ( V_21 ) && ( V_7 <= V_11 ) )\r\nV_8 = - F_36 ( V_23 ) ;\r\nelse V_8 = F_36 ( V_23 ) ;\r\nif ( F_37 ( V_21 , V_22 , V_7 ) ) {\r\nV_9 = TRUE ;\r\nswitch ( F_12 () ) {\r\ncase V_14 :\r\nif ( F_32 ( V_21 ) ) V_8 ++ ;\r\nbreak;\r\ncase V_15 :\r\nif ( F_35 ( V_21 ) ) V_8 -- ;\r\nbreak;\r\ncase V_16 :\r\nif ( F_38 ( V_21 , V_22 , V_7 ) )\r\nif ( F_39 ( V_21 , V_22 , V_7 ) ||\r\n( F_40 ( V_23 ) ) )\r\nif ( F_32 ( V_21 ) ) V_8 ++ ;\r\nelse V_8 -- ;\r\n}\r\nif ( ( F_32 ( V_21 ) && V_8 < 0 ) ||\r\n( F_35 ( V_21 ) && V_8 > 0 ) ) {\r\nif ( F_32 ( V_21 ) ) V_8 = 0x7fffffff ;\r\nelse V_8 = 0x80000000 ;\r\nif ( F_5 () ) {\r\nreturn ( V_12 ) ;\r\n}\r\nF_6 () ;\r\n* V_3 = V_8 ;\r\nreturn ( V_13 ) ;\r\n}\r\n}\r\n}\r\nelse {\r\nV_8 = 0 ;\r\nif ( F_41 ( V_21 , V_22 ) ) {\r\nV_9 = TRUE ;\r\nswitch ( F_12 () ) {\r\ncase V_14 :\r\nif ( F_32 ( V_21 ) ) V_8 ++ ;\r\nbreak;\r\ncase V_15 :\r\nif ( F_35 ( V_21 ) ) V_8 -- ;\r\nbreak;\r\ncase V_16 :\r\nif ( V_7 == - 1 )\r\nif ( F_42 ( V_21 , V_22 ) )\r\nif ( F_32 ( V_21 ) ) V_8 ++ ;\r\nelse V_8 -- ;\r\n}\r\n}\r\n}\r\n* V_3 = V_8 ;\r\nif ( V_9 ) {\r\nif ( F_17 () ) return ( V_17 ) ;\r\nelse F_18 () ;\r\n}\r\nreturn ( V_13 ) ;\r\n}\r\nint\r\nF_43 (\r\nT_3 * V_1 ,\r\nunsigned int * V_2 ,\r\nT_2 * V_3 ,\r\nunsigned int * V_4 )\r\n{\r\nregister int V_7 , V_18 ;\r\nregister unsigned int V_21 , V_22 , V_23 , V_24 , V_19 ;\r\nregister boolean V_9 = FALSE ;\r\nF_29 ( V_1 , V_21 , V_22 ) ;\r\nV_7 = F_30 ( V_21 ) - V_25 ;\r\nif ( V_7 > V_20 ) {\r\nif ( ( V_7 > V_20 + 1 ) ||\r\nF_42 ( V_21 , V_22 ) || F_32 ( V_21 ) ) {\r\nif ( F_32 ( V_21 ) ) {\r\nV_18 = 0x7fffffff ;\r\nV_19 = 0xffffffff ;\r\n}\r\nelse {\r\nV_18 = 0x80000000 ;\r\nV_19 = 0 ;\r\n}\r\nif ( F_5 () ) {\r\nreturn ( V_12 ) ;\r\n}\r\nF_6 () ;\r\nF_20 ( V_18 , V_19 , V_3 ) ;\r\nreturn ( V_13 ) ;\r\n}\r\n}\r\nif ( V_7 >= 0 ) {\r\nV_23 = V_21 ;\r\nV_24 = V_22 ;\r\nF_33 ( V_23 ) ;\r\nF_44 ( V_23 , V_24 , V_7 , V_18 ,\r\nV_19 ) ;\r\nif ( F_35 ( V_21 ) ) {\r\nF_23 ( V_18 , V_19 ) ;\r\n}\r\nif ( F_37 ( V_21 , V_22 , V_7 ) ) {\r\nV_9 = TRUE ;\r\nswitch ( F_12 () ) {\r\ncase V_14 :\r\nif ( F_32 ( V_21 ) ) {\r\nF_24 ( V_18 , V_19 ) ;\r\n}\r\nbreak;\r\ncase V_15 :\r\nif ( F_35 ( V_21 ) ) {\r\nF_25 ( V_18 , V_19 ) ;\r\n}\r\nbreak;\r\ncase V_16 :\r\nif ( F_38 ( V_21 , V_22 , V_7 ) )\r\nif ( F_39 ( V_21 , V_22 , V_7 ) ||\r\n( F_26 ( V_19 ) ) )\r\nif ( F_32 ( V_21 ) ) {\r\nF_24 ( V_18 , V_19 ) ;\r\n}\r\nelse {\r\nF_25 ( V_18 , V_19 ) ;\r\n}\r\n}\r\n}\r\n}\r\nelse {\r\nF_27 ( V_18 , V_19 ) ;\r\nif ( F_41 ( V_21 , V_22 ) ) {\r\nV_9 = TRUE ;\r\nswitch ( F_12 () ) {\r\ncase V_14 :\r\nif ( F_32 ( V_21 ) ) {\r\nF_24 ( V_18 , V_19 ) ;\r\n}\r\nbreak;\r\ncase V_15 :\r\nif ( F_35 ( V_21 ) ) {\r\nF_25 ( V_18 , V_19 ) ;\r\n}\r\nbreak;\r\ncase V_16 :\r\nif ( V_7 == - 1 )\r\nif ( F_42 ( V_21 , V_22 ) )\r\nif ( F_32 ( V_21 ) ) {\r\nF_24 ( V_18 , V_19 ) ;\r\n}\r\nelse {\r\nF_25 ( V_18 , V_19 ) ;\r\n}\r\n}\r\n}\r\n}\r\nF_20 ( V_18 , V_19 , V_3 ) ;\r\nif ( V_9 ) {\r\nif ( F_17 () ) return ( V_17 ) ;\r\nelse F_18 () ;\r\n}\r\nreturn ( V_13 ) ;\r\n}
