
           Lattice Mapping Report File for Design Module 'kbuf_top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     KanalogBuffer_kabuf1.ngd -o KanalogBuffer_kabuf1_map.ncd -pr
     KanalogBuffer_kabuf1.prf -mp KanalogBuffer_kabuf1.mrp -lpf C:/Dan/Engineeri
     ng/Lattice/Learning/KanalogBuffer/kabuf1/KanalogBuffer_kabuf1.lpf -lpf
     C:/Dan/Engineering/Lattice/Learning/KanalogBuffer/KanalogBuffer.lpf -c 0
     -gui -msgset C:/Dan/Engineering/Lattice/Learning/KanalogBuffer/promote.xml
     
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.2.115
Mapped on:  10/14/18  21:26:37

Design Summary
--------------

   Number of registers:     58 out of  7209 (1%)
      PFU registers:           58 out of  6864 (1%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        31 out of  3432 (1%)
      SLICEs as Logic/ROM:     31 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:         25 out of  6864 (0%)
      Number used as logic LUTs:         25
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 51 + 4(JTAG) out of 115 (48%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net fpga_clk: 31 loads, 31 rising, 0 falling (Driver: rc_oscillator )

                                    Page 1




Design:  kbuf_top                                      Date:  10/14/18  21:26:37

Design Summary (cont)
---------------------
   Number of Clock Enables:  6
     Net fpga_clk_enable_49: 9 loads, 9 LSLICEs
     Net fpga_clk_enable_2: 1 loads, 1 LSLICEs
     Net fpga_clk_enable_19: 4 loads, 4 LSLICEs
     Net fpga_clk_enable_36: 4 loads, 4 LSLICEs
     Net fpga_clk_enable_12: 4 loads, 4 LSLICEs
     Net fpga_clk_enable_29: 4 loads, 4 LSLICEs
   Number of LSRs:  2
     Net rclk_rise: 1 loads, 1 LSLICEs
     Net kreset_c: 29 loads, 29 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net kreset_c: 34 loads
     Net dac_out_c_2: 20 loads
     Net resync: 18 loads
     Net fpga_clk_enable_49: 9 loads
     Net ddDlatch: 4 loads
     Net fpga_clk_enable_12: 4 loads
     Net fpga_clk_enable_19: 4 loads
     Net fpga_clk_enable_29: 4 loads
     Net fpga_clk_enable_36: 4 loads
     Net ddDclk: 3 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| dac_out[2]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| xAdin               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| dac_out[3]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| dac_out[4]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| dac_out[5]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| xAsck               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| dac_out[6]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  kbuf_top                                      Date:  10/14/18  21:26:37

IO (PIO) Attributes (cont)
--------------------------
| xAcs                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| dac_out[7]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| xDdout              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| xDclk               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| xDdin               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| xAdout              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ddin                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| xDlatch             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| dac_out[1]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| dac_out[0]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| t_out               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[7]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[6]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[5]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[4]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[3]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[2]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[1]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[0]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| dac_clk             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Adout               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Acs                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Asck                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Adin                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Dlatch              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Dclk                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ddout               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| kreset              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  kbuf_top                                      Date:  10/14/18  21:26:37

IO (PIO) Attributes (cont)
--------------------------
| ka_in[15]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ka_in[14]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ka_in[13]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ka_in[12]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ka_in[11]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ka_in[10]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ka_in[9]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ka_in[8]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ka_in[7]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ka_in[6]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ka_in[5]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ka_in[4]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ka_in[3]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ka_in[2]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ka_in[1]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ka_in[0]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i2 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal n228 was merged into signal kreset_c
Signal VCC_net undriven or does not drive anything - clipped.
Block kreset_I_0_1_lut_rep_1 was optimized away.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                rc_oscillator
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     fpga_clk

                                    Page 4




Design:  kbuf_top                                      Date:  10/14/18  21:26:37

OSC Summary (cont)
------------------
  OSC Nominal Frequency (MHz):                      66.50

ASIC Components
---------------

Instance Name: rc_oscillator
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        










































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
