{
  "design": {
    "design_info": {
      "boundary_crc": "0x2734E04B288A49D9",
      "device": "xc7a35ticsg324-1L",
      "gen_directory": "../../../../mmu.gen/sources_1/bd/main_block",
      "name": "main_block",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "vram": "",
      "mmu_0": "",
      "mmio_0": "",
      "clockcontroller_0": "",
      "clk_wiz_0": ""
    },
    "ports": {
      "vram_dout": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "gram_dout": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "iram_dout": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "debug_dout": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "debug_we": {
        "direction": "I"
      },
      "debug_enable": {
        "direction": "I"
      },
      "debug_addr": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "debug_din": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "debug_bank": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "iram_addr": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "gram_we": {
        "direction": "I"
      },
      "gram_addr": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "gram_din": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "gram_bank": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "vram_addr": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "debug_override_enable": {
        "direction": "I"
      },
      "btn0": {
        "direction": "I"
      },
      "btn1": {
        "direction": "I"
      },
      "btn2": {
        "direction": "I"
      },
      "btn3": {
        "direction": "I"
      },
      "led0": {
        "direction": "O"
      },
      "led1": {
        "direction": "O"
      },
      "led2": {
        "direction": "O"
      },
      "led3": {
        "direction": "O"
      },
      "clk100mhz_in": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_block_clk100mhz_in",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "fault_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "debug_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "debug_en": {
        "direction": "I"
      }
    },
    "components": {
      "vram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "8",
        "xci_name": "main_block_blk_mem_gen_0_0",
        "xci_path": "ip\\main_block_blk_mem_gen_0_0\\main_block_blk_mem_gen_0_0.xci",
        "inst_hier_path": "vram",
        "parameters": {
          "Algorithm": {
            "value": "Minimum_Area"
          },
          "Assume_Synchronous_Clk": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "READ_FIRST"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "65535"
          },
          "Write_Width_A": {
            "value": "16"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "mmu_0": {
        "vlnv": "xilinx.com:module_ref:mmu:1.0",
        "ip_revision": "1",
        "xci_name": "main_block_mmu_0_0",
        "xci_path": "ip\\main_block_mmu_0_0\\main_block_mmu_0_0.xci",
        "inst_hier_path": "mmu_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mmu",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk200mhz": {
            "direction": "I"
          },
          "debug_en_lock": {
            "direction": "O"
          },
          "fault": {
            "direction": "O"
          },
          "ck_stable": {
            "direction": "I"
          },
          "cpu_sync": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "main_block_clockcontroller_0_0_exec_clk",
                "value_src": "default_prop"
              }
            }
          },
          "debug_sync": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "main_block_clockcontroller_0_0_exec_clk",
                "value_src": "default_prop"
              }
            }
          },
          "vram_sync": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "main_block_clockcontroller_0_0_exec_clk",
                "value_src": "default_prop"
              }
            }
          },
          "debug_clk200mhz": {
            "direction": "I"
          },
          "debug_we": {
            "direction": "I"
          },
          "debug_enable": {
            "direction": "I"
          },
          "debug_override_enable": {
            "direction": "I"
          },
          "debug_addr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "debug_din": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "debug_bank": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "debug_dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "iram_addr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "iram_dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "gram_we": {
            "direction": "I"
          },
          "gram_addr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "gram_din": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "gram_dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "gram_bank": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "vram_clk200mhz": {
            "direction": "I"
          },
          "vram_addr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "vram_dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "vrama_mem_addr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "vrama_mem_ck": {
            "direction": "O"
          },
          "vrama_mem_din": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "vrama_mem_we": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "vrama_mem_dout": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "vramb_mem_addr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "vramb_mem_ck": {
            "direction": "O"
          },
          "vramb_mem_din": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "vramb_mem_we": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "vramb_mem_dout": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "mmio_mem_ck": {
            "direction": "O"
          },
          "mmio_mem_we": {
            "direction": "O"
          },
          "mmio_mem_oe": {
            "direction": "O"
          },
          "mmio_mem_addr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "mmio_mem_din": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "mmio_mem_dout": {
            "direction": "I",
            "left": "15",
            "right": "0"
          }
        }
      },
      "mmio_0": {
        "vlnv": "xilinx.com:module_ref:mmio:1.0",
        "ip_revision": "1",
        "xci_name": "main_block_mmio_0_0",
        "xci_path": "ip\\main_block_mmio_0_0\\main_block_mmio_0_0.xci",
        "inst_hier_path": "mmio_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mmio",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ck": {
            "direction": "I"
          },
          "we": {
            "direction": "I"
          },
          "addr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "din": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "led0": {
            "direction": "O"
          },
          "led1": {
            "direction": "O"
          },
          "led2": {
            "direction": "O"
          },
          "led3": {
            "direction": "O"
          },
          "btn0": {
            "direction": "I"
          },
          "btn1": {
            "direction": "I"
          },
          "btn2": {
            "direction": "I"
          },
          "btn3": {
            "direction": "I"
          },
          "rho": {
            "direction": "O"
          }
        }
      },
      "clockcontroller_0": {
        "vlnv": "xilinx.com:module_ref:clockcontroller:1.0",
        "ip_revision": "1",
        "xci_name": "main_block_clockcontroller_0_0",
        "xci_path": "ip\\main_block_clockcontroller_0_0\\main_block_clockcontroller_0_0.xci",
        "inst_hier_path": "clockcontroller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clockcontroller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk100mhz_in": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "clk200mhz_in": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "wizard_locked": {
            "direction": "I"
          },
          "debug_en_lock": {
            "direction": "I"
          },
          "fault_reset": {
            "type": "rst",
            "direction": "I"
          },
          "debug_reset": {
            "type": "rst",
            "direction": "I"
          },
          "fault": {
            "direction": "I"
          },
          "debug_en": {
            "direction": "I"
          },
          "load_clk": {
            "type": "clk",
            "direction": "O"
          },
          "exec_clk": {
            "type": "clk",
            "direction": "O"
          },
          "debug_clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "debug_reset",
                "value_src": "constant"
              }
            }
          },
          "clk200mhz": {
            "direction": "O"
          },
          "clk200mhz_inf": {
            "direction": "O"
          },
          "ck_stable": {
            "direction": "O"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "14",
        "xci_name": "main_block_clk_wiz_0_0",
        "xci_path": "ip\\main_block_clk_wiz_0_0\\main_block_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "114.829"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "CLK_OUT1_PORT": {
            "value": "clk100mhz_out"
          },
          "CLK_OUT2_PORT": {
            "value": "clk200mhz_out"
          },
          "ENABLE_CLOCK_MONITOR": {
            "value": "false"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          }
        }
      }
    },
    "nets": {
      "btn0_1": {
        "ports": [
          "btn0",
          "mmio_0/btn0"
        ]
      },
      "btn1_1": {
        "ports": [
          "btn1",
          "mmio_0/btn1"
        ]
      },
      "btn2_1": {
        "ports": [
          "btn2",
          "mmio_0/btn2"
        ]
      },
      "btn3_1": {
        "ports": [
          "btn3",
          "mmio_0/btn3"
        ]
      },
      "clk100mhz_in_1": {
        "ports": [
          "clk100mhz_in",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk100mhz_out": {
        "ports": [
          "clk_wiz_0/clk100mhz_out",
          "clockcontroller_0/clk100mhz_in"
        ]
      },
      "clk_wiz_0_clk200mhz_out": {
        "ports": [
          "clk_wiz_0/clk200mhz_out",
          "clockcontroller_0/clk200mhz_in"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "clockcontroller_0/wizard_locked"
        ]
      },
      "clockcontroller_0_ck_stable": {
        "ports": [
          "clockcontroller_0/ck_stable",
          "mmu_0/ck_stable"
        ]
      },
      "clockcontroller_0_clk100mhz": {
        "ports": [
          "clockcontroller_0/exec_clk",
          "mmu_0/cpu_sync",
          "mmu_0/debug_sync",
          "mmu_0/vram_sync"
        ]
      },
      "clockcontroller_0_clk200mhz": {
        "ports": [
          "clockcontroller_0/clk200mhz",
          "mmu_0/clk200mhz",
          "mmu_0/debug_clk200mhz",
          "mmu_0/vram_clk200mhz"
        ]
      },
      "debug_addr_1": {
        "ports": [
          "debug_addr",
          "mmu_0/debug_addr"
        ]
      },
      "debug_bank_1": {
        "ports": [
          "debug_bank",
          "mmu_0/debug_bank"
        ]
      },
      "debug_din_1": {
        "ports": [
          "debug_din",
          "mmu_0/debug_din"
        ]
      },
      "debug_en_1": {
        "ports": [
          "debug_en",
          "clockcontroller_0/debug_en"
        ]
      },
      "debug_enable_1": {
        "ports": [
          "debug_enable",
          "mmu_0/debug_enable"
        ]
      },
      "debug_override_enable_1": {
        "ports": [
          "debug_override_enable",
          "mmu_0/debug_override_enable"
        ]
      },
      "debug_reset_1": {
        "ports": [
          "debug_reset",
          "clockcontroller_0/debug_reset"
        ]
      },
      "debug_we_1": {
        "ports": [
          "debug_we",
          "mmu_0/debug_we"
        ]
      },
      "fault_reset_1": {
        "ports": [
          "fault_reset",
          "clockcontroller_0/fault_reset"
        ]
      },
      "gram_addr_1": {
        "ports": [
          "gram_addr",
          "mmu_0/gram_addr"
        ]
      },
      "gram_bank_1": {
        "ports": [
          "gram_bank",
          "mmu_0/gram_bank"
        ]
      },
      "gram_din_1": {
        "ports": [
          "gram_din",
          "mmu_0/gram_din"
        ]
      },
      "gram_we_1": {
        "ports": [
          "gram_we",
          "mmu_0/gram_we"
        ]
      },
      "iram_addr_1": {
        "ports": [
          "iram_addr",
          "mmu_0/iram_addr"
        ]
      },
      "mmio_0_dout": {
        "ports": [
          "mmio_0/dout",
          "mmu_0/mmio_mem_dout"
        ]
      },
      "mmio_0_led0": {
        "ports": [
          "mmio_0/led0",
          "led0"
        ]
      },
      "mmio_0_led1": {
        "ports": [
          "mmio_0/led1",
          "led1"
        ]
      },
      "mmio_0_led2": {
        "ports": [
          "mmio_0/led2",
          "led2"
        ]
      },
      "mmio_0_led3": {
        "ports": [
          "mmio_0/led3",
          "led3"
        ]
      },
      "mmu_0_debug_dout": {
        "ports": [
          "mmu_0/debug_dout",
          "debug_dout"
        ]
      },
      "mmu_0_debug_en_lock": {
        "ports": [
          "mmu_0/debug_en_lock",
          "clockcontroller_0/debug_en_lock"
        ]
      },
      "mmu_0_fault": {
        "ports": [
          "mmu_0/fault",
          "clockcontroller_0/fault"
        ]
      },
      "mmu_0_gram_dout": {
        "ports": [
          "mmu_0/gram_dout",
          "gram_dout"
        ]
      },
      "mmu_0_iram_dout": {
        "ports": [
          "mmu_0/iram_dout",
          "iram_dout"
        ]
      },
      "mmu_0_mmio_mem_addr": {
        "ports": [
          "mmu_0/mmio_mem_addr",
          "mmio_0/addr"
        ]
      },
      "mmu_0_mmio_mem_ck": {
        "ports": [
          "mmu_0/mmio_mem_ck",
          "mmio_0/ck"
        ]
      },
      "mmu_0_mmio_mem_din": {
        "ports": [
          "mmu_0/mmio_mem_din",
          "mmio_0/din"
        ]
      },
      "mmu_0_mmio_mem_oe": {
        "ports": [
          "mmu_0/mmio_mem_oe"
        ]
      },
      "mmu_0_mmio_mem_we": {
        "ports": [
          "mmu_0/mmio_mem_we",
          "mmio_0/we"
        ]
      },
      "mmu_0_vram_dout": {
        "ports": [
          "mmu_0/vram_dout",
          "vram_dout"
        ]
      },
      "mmu_0_vram_mem_addr": {
        "ports": [
          "mmu_0/vrama_mem_addr",
          "vram/addra"
        ]
      },
      "mmu_0_vram_mem_ck": {
        "ports": [
          "mmu_0/vrama_mem_ck",
          "vram/clka"
        ]
      },
      "mmu_0_vram_mem_din": {
        "ports": [
          "mmu_0/vrama_mem_din",
          "vram/dina"
        ]
      },
      "mmu_0_vram_mem_we": {
        "ports": [
          "mmu_0/vrama_mem_we",
          "vram/wea"
        ]
      },
      "mmu_0_vramb_mem_addr": {
        "ports": [
          "mmu_0/vramb_mem_addr",
          "vram/addrb"
        ]
      },
      "mmu_0_vramb_mem_ck": {
        "ports": [
          "mmu_0/vramb_mem_ck",
          "vram/clkb"
        ]
      },
      "mmu_0_vramb_mem_din": {
        "ports": [
          "mmu_0/vramb_mem_din",
          "vram/dinb"
        ]
      },
      "mmu_0_vramb_mem_we": {
        "ports": [
          "mmu_0/vramb_mem_we",
          "vram/web"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/reset"
        ]
      },
      "vram_addr_1": {
        "ports": [
          "vram_addr",
          "mmu_0/vram_addr"
        ]
      },
      "vram_douta": {
        "ports": [
          "vram/douta",
          "mmu_0/vrama_mem_dout"
        ]
      },
      "vram_doutb": {
        "ports": [
          "vram/doutb",
          "mmu_0/vramb_mem_dout"
        ]
      }
    }
  }
}