TimeQuest Timing Analyzer report for DigitalTester
Mon Apr 17 22:19:52 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'Unit|pll|sd1|pll7|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 15. Slow 1200mV 85C Model Setup: 'n/a'
 16. Slow 1200mV 85C Model Hold: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 17. Slow 1200mV 85C Model Hold: 'Unit|pll|sd1|pll7|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'n/a'
 19. Slow 1200mV 85C Model Recovery: 'Unit|pll|sd1|pll7|clk[1]'
 20. Slow 1200mV 85C Model Recovery: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 21. Slow 1200mV 85C Model Removal: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 22. Slow 1200mV 85C Model Removal: 'Unit|pll|sd1|pll7|clk[1]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'Unit|pll|sd1|pll7|clk[1]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'PCIE_REFCLK_P'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Slow 1200mV 85C Model Metastability Summary
 33. Slow 1200mV 0C Model Fmax Summary
 34. Slow 1200mV 0C Model Setup Summary
 35. Slow 1200mV 0C Model Hold Summary
 36. Slow 1200mV 0C Model Recovery Summary
 37. Slow 1200mV 0C Model Removal Summary
 38. Slow 1200mV 0C Model Minimum Pulse Width Summary
 39. Slow 1200mV 0C Model Setup: 'Unit|pll|sd1|pll7|clk[1]'
 40. Slow 1200mV 0C Model Setup: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 41. Slow 1200mV 0C Model Setup: 'n/a'
 42. Slow 1200mV 0C Model Hold: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 43. Slow 1200mV 0C Model Hold: 'Unit|pll|sd1|pll7|clk[1]'
 44. Slow 1200mV 0C Model Hold: 'n/a'
 45. Slow 1200mV 0C Model Recovery: 'Unit|pll|sd1|pll7|clk[1]'
 46. Slow 1200mV 0C Model Recovery: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 47. Slow 1200mV 0C Model Removal: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 48. Slow 1200mV 0C Model Removal: 'Unit|pll|sd1|pll7|clk[1]'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'Unit|pll|sd1|pll7|clk[1]'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'PCIE_REFCLK_P'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Slow 1200mV 0C Model Metastability Summary
 59. Fast 1200mV 0C Model Setup Summary
 60. Fast 1200mV 0C Model Hold Summary
 61. Fast 1200mV 0C Model Recovery Summary
 62. Fast 1200mV 0C Model Removal Summary
 63. Fast 1200mV 0C Model Minimum Pulse Width Summary
 64. Fast 1200mV 0C Model Setup: 'Unit|pll|sd1|pll7|clk[1]'
 65. Fast 1200mV 0C Model Setup: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 66. Fast 1200mV 0C Model Setup: 'n/a'
 67. Fast 1200mV 0C Model Hold: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 68. Fast 1200mV 0C Model Hold: 'Unit|pll|sd1|pll7|clk[1]'
 69. Fast 1200mV 0C Model Hold: 'n/a'
 70. Fast 1200mV 0C Model Recovery: 'Unit|pll|sd1|pll7|clk[1]'
 71. Fast 1200mV 0C Model Recovery: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 72. Fast 1200mV 0C Model Removal: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 73. Fast 1200mV 0C Model Removal: 'Unit|pll|sd1|pll7|clk[1]'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'Unit|pll|sd1|pll7|clk[1]'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 78. Fast 1200mV 0C Model Minimum Pulse Width: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
 79. Fast 1200mV 0C Model Minimum Pulse Width: 'PCIE_REFCLK_P'
 80. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 81. Clock to Output Times
 82. Minimum Clock to Output Times
 83. Fast 1200mV 0C Model Metastability Summary
 84. Multicorner Timing Analysis Summary
 85. Clock to Output Times
 86. Minimum Clock to Output Times
 87. Board Trace Model Assignments
 88. Input Transition Times
 89. Signal Integrity Metrics (Slow 1200mv 0c Model)
 90. Signal Integrity Metrics (Slow 1200mv 85c Model)
 91. Signal Integrity Metrics (Fast 1200mv 0c Model)
 92. Setup Transfers
 93. Hold Transfers
 94. Recovery Transfers
 95. Removal Transfers
 96. Report TCCS
 97. Report RSKM
 98. Unconstrained Paths
 99. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; DigitalTester                                       ;
; Device Family      ; Cyclone IV GX                                       ;
; Device Name        ; EP4CGX150DF31C7                                     ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  25.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                           ;
+-------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                       ; Status ; Read at                  ;
+-------------------------------------------------------------------------------------+--------+--------------------------+
; Architectire/synthesis/submodules/altera_reset_controller.sdc                       ; OK     ; Mon Apr 17 22:19:41 2017 ;
; Architectire/synthesis/submodules/altera_pci_express.sdc                            ; OK     ; Mon Apr 17 22:19:41 2017 ;
; Architectire/synthesis/submodules/altera_avalon_dc_fifo.sdc                         ; OK     ; Mon Apr 17 22:19:42 2017 ;
; d:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_dc_fifo.sdc   ; OK     ; Mon Apr 17 22:19:42 2017 ;
; d:/digitaltester/hardware/db/ip/architectire/submodules/altera_pci_express.sdc      ; OK     ; Mon Apr 17 22:19:42 2017 ;
; d:/digitaltester/hardware/db/ip/architectire/submodules/altera_reset_controller.sdc ; OK     ; Mon Apr 17 22:19:42 2017 ;
+-------------------------------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                                                          ; Source                                                                                                                           ; Targets                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                                                        ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                 ;                                                                                                                                  ; { CLOCK_50 }                                                                                                                        ;
; PCIE_REFCLK_P                                                                                                                   ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                 ;                                                                                                                                  ; { PCIE_REFCLK_P }                                                                                                                   ;
; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[0]  ; Generated ; 0.800  ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; PCIE_REFCLK_P                                                                                                                   ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|inclk[0] ; { Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[0] }  ;
; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[1]  ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; PCIE_REFCLK_P                                                                                                                   ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|inclk[0] ; { Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[1] }  ;
; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[2]  ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 0.800  ; 20.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; PCIE_REFCLK_P                                                                                                                   ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|inclk[0] ; { Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[2] }  ;
; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|icdrclk ; Generated ; 0.800  ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; PCIE_REFCLK_P                                                                                                                   ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|inclk[0] ; { Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|icdrclk } ;
; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|receive_pma0|clockout            ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|icdrclk ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|icdrclk  ; { Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|receive_pma0|clockout }            ;
; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout        ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout           ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|localrefclk         ; { Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout }        ;
; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout           ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[1]  ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[1]   ; { Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout }           ;
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                   ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                    ; { Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout }                                                ;
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                   ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout        ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout         ; { Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 }                                                   ;
; Unit|pll|sd1|pll7|clk[0]                                                                                                        ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50                                                                                                                        ; Unit|pll|sd1|pll7|inclk[0]                                                                                                       ; { Unit|pll|sd1|pll7|clk[0] }                                                                                                        ;
; Unit|pll|sd1|pll7|clk[1]                                                                                                        ; Generated ; 5.000  ; 200.0 MHz  ; 0.000 ; 2.500  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; CLOCK_50                                                                                                                        ; Unit|pll|sd1|pll7|inclk[0]                                                                                                       ; { Unit|pll|sd1|pll7|clk[1] }                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                     ;
+------------+-----------------+----------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                       ; Note ;
+------------+-----------------+----------------------------------------------------------------------------------+------+
; 108.1 MHz  ; 108.1 MHz       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;      ;
; 133.26 MHz ; 133.26 MHz      ; Unit|pll|sd1|pll7|clk[1]                                                         ;      ;
+------------+-----------------+----------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                       ;
+----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                            ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------+--------+---------------+
; Unit|pll|sd1|pll7|clk[1]                                                         ; -5.525 ; -710.844      ;
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; -1.960 ; -94.896       ;
; n/a                                                                              ; 14.391 ; 0.000         ;
+----------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                       ;
+----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                            ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------+-------+---------------+
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.232 ; 0.000         ;
; Unit|pll|sd1|pll7|clk[1]                                                         ; 0.392 ; 0.000         ;
; n/a                                                                              ; 5.133 ; 0.000         ;
+----------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                   ;
+----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                            ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------+-------+---------------+
; Unit|pll|sd1|pll7|clk[1]                                                         ; 1.150 ; 0.000         ;
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.446 ; 0.000         ;
+----------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                    ;
+----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                            ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------+-------+---------------+
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.193 ; 0.000         ;
; Unit|pll|sd1|pll7|clk[1]                                                         ; 2.675 ; 0.000         ;
+----------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Unit|pll|sd1|pll7|clk[1]                                                                                                 ; 1.307 ; 0.000         ;
; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout ; 2.000 ; 0.000         ;
; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout    ; 2.000 ; 0.000         ;
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                         ; 3.576 ; 0.000         ;
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                            ; 3.977 ; 0.000         ;
; PCIE_REFCLK_P                                                                                                            ; 4.980 ; 0.000         ;
; CLOCK_50                                                                                                                 ; 9.891 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Unit|pll|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                                                                              ; Launch Clock                                                                     ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; -5.525 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[4]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.281     ; 2.112      ;
; -5.525 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[29]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.281     ; 2.112      ;
; -5.452 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[5]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.274     ; 2.046      ;
; -5.452 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[6]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.274     ; 2.046      ;
; -5.452 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[9]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.274     ; 2.046      ;
; -5.452 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[12]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.274     ; 2.046      ;
; -5.452 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[14]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.274     ; 2.046      ;
; -5.452 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[18]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.274     ; 2.046      ;
; -5.452 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[19]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.274     ; 2.046      ;
; -5.452 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[22]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.274     ; 2.046      ;
; -5.452 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[26]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.274     ; 2.046      ;
; -5.422 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; FIFO_out_ready                                                                                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.694     ; 1.596      ;
; -5.227 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[1]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.271     ; 1.824      ;
; -5.227 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[13]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.271     ; 1.824      ;
; -5.227 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[16]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.271     ; 1.824      ;
; -5.227 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[28]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.271     ; 1.824      ;
; -5.227 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[30]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.271     ; 1.824      ;
; -5.227 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[31]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.271     ; 1.824      ;
; -5.067 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[2]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.270     ; 1.665      ;
; -5.067 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[3]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.270     ; 1.665      ;
; -5.067 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[7]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.270     ; 1.665      ;
; -5.067 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[8]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.270     ; 1.665      ;
; -5.067 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[10]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.270     ; 1.665      ;
; -5.067 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[11]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.270     ; 1.665      ;
; -5.067 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[15]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.270     ; 1.665      ;
; -5.067 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[17]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.270     ; 1.665      ;
; -5.067 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[20]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.270     ; 1.665      ;
; -5.067 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[21]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.270     ; 1.665      ;
; -5.067 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[23]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.270     ; 1.665      ;
; -5.067 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[24]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.270     ; 1.665      ;
; -5.067 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[25]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.270     ; 1.665      ;
; -5.067 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[27]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.270     ; 1.665      ;
; -2.504 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a126~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.067      ; 7.609      ;
; -2.490 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a236~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.172      ; 7.700      ;
; -2.473 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a151~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.159      ; 7.670      ;
; -2.452 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a207~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.129      ; 7.619      ;
; -2.450 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a33~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.088      ; 7.576      ;
; -2.441 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a238~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.180      ; 7.659      ;
; -2.432 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a221~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.174      ; 7.644      ;
; -2.423 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a186~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.144      ; 7.605      ;
; -2.422 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a17~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.132      ; 7.592      ;
; -2.413 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a105~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.137      ; 7.588      ;
; -2.404 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a38~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.119      ; 7.561      ;
; -2.402 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a233~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.163      ; 7.603      ;
; -2.390 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a6~portb_address_reg0   ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.094      ; 7.522      ;
; -2.390 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a14~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.142      ; 7.570      ;
; -2.388 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a219~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.142      ; 7.568      ;
; -2.386 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a95~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.110      ; 7.534      ;
; -2.384 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a156~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.137      ; 7.559      ;
; -2.374 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a120~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.153      ; 7.565      ;
; -2.372 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a25~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.140      ; 7.550      ;
; -2.368 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a22~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.144      ; 7.550      ;
; -2.366 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a11~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.163      ; 7.567      ;
; -2.356 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a100~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.124      ; 7.518      ;
; -2.351 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a2~portb_address_reg0   ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.095      ; 7.484      ;
; -2.348 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a165~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.145      ; 7.531      ;
; -2.346 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a237~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.122      ; 7.506      ;
; -2.343 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a222~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.153      ; 7.534      ;
; -2.342 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a0~portb_address_reg0   ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.179      ; 7.559      ;
; -2.342 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a94~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.117      ; 7.497      ;
; -2.339 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a227~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.167      ; 7.544      ;
; -2.334 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a19~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.149      ; 7.521      ;
; -2.333 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a13~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.156      ; 7.527      ;
; -2.330 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a21~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.181      ; 7.549      ;
; -2.327 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a231~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.127      ; 7.492      ;
; -2.326 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a168~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.131      ; 7.495      ;
; -2.313 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a7~portb_address_reg0   ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.088      ; 7.439      ;
; -2.312 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a61~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.150      ; 7.500      ;
; -2.311 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a9~portb_address_reg0   ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.125      ; 7.474      ;
; -2.302 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a196~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.140      ; 7.480      ;
; -2.301 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a20~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.151      ; 7.490      ;
; -2.298 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a203~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.126      ; 7.462      ;
; -2.297 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a114~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.218      ; 7.553      ;
; -2.296 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a109~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.116      ; 7.450      ;
; -2.295 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a242~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.121      ; 7.454      ;
; -2.293 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a1~portb_address_reg0   ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.102      ; 7.433      ;
; -2.292 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a57~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.135      ; 7.465      ;
; -2.291 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a224~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.139      ; 7.468      ;
; -2.286 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a129~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.143      ; 7.467      ;
; -2.286 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a217~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.135      ; 7.459      ;
; -2.281 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a134~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.170      ; 7.489      ;
; -2.276 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a115~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.218      ; 7.532      ;
; -2.272 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a192~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.166      ; 7.476      ;
; -2.270 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a205~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.176      ; 7.484      ;
; -2.262 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a199~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.149      ; 7.449      ;
; -2.255 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a141~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.176      ; 7.469      ;
; -2.251 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a127~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.146      ; 7.435      ;
; -2.243 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|empty                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a126~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.067      ; 7.348      ;
; -2.241 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a201~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.157      ; 7.436      ;
; -2.236 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a239~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.182      ; 7.456      ;
; -2.231 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a104~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.179      ; 7.448      ;
; -2.229 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a113~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.195      ; 7.462      ;
; -2.229 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|empty                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a236~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.172      ; 7.439      ;
; -2.227 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a27~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.149      ; 7.414      ;
; -2.226 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a214~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.162      ; 7.426      ;
; -2.222 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a5~portb_address_reg0   ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.186      ; 7.446      ;
; -2.219 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a142~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.168      ; 7.425      ;
; -2.215 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a36~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.167      ; 7.420      ;
; -2.214 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a103~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.109      ; 7.361      ;
; -2.214 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a112~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.213      ; 7.465      ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                       ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; -1.960 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[13]                                                                                                                                                     ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.935      ; 6.763      ;
; -1.927 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[4]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.939      ; 6.734      ;
; -1.924 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[5]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.939      ; 6.731      ;
; -1.912 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[12]                                                                                                                                                     ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.935      ; 6.715      ;
; -1.911 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[14]                                                                                                                                                     ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.935      ; 6.714      ;
; -1.883 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[9]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.935      ; 6.686      ;
; -1.862 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[2]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.939      ; 6.669      ;
; -1.858 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[6]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.939      ; 6.665      ;
; -1.831 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[1]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.939      ; 6.638      ;
; -1.809 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[7]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.939      ; 6.616      ;
; -1.804 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[8]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.935      ; 6.607      ;
; -1.786 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[15]                                                                                                                                                     ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.935      ; 6.589      ;
; -1.733 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[3]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.939      ; 6.540      ;
; -1.724 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[16]                                                                                                                                                     ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.935      ; 6.527      ;
; -1.678 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[0]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.939      ; 6.485      ;
; -1.640 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[11]                                                                                                                                                     ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.935      ; 6.443      ;
; -1.572 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[10]                                                                                                                                                     ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.935      ; 6.375      ;
; -1.251 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.192      ; 9.365      ;
; -1.251 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.192      ; 9.365      ;
; -1.251 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.192      ; 9.365      ;
; -1.251 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.192      ; 9.365      ;
; -1.251 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.192      ; 9.365      ;
; -1.251 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.192      ; 9.365      ;
; -1.251 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.192      ; 9.365      ;
; -1.251 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.192      ; 9.365      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[0]  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[2]  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[4]  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[16] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[17] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[18] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[19] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[20] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[21] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[22] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[23] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[24] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[25] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[26] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[27] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[28] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[29] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[30] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[32] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[34] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[36] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[64] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[65] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[66] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[67] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[68] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[69] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[70] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[71] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[73] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[74] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[75] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[76] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[77] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[78] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.249 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[79] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.364      ;
; -1.244 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.192      ; 9.358      ;
; -1.244 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.192      ; 9.358      ;
; -1.244 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.192      ; 9.358      ;
; -1.244 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.192      ; 9.358      ;
; -1.244 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.192      ; 9.358      ;
; -1.244 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.192      ; 9.358      ;
; -1.244 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.192      ; 9.358      ;
; -1.244 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.192      ; 9.358      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[0]  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[2]  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[4]  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[16] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[17] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[18] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[19] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[20] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[21] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[22] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[23] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[24] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[25] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[26] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[27] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[28] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[29] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[30] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[32] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[34] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[36] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[64] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[65] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[66] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[67] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[68] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[69] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[70] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[71] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[73] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
; -1.242 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[74] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.193      ; 9.357      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 14.391 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.722     ; 0.887      ;
; 14.594 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.722     ; 0.684      ;
; 14.594 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.722     ; 0.684      ;
; 14.597 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.722     ; 0.681      ;
; 14.597 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.722     ; 0.681      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 0.232 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[21]                                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a19~porta_datain_reg0                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 0.913      ;
; 0.236 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[20]                                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a19~porta_datain_reg0                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 0.917      ;
; 0.241 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[196]                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.455      ; 0.918      ;
; 0.312 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[68]                                                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 1.003      ;
; 0.313 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[6]                                                                                                                                                                                                                  ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.991      ;
; 0.315 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[1]                                                                                                                                                                                                                  ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.989      ;
; 0.315 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[18]                                                                                                                                                                                                                 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.989      ;
; 0.316 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[19]                                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a19~porta_datain_reg0                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.989      ;
; 0.317 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[56]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 0.989      ;
; 0.318 ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info|channel_q[3]                                                                                                                                                                       ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a5~porta_datain_reg0                                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 0.990      ;
; 0.318 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[2]                                                                                                               ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.996      ;
; 0.319 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[7]                                                                                                                                                                                                                  ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.993      ;
; 0.320 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[49]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.005      ;
; 0.320 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[16]                                                                                                                                                                                                                 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.994      ;
; 0.321 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[22]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 0.993      ;
; 0.321 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[0]                                                                                                                                                                                                                  ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.999      ;
; 0.323 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[59]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 0.995      ;
; 0.323 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[60]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 0.995      ;
; 0.325 ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info|channel_q[6]                                                                                                                                                                       ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a8~porta_datain_reg0                                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.480      ; 1.027      ;
; 0.326 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[1]                   ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a0~porta_address_reg0                   ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.481      ; 1.029      ;
; 0.326 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[45]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 0.997      ;
; 0.326 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[206]                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 0.996      ;
; 0.327 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[47]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 0.998      ;
; 0.327 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[9]                                                                                                       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.000      ;
; 0.327 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[33]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.012      ;
; 0.327 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[12]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 0.998      ;
; 0.328 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[5]                                                                                                               ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.000      ;
; 0.329 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[50]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.014      ;
; 0.329 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[2]                                                                                                                                                                                                                  ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.003      ;
; 0.329 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[9]                                                                                                                                                                                                                  ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.007      ;
; 0.331 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[63]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.016      ;
; 0.331 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[17]                                                                                                                                                                                                                 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.005      ;
; 0.332 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                                                       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_address_reg0                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.011      ;
; 0.332 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[66]                                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.010      ;
; 0.334 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[1]                   ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|ram_block1a0~porta_address_reg0                   ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.012      ;
; 0.334 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[22]                                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a19~porta_datain_reg0                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.007      ;
; 0.334 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]                                                          ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_13e1:FIFOram|ram_block1a36~porta_address_reg0                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.013      ;
; 0.335 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[48]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.020      ;
; 0.335 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[10]                                                                                                                                                                                                                 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.013      ;
; 0.336 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[1]                                                       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_address_reg0                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.015      ;
; 0.337 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[24]                                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a19~porta_datain_reg0                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.455      ; 1.014      ;
; 0.337 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[46]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.009      ;
; 0.337 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[19]                                                                                                                                                                                                                 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.012      ;
; 0.338 ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info|channel_q[0]                                                                                                                                                                       ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a2~porta_datain_reg0                                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 1.020      ;
; 0.338 ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|cntr_9tb:wr_ptr|counter_reg_bit[0]                                                                                             ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a6~porta_address_reg0                                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 1.004      ;
; 0.338 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[41]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.011      ;
; 0.339 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[51]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.024      ;
; 0.340 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[57]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.012      ;
; 0.340 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo|scfifo_vi31:auto_generated|a_dpfifo_6p31:dpfifo|cntr_nrb:wr_ptr|counter_reg_bit[0]                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo|scfifo_vi31:auto_generated|a_dpfifo_6p31:dpfifo|altsyncram_bvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.008      ;
; 0.340 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[4]                                                                                                                                                                                                                  ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.018      ;
; 0.341 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[2]                   ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|ram_block1a0~porta_address_reg0                   ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.019      ;
; 0.341 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[2]                                                       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_address_reg0                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.020      ;
; 0.341 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo|scfifo_vi31:auto_generated|a_dpfifo_6p31:dpfifo|cntr_nrb:wr_ptr|counter_reg_bit[1]                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo|scfifo_vi31:auto_generated|a_dpfifo_6p31:dpfifo|altsyncram_bvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.009      ;
; 0.342 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[52]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.014      ;
; 0.342 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[37]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.027      ;
; 0.342 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]                                                          ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_13e1:FIFOram|ram_block1a36~porta_address_reg0                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.021      ;
; 0.342 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]                                                                                          ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_address_reg0                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.014      ;
; 0.342 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]                                                                                          ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a19~porta_address_reg0                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.442      ; 1.006      ;
; 0.343 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[14]                                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 1.013      ;
; 0.344 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[0]                                                                                                       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.029      ;
; 0.344 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a0~porta_address_reg0                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 1.025      ;
; 0.344 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[13]                                                                                                                                                                                                                 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.022      ;
; 0.345 ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info|channel_q[4]                                                                                                                                                                       ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a6~porta_datain_reg0                                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.020      ;
; 0.345 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[53]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.017      ;
; 0.345 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[12]                                                                                                                                                                                                                 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.023      ;
; 0.346 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[20]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.018      ;
; 0.346 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[7]                                                                                                       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.019      ;
; 0.346 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[249]                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.024      ;
; 0.347 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[58]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.019      ;
; 0.347 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[8]                                                                                                       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.020      ;
; 0.347 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a18~porta_address_reg0                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.454      ; 1.023      ;
; 0.347 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[15]                                                                                                                                                                                                                 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.025      ;
; 0.348 ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|cntr_9tb:wr_ptr|counter_reg_bit[8]                                                                                             ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a6~porta_address_reg0                                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 1.014      ;
; 0.349 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[21]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.021      ;
; 0.350 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[2]                                                          ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_address_reg0                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 1.033      ;
; 0.350 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[54]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.022      ;
; 0.350 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[5]                                                                                                                                                                                                                  ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.028      ;
; 0.351 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]                                                          ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_address_reg0                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 1.034      ;
; 0.352 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[62]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.037      ;
; 0.352 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[9]                                                                                                               ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.024      ;
; 0.353 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[39]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.038      ;
; 0.353 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]                                                                      ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_vud1:FIFOram|ram_block1a0~porta_address_reg0                                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.437      ; 1.012      ;
; 0.354 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                   ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a0~porta_address_reg0                   ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.481      ; 1.057      ;
; 0.354 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[55]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.026      ;
; 0.354 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[201]                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.026      ;
; 0.354 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[14]                                                                                                                                                                                                                 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.032      ;
; 0.355 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[8]                                                                                                                                                                                                                  ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.033      ;
; 0.355 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3] ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_address_reg0 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.023      ;
; 0.357 ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|cntr_9tb:wr_ptr|counter_reg_bit[4]                                                                                             ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a6~porta_address_reg0                                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 1.023      ;
; 0.357 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[250]                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.035      ;
; 0.358 ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|cntr_9tb:wr_ptr|counter_reg_bit[3]                                                                                             ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a6~porta_address_reg0                                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 1.024      ;
; 0.359 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]                                                          ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_13e1:FIFOram|ram_block1a36~porta_address_reg0                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.038      ;
; 0.359 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                                                          ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_13e1:FIFOram|ram_block1a0~porta_address_reg0                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 1.042      ;
; 0.359 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[11]                                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.031      ;
; 0.361 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[2]                   ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a0~porta_address_reg0                   ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.481      ; 1.064      ;
; 0.362 ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_bs31:auto_generated|a_dpfifo_i241:dpfifo|cntr_9tb:wr_ptr|counter_reg_bit[2]                                                ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_bs31:auto_generated|a_dpfifo_i241:dpfifo|dpram_hf11:FIFOram|altsyncram_cak1:altsyncram1|ram_block2a28~porta_address_reg0                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.437      ; 1.021      ;
; 0.362 ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_bs31:auto_generated|a_dpfifo_i241:dpfifo|cntr_9tb:wr_ptr|counter_reg_bit[5]                                                ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_bs31:auto_generated|a_dpfifo_i241:dpfifo|dpram_hf11:FIFOram|altsyncram_cak1:altsyncram1|ram_block2a28~porta_address_reg0                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.437      ; 1.021      ;
; 0.363 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[61]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.035      ;
; 0.363 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[40]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.034      ;
; 0.365 ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_bs31:auto_generated|a_dpfifo_i241:dpfifo|cntr_9tb:wr_ptr|counter_reg_bit[11]                                               ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_bs31:auto_generated|a_dpfifo_i241:dpfifo|dpram_hf11:FIFOram|altsyncram_cak1:altsyncram1|ram_block2a28~porta_address_reg0                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.437      ; 1.024      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Unit|pll|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.392 ; FIFO_out_ready                                                                                                                                   ; FIFO_out_ready                                                                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.408 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[29]                                                                                   ; GPIO[30]~reg0                                                                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.530      ; 1.124      ;
; 0.413 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[17]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[18]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.691      ;
; 0.413 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[16]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[17]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.691      ;
; 0.413 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[11]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[12]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.691      ;
; 0.413 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[15]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[16]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.691      ;
; 0.413 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[4]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[5]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.691      ;
; 0.413 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[24] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[25] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.691      ;
; 0.413 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[20] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[21] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.691      ;
; 0.413 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[7]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[8]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.691      ;
; 0.414 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[27]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[28]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[19]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[20]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[11]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[12]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[2]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[3]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[23]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[24]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[20]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[21]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[15]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[16]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[11]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[12]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[4]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[5]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[2]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[3]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1    ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[25]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[26]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[19]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[20]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[17]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[18]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[13]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[14]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[5]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[6]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[25]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[26]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[16]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[17]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[12]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[13]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[7]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[8]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[26]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[27]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[17]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[18]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[7]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[8]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[5]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[6]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[7]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[8]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[15]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[16]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[14]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[15]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[5]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[6]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[3]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[4]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[0]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[25] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[26] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[19] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[20] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[18] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[19] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[14] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[15] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[11] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[12] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[7]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[8]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[6]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[7]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[4]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[5]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[28] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[29] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[2]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[3]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[1]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[2]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|din_s1   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[0]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[21] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[22] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[15] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[16] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[1]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[2]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[0]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[23] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[24] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[13] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[14] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[6]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[7]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[1]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[2]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[27] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[28] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[23] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[24] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[17] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[18] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[13] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[14] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[10] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[11] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[8]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[9]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[5]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[6]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[0]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.692      ;
; 0.415 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]   ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[28]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[29]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[21]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[22]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[18]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[19]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[9]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[10]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[5]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[6]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1    ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[28]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[29]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[24]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[25]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[17]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[18]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[13]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[14]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[12]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[13]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[8]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[9]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[2]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[24]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[25]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[16]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[17]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1    ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.691      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[29]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[30]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[26]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[27]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[21]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[22]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[16]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[17]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[14]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[15]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[3]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[4]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[2]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[3]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[2]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[26]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[27]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[20]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[21]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 5.133 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.500     ; 0.633      ;
; 5.133 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.500     ; 0.633      ;
; 5.135 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.500     ; 0.635      ;
; 5.135 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.500     ; 0.635      ;
; 5.341 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.500     ; 0.841      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Unit|pll|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|din_s1   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.112     ; 3.736      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[0]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.112     ; 3.736      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.112     ; 3.736      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[2]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.112     ; 3.736      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[3]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.112     ; 3.736      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[4]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.112     ; 3.736      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[5]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.112     ; 3.736      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[6]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.112     ; 3.736      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[7]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.112     ; 3.736      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[4]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[5]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[6]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[7]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[8]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[9]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[10] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[11] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[12] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[13] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[14] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[15] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[16] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[17] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[18] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[19] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[20] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[21] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[22] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[23] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[24] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[25] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[26] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[27] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[28] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[29] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|din_s1   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[0]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[2]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[3]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[4]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[5]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[6]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[7]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[8]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|din_s1   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.738      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[0]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.738      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.738      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[2]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.738      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[3]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.738      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[4]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.738      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[5]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.738      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[6]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.738      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[7]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.738      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[8]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.738      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[9]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.738      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[10] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.738      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[11] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.738      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[12] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.111     ; 3.737      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[13] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.111     ; 3.737      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[14] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[15] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[16] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[17] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[18] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[19] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[20] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[21] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[22] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[23] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[24] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[25] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[26] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[27] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[28] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[29] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.122     ; 3.726      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|din_s1   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.111     ; 3.737      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[0]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.738      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.738      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|din_s1   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.109     ; 3.739      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[0]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.109     ; 3.739      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.109     ; 3.739      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[2]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.109     ; 3.739      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[3]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.109     ; 3.739      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[4]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.109     ; 3.739      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[5]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.109     ; 3.739      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[16]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[17]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[18]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[19]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[20]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[21]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[22]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[23]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[24]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[25]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[26]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.150 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[27]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.114     ; 3.734      ;
; 1.151 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[24] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.121     ; 3.726      ;
; 1.151 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[25] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.121     ; 3.726      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 3.446 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|m_write_writedata_reg[3]                                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 4.438      ;
; 3.446 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|m_write_writedata_reg[5]                                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 4.438      ;
; 3.446 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|m_write_writedata_reg[6]                                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 4.438      ;
; 3.446 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|m_write_writedata_reg[17]                                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 4.438      ;
; 3.446 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|m_write_writedata_reg[25]                                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 4.438      ;
; 3.446 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|m_write_writedata_reg[26]                                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 4.438      ;
; 3.446 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|m_write_writedata_reg[27]                                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 4.438      ;
; 3.478 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[3]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 4.380      ;
; 3.478 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[2]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 4.380      ;
; 3.478 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[17]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 4.380      ;
; 3.478 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[16]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 4.380      ;
; 3.478 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[11]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 4.380      ;
; 3.478 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[6]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 4.380      ;
; 3.478 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[5]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 4.380      ;
; 3.478 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[4]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 4.380      ;
; 3.481 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|byteenable_gen_which_resides_within_Architectire_SGDMA:the_byteenable_gen_which_resides_within_Architectire_SGDMA|thirty_two_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA:the_thirty_two_bit_byteenable_FSM|state_bit ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.418      ;
; 3.481 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_grabber:the_Architectire_SGDMA_command_grabber|command_valid                                                                                                                                                                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.418      ;
; 3.481 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[23]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 4.365      ;
; 3.481 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[22]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 4.365      ;
; 3.481 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[21]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 4.365      ;
; 3.481 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[20]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 4.365      ;
; 3.481 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[19]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 4.365      ;
; 3.481 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[13]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 4.365      ;
; 3.481 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[12]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 4.365      ;
; 3.481 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[10]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 4.365      ;
; 3.481 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[9]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 4.365      ;
; 3.481 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[7]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 4.365      ;
; 3.483 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[15]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.158     ; 4.357      ;
; 3.483 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[14]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.158     ; 4.357      ;
; 3.483 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[8]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.158     ; 4.357      ;
; 3.706 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[14]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 4.178      ;
; 3.706 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[15]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 4.178      ;
; 3.706 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[16]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 4.178      ;
; 3.706 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[17]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 4.178      ;
; 3.706 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[18]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 4.178      ;
; 3.706 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[19]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 4.178      ;
; 3.706 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[20]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 4.178      ;
; 3.706 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[21]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 4.178      ;
; 3.706 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[22]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 4.178      ;
; 3.706 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[23]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 4.178      ;
; 3.706 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[24]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 4.178      ;
; 3.707 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1                                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.166      ;
; 3.707 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.166      ;
; 3.707 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.166      ;
; 3.707 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[2]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.166      ;
; 3.707 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[3]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.166      ;
; 3.707 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[5]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.166      ;
; 3.707 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[6]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.166      ;
; 3.707 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[7]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.166      ;
; 3.707 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[8]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.166      ;
; 3.707 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[9]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.166      ;
; 3.707 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[10]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.166      ;
; 3.707 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[11]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.166      ;
; 3.707 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[12]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.166      ;
; 3.707 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[13]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.166      ;
; 3.707 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[14]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.166      ;
; 3.709 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 4.158      ;
; 3.709 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 4.158      ;
; 3.709 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 4.158      ;
; 3.709 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[2]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 4.158      ;
; 3.709 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[3]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 4.158      ;
; 3.709 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[4]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 4.158      ;
; 3.709 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[5]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 4.158      ;
; 3.709 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[6]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 4.158      ;
; 3.709 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[7]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 4.158      ;
; 3.709 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[8]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 4.158      ;
; 3.709 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[9]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 4.158      ;
; 3.709 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[10]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 4.158      ;
; 3.709 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[11]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 4.158      ;
; 3.709 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[13]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 4.158      ;
; 3.709 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[14]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 4.158      ;
; 3.731 ; Architectire:Unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.170      ;
; 3.731 ; Architectire:Unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.170      ;
; 3.731 ; Architectire:Unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.170      ;
; 3.731 ; Architectire:Unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.170      ;
; 3.731 ; Architectire:Unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.170      ;
; 3.731 ; Architectire:Unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.170      ;
; 3.731 ; Architectire:Unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.170      ;
; 3.732 ; Architectire:Unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                   ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 4.143      ;
; 3.732 ; Architectire:Unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[22]                                                                                                                                                                                                  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 4.143      ;
; 3.732 ; Architectire:Unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[23]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 4.143      ;
; 3.742 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|din_s1                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.136      ;
; 3.742 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[0]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.136      ;
; 3.742 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[1]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.136      ;
; 3.742 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[2]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.136      ;
; 3.742 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[3]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.136      ;
; 3.742 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[4]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.136      ;
; 3.742 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[5]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 4.137      ;
; 3.742 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[6]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.136      ;
; 3.742 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[7]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.136      ;
; 3.742 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[8]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.136      ;
; 3.742 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[9]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.136      ;
; 3.742 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[10]                                                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.136      ;
; 3.742 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[11]                                                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.136      ;
; 3.742 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[12]                                                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.136      ;
; 3.742 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[13]                                                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.136      ;
; 3.742 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[14]                                                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.136      ;
; 3.742 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[11].u|din_s1                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.141      ;
; 3.742 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[0]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.141      ;
; 3.742 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[1]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.141      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 1.193 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 1.478      ;
; 1.193 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 1.478      ;
; 1.193 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 1.478      ;
; 1.193 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 1.478      ;
; 1.193 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 1.478      ;
; 1.204 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.479      ;
; 1.204 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.479      ;
; 1.204 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.479      ;
; 1.204 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.479      ;
; 1.204 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.479      ;
; 1.204 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.479      ;
; 1.204 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.479      ;
; 1.204 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.479      ;
; 1.204 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                                                                                                                  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.479      ;
; 1.204 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.479      ;
; 1.204 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.479      ;
; 1.240 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.515      ;
; 1.240 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.515      ;
; 1.240 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.515      ;
; 1.240 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.515      ;
; 1.240 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.515      ;
; 1.240 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.515      ;
; 1.240 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                                                                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.515      ;
; 1.240 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.515      ;
; 1.240 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.515      ;
; 1.240 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.515      ;
; 1.240 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.515      ;
; 1.240 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                                                                                                                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.515      ;
; 1.240 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                                                                                                                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.515      ;
; 1.240 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.515      ;
; 1.240 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                                                                                                                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.515      ;
; 1.413 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 1.698      ;
; 1.413 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 1.698      ;
; 1.413 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 1.698      ;
; 1.413 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 1.698      ;
; 1.413 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 1.698      ;
; 1.413 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 1.698      ;
; 1.413 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 1.698      ;
; 1.561 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a0 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 2.160      ;
; 1.561 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a1 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 2.160      ;
; 1.561 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a2 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 2.160      ;
; 1.561 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a3 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 2.160      ;
; 1.561 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a4 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 2.160      ;
; 1.561 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a5 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 2.160      ;
; 1.561 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a6 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 2.160      ;
; 1.561 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a7 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 2.160      ;
; 1.672 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 1.963      ;
; 1.672 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 1.963      ;
; 1.672 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 1.963      ;
; 1.672 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 1.963      ;
; 1.672 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 1.963      ;
; 1.672 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 1.963      ;
; 1.772 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 2.063      ;
; 1.772 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 2.063      ;
; 1.772 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 2.063      ;
; 2.256 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[10]                                                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.577      ;
; 2.256 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[9]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.577      ;
; 2.256 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[8]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.577      ;
; 2.256 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[7]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.577      ;
; 2.256 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[6]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.577      ;
; 2.256 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[5]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.577      ;
; 2.256 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.577      ;
; 2.256 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[3]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.577      ;
; 2.256 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[2]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.577      ;
; 2.256 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[1]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.577      ;
; 2.256 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[0]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.577      ;
; 2.334 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.120      ; 2.640      ;
; 2.334 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.120      ; 2.640      ;
; 2.334 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[0]                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.120      ; 2.640      ;
; 2.334 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[7]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.120      ; 2.640      ;
; 2.334 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[6]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.120      ; 2.640      ;
; 2.334 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[5]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.120      ; 2.640      ;
; 2.334 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[4]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.120      ; 2.640      ;
; 2.334 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[3]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.120      ; 2.640      ;
; 2.334 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[2]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.120      ; 2.640      ;
; 2.334 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[1]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.120      ; 2.640      ;
; 2.334 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[0]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.120      ; 2.640      ;
; 2.334 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_sent_pipe[0]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.120      ; 2.640      ;
; 2.334 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|non_posted_hold                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.120      ; 2.640      ;
; 2.463 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[2]                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.121      ; 2.770      ;
; 2.463 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[1]                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.121      ; 2.770      ;
; 2.463 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                                                                                                                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.121      ; 2.770      ;
; 2.521 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_prmcsr[2]                                                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.487      ; 3.194      ;
; 2.526 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst0                                                                                                                                                                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.847      ;
; 2.526 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn                                                                                                                                                                                                   ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.847      ;
; 2.526 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn0                                                                                                                                                                                                  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.847      ;
; 2.526 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|exits_r                                                                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.847      ;
; 2.526 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[4]                                                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.847      ;
; 2.526 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[1]                                                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.847      ;
; 2.526 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[3]                                                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.847      ;
; 2.526 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[2]                                                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.847      ;
; 2.526 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dlup_exit_r                                                                                                                                                                                                ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.847      ;
; 2.526 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|l2_exit_r                                                                                                                                                                                                  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.847      ;
; 2.526 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|hotrst_exit_r                                                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.847      ;
; 2.526 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[0]                                                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.847      ;
; 2.537 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                           ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[0]                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.564      ; 3.287      ;
; 2.537 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                           ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[2]                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.564      ; 3.287      ;
; 2.537 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                           ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[1]                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.564      ; 3.287      ;
; 2.537 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                           ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|cpl_done_reg                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.564      ; 3.287      ;
; 2.570 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                           ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[0]                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.531      ; 3.287      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Unit|pll|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 2.675 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[20]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.545      ; 3.406      ;
; 2.675 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[21]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.545      ; 3.406      ;
; 2.681 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[17]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.468      ; 3.335      ;
; 2.681 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[18]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.468      ; 3.335      ;
; 2.684 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[1]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.500      ; 3.370      ;
; 2.684 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[2]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.500      ; 3.370      ;
; 2.693 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[0]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.514      ; 3.393      ;
; 2.693 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[8]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.514      ; 3.393      ;
; 2.693 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[25]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.514      ; 3.393      ;
; 2.695 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[27]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.546      ; 3.427      ;
; 2.695 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[28]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.546      ; 3.427      ;
; 2.696 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_rd_ptr[9]                                                                                     ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.530      ; 3.412      ;
; 2.696 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_rd_ptr[8]                                                                                     ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.530      ; 3.412      ;
; 2.696 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_rd_ptr[11]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.530      ; 3.412      ;
; 2.697 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[26]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.536      ; 3.419      ;
; 2.697 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[23]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.536      ; 3.419      ;
; 2.697 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[24]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.536      ; 3.419      ;
; 2.698 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[11]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.470      ; 3.354      ;
; 2.698 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[13]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.470      ; 3.354      ;
; 2.706 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[22]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.513      ; 3.405      ;
; 2.709 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[4]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.495      ; 3.390      ;
; 2.709 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[5]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.495      ; 3.390      ;
; 2.709 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[19]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.505      ; 3.400      ;
; 2.711 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[3]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.533      ; 3.430      ;
; 2.711 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[6]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.533      ; 3.430      ;
; 2.711 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[30]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.533      ; 3.430      ;
; 2.712 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[14]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.549      ; 3.447      ;
; 2.712 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[7]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.533      ; 3.431      ;
; 2.712 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[9]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.533      ; 3.431      ;
; 2.712 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[10]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.431      ; 3.329      ;
; 2.712 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[15]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.549      ; 3.447      ;
; 2.712 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[16]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.431      ; 3.329      ;
; 2.723 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_rd_ptr_gray[9]                                                                                ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.508      ; 3.417      ;
; 2.730 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[30] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.496      ; 3.412      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|din_s1   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.117      ; 3.425      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[0]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.117      ; 3.425      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.117      ; 3.425      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[2]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.117      ; 3.425      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[3]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.117      ; 3.425      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[4]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.117      ; 3.425      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[5]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.117      ; 3.425      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[6]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.117      ; 3.425      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[7]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.117      ; 3.425      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[8]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.117      ; 3.425      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[9]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.117      ; 3.425      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[10] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.117      ; 3.425      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[11] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.117      ; 3.425      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[12] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.116      ; 3.424      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[13] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.115      ; 3.423      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[14] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.115      ; 3.423      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[15] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.115      ; 3.423      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[16] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.115      ; 3.423      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[17] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.115      ; 3.423      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[18] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.115      ; 3.423      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[19] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.115      ; 3.423      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[20] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.115      ; 3.423      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[21] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.115      ; 3.423      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[22] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.115      ; 3.423      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[23] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.115      ; 3.423      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[2]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.116      ; 3.424      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[3]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.116      ; 3.424      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[4]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.116      ; 3.424      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[5]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.116      ; 3.424      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[6]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.116      ; 3.424      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[7]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.116      ; 3.424      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[8]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.116      ; 3.424      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[9]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.116      ; 3.424      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[10] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.116      ; 3.424      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[11] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.116      ; 3.424      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[12] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.116      ; 3.424      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[13] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.116      ; 3.424      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[14] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.116      ; 3.424      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[15] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.116      ; 3.424      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[16] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.116      ; 3.424      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[11]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.114      ; 3.422      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[12]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.114      ; 3.422      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[13]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.114      ; 3.422      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[14]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.114      ; 3.422      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[15]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.114      ; 3.422      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[16]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.114      ; 3.422      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[17]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.114      ; 3.422      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[18]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.114      ; 3.422      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[19]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.114      ; 3.422      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[20]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.114      ; 3.422      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[21]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.114      ; 3.422      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[22]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.114      ; 3.422      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[23]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.114      ; 3.422      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[24]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.114      ; 3.422      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[25]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.114      ; 3.422      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[26]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.110      ; 3.418      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[27]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.110      ; 3.418      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[28]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.110      ; 3.418      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[29]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.110      ; 3.418      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[30]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.110      ; 3.418      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.117      ; 3.425      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.117      ; 3.425      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.117      ; 3.425      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[2]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.117      ; 3.425      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[3]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.117      ; 3.425      ;
; 3.122 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[7]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.117      ; 3.425      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Unit|pll|sd1|pll7|clk[1]'                                                                                                                                                             ;
+-------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type       ; Clock                    ; Clock Edge ; Target                                                                                                                               ;
+-------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a0~portb_address_reg0   ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a100~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a101~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a102~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a103~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a104~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a105~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a106~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a107~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a108~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a109~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a10~portb_address_reg0  ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a110~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a111~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a112~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a113~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a114~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a115~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a116~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a117~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a118~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a119~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a11~portb_address_reg0  ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a120~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a121~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a122~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a123~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a124~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a125~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a126~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a127~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a128~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a129~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a12~portb_address_reg0  ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a130~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a131~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a132~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a133~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a134~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a135~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a136~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a137~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a138~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a139~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a13~portb_address_reg0  ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a140~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a141~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a142~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a143~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a144~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a145~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a146~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a147~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a148~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a149~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a14~portb_address_reg0  ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a150~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a151~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a152~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a153~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a154~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a155~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a156~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a157~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a158~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a159~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a15~portb_address_reg0  ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a160~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a161~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a162~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a163~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a164~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a165~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a166~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a167~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a168~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a169~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a16~portb_address_reg0  ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a170~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a171~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a172~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a173~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a174~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a175~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a176~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a177~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a178~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a179~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a17~portb_address_reg0  ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a180~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a181~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a182~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a183~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a184~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a185~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a186~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a187~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a188~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a189~portb_address_reg0 ;
; 1.307 ; 5.000        ; 3.693          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a18~portb_address_reg0  ;
+-------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout'                                                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                    ; Clock Edge ; Target                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout'                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                 ; Clock Edge ; Target                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                            ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.576 ; 3.796        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pciexpress_cra_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                      ;
; 3.578 ; 3.798        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                                                                                                             ;
; 3.578 ; 3.798        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                                                    ;
; 3.582 ; 3.802        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~117                                                                                   ;
; 3.582 ; 3.802        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~119                                                                                   ;
; 3.582 ; 3.802        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~120                                                                                   ;
; 3.582 ; 3.802        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~122                                                                                   ;
; 3.582 ; 3.802        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~123                                                                                   ;
; 3.582 ; 3.802        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~37                                                                                    ;
; 3.582 ; 3.802        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~39                                                                                    ;
; 3.582 ; 3.802        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~50                                                                                    ;
; 3.582 ; 3.802        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~55                                                                                    ;
; 3.582 ; 3.802        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~61                                                                                    ;
; 3.582 ; 3.802        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|Architectire_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                      ;
; 3.582 ; 3.802        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|Architectire_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                      ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[0]                                                                                                 ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[2]                                                                                                 ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~1                                                                                     ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~12                                                                                    ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~17                                                                                    ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~2                                                                                     ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~20                                                                                    ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~21                                                                                    ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~26                                                                                    ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~3                                                                                     ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~101                                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~102                                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~103                                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~104                                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~105                                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~106                                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~107                                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~108                                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~18                                                                                    ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~217                                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~221                                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~222                                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~223                                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~226                                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~227                                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~228                                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~229                                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~230                                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~231                                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~232                                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~233                                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~235                                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~236                                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~31                                                                                    ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~36                                                                                    ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~40                                                                                    ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~41                                                                                    ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~42                                                                                    ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~45                                                                                    ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~49                                                                                    ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~53                                                                                    ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[0] ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[1] ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[2] ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[3] ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~219                                                                                   ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~234                                                                                   ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~238                                                                                   ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~241                                                                                   ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[0]                                                                                                                                                                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[13]                                                                                                                                                                           ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[14]                                                                                                                                                                           ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[17]                                                                                                                                                                           ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[19]                                                                                                                                                                           ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[22]                                                                                                                                                                           ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[24]                                                                                                                                                                           ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[29]                                                                                                                                                                           ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[2]                                                                                                                                                                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[31]                                                                                                                                                                           ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[8]                                                                                                                                                                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[9]                                                                                                                                                                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[0]                                                                                                                                                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[13]                                                                                                                                                           ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[14]                                                                                                                                                           ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[17]                                                                                                                                                           ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[18]                                                                                                                                                           ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[19]                                                                                                                                                           ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[22]                                                                                                                                                           ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[24]                                                                                                                                                           ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[29]                                                                                                                                                           ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[2]                                                                                                                                                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[31]                                                                                                                                                           ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[3]                                                                                                                                                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[8]                                                                                                                                                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_data_reg[9]                                                                                                                                                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~109                                                                                   ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~110                                                                                   ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~111                                                                                   ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~112                                                                                   ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~113                                                                                   ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~114                                                                                   ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~115                                                                                   ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~116                                                                                   ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~224                                                                                   ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~225                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                         ; Clock Edge ; Target                                                                                                             ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 3.977 ; 3.977        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                   ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.020 ; 4.020        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PCIE_REFCLK_P'                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 4.980 ; 4.980        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                    ;
; 4.983 ; 4.983        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                    ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                    ;
; 5.006 ; 5.006        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.006 ; 5.006        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.006 ; 5.006        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.006 ; 5.006        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.006 ; 5.006        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.017 ; 5.017        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.020 ; 5.020        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                    ;
; 7.519 ; 10.000       ; 2.481          ; Port Rate        ; PCIE_REFCLK_P ; Rise       ; PCIE_REFCLK_P                                                                                                                            ;
+-------+--------------+----------------+------------------+---------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|inclk[0]         ;
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                   ;
; 9.931  ; 9.931        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|clk[0]           ;
; 9.931  ; 9.931        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|clk[1]           ;
; 9.931  ; 9.931        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                   ;
; 10.062 ; 10.062       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|clk[0]           ;
; 10.062 ; 10.062       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|clk[1]           ;
; 10.062 ; 10.062       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|observablevcoout ;
; 10.106 ; 10.106       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                   ;
; 10.108 ; 10.108       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|inclk[0]         ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                               ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; PCIE_REFCLK_P ; 5.588 ; 5.609 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; PCIE_REFCLK_P ; 5.372 ; 5.403 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; PCIE_REFCLK_P ; 5.374 ; 5.406 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; PCIE_REFCLK_P ; 5.372 ; 5.403 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; PCIE_REFCLK_P ; 5.374 ; 5.406 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; GPIO[*]                                                                                                                                                                                                                                                                 ; CLOCK_50      ; 9.717 ; 9.611 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[0]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 8.273 ; 8.301 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[1]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 7.677 ; 7.653 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[2]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 7.665 ; 7.591 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[3]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 7.933 ; 7.852 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[4]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 6.718 ; 6.686 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[5]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 8.801 ; 8.628 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[6]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 7.529 ; 7.571 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[7]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 7.125 ; 7.141 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[8]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 6.287 ; 6.336 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[9]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 8.536 ; 8.657 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[10]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.355 ; 8.199 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[11]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.549 ; 7.525 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[12]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.018 ; 8.025 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[13]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 9.028 ; 8.936 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[14]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.093 ; 8.021 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[15]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 9.104 ; 8.983 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[16]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.931 ; 7.972 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[17]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.428 ; 8.267 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[18]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.871 ; 7.868 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[19]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.612 ; 7.680 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[20]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 9.066 ; 8.854 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[21]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.348 ; 8.377 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[22]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.928 ; 8.833 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[23]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.983 ; 7.888 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[24]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.427 ; 8.355 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[25]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.428 ; 7.557 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[26]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 9.717 ; 9.611 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[27]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.891 ; 7.842 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[28]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.962 ; 7.922 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[29]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.466 ; 7.386 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[30]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 9.203 ; 9.094 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[31]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.283 ; 8.135 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                               ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; PCIE_REFCLK_P ; 5.341 ; 5.361 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; PCIE_REFCLK_P ; 5.133 ; 5.163 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; PCIE_REFCLK_P ; 5.135 ; 5.166 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; PCIE_REFCLK_P ; 5.133 ; 5.163 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; PCIE_REFCLK_P ; 5.135 ; 5.166 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; GPIO[*]                                                                                                                                                                                                                                                                 ; CLOCK_50      ; 5.590 ; 5.636 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[0]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 7.549 ; 7.579 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[1]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 6.923 ; 6.899 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[2]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 6.913 ; 6.840 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[3]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 7.169 ; 7.089 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[4]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 6.003 ; 5.971 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[5]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 8.003 ; 7.835 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[6]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 6.781 ; 6.820 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[7]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 6.393 ; 6.407 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[8]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 5.590 ; 5.636 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[9]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 7.803 ; 7.921 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[10]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.575 ; 7.424 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[11]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 6.801 ; 6.776 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[12]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.251 ; 7.256 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[13]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.221 ; 8.132 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[14]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.324 ; 7.254 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[15]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.294 ; 8.176 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[16]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.168 ; 7.206 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[17]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.645 ; 7.489 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[18]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.111 ; 7.106 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[19]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 6.860 ; 6.924 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[20]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.257 ; 8.052 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[21]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.568 ; 7.594 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[22]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.124 ; 8.031 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[23]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.217 ; 7.125 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[24]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.643 ; 7.573 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[25]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 6.685 ; 6.807 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[26]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.882 ; 8.779 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[27]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.130 ; 7.082 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[28]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.199 ; 7.158 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[29]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 6.721 ; 6.642 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[30]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.390 ; 8.284 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[31]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.507 ; 7.363 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                      ;
+------------+-----------------+----------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                       ; Note ;
+------------+-----------------+----------------------------------------------------------------------------------+------+
; 118.23 MHz ; 118.23 MHz      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;      ;
; 146.11 MHz ; 146.11 MHz      ; Unit|pll|sd1|pll7|clk[1]                                                         ;      ;
+------------+-----------------+----------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                        ;
+----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                            ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------+--------+---------------+
; Unit|pll|sd1|pll7|clk[1]                                                         ; -4.878 ; -505.481      ;
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; -1.839 ; -26.001       ;
; n/a                                                                              ; 14.869 ; 0.000         ;
+----------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                        ;
+----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                            ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------+-------+---------------+
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.234 ; 0.000         ;
; Unit|pll|sd1|pll7|clk[1]                                                         ; 0.343 ; 0.000         ;
; n/a                                                                              ; 4.704 ; 0.000         ;
+----------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                    ;
+----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                            ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------+-------+---------------+
; Unit|pll|sd1|pll7|clk[1]                                                         ; 1.521 ; 0.000         ;
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.882 ; 0.000         ;
+----------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                     ;
+----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                            ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------+-------+---------------+
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.099 ; 0.000         ;
; Unit|pll|sd1|pll7|clk[1]                                                         ; 2.380 ; 0.000         ;
+----------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Unit|pll|sd1|pll7|clk[1]                                                                                                 ; 1.351 ; 0.000         ;
; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout ; 2.000 ; 0.000         ;
; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout    ; 2.000 ; 0.000         ;
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                         ; 3.525 ; 0.000         ;
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                            ; 3.971 ; 0.000         ;
; PCIE_REFCLK_P                                                                                                            ; 4.975 ; 0.000         ;
; CLOCK_50                                                                                                                 ; 9.911 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Unit|pll|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                                                                              ; Launch Clock                                                                     ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; -4.878 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[4]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.794     ; 1.953      ;
; -4.878 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[29]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.794     ; 1.953      ;
; -4.814 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[5]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.789     ; 1.894      ;
; -4.814 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[6]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.789     ; 1.894      ;
; -4.814 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[9]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.789     ; 1.894      ;
; -4.814 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[12]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.789     ; 1.894      ;
; -4.814 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[14]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.789     ; 1.894      ;
; -4.814 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[18]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.789     ; 1.894      ;
; -4.814 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[19]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.789     ; 1.894      ;
; -4.814 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[22]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.789     ; 1.894      ;
; -4.814 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[26]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.789     ; 1.894      ;
; -4.781 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; FIFO_out_ready                                                                                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -4.179     ; 1.471      ;
; -4.604 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[1]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.789     ; 1.684      ;
; -4.604 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[13]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.789     ; 1.684      ;
; -4.604 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[16]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.789     ; 1.684      ;
; -4.604 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[28]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.789     ; 1.684      ;
; -4.604 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[30]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.789     ; 1.684      ;
; -4.604 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[31]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.789     ; 1.684      ;
; -4.437 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[2]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.788     ; 1.518      ;
; -4.437 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[3]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.788     ; 1.518      ;
; -4.437 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[7]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.788     ; 1.518      ;
; -4.437 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[8]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.788     ; 1.518      ;
; -4.437 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[10]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.788     ; 1.518      ;
; -4.437 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[11]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.788     ; 1.518      ;
; -4.437 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[15]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.788     ; 1.518      ;
; -4.437 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[17]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.788     ; 1.518      ;
; -4.437 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[20]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.788     ; 1.518      ;
; -4.437 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[21]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.788     ; 1.518      ;
; -4.437 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[23]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.788     ; 1.518      ;
; -4.437 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[24]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.788     ; 1.518      ;
; -4.437 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[25]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.788     ; 1.518      ;
; -4.437 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[27]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -3.788     ; 1.518      ;
; -1.844 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a126~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.040      ; 6.914      ;
; -1.819 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a151~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.132      ; 6.981      ;
; -1.804 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a207~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.106      ; 6.940      ;
; -1.783 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a33~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.065      ; 6.878      ;
; -1.774 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a236~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.149      ; 6.953      ;
; -1.764 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a186~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.122      ; 6.916      ;
; -1.738 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a38~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.096      ; 6.864      ;
; -1.737 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a105~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.110      ; 6.877      ;
; -1.731 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a156~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.115      ; 6.876      ;
; -1.722 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a219~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.122      ; 6.874      ;
; -1.721 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a238~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.156      ; 6.907      ;
; -1.718 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a6~portb_address_reg0   ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.073      ; 6.821      ;
; -1.713 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a221~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.151      ; 6.894      ;
; -1.713 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a233~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.135      ; 6.878      ;
; -1.709 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a95~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.085      ; 6.824      ;
; -1.708 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a165~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.120      ; 6.858      ;
; -1.705 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a14~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.122      ; 6.857      ;
; -1.705 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a120~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.130      ; 6.865      ;
; -1.695 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a25~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.118      ; 6.843      ;
; -1.693 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a2~portb_address_reg0   ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.074      ; 6.797      ;
; -1.690 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a17~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.105      ; 6.825      ;
; -1.688 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a22~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.118      ; 6.836      ;
; -1.680 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a222~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.124      ; 6.834      ;
; -1.676 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a100~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.103      ; 6.809      ;
; -1.671 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a94~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.093      ; 6.794      ;
; -1.664 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a196~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.114      ; 6.808      ;
; -1.661 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a19~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.126      ; 6.817      ;
; -1.659 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a7~portb_address_reg0   ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.064      ; 6.753      ;
; -1.657 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a227~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.137      ; 6.824      ;
; -1.657 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a203~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.097      ; 6.784      ;
; -1.649 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a61~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.127      ; 6.806      ;
; -1.643 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a11~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.136      ; 6.809      ;
; -1.640 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a9~portb_address_reg0   ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.102      ; 6.772      ;
; -1.639 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a168~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.104      ; 6.773      ;
; -1.635 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a1~portb_address_reg0   ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.080      ; 6.745      ;
; -1.633 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|empty                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a126~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.040      ; 6.703      ;
; -1.630 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a57~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.111      ; 6.771      ;
; -1.629 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a109~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.088      ; 6.747      ;
; -1.627 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a20~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.127      ; 6.784      ;
; -1.624 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a114~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.190      ; 6.844      ;
; -1.621 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a0~portb_address_reg0   ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.155      ; 6.806      ;
; -1.621 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a134~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.140      ; 6.791      ;
; -1.621 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a192~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.144      ; 6.795      ;
; -1.621 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a199~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.121      ; 6.772      ;
; -1.620 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a237~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.098      ; 6.748      ;
; -1.619 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a205~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.153      ; 6.802      ;
; -1.608 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a21~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.158      ; 6.796      ;
; -1.608 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|empty                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a151~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.132      ; 6.770      ;
; -1.604 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a13~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.128      ; 6.762      ;
; -1.604 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a129~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.113      ; 6.747      ;
; -1.597 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a231~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.104      ; 6.731      ;
; -1.593 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|empty                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a207~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.106      ; 6.729      ;
; -1.590 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a141~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.148      ; 6.768      ;
; -1.590 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a201~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.136      ; 6.756      ;
; -1.587 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a115~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.189      ; 6.806      ;
; -1.579 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a214~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.141      ; 6.750      ;
; -1.573 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a190~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.111      ; 6.714      ;
; -1.572 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a150~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.107      ; 6.709      ;
; -1.572 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|empty                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a33~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.065      ; 6.667      ;
; -1.566 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a208~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.114      ; 6.710      ;
; -1.563 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|empty                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a236~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.149      ; 6.742      ;
; -1.561 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a104~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.152      ; 6.743      ;
; -1.561 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a242~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.099      ; 6.690      ;
; -1.558 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a113~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.165      ; 6.753      ;
; -1.553 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|empty                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a186~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.122      ; 6.705      ;
; -1.552 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a224~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.117      ; 6.699      ;
; -1.551 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a27~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.129      ; 6.710      ;
; -1.551 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a127~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.125      ; 6.706      ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                       ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; -1.839 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[13]                                                                                                                                                     ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.491      ; 6.199      ;
; -1.792 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[12]                                                                                                                                                     ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.491      ; 6.152      ;
; -1.786 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[14]                                                                                                                                                     ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.491      ; 6.146      ;
; -1.767 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[4]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.494      ; 6.130      ;
; -1.766 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[5]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.494      ; 6.129      ;
; -1.764 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[9]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.491      ; 6.124      ;
; -1.716 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[6]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.494      ; 6.079      ;
; -1.709 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[2]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.494      ; 6.072      ;
; -1.695 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[8]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.491      ; 6.055      ;
; -1.679 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[1]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.494      ; 6.042      ;
; -1.678 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[15]                                                                                                                                                     ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.491      ; 6.038      ;
; -1.676 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[7]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.494      ; 6.039      ;
; -1.661 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[16]                                                                                                                                                     ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.491      ; 6.021      ;
; -1.600 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[3]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.494      ; 5.963      ;
; -1.549 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[0]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.494      ; 5.912      ;
; -1.503 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[11]                                                                                                                                                     ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.491      ; 5.863      ;
; -1.453 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[10]                                                                                                                                                     ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 3.491      ; 5.813      ;
; -0.458 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.556      ;
; -0.458 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.556      ;
; -0.458 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.556      ;
; -0.458 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.556      ;
; -0.458 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.556      ;
; -0.458 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.556      ;
; -0.458 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.556      ;
; -0.458 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.556      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[0]  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[2]  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[4]  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[16] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[17] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[18] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[19] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[20] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[21] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[22] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[23] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[24] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[25] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[26] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[27] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[28] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[29] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[30] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[32] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[34] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[36] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[64] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[65] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[66] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[67] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[68] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[69] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[70] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[71] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[73] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[74] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[75] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[76] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[77] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[78] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.457 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[79] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.555      ;
; -0.456 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.554      ;
; -0.456 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.554      ;
; -0.456 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.554      ;
; -0.456 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.554      ;
; -0.456 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.554      ;
; -0.456 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.554      ;
; -0.456 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.554      ;
; -0.456 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.554      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[0]  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[2]  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[4]  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[16] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[17] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[18] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[19] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[20] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[21] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[22] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[23] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[24] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[25] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[26] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[27] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[28] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[29] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[30] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[32] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[34] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[36] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[64] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[65] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[66] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[67] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[68] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[69] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[70] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[71] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[73] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
; -0.455 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[74] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.167      ; 8.553      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 14.869 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.321     ; 0.810      ;
; 15.062 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.321     ; 0.617      ;
; 15.062 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.321     ; 0.617      ;
; 15.064 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.321     ; 0.615      ;
; 15.064 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.321     ; 0.615      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 0.234 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[21]                                                                                            ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a19~porta_datain_reg0                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.847      ;
; 0.237 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[20]                                                                                            ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a19~porta_datain_reg0                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.850      ;
; 0.247 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[196]                                                                                           ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.857      ;
; 0.311 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[2]                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.921      ;
; 0.313 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[68]                                                                                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 0.937      ;
; 0.315 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[6]                                                                                                                                                                                                ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.925      ;
; 0.317 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[0]                                                                                                                                                                                                ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.927      ;
; 0.320 ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info|channel_q[3]                                                                                                                                                     ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a5~porta_datain_reg0                                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.923      ;
; 0.320 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[19]                                                                                            ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a19~porta_datain_reg0                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.926      ;
; 0.320 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[18]                                                                                                                                                                                               ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.926      ;
; 0.321 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[1] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a0~porta_address_reg0                  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.435      ; 0.957      ;
; 0.321 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[1]                                                                                                                                                                                                ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.927      ;
; 0.323 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[49]                                                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.940      ;
; 0.323 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[56]                                                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.927      ;
; 0.323 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[9]                                                                                                                                                                                                ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.933      ;
; 0.324 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[7]                                                                                                                                                                                                ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.930      ;
; 0.325 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[22]                                                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.929      ;
; 0.325 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[12]                                                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.928      ;
; 0.326 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[16]                                                                                                                                                                                               ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.932      ;
; 0.326 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[2]                                                                                          ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[2]                                                                                                                                ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 0.597      ;
; 0.327 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[59]                                                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.931      ;
; 0.327 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[33]                                                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.943      ;
; 0.328 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[60]                                                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.932      ;
; 0.328 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                                     ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_address_reg0                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.411      ; 0.940      ;
; 0.328 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[206]                                                                                           ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.930      ;
; 0.329 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[3]                ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[3]                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[2]                ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[2]                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[1]                ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[1]                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[0]                ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[0]                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|full_dff                       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|full_dff                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|usedw_is_0_dff                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|usedw_is_0_dff                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pciexpress_cra_cmd_width_adapter|count[0]                                                                                                                                                                                     ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pciexpress_cra_cmd_width_adapter|count[0]                                                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pciexpress_cra_cmd_width_adapter|use_reg                                                                                                                                                                                      ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pciexpress_cra_cmd_width_adapter|use_reg                                                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.330 ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|Architectire_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                           ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|Architectire_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pciexpress_bar1_0_limiter|pending_response_count[1]                                                                                                                                                                         ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pciexpress_bar1_0_limiter|pending_response_count[1]                                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[1] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|ram_block1a0~porta_address_reg0                  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.940      ;
; 0.330 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[9]                                                                                     ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.935      ;
; 0.330 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[1]                                     ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_address_reg0                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.411      ; 0.942      ;
; 0.330 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[66]                                                                                            ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.940      ;
; 0.330 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[2]                                                                                                                                                                                                ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.936      ;
; 0.330 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pciexpress_cra_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                           ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pciexpress_cra_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.331 ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|wr_addr[1]                                                                     ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|wr_addr[1]                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 0.597      ;
; 0.331 ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info|channel_q[6]                                                                                                                                                     ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a8~porta_datain_reg0                                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.430      ; 0.962      ;
; 0.331 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[50]                                                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.948      ;
; 0.331 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[63]                                                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.948      ;
; 0.331 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[45]                                                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.934      ;
; 0.331 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[47]                                                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.934      ;
; 0.331 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[5]                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.936      ;
; 0.331 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[10]                                                                                                                                                                                               ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.941      ;
; 0.332 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_13e1:FIFOram|ram_block1a36~porta_address_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.945      ;
; 0.332 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[17]                                                                                                                                                                                               ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.938      ;
; 0.333 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[24]                                                                                            ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a19~porta_datain_reg0                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.943      ;
; 0.334 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[22]                                                                                            ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a19~porta_datain_reg0                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.940      ;
; 0.336 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[48]                                                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.953      ;
; 0.336 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[2]                                     ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_address_reg0                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.411      ; 0.948      ;
; 0.337 ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|cntr_9tb:wr_ptr|counter_reg_bit[0]                                                                           ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a6~porta_address_reg0                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.397      ; 0.935      ;
; 0.337 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[2] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|ram_block1a0~porta_address_reg0                  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.947      ;
; 0.337 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[0]                                                                                     ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.953      ;
; 0.337 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]                                    ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a0~porta_address_reg0                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.952      ;
; 0.337 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[1]                                                                                          ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[1]                                                                                                                                ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 0.608      ;
; 0.338 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]                                                                        ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_address_reg0                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.943      ;
; 0.338 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]                                                                        ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a19~porta_address_reg0                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.397      ; 0.936      ;
; 0.339 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_13e1:FIFOram|ram_block1a36~porta_address_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.952      ;
; 0.339 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo|scfifo_vi31:auto_generated|a_dpfifo_6p31:dpfifo|cntr_nrb:wr_ptr|counter_reg_bit[0]                                                                            ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo|scfifo_vi31:auto_generated|a_dpfifo_6p31:dpfifo|altsyncram_bvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.941      ;
; 0.339 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo|scfifo_vi31:auto_generated|a_dpfifo_6p31:dpfifo|cntr_nrb:wr_ptr|counter_reg_bit[1]                                                                            ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo|scfifo_vi31:auto_generated|a_dpfifo_6p31:dpfifo|altsyncram_bvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.941      ;
; 0.340 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[51]                                                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.957      ;
; 0.341 ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pciexpress_bar1_0_limiter|pending_response_count[0]                                                                                                                                                                         ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pciexpress_bar1_0_limiter|pending_response_count[0]                                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.608      ;
; 0.341 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[41]                                                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.946      ;
; 0.341 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[4]                                                                                                                                                                                                ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.951      ;
; 0.342 ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|wr_addr[0]                                                                     ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|wr_addr[0]                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 0.608      ;
; 0.342 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|rd_ptr_lsb                     ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|rd_ptr_lsb                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 0.608      ;
; 0.342 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]                                    ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a18~porta_address_reg0                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.408      ; 0.951      ;
; 0.343 ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info|channel_q[0]                                                                                                                                                     ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a2~porta_datain_reg0                                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.953      ;
; 0.343 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|full_dff                           ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|full_dff                                                                 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|low_addressa[0]                    ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|low_addressa[0]                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|usedw_is_0_dff                     ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|usedw_is_0_dff                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dwsent_reg[9]                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dwsent_reg[9]                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_grabber:the_Architectire_SGDMA_command_grabber|command_fifo_rdreq_reg                                                                                                                                                                                  ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_grabber:the_Architectire_SGDMA_command_grabber|command_fifo_rdreq_reg                                                                                                                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_read:the_Architectire_SGDMA_m_read|m_read_state[5]                                                                                                                                                                                                           ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_read:the_Architectire_SGDMA_m_read|m_read_state[5]                                                                                                                                                                                                                                                 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_read:the_Architectire_SGDMA_m_read|m_read_state[3]                                                                                                                                                                                                           ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_read:the_Architectire_SGDMA_m_read|m_read_state[3]                                                                                                                                                                                                                                                 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_read:the_Architectire_SGDMA_m_read|m_read_state[4]                                                                                                                                                                                                           ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_read:the_Architectire_SGDMA_m_read|m_read_state[4]                                                                                                                                                                                                                                                 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_read:the_Architectire_SGDMA_m_read|transactions_left_to_post[15]                                                                                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_read:the_Architectire_SGDMA_m_read|transactions_left_to_post[15]                                                                                                                                                                                                                                   ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[62]                                                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.960      ;
; 0.343 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pciexpress_bar2_translator|burst_stalled                                                                                                                                                                                  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pciexpress_bar2_translator|burst_stalled                                                                                                                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                         ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|use_reg                                                                                                                                                                                           ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|use_reg                                                                                                                                                                                                                                 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|count[0]                                                                                                                                                                                          ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|count[0]                                                                                                                                                                                                                                ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[46]                                                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.948      ;
; 0.343 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[6]                                                                                          ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[6]                                                                                                                                ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[0]                                                                                          ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[0]                                                                                                                                ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[1]                                                                                          ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[1]                                                                                                                                ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[2]                                                                                          ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[2]                                                                                                                                ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[3]                                                                                          ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[3]                                                                                                                                ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[4]                                                                                          ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[4]                                                                                                                                ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[5]                                                                                          ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[5]                                                                                                                                ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|status_reg[7]                                                                                                                                                                                                           ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|status_reg[7]                                                                                                                                                                                                                                                 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|full_dff                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|full_dff                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|usedw_is_1_dff                                                                                            ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|usedw_is_1_dff                                                                                                                                  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|usedw_is_0_dff                                                                                            ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|usedw_is_0_dff                                                                                                                                  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|full_dff                                                                                                  ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|full_dff                                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Unit|pll|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.343 ; FIFO_out_ready                                                                                                                                   ; FIFO_out_ready                                                                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.363 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[29]                                                                                   ; GPIO[30]~reg0                                                                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.487      ; 1.021      ;
; 0.379 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[17]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[18]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.633      ;
; 0.379 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[16]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[17]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.633      ;
; 0.379 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[4]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[5]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.633      ;
; 0.379 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[11]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[12]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.633      ;
; 0.379 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[24] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[25] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.633      ;
; 0.379 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[25] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[26] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.633      ;
; 0.379 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[19] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[20] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.633      ;
; 0.379 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[18] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[19] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.633      ;
; 0.379 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[7]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[8]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.633      ;
; 0.380 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]   ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[27]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[28]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[19]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[20]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[11]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[12]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[2]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[3]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[28]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[29]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[27]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[28]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[23]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[24]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[20]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[21]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[15]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[16]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[11]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[12]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[2]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[3]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1    ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1    ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[29]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[30]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[25]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[26]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[19]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[20]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[17]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[18]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[13]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[14]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[5]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[6]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[2]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[2]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[3]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[27]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[28]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[25]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[26]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[20]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[21]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[18]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[19]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[15]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[16]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[16]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[17]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[12]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[13]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[11]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[12]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[7]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[8]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[6]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[7]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[4]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[5]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[3]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[4]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[22]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[23]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[4]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[5]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[20] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[21] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[18] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[19] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[13] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[14] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[9]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[10] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[7]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[8]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[6]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[7]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[2]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[3]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[0]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[28] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[29] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[20] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[21] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[17] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[18] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[14] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[15] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[11] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[12] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[7]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[8]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[6]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[7]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[4]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[5]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[2]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[3]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[1]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[2]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|din_s1   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[0]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[21] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[22] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[15] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[16] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[8]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[9]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[1]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[2]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[0]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[20] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[21] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[27] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[28] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[25] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[26] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[23] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[24] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[17] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[18] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[13] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[14] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[10] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[11] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[9]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[10] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[8]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[9]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[6]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[7]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[5]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[6]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[0]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.381 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[28]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[29]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.635      ;
; 0.381 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[21]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[22]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.635      ;
; 0.381 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[18]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[19]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.635      ;
; 0.381 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[14]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[15]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.635      ;
; 0.381 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[9]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[10]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.635      ;
; 0.381 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[5]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[6]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.635      ;
; 0.381 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1    ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.635      ;
; 0.381 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[26]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[27]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.635      ;
; 0.381 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[24]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[25]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.635      ;
; 0.381 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[19]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[20]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.635      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 4.704 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.117     ; 0.587      ;
; 4.704 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.117     ; 0.587      ;
; 4.706 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.117     ; 0.589      ;
; 4.706 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.117     ; 0.589      ;
; 4.891 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.117     ; 0.774      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Unit|pll|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 1.521 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[6]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.374      ;
; 1.521 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[7]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.374      ;
; 1.521 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[8]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.374      ;
; 1.521 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[9]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.374      ;
; 1.521 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[10] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.374      ;
; 1.521 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[11] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.374      ;
; 1.521 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[12] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.374      ;
; 1.521 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[13] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.374      ;
; 1.521 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[14] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.374      ;
; 1.521 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[15] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.374      ;
; 1.521 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[16] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.374      ;
; 1.521 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[17] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.374      ;
; 1.521 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[18] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.374      ;
; 1.521 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[19] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.374      ;
; 1.521 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[20] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.374      ;
; 1.521 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[21] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|din_s1   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[0]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[2]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[3]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[4]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[5]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[6]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[7]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[4]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[5]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[6]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[7]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[8]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[9]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[10] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[11] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[12] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[13] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[14] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[15] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[16] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[17] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[18] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[19] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.103     ; 3.374      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[20] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.373      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[21] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.373      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[22] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.373      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[23] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.373      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[24] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.373      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[25] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.373      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[26] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.373      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[27] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.373      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[28] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.373      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[29] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.104     ; 3.373      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|din_s1   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.111     ; 3.366      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[0]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.111     ; 3.366      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.111     ; 3.366      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[2]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.111     ; 3.366      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[3]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.111     ; 3.366      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[4]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.111     ; 3.366      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[5]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.111     ; 3.366      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[6]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.111     ; 3.366      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[7]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.111     ; 3.366      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[8]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.111     ; 3.366      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[24] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.367      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[25] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.367      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[26] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.367      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[27] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.367      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[28] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.367      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[29] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.367      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[30] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.367      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|din_s1   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.101     ; 3.376      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[0]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.101     ; 3.376      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.101     ; 3.376      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[2]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.101     ; 3.376      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[3]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.101     ; 3.376      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[4]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.101     ; 3.376      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[5]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.101     ; 3.376      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[6]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.101     ; 3.376      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[7]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.101     ; 3.376      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[8]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.101     ; 3.376      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[9]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.101     ; 3.376      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[10] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.101     ; 3.376      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[11] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.101     ; 3.376      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[12] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.102     ; 3.375      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[13] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.102     ; 3.375      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|din_s1   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.102     ; 3.375      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[0]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.101     ; 3.376      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.101     ; 3.376      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|din_s1   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.100     ; 3.377      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[0]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.100     ; 3.377      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.100     ; 3.377      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[2]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.100     ; 3.377      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[3]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.100     ; 3.377      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[4]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.100     ; 3.377      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[5]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.100     ; 3.377      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[22] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.367      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[23] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.367      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[24] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.367      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[25] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.367      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[26] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.367      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[27] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.367      ;
; 1.522 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[28] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.110     ; 3.367      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 3.882 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|m_write_writedata_reg[3]                                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.017      ;
; 3.882 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|m_write_writedata_reg[5]                                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.017      ;
; 3.882 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|m_write_writedata_reg[6]                                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.017      ;
; 3.882 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|m_write_writedata_reg[17]                                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.017      ;
; 3.882 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|m_write_writedata_reg[25]                                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.017      ;
; 3.882 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|m_write_writedata_reg[26]                                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.017      ;
; 3.882 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|m_write_writedata_reg[27]                                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.017      ;
; 3.912 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[3]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.958      ;
; 3.912 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[2]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.958      ;
; 3.912 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[17]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.958      ;
; 3.912 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[16]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.958      ;
; 3.912 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[11]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.958      ;
; 3.912 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[6]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.958      ;
; 3.912 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[5]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.958      ;
; 3.912 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[4]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.958      ;
; 3.915 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|byteenable_gen_which_resides_within_Architectire_SGDMA:the_byteenable_gen_which_resides_within_Architectire_SGDMA|thirty_two_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA:the_thirty_two_bit_byteenable_FSM|state_bit ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 3.996      ;
; 3.915 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_grabber:the_Architectire_SGDMA_command_grabber|command_valid                                                                                                                                                                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 3.996      ;
; 3.917 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[23]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 3.941      ;
; 3.917 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[22]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 3.941      ;
; 3.917 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[21]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 3.941      ;
; 3.917 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[20]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 3.941      ;
; 3.917 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[19]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 3.941      ;
; 3.917 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[15]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.147     ; 3.935      ;
; 3.917 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[14]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.147     ; 3.935      ;
; 3.917 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[13]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 3.941      ;
; 3.917 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[12]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 3.941      ;
; 3.917 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[10]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 3.941      ;
; 3.917 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[9]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 3.941      ;
; 3.917 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[8]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.147     ; 3.935      ;
; 3.917 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[7]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 3.941      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[14]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 3.785      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[15]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 3.785      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[16]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 3.785      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[17]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 3.785      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[18]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 3.785      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[19]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 3.785      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[20]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 3.785      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[21]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 3.785      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[22]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 3.785      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[23]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 3.785      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[24]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 3.785      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1                                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.775      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.775      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.775      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[2]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.775      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[3]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.775      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[5]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.775      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[6]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.775      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[7]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.775      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[8]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.775      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[9]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.775      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[10]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.775      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[11]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.775      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[12]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.775      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[13]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.775      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[14]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.775      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.766      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.766      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.766      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[2]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.766      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[3]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.766      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[4]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.766      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[5]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.766      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[6]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.766      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[7]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.766      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[8]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.766      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[9]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.766      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[10]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.766      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[11]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.766      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[13]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.766      ;
; 4.112 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[14]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.766      ;
; 4.137 ; Architectire:Unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 3.773      ;
; 4.137 ; Architectire:Unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 3.773      ;
; 4.137 ; Architectire:Unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 3.773      ;
; 4.137 ; Architectire:Unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 3.773      ;
; 4.137 ; Architectire:Unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 3.773      ;
; 4.137 ; Architectire:Unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 3.773      ;
; 4.137 ; Architectire:Unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 3.773      ;
; 4.139 ; Architectire:Unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                   ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 3.743      ;
; 4.139 ; Architectire:Unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[22]                                                                                                                                                                                                  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 3.743      ;
; 4.139 ; Architectire:Unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[23]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 3.743      ;
; 4.141 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|din_s1                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.749      ;
; 4.141 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[0]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.749      ;
; 4.141 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[1]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.749      ;
; 4.141 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[2]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.749      ;
; 4.141 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[3]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.749      ;
; 4.141 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[4]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.749      ;
; 4.141 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[5]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.108     ; 3.750      ;
; 4.141 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[6]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.749      ;
; 4.141 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[7]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.749      ;
; 4.141 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[8]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.749      ;
; 4.141 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[9]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.749      ;
; 4.141 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[10]                                                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.749      ;
; 4.141 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[11]                                                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.749      ;
; 4.141 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[12]                                                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.749      ;
; 4.141 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[13]                                                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.749      ;
; 4.141 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[14]                                                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.749      ;
; 4.141 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[11].u|din_s1                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 3.754      ;
; 4.141 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[0]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 3.754      ;
; 4.141 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[1]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 3.754      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 1.099 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.358      ;
; 1.099 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.358      ;
; 1.099 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.358      ;
; 1.099 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.358      ;
; 1.099 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.358      ;
; 1.108 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.360      ;
; 1.108 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.360      ;
; 1.108 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.360      ;
; 1.108 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.360      ;
; 1.108 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.360      ;
; 1.108 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.360      ;
; 1.108 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.360      ;
; 1.108 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.360      ;
; 1.108 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                                                                                                                  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.360      ;
; 1.108 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.360      ;
; 1.108 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.360      ;
; 1.144 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.396      ;
; 1.144 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.396      ;
; 1.144 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.396      ;
; 1.144 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.396      ;
; 1.144 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.396      ;
; 1.144 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.396      ;
; 1.144 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                                                                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.396      ;
; 1.144 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.396      ;
; 1.144 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.396      ;
; 1.144 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.396      ;
; 1.144 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.396      ;
; 1.144 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                                                                                                                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.396      ;
; 1.144 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                                                                                                                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.396      ;
; 1.144 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.396      ;
; 1.144 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                                                                                                                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.396      ;
; 1.265 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.524      ;
; 1.265 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.524      ;
; 1.265 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.524      ;
; 1.265 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.524      ;
; 1.265 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.524      ;
; 1.265 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.524      ;
; 1.265 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.524      ;
; 1.405 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a0 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.373      ; 1.946      ;
; 1.405 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a1 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.373      ; 1.946      ;
; 1.405 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a2 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.373      ; 1.946      ;
; 1.405 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a3 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.373      ; 1.946      ;
; 1.405 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a4 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.373      ; 1.946      ;
; 1.405 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a5 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.373      ; 1.946      ;
; 1.405 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a6 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.373      ; 1.946      ;
; 1.405 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a7 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.373      ; 1.946      ;
; 1.493 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.759      ;
; 1.493 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.759      ;
; 1.493 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.759      ;
; 1.493 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.759      ;
; 1.493 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.759      ;
; 1.493 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.759      ;
; 1.582 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.848      ;
; 1.582 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.848      ;
; 1.582 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.848      ;
; 2.020 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[10]                                                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.316      ;
; 2.020 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[9]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.316      ;
; 2.020 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[8]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.316      ;
; 2.020 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[7]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.316      ;
; 2.020 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[6]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.316      ;
; 2.020 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[5]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.316      ;
; 2.020 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.316      ;
; 2.020 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[3]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.316      ;
; 2.020 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[2]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.316      ;
; 2.020 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[1]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.316      ;
; 2.020 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[0]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.316      ;
; 2.093 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.372      ;
; 2.093 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.372      ;
; 2.093 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[0]                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.372      ;
; 2.093 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[7]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.372      ;
; 2.093 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[6]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.372      ;
; 2.093 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[5]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.372      ;
; 2.093 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[4]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.372      ;
; 2.093 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[3]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.372      ;
; 2.093 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[2]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.372      ;
; 2.093 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[1]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.372      ;
; 2.093 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[0]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.372      ;
; 2.093 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_sent_pipe[0]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.372      ;
; 2.093 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|non_posted_hold                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.372      ;
; 2.207 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[2]                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.486      ;
; 2.207 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[1]                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.486      ;
; 2.207 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                                                                                                                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.486      ;
; 2.251 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                           ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[0]                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.515      ; 2.937      ;
; 2.251 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                           ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[2]                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.515      ; 2.937      ;
; 2.251 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                           ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[1]                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.515      ; 2.937      ;
; 2.251 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                           ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|cpl_done_reg                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.515      ; 2.937      ;
; 2.260 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst0                                                                                                                                                                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.556      ;
; 2.260 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn                                                                                                                                                                                                   ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.556      ;
; 2.260 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn0                                                                                                                                                                                                  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.556      ;
; 2.260 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|exits_r                                                                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.556      ;
; 2.260 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[4]                                                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.556      ;
; 2.260 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[1]                                                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.556      ;
; 2.260 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[3]                                                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.556      ;
; 2.260 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[2]                                                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.556      ;
; 2.260 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dlup_exit_r                                                                                                                                                                                                ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.556      ;
; 2.260 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|l2_exit_r                                                                                                                                                                                                  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.556      ;
; 2.260 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|hotrst_exit_r                                                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.556      ;
; 2.260 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[0]                                                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.556      ;
; 2.282 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                           ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[10]                                                                                 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 2.898      ;
; 2.282 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                           ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[9]                                                                                  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 2.898      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Unit|pll|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 2.380 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[1]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.454      ; 3.005      ;
; 2.380 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[2]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.454      ; 3.005      ;
; 2.381 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[20]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.490      ; 3.042      ;
; 2.381 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[21]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.490      ; 3.042      ;
; 2.382 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[17]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.418      ; 2.971      ;
; 2.382 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[18]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.418      ; 2.971      ;
; 2.397 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_rd_ptr[9]                                                                                     ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.484      ; 3.052      ;
; 2.397 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_rd_ptr[8]                                                                                     ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.484      ; 3.052      ;
; 2.397 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_rd_ptr[11]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.484      ; 3.052      ;
; 2.398 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[27]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.498      ; 3.067      ;
; 2.398 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[26]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.490      ; 3.059      ;
; 2.398 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[23]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.490      ; 3.059      ;
; 2.398 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[24]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.490      ; 3.059      ;
; 2.398 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[28]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.498      ; 3.067      ;
; 2.400 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[0]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.463      ; 3.034      ;
; 2.400 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[8]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.463      ; 3.034      ;
; 2.400 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[25]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.463      ; 3.034      ;
; 2.401 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[11]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.422      ; 2.994      ;
; 2.401 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[13]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.422      ; 2.994      ;
; 2.408 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[14]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.502      ; 3.081      ;
; 2.408 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[7]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.488      ; 3.067      ;
; 2.408 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[3]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.487      ; 3.066      ;
; 2.408 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[6]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.487      ; 3.066      ;
; 2.408 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[9]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.488      ; 3.067      ;
; 2.408 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[15]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.502      ; 3.081      ;
; 2.408 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[30]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.487      ; 3.066      ;
; 2.411 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[22]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.459      ; 3.041      ;
; 2.413 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[10]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.381      ; 2.965      ;
; 2.413 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[16]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.381      ; 2.965      ;
; 2.413 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[19]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.452      ; 3.036      ;
; 2.414 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[4]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.442      ; 3.027      ;
; 2.414 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[5]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.442      ; 3.027      ;
; 2.427 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_rd_ptr_gray[9]                                                                                ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.462      ; 3.060      ;
; 2.429 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[30] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.451      ; 3.051      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|din_s1   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.101      ; 3.063      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[0]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.101      ; 3.063      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.101      ; 3.063      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[2]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.101      ; 3.063      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[3]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.101      ; 3.063      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[4]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.101      ; 3.063      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[5]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.101      ; 3.063      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[6]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.101      ; 3.063      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[7]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.101      ; 3.063      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[8]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.101      ; 3.063      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[9]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.101      ; 3.063      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[10] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.101      ; 3.063      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[11] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.101      ; 3.063      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[12] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.101      ; 3.063      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[13] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.100      ; 3.062      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[14] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.100      ; 3.062      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[15] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.100      ; 3.062      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[16] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.100      ; 3.062      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[17] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.100      ; 3.062      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[18] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.100      ; 3.062      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[19] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.100      ; 3.062      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[20] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.100      ; 3.062      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[21] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.100      ; 3.062      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[22] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.100      ; 3.062      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[23] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.100      ; 3.062      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[15]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 3.045      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[16]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 3.045      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[17]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 3.045      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[18]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 3.045      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[19]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 3.045      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[20]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 3.045      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[21]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 3.045      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[22]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 3.045      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[23]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 3.045      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[24]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 3.045      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[25]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 3.045      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[26]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 3.045      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[27]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 3.045      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[28]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 3.045      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[29]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 3.045      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 3.036      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 3.036      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 3.036      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[2]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 3.036      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[3]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 3.036      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[4]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 3.036      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[5]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 3.036      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[6]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 3.036      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[7]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 3.036      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[8]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 3.036      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[9]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 3.036      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[10]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 3.036      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[11]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 3.036      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[12]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 3.036      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[13]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 3.036      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_rd_ptr_gray[3]                                                                                ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 3.042      ;
; 2.791 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_rd_ptr_gray[2]                                                                                ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 3.044      ;
; 2.792 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[17] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 3.055      ;
; 2.792 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[18] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 3.055      ;
; 2.792 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[19] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 3.055      ;
; 2.792 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[20] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 3.055      ;
; 2.792 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[21] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 3.055      ;
; 2.792 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[22] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 3.055      ;
; 2.792 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[23] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 3.055      ;
; 2.792 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[24] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 3.055      ;
; 2.792 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[25] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.092      ; 3.055      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Unit|pll|sd1|pll7|clk[1]'                                                                                                                                                              ;
+-------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type       ; Clock                    ; Clock Edge ; Target                                                                                                                               ;
+-------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a0~portb_address_reg0   ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a100~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a101~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a102~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a103~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a104~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a105~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a106~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a107~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a108~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a109~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a10~portb_address_reg0  ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a110~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a111~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a112~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a113~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a114~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a115~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a116~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a117~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a118~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a119~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a11~portb_address_reg0  ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a120~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a121~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a122~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a123~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a124~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a125~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a126~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a127~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a128~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a129~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a12~portb_address_reg0  ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a130~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a131~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a132~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a133~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a134~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a135~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a136~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a137~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a138~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a139~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a13~portb_address_reg0  ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a140~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a141~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a142~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a143~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a144~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a145~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a146~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a147~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a148~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a149~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a14~portb_address_reg0  ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a150~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a151~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a152~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a153~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a154~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a155~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a156~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a157~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a158~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a159~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a15~portb_address_reg0  ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a160~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a161~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a162~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a163~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a164~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a165~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a166~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a167~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a168~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a169~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a16~portb_address_reg0  ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a170~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a171~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a172~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a173~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a174~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a175~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a176~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a177~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a178~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a179~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a17~portb_address_reg0  ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a180~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a181~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a182~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a183~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a184~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a185~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a186~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a187~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a188~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a189~portb_address_reg0 ;
; 1.351 ; 5.000        ; 3.649          ; Min Period ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a18~portb_address_reg0  ;
+-------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout'                                                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                    ; Clock Edge ; Target                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout'                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                 ; Clock Edge ; Target                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                            ; Clock Edge ; Target                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~1   ;
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~12  ;
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~17  ;
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~2   ;
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~20  ;
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~21  ;
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~26  ;
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~3   ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~224 ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~225 ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~230 ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~231 ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~232 ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~233 ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~235 ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~236 ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~242 ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~243 ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~245 ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~246 ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~247 ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pciexpress_cra_agent_rsp_fifo|mem_used[1]                                                                                                                    ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~109 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~110 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~111 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~112 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~113 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~114 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~115 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~116 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~117 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~119 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~120 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~122 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~123 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~148 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~149 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~150 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~151 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~152 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~153 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~154 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~219 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~234 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~238 ;
; 3.527 ; 3.745        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~241 ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~217 ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~221 ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~222 ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~223 ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~226 ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~227 ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~228 ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~229 ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~37  ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~39  ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~50  ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~55  ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~61  ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                           ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                  ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~101 ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~102 ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~103 ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~104 ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~105 ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~106 ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~107 ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~108 ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~31  ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~36  ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~40  ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~41  ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~42  ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~45  ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~49  ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~53  ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|Architectire_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                    ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|Architectire_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                    ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~18  ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~218 ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~220 ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~237 ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~239 ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~240 ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~244 ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[0]               ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[2]               ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[17]                      ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~132 ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~133 ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~134 ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~135 ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~136 ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~137 ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~138 ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~139 ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~35  ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~44  ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo|mem~46  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                         ; Clock Edge ; Target                                                                                                             ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 3.971 ; 3.971        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                   ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.023 ; 4.023        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PCIE_REFCLK_P'                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+---------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 4.975 ; 4.975        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                    ;
; 4.979 ; 4.979        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                    ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                    ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.019 ; 5.019        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.023 ; 5.023        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                    ;
; 7.519 ; 10.000       ; 2.481          ; Port Rate        ; PCIE_REFCLK_P ; Rise       ; PCIE_REFCLK_P                                                                                                                            ;
+-------+--------------+----------------+------------------+---------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 9.911  ; 9.911        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|inclk[0]         ;
; 9.915  ; 9.915        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                   ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                   ;
; 10.052 ; 10.052       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|clk[0]           ;
; 10.052 ; 10.052       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|clk[1]           ;
; 10.052 ; 10.052       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|observablevcoout ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                   ;
; 10.089 ; 10.089       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|inclk[0]         ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                               ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; PCIE_REFCLK_P ; 5.131 ; 5.118 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; PCIE_REFCLK_P ; 4.924 ; 4.936 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; PCIE_REFCLK_P ; 4.926 ; 4.938 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; PCIE_REFCLK_P ; 4.924 ; 4.936 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; PCIE_REFCLK_P ; 4.926 ; 4.938 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; GPIO[*]                                                                                                                                                                                                                                                                 ; CLOCK_50      ; 9.001 ; 8.731 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[0]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 7.577 ; 7.484 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[1]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 7.111 ; 6.963 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[2]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 7.085 ; 6.928 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[3]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 7.336 ; 7.158 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[4]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 6.220 ; 6.103 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[5]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 8.152 ; 7.844 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[6]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 6.973 ; 6.884 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[7]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 6.601 ; 6.492 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[8]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 5.815 ; 5.775 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[9]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 7.825 ; 7.802 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[10]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.739 ; 7.459 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[11]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 6.984 ; 6.840 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[12]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.423 ; 7.299 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[13]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.363 ; 8.111 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[14]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.492 ; 7.294 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[15]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.432 ; 8.177 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[16]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.345 ; 7.256 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[17]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.814 ; 7.505 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[18]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.289 ; 7.172 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[19]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.035 ; 6.990 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[20]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.388 ; 8.043 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[21]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.732 ; 7.616 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[22]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.260 ; 8.040 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[23]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.396 ; 7.166 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[24]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.810 ; 7.581 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[25]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 6.871 ; 6.872 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[26]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 9.001 ; 8.731 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[27]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.309 ; 7.123 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[28]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.380 ; 7.208 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[29]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 6.906 ; 6.740 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[30]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.531 ; 8.253 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[31]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.664 ; 7.401 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                               ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; PCIE_REFCLK_P ; 4.903 ; 4.891 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; PCIE_REFCLK_P ; 4.704 ; 4.716 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; PCIE_REFCLK_P ; 4.706 ; 4.718 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; PCIE_REFCLK_P ; 4.704 ; 4.716 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; PCIE_REFCLK_P ; 4.706 ; 4.718 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; GPIO[*]                                                                                                                                                                                                                                                                 ; CLOCK_50      ; 5.179 ; 5.140 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[0]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 6.916 ; 6.828 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[1]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 6.422 ; 6.279 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[2]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 6.398 ; 6.246 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[3]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 6.637 ; 6.466 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[4]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 5.568 ; 5.455 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[5]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 7.423 ; 7.127 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[6]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 6.291 ; 6.204 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[7]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 5.932 ; 5.827 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[8]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 5.179 ; 5.140 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[9]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 7.156 ; 7.136 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[10]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.026 ; 6.756 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[11]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 6.300 ; 6.161 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[12]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 6.723 ; 6.603 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[13]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.625 ; 7.382 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[14]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 6.791 ; 6.600 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[15]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.691 ; 7.446 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[16]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 6.648 ; 6.562 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[17]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.098 ; 6.800 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[18]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 6.595 ; 6.482 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[19]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 6.349 ; 6.305 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[20]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.648 ; 7.316 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[21]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.019 ; 6.907 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[22]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.526 ; 7.314 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[23]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 6.696 ; 6.475 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[24]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.093 ; 6.873 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[25]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 6.192 ; 6.192 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[26]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.238 ; 7.978 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[27]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 6.614 ; 6.434 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[28]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 6.682 ; 6.515 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[29]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 6.227 ; 6.066 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[30]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.787 ; 7.520 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[31]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 6.955 ; 6.701 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                        ;
+----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                            ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------+--------+---------------+
; Unit|pll|sd1|pll7|clk[1]                                                         ; -2.520 ; -75.562       ;
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; -0.377 ; -0.377        ;
; n/a                                                                              ; 17.128 ; 0.000         ;
+----------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                        ;
+----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                            ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------+-------+---------------+
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.073 ; 0.000         ;
; Unit|pll|sd1|pll7|clk[1]                                                         ; 0.174 ; 0.000         ;
; n/a                                                                              ; 2.603 ; 0.000         ;
+----------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                    ;
+----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                            ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------+-------+---------------+
; Unit|pll|sd1|pll7|clk[1]                                                         ; 2.965 ; 0.000         ;
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 5.623 ; 0.000         ;
+----------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                     ;
+----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                            ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------+-------+---------------+
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.557 ; 0.000         ;
; Unit|pll|sd1|pll7|clk[1]                                                         ; 1.487 ; 0.000         ;
+----------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout ; 2.000 ; 0.000         ;
; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout    ; 2.000 ; 0.000         ;
; Unit|pll|sd1|pll7|clk[1]                                                                                                 ; 2.229 ; 0.000         ;
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                         ; 3.682 ; 0.000         ;
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                            ; 3.994 ; 0.000         ;
; PCIE_REFCLK_P                                                                                                            ; 4.989 ; 0.000         ;
; CLOCK_50                                                                                                                 ; 9.621 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Unit|pll|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                                                                              ; Launch Clock                                                                     ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; -2.520 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[4]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.333     ; 1.044      ;
; -2.520 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[29]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.333     ; 1.044      ;
; -2.510 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; FIFO_out_ready                                                                                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.532     ; 0.835      ;
; -2.466 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[5]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.330     ; 0.993      ;
; -2.466 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[6]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.330     ; 0.993      ;
; -2.466 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[9]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.330     ; 0.993      ;
; -2.466 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[12]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.330     ; 0.993      ;
; -2.466 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[14]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.330     ; 0.993      ;
; -2.466 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[18]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.330     ; 0.993      ;
; -2.466 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[19]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.330     ; 0.993      ;
; -2.466 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[22]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.330     ; 0.993      ;
; -2.466 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[26]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.330     ; 0.993      ;
; -2.349 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[1]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.327     ; 0.879      ;
; -2.349 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[13]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.327     ; 0.879      ;
; -2.349 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[16]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.327     ; 0.879      ;
; -2.349 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[28]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.327     ; 0.879      ;
; -2.349 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[30]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.327     ; 0.879      ;
; -2.349 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[31]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.327     ; 0.879      ;
; -2.266 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[2]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.326     ; 0.797      ;
; -2.266 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[3]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.326     ; 0.797      ;
; -2.266 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[7]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.326     ; 0.797      ;
; -2.266 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[8]~reg0                                                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.326     ; 0.797      ;
; -2.266 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[10]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.326     ; 0.797      ;
; -2.266 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[11]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.326     ; 0.797      ;
; -2.266 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[15]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.326     ; 0.797      ;
; -2.266 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[17]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.326     ; 0.797      ;
; -2.266 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[20]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.326     ; 0.797      ;
; -2.266 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[21]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.326     ; 0.797      ;
; -2.266 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[23]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.326     ; 0.797      ;
; -2.266 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[24]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.326     ; 0.797      ;
; -2.266 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[25]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.326     ; 0.797      ;
; -2.266 ; Architectire:Unit|Architectire_ControlSignal:controlsignal|data_out ; GPIO[27]~reg0                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1] ; 1.000        ; -2.326     ; 0.797      ;
; 1.071  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a126~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.027     ; 3.911      ;
; 1.124  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a236~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.076      ; 3.961      ;
; 1.138  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a151~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.066      ; 3.937      ;
; 1.142  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a238~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.082      ; 3.949      ;
; 1.156  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a221~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.077      ; 3.930      ;
; 1.165  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a207~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.034      ; 3.878      ;
; 1.166  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a233~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.056      ; 3.899      ;
; 1.167  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a17~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.028      ; 3.870      ;
; 1.170  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a156~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.048      ; 3.887      ;
; 1.172  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a219~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.054      ; 3.891      ;
; 1.172  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a237~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.024      ; 3.861      ;
; 1.178  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a33~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.002     ; 3.829      ;
; 1.182  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a168~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.027      ; 3.854      ;
; 1.193  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a222~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.047      ; 3.863      ;
; 1.193  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a231~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.029      ; 3.845      ;
; 1.196  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a227~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.060      ; 3.873      ;
; 1.197  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a6~portb_address_reg0   ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.005      ; 3.817      ;
; 1.202  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a242~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.026      ; 3.833      ;
; 1.208  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a95~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.019      ; 3.820      ;
; 1.208  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a105~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.030      ; 3.831      ;
; 1.209  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a217~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.039      ; 3.839      ;
; 1.209  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a224~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.048      ; 3.848      ;
; 1.212  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a203~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.018      ; 3.815      ;
; 1.220  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a165~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.042      ; 3.831      ;
; 1.224  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a11~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.056      ; 3.841      ;
; 1.225  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|empty                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a126~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.027     ; 3.757      ;
; 1.226  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a129~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.036      ; 3.819      ;
; 1.227  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a14~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.053      ; 3.835      ;
; 1.228  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a38~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.030      ; 3.811      ;
; 1.228  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a134~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.063      ; 3.844      ;
; 1.233  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a13~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.049      ; 3.825      ;
; 1.233  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a22~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.046      ; 3.822      ;
; 1.234  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a186~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.047      ; 3.822      ;
; 1.238  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a94~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.025      ; 3.796      ;
; 1.241  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a100~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.035      ; 3.803      ;
; 1.241  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a196~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.035      ; 3.803      ;
; 1.245  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a21~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.084      ; 3.848      ;
; 1.245  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a199~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.043      ; 3.807      ;
; 1.246  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a0~portb_address_reg0   ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.081      ; 3.844      ;
; 1.251  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a114~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.111      ; 3.869      ;
; 1.254  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a205~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.079      ; 3.834      ;
; 1.255  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a239~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.085      ; 3.839      ;
; 1.256  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a127~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.058      ; 3.811      ;
; 1.257  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a19~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.052      ; 3.804      ;
; 1.258  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a2~portb_address_reg0   ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.006      ; 3.757      ;
; 1.258  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a141~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.069      ; 3.820      ;
; 1.260  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a25~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.043      ; 3.792      ;
; 1.262  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a109~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.011      ; 3.758      ;
; 1.266  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a115~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.111      ; 3.854      ;
; 1.266  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a120~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.063      ; 3.806      ;
; 1.272  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a9~portb_address_reg0   ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.034      ; 3.771      ;
; 1.273  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a78~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.012      ; 3.748      ;
; 1.274  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a79~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.034      ; 3.769      ;
; 1.274  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a142~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.064      ; 3.799      ;
; 1.275  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a103~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.003      ; 3.737      ;
; 1.275  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a111~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.008      ; 3.742      ;
; 1.278  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a20~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.054      ; 3.785      ;
; 1.278  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|empty                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a236~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.076      ; 3.807      ;
; 1.279  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a61~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.059      ; 3.789      ;
; 1.279  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a7~portb_address_reg0   ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.004     ; 3.726      ;
; 1.280  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a140~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.051      ; 3.780      ;
; 1.284  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a1~portb_address_reg0   ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.012      ; 3.737      ;
; 1.286  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a192~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.069      ; 3.792      ;
; 1.286  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a201~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.061      ; 3.784      ;
; 1.287  ; FIFO_out_ready                                                      ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a126~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.027     ; 3.695      ;
; 1.290  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a57~portb_address_reg0  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.043      ; 3.762      ;
; 1.290  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a160~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.042      ; 3.761      ;
; 1.291  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_valid            ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a104~portb_address_reg0 ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; 0.074      ; 3.792      ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                       ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; -0.377 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[16]                                                                                                                                                     ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 2.203      ; 3.437      ;
; -0.236 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[4]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 2.206      ; 3.299      ;
; -0.229 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[5]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 2.206      ; 3.292      ;
; -0.227 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[13]                                                                                                                                                     ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 2.203      ; 3.287      ;
; -0.210 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[7]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 2.206      ; 3.273      ;
; -0.207 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[2]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 2.206      ; 3.270      ;
; -0.202 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[14]                                                                                                                                                     ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 2.203      ; 3.262      ;
; -0.201 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[12]                                                                                                                                                     ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 2.203      ; 3.261      ;
; -0.199 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[6]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 2.206      ; 3.262      ;
; -0.198 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[1]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 2.206      ; 3.261      ;
; -0.190 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[9]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 2.203      ; 3.250      ;
; -0.150 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[8]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 2.203      ; 3.210      ;
; -0.146 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[3]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 2.206      ; 3.209      ;
; -0.141 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[15]                                                                                                                                                     ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 2.203      ; 3.201      ;
; -0.134 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[0]                                                                                                                                                      ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 2.206      ; 3.197      ;
; -0.104 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[11]                                                                                                                                                     ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 2.203      ; 3.164      ;
; -0.074 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_csr_readdata[10]                                                                                                                                                     ; Architectire:Unit|Architectire_Response:response|readdata[0]                                                                                                                                                                                                                                                                  ; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.000        ; 2.203      ; 3.134      ;
; 3.429  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.618      ;
; 3.429  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.618      ;
; 3.429  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.618      ;
; 3.429  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.618      ;
; 3.429  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.618      ;
; 3.429  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.618      ;
; 3.429  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.618      ;
; 3.429  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.618      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[0]  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[2]  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[4]  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[16] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[17] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[18] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[19] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[20] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[21] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[22] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[23] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[24] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[25] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[26] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[27] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[28] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[29] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[30] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[32] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[34] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[36] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[64] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[65] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[66] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[67] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[68] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[69] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[70] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[71] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[73] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[74] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[75] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[76] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[77] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[78] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.430  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[79] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.617      ;
; 3.434  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.613      ;
; 3.434  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.613      ;
; 3.434  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.613      ;
; 3.434  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.613      ;
; 3.434  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.613      ;
; 3.434  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.613      ;
; 3.434  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.613      ;
; 3.434  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.613      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[0]  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[2]  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[4]  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[16] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[17] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[18] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[19] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[20] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[21] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[22] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[23] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[24] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[25] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[26] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[27] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[28] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[29] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[30] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[32] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[34] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[36] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[64] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[65] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[66] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[67] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[68] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[69] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[70] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[71] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[73] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
; 3.435  ; Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[74] ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.092      ; 4.612      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 17.128 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.435     ; 0.437      ;
; 17.237 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.435     ; 0.328      ;
; 17.237 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.435     ; 0.328      ;
; 17.239 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.435     ; 0.326      ;
; 17.239 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.435     ; 0.326      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 0.073 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[21]                                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a19~porta_datain_reg0                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.239      ; 0.416      ;
; 0.075 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[20]                                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a19~porta_datain_reg0                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.239      ; 0.418      ;
; 0.082 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[196]                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 0.420      ;
; 0.116 ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info|channel_q[6]                                                                                                                                                                       ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a8~porta_datain_reg0                                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.260      ; 0.480      ;
; 0.117 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[68]                                                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.250      ; 0.471      ;
; 0.122 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[1]                   ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a0~porta_address_reg0                   ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.261      ; 0.487      ;
; 0.122 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[49]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.468      ;
; 0.124 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[1]                                                                                                                                                                                                                  ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.461      ;
; 0.124 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[6]                                                                                                                                                                                                                  ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.464      ;
; 0.125 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[18]                                                                                                                                                                                                                 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.462      ;
; 0.126 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[2]                                                                                                               ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.466      ;
; 0.127 ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info|channel_q[0]                                                                                                                                                                       ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a2~porta_datain_reg0                                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.239      ; 0.470      ;
; 0.127 ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info|channel_q[3]                                                                                                                                                                       ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a5~porta_datain_reg0                                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.462      ;
; 0.127 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[19]                                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a19~porta_datain_reg0                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.463      ;
; 0.127 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[0]                                                                                                                                                                                                                  ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.467      ;
; 0.128 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[50]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.474      ;
; 0.128 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[56]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.462      ;
; 0.128 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[63]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.474      ;
; 0.128 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[33]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.475      ;
; 0.128 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[7]                                                                                                                                                                                                                  ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.465      ;
; 0.128 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[16]                                                                                                                                                                                                                 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.465      ;
; 0.131 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[48]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.477      ;
; 0.131 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[59]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.465      ;
; 0.131 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[60]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.465      ;
; 0.131 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[22]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.465      ;
; 0.132 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[37]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.479      ;
; 0.132 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a0~porta_address_reg0                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.479      ;
; 0.132 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[2]                                                                                                                                                                                                                  ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.469      ;
; 0.132 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[9]                                                                                                                                                                                                                  ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.472      ;
; 0.133 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[51]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.479      ;
; 0.133 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[45]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.467      ;
; 0.133 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[0]                                                                                                       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.480      ;
; 0.133 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[9]                                                                                                       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.468      ;
; 0.133 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[17]                                                                                                                                                                                                                 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.470      ;
; 0.134 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[1]                   ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|ram_block1a0~porta_address_reg0                   ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.478      ;
; 0.134 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[46]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.470      ;
; 0.134 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[47]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.468      ;
; 0.134 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[12]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.468      ;
; 0.134 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]                                                          ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_13e1:FIFOram|ram_block1a36~porta_address_reg0                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.479      ;
; 0.134 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                                                       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_address_reg0                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.478      ;
; 0.134 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[1]                                                       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_address_reg0                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.478      ;
; 0.134 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[5]                                                                                                               ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.467      ;
; 0.134 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[206]                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.465      ;
; 0.135 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[22]                                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a19~porta_datain_reg0                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.471      ;
; 0.136 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a18~porta_address_reg0                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.239      ; 0.479      ;
; 0.136 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[10]                                                                                                                                                                                                                 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.476      ;
; 0.137 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                   ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a0~porta_address_reg0                   ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.261      ; 0.502      ;
; 0.137 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]                                                          ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_13e1:FIFOram|ram_block1a36~porta_address_reg0                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.482      ;
; 0.137 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[66]                                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.477      ;
; 0.137 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]                                                                                          ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_address_reg0                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.474      ;
; 0.137 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[4]                                                                                                                                                                                                                  ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.477      ;
; 0.137 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[19]                                                                                                                                                                                                                 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.472      ;
; 0.138 ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info|channel_q[4]                                                                                                                                                                       ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a6~porta_datain_reg0                                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 0.476      ;
; 0.138 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[2]                   ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a0~porta_address_reg0                   ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.261      ; 0.503      ;
; 0.138 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[2]                   ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|ram_block1a0~porta_address_reg0                   ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.482      ;
; 0.138 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[52]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.472      ;
; 0.138 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[57]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.472      ;
; 0.138 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[58]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.472      ;
; 0.138 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[62]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.484      ;
; 0.139 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[24]                                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a19~porta_datain_reg0                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.479      ;
; 0.139 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[41]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.474      ;
; 0.139 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[7]                                                                                                       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.474      ;
; 0.139 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[39]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.487      ;
; 0.139 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[2]                                                       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_address_reg0                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.483      ;
; 0.139 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[249]                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.479      ;
; 0.139 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]                                                                                          ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a19~porta_address_reg0                                                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.470      ;
; 0.139 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[12]                                                                                                                                                                                                                 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.479      ;
; 0.139 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[13]                                                                                                                                                                                                                 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.479      ;
; 0.140 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                                                          ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_13e1:FIFOram|ram_block1a0~porta_address_reg0                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.488      ;
; 0.140 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[15]                                                                                                                                                                                                                 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.480      ;
; 0.141 ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|cntr_9tb:wr_ptr|counter_reg_bit[0]                                                                                             ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a6~porta_address_reg0                                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.473      ;
; 0.141 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[2]                                                          ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_address_reg0                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.245      ; 0.490      ;
; 0.141 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]                                                          ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_address_reg0                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.245      ; 0.490      ;
; 0.141 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[53]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.475      ;
; 0.141 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[20]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.475      ;
; 0.141 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[8]                                                                                                       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.476      ;
; 0.141 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]                                                          ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_13e1:FIFOram|ram_block1a0~porta_address_reg0                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.489      ;
; 0.141 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a0~porta_address_reg0                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.488      ;
; 0.141 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[5]                                                                                                                                                                                                                  ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.481      ;
; 0.142 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[54]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.476      ;
; 0.142 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[250]                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.482      ;
; 0.142 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo|scfifo_vi31:auto_generated|a_dpfifo_6p31:dpfifo|cntr_nrb:wr_ptr|counter_reg_bit[0]                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo|scfifo_vi31:auto_generated|a_dpfifo_6p31:dpfifo|altsyncram_bvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.476      ;
; 0.142 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo|scfifo_vi31:auto_generated|a_dpfifo_6p31:dpfifo|cntr_nrb:wr_ptr|counter_reg_bit[1]                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo|scfifo_vi31:auto_generated|a_dpfifo_6p31:dpfifo|altsyncram_bvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.476      ;
; 0.142 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[14]                                                                                                                                                                                                                 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.482      ;
; 0.143 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]                   ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a0~porta_address_reg0                   ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.261      ; 0.508      ;
; 0.143 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[21]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.477      ;
; 0.144 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]                                                          ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_13e1:FIFOram|ram_block1a36~porta_address_reg0                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.489      ;
; 0.144 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a0~porta_address_reg0                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.491      ;
; 0.145 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[9]                                                                                                               ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.478      ;
; 0.145 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[14]                                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.476      ;
; 0.145 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|m_readfifo_data[8]                                                                                                                                                                                                                  ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.485      ;
; 0.146 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[55]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.480      ;
; 0.147 ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|cntr_9tb:wr_ptr|counter_reg_bit[8]                                                                                             ; Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a6~porta_address_reg0                                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.479      ;
; 0.147 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                                                      ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a18~porta_address_reg0                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.239      ; 0.490      ;
; 0.147 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[201]                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.480      ;
; 0.148 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[38]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.495      ;
; 0.148 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|desc_reg[11]                                                                                                              ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.481      ;
; 0.149 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[61]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.483      ;
; 0.149 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3] ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_address_reg0 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.484      ;
; 0.151 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[40]                                                                                                        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.485      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Unit|pll|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.174 ; FIFO_out_ready                                                                                                                                   ; FIFO_out_ready                                                                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[29]                                                                                   ; GPIO[30]~reg0                                                                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.260      ; 0.519      ;
; 0.178 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[16]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[17]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 0.312      ;
; 0.179 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[28]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[29]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[21]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[22]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[19]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[20]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[17]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[18]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[11]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[12]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.312      ;
; 0.179 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[15]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[16]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.312      ;
; 0.179 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[24] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[25] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.312      ;
; 0.179 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[25] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[26] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.312      ;
; 0.179 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[18] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[19] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.312      ;
; 0.179 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[2]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[3]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[22] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[23] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[15] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[16] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[20] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[21] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.312      ;
; 0.179 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[7]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[8]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.312      ;
; 0.180 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]   ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[27]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[28]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[2]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[3]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[28]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[29]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[26]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[27]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[20]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[21]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[11]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[12]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[4]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[5]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[2]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[3]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1    ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[25]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[26]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[18]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[19]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[16]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[17]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1    ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[19]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[20]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[17]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[18]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[13]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[14]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[5]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[6]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[9]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[10]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[7]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[8]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[7]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[8]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[11]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[12]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[27]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[28]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[16]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[17]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[7]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[8]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[6]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[7]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[3]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[4]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[22]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[23]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[15]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[16]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[10]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[11]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[4]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[5]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[20] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[21] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[13] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[14] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[11] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[12] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[9]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[10] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[7]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[8]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[2]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[3]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[1]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[2]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[0]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[27] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[28] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[20] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[21] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[19] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[20] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[15] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[16] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[11] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[12] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[7]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[8]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[6]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[7]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[4]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[5]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[28] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[29] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[23] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[24] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[12] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[13] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[5]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[6]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[1]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[2]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|din_s1   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[0]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[21] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[22] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[13] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[14] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[3]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[4]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[1]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[2]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[23] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[24] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[6]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[7]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[4]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[5]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[1]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[2]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[23] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[24] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[17] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[18] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[10] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[11] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[5]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[6]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[15] ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[16] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[8]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[9]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[0]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[18]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[19]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[14]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[15]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[11]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[12]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[5]   ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[6]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1    ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[27]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[28]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[24]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[25]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[23]  ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[24]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 2.603 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.321     ; 0.282      ;
; 2.603 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.321     ; 0.282      ;
; 2.604 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.321     ; 0.283      ;
; 2.604 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.321     ; 0.283      ;
; 2.698 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.321     ; 0.377      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Unit|pll|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[4]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[5]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[6]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[7]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[8]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[9]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[10] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[11] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[12] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[13] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[14] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[15] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[16] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[17] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[18] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[19] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[20] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[21] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[22] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[23] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[24] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[25] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[26] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[27] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[28] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[29] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[24] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.077     ; 1.945      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[25] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.077     ; 1.945      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[26] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.077     ; 1.945      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[27] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.077     ; 1.945      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[28] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.077     ; 1.945      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[29] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.077     ; 1.945      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[30] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.077     ; 1.945      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|din_s1   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.068     ; 1.954      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[0]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.068     ; 1.954      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.068     ; 1.954      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[2]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.068     ; 1.954      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[3]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.068     ; 1.954      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[4]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.068     ; 1.954      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[5]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.068     ; 1.954      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[6]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.068     ; 1.954      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[7]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.068     ; 1.954      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[8]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.068     ; 1.954      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[9]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.068     ; 1.954      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[10] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.068     ; 1.954      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[11] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.068     ; 1.954      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[14] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.078     ; 1.944      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[15] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.078     ; 1.944      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[16] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.078     ; 1.944      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[17] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.078     ; 1.944      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[18] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.078     ; 1.944      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[19] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.078     ; 1.944      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[20] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.078     ; 1.944      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[21] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.078     ; 1.944      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[22] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.078     ; 1.944      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[23] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.078     ; 1.944      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[24] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.078     ; 1.944      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[25] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.078     ; 1.944      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[26] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.078     ; 1.944      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[27] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.078     ; 1.944      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[28] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.078     ; 1.944      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[13].u|dreg[29] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.078     ; 1.944      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[0]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.068     ; 1.954      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.068     ; 1.954      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[22] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.077     ; 1.945      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[23] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.077     ; 1.945      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[24] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.077     ; 1.945      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[25] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.077     ; 1.945      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[26] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.077     ; 1.945      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[27] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.077     ; 1.945      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[28] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.077     ; 1.945      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[29] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.077     ; 1.945      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[16].u|dreg[30] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.077     ; 1.945      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[16]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[17]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[18]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[19]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[20]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[21]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[22]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[23]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[24]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[25]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[26]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[27]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.070     ; 1.952      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[14]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.071     ; 1.951      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[15]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.071     ; 1.951      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[16]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.071     ; 1.951      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[17]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.071     ; 1.951      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[18]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.071     ; 1.951      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[19]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.071     ; 1.951      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[20]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.071     ; 1.951      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[21]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.071     ; 1.951      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[22]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.071     ; 1.951      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[23]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.071     ; 1.951      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[24]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.071     ; 1.951      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[25]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.071     ; 1.951      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[26]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.071     ; 1.951      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[27]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.071     ; 1.951      ;
; 2.965 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[28]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 5.000        ; -0.071     ; 1.951      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 5.623 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|m_write_writedata_reg[3]                                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.299      ;
; 5.623 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|m_write_writedata_reg[5]                                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.299      ;
; 5.623 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|m_write_writedata_reg[6]                                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.299      ;
; 5.623 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|m_write_writedata_reg[17]                                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.299      ;
; 5.623 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|m_write_writedata_reg[25]                                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.299      ;
; 5.623 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|m_write_writedata_reg[26]                                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.299      ;
; 5.623 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|m_write_writedata_reg[27]                                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.299      ;
; 5.637 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write|byteenable_gen_which_resides_within_Architectire_SGDMA:the_byteenable_gen_which_resides_within_Architectire_SGDMA|thirty_two_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA:the_thirty_two_bit_byteenable_FSM|state_bit ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.059     ; 2.291      ;
; 5.637 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_grabber:the_Architectire_SGDMA_command_grabber|command_valid                                                                                                                                                                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.059     ; 2.291      ;
; 5.644 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[3]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 2.249      ;
; 5.644 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[2]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 2.249      ;
; 5.644 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[17]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 2.249      ;
; 5.644 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[16]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 2.249      ;
; 5.644 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[11]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 2.249      ;
; 5.644 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[6]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 2.249      ;
; 5.644 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[5]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 2.249      ;
; 5.644 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[4]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 2.249      ;
; 5.646 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[23]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 2.235      ;
; 5.646 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[22]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 2.235      ;
; 5.646 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[21]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 2.235      ;
; 5.646 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[20]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 2.235      ;
; 5.646 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[19]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 2.235      ;
; 5.646 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[15]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.228      ;
; 5.646 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[14]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.228      ;
; 5.646 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[13]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 2.235      ;
; 5.646 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[12]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 2.235      ;
; 5.646 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[10]                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 2.235      ;
; 5.646 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[9]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 2.235      ;
; 5.646 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[8]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.228      ;
; 5.646 ; Architectire:Unit|Architectire_SGDMA:sgdma|reset_n                                                                                                                             ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA|descriptor_write_writedata[7]                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 2.235      ;
; 5.695 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[14]                                                                                                                                                                   ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 2.197      ;
; 5.695 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[8]                                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 2.197      ;
; 5.695 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_ena[0]                                                                                                                                                                     ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 2.197      ;
; 5.695 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[6]                                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 2.197      ;
; 5.713 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[5]                                                                                                                                                                 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.189      ;
; 5.719 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[16]                                                                                                                                                                   ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.108     ; 2.160      ;
; 5.719 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[17]                                                                                                                                                                   ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.108     ; 2.160      ;
; 5.735 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1                                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.172      ;
; 5.735 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.172      ;
; 5.735 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.172      ;
; 5.735 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[2]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.172      ;
; 5.735 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[3]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.172      ;
; 5.735 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[5]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.172      ;
; 5.735 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[6]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.172      ;
; 5.735 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[7]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.172      ;
; 5.735 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[8]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.172      ;
; 5.735 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[9]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.172      ;
; 5.735 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[10]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.172      ;
; 5.735 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[11]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.172      ;
; 5.735 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[12]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.172      ;
; 5.735 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[13]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.172      ;
; 5.735 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[14]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.172      ;
; 5.736 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[14]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.181      ;
; 5.736 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[15]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.181      ;
; 5.736 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[16]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.181      ;
; 5.736 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[17]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.181      ;
; 5.736 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[18]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.181      ;
; 5.736 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[19]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.181      ;
; 5.736 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[20]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.181      ;
; 5.736 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[21]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.181      ;
; 5.736 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[22]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.181      ;
; 5.736 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[23]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.181      ;
; 5.736 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[24]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.181      ;
; 5.737 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.163      ;
; 5.737 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.163      ;
; 5.737 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.163      ;
; 5.737 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[2]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.163      ;
; 5.737 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[3]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.163      ;
; 5.737 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[4]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.163      ;
; 5.737 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[5]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.163      ;
; 5.737 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[6]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.163      ;
; 5.737 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[7]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.163      ;
; 5.737 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[8]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.163      ;
; 5.737 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[9]                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.163      ;
; 5.737 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[10]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.163      ;
; 5.737 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[11]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.163      ;
; 5.737 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[13]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.163      ;
; 5.737 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[14]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.163      ;
; 5.748 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[11].u|din_s1                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.167      ;
; 5.748 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[0]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.167      ;
; 5.748 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[1]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.167      ;
; 5.748 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[2]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.167      ;
; 5.748 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[3]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.167      ;
; 5.748 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[4]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.167      ;
; 5.748 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[5]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.167      ;
; 5.748 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[6]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.167      ;
; 5.748 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[7]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.167      ;
; 5.748 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[8]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.167      ;
; 5.748 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[9]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.167      ;
; 5.748 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[10]                                                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.167      ;
; 5.748 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[11]                                                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.167      ;
; 5.748 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[12]                                                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.167      ;
; 5.748 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[14]                                                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.167      ;
; 5.749 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|din_s1                                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.162      ;
; 5.749 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[0]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.162      ;
; 5.749 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[1]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.162      ;
; 5.749 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[2]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.162      ;
; 5.749 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[3]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.162      ;
; 5.749 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[4]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.162      ;
; 5.749 ; Architectire:Unit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[12].u|dreg[5]                                                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.163      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 0.557 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.695      ;
; 0.557 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.695      ;
; 0.557 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.695      ;
; 0.557 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.695      ;
; 0.557 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.695      ;
; 0.567 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.697      ;
; 0.567 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.697      ;
; 0.567 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.697      ;
; 0.567 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.697      ;
; 0.567 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.697      ;
; 0.567 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.697      ;
; 0.567 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.697      ;
; 0.567 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.697      ;
; 0.567 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                                                                                                                  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.697      ;
; 0.567 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.697      ;
; 0.567 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.697      ;
; 0.583 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.713      ;
; 0.583 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.713      ;
; 0.583 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.713      ;
; 0.583 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.713      ;
; 0.583 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.713      ;
; 0.583 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.713      ;
; 0.583 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                                                                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.713      ;
; 0.583 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.713      ;
; 0.583 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.713      ;
; 0.583 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.713      ;
; 0.583 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.713      ;
; 0.583 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                                                                                                                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.713      ;
; 0.583 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                                                                                                                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.713      ;
; 0.583 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.713      ;
; 0.583 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                                                                                                                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.713      ;
; 0.646 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.784      ;
; 0.646 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.784      ;
; 0.646 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.784      ;
; 0.646 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.784      ;
; 0.646 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                           ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.784      ;
; 0.646 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.784      ;
; 0.646 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.784      ;
; 0.757 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a0 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.218      ; 1.065      ;
; 0.757 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a1 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.218      ; 1.065      ;
; 0.757 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a2 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.218      ; 1.065      ;
; 0.757 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a3 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.218      ; 1.065      ;
; 0.757 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a4 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.218      ; 1.065      ;
; 0.757 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a5 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.218      ; 1.065      ;
; 0.757 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a6 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.218      ; 1.065      ;
; 0.757 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a7 ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.218      ; 1.065      ;
; 0.774 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.917      ;
; 0.774 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.917      ;
; 0.774 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.917      ;
; 0.774 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.917      ;
; 0.774 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.917      ;
; 0.774 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.917      ;
; 0.832 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.975      ;
; 0.832 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.975      ;
; 0.832 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.975      ;
; 1.083 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[10]                                                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.254      ;
; 1.083 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[9]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.254      ;
; 1.083 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[8]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.254      ;
; 1.083 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[7]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.254      ;
; 1.083 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[6]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.254      ;
; 1.083 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[5]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.254      ;
; 1.083 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.254      ;
; 1.083 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[3]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.254      ;
; 1.083 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[2]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.254      ;
; 1.083 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[1]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.254      ;
; 1.083 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[0]                                                                                                                                                                                               ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.254      ;
; 1.110 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.265      ;
; 1.110 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.265      ;
; 1.110 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[0]                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.265      ;
; 1.110 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[7]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.265      ;
; 1.110 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[6]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.265      ;
; 1.110 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[5]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.265      ;
; 1.110 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[4]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.265      ;
; 1.110 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[3]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.265      ;
; 1.110 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[2]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.265      ;
; 1.110 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[1]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.265      ;
; 1.110 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[0]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.265      ;
; 1.110 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_sent_pipe[0]                                                                                                                                                                            ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.265      ;
; 1.110 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|non_posted_hold                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.265      ;
; 1.181 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[2]                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.336      ;
; 1.181 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[1]                                                                                                                                                                             ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.336      ;
; 1.181 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                                                                                                                                                       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.336      ;
; 1.205 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst0                                                                                                                                                                                                      ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.376      ;
; 1.205 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn                                                                                                                                                                                                   ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.376      ;
; 1.205 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn0                                                                                                                                                                                                  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.376      ;
; 1.205 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|exits_r                                                                                                                                                                                                    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.376      ;
; 1.205 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[4]                                                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.376      ;
; 1.205 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[1]                                                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.376      ;
; 1.205 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[3]                                                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.376      ;
; 1.205 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[2]                                                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.376      ;
; 1.205 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dlup_exit_r                                                                                                                                                                                                ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.376      ;
; 1.205 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|l2_exit_r                                                                                                                                                                                                  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.376      ;
; 1.205 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|hotrst_exit_r                                                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.376      ;
; 1.205 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[0]                                                                                                                                                                                              ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.376      ;
; 1.259 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_prmcsr[2]                                                                                                                                                        ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.219      ; 1.562      ;
; 1.322 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[4]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.021      ; 1.427      ;
; 1.322 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[5]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.021      ; 1.427      ;
; 1.322 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[2]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.021      ; 1.427      ;
; 1.322 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[3]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.021      ; 1.427      ;
; 1.344 ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                              ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[6]                                                                                                                                                          ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.016      ; 1.444      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Unit|pll|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 1.487 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[20]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.235      ; 1.806      ;
; 1.487 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[21]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.235      ; 1.806      ;
; 1.488 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[1]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.769      ;
; 1.488 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[2]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.769      ;
; 1.489 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_rd_ptr[9]                                                                                     ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.246      ; 1.819      ;
; 1.489 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_rd_ptr[8]                                                                                     ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.246      ; 1.819      ;
; 1.489 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_rd_ptr[11]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.246      ; 1.819      ;
; 1.489 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[0]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 1.801      ;
; 1.489 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[8]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 1.801      ;
; 1.489 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[17]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.162      ; 1.735      ;
; 1.489 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[18]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.162      ; 1.735      ;
; 1.489 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[25]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 1.801      ;
; 1.490 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[27]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.260      ; 1.834      ;
; 1.490 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[26]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.251      ; 1.825      ;
; 1.490 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[23]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.251      ; 1.825      ;
; 1.490 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[24]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.251      ; 1.825      ;
; 1.490 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[28]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.260      ; 1.834      ;
; 1.493 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[11]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.185      ; 1.762      ;
; 1.493 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[13]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.185      ; 1.762      ;
; 1.496 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[14]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.264      ; 1.844      ;
; 1.496 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[15]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.264      ; 1.844      ;
; 1.497 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[7]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.249      ; 1.830      ;
; 1.497 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[3]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.248      ; 1.829      ;
; 1.497 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[6]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.248      ; 1.829      ;
; 1.497 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[9]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.249      ; 1.830      ;
; 1.497 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[30]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.248      ; 1.829      ;
; 1.498 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[4]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.208      ; 1.790      ;
; 1.498 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[5]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.208      ; 1.790      ;
; 1.498 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[19]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.216      ; 1.798      ;
; 1.498 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[22]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.223      ; 1.805      ;
; 1.500 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[10]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.146      ; 1.730      ;
; 1.500 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_payload[16]                                                                                   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.146      ; 1.730      ;
; 1.503 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_rd_ptr_gray[9]                                                                                ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.238      ; 1.825      ;
; 1.505 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[15].u|dreg[30] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.230      ; 1.819      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[2]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[3]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[9]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 1.825      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[10] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 1.825      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[11] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 1.825      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[12] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 1.825      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[13] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 1.825      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[14] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 1.825      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[15] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 1.825      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[16] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 1.825      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[17] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 1.825      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[18] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 1.825      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[19] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 1.825      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[20] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 1.825      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[21] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 1.825      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[22] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 1.825      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[23] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 1.825      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[11].u|dreg[24] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 1.825      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[12] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 1.831      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[13] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.830      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[14] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.830      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[15] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.830      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[16] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.830      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[17] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.830      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[18] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.830      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[19] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.830      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[20] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.830      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[21] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.830      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[22] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.830      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[14].u|dreg[23] ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.830      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_rd_ptr[10]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 1.819      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_rd_ptr[14]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 1.819      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_rd_ptr[15]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 1.819      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[2]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[3]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[4]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[5]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[6]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[7]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[8]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[9]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[10]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[11]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[12]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[13]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[14]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[15]  ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 1.828      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_rd_ptr[12]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 1.819      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|out_rd_ptr[13]                                                                                    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 1.819      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1    ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.057      ; 1.832      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.057      ; 1.832      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.057      ; 1.832      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[2]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.057      ; 1.832      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[3]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.057      ; 1.832      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[4]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.057      ; 1.832      ;
; 1.691 ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[5]   ; Unit|pll|sd1|pll7|clk[1] ; Unit|pll|sd1|pll7|clk[1] ; 0.000        ; 0.057      ; 1.832      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout'                                                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                    ; Clock Edge ; Target                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout'                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                 ; Clock Edge ; Target                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Unit|pll|sd1|pll7|clk[1]'                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+--------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.229 ; 2.459        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a14~portb_address_reg0             ;
; 2.229 ; 2.459        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a224~portb_address_reg0            ;
; 2.230 ; 2.460        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a243~portb_address_reg0            ;
; 2.230 ; 2.460        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a27~portb_address_reg0             ;
; 2.230 ; 2.460        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a69~portb_address_reg0             ;
; 2.230 ; 2.446        ; 0.216          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;
; 2.230 ; 2.446        ; 0.216          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;
; 2.230 ; 2.446        ; 0.216          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; 2.231 ; 2.461        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a190~portb_address_reg0            ;
; 2.231 ; 2.461        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a236~portb_address_reg0            ;
; 2.231 ; 2.461        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a240~portb_address_reg0            ;
; 2.231 ; 2.461        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a2~portb_address_reg0              ;
; 2.231 ; 2.461        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a58~portb_address_reg0             ;
; 2.231 ; 2.461        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a64~portb_address_reg0             ;
; 2.231 ; 2.461        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a6~portb_address_reg0              ;
; 2.231 ; 2.461        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a71~portb_address_reg0             ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a100~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a102~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a116~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a120~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a127~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a146~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a152~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a161~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a162~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a169~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a170~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a176~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a186~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a191~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a19~portb_address_reg0             ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a1~portb_address_reg0              ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a201~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a206~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a207~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a208~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a210~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a211~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a214~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a216~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a217~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a219~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a21~portb_address_reg0             ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a226~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a22~portb_address_reg0             ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a231~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a237~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a239~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a242~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a247~portb_address_reg0            ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a25~portb_address_reg0             ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a28~portb_address_reg0             ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a32~portb_address_reg0             ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a38~portb_address_reg0             ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a40~portb_address_reg0             ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a51~portb_address_reg0             ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a52~portb_address_reg0             ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a59~portb_address_reg0             ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a76~portb_address_reg0             ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a7~portb_address_reg0              ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a82~portb_address_reg0             ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a83~portb_address_reg0             ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a84~portb_address_reg0             ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a90~portb_address_reg0             ;
; 2.232 ; 2.462        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a99~portb_address_reg0             ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a0~portb_address_reg0              ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a103~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a107~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a109~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a10~portb_address_reg0             ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a110~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a111~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a119~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a123~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a126~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a130~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a131~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a133~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a138~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a139~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a144~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a145~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a149~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a150~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a151~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a156~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a157~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a15~portb_address_reg0             ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a164~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a168~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a17~portb_address_reg0             ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a180~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a181~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a185~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a192~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a200~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a205~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a20~portb_address_reg0             ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a218~portb_address_reg0            ;
; 2.233 ; 2.463        ; 0.230          ; High Pulse Width ; Unit|pll|sd1|pll7|clk[1] ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a225~portb_address_reg0            ;
+-------+--------------+----------------+------------------+--------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                            ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[10]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[11]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[12]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[13]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[14]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[15]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[1]                          ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[31]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[33]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[35]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[37]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[38]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[39]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[3]                          ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[40]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[41]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[42]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[43]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[44]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[45]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[46]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[47]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[48]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[49]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[50]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[51]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[52]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[53]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[54]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[55]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[5]                          ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[6]                          ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[7]                          ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[80]                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[8]                          ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[9]                          ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a1~portb_address_reg0 ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a107~porta_address_reg0                                                                                                                                                                                                                  ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a107~porta_we_reg                                                                                                                                                                                                                        ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a114~porta_address_reg0                                                                                                                                                                                                                  ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a114~porta_datain_reg0                                                                                                                                                                                                                   ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a114~porta_we_reg                                                                                                                                                                                                                        ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a163~porta_address_reg0                                                                                                                                                                                                                  ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a163~porta_datain_reg0                                                                                                                                                                                                                   ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a163~porta_we_reg                                                                                                                                                                                                                        ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a194~porta_address_reg0                                                                                                                                                                                                                  ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a194~porta_datain_reg0                                                                                                                                                                                                                   ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a194~porta_we_reg                                                                                                                                                                                                                        ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a212~porta_address_reg0                                                                                                                                                                                                                  ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a212~porta_we_reg                                                                                                                                                                                                                        ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a228~porta_address_reg0                                                                                                                                                                                                                  ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a228~porta_we_reg                                                                                                                                                                                                                        ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a65~porta_address_reg0                                                                                                                                                                                                                   ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a65~porta_datain_reg0                                                                                                                                                                                                                    ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a65~porta_we_reg                                                                                                                                                                                                                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a66~porta_address_reg0                                                                                                                                                                                                                   ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a66~porta_datain_reg0                                                                                                                                                                                                                    ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a66~porta_we_reg                                                                                                                                                                                                                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a74~porta_address_reg0                                                                                                                                                                                                                   ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a74~porta_datain_reg0                                                                                                                                                                                                                    ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a74~porta_we_reg                                                                                                                                                                                                                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a92~porta_address_reg0                                                                                                                                                                                                                   ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a92~porta_datain_reg0                                                                                                                                                                                                                    ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a92~porta_we_reg                                                                                                                                                                                                                         ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a1~porta_address_reg0 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a1~porta_datain_reg0  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a1~porta_we_reg       ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a101~porta_address_reg0                                                                                                                                                                                                                  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a101~porta_datain_reg0                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a101~porta_we_reg                                                                                                                                                                                                                        ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a107~porta_datain_reg0                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a113~porta_address_reg0                                                                                                                                                                                                                  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a113~porta_we_reg                                                                                                                                                                                                                        ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a121~porta_address_reg0                                                                                                                                                                                                                  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a121~porta_datain_reg0                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a121~porta_we_reg                                                                                                                                                                                                                        ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a125~porta_address_reg0                                                                                                                                                                                                                  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a125~porta_datain_reg0                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a125~porta_we_reg                                                                                                                                                                                                                        ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a132~porta_address_reg0                                                                                                                                                                                                                  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a132~porta_datain_reg0                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a132~porta_we_reg                                                                                                                                                                                                                        ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a138~porta_address_reg0                                                                                                                                                                                                                  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a138~porta_datain_reg0                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a138~porta_we_reg                                                                                                                                                                                                                        ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a141~porta_address_reg0                                                                                                                                                                                                                  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a141~porta_we_reg                                                                                                                                                                                                                        ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a148~porta_address_reg0                                                                                                                                                                                                                  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a148~porta_datain_reg0                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a148~porta_we_reg                                                                                                                                                                                                                        ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a165~porta_address_reg0                                                                                                                                                                                                                  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a165~porta_we_reg                                                                                                                                                                                                                        ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                    ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                                         ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a175~porta_address_reg0                                                                                                                                                                                                                  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a175~porta_we_reg                                                                                                                                                                                                                        ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a177~porta_address_reg0                                                                                                                                                                                                                  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a177~porta_we_reg                                                                                                                                                                                                                        ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; Architectire:Unit|altera_avalon_dc_fifo:dcfifo|altsyncram:mem_rtl_0|altsyncram_ogd1:auto_generated|ram_block1a182~porta_address_reg0                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                         ; Clock Edge ; Target                                                                                                             ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                   ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.006 ; 4.006        ; 0.000          ; Low Pulse Width  ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PCIE_REFCLK_P'                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+---------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|observablevcoout ;
; 4.990 ; 4.990        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                    ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PCIE_REFCLK_P ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                    ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                    ;
; 5.007 ; 5.007        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                    ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; PCIE_REFCLK_P ; Rise       ; Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|observablevcoout ;
; 7.717 ; 10.000       ; 2.283          ; Port Rate        ; PCIE_REFCLK_P ; Rise       ; PCIE_REFCLK_P                                                                                                                            ;
+-------+--------------+----------------+------------------+---------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                   ;
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|inclk[0]         ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|clk[0]           ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|clk[1]           ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                   ;
; 10.360 ; 10.360       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|clk[0]           ;
; 10.360 ; 10.360       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|clk[1]           ;
; 10.360 ; 10.360       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|observablevcoout ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Unit|pll|sd1|pll7|inclk[0]         ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                               ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; PCIE_REFCLK_P ; 2.824 ; 2.872 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; PCIE_REFCLK_P ; 2.724 ; 2.761 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; PCIE_REFCLK_P ; 2.725 ; 2.763 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; PCIE_REFCLK_P ; 2.724 ; 2.761 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; PCIE_REFCLK_P ; 2.725 ; 2.763 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; GPIO[*]                                                                                                                                                                                                                                                                 ; CLOCK_50      ; 4.851 ; 5.219 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[0]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 4.386 ; 4.660 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[1]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 3.824 ; 4.072 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[2]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 3.856 ; 4.098 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[3]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 3.970 ; 4.230 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[4]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 3.357 ; 3.529 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[5]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 4.365 ; 4.641 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[6]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 3.766 ; 4.014 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[7]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 3.550 ; 3.762 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[8]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 3.148 ; 3.307 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[9]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 4.524 ; 4.804 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[10]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.152 ; 4.398 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[11]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.759 ; 3.980 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[12]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.016 ; 4.293 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[13]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.500 ; 4.807 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[14]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.050 ; 4.293 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[15]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.571 ; 4.896 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[16]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.005 ; 4.287 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[17]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.172 ; 4.400 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[18]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.974 ; 4.241 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[19]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.821 ; 4.091 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[20]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.477 ; 4.757 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[21]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.211 ; 4.501 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[22]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.476 ; 4.803 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[23]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.960 ; 4.191 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[24]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.182 ; 4.451 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[25]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.746 ; 4.014 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[26]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.851 ; 5.219 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[27]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.924 ; 4.167 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[28]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.982 ; 4.246 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[29]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.731 ; 3.959 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[30]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.591 ; 4.895 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[31]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.123 ; 4.359 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                               ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; PCIE_REFCLK_P ; 2.698 ; 2.744 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; PCIE_REFCLK_P ; 2.603 ; 2.638 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; PCIE_REFCLK_P ; 2.604 ; 2.640 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; PCIE_REFCLK_P ; 2.603 ; 2.638 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; PCIE_REFCLK_P ; 2.604 ; 2.640 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; GPIO[*]                                                                                                                                                                                                                                                                 ; CLOCK_50      ; 2.857 ; 3.010 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[0]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 4.080 ; 4.346 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[1]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 3.505 ; 3.743 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[2]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 3.536 ; 3.769 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[3]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 3.644 ; 3.894 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[4]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 3.057 ; 3.223 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[5]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 4.024 ; 4.290 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[6]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 3.449 ; 3.687 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[7]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 3.242 ; 3.446 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[8]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 2.857 ; 3.010 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[9]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 4.214 ; 4.485 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[10]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.820 ; 4.057 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[11]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.443 ; 3.655 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[12]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.689 ; 3.956 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[13]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.155 ; 4.450 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[14]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.723 ; 3.957 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[15]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.223 ; 4.535 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[16]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.680 ; 3.950 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[17]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.840 ; 4.059 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[18]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.650 ; 3.907 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[19]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.501 ; 3.760 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[20]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.132 ; 4.400 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[21]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.877 ; 4.155 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[22]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.130 ; 4.445 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[23]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.636 ; 3.858 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[24]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.849 ; 4.107 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[25]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.431 ; 3.687 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[26]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.491 ; 4.844 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[27]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.602 ; 3.835 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[28]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.658 ; 3.911 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[29]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.416 ; 3.635 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[30]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.243 ; 4.535 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[31]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.794 ; 4.021 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 34
Shortest Synchronizer Chain: 32 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 141.473 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                                                                     ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                                                          ; -5.525   ; 0.073 ; 1.150    ; 0.557   ; 1.307               ;
;  CLOCK_50                                                                                                                 ; N/A      ; N/A   ; N/A      ; N/A     ; 9.621               ;
;  PCIE_REFCLK_P                                                                                                            ; N/A      ; N/A   ; N/A      ; N/A     ; 4.975               ;
;  Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout ; N/A      ; N/A   ; N/A      ; N/A     ; 2.000               ;
;  Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout    ; N/A      ; N/A   ; N/A      ; N/A     ; 2.000               ;
;  Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                         ; -1.960   ; 0.073 ; 3.446    ; 0.557   ; 3.525               ;
;  Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                            ; N/A      ; N/A   ; N/A      ; N/A     ; 3.971               ;
;  Unit|pll|sd1|pll7|clk[1]                                                                                                 ; -5.525   ; 0.174 ; 1.150    ; 1.487   ; 1.307               ;
;  n/a                                                                                                                      ; 14.391   ; 2.603 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS                                                                                                           ; -805.74  ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                                                                                 ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PCIE_REFCLK_P                                                                                                            ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout    ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                         ; -94.896  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                            ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  Unit|pll|sd1|pll7|clk[1]                                                                                                 ; -710.844 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  n/a                                                                                                                      ; 0.000    ; 0.000 ; N/A      ; N/A     ; N/A                 ;
+---------------------------------------------------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                               ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; PCIE_REFCLK_P ; 5.588 ; 5.609 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; PCIE_REFCLK_P ; 5.372 ; 5.403 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; PCIE_REFCLK_P ; 5.374 ; 5.406 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; PCIE_REFCLK_P ; 5.372 ; 5.403 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; PCIE_REFCLK_P ; 5.374 ; 5.406 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; GPIO[*]                                                                                                                                                                                                                                                                 ; CLOCK_50      ; 9.717 ; 9.611 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[0]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 8.273 ; 8.301 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[1]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 7.677 ; 7.653 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[2]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 7.665 ; 7.591 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[3]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 7.933 ; 7.852 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[4]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 6.718 ; 6.686 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[5]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 8.801 ; 8.628 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[6]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 7.529 ; 7.571 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[7]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 7.125 ; 7.141 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[8]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 6.287 ; 6.336 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[9]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 8.536 ; 8.657 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[10]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.355 ; 8.199 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[11]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.549 ; 7.525 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[12]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.018 ; 8.025 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[13]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 9.028 ; 8.936 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[14]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.093 ; 8.021 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[15]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 9.104 ; 8.983 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[16]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.931 ; 7.972 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[17]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.428 ; 8.267 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[18]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.871 ; 7.868 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[19]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.612 ; 7.680 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[20]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 9.066 ; 8.854 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[21]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.348 ; 8.377 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[22]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.928 ; 8.833 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[23]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.983 ; 7.888 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[24]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.427 ; 8.355 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[25]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.428 ; 7.557 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[26]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 9.717 ; 9.611 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[27]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.891 ; 7.842 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[28]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.962 ; 7.922 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[29]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 7.466 ; 7.386 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[30]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 9.203 ; 9.094 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[31]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 8.283 ; 8.135 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                               ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; PCIE_REFCLK_P ; 2.698 ; 2.744 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; PCIE_REFCLK_P ; 2.603 ; 2.638 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; PCIE_REFCLK_P ; 2.604 ; 2.640 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; PCIE_REFCLK_P ; 2.603 ; 2.638 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; PCIE_REFCLK_P ; 2.604 ; 2.640 ; Rise       ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; GPIO[*]                                                                                                                                                                                                                                                                 ; CLOCK_50      ; 2.857 ; 3.010 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[0]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 4.080 ; 4.346 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[1]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 3.505 ; 3.743 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[2]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 3.536 ; 3.769 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[3]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 3.644 ; 3.894 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[4]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 3.057 ; 3.223 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[5]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 4.024 ; 4.290 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[6]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 3.449 ; 3.687 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[7]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 3.242 ; 3.446 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[8]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 2.857 ; 3.010 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[9]                                                                                                                                                                                                                                                                ; CLOCK_50      ; 4.214 ; 4.485 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[10]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.820 ; 4.057 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[11]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.443 ; 3.655 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[12]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.689 ; 3.956 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[13]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.155 ; 4.450 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[14]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.723 ; 3.957 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[15]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.223 ; 4.535 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[16]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.680 ; 3.950 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[17]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.840 ; 4.059 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[18]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.650 ; 3.907 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[19]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.501 ; 3.760 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[20]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.132 ; 4.400 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[21]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.877 ; 4.155 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[22]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.130 ; 4.445 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[23]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.636 ; 3.858 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[24]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.849 ; 4.107 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[25]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.431 ; 3.687 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[26]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.491 ; 4.844 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[27]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.602 ; 3.835 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[28]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.658 ; 3.911 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[29]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.416 ; 3.635 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[30]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 4.243 ; 4.535 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
;  GPIO[31]                                                                                                                                                                                                                                                               ; CLOCK_50      ; 3.794 ; 4.021 ; Rise       ; Unit|pll|sd1|pll7|clk[1]                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+-------+------------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; GPIO[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PCIE_WAKE_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; PCIE_PERST_N        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCIE_REFCLK_P       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCIE_REFCLK_P(n)    ; LVDS         ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[32]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[33]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[34]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[35]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PCIE_WAKE_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-09 V                   ; 2.47 V              ; -0.0283 V           ; 0.229 V                              ; 0.031 V                              ; 1.27e-10 s                  ; 2.34e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-09 V                  ; 2.47 V             ; -0.0283 V          ; 0.229 V                             ; 0.031 V                             ; 1.27e-10 s                 ; 2.34e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[32]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[33]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[34]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[35]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PCIE_WAKE_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.56e-07 V                   ; 2.36 V              ; -0.0218 V           ; 0.05 V                               ; 0.038 V                              ; 2.27e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.56e-07 V                  ; 2.36 V             ; -0.0218 V          ; 0.05 V                              ; 0.038 V                             ; 2.27e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; GPIO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; GPIO[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[32]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[33]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[34]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[35]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PCIE_WAKE_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.65e-08 V                   ; 3.12 V              ; -0.147 V            ; 0.571 V                              ; 0.186 V                              ; 8.91e-11 s                  ; 1.76e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.65e-08 V                  ; 3.12 V             ; -0.147 V           ; 0.571 V                             ; 0.186 V                             ; 8.91e-11 s                 ; 1.76e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                       ; To Clock                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------+----------+----------+----------+
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 323657   ; 0        ; 0        ; 0        ;
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 33       ; 0        ; 0        ; 0        ;
; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 34       ; 0        ; 0        ; 0        ;
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1]                                                         ; 49       ; 0        ; 0        ; 0        ;
; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1]                                                         ; 51365    ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                       ; To Clock                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------+----------+----------+----------+
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 323657   ; 0        ; 0        ; 0        ;
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 33       ; 0        ; 0        ; 0        ;
; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 34       ; 0        ; 0        ; 0        ;
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1]                                                         ; 49       ; 0        ; 0        ; 0        ;
; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1]                                                         ; 51365    ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                       ; To Clock                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------+----------+----------+----------+
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4858     ; 0        ; 0        ; 0        ;
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1]                                                         ; 3        ; 0        ; 0        ; 0        ;
; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1]                                                         ; 645      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                       ; To Clock                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------+----------+----------+----------+
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4858     ; 0        ; 0        ; 0        ;
; Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Unit|pll|sd1|pll7|clk[1]                                                         ; 3        ; 0        ; 0        ; 0        ;
; Unit|pll|sd1|pll7|clk[1]                                                         ; Unit|pll|sd1|pll7|clk[1]                                                         ; 645      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Mon Apr 17 22:19:38 2017
Info: Command: quartus_sta DigitalTester -c DigitalTester
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Architectire/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Architectire/synthesis/submodules/altera_pci_express.sdc'
Warning (332174): Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node
Warning (332049): Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID
    Info (332050): create_clock -period "100 MHz" -name {refclk_pci_express} {*refclk_export}
Warning (332174): Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID
    Info (332050): set_false_path -to {*tx_digitalreset_reg0c[0]}
Warning (332174): Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID
    Info (332050): set_false_path -to {*rx_digitalreset_reg0c[0]}
Warning (332174): Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock
Warning (332174): Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock
Info (332104): Reading SDC File: 'Architectire/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'd:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'd:/digitaltester/hardware/db/ip/architectire/submodules/altera_pci_express.sdc'
Warning (332049): Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID
    Info (332050): create_clock -period "100 MHz" -name {refclk_pci_express} {*refclk_export}
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID
    Info (332050): set_false_path -to {*tx_digitalreset_reg0c[0]}
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID
    Info (332050): set_false_path -to {*rx_digitalreset_reg0c[0]}
Info (332104): Reading SDC File: 'd:/digitaltester/hardware/db/ip/architectire/submodules/altera_reset_controller.sdc'
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name PCIE_REFCLK_P PCIE_REFCLK_P
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout} {Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout}
    Info (332110): create_generated_clock -source {Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout} -divide_by 2 -duty_cycle 50.00 -name {Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} {Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0}
    Info (332110): create_generated_clock -source {Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} -duty_cycle 50.00 -name {Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout} {Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}
    Info (332110): create_generated_clock -source {Unit|pll|sd1|pll7|inclk[0]} -duty_cycle 50.00 -name {Unit|pll|sd1|pll7|clk[0]} {Unit|pll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {Unit|pll|sd1|pll7|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {Unit|pll|sd1|pll7|clk[1]} {Unit|pll|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[1]} -duty_cycle 50.00 -name {Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout} {Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout}
    Info (332110): create_generated_clock -source {Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|icdrclk} {Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|icdrclk}
    Info (332110): create_generated_clock -source {Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[0]} {Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[1]} {Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name {Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[2]} {Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1|icdrclk} -divide_by 5 -duty_cycle 50.00 -name {Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|receive_pma0|clockout} {Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|receive_pma0|clockout}
    Info (332110): set_max_delay -to [get_ports { Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.525
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.525            -710.844 Unit|pll|sd1|pll7|clk[1] 
    Info (332119):    -1.960             -94.896 Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    14.391               0.000 n/a 
Info (332146): Worst-case hold slack is 0.232
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.232               0.000 Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.392               0.000 Unit|pll|sd1|pll7|clk[1] 
    Info (332119):     5.133               0.000 n/a 
Info (332146): Worst-case recovery slack is 1.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.150               0.000 Unit|pll|sd1|pll7|clk[1] 
    Info (332119):     3.446               0.000 Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case removal slack is 1.193
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.193               0.000 Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     2.675               0.000 Unit|pll|sd1|pll7|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 1.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.307               0.000 Unit|pll|sd1|pll7|clk[1] 
    Info (332119):     2.000               0.000 Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout 
    Info (332119):     3.576               0.000 Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.977               0.000 Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.980               0.000 PCIE_REFCLK_P 
    Info (332119):     9.891               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 34 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.878
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.878            -505.481 Unit|pll|sd1|pll7|clk[1] 
    Info (332119):    -1.839             -26.001 Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    14.869               0.000 n/a 
Info (332146): Worst-case hold slack is 0.234
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.234               0.000 Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.343               0.000 Unit|pll|sd1|pll7|clk[1] 
    Info (332119):     4.704               0.000 n/a 
Info (332146): Worst-case recovery slack is 1.521
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.521               0.000 Unit|pll|sd1|pll7|clk[1] 
    Info (332119):     3.882               0.000 Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case removal slack is 1.099
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.099               0.000 Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     2.380               0.000 Unit|pll|sd1|pll7|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 1.351
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.351               0.000 Unit|pll|sd1|pll7|clk[1] 
    Info (332119):     2.000               0.000 Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout 
    Info (332119):     3.525               0.000 Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.971               0.000 Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.975               0.000 PCIE_REFCLK_P 
    Info (332119):     9.911               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 34 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.520
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.520             -75.562 Unit|pll|sd1|pll7|clk[1] 
    Info (332119):    -0.377              -0.377 Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    17.128               0.000 n/a 
Info (332146): Worst-case hold slack is 0.073
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.073               0.000 Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.174               0.000 Unit|pll|sd1|pll7|clk[1] 
    Info (332119):     2.603               0.000 n/a 
Info (332146): Worst-case recovery slack is 2.965
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.965               0.000 Unit|pll|sd1|pll7|clk[1] 
    Info (332119):     5.623               0.000 Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case removal slack is 0.557
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.557               0.000 Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     1.487               0.000 Unit|pll|sd1|pll7|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 2.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.000               0.000 Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 Unit|pciexpress|altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component|transmit_pma0|clockout 
    Info (332119):     2.229               0.000 Unit|pll|sd1|pll7|clk[1] 
    Info (332119):     3.682               0.000 Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.994               0.000 Unit|pciexpress|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.989               0.000 PCIE_REFCLK_P 
    Info (332119):     9.621               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 34 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 34
    Info (332114): Shortest Synchronizer Chain: 32 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 141.473 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 1001 megabytes
    Info: Processing ended: Mon Apr 17 22:19:52 2017
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:16


