Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec  8 18:37:29 2021
| Host         : DESKTOP-CSK43KJ running 64-bit major release  (build 9200)
| Command      : report_drc -file HDMI_bd_wrapper_drc_routed.rpt -pb HDMI_bd_wrapper_drc_routed.pb -rpx HDMI_bd_wrapper_drc_routed.rpx
| Design       : HDMI_bd_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_HDMI_bd_wrapper
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 63
+----------+----------+--------------------+------------+
| Rule     | Severity | Description        | Violations |
+----------+----------+--------------------+------------+
| PDRC-153 | Warning  | Gated clock check  | 62         |
| ZPS7-1   | Warning  | PS7 block required | 1          |
+----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[0]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[10]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[11]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[12]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[13]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[14]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[15]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[16]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[17]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[18]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[19]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[1]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[20]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[21]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[22]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[23]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[24]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[25]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[26]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[27]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[28]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[29]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[2]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[30]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[3]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[4]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[5]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[6]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[7]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[8]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[9]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[0]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[10]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[11]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[12]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[13]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[14]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[15]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[16]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[17]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[18]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[19]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[1]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[20]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[21]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[22]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[23]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[24]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[25]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[26]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[27]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[28]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[29]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[2]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[30]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[3]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[4]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[5]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[6]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[7]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[8]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[9]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


