// Seed: 3637254541
`define pp_4 0
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input logic id_3
);
  reg id_4, id_5, id_6, id_7;
  type_14(
      1, 1
  );
  reg id_8;
  logic id_9, id_10;
  assign id_6 = 1;
  logic id_11;
  initial id_6 <= id_8(1);
  assign id_5 = 1;
endmodule
