#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct 31 19:24:17 2023
# Process ID: 22296
# Current directory: C:/Users/R9000X/Desktop/jiekou_lab/lab4/RVfpga_Soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12740 C:\Users\R9000X\Desktop\jiekou_lab\lab4\RVfpga_Soc\RVfpga_Soc.xpr
# Log file: C:/Users/R9000X/Desktop/jiekou_lab/lab4/RVfpga_Soc/vivado.log
# Journal file: C:/Users/R9000X/Desktop/jiekou_lab/lab4/RVfpga_Soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/R9000X/Desktop/jiekou_lab/lab4/RVfpga_Soc/RVfpga_Soc.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
delete_bd_objs [get_bd_nets xlconcat_0_dout]
startgroup
make_bd_pins_external  [get_bd_pins swerv_wrapper_verilog_0/extintsrc_req]
endgroup
delete_bd_objs [get_bd_nets extintsrc_req_0_1]
delete_bd_objs [get_bd_ports extintsrc_req_0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins swerv_wrapper_verilog_0/extintsrc_req]
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
set_property location {2015 310} [get_bd_ports Digits_Bits_0]
set_property location {2004 291} [get_bd_ports Digits_Bits_0]
set_property location {2008 248} [get_bd_ports AN_0]
set_property location {2014 260} [get_bd_ports AN_0]
set_property location {2007 269} [get_bd_ports Digits_Bits_0]
