Analysis & Synthesis report for testCameraLink
Thu Apr 16 17:02:30 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2
 16. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated
 17. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p
 18. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p
 19. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|altsyncram_bq91:fifo_ram
 20. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_brp
 21. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_bwp
 22. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp
 23. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13
 24. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_oc8:ws_dgrp
 25. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_id9:dffpipe16
 26. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cntr_nsd:cntr_b
 27. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated
 28. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p
 29. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p
 30. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|altsyncram_bq91:fifo_ram
 31. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_brp
 32. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_bwp
 33. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp
 34. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13
 35. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_oc8:ws_dgrp
 36. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_id9:dffpipe16
 37. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cntr_nsd:cntr_b
 38. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated
 39. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p
 40. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p
 41. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram
 42. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_pc8:rs_dgwp
 43. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_pc8:rs_dgwp|dffpipe_jd9:dffpipe12
 44. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_brp
 45. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_bwp
 46. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp
 47. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15
 48. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cntr_nsd:cntr_b
 49. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated
 50. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p
 51. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p
 52. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram
 53. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_pc8:rs_dgwp
 54. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_pc8:rs_dgwp|dffpipe_jd9:dffpipe12
 55. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_brp
 56. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_bwp
 57. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp
 58. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15
 59. Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cntr_nsd:cntr_b
 60. Parameter Settings for User Entity Instance: DE2_115_CLR:cltest
 61. Parameter Settings for User Entity Instance: DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component
 62. Parameter Settings for User Entity Instance: DE2_115_CLR:cltest|Sdram_Control:u7
 63. Parameter Settings for User Entity Instance: DE2_115_CLR:cltest|Sdram_Control:u7|control_interface:u_control_interface
 64. Parameter Settings for User Entity Instance: DE2_115_CLR:cltest|Sdram_Control:u7|command:u_command
 65. Parameter Settings for User Entity Instance: DE2_115_CLR:cltest|Sdram_Control:u7|sdr_data_path:u_sdr_data_path
 66. Parameter Settings for User Entity Instance: DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 67. Parameter Settings for User Entity Instance: DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 68. Parameter Settings for User Entity Instance: DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 69. Parameter Settings for User Entity Instance: DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 70. Parameter Settings for User Entity Instance: DE2_115_CLR:cltest|VGA_Controller:u1
 71. Parameter Settings for User Entity Instance: DE2_115_CLR:cltest|sdram_pll:u6|altpll:altpll_component
 72. altshift_taps Parameter Settings by Entity Instance
 73. altpll Parameter Settings by Entity Instance
 74. Port Connectivity Checks: "DE2_115_CLR:cltest|sdram_pll:u6"
 75. Port Connectivity Checks: "DE2_115_CLR:cltest|VGA_Controller:u1"
 76. Port Connectivity Checks: "DE2_115_CLR:cltest|Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
 77. Port Connectivity Checks: "DE2_115_CLR:cltest|Sdram_Control:u7|control_interface:u_control_interface"
 78. Port Connectivity Checks: "DE2_115_CLR:cltest|Sdram_Control:u7"
 79. Port Connectivity Checks: "DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0"
 80. Port Connectivity Checks: "DE2_115_CLR:cltest|CCD_Capture:CCD_Capture_cmp"
 81. Port Connectivity Checks: "DE2_115_CLR:cltest|Reset_Delay:Reset_Delay_cmp"
 82. Port Connectivity Checks: "DE2_115_CLR:cltest"
 83. Post-Synthesis Netlist Statistics for Top Partition
 84. Elapsed Time Per Partition
 85. Analysis & Synthesis Messages
 86. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Apr 16 17:02:30 2015      ;
; Quartus II 64-Bit Version       ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                   ; testCameraLink                             ;
; Top-level Entity Name           ; testCameraLink                             ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 935                                        ;
; Total pins                      ; 208                                        ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 41,432                                     ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 1                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; testCameraLink     ; testCameraLink     ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+-----------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                          ; Library ;
+-----------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; DE2_115_CLR/VGA_Param.h                       ; yes             ; User Unspecified File        ; C:/Users/quentin/Quartus/testCameraLink/DE2_115_CLR/VGA_Param.h                       ;         ;
; DE2_115_CLR/VGA_Controller.v                  ; yes             ; User Verilog HDL File        ; C:/Users/quentin/Quartus/testCameraLink/DE2_115_CLR/VGA_Controller.v                  ;         ;
; DE2_115_CLR/sdram_pll.v                       ; yes             ; User Wizard-Generated File   ; C:/Users/quentin/Quartus/testCameraLink/DE2_115_CLR/sdram_pll.v                       ;         ;
; DE2_115_CLR/reset_delay.v                     ; yes             ; User Verilog HDL File        ; C:/Users/quentin/Quartus/testCameraLink/DE2_115_CLR/reset_delay.v                     ;         ;
; DE2_115_CLR/raw2rgb.v                         ; yes             ; User Verilog HDL File        ; C:/Users/quentin/Quartus/testCameraLink/DE2_115_CLR/raw2rgb.v                         ;         ;
; DE2_115_CLR/Line_Buffer.v                     ; yes             ; User Wizard-Generated File   ; C:/Users/quentin/Quartus/testCameraLink/DE2_115_CLR/Line_Buffer.v                     ;         ;
; DE2_115_CLR/DE2_115_CLR.v                     ; yes             ; User Verilog HDL File        ; C:/Users/quentin/Quartus/testCameraLink/DE2_115_CLR/DE2_115_CLR.v                     ;         ;
; DE2_115_CLR/CCD_Capture.vhd                   ; yes             ; User VHDL File               ; C:/Users/quentin/Quartus/testCameraLink/DE2_115_CLR/CCD_Capture.vhd                   ;         ;
; testCameraLink.v                              ; yes             ; User Verilog HDL File        ; C:/Users/quentin/Quartus/testCameraLink/testCameraLink.v                              ;         ;
; DE2_115_CLR/Sdram_Control/Sdram_WR_FIFO.v     ; yes             ; User Wizard-Generated File   ; C:/Users/quentin/Quartus/testCameraLink/DE2_115_CLR/Sdram_Control/Sdram_WR_FIFO.v     ;         ;
; DE2_115_CLR/Sdram_Control/Sdram_RD_FIFO.v     ; yes             ; User Wizard-Generated File   ; C:/Users/quentin/Quartus/testCameraLink/DE2_115_CLR/Sdram_Control/Sdram_RD_FIFO.v     ;         ;
; DE2_115_CLR/Sdram_Control/Sdram_Params.h      ; yes             ; User Unspecified File        ; C:/Users/quentin/Quartus/testCameraLink/DE2_115_CLR/Sdram_Control/Sdram_Params.h      ;         ;
; DE2_115_CLR/Sdram_Control/Sdram_Control.v     ; yes             ; User Verilog HDL File        ; C:/Users/quentin/Quartus/testCameraLink/DE2_115_CLR/Sdram_Control/Sdram_Control.v     ;         ;
; DE2_115_CLR/Sdram_Control/sdr_data_path.v     ; yes             ; User Verilog HDL File        ; C:/Users/quentin/Quartus/testCameraLink/DE2_115_CLR/Sdram_Control/sdr_data_path.v     ;         ;
; DE2_115_CLR/Sdram_Control/control_interface.v ; yes             ; User Verilog HDL File        ; C:/Users/quentin/Quartus/testCameraLink/DE2_115_CLR/Sdram_Control/control_interface.v ;         ;
; DE2_115_CLR/Sdram_Control/command.v           ; yes             ; User Verilog HDL File        ; C:/Users/quentin/Quartus/testCameraLink/DE2_115_CLR/Sdram_Control/command.v           ;         ;
; altshift_taps.tdf                             ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/altshift_taps.tdf                      ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; lpm_counter.inc                               ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_counter.inc                        ;         ;
; lpm_compare.inc                               ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_compare.inc                        ;         ;
; lpm_constant.inc                              ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_constant.inc                       ;         ;
; db/shift_taps_bt41.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/shift_taps_bt41.tdf                        ;         ;
; db/altsyncram_qpg1.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/altsyncram_qpg1.tdf                        ;         ;
; db/cntr_lmf.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/cntr_lmf.tdf                               ;         ;
; db/cmpr_pac.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/cmpr_pac.tdf                               ;         ;
; dcfifo_mixed_widths.tdf                       ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                ;         ;
; db/dcfifo_5on1.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/dcfifo_5on1.tdf                            ;         ;
; db/a_gray2bin_g9b.tdf                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/a_gray2bin_g9b.tdf                         ;         ;
; db/a_graycounter_fu6.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/a_graycounter_fu6.tdf                      ;         ;
; db/a_graycounter_acc.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/a_graycounter_acc.tdf                      ;         ;
; db/altsyncram_bq91.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/altsyncram_bq91.tdf                        ;         ;
; db/dffpipe_gd9.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/dffpipe_gd9.tdf                            ;         ;
; db/alt_synch_pipe_nc8.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/alt_synch_pipe_nc8.tdf                     ;         ;
; db/dffpipe_hd9.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/dffpipe_hd9.tdf                            ;         ;
; db/alt_synch_pipe_oc8.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/alt_synch_pipe_oc8.tdf                     ;         ;
; db/dffpipe_id9.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/dffpipe_id9.tdf                            ;         ;
; db/cmpr_1v5.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/cmpr_1v5.tdf                               ;         ;
; db/cntr_nsd.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/cntr_nsd.tdf                               ;         ;
; db/dcfifo_ton1.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/dcfifo_ton1.tdf                            ;         ;
; db/a_graycounter_eu6.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/a_graycounter_eu6.tdf                      ;         ;
; db/a_graycounter_bcc.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/a_graycounter_bcc.tdf                      ;         ;
; db/altsyncram_cq91.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/altsyncram_cq91.tdf                        ;         ;
; db/alt_synch_pipe_pc8.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/alt_synch_pipe_pc8.tdf                     ;         ;
; db/dffpipe_jd9.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/dffpipe_jd9.tdf                            ;         ;
; db/alt_synch_pipe_qc8.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/alt_synch_pipe_qc8.tdf                     ;         ;
; db/dffpipe_kd9.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/dffpipe_kd9.tdf                            ;         ;
; altpll.tdf                                    ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf                             ;         ;
; aglobal141.inc                                ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                         ;         ;
; stratix_pll.inc                               ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_pll.inc                        ;         ;
; stratixii_pll.inc                             ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/stratixii_pll.inc                      ;         ;
; cycloneii_pll.inc                             ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/cycloneii_pll.inc                      ;         ;
; db/altpll_1t13.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/quentin/Quartus/testCameraLink/db/altpll_1t13.tdf                            ;         ;
+-----------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                         ;
+---------------------------------------------+-------------------------------------------------------+
; Resource                                    ; Usage                                                 ;
+---------------------------------------------+-------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 555                                                   ;
;                                             ;                                                       ;
; Combinational ALUT usage for logic          ; 837                                                   ;
;     -- 7 input functions                    ; 0                                                     ;
;     -- 6 input functions                    ; 175                                                   ;
;     -- 5 input functions                    ; 100                                                   ;
;     -- 4 input functions                    ; 85                                                    ;
;     -- <=3 input functions                  ; 477                                                   ;
;                                             ;                                                       ;
; Dedicated logic registers                   ; 935                                                   ;
;                                             ;                                                       ;
; I/O pins                                    ; 208                                                   ;
; Total MLAB memory bits                      ; 0                                                     ;
; Total block memory bits                     ; 41432                                                 ;
;                                             ;                                                       ;
; Total DSP Blocks                            ; 0                                                     ;
;                                             ;                                                       ;
; Total PLLs                                  ; 3                                                     ;
;     -- PLLs                                 ; 3                                                     ;
;                                             ;                                                       ;
; Maximum fan-out node                        ; DE2_115_CLR:cltest|Reset_Delay:Reset_Delay_cmp|oRST_1 ;
; Maximum fan-out                             ; 587                                                   ;
; Total fan-out                               ; 8058                                                  ;
; Average fan-out                             ; 3.49                                                  ;
+---------------------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                           ; Library Name ;
+-----------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |testCameraLink                                                 ; 837 (1)           ; 935 (0)      ; 41432             ; 0          ; 208  ; 0            ; |testCameraLink                                                                                                                                                                                               ; work         ;
;    |DE2_115_CLR:cltest|                                         ; 836 (0)           ; 935 (0)      ; 41432             ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest                                                                                                                                                                            ; work         ;
;       |CCD_Capture:CCD_Capture_cmp|                             ; 59 (59)           ; 92 (92)      ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|CCD_Capture:CCD_Capture_cmp                                                                                                                                                ; work         ;
;       |RAW2RGB:RAW2RGB_cmp|                                     ; 59 (45)           ; 63 (53)      ; 12760             ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp                                                                                                                                                        ; work         ;
;          |Line_Buffer:u0|                                       ; 14 (0)            ; 10 (0)       ; 12760             ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0                                                                                                                                         ; work         ;
;             |altshift_taps:ALTSHIFT_TAPS_component|             ; 14 (0)            ; 10 (0)       ; 12760             ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component                                                                                                   ; work         ;
;                |shift_taps_bt41:auto_generated|                 ; 14 (0)            ; 10 (0)       ; 12760             ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated                                                                    ; work         ;
;                   |altsyncram_qpg1:altsyncram2|                 ; 0 (0)             ; 0 (0)        ; 12760             ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2                                        ; work         ;
;                   |cntr_lmf:cntr1|                              ; 14 (12)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_lmf:cntr1                                                     ; work         ;
;                      |cmpr_pac:cmpr4|                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr4                                      ; work         ;
;       |Reset_Delay:Reset_Delay_cmp|                             ; 32 (32)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Reset_Delay:Reset_Delay_cmp                                                                                                                                                ; work         ;
;       |Sdram_Control:u7|                                        ; 639 (236)         ; 698 (172)    ; 28672             ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7                                                                                                                                                           ; work         ;
;          |Sdram_RD_FIFO:u_read1_fifo|                           ; 68 (0)            ; 104 (0)      ; 6656              ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                ; work         ;
;             |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 68 (0)            ; 104 (0)      ; 6656              ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ; work         ;
;                |dcfifo_ton1:auto_generated|                     ; 68 (14)           ; 104 (27)     ; 6656              ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated                                                   ; work         ;
;                   |a_gray2bin_g9b:wrptr_g_gray2bin|             ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin                   ; work         ;
;                   |a_gray2bin_g9b:ws_dgrp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin                   ; work         ;
;                   |a_graycounter_bcc:wrptr_g1p|                 ; 13 (13)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p                       ; work         ;
;                   |a_graycounter_eu6:rdptr_g1p|                 ; 15 (15)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p                       ; work         ;
;                   |alt_synch_pipe_pc8:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_pc8:rs_dgwp                        ; work         ;
;                      |dffpipe_jd9:dffpipe12|                    ; 0 (0)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_pc8:rs_dgwp|dffpipe_jd9:dffpipe12  ; work         ;
;                   |alt_synch_pipe_qc8:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp                        ; work         ;
;                      |dffpipe_kd9:dffpipe15|                    ; 0 (0)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15  ; work         ;
;                   |altsyncram_cq91:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 6656              ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram                          ; work         ;
;                   |cmpr_1v5:rdempty_eq_comp|                    ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cmpr_1v5:rdempty_eq_comp                          ; work         ;
;                   |cmpr_1v5:wrfull_eq_comp|                     ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cmpr_1v5:wrfull_eq_comp                           ; work         ;
;                   |cntr_nsd:cntr_b|                             ; 4 (4)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cntr_nsd:cntr_b                                   ; work         ;
;                   |dffpipe_gd9:ws_brp|                          ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_brp                                ; work         ;
;                   |dffpipe_gd9:ws_bwp|                          ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_bwp                                ; work         ;
;          |Sdram_RD_FIFO:u_read2_fifo|                           ; 68 (0)            ; 104 (0)      ; 5632              ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                ; work         ;
;             |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 68 (0)            ; 104 (0)      ; 5632              ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ; work         ;
;                |dcfifo_ton1:auto_generated|                     ; 68 (14)           ; 104 (27)     ; 5632              ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated                                                   ; work         ;
;                   |a_gray2bin_g9b:wrptr_g_gray2bin|             ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin                   ; work         ;
;                   |a_gray2bin_g9b:ws_dgrp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin                   ; work         ;
;                   |a_graycounter_bcc:wrptr_g1p|                 ; 13 (13)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p                       ; work         ;
;                   |a_graycounter_eu6:rdptr_g1p|                 ; 15 (15)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p                       ; work         ;
;                   |alt_synch_pipe_pc8:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_pc8:rs_dgwp                        ; work         ;
;                      |dffpipe_jd9:dffpipe12|                    ; 0 (0)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_pc8:rs_dgwp|dffpipe_jd9:dffpipe12  ; work         ;
;                   |alt_synch_pipe_qc8:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp                        ; work         ;
;                      |dffpipe_kd9:dffpipe15|                    ; 0 (0)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15  ; work         ;
;                   |altsyncram_cq91:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 5632              ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram                          ; work         ;
;                   |cmpr_1v5:rdempty_eq_comp|                    ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cmpr_1v5:rdempty_eq_comp                          ; work         ;
;                   |cmpr_1v5:wrfull_eq_comp|                     ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cmpr_1v5:wrfull_eq_comp                           ; work         ;
;                   |cntr_nsd:cntr_b|                             ; 4 (4)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cntr_nsd:cntr_b                                   ; work         ;
;                   |dffpipe_gd9:ws_brp|                          ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_brp                                ; work         ;
;                   |dffpipe_gd9:ws_bwp|                          ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_bwp                                ; work         ;
;          |Sdram_WR_FIFO:u_write1_fifo|                          ; 69 (0)            ; 105 (0)      ; 8192              ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                               ; work         ;
;             |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 69 (0)            ; 105 (0)      ; 8192              ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;                |dcfifo_5on1:auto_generated|                     ; 69 (14)           ; 105 (28)     ; 8192              ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_g9b:rdptr_g_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_g9b:rs_dgwp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin                  ; work         ;
;                   |a_graycounter_acc:wrptr_g1p|                 ; 14 (14)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_fu6:rdptr_g1p|                 ; 15 (15)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_nc8:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp                       ; work         ;
;                      |dffpipe_hd9:dffpipe13|                    ; 0 (0)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13 ; work         ;
;                   |alt_synch_pipe_oc8:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_oc8:ws_dgrp                       ; work         ;
;                      |dffpipe_id9:dffpipe16|                    ; 0 (0)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_id9:dffpipe16 ; work         ;
;                   |altsyncram_bq91:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|altsyncram_bq91:fifo_ram                         ; work         ;
;                   |cmpr_1v5:rdempty_eq_comp|                    ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cmpr_1v5:rdempty_eq_comp                         ; work         ;
;                   |cmpr_1v5:wrfull_eq_comp|                     ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cmpr_1v5:wrfull_eq_comp                          ; work         ;
;                   |cntr_nsd:cntr_b|                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cntr_nsd:cntr_b                                  ; work         ;
;                   |dffpipe_gd9:rs_brp|                          ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_brp                               ; work         ;
;                   |dffpipe_gd9:rs_bwp|                          ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_bwp                               ; work         ;
;          |Sdram_WR_FIFO:u_write2_fifo|                          ; 69 (0)            ; 105 (0)      ; 8192              ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo                                                                                                                               ; work         ;
;             |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 69 (0)            ; 105 (0)      ; 8192              ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;                |dcfifo_5on1:auto_generated|                     ; 69 (14)           ; 105 (28)     ; 8192              ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_g9b:rdptr_g_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_g9b:rs_dgwp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin                  ; work         ;
;                   |a_graycounter_acc:wrptr_g1p|                 ; 14 (14)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_fu6:rdptr_g1p|                 ; 15 (15)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_nc8:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp                       ; work         ;
;                      |dffpipe_hd9:dffpipe13|                    ; 0 (0)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13 ; work         ;
;                   |alt_synch_pipe_oc8:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_oc8:ws_dgrp                       ; work         ;
;                      |dffpipe_id9:dffpipe16|                    ; 0 (0)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_id9:dffpipe16 ; work         ;
;                   |altsyncram_bq91:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|altsyncram_bq91:fifo_ram                         ; work         ;
;                   |cmpr_1v5:rdempty_eq_comp|                    ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cmpr_1v5:rdempty_eq_comp                         ; work         ;
;                   |cmpr_1v5:wrfull_eq_comp|                     ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cmpr_1v5:wrfull_eq_comp                          ; work         ;
;                   |cntr_nsd:cntr_b|                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cntr_nsd:cntr_b                                  ; work         ;
;                   |dffpipe_gd9:rs_brp|                          ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_brp                               ; work         ;
;                   |dffpipe_gd9:rs_bwp|                          ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_bwp                               ; work         ;
;          |command:u_command|                                    ; 54 (54)           ; 49 (49)      ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|command:u_command                                                                                                                                         ; work         ;
;          |control_interface:u_control_interface|                ; 75 (75)           ; 59 (59)      ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|control_interface:u_control_interface                                                                                                                     ; work         ;
;       |VGA_Controller:u1|                                       ; 47 (47)           ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|VGA_Controller:u1                                                                                                                                                          ; work         ;
;       |sdram_pll:u6|                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|sdram_pll:u6                                                                                                                                                               ; work         ;
;          |altpll:altpll_component|                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|sdram_pll:u6|altpll:altpll_component                                                                                                                                       ; work         ;
;             |altpll_1t13:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |testCameraLink|DE2_115_CLR:cltest|sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated                                                                                                            ; work         ;
+-----------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 638          ; 20           ; 638          ; 20           ; 12760 ; None ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192  ; None ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192  ; None ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|altsyncram_bq91:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192  ; None ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|altsyncram_bq91:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192  ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                     ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------+-------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                 ; IP Include File                           ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------+-------------------------------------------+
; Altera ; Shift register (RAM-based) ; 10.0    ; N/A          ; N/A          ; |testCameraLink|DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0           ; DE2_115_CLR/Line_Buffer.v                 ;
; Altera ; ALTPLL                     ; 10.0    ; N/A          ; N/A          ; |testCameraLink|DE2_115_CLR:cltest|sdram_pll:u6                                 ; DE2_115_CLR/sdram_pll.v                   ;
; Altera ; FIFO                       ; 10.0    ; N/A          ; N/A          ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo  ; DE2_115_CLR/Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 10.0    ; N/A          ; N/A          ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo  ; DE2_115_CLR/Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 10.0    ; N/A          ; N/A          ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo ; DE2_115_CLR/Sdram_Control/Sdram_WR_FIFO.v ;
; Altera ; FIFO                       ; 10.0    ; N/A          ; N/A          ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo ; DE2_115_CLR/Sdram_Control/Sdram_WR_FIFO.v ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                              ; Reason for Removal                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; DE2_115_CLR:cltest|VGA_Controller:u1|oVGA_SYNC                                                                                                                             ; Stuck at GND due to stuck port data_in                                                         ;
; DE2_115_CLR:cltest|Sdram_Control:u7|mDATAOUT[0,1,15..17,31]                                                                                                                ; Lost fanout                                                                                    ;
; DE2_115_CLR:cltest|CCD_Capture:CCD_Capture_cmp|height_s[0..3]                                                                                                              ; Stuck at GND due to stuck port data_in                                                         ;
; DE2_115_CLR:cltest|CCD_Capture:CCD_Capture_cmp|width_s[0]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                         ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]  ; Lost fanout                                                                                    ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]  ; Lost fanout                                                                                    ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]  ; Lost fanout                                                                                    ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]  ; Lost fanout                                                                                    ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8] ; Lost fanout                                                                                    ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8] ; Lost fanout                                                                                    ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8] ; Lost fanout                                                                                    ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8] ; Lost fanout                                                                                    ;
; DE2_115_CLR:cltest|CCD_Capture:CCD_Capture_cmp|height_s[4]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                         ;
; DE2_115_CLR:cltest|CCD_Capture:CCD_Capture_cmp|height_s[9..15]                                                                                                             ; Stuck at GND due to stuck port data_in                                                         ;
; DE2_115_CLR:cltest|CCD_Capture:CCD_Capture_cmp|width_s[1]                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                         ;
; DE2_115_CLR:cltest|CCD_Capture:CCD_Capture_cmp|width_s[2,3]                                                                                                                ; Stuck at GND due to stuck port data_in                                                         ;
; DE2_115_CLR:cltest|CCD_Capture:CCD_Capture_cmp|width_s[4]                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                         ;
; DE2_115_CLR:cltest|CCD_Capture:CCD_Capture_cmp|width_s[5]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                         ;
; DE2_115_CLR:cltest|CCD_Capture:CCD_Capture_cmp|width_s[6]                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                         ;
; DE2_115_CLR:cltest|CCD_Capture:CCD_Capture_cmp|width_s[10..15]                                                                                                             ; Stuck at GND due to stuck port data_in                                                         ;
; DE2_115_CLR:cltest|CCD_Capture:CCD_Capture_cmp|height_s[5..8]                                                                                                              ; Stuck at VCC due to stuck port data_in                                                         ;
; DE2_115_CLR:cltest|CCD_Capture:CCD_Capture_cmp|width_s[7..9]                                                                                                               ; Stuck at VCC due to stuck port data_in                                                         ;
; DE2_115_CLR:cltest|Sdram_Control:u7|rWR1_ADDR[0..2]                                                                                                                        ; Merged with DE2_115_CLR:cltest|Sdram_Control:u7|rWR1_ADDR[3]                                   ;
; DE2_115_CLR:cltest|Sdram_Control:u7|rWR2_ADDR[0..2]                                                                                                                        ; Merged with DE2_115_CLR:cltest|Sdram_Control:u7|rWR2_ADDR[3]                                   ;
; DE2_115_CLR:cltest|Sdram_Control:u7|rRD1_ADDR[0..2]                                                                                                                        ; Merged with DE2_115_CLR:cltest|Sdram_Control:u7|rRD1_ADDR[3]                                   ;
; DE2_115_CLR:cltest|Sdram_Control:u7|rRD2_ADDR[0..2]                                                                                                                        ; Merged with DE2_115_CLR:cltest|Sdram_Control:u7|rRD2_ADDR[3]                                   ;
; DE2_115_CLR:cltest|Sdram_Control:u7|mLENGTH[0..3,5]                                                                                                                        ; Merged with DE2_115_CLR:cltest|Sdram_Control:u7|mLENGTH[7]                                     ;
; DE2_115_CLR:cltest|Sdram_Control:u7|mLENGTH[4]                                                                                                                             ; Merged with DE2_115_CLR:cltest|Sdram_Control:u7|mLENGTH[6]                                     ;
; DE2_115_CLR:cltest|Sdram_Control:u7|mADDR[0..2]                                                                                                                            ; Merged with DE2_115_CLR:cltest|Sdram_Control:u7|mADDR[3]                                       ;
; DE2_115_CLR:cltest|Sdram_Control:u7|control_interface:u_control_interface|SADDR[0..2]                                                                                      ; Merged with DE2_115_CLR:cltest|Sdram_Control:u7|control_interface:u_control_interface|SADDR[3] ;
; DE2_115_CLR:cltest|CCD_Capture:CCD_Capture_cmp|x_cont[1..15]                                                                                                               ; Lost fanout                                                                                    ;
; DE2_115_CLR:cltest|Sdram_Control:u7|rWR1_ADDR[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                         ;
; DE2_115_CLR:cltest|Sdram_Control:u7|rWR2_ADDR[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                         ;
; DE2_115_CLR:cltest|Sdram_Control:u7|rRD1_ADDR[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                         ;
; DE2_115_CLR:cltest|Sdram_Control:u7|rRD2_ADDR[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                         ;
; DE2_115_CLR:cltest|Sdram_Control:u7|mLENGTH[7]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                         ;
; DE2_115_CLR:cltest|Sdram_Control:u7|mADDR[3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                         ;
; DE2_115_CLR:cltest|Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                                                                                         ; Stuck at GND due to stuck port data_in                                                         ;
; Total Number of Removed Registers = 93                                                                                                                                     ;                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                       ;
+--------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Register name                                    ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+--------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; DE2_115_CLR:cltest|Sdram_Control:u7|rWR1_ADDR[3] ; Stuck at GND              ; DE2_115_CLR:cltest|Sdram_Control:u7|mADDR[3],                                      ;
;                                                  ; due to stuck port data_in ; DE2_115_CLR:cltest|Sdram_Control:u7|control_interface:u_control_interface|SADDR[3] ;
+--------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 935   ;
; Number of registers using Synchronous Clear  ; 197   ;
; Number of registers using Synchronous Load   ; 15    ;
; Number of registers using Asynchronous Clear ; 816   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 284   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cntr_nsd:cntr_b|counter_reg_bit0           ; 2       ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cntr_nsd:cntr_b|counter_reg_bit0           ; 2       ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0     ; 7       ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0     ; 7       ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0    ; 8       ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0    ; 8       ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|parity9        ; 5       ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|sub_parity6a0  ; 1       ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|parity9        ; 5       ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|sub_parity6a0  ; 1       ;
; DE2_115_CLR:cltest|Sdram_Control:u7|rWR2_ADDR[20]                                                                                                                                      ; 4       ;
; DE2_115_CLR:cltest|Sdram_Control:u7|rRD2_ADDR[20]                                                                                                                                      ; 4       ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cntr_nsd:cntr_b|counter_reg_bit0          ; 2       ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|parity6       ; 5       ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cntr_nsd:cntr_b|counter_reg_bit0          ; 2       ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|parity6       ; 5       ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|sub_parity9a0 ; 1       ;
; DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|sub_parity9a0 ; 1       ;
; Total number of inverted registers = 18                                                                                                                                                ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|command:u_command|BA[0]                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|control_interface:u_control_interface|timer[14] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|command:u_command|command_delay[1]              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|command:u_command|SA[1]                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|command:u_command|SA[4]                         ;
; 5:1                ; 19 bits   ; 57 LEs        ; 38 LEs               ; 19 LEs                 ; Yes        ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|mADDR[4]                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|command:u_command|rp_done                       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |testCameraLink|DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|mCCD_G[2]                                    ;
; 5:1                ; 20 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; |testCameraLink|DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|mCCD_R[4]                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|CMD[1]                                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|mRD                                             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|WR_MASK[0]                                      ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |testCameraLink|DE2_115_CLR:cltest|Sdram_Control:u7|ST[9]                                           ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |testCameraLink|DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Add0                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|altsyncram_bq91:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                      ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                       ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_oc8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                      ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                       ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cntr_nsd:cntr_b ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|altsyncram_bq91:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                      ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                       ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_oc8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                      ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                       ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cntr_nsd:cntr_b ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                        ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                        ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_pc8:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                     ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                      ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_pc8:rs_dgwp|dffpipe_jd9:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                     ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                      ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cntr_nsd:cntr_b ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                        ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                        ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_pc8:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                     ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                      ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_pc8:rs_dgwp|dffpipe_jd9:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                     ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                      ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cntr_nsd:cntr_b ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_CLR:cltest     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; IMAGE_WITH     ; 00000000000000000000001010000000 ; Unsigned Binary ;
; IMAGE_HEIGHT   ; 00000000000000000000000111100000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                  ;
+----------------+-----------------+-------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                               ;
; NUMBER_OF_TAPS ; 2               ; Signed Integer                                                                                        ;
; TAP_DISTANCE   ; 640             ; Signed Integer                                                                                        ;
; WIDTH          ; 10              ; Signed Integer                                                                                        ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                                               ;
; CBXI_PARAMETER ; shift_taps_bt41 ; Untyped                                                                                               ;
+----------------+-----------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_CLR:cltest|Sdram_Control:u7 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                          ;
; REF_PER        ; 1024  ; Signed Integer                                          ;
; SC_CL          ; 3     ; Signed Integer                                          ;
; SC_RCD         ; 3     ; Signed Integer                                          ;
; SC_RRD         ; 7     ; Signed Integer                                          ;
; SC_PM          ; 1     ; Signed Integer                                          ;
; SC_BL          ; 1     ; Signed Integer                                          ;
; SDR_BL         ; 111   ; Unsigned Binary                                         ;
; SDR_BT         ; 0     ; Unsigned Binary                                         ;
; SDR_CL         ; 011   ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_CLR:cltest|Sdram_Control:u7|control_interface:u_control_interface ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                                ;
; REF_PER        ; 1024  ; Signed Integer                                                                                ;
; SC_CL          ; 3     ; Signed Integer                                                                                ;
; SC_RCD         ; 3     ; Signed Integer                                                                                ;
; SC_RRD         ; 7     ; Signed Integer                                                                                ;
; SC_PM          ; 1     ; Signed Integer                                                                                ;
; SC_BL          ; 1     ; Signed Integer                                                                                ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                               ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                               ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                               ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_CLR:cltest|Sdram_Control:u7|command:u_command ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                            ;
; REF_PER        ; 1024  ; Signed Integer                                                            ;
; SC_CL          ; 3     ; Signed Integer                                                            ;
; SC_RCD         ; 3     ; Signed Integer                                                            ;
; SC_RRD         ; 7     ; Signed Integer                                                            ;
; SC_PM          ; 1     ; Signed Integer                                                            ;
; SC_BL          ; 1     ; Signed Integer                                                            ;
; SDR_BL         ; 111   ; Unsigned Binary                                                           ;
; SDR_BT         ; 0     ; Unsigned Binary                                                           ;
; SDR_CL         ; 011   ; Unsigned Binary                                                           ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_CLR:cltest|Sdram_Control:u7|sdr_data_path:u_sdr_data_path ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                        ;
; REF_PER        ; 1024  ; Signed Integer                                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                                        ;
; SC_RRD         ; 7     ; Signed Integer                                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                                    ;
+----------------------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                                 ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                                                 ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                                                 ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                                                 ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                                                 ;
; LPM_NUMWORDS                           ; 512         ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                                                 ;
; LPM_WIDTH                              ; 16          ; Signed Integer                                                                                          ;
; LPM_WIDTH_R                            ; 32          ; Signed Integer                                                                                          ;
; LPM_WIDTHU                             ; 9           ; Signed Integer                                                                                          ;
; LPM_WIDTHU_R                           ; 8           ; Signed Integer                                                                                          ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                                                 ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                          ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                                                 ;
; USE_EAB                                ; ON          ; Untyped                                                                                                 ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                                                 ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                          ;
; CBXI_PARAMETER                         ; dcfifo_5on1 ; Untyped                                                                                                 ;
+----------------------------------------+-------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                                    ;
+----------------------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                                 ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                                                 ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                                                 ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                                                 ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                                                 ;
; LPM_NUMWORDS                           ; 512         ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                                                 ;
; LPM_WIDTH                              ; 16          ; Signed Integer                                                                                          ;
; LPM_WIDTH_R                            ; 32          ; Signed Integer                                                                                          ;
; LPM_WIDTHU                             ; 9           ; Signed Integer                                                                                          ;
; LPM_WIDTHU_R                           ; 8           ; Signed Integer                                                                                          ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                                                 ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                          ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                                                 ;
; USE_EAB                                ; ON          ; Untyped                                                                                                 ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                                                 ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                          ;
; CBXI_PARAMETER                         ; dcfifo_5on1 ; Untyped                                                                                                 ;
+----------------------------------------+-------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                                   ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                                ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                                                ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                                                ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                                                ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                                                ;
; LPM_NUMWORDS                           ; 256         ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                                                ;
; LPM_WIDTH                              ; 32          ; Signed Integer                                                                                         ;
; LPM_WIDTH_R                            ; 16          ; Signed Integer                                                                                         ;
; LPM_WIDTHU                             ; 8           ; Signed Integer                                                                                         ;
; LPM_WIDTHU_R                           ; 9           ; Signed Integer                                                                                         ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                                                ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                                                ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                         ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                                                ;
; USE_EAB                                ; ON          ; Untyped                                                                                                ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                                                ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                         ;
; CBXI_PARAMETER                         ; dcfifo_ton1 ; Untyped                                                                                                ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                                   ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                                ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                                                ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                                                ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                                                ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                                                ;
; LPM_NUMWORDS                           ; 256         ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                                                ;
; LPM_WIDTH                              ; 32          ; Signed Integer                                                                                         ;
; LPM_WIDTH_R                            ; 16          ; Signed Integer                                                                                         ;
; LPM_WIDTHU                             ; 8           ; Signed Integer                                                                                         ;
; LPM_WIDTHU_R                           ; 9           ; Signed Integer                                                                                         ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                                                ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                                                ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                         ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                                                ;
; USE_EAB                                ; ON          ; Untyped                                                                                                ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                                                ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                         ;
; CBXI_PARAMETER                         ; dcfifo_ton1 ; Untyped                                                                                                ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_CLR:cltest|VGA_Controller:u1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                                           ;
; H_SYNC_BACK    ; 48    ; Signed Integer                                           ;
; H_SYNC_ACT     ; 640   ; Signed Integer                                           ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                                           ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                                           ;
; V_SYNC_CYC     ; 2     ; Signed Integer                                           ;
; V_SYNC_BACK    ; 33    ; Signed Integer                                           ;
; V_SYNC_ACT     ; 480   ; Signed Integer                                           ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                                           ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                                           ;
; X_START        ; 144   ; Signed Integer                                           ;
; Y_START        ; 35    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_CLR:cltest|sdram_pll:u6|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------+
; Parameter Name                ; Value             ; Type                                             ;
+-------------------------------+-------------------+--------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                          ;
; PLL_TYPE                      ; AUTO              ; Untyped                                          ;
; LPM_HINT                      ; UNUSED            ; Untyped                                          ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                          ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                          ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                          ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                          ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                          ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                          ;
; LOCK_HIGH                     ; 1                 ; Untyped                                          ;
; LOCK_LOW                      ; 1                 ; Untyped                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                          ;
; SKIP_VCO                      ; OFF               ; Untyped                                          ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                          ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                          ;
; BANDWIDTH                     ; 0                 ; Untyped                                          ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                          ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                          ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                          ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                          ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                          ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                          ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                          ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                          ;
; CLK4_MULTIPLY_BY              ; 4                 ; Signed Integer                                   ;
; CLK3_MULTIPLY_BY              ; 1                 ; Signed Integer                                   ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                   ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                                   ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                                   ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                          ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                          ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                          ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                          ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                          ;
; CLK4_DIVIDE_BY                ; 5                 ; Signed Integer                                   ;
; CLK3_DIVIDE_BY                ; 2                 ; Signed Integer                                   ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                                   ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                   ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                   ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                          ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                          ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                          ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                          ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                          ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                          ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                          ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                          ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                          ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                          ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                          ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                          ;
; CLK4_DUTY_CYCLE               ; 50                ; Signed Integer                                   ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                                   ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                   ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                   ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                          ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                          ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                          ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                          ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                          ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                          ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                          ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                          ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                          ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                          ;
; VCO_MIN                       ; 0                 ; Untyped                                          ;
; VCO_MAX                       ; 0                 ; Untyped                                          ;
; VCO_CENTER                    ; 0                 ; Untyped                                          ;
; PFD_MIN                       ; 0                 ; Untyped                                          ;
; PFD_MAX                       ; 0                 ; Untyped                                          ;
; M_INITIAL                     ; 0                 ; Untyped                                          ;
; M                             ; 0                 ; Untyped                                          ;
; N                             ; 1                 ; Untyped                                          ;
; M2                            ; 1                 ; Untyped                                          ;
; N2                            ; 1                 ; Untyped                                          ;
; SS                            ; 1                 ; Untyped                                          ;
; C0_HIGH                       ; 0                 ; Untyped                                          ;
; C1_HIGH                       ; 0                 ; Untyped                                          ;
; C2_HIGH                       ; 0                 ; Untyped                                          ;
; C3_HIGH                       ; 0                 ; Untyped                                          ;
; C4_HIGH                       ; 0                 ; Untyped                                          ;
; C5_HIGH                       ; 0                 ; Untyped                                          ;
; C6_HIGH                       ; 0                 ; Untyped                                          ;
; C7_HIGH                       ; 0                 ; Untyped                                          ;
; C8_HIGH                       ; 0                 ; Untyped                                          ;
; C9_HIGH                       ; 0                 ; Untyped                                          ;
; C0_LOW                        ; 0                 ; Untyped                                          ;
; C1_LOW                        ; 0                 ; Untyped                                          ;
; C2_LOW                        ; 0                 ; Untyped                                          ;
; C3_LOW                        ; 0                 ; Untyped                                          ;
; C4_LOW                        ; 0                 ; Untyped                                          ;
; C5_LOW                        ; 0                 ; Untyped                                          ;
; C6_LOW                        ; 0                 ; Untyped                                          ;
; C7_LOW                        ; 0                 ; Untyped                                          ;
; C8_LOW                        ; 0                 ; Untyped                                          ;
; C9_LOW                        ; 0                 ; Untyped                                          ;
; C0_INITIAL                    ; 0                 ; Untyped                                          ;
; C1_INITIAL                    ; 0                 ; Untyped                                          ;
; C2_INITIAL                    ; 0                 ; Untyped                                          ;
; C3_INITIAL                    ; 0                 ; Untyped                                          ;
; C4_INITIAL                    ; 0                 ; Untyped                                          ;
; C5_INITIAL                    ; 0                 ; Untyped                                          ;
; C6_INITIAL                    ; 0                 ; Untyped                                          ;
; C7_INITIAL                    ; 0                 ; Untyped                                          ;
; C8_INITIAL                    ; 0                 ; Untyped                                          ;
; C9_INITIAL                    ; 0                 ; Untyped                                          ;
; C0_MODE                       ; BYPASS            ; Untyped                                          ;
; C1_MODE                       ; BYPASS            ; Untyped                                          ;
; C2_MODE                       ; BYPASS            ; Untyped                                          ;
; C3_MODE                       ; BYPASS            ; Untyped                                          ;
; C4_MODE                       ; BYPASS            ; Untyped                                          ;
; C5_MODE                       ; BYPASS            ; Untyped                                          ;
; C6_MODE                       ; BYPASS            ; Untyped                                          ;
; C7_MODE                       ; BYPASS            ; Untyped                                          ;
; C8_MODE                       ; BYPASS            ; Untyped                                          ;
; C9_MODE                       ; BYPASS            ; Untyped                                          ;
; C0_PH                         ; 0                 ; Untyped                                          ;
; C1_PH                         ; 0                 ; Untyped                                          ;
; C2_PH                         ; 0                 ; Untyped                                          ;
; C3_PH                         ; 0                 ; Untyped                                          ;
; C4_PH                         ; 0                 ; Untyped                                          ;
; C5_PH                         ; 0                 ; Untyped                                          ;
; C6_PH                         ; 0                 ; Untyped                                          ;
; C7_PH                         ; 0                 ; Untyped                                          ;
; C8_PH                         ; 0                 ; Untyped                                          ;
; C9_PH                         ; 0                 ; Untyped                                          ;
; L0_HIGH                       ; 1                 ; Untyped                                          ;
; L1_HIGH                       ; 1                 ; Untyped                                          ;
; G0_HIGH                       ; 1                 ; Untyped                                          ;
; G1_HIGH                       ; 1                 ; Untyped                                          ;
; G2_HIGH                       ; 1                 ; Untyped                                          ;
; G3_HIGH                       ; 1                 ; Untyped                                          ;
; E0_HIGH                       ; 1                 ; Untyped                                          ;
; E1_HIGH                       ; 1                 ; Untyped                                          ;
; E2_HIGH                       ; 1                 ; Untyped                                          ;
; E3_HIGH                       ; 1                 ; Untyped                                          ;
; L0_LOW                        ; 1                 ; Untyped                                          ;
; L1_LOW                        ; 1                 ; Untyped                                          ;
; G0_LOW                        ; 1                 ; Untyped                                          ;
; G1_LOW                        ; 1                 ; Untyped                                          ;
; G2_LOW                        ; 1                 ; Untyped                                          ;
; G3_LOW                        ; 1                 ; Untyped                                          ;
; E0_LOW                        ; 1                 ; Untyped                                          ;
; E1_LOW                        ; 1                 ; Untyped                                          ;
; E2_LOW                        ; 1                 ; Untyped                                          ;
; E3_LOW                        ; 1                 ; Untyped                                          ;
; L0_INITIAL                    ; 1                 ; Untyped                                          ;
; L1_INITIAL                    ; 1                 ; Untyped                                          ;
; G0_INITIAL                    ; 1                 ; Untyped                                          ;
; G1_INITIAL                    ; 1                 ; Untyped                                          ;
; G2_INITIAL                    ; 1                 ; Untyped                                          ;
; G3_INITIAL                    ; 1                 ; Untyped                                          ;
; E0_INITIAL                    ; 1                 ; Untyped                                          ;
; E1_INITIAL                    ; 1                 ; Untyped                                          ;
; E2_INITIAL                    ; 1                 ; Untyped                                          ;
; E3_INITIAL                    ; 1                 ; Untyped                                          ;
; L0_MODE                       ; BYPASS            ; Untyped                                          ;
; L1_MODE                       ; BYPASS            ; Untyped                                          ;
; G0_MODE                       ; BYPASS            ; Untyped                                          ;
; G1_MODE                       ; BYPASS            ; Untyped                                          ;
; G2_MODE                       ; BYPASS            ; Untyped                                          ;
; G3_MODE                       ; BYPASS            ; Untyped                                          ;
; E0_MODE                       ; BYPASS            ; Untyped                                          ;
; E1_MODE                       ; BYPASS            ; Untyped                                          ;
; E2_MODE                       ; BYPASS            ; Untyped                                          ;
; E3_MODE                       ; BYPASS            ; Untyped                                          ;
; L0_PH                         ; 0                 ; Untyped                                          ;
; L1_PH                         ; 0                 ; Untyped                                          ;
; G0_PH                         ; 0                 ; Untyped                                          ;
; G1_PH                         ; 0                 ; Untyped                                          ;
; G2_PH                         ; 0                 ; Untyped                                          ;
; G3_PH                         ; 0                 ; Untyped                                          ;
; E0_PH                         ; 0                 ; Untyped                                          ;
; E1_PH                         ; 0                 ; Untyped                                          ;
; E2_PH                         ; 0                 ; Untyped                                          ;
; E3_PH                         ; 0                 ; Untyped                                          ;
; M_PH                          ; 0                 ; Untyped                                          ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; CLK0_COUNTER                  ; G0                ; Untyped                                          ;
; CLK1_COUNTER                  ; G0                ; Untyped                                          ;
; CLK2_COUNTER                  ; G0                ; Untyped                                          ;
; CLK3_COUNTER                  ; G0                ; Untyped                                          ;
; CLK4_COUNTER                  ; G0                ; Untyped                                          ;
; CLK5_COUNTER                  ; G0                ; Untyped                                          ;
; CLK6_COUNTER                  ; E0                ; Untyped                                          ;
; CLK7_COUNTER                  ; E1                ; Untyped                                          ;
; CLK8_COUNTER                  ; E2                ; Untyped                                          ;
; CLK9_COUNTER                  ; E3                ; Untyped                                          ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                          ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                          ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                          ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                          ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                          ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                          ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                          ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                          ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                          ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                          ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                          ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                          ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                          ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                                          ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                          ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                          ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                          ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                                          ;
; PORT_CLK4                     ; PORT_USED         ; Untyped                                          ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                          ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                          ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                          ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                          ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                          ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                          ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                          ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                          ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                          ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                          ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                          ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; CBXI_PARAMETER                ; altpll_1t13       ; Untyped                                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                          ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                          ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                          ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                   ;
+-------------------------------+-------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                      ;
+----------------------------+---------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                           ;
; Entity Instance            ; DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                                           ;
;     -- TAP_DISTANCE        ; 640                                                                                         ;
;     -- WIDTH               ; 10                                                                                          ;
+----------------------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                            ;
+-------------------------------+---------------------------------------------------------+
; Name                          ; Value                                                   ;
+-------------------------------+---------------------------------------------------------+
; Number of entity instances    ; 1                                                       ;
; Entity Instance               ; DE2_115_CLR:cltest|sdram_pll:u6|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                  ;
;     -- PLL_TYPE               ; AUTO                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                       ;
+-------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_CLR:cltest|sdram_pll:u6"                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c2   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; c4   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_CLR:cltest|VGA_Controller:u1"                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; oVGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_CLR:cltest|Sdram_Control:u7|sdr_data_path:u_sdr_data_path"                                                                         ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DM   ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "DM[3..2]" will be connected to GND. ;
; DM   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_CLR:cltest|Sdram_Control:u7|control_interface:u_control_interface"                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_CLR:cltest|Sdram_Control:u7"                                                                                                                                                               ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[16..15] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[19..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[16..15] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[16..15] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[19..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[16..15] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0"                                                       ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_CLR:cltest|CCD_Capture:CCD_Capture_cmp"                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; iwidth[31..10] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; iwidth[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; iwidth[9]      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; iwidth[8]      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; iwidth[7]      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; iheight[8..5]  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; iheight[31..9] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; iheight[4..0]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ofinish        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; oled           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; ofifo_dval     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; owidth         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oheight        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ostatus        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_CLR:cltest|Reset_Delay:Reset_Delay_cmp" ;
+--------+--------+----------+-----------------------------------------------+
; Port   ; Type   ; Severity ; Details                                       ;
+--------+--------+----------+-----------------------------------------------+
; oRST_0 ; Output ; Info     ; Explicitly unconnected                        ;
+--------+--------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_CLR:cltest"                                                                                                                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LEDG      ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (1 bits) it drives; bit(s) "LEDG[8..1]" have no fanouts                                                 ;
; LEDG      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; LEDR      ; Output ; Warning  ; Output or bidir port (18 bits) is wider than the port expression (1 bits) it drives; bit(s) "LEDR[17..1]" have no fanouts                                               ;
; LEDR      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; HEX0      ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "HEX0[6..1]" have no fanouts                                                 ;
; HEX0      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; HEX1      ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "HEX1[6..1]" have no fanouts                                                 ;
; HEX1      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; HEX2      ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "HEX2[6..1]" have no fanouts                                                 ;
; HEX2      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; HEX3      ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "HEX3[6..1]" have no fanouts                                                 ;
; HEX3      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; HEX4      ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "HEX4[6..1]" have no fanouts                                                 ;
; HEX4      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; HEX5      ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "HEX5[6..1]" have no fanouts                                                 ;
; HEX5      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; HEX6      ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "HEX6[6..1]" have no fanouts                                                 ;
; HEX6      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; HEX7      ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "HEX7[6..1]" have no fanouts                                                 ;
; HEX7      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; UART_CTS  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; UART_TXD  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; DRAM_ADDR ; Output ; Warning  ; Output or bidir port (13 bits) is smaller than the port expression (15 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; DRAM_BA   ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (3 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.   ;
; GPIO      ; Bidir  ; Warning  ; Output or bidir port (36 bits) is wider than the port expression (1 bits) it drives; bit(s) "GPIO[35..1]" have no fanouts                                               ;
; GPIO      ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 935                         ;
;     CLR               ; 459                         ;
;     CLR SCLR          ; 83                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 1                           ;
;     ENA CLR           ; 176                         ;
;     ENA CLR SCLR      ; 97                          ;
;     ENA SLD           ; 10                          ;
;     SCLR              ; 17                          ;
;     SLD               ; 4                           ;
;     plain             ; 87                          ;
; arriav_io_obuf        ; 41                          ;
; arriav_lcell_comb     ; 837                         ;
;     arith             ; 242                         ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 222                         ;
;         2 data inputs ; 4                           ;
;         5 data inputs ; 10                          ;
;     normal            ; 563                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 109                         ;
;         3 data inputs ; 85                          ;
;         4 data inputs ; 85                          ;
;         5 data inputs ; 90                          ;
;         6 data inputs ; 175                         ;
;     shared            ; 32                          ;
;         2 data inputs ; 32                          ;
; boundary_port         ; 208                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 76                          ;
;                       ;                             ;
; Max LUT depth         ; 4.60                        ;
; Average LUT depth     ; 2.19                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Thu Apr 16 17:02:03 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off testCameraLink -c testCameraLink
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_clr/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_clr/test.v
    Info (12023): Found entity 1: test
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_clr/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_clr/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_clr/raw2rgb.v
    Info (12023): Found entity 1: RAW2RGB
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_clr/line_buffer.v
    Info (12023): Found entity 1: Line_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_clr/de2_115_clr.v
    Info (12023): Found entity 1: DE2_115_CLR
Info (12021): Found 2 design units, including 1 entities, in source file de2_115_clr/ccd_capture.vhd
    Info (12022): Found design unit 1: CCD_Capture-TERASIC
    Info (12023): Found entity 1: CCD_Capture
Info (12021): Found 1 design units, including 1 entities, in source file testcameralink.v
    Info (12023): Found entity 1: testCameraLink
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_clr/sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_clr/sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_clr/sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_clr/sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_clr/sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_clr/sdram_control/command.v
    Info (12023): Found entity 1: command
Warning (10236): Verilog HDL Implicit Net warning at testCameraLink.v(208): created implicit net for "my_LEDR"
Warning (10236): Verilog HDL Implicit Net warning at testCameraLink.v(209): created implicit net for "my_LEDG"
Warning (10236): Verilog HDL Implicit Net warning at testCameraLink.v(212): created implicit net for "HEX0"
Warning (10236): Verilog HDL Implicit Net warning at testCameraLink.v(213): created implicit net for "HEX1"
Warning (10236): Verilog HDL Implicit Net warning at testCameraLink.v(214): created implicit net for "HEX2"
Warning (10236): Verilog HDL Implicit Net warning at testCameraLink.v(215): created implicit net for "HEX3"
Warning (10236): Verilog HDL Implicit Net warning at testCameraLink.v(216): created implicit net for "HEX4"
Warning (10236): Verilog HDL Implicit Net warning at testCameraLink.v(217): created implicit net for "HEX5"
Warning (10236): Verilog HDL Implicit Net warning at testCameraLink.v(218): created implicit net for "HEX6"
Warning (10236): Verilog HDL Implicit Net warning at testCameraLink.v(219): created implicit net for "HEX7"
Warning (10236): Verilog HDL Implicit Net warning at testCameraLink.v(220): created implicit net for "UART_CTS"
Warning (10236): Verilog HDL Implicit Net warning at testCameraLink.v(221): created implicit net for "UART_RTS"
Warning (10236): Verilog HDL Implicit Net warning at testCameraLink.v(222): created implicit net for "UART_RXD"
Warning (10236): Verilog HDL Implicit Net warning at testCameraLink.v(223): created implicit net for "UART_TXD"
Warning (10236): Verilog HDL Implicit Net warning at testCameraLink.v(250): created implicit net for "GPIO"
Info (12127): Elaborating entity "testCameraLink" for the top level hierarchy
Warning (10034): Output port "LED" at testCameraLink.v(105) has no driver
Warning (10034): Output port "TEMP_CS_n" at testCameraLink.v(119) has no driver
Warning (10034): Output port "TEMP_DIN" at testCameraLink.v(120) has no driver
Warning (10034): Output port "TEMP_SCLK" at testCameraLink.v(122) has no driver
Warning (10034): Output port "DDR3_CK_p" at testCameraLink.v(139) has no driver
Warning (10034): Output port "DDR3_ODT" at testCameraLink.v(146) has no driver
Warning (10034): Output port "DDR3_RESET_n" at testCameraLink.v(148) has no driver
Info (12128): Elaborating entity "DE2_115_CLR" for hierarchy "DE2_115_CLR:cltest"
Warning (10034): Output port "LEDG" at DE2_115_CLR.v(151) has no driver
Warning (10034): Output port "LEDR[17..16]" at DE2_115_CLR.v(152) has no driver
Warning (10034): Output port "HEX0" at DE2_115_CLR.v(161) has no driver
Warning (10034): Output port "HEX1" at DE2_115_CLR.v(162) has no driver
Warning (10034): Output port "HEX2" at DE2_115_CLR.v(163) has no driver
Warning (10034): Output port "HEX3" at DE2_115_CLR.v(164) has no driver
Warning (10034): Output port "HEX4" at DE2_115_CLR.v(165) has no driver
Warning (10034): Output port "HEX5" at DE2_115_CLR.v(166) has no driver
Warning (10034): Output port "HEX6" at DE2_115_CLR.v(167) has no driver
Warning (10034): Output port "HEX7" at DE2_115_CLR.v(168) has no driver
Warning (10034): Output port "CLRRX2CC" at DE2_115_CLR.v(215) has no driver
Warning (10034): Output port "CLRRXCC" at DE2_115_CLR.v(221) has no driver
Warning (10034): Output port "UART_CTS" at DE2_115_CLR.v(171) has no driver
Warning (10034): Output port "UART_TXD" at DE2_115_CLR.v(174) has no driver
Warning (10034): Output port "I2C_SCLK" at DE2_115_CLR.v(187) has no driver
Warning (10034): Output port "CLRRX2CC_EN" at DE2_115_CLR.v(216) has no driver
Warning (10034): Output port "CLRRX2SERTC" at DE2_115_CLR.v(217) has no driver
Warning (10034): Output port "CLRRX2SERTC_EN" at DE2_115_CLR.v(218) has no driver
Warning (10034): Output port "CLRRX2SERTFG_EN" at DE2_115_CLR.v(220) has no driver
Warning (10034): Output port "CLRRXCC_EN" at DE2_115_CLR.v(222) has no driver
Warning (10034): Output port "CLRRXSERTC" at DE2_115_CLR.v(226) has no driver
Warning (10034): Output port "CLRRXSERTC_EN" at DE2_115_CLR.v(227) has no driver
Warning (10034): Output port "CLRRXSERTFG_EN" at DE2_115_CLR.v(229) has no driver
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "DE2_115_CLR:cltest|Reset_Delay:Reset_Delay_cmp"
Warning (10230): Verilog HDL assignment warning at reset_delay.v(22): truncated value with size 32 to match size of target (24)
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "DE2_115_CLR:cltest|CCD_Capture:CCD_Capture_cmp"
Info (12128): Elaborating entity "RAW2RGB" for hierarchy "DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp"
Info (12128): Elaborating entity "Line_Buffer" for hierarchy "DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component"
Info (12130): Elaborated megafunction instantiation "DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component"
Info (12133): Instantiated megafunction "DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "power_up_state" = "CLEARED"
    Info (12134): Parameter "tap_distance" = "640"
    Info (12134): Parameter "width" = "10"
Warning (287001): Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_bt41.tdf
    Info (12023): Found entity 1: shift_taps_bt41
Info (12128): Elaborating entity "shift_taps_bt41" for hierarchy "DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qpg1.tdf
    Info (12023): Found entity 1: altsyncram_qpg1
Info (12128): Elaborating entity "altsyncram_qpg1" for hierarchy "DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lmf.tdf
    Info (12023): Found entity 1: cntr_lmf
Info (12128): Elaborating entity "cntr_lmf" for hierarchy "DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_lmf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf
    Info (12023): Found entity 1: cmpr_pac
Info (12128): Elaborating entity "cmpr_pac" for hierarchy "DE2_115_CLR:cltest|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr4"
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7"
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_LENGTH", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (12128): Elaborating entity "control_interface" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|control_interface:u_control_interface"
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|command:u_command"
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "8"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_5on1.tdf
    Info (12023): Found entity 1: dcfifo_5on1
Info (12128): Elaborating entity "dcfifo_5on1" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf
    Info (12023): Found entity 1: a_gray2bin_g9b
Info (12128): Elaborating entity "a_gray2bin_g9b" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf
    Info (12023): Found entity 1: a_graycounter_fu6
Info (12128): Elaborating entity "a_graycounter_fu6" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_acc.tdf
    Info (12023): Found entity 1: a_graycounter_acc
Info (12128): Elaborating entity "a_graycounter_acc" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bq91.tdf
    Info (12023): Found entity 1: altsyncram_bq91
Info (12128): Elaborating entity "altsyncram_bq91" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|altsyncram_bq91:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_nc8
Info (12128): Elaborating entity "alt_synch_pipe_nc8" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_oc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_oc8
Info (12128): Elaborating entity "alt_synch_pipe_oc8" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_oc8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_id9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf
    Info (12023): Found entity 1: cmpr_1v5
Info (12128): Elaborating entity "cmpr_1v5" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cmpr_1v5:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nsd.tdf
    Info (12023): Found entity 1: cntr_nsd
Info (12128): Elaborating entity "cntr_nsd" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cntr_nsd:cntr_b"
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ton1.tdf
    Info (12023): Found entity 1: dcfifo_ton1
Info (12128): Elaborating entity "dcfifo_ton1" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_eu6.tdf
    Info (12023): Found entity 1: a_graycounter_eu6
Info (12128): Elaborating entity "a_graycounter_eu6" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf
    Info (12023): Found entity 1: a_graycounter_bcc
Info (12128): Elaborating entity "a_graycounter_bcc" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cq91.tdf
    Info (12023): Found entity 1: altsyncram_cq91
Info (12128): Elaborating entity "altsyncram_cq91" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_pc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_pc8
Info (12128): Elaborating entity "alt_synch_pipe_pc8" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_pc8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_pc8:rs_dgwp|dffpipe_jd9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qc8
Info (12128): Elaborating entity "alt_synch_pipe_qc8" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info (12023): Found entity 1: dffpipe_kd9
Info (12128): Elaborating entity "dffpipe_kd9" for hierarchy "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "DE2_115_CLR:cltest|VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(138): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(141): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(144): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(201): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(227): truncated value with size 32 to match size of target (13)
Info (12128): Elaborating entity "sdram_pll" for hierarchy "DE2_115_CLR:cltest|sdram_pll:u6"
Info (12128): Elaborating entity "altpll" for hierarchy "DE2_115_CLR:cltest|sdram_pll:u6|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "DE2_115_CLR:cltest|sdram_pll:u6|altpll:altpll_component"
Info (12133): Instantiated megafunction "DE2_115_CLR:cltest|sdram_pll:u6|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "5"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "4"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_1t13.tdf
    Info (12023): Found entity 1: altpll_1t13
Info (12128): Elaborating entity "altpll_1t13" for hierarchy "DE2_115_CLR:cltest|sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated"
Warning (12161): Node "DE2_115_CLR:cltest|GPIO[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "DE2_115_CLR:cltest|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram|q_b[15]"
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "DE2_115_CLR:cltest|sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|clk[2]"
        Warning (14320): Synthesized away node "DE2_115_CLR:cltest|sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|clk[4]"
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "SI5338_SDA" has no driver
    Warning (13040): Bidir "DDR3_DQS_n[0]" has no driver
    Warning (13040): Bidir "DDR3_DQS_n[1]" has no driver
    Warning (13040): Bidir "DDR3_DQS_n[2]" has no driver
    Warning (13040): Bidir "DDR3_DQS_n[3]" has no driver
    Warning (13040): Bidir "DDR3_DQS_p[0]" has no driver
    Warning (13040): Bidir "DDR3_DQS_p[1]" has no driver
    Warning (13040): Bidir "DDR3_DQS_p[2]" has no driver
    Warning (13040): Bidir "DDR3_DQS_p[3]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13008): TRI or OPNDRN buffers permanently disabled
    Warning (13010): Node "DDR3_DQS_n[0]~synth"
    Warning (13010): Node "DDR3_DQS_n[1]~synth"
    Warning (13010): Node "DDR3_DQS_n[2]~synth"
    Warning (13010): Node "DDR3_DQS_n[3]~synth"
    Warning (13010): Node "DDR3_DQS_p[0]~synth"
    Warning (13010): Node "DDR3_DQS_p[1]~synth"
    Warning (13010): Node "DDR3_DQS_p[2]~synth"
    Warning (13010): Node "DDR3_DQS_p[3]~synth"
    Warning (13010): Node "SI5338_SDA~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND
    Warning (13410): Pin "LED[1]" is stuck at GND
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
    Warning (13410): Pin "SI5338_SCL" is stuck at GND
    Warning (13410): Pin "TEMP_CS_n" is stuck at GND
    Warning (13410): Pin "TEMP_DIN" is stuck at GND
    Warning (13410): Pin "TEMP_SCLK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_n" is stuck at GND
    Warning (13410): Pin "DDR3_A[12]" is stuck at GND
    Warning (13410): Pin "DDR3_A[13]" is stuck at GND
    Warning (13410): Pin "DDR3_A[14]" is stuck at GND
    Warning (13410): Pin "DDR3_BA[2]" is stuck at GND
    Warning (13410): Pin "DDR3_CK_p" is stuck at GND
    Warning (13410): Pin "DDR3_ODT" is stuck at GND
    Warning (13410): Pin "DDR3_RESET_n" is stuck at GND
    Warning (13410): Pin "RX2CC[1]" is stuck at GND
    Warning (13410): Pin "RX2CC[2]" is stuck at GND
    Warning (13410): Pin "RX2CC[3]" is stuck at GND
    Warning (13410): Pin "RX2CC[4]" is stuck at GND
    Warning (13410): Pin "RX2CC_EN" is stuck at GND
    Warning (13410): Pin "RX2SERTC" is stuck at GND
    Warning (13410): Pin "RX2SERTC_EN" is stuck at GND
    Warning (13410): Pin "RX2SERTFG_EN" is stuck at GND
    Warning (13410): Pin "RXCC[1]" is stuck at GND
    Warning (13410): Pin "RXCC[2]" is stuck at GND
    Warning (13410): Pin "RXCC[3]" is stuck at GND
    Warning (13410): Pin "RXCC[4]" is stuck at GND
    Warning (13410): Pin "RXCC_EN" is stuck at GND
    Warning (13410): Pin "RXSERTC" is stuck at GND
    Warning (13410): Pin "RXSERTC_EN" is stuck at GND
    Warning (13410): Pin "RXSERTFG_EN" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 29 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/quentin/Quartus/testCameraLink/testCameraLink.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance DE2_115_CLR:cltest|sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll4. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance DE2_115_CLR:cltest|sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance DE2_115_CLR:cltest|sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning (21074): Design contains 68 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "OSC_50_B3B"
    Warning (15610): No output dependent on input pin "OSC_50_B5B"
    Warning (15610): No output dependent on input pin "OSC_50_B8A"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "RESET_n"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "TEMP_DOUT"
    Warning (15610): No output dependent on input pin "DDR3_RZQ"
    Warning (15610): No output dependent on input pin "RX_BASE[0]"
    Warning (15610): No output dependent on input pin "RX_BASE[1]"
    Warning (15610): No output dependent on input pin "RX_BASE[2]"
    Warning (15610): No output dependent on input pin "RX_BASE[3]"
    Warning (15610): No output dependent on input pin "RX_BASE[4]"
    Warning (15610): No output dependent on input pin "RX_BASE[5]"
    Warning (15610): No output dependent on input pin "RX_BASE[6]"
    Warning (15610): No output dependent on input pin "RX_BASE[7]"
    Warning (15610): No output dependent on input pin "RX_BASE[8]"
    Warning (15610): No output dependent on input pin "RX_BASE[9]"
    Warning (15610): No output dependent on input pin "RX_BASE[10]"
    Warning (15610): No output dependent on input pin "RX_BASE[11]"
    Warning (15610): No output dependent on input pin "RX_BASE[12]"
    Warning (15610): No output dependent on input pin "RX_BASE[13]"
    Warning (15610): No output dependent on input pin "RX_BASE[14]"
    Warning (15610): No output dependent on input pin "RX_BASE[15]"
    Warning (15610): No output dependent on input pin "RX_BASE[16]"
    Warning (15610): No output dependent on input pin "RX_BASE[17]"
    Warning (15610): No output dependent on input pin "RX_BASE[18]"
    Warning (15610): No output dependent on input pin "RX_BASE[19]"
    Warning (15610): No output dependent on input pin "RX_BASE[20]"
    Warning (15610): No output dependent on input pin "RX_BASE[21]"
    Warning (15610): No output dependent on input pin "RX_BASE[22]"
    Warning (15610): No output dependent on input pin "RX_BASE[23]"
    Warning (15610): No output dependent on input pin "RX_BASE[24]"
    Warning (15610): No output dependent on input pin "RX_BASE[25]"
    Warning (15610): No output dependent on input pin "RX_BASE[26]"
    Warning (15610): No output dependent on input pin "RX_BASE[27]"
    Warning (15610): No output dependent on input pin "RX_FULL10_HSMC"
    Warning (15610): No output dependent on input pin "RX_FULL11_HSMC"
    Warning (15610): No output dependent on input pin "RX_FULL12_HSMC"
    Warning (15610): No output dependent on input pin "RX_FULL13_HSMC"
    Warning (15610): No output dependent on input pin "RX_FULL14_HSMC"
    Warning (15610): No output dependent on input pin "RX_FULL27_HSMC"
    Warning (15610): No output dependent on input pin "RX_FULL9_HSMC"
    Warning (15610): No output dependent on input pin "RX_MEDIUM[9]"
    Warning (15610): No output dependent on input pin "RX_MEDIUM[10]"
    Warning (15610): No output dependent on input pin "RX_MEDIUM[11]"
    Warning (15610): No output dependent on input pin "RX_MEDIUM[12]"
    Warning (15610): No output dependent on input pin "RX_MEDIUM[13]"
    Warning (15610): No output dependent on input pin "RX_MEDIUM[14]"
    Warning (15610): No output dependent on input pin "RX_MEDIUM[15]"
    Warning (15610): No output dependent on input pin "RX_MEDIUM[16]"
    Warning (15610): No output dependent on input pin "RX_MEDIUM[17]"
    Warning (15610): No output dependent on input pin "RX_MEDIUM[18]"
    Warning (15610): No output dependent on input pin "RX_MEDIUM[19]"
    Warning (15610): No output dependent on input pin "RX_MEDIUM[20]"
    Warning (15610): No output dependent on input pin "RX_MEDIUM[21]"
    Warning (15610): No output dependent on input pin "RX_MEDIUM[22]"
    Warning (15610): No output dependent on input pin "RX_MEDIUM[23]"
    Warning (15610): No output dependent on input pin "RX_MEDIUM[26]"
    Warning (15610): No output dependent on input pin "RX2SERTFG"
    Warning (15610): No output dependent on input pin "RXCLK_BASE"
    Warning (15610): No output dependent on input pin "RXCLK_FULL"
    Warning (15610): No output dependent on input pin "RXSERTFG"
Info (21057): Implemented 1567 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 83 input pins
    Info (21059): Implemented 84 output pins
    Info (21060): Implemented 41 bidirectional pins
    Info (21061): Implemented 1280 logic cells
    Info (21064): Implemented 76 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 209 warnings
    Info: Peak virtual memory: 731 megabytes
    Info: Processing ended: Thu Apr 16 17:02:30 2015
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:50


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/quentin/Quartus/testCameraLink/testCameraLink.map.smsg.


