{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660254688294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660254688301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 12 00:51:28 2022 " "Processing started: Fri Aug 12 00:51:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660254688301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254688301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add_databeth -c add_databeth " "Command: quartus_map --read_settings_files=on --write_settings_files=off add_databeth -c add_databeth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254688301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1660254688869 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1660254688869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_databeth.v 1 1 " "Found 1 design units, including 1 entities, in source file add_databeth.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_datapath " "Found entity 1: add_datapath" {  } { { "add_databeth.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_databeth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660254700824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_control.v 1 1 " "Found 1 design units, including 1 entities, in source file add_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_control " "Found entity 1: add_control" {  } { { "add_control.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660254700826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_main.v 1 1 " "Found 1 design units, including 1 entities, in source file add_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_main " "Found entity 1: add_main" {  } { { "add_main.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_main.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660254700830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_tb " "Found entity 1: add_tb" {  } { { "add_tb.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660254700833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file add_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_fsm " "Found entity 1: add_fsm" {  } { { "add_fsm.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660254700839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700839 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add_main " "Elaborating entity \"add_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1660254700862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_datapath add_datapath:data " "Elaborating entity \"add_datapath\" for hierarchy \"add_datapath:data\"" {  } { { "add_main.v" "data" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_main.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660254700880 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "to_xi add_databeth.v(39) " "Verilog HDL Always Construct warning at add_databeth.v(39): inferring latch(es) for variable \"to_xi\", which holds its previous value in one or more paths through the always construct" {  } { { "add_databeth.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_databeth.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1660254700882 "|add_main|add_datapath:data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "to_yi add_databeth.v(39) " "Verilog HDL Always Construct warning at add_databeth.v(39): inferring latch(es) for variable \"to_yi\", which holds its previous value in one or more paths through the always construct" {  } { { "add_databeth.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_databeth.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1660254700882 "|add_main|add_datapath:data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result add_databeth.v(39) " "Verilog HDL Always Construct warning at add_databeth.v(39): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "add_databeth.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_databeth.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1660254700882 "|add_main|add_datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] add_databeth.v(55) " "Inferred latch for \"result\[0\]\" at add_databeth.v(55)" {  } { { "add_databeth.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_databeth.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700883 "|add_main|add_datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] add_databeth.v(55) " "Inferred latch for \"result\[1\]\" at add_databeth.v(55)" {  } { { "add_databeth.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_databeth.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700883 "|add_main|add_datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] add_databeth.v(55) " "Inferred latch for \"result\[2\]\" at add_databeth.v(55)" {  } { { "add_databeth.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_databeth.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700883 "|add_main|add_datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] add_databeth.v(55) " "Inferred latch for \"result\[3\]\" at add_databeth.v(55)" {  } { { "add_databeth.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_databeth.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700883 "|add_main|add_datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] add_databeth.v(55) " "Inferred latch for \"result\[4\]\" at add_databeth.v(55)" {  } { { "add_databeth.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_databeth.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700883 "|add_main|add_datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] add_databeth.v(55) " "Inferred latch for \"result\[5\]\" at add_databeth.v(55)" {  } { { "add_databeth.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_databeth.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700883 "|add_main|add_datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_yi\[0\] add_databeth.v(55) " "Inferred latch for \"to_yi\[0\]\" at add_databeth.v(55)" {  } { { "add_databeth.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_databeth.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700883 "|add_main|add_datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_yi\[1\] add_databeth.v(55) " "Inferred latch for \"to_yi\[1\]\" at add_databeth.v(55)" {  } { { "add_databeth.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_databeth.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700883 "|add_main|add_datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_yi\[2\] add_databeth.v(55) " "Inferred latch for \"to_yi\[2\]\" at add_databeth.v(55)" {  } { { "add_databeth.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_databeth.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700884 "|add_main|add_datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_yi\[3\] add_databeth.v(55) " "Inferred latch for \"to_yi\[3\]\" at add_databeth.v(55)" {  } { { "add_databeth.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_databeth.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700884 "|add_main|add_datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_yi\[4\] add_databeth.v(55) " "Inferred latch for \"to_yi\[4\]\" at add_databeth.v(55)" {  } { { "add_databeth.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_databeth.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700884 "|add_main|add_datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_yi\[5\] add_databeth.v(55) " "Inferred latch for \"to_yi\[5\]\" at add_databeth.v(55)" {  } { { "add_databeth.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_databeth.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700884 "|add_main|add_datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_xi\[0\] add_databeth.v(55) " "Inferred latch for \"to_xi\[0\]\" at add_databeth.v(55)" {  } { { "add_databeth.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_databeth.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700884 "|add_main|add_datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_xi\[1\] add_databeth.v(55) " "Inferred latch for \"to_xi\[1\]\" at add_databeth.v(55)" {  } { { "add_databeth.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_databeth.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700884 "|add_main|add_datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_xi\[2\] add_databeth.v(55) " "Inferred latch for \"to_xi\[2\]\" at add_databeth.v(55)" {  } { { "add_databeth.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_databeth.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700884 "|add_main|add_datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_xi\[3\] add_databeth.v(55) " "Inferred latch for \"to_xi\[3\]\" at add_databeth.v(55)" {  } { { "add_databeth.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_databeth.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700884 "|add_main|add_datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_xi\[4\] add_databeth.v(55) " "Inferred latch for \"to_xi\[4\]\" at add_databeth.v(55)" {  } { { "add_databeth.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_databeth.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700884 "|add_main|add_datapath:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_xi\[5\] add_databeth.v(55) " "Inferred latch for \"to_xi\[5\]\" at add_databeth.v(55)" {  } { { "add_databeth.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_databeth.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254700884 "|add_main|add_datapath:data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_control add_control:cont " "Elaborating entity \"add_control\" for hierarchy \"add_control:cont\"" {  } { { "add_main.v" "cont" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_main.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660254700894 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "add_control.v(77) " "Verilog HDL Case Statement warning at add_control.v(77): incomplete case statement has no default case item" {  } { { "add_control.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_control.v" 77 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1660254700896 "|add_main|add_control:cont"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "add_control.v(77) " "Verilog HDL Case Statement information at add_control.v(77): all case item expressions in this case statement are onehot" {  } { { "add_control.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/021_project/add_control.v" 77 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1660254700896 "|add_main|add_control:cont"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1660254701527 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1660254701870 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1660254702133 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660254702133 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1660254702190 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1660254702190 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1660254702190 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1660254702190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660254702216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 12 00:51:42 2022 " "Processing ended: Fri Aug 12 00:51:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660254702216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660254702216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660254702216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660254702216 ""}
