Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Mon Apr 29 03:23:15 2024
| Host         : ece428lab running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hwpq_test_timing_summary_routed.rpt -pb hwpq_test_timing_summary_routed.pb -rpx hwpq_test_timing_summary_routed.rpx -warn_on_violation
| Design       : hwpq_test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.562        0.000                      0                  385        0.178        0.000                      0                  385        4.750        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.562        0.000                      0                  385        0.178        0.000                      0                  385        4.750        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/addr2_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 1.705ns (24.275%)  route 5.319ns (75.725%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 16.928 - 12.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.706     5.308    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/clk_IBUF_BUFG
    SLICE_X4Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/addr2_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/addr2_r_reg[0]/Q
                         net (fo=18, routed)          1.346     7.110    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_6_11/ADDRC0
    SLICE_X8Y109         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.234 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_6_11/RAMC_D1/O
                         net (fo=10, routed)          1.376     8.611    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/dout2[3]
    SLICE_X7Y113         LUT4 (Prop_lut4_I3_O)        0.124     8.735 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/a_gt_b_carry_i_7/O
                         net (fo=1, routed)           0.000     8.735    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/KCMP2/S[1]
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.285 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/KCMP2/a_gt_b_carry/CO[3]
                         net (fo=5, routed)           0.875    10.160    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/q_reg[key][7][0]
    SLICE_X5Y111         LUT5 (Prop_lut5_I1_O)        0.119    10.279 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/ram_array_reg_0_3_0_5_i_9/O
                         net (fo=16, routed)          1.078    11.357    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/sel_b[1]
    SLICE_X12Y109        LUT5 (Prop_lut5_I3_O)        0.332    11.689 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/ram_array_reg_0_3_0_5_i_2__0/O
                         net (fo=1, routed)           0.643    12.332    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/DIA1
    SLICE_X8Y110         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.506    16.928    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/WCLK
    SLICE_X8Y110         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.259    17.187    
                         clock uncertainty           -0.035    17.152    
    SLICE_X8Y110         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    16.894    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.894    
                         arrival time                         -12.332    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/addr2_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.791ns  (logic 1.705ns (25.106%)  route 5.086ns (74.894%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 16.928 - 12.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.706     5.308    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/clk_IBUF_BUFG
    SLICE_X4Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/addr2_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/addr2_r_reg[0]/Q
                         net (fo=18, routed)          1.346     7.110    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_6_11/ADDRC0
    SLICE_X8Y109         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.234 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_6_11/RAMC_D1/O
                         net (fo=10, routed)          1.376     8.611    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/dout2[3]
    SLICE_X7Y113         LUT4 (Prop_lut4_I3_O)        0.124     8.735 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/a_gt_b_carry_i_7/O
                         net (fo=1, routed)           0.000     8.735    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/KCMP2/S[1]
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.285 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/KCMP2/a_gt_b_carry/CO[3]
                         net (fo=5, routed)           0.875    10.160    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/q_reg[key][7][0]
    SLICE_X5Y111         LUT5 (Prop_lut5_I1_O)        0.119    10.279 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/ram_array_reg_0_3_0_5_i_9/O
                         net (fo=16, routed)          0.799    11.077    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/sel_b[1]
    SLICE_X12Y110        LUT5 (Prop_lut5_I3_O)        0.332    11.409 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/ram_array_reg_0_3_0_5_i_3__0/O
                         net (fo=1, routed)           0.690    12.099    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/DIA0
    SLICE_X8Y110         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.506    16.928    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/WCLK
    SLICE_X8Y110         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.259    17.187    
                         clock uncertainty           -0.035    17.152    
    SLICE_X8Y110         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    16.991    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         16.991    
                         arrival time                         -12.099    
  -------------------------------------------------------------------
                         slack                                  4.891    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/addr2_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 1.705ns (25.491%)  route 4.984ns (74.509%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 16.928 - 12.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.706     5.308    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/clk_IBUF_BUFG
    SLICE_X4Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/addr2_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/addr2_r_reg[0]/Q
                         net (fo=18, routed)          1.346     7.110    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_6_11/ADDRC0
    SLICE_X8Y109         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.234 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_6_11/RAMC_D1/O
                         net (fo=10, routed)          1.376     8.611    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/dout2[3]
    SLICE_X7Y113         LUT4 (Prop_lut4_I3_O)        0.124     8.735 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/a_gt_b_carry_i_7/O
                         net (fo=1, routed)           0.000     8.735    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/KCMP2/S[1]
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.285 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/KCMP2/a_gt_b_carry/CO[3]
                         net (fo=5, routed)           0.875    10.160    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/q_reg[key][7][0]
    SLICE_X5Y111         LUT5 (Prop_lut5_I1_O)        0.119    10.279 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/ram_array_reg_0_3_0_5_i_9/O
                         net (fo=16, routed)          0.898    11.177    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/sel_b[1]
    SLICE_X10Y111        LUT5 (Prop_lut5_I3_O)        0.332    11.509 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/ram_array_reg_0_3_0_5_i_6__0/O
                         net (fo=1, routed)           0.488    11.997    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/DIC1
    SLICE_X8Y110         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.506    16.928    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/WCLK
    SLICE_X8Y110         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.259    17.187    
                         clock uncertainty           -0.035    17.152    
    SLICE_X8Y110         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    16.903    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.903    
                         arrival time                         -11.997    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/addr2_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.708ns  (logic 1.705ns (25.418%)  route 5.003ns (74.582%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 16.928 - 12.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.706     5.308    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/clk_IBUF_BUFG
    SLICE_X4Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/addr2_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/addr2_r_reg[0]/Q
                         net (fo=18, routed)          1.346     7.110    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_6_11/ADDRC0
    SLICE_X8Y109         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.234 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_6_11/RAMC_D1/O
                         net (fo=10, routed)          1.376     8.611    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/dout2[3]
    SLICE_X7Y113         LUT4 (Prop_lut4_I3_O)        0.124     8.735 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/a_gt_b_carry_i_7/O
                         net (fo=1, routed)           0.000     8.735    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/KCMP2/S[1]
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.285 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/KCMP2/a_gt_b_carry/CO[3]
                         net (fo=5, routed)           0.875    10.160    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/q_reg[key][7][0]
    SLICE_X5Y111         LUT5 (Prop_lut5_I1_O)        0.119    10.279 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/ram_array_reg_0_3_0_5_i_9/O
                         net (fo=16, routed)          0.917    11.196    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/sel_b[1]
    SLICE_X11Y110        LUT5 (Prop_lut5_I3_O)        0.332    11.528 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/ram_array_reg_0_3_0_5_i_4__0/O
                         net (fo=1, routed)           0.488    12.016    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/DIB1
    SLICE_X8Y110         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.506    16.928    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/WCLK
    SLICE_X8Y110         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism              0.259    17.187    
                         clock uncertainty           -0.035    17.152    
    SLICE_X8Y110         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    16.924    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         16.924    
                         arrival time                         -12.016    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/addr2_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 1.705ns (25.612%)  route 4.952ns (74.388%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 16.926 - 12.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.706     5.308    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/clk_IBUF_BUFG
    SLICE_X4Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/addr2_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/addr2_r_reg[0]/Q
                         net (fo=18, routed)          1.346     7.110    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_6_11/ADDRC0
    SLICE_X8Y109         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.234 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_6_11/RAMC_D1/O
                         net (fo=10, routed)          1.376     8.611    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/dout2[3]
    SLICE_X7Y113         LUT4 (Prop_lut4_I3_O)        0.124     8.735 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/a_gt_b_carry_i_7/O
                         net (fo=1, routed)           0.000     8.735    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/KCMP2/S[1]
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.285 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/KCMP2/a_gt_b_carry/CO[3]
                         net (fo=5, routed)           0.875    10.160    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/q_reg[key][7][0]
    SLICE_X5Y111         LUT5 (Prop_lut5_I1_O)        0.119    10.279 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/ram_array_reg_0_3_0_5_i_9/O
                         net (fo=16, routed)          0.742    11.021    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/sel_b[1]
    SLICE_X9Y112         LUT5 (Prop_lut5_I1_O)        0.332    11.353 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/ram_array_reg_0_3_6_11_i_3__0/O
                         net (fo=1, routed)           0.612    11.965    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_6_11/DIB1
    SLICE_X8Y112         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.504    16.926    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_6_11/WCLK
    SLICE_X8Y112         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.259    17.185    
                         clock uncertainty           -0.035    17.150    
    SLICE_X8Y112         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    16.922    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         16.922    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/addr2_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 1.705ns (25.862%)  route 4.888ns (74.138%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 16.926 - 12.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.706     5.308    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/clk_IBUF_BUFG
    SLICE_X4Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/addr2_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/addr2_r_reg[0]/Q
                         net (fo=18, routed)          1.346     7.110    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_6_11/ADDRC0
    SLICE_X8Y109         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.234 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_6_11/RAMC_D1/O
                         net (fo=10, routed)          1.376     8.611    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/dout2[3]
    SLICE_X7Y113         LUT4 (Prop_lut4_I3_O)        0.124     8.735 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/a_gt_b_carry_i_7/O
                         net (fo=1, routed)           0.000     8.735    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/KCMP2/S[1]
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.285 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/KCMP2/a_gt_b_carry/CO[3]
                         net (fo=5, routed)           0.875    10.160    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/q_reg[key][7][0]
    SLICE_X5Y111         LUT5 (Prop_lut5_I1_O)        0.119    10.279 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/ram_array_reg_0_3_0_5_i_9/O
                         net (fo=16, routed)          0.762    11.041    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/sel_b[1]
    SLICE_X10Y112        LUT5 (Prop_lut5_I3_O)        0.332    11.373 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/ram_array_reg_0_3_6_11_i_2__0/O
                         net (fo=1, routed)           0.528    11.901    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_6_11/DIA0
    SLICE_X8Y112         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.504    16.926    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_6_11/WCLK
    SLICE_X8Y112         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.259    17.185    
                         clock uncertainty           -0.035    17.150    
    SLICE_X8Y112         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    16.989    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         16.989    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/addr2_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 1.705ns (26.055%)  route 4.839ns (73.945%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 16.928 - 12.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.706     5.308    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/clk_IBUF_BUFG
    SLICE_X4Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/addr2_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/addr2_r_reg[0]/Q
                         net (fo=18, routed)          1.346     7.110    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_6_11/ADDRC0
    SLICE_X8Y109         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.234 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_6_11/RAMC_D1/O
                         net (fo=10, routed)          1.376     8.611    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/dout2[3]
    SLICE_X7Y113         LUT4 (Prop_lut4_I3_O)        0.124     8.735 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/a_gt_b_carry_i_7/O
                         net (fo=1, routed)           0.000     8.735    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/KCMP2/S[1]
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.285 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/KCMP2/a_gt_b_carry/CO[3]
                         net (fo=5, routed)           0.875    10.160    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/q_reg[key][7][0]
    SLICE_X5Y111         LUT5 (Prop_lut5_I1_O)        0.119    10.279 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/ram_array_reg_0_3_0_5_i_9/O
                         net (fo=16, routed)          1.052    11.330    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/sel_b[1]
    SLICE_X9Y110         LUT5 (Prop_lut5_I3_O)        0.332    11.662 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/ram_array_reg_0_3_0_5_i_5__0/O
                         net (fo=1, routed)           0.190    11.852    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/DIB0
    SLICE_X8Y110         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.506    16.928    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/WCLK
    SLICE_X8Y110         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.259    17.187    
                         clock uncertainty           -0.035    17.152    
    SLICE_X8Y110         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    16.967    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         16.967    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/addr2_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/q_reg[value][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 1.612ns (24.824%)  route 4.882ns (75.175%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 16.932 - 12.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.706     5.308    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/addr2_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/addr2_r_reg[0]/Q
                         net (fo=18, routed)          1.505     7.269    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_6_11/ADDRB0
    SLICE_X8Y112         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.421 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_6_11/RAMB/O
                         net (fo=8, routed)           0.846     8.267    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/in6[0]
    SLICE_X7Y112         LUT4 (Prop_lut4_I1_O)        0.348     8.615 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/a_gt_b_carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.615    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/KCMP/S[0]
    SLICE_X7Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.147 f  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/KCMP/a_gt_b_carry/CO[3]
                         net (fo=8, routed)           1.449    10.595    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/CO[0]
    SLICE_X3Y110         LUT6 (Prop_lut6_I5_O)        0.124    10.719 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/q[key][7]_i_1/O
                         net (fo=16, routed)          1.083    11.802    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/E[0]
    SLICE_X11Y108        FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/q_reg[value][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.510    16.932    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/clk_IBUF_BUFG
    SLICE_X11Y108        FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/q_reg[value][2]/C
                         clock pessimism              0.259    17.191    
                         clock uncertainty           -0.035    17.156    
    SLICE_X11Y108        FDRE (Setup_fdre_C_CE)      -0.205    16.951    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/q_reg[value][2]
  -------------------------------------------------------------------
                         required time                         16.951    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/addr2_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/q_reg[value][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 1.612ns (24.824%)  route 4.882ns (75.175%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 16.932 - 12.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.706     5.308    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/addr2_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/addr2_r_reg[0]/Q
                         net (fo=18, routed)          1.505     7.269    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_6_11/ADDRB0
    SLICE_X8Y112         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.421 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_6_11/RAMB/O
                         net (fo=8, routed)           0.846     8.267    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/in6[0]
    SLICE_X7Y112         LUT4 (Prop_lut4_I1_O)        0.348     8.615 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/a_gt_b_carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.615    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/KCMP/S[0]
    SLICE_X7Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.147 f  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/KCMP/a_gt_b_carry/CO[3]
                         net (fo=8, routed)           1.449    10.595    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/CO[0]
    SLICE_X3Y110         LUT6 (Prop_lut6_I5_O)        0.124    10.719 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/q[key][7]_i_1/O
                         net (fo=16, routed)          1.083    11.802    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/E[0]
    SLICE_X11Y108        FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/q_reg[value][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.510    16.932    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/clk_IBUF_BUFG
    SLICE_X11Y108        FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/q_reg[value][3]/C
                         clock pessimism              0.259    17.191    
                         clock uncertainty           -0.035    17.156    
    SLICE_X11Y108        FDRE (Setup_fdre_C_CE)      -0.205    16.951    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/q_reg[value][3]
  -------------------------------------------------------------------
                         required time                         16.951    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/addr2_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/q_reg[value][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 1.612ns (24.824%)  route 4.882ns (75.175%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 16.932 - 12.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.706     5.308    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/addr2_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/addr2_r_reg[0]/Q
                         net (fo=18, routed)          1.505     7.269    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_6_11/ADDRB0
    SLICE_X8Y112         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.421 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_6_11/RAMB/O
                         net (fo=8, routed)           0.846     8.267    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/in6[0]
    SLICE_X7Y112         LUT4 (Prop_lut4_I1_O)        0.348     8.615 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/a_gt_b_carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.615    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/KCMP/S[0]
    SLICE_X7Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.147 f  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/KCMP/a_gt_b_carry/CO[3]
                         net (fo=8, routed)           1.449    10.595    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/CO[0]
    SLICE_X3Y110         LUT6 (Prop_lut6_I5_O)        0.124    10.719 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/q[key][7]_i_1/O
                         net (fo=16, routed)          1.083    11.802    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/E[0]
    SLICE_X11Y108        FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/q_reg[value][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.510    16.932    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/clk_IBUF_BUFG
    SLICE_X11Y108        FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/q_reg[value][7]/C
                         clock pessimism              0.259    17.191    
                         clock uncertainty           -0.035    17.156    
    SLICE_X11Y108        FDRE (Setup_fdre_C_CE)      -0.205    16.951    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/q_reg[value][7]
  -------------------------------------------------------------------
                         required time                         16.951    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                  5.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/EMPTYFF/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.597     1.516    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/clk_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.126     1.783    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/state[2]
    SLICE_X2Y109         LUT6 (Prop_lut6_I3_O)        0.045     1.828 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.828    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/EMPTYFF/q_reg_0
    SLICE_X2Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/EMPTYFF/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.870     2.035    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/EMPTYFF/clk_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/EMPTYFF/q_reg/C
                         clock pessimism             -0.505     1.529    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.121     1.650    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/EMPTYFF/q_reg
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.164ns (30.577%)  route 0.372ns (69.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.597     1.516    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/clk_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/Q
                         net (fo=39, routed)          0.372     2.053    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/ADDRD0
    SLICE_X6Y109         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.866     2.032    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/WCLK
    SLICE_X6Y109         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMA/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X6Y109         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.862    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.164ns (30.577%)  route 0.372ns (69.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.597     1.516    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/clk_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/Q
                         net (fo=39, routed)          0.372     2.053    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/ADDRD0
    SLICE_X6Y109         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.866     2.032    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/WCLK
    SLICE_X6Y109         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMA_D1/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X6Y109         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.862    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.164ns (30.577%)  route 0.372ns (69.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.597     1.516    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/clk_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/Q
                         net (fo=39, routed)          0.372     2.053    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/ADDRD0
    SLICE_X6Y109         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.866     2.032    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/WCLK
    SLICE_X6Y109         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMB/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X6Y109         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.862    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.164ns (30.577%)  route 0.372ns (69.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.597     1.516    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/clk_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/Q
                         net (fo=39, routed)          0.372     2.053    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/ADDRD0
    SLICE_X6Y109         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.866     2.032    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/WCLK
    SLICE_X6Y109         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMB_D1/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X6Y109         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.862    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.164ns (30.577%)  route 0.372ns (69.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.597     1.516    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/clk_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/Q
                         net (fo=39, routed)          0.372     2.053    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/ADDRD0
    SLICE_X6Y109         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.866     2.032    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/WCLK
    SLICE_X6Y109         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMC/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X6Y109         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.862    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.164ns (30.577%)  route 0.372ns (69.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.597     1.516    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/clk_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/Q
                         net (fo=39, routed)          0.372     2.053    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/ADDRD0
    SLICE_X6Y109         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.866     2.032    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/WCLK
    SLICE_X6Y109         RAMD32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMC_D1/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X6Y109         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.862    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.164ns (30.577%)  route 0.372ns (69.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.597     1.516    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/clk_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/Q
                         net (fo=39, routed)          0.372     2.053    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/ADDRD0
    SLICE_X6Y109         RAMS32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.866     2.032    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/WCLK
    SLICE_X6Y109         RAMS32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMD/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X6Y109         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.862    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.164ns (30.577%)  route 0.372ns (69.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.597     1.516    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/clk_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/ADRCNT/wr_addr_reg[0]/Q
                         net (fo=39, routed)          0.372     2.053    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/ADDRD0
    SLICE_X6Y109         RAMS32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.866     2.032    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/WCLK
    SLICE_X6Y109         RAMS32                                       r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMD_D1/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X6Y109         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.862    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg_0_3_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 LFSR/q_int_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_int_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.560%)  route 0.131ns (44.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.568     1.487    LFSR/clk_IBUF_BUFG
    SLICE_X10Y108        FDSE                                         r  LFSR/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDSE (Prop_fdse_C_Q)         0.164     1.651 r  LFSR/q_int_reg[1]/Q
                         net (fo=4, routed)           0.131     1.783    LFSR/Q[6]
    SLICE_X11Y109        FDSE                                         r  LFSR/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.839     2.004    LFSR/clk_IBUF_BUFG
    SLICE_X11Y109        FDSE                                         r  LFSR/q_int_reg[2]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X11Y109        FDSE (Hold_fdse_C_D)         0.075     1.578    LFSR/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         12.000      9.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         12.000      11.000     SLICE_X2Y107    CTL/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.000      11.000     SLICE_X2Y107    CTL/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.000      11.000     SLICE_X10Y107   CTR/q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.000      11.000     SLICE_X11Y107   CTR/q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.000      11.000     SLICE_X11Y107   CTR/q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.000      11.000     SLICE_X11Y107   CTR/q_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.000      11.000     SLICE_X11Y107   CTR/q_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.000      11.000     SLICE_X11Y107   CTR/q_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.000      11.000     SLICE_X10Y108   CTR/q_reg[6]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X8Y110    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X8Y110    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X8Y110    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X8Y110    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X8Y110    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X8Y110    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X8Y110    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X8Y110    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X8Y110    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X8Y110    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X8Y110    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X8Y110    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X8Y110    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X8Y110    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X8Y110    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X8Y110    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X8Y110    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X8Y110    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X8Y110    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X8Y110    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            segs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.673ns  (logic 4.916ns (31.367%)  route 10.757ns (68.633%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.964     5.931    LFSR/SW_IBUF[1]
    SLICE_X11Y109        LUT6 (Prop_lut6_I3_O)        0.124     6.055 r  LFSR/segs_n_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.669     6.724    SSEG/U_CT/segs_n_OBUF[4]_inst_i_1_3
    SLICE_X10Y109        LUT5 (Prop_lut5_I0_O)        0.124     6.848 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.172     8.020    SSEG/U_CT/U_MUX8/y__27[1]
    SLICE_X8Y107         LUT4 (Prop_lut4_I3_O)        0.124     8.144 r  SSEG/U_CT/segs_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.952    12.096    segs_n_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.673 r  segs_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.673    segs_n[0]
    T10                                                               r  segs_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            segs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.507ns  (logic 4.894ns (31.564%)  route 10.612ns (68.437%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.964     5.931    LFSR/SW_IBUF[1]
    SLICE_X11Y109        LUT6 (Prop_lut6_I3_O)        0.124     6.055 r  LFSR/segs_n_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.669     6.724    SSEG/U_CT/segs_n_OBUF[4]_inst_i_1_3
    SLICE_X10Y109        LUT5 (Prop_lut5_I0_O)        0.124     6.848 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.164     8.012    SSEG/U_CT/U_MUX8/y__27[1]
    SLICE_X8Y107         LUT4 (Prop_lut4_I2_O)        0.124     8.136 r  SSEG/U_CT/segs_n_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.816    11.951    segs_n_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.507 r  segs_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.507    segs_n[1]
    R10                                                               r  segs_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            segs_n[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.735ns  (logic 5.151ns (34.956%)  route 9.584ns (65.043%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=2, routed)           5.040     6.022    LFSR/SW_IBUF[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I3_O)        0.124     6.146 r  LFSR/segs_n_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.667     6.813    SSEG/U_CT/segs_n_OBUF[4]_inst_i_1_0
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.124     6.937 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.971     7.907    SSEG/U_CT/U_MUX8/y__27[0]
    SLICE_X8Y107         LUT4 (Prop_lut4_I3_O)        0.153     8.060 r  SSEG/U_CT/segs_n_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.907    10.967    segs_n_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.768    14.735 r  segs_n_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.735    segs_n[5]
    T11                                                               r  segs_n[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            segs_n[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.423ns  (logic 5.102ns (35.376%)  route 9.321ns (64.624%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.964     5.931    LFSR/SW_IBUF[1]
    SLICE_X11Y109        LUT6 (Prop_lut6_I3_O)        0.124     6.055 r  LFSR/segs_n_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.669     6.724    SSEG/U_CT/segs_n_OBUF[4]_inst_i_1_3
    SLICE_X10Y109        LUT5 (Prop_lut5_I0_O)        0.124     6.848 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.172     8.020    SSEG/U_CT/U_MUX8/y__27[1]
    SLICE_X8Y107         LUT4 (Prop_lut4_I3_O)        0.146     8.166 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.516    10.682    segs_n_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.741    14.423 r  segs_n_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.423    segs_n[6]
    L18                                                               r  segs_n[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            segs_n[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.106ns  (logic 4.888ns (34.648%)  route 9.219ns (65.352%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=2, routed)           5.040     6.022    LFSR/SW_IBUF[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I3_O)        0.124     6.146 r  LFSR/segs_n_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.667     6.813    SSEG/U_CT/segs_n_OBUF[4]_inst_i_1_0
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.124     6.937 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.765     7.702    SSEG/U_CT/U_MUX8/y__27[0]
    SLICE_X9Y107         LUT4 (Prop_lut4_I3_O)        0.124     7.826 r  SSEG/U_CT/segs_n_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.747    10.573    segs_n_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.106 r  segs_n_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.106    segs_n[4]
    P15                                                               r  segs_n[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            segs_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.045ns  (logic 5.084ns (36.198%)  route 8.961ns (63.802%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.964     5.931    LFSR/SW_IBUF[1]
    SLICE_X11Y109        LUT6 (Prop_lut6_I3_O)        0.124     6.055 r  LFSR/segs_n_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.669     6.724    SSEG/U_CT/segs_n_OBUF[4]_inst_i_1_3
    SLICE_X10Y109        LUT5 (Prop_lut5_I0_O)        0.124     6.848 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.164     8.012    SSEG/U_CT/U_MUX8/y__27[1]
    SLICE_X8Y107         LUT4 (Prop_lut4_I1_O)        0.152     8.164 r  SSEG/U_CT/segs_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.164    10.328    segs_n_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.717    14.045 r  segs_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.045    segs_n[2]
    K16                                                               r  segs_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            segs_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.764ns  (logic 4.904ns (35.631%)  route 8.860ns (64.369%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=2, routed)           5.040     6.022    LFSR/SW_IBUF[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I3_O)        0.124     6.146 r  LFSR/segs_n_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.667     6.813    SSEG/U_CT/segs_n_OBUF[4]_inst_i_1_0
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.124     6.937 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.971     7.907    SSEG/U_CT/U_MUX8/y__27[0]
    SLICE_X8Y107         LUT4 (Prop_lut4_I3_O)        0.124     8.031 r  SSEG/U_CT/segs_n_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.183    10.214    segs_n_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.764 r  segs_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.764    segs_n[3]
    K13                                                               r  segs_n[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            segs_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.314ns  (logic 1.646ns (49.659%)  route 1.668ns (50.341%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           0.712     0.957    CTR/SW_IBUF[0]
    SLICE_X10Y108        LUT6 (Prop_lut6_I3_O)        0.045     1.002 r  CTR/segs_n_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.052     1.054    SSEG/U_CT/segs_n_OBUF[4]_inst_i_1_1
    SLICE_X10Y108        LUT5 (Prop_lut5_I2_O)        0.045     1.099 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.305     1.405    SSEG/U_CT/U_MUX8/y__27[0]
    SLICE_X8Y107         LUT4 (Prop_lut4_I3_O)        0.043     1.448 r  SSEG/U_CT/segs_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.599     2.047    segs_n_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.267     3.314 r  segs_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.314    segs_n[2]
    K16                                                               r  segs_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            segs_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.326ns  (logic 1.631ns (49.056%)  route 1.694ns (50.944%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           0.712     0.957    CTR/SW_IBUF[0]
    SLICE_X10Y108        LUT6 (Prop_lut6_I3_O)        0.045     1.002 r  CTR/segs_n_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.052     1.054    SSEG/U_CT/segs_n_OBUF[4]_inst_i_1_1
    SLICE_X10Y108        LUT5 (Prop_lut5_I2_O)        0.045     1.099 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.341     1.440    SSEG/U_CT/U_MUX8/y__27[0]
    SLICE_X8Y107         LUT4 (Prop_lut4_I3_O)        0.045     1.485 r  SSEG/U_CT/segs_n_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.590     2.075    segs_n_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.326 r  segs_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.326    segs_n[3]
    K13                                                               r  segs_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            segs_n[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.481ns  (logic 1.683ns (48.337%)  route 1.798ns (51.663%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           0.712     0.957    CTR/SW_IBUF[0]
    SLICE_X10Y108        LUT6 (Prop_lut6_I3_O)        0.045     1.002 r  CTR/segs_n_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.052     1.054    SSEG/U_CT/segs_n_OBUF[4]_inst_i_1_1
    SLICE_X10Y108        LUT5 (Prop_lut5_I2_O)        0.045     1.099 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.305     1.405    SSEG/U_CT/U_MUX8/y__27[0]
    SLICE_X8Y107         LUT4 (Prop_lut4_I1_O)        0.043     1.448 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.729     2.177    segs_n_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.304     3.481 r  segs_n_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.481    segs_n[6]
    L18                                                               r  segs_n[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            segs_n[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.488ns  (logic 1.615ns (46.298%)  route 1.873ns (53.702%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           0.712     0.957    CTR/SW_IBUF[0]
    SLICE_X10Y108        LUT6 (Prop_lut6_I3_O)        0.045     1.002 r  CTR/segs_n_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.052     1.054    SSEG/U_CT/segs_n_OBUF[4]_inst_i_1_1
    SLICE_X10Y108        LUT5 (Prop_lut5_I2_O)        0.045     1.099 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.277     1.377    SSEG/U_CT/U_MUX8/y__27[0]
    SLICE_X9Y107         LUT4 (Prop_lut4_I3_O)        0.045     1.422 r  SSEG/U_CT/segs_n_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.832     2.254    segs_n_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.488 r  segs_n_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.488    segs_n[4]
    P15                                                               r  segs_n[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            segs_n[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.680ns  (logic 1.714ns (46.567%)  route 1.966ns (53.433%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           0.712     0.957    CTR/SW_IBUF[0]
    SLICE_X10Y108        LUT6 (Prop_lut6_I3_O)        0.045     1.002 r  CTR/segs_n_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.052     1.054    SSEG/U_CT/segs_n_OBUF[4]_inst_i_1_1
    SLICE_X10Y108        LUT5 (Prop_lut5_I2_O)        0.045     1.099 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.341     1.440    SSEG/U_CT/U_MUX8/y__27[0]
    SLICE_X8Y107         LUT4 (Prop_lut4_I3_O)        0.049     1.489 r  SSEG/U_CT/segs_n_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.862     2.351    segs_n_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.329     3.680 r  segs_n_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.680    segs_n[5]
    T11                                                               r  segs_n[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            segs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.010ns  (logic 1.637ns (40.809%)  route 2.374ns (59.191%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           0.712     0.957    CTR/SW_IBUF[0]
    SLICE_X10Y108        LUT6 (Prop_lut6_I3_O)        0.045     1.002 r  CTR/segs_n_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.052     1.054    SSEG/U_CT/segs_n_OBUF[4]_inst_i_1_1
    SLICE_X10Y108        LUT5 (Prop_lut5_I2_O)        0.045     1.099 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.305     1.405    SSEG/U_CT/U_MUX8/y__27[0]
    SLICE_X8Y107         LUT4 (Prop_lut4_I1_O)        0.045     1.450 r  SSEG/U_CT/segs_n_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.305     2.754    segs_n_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.010 r  segs_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.010    segs_n[1]
    R10                                                               r  segs_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            segs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.072ns  (logic 1.658ns (40.715%)  route 2.414ns (59.285%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           0.712     0.957    CTR/SW_IBUF[0]
    SLICE_X10Y108        LUT6 (Prop_lut6_I3_O)        0.045     1.002 r  CTR/segs_n_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.052     1.054    SSEG/U_CT/segs_n_OBUF[4]_inst_i_1_1
    SLICE_X10Y108        LUT5 (Prop_lut5_I2_O)        0.045     1.099 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.305     1.405    SSEG/U_CT/U_MUX8/y__27[0]
    SLICE_X8Y107         LUT4 (Prop_lut4_I0_O)        0.045     1.450 r  SSEG/U_CT/segs_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.345     2.795    segs_n_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.072 r  segs_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.072    segs_n[0]
    T10                                                               r  segs_n[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FILLSP/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            segs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.227ns  (logic 4.653ns (35.177%)  route 8.574ns (64.823%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.710     5.312    FILLSP/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  FILLSP/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  FILLSP/dq1_reg/Q
                         net (fo=5, routed)           1.045     6.813    FILLSP/dq1
    SLICE_X2Y106         LUT6 (Prop_lut6_I0_O)        0.124     6.937 r  FILLSP/q[key][7]_i_7/O
                         net (fo=5, routed)           0.643     7.580    CTL/addr2_r_reg[0]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.124     7.704 r  CTL/q[key][7]_i_5/O
                         net (fo=24, routed)          1.025     8.729    CTR/sel_in
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.124     8.853 r  CTR/segs_n_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.738     9.591    SSEG/U_CT/segs_n_OBUF[4]_inst_i_1_4
    SLICE_X10Y109        LUT5 (Prop_lut5_I2_O)        0.124     9.715 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.172    10.887    SSEG/U_CT/U_MUX8/y__27[1]
    SLICE_X8Y107         LUT4 (Prop_lut4_I3_O)        0.124    11.011 r  SSEG/U_CT/segs_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.952    14.963    segs_n_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    18.540 r  segs_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.540    segs_n[0]
    T10                                                               r  segs_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FILLSP/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            segs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.061ns  (logic 4.631ns (35.459%)  route 8.430ns (64.541%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.710     5.312    FILLSP/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  FILLSP/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  FILLSP/dq1_reg/Q
                         net (fo=5, routed)           1.045     6.813    FILLSP/dq1
    SLICE_X2Y106         LUT6 (Prop_lut6_I0_O)        0.124     6.937 r  FILLSP/q[key][7]_i_7/O
                         net (fo=5, routed)           0.643     7.580    CTL/addr2_r_reg[0]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.124     7.704 r  CTL/q[key][7]_i_5/O
                         net (fo=24, routed)          1.025     8.729    CTR/sel_in
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.124     8.853 r  CTR/segs_n_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.738     9.591    SSEG/U_CT/segs_n_OBUF[4]_inst_i_1_4
    SLICE_X10Y109        LUT5 (Prop_lut5_I2_O)        0.124     9.715 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.164    10.879    SSEG/U_CT/U_MUX8/y__27[1]
    SLICE_X8Y107         LUT4 (Prop_lut4_I2_O)        0.124    11.003 r  SSEG/U_CT/segs_n_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.816    14.818    segs_n_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    18.374 r  segs_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.374    segs_n[1]
    R10                                                               r  segs_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/addr2_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            segs_n[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.462ns  (logic 5.001ns (40.128%)  route 7.461ns (59.872%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.706     5.308    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/addr2_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/addr2_r_reg[0]/Q
                         net (fo=18, routed)          1.505     7.269    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_6_11/ADDRB0
    SLICE_X8Y112         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.421 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_6_11/RAMB/O
                         net (fo=8, routed)           1.088     8.508    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/in6[0]
    SLICE_X9Y110         LUT6 (Prop_lut6_I1_O)        0.348     8.856 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/segs_n_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.991     9.848    SSEG/U_CT/segs_n_OBUF[4]_inst_i_1_2
    SLICE_X10Y108        LUT5 (Prop_lut5_I4_O)        0.124     9.972 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.971    10.943    SSEG/U_CT/U_MUX8/y__27[0]
    SLICE_X8Y107         LUT4 (Prop_lut4_I3_O)        0.153    11.096 r  SSEG/U_CT/segs_n_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.907    14.002    segs_n_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.768    17.770 r  segs_n_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.770    segs_n[5]
    T11                                                               r  segs_n[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FILLSP/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            segs_n[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.011ns  (logic 4.610ns (38.377%)  route 7.402ns (61.623%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.710     5.312    FILLSP/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  FILLSP/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  FILLSP/dq1_reg/Q
                         net (fo=5, routed)           1.045     6.813    FILLSP/dq1
    SLICE_X2Y106         LUT6 (Prop_lut6_I0_O)        0.124     6.937 r  FILLSP/q[key][7]_i_7/O
                         net (fo=5, routed)           0.643     7.580    CTL/addr2_r_reg[0]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.124     7.704 r  CTL/q[key][7]_i_5/O
                         net (fo=24, routed)          1.244     8.948    LFSR/sel_in
    SLICE_X8Y108         LUT6 (Prop_lut6_I4_O)        0.124     9.072 r  LFSR/segs_n_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.810     9.882    SSEG/U_CT/segs_n_OBUF[4]_inst_i_1_9
    SLICE_X8Y107         LUT5 (Prop_lut5_I0_O)        0.124    10.006 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.913    10.919    SSEG/U_CT/U_MUX8/y__27[3]
    SLICE_X9Y107         LUT4 (Prop_lut4_I1_O)        0.124    11.043 r  SSEG/U_CT/segs_n_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.747    13.790    segs_n_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    17.324 r  segs_n_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.324    segs_n[4]
    P15                                                               r  segs_n[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FILLSP/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            segs_n[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.978ns  (logic 4.839ns (40.402%)  route 7.139ns (59.598%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.710     5.312    FILLSP/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  FILLSP/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  FILLSP/dq1_reg/Q
                         net (fo=5, routed)           1.045     6.813    FILLSP/dq1
    SLICE_X2Y106         LUT6 (Prop_lut6_I0_O)        0.124     6.937 r  FILLSP/q[key][7]_i_7/O
                         net (fo=5, routed)           0.643     7.580    CTL/addr2_r_reg[0]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.124     7.704 r  CTL/q[key][7]_i_5/O
                         net (fo=24, routed)          1.025     8.729    CTR/sel_in
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.124     8.853 r  CTR/segs_n_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.738     9.591    SSEG/U_CT/segs_n_OBUF[4]_inst_i_1_4
    SLICE_X10Y109        LUT5 (Prop_lut5_I2_O)        0.124     9.715 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.172    10.887    SSEG/U_CT/U_MUX8/y__27[1]
    SLICE_X8Y107         LUT4 (Prop_lut4_I3_O)        0.146    11.033 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.516    13.549    segs_n_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.741    17.290 r  segs_n_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.290    segs_n[6]
    L18                                                               r  segs_n[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FILLSP/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            segs_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.600ns  (logic 4.821ns (41.562%)  route 6.779ns (58.438%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.710     5.312    FILLSP/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  FILLSP/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  FILLSP/dq1_reg/Q
                         net (fo=5, routed)           1.045     6.813    FILLSP/dq1
    SLICE_X2Y106         LUT6 (Prop_lut6_I0_O)        0.124     6.937 r  FILLSP/q[key][7]_i_7/O
                         net (fo=5, routed)           0.643     7.580    CTL/addr2_r_reg[0]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.124     7.704 r  CTL/q[key][7]_i_5/O
                         net (fo=24, routed)          1.025     8.729    CTR/sel_in
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.124     8.853 r  CTR/segs_n_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.738     9.591    SSEG/U_CT/segs_n_OBUF[4]_inst_i_1_4
    SLICE_X10Y109        LUT5 (Prop_lut5_I2_O)        0.124     9.715 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.164    10.879    SSEG/U_CT/U_MUX8/y__27[1]
    SLICE_X8Y107         LUT4 (Prop_lut4_I1_O)        0.152    11.031 r  SSEG/U_CT/segs_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.164    13.195    segs_n_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.717    16.912 r  segs_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.912    segs_n[2]
    K16                                                               r  segs_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/addr2_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            segs_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.491ns  (logic 4.754ns (41.374%)  route 6.737ns (58.626%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.706     5.308    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/addr2_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/addr2_r_reg[0]/Q
                         net (fo=18, routed)          1.505     7.269    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_6_11/ADDRB0
    SLICE_X8Y112         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.421 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg_0_3_6_11/RAMB/O
                         net (fo=8, routed)           1.088     8.508    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/in6[0]
    SLICE_X9Y110         LUT6 (Prop_lut6_I1_O)        0.348     8.856 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/segs_n_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.991     9.848    SSEG/U_CT/segs_n_OBUF[4]_inst_i_1_2
    SLICE_X10Y108        LUT5 (Prop_lut5_I4_O)        0.124     9.972 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.971    10.943    SSEG/U_CT/U_MUX8/y__27[0]
    SLICE_X8Y107         LUT4 (Prop_lut4_I3_O)        0.124    11.067 r  SSEG/U_CT/segs_n_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.183    13.249    segs_n_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    16.799 r  segs_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.799    segs_n[3]
    K13                                                               r  segs_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG/U_CT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            an_n[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.045ns  (logic 4.488ns (49.612%)  route 4.558ns (50.388%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.630     5.232    SSEG/U_CT/clk_IBUF_BUFG
    SLICE_X9Y105         FDRE                                         r  SSEG/U_CT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.419     5.651 f  SSEG/U_CT/q_reg[2]/Q
                         net (fo=13, routed)          1.361     7.012    SSEG/U_CT/q[2]
    SLICE_X6Y103         LUT3 (Prop_lut3_I1_O)        0.327     7.339 r  SSEG/U_CT/an_n_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.197    10.536    an_n_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.742    14.278 r  an_n_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.278    an_n[6]
    K2                                                                r  an_n[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG/U_CT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            an_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.761ns  (logic 4.292ns (48.995%)  route 4.468ns (51.005%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.630     5.232    SSEG/U_CT/clk_IBUF_BUFG
    SLICE_X9Y105         FDRE                                         r  SSEG/U_CT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.419     5.651 r  SSEG/U_CT/q_reg[2]/Q
                         net (fo=13, routed)          0.928     6.579    SSEG/U_CT/q[2]
    SLICE_X6Y105         LUT3 (Prop_lut3_I0_O)        0.299     6.878 r  SSEG/U_CT/an_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.540    10.419    an_n_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.993 r  an_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.993    an_n[2]
    T9                                                                r  an_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG/U_CT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            an_n[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.724ns  (logic 4.507ns (51.669%)  route 4.216ns (48.331%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.630     5.232    SSEG/U_CT/clk_IBUF_BUFG
    SLICE_X9Y105         FDRE                                         r  SSEG/U_CT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.419     5.651 f  SSEG/U_CT/q_reg[2]/Q
                         net (fo=13, routed)          1.225     6.876    SSEG/U_CT/q[2]
    SLICE_X6Y103         LUT3 (Prop_lut3_I0_O)        0.328     7.204 r  SSEG/U_CT/an_n_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.991    10.195    an_n_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.760    13.956 r  an_n_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.956    an_n[7]
    U13                                                               r  an_n[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/EMPTYFF/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            empty_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.445ns (72.662%)  route 0.544ns (27.338%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.597     1.516    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/EMPTYFF/clk_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/EMPTYFF/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/EMPTYFF/q_reg/Q
                         net (fo=3, routed)           0.135     1.815    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/EMPTYFF/empty2
    SLICE_X2Y107         LUT2 (Prop_lut2_I1_O)        0.045     1.860 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/EMPTYFF/empty_led_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.409     2.269    empty_led_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.505 r  empty_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.505    empty_led
    K15                                                               r  empty_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FULLFF/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            full_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.407ns (65.001%)  route 0.758ns (34.999%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.596     1.515    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FULLFF/clk_IBUF_BUFG
    SLICE_X4Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FULLFF/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FULLFF/q_reg/Q
                         net (fo=4, routed)           0.301     1.958    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FULLFF/full2
    SLICE_X3Y108         LUT2 (Prop_lut2_I1_O)        0.045     2.003 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FULLFF/full_led_OBUF_inst_i_1/O
                         net (fo=9, routed)           0.457     2.459    full_led_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.681 r  full_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.681    full_led
    H17                                                               r  full_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            busy_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.462ns (67.157%)  route 0.715ns (32.843%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.596     1.515    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/clk_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/FSM_sequential_state_reg[0]/Q
                         net (fo=31, routed)          0.316     1.996    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/busy_led_0[0]
    SLICE_X2Y110         LUT6 (Prop_lut6_I5_O)        0.045     2.041 r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/busy_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.399     2.440    busy_led_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.693 r  busy_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.693    busy_led
    J13                                                               r  busy_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG/U_CT/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            an_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.422ns (64.099%)  route 0.797ns (35.901%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.569     1.488    SSEG/U_CT/clk_IBUF_BUFG
    SLICE_X9Y105         FDRE                                         r  SSEG/U_CT/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  SSEG/U_CT/q_reg[1]/Q
                         net (fo=18, routed)          0.421     2.050    SSEG/U_CT/q_reg[1]_0
    SLICE_X6Y103         LUT3 (Prop_lut3_I0_O)        0.045     2.095 r  SSEG/U_CT/an_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.376     2.471    an_n_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.707 r  an_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.707    an_n[0]
    J17                                                               r  an_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG/U_CT/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            an_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.506ns (66.390%)  route 0.762ns (33.610%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.569     1.488    SSEG/U_CT/clk_IBUF_BUFG
    SLICE_X9Y105         FDRE                                         r  SSEG/U_CT/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141     1.629 f  SSEG/U_CT/q_reg[0]/Q
                         net (fo=23, routed)          0.331     1.961    SSEG/U_CT/q_reg[0]_0
    SLICE_X6Y105         LUT3 (Prop_lut3_I1_O)        0.046     2.007 r  SSEG/U_CT/an_n_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.431     2.438    an_n_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.319     3.756 r  an_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.756    an_n[3]
    J14                                                               r  an_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG/U_CT/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            an_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.486ns (64.634%)  route 0.813ns (35.366%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.569     1.488    SSEG/U_CT/clk_IBUF_BUFG
    SLICE_X9Y105         FDRE                                         r  SSEG/U_CT/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  SSEG/U_CT/q_reg[1]/Q
                         net (fo=18, routed)          0.421     2.050    SSEG/U_CT/q_reg[1]_0
    SLICE_X6Y103         LUT3 (Prop_lut3_I0_O)        0.043     2.093 r  SSEG/U_CT/an_n_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.486    an_n_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.302     3.788 r  an_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.788    an_n[1]
    J18                                                               r  an_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG/U_CT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            segs_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.523ns (64.600%)  route 0.835ns (35.400%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.569     1.488    SSEG/U_CT/clk_IBUF_BUFG
    SLICE_X9Y105         FDRE                                         r  SSEG/U_CT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.128     1.616 r  SSEG/U_CT/q_reg[2]/Q
                         net (fo=13, routed)          0.156     1.772    SSEG/U_CT/q[2]
    SLICE_X8Y107         LUT5 (Prop_lut5_I3_O)        0.099     1.871 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.089     1.960    SSEG/U_CT/U_MUX8/y__27[3]
    SLICE_X8Y107         LUT4 (Prop_lut4_I1_O)        0.045     2.005 r  SSEG/U_CT/segs_n_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.590     2.595    segs_n_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.846 r  segs_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.846    segs_n[3]
    K13                                                               r  segs_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG/U_CT/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            an_n[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.437ns (58.399%)  route 1.023ns (41.601%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.569     1.488    SSEG/U_CT/clk_IBUF_BUFG
    SLICE_X9Y105         FDRE                                         r  SSEG/U_CT/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  SSEG/U_CT/q_reg[0]/Q
                         net (fo=23, routed)          0.399     2.028    SSEG/U_CT/q_reg[0]_0
    SLICE_X6Y103         LUT3 (Prop_lut3_I1_O)        0.045     2.073 r  SSEG/U_CT/an_n_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.625     2.698    an_n_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.949 r  an_n_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.949    an_n[4]
    P14                                                               r  an_n[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG/U_CT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            segs_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.541ns (60.304%)  route 1.015ns (39.696%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.569     1.488    SSEG/U_CT/clk_IBUF_BUFG
    SLICE_X9Y105         FDRE                                         r  SSEG/U_CT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.128     1.616 r  SSEG/U_CT/q_reg[2]/Q
                         net (fo=13, routed)          0.156     1.772    SSEG/U_CT/q[2]
    SLICE_X8Y107         LUT5 (Prop_lut5_I3_O)        0.099     1.871 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.259     2.131    SSEG/U_CT/U_MUX8/y__27[3]
    SLICE_X8Y107         LUT4 (Prop_lut4_I0_O)        0.047     2.178 r  SSEG/U_CT/segs_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.599     2.777    segs_n_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.267     4.044 r  segs_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.044    segs_n[2]
    K16                                                               r  segs_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG/U_CT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            segs_n[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.712ns  (logic 1.605ns (59.190%)  route 1.107ns (40.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.569     1.488    SSEG/U_CT/clk_IBUF_BUFG
    SLICE_X9Y105         FDRE                                         r  SSEG/U_CT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.128     1.616 r  SSEG/U_CT/q_reg[2]/Q
                         net (fo=13, routed)          0.156     1.772    SSEG/U_CT/q[2]
    SLICE_X8Y107         LUT5 (Prop_lut5_I3_O)        0.099     1.871 r  SSEG/U_CT/segs_n_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.089     1.960    SSEG/U_CT/U_MUX8/y__27[3]
    SLICE_X8Y107         LUT4 (Prop_lut4_I2_O)        0.049     2.009 r  SSEG/U_CT/segs_n_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.862     2.871    segs_n_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.329     4.201 r  segs_n_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.201    segs_n[5]
    T11                                                               r  segs_n[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SSEG/U_ENB/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.499ns  (logic 1.601ns (24.630%)  route 4.898ns (75.370%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=69, routed)          4.234     5.711    SSEG/U_ENB/rst_IBUF
    SLICE_X11Y105        LUT2 (Prop_lut2_I0_O)        0.124     5.835 r  SSEG/U_ENB/q[0]_i_1__0/O
                         net (fo=17, routed)          0.664     6.499    SSEG/U_ENB/q[0]_i_1__0_n_0
    SLICE_X10Y102        FDRE                                         r  SSEG/U_ENB/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.512     4.934    SSEG/U_ENB/clk_IBUF_BUFG
    SLICE_X10Y102        FDRE                                         r  SSEG/U_ENB/q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SSEG/U_ENB/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.499ns  (logic 1.601ns (24.630%)  route 4.898ns (75.370%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=69, routed)          4.234     5.711    SSEG/U_ENB/rst_IBUF
    SLICE_X11Y105        LUT2 (Prop_lut2_I0_O)        0.124     5.835 r  SSEG/U_ENB/q[0]_i_1__0/O
                         net (fo=17, routed)          0.664     6.499    SSEG/U_ENB/q[0]_i_1__0_n_0
    SLICE_X10Y102        FDRE                                         r  SSEG/U_ENB/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.512     4.934    SSEG/U_ENB/clk_IBUF_BUFG
    SLICE_X10Y102        FDRE                                         r  SSEG/U_ENB/q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SSEG/U_ENB/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.499ns  (logic 1.601ns (24.630%)  route 4.898ns (75.370%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=69, routed)          4.234     5.711    SSEG/U_ENB/rst_IBUF
    SLICE_X11Y105        LUT2 (Prop_lut2_I0_O)        0.124     5.835 r  SSEG/U_ENB/q[0]_i_1__0/O
                         net (fo=17, routed)          0.664     6.499    SSEG/U_ENB/q[0]_i_1__0_n_0
    SLICE_X10Y102        FDRE                                         r  SSEG/U_ENB/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.512     4.934    SSEG/U_ENB/clk_IBUF_BUFG
    SLICE_X10Y102        FDRE                                         r  SSEG/U_ENB/q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SSEG/U_ENB/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.499ns  (logic 1.601ns (24.630%)  route 4.898ns (75.370%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=69, routed)          4.234     5.711    SSEG/U_ENB/rst_IBUF
    SLICE_X11Y105        LUT2 (Prop_lut2_I0_O)        0.124     5.835 r  SSEG/U_ENB/q[0]_i_1__0/O
                         net (fo=17, routed)          0.664     6.499    SSEG/U_ENB/q[0]_i_1__0_n_0
    SLICE_X10Y102        FDRE                                         r  SSEG/U_ENB/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.512     4.934    SSEG/U_ENB/clk_IBUF_BUFG
    SLICE_X10Y102        FDRE                                         r  SSEG/U_ENB/q_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SSEG/U_ENB/q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.469ns  (logic 1.601ns (24.742%)  route 4.869ns (75.258%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=69, routed)          4.234     5.711    SSEG/U_ENB/rst_IBUF
    SLICE_X11Y105        LUT2 (Prop_lut2_I0_O)        0.124     5.835 r  SSEG/U_ENB/q[0]_i_1__0/O
                         net (fo=17, routed)          0.635     6.469    SSEG/U_ENB/q[0]_i_1__0_n_0
    SLICE_X10Y105        FDRE                                         r  SSEG/U_ENB/q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.511     4.933    SSEG/U_ENB/clk_IBUF_BUFG
    SLICE_X10Y105        FDRE                                         r  SSEG/U_ENB/q_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SSEG/U_ENB/q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.469ns  (logic 1.601ns (24.742%)  route 4.869ns (75.258%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=69, routed)          4.234     5.711    SSEG/U_ENB/rst_IBUF
    SLICE_X11Y105        LUT2 (Prop_lut2_I0_O)        0.124     5.835 r  SSEG/U_ENB/q[0]_i_1__0/O
                         net (fo=17, routed)          0.635     6.469    SSEG/U_ENB/q[0]_i_1__0_n_0
    SLICE_X10Y105        FDRE                                         r  SSEG/U_ENB/q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.511     4.933    SSEG/U_ENB/clk_IBUF_BUFG
    SLICE_X10Y105        FDRE                                         r  SSEG/U_ENB/q_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SSEG/U_ENB/q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.469ns  (logic 1.601ns (24.742%)  route 4.869ns (75.258%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=69, routed)          4.234     5.711    SSEG/U_ENB/rst_IBUF
    SLICE_X11Y105        LUT2 (Prop_lut2_I0_O)        0.124     5.835 r  SSEG/U_ENB/q[0]_i_1__0/O
                         net (fo=17, routed)          0.635     6.469    SSEG/U_ENB/q[0]_i_1__0_n_0
    SLICE_X10Y105        FDRE                                         r  SSEG/U_ENB/q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.511     4.933    SSEG/U_ENB/clk_IBUF_BUFG
    SLICE_X10Y105        FDRE                                         r  SSEG/U_ENB/q_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SSEG/U_ENB/q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.469ns  (logic 1.601ns (24.742%)  route 4.869ns (75.258%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=69, routed)          4.234     5.711    SSEG/U_ENB/rst_IBUF
    SLICE_X11Y105        LUT2 (Prop_lut2_I0_O)        0.124     5.835 r  SSEG/U_ENB/q[0]_i_1__0/O
                         net (fo=17, routed)          0.635     6.469    SSEG/U_ENB/q[0]_i_1__0_n_0
    SLICE_X10Y105        FDRE                                         r  SSEG/U_ENB/q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.511     4.933    SSEG/U_ENB/clk_IBUF_BUFG
    SLICE_X10Y105        FDRE                                         r  SSEG/U_ENB/q_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SSEG/U_ENB/q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.358ns  (logic 1.601ns (25.176%)  route 4.757ns (74.824%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=69, routed)          4.234     5.711    SSEG/U_ENB/rst_IBUF
    SLICE_X11Y105        LUT2 (Prop_lut2_I0_O)        0.124     5.835 r  SSEG/U_ENB/q[0]_i_1__0/O
                         net (fo=17, routed)          0.523     6.358    SSEG/U_ENB/q[0]_i_1__0_n_0
    SLICE_X10Y103        FDRE                                         r  SSEG/U_ENB/q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.511     4.933    SSEG/U_ENB/clk_IBUF_BUFG
    SLICE_X10Y103        FDRE                                         r  SSEG/U_ENB/q_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SSEG/U_ENB/q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.358ns  (logic 1.601ns (25.176%)  route 4.757ns (74.824%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=69, routed)          4.234     5.711    SSEG/U_ENB/rst_IBUF
    SLICE_X11Y105        LUT2 (Prop_lut2_I0_O)        0.124     5.835 r  SSEG/U_ENB/q[0]_i_1__0/O
                         net (fo=17, routed)          0.523     6.358    SSEG/U_ENB/q[0]_i_1__0_n_0
    SLICE_X10Y103        FDRE                                         r  SSEG/U_ENB/q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.511     4.933    SSEG/U_ENB/clk_IBUF_BUFG
    SLICE_X10Y103        FDRE                                         r  SSEG/U_ENB/q_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fill_pb
                            (input port)
  Destination:            FILLSP/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.254ns (33.234%)  route 0.509ns (66.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  fill_pb (IN)
                         net (fo=0)                   0.000     0.000    fill_pb
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  fill_pb_IBUF_inst/O
                         net (fo=1, routed)           0.509     0.763    FILLSP/fill_pb_IBUF
    SLICE_X0Y102         FDRE                                         r  FILLSP/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.872     2.037    FILLSP/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  FILLSP/dq1_reg/C

Slack:                    inf
  Source:                 empty_pb
                            (input port)
  Destination:            EMPTYSP/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.248ns (28.304%)  route 0.628ns (71.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  empty_pb (IN)
                         net (fo=0)                   0.000     0.000    empty_pb
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  empty_pb_IBUF_inst/O
                         net (fo=1, routed)           0.628     0.876    EMPTYSP/empty_pb_IBUF
    SLICE_X0Y102         FDRE                                         r  EMPTYSP/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.872     2.037    EMPTYSP/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  EMPTYSP/dq1_reg/C

Slack:                    inf
  Source:                 deq_pb
                            (input port)
  Destination:            DEQSP/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.235ns (25.088%)  route 0.703ns (74.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  deq_pb (IN)
                         net (fo=0)                   0.000     0.000    deq_pb
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  deq_pb_IBUF_inst/O
                         net (fo=1, routed)           0.703     0.938    DEQSP/deq_pb_IBUF
    SLICE_X3Y106         FDRE                                         r  DEQSP/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.871     2.036    DEQSP/clk_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  DEQSP/dq1_reg/C

Slack:                    inf
  Source:                 enq_pb
                            (input port)
  Destination:            ENQSP/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.256ns (25.754%)  route 0.737ns (74.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  enq_pb (IN)
                         net (fo=0)                   0.000     0.000    enq_pb
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  enq_pb_IBUF_inst/O
                         net (fo=1, routed)           0.737     0.993    ENQSP/enq_pb_IBUF
    SLICE_X0Y102         FDRE                                         r  ENQSP/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.872     2.037    ENQSP/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  ENQSP/dq1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/FSM_sequential_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.244ns (21.594%)  route 0.888ns (78.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=69, routed)          0.888     1.132    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/rst_IBUF
    SLICE_X3Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/FSM_sequential_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.870     2.035    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/clk_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.244ns (21.240%)  route 0.906ns (78.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=69, routed)          0.906     1.151    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/rst_IBUF
    SLICE_X5Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.866     2.032    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/clk_IBUF_BUFG
    SLICE_X5Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/FSM_sequential_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.244ns (21.240%)  route 0.906ns (78.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=69, routed)          0.906     1.151    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/rst_IBUF
    SLICE_X5Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/FSM_sequential_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.866     2.032    HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/clk_IBUF_BUFG
    SLICE_X5Y109         FDRE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/FSM_sequential_state_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CTL/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.244ns (20.886%)  route 0.926ns (79.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=69, routed)          0.926     1.170    CTL/rst_IBUF
    SLICE_X2Y107         FDRE                                         r  CTL/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.870     2.035    CTL/clk_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  CTL/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CTL/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.244ns (20.886%)  route 0.926ns (79.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=69, routed)          0.926     1.170    CTL/rst_IBUF
    SLICE_X2Y107         FDRE                                         r  CTL/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.870     2.035    CTL/clk_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  CTL/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/q_reg[key][7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.244ns (20.852%)  route 0.928ns (79.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=69, routed)          0.928     1.172    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/rst_IBUF
    SLICE_X7Y108         FDSE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/q_reg[key][7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.866     2.032    HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/clk_IBUF_BUFG
    SLICE_X7Y108         FDSE                                         r  HWWRAP/U_QUICKQ/U_QQTOP/NODE1/TEMP/q_reg[key][7]/C





