---
layout: default
title: Aman Katyal | Computer Engineering Portfolio
---

# Aman Katyal
**Computer Engineering Student at Purdue University**
*Hardware Design | UVM Verification | Embedded Systems*

[Email](mailto:itsamankatyal@gmail.com) | [LinkedIn]([https://www.linkedin.com/in/its-aman-katyal/]) | [GitHub]([INSERT GITHUB URL])

---

## üë®‚Äçüíª About Me
I am a Computer Engineering undergraduate at Purdue University (GPA: 3.99/4.0) with a passion for the intersection of hardware and software. I specialize in designing custom PCBs, architecting embedded firmware, and verifying complex digital logic using UVM.

My goal is to build robust, high-performance computing systems‚Äîwhether that's underwater robotics, RISC-V SoCs, or low-latency gaming peripherals.

---

## üõ†Ô∏è Core Skills

**Verification & Digital Design**
*   **Methodologies:** UVM, SystemVerilog, RISC-V, DPI-C, Constrained Random Verification (CRV).
*   **Tools:** AMD Vivado, QuestaSim, Tcl Scripting.

**Electronics & PCB Design**
*   **Tools:** KiCad (Schematic & Layout), Altium Designer, Oscilloscopes, Logic Analyzers.
*   **Protocols:** Differential Pairs, I2C, SPI, UART, RS-485.

**Firmware & Programming**
*   **Languages:** Embedded C/C++, Python, MATLAB, SystemVerilog.
*   **Platforms:** ESP32, STM32, RP2040/RP2350, Linux, Git.

---

## üöÄ Featured Projects

### [AUV Electronics & Power Architecture](./projects/auv-electronics.md)
**Role:** AUV Electronics Design Intern @ Boundary RSS
Architected a hierarchical compute system for swarm-style AUVs, including custom carrier boards and a Power Distribution Board (PDB) for thermal stability.
[Read Case Study ‚Üí](./projects/auv-electronics.md)

### [RISC-V FPU UVM Verification](./projects/riscv-verification.md)
**Role:** Verification Engineer @ Purdue SoCET
Built a modular UVM testbench to verify a Floating-Point Unit (FPU) for the AFT x09 RISC-V SoC, achieving high functional coverage using DPI-C reference models.
[Read Case Study ‚Üí](./projects/riscv-verification.md)

### [Next-Gen ROV Control Systems](./projects/rov-systems.md)
**Role:** Electrical Lead/Member @ Purdue IEEE ROV
Designed a unified test bench using RP2350 and STM32 to decouple firmware verification from manufacturing, plus a custom sensor aggregation PCB.
[Read Case Study ‚Üí](./projects/rov-systems.md)

### [ML-Enabled Microcontroller Dueling System](./projects/ml-dueling-system.md)
**Role:** Full Stack Embedded Engineer
Engineered a dual-core RP2350 system running TensorFlow Lite (<5ms latency) for gesture recognition with a custom IR communication protocol.
[Read Case Study ‚Üí](./projects/ml-dueling-system.md)

### [ESP32 Universal Game Controller Bridge](./projects/esp32-bridge.md)
**Role:** Embedded Software Engineer
Developed a low-latency (sub-30ms) bridge on ESP32-S3 to translate Bluetooth packets from third-party controllers into Nintendo Switch USB HID reports, solving critical heap fragmentation issues.
[Read Case Study ‚Üí](./projects/esp32-bridge.md)

---

## üìú Certifications
*   **[Certification Name]** - [Issuing Organization]
    *   [Brief description of what you learned, e.g., "Advanced PCB layout techniques for high-speed signals."]
    *   [Link to Credential]

---

## üì¨ Contact
I am currently seeking [Internship/Full-time] opportunities in Hardware Engineering or DV.

*   **Location:** Fremont, CA / West Lafayette, IN
*   **Phone:** 678-242-9495
*   **Email:** [itsamankatyal@gmail.com](mailto:itsamankatyal@gmail.com)
