["Jade",{"/user/AND2":{"properties":{"name":{"edit":"yes","type":"name","value":"","label":"Name"}},"schematic":[["/gates/and2",[-40,-176,0]],["port",[-48,-176,0],{"signal":"in1"}],["port",[-48,-160,0],{"signal":"in2"}],["wire",[8,-168,0,8,0]],["port",[16,-168,4],{"signal":"out1","direction":"out"}],["wire",[-40,-176,0,-8,0]],["wire",[-40,-160,0,-8,0]]],"test":[["test","\n.power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs in1 in2 // no carry in\n.group outputs out1\n\n.mode gate\n\n.cycle assert inputs tran 99n sample outputs tran 1n\n\n00 L\n01 L\n10 L\n11 H\n\n.plot B(in1)\n.plot B(in2)\n.plot B(out1)\n"]],"icon":[["terminal",[-16,-8,0],{"name":"in1"}],["terminal",[-16,8,0],{"name":"in2"}],["terminal",[16,0,4],{"name":"out1"}],["text",[-5,0,0],{"text":"&2"}],["line",[-8,-16,0,0,32]],["line",[-8,16,0,16,0]],["line",[8,16,0,0,-32]],["line",[8,-16,0,-16,0]]]},"/user/Jumper41Rot90":{"properties":{"name":{"edit":"yes","type":"name","value":"","label":"Name"}},"schematic":[["/user/AND2",[8,-24,3]],["wire",[-32,48,3,-8,0],{"signal":"A"}],["wire",[16,48,3,-8,0],{"signal":"B"}],["/user/AND2",[56,-24,3]],["wire",[32,-80,3,8,0],{"signal":"vout"}],["wire",[48,48,3,-8,0],{"signal":"C"}],["wire",[64,48,3,-8,0],{"signal":"D"}],["/user/AND2",[32,-64,3],{"name":"OUT"}],["wire",[24,-40,3,0,-16],{"signal":"w1"}],["wire",[40,-40,3,0,16]],["wire",[24,-48,3,-8,0]],["wire",[40,-48,3,-8,0]],["jumper",[-32,48,3]],["jumper",[16,48,3]],["jumper",[48,48,3]],["jumper",[64,48,3]],["wire",[-32,40,3,8,0],{"signal":"jA"}],["wire",[16,40,3,8,0],{"signal":"jB"}],["wire",[48,40,3,8,0],{"signal":"jC"}],["wire",[64,40,3,8,0],{"signal":"jD"}],["wire",[0,0,3,8,0],{"signal":"jjjA"}],["wire",[16,0,3,8,0],{"signal":"jB"}],["wire",[48,0,3,8,0],{"signal":"jC"}],["wire",[64,0,3,8,0],{"signal":"jD"}],["wire",[-24,48,3,-8,0],{"signal":"jA"}],["jumper",[-24,48,3]],["wire",[-24,40,3,8,0],{"signal":"jjA"}],["wire",[0,48,3,-8,0],{"signal":"jjA"}],["jumper",[0,48,3]],["wire",[0,40,3,8,0],{"signal":"jjjA"}]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs A B C D // no carry in\n.group outputs vout\n.mode gate\n\n.cycle assert inputs tran 99n sample outputs tran 1n\n\n0000 L // This comment is included in vhdl test cases.\n0001 L\n0010 L\n0011 L\n0100 L\n0101 L\n0110 L\n0111 L\n1000 L\n1001 L\n1010 L\n1011 L\n1100 L\n1101 L\n1110 L\n1111 H\n\n.plot B(A)\n.plot B(B)\n.plot B(C)\n.plot B(D)\n.plot B(vout)\n"]]}}]