<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4714" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4714{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4714{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4714{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4714{left:81px;bottom:998px;letter-spacing:-0.16px;}
#t5_4714{left:138px;bottom:998px;letter-spacing:-0.16px;}
#t6_4714{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_4714{left:432px;bottom:998px;letter-spacing:-0.13px;}
#t8_4714{left:525px;bottom:998px;letter-spacing:-0.12px;}
#t9_4714{left:525px;bottom:981px;letter-spacing:-0.12px;}
#ta_4714{left:81px;bottom:956px;letter-spacing:-0.14px;}
#tb_4714{left:138px;bottom:956px;letter-spacing:-0.16px;}
#tc_4714{left:189px;bottom:956px;letter-spacing:-0.15px;}
#td_4714{left:432px;bottom:956px;letter-spacing:-0.13px;}
#te_4714{left:525px;bottom:956px;letter-spacing:-0.12px;}
#tf_4714{left:81px;bottom:932px;letter-spacing:-0.15px;}
#tg_4714{left:138px;bottom:932px;letter-spacing:-0.15px;}
#th_4714{left:189px;bottom:932px;letter-spacing:-0.14px;}
#ti_4714{left:432px;bottom:932px;letter-spacing:-0.15px;}
#tj_4714{left:525px;bottom:932px;letter-spacing:-0.12px;}
#tk_4714{left:707px;bottom:932px;}
#tl_4714{left:711px;bottom:932px;letter-spacing:-0.12px;}
#tm_4714{left:81px;bottom:907px;letter-spacing:-0.15px;}
#tn_4714{left:138px;bottom:907px;letter-spacing:-0.15px;}
#to_4714{left:189px;bottom:907px;letter-spacing:-0.14px;}
#tp_4714{left:432px;bottom:907px;letter-spacing:-0.15px;}
#tq_4714{left:525px;bottom:907px;letter-spacing:-0.12px;}
#tr_4714{left:707px;bottom:907px;}
#ts_4714{left:711px;bottom:907px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tt_4714{left:81px;bottom:883px;letter-spacing:-0.16px;}
#tu_4714{left:138px;bottom:883px;letter-spacing:-0.16px;}
#tv_4714{left:189px;bottom:883px;letter-spacing:-0.14px;}
#tw_4714{left:432px;bottom:883px;letter-spacing:-0.13px;}
#tx_4714{left:525px;bottom:883px;letter-spacing:-0.12px;}
#ty_4714{left:525px;bottom:866px;letter-spacing:-0.12px;}
#tz_4714{left:81px;bottom:842px;letter-spacing:-0.15px;}
#t10_4714{left:138px;bottom:842px;letter-spacing:-0.15px;}
#t11_4714{left:189px;bottom:842px;letter-spacing:-0.16px;}
#t12_4714{left:432px;bottom:842px;letter-spacing:-0.14px;}
#t13_4714{left:525px;bottom:842px;letter-spacing:-0.12px;}
#t14_4714{left:81px;bottom:817px;letter-spacing:-0.15px;}
#t15_4714{left:138px;bottom:817px;letter-spacing:-0.15px;}
#t16_4714{left:189px;bottom:817px;letter-spacing:-0.14px;}
#t17_4714{left:432px;bottom:817px;letter-spacing:-0.15px;}
#t18_4714{left:525px;bottom:817px;letter-spacing:-0.12px;}
#t19_4714{left:707px;bottom:817px;}
#t1a_4714{left:711px;bottom:817px;letter-spacing:-0.12px;}
#t1b_4714{left:81px;bottom:793px;letter-spacing:-0.16px;}
#t1c_4714{left:138px;bottom:793px;letter-spacing:-0.16px;}
#t1d_4714{left:189px;bottom:793px;letter-spacing:-0.14px;}
#t1e_4714{left:432px;bottom:793px;letter-spacing:-0.13px;}
#t1f_4714{left:525px;bottom:793px;letter-spacing:-0.11px;}
#t1g_4714{left:707px;bottom:793px;}
#t1h_4714{left:711px;bottom:793px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1i_4714{left:189px;bottom:768px;}
#t1j_4714{left:525px;bottom:768px;letter-spacing:-0.12px;}
#t1k_4714{left:525px;bottom:747px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t1l_4714{left:525px;bottom:730px;letter-spacing:-0.09px;}
#t1m_4714{left:189px;bottom:706px;}
#t1n_4714{left:525px;bottom:706px;letter-spacing:-0.11px;}
#t1o_4714{left:525px;bottom:684px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t1p_4714{left:525px;bottom:668px;letter-spacing:-0.11px;}
#t1q_4714{left:189px;bottom:643px;}
#t1r_4714{left:525px;bottom:643px;letter-spacing:-0.12px;}
#t1s_4714{left:525px;bottom:622px;letter-spacing:-0.12px;}
#t1t_4714{left:525px;bottom:605px;letter-spacing:-0.11px;}
#t1u_4714{left:189px;bottom:580px;letter-spacing:-0.13px;}
#t1v_4714{left:525px;bottom:580px;letter-spacing:-0.13px;}
#t1w_4714{left:81px;bottom:556px;letter-spacing:-0.16px;}
#t1x_4714{left:138px;bottom:556px;letter-spacing:-0.16px;}
#t1y_4714{left:189px;bottom:556px;letter-spacing:-0.14px;}
#t1z_4714{left:432px;bottom:556px;letter-spacing:-0.13px;}
#t20_4714{left:525px;bottom:556px;letter-spacing:-0.12px;}
#t21_4714{left:525px;bottom:539px;letter-spacing:-0.12px;}
#t22_4714{left:81px;bottom:515px;letter-spacing:-0.17px;}
#t23_4714{left:138px;bottom:515px;letter-spacing:-0.17px;}
#t24_4714{left:188px;bottom:515px;letter-spacing:-0.14px;}
#t25_4714{left:432px;bottom:515px;letter-spacing:-0.13px;}
#t26_4714{left:525px;bottom:515px;letter-spacing:-0.11px;}
#t27_4714{left:525px;bottom:493px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t28_4714{left:525px;bottom:472px;letter-spacing:-0.12px;}
#t29_4714{left:81px;bottom:448px;letter-spacing:-0.16px;}
#t2a_4714{left:138px;bottom:448px;letter-spacing:-0.16px;}
#t2b_4714{left:189px;bottom:448px;letter-spacing:-0.14px;}
#t2c_4714{left:432px;bottom:448px;letter-spacing:-0.13px;}
#t2d_4714{left:525px;bottom:448px;letter-spacing:-0.11px;}
#t2e_4714{left:525px;bottom:431px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2f_4714{left:525px;bottom:409px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2g_4714{left:525px;bottom:388px;letter-spacing:-0.12px;}
#t2h_4714{left:81px;bottom:364px;letter-spacing:-0.17px;}
#t2i_4714{left:138px;bottom:364px;letter-spacing:-0.16px;}
#t2j_4714{left:188px;bottom:364px;letter-spacing:-0.15px;}
#t2k_4714{left:432px;bottom:364px;letter-spacing:-0.13px;}
#t2l_4714{left:525px;bottom:364px;letter-spacing:-0.11px;}
#t2m_4714{left:525px;bottom:347px;letter-spacing:-0.12px;}
#t2n_4714{left:525px;bottom:325px;letter-spacing:-0.12px;}
#t2o_4714{left:81px;bottom:301px;letter-spacing:-0.17px;}
#t2p_4714{left:138px;bottom:301px;letter-spacing:-0.16px;}
#t2q_4714{left:189px;bottom:301px;letter-spacing:-0.15px;}
#t2r_4714{left:432px;bottom:301px;letter-spacing:-0.12px;}
#t2s_4714{left:525px;bottom:301px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#t2t_4714{left:525px;bottom:279px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2u_4714{left:525px;bottom:258px;letter-spacing:-0.11px;}
#t2v_4714{left:81px;bottom:234px;letter-spacing:-0.17px;}
#t2w_4714{left:138px;bottom:234px;letter-spacing:-0.16px;}
#t2x_4714{left:189px;bottom:234px;letter-spacing:-0.14px;}
#t2y_4714{left:432px;bottom:234px;letter-spacing:-0.13px;}
#t2z_4714{left:525px;bottom:234px;letter-spacing:-0.11px;}
#t30_4714{left:525px;bottom:217px;letter-spacing:-0.1px;}
#t31_4714{left:525px;bottom:195px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t32_4714{left:525px;bottom:174px;letter-spacing:-0.12px;}
#t33_4714{left:118px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t34_4714{left:204px;bottom:1086px;letter-spacing:0.13px;}
#t35_4714{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t36_4714{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t37_4714{left:224px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t38_4714{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t39_4714{left:639px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t3a_4714{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t3b_4714{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4714{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4714{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4714{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4714{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4714{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4714{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4714" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4714Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4714" style="-webkit-user-select: none;"><object width="935" height="1210" data="4714/4714.svg" type="image/svg+xml" id="pdf4714" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4714" class="t s1_4714">2-192 </span><span id="t2_4714" class="t s1_4714">Vol. 4 </span>
<span id="t3_4714" class="t s2_4714">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4714" class="t s3_4714">409H </span><span id="t5_4714" class="t s3_4714">1033 </span><span id="t6_4714" class="t s3_4714">IA32_MC2_STATUS </span><span id="t7_4714" class="t s3_4714">Core </span><span id="t8_4714" class="t s3_4714">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and </span>
<span id="t9_4714" class="t s3_4714">Chapter 17. </span>
<span id="ta_4714" class="t s3_4714">40AH </span><span id="tb_4714" class="t s3_4714">1034 </span><span id="tc_4714" class="t s3_4714">IA32_MC2_ADDR </span><span id="td_4714" class="t s3_4714">Core </span><span id="te_4714" class="t s3_4714">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="tf_4714" class="t s3_4714">40BH </span><span id="tg_4714" class="t s3_4714">1035 </span><span id="th_4714" class="t s3_4714">IA32_MC2_MISC </span><span id="ti_4714" class="t s3_4714">Core </span><span id="tj_4714" class="t s3_4714">See Section 16.3.2.4, “IA32_MC</span><span id="tk_4714" class="t s4_4714">i</span><span id="tl_4714" class="t s3_4714">_MISC MSRs.” </span>
<span id="tm_4714" class="t s3_4714">40CH </span><span id="tn_4714" class="t s3_4714">1036 </span><span id="to_4714" class="t s3_4714">IA32_MC3_CTL </span><span id="tp_4714" class="t s3_4714">Core </span><span id="tq_4714" class="t s3_4714">See Section 16.3.2.1, “IA32_MC</span><span id="tr_4714" class="t s4_4714">i</span><span id="ts_4714" class="t s3_4714">_CTL MSRs.” </span>
<span id="tt_4714" class="t s3_4714">40DH </span><span id="tu_4714" class="t s3_4714">1037 </span><span id="tv_4714" class="t s3_4714">IA32_MC3_STATUS </span><span id="tw_4714" class="t s3_4714">Core </span><span id="tx_4714" class="t s3_4714">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and </span>
<span id="ty_4714" class="t s3_4714">Chapter 17. </span>
<span id="tz_4714" class="t s3_4714">40EH </span><span id="t10_4714" class="t s3_4714">1038 </span><span id="t11_4714" class="t s3_4714">IA32_MC3_ADDR </span><span id="t12_4714" class="t s3_4714">Core </span><span id="t13_4714" class="t s3_4714">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t14_4714" class="t s3_4714">40FH </span><span id="t15_4714" class="t s3_4714">1039 </span><span id="t16_4714" class="t s3_4714">IA32_MC3_MISC </span><span id="t17_4714" class="t s3_4714">Core </span><span id="t18_4714" class="t s3_4714">See Section 16.3.2.4, “IA32_MC</span><span id="t19_4714" class="t s4_4714">i</span><span id="t1a_4714" class="t s3_4714">_MISC MSRs.” </span>
<span id="t1b_4714" class="t s3_4714">410H </span><span id="t1c_4714" class="t s3_4714">1040 </span><span id="t1d_4714" class="t s3_4714">IA32_MC4_CTL </span><span id="t1e_4714" class="t s3_4714">Core </span><span id="t1f_4714" class="t s3_4714">See Section 16.3.2.1, “IA32_MC</span><span id="t1g_4714" class="t s4_4714">i</span><span id="t1h_4714" class="t s3_4714">_CTL MSRs.” </span>
<span id="t1i_4714" class="t s3_4714">0 </span><span id="t1j_4714" class="t s3_4714">PCU Hardware Error (R/W) </span>
<span id="t1k_4714" class="t s3_4714">When set, enables signaling of PCU hardware detected </span>
<span id="t1l_4714" class="t s3_4714">errors. </span>
<span id="t1m_4714" class="t s3_4714">1 </span><span id="t1n_4714" class="t s3_4714">PCU Controller Error (R/W) </span>
<span id="t1o_4714" class="t s3_4714">When set, enables signaling of PCU controller detected </span>
<span id="t1p_4714" class="t s3_4714">errors. </span>
<span id="t1q_4714" class="t s3_4714">2 </span><span id="t1r_4714" class="t s3_4714">PCU Firmware Error (R/W) </span>
<span id="t1s_4714" class="t s3_4714">When set, enables signaling of PCU firmware detected </span>
<span id="t1t_4714" class="t s3_4714">errors. </span>
<span id="t1u_4714" class="t s3_4714">63:2 </span><span id="t1v_4714" class="t s3_4714">Reserved </span>
<span id="t1w_4714" class="t s3_4714">411H </span><span id="t1x_4714" class="t s3_4714">1041 </span><span id="t1y_4714" class="t s3_4714">IA32_MC4_STATUS </span><span id="t1z_4714" class="t s3_4714">Core </span><span id="t20_4714" class="t s3_4714">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and </span>
<span id="t21_4714" class="t s3_4714">Chapter 17. </span>
<span id="t22_4714" class="t s3_4714">480H </span><span id="t23_4714" class="t s3_4714">1152 </span><span id="t24_4714" class="t s3_4714">IA32_VMX_BASIC </span><span id="t25_4714" class="t s3_4714">Thread </span><span id="t26_4714" class="t s3_4714">Reporting Register of Basic VMX Capabilities (R/O) </span>
<span id="t27_4714" class="t s3_4714">See Table 2-2. </span>
<span id="t28_4714" class="t s3_4714">See Appendix A.1, “Basic VMX Information.” </span>
<span id="t29_4714" class="t s3_4714">481H </span><span id="t2a_4714" class="t s3_4714">1153 </span><span id="t2b_4714" class="t s3_4714">IA32_VMX_PINBASED_CTLS </span><span id="t2c_4714" class="t s3_4714">Thread </span><span id="t2d_4714" class="t s3_4714">Capability Reporting Register of Pin-Based </span>
<span id="t2e_4714" class="t s3_4714">VM-Execution Controls (R/O) </span>
<span id="t2f_4714" class="t s3_4714">See Table 2-2. </span>
<span id="t2g_4714" class="t s3_4714">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t2h_4714" class="t s3_4714">482H </span><span id="t2i_4714" class="t s3_4714">1154 </span><span id="t2j_4714" class="t s3_4714">IA32_VMX_PROCBASED_CTLS </span><span id="t2k_4714" class="t s3_4714">Thread </span><span id="t2l_4714" class="t s3_4714">Capability Reporting Register of Primary Processor- </span>
<span id="t2m_4714" class="t s3_4714">Based VM-Execution Controls (R/O) </span>
<span id="t2n_4714" class="t s3_4714">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t2o_4714" class="t s3_4714">483H </span><span id="t2p_4714" class="t s3_4714">1155 </span><span id="t2q_4714" class="t s3_4714">IA32_VMX_EXIT_CTLS </span><span id="t2r_4714" class="t s3_4714">Thread </span><span id="t2s_4714" class="t s3_4714">Capability Reporting Register of VM-Exit Controls (R/O) </span>
<span id="t2t_4714" class="t s3_4714">See Table 2-2. </span>
<span id="t2u_4714" class="t s3_4714">See Appendix A.4, “VM-Exit Controls.” </span>
<span id="t2v_4714" class="t s3_4714">484H </span><span id="t2w_4714" class="t s3_4714">1156 </span><span id="t2x_4714" class="t s3_4714">IA32_VMX_ENTRY_CTLS </span><span id="t2y_4714" class="t s3_4714">Thread </span><span id="t2z_4714" class="t s3_4714">Capability Reporting Register of VM-Entry Controls </span>
<span id="t30_4714" class="t s3_4714">(R/O) </span>
<span id="t31_4714" class="t s3_4714">See Table 2-2. </span>
<span id="t32_4714" class="t s3_4714">See Appendix A.5, “VM-Entry Controls.” </span>
<span id="t33_4714" class="t s5_4714">Table 2-20. </span><span id="t34_4714" class="t s5_4714">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t35_4714" class="t s6_4714">Register </span>
<span id="t36_4714" class="t s6_4714">Address </span><span id="t37_4714" class="t s6_4714">Register Name / Bit Fields </span><span id="t38_4714" class="t s6_4714">Scope </span><span id="t39_4714" class="t s6_4714">Bit Description </span>
<span id="t3a_4714" class="t s6_4714">Hex </span><span id="t3b_4714" class="t s6_4714">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
