From 5200773b015465caa418fe3e4899a93e8231eaa9 Mon Sep 17 00:00:00 2001
From: Prasanna Mumbai <prasanna.mumbai@broadcom.com>
Date: Tue, 22 Jan 2013 08:52:18 +0530
Subject: [PATCH 681/762] nae: Return only 16 bits of MDIO_CTRL register

Based on Broadcom SDK 2.3.

Signed-off-by: Prasanna Mumbai <prasanna.mumbai@broadcom.com>
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/mips/netlogic/common/nlm_hal_mdio.c |    4 ++--
 1 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/arch/mips/netlogic/common/nlm_hal_mdio.c b/arch/mips/netlogic/common/nlm_hal_mdio.c
index 8f13655..7bdb9e2 100644
--- a/arch/mips/netlogic/common/nlm_hal_mdio.c
+++ b/arch/mips/netlogic/common/nlm_hal_mdio.c
@@ -235,7 +235,7 @@ static int nae_int_gmac_mdio_read(int node, int bus, int phyaddr, int regidx)
 
 	/* Read the data back
 	 */
-	return nlm_hal_read_mac_reg(node, block, intf_type, INT_MDIO_RD_STAT + bus * 4);
+	return (nlm_hal_read_mac_reg(node, block, intf_type, INT_MDIO_RD_STAT + bus * 4) & 0xffff);
 }
 
 /* Internal MDIO WRITE Routines
@@ -404,7 +404,7 @@ static int nae_gmac_mdio_read(int node, int bus, int phyaddr, int regidx)
 			       | (0<<18) | nae_get_EXT_G_MDIO_DIV());
 
 	/* Read the data back */
-	return nlm_hal_read_mac_reg(node, block, intf_type, EXT_G0_MDIO_RD_STAT + bus * 4);
+	return (nlm_hal_read_mac_reg(node, block, intf_type, EXT_G0_MDIO_RD_STAT + bus * 4) & 0xffff);
 }
 
 /**********************************************************************
-- 
1.7.0.4

