$version Generated by VerilatedVcd $end
$date Wed Jul 24 15:58:16 2024
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  4 % o_cnt [3:0] $end
  $var wire  1 $ rstn $end
  $scope module counter $end
   $var wire  1 # clk $end
   $var wire 32 & num [31:0] $end
   $var wire  4 % o_cnt [3:0] $end
   $var wire  1 $ rstn $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
b0000 %
b00000000000000000000000000001111 &
#1
0#
#2
1#
#3
0#
#4
1#
#5
0#
1$
#6
1#
b0001 %
#7
0#
#8
1#
b0010 %
#9
0#
#10
1#
b0011 %
#11
0#
#12
1#
b0100 %
#13
0#
#14
1#
b0101 %
#15
0#
#16
1#
b0110 %
#17
0#
#18
1#
b0111 %
#19
0#
