#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar 12 15:33:51 2021
# Process ID: 14740
# Current directory: C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3372 C:\Users\ASUS\Desktop\OExp_RISCV\OExp02\IP\Supplementary\RAM_B\RAM_B.xpr
# Log file: C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/vivado.log
# Journal file: C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.xpr
update_compile_order -fileset sources_1
launch_simulation
source RAM_B_tb.tcl
close_sim
launch_simulation
source RAM_B_tb.tcl
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips RAM]
generate_target all [get_files  C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.srcs/sources_1/ip/RAM/RAM.xci]
export_ip_user_files -of_objects [get_files C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.srcs/sources_1/ip/RAM/RAM.xci] -directory C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.ip_user_files -ipstatic_source_dir C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.cache/compile_simlib/modelsim} {questa=C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.cache/compile_simlib/questa} {riviera=C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.cache/compile_simlib/riviera} {activehdl=C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source RAM_B_tb.tcl
ipx::package_project -root_dir c:/users/asus/desktop/oexp_riscv/oexp02/ip/supplementary/ram_b -vendor xilinx.com -library user -taxonomy /UserIP -force
set_property description RAM_B [ipx::current_core]
set_property display_name RAM_B [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/asus/desktop/oexp_riscv/oexp02/ip/supplementary/ram_b
close_sim
close_project
